{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1525386279879 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1525386279880 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 03 19:24:39 2018 " "Processing started: Thu May 03 19:24:39 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1525386279880 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1525386279880 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processador -c Processador " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processador -c Processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1525386279880 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1525386280290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux8x10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demux8x10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux8x10u-ckt " "Found design unit 1: demux8x10u-ckt" {  } { { "demux8x10.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/demux8x10.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525386280790 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux8x10u " "Found entity 1: demux8x10u" {  } { { "demux8x10.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/demux8x10.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525386280790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525386280790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processador_perifericos-main " "Found design unit 1: processador_perifericos-main" {  } { { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/main.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525386280796 ""} { "Info" "ISGN_ENTITY_NAME" "1 processador_perifericos " "Found entity 1: processador_perifericos" {  } { { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/main.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525386280796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525386280796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/reg8bits_pre_clr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller/reg8bits_pre_clr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg8Bits_pre_clr-ckt " "Found design unit 1: Reg8Bits_pre_clr-ckt" {  } { { "Controller/Reg8Bits_pre_clr.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/Controller/Reg8Bits_pre_clr.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525386280803 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg8Bits_pre_clr " "Found entity 1: Reg8Bits_pre_clr" {  } { { "Controller/Reg8Bits_pre_clr.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/Controller/Reg8Bits_pre_clr.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525386280803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525386280803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/contador_8bits_up_down .vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller/contador_8bits_up_down .vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_8bits_up_down-ckt " "Found design unit 1: contador_8bits_up_down-ckt" {  } { { "Controller/contador_8bits_up_down .vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/Controller/contador_8bits_up_down .vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525386280806 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_8bits_up_down " "Found entity 1: contador_8bits_up_down" {  } { { "Controller/contador_8bits_up_down .vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/Controller/contador_8bits_up_down .vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525386280806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525386280806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/mux4x1_8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/mux4x1_8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4x1_8bits-ckt " "Found design unit 1: mux4x1_8bits-ckt" {  } { { "Datapath/mux4x1_8bits.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/Datapath/mux4x1_8bits.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525386280810 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4x1_8bits " "Found entity 1: mux4x1_8bits" {  } { { "Datapath/mux4x1_8bits.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/Datapath/mux4x1_8bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525386280810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525386280810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/demux1x4_8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/demux1x4_8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux1x4_8bits-ckt " "Found design unit 1: demux1x4_8bits-ckt" {  } { { "Datapath/demux1x4_8bits.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/Datapath/demux1x4_8bits.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525386280817 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux1x4_8bits " "Found entity 1: demux1x4_8bits" {  } { { "Datapath/demux1x4_8bits.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/Datapath/demux1x4_8bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525386280817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525386280817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/decod2bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/decod2bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decod2bits-ckt " "Found design unit 1: decod2bits-ckt" {  } { { "Datapath/decod2bits.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/Datapath/decod2bits.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525386280820 ""} { "Info" "ISGN_ENTITY_NAME" "1 decod2bits " "Found entity 1: decod2bits" {  } { { "Datapath/decod2bits.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/Datapath/decod2bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525386280820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525386280820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/mux3x1_8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/mux3x1_8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3x1_8bits-ckt " "Found design unit 1: mux3x1_8bits-ckt" {  } { { "Datapath/mux3x1_8bits.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/Datapath/mux3x1_8bits.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525386280825 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3x1_8bits " "Found entity 1: mux3x1_8bits" {  } { { "Datapath/mux3x1_8bits.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/Datapath/mux3x1_8bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525386280825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525386280825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-ckt " "Found design unit 1: datapath-ckt" {  } { { "Datapath/datapath.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/Datapath/datapath.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525386280828 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "Datapath/datapath.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/Datapath/datapath.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525386280828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525386280828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/xor_8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula/xor_8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor_8bits-arq " "Found design unit 1: xor_8bits-arq" {  } { { "ULA/xor_8bits.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/ULA/xor_8bits.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525386280833 ""} { "Info" "ISGN_ENTITY_NAME" "1 xor_8bits " "Found entity 1: xor_8bits" {  } { { "ULA/xor_8bits.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/ULA/xor_8bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525386280833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525386280833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/subtrator8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula/subtrator8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtrator8bits-arq " "Found design unit 1: subtrator8bits-arq" {  } { { "ULA/subtrator8bits.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/ULA/subtrator8bits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525386280838 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtrator8bits " "Found entity 1: subtrator8bits" {  } { { "ULA/subtrator8bits.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/ULA/subtrator8bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525386280838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525386280838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/somadorcompleto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula/somadorcompleto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorcompleto-arq " "Found design unit 1: somadorcompleto-arq" {  } { { "ULA/somadorcompleto.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/ULA/somadorcompleto.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525386280842 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorcompleto " "Found entity 1: somadorcompleto" {  } { { "ULA/somadorcompleto.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/ULA/somadorcompleto.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525386280842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525386280842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/somador16bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula/somador16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador16bits-arq " "Found design unit 1: somador16bits-arq" {  } { { "ULA/somador16bits.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/ULA/somador16bits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525386280846 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador16bits " "Found entity 1: somador16bits" {  } { { "ULA/somador16bits.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/ULA/somador16bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525386280846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525386280846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/somador8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula/somador8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador8bits-arq " "Found design unit 1: somador8bits-arq" {  } { { "ULA/somador8bits.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/ULA/somador8bits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525386280850 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador8bits " "Found entity 1: somador8bits" {  } { { "ULA/somador8bits.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/ULA/somador8bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525386280850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525386280850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/shr_8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula/shr_8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shr_8bits-arq " "Found design unit 1: shr_8bits-arq" {  } { { "ULA/shr_8bits.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/ULA/shr_8bits.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525386280854 ""} { "Info" "ISGN_ENTITY_NAME" "1 shr_8bits " "Found entity 1: shr_8bits" {  } { { "ULA/shr_8bits.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/ULA/shr_8bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525386280854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525386280854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/shl_8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula/shl_8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shl_8bits-arq " "Found design unit 1: shl_8bits-arq" {  } { { "ULA/shl_8bits.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/ULA/shl_8bits.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525386280857 ""} { "Info" "ISGN_ENTITY_NAME" "1 shl_8bits " "Found entity 1: shl_8bits" {  } { { "ULA/shl_8bits.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/ULA/shl_8bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525386280857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525386280857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/registrador8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula/registrador8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador8Bits-ckt " "Found design unit 1: Registrador8Bits-ckt" {  } { { "ULA/Registrador8Bits.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/ULA/Registrador8Bits.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525386280861 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registrador8Bits " "Found entity 1: Registrador8Bits" {  } { { "ULA/Registrador8Bits.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/ULA/Registrador8Bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525386280861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525386280861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/or_8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula/or_8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_8bits-arq " "Found design unit 1: or_8bits-arq" {  } { { "ULA/or_8bits.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/ULA/or_8bits.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525386280865 ""} { "Info" "ISGN_ENTITY_NAME" "1 or_8bits " "Found entity 1: or_8bits" {  } { { "ULA/or_8bits.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/ULA/or_8bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525386280865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525386280865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/not_8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula/not_8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 not_8bits-arq " "Found design unit 1: not_8bits-arq" {  } { { "ULA/not_8bits.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/ULA/not_8bits.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525386280869 ""} { "Info" "ISGN_ENTITY_NAME" "1 not_8bits " "Found entity 1: not_8bits" {  } { { "ULA/not_8bits.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/ULA/not_8bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525386280869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525386280869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/mux2x1_8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula/mux2x1_8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1_8bits-ckt " "Found design unit 1: mux2x1_8bits-ckt" {  } { { "ULA/mux2x1_8bits.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/ULA/mux2x1_8bits.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525386280873 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_8bits " "Found entity 1: mux2x1_8bits" {  } { { "ULA/mux2x1_8bits.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/ULA/mux2x1_8bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525386280873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525386280873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/mult_8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula/mult_8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult_8bits-arq " "Found design unit 1: mult_8bits-arq" {  } { { "ULA/mult_8bits.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/ULA/mult_8bits.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525386280876 ""} { "Info" "ISGN_ENTITY_NAME" "1 mult_8bits " "Found entity 1: mult_8bits" {  } { { "ULA/mult_8bits.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/ULA/mult_8bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525386280876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525386280876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/ffd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula/ffd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFD-ckt " "Found design unit 1: FFD-ckt" {  } { { "ULA/FFD.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/ULA/FFD.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525386280880 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFD " "Found entity 1: FFD" {  } { { "ULA/FFD.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/ULA/FFD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525386280880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525386280880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/comparador_8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula/comparador_8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador_8bits-ckt " "Found design unit 1: comparador_8bits-ckt" {  } { { "ULA/comparador_8bits.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/ULA/comparador_8bits.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525386280885 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador_8bits " "Found entity 1: comparador_8bits" {  } { { "ULA/comparador_8bits.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/ULA/comparador_8bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525386280885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525386280885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/and_8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula/and_8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_8bits-arq " "Found design unit 1: and_8bits-arq" {  } { { "ULA/and_8bits.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/ULA/and_8bits.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525386280890 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_8bits " "Found entity 1: and_8bits" {  } { { "ULA/and_8bits.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/ULA/and_8bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525386280890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525386280890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Processador-ckt " "Found design unit 1: Processador-ckt" {  } { { "Processador.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/Processador.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525386280895 ""} { "Info" "ISGN_ENTITY_NAME" "1 Processador " "Found entity 1: Processador" {  } { { "Processador.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/Processador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525386280895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525386280895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula/ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-arq " "Found design unit 1: ula-arq" {  } { { "ULA/ula.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/ULA/ula.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525386280901 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ULA/ula.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/ULA/ula.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525386280901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525386280901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/banco_abcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/banco_abcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 banco_ABCD-ckt " "Found design unit 1: banco_ABCD-ckt" {  } { { "Datapath/banco_ABCD.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/Datapath/banco_ABCD.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525386280905 ""} { "Info" "ISGN_ENTITY_NAME" "1 banco_ABCD " "Found entity 1: banco_ABCD" {  } { { "Datapath/banco_ABCD.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/Datapath/banco_ABCD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525386280905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525386280905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller/controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-arq " "Found design unit 1: controller-arq" {  } { { "Controller/controller.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/Controller/controller.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525386280910 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "Controller/controller.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/Controller/controller.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525386280910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525386280910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/mde.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller/mde.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mde-ckt " "Found design unit 1: mde-ckt" {  } { { "Controller/mde.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/Controller/mde.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525386280918 ""} { "Info" "ISGN_ENTITY_NAME" "1 mde " "Found entity 1: mde" {  } { { "Controller/mde.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/Controller/mde.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525386280918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525386280918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "ram.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/ram.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525386280924 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/ram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525386280924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525386280924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/decod_ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula/decod_ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decod_ula-arq " "Found design unit 1: decod_ula-arq" {  } { { "ULA/decod_ula.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/ULA/decod_ula.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525386280928 ""} { "Info" "ISGN_ENTITY_NAME" "1 decod_ula " "Found entity 1: decod_ula" {  } { { "ULA/decod_ula.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/ULA/decod_ula.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525386280928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525386280928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLK_Div-ckt " "Found design unit 1: CLK_Div-ckt" {  } { { "CLK_Div.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/CLK_Div.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525386280931 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLK_Div " "Found entity 1: CLK_Div" {  } { { "CLK_Div.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/CLK_Div.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525386280931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525386280931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "perifericos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file perifericos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 perifericos-ckt " "Found design unit 1: perifericos-ckt" {  } { { "perifericos.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/perifericos.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525386280938 ""} { "Info" "ISGN_ENTITY_NAME" "1 perifericos " "Found entity 1: perifericos" {  } { { "perifericos.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/perifericos.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525386280938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525386280938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "perifericos/decod_4x10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file perifericos/decod_4x10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decod_4x10-ckt " "Found design unit 1: decod_4x10-ckt" {  } { { "perifericos/decod_4x10.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/perifericos/decod_4x10.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525386280942 ""} { "Info" "ISGN_ENTITY_NAME" "1 decod_4x10 " "Found entity 1: decod_4x10" {  } { { "perifericos/decod_4x10.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/perifericos/decod_4x10.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525386280942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525386280942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "perifericos/bin8_disp2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file perifericos/bin8_disp2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display7-seg7 " "Found design unit 1: display7-seg7" {  } { { "perifericos/bin8_disp2.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/perifericos/bin8_disp2.vhd" 91 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525386280945 ""} { "Info" "ISGN_ENTITY_NAME" "1 display7 " "Found entity 1: display7" {  } { { "perifericos/bin8_disp2.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/perifericos/bin8_disp2.vhd" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525386280945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525386280945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "perifericos/contador_8bits_up_down .vhd 2 1 " "Found 2 design units, including 1 entities, in source file perifericos/contador_8bits_up_down .vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont_8bits_up_down-ckt " "Found design unit 1: cont_8bits_up_down-ckt" {  } { { "perifericos/contador_8bits_up_down .vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/perifericos/contador_8bits_up_down .vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525386280951 ""} { "Info" "ISGN_ENTITY_NAME" "1 cont_8bits_up_down " "Found entity 1: cont_8bits_up_down" {  } { { "perifericos/contador_8bits_up_down .vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/perifericos/contador_8bits_up_down .vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525386280951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525386280951 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processador_perifericos " "Elaborating entity \"processador_perifericos\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1525386281036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_Div CLK_Div:clk_pm " "Elaborating entity \"CLK_Div\" for hierarchy \"CLK_Div:clk_pm\"" {  } { { "main.vhd" "clk_pm" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/main.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525386281040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Processador Processador:PROCESSADOR0000 " "Elaborating entity \"Processador\" for hierarchy \"Processador:PROCESSADOR0000\"" {  } { { "main.vhd" "PROCESSADOR0000" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/main.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525386281042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram Processador:PROCESSADOR0000\|ram:ram_pm " "Elaborating entity \"ram\" for hierarchy \"Processador:PROCESSADOR0000\|ram:ram_pm\"" {  } { { "Processador.vhd" "ram_pm" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/Processador.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525386281047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Processador:PROCESSADOR0000\|ram:ram_pm\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Processador:PROCESSADOR0000\|ram:ram_pm\|altsyncram:altsyncram_component\"" {  } { { "ram.vhd" "altsyncram_component" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/ram.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525386281084 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Processador:PROCESSADOR0000\|ram:ram_pm\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Processador:PROCESSADOR0000\|ram:ram_pm\|altsyncram:altsyncram_component\"" {  } { { "ram.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/ram.vhd" 110 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525386281084 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Processador:PROCESSADOR0000\|ram:ram_pm\|altsyncram:altsyncram_component " "Instantiated megafunction \"Processador:PROCESSADOR0000\|ram:ram_pm\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525386281088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525386281088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525386281088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525386281088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525386281088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525386281088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ram.mif " "Parameter \"init_file\" = \"ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525386281088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525386281088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525386281088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525386281088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525386281088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525386281088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525386281088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525386281088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525386281088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525386281088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525386281088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525386281088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525386281088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525386281088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525386281088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525386281088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525386281088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525386281088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525386281088 ""}  } { { "ram.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/ram.vhd" 110 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1525386281088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7l82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7l82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7l82 " "Found entity 1: altsyncram_7l82" {  } { { "db/altsyncram_7l82.tdf" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/db/altsyncram_7l82.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525386281153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525386281153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7l82 Processador:PROCESSADOR0000\|ram:ram_pm\|altsyncram:altsyncram_component\|altsyncram_7l82:auto_generated " "Elaborating entity \"altsyncram_7l82\" for hierarchy \"Processador:PROCESSADOR0000\|ram:ram_pm\|altsyncram:altsyncram_component\|altsyncram_7l82:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525386281159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath Processador:PROCESSADOR0000\|datapath:datapath_pm " "Elaborating entity \"datapath\" for hierarchy \"Processador:PROCESSADOR0000\|datapath:datapath_pm\"" {  } { { "Processador.vhd" "datapath_pm" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/Processador.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525386281168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x1_8bits Processador:PROCESSADOR0000\|datapath:datapath_pm\|mux4x1_8bits:mux_addr " "Elaborating entity \"mux4x1_8bits\" for hierarchy \"Processador:PROCESSADOR0000\|datapath:datapath_pm\|mux4x1_8bits:mux_addr\"" {  } { { "Datapath/datapath.vhd" "mux_addr" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/Datapath/datapath.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525386281170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador8Bits Processador:PROCESSADOR0000\|datapath:datapath_pm\|Registrador8Bits:mar_abcd " "Elaborating entity \"Registrador8Bits\" for hierarchy \"Processador:PROCESSADOR0000\|datapath:datapath_pm\|Registrador8Bits:mar_abcd\"" {  } { { "Datapath/datapath.vhd" "mar_abcd" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/Datapath/datapath.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525386281176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFD Processador:PROCESSADOR0000\|datapath:datapath_pm\|Registrador8Bits:mar_abcd\|FFD:FFD0 " "Elaborating entity \"FFD\" for hierarchy \"Processador:PROCESSADOR0000\|datapath:datapath_pm\|Registrador8Bits:mar_abcd\|FFD:FFD0\"" {  } { { "ULA/Registrador8Bits.vhd" "FFD0" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/ULA/Registrador8Bits.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525386281178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1_8bits Processador:PROCESSADOR0000\|datapath:datapath_pm\|mux2x1_8bits:mux_se_mult " "Elaborating entity \"mux2x1_8bits\" for hierarchy \"Processador:PROCESSADOR0000\|datapath:datapath_pm\|mux2x1_8bits:mux_se_mult\"" {  } { { "Datapath/datapath.vhd" "mux_se_mult" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/Datapath/datapath.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525386281210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "banco_ABCD Processador:PROCESSADOR0000\|datapath:datapath_pm\|banco_ABCD:b_abcd_pm " "Elaborating entity \"banco_ABCD\" for hierarchy \"Processador:PROCESSADOR0000\|datapath:datapath_pm\|banco_ABCD:b_abcd_pm\"" {  } { { "Datapath/datapath.vhd" "b_abcd_pm" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/Datapath/datapath.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525386281223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux1x4_8bits Processador:PROCESSADOR0000\|datapath:datapath_pm\|banco_ABCD:b_abcd_pm\|demux1x4_8bits:demux_reg " "Elaborating entity \"demux1x4_8bits\" for hierarchy \"Processador:PROCESSADOR0000\|datapath:datapath_pm\|banco_ABCD:b_abcd_pm\|demux1x4_8bits:demux_reg\"" {  } { { "Datapath/banco_ABCD.vhd" "demux_reg" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/Datapath/banco_ABCD.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525386281227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod2bits Processador:PROCESSADOR0000\|datapath:datapath_pm\|banco_ABCD:b_abcd_pm\|decod2bits:decod " "Elaborating entity \"decod2bits\" for hierarchy \"Processador:PROCESSADOR0000\|datapath:datapath_pm\|banco_ABCD:b_abcd_pm\|decod2bits:decod\"" {  } { { "Datapath/banco_ABCD.vhd" "decod" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/Datapath/banco_ABCD.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525386281233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula Processador:PROCESSADOR0000\|datapath:datapath_pm\|ula:ula_pm " "Elaborating entity \"ula\" for hierarchy \"Processador:PROCESSADOR0000\|datapath:datapath_pm\|ula:ula_pm\"" {  } { { "Datapath/datapath.vhd" "ula_pm" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/Datapath/datapath.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525386281307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador8bits Processador:PROCESSADOR0000\|datapath:datapath_pm\|ula:ula_pm\|somador8bits:op_pm1 " "Elaborating entity \"somador8bits\" for hierarchy \"Processador:PROCESSADOR0000\|datapath:datapath_pm\|ula:ula_pm\|somador8bits:op_pm1\"" {  } { { "ULA/ula.vhd" "op_pm1" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/ULA/ula.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525386281308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorcompleto Processador:PROCESSADOR0000\|datapath:datapath_pm\|ula:ula_pm\|somador8bits:op_pm1\|somadorcompleto:H1 " "Elaborating entity \"somadorcompleto\" for hierarchy \"Processador:PROCESSADOR0000\|datapath:datapath_pm\|ula:ula_pm\|somador8bits:op_pm1\|somadorcompleto:H1\"" {  } { { "ULA/somador8bits.vhd" "H1" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/ULA/somador8bits.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525386281308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtrator8bits Processador:PROCESSADOR0000\|datapath:datapath_pm\|ula:ula_pm\|subtrator8bits:op_pm2 " "Elaborating entity \"subtrator8bits\" for hierarchy \"Processador:PROCESSADOR0000\|datapath:datapath_pm\|ula:ula_pm\|subtrator8bits:op_pm2\"" {  } { { "ULA/ula.vhd" "op_pm2" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/ULA/ula.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525386281331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_8bits Processador:PROCESSADOR0000\|datapath:datapath_pm\|ula:ula_pm\|subtrator8bits:op_pm2\|not_8bits:not_b " "Elaborating entity \"not_8bits\" for hierarchy \"Processador:PROCESSADOR0000\|datapath:datapath_pm\|ula:ula_pm\|subtrator8bits:op_pm2\|not_8bits:not_b\"" {  } { { "ULA/subtrator8bits.vhd" "not_b" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/ULA/subtrator8bits.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525386281335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_8bits Processador:PROCESSADOR0000\|datapath:datapath_pm\|ula:ula_pm\|mult_8bits:op_pm3 " "Elaborating entity \"mult_8bits\" for hierarchy \"Processador:PROCESSADOR0000\|datapath:datapath_pm\|ula:ula_pm\|mult_8bits:op_pm3\"" {  } { { "ULA/ula.vhd" "op_pm3" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/ULA/ula.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525386281376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador16bits Processador:PROCESSADOR0000\|datapath:datapath_pm\|ula:ula_pm\|mult_8bits:op_pm3\|somador16bits:Soma1 " "Elaborating entity \"somador16bits\" for hierarchy \"Processador:PROCESSADOR0000\|datapath:datapath_pm\|ula:ula_pm\|mult_8bits:op_pm3\|somador16bits:Soma1\"" {  } { { "ULA/mult_8bits.vhd" "Soma1" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/ULA/mult_8bits.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525386281395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_8bits Processador:PROCESSADOR0000\|datapath:datapath_pm\|ula:ula_pm\|and_8bits:op_pm4 " "Elaborating entity \"and_8bits\" for hierarchy \"Processador:PROCESSADOR0000\|datapath:datapath_pm\|ula:ula_pm\|and_8bits:op_pm4\"" {  } { { "ULA/ula.vhd" "op_pm4" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/ULA/ula.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525386281626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_8bits Processador:PROCESSADOR0000\|datapath:datapath_pm\|ula:ula_pm\|or_8bits:op_pm5 " "Elaborating entity \"or_8bits\" for hierarchy \"Processador:PROCESSADOR0000\|datapath:datapath_pm\|ula:ula_pm\|or_8bits:op_pm5\"" {  } { { "ULA/ula.vhd" "op_pm5" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/ULA/ula.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525386281636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_8bits Processador:PROCESSADOR0000\|datapath:datapath_pm\|ula:ula_pm\|xor_8bits:op_pm6 " "Elaborating entity \"xor_8bits\" for hierarchy \"Processador:PROCESSADOR0000\|datapath:datapath_pm\|ula:ula_pm\|xor_8bits:op_pm6\"" {  } { { "ULA/ula.vhd" "op_pm6" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/ULA/ula.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525386281637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shl_8bits Processador:PROCESSADOR0000\|datapath:datapath_pm\|ula:ula_pm\|shl_8bits:op_pm7 " "Elaborating entity \"shl_8bits\" for hierarchy \"Processador:PROCESSADOR0000\|datapath:datapath_pm\|ula:ula_pm\|shl_8bits:op_pm7\"" {  } { { "ULA/ula.vhd" "op_pm7" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/ULA/ula.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525386281641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shr_8bits Processador:PROCESSADOR0000\|datapath:datapath_pm\|ula:ula_pm\|shr_8bits:op_pm8 " "Elaborating entity \"shr_8bits\" for hierarchy \"Processador:PROCESSADOR0000\|datapath:datapath_pm\|ula:ula_pm\|shr_8bits:op_pm8\"" {  } { { "ULA/ula.vhd" "op_pm8" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/ULA/ula.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525386281644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_8bits Processador:PROCESSADOR0000\|datapath:datapath_pm\|ula:ula_pm\|comparador_8bits:op_pm9 " "Elaborating entity \"comparador_8bits\" for hierarchy \"Processador:PROCESSADOR0000\|datapath:datapath_pm\|ula:ula_pm\|comparador_8bits:op_pm9\"" {  } { { "ULA/ula.vhd" "op_pm9" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/ULA/ula.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525386281646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller Processador:PROCESSADOR0000\|controller:controller_pm " "Elaborating entity \"controller\" for hierarchy \"Processador:PROCESSADOR0000\|controller:controller_pm\"" {  } { { "Processador.vhd" "controller_pm" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/Processador.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525386281713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod_ula Processador:PROCESSADOR0000\|controller:controller_pm\|decod_ula:dec_ula_pm " "Elaborating entity \"decod_ula\" for hierarchy \"Processador:PROCESSADOR0000\|controller:controller_pm\|decod_ula:dec_ula_pm\"" {  } { { "Controller/controller.vhd" "dec_ula_pm" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/Controller/controller.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525386281716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mde Processador:PROCESSADOR0000\|controller:controller_pm\|mde:mde_pm " "Elaborating entity \"mde\" for hierarchy \"Processador:PROCESSADOR0000\|controller:controller_pm\|mde:mde_pm\"" {  } { { "Controller/controller.vhd" "mde_pm" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/Controller/controller.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525386281718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_8bits_up_down Processador:PROCESSADOR0000\|controller:controller_pm\|contador_8bits_up_down:sp_cont_pm " "Elaborating entity \"contador_8bits_up_down\" for hierarchy \"Processador:PROCESSADOR0000\|controller:controller_pm\|contador_8bits_up_down:sp_cont_pm\"" {  } { { "Controller/controller.vhd" "sp_cont_pm" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/Controller/controller.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525386281750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg8Bits_pre_clr Processador:PROCESSADOR0000\|controller:controller_pm\|contador_8bits_up_down:sp_cont_pm\|Reg8Bits_pre_clr:reg " "Elaborating entity \"Reg8Bits_pre_clr\" for hierarchy \"Processador:PROCESSADOR0000\|controller:controller_pm\|contador_8bits_up_down:sp_cont_pm\|Reg8Bits_pre_clr:reg\"" {  } { { "Controller/contador_8bits_up_down .vhd" "reg" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/Controller/contador_8bits_up_down .vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525386281781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "perifericos perifericos:PERIFERICOS0000 " "Elaborating entity \"perifericos\" for hierarchy \"perifericos:PERIFERICOS0000\"" {  } { { "main.vhd" "PERIFERICOS0000" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/main.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525386281836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont_8bits_up_down perifericos:PERIFERICOS0000\|cont_8bits_up_down:CONTA_ENDERECO " "Elaborating entity \"cont_8bits_up_down\" for hierarchy \"perifericos:PERIFERICOS0000\|cont_8bits_up_down:CONTA_ENDERECO\"" {  } { { "perifericos.vhd" "CONTA_ENDERECO" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/perifericos.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525386281851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux8x10u perifericos:PERIFERICOS0000\|demux8x10u:DECOD_LOADS000 " "Elaborating entity \"demux8x10u\" for hierarchy \"perifericos:PERIFERICOS0000\|demux8x10u:DECOD_LOADS000\"" {  } { { "perifericos.vhd" "DECOD_LOADS000" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/perifericos.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525386281902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display7 perifericos:PERIFERICOS0000\|display7:DISPLAY000 " "Elaborating entity \"display7\" for hierarchy \"perifericos:PERIFERICOS0000\|display7:DISPLAY000\"" {  } { { "perifericos.vhd" "DISPLAY000" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/perifericos.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525386281907 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1525386286294 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1525386287075 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525386287075 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1002 " "Implemented 1002 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1525386287259 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1525386287259 ""} { "Info" "ICUT_CUT_TM_LCELLS" "877 " "Implemented 877 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1525386287259 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1525386287259 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1525386287259 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "591 " "Peak virtual memory: 591 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1525386287345 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 03 19:24:47 2018 " "Processing ended: Thu May 03 19:24:47 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1525386287345 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1525386287345 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1525386287345 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1525386287345 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1525386288905 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1525386288906 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 03 19:24:48 2018 " "Processing started: Thu May 03 19:24:48 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1525386288906 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1525386288906 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Processador -c Processador " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Processador -c Processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1525386288906 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1525386289055 ""}
{ "Info" "0" "" "Project  = Processador" {  } {  } 0 0 "Project  = Processador" 0 0 "Fitter" 0 0 1525386289056 ""}
{ "Info" "0" "" "Revision = Processador" {  } {  } 0 0 "Revision = Processador" 0 0 "Fitter" 0 0 1525386289056 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1525386289218 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Processador EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"Processador\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1525386289231 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1525386289265 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1525386289265 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1525386289373 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1525386289385 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1525386289987 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1525386289987 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1525386289987 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/" { { 0 { 0 ""} 0 2193 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1525386289991 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/" { { 0 { 0 ""} 0 2194 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1525386289991 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/" { { 0 { 0 ""} 0 2195 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1525386289991 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1525386289991 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1525386289993 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "16 117 " "No exact pin location assignment(s) for 16 pins of 117 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opcode\[0\] " "Pin opcode\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { opcode[0] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/main.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { opcode[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/" { { 0 { 0 ""} 0 555 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1525386290132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opcode\[1\] " "Pin opcode\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { opcode[1] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/main.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { opcode[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/" { { 0 { 0 ""} 0 556 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1525386290132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opcode\[2\] " "Pin opcode\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { opcode[2] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/main.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { opcode[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/" { { 0 { 0 ""} 0 557 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1525386290132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opcode\[3\] " "Pin opcode\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { opcode[3] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/main.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { opcode[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/" { { 0 { 0 ""} 0 558 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1525386290132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opcode\[4\] " "Pin opcode\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { opcode[4] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/main.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { opcode[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/" { { 0 { 0 ""} 0 559 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1525386290132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opcode\[5\] " "Pin opcode\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { opcode[5] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/main.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { opcode[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/" { { 0 { 0 ""} 0 560 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1525386290132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opcode\[6\] " "Pin opcode\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { opcode[6] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/main.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { opcode[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/" { { 0 { 0 ""} 0 561 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1525386290132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opcode\[7\] " "Pin opcode\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { opcode[7] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/main.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { opcode[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/" { { 0 { 0 ""} 0 562 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1525386290132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram_out\[0\] " "Pin ram_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ram_out[0] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/main.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/" { { 0 { 0 ""} 0 563 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1525386290132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram_out\[1\] " "Pin ram_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ram_out[1] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/main.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/" { { 0 { 0 ""} 0 564 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1525386290132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram_out\[2\] " "Pin ram_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ram_out[2] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/main.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/" { { 0 { 0 ""} 0 565 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1525386290132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram_out\[3\] " "Pin ram_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ram_out[3] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/main.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/" { { 0 { 0 ""} 0 566 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1525386290132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram_out\[4\] " "Pin ram_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ram_out[4] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/main.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/" { { 0 { 0 ""} 0 567 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1525386290132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram_out\[5\] " "Pin ram_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ram_out[5] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/main.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/" { { 0 { 0 ""} 0 568 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1525386290132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram_out\[6\] " "Pin ram_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ram_out[6] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/main.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/" { { 0 { 0 ""} 0 569 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1525386290132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram_out\[7\] " "Pin ram_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ram_out[7] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/main.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/" { { 0 { 0 ""} 0 570 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1525386290132 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1525386290132 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Processador.sdc " "Synopsys Design Constraints File file not found: 'Processador.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1525386290295 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1525386290295 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1525386290314 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk27 (placed in PIN D13 (CLK11, LVDSCLK5p, Input)) " "Automatically promoted node clk27 (placed in PIN D13 (CLK11, LVDSCLK5p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1525386290383 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk27 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk27" } } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/main.vhd" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk27 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/" { { 0 { 0 ""} 0 571 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525386290383 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_Div:clk_pm\|ax  " "Automatically promoted node CLK_Div:clk_pm\|ax " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1525386290383 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLK_Div:clk_pm\|ax~0 " "Destination node CLK_Div:clk_pm\|ax~0" {  } { { "CLK_Div.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/CLK_Div.vhd" 16 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_Div:clk_pm|ax~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/" { { 0 { 0 ""} 0 1643 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1525386290383 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1525386290383 ""}  } { { "CLK_Div.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/CLK_Div.vhd" 16 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_Div:clk_pm|ax } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/" { { 0 { 0 ""} 0 756 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525386290383 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1525386290512 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1525386290516 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1525386290516 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1525386290517 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1525386290519 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1525386290520 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1525386290520 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1525386290521 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1525386290545 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1525386290545 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1525386290545 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "16 unused 3.3V 0 16 0 " "Number of I/O pins in group: 16 (unused VREF, 3.3V VCCIO, 0 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1525386290560 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1525386290560 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1525386290560 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 22 42 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 22 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1525386290560 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 14 45 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1525386290560 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 2 54 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  54 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1525386290560 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 2 56 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1525386290560 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 4 61 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  61 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1525386290560 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 25 34 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 25 total pin(s) used --  34 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1525386290560 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 24 34 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 24 total pin(s) used --  34 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1525386290560 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 11 45 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 11 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1525386290560 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1525386290560 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1525386290560 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525386290610 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1525386292494 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525386292898 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1525386292910 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1525386295066 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525386295067 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1525386295218 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X22_Y12 X32_Y23 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } { { "loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} 22 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1525386296893 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1525386296893 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525386297927 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1525386297929 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1525386297929 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.69 " "Total time spent on timing analysis during the Fitter is 0.69 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1525386297955 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1525386297959 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "96 " "Found 96 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[0\] 0 " "Pin \"HEX4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[1\] 0 " "Pin \"HEX4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[2\] 0 " "Pin \"HEX4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[3\] 0 " "Pin \"HEX4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[4\] 0 " "Pin \"HEX4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[5\] 0 " "Pin \"HEX4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[6\] 0 " "Pin \"HEX4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[0\] 0 " "Pin \"HEX5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[1\] 0 " "Pin \"HEX5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[2\] 0 " "Pin \"HEX5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[3\] 0 " "Pin \"HEX5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[4\] 0 " "Pin \"HEX5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[5\] 0 " "Pin \"HEX5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[6\] 0 " "Pin \"HEX5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[0\] 0 " "Pin \"HEX6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[1\] 0 " "Pin \"HEX6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[2\] 0 " "Pin \"HEX6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[3\] 0 " "Pin \"HEX6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[4\] 0 " "Pin \"HEX6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[5\] 0 " "Pin \"HEX6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[6\] 0 " "Pin \"HEX6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[0\] 0 " "Pin \"HEX7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[1\] 0 " "Pin \"HEX7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[2\] 0 " "Pin \"HEX7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[3\] 0 " "Pin \"HEX7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[4\] 0 " "Pin \"HEX7\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[5\] 0 " "Pin \"HEX7\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[6\] 0 " "Pin \"HEX7\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR7_0\[0\] 0 " "Pin \"LEDR7_0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR7_0\[1\] 0 " "Pin \"LEDR7_0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR7_0\[2\] 0 " "Pin \"LEDR7_0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR7_0\[3\] 0 " "Pin \"LEDR7_0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR7_0\[4\] 0 " "Pin \"LEDR7_0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR7_0\[5\] 0 " "Pin \"LEDR7_0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR7_0\[6\] 0 " "Pin \"LEDR7_0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR7_0\[7\] 0 " "Pin \"LEDR7_0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR15_8\[0\] 0 " "Pin \"LEDR15_8\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR15_8\[1\] 0 " "Pin \"LEDR15_8\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR15_8\[2\] 0 " "Pin \"LEDR15_8\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR15_8\[3\] 0 " "Pin \"LEDR15_8\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR15_8\[4\] 0 " "Pin \"LEDR15_8\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR15_8\[5\] 0 " "Pin \"LEDR15_8\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR15_8\[6\] 0 " "Pin \"LEDR15_8\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR15_8\[7\] 0 " "Pin \"LEDR15_8\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG7_0\[0\] 0 " "Pin \"LEDG7_0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG7_0\[1\] 0 " "Pin \"LEDG7_0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG7_0\[2\] 0 " "Pin \"LEDG7_0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG7_0\[3\] 0 " "Pin \"LEDG7_0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG7_0\[4\] 0 " "Pin \"LEDG7_0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG7_0\[5\] 0 " "Pin \"LEDG7_0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG7_0\[6\] 0 " "Pin \"LEDG7_0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG7_0\[7\] 0 " "Pin \"LEDG7_0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "opcode\[0\] 0 " "Pin \"opcode\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "opcode\[1\] 0 " "Pin \"opcode\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "opcode\[2\] 0 " "Pin \"opcode\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "opcode\[3\] 0 " "Pin \"opcode\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "opcode\[4\] 0 " "Pin \"opcode\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "opcode\[5\] 0 " "Pin \"opcode\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "opcode\[6\] 0 " "Pin \"opcode\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "opcode\[7\] 0 " "Pin \"opcode\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ram_out\[0\] 0 " "Pin \"ram_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ram_out\[1\] 0 " "Pin \"ram_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ram_out\[2\] 0 " "Pin \"ram_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ram_out\[3\] 0 " "Pin \"ram_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ram_out\[4\] 0 " "Pin \"ram_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ram_out\[5\] 0 " "Pin \"ram_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ram_out\[6\] 0 " "Pin \"ram_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ram_out\[7\] 0 " "Pin \"ram_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525386297978 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1525386297978 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1525386298282 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1525386298321 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1525386298638 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525386298949 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1525386298953 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1525386299086 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/output_files/Processador.fit.smsg " "Generated suppressed messages file C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/output_files/Processador.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1525386299237 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "842 " "Peak virtual memory: 842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1525386299903 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 03 19:24:59 2018 " "Processing ended: Thu May 03 19:24:59 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1525386299903 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1525386299903 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1525386299903 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1525386299903 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1525386300935 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1525386300935 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 03 19:25:00 2018 " "Processing started: Thu May 03 19:25:00 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1525386300935 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1525386300935 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Processador -c Processador " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Processador -c Processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1525386300935 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1525386302293 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1525386302346 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "490 " "Peak virtual memory: 490 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1525386302999 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 03 19:25:02 2018 " "Processing ended: Thu May 03 19:25:02 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1525386302999 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1525386302999 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1525386302999 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1525386302999 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1525386303678 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1525386304166 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1525386304174 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 03 19:25:03 2018 " "Processing started: Thu May 03 19:25:03 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1525386304174 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1525386304174 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Processador -c Processador " "Command: quartus_sta Processador -c Processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1525386304175 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1525386304267 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1525386305098 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1525386305132 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1525386305132 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Processador.sdc " "Synopsys Design Constraints File file not found: 'Processador.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1525386305313 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1525386305315 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_Div:clk_pm\|ax CLK_Div:clk_pm\|ax " "create_clock -period 1.000 -name CLK_Div:clk_pm\|ax CLK_Div:clk_pm\|ax" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1525386305318 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk27 clk27 " "create_clock -period 1.000 -name clk27 clk27" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1525386305318 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1525386305318 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1525386305323 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1525386305349 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1525386305371 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.840 " "Worst-case setup slack is -12.840" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525386305385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525386305385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.840     -1092.282 CLK_Div:clk_pm\|ax  " "  -12.840     -1092.282 CLK_Div:clk_pm\|ax " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525386305385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.393       -29.348 clk27  " "   -2.393       -29.348 clk27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525386305385 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1525386305385 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.523 " "Worst-case hold slack is -2.523" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525386305400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525386305400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.523        -2.523 clk27  " "   -2.523        -2.523 clk27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525386305400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 CLK_Div:clk_pm\|ax  " "    0.391         0.000 CLK_Div:clk_pm\|ax " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525386305400 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1525386305400 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.952 " "Worst-case recovery slack is -0.952" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525386305408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525386305408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.952        -3.808 CLK_Div:clk_pm\|ax  " "   -0.952        -3.808 CLK_Div:clk_pm\|ax " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525386305408 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1525386305408 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.424 " "Worst-case removal slack is 1.424" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525386305417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525386305417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.424         0.000 CLK_Div:clk_pm\|ax  " "    1.424         0.000 CLK_Div:clk_pm\|ax " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525386305417 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1525386305417 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.000 " "Worst-case minimum pulse width slack is -2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525386305426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525386305426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000      -341.000 CLK_Div:clk_pm\|ax  " "   -2.000      -341.000 CLK_Div:clk_pm\|ax " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525386305426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -20.380 clk27  " "   -1.380       -20.380 clk27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525386305426 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1525386305426 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1525386305616 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1525386305618 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1525386305636 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.546 " "Worst-case setup slack is -5.546" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525386305663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525386305663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.546      -480.332 CLK_Div:clk_pm\|ax  " "   -5.546      -480.332 CLK_Div:clk_pm\|ax " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525386305663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.597        -4.187 clk27  " "   -0.597        -4.187 clk27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525386305663 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1525386305663 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.567 " "Worst-case hold slack is -1.567" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525386305683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525386305683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.567        -1.567 clk27  " "   -1.567        -1.567 clk27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525386305683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 CLK_Div:clk_pm\|ax  " "    0.215         0.000 CLK_Div:clk_pm\|ax " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525386305683 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1525386305683 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.000 " "Worst-case recovery slack is 0.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525386305705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525386305705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.000         0.000 CLK_Div:clk_pm\|ax  " "    0.000         0.000 CLK_Div:clk_pm\|ax " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525386305705 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1525386305705 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.745 " "Worst-case removal slack is 0.745" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525386305721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525386305721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.745         0.000 CLK_Div:clk_pm\|ax  " "    0.745         0.000 CLK_Div:clk_pm\|ax " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525386305721 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1525386305721 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.000 " "Worst-case minimum pulse width slack is -2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525386305735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525386305735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000      -341.000 CLK_Div:clk_pm\|ax  " "   -2.000      -341.000 CLK_Div:clk_pm\|ax " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525386305735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -20.380 clk27  " "   -1.380       -20.380 clk27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525386305735 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1525386305735 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1525386305920 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1525386305985 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1525386305986 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "484 " "Peak virtual memory: 484 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1525386308245 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 03 19:25:08 2018 " "Processing ended: Thu May 03 19:25:08 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1525386308245 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1525386308245 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1525386308245 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1525386308245 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1525386309253 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1525386309253 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 03 19:25:09 2018 " "Processing started: Thu May 03 19:25:09 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1525386309253 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1525386309253 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Processador -c Processador " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Processador -c Processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1525386309253 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Processador.vo C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/simulation/modelsim/ simulation " "Generated file Processador.vo in folder \"C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB07/Processador/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1525386309812 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "454 " "Peak virtual memory: 454 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1525386309926 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 03 19:25:09 2018 " "Processing ended: Thu May 03 19:25:09 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1525386309926 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1525386309926 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1525386309926 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1525386309926 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 11 s " "Quartus II Full Compilation was successful. 0 errors, 11 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1525386310586 ""}
