# 
# Steps log generated by v++
# This log file contains a collection of steps that describe the kernel compilation flow
# Note: Some steps are tagged as internal, these steps are for debugging purposes and 
#       are not expected to be able to run independently.
# 

# The following environment variables are set when running v++
Environment variables :
------------------------------------------
SHELL=/bin/bash
SESSION_MANAGER=local/minghe-Lenovo-Legion-Y7000P2020:@/tmp/.ICE-unix/1670,unix/minghe-Lenovo-Legion-Y7000P2020:/tmp/.ICE-unix/1670
QT_ACCESSIBILITY=1
COLORTERM=truecolor
XDG_CONFIG_DIRS=/etc/xdg/xdg-ubuntu:/etc/xdg
SSH_AGENT_LAUNCHER=gnome-keyring
XDG_MENU_PREFIX=gnome-
RDI_APPROOT=/home/minghe/gemm_hls/build:/home/minghe/Xilinx/Vitis/2024.1
RDI_JAVA_PLATFORM=
LANGUAGE=en_US:en
MAKE_TERMOUT=/dev/pts/0
XIL_SUPPRESS_OVERRIDE_WARNINGS=1
RDI_BINROOT=/home/minghe/Xilinx/Vitis/2024.1/bin
XILINX_VIVADO=/home/minghe/Xilinx/Vivado/2024.1
GNOME_SHELL_SESSION_MODE=ubuntu
SSH_AUTH_SOCK=/run/user/1000/keyring/ssh
RDI_OPT_EXT=.o
RDI_INSTALLVER=2024.1
RDI_INSTALLROOT=/home/minghe/Xilinx
XMODIFIERS=@im=ibus
RDI_PATCHROOT=/home/minghe/gemm_hls/build:
DESKTOP_SESSION=ubuntu
XILINX_PATH=/home/minghe/gemm_hls/build
GTK_MODULES=gail:atk-bridge
DBUS_STARTER_BUS_TYPE=session
XIL_NO_OVERRIDE=0
RDI_LIBDIR=/home/minghe/Xilinx/Vitis/2024.1/lib/lnx64.o/Ubuntu/22:/home/minghe/Xilinx/Vitis/2024.1/lib/lnx64.o/Ubuntu:/home/minghe/Xilinx/Vitis/2024.1/lib/lnx64.o
PWD=/home/minghe/gemm_hls/build
LOGNAME=minghe
XDG_SESSION_DESKTOP=ubuntu
XDG_SESSION_TYPE=wayland
_RDI_DONT_SET_XILINX_AS_PATH=True
SYSTEMD_EXEC_PID=1670
XAUTHORITY=/run/user/1000/.mutter-Xwaylandauth.EY48W2
RDI_PREPEND_PATH=/home/minghe/Xilinx/Vitis/2024.1/bin
XILINX_DSP=
HOME=/home/minghe
USERNAME=minghe
IM_CONFIG_PHASE=1
SYNTH_COMMON=/home/minghe/Xilinx/Vitis/2024.1/scripts/rt/data
LANG=en_US.UTF-8
LS_COLORS=rs=0:di=01;34:ln=01;36:mh=00:pi=40;33:so=01;35:do=01;35:bd=40;33;01:cd=40;33;01:or=40;31;01:mi=00:su=37;41:sg=30;43:ca=30;41:tw=30;42:ow=34;42:st=37;44:ex=01;32:*.tar=01;31:*.tgz=01;31:*.arc=01;31:*.arj=01;31:*.taz=01;31:*.lha=01;31:*.lz4=01;31:*.lzh=01;31:*.lzma=01;31:*.tlz=01;31:*.txz=01;31:*.tzo=01;31:*.t7z=01;31:*.zip=01;31:*.z=01;31:*.dz=01;31:*.gz=01;31:*.lrz=01;31:*.lz=01;31:*.lzo=01;31:*.xz=01;31:*.zst=01;31:*.tzst=01;31:*.bz2=01;31:*.bz=01;31:*.tbz=01;31:*.tbz2=01;31:*.tz=01;31:*.deb=01;31:*.rpm=01;31:*.jar=01;31:*.war=01;31:*.ear=01;31:*.sar=01;31:*.rar=01;31:*.alz=01;31:*.ace=01;31:*.zoo=01;31:*.cpio=01;31:*.7z=01;31:*.rz=01;31:*.cab=01;31:*.wim=01;31:*.swm=01;31:*.dwm=01;31:*.esd=01;31:*.jpg=01;35:*.jpeg=01;35:*.mjpg=01;35:*.mjpeg=01;35:*.gif=01;35:*.bmp=01;35:*.pbm=01;35:*.pgm=01;35:*.ppm=01;35:*.tga=01;35:*.xbm=01;35:*.xpm=01;35:*.tif=01;35:*.tiff=01;35:*.png=01;35:*.svg=01;35:*.svgz=01;35:*.mng=01;35:*.pcx=01;35:*.mov=01;35:*.mpg=01;35:*.mpeg=01;35:*.m2v=01;35:*.mkv=01;35:*.webm=01;35:*.webp=01;35:*.ogm=01;35:*.mp4=01;35:*.m4v=01;35:*.mp4v=01;35:*.vob=01;35:*.qt=01;35:*.nuv=01;35:*.wmv=01;35:*.asf=01;35:*.rm=01;35:*.rmvb=01;35:*.flc=01;35:*.avi=01;35:*.fli=01;35:*.flv=01;35:*.gl=01;35:*.dl=01;35:*.xcf=01;35:*.xwd=01;35:*.yuv=01;35:*.cgm=01;35:*.emf=01;35:*.ogv=01;35:*.ogx=01;35:*.aac=00;36:*.au=00;36:*.flac=00;36:*.m4a=00;36:*.mid=00;36:*.midi=00;36:*.mka=00;36:*.mp3=00;36:*.mpc=00;36:*.ogg=00;36:*.ra=00;36:*.wav=00;36:*.oga=00;36:*.opus=00;36:*.spx=00;36:*.xspf=00;36:
XDG_CURRENT_DESKTOP=ubuntu:GNOME
VTE_VERSION=6800
WAYLAND_DISPLAY=wayland-0
XILINX_HLS=/home/minghe/Xilinx/Vitis_HLS/2024.1
HDI_PROCESSOR=x86_64
RDI_BUILD=yes
GNOME_TERMINAL_SCREEN=/org/gnome/Terminal/screen/d822be6e_e8b5_4f4b_97aa_595724bb0e06
RDI_PROG=/home/minghe/Xilinx/Vitis/2024.1/bin/unwrapped/lnx64.o/v++
RDI_SESSION_INFO=/home/minghe/gemm_hls/build:minghe-Lenovo-Legion-Y7000P2020_1731369562_11197
RT_TCL_PATH=/home/minghe/Xilinx/Vitis/2024.1/scripts/rt/base_tcl/tcl
MFLAGS=-s
XILINX_SDK=/home/minghe/Xilinx/Vitis/2024.1
GNOME_SETUP_DISPLAY=:1
RDI_SHARED_DATA=/home/minghe/Xilinx/SharedData/2024.1/data
LESSCLOSE=/usr/bin/lesspipe %s %s
MAKEFLAGS=s
XDG_SESSION_CLASS=user
TERM=xterm-256color
LESSOPEN=| /usr/bin/lesspipe %s
USER=minghe
MAKE_TERMERR=/dev/pts/0
XILINX_PLANAHEAD=/home/minghe/Xilinx/Vitis/2024.1
GNOME_TERMINAL_SERVICE=:1.121
RDI_BASEROOT=/home/minghe/Xilinx/Vitis
RDI_TPS_ROOT=/home/minghe/Xilinx/Vivado/2024.1/tps/lnx64
RDI_JAVA_VERSION=21.0.1_12
RDI_DATADIR=/home/minghe/Xilinx/SharedData/2024.1/data:/home/minghe/Xilinx/Vitis/2024.1/data
DISPLAY=:0
SHLVL=3
MAKELEVEL=4
QT_IM_MODULE=ibus
XILINX_VIVADO_HLS=/home/minghe/Xilinx/Vivado/2024.1
XIL_CHECK_TCL_DEBUG=False
DBUS_STARTER_ADDRESS=unix:path=/run/user/1000/bus,guid=cc8e8822be5c1bd2043d1b26673217ea
LD_LIBRARY_PATH=/home/minghe/Xilinx/Vitis/2024.1/tps/lnx64/java-cef-95.0.4638.69/bin/lib/linux64:/home/minghe/Xilinx/Vitis/2024.1/lib/lnx64.o/Ubuntu/22:/home/minghe/Xilinx/Vitis/2024.1/lib/lnx64.o/Ubuntu:/home/minghe/Xilinx/Vitis/2024.1/lib/lnx64.o:/home/minghe/Xilinx/Vitis/2024.1/tps/lnx64/jre21.0.1_12/lib/:/home/minghe/Xilinx/Vitis/2024.1/tps/lnx64/jre21.0.1_12/lib//server:/home/minghe/Xilinx/Vitis/2024.1/lib/lnx64.o/Ubuntu/22:/home/minghe/Xilinx/Vitis/2024.1/lib/lnx64.o/Ubuntu:/home/minghe/Xilinx/Vitis/2024.1/lib/lnx64.o:/home/minghe/Xilinx/Vitis_HLS/2024.1/lib/lnx64.o::/home/minghe/Xilinx/Vitis/2024.1/bin/../lnx64/tools/dot/lib
HDIPRELDPATH=/home/minghe/Xilinx/Vitis/2024.1/lib/lnx64.o/Ubuntu/22:/home/minghe/Xilinx/Vitis/2024.1/lib/lnx64.o/Ubuntu:/home/minghe/Xilinx/Vitis/2024.1/lib/lnx64.o:/home/minghe/Xilinx/Vitis_HLS/2024.1/lib/lnx64.o::/home/minghe/Xilinx/Vitis/2024.1/bin/../lnx64/tools/dot/lib
XDG_RUNTIME_DIR=/run/user/1000
TCMALLOC_LARGE_ALLOC_REPORT_THRESHOLD=4294967296
TCL_LIBRARY=/home/minghe/Xilinx/Vitis/2024.1/tps/tcl/tcl8.6
LC_ALL=en_US.UTF-8
XDG_DATA_DIRS=/usr/share/ubuntu:/usr/local/share/:/usr/share/:/var/lib/snapd/desktop
PATH=/home/minghe/Xilinx/Vivado/2024.1/tps/lnx64/binutils-2.26/bin:/home/minghe/Xilinx/Vitis/2024.1/bin/../gnu/aarch64/lin/aarch64-linux/bin:/home/minghe/Xilinx/Vitis/2024.1/bin/../gnu/ppc64le/4.9.3/lnx64/bin:/home/minghe/Xilinx/Vitis/2024.1/bin/../gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/home/minghe/Xilinx/Vivado/2024.1/tps/lnx64/gcc-8.3.0/bin:/home/minghe/Xilinx/Vivado/2024.1/gnu/microblaze/lin/bin:/home/minghe/Xilinx/Vitis/2024.1/bin:/home/minghe/Xilinx/Vitis/2024.1/tps/lnx64/jre21.0.1_12/bin:/home/minghe/Xilinx/Vivado/2024.1/bin:/home/minghe/Xilinx/Vitis_HLS/2024.1/bin:/usr/local/sbin:/usr/local/bin:/usr/sbin:/usr/bin:/sbin:/bin:/usr/games:/usr/local/games:/snap/bin
RT_LIBPATH=/home/minghe/Xilinx/Vitis/2024.1/scripts/rt/data
GDMSESSION=ubuntu
HDI_APPROOT=/home/minghe/Xilinx/Vitis/2024.1
DBUS_SESSION_BUS_ADDRESS=unix:path=/run/user/1000/bus,guid=cc8e8822be5c1bd2043d1b26673217ea
RDI_PLATFORM=lnx64
MYVIVADO=
ISL_IOSTREAMS_RSA=/home/minghe/Xilinx/Vitis/2024.1/tps/isl
XILINX_VITIS=/home/minghe/Xilinx/Vitis/2024.1
OLDPWD=/home/minghe/Xilinx/Vitis/2024.1/bin
_=/home/minghe/Xilinx/Vitis/2024.1/bin/unwrapped/lnx64.o/v++
XILINX_CD_CONNECT_ID=39949
XILINX_CD_SESSION=ac6c02b3-cbde-4902-b0bb-d41452bc3d15


V++ command line:
------------------------------------------
/home/minghe/Xilinx/Vitis/2024.1/bin/unwrapped/lnx64.o/v++ --link --target hw --platform xilinx_u250_gen3x16_xdma_4_1_202210_1 -O3 --connectivity.sp MatrixMultiplicationKernel_1.m_axi_gmem0:DDR[1] --connectivity.sp MatrixMultiplicationKernel_1.m_axi_gmem1:DDR[1] --connectivity.sp MatrixMultiplicationKernel_1.m_axi_gmem2:DDR[1] /home/minghe/gemm_hls/build/MatrixMultiplicationKernel_hw.xo --output /home/minghe/gemm_hls/build/MatrixMultiplication_hw.xclbin 

FINAL PROGRAM OPTIONS
--connectivity.sp MatrixMultiplicationKernel_1.m_axi_gmem0:DDR[1]
--connectivity.sp MatrixMultiplicationKernel_1.m_axi_gmem1:DDR[1]
--connectivity.sp MatrixMultiplicationKernel_1.m_axi_gmem2:DDR[1]
--input_files /home/minghe/gemm_hls/build/MatrixMultiplicationKernel_hw.xo
--link
--optimize 3
--output /home/minghe/gemm_hls/build/MatrixMultiplication_hw.xclbin
--platform xilinx_u250_gen3x16_xdma_4_1_202210_1
--report_level 0
--target hw

PARSED COMMAND LINE OPTIONS
--link 
--target hw 
--platform xilinx_u250_gen3x16_xdma_4_1_202210_1 
-O3 
--connectivity.sp MatrixMultiplicationKernel_1.m_axi_gmem0:DDR[1] 
--connectivity.sp MatrixMultiplicationKernel_1.m_axi_gmem1:DDR[1] 
--connectivity.sp MatrixMultiplicationKernel_1.m_axi_gmem2:DDR[1] 
/home/minghe/gemm_hls/build/MatrixMultiplicationKernel_hw.xo 
--output /home/minghe/gemm_hls/build/MatrixMultiplication_hw.xclbin 

EXPANDED PARAMETERS
From application of optMap.xml: 
 --vivado.prop "run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}" --vivado.prop "run.impl_1.{STEPS.PLACE_DESIGN.ARGS.MORE OPTIONS}={-retiming}" --vivado.prop run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true --vivado.prop run.impl_1.STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED=true --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}"


FINAL PLATFORM PATH
/opt/xilinx/platforms/xilinx_u250_gen3x16_xdma_4_1_202210_1/xilinx_u250_gen3x16_xdma_4_1_202210_1.xpfm

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 11 Nov 2024 15:59:28
------------------------------------------
V++ internal step: generating xclbin xml file
timestamp: 11 Nov 2024 15:59:30
output: /home/minghe/gemm_hls/build/_x/link/int/MatrixMultiplication_hw.xml
------------------------------------------
step: running system_link
timestamp: 11 Nov 2024 15:59:30
cmd: /home/minghe/Xilinx/Vitis/2024.1/bin/system_link --xo /home/minghe/gemm_hls/build/MatrixMultiplicationKernel_hw.xo --config /home/minghe/gemm_hls/build/_x/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u250_gen3x16_xdma_4_1_202210_1/xilinx_u250_gen3x16_xdma_4_1_202210_1.xpfm --target hw --output_dir /home/minghe/gemm_hls/build/_x/link/int --temp_dir /home/minghe/gemm_hls/build/_x/link/sys_link
system_link status: success
------------------------------------------
step: running cf2sw
timestamp: 11 Nov 2024 15:59:42
cmd: /home/minghe/Xilinx/Vitis/2024.1/bin/cf2sw -sdsl /home/minghe/gemm_hls/build/_x/link/int/sdsl.dat -rtd /home/minghe/gemm_hls/build/_x/link/int/cf2sw.rtd -nofilter /home/minghe/gemm_hls/build/_x/link/int/cf2sw_full.rtd -xclbin /home/minghe/gemm_hls/build/_x/link/int/xclbin_orig.xml -o /home/minghe/gemm_hls/build/_x/link/int/xclbin_orig.1.xml
cf2sw status: success
------------------------------------------
step: running rtd2_system_diagram
timestamp: 11 Nov 2024 15:59:46
cmd: rtd2SystemDiagram
rtd2_system_diagram status: success
------------------------------------------
step: running vpl
timestamp: 11 Nov 2024 15:59:46
cmd: /home/minghe/Xilinx/Vitis/2024.1/bin/vpl -t hw -f xilinx_u250_gen3x16_xdma_4_1_202210_1 --remote_ip_cache /home/minghe/gemm_hls/build/.ipcache --output_dir /home/minghe/gemm_hls/build/_x/link/int --log_dir /home/minghe/gemm_hls/build/_x/logs/link --report_dir /home/minghe/gemm_hls/build/_x/reports/link --config /home/minghe/gemm_hls/build/_x/link/int/vplConfig.ini -k /home/minghe/gemm_hls/build/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/minghe/gemm_hls/build/_x/link --no-info --iprepo /home/minghe/gemm_hls/build/_x/link/int/xo/ip_repo/xilinx_com_hls_MatrixMultiplicationKernel_1_0 --messageDb /home/minghe/gemm_hls/build/_x/link/run_link/vpl.pb /home/minghe/gemm_hls/build/_x/link/int/dr.bd.tcl
Vivado Log File: /home/minghe/gemm_hls/build/_x/link/run_link/../vivado/vpl/vivado.log
file: vplConfig.ini
[advanced]
misc=report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}
misc=report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}
param=compiler.enablePerformanceTrace=1
param=compiler.vppCurrentWorkingDir=/home/minghe/gemm_hls/build
misc=BinaryName=MatrixMultiplication_hw
[connectivity]
nk=MatrixMultiplicationKernel:1:MatrixMultiplicationKernel_1
[vivado]
prop=run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}
prop=run.impl_1.{STEPS.PLACE_DESIGN.ARGS.MORE OPTIONS}={-retiming}
prop=run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true
prop=run.impl_1.STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED=true

FINAL PROGRAM OPTIONS
--advanced.misc report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}
--advanced.misc report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}
--advanced.misc BinaryName=MatrixMultiplication_hw
--advanced.param compiler.enablePerformanceTrace=1
--advanced.param compiler.vppCurrentWorkingDir=/home/minghe/gemm_hls/build
--config /home/minghe/gemm_hls/build/_x/link/int/vplConfig.ini
--connectivity.nk MatrixMultiplicationKernel:1:MatrixMultiplicationKernel_1
--input_file /home/minghe/gemm_hls/build/_x/link/int/dr.bd.tcl
--iprepo /home/minghe/gemm_hls/build/_x/link/int/xo/ip_repo/xilinx_com_hls_MatrixMultiplicationKernel_1_0
--kernels /home/minghe/gemm_hls/build/_x/link/int/kernel_info.dat
--log_dir /home/minghe/gemm_hls/build/_x/logs/link
--messageDb /home/minghe/gemm_hls/build/_x/link/run_link/vpl.pb
--no-info
--output_dir /home/minghe/gemm_hls/build/_x/link/int
--platform xilinx_u250_gen3x16_xdma_4_1_202210_1
--remote_ip_cache /home/minghe/gemm_hls/build/.ipcache
--report_dir /home/minghe/gemm_hls/build/_x/reports/link
--target hw
--temp_dir /home/minghe/gemm_hls/build/_x/link
--vivado.prop run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}
--vivado.prop run.impl_1.{STEPS.PLACE_DESIGN.ARGS.MORE OPTIONS}={-retiming}
--vivado.prop run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true
--vivado.prop run.impl_1.STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED=true
--webtalk_flag Vitis

PARSED COMMAND LINE OPTIONS
-t hw 
-f xilinx_u250_gen3x16_xdma_4_1_202210_1 
--remote_ip_cache /home/minghe/gemm_hls/build/.ipcache 
--output_dir /home/minghe/gemm_hls/build/_x/link/int 
--log_dir /home/minghe/gemm_hls/build/_x/logs/link 
--report_dir /home/minghe/gemm_hls/build/_x/reports/link 
--config /home/minghe/gemm_hls/build/_x/link/int/vplConfig.ini 
-k /home/minghe/gemm_hls/build/_x/link/int/kernel_info.dat 
--webtalk_flag Vitis 
--temp_dir /home/minghe/gemm_hls/build/_x/link 
--no-info 
--iprepo /home/minghe/gemm_hls/build/_x/link/int/xo/ip_repo/xilinx_com_hls_MatrixMultiplicationKernel_1_0 
--messageDb /home/minghe/gemm_hls/build/_x/link/run_link/vpl.pb 
/home/minghe/gemm_hls/build/_x/link/int/dr.bd.tcl 

PARSED CONFIG FILE (1) OPTIONS
file: /home/minghe/gemm_hls/build/_x/link/int/vplConfig.ini
advanced.misc report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10} 
advanced.misc report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10} 
advanced.param compiler.enablePerformanceTrace=1 
advanced.param compiler.vppCurrentWorkingDir=/home/minghe/gemm_hls/build 
advanced.misc BinaryName=MatrixMultiplication_hw 
connectivity.nk MatrixMultiplicationKernel:1:MatrixMultiplicationKernel_1 
vivado.prop run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high} 
vivado.prop run.impl_1.{STEPS.PLACE_DESIGN.ARGS.MORE OPTIONS}={-retiming} 
vivado.prop run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true 
vivado.prop run.impl_1.STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED=true 


   ------------------------------------------
   VPL internal step: generating ipirun.tcl for vivado
   timestamp: 11 Nov 2024 15:59:50
   -----------------------
   VPL internal step: source -notrace ./ipirun.tcl
   File: vpl.tcl:125
   Line computed from base: 122 offset: 3
   timestamp: 11 November 2024 15:59:56
   -----------------------
   VPL internal step: source scripts/_vivado_params.tcl
   File: vpl.tcl:140
   Line computed from base: 122 offset: 18
   timestamp: 11 November 2024 15:59:56
   -----------------------
  current step: vpl.create_project
   -----------------------
   VPL internal step: create_vivado_project
   Proc: ::ocl_util::create_vivado_project
   File: ocl_util.tcl:503
   timestamp: 11 November 2024 15:59:56
   -----------------------
   VPL internal step: source .local/hw_platform/tcl_hooks/pre_create_project.tcl
   File: vpl.tcl:1232
   timestamp: 11 November 2024 15:59:56
   -----------------------
   VPL internal step: create_project -part xcu250-figd2104-2L-e -force prj prj
   File: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/.local/ocl_util.tcl:818
   timestamp: 11 November 2024 15:59:56
   -----------------------
   VPL internal step: add_files .local/hw_platform/hw_bb_locked.dcp
   File: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/.local/ocl_util.tcl:853
   timestamp: 11 November 2024 16:00:02
   -----------------------
   VPL internal step: create_partition_def -name my_pd -module ulp
   File: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/.local/ocl_util.tcl:859
   timestamp: 11 November 2024 16:00:02
   -----------------------
   VPL internal step: create_reconfig_module -name my_rm -partition_def [get_partition_defs my_pd ] -top ulp
   File: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/.local/ocl_util.tcl:861
   timestamp: 11 November 2024 16:00:02
   -----------------------
   VPL internal step: create_pr_configuration -name config_1 -partitions [list level0_i/level1/level1_i/ulp:my_rm]
   File: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/.local/ocl_util.tcl:872
   timestamp: 11 November 2024 16:00:02
   -----------------------
  current step: vpl.create_bd
   -----------------------
   VPL internal step: update_ip_catalog
   File: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/.local/ocl_util.tcl:2412
   timestamp: 11 November 2024 16:00:02
   -----------------------
   VPL internal step: config_ip_cache -use_cache_location /home/minghe/gemm_hls/build/.ipcache
   File: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/.local/ocl_util.tcl:2422
   timestamp: 11 November 2024 16:00:03
   -----------------------
   VPL internal step: import_files -norecurse .local/hw_platform/bd/202210_1_dev.srcs/sources_1/bd/ulp/ulp.bd -of_objects my_rm
   File: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/.local/ocl_util.tcl:2100
   timestamp: 11 November 2024 16:00:03
   -----------------------
   VPL internal step: open_bd_design -auto_upgrade [get_files ulp.bd]
   File: vpl.tcl:199
   timestamp: 11 November 2024 16:00:05
   -----------------------
   VPL internal step: report locked IPs
   File: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3129
   timestamp: 11 November 2024 16:00:30
   -----------------------
   VPL internal step: source .local/dr.bd.tcl
   File: vpl.tcl:224
   timestamp: 11 November 2024 16:00:30
   -----------------------
   VPL internal step: save_bd_design
   File: vpl.tcl:241
   timestamp: 11 November 2024 16:00:31
   -----------------------
   VPL internal step: source .local/hw_platform/tcl_hooks/postlink.tcl
   File: vpl.tcl:250
   timestamp: 11 November 2024 16:00:31
   -----------------------
   VPL internal step: add_files .local/hw_platform/tcl_hooks/impl.xdc -fileset [current_fileset -constrset]
   File: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/.local/ocl_util.tcl:2746
   timestamp: 11 November 2024 16:00:31
   -----------------------
  current step: vpl.update_bd
   -----------------------
   VPL internal step: inserting profiling and debug cores
   File: vpl.tcl:287
   timestamp: 11 November 2024 16:00:31
   -----------------------
   VPL internal step: assign_bd_address
   File: vpl.tcl:299
   timestamp: 11 November 2024 16:00:32
   -----------------------
   VPL internal step: writing address_map.xml
   File: vpl.tcl:309
   timestamp: 11 November 2024 16:00:32
   -----------------------
   VPL internal step: collect BD interface connectivity and update compute units
   File: vpl.tcl:313
   timestamp: 11 November 2024 16:00:32
   -----------------------
   VPL internal step: save_bd_design
   File: vpl.tcl:316
   timestamp: 11 November 2024 16:00:32
   -----------------------
  current step: vpl.generate_target
   -----------------------
   VPL internal step: generate_target all [get_files ulp.bd]
   File: vpl.tcl:368
   timestamp: 11 November 2024 16:00:35
   -----------------------
   VPL internal step: writing user synth clock constraints in /home/minghe/gemm_hls/build/_x/link/vivado/vpl/output/ulp_ooc_copy.xdc
   File: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/.local/ocl_util.tcl:2488
   timestamp: 11 November 2024 16:01:14
   -----------------------
   VPL internal step: add_files /home/minghe/gemm_hls/build/_x/link/vivado/vpl/output/ulp_ooc_copy.xdc -fileset [current_fileset -constrset]
   File: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/.local/ocl_util.tcl:2492
   timestamp: 11 November 2024 16:01:14
   -----------------------
   VPL internal step: move_files [get_files /home/minghe/gemm_hls/build/_x/link/vivado/vpl/output/ulp_ooc_copy.xdc] -of_objects [get_reconfig_modules my_rm] -quiet
   File: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/.local/ocl_util.tcl:2507
   timestamp: 11 November 2024 16:01:14
   -----------------------
   VPL internal step: read_xdc /home/minghe/gemm_hls/build/_x/link/vivado/vpl/output/dont_partition.xdc
   File: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/.local/ocl_util.tcl:4605
   timestamp: 11 November 2024 16:01:14
   -----------------------
   VPL internal step: collect clock information and write automation summary report
   File: vpl.tcl:381
   timestamp: 11 November 2024 16:01:14
   -----------------------
  current step: vpl.config_hw_runs
   -----------------------
   VPL internal step: creating vpl tcl hooks for implementation run
   File: /home/minghe/gemm_hls/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3909
   timestamp: 11 November 2024 16:01:14
   -----------------------
   VPL internal step: source scripts/_vivado_report_commands.tcl
   File: vpl.tcl:417
   timestamp: 11 November 2024 16:01:14
   -----------------------
   VPL internal step: create_report_config -report_name impl_report_timing_summary_route_design_summary -report_type report_timing_summary -steps {route_design} -runs {impl_1} -options {-max_paths 10}
   File: scripts/_vivado_report_commands.tcl:84
   timestamp: 11 November 2024 16:01:14
   -----------------------
   VPL internal step: create_report_config -report_name impl_report_timing_summary_post_route_phys_opt_design_summary -report_type report_timing_summary -steps {post_route_phys_opt_design} -runs {impl_1} -options {-max_paths 10}
   File: scripts/_vivado_report_commands.tcl:84
   timestamp: 11 November 2024 16:01:14
   -----------------------
   VPL internal step: source scripts/_vivado_synth_props.tcl
   File: vpl.tcl:425
   timestamp: 11 November 2024 16:01:14
   -----------------------
   VPL internal step: source scripts/_vivado_impl_props.tcl
   File: vpl.tcl:487
   timestamp: 11 November 2024 16:02:05
   -----------------------
  current step: vpl.synth
   -----------------------
   VPL internal step: launch_runs my_rm_synth_1 -jobs 6  
   File: vpl.tcl:531
   timestamp: 11 November 2024 16:02:05
