{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 1, "design__inferred_latch__count": 0, "design__instance__count": 1949, "design__instance__area": 19892.8, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 22, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0034880167804658413, "power__switching__total": 0.002203707117587328, "power__leakage__total": 2.128306952897674e-08, "power__total": 0.005691745318472385, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.13862787699039403, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.13490718646273941, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.4627179326225611, "timing__setup__ws__corner:nom_tt_025C_1v80": 4.452405681277831, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.462718, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 8.662861, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 22, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.1513767903873335, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.14683409070899844, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.36791548626826165, "timing__setup__ws__corner:nom_ss_100C_1v60": 1.4918666724250236, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 1.016808, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 5.972973, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 22, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.13004540867810294, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.12725838798498845, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.26538094695143294, "timing__setup__ws__corner:nom_ff_n40C_1v95": 5.324388192156074, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.265381, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 9.092096, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 22, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.12734404169376073, "clock__skew__worst_setup": 0.12477581820941228, "timing__hold__ws": 0.2634212922352443, "timing__setup__ws": 1.2582846232219362, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.263421, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 5.910166, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 161.395 172.115", "design__core__bbox": "5.52 10.88 155.48 160.48", "design__io": 65, "design__die__area": 27778.5, "design__core__area": 22434, "design__instance__count__stdcell": 1949, "design__instance__area__stdcell": 19892.8, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.886726, "design__instance__utilization__stdcell": 0.886726, "design__instance__count__class:inverter": 31, "design__instance__count__class:sequential_cell": 335, "design__instance__count__class:multi_input_combinational_cell": 762, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__class:fill_cell": 802, "design__instance__count__class:tap_cell": 313, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 63, "design__io__hpwl": 3352209, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 51647.8, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 424, "design__instance__count__class:clock_buffer": 28, "design__instance__count__class:clock_inverter": 21, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 282, "antenna__violating__nets": 12, "antenna__violating__pins": 12, "route__antenna_violation__count": 12, "antenna_diodes_count": 35, "design__instance__count__class:antenna_cell": 35, "route__net": 1619, "route__net__special": 2, "route__drc_errors__iter:1": 1093, "route__wirelength__iter:1": 59815, "route__drc_errors__iter:2": 519, "route__wirelength__iter:2": 59254, "route__drc_errors__iter:3": 557, "route__wirelength__iter:3": 58910, "route__drc_errors__iter:4": 64, "route__wirelength__iter:4": 58776, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 58786, "route__drc_errors": 0, "route__wirelength": 58786, "route__vias": 12380, "route__vias__singlecut": 12380, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 310.62, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 22, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 22, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 22, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 22, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.13523564595386423, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.13183625397862309, "timing__hold__ws__corner:min_tt_025C_1v80": 0.4602536260162566, "timing__setup__ws__corner:min_tt_025C_1v80": 4.60199891220345, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.460254, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 8.669895, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 22, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 22, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.1468272073260511, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.14289923815383673, "timing__hold__ws__corner:min_ss_100C_1v60": 0.394212451617867, "timing__setup__ws__corner:min_ss_100C_1v60": 1.7610504664102569, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 1.01207, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 6.025447, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 22, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 22, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.12734404169376073, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.12477581820941228, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.2634212922352443, "timing__setup__ws__corner:min_ff_n40C_1v95": 5.340194215760082, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.263421, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 9.097112, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 22, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 22, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.1452771138952298, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.1411460849260686, "timing__hold__ws__corner:max_tt_025C_1v80": 0.4654826655878259, "timing__setup__ws__corner:max_tt_025C_1v80": 4.324690061805008, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.465483, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 8.654516, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 22, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 22, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.1597227811886914, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.15448863459106432, "timing__hold__ws__corner:max_ss_100C_1v60": 0.34057113648760284, "timing__setup__ws__corner:max_ss_100C_1v60": 1.2582846232219362, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 1.022179, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 5.910166, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 22, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 22, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.1358427991876276, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.1328333175496622, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.2676065556006923, "timing__setup__ws__corner:max_ff_n40C_1v95": 5.306963463336382, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.267607, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 9.086017, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 22, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 22, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79749, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79907, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00251173, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00257774, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000877662, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00257774, "design_powergrid__voltage__worst": 0.00257774, "design_powergrid__voltage__worst__net:VPWR": 1.79749, "design_powergrid__drop__worst": 0.00257774, "design_powergrid__drop__worst__net:VPWR": 0.00251173, "design_powergrid__voltage__worst__net:VGND": 0.00257774, "design_powergrid__drop__worst__net:VGND": 0.00257774, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000933, "ir__drop__worst": 0.00251, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}