<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2024.1 (64-bit)                                     -->
<!--                                                                              -->
<!-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.                        -->
<!-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.        -->

<hwsession version="1" minor="2">
  <device name="xc7s25_0" gui_info="dashboard1=hw_vios[xc7s25_0/hw_vio_1=VIO_PROBES_1;]"/>
  <ObjectList object_type="hw_cfgmem" gui_info="">
    <Object name="" gui_info="">
      <Properties Property="PROGRAM.ADDRESS_RANGE" value="use_file"/>
      <Properties Property="PROGRAM.BLANK_CHECK" value="0"/>
      <Properties Property="PROGRAM.CFG_PROGRAM" value="1"/>
      <Properties Property="PROGRAM.CHECKSUM" value="0"/>
      <Properties Property="PROGRAM.ERASE" value="1"/>
      <Properties Property="PROGRAM.FILES" value="C:/Users/angro/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.runs/impl_1/design_1_wrapper.bin"/>
      <Properties Property="PROGRAM.PRM_FILE" value=""/>
      <Properties Property="PROGRAM.UNUSED_PIN_TERMINATION" value="pull-none"/>
      <Properties Property="PROGRAM.VERIFY" value="1"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_device" gui_info="">
    <Object name="xc7s25_0" gui_info="">
      <Properties Property="FULL_PROBES.FILE" value="C:/Users/angro/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.runs/impl_1/design_1_wrapper.ltx"/>
      <Properties Property="PROBES.FILE" value="C:/Users/angro/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.runs/impl_1/design_1_wrapper.ltx"/>
      <Properties Property="PROGRAM.HW_BITSTREAM" value=""/>
      <Properties Property="PROGRAM.HW_CFGMEM_PART" value="mx25l3273f-spi-x1_x2_x4"/>
      <Properties Property="SLR.COUNT" value="1"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_ila" gui_info="">
    <Object name="" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
  </ObjectList>
  <probeset name="hw project" active="false">
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="OUTPUT_VALUE" value="00000"/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/vio_0_probe_out0[17]"/>
        <net name="design_1_i/vio_0_probe_out0[16]"/>
        <net name="design_1_i/vio_0_probe_out0[15]"/>
        <net name="design_1_i/vio_0_probe_out0[14]"/>
        <net name="design_1_i/vio_0_probe_out0[13]"/>
        <net name="design_1_i/vio_0_probe_out0[12]"/>
        <net name="design_1_i/vio_0_probe_out0[11]"/>
        <net name="design_1_i/vio_0_probe_out0[10]"/>
        <net name="design_1_i/vio_0_probe_out0[9]"/>
        <net name="design_1_i/vio_0_probe_out0[8]"/>
        <net name="design_1_i/vio_0_probe_out0[7]"/>
        <net name="design_1_i/vio_0_probe_out0[6]"/>
        <net name="design_1_i/vio_0_probe_out0[5]"/>
        <net name="design_1_i/vio_0_probe_out0[4]"/>
        <net name="design_1_i/vio_0_probe_out0[3]"/>
        <net name="design_1_i/vio_0_probe_out0[2]"/>
        <net name="design_1_i/vio_0_probe_out0[1]"/>
        <net name="design_1_i/vio_0_probe_out0[0]"/>
      </nets>
    </probe>
  </probeset>
</hwsession>
