#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Mar 25 18:16:55 2025
# Process ID: 22708
# Current directory: D:/Hardware Encryption/hardware-encryption/vivado/encryption1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25048 D:\Hardware Encryption\hardware-encryption\vivado\encryption1\encryption1.xpr
# Log file: D:/Hardware Encryption/hardware-encryption/vivado/encryption1/vivado.log
# Journal file: D:/Hardware Encryption/hardware-encryption/vivado/encryption1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:36 ; elapsed = 00:00:25 . Memory (MB): peak = 1023.664 ; gain = 0.000
update_compile_order -fileset sources_1
file mkdir D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.srcs/sim_1/new
file mkdir D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.srcs/sim_1/new
file mkdir D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.srcs/sim_1/new
file mkdir D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.srcs/sim_1/new
file mkdir D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.srcs/sim_1/new
file mkdir {D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.srcs/sim_1/new}
close [ open {D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.srcs/sim_1/new/tb_mixcolumns.sv} w ]
add_files -fileset sim_1 {{D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.srcs/sim_1/new/tb_mixcolumns.sv}}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mixcolumns' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mixcolumns_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.srcs/sim_1/new/tb_mixcolumns.sv" into library xil_defaultlib
ERROR: [VRFC 10-4982] syntax error near 'initial' [../../../../encryption1.srcs/sources_1/new/RCONSTANTS.vh:6]
ERROR: [VRFC 10-2790] SystemVerilog keyword initial used in incorrect context [../../../../encryption1.srcs/sources_1/new/RCONSTANTS.vh:6]
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1023.664 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close [ open {D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.srcs/sources_1/new/rcon_pkg.sv} w ]
add_files {{D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.srcs/sources_1/new/rcon_pkg.sv}}
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mixcolumns' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mixcolumns_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.srcs/sources_1/new/rcon_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.srcs/sources_1/new/mixcolumns.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumns
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.srcs/sim_1/new/tb_mixcolumns.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mixcolumns
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.sim/sim_1/behav/xsim'
"xelab -wto ef09e650e20a4ad19f57862ae02f9032 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mixcolumns_behav xil_defaultlib.tb_mixcolumns xil_defaultlib.glbl -log elaborate.log"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ef09e650e20a4ad19f57862ae02f9032 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mixcolumns_behav xil_defaultlib.tb_mixcolumns xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1023.664 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mixcolumns' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mixcolumns_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.sim/sim_1/behav/xsim'
"xelab -wto ef09e650e20a4ad19f57862ae02f9032 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mixcolumns_behav xil_defaultlib.tb_mixcolumns xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ef09e650e20a4ad19f57862ae02f9032 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mixcolumns_behav xil_defaultlib.tb_mixcolumns xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
ERROR: [XSIM 43-4286] "D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.srcs/sim_1/new/tb_mixcolumns.sv" Line 68. Undefined system function '$random_range'
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1023.664 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mixcolumns' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mixcolumns_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.sim/sim_1/behav/xsim'
"xelab -wto ef09e650e20a4ad19f57862ae02f9032 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mixcolumns_behav xil_defaultlib.tb_mixcolumns xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ef09e650e20a4ad19f57862ae02f9032 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mixcolumns_behav xil_defaultlib.tb_mixcolumns xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
ERROR: [XSIM 43-4286] "D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.srcs/sim_1/new/tb_mixcolumns.sv" Line 68. Undefined system function '$random_range'
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1175.270 ; gain = 0.074
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mixcolumns' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mixcolumns_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.srcs/sources_1/new/rcon_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.srcs/sources_1/new/mixcolumns.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumns
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.srcs/sim_1/new/tb_mixcolumns.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mixcolumns
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.sim/sim_1/behav/xsim'
"xelab -wto ef09e650e20a4ad19f57862ae02f9032 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mixcolumns_behav xil_defaultlib.tb_mixcolumns xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ef09e650e20a4ad19f57862ae02f9032 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mixcolumns_behav xil_defaultlib.tb_mixcolumns xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2989] 'random_range' is not declared [D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.srcs/sim_1/new/tb_mixcolumns.sv:68]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1195.379 ; gain = 15.336
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mixcolumns' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mixcolumns_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.srcs/sources_1/new/rcon_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.srcs/sources_1/new/mixcolumns.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumns
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.srcs/sim_1/new/tb_mixcolumns.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mixcolumns
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.sim/sim_1/behav/xsim'
"xelab -wto ef09e650e20a4ad19f57862ae02f9032 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mixcolumns_behav xil_defaultlib.tb_mixcolumns xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ef09e650e20a4ad19f57862ae02f9032 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mixcolumns_behav xil_defaultlib.tb_mixcolumns xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mixcolumns
Compiling module xil_defaultlib.tb_mixcolumns
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mixcolumns_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/Hardware -notrace
couldn't read file "D:/Hardware": permission denied
INFO: [Common 17-206] Exiting Webtalk at Tue Mar 25 19:00:04 2025...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:46 . Memory (MB): peak = 1195.379 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:49 . Memory (MB): peak = 1195.379 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mixcolumns' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mixcolumns_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.srcs/sources_1/new/rcon_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.srcs/sources_1/new/mixcolumns.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumns
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.srcs/sim_1/new/tb_mixcolumns.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mixcolumns
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.sim/sim_1/behav/xsim'
"xelab -wto ef09e650e20a4ad19f57862ae02f9032 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mixcolumns_behav xil_defaultlib.tb_mixcolumns xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ef09e650e20a4ad19f57862ae02f9032 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mixcolumns_behav xil_defaultlib.tb_mixcolumns xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mixcolumns
Compiling module xil_defaultlib.tb_mixcolumns
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mixcolumns_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mixcolumns_behav -key {Behavioral:sim_1:Functional:tb_mixcolumns} -tclbatch {tb_mixcolumns.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_mixcolumns.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Test case 1: All zeros
mixedcolumns[          0] = 00
mixedcolumns[          1] = 00
mixedcolumns[          2] = 00
mixedcolumns[          3] = 00
mixedcolumns[          4] = 00
mixedcolumns[          5] = 00
mixedcolumns[          6] = 00
mixedcolumns[          7] = 00
mixedcolumns[          8] = 00
mixedcolumns[          9] = 00
mixedcolumns[         10] = 00
mixedcolumns[         11] = 00
mixedcolumns[         12] = 00
mixedcolumns[         13] = 00
mixedcolumns[         14] = 00
mixedcolumns[         15] = 00
$finish called at time : 20 ns : File "D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.srcs/sim_1/new/tb_mixcolumns.sv" Line 84
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1195.379 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mixcolumns_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1195.379 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1195.379 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mixcolumns' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mixcolumns_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.srcs/sources_1/new/rcon_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.srcs/sources_1/new/mixcolumns.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumns
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.srcs/sim_1/new/tb_mixcolumns.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mixcolumns
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.sim/sim_1/behav/xsim'
"xelab -wto ef09e650e20a4ad19f57862ae02f9032 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mixcolumns_behav xil_defaultlib.tb_mixcolumns xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ef09e650e20a4ad19f57862ae02f9032 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mixcolumns_behav xil_defaultlib.tb_mixcolumns xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mixcolumns
Compiling module xil_defaultlib.tb_mixcolumns
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mixcolumns_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mixcolumns_behav -key {Behavioral:sim_1:Functional:tb_mixcolumns} -tclbatch {tb_mixcolumns.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_mixcolumns.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Test case 2: Non-zero values
mixedcolumns[          0] = fe
mixedcolumns[          1] = fe
mixedcolumns[          2] = fe
mixedcolumns[          3] = fe
mixedcolumns[          4] = fe
mixedcolumns[          5] = fe
mixedcolumns[          6] = fe
mixedcolumns[          7] = fe
mixedcolumns[          8] = fe
mixedcolumns[          9] = fe
mixedcolumns[         10] = fe
mixedcolumns[         11] = fe
mixedcolumns[         12] = fe
mixedcolumns[         13] = fe
mixedcolumns[         14] = fe
mixedcolumns[         15] = fe
$finish called at time : 20 ns : File "D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.srcs/sim_1/new/tb_mixcolumns.sv" Line 84
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1195.379 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mixcolumns_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1195.379 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mixcolumns' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mixcolumns_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.srcs/sources_1/new/rcon_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.srcs/sources_1/new/mixcolumns.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumns
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.srcs/sim_1/new/tb_mixcolumns.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mixcolumns
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.sim/sim_1/behav/xsim'
"xelab -wto ef09e650e20a4ad19f57862ae02f9032 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mixcolumns_behav xil_defaultlib.tb_mixcolumns xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ef09e650e20a4ad19f57862ae02f9032 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mixcolumns_behav xil_defaultlib.tb_mixcolumns xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mixcolumns
Compiling module xil_defaultlib.tb_mixcolumns
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mixcolumns_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mixcolumns_behav -key {Behavioral:sim_1:Functional:tb_mixcolumns} -tclbatch {tb_mixcolumns.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_mixcolumns.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Test case 2: Non-zero values
mixedcolumns[          0] = 01
mixedcolumns[          1] = 01
mixedcolumns[          2] = 01
mixedcolumns[          3] = 01
mixedcolumns[          4] = 01
mixedcolumns[          5] = 01
mixedcolumns[          6] = 01
mixedcolumns[          7] = 01
mixedcolumns[          8] = 01
mixedcolumns[          9] = 01
mixedcolumns[         10] = 01
mixedcolumns[         11] = 01
mixedcolumns[         12] = 01
mixedcolumns[         13] = 01
mixedcolumns[         14] = 01
mixedcolumns[         15] = 01
$finish called at time : 20 ns : File "D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.srcs/sim_1/new/tb_mixcolumns.sv" Line 84
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1309.750 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mixcolumns_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1309.750 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mixcolumns' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mixcolumns_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.srcs/sources_1/new/rcon_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.srcs/sources_1/new/mixcolumns.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumns
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.srcs/sim_1/new/tb_mixcolumns.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mixcolumns
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.sim/sim_1/behav/xsim'
"xelab -wto ef09e650e20a4ad19f57862ae02f9032 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mixcolumns_behav xil_defaultlib.tb_mixcolumns xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ef09e650e20a4ad19f57862ae02f9032 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mixcolumns_behav xil_defaultlib.tb_mixcolumns xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mixcolumns
Compiling module xil_defaultlib.tb_mixcolumns
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mixcolumns_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mixcolumns_behav -key {Behavioral:sim_1:Functional:tb_mixcolumns} -tclbatch {tb_mixcolumns.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_mixcolumns.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Test case 2: Non-zero values
mixedcolumns[          0] = fe
mixedcolumns[          1] = fe
mixedcolumns[          2] = fe
mixedcolumns[          3] = fe
mixedcolumns[          4] = fe
mixedcolumns[          5] = fe
mixedcolumns[          6] = fe
mixedcolumns[          7] = fe
mixedcolumns[          8] = fe
mixedcolumns[          9] = fe
mixedcolumns[         10] = fe
mixedcolumns[         11] = fe
mixedcolumns[         12] = fe
mixedcolumns[         13] = fe
mixedcolumns[         14] = fe
mixedcolumns[         15] = fe
$finish called at time : 20 ns : File "D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.srcs/sim_1/new/tb_mixcolumns.sv" Line 84
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1309.750 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mixcolumns_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1309.750 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mixcolumns' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mixcolumns_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.srcs/sources_1/new/rcon_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.srcs/sources_1/new/mixcolumns.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumns
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.srcs/sim_1/new/tb_mixcolumns.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mixcolumns
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.sim/sim_1/behav/xsim'
"xelab -wto ef09e650e20a4ad19f57862ae02f9032 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mixcolumns_behav xil_defaultlib.tb_mixcolumns xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ef09e650e20a4ad19f57862ae02f9032 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mixcolumns_behav xil_defaultlib.tb_mixcolumns xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mixcolumns
Compiling module xil_defaultlib.tb_mixcolumns
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mixcolumns_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mixcolumns_behav -key {Behavioral:sim_1:Functional:tb_mixcolumns} -tclbatch {tb_mixcolumns.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_mixcolumns.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Test case 2: Non-zero values
mixedcolumns[          0] = ff
mixedcolumns[          1] = ff
mixedcolumns[          2] = ff
mixedcolumns[          3] = ff
mixedcolumns[          4] = ff
mixedcolumns[          5] = ff
mixedcolumns[          6] = ff
mixedcolumns[          7] = ff
mixedcolumns[          8] = ff
mixedcolumns[          9] = ff
mixedcolumns[         10] = ff
mixedcolumns[         11] = ff
mixedcolumns[         12] = ff
mixedcolumns[         13] = ff
mixedcolumns[         14] = ff
mixedcolumns[         15] = ff
$finish called at time : 20 ns : File "D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.srcs/sim_1/new/tb_mixcolumns.sv" Line 84
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1309.750 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mixcolumns_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 1309.750 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mixcolumns' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mixcolumns_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.srcs/sources_1/new/rcon_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.srcs/sources_1/new/mixcolumns.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumns
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.srcs/sim_1/new/tb_mixcolumns.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mixcolumns
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.sim/sim_1/behav/xsim'
"xelab -wto ef09e650e20a4ad19f57862ae02f9032 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mixcolumns_behav xil_defaultlib.tb_mixcolumns xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ef09e650e20a4ad19f57862ae02f9032 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mixcolumns_behav xil_defaultlib.tb_mixcolumns xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mixcolumns
Compiling module xil_defaultlib.tb_mixcolumns
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mixcolumns_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mixcolumns_behav -key {Behavioral:sim_1:Functional:tb_mixcolumns} -tclbatch {tb_mixcolumns.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_mixcolumns.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Test case 2: Non-zero values
mixedcolumns[          0] = fe
mixedcolumns[          1] = fe
mixedcolumns[          2] = fe
mixedcolumns[          3] = fe
mixedcolumns[          4] = fe
mixedcolumns[          5] = fe
mixedcolumns[          6] = fe
mixedcolumns[          7] = fe
mixedcolumns[          8] = fe
mixedcolumns[          9] = fe
mixedcolumns[         10] = fe
mixedcolumns[         11] = fe
mixedcolumns[         12] = fe
mixedcolumns[         13] = fe
mixedcolumns[         14] = fe
mixedcolumns[         15] = fe
$finish called at time : 20 ns : File "D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.srcs/sim_1/new/tb_mixcolumns.sv" Line 84
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1309.750 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mixcolumns_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1309.750 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mixcolumns' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mixcolumns_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.srcs/sources_1/new/rcon_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.srcs/sources_1/new/mixcolumns.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumns
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.srcs/sim_1/new/tb_mixcolumns.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mixcolumns
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.sim/sim_1/behav/xsim'
"xelab -wto ef09e650e20a4ad19f57862ae02f9032 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mixcolumns_behav xil_defaultlib.tb_mixcolumns xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ef09e650e20a4ad19f57862ae02f9032 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mixcolumns_behav xil_defaultlib.tb_mixcolumns xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mixcolumns
Compiling module xil_defaultlib.tb_mixcolumns
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mixcolumns_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mixcolumns_behav -key {Behavioral:sim_1:Functional:tb_mixcolumns} -tclbatch {tb_mixcolumns.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_mixcolumns.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Test case 1: All Zeros
mixedcolumns[          0] = 00
mixedcolumns[          1] = 00
mixedcolumns[          2] = 00
mixedcolumns[          3] = 00
mixedcolumns[          4] = 00
mixedcolumns[          5] = 00
mixedcolumns[          6] = 00
mixedcolumns[          7] = 00
mixedcolumns[          8] = 00
mixedcolumns[          9] = 00
mixedcolumns[         10] = 00
mixedcolumns[         11] = 00
mixedcolumns[         12] = 00
mixedcolumns[         13] = 00
mixedcolumns[         14] = 00
mixedcolumns[         15] = 00
Test case 2: Non-zero values
mixedcolumns[          0] = fe
mixedcolumns[          1] = fe
mixedcolumns[          2] = fe
mixedcolumns[          3] = fe
mixedcolumns[          4] = fe
mixedcolumns[          5] = fe
mixedcolumns[          6] = fe
mixedcolumns[          7] = fe
mixedcolumns[          8] = fe
mixedcolumns[          9] = fe
mixedcolumns[         10] = fe
mixedcolumns[         11] = fe
mixedcolumns[         12] = fe
mixedcolumns[         13] = fe
mixedcolumns[         14] = fe
mixedcolumns[         15] = fe
$finish called at time : 30 ns : File "D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.srcs/sim_1/new/tb_mixcolumns.sv" Line 133
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1309.750 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mixcolumns_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1309.750 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mixcolumns' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mixcolumns_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.srcs/sources_1/new/rcon_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.srcs/sources_1/new/mixcolumns.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumns
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.srcs/sim_1/new/tb_mixcolumns.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mixcolumns
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.sim/sim_1/behav/xsim'
"xelab -wto ef09e650e20a4ad19f57862ae02f9032 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mixcolumns_behav xil_defaultlib.tb_mixcolumns xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ef09e650e20a4ad19f57862ae02f9032 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mixcolumns_behav xil_defaultlib.tb_mixcolumns xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mixcolumns
Compiling module xil_defaultlib.tb_mixcolumns
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mixcolumns_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mixcolumns_behav -key {Behavioral:sim_1:Functional:tb_mixcolumns} -tclbatch {tb_mixcolumns.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_mixcolumns.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Test case 1: All Zeros
mixedcolumns[          0] = 00
mixedcolumns[          1] = 00
mixedcolumns[          2] = 00
mixedcolumns[          3] = 00
mixedcolumns[          4] = 00
mixedcolumns[          5] = 00
mixedcolumns[          6] = 00
mixedcolumns[          7] = 00
mixedcolumns[          8] = 00
mixedcolumns[          9] = 00
mixedcolumns[         10] = 00
mixedcolumns[         11] = 00
mixedcolumns[         12] = 00
mixedcolumns[         13] = 00
mixedcolumns[         14] = 00
mixedcolumns[         15] = 00
Test case 2: Non-zero values
mixedcolumns[          0] = fe
mixedcolumns[          1] = fe
mixedcolumns[          2] = fe
mixedcolumns[          3] = fe
mixedcolumns[          4] = fe
mixedcolumns[          5] = fe
mixedcolumns[          6] = fe
mixedcolumns[          7] = fe
mixedcolumns[          8] = fe
mixedcolumns[          9] = fe
mixedcolumns[         10] = fe
mixedcolumns[         11] = fe
mixedcolumns[         12] = fe
mixedcolumns[         13] = fe
mixedcolumns[         14] = fe
mixedcolumns[         15] = fe
$finish called at time : 30 ns : File "D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.srcs/sim_1/new/tb_mixcolumns.sv" Line 133
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1309.750 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mixcolumns_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1309.750 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mixcolumns' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mixcolumns_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.srcs/sources_1/new/rcon_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.srcs/sources_1/new/mixcolumns.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumns
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.srcs/sim_1/new/tb_mixcolumns.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mixcolumns
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.sim/sim_1/behav/xsim'
"xelab -wto ef09e650e20a4ad19f57862ae02f9032 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mixcolumns_behav xil_defaultlib.tb_mixcolumns xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ef09e650e20a4ad19f57862ae02f9032 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mixcolumns_behav xil_defaultlib.tb_mixcolumns xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mixcolumns
Compiling module xil_defaultlib.tb_mixcolumns
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mixcolumns_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mixcolumns_behav -key {Behavioral:sim_1:Functional:tb_mixcolumns} -tclbatch {tb_mixcolumns.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_mixcolumns.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Test case 2: Non-zero values
mixedcolumns[          0] = fe
mixedcolumns[          1] = fe
mixedcolumns[          2] = fe
mixedcolumns[          3] = fe
mixedcolumns[          4] = fe
mixedcolumns[          5] = fe
mixedcolumns[          6] = fe
mixedcolumns[          7] = fe
mixedcolumns[          8] = fe
mixedcolumns[          9] = fe
mixedcolumns[         10] = fe
mixedcolumns[         11] = fe
mixedcolumns[         12] = fe
mixedcolumns[         13] = fe
mixedcolumns[         14] = fe
mixedcolumns[         15] = fe
$finish called at time : 20 ns : File "D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.srcs/sim_1/new/tb_mixcolumns.sv" Line 84
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1309.750 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mixcolumns_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1309.750 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mixcolumns' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mixcolumns_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.srcs/sources_1/new/rcon_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.srcs/sources_1/new/mixcolumns.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumns
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.srcs/sim_1/new/tb_mixcolumns.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mixcolumns
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.sim/sim_1/behav/xsim'
"xelab -wto ef09e650e20a4ad19f57862ae02f9032 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mixcolumns_behav xil_defaultlib.tb_mixcolumns xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ef09e650e20a4ad19f57862ae02f9032 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mixcolumns_behav xil_defaultlib.tb_mixcolumns xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mixcolumns
Compiling module xil_defaultlib.tb_mixcolumns
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mixcolumns_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mixcolumns_behav -key {Behavioral:sim_1:Functional:tb_mixcolumns} -tclbatch {tb_mixcolumns.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_mixcolumns.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Test case 2: Non-zero values
mixedcolumns[          0] = fe
mixedcolumns[          1] = fe
mixedcolumns[          2] = fe
mixedcolumns[          3] = fe
mixedcolumns[          4] = fe
mixedcolumns[          5] = fe
mixedcolumns[          6] = fe
mixedcolumns[          7] = fe
mixedcolumns[          8] = fe
mixedcolumns[          9] = fe
mixedcolumns[         10] = fe
mixedcolumns[         11] = fe
mixedcolumns[         12] = fe
mixedcolumns[         13] = fe
mixedcolumns[         14] = fe
mixedcolumns[         15] = fe
$finish called at time : 20 ns : File "D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.srcs/sim_1/new/tb_mixcolumns.sv" Line 84
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1309.750 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mixcolumns_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 1309.750 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mixcolumns' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mixcolumns_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.srcs/sources_1/new/rcon_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.srcs/sources_1/new/mixcolumns.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumns
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.srcs/sim_1/new/tb_mixcolumns.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mixcolumns
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.sim/sim_1/behav/xsim'
"xelab -wto ef09e650e20a4ad19f57862ae02f9032 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mixcolumns_behav xil_defaultlib.tb_mixcolumns xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ef09e650e20a4ad19f57862ae02f9032 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mixcolumns_behav xil_defaultlib.tb_mixcolumns xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mixcolumns
Compiling module xil_defaultlib.tb_mixcolumns
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mixcolumns_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mixcolumns_behav -key {Behavioral:sim_1:Functional:tb_mixcolumns} -tclbatch {tb_mixcolumns.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_mixcolumns.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Test case 2: Non-zero values
mixedcolumns[          0] = fe
mixedcolumns[          1] = fe
mixedcolumns[          2] = fe
mixedcolumns[          3] = fe
mixedcolumns[          4] = fe
mixedcolumns[          5] = fe
mixedcolumns[          6] = fe
mixedcolumns[          7] = fe
mixedcolumns[          8] = fe
mixedcolumns[          9] = fe
mixedcolumns[         10] = fe
mixedcolumns[         11] = fe
mixedcolumns[         12] = fe
mixedcolumns[         13] = fe
mixedcolumns[         14] = fe
mixedcolumns[         15] = fe
$finish called at time : 20 ns : File "D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.srcs/sim_1/new/tb_mixcolumns.sv" Line 84
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1309.750 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mixcolumns_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1309.750 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mixcolumns' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mixcolumns_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.srcs/sources_1/new/rcon_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.srcs/sources_1/new/mixcolumns.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumns
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.srcs/sim_1/new/tb_mixcolumns.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mixcolumns
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.sim/sim_1/behav/xsim'
"xelab -wto ef09e650e20a4ad19f57862ae02f9032 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mixcolumns_behav xil_defaultlib.tb_mixcolumns xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ef09e650e20a4ad19f57862ae02f9032 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mixcolumns_behav xil_defaultlib.tb_mixcolumns xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mixcolumns
Compiling module xil_defaultlib.tb_mixcolumns
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mixcolumns_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mixcolumns_behav -key {Behavioral:sim_1:Functional:tb_mixcolumns} -tclbatch {tb_mixcolumns.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_mixcolumns.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Test case 2: Non-zero values
mixedcolumns[          0] = fe
mixedcolumns[          1] = fe
mixedcolumns[          2] = fe
mixedcolumns[          3] = fe
mixedcolumns[          4] = fe
mixedcolumns[          5] = fe
mixedcolumns[          6] = fe
mixedcolumns[          7] = fe
mixedcolumns[          8] = fe
mixedcolumns[          9] = fe
mixedcolumns[         10] = fe
mixedcolumns[         11] = fe
mixedcolumns[         12] = fe
mixedcolumns[         13] = fe
mixedcolumns[         14] = fe
mixedcolumns[         15] = fe
$finish called at time : 20 ns : File "D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.srcs/sim_1/new/tb_mixcolumns.sv" Line 84
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1309.750 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mixcolumns_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1309.750 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mixcolumns' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mixcolumns_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.srcs/sources_1/new/rcon_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.srcs/sources_1/new/mixcolumns.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumns
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.srcs/sim_1/new/tb_mixcolumns.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mixcolumns
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.sim/sim_1/behav/xsim'
"xelab -wto ef09e650e20a4ad19f57862ae02f9032 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mixcolumns_behav xil_defaultlib.tb_mixcolumns xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ef09e650e20a4ad19f57862ae02f9032 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mixcolumns_behav xil_defaultlib.tb_mixcolumns xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mixcolumns
Compiling module xil_defaultlib.tb_mixcolumns
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mixcolumns_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mixcolumns_behav -key {Behavioral:sim_1:Functional:tb_mixcolumns} -tclbatch {tb_mixcolumns.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_mixcolumns.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Test case 2: Non-zero values
mixedcolumns[          0] = ef
mixedcolumns[          1] = ef
mixedcolumns[          2] = ef
mixedcolumns[          3] = ef
mixedcolumns[          4] = ef
mixedcolumns[          5] = ef
mixedcolumns[          6] = ef
mixedcolumns[          7] = ef
mixedcolumns[          8] = ef
mixedcolumns[          9] = ef
mixedcolumns[         10] = ef
mixedcolumns[         11] = ef
mixedcolumns[         12] = ef
mixedcolumns[         13] = ef
mixedcolumns[         14] = ef
mixedcolumns[         15] = ef
$finish called at time : 20 ns : File "D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.srcs/sim_1/new/tb_mixcolumns.sv" Line 84
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1309.750 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mixcolumns_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1309.750 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar 25 20:15:01 2025...
