set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {Int_Mem.vo Int_Mem_v.sdo}}
	{{"Fast Model"} {Int_Mem_fast.vo Int_Mem_v_fast.sdo}}
}
