<stg><name>erase.1</name>


<trans_list>

<trans id="348" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="3" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_50" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="4" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_50" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="5" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="6" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="7" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
<literal name="tmp_50" val="1"/>
<literal name="tmp_59" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp1_i" val="0"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="9" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp><and_exp><literal name="tmp1_i" val="1"/>
</and_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="tmp_59" val="0"/>
</and_exp><and_exp><literal name="tmp_50" val="0"/>
</and_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="27" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  %value_barrel_read_1 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %value_barrel_read)

]]></Node>
<StgValue><ssdm name="value_barrel_read_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %value_psModule_read_1 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %value_psModule_read)

]]></Node>
<StgValue><ssdm name="value_psModule_read_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %value_layerId_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %value_layerId_read)

]]></Node>
<StgValue><ssdm name="value_layerId_read_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %value_z_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %value_z_read)

]]></Node>
<StgValue><ssdm name="value_z_read_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %value_phi_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %value_phi_read)

]]></Node>
<StgValue><ssdm name="value_phi_read_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %value_r_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %value_r_read)

]]></Node>
<StgValue><ssdm name="value_r_read_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %arrayHLS_size_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %arrayHLS_Stub_size_read)

]]></Node>
<StgValue><ssdm name="arrayHLS_size_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32">
<![CDATA[
:7  %value_r_read_to_int = bitcast float %value_r_read_1 to i32

]]></Node>
<StgValue><ssdm name="value_r_read_to_int"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="23" op_0_bw="32">
<![CDATA[
:8  %tmp_132 = trunc i32 %value_r_read_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:9  %notrhs2 = icmp eq i23 %tmp_132, 0

]]></Node>
<StgValue><ssdm name="notrhs2"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32">
<![CDATA[
:10  %value_phi_read_to_i = bitcast float %value_phi_read_1 to i32

]]></Node>
<StgValue><ssdm name="value_phi_read_to_i"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="23" op_0_bw="32">
<![CDATA[
:11  %tmp_133 = trunc i32 %value_phi_read_to_i to i23

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:12  %notrhs6 = icmp eq i23 %tmp_133, 0

]]></Node>
<StgValue><ssdm name="notrhs6"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32">
<![CDATA[
:13  %value_z_read_to_int = bitcast float %value_z_read_1 to i32

]]></Node>
<StgValue><ssdm name="value_z_read_to_int"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="23" op_0_bw="32">
<![CDATA[
:14  %tmp_134 = trunc i32 %value_z_read_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:15  %notrhs3 = icmp eq i23 %tmp_134, 0

]]></Node>
<StgValue><ssdm name="notrhs3"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %j = phi i32 [ 0, %0 ], [ %i, %.loopexit ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %exitcond = icmp eq i32 %j, %arrayHLS_size_read

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %i = add i32 %j, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond, label %8, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_s = zext i32 %j to i64

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %arrayHLS_data_r_ad = getelementptr [10 x float]* %arrayHLS_Stub_data_r_s, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="arrayHLS_data_r_ad"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="4">
<![CDATA[
:2  %arrayHLS_data_r_lo = load float* %arrayHLS_data_r_ad, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_r_lo"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_35 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %value_r_read_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:10  %notlhs1 = icmp ne i8 %tmp_35, -1

]]></Node>
<StgValue><ssdm name="notlhs1"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %arrayHLS_size_write = add i32 %arrayHLS_size_read, -1

]]></Node>
<StgValue><ssdm name="arrayHLS_size_write"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="32">
<![CDATA[
:1  ret i32 %arrayHLS_size_write

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="56" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="4">
<![CDATA[
:2  %arrayHLS_data_r_lo = load float* %arrayHLS_data_r_ad, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_r_lo"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32">
<![CDATA[
:3  %arrayHLS_data_r_lo_1 = bitcast float %arrayHLS_data_r_lo to i32

]]></Node>
<StgValue><ssdm name="arrayHLS_data_r_lo_1"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %arrayHLS_data_r_lo_1, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="23" op_0_bw="32">
<![CDATA[
:5  %tmp_135 = trunc i32 %arrayHLS_data_r_lo_1 to i23

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7  %notlhs = icmp ne i8 %tmp, -1

]]></Node>
<StgValue><ssdm name="notlhs"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:8  %notrhs = icmp eq i23 %tmp_135, 0

]]></Node>
<StgValue><ssdm name="notrhs"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:9  %tmp_37 = or i1 %notrhs, %notlhs

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:11  %tmp_38 = or i1 %notrhs2, %notlhs1

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:12  %tmp_39 = and i1 %tmp_37, %tmp_38

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_40 = fcmp oeq float %arrayHLS_data_r_lo, %value_r_read_1

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:14  %tmp_41 = and i1 %tmp_39, %tmp_40

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:15  br i1 %tmp_41, label %3, label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %arrayHLS_data_phi_s = getelementptr [10 x float]* %arrayHLS_Stub_data_phi_s, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="arrayHLS_data_phi_s"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="4">
<![CDATA[
:1  %arrayHLS_data_phi_1 = load float* %arrayHLS_data_phi_s, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_phi_1"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %tmp_44 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %value_phi_read_to_i, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:9  %notlhs5 = icmp ne i8 %tmp_44, -1

]]></Node>
<StgValue><ssdm name="notlhs5"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="72" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="4">
<![CDATA[
:1  %arrayHLS_data_phi_1 = load float* %arrayHLS_data_phi_s, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_phi_1"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32">
<![CDATA[
:2  %arrayHLS_data_phi_2 = bitcast float %arrayHLS_data_phi_1 to i32

]]></Node>
<StgValue><ssdm name="arrayHLS_data_phi_2"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %tmp_42 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %arrayHLS_data_phi_2, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="23" op_0_bw="32">
<![CDATA[
:4  %tmp_136 = trunc i32 %arrayHLS_data_phi_2 to i23

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %notlhs3 = icmp ne i8 %tmp_42, -1

]]></Node>
<StgValue><ssdm name="notlhs3"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:7  %notrhs4 = icmp eq i23 %tmp_136, 0

]]></Node>
<StgValue><ssdm name="notrhs4"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %tmp_46 = or i1 %notrhs4, %notlhs3

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10  %tmp_47 = or i1 %notrhs6, %notlhs5

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:11  %tmp_48 = and i1 %tmp_46, %tmp_47

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_49 = fcmp oeq float %arrayHLS_data_phi_1, %value_phi_read_1

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:13  %tmp_50 = and i1 %tmp_48, %tmp_49

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:14  br i1 %tmp_50, label %4, label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %arrayHLS_data_z_ad = getelementptr [10 x float]* %arrayHLS_Stub_data_z_s, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="arrayHLS_data_z_ad"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="4">
<![CDATA[
:1  %arrayHLS_data_z_lo = load float* %arrayHLS_data_z_ad, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_z_lo"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %tmp_53 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %value_z_read_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:9  %notlhs9 = icmp ne i8 %tmp_53, -1

]]></Node>
<StgValue><ssdm name="notlhs9"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="88" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="4">
<![CDATA[
:1  %arrayHLS_data_z_lo = load float* %arrayHLS_data_z_ad, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_z_lo"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32">
<![CDATA[
:2  %arrayHLS_data_z_lo_1 = bitcast float %arrayHLS_data_z_lo to i32

]]></Node>
<StgValue><ssdm name="arrayHLS_data_z_lo_1"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %tmp_51 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %arrayHLS_data_z_lo_1, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="23" op_0_bw="32">
<![CDATA[
:4  %tmp_137 = trunc i32 %arrayHLS_data_z_lo_1 to i23

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %notlhs7 = icmp ne i8 %tmp_51, -1

]]></Node>
<StgValue><ssdm name="notlhs7"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:7  %notrhs8 = icmp eq i23 %tmp_137, 0

]]></Node>
<StgValue><ssdm name="notrhs8"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %tmp_55 = or i1 %notrhs8, %notlhs7

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10  %tmp_56 = or i1 %notrhs3, %notlhs9

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:11  %tmp_57 = and i1 %tmp_55, %tmp_56

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_58 = fcmp oeq float %arrayHLS_data_z_lo, %value_z_read_1

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:13  %tmp_59 = and i1 %tmp_57, %tmp_58

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:14  br i1 %tmp_59, label %5, label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %arrayHLS_data_layer = getelementptr [10 x i32]* %arrayHLS_Stub_data_layerId_s, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="arrayHLS_data_layer"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="4">
<![CDATA[
:1  %arrayHLS_data_layer_1 = load i32* %arrayHLS_data_layer, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_layer_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="102" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="4">
<![CDATA[
:1  %arrayHLS_data_layer_1 = load i32* %arrayHLS_data_layer, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_layer_1"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_6 = icmp eq i32 %arrayHLS_data_layer_1, %value_layerId_read_1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_6, label %6, label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %arrayHLS_data_psMod = getelementptr [10 x i1]* %arrayHLS_Stub_data_psModule_s, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="arrayHLS_data_psMod"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="4">
<![CDATA[
:1  %arrayHLS_data_psMod_1 = load i1* %arrayHLS_data_psMod, align 1

]]></Node>
<StgValue><ssdm name="arrayHLS_data_psMod_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="107" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="4">
<![CDATA[
:1  %arrayHLS_data_psMod_1 = load i1* %arrayHLS_data_psMod, align 1

]]></Node>
<StgValue><ssdm name="arrayHLS_data_psMod_1"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %tmp_i = xor i1 %arrayHLS_data_psMod_1, %value_psModule_read_1

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_i, label %.loopexit, label %"operator==.exit"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
operator==.exit:0  %arrayHLS_data_barre = getelementptr [10 x i1]* %arrayHLS_Stub_data_barrel_s, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="arrayHLS_data_barre"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="4">
<![CDATA[
operator==.exit:1  %arrayHLS_data_barre_1 = load i1* %arrayHLS_data_barre, align 1

]]></Node>
<StgValue><ssdm name="arrayHLS_data_barre_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="112" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="4">
<![CDATA[
operator==.exit:1  %arrayHLS_data_barre_1 = load i1* %arrayHLS_data_barre, align 1

]]></Node>
<StgValue><ssdm name="arrayHLS_data_barre_1"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
operator==.exit:2  %tmp1_i = xor i1 %arrayHLS_data_barre_1, %value_barrel_read_1

]]></Node>
<StgValue><ssdm name="tmp1_i"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
operator==.exit:3  br i1 %tmp1_i, label %.loopexit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="116" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
<literal name="tmp_50" val="1"/>
<literal name="tmp_59" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:0  %j3 = phi i32 [ %j_1, %7 ], [ %j, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="j3"/></StgValue>
</operation>

<operation id="117" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
<literal name="tmp_50" val="1"/>
<literal name="tmp_59" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:1  %tmp_7 = icmp ult i32 %j3, %arrayHLS_size_read

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="118" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
<literal name="tmp_50" val="1"/>
<literal name="tmp_59" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:2  br i1 %tmp_7, label %7, label %.loopexit.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
<literal name="tmp_50" val="1"/>
<literal name="tmp_59" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp1_i" val="0"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:59  %j_1 = add i32 1, %j3

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="120" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
<literal name="tmp_50" val="1"/>
<literal name="tmp_59" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp1_i" val="0"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="32">
<![CDATA[
:60  %tmp_9 = zext i32 %j_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="121" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
<literal name="tmp_50" val="1"/>
<literal name="tmp_59" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp1_i" val="0"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="9" op_0_bw="32">
<![CDATA[
:61  %tmp_139 = trunc i32 %j_1 to i9

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="122" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
<literal name="tmp_50" val="1"/>
<literal name="tmp_59" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp1_i" val="0"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:62  %tmp_113 = mul i9 19, %tmp_139

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="123" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
<literal name="tmp_50" val="1"/>
<literal name="tmp_59" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp1_i" val="0"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="9">
<![CDATA[
:63  %tmp_113_cast = sext i9 %tmp_113 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_cast"/></StgValue>
</operation>

<operation id="124" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
<literal name="tmp_50" val="1"/>
<literal name="tmp_59" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp1_i" val="0"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:64  %arrayHLS_data_setti_19 = getelementptr [190 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_113_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_19"/></StgValue>
</operation>

<operation id="125" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
<literal name="tmp_50" val="1"/>
<literal name="tmp_59" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp1_i" val="0"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:65  %tmp_114 = add i9 1, %tmp_113

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="126" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
<literal name="tmp_50" val="1"/>
<literal name="tmp_59" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp1_i" val="0"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="9">
<![CDATA[
:66  %tmp_114_cast = sext i9 %tmp_114 to i64

]]></Node>
<StgValue><ssdm name="tmp_114_cast"/></StgValue>
</operation>

<operation id="127" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
<literal name="tmp_50" val="1"/>
<literal name="tmp_59" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp1_i" val="0"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:67  %arrayHLS_data_setti_20 = getelementptr [190 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_114_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_20"/></StgValue>
</operation>

<operation id="128" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
<literal name="tmp_50" val="1"/>
<literal name="tmp_59" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp1_i" val="0"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:120  %arrayHLS_data_setti_39 = getelementptr [10 x float]* %arrayHLS_Stub_data_settings_chosenRofPhi_s, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_39"/></StgValue>
</operation>

<operation id="129" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
<literal name="tmp_50" val="1"/>
<literal name="tmp_59" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp1_i" val="0"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="4">
<![CDATA[
:121  %arrayHLS_data_setti_40 = load float* %arrayHLS_data_setti_39, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_40"/></StgValue>
</operation>

<operation id="130" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
<literal name="tmp_50" val="1"/>
<literal name="tmp_59" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp1_i" val="0"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:124  %arrayHLS_data_setti_42 = getelementptr [10 x float]* %arrayHLS_Stub_data_settings_chosenRofZ_s, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_42"/></StgValue>
</operation>

<operation id="131" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
<literal name="tmp_50" val="1"/>
<literal name="tmp_59" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp1_i" val="0"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="4">
<![CDATA[
:125  %arrayHLS_data_setti_43 = load float* %arrayHLS_data_setti_42, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_43"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
<literal name="tmp_50" val="1"/>
<literal name="tmp_59" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp1_i" val="0"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="8">
<![CDATA[
:127  %arrayHLS_data_setti_44 = load float* %arrayHLS_data_setti_19, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_44"/></StgValue>
</operation>

<operation id="133" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
<literal name="tmp_50" val="1"/>
<literal name="tmp_59" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp1_i" val="0"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="8">
<![CDATA[
:129  %arrayHLS_data_setti_45 = load float* %arrayHLS_data_setti_20, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_45"/></StgValue>
</operation>

<operation id="134" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
<literal name="tmp_50" val="1"/>
<literal name="tmp_59" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp1_i" val="0"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:166  %arrayHLS_data_setti_64 = getelementptr [10 x i32]* %arrayHLS_Stub_data_settings_minNumMatchLayers_s, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_64"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
<literal name="tmp_50" val="1"/>
<literal name="tmp_59" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp1_i" val="0"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="4">
<![CDATA[
:167  %arrayHLS_data_setti_65 = load i32* %arrayHLS_data_setti_64, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_65"/></StgValue>
</operation>

<operation id="136" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
<literal name="tmp_50" val="1"/>
<literal name="tmp_59" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp1_i" val="0"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:170  %arrayHLS_data_setti_67 = getelementptr [10 x i32]* %arrayHLS_Stub_data_settings_minPSLayers_s, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_67"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
<literal name="tmp_50" val="1"/>
<literal name="tmp_59" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp1_i" val="0"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="4">
<![CDATA[
:171  %arrayHLS_data_setti_68 = load i32* %arrayHLS_data_setti_67, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_68"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
<literal name="tmp_50" val="1"/>
<literal name="tmp_59" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp1_i" val="0"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:174  %arrayHLS_data_r_ad_2 = getelementptr [10 x float]* %arrayHLS_Stub_data_r_s, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="arrayHLS_data_r_ad_2"/></StgValue>
</operation>

<operation id="139" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
<literal name="tmp_50" val="1"/>
<literal name="tmp_59" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp1_i" val="0"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="4">
<![CDATA[
:175  %arrayHLS_data_r_lo_2 = load float* %arrayHLS_data_r_ad_2, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_r_lo_2"/></StgValue>
</operation>

<operation id="140" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
<literal name="tmp_50" val="1"/>
<literal name="tmp_59" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp1_i" val="0"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:178  %arrayHLS_data_phi_4 = getelementptr [10 x float]* %arrayHLS_Stub_data_phi_s, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="arrayHLS_data_phi_4"/></StgValue>
</operation>

<operation id="141" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
<literal name="tmp_50" val="1"/>
<literal name="tmp_59" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp1_i" val="0"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="4">
<![CDATA[
:179  %arrayHLS_data_phi_5 = load float* %arrayHLS_data_phi_4, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_phi_5"/></StgValue>
</operation>

<operation id="142" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
<literal name="tmp_50" val="1"/>
<literal name="tmp_59" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp1_i" val="0"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:182  %arrayHLS_data_z_ad_2 = getelementptr [10 x float]* %arrayHLS_Stub_data_z_s, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="arrayHLS_data_z_ad_2"/></StgValue>
</operation>

<operation id="143" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
<literal name="tmp_50" val="1"/>
<literal name="tmp_59" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp1_i" val="0"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="4">
<![CDATA[
:183  %arrayHLS_data_z_lo_2 = load float* %arrayHLS_data_z_ad_2, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_z_lo_2"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
<literal name="tmp_50" val="1"/>
<literal name="tmp_59" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp1_i" val="0"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:186  %arrayHLS_data_layer_3 = getelementptr [10 x i32]* %arrayHLS_Stub_data_layerId_s, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="arrayHLS_data_layer_3"/></StgValue>
</operation>

<operation id="145" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
<literal name="tmp_50" val="1"/>
<literal name="tmp_59" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp1_i" val="0"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="4">
<![CDATA[
:187  %arrayHLS_data_layer_4 = load i32* %arrayHLS_data_layer_3, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_layer_4"/></StgValue>
</operation>

<operation id="146" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
<literal name="tmp_50" val="1"/>
<literal name="tmp_59" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp1_i" val="0"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:190  %arrayHLS_data_psMod_3 = getelementptr [10 x i1]* %arrayHLS_Stub_data_psModule_s, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="arrayHLS_data_psMod_3"/></StgValue>
</operation>

<operation id="147" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
<literal name="tmp_50" val="1"/>
<literal name="tmp_59" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp1_i" val="0"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="4">
<![CDATA[
:191  %arrayHLS_data_psMod_4 = load i1* %arrayHLS_data_psMod_3, align 1

]]></Node>
<StgValue><ssdm name="arrayHLS_data_psMod_4"/></StgValue>
</operation>

<operation id="148" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
<literal name="tmp_50" val="1"/>
<literal name="tmp_59" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp1_i" val="0"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:194  %arrayHLS_data_barre_3 = getelementptr [10 x i1]* %arrayHLS_Stub_data_barrel_s, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="arrayHLS_data_barre_3"/></StgValue>
</operation>

<operation id="149" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
<literal name="tmp_50" val="1"/>
<literal name="tmp_59" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp1_i" val="0"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="4">
<![CDATA[
:195  %arrayHLS_data_barre_4 = load i1* %arrayHLS_data_barre_3, align 1

]]></Node>
<StgValue><ssdm name="arrayHLS_data_barre_4"/></StgValue>
</operation>

<operation id="150" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
<literal name="tmp_50" val="1"/>
<literal name="tmp_59" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp1_i" val="0"/>
<literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp><and_exp><literal name="tmp1_i" val="1"/>
</and_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="tmp_59" val="0"/>
</and_exp><and_exp><literal name="tmp_50" val="0"/>
</and_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:0  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="152" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_8 = zext i32 %j3 to i64

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="153" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="9" op_0_bw="32">
<![CDATA[
:1  %tmp_138 = trunc i32 %j3 to i9

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="154" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:68  %tmp_115 = add i9 2, %tmp_113

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="155" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="9">
<![CDATA[
:69  %tmp_115_cast = sext i9 %tmp_115 to i64

]]></Node>
<StgValue><ssdm name="tmp_115_cast"/></StgValue>
</operation>

<operation id="156" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:70  %arrayHLS_data_setti_21 = getelementptr [190 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_115_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_21"/></StgValue>
</operation>

<operation id="157" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:71  %tmp_116 = add i9 3, %tmp_113

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="158" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="9">
<![CDATA[
:72  %tmp_116_cast = sext i9 %tmp_116 to i64

]]></Node>
<StgValue><ssdm name="tmp_116_cast"/></StgValue>
</operation>

<operation id="159" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:73  %arrayHLS_data_setti_22 = getelementptr [190 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_116_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_22"/></StgValue>
</operation>

<operation id="160" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:119  %arrayHLS_data_setti_38 = getelementptr [10 x float]* %arrayHLS_Stub_data_settings_chosenRofPhi_s, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_38"/></StgValue>
</operation>

<operation id="161" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="4">
<![CDATA[
:121  %arrayHLS_data_setti_40 = load float* %arrayHLS_data_setti_39, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_40"/></StgValue>
</operation>

<operation id="162" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:122  store float %arrayHLS_data_setti_40, float* %arrayHLS_data_setti_38, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="163" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:123  %arrayHLS_data_setti_41 = getelementptr [10 x float]* %arrayHLS_Stub_data_settings_chosenRofZ_s, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_41"/></StgValue>
</operation>

<operation id="164" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="4">
<![CDATA[
:125  %arrayHLS_data_setti_43 = load float* %arrayHLS_data_setti_42, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_43"/></StgValue>
</operation>

<operation id="165" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:126  store float %arrayHLS_data_setti_43, float* %arrayHLS_data_setti_41, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="166" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="8">
<![CDATA[
:127  %arrayHLS_data_setti_44 = load float* %arrayHLS_data_setti_19, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_44"/></StgValue>
</operation>

<operation id="167" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="8">
<![CDATA[
:129  %arrayHLS_data_setti_45 = load float* %arrayHLS_data_setti_20, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_45"/></StgValue>
</operation>

<operation id="168" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="8">
<![CDATA[
:131  %arrayHLS_data_setti_46 = load float* %arrayHLS_data_setti_21, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_46"/></StgValue>
</operation>

<operation id="169" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="8">
<![CDATA[
:133  %arrayHLS_data_setti_47 = load float* %arrayHLS_data_setti_22, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_47"/></StgValue>
</operation>

<operation id="170" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:165  %arrayHLS_data_setti_63 = getelementptr [10 x i32]* %arrayHLS_Stub_data_settings_minNumMatchLayers_s, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_63"/></StgValue>
</operation>

<operation id="171" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="4">
<![CDATA[
:167  %arrayHLS_data_setti_65 = load i32* %arrayHLS_data_setti_64, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_65"/></StgValue>
</operation>

<operation id="172" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:168  store i32 %arrayHLS_data_setti_65, i32* %arrayHLS_data_setti_63, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="173" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:169  %arrayHLS_data_setti_66 = getelementptr [10 x i32]* %arrayHLS_Stub_data_settings_minPSLayers_s, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_66"/></StgValue>
</operation>

<operation id="174" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="4">
<![CDATA[
:171  %arrayHLS_data_setti_68 = load i32* %arrayHLS_data_setti_67, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_68"/></StgValue>
</operation>

<operation id="175" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:172  store i32 %arrayHLS_data_setti_68, i32* %arrayHLS_data_setti_66, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="176" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:173  %arrayHLS_data_r_ad_1 = getelementptr [10 x float]* %arrayHLS_Stub_data_r_s, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="arrayHLS_data_r_ad_1"/></StgValue>
</operation>

<operation id="177" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="4">
<![CDATA[
:175  %arrayHLS_data_r_lo_2 = load float* %arrayHLS_data_r_ad_2, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_r_lo_2"/></StgValue>
</operation>

<operation id="178" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:176  store float %arrayHLS_data_r_lo_2, float* %arrayHLS_data_r_ad_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="179" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:177  %arrayHLS_data_phi_3 = getelementptr [10 x float]* %arrayHLS_Stub_data_phi_s, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="arrayHLS_data_phi_3"/></StgValue>
</operation>

<operation id="180" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="4">
<![CDATA[
:179  %arrayHLS_data_phi_5 = load float* %arrayHLS_data_phi_4, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_phi_5"/></StgValue>
</operation>

<operation id="181" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:180  store float %arrayHLS_data_phi_5, float* %arrayHLS_data_phi_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="182" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:181  %arrayHLS_data_z_ad_1 = getelementptr [10 x float]* %arrayHLS_Stub_data_z_s, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="arrayHLS_data_z_ad_1"/></StgValue>
</operation>

<operation id="183" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="4">
<![CDATA[
:183  %arrayHLS_data_z_lo_2 = load float* %arrayHLS_data_z_ad_2, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_z_lo_2"/></StgValue>
</operation>

<operation id="184" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:184  store float %arrayHLS_data_z_lo_2, float* %arrayHLS_data_z_ad_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:185  %arrayHLS_data_layer_2 = getelementptr [10 x i32]* %arrayHLS_Stub_data_layerId_s, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="arrayHLS_data_layer_2"/></StgValue>
</operation>

<operation id="186" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="4">
<![CDATA[
:187  %arrayHLS_data_layer_4 = load i32* %arrayHLS_data_layer_3, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_layer_4"/></StgValue>
</operation>

<operation id="187" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:188  store i32 %arrayHLS_data_layer_4, i32* %arrayHLS_data_layer_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="188" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:189  %arrayHLS_data_psMod_2 = getelementptr [10 x i1]* %arrayHLS_Stub_data_psModule_s, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="arrayHLS_data_psMod_2"/></StgValue>
</operation>

<operation id="189" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="4">
<![CDATA[
:191  %arrayHLS_data_psMod_4 = load i1* %arrayHLS_data_psMod_3, align 1

]]></Node>
<StgValue><ssdm name="arrayHLS_data_psMod_4"/></StgValue>
</operation>

<operation id="190" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="1" op_1_bw="4">
<![CDATA[
:192  store i1 %arrayHLS_data_psMod_4, i1* %arrayHLS_data_psMod_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="191" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:193  %arrayHLS_data_barre_2 = getelementptr [10 x i1]* %arrayHLS_Stub_data_barrel_s, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="arrayHLS_data_barre_2"/></StgValue>
</operation>

<operation id="192" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="4">
<![CDATA[
:195  %arrayHLS_data_barre_4 = load i1* %arrayHLS_data_barre_3, align 1

]]></Node>
<StgValue><ssdm name="arrayHLS_data_barre_4"/></StgValue>
</operation>

<operation id="193" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="1" op_1_bw="4">
<![CDATA[
:196  store i1 %arrayHLS_data_barre_4, i1* %arrayHLS_data_barre_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="194" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:74  %tmp_117 = add i9 4, %tmp_113

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="195" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="9">
<![CDATA[
:75  %tmp_117_cast = sext i9 %tmp_117 to i64

]]></Node>
<StgValue><ssdm name="tmp_117_cast"/></StgValue>
</operation>

<operation id="196" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:76  %arrayHLS_data_setti_23 = getelementptr [190 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_117_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_23"/></StgValue>
</operation>

<operation id="197" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:77  %tmp_118 = add i9 5, %tmp_113

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="198" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="9">
<![CDATA[
:78  %tmp_118_cast = sext i9 %tmp_118 to i64

]]></Node>
<StgValue><ssdm name="tmp_118_cast"/></StgValue>
</operation>

<operation id="199" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:79  %arrayHLS_data_setti_24 = getelementptr [190 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_118_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_24"/></StgValue>
</operation>

<operation id="200" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="8">
<![CDATA[
:131  %arrayHLS_data_setti_46 = load float* %arrayHLS_data_setti_21, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_46"/></StgValue>
</operation>

<operation id="201" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="8">
<![CDATA[
:133  %arrayHLS_data_setti_47 = load float* %arrayHLS_data_setti_22, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_47"/></StgValue>
</operation>

<operation id="202" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="8">
<![CDATA[
:135  %arrayHLS_data_setti_48 = load float* %arrayHLS_data_setti_23, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_48"/></StgValue>
</operation>

<operation id="203" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="8">
<![CDATA[
:137  %arrayHLS_data_setti_49 = load float* %arrayHLS_data_setti_24, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_49"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="204" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:80  %tmp_119 = add i9 6, %tmp_113

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="205" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="9">
<![CDATA[
:81  %tmp_119_cast = sext i9 %tmp_119 to i64

]]></Node>
<StgValue><ssdm name="tmp_119_cast"/></StgValue>
</operation>

<operation id="206" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:82  %arrayHLS_data_setti_25 = getelementptr [190 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_119_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_25"/></StgValue>
</operation>

<operation id="207" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:83  %tmp_120 = add i9 7, %tmp_113

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="208" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="9">
<![CDATA[
:84  %tmp_120_cast = sext i9 %tmp_120 to i64

]]></Node>
<StgValue><ssdm name="tmp_120_cast"/></StgValue>
</operation>

<operation id="209" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:85  %arrayHLS_data_setti_26 = getelementptr [190 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_120_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_26"/></StgValue>
</operation>

<operation id="210" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="8">
<![CDATA[
:135  %arrayHLS_data_setti_48 = load float* %arrayHLS_data_setti_23, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_48"/></StgValue>
</operation>

<operation id="211" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="8">
<![CDATA[
:137  %arrayHLS_data_setti_49 = load float* %arrayHLS_data_setti_24, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_49"/></StgValue>
</operation>

<operation id="212" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="8">
<![CDATA[
:139  %arrayHLS_data_setti_50 = load float* %arrayHLS_data_setti_25, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_50"/></StgValue>
</operation>

<operation id="213" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="8">
<![CDATA[
:141  %arrayHLS_data_setti_51 = load float* %arrayHLS_data_setti_26, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_51"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="214" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:86  %tmp_121 = add i9 8, %tmp_113

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="215" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="9">
<![CDATA[
:87  %tmp_121_cast = sext i9 %tmp_121 to i64

]]></Node>
<StgValue><ssdm name="tmp_121_cast"/></StgValue>
</operation>

<operation id="216" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:88  %arrayHLS_data_setti_27 = getelementptr [190 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_121_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_27"/></StgValue>
</operation>

<operation id="217" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:89  %tmp_122 = add i9 9, %tmp_113

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="218" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="9">
<![CDATA[
:90  %tmp_122_cast = sext i9 %tmp_122 to i64

]]></Node>
<StgValue><ssdm name="tmp_122_cast"/></StgValue>
</operation>

<operation id="219" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:91  %arrayHLS_data_setti_28 = getelementptr [190 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_122_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_28"/></StgValue>
</operation>

<operation id="220" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="8">
<![CDATA[
:139  %arrayHLS_data_setti_50 = load float* %arrayHLS_data_setti_25, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_50"/></StgValue>
</operation>

<operation id="221" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="8">
<![CDATA[
:141  %arrayHLS_data_setti_51 = load float* %arrayHLS_data_setti_26, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_51"/></StgValue>
</operation>

<operation id="222" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="8">
<![CDATA[
:143  %arrayHLS_data_setti_52 = load float* %arrayHLS_data_setti_27, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_52"/></StgValue>
</operation>

<operation id="223" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="8">
<![CDATA[
:145  %arrayHLS_data_setti_53 = load float* %arrayHLS_data_setti_28, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_53"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="224" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:92  %tmp_123 = add i9 10, %tmp_113

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="225" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="9">
<![CDATA[
:93  %tmp_123_cast = sext i9 %tmp_123 to i64

]]></Node>
<StgValue><ssdm name="tmp_123_cast"/></StgValue>
</operation>

<operation id="226" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:94  %arrayHLS_data_setti_29 = getelementptr [190 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_123_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_29"/></StgValue>
</operation>

<operation id="227" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:95  %tmp_124 = add i9 11, %tmp_113

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="228" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="9">
<![CDATA[
:96  %tmp_124_cast = sext i9 %tmp_124 to i64

]]></Node>
<StgValue><ssdm name="tmp_124_cast"/></StgValue>
</operation>

<operation id="229" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:97  %arrayHLS_data_setti_30 = getelementptr [190 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_124_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_30"/></StgValue>
</operation>

<operation id="230" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="8">
<![CDATA[
:143  %arrayHLS_data_setti_52 = load float* %arrayHLS_data_setti_27, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_52"/></StgValue>
</operation>

<operation id="231" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="8">
<![CDATA[
:145  %arrayHLS_data_setti_53 = load float* %arrayHLS_data_setti_28, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_53"/></StgValue>
</operation>

<operation id="232" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="8">
<![CDATA[
:147  %arrayHLS_data_setti_54 = load float* %arrayHLS_data_setti_29, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_54"/></StgValue>
</operation>

<operation id="233" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="8">
<![CDATA[
:149  %arrayHLS_data_setti_55 = load float* %arrayHLS_data_setti_30, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_55"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="234" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:98  %tmp_125 = add i9 12, %tmp_113

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="235" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="9">
<![CDATA[
:99  %tmp_125_cast = sext i9 %tmp_125 to i64

]]></Node>
<StgValue><ssdm name="tmp_125_cast"/></StgValue>
</operation>

<operation id="236" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:100  %arrayHLS_data_setti_31 = getelementptr [190 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_125_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_31"/></StgValue>
</operation>

<operation id="237" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:101  %tmp_126 = add i9 13, %tmp_113

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="238" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="9">
<![CDATA[
:102  %tmp_126_cast = sext i9 %tmp_126 to i64

]]></Node>
<StgValue><ssdm name="tmp_126_cast"/></StgValue>
</operation>

<operation id="239" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:103  %arrayHLS_data_setti_32 = getelementptr [190 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_126_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_32"/></StgValue>
</operation>

<operation id="240" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="8">
<![CDATA[
:147  %arrayHLS_data_setti_54 = load float* %arrayHLS_data_setti_29, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_54"/></StgValue>
</operation>

<operation id="241" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="8">
<![CDATA[
:149  %arrayHLS_data_setti_55 = load float* %arrayHLS_data_setti_30, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_55"/></StgValue>
</operation>

<operation id="242" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="8">
<![CDATA[
:151  %arrayHLS_data_setti_56 = load float* %arrayHLS_data_setti_31, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_56"/></StgValue>
</operation>

<operation id="243" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="8">
<![CDATA[
:153  %arrayHLS_data_setti_57 = load float* %arrayHLS_data_setti_32, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_57"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="244" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:104  %tmp_127 = add i9 14, %tmp_113

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="245" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="9">
<![CDATA[
:105  %tmp_127_cast = sext i9 %tmp_127 to i64

]]></Node>
<StgValue><ssdm name="tmp_127_cast"/></StgValue>
</operation>

<operation id="246" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:106  %arrayHLS_data_setti_33 = getelementptr [190 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_127_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_33"/></StgValue>
</operation>

<operation id="247" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:107  %tmp_128 = add i9 15, %tmp_113

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="248" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="9">
<![CDATA[
:108  %tmp_128_cast = sext i9 %tmp_128 to i64

]]></Node>
<StgValue><ssdm name="tmp_128_cast"/></StgValue>
</operation>

<operation id="249" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:109  %arrayHLS_data_setti_34 = getelementptr [190 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_128_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_34"/></StgValue>
</operation>

<operation id="250" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="8">
<![CDATA[
:151  %arrayHLS_data_setti_56 = load float* %arrayHLS_data_setti_31, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_56"/></StgValue>
</operation>

<operation id="251" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="8">
<![CDATA[
:153  %arrayHLS_data_setti_57 = load float* %arrayHLS_data_setti_32, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_57"/></StgValue>
</operation>

<operation id="252" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="8">
<![CDATA[
:155  %arrayHLS_data_setti_58 = load float* %arrayHLS_data_setti_33, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_58"/></StgValue>
</operation>

<operation id="253" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="8">
<![CDATA[
:157  %arrayHLS_data_setti_59 = load float* %arrayHLS_data_setti_34, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_59"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="254" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:110  %tmp_129 = add i9 16, %tmp_113

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="255" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="9">
<![CDATA[
:111  %tmp_129_cast = sext i9 %tmp_129 to i64

]]></Node>
<StgValue><ssdm name="tmp_129_cast"/></StgValue>
</operation>

<operation id="256" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:112  %arrayHLS_data_setti_35 = getelementptr [190 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_129_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_35"/></StgValue>
</operation>

<operation id="257" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:113  %tmp_130 = add i9 17, %tmp_113

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="258" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="9">
<![CDATA[
:114  %tmp_130_cast = sext i9 %tmp_130 to i64

]]></Node>
<StgValue><ssdm name="tmp_130_cast"/></StgValue>
</operation>

<operation id="259" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:115  %arrayHLS_data_setti_36 = getelementptr [190 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_130_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_36"/></StgValue>
</operation>

<operation id="260" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="8">
<![CDATA[
:155  %arrayHLS_data_setti_58 = load float* %arrayHLS_data_setti_33, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_58"/></StgValue>
</operation>

<operation id="261" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="8">
<![CDATA[
:157  %arrayHLS_data_setti_59 = load float* %arrayHLS_data_setti_34, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_59"/></StgValue>
</operation>

<operation id="262" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="8">
<![CDATA[
:159  %arrayHLS_data_setti_60 = load float* %arrayHLS_data_setti_35, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_60"/></StgValue>
</operation>

<operation id="263" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="8">
<![CDATA[
:161  %arrayHLS_data_setti_61 = load float* %arrayHLS_data_setti_36, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_61"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="264" st_id="18" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %tmp_94 = mul i9 19, %tmp_138

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="265" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="9">
<![CDATA[
:3  %tmp_94_cast = sext i9 %tmp_94 to i64

]]></Node>
<StgValue><ssdm name="tmp_94_cast"/></StgValue>
</operation>

<operation id="266" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %arrayHLS_data_setti = getelementptr [190 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_94_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti"/></StgValue>
</operation>

<operation id="267" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:116  %tmp_131 = add i9 18, %tmp_113

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="268" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="9">
<![CDATA[
:117  %tmp_131_cast = sext i9 %tmp_131 to i64

]]></Node>
<StgValue><ssdm name="tmp_131_cast"/></StgValue>
</operation>

<operation id="269" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:118  %arrayHLS_data_setti_37 = getelementptr [190 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_131_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_37"/></StgValue>
</operation>

<operation id="270" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:128  store float %arrayHLS_data_setti_44, float* %arrayHLS_data_setti, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="271" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="8">
<![CDATA[
:159  %arrayHLS_data_setti_60 = load float* %arrayHLS_data_setti_35, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_60"/></StgValue>
</operation>

<operation id="272" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="8">
<![CDATA[
:161  %arrayHLS_data_setti_61 = load float* %arrayHLS_data_setti_36, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_61"/></StgValue>
</operation>

<operation id="273" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="8">
<![CDATA[
:163  %arrayHLS_data_setti_62 = load float* %arrayHLS_data_setti_37, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_62"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="274" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %tmp_95 = add i9 1, %tmp_94

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="275" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="9">
<![CDATA[
:6  %tmp_95_cast = sext i9 %tmp_95 to i64

]]></Node>
<StgValue><ssdm name="tmp_95_cast"/></StgValue>
</operation>

<operation id="276" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %arrayHLS_data_setti_1 = getelementptr [190 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_95_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_1"/></StgValue>
</operation>

<operation id="277" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:8  %tmp_96 = add i9 2, %tmp_94

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="278" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="9">
<![CDATA[
:9  %tmp_96_cast = sext i9 %tmp_96 to i64

]]></Node>
<StgValue><ssdm name="tmp_96_cast"/></StgValue>
</operation>

<operation id="279" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %arrayHLS_data_setti_2 = getelementptr [190 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_96_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_2"/></StgValue>
</operation>

<operation id="280" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:130  store float %arrayHLS_data_setti_45, float* %arrayHLS_data_setti_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="281" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:132  store float %arrayHLS_data_setti_46, float* %arrayHLS_data_setti_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="282" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="8">
<![CDATA[
:163  %arrayHLS_data_setti_62 = load float* %arrayHLS_data_setti_37, align 4

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_62"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="283" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:11  %tmp_97 = add i9 3, %tmp_94

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="284" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="9">
<![CDATA[
:12  %tmp_97_cast = sext i9 %tmp_97 to i64

]]></Node>
<StgValue><ssdm name="tmp_97_cast"/></StgValue>
</operation>

<operation id="285" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %arrayHLS_data_setti_3 = getelementptr [190 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_97_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_3"/></StgValue>
</operation>

<operation id="286" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:14  %tmp_98 = add i9 4, %tmp_94

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="287" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="9">
<![CDATA[
:15  %tmp_98_cast = sext i9 %tmp_98 to i64

]]></Node>
<StgValue><ssdm name="tmp_98_cast"/></StgValue>
</operation>

<operation id="288" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %arrayHLS_data_setti_4 = getelementptr [190 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_98_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_4"/></StgValue>
</operation>

<operation id="289" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:134  store float %arrayHLS_data_setti_47, float* %arrayHLS_data_setti_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="290" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:136  store float %arrayHLS_data_setti_48, float* %arrayHLS_data_setti_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="291" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:17  %tmp_99 = add i9 5, %tmp_94

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="292" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="9">
<![CDATA[
:18  %tmp_99_cast = sext i9 %tmp_99 to i64

]]></Node>
<StgValue><ssdm name="tmp_99_cast"/></StgValue>
</operation>

<operation id="293" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %arrayHLS_data_setti_5 = getelementptr [190 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_99_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_5"/></StgValue>
</operation>

<operation id="294" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:20  %tmp_100 = add i9 6, %tmp_94

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="295" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="9">
<![CDATA[
:21  %tmp_100_cast = sext i9 %tmp_100 to i64

]]></Node>
<StgValue><ssdm name="tmp_100_cast"/></StgValue>
</operation>

<operation id="296" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %arrayHLS_data_setti_6 = getelementptr [190 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_100_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_6"/></StgValue>
</operation>

<operation id="297" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:138  store float %arrayHLS_data_setti_49, float* %arrayHLS_data_setti_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="298" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:140  store float %arrayHLS_data_setti_50, float* %arrayHLS_data_setti_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="299" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:23  %tmp_101 = add i9 7, %tmp_94

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="300" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="9">
<![CDATA[
:24  %tmp_101_cast = sext i9 %tmp_101 to i64

]]></Node>
<StgValue><ssdm name="tmp_101_cast"/></StgValue>
</operation>

<operation id="301" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %arrayHLS_data_setti_7 = getelementptr [190 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_101_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_7"/></StgValue>
</operation>

<operation id="302" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:26  %tmp_102 = add i9 8, %tmp_94

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="303" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="9">
<![CDATA[
:27  %tmp_102_cast = sext i9 %tmp_102 to i64

]]></Node>
<StgValue><ssdm name="tmp_102_cast"/></StgValue>
</operation>

<operation id="304" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %arrayHLS_data_setti_8 = getelementptr [190 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_102_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_8"/></StgValue>
</operation>

<operation id="305" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:142  store float %arrayHLS_data_setti_51, float* %arrayHLS_data_setti_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="306" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:144  store float %arrayHLS_data_setti_52, float* %arrayHLS_data_setti_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="307" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:29  %tmp_103 = add i9 9, %tmp_94

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="308" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="9">
<![CDATA[
:30  %tmp_103_cast = sext i9 %tmp_103 to i64

]]></Node>
<StgValue><ssdm name="tmp_103_cast"/></StgValue>
</operation>

<operation id="309" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %arrayHLS_data_setti_9 = getelementptr [190 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_103_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_9"/></StgValue>
</operation>

<operation id="310" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:32  %tmp_104 = add i9 10, %tmp_94

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="311" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="9">
<![CDATA[
:33  %tmp_104_cast = sext i9 %tmp_104 to i64

]]></Node>
<StgValue><ssdm name="tmp_104_cast"/></StgValue>
</operation>

<operation id="312" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %arrayHLS_data_setti_10 = getelementptr [190 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_104_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_10"/></StgValue>
</operation>

<operation id="313" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:146  store float %arrayHLS_data_setti_53, float* %arrayHLS_data_setti_9, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="314" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:148  store float %arrayHLS_data_setti_54, float* %arrayHLS_data_setti_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="315" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:35  %tmp_105 = add i9 11, %tmp_94

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="316" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="9">
<![CDATA[
:36  %tmp_105_cast = sext i9 %tmp_105 to i64

]]></Node>
<StgValue><ssdm name="tmp_105_cast"/></StgValue>
</operation>

<operation id="317" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37  %arrayHLS_data_setti_11 = getelementptr [190 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_105_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_11"/></StgValue>
</operation>

<operation id="318" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:38  %tmp_106 = add i9 12, %tmp_94

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="319" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="9">
<![CDATA[
:39  %tmp_106_cast = sext i9 %tmp_106 to i64

]]></Node>
<StgValue><ssdm name="tmp_106_cast"/></StgValue>
</operation>

<operation id="320" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40  %arrayHLS_data_setti_12 = getelementptr [190 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_106_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_12"/></StgValue>
</operation>

<operation id="321" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:150  store float %arrayHLS_data_setti_55, float* %arrayHLS_data_setti_11, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="322" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:152  store float %arrayHLS_data_setti_56, float* %arrayHLS_data_setti_12, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="323" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:41  %tmp_107 = add i9 13, %tmp_94

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="324" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="9">
<![CDATA[
:42  %tmp_107_cast = sext i9 %tmp_107 to i64

]]></Node>
<StgValue><ssdm name="tmp_107_cast"/></StgValue>
</operation>

<operation id="325" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:43  %arrayHLS_data_setti_13 = getelementptr [190 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_107_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_13"/></StgValue>
</operation>

<operation id="326" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:44  %tmp_108 = add i9 14, %tmp_94

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="327" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="9">
<![CDATA[
:45  %tmp_108_cast = sext i9 %tmp_108 to i64

]]></Node>
<StgValue><ssdm name="tmp_108_cast"/></StgValue>
</operation>

<operation id="328" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:46  %arrayHLS_data_setti_14 = getelementptr [190 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_108_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_14"/></StgValue>
</operation>

<operation id="329" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:154  store float %arrayHLS_data_setti_57, float* %arrayHLS_data_setti_13, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="330" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:156  store float %arrayHLS_data_setti_58, float* %arrayHLS_data_setti_14, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="331" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:47  %tmp_109 = add i9 15, %tmp_94

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="332" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="9">
<![CDATA[
:48  %tmp_109_cast = sext i9 %tmp_109 to i64

]]></Node>
<StgValue><ssdm name="tmp_109_cast"/></StgValue>
</operation>

<operation id="333" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:49  %arrayHLS_data_setti_15 = getelementptr [190 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_109_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_15"/></StgValue>
</operation>

<operation id="334" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:50  %tmp_110 = add i9 16, %tmp_94

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="335" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="9">
<![CDATA[
:51  %tmp_110_cast = sext i9 %tmp_110 to i64

]]></Node>
<StgValue><ssdm name="tmp_110_cast"/></StgValue>
</operation>

<operation id="336" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:52  %arrayHLS_data_setti_16 = getelementptr [190 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_110_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_16"/></StgValue>
</operation>

<operation id="337" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:158  store float %arrayHLS_data_setti_59, float* %arrayHLS_data_setti_15, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="338" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:160  store float %arrayHLS_data_setti_60, float* %arrayHLS_data_setti_16, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="339" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:53  %tmp_111 = add i9 17, %tmp_94

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="340" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="9">
<![CDATA[
:54  %tmp_111_cast = sext i9 %tmp_111 to i64

]]></Node>
<StgValue><ssdm name="tmp_111_cast"/></StgValue>
</operation>

<operation id="341" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:55  %arrayHLS_data_setti_17 = getelementptr [190 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_111_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_17"/></StgValue>
</operation>

<operation id="342" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:56  %tmp_112 = add i9 18, %tmp_94

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="343" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="9">
<![CDATA[
:57  %tmp_112_cast = sext i9 %tmp_112 to i64

]]></Node>
<StgValue><ssdm name="tmp_112_cast"/></StgValue>
</operation>

<operation id="344" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:58  %arrayHLS_data_setti_18 = getelementptr [190 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_112_cast

]]></Node>
<StgValue><ssdm name="arrayHLS_data_setti_18"/></StgValue>
</operation>

<operation id="345" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:162  store float %arrayHLS_data_setti_61, float* %arrayHLS_data_setti_17, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="346" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:164  store float %arrayHLS_data_setti_62, float* %arrayHLS_data_setti_18, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="347" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0">
<![CDATA[
:197  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
