{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 05 00:01:22 2018 " "Info: Processing started: Fri Oct 05 00:01:22 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Lab_3 -c Lab_3 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab_3 -c Lab_3 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_read " "Info: Assuming node \"clk_read\" is an undefined clock" {  } { { "Lab_3.bdf" "" { Schematic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/Lab_3.bdf" { { 112 472 488 280 "clk_read" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_read" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "ram_init " "Info: Assuming node \"ram_init\" is an undefined clock" {  } { { "Lab_3.bdf" "" { Schematic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/Lab_3.bdf" { { 128 648 664 296 "ram_init" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram_init" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_getData " "Info: Assuming node \"clk_getData\" is an undefined clock" {  } { { "Lab_3.bdf" "" { Schematic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/Lab_3.bdf" { { 160 288 304 328 "clk_getData" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_getData" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_start " "Info: Assuming node \"clk_start\" is an undefined clock" {  } { { "Lab_3.bdf" "" { Schematic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/Lab_3.bdf" { { 160 256 272 328 "clk_start" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_start" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "22 " "Warning: Found 22 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "ROM:inst3\|inst11 " "Info: Detected gated clock \"ROM:inst3\|inst11\" as buffer" {  } { { "ROM.bdf" "" { Schematic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/ROM.bdf" { { 112 512 576 160 "inst11" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst3\|inst11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode149w\[3\] " "Info: Detected gated clock \"Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode149w\[3\]\" as buffer" {  } { { "db/decode_ltf.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/decode_ltf.tdf" 39 13 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode149w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode169w\[3\] " "Info: Detected gated clock \"Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode169w\[3\]\" as buffer" {  } { { "db/decode_ltf.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/decode_ltf.tdf" 41 13 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode169w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode159w\[3\] " "Info: Detected gated clock \"Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode159w\[3\]\" as buffer" {  } { { "db/decode_ltf.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/decode_ltf.tdf" 40 13 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode159w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode179w\[3\] " "Info: Detected gated clock \"Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode179w\[3\]\" as buffer" {  } { { "db/decode_ltf.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/decode_ltf.tdf" 42 13 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode179w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode12w\[3\] " "Info: Detected gated clock \"Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode12w\[3\]\" as buffer" {  } { { "db/decode_ltf.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/decode_ltf.tdf" 37 12 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode12w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode49w\[3\] " "Info: Detected gated clock \"Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode49w\[3\]\" as buffer" {  } { { "db/decode_ltf.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/decode_ltf.tdf" 46 12 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode49w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode39w\[3\] " "Info: Detected gated clock \"Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode39w\[3\]\" as buffer" {  } { { "db/decode_ltf.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/decode_ltf.tdf" 44 12 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode39w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode29w\[3\] " "Info: Detected gated clock \"Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode29w\[3\]\" as buffer" {  } { { "db/decode_ltf.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/decode_ltf.tdf" 43 12 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode29w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode129w\[3\] " "Info: Detected gated clock \"Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode129w\[3\]\" as buffer" {  } { { "db/decode_ltf.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/decode_ltf.tdf" 36 13 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode129w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode108w\[3\] " "Info: Detected gated clock \"Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode108w\[3\]\" as buffer" {  } { { "db/decode_ltf.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/decode_ltf.tdf" 34 13 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode108w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode139w\[3\] " "Info: Detected gated clock \"Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode139w\[3\]\" as buffer" {  } { { "db/decode_ltf.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/decode_ltf.tdf" 38 13 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode139w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode119w\[3\] " "Info: Detected gated clock \"Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode119w\[3\]\" as buffer" {  } { { "db/decode_ltf.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/decode_ltf.tdf" 35 13 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode119w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode59w\[3\] " "Info: Detected gated clock \"Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode59w\[3\]\" as buffer" {  } { { "db/decode_ltf.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/decode_ltf.tdf" 47 12 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode59w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Buffer:inst\|lpm_counter1:inst21\|lpm_counter:lpm_counter_component\|cntr_qlh:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"Buffer:inst\|lpm_counter1:inst21\|lpm_counter:lpm_counter_component\|cntr_qlh:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "db/cntr_qlh.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/cntr_qlh.tdf" 66 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Buffer:inst\|lpm_counter1:inst21\|lpm_counter:lpm_counter_component\|cntr_qlh:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Buffer:inst\|lpm_counter1:inst21\|lpm_counter:lpm_counter_component\|cntr_qlh:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"Buffer:inst\|lpm_counter1:inst21\|lpm_counter:lpm_counter_component\|cntr_qlh:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_qlh.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/cntr_qlh.tdf" 66 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Buffer:inst\|lpm_counter1:inst21\|lpm_counter:lpm_counter_component\|cntr_qlh:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Buffer:inst\|lpm_counter1:inst21\|lpm_counter:lpm_counter_component\|cntr_qlh:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"Buffer:inst\|lpm_counter1:inst21\|lpm_counter:lpm_counter_component\|cntr_qlh:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_qlh.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/cntr_qlh.tdf" 66 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Buffer:inst\|lpm_counter1:inst21\|lpm_counter:lpm_counter_component\|cntr_qlh:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Buffer:inst\|lpm_counter1:inst21\|lpm_counter:lpm_counter_component\|cntr_qlh:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"Buffer:inst\|lpm_counter1:inst21\|lpm_counter:lpm_counter_component\|cntr_qlh:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_qlh.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/cntr_qlh.tdf" 66 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Buffer:inst\|lpm_counter1:inst21\|lpm_counter:lpm_counter_component\|cntr_qlh:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode79w\[3\] " "Info: Detected gated clock \"Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode79w\[3\]\" as buffer" {  } { { "db/decode_ltf.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/decode_ltf.tdf" 49 12 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode79w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode69w\[3\] " "Info: Detected gated clock \"Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode69w\[3\]\" as buffer" {  } { { "db/decode_ltf.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/decode_ltf.tdf" 48 12 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode69w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode89w\[3\] " "Info: Detected gated clock \"Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode89w\[3\]\" as buffer" {  } { { "db/decode_ltf.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/decode_ltf.tdf" 50 12 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode89w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "RAM:inst2\|inst1 " "Info: Detected gated clock \"RAM:inst2\|inst1\" as buffer" {  } { { "RAM.bdf" "" { Schematic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/RAM.bdf" { { 288 160 224 336 "inst1" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM:inst2\|inst1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_read memory RAM:inst2\|lpm_ram_dq0:inst6\|altsyncram:altsyncram_component\|altsyncram_08a1:auto_generated\|ram_block1a0~porta_we_reg memory RAM:inst2\|lpm_ram_dq0:inst6\|altsyncram:altsyncram_component\|altsyncram_08a1:auto_generated\|q_a\[0\] 259.47 MHz 3.854 ns Internal " "Info: Clock \"clk_read\" has Internal fmax of 259.47 MHz between source memory \"RAM:inst2\|lpm_ram_dq0:inst6\|altsyncram:altsyncram_component\|altsyncram_08a1:auto_generated\|ram_block1a0~porta_we_reg\" and destination memory \"RAM:inst2\|lpm_ram_dq0:inst6\|altsyncram:altsyncram_component\|altsyncram_08a1:auto_generated\|q_a\[0\]\" (period= 3.854 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.720 ns + Longest memory memory " "Info: + Longest memory to memory delay is 1.720 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RAM:inst2\|lpm_ram_dq0:inst6\|altsyncram:altsyncram_component\|altsyncram_08a1:auto_generated\|ram_block1a0~porta_we_reg 1 MEM M512_X24_Y11 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M512_X24_Y11; Fanout = 8; MEM Node = 'RAM:inst2\|lpm_ram_dq0:inst6\|altsyncram:altsyncram_component\|altsyncram_08a1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM:inst2|lpm_ram_dq0:inst6|altsyncram:altsyncram_component|altsyncram_08a1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_08a1.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/altsyncram_08a1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.720 ns) 1.720 ns RAM:inst2\|lpm_ram_dq0:inst6\|altsyncram:altsyncram_component\|altsyncram_08a1:auto_generated\|q_a\[0\] 2 MEM M512_X24_Y11 1 " "Info: 2: + IC(0.000 ns) + CELL(1.720 ns) = 1.720 ns; Loc. = M512_X24_Y11; Fanout = 1; MEM Node = 'RAM:inst2\|lpm_ram_dq0:inst6\|altsyncram:altsyncram_component\|altsyncram_08a1:auto_generated\|q_a\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { RAM:inst2|lpm_ram_dq0:inst6|altsyncram:altsyncram_component|altsyncram_08a1:auto_generated|ram_block1a0~porta_we_reg RAM:inst2|lpm_ram_dq0:inst6|altsyncram:altsyncram_component|altsyncram_08a1:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_08a1.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/altsyncram_08a1.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.720 ns ( 100.00 % ) " "Info: Total cell delay = 1.720 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { RAM:inst2|lpm_ram_dq0:inst6|altsyncram:altsyncram_component|altsyncram_08a1:auto_generated|ram_block1a0~porta_we_reg RAM:inst2|lpm_ram_dq0:inst6|altsyncram:altsyncram_component|altsyncram_08a1:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.720 ns" { RAM:inst2|lpm_ram_dq0:inst6|altsyncram:altsyncram_component|altsyncram_08a1:auto_generated|ram_block1a0~porta_we_reg {} RAM:inst2|lpm_ram_dq0:inst6|altsyncram:altsyncram_component|altsyncram_08a1:auto_generated|q_a[0] {} } { 0.000ns 0.000ns } { 0.000ns 1.720ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.045 ns - Smallest " "Info: - Smallest clock skew is -0.045 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_read destination 2.281 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk_read\" to destination memory is 2.281 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk_read 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'clk_read'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_read } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/Lab_3.bdf" { { 112 472 488 280 "clk_read" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk_read~clkctrl 2 COMB CLKCTRL_G3 34 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 34; COMB Node = 'clk_read~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk_read clk_read~clkctrl } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/Lab_3.bdf" { { 112 472 488 280 "clk_read" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.413 ns) 2.281 ns RAM:inst2\|lpm_ram_dq0:inst6\|altsyncram:altsyncram_component\|altsyncram_08a1:auto_generated\|q_a\[0\] 3 MEM M512_X24_Y11 1 " "Info: 3: + IC(0.671 ns) + CELL(0.413 ns) = 2.281 ns; Loc. = M512_X24_Y11; Fanout = 1; MEM Node = 'RAM:inst2\|lpm_ram_dq0:inst6\|altsyncram:altsyncram_component\|altsyncram_08a1:auto_generated\|q_a\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.084 ns" { clk_read~clkctrl RAM:inst2|lpm_ram_dq0:inst6|altsyncram:altsyncram_component|altsyncram_08a1:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_08a1.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/altsyncram_08a1.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 55.55 % ) " "Info: Total cell delay = 1.267 ns ( 55.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.014 ns ( 44.45 % ) " "Info: Total interconnect delay = 1.014 ns ( 44.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.281 ns" { clk_read clk_read~clkctrl RAM:inst2|lpm_ram_dq0:inst6|altsyncram:altsyncram_component|altsyncram_08a1:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.281 ns" { clk_read {} clk_read~combout {} clk_read~clkctrl {} RAM:inst2|lpm_ram_dq0:inst6|altsyncram:altsyncram_component|altsyncram_08a1:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.413ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_read source 2.326 ns - Longest memory " "Info: - Longest clock path from clock \"clk_read\" to source memory is 2.326 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk_read 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'clk_read'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_read } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/Lab_3.bdf" { { 112 472 488 280 "clk_read" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk_read~clkctrl 2 COMB CLKCTRL_G3 34 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 34; COMB Node = 'clk_read~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk_read clk_read~clkctrl } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/Lab_3.bdf" { { 112 472 488 280 "clk_read" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.458 ns) 2.326 ns RAM:inst2\|lpm_ram_dq0:inst6\|altsyncram:altsyncram_component\|altsyncram_08a1:auto_generated\|ram_block1a0~porta_we_reg 3 MEM M512_X24_Y11 8 " "Info: 3: + IC(0.671 ns) + CELL(0.458 ns) = 2.326 ns; Loc. = M512_X24_Y11; Fanout = 8; MEM Node = 'RAM:inst2\|lpm_ram_dq0:inst6\|altsyncram:altsyncram_component\|altsyncram_08a1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.129 ns" { clk_read~clkctrl RAM:inst2|lpm_ram_dq0:inst6|altsyncram:altsyncram_component|altsyncram_08a1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_08a1.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/altsyncram_08a1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.312 ns ( 56.41 % ) " "Info: Total cell delay = 1.312 ns ( 56.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.014 ns ( 43.59 % ) " "Info: Total interconnect delay = 1.014 ns ( 43.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.326 ns" { clk_read clk_read~clkctrl RAM:inst2|lpm_ram_dq0:inst6|altsyncram:altsyncram_component|altsyncram_08a1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.326 ns" { clk_read {} clk_read~combout {} clk_read~clkctrl {} RAM:inst2|lpm_ram_dq0:inst6|altsyncram:altsyncram_component|altsyncram_08a1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.458ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.281 ns" { clk_read clk_read~clkctrl RAM:inst2|lpm_ram_dq0:inst6|altsyncram:altsyncram_component|altsyncram_08a1:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.281 ns" { clk_read {} clk_read~combout {} clk_read~clkctrl {} RAM:inst2|lpm_ram_dq0:inst6|altsyncram:altsyncram_component|altsyncram_08a1:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.413ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.326 ns" { clk_read clk_read~clkctrl RAM:inst2|lpm_ram_dq0:inst6|altsyncram:altsyncram_component|altsyncram_08a1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.326 ns" { clk_read {} clk_read~combout {} clk_read~clkctrl {} RAM:inst2|lpm_ram_dq0:inst6|altsyncram:altsyncram_component|altsyncram_08a1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.458ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.140 ns + " "Info: + Micro clock to output delay of source is 0.140 ns" {  } { { "db/altsyncram_08a1.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/altsyncram_08a1.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_08a1.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/altsyncram_08a1.tdf" 33 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/altsyncram_08a1.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/altsyncram_08a1.tdf" 37 2 0 } } { "db/altsyncram_08a1.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/altsyncram_08a1.tdf" 33 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { RAM:inst2|lpm_ram_dq0:inst6|altsyncram:altsyncram_component|altsyncram_08a1:auto_generated|ram_block1a0~porta_we_reg RAM:inst2|lpm_ram_dq0:inst6|altsyncram:altsyncram_component|altsyncram_08a1:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.720 ns" { RAM:inst2|lpm_ram_dq0:inst6|altsyncram:altsyncram_component|altsyncram_08a1:auto_generated|ram_block1a0~porta_we_reg {} RAM:inst2|lpm_ram_dq0:inst6|altsyncram:altsyncram_component|altsyncram_08a1:auto_generated|q_a[0] {} } { 0.000ns 0.000ns } { 0.000ns 1.720ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.281 ns" { clk_read clk_read~clkctrl RAM:inst2|lpm_ram_dq0:inst6|altsyncram:altsyncram_component|altsyncram_08a1:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.281 ns" { clk_read {} clk_read~combout {} clk_read~clkctrl {} RAM:inst2|lpm_ram_dq0:inst6|altsyncram:altsyncram_component|altsyncram_08a1:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.413ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.326 ns" { clk_read clk_read~clkctrl RAM:inst2|lpm_ram_dq0:inst6|altsyncram:altsyncram_component|altsyncram_08a1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.326 ns" { clk_read {} clk_read~combout {} clk_read~clkctrl {} RAM:inst2|lpm_ram_dq0:inst6|altsyncram:altsyncram_component|altsyncram_08a1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.458ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "ram_init register register RAM:inst2\|lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_8li:auto_generated\|safe_q\[0\] RAM:inst2\|lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_8li:auto_generated\|safe_q\[4\] 500.0 MHz Internal " "Info: Clock \"ram_init\" Internal fmax is restricted to 500.0 MHz between source register \"RAM:inst2\|lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_8li:auto_generated\|safe_q\[0\]\" and destination register \"RAM:inst2\|lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_8li:auto_generated\|safe_q\[4\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.785 ns + Longest register register " "Info: + Longest register to register delay is 0.785 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RAM:inst2\|lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_8li:auto_generated\|safe_q\[0\] 1 REG LCFF_X15_Y8_N17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y8_N17; Fanout = 3; REG Node = 'RAM:inst2\|lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_8li:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_8li:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_8li.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/cntr_8li.tdf" 73 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 0.458 ns RAM:inst2\|lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_8li:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X15_Y8_N16 2 " "Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X15_Y8_N16; Fanout = 2; COMB Node = 'RAM:inst2\|lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_8li:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { RAM:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_8li:auto_generated|safe_q[0] RAM:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_8li:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_8li.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/cntr_8li.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.493 ns RAM:inst2\|lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_8li:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X15_Y8_N18 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.493 ns; Loc. = LCCOMB_X15_Y8_N18; Fanout = 2; COMB Node = 'RAM:inst2\|lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_8li:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { RAM:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_8li:auto_generated|counter_comb_bita0~COUT RAM:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_8li:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_8li.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/cntr_8li.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.528 ns RAM:inst2\|lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_8li:auto_generated\|counter_comb_bita2~COUT 4 COMB LCCOMB_X15_Y8_N20 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.528 ns; Loc. = LCCOMB_X15_Y8_N20; Fanout = 2; COMB Node = 'RAM:inst2\|lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_8li:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { RAM:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_8li:auto_generated|counter_comb_bita1~COUT RAM:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_8li:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_8li.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/cntr_8li.tdf" 48 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.563 ns RAM:inst2\|lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_8li:auto_generated\|counter_comb_bita3~COUT 5 COMB LCCOMB_X15_Y8_N22 1 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.563 ns; Loc. = LCCOMB_X15_Y8_N22; Fanout = 1; COMB Node = 'RAM:inst2\|lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_8li:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { RAM:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_8li:auto_generated|counter_comb_bita2~COUT RAM:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_8li:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_8li.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/cntr_8li.tdf" 54 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 0.688 ns RAM:inst2\|lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_8li:auto_generated\|counter_comb_bita4 6 COMB LCCOMB_X15_Y8_N24 1 " "Info: 6: + IC(0.000 ns) + CELL(0.125 ns) = 0.688 ns; Loc. = LCCOMB_X15_Y8_N24; Fanout = 1; COMB Node = 'RAM:inst2\|lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_8li:auto_generated\|counter_comb_bita4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { RAM:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_8li:auto_generated|counter_comb_bita3~COUT RAM:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_8li:auto_generated|counter_comb_bita4 } "NODE_NAME" } } { "db/cntr_8li.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/cntr_8li.tdf" 60 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 0.785 ns RAM:inst2\|lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_8li:auto_generated\|safe_q\[4\] 7 REG LCFF_X15_Y8_N25 2 " "Info: 7: + IC(0.000 ns) + CELL(0.097 ns) = 0.785 ns; Loc. = LCFF_X15_Y8_N25; Fanout = 2; REG Node = 'RAM:inst2\|lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_8li:auto_generated\|safe_q\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { RAM:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_8li:auto_generated|counter_comb_bita4 RAM:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_8li:auto_generated|safe_q[4] } "NODE_NAME" } } { "db/cntr_8li.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/cntr_8li.tdf" 73 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.785 ns ( 100.00 % ) " "Info: Total cell delay = 0.785 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.785 ns" { RAM:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_8li:auto_generated|safe_q[0] RAM:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_8li:auto_generated|counter_comb_bita0~COUT RAM:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_8li:auto_generated|counter_comb_bita1~COUT RAM:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_8li:auto_generated|counter_comb_bita2~COUT RAM:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_8li:auto_generated|counter_comb_bita3~COUT RAM:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_8li:auto_generated|counter_comb_bita4 RAM:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_8li:auto_generated|safe_q[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.785 ns" { RAM:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_8li:auto_generated|safe_q[0] {} RAM:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_8li:auto_generated|counter_comb_bita0~COUT {} RAM:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_8li:auto_generated|counter_comb_bita1~COUT {} RAM:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_8li:auto_generated|counter_comb_bita2~COUT {} RAM:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_8li:auto_generated|counter_comb_bita3~COUT {} RAM:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_8li:auto_generated|counter_comb_bita4 {} RAM:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_8li:auto_generated|safe_q[4] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.035ns 0.035ns 0.035ns 0.125ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ram_init destination 2.812 ns + Shortest register " "Info: + Shortest clock path from clock \"ram_init\" to destination register is 2.812 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns ram_init 1 CLK PIN_Y13 6 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_Y13; Fanout = 6; CLK Node = 'ram_init'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram_init } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/Lab_3.bdf" { { 128 648 664 296 "ram_init" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.053 ns) 1.981 ns RAM:inst2\|inst1 2 COMB LCCOMB_X15_Y8_N8 5 " "Info: 2: + IC(1.091 ns) + CELL(0.053 ns) = 1.981 ns; Loc. = LCCOMB_X15_Y8_N8; Fanout = 5; COMB Node = 'RAM:inst2\|inst1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.144 ns" { ram_init RAM:inst2|inst1 } "NODE_NAME" } } { "RAM.bdf" "" { Schematic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/RAM.bdf" { { 288 160 224 336 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.618 ns) 2.812 ns RAM:inst2\|lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_8li:auto_generated\|safe_q\[4\] 3 REG LCFF_X15_Y8_N25 2 " "Info: 3: + IC(0.213 ns) + CELL(0.618 ns) = 2.812 ns; Loc. = LCFF_X15_Y8_N25; Fanout = 2; REG Node = 'RAM:inst2\|lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_8li:auto_generated\|safe_q\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.831 ns" { RAM:inst2|inst1 RAM:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_8li:auto_generated|safe_q[4] } "NODE_NAME" } } { "db/cntr_8li.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/cntr_8li.tdf" 73 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.508 ns ( 53.63 % ) " "Info: Total cell delay = 1.508 ns ( 53.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.304 ns ( 46.37 % ) " "Info: Total interconnect delay = 1.304 ns ( 46.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.812 ns" { ram_init RAM:inst2|inst1 RAM:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_8li:auto_generated|safe_q[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.812 ns" { ram_init {} ram_init~combout {} RAM:inst2|inst1 {} RAM:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_8li:auto_generated|safe_q[4] {} } { 0.000ns 0.000ns 1.091ns 0.213ns } { 0.000ns 0.837ns 0.053ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ram_init source 2.812 ns - Longest register " "Info: - Longest clock path from clock \"ram_init\" to source register is 2.812 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns ram_init 1 CLK PIN_Y13 6 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_Y13; Fanout = 6; CLK Node = 'ram_init'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram_init } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/Lab_3.bdf" { { 128 648 664 296 "ram_init" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.053 ns) 1.981 ns RAM:inst2\|inst1 2 COMB LCCOMB_X15_Y8_N8 5 " "Info: 2: + IC(1.091 ns) + CELL(0.053 ns) = 1.981 ns; Loc. = LCCOMB_X15_Y8_N8; Fanout = 5; COMB Node = 'RAM:inst2\|inst1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.144 ns" { ram_init RAM:inst2|inst1 } "NODE_NAME" } } { "RAM.bdf" "" { Schematic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/RAM.bdf" { { 288 160 224 336 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.618 ns) 2.812 ns RAM:inst2\|lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_8li:auto_generated\|safe_q\[0\] 3 REG LCFF_X15_Y8_N17 3 " "Info: 3: + IC(0.213 ns) + CELL(0.618 ns) = 2.812 ns; Loc. = LCFF_X15_Y8_N17; Fanout = 3; REG Node = 'RAM:inst2\|lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_8li:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.831 ns" { RAM:inst2|inst1 RAM:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_8li:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_8li.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/cntr_8li.tdf" 73 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.508 ns ( 53.63 % ) " "Info: Total cell delay = 1.508 ns ( 53.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.304 ns ( 46.37 % ) " "Info: Total interconnect delay = 1.304 ns ( 46.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.812 ns" { ram_init RAM:inst2|inst1 RAM:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_8li:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.812 ns" { ram_init {} ram_init~combout {} RAM:inst2|inst1 {} RAM:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_8li:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.091ns 0.213ns } { 0.000ns 0.837ns 0.053ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.812 ns" { ram_init RAM:inst2|inst1 RAM:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_8li:auto_generated|safe_q[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.812 ns" { ram_init {} ram_init~combout {} RAM:inst2|inst1 {} RAM:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_8li:auto_generated|safe_q[4] {} } { 0.000ns 0.000ns 1.091ns 0.213ns } { 0.000ns 0.837ns 0.053ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.812 ns" { ram_init RAM:inst2|inst1 RAM:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_8li:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.812 ns" { ram_init {} ram_init~combout {} RAM:inst2|inst1 {} RAM:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_8li:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.091ns 0.213ns } { 0.000ns 0.837ns 0.053ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_8li.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/cntr_8li.tdf" 73 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_8li.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/cntr_8li.tdf" 73 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.785 ns" { RAM:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_8li:auto_generated|safe_q[0] RAM:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_8li:auto_generated|counter_comb_bita0~COUT RAM:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_8li:auto_generated|counter_comb_bita1~COUT RAM:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_8li:auto_generated|counter_comb_bita2~COUT RAM:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_8li:auto_generated|counter_comb_bita3~COUT RAM:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_8li:auto_generated|counter_comb_bita4 RAM:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_8li:auto_generated|safe_q[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.785 ns" { RAM:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_8li:auto_generated|safe_q[0] {} RAM:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_8li:auto_generated|counter_comb_bita0~COUT {} RAM:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_8li:auto_generated|counter_comb_bita1~COUT {} RAM:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_8li:auto_generated|counter_comb_bita2~COUT {} RAM:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_8li:auto_generated|counter_comb_bita3~COUT {} RAM:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_8li:auto_generated|counter_comb_bita4 {} RAM:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_8li:auto_generated|safe_q[4] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.035ns 0.035ns 0.035ns 0.125ns 0.097ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.812 ns" { ram_init RAM:inst2|inst1 RAM:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_8li:auto_generated|safe_q[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.812 ns" { ram_init {} ram_init~combout {} RAM:inst2|inst1 {} RAM:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_8li:auto_generated|safe_q[4] {} } { 0.000ns 0.000ns 1.091ns 0.213ns } { 0.000ns 0.837ns 0.053ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.812 ns" { ram_init RAM:inst2|inst1 RAM:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_8li:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.812 ns" { ram_init {} ram_init~combout {} RAM:inst2|inst1 {} RAM:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_8li:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.091ns 0.213ns } { 0.000ns 0.837ns 0.053ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_8li:auto_generated|safe_q[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { RAM:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_8li:auto_generated|safe_q[4] {} } {  } {  } "" } } { "db/cntr_8li.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/cntr_8li.tdf" 73 8 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_getData memory ROM:inst3\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_u4a1:auto_generated\|altsyncram_3892:altsyncram1\|ram_block3a0~porta_address_reg0 register Buffer:inst\|lpm_dff1:inst12\|lpm_ff:lpm_ff_component\|dffs\[3\] 367.51 MHz 2.721 ns Internal " "Info: Clock \"clk_getData\" has Internal fmax of 367.51 MHz between source memory \"ROM:inst3\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_u4a1:auto_generated\|altsyncram_3892:altsyncram1\|ram_block3a0~porta_address_reg0\" and destination register \"Buffer:inst\|lpm_dff1:inst12\|lpm_ff:lpm_ff_component\|dffs\[3\]\" (period= 2.721 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.767 ns + Longest memory register " "Info: + Longest memory to register delay is 3.767 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ROM:inst3\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_u4a1:auto_generated\|altsyncram_3892:altsyncram1\|ram_block3a0~porta_address_reg0 1 MEM M4K_X20_Y13 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X20_Y13; Fanout = 8; MEM Node = 'ROM:inst3\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_u4a1:auto_generated\|altsyncram_3892:altsyncram1\|ram_block3a0~porta_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM:inst3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_u4a1:auto_generated|altsyncram_3892:altsyncram1|ram_block3a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_3892.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/altsyncram_3892.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.130 ns) 2.130 ns ROM:inst3\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_u4a1:auto_generated\|altsyncram_3892:altsyncram1\|q_a\[3\] 2 MEM M4K_X20_Y13 16 " "Info: 2: + IC(0.000 ns) + CELL(2.130 ns) = 2.130 ns; Loc. = M4K_X20_Y13; Fanout = 16; MEM Node = 'ROM:inst3\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_u4a1:auto_generated\|altsyncram_3892:altsyncram1\|q_a\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.130 ns" { ROM:inst3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_u4a1:auto_generated|altsyncram_3892:altsyncram1|ram_block3a0~porta_address_reg0 ROM:inst3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_u4a1:auto_generated|altsyncram_3892:altsyncram1|q_a[3] } "NODE_NAME" } } { "db/altsyncram_3892.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/altsyncram_3892.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.328 ns) + CELL(0.309 ns) 3.767 ns Buffer:inst\|lpm_dff1:inst12\|lpm_ff:lpm_ff_component\|dffs\[3\] 3 REG LCFF_X23_Y13_N1 1 " "Info: 3: + IC(1.328 ns) + CELL(0.309 ns) = 3.767 ns; Loc. = LCFF_X23_Y13_N1; Fanout = 1; REG Node = 'Buffer:inst\|lpm_dff1:inst12\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.637 ns" { ROM:inst3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_u4a1:auto_generated|altsyncram_3892:altsyncram1|q_a[3] Buffer:inst|lpm_dff1:inst12|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.439 ns ( 64.75 % ) " "Info: Total cell delay = 2.439 ns ( 64.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.328 ns ( 35.25 % ) " "Info: Total interconnect delay = 1.328 ns ( 35.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.767 ns" { ROM:inst3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_u4a1:auto_generated|altsyncram_3892:altsyncram1|ram_block3a0~porta_address_reg0 ROM:inst3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_u4a1:auto_generated|altsyncram_3892:altsyncram1|q_a[3] Buffer:inst|lpm_dff1:inst12|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.767 ns" { ROM:inst3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_u4a1:auto_generated|altsyncram_3892:altsyncram1|ram_block3a0~porta_address_reg0 {} ROM:inst3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_u4a1:auto_generated|altsyncram_3892:altsyncram1|q_a[3] {} Buffer:inst|lpm_dff1:inst12|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 1.328ns } { 0.000ns 2.130ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.272 ns - Smallest " "Info: - Smallest clock skew is 1.272 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_getData destination 6.215 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_getData\" to destination register is 6.215 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns clk_getData 1 CLK PIN_AA13 21 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AA13; Fanout = 21; CLK Node = 'clk_getData'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_getData } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/Lab_3.bdf" { { 160 288 304 328 "clk_getData" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.096 ns) + CELL(0.346 ns) 4.251 ns Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode89w\[3\] 2 COMB LCCOMB_X22_Y11_N30 8 " "Info: 2: + IC(3.096 ns) + CELL(0.346 ns) = 4.251 ns; Loc. = LCCOMB_X22_Y11_N30; Fanout = 8; COMB Node = 'Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode89w\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.442 ns" { clk_getData Buffer:inst|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode89w[3] } "NODE_NAME" } } { "db/decode_ltf.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/decode_ltf.tdf" 50 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.346 ns) + CELL(0.618 ns) 6.215 ns Buffer:inst\|lpm_dff1:inst12\|lpm_ff:lpm_ff_component\|dffs\[3\] 3 REG LCFF_X23_Y13_N1 1 " "Info: 3: + IC(1.346 ns) + CELL(0.618 ns) = 6.215 ns; Loc. = LCFF_X23_Y13_N1; Fanout = 1; REG Node = 'Buffer:inst\|lpm_dff1:inst12\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.964 ns" { Buffer:inst|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode89w[3] Buffer:inst|lpm_dff1:inst12|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.773 ns ( 28.53 % ) " "Info: Total cell delay = 1.773 ns ( 28.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.442 ns ( 71.47 % ) " "Info: Total interconnect delay = 4.442 ns ( 71.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.215 ns" { clk_getData Buffer:inst|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode89w[3] Buffer:inst|lpm_dff1:inst12|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.215 ns" { clk_getData {} clk_getData~combout {} Buffer:inst|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode89w[3] {} Buffer:inst|lpm_dff1:inst12|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 3.096ns 1.346ns } { 0.000ns 0.809ns 0.346ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_getData source 4.943 ns - Longest memory " "Info: - Longest clock path from clock \"clk_getData\" to source memory is 4.943 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns clk_getData 1 CLK PIN_AA13 21 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AA13; Fanout = 21; CLK Node = 'clk_getData'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_getData } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/Lab_3.bdf" { { 160 288 304 328 "clk_getData" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.191 ns) + CELL(0.225 ns) 2.225 ns ROM:inst3\|inst11 2 COMB LCCOMB_X22_Y11_N28 1 " "Info: 2: + IC(1.191 ns) + CELL(0.225 ns) = 2.225 ns; Loc. = LCCOMB_X22_Y11_N28; Fanout = 1; COMB Node = 'ROM:inst3\|inst11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.416 ns" { clk_getData ROM:inst3|inst11 } "NODE_NAME" } } { "ROM.bdf" "" { Schematic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/ROM.bdf" { { 112 512 576 160 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.550 ns) + CELL(0.000 ns) 3.775 ns ROM:inst3\|inst11~clkctrl 3 COMB CLKCTRL_G9 10 " "Info: 3: + IC(1.550 ns) + CELL(0.000 ns) = 3.775 ns; Loc. = CLKCTRL_G9; Fanout = 10; COMB Node = 'ROM:inst3\|inst11~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { ROM:inst3|inst11 ROM:inst3|inst11~clkctrl } "NODE_NAME" } } { "ROM.bdf" "" { Schematic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/ROM.bdf" { { 112 512 576 160 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.687 ns) + CELL(0.481 ns) 4.943 ns ROM:inst3\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_u4a1:auto_generated\|altsyncram_3892:altsyncram1\|ram_block3a0~porta_address_reg0 4 MEM M4K_X20_Y13 8 " "Info: 4: + IC(0.687 ns) + CELL(0.481 ns) = 4.943 ns; Loc. = M4K_X20_Y13; Fanout = 8; MEM Node = 'ROM:inst3\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_u4a1:auto_generated\|altsyncram_3892:altsyncram1\|ram_block3a0~porta_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.168 ns" { ROM:inst3|inst11~clkctrl ROM:inst3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_u4a1:auto_generated|altsyncram_3892:altsyncram1|ram_block3a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_3892.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/altsyncram_3892.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.515 ns ( 30.65 % ) " "Info: Total cell delay = 1.515 ns ( 30.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.428 ns ( 69.35 % ) " "Info: Total interconnect delay = 3.428 ns ( 69.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.943 ns" { clk_getData ROM:inst3|inst11 ROM:inst3|inst11~clkctrl ROM:inst3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_u4a1:auto_generated|altsyncram_3892:altsyncram1|ram_block3a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.943 ns" { clk_getData {} clk_getData~combout {} ROM:inst3|inst11 {} ROM:inst3|inst11~clkctrl {} ROM:inst3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_u4a1:auto_generated|altsyncram_3892:altsyncram1|ram_block3a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.191ns 1.550ns 0.687ns } { 0.000ns 0.809ns 0.225ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.215 ns" { clk_getData Buffer:inst|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode89w[3] Buffer:inst|lpm_dff1:inst12|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.215 ns" { clk_getData {} clk_getData~combout {} Buffer:inst|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode89w[3] {} Buffer:inst|lpm_dff1:inst12|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 3.096ns 1.346ns } { 0.000ns 0.809ns 0.346ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.943 ns" { clk_getData ROM:inst3|inst11 ROM:inst3|inst11~clkctrl ROM:inst3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_u4a1:auto_generated|altsyncram_3892:altsyncram1|ram_block3a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.943 ns" { clk_getData {} clk_getData~combout {} ROM:inst3|inst11 {} ROM:inst3|inst11~clkctrl {} ROM:inst3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_u4a1:auto_generated|altsyncram_3892:altsyncram1|ram_block3a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.191ns 1.550ns 0.687ns } { 0.000ns 0.809ns 0.225ns 0.000ns 0.481ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_3892.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/altsyncram_3892.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.767 ns" { ROM:inst3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_u4a1:auto_generated|altsyncram_3892:altsyncram1|ram_block3a0~porta_address_reg0 ROM:inst3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_u4a1:auto_generated|altsyncram_3892:altsyncram1|q_a[3] Buffer:inst|lpm_dff1:inst12|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.767 ns" { ROM:inst3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_u4a1:auto_generated|altsyncram_3892:altsyncram1|ram_block3a0~porta_address_reg0 {} ROM:inst3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_u4a1:auto_generated|altsyncram_3892:altsyncram1|q_a[3] {} Buffer:inst|lpm_dff1:inst12|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 1.328ns } { 0.000ns 2.130ns 0.309ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.215 ns" { clk_getData Buffer:inst|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode89w[3] Buffer:inst|lpm_dff1:inst12|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.215 ns" { clk_getData {} clk_getData~combout {} Buffer:inst|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode89w[3] {} Buffer:inst|lpm_dff1:inst12|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 3.096ns 1.346ns } { 0.000ns 0.809ns 0.346ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.943 ns" { clk_getData ROM:inst3|inst11 ROM:inst3|inst11~clkctrl ROM:inst3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_u4a1:auto_generated|altsyncram_3892:altsyncram1|ram_block3a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.943 ns" { clk_getData {} clk_getData~combout {} ROM:inst3|inst11 {} ROM:inst3|inst11~clkctrl {} ROM:inst3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_u4a1:auto_generated|altsyncram_3892:altsyncram1|ram_block3a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.191ns 1.550ns 0.687ns } { 0.000ns 0.809ns 0.225ns 0.000ns 0.481ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:auto_hub\|sld_rom_sr:hub_info_reg\|WORD_SR\[0\] register sld_hub:auto_hub\|tdo 254.58 MHz 3.928 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 254.58 MHz between source register \"sld_hub:auto_hub\|sld_rom_sr:hub_info_reg\|WORD_SR\[0\]\" and destination register \"sld_hub:auto_hub\|tdo\" (period= 3.928 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.776 ns + Longest register register " "Info: + Longest register to register delay is 1.776 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:auto_hub\|sld_rom_sr:hub_info_reg\|WORD_SR\[0\] 1 REG LCFF_X18_Y14_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y14_N23; Fanout = 1; REG Node = 'sld_hub:auto_hub\|sld_rom_sr:hub_info_reg\|WORD_SR\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] } "NODE_NAME" } } { "sld_rom_sr.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_rom_sr.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.272 ns) 1.109 ns sld_hub:auto_hub\|tdo~1 2 COMB LCCOMB_X19_Y15_N8 1 " "Info: 2: + IC(0.837 ns) + CELL(0.272 ns) = 1.109 ns; Loc. = LCCOMB_X19_Y15_N8; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.109 ns" { sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] sld_hub:auto_hub|tdo~1 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.272 ns) 1.621 ns sld_hub:auto_hub\|tdo~3 3 COMB LCCOMB_X19_Y15_N0 1 " "Info: 3: + IC(0.240 ns) + CELL(0.272 ns) = 1.621 ns; Loc. = LCCOMB_X19_Y15_N0; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.512 ns" { sld_hub:auto_hub|tdo~1 sld_hub:auto_hub|tdo~3 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.776 ns sld_hub:auto_hub\|tdo 4 REG LCFF_X19_Y15_N1 2 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 1.776 ns; Loc. = LCFF_X19_Y15_N1; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.699 ns ( 39.36 % ) " "Info: Total cell delay = 0.699 ns ( 39.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.077 ns ( 60.64 % ) " "Info: Total interconnect delay = 1.077 ns ( 60.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.776 ns" { sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] sld_hub:auto_hub|tdo~1 sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.776 ns" { sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] {} sld_hub:auto_hub|tdo~1 {} sld_hub:auto_hub|tdo~3 {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.837ns 0.240ns 0.000ns } { 0.000ns 0.272ns 0.272ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.004 ns - Smallest " "Info: - Smallest clock skew is -0.004 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 2.182 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 2.182 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X0_Y13_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X0_Y13_N1; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 0.916 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G2 117 " "Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G2; Fanout = 117; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.648 ns) + CELL(0.618 ns) 2.182 ns sld_hub:auto_hub\|tdo 3 REG LCFF_X19_Y15_N1 2 " "Info: 3: + IC(0.648 ns) + CELL(0.618 ns) = 2.182 ns; Loc. = LCFF_X19_Y15_N1; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.266 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 28.32 % ) " "Info: Total cell delay = 0.618 ns ( 28.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.564 ns ( 71.68 % ) " "Info: Total interconnect delay = 1.564 ns ( 71.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.182 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.182 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.916ns 0.648ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 2.186 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 2.186 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X0_Y13_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X0_Y13_N1; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 0.916 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G2 117 " "Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G2; Fanout = 117; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.652 ns) + CELL(0.618 ns) 2.186 ns sld_hub:auto_hub\|sld_rom_sr:hub_info_reg\|WORD_SR\[0\] 3 REG LCFF_X18_Y14_N23 1 " "Info: 3: + IC(0.652 ns) + CELL(0.618 ns) = 2.186 ns; Loc. = LCFF_X18_Y14_N23; Fanout = 1; REG Node = 'sld_hub:auto_hub\|sld_rom_sr:hub_info_reg\|WORD_SR\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.270 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] } "NODE_NAME" } } { "sld_rom_sr.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_rom_sr.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 28.27 % ) " "Info: Total cell delay = 0.618 ns ( 28.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.568 ns ( 71.73 % ) " "Info: Total interconnect delay = 1.568 ns ( 71.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.186 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.186 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] {} } { 0.000ns 0.916ns 0.652ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.182 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.182 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.916ns 0.648ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.186 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.186 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] {} } { 0.000ns 0.916ns 0.652ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "sld_rom_sr.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_rom_sr.vhd" 62 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "sld_rom_sr.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_rom_sr.vhd" 62 -1 0 } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.776 ns" { sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] sld_hub:auto_hub|tdo~1 sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.776 ns" { sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] {} sld_hub:auto_hub|tdo~1 {} sld_hub:auto_hub|tdo~3 {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.837ns 0.240ns 0.000ns } { 0.000ns 0.272ns 0.272ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.182 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.182 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.916ns 0.648ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.186 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.186 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] {} } { 0.000ns 0.916ns 0.652ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk_start register memory ROM:inst3\|lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_8li:auto_generated\|safe_q\[2\] ROM:inst3\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_u4a1:auto_generated\|altsyncram_3892:altsyncram1\|ram_block3a0~porta_address_reg2 475.29 MHz Internal " "Info: Clock \"clk_start\" Internal fmax is restricted to 475.29 MHz between source register \"ROM:inst3\|lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_8li:auto_generated\|safe_q\[2\]\" and destination memory \"ROM:inst3\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_u4a1:auto_generated\|altsyncram_3892:altsyncram1\|ram_block3a0~porta_address_reg2\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.052 ns 1.052 ns 2.104 ns " "Info: fmax restricted to Clock High delay (1.052 ns) plus Clock Low delay (1.052 ns) : restricted to 2.104 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.958 ns + Longest register memory " "Info: + Longest register to memory delay is 0.958 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ROM:inst3\|lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_8li:auto_generated\|safe_q\[2\] 1 REG LCFF_X22_Y11_N21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y11_N21; Fanout = 3; REG Node = 'ROM:inst3\|lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_8li:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM:inst3|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_8li:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_8li.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/cntr_8li.tdf" 73 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.855 ns) + CELL(0.103 ns) 0.958 ns ROM:inst3\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_u4a1:auto_generated\|altsyncram_3892:altsyncram1\|ram_block3a0~porta_address_reg2 2 MEM M4K_X20_Y13 8 " "Info: 2: + IC(0.855 ns) + CELL(0.103 ns) = 0.958 ns; Loc. = M4K_X20_Y13; Fanout = 8; MEM Node = 'ROM:inst3\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_u4a1:auto_generated\|altsyncram_3892:altsyncram1\|ram_block3a0~porta_address_reg2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.958 ns" { ROM:inst3|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_8li:auto_generated|safe_q[2] ROM:inst3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_u4a1:auto_generated|altsyncram_3892:altsyncram1|ram_block3a0~porta_address_reg2 } "NODE_NAME" } } { "db/altsyncram_3892.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/altsyncram_3892.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.103 ns ( 10.75 % ) " "Info: Total cell delay = 0.103 ns ( 10.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.855 ns ( 89.25 % ) " "Info: Total interconnect delay = 0.855 ns ( 89.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.958 ns" { ROM:inst3|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_8li:auto_generated|safe_q[2] ROM:inst3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_u4a1:auto_generated|altsyncram_3892:altsyncram1|ram_block3a0~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.958 ns" { ROM:inst3|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_8li:auto_generated|safe_q[2] {} ROM:inst3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_u4a1:auto_generated|altsyncram_3892:altsyncram1|ram_block3a0~porta_address_reg2 {} } { 0.000ns 0.855ns } { 0.000ns 0.103ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.140 ns - Smallest " "Info: - Smallest clock skew is -0.140 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_start destination 4.789 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk_start\" to destination memory is 4.789 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk_start 1 CLK PIN_N3 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N3; Fanout = 6; CLK Node = 'clk_start'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_start } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/Lab_3.bdf" { { 160 256 272 328 "clk_start" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.164 ns) + CELL(0.053 ns) 2.071 ns ROM:inst3\|inst11 2 COMB LCCOMB_X22_Y11_N28 1 " "Info: 2: + IC(1.164 ns) + CELL(0.053 ns) = 2.071 ns; Loc. = LCCOMB_X22_Y11_N28; Fanout = 1; COMB Node = 'ROM:inst3\|inst11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.217 ns" { clk_start ROM:inst3|inst11 } "NODE_NAME" } } { "ROM.bdf" "" { Schematic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/ROM.bdf" { { 112 512 576 160 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.550 ns) + CELL(0.000 ns) 3.621 ns ROM:inst3\|inst11~clkctrl 3 COMB CLKCTRL_G9 10 " "Info: 3: + IC(1.550 ns) + CELL(0.000 ns) = 3.621 ns; Loc. = CLKCTRL_G9; Fanout = 10; COMB Node = 'ROM:inst3\|inst11~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { ROM:inst3|inst11 ROM:inst3|inst11~clkctrl } "NODE_NAME" } } { "ROM.bdf" "" { Schematic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/ROM.bdf" { { 112 512 576 160 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.687 ns) + CELL(0.481 ns) 4.789 ns ROM:inst3\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_u4a1:auto_generated\|altsyncram_3892:altsyncram1\|ram_block3a0~porta_address_reg2 4 MEM M4K_X20_Y13 8 " "Info: 4: + IC(0.687 ns) + CELL(0.481 ns) = 4.789 ns; Loc. = M4K_X20_Y13; Fanout = 8; MEM Node = 'ROM:inst3\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_u4a1:auto_generated\|altsyncram_3892:altsyncram1\|ram_block3a0~porta_address_reg2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.168 ns" { ROM:inst3|inst11~clkctrl ROM:inst3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_u4a1:auto_generated|altsyncram_3892:altsyncram1|ram_block3a0~porta_address_reg2 } "NODE_NAME" } } { "db/altsyncram_3892.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/altsyncram_3892.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.388 ns ( 28.98 % ) " "Info: Total cell delay = 1.388 ns ( 28.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.401 ns ( 71.02 % ) " "Info: Total interconnect delay = 3.401 ns ( 71.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.789 ns" { clk_start ROM:inst3|inst11 ROM:inst3|inst11~clkctrl ROM:inst3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_u4a1:auto_generated|altsyncram_3892:altsyncram1|ram_block3a0~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.789 ns" { clk_start {} clk_start~combout {} ROM:inst3|inst11 {} ROM:inst3|inst11~clkctrl {} ROM:inst3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_u4a1:auto_generated|altsyncram_3892:altsyncram1|ram_block3a0~porta_address_reg2 {} } { 0.000ns 0.000ns 1.164ns 1.550ns 0.687ns } { 0.000ns 0.854ns 0.053ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_start source 4.929 ns - Longest register " "Info: - Longest clock path from clock \"clk_start\" to source register is 4.929 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk_start 1 CLK PIN_N3 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N3; Fanout = 6; CLK Node = 'clk_start'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_start } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/Lab_3.bdf" { { 160 256 272 328 "clk_start" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.164 ns) + CELL(0.053 ns) 2.071 ns ROM:inst3\|inst11 2 COMB LCCOMB_X22_Y11_N28 1 " "Info: 2: + IC(1.164 ns) + CELL(0.053 ns) = 2.071 ns; Loc. = LCCOMB_X22_Y11_N28; Fanout = 1; COMB Node = 'ROM:inst3\|inst11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.217 ns" { clk_start ROM:inst3|inst11 } "NODE_NAME" } } { "ROM.bdf" "" { Schematic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/ROM.bdf" { { 112 512 576 160 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.550 ns) + CELL(0.000 ns) 3.621 ns ROM:inst3\|inst11~clkctrl 3 COMB CLKCTRL_G9 10 " "Info: 3: + IC(1.550 ns) + CELL(0.000 ns) = 3.621 ns; Loc. = CLKCTRL_G9; Fanout = 10; COMB Node = 'ROM:inst3\|inst11~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { ROM:inst3|inst11 ROM:inst3|inst11~clkctrl } "NODE_NAME" } } { "ROM.bdf" "" { Schematic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/ROM.bdf" { { 112 512 576 160 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.690 ns) + CELL(0.618 ns) 4.929 ns ROM:inst3\|lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_8li:auto_generated\|safe_q\[2\] 4 REG LCFF_X22_Y11_N21 3 " "Info: 4: + IC(0.690 ns) + CELL(0.618 ns) = 4.929 ns; Loc. = LCFF_X22_Y11_N21; Fanout = 3; REG Node = 'ROM:inst3\|lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_8li:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.308 ns" { ROM:inst3|inst11~clkctrl ROM:inst3|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_8li:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_8li.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/cntr_8li.tdf" 73 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.525 ns ( 30.94 % ) " "Info: Total cell delay = 1.525 ns ( 30.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.404 ns ( 69.06 % ) " "Info: Total interconnect delay = 3.404 ns ( 69.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.929 ns" { clk_start ROM:inst3|inst11 ROM:inst3|inst11~clkctrl ROM:inst3|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_8li:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.929 ns" { clk_start {} clk_start~combout {} ROM:inst3|inst11 {} ROM:inst3|inst11~clkctrl {} ROM:inst3|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_8li:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.164ns 1.550ns 0.690ns } { 0.000ns 0.854ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.789 ns" { clk_start ROM:inst3|inst11 ROM:inst3|inst11~clkctrl ROM:inst3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_u4a1:auto_generated|altsyncram_3892:altsyncram1|ram_block3a0~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.789 ns" { clk_start {} clk_start~combout {} ROM:inst3|inst11 {} ROM:inst3|inst11~clkctrl {} ROM:inst3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_u4a1:auto_generated|altsyncram_3892:altsyncram1|ram_block3a0~porta_address_reg2 {} } { 0.000ns 0.000ns 1.164ns 1.550ns 0.687ns } { 0.000ns 0.854ns 0.053ns 0.000ns 0.481ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.929 ns" { clk_start ROM:inst3|inst11 ROM:inst3|inst11~clkctrl ROM:inst3|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_8li:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.929 ns" { clk_start {} clk_start~combout {} ROM:inst3|inst11 {} ROM:inst3|inst11~clkctrl {} ROM:inst3|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_8li:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.164ns 1.550ns 0.690ns } { 0.000ns 0.854ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_8li.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/cntr_8li.tdf" 73 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_3892.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/altsyncram_3892.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.958 ns" { ROM:inst3|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_8li:auto_generated|safe_q[2] ROM:inst3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_u4a1:auto_generated|altsyncram_3892:altsyncram1|ram_block3a0~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.958 ns" { ROM:inst3|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_8li:auto_generated|safe_q[2] {} ROM:inst3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_u4a1:auto_generated|altsyncram_3892:altsyncram1|ram_block3a0~porta_address_reg2 {} } { 0.000ns 0.855ns } { 0.000ns 0.103ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.789 ns" { clk_start ROM:inst3|inst11 ROM:inst3|inst11~clkctrl ROM:inst3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_u4a1:auto_generated|altsyncram_3892:altsyncram1|ram_block3a0~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.789 ns" { clk_start {} clk_start~combout {} ROM:inst3|inst11 {} ROM:inst3|inst11~clkctrl {} ROM:inst3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_u4a1:auto_generated|altsyncram_3892:altsyncram1|ram_block3a0~porta_address_reg2 {} } { 0.000ns 0.000ns 1.164ns 1.550ns 0.687ns } { 0.000ns 0.854ns 0.053ns 0.000ns 0.481ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.929 ns" { clk_start ROM:inst3|inst11 ROM:inst3|inst11~clkctrl ROM:inst3|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_8li:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.929 ns" { clk_start {} clk_start~combout {} ROM:inst3|inst11 {} ROM:inst3|inst11~clkctrl {} ROM:inst3|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_8li:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.164ns 1.550ns 0.690ns } { 0.000ns 0.854ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM:inst3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_u4a1:auto_generated|altsyncram_3892:altsyncram1|ram_block3a0~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { ROM:inst3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_u4a1:auto_generated|altsyncram_3892:altsyncram1|ram_block3a0~porta_address_reg2 {} } {  } {  } "" } } { "db/altsyncram_3892.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/altsyncram_3892.tdf" 39 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "RAM:inst2\|lpm_ram_dq0:inst6\|altsyncram:altsyncram_component\|altsyncram_08a1:auto_generated\|ram_block1a0~porta_we_reg clk_read clk_read 3.081 ns memory " "Info: tsu for memory \"RAM:inst2\|lpm_ram_dq0:inst6\|altsyncram:altsyncram_component\|altsyncram_08a1:auto_generated\|ram_block1a0~porta_we_reg\" (data pin = \"clk_read\", clock pin = \"clk_read\") is 3.081 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.385 ns + Longest pin memory " "Info: + Longest pin to memory delay is 5.385 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk_read 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'clk_read'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_read } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/Lab_3.bdf" { { 112 472 488 280 "clk_read" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.307 ns) + CELL(0.224 ns) 5.385 ns RAM:inst2\|lpm_ram_dq0:inst6\|altsyncram:altsyncram_component\|altsyncram_08a1:auto_generated\|ram_block1a0~porta_we_reg 2 MEM M512_X24_Y11 8 " "Info: 2: + IC(4.307 ns) + CELL(0.224 ns) = 5.385 ns; Loc. = M512_X24_Y11; Fanout = 8; MEM Node = 'RAM:inst2\|lpm_ram_dq0:inst6\|altsyncram:altsyncram_component\|altsyncram_08a1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.531 ns" { clk_read RAM:inst2|lpm_ram_dq0:inst6|altsyncram:altsyncram_component|altsyncram_08a1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_08a1.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/altsyncram_08a1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.078 ns ( 20.02 % ) " "Info: Total cell delay = 1.078 ns ( 20.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.307 ns ( 79.98 % ) " "Info: Total interconnect delay = 4.307 ns ( 79.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.385 ns" { clk_read RAM:inst2|lpm_ram_dq0:inst6|altsyncram:altsyncram_component|altsyncram_08a1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.385 ns" { clk_read {} clk_read~combout {} RAM:inst2|lpm_ram_dq0:inst6|altsyncram:altsyncram_component|altsyncram_08a1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 4.307ns } { 0.000ns 0.854ns 0.224ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_08a1.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/altsyncram_08a1.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_read destination 2.326 ns - Shortest memory " "Info: - Shortest clock path from clock \"clk_read\" to destination memory is 2.326 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk_read 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'clk_read'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_read } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/Lab_3.bdf" { { 112 472 488 280 "clk_read" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk_read~clkctrl 2 COMB CLKCTRL_G3 34 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 34; COMB Node = 'clk_read~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk_read clk_read~clkctrl } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/Lab_3.bdf" { { 112 472 488 280 "clk_read" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.458 ns) 2.326 ns RAM:inst2\|lpm_ram_dq0:inst6\|altsyncram:altsyncram_component\|altsyncram_08a1:auto_generated\|ram_block1a0~porta_we_reg 3 MEM M512_X24_Y11 8 " "Info: 3: + IC(0.671 ns) + CELL(0.458 ns) = 2.326 ns; Loc. = M512_X24_Y11; Fanout = 8; MEM Node = 'RAM:inst2\|lpm_ram_dq0:inst6\|altsyncram:altsyncram_component\|altsyncram_08a1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.129 ns" { clk_read~clkctrl RAM:inst2|lpm_ram_dq0:inst6|altsyncram:altsyncram_component|altsyncram_08a1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_08a1.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/altsyncram_08a1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.312 ns ( 56.41 % ) " "Info: Total cell delay = 1.312 ns ( 56.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.014 ns ( 43.59 % ) " "Info: Total interconnect delay = 1.014 ns ( 43.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.326 ns" { clk_read clk_read~clkctrl RAM:inst2|lpm_ram_dq0:inst6|altsyncram:altsyncram_component|altsyncram_08a1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.326 ns" { clk_read {} clk_read~combout {} clk_read~clkctrl {} RAM:inst2|lpm_ram_dq0:inst6|altsyncram:altsyncram_component|altsyncram_08a1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.458ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.385 ns" { clk_read RAM:inst2|lpm_ram_dq0:inst6|altsyncram:altsyncram_component|altsyncram_08a1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.385 ns" { clk_read {} clk_read~combout {} RAM:inst2|lpm_ram_dq0:inst6|altsyncram:altsyncram_component|altsyncram_08a1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 4.307ns } { 0.000ns 0.854ns 0.224ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.326 ns" { clk_read clk_read~clkctrl RAM:inst2|lpm_ram_dq0:inst6|altsyncram:altsyncram_component|altsyncram_08a1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.326 ns" { clk_read {} clk_read~combout {} clk_read~clkctrl {} RAM:inst2|lpm_ram_dq0:inst6|altsyncram:altsyncram_component|altsyncram_08a1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.458ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_getData inputdata\[6\] Buffer:inst\|lpm_dff1:inst19\|lpm_ff:lpm_ff_component\|dffs\[6\] 13.668 ns register " "Info: tco from clock \"clk_getData\" to destination pin \"inputdata\[6\]\" through register \"Buffer:inst\|lpm_dff1:inst19\|lpm_ff:lpm_ff_component\|dffs\[6\]\" is 13.668 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_getData source 7.572 ns + Longest register " "Info: + Longest clock path from clock \"clk_getData\" to source register is 7.572 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns clk_getData 1 CLK PIN_AA13 21 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AA13; Fanout = 21; CLK Node = 'clk_getData'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_getData } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/Lab_3.bdf" { { 160 288 304 328 "clk_getData" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.459 ns) + CELL(0.712 ns) 2.980 ns Buffer:inst\|lpm_counter1:inst21\|lpm_counter:lpm_counter_component\|cntr_qlh:auto_generated\|safe_q\[0\] 2 REG LCFF_X22_Y11_N1 18 " "Info: 2: + IC(1.459 ns) + CELL(0.712 ns) = 2.980 ns; Loc. = LCFF_X22_Y11_N1; Fanout = 18; REG Node = 'Buffer:inst\|lpm_counter1:inst21\|lpm_counter:lpm_counter_component\|cntr_qlh:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.171 ns" { clk_getData Buffer:inst|lpm_counter1:inst21|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_qlh.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/cntr_qlh.tdf" 66 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.147 ns) + CELL(0.366 ns) 4.493 ns Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode169w\[3\] 3 COMB LCCOMB_X18_Y11_N12 1 " "Info: 3: + IC(1.147 ns) + CELL(0.366 ns) = 4.493 ns; Loc. = LCCOMB_X18_Y11_N12; Fanout = 1; COMB Node = 'Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode169w\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.513 ns" { Buffer:inst|lpm_counter1:inst21|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] Buffer:inst|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode169w[3] } "NODE_NAME" } } { "db/decode_ltf.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/decode_ltf.tdf" 41 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.826 ns) + CELL(0.000 ns) 6.319 ns Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode169w\[3\]~clkctrl 4 COMB CLKCTRL_G15 8 " "Info: 4: + IC(1.826 ns) + CELL(0.000 ns) = 6.319 ns; Loc. = CLKCTRL_G15; Fanout = 8; COMB Node = 'Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode169w\[3\]~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.826 ns" { Buffer:inst|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode169w[3] Buffer:inst|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode169w[3]~clkctrl } "NODE_NAME" } } { "db/decode_ltf.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/decode_ltf.tdf" 41 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.635 ns) + CELL(0.618 ns) 7.572 ns Buffer:inst\|lpm_dff1:inst19\|lpm_ff:lpm_ff_component\|dffs\[6\] 5 REG LCFF_X17_Y9_N1 1 " "Info: 5: + IC(0.635 ns) + CELL(0.618 ns) = 7.572 ns; Loc. = LCFF_X17_Y9_N1; Fanout = 1; REG Node = 'Buffer:inst\|lpm_dff1:inst19\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.253 ns" { Buffer:inst|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode169w[3]~clkctrl Buffer:inst|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.505 ns ( 33.08 % ) " "Info: Total cell delay = 2.505 ns ( 33.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.067 ns ( 66.92 % ) " "Info: Total interconnect delay = 5.067 ns ( 66.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.572 ns" { clk_getData Buffer:inst|lpm_counter1:inst21|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] Buffer:inst|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode169w[3] Buffer:inst|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode169w[3]~clkctrl Buffer:inst|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.572 ns" { clk_getData {} clk_getData~combout {} Buffer:inst|lpm_counter1:inst21|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] {} Buffer:inst|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode169w[3] {} Buffer:inst|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode169w[3]~clkctrl {} Buffer:inst|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 1.459ns 1.147ns 1.826ns 0.635ns } { 0.000ns 0.809ns 0.712ns 0.366ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.002 ns + Longest register pin " "Info: + Longest register to pin delay is 6.002 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Buffer:inst\|lpm_dff1:inst19\|lpm_ff:lpm_ff_component\|dffs\[6\] 1 REG LCFF_X17_Y9_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y9_N1; Fanout = 1; REG Node = 'Buffer:inst\|lpm_dff1:inst19\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Buffer:inst|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.733 ns) + CELL(0.357 ns) 1.090 ns Buffer:inst\|lpm_mux0:inst6\|lpm_mux:lpm_mux_component\|mux_16e:auto_generated\|l4_w6_n0_mux_dataout~2 2 COMB LCCOMB_X25_Y9_N18 1 " "Info: 2: + IC(0.733 ns) + CELL(0.357 ns) = 1.090 ns; Loc. = LCCOMB_X25_Y9_N18; Fanout = 1; COMB Node = 'Buffer:inst\|lpm_mux0:inst6\|lpm_mux:lpm_mux_component\|mux_16e:auto_generated\|l4_w6_n0_mux_dataout~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.090 ns" { Buffer:inst|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[6] Buffer:inst|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_16e:auto_generated|l4_w6_n0_mux_dataout~2 } "NODE_NAME" } } { "db/mux_16e.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/mux_16e.tdf" 147 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.593 ns) + CELL(0.154 ns) 1.837 ns Buffer:inst\|lpm_mux0:inst6\|lpm_mux:lpm_mux_component\|mux_16e:auto_generated\|l4_w6_n0_mux_dataout~4 3 COMB LCCOMB_X25_Y11_N0 2 " "Info: 3: + IC(0.593 ns) + CELL(0.154 ns) = 1.837 ns; Loc. = LCCOMB_X25_Y11_N0; Fanout = 2; COMB Node = 'Buffer:inst\|lpm_mux0:inst6\|lpm_mux:lpm_mux_component\|mux_16e:auto_generated\|l4_w6_n0_mux_dataout~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.747 ns" { Buffer:inst|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_16e:auto_generated|l4_w6_n0_mux_dataout~2 Buffer:inst|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_16e:auto_generated|l4_w6_n0_mux_dataout~4 } "NODE_NAME" } } { "db/mux_16e.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/mux_16e.tdf" 147 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.021 ns) + CELL(2.144 ns) 6.002 ns inputdata\[6\] 4 PIN PIN_N22 0 " "Info: 4: + IC(2.021 ns) + CELL(2.144 ns) = 6.002 ns; Loc. = PIN_N22; Fanout = 0; PIN Node = 'inputdata\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.165 ns" { Buffer:inst|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_16e:auto_generated|l4_w6_n0_mux_dataout~4 inputdata[6] } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/Lab_3.bdf" { { 328 800 976 344 "inputdata\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.655 ns ( 44.24 % ) " "Info: Total cell delay = 2.655 ns ( 44.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.347 ns ( 55.76 % ) " "Info: Total interconnect delay = 3.347 ns ( 55.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.002 ns" { Buffer:inst|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[6] Buffer:inst|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_16e:auto_generated|l4_w6_n0_mux_dataout~2 Buffer:inst|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_16e:auto_generated|l4_w6_n0_mux_dataout~4 inputdata[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.002 ns" { Buffer:inst|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[6] {} Buffer:inst|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_16e:auto_generated|l4_w6_n0_mux_dataout~2 {} Buffer:inst|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_16e:auto_generated|l4_w6_n0_mux_dataout~4 {} inputdata[6] {} } { 0.000ns 0.733ns 0.593ns 2.021ns } { 0.000ns 0.357ns 0.154ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.572 ns" { clk_getData Buffer:inst|lpm_counter1:inst21|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] Buffer:inst|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode169w[3] Buffer:inst|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode169w[3]~clkctrl Buffer:inst|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.572 ns" { clk_getData {} clk_getData~combout {} Buffer:inst|lpm_counter1:inst21|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] {} Buffer:inst|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode169w[3] {} Buffer:inst|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode169w[3]~clkctrl {} Buffer:inst|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 1.459ns 1.147ns 1.826ns 0.635ns } { 0.000ns 0.809ns 0.712ns 0.366ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.002 ns" { Buffer:inst|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[6] Buffer:inst|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_16e:auto_generated|l4_w6_n0_mux_dataout~2 Buffer:inst|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_16e:auto_generated|l4_w6_n0_mux_dataout~4 inputdata[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.002 ns" { Buffer:inst|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[6] {} Buffer:inst|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_16e:auto_generated|l4_w6_n0_mux_dataout~2 {} Buffer:inst|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_16e:auto_generated|l4_w6_n0_mux_dataout~4 {} inputdata[6] {} } { 0.000ns 0.733ns 0.593ns 2.021ns } { 0.000ns 0.357ns 0.154ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 1.982 ns Longest " "Info: Longest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 1.982 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X0_Y13_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X0_Y13_N1; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.982 ns) 1.982 ns altera_reserved_tdo 2 PIN PIN_B3 0 " "Info: 2: + IC(0.000 ns) + CELL(1.982 ns) = 1.982 ns; Loc. = PIN_B3; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.982 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.982 ns ( 100.00 % ) " "Info: Total cell delay = 1.982 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.982 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.982 ns" { altera_internal_jtag~TDO {} altera_reserved_tdo {} } { 0.000ns 0.000ns } { 0.000ns 1.982ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ROM:inst3\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_u4a1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[4\] altera_internal_jtag~TDIUTAP altera_internal_jtag~TCKUTAP 1.234 ns register " "Info: th for register \"ROM:inst3\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_u4a1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[4\]\" (data pin = \"altera_internal_jtag~TDIUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 1.234 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 2.189 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 2.189 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X0_Y13_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X0_Y13_N1; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 0.916 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G2 117 " "Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G2; Fanout = 117; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.655 ns) + CELL(0.618 ns) 2.189 ns ROM:inst3\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_u4a1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[4\] 3 REG LCFF_X18_Y13_N9 3 " "Info: 3: + IC(0.655 ns) + CELL(0.618 ns) = 2.189 ns; Loc. = LCFF_X18_Y13_N9; Fanout = 3; REG Node = 'ROM:inst3\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_u4a1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.273 ns" { altera_internal_jtag~TCKUTAPclkctrl ROM:inst3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_u4a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4] } "NODE_NAME" } } { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 375 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 28.23 % ) " "Info: Total cell delay = 0.618 ns ( 28.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.571 ns ( 71.77 % ) " "Info: Total interconnect delay = 1.571 ns ( 71.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.189 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl ROM:inst3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_u4a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.189 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} ROM:inst3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_u4a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4] {} } { 0.000ns 0.916ns 0.655ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 375 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.104 ns - Shortest pin register " "Info: - Shortest pin to register delay is 1.104 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDIUTAP 1 PIN JTAG_X0_Y13_N1 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X0_Y13_N1; Fanout = 9; PIN Node = 'altera_internal_jtag~TDIUTAP'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDIUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.795 ns) + CELL(0.309 ns) 1.104 ns ROM:inst3\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_u4a1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[4\] 2 REG LCFF_X18_Y13_N9 3 " "Info: 2: + IC(0.795 ns) + CELL(0.309 ns) = 1.104 ns; Loc. = LCFF_X18_Y13_N9; Fanout = 3; REG Node = 'ROM:inst3\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_u4a1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.104 ns" { altera_internal_jtag~TDIUTAP ROM:inst3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_u4a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4] } "NODE_NAME" } } { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 375 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.309 ns ( 27.99 % ) " "Info: Total cell delay = 0.309 ns ( 27.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.795 ns ( 72.01 % ) " "Info: Total interconnect delay = 0.795 ns ( 72.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.104 ns" { altera_internal_jtag~TDIUTAP ROM:inst3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_u4a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.104 ns" { altera_internal_jtag~TDIUTAP {} ROM:inst3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_u4a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4] {} } { 0.000ns 0.795ns } { 0.000ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.189 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl ROM:inst3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_u4a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.189 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} ROM:inst3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_u4a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4] {} } { 0.000ns 0.916ns 0.655ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.104 ns" { altera_internal_jtag~TDIUTAP ROM:inst3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_u4a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.104 ns" { altera_internal_jtag~TDIUTAP {} ROM:inst3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_u4a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4] {} } { 0.000ns 0.795ns } { 0.000ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "215 " "Info: Peak virtual memory: 215 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 05 00:01:23 2018 " "Info: Processing ended: Fri Oct 05 00:01:23 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
