{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1509587831277 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1509587831285 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 02 09:57:11 2017 " "Processing started: Thu Nov 02 09:57:11 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1509587831285 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1509587831285 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off an9134_test -c an9134_test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off an9134_test -c an9134_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1509587831285 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1509587831895 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "an9134_test EP4CE6F17C8 " "Selected device EP4CE6F17C8 for design \"an9134_test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1509587832038 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1509587832099 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1509587832101 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1509587832101 ""}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type, but with warnings" { { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "multiplication factor video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|wire_pll1_clk\[0\] multiplication of 297 multiplication of 95 " "Can't achieve requested value multiplication of 297 for clock output video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|wire_pll1_clk\[0\] of parameter multiplication factor -- achieved value of multiplication of 95" {  } { { "db/video_pll_altpll.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_ax301_J1_test/db/video_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_ax301_J1_test/" { { 0 { 0 ""} 0 821 8288 9036 0}  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "" 0 -1 1509587832161 ""} { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "division factor video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|wire_pll1_clk\[0\] division of 100 division of 32 " "Can't achieve requested value division of 100 for clock output video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|wire_pll1_clk\[0\] of parameter division factor -- achieved value of division of 32" {  } { { "db/video_pll_altpll.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_ax301_J1_test/db/video_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_ax301_J1_test/" { { 0 { 0 ""} 0 821 8288 9036 0}  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "" 0 -1 1509587832161 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 95 32 0 0 " "Implementing clock multiplication of 95, clock division of 32, and phase shift of 0 degrees (0 ps) for video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/video_pll_altpll.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_ax301_J1_test/db/video_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_ax301_J1_test/" { { 0 { 0 ""} 0 821 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1509587832161 ""}  } { { "db/video_pll_altpll.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_ax301_J1_test/db/video_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_ax301_J1_test/" { { 0 { 0 ""} 0 821 8288 9036 0}  }  } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "" 0 -1 1509587832161 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1509587832541 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1509587832878 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1509587832878 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1509587832878 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1509587832878 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "" 0 -1 1509587832886 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "an9134_test.sdc " "Synopsys Design Constraints File file not found: 'an9134_test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1509587833810 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1509587833810 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1509587833815 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1 1509587833815 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1509587833823 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1 1509587833824 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1509587833824 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1509587833880 ""}  } { { "src/an9134_test.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_ax301_J1_test/src/an9134_test.v" 33 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_ax301_J1_test/" { { 0 { 0 ""} 0 2131 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1509587833880 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1509587833887 ""}  } { { "db/video_pll_altpll.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_ax301_J1_test/db/video_pll_altpll.v" 77 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_ax301_J1_test/" { { 0 { 0 ""} 0 821 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1509587833887 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_power_on:reset_power_on_m0\|rst_reg  " "Automatically promoted node reset_power_on:reset_power_on_m0\|rst_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1509587833887 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_config:i2c_config_m0\|i2c_master_top:i2c_master_top_m0\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|al " "Destination node i2c_config:i2c_config_m0\|i2c_master_top:i2c_master_top_m0\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|al" {  } { { "src/i2c_master/i2c_master_bit_ctrl.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_ax301_J1_test/src/i2c_master/i2c_master_bit_ctrl.v" 154 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|al } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_ax301_J1_test/" { { 0 { 0 ""} 0 668 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1509587833887 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_config:i2c_config_m0\|i2c_master_top:i2c_master_top_m0\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sSDA " "Destination node i2c_config:i2c_config_m0\|i2c_master_top:i2c_master_top_m0\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sSDA" {  } { { "src/i2c_master/i2c_master_bit_ctrl.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_ax301_J1_test/src/i2c_master/i2c_master_bit_ctrl.v" 174 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_ax301_J1_test/" { { 0 { 0 ""} 0 663 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1509587833887 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_config:i2c_config_m0\|i2c_master_top:i2c_master_top_m0\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sto_condition " "Destination node i2c_config:i2c_config_m0\|i2c_master_top:i2c_master_top_m0\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sto_condition" {  } { { "src/i2c_master/i2c_master_bit_ctrl.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_ax301_J1_test/src/i2c_master/i2c_master_bit_ctrl.v" 309 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sto_condition } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_ax301_J1_test/" { { 0 { 0 ""} 0 666 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1509587833887 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_config:i2c_config_m0\|i2c_master_top:i2c_master_top_m0\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|cmd_stop " "Destination node i2c_config:i2c_config_m0\|i2c_master_top:i2c_master_top_m0\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|cmd_stop" {  } { { "src/i2c_master/i2c_master_bit_ctrl.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_ax301_J1_test/src/i2c_master/i2c_master_bit_ctrl.v" 339 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_ax301_J1_test/" { { 0 { 0 ""} 0 667 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1509587833887 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_config:i2c_config_m0\|i2c_master_top:i2c_master_top_m0\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sSCL " "Destination node i2c_config:i2c_config_m0\|i2c_master_top:i2c_master_top_m0\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sSCL" {  } { { "src/i2c_master/i2c_master_bit_ctrl.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_ax301_J1_test/src/i2c_master/i2c_master_bit_ctrl.v" 174 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_ax301_J1_test/" { { 0 { 0 ""} 0 662 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1509587833887 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_config:i2c_config_m0\|i2c_master_top:i2c_master_top_m0\|i2c_master_byte_ctrl:byte_controller\|sr\[7\] " "Destination node i2c_config:i2c_config_m0\|i2c_master_top:i2c_master_top_m0\|i2c_master_byte_ctrl:byte_controller\|sr\[7\]" {  } { { "src/i2c_master/i2c_master_byte_ctrl.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_ax301_J1_test/src/i2c_master/i2c_master_byte_ctrl.v" 176 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_ax301_J1_test/" { { 0 { 0 ""} 0 690 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1509587833887 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_config:i2c_config_m0\|i2c_master_top:i2c_master_top_m0\|i2c_master_byte_ctrl:byte_controller\|sr\[6\] " "Destination node i2c_config:i2c_config_m0\|i2c_master_top:i2c_master_top_m0\|i2c_master_byte_ctrl:byte_controller\|sr\[6\]" {  } { { "src/i2c_master/i2c_master_byte_ctrl.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_ax301_J1_test/src/i2c_master/i2c_master_byte_ctrl.v" 176 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_ax301_J1_test/" { { 0 { 0 ""} 0 691 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1509587833887 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_config:i2c_config_m0\|i2c_master_top:i2c_master_top_m0\|i2c_master_byte_ctrl:byte_controller\|sr\[5\] " "Destination node i2c_config:i2c_config_m0\|i2c_master_top:i2c_master_top_m0\|i2c_master_byte_ctrl:byte_controller\|sr\[5\]" {  } { { "src/i2c_master/i2c_master_byte_ctrl.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_ax301_J1_test/src/i2c_master/i2c_master_byte_ctrl.v" 176 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_ax301_J1_test/" { { 0 { 0 ""} 0 692 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1509587833887 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_config:i2c_config_m0\|i2c_master_top:i2c_master_top_m0\|i2c_master_byte_ctrl:byte_controller\|sr\[4\] " "Destination node i2c_config:i2c_config_m0\|i2c_master_top:i2c_master_top_m0\|i2c_master_byte_ctrl:byte_controller\|sr\[4\]" {  } { { "src/i2c_master/i2c_master_byte_ctrl.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_ax301_J1_test/src/i2c_master/i2c_master_byte_ctrl.v" 176 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_ax301_J1_test/" { { 0 { 0 ""} 0 693 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1509587833887 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_config:i2c_config_m0\|i2c_master_top:i2c_master_top_m0\|i2c_master_byte_ctrl:byte_controller\|sr\[3\] " "Destination node i2c_config:i2c_config_m0\|i2c_master_top:i2c_master_top_m0\|i2c_master_byte_ctrl:byte_controller\|sr\[3\]" {  } { { "src/i2c_master/i2c_master_byte_ctrl.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_ax301_J1_test/src/i2c_master/i2c_master_byte_ctrl.v" 176 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_ax301_J1_test/" { { 0 { 0 ""} 0 694 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1509587833887 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1 1509587833887 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1509587833887 ""}  } { { "src/reset_power_on.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_ax301_J1_test/src/reset_power_on.v" 52 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset_power_on:reset_power_on_m0|rst_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_ax301_J1_test/" { { 0 { 0 ""} 0 818 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1509587833887 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1509587834399 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1509587834400 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1509587834400 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1509587834402 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1509587834839 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1509587834840 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1509587834840 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1509587834841 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1509587834883 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "28 I/O Output Buffer " "Packed 28 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1 1509587834885 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "1 " "Created 1 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "" 0 -1 1509587834885 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1509587834885 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1 clk\[0\] hdmi_clk~output " "PLL \"video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"hdmi_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/video_pll_altpll.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_ax301_J1_test/db/video_pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "src/ip/video_pll.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_ax301_J1_test/src/ip/video_pll.v" 90 0 0 } } { "src/an9134_test.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_ax301_J1_test/src/an9134_test.v" 166 0 0 } } { "src/an9134_test.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_ax301_J1_test/src/an9134_test.v" 38 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1 1509587834912 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN" "" "Ignored I/O standard assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "hdmi_int " "Ignored I/O standard assignment to node \"hdmi_int\"" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hdmi_int" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1509587834945 ""}  } {  } 0 15709 "Ignored I/O standard assignments to the following nodes" 0 0 "" 0 -1 1509587834945 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hdmi_int " "Node \"hdmi_int\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hdmi_int" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1509587834945 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1 1509587834945 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1509587834945 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1509587835696 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1509587836072 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1509587836081 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1509587837272 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1509587837272 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1509587837898 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_ax301_J1_test/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1509587838708 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1509587838708 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1509587839447 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1509587839449 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1509587839449 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1509587839575 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1509587839761 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1509587839862 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1509587840129 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1509587840530 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1 1509587841042 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "7 Cyclone IV E " "7 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key\[0\] 3.3-V LVTTL N13 " "Pin key\[0\] uses I/O standard 3.3-V LVTTL at N13" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { key[0] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key\[0\]" } } } } { "src/an9134_test.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_ax301_J1_test/src/an9134_test.v" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_ax301_J1_test/" { { 0 { 0 ""} 0 25 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1509587841060 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key\[2\] 3.3-V LVTTL M16 " "Pin key\[2\] uses I/O standard 3.3-V LVTTL at M16" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { key[2] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key\[2\]" } } } } { "src/an9134_test.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_ax301_J1_test/src/an9134_test.v" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_ax301_J1_test/" { { 0 { 0 ""} 0 27 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1509587841060 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key\[3\] 3.3-V LVTTL E16 " "Pin key\[3\] uses I/O standard 3.3-V LVTTL at E16" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { key[3] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key\[3\]" } } } } { "src/an9134_test.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_ax301_J1_test/src/an9134_test.v" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_ax301_J1_test/" { { 0 { 0 ""} 0 28 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1509587841060 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hdmi_scl 3.3-V LVTTL T14 " "Pin hdmi_scl uses I/O standard 3.3-V LVTTL at T14" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { hdmi_scl } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hdmi_scl" } } } } { "src/an9134_test.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_ax301_J1_test/src/an9134_test.v" 36 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hdmi_scl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_ax301_J1_test/" { { 0 { 0 ""} 0 55 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1509587841060 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hdmi_sda 3.3-V LVTTL R13 " "Pin hdmi_sda uses I/O standard 3.3-V LVTTL at R13" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { hdmi_sda } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hdmi_sda" } } } } { "src/an9134_test.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_ax301_J1_test/src/an9134_test.v" 37 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hdmi_sda } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_ax301_J1_test/" { { 0 { 0 ""} 0 56 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1509587841060 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL E1 " "Pin clk uses I/O standard 3.3-V LVTTL at E1" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "src/an9134_test.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_ax301_J1_test/src/an9134_test.v" 33 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_ax301_J1_test/" { { 0 { 0 ""} 0 53 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1509587841060 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key\[1\] 3.3-V LVTTL M15 " "Pin key\[1\] uses I/O standard 3.3-V LVTTL at M15" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { key[1] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key\[1\]" } } } } { "src/an9134_test.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_ax301_J1_test/src/an9134_test.v" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_ax301_J1_test/" { { 0 { 0 ""} 0 26 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1509587841060 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "" 0 -1 1509587841060 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_ax301_J1_test/output_files/an9134_test.fit.smsg " "Generated suppressed messages file Y:/project/AN/AN9134/CD/02_demo/altera/an9134_ax301_J1_test/output_files/an9134_test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1509587841432 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "702 " "Peak virtual memory: 702 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1509587843800 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 02 09:57:23 2017 " "Processing ended: Thu Nov 02 09:57:23 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1509587843800 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1509587843800 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1509587843800 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1509587843800 ""}
