/* mfc/MfcSetConfig.c
 *
 * Copyright (c) 2008 Samsung Electronics
 *
 * Samsung S3C MFC driver
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
 */
 
#include <linux/dma-mapping.h>
#include <asm/cacheflush.h>
#include <asm/memory.h>

#include "MfcDrvParams.h"
#include "MFC_Instance.h"
#include "MfcConfig.h"
#include "MfcSfr.h"
#include "LogMsg.h"


int MFC_GetConfigParams(
                         MFCInstCtx  *pMfcInst,
                         MFC_ARGS     *args			// Input arguments for IOCTL_MFC_SET_CONFIG
                        )
{
	int             ret;


	switch (args->get_config.in_config_param) {

	case MFC_GET_CONFIG_DEC_FRAME_NEED_COUNT:
		args->get_config.out_config_value[0] = pMfcInst->frambufCnt;
		ret = MFCINST_RET_OK;

		break;

	case MFC_GET_CONFIG_DEC_MP4ASP_MV:
    case MFC_GET_CONFIG_DEC_MP4ASP_MBTYPE:

        // "MFC_GET_CONFIG_DEC_MP4ASP_MV" and "MFC_GET_CONFIG_DEC_MP4ASP_MBTYPE" are processed in the upper function.
		ret = MFCINST_RET_OK;

		break;
// RainAde for Encoding pic type (I/P)
	case MFC_GET_CONFIG_ENC_PIC_TYPE:
		args->get_config.out_config_value[0] = pMfcInst->enc_pic_type;
		ret = MFCINST_RET_OK;

		break;

		
#if (defined(DIVX_ENABLE) && (DIVX_ENABLE == 1))
    case MFC_GET_CONFIG_DEC_BYTE_CONSUMED:
        args->get_config.out_config_value[0] = (int)pMfcInst->RET_DEC_PIC_RUN_BAK_BYTE_CONSUMED; 
		LOG_MSG(LOG_TRACE, "MFC_GetConfigParams", "MFC_GET_CONFIG_DEC_BYTE_CONSUMED = %d\n", (int)pMfcInst->RET_DEC_PIC_RUN_BAK_BYTE_CONSUMED);
        ret = MFCINST_RET_OK;
        break;

    case MFC_GET_CONFIG_DEC_MP4ASP_FCODE:
        args->get_config.out_config_value[0] = (int)pMfcInst->RET_DEC_PIC_RUN_BAK_MP4ASP_FCODE;
        ret = MFCINST_RET_OK;
        break;
        
    case MFC_GET_CONFIG_DEC_MP4ASP_VOP_TIME_RES:
        args->get_config.out_config_value[0] = (int)pMfcInst->RET_DEC_SEQ_INIT_BAK_MP4ASP_VOP_TIME_RES;
        ret = MFCINST_RET_OK;
        break;
        
    case MFC_GET_CONFIG_DEC_MP4ASP_TIME_BASE_LAST:
        args->get_config.out_config_value[0] = (int)pMfcInst->RET_DEC_PIC_RUN_BAK_MP4ASP_TIME_BASE_LAST;
        ret = MFCINST_RET_OK;
        break;
        
    case MFC_GET_CONFIG_DEC_MP4ASP_NONB_TIME_LAST:
        args->get_config.out_config_value[0] = (int)pMfcInst->RET_DEC_PIC_RUN_BAK_MP4ASP_NONB_TIME_LAST;
        ret = MFCINST_RET_OK;
        break;
        
    case MFC_GET_CONFIG_DEC_MP4ASP_TRD:
        args->get_config.out_config_value[0] = (int)pMfcInst->RET_DEC_PIC_RUN_BAK_MP4ASP_MP4ASP_TRD;
        ret = MFCINST_RET_OK;
        break;
#endif

	default:
		ret = -1;
	}


	// Output arguments for IOCTL_MFC_SET_CONFIG
	args->get_config.ret_code = ret;

	return MFCINST_RET_OK;
}

int MFC_SetConfigParams(
                         MFCInstCtx  *pMfcInst,
                         MFC_ARGS     *args			// Input arguments for IOCTL_MFC_SET_CONFIG
                        )
{
	int             ret;
	unsigned int    param_change_enable = 0, param_change_val;
	unsigned int	start, end;
	

	switch (args->set_config.in_config_param) {
	case MFC_SET_CONFIG_MP4_DBK_ON:	// yj: Mp4DbkOn bit is set '1'
		args->set_config.out_config_value_old[0] = pMfcInst->isMp4DbkOn;
		pMfcInst->isMp4DbkOn = args->set_config.in_config_value[0];
		ret = MFCINST_RET_OK;
		break;

	case MFC_SET_CONFIG_DEC_ROTATE:
#if (MFC_ROTATE_ENABLE == 1)
		args->set_config.out_config_value_old[0]
				= MFCInst_Set_PostRotate(pMfcInst, args->set_config.in_config_value[0]);
		ret = MFCINST_RET_OK;
#else
		LOG_MSG(LOG_ERROR, "MFC_SetConfigParams", "IOCTL_MFC_SET_CONFIG with MFC_SET_CONFIG_DEC_ROTATE is not supported.\r\n");
		LOG_MSG(LOG_ERROR, "MFC_SetConfigParams", "Please check if MFC_ROTATE_ENABLE is defined as 1 in MfcConfig.h file.\r\n");
		ret = MFCINST_RET_OK;
#endif
		break;

	case MFC_SET_CONFIG_ENC_H263_PARAM:
		args->set_config.out_config_value_old[0] = pMfcInst->h263_annex;
		pMfcInst->h263_annex = args->set_config.in_config_value[0];
		LOG_MSG(LOG_TRACE, "MFC_SetConfigParams", "parameter : 0x%X.\r\n", pMfcInst->h263_annex);		
		ret = MFCINST_RET_OK;
		break;


	case MFC_SET_CONFIG_ENC_SLICE_MODE:

		if (pMfcInst->enc_num_slices) {
			args->set_config.out_config_value_old[0] = 1;
			args->set_config.out_config_value_old[1] = pMfcInst->enc_num_slices;
		}
		else {
			args->set_config.out_config_value_old[0] = 0;
			args->set_config.out_config_value_old[1] = 0;
		}

		if (args->set_config.in_config_value[0])
			pMfcInst->enc_num_slices = args->set_config.in_config_value[1];
		else
			pMfcInst->enc_num_slices = 0;

		ret = MFCINST_RET_OK;
		break;

	case MFC_SET_CONFIG_ENC_PARAM_CHANGE:

		switch (args->set_config.in_config_value[0]) {
		case ENC_PARAM_GOP_NUM:
			param_change_enable = (1 << 0);
			break;

		case ENC_PARAM_INTRA_QP:
			param_change_enable = (1 << 1);
			break;

		case ENC_PARAM_BITRATE:
			param_change_enable = (1 << 2);
			break;

		case ENC_PARAM_F_RATE:
			param_change_enable = (1 << 3);
			break;

		case ENC_PARAM_INTRA_REF:
			param_change_enable = (1 << 4);
			break;

		case ENC_PARAM_SLICE_MODE:
			param_change_enable = (1 << 5);
			break;

		default:
			break;
		}

		param_change_val  = args->set_config.in_config_value[1];
		ret = MFCInst_EncParamChange(pMfcInst, param_change_enable, param_change_val);

		break;

	case MFC_SET_CONFIG_ENC_CUR_PIC_OPT:

		switch (args->set_config.in_config_value[0]) {
		case ENC_PIC_OPT_IDR:
			pMfcInst->enc_pic_option ^= (args->set_config.in_config_value[1] << 1);
			break;

		case ENC_PIC_OPT_SKIP:
			pMfcInst->enc_pic_option ^= (args->set_config.in_config_value[1] << 0);
			break;

		case ENC_PIC_OPT_RECOVERY:
			pMfcInst->enc_pic_option ^= (args->set_config.in_config_value[1] << 24);
			break;

		default:
			break;
		}

		ret = MFCINST_RET_OK;
		break;

	// RainAde : for setting RC parameters 
	case MFC_SET_CONFIG_ENC_SEQ_RC_PARA:
		args->set_config.out_config_value_old[0] = pMfcInst->rcPara;
		pMfcInst->rcPara = args->set_config.in_config_value[0];
		LOG_MSG(LOG_TRACE, "MFC_SetConfigParams", "parameter : 0x%X.\r\n", pMfcInst->rcPara);		
		ret = MFCINST_RET_OK;
		break;

	// RainAde : for setting Picture Quantization Step on RC disable
	case MFC_SET_CONFIG_ENC_PIC_QS:
		args->set_config.out_config_value_old[0] = pMfcInst->pictureQs;
		pMfcInst->pictureQs = args->set_config.in_config_value[0];
		LOG_MSG(LOG_TRACE, "MFC_SetConfigParams", "parameter : 0x%X.\r\n", pMfcInst->pictureQs);		
		ret = MFCINST_RET_OK;
		break;

    case MFC_SET_CACHE_CLEAN:
		// in_config_value[0] : start address in user layer
		// in_config_value[1] : offset
		// in_config_value[2] : start address of stream buffer in user layer
		start = (unsigned int)pMfcInst->pStrmBuf + (args->set_config.in_config_value[0] - args->set_config.in_config_value[2]);
		end   = start + args->set_config.in_config_value[1];
		// from 2.8.5
                //dmac_clean_range((unsigned char *)start, (unsigned char *)end);
                cpu_cache.flush_kern_all();

		ret = MFCINST_RET_OK;
        break;

    case MFC_SET_CACHE_INVALIDATE:
		// in_config_value[0] : start address in user layer
		// in_config_value[1] : offset
		// in_config_value[2] : start address of stream buffer in user layer
		start = (unsigned int)pMfcInst->pStrmBuf + (args->set_config.in_config_value[0] - args->set_config.in_config_value[2]);
		end   = start + args->set_config.in_config_value[1];
                
                // from 2.8.5		
                //dmac_flush_range((unsigned char *)start, (unsigned char *)end);
                cpu_cache.flush_kern_all();
		
        ret = MFCINST_RET_OK;
        break;

    case MFC_SET_CACHE_CLEAN_INVALIDATE:
		// in_config_value[0] : start address in user layer
		// in_config_value[1] : offset
		// in_config_value[2] : start address of stream buffer in user layer
		
                 // from 2.8.5
                //start = (unsigned int)pMfcInst->pStrmBuf + (args->set_config.in_config_value[0] - args->set_config.in_config_value[2]);
		start = (unsigned int)pMfcInst->phyadrStrmBuf + (args->set_config.in_config_value[0] - args->set_config.in_config_value[2]);
		end   = start + args->set_config.in_config_value[1];
                 
                // from 2.8.5
		//dmac_clean_range((unsigned char *)start, (unsigned char *)end);
		//dmac_flush_range((unsigned char *)start, (unsigned char *)end);
                cpu_cache.flush_kern_all();
 
        ret = MFCINST_RET_OK;
        break;

#if (defined(DIVX_ENABLE) && (DIVX_ENABLE == 1))
    case MFC_SET_PADDING_SIZE:
        printk("MFC_SET_PADDING_SIZE : paddingsize(%d)\n",  args->set_config.in_config_value[0]);
        pMfcInst->paddingSize = args->set_config.in_config_value[0];
        ret = MFCINST_RET_OK;
        break;
#endif

	default:
		ret = -1;
	}


	// Output arguments for IOCTL_MFC_SET_CONFIG
	args->set_config.ret_code = ret;

	return MFCINST_RET_OK;
}

