// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1401\sampleModel1401_2_sub\Mysubsystem_40.v
// Created: 2024-08-12 00:55:07
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_40
// Source Path: sampleModel1401_2_sub/Subsystem/Mysubsystem_40
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_40
          (clk,
           reset,
           enb,
           In1,
           In2,
           Out1,
           Out2);


  input   clk;
  input   reset;
  input   enb;
  input   [7:0] In1;  // uint8
  input   In2;
  output  [15:0] Out1;  // ufix16_En7
  output  [15:0] Out2;  // ufix16_En7


  reg [7:0] cfblk175_reg [0:1];  // ufix8 [2]
  wire [7:0] cfblk175_reg_next [0:1];  // ufix8 [2]
  wire [7:0] cfblk175_out1;  // uint8
  wire signed [31:0] cfblk28_sub_temp;  // sfix32
  wire signed [31:0] cfblk28_1;  // sfix32
  wire signed [31:0] cfblk28_2;  // sfix32
  wire [7:0] cfblk28_out1;  // uint8
  wire [15:0] cfblk86_out1;  // ufix16_En7
  wire [15:0] cfblk70_const_val_1;  // ufix16_En7
  wire [15:0] cfblk70_out1;  // ufix16_En7


  always @(posedge clk or posedge reset)
    begin : cfblk175_process
      if (reset == 1'b1) begin
        cfblk175_reg[0] <= 8'b00000000;
        cfblk175_reg[1] <= 8'b00000000;
      end
      else begin
        if (enb) begin
          cfblk175_reg[0] <= cfblk175_reg_next[0];
          cfblk175_reg[1] <= cfblk175_reg_next[1];
        end
      end
    end

  assign cfblk175_out1 = cfblk175_reg[1];
  assign cfblk175_reg_next[0] = In1;
  assign cfblk175_reg_next[1] = cfblk175_reg[0];



  assign cfblk28_1 = {24'b0, cfblk175_out1};
  assign cfblk28_2 = {31'b0, In2};
  assign cfblk28_sub_temp = cfblk28_1 - cfblk28_2;
  assign cfblk28_out1 = cfblk28_sub_temp[7:0];



  assign cfblk86_out1 = {1'b0, {cfblk28_out1, 7'b0000000}};



  assign cfblk70_const_val_1 = 16'b0000000000000000;



  assign cfblk70_out1 = cfblk86_out1 + cfblk70_const_val_1;



  assign Out1 = cfblk70_out1;

  assign Out2 = cfblk86_out1;

endmodule  // Mysubsystem_40

