input_ram.v,verilog,xil_defaultlib,../../../ip/input_ram/sim/input_ram.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
