Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date              : Mon Mar 14 16:37:05 2016
| Host              : tlf40.see.ed.ac.uk running 64-bit Scientific Linux release 7.1 (Nitrogen)
| Command           : report_clock_utilization -file Processor_Wrapper_clock_utilization_routed.rpt
| Design            : Processor_Wrapper
| Device            : 7a35t-cpg236
| Speed File        : -1  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
----------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Details of Global Clocks
3. Details of Regional Clocks
4. Details of Multi-Regional Clocks
5. Details of I/O Clocks
6. Details of Local Clocks
7. Clock Regions : Key Resource Utilization
8. Net wise resources used in clock region X0Y0

1. Clock Primitive Utilization
------------------------------

+-------+------+-----------+-----------+
| Type  | Used | Available | Num Fixed |
+-------+------+-----------+-----------+
| BUFG  |    1 |        32 |         0 |
| BUFH  |    0 |        72 |         0 |
| BUFIO |    0 |        20 |         0 |
| MMCM  |    0 |         5 |         0 |
| PLL   |    0 |         5 |         0 |
| BUFR  |    0 |        20 |         0 |
| BUFMR |    0 |        10 |         0 |
+-------+------+-----------+-----------+


2. Details of Global Clocks
---------------------------

+-------+--------------------+---------------+--------------+-------+
|       |                    |               |   Num Loads  |       |
+-------+--------------------+---------------+------+-------+-------+
| Index | BUFG Cell          | Net Name      | BELs | Sites | Fixed |
+-------+--------------------+---------------+------+-------+-------+
|     1 | CLK_IBUF_BUFG_inst | CLK_IBUF_BUFG |  274 |   103 |    no |
+-------+--------------------+---------------+------+-------+-------+


3. Details of Regional Clocks
-----------------------------

4. Details of Multi-Regional Clocks
-----------------------------------

5. Details of I/O Clocks
------------------------

6. Details of Local Clocks
--------------------------

+-------+------------------------------------------+-------------------------------------+--------------+-------+
|       |                                          |                                     |   Num Loads  |       |
+-------+------------------------------------------+-------------------------------------+------+-------+-------+
| Index | Local Clk Src                            | Net Name                            | BELs | Sites | Fixed |
+-------+------------------------------------------+-------------------------------------+------+-------+-------+
|     1 | IR/IR/AllPacketTriggerGen/TriggerOut_reg | IR/IR/AllPacketTriggerGen/TRIGG_OUT |    6 |     1 |    no |
|     2 | IR/IR/BlueCar/pulseGen_reg               | IR/IR/BlueCar/pulseGen              |   16 |    12 |    no |
|     3 | IR/IR/GreenCar/pulseGen_reg              | IR/IR/GreenCar/pulseGen             |   16 |    12 |    no |
|     4 | IR/IR/RedCar/pulseGen_reg                | IR/IR/RedCar/CLK                    |   16 |    11 |    no |
|     5 | IR/IR/YellowCar/pulseGen_reg             | IR/IR/YellowCar/CLK                 |   16 |    13 |    no |
+-------+------------------------------------------+-------------------------------------+------+-------+-------+


7. Clock Regions : Key Resource Utilization
-------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E1   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  335 |  9600 |    0 |  1600 |    1 |    20 |    0 |    10 |    0 |    20 |
| X1Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 12000 |    0 |  1800 |    0 |    40 |    0 |    20 |    0 |    20 |
| X0Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  9600 |    0 |  1600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 12000 |    0 |  1800 |    0 |    40 |    0 |    20 |    0 |    20 |
| X0Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 14400 |    0 |  1600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y2              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |  7600 |    0 |  1200 |    0 |    10 |    0 |     5 |    0 |    20 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* RAMB36 site can be used as two RAMB18/FIFO18 sites.


8. Net wise resources used in clock region X0Y0
-----------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s | Clock Net Name |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+
| BUFG        | BUFHCE_X0Y8 |   no  |         0 |        0 |       0 |         1 |       0 |       0 | 273 |     0 |        0 | CLK_IBUF_BUFG  |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y0 [get_cells CLK_IBUF_BUFG_inst]

# Location of IO Clock Primitives

# Location of MMCM Clock Primitives

# Location of BUFH Clock Primitives

# Location of BUFR Clock Primitives

# Location of BUFMR Clock Primitives

# Location of PLL Clock Primitives

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X1Y26 [get_ports CLK]

# Clock net "CLK_IBUF_BUFG" driven by instance "CLK_IBUF_BUFG_inst" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock {CLKAG_CLK_IBUF_BUFG}
add_cells_to_pblock [get_pblocks  {CLKAG_CLK_IBUF_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="CLK_IBUF_BUFG"}]]]
resize_pblock [get_pblocks {CLKAG_CLK_IBUF_BUFG}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "IR/IR/AllPacketTriggerGen/TRIGG_OUT" driven by instance "IR/IR/AllPacketTriggerGen/TriggerOut_reg" located at site "SLICE_X1Y18"
#startgroup
create_pblock {CLKAG_IR/IR/AllPacketTriggerGen/TRIGG_OUT}
add_cells_to_pblock [get_pblocks  {CLKAG_IR/IR/AllPacketTriggerGen/TRIGG_OUT}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="IR/IR/AllPacketTriggerGen/TRIGG_OUT"}]]]
resize_pblock [get_pblocks {CLKAG_IR/IR/AllPacketTriggerGen/TRIGG_OUT}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "IR/IR/BlueCar/pulseGen" driven by instance "IR/IR/BlueCar/pulseGen_reg" located at site "SLICE_X8Y29"
#startgroup
create_pblock {CLKAG_IR/IR/BlueCar/pulseGen}
add_cells_to_pblock [get_pblocks  {CLKAG_IR/IR/BlueCar/pulseGen}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="IR/IR/BlueCar/pulseGen"}]]]
resize_pblock [get_pblocks {CLKAG_IR/IR/BlueCar/pulseGen}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "IR/IR/GreenCar/pulseGen" driven by instance "IR/IR/GreenCar/pulseGen_reg" located at site "SLICE_X12Y23"
#startgroup
create_pblock {CLKAG_IR/IR/GreenCar/pulseGen}
add_cells_to_pblock [get_pblocks  {CLKAG_IR/IR/GreenCar/pulseGen}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="IR/IR/GreenCar/pulseGen"}]]]
resize_pblock [get_pblocks {CLKAG_IR/IR/GreenCar/pulseGen}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "IR/IR/RedCar/CLK" driven by instance "IR/IR/RedCar/pulseGen_reg" located at site "SLICE_X6Y24"
#startgroup
create_pblock {CLKAG_IR/IR/RedCar/CLK}
add_cells_to_pblock [get_pblocks  {CLKAG_IR/IR/RedCar/CLK}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="IR/IR/RedCar/CLK"}]]]
resize_pblock [get_pblocks {CLKAG_IR/IR/RedCar/CLK}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "IR/IR/YellowCar/CLK" driven by instance "IR/IR/YellowCar/pulseGen_reg" located at site "SLICE_X0Y28"
#startgroup
create_pblock {CLKAG_IR/IR/YellowCar/CLK}
add_cells_to_pblock [get_pblocks  {CLKAG_IR/IR/YellowCar/CLK}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="IR/IR/YellowCar/CLK"}]]]
resize_pblock [get_pblocks {CLKAG_IR/IR/YellowCar/CLK}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup
