
file_new.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d6d8  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f0  0800d978  0800d978  0001d978  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800da68  0800da68  0001da68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800da70  0800da70  0001da70  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800da74  0800da74  0001da74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000014  20000000  0800da78  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00004994  20000014  0800da8c  00020014  2**2
                  ALLOC
  8 .RAM_D1       00000128  24000000  0800da8c  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 ._user_heap_stack 00000600  200049a8  200049a8  000349a8  2**0
                  ALLOC
 10 .ARM.attributes 0000002e  00000000  00000000  00030128  2**0
                  CONTENTS, READONLY
 11 .debug_info   0002c6b4  00000000  00000000  00030156  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 00004a71  00000000  00000000  0005c80a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 000017a0  00000000  00000000  00061280  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_ranges 00001628  00000000  00000000  00062a20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  000395ee  00000000  00000000  00064048  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0001dc2b  00000000  00000000  0009d636  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    0016c1d3  00000000  00000000  000bb261  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000053  00000000  00000000  00227434  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00006274  00000000  00000000  00227488  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	20000014 	.word	0x20000014
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800d960 	.word	0x0800d960

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	20000018 	.word	0x20000018
 80002dc:	0800d960 	.word	0x0800d960

080002e0 <__aeabi_uldivmod>:
 80002e0:	b953      	cbnz	r3, 80002f8 <__aeabi_uldivmod+0x18>
 80002e2:	b94a      	cbnz	r2, 80002f8 <__aeabi_uldivmod+0x18>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bf08      	it	eq
 80002e8:	2800      	cmpeq	r0, #0
 80002ea:	bf1c      	itt	ne
 80002ec:	f04f 31ff 	movne.w	r1, #4294967295
 80002f0:	f04f 30ff 	movne.w	r0, #4294967295
 80002f4:	f000 b96e 	b.w	80005d4 <__aeabi_idiv0>
 80002f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000300:	f000 f806 	bl	8000310 <__udivmoddi4>
 8000304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030c:	b004      	add	sp, #16
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	9d08      	ldr	r5, [sp, #32]
 8000316:	4604      	mov	r4, r0
 8000318:	468c      	mov	ip, r1
 800031a:	2b00      	cmp	r3, #0
 800031c:	f040 8083 	bne.w	8000426 <__udivmoddi4+0x116>
 8000320:	428a      	cmp	r2, r1
 8000322:	4617      	mov	r7, r2
 8000324:	d947      	bls.n	80003b6 <__udivmoddi4+0xa6>
 8000326:	fab2 f282 	clz	r2, r2
 800032a:	b142      	cbz	r2, 800033e <__udivmoddi4+0x2e>
 800032c:	f1c2 0020 	rsb	r0, r2, #32
 8000330:	fa24 f000 	lsr.w	r0, r4, r0
 8000334:	4091      	lsls	r1, r2
 8000336:	4097      	lsls	r7, r2
 8000338:	ea40 0c01 	orr.w	ip, r0, r1
 800033c:	4094      	lsls	r4, r2
 800033e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000342:	0c23      	lsrs	r3, r4, #16
 8000344:	fbbc f6f8 	udiv	r6, ip, r8
 8000348:	fa1f fe87 	uxth.w	lr, r7
 800034c:	fb08 c116 	mls	r1, r8, r6, ip
 8000350:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000354:	fb06 f10e 	mul.w	r1, r6, lr
 8000358:	4299      	cmp	r1, r3
 800035a:	d909      	bls.n	8000370 <__udivmoddi4+0x60>
 800035c:	18fb      	adds	r3, r7, r3
 800035e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000362:	f080 8119 	bcs.w	8000598 <__udivmoddi4+0x288>
 8000366:	4299      	cmp	r1, r3
 8000368:	f240 8116 	bls.w	8000598 <__udivmoddi4+0x288>
 800036c:	3e02      	subs	r6, #2
 800036e:	443b      	add	r3, r7
 8000370:	1a5b      	subs	r3, r3, r1
 8000372:	b2a4      	uxth	r4, r4
 8000374:	fbb3 f0f8 	udiv	r0, r3, r8
 8000378:	fb08 3310 	mls	r3, r8, r0, r3
 800037c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000380:	fb00 fe0e 	mul.w	lr, r0, lr
 8000384:	45a6      	cmp	lr, r4
 8000386:	d909      	bls.n	800039c <__udivmoddi4+0x8c>
 8000388:	193c      	adds	r4, r7, r4
 800038a:	f100 33ff 	add.w	r3, r0, #4294967295
 800038e:	f080 8105 	bcs.w	800059c <__udivmoddi4+0x28c>
 8000392:	45a6      	cmp	lr, r4
 8000394:	f240 8102 	bls.w	800059c <__udivmoddi4+0x28c>
 8000398:	3802      	subs	r0, #2
 800039a:	443c      	add	r4, r7
 800039c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003a0:	eba4 040e 	sub.w	r4, r4, lr
 80003a4:	2600      	movs	r6, #0
 80003a6:	b11d      	cbz	r5, 80003b0 <__udivmoddi4+0xa0>
 80003a8:	40d4      	lsrs	r4, r2
 80003aa:	2300      	movs	r3, #0
 80003ac:	e9c5 4300 	strd	r4, r3, [r5]
 80003b0:	4631      	mov	r1, r6
 80003b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b6:	b902      	cbnz	r2, 80003ba <__udivmoddi4+0xaa>
 80003b8:	deff      	udf	#255	; 0xff
 80003ba:	fab2 f282 	clz	r2, r2
 80003be:	2a00      	cmp	r2, #0
 80003c0:	d150      	bne.n	8000464 <__udivmoddi4+0x154>
 80003c2:	1bcb      	subs	r3, r1, r7
 80003c4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003c8:	fa1f f887 	uxth.w	r8, r7
 80003cc:	2601      	movs	r6, #1
 80003ce:	fbb3 fcfe 	udiv	ip, r3, lr
 80003d2:	0c21      	lsrs	r1, r4, #16
 80003d4:	fb0e 331c 	mls	r3, lr, ip, r3
 80003d8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003dc:	fb08 f30c 	mul.w	r3, r8, ip
 80003e0:	428b      	cmp	r3, r1
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0xe4>
 80003e4:	1879      	adds	r1, r7, r1
 80003e6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0xe2>
 80003ec:	428b      	cmp	r3, r1
 80003ee:	f200 80e9 	bhi.w	80005c4 <__udivmoddi4+0x2b4>
 80003f2:	4684      	mov	ip, r0
 80003f4:	1ac9      	subs	r1, r1, r3
 80003f6:	b2a3      	uxth	r3, r4
 80003f8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003fc:	fb0e 1110 	mls	r1, lr, r0, r1
 8000400:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000404:	fb08 f800 	mul.w	r8, r8, r0
 8000408:	45a0      	cmp	r8, r4
 800040a:	d907      	bls.n	800041c <__udivmoddi4+0x10c>
 800040c:	193c      	adds	r4, r7, r4
 800040e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000412:	d202      	bcs.n	800041a <__udivmoddi4+0x10a>
 8000414:	45a0      	cmp	r8, r4
 8000416:	f200 80d9 	bhi.w	80005cc <__udivmoddi4+0x2bc>
 800041a:	4618      	mov	r0, r3
 800041c:	eba4 0408 	sub.w	r4, r4, r8
 8000420:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000424:	e7bf      	b.n	80003a6 <__udivmoddi4+0x96>
 8000426:	428b      	cmp	r3, r1
 8000428:	d909      	bls.n	800043e <__udivmoddi4+0x12e>
 800042a:	2d00      	cmp	r5, #0
 800042c:	f000 80b1 	beq.w	8000592 <__udivmoddi4+0x282>
 8000430:	2600      	movs	r6, #0
 8000432:	e9c5 0100 	strd	r0, r1, [r5]
 8000436:	4630      	mov	r0, r6
 8000438:	4631      	mov	r1, r6
 800043a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800043e:	fab3 f683 	clz	r6, r3
 8000442:	2e00      	cmp	r6, #0
 8000444:	d14a      	bne.n	80004dc <__udivmoddi4+0x1cc>
 8000446:	428b      	cmp	r3, r1
 8000448:	d302      	bcc.n	8000450 <__udivmoddi4+0x140>
 800044a:	4282      	cmp	r2, r0
 800044c:	f200 80b8 	bhi.w	80005c0 <__udivmoddi4+0x2b0>
 8000450:	1a84      	subs	r4, r0, r2
 8000452:	eb61 0103 	sbc.w	r1, r1, r3
 8000456:	2001      	movs	r0, #1
 8000458:	468c      	mov	ip, r1
 800045a:	2d00      	cmp	r5, #0
 800045c:	d0a8      	beq.n	80003b0 <__udivmoddi4+0xa0>
 800045e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000462:	e7a5      	b.n	80003b0 <__udivmoddi4+0xa0>
 8000464:	f1c2 0320 	rsb	r3, r2, #32
 8000468:	fa20 f603 	lsr.w	r6, r0, r3
 800046c:	4097      	lsls	r7, r2
 800046e:	fa01 f002 	lsl.w	r0, r1, r2
 8000472:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000476:	40d9      	lsrs	r1, r3
 8000478:	4330      	orrs	r0, r6
 800047a:	0c03      	lsrs	r3, r0, #16
 800047c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000480:	fa1f f887 	uxth.w	r8, r7
 8000484:	fb0e 1116 	mls	r1, lr, r6, r1
 8000488:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800048c:	fb06 f108 	mul.w	r1, r6, r8
 8000490:	4299      	cmp	r1, r3
 8000492:	fa04 f402 	lsl.w	r4, r4, r2
 8000496:	d909      	bls.n	80004ac <__udivmoddi4+0x19c>
 8000498:	18fb      	adds	r3, r7, r3
 800049a:	f106 3cff 	add.w	ip, r6, #4294967295
 800049e:	f080 808d 	bcs.w	80005bc <__udivmoddi4+0x2ac>
 80004a2:	4299      	cmp	r1, r3
 80004a4:	f240 808a 	bls.w	80005bc <__udivmoddi4+0x2ac>
 80004a8:	3e02      	subs	r6, #2
 80004aa:	443b      	add	r3, r7
 80004ac:	1a5b      	subs	r3, r3, r1
 80004ae:	b281      	uxth	r1, r0
 80004b0:	fbb3 f0fe 	udiv	r0, r3, lr
 80004b4:	fb0e 3310 	mls	r3, lr, r0, r3
 80004b8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004bc:	fb00 f308 	mul.w	r3, r0, r8
 80004c0:	428b      	cmp	r3, r1
 80004c2:	d907      	bls.n	80004d4 <__udivmoddi4+0x1c4>
 80004c4:	1879      	adds	r1, r7, r1
 80004c6:	f100 3cff 	add.w	ip, r0, #4294967295
 80004ca:	d273      	bcs.n	80005b4 <__udivmoddi4+0x2a4>
 80004cc:	428b      	cmp	r3, r1
 80004ce:	d971      	bls.n	80005b4 <__udivmoddi4+0x2a4>
 80004d0:	3802      	subs	r0, #2
 80004d2:	4439      	add	r1, r7
 80004d4:	1acb      	subs	r3, r1, r3
 80004d6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80004da:	e778      	b.n	80003ce <__udivmoddi4+0xbe>
 80004dc:	f1c6 0c20 	rsb	ip, r6, #32
 80004e0:	fa03 f406 	lsl.w	r4, r3, r6
 80004e4:	fa22 f30c 	lsr.w	r3, r2, ip
 80004e8:	431c      	orrs	r4, r3
 80004ea:	fa20 f70c 	lsr.w	r7, r0, ip
 80004ee:	fa01 f306 	lsl.w	r3, r1, r6
 80004f2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80004f6:	fa21 f10c 	lsr.w	r1, r1, ip
 80004fa:	431f      	orrs	r7, r3
 80004fc:	0c3b      	lsrs	r3, r7, #16
 80004fe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000502:	fa1f f884 	uxth.w	r8, r4
 8000506:	fb0e 1119 	mls	r1, lr, r9, r1
 800050a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800050e:	fb09 fa08 	mul.w	sl, r9, r8
 8000512:	458a      	cmp	sl, r1
 8000514:	fa02 f206 	lsl.w	r2, r2, r6
 8000518:	fa00 f306 	lsl.w	r3, r0, r6
 800051c:	d908      	bls.n	8000530 <__udivmoddi4+0x220>
 800051e:	1861      	adds	r1, r4, r1
 8000520:	f109 30ff 	add.w	r0, r9, #4294967295
 8000524:	d248      	bcs.n	80005b8 <__udivmoddi4+0x2a8>
 8000526:	458a      	cmp	sl, r1
 8000528:	d946      	bls.n	80005b8 <__udivmoddi4+0x2a8>
 800052a:	f1a9 0902 	sub.w	r9, r9, #2
 800052e:	4421      	add	r1, r4
 8000530:	eba1 010a 	sub.w	r1, r1, sl
 8000534:	b2bf      	uxth	r7, r7
 8000536:	fbb1 f0fe 	udiv	r0, r1, lr
 800053a:	fb0e 1110 	mls	r1, lr, r0, r1
 800053e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000542:	fb00 f808 	mul.w	r8, r0, r8
 8000546:	45b8      	cmp	r8, r7
 8000548:	d907      	bls.n	800055a <__udivmoddi4+0x24a>
 800054a:	19e7      	adds	r7, r4, r7
 800054c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000550:	d22e      	bcs.n	80005b0 <__udivmoddi4+0x2a0>
 8000552:	45b8      	cmp	r8, r7
 8000554:	d92c      	bls.n	80005b0 <__udivmoddi4+0x2a0>
 8000556:	3802      	subs	r0, #2
 8000558:	4427      	add	r7, r4
 800055a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800055e:	eba7 0708 	sub.w	r7, r7, r8
 8000562:	fba0 8902 	umull	r8, r9, r0, r2
 8000566:	454f      	cmp	r7, r9
 8000568:	46c6      	mov	lr, r8
 800056a:	4649      	mov	r1, r9
 800056c:	d31a      	bcc.n	80005a4 <__udivmoddi4+0x294>
 800056e:	d017      	beq.n	80005a0 <__udivmoddi4+0x290>
 8000570:	b15d      	cbz	r5, 800058a <__udivmoddi4+0x27a>
 8000572:	ebb3 020e 	subs.w	r2, r3, lr
 8000576:	eb67 0701 	sbc.w	r7, r7, r1
 800057a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800057e:	40f2      	lsrs	r2, r6
 8000580:	ea4c 0202 	orr.w	r2, ip, r2
 8000584:	40f7      	lsrs	r7, r6
 8000586:	e9c5 2700 	strd	r2, r7, [r5]
 800058a:	2600      	movs	r6, #0
 800058c:	4631      	mov	r1, r6
 800058e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000592:	462e      	mov	r6, r5
 8000594:	4628      	mov	r0, r5
 8000596:	e70b      	b.n	80003b0 <__udivmoddi4+0xa0>
 8000598:	4606      	mov	r6, r0
 800059a:	e6e9      	b.n	8000370 <__udivmoddi4+0x60>
 800059c:	4618      	mov	r0, r3
 800059e:	e6fd      	b.n	800039c <__udivmoddi4+0x8c>
 80005a0:	4543      	cmp	r3, r8
 80005a2:	d2e5      	bcs.n	8000570 <__udivmoddi4+0x260>
 80005a4:	ebb8 0e02 	subs.w	lr, r8, r2
 80005a8:	eb69 0104 	sbc.w	r1, r9, r4
 80005ac:	3801      	subs	r0, #1
 80005ae:	e7df      	b.n	8000570 <__udivmoddi4+0x260>
 80005b0:	4608      	mov	r0, r1
 80005b2:	e7d2      	b.n	800055a <__udivmoddi4+0x24a>
 80005b4:	4660      	mov	r0, ip
 80005b6:	e78d      	b.n	80004d4 <__udivmoddi4+0x1c4>
 80005b8:	4681      	mov	r9, r0
 80005ba:	e7b9      	b.n	8000530 <__udivmoddi4+0x220>
 80005bc:	4666      	mov	r6, ip
 80005be:	e775      	b.n	80004ac <__udivmoddi4+0x19c>
 80005c0:	4630      	mov	r0, r6
 80005c2:	e74a      	b.n	800045a <__udivmoddi4+0x14a>
 80005c4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c8:	4439      	add	r1, r7
 80005ca:	e713      	b.n	80003f4 <__udivmoddi4+0xe4>
 80005cc:	3802      	subs	r0, #2
 80005ce:	443c      	add	r4, r7
 80005d0:	e724      	b.n	800041c <__udivmoddi4+0x10c>
 80005d2:	bf00      	nop

080005d4 <__aeabi_idiv0>:
 80005d4:	4770      	bx	lr
 80005d6:	bf00      	nop

080005d8 <CaptureDownData>:
/**
 * @brief 捕获上位机向下位机发送的指令
 * @return DownDataDef 上位机向下位机发送的指令
 */
DownDataDef CaptureDownData(void)
{
 80005d8:	b5b0      	push	{r4, r5, r7, lr}
 80005da:	b090      	sub	sp, #64	; 0x40
 80005dc:	af00      	add	r7, sp, #0
 80005de:	6078      	str	r0, [r7, #4]
	DownDataDef CaptureData;

	CaptureData.StraightNum = ((DownDataReceive[1] << 8) | DownDataReceive[2]);
 80005e0:	4b4d      	ldr	r3, [pc, #308]	; (8000718 <CaptureDownData+0x140>)
 80005e2:	785b      	ldrb	r3, [r3, #1]
 80005e4:	021b      	lsls	r3, r3, #8
 80005e6:	b21a      	sxth	r2, r3
 80005e8:	4b4b      	ldr	r3, [pc, #300]	; (8000718 <CaptureDownData+0x140>)
 80005ea:	789b      	ldrb	r3, [r3, #2]
 80005ec:	b21b      	sxth	r3, r3
 80005ee:	4313      	orrs	r3, r2
 80005f0:	b21b      	sxth	r3, r3
 80005f2:	b29b      	uxth	r3, r3
 80005f4:	81bb      	strh	r3, [r7, #12]
	CaptureData.RotateNum = ((DownDataReceive[3] << 8) | DownDataReceive[4]);
 80005f6:	4b48      	ldr	r3, [pc, #288]	; (8000718 <CaptureDownData+0x140>)
 80005f8:	78db      	ldrb	r3, [r3, #3]
 80005fa:	021b      	lsls	r3, r3, #8
 80005fc:	b21a      	sxth	r2, r3
 80005fe:	4b46      	ldr	r3, [pc, #280]	; (8000718 <CaptureDownData+0x140>)
 8000600:	791b      	ldrb	r3, [r3, #4]
 8000602:	b21b      	sxth	r3, r3
 8000604:	4313      	orrs	r3, r2
 8000606:	b21b      	sxth	r3, r3
 8000608:	b29b      	uxth	r3, r3
 800060a:	81fb      	strh	r3, [r7, #14]
	CaptureData.VerticalNum = ((DownDataReceive[5] << 8) | DownDataReceive[6]);
 800060c:	4b42      	ldr	r3, [pc, #264]	; (8000718 <CaptureDownData+0x140>)
 800060e:	795b      	ldrb	r3, [r3, #5]
 8000610:	021b      	lsls	r3, r3, #8
 8000612:	b21a      	sxth	r2, r3
 8000614:	4b40      	ldr	r3, [pc, #256]	; (8000718 <CaptureDownData+0x140>)
 8000616:	799b      	ldrb	r3, [r3, #6]
 8000618:	b21b      	sxth	r3, r3
 800061a:	4313      	orrs	r3, r2
 800061c:	b21b      	sxth	r3, r3
 800061e:	b29b      	uxth	r3, r3
 8000620:	823b      	strh	r3, [r7, #16]
	CaptureData.LightPWM = ((DownDataReceive[7] << 8) | DownDataReceive[8]);
 8000622:	4b3d      	ldr	r3, [pc, #244]	; (8000718 <CaptureDownData+0x140>)
 8000624:	79db      	ldrb	r3, [r3, #7]
 8000626:	021b      	lsls	r3, r3, #8
 8000628:	4a3b      	ldr	r2, [pc, #236]	; (8000718 <CaptureDownData+0x140>)
 800062a:	7a12      	ldrb	r2, [r2, #8]
 800062c:	4313      	orrs	r3, r2
 800062e:	617b      	str	r3, [r7, #20]
	CaptureData.THPWM = ((DownDataReceive[9] << 8) | DownDataReceive[10]);
 8000630:	4b39      	ldr	r3, [pc, #228]	; (8000718 <CaptureDownData+0x140>)
 8000632:	7a5b      	ldrb	r3, [r3, #9]
 8000634:	021b      	lsls	r3, r3, #8
 8000636:	4a38      	ldr	r2, [pc, #224]	; (8000718 <CaptureDownData+0x140>)
 8000638:	7a92      	ldrb	r2, [r2, #10]
 800063a:	4313      	orrs	r3, r2
 800063c:	61bb      	str	r3, [r7, #24]
	CaptureData.TranspPWM = ((DownDataReceive[11] << 8) | DownDataReceive[12]);
 800063e:	4b36      	ldr	r3, [pc, #216]	; (8000718 <CaptureDownData+0x140>)
 8000640:	7adb      	ldrb	r3, [r3, #11]
 8000642:	021b      	lsls	r3, r3, #8
 8000644:	4a34      	ldr	r2, [pc, #208]	; (8000718 <CaptureDownData+0x140>)
 8000646:	7b12      	ldrb	r2, [r2, #12]
 8000648:	4313      	orrs	r3, r2
 800064a:	61fb      	str	r3, [r7, #28]
	CaptureData.ArmPWM[0] = ((DownDataReceive[13] << 8) | DownDataReceive[14]);
 800064c:	4b32      	ldr	r3, [pc, #200]	; (8000718 <CaptureDownData+0x140>)
 800064e:	7b5b      	ldrb	r3, [r3, #13]
 8000650:	021b      	lsls	r3, r3, #8
 8000652:	4a31      	ldr	r2, [pc, #196]	; (8000718 <CaptureDownData+0x140>)
 8000654:	7b92      	ldrb	r2, [r2, #14]
 8000656:	4313      	orrs	r3, r2
 8000658:	623b      	str	r3, [r7, #32]
	CaptureData.ArmPWM[1] = ((DownDataReceive[15] << 8) | DownDataReceive[16]);
 800065a:	4b2f      	ldr	r3, [pc, #188]	; (8000718 <CaptureDownData+0x140>)
 800065c:	7bdb      	ldrb	r3, [r3, #15]
 800065e:	021b      	lsls	r3, r3, #8
 8000660:	4a2d      	ldr	r2, [pc, #180]	; (8000718 <CaptureDownData+0x140>)
 8000662:	7c12      	ldrb	r2, [r2, #16]
 8000664:	4313      	orrs	r3, r2
 8000666:	627b      	str	r3, [r7, #36]	; 0x24
	CaptureData.ArmPWM[2] = ((DownDataReceive[17] << 8) | DownDataReceive[18]);
 8000668:	4b2b      	ldr	r3, [pc, #172]	; (8000718 <CaptureDownData+0x140>)
 800066a:	7c5b      	ldrb	r3, [r3, #17]
 800066c:	021b      	lsls	r3, r3, #8
 800066e:	4a2a      	ldr	r2, [pc, #168]	; (8000718 <CaptureDownData+0x140>)
 8000670:	7c92      	ldrb	r2, [r2, #18]
 8000672:	4313      	orrs	r3, r2
 8000674:	62bb      	str	r3, [r7, #40]	; 0x28
	CaptureData.ArmPWM[3] = ((DownDataReceive[19] << 8) | DownDataReceive[20]);
 8000676:	4b28      	ldr	r3, [pc, #160]	; (8000718 <CaptureDownData+0x140>)
 8000678:	7cdb      	ldrb	r3, [r3, #19]
 800067a:	021b      	lsls	r3, r3, #8
 800067c:	4a26      	ldr	r2, [pc, #152]	; (8000718 <CaptureDownData+0x140>)
 800067e:	7d12      	ldrb	r2, [r2, #20]
 8000680:	4313      	orrs	r3, r2
 8000682:	62fb      	str	r3, [r7, #44]	; 0x2c
	CaptureData.ArmPWM[4] = ((DownDataReceive[21] << 8) | DownDataReceive[22]);
 8000684:	4b24      	ldr	r3, [pc, #144]	; (8000718 <CaptureDownData+0x140>)
 8000686:	7d5b      	ldrb	r3, [r3, #21]
 8000688:	021b      	lsls	r3, r3, #8
 800068a:	4a23      	ldr	r2, [pc, #140]	; (8000718 <CaptureDownData+0x140>)
 800068c:	7d92      	ldrb	r2, [r2, #22]
 800068e:	4313      	orrs	r3, r2
 8000690:	633b      	str	r3, [r7, #48]	; 0x30
	CaptureData.ArmPWM[5] = ((DownDataReceive[23] << 8) | DownDataReceive[24]);
 8000692:	4b21      	ldr	r3, [pc, #132]	; (8000718 <CaptureDownData+0x140>)
 8000694:	7ddb      	ldrb	r3, [r3, #23]
 8000696:	021b      	lsls	r3, r3, #8
 8000698:	4a1f      	ldr	r2, [pc, #124]	; (8000718 <CaptureDownData+0x140>)
 800069a:	7e12      	ldrb	r2, [r2, #24]
 800069c:	4313      	orrs	r3, r2
 800069e:	637b      	str	r3, [r7, #52]	; 0x34
	CaptureData.ResPWM = ((DownDataReceive[25] << 8) | DownDataReceive[26]);
 80006a0:	4b1d      	ldr	r3, [pc, #116]	; (8000718 <CaptureDownData+0x140>)
 80006a2:	7e5b      	ldrb	r3, [r3, #25]
 80006a4:	021b      	lsls	r3, r3, #8
 80006a6:	4a1c      	ldr	r2, [pc, #112]	; (8000718 <CaptureDownData+0x140>)
 80006a8:	7e92      	ldrb	r2, [r2, #26]
 80006aa:	4313      	orrs	r3, r2
 80006ac:	63bb      	str	r3, [r7, #56]	; 0x38
#ifdef CtrlSide
	CaptureData.Mode = (DownDataReceive[27] & 0b0001);
 80006ae:	4b1a      	ldr	r3, [pc, #104]	; (8000718 <CaptureDownData+0x140>)
 80006b0:	7edb      	ldrb	r3, [r3, #27]
 80006b2:	f003 0301 	and.w	r3, r3, #1
 80006b6:	b2db      	uxtb	r3, r3
 80006b8:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
	CaptureData.Relay = (DownDataReceive[27] & 0b1000);
 80006bc:	4b16      	ldr	r3, [pc, #88]	; (8000718 <CaptureDownData+0x140>)
 80006be:	7edb      	ldrb	r3, [r3, #27]
 80006c0:	f003 0308 	and.w	r3, r3, #8
 80006c4:	b2db      	uxtb	r3, r3
 80006c6:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
#else
	CaptureData.Mode = (DownDataReceive[27]);
	CaptureData.Relay = (DownDataReceive[27]);
#endif
#endif
	CaptureData.IdTest = IdTest(DownDataReceive, 0, 44, 28);
 80006ca:	231c      	movs	r3, #28
 80006cc:	222c      	movs	r2, #44	; 0x2c
 80006ce:	2100      	movs	r1, #0
 80006d0:	4811      	ldr	r0, [pc, #68]	; (8000718 <CaptureDownData+0x140>)
 80006d2:	f000 fbd1 	bl	8000e78 <IdTest>
 80006d6:	4603      	mov	r3, r0
 80006d8:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e

	__HAL_UART_ENABLE_IT(&Up_UART, UART_IT_IDLE);
 80006dc:	4b0f      	ldr	r3, [pc, #60]	; (800071c <CaptureDownData+0x144>)
 80006de:	681b      	ldr	r3, [r3, #0]
 80006e0:	681a      	ldr	r2, [r3, #0]
 80006e2:	4b0e      	ldr	r3, [pc, #56]	; (800071c <CaptureDownData+0x144>)
 80006e4:	681b      	ldr	r3, [r3, #0]
 80006e6:	f042 0210 	orr.w	r2, r2, #16
 80006ea:	601a      	str	r2, [r3, #0]
	HAL_UART_Receive_DMA(&Up_UART, DownDataReceive, Up_UART_RXLen);
 80006ec:	221e      	movs	r2, #30
 80006ee:	490a      	ldr	r1, [pc, #40]	; (8000718 <CaptureDownData+0x140>)
 80006f0:	480a      	ldr	r0, [pc, #40]	; (800071c <CaptureDownData+0x144>)
 80006f2:	f009 f8d1 	bl	8009898 <HAL_UART_Receive_DMA>

	return CaptureData;
 80006f6:	687b      	ldr	r3, [r7, #4]
 80006f8:	461d      	mov	r5, r3
 80006fa:	f107 040c 	add.w	r4, r7, #12
 80006fe:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000700:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000702:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000704:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000706:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000708:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800070a:	6823      	ldr	r3, [r4, #0]
 800070c:	602b      	str	r3, [r5, #0]
}
 800070e:	6878      	ldr	r0, [r7, #4]
 8000710:	3740      	adds	r7, #64	; 0x40
 8000712:	46bd      	mov	sp, r7
 8000714:	bdb0      	pop	{r4, r5, r7, pc}
 8000716:	bf00      	nop
 8000718:	24000000 	.word	0x24000000
 800071c:	200044d0 	.word	0x200044d0

08000720 <SendDownData>:
/**
 * @brief 向下位机发送数据
 * @param  SendData         待发送的数据结构体
 */
void SendDownData(DownDataDef SendData)
{
 8000720:	b084      	sub	sp, #16
 8000722:	b580      	push	{r7, lr}
 8000724:	af00      	add	r7, sp, #0
 8000726:	f107 0c08 	add.w	ip, r7, #8
 800072a:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	DownDataSend[0] = 0x25;
 800072e:	4b4c      	ldr	r3, [pc, #304]	; (8000860 <SendDownData+0x140>)
 8000730:	2225      	movs	r2, #37	; 0x25
 8000732:	701a      	strb	r2, [r3, #0]
	DownDataSend[1] = SendData.StraightNum >> 8;
 8000734:	893b      	ldrh	r3, [r7, #8]
 8000736:	0a1b      	lsrs	r3, r3, #8
 8000738:	b29b      	uxth	r3, r3
 800073a:	b2da      	uxtb	r2, r3
 800073c:	4b48      	ldr	r3, [pc, #288]	; (8000860 <SendDownData+0x140>)
 800073e:	705a      	strb	r2, [r3, #1]
	DownDataSend[2] = SendData.StraightNum;
 8000740:	893b      	ldrh	r3, [r7, #8]
 8000742:	b2da      	uxtb	r2, r3
 8000744:	4b46      	ldr	r3, [pc, #280]	; (8000860 <SendDownData+0x140>)
 8000746:	709a      	strb	r2, [r3, #2]
	DownDataSend[3] = SendData.RotateNum >> 8;
 8000748:	897b      	ldrh	r3, [r7, #10]
 800074a:	0a1b      	lsrs	r3, r3, #8
 800074c:	b29b      	uxth	r3, r3
 800074e:	b2da      	uxtb	r2, r3
 8000750:	4b43      	ldr	r3, [pc, #268]	; (8000860 <SendDownData+0x140>)
 8000752:	70da      	strb	r2, [r3, #3]
	DownDataSend[4] = SendData.RotateNum;
 8000754:	897b      	ldrh	r3, [r7, #10]
 8000756:	b2da      	uxtb	r2, r3
 8000758:	4b41      	ldr	r3, [pc, #260]	; (8000860 <SendDownData+0x140>)
 800075a:	711a      	strb	r2, [r3, #4]
	DownDataSend[5] = SendData.VerticalNum >> 8;
 800075c:	89bb      	ldrh	r3, [r7, #12]
 800075e:	0a1b      	lsrs	r3, r3, #8
 8000760:	b29b      	uxth	r3, r3
 8000762:	b2da      	uxtb	r2, r3
 8000764:	4b3e      	ldr	r3, [pc, #248]	; (8000860 <SendDownData+0x140>)
 8000766:	715a      	strb	r2, [r3, #5]
	DownDataSend[6] = SendData.VerticalNum;
 8000768:	89bb      	ldrh	r3, [r7, #12]
 800076a:	b2da      	uxtb	r2, r3
 800076c:	4b3c      	ldr	r3, [pc, #240]	; (8000860 <SendDownData+0x140>)
 800076e:	719a      	strb	r2, [r3, #6]
	DownDataSend[7] = SendData.LightPWM >> 8;
 8000770:	693b      	ldr	r3, [r7, #16]
 8000772:	0a1b      	lsrs	r3, r3, #8
 8000774:	b2da      	uxtb	r2, r3
 8000776:	4b3a      	ldr	r3, [pc, #232]	; (8000860 <SendDownData+0x140>)
 8000778:	71da      	strb	r2, [r3, #7]
	DownDataSend[8] = SendData.LightPWM;
 800077a:	693b      	ldr	r3, [r7, #16]
 800077c:	b2da      	uxtb	r2, r3
 800077e:	4b38      	ldr	r3, [pc, #224]	; (8000860 <SendDownData+0x140>)
 8000780:	721a      	strb	r2, [r3, #8]
	DownDataSend[9] = SendData.THPWM >> 8;
 8000782:	697b      	ldr	r3, [r7, #20]
 8000784:	0a1b      	lsrs	r3, r3, #8
 8000786:	b2da      	uxtb	r2, r3
 8000788:	4b35      	ldr	r3, [pc, #212]	; (8000860 <SendDownData+0x140>)
 800078a:	725a      	strb	r2, [r3, #9]
	DownDataSend[10] = SendData.THPWM;
 800078c:	697b      	ldr	r3, [r7, #20]
 800078e:	b2da      	uxtb	r2, r3
 8000790:	4b33      	ldr	r3, [pc, #204]	; (8000860 <SendDownData+0x140>)
 8000792:	729a      	strb	r2, [r3, #10]
	DownDataSend[11] = SendData.TranspPWM >> 8;
 8000794:	69bb      	ldr	r3, [r7, #24]
 8000796:	0a1b      	lsrs	r3, r3, #8
 8000798:	b2da      	uxtb	r2, r3
 800079a:	4b31      	ldr	r3, [pc, #196]	; (8000860 <SendDownData+0x140>)
 800079c:	72da      	strb	r2, [r3, #11]
	DownDataSend[12] = SendData.TranspPWM;
 800079e:	69bb      	ldr	r3, [r7, #24]
 80007a0:	b2da      	uxtb	r2, r3
 80007a2:	4b2f      	ldr	r3, [pc, #188]	; (8000860 <SendDownData+0x140>)
 80007a4:	731a      	strb	r2, [r3, #12]
	DownDataSend[13] = SendData.ArmPWM[0] >> 8;
 80007a6:	69fb      	ldr	r3, [r7, #28]
 80007a8:	0a1b      	lsrs	r3, r3, #8
 80007aa:	b2da      	uxtb	r2, r3
 80007ac:	4b2c      	ldr	r3, [pc, #176]	; (8000860 <SendDownData+0x140>)
 80007ae:	735a      	strb	r2, [r3, #13]
	DownDataSend[14] = SendData.ArmPWM[0];
 80007b0:	69fb      	ldr	r3, [r7, #28]
 80007b2:	b2da      	uxtb	r2, r3
 80007b4:	4b2a      	ldr	r3, [pc, #168]	; (8000860 <SendDownData+0x140>)
 80007b6:	739a      	strb	r2, [r3, #14]
	DownDataSend[15] = SendData.ArmPWM[1] >> 8;
 80007b8:	6a3b      	ldr	r3, [r7, #32]
 80007ba:	0a1b      	lsrs	r3, r3, #8
 80007bc:	b2da      	uxtb	r2, r3
 80007be:	4b28      	ldr	r3, [pc, #160]	; (8000860 <SendDownData+0x140>)
 80007c0:	73da      	strb	r2, [r3, #15]
	DownDataSend[16] = SendData.ArmPWM[1];
 80007c2:	6a3b      	ldr	r3, [r7, #32]
 80007c4:	b2da      	uxtb	r2, r3
 80007c6:	4b26      	ldr	r3, [pc, #152]	; (8000860 <SendDownData+0x140>)
 80007c8:	741a      	strb	r2, [r3, #16]
	DownDataSend[17] = SendData.ArmPWM[2] >> 8;
 80007ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80007cc:	0a1b      	lsrs	r3, r3, #8
 80007ce:	b2da      	uxtb	r2, r3
 80007d0:	4b23      	ldr	r3, [pc, #140]	; (8000860 <SendDownData+0x140>)
 80007d2:	745a      	strb	r2, [r3, #17]
	DownDataSend[18] = SendData.ArmPWM[2];
 80007d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80007d6:	b2da      	uxtb	r2, r3
 80007d8:	4b21      	ldr	r3, [pc, #132]	; (8000860 <SendDownData+0x140>)
 80007da:	749a      	strb	r2, [r3, #18]
	DownDataSend[19] = SendData.ArmPWM[3] >> 8;
 80007dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80007de:	0a1b      	lsrs	r3, r3, #8
 80007e0:	b2da      	uxtb	r2, r3
 80007e2:	4b1f      	ldr	r3, [pc, #124]	; (8000860 <SendDownData+0x140>)
 80007e4:	74da      	strb	r2, [r3, #19]
	DownDataSend[20] = SendData.ArmPWM[3];
 80007e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80007e8:	b2da      	uxtb	r2, r3
 80007ea:	4b1d      	ldr	r3, [pc, #116]	; (8000860 <SendDownData+0x140>)
 80007ec:	751a      	strb	r2, [r3, #20]
	DownDataSend[21] = SendData.ArmPWM[4] >> 8;
 80007ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80007f0:	0a1b      	lsrs	r3, r3, #8
 80007f2:	b2da      	uxtb	r2, r3
 80007f4:	4b1a      	ldr	r3, [pc, #104]	; (8000860 <SendDownData+0x140>)
 80007f6:	755a      	strb	r2, [r3, #21]
	DownDataSend[22] = SendData.ArmPWM[4];
 80007f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80007fa:	b2da      	uxtb	r2, r3
 80007fc:	4b18      	ldr	r3, [pc, #96]	; (8000860 <SendDownData+0x140>)
 80007fe:	759a      	strb	r2, [r3, #22]
	DownDataSend[23] = SendData.ArmPWM[5] >> 8;
 8000800:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000802:	0a1b      	lsrs	r3, r3, #8
 8000804:	b2da      	uxtb	r2, r3
 8000806:	4b16      	ldr	r3, [pc, #88]	; (8000860 <SendDownData+0x140>)
 8000808:	75da      	strb	r2, [r3, #23]
	DownDataSend[24] = SendData.ArmPWM[5];
 800080a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800080c:	b2da      	uxtb	r2, r3
 800080e:	4b14      	ldr	r3, [pc, #80]	; (8000860 <SendDownData+0x140>)
 8000810:	761a      	strb	r2, [r3, #24]
	DownDataSend[25] = SendData.ResPWM >> 8;
 8000812:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000814:	0a1b      	lsrs	r3, r3, #8
 8000816:	b2da      	uxtb	r2, r3
 8000818:	4b11      	ldr	r3, [pc, #68]	; (8000860 <SendDownData+0x140>)
 800081a:	765a      	strb	r2, [r3, #25]
	DownDataSend[26] = SendData.ResPWM;
 800081c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800081e:	b2da      	uxtb	r2, r3
 8000820:	4b0f      	ldr	r3, [pc, #60]	; (8000860 <SendDownData+0x140>)
 8000822:	769a      	strb	r2, [r3, #26]
	DownDataSend[27] = (SendData.Mode | SendData.Relay);
 8000824:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8000828:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 800082c:	4313      	orrs	r3, r2
 800082e:	b2da      	uxtb	r2, r3
 8000830:	4b0b      	ldr	r3, [pc, #44]	; (8000860 <SendDownData+0x140>)
 8000832:	76da      	strb	r2, [r3, #27]
	DownDataSend[28] = XorCaculate(DownDataSend, 28);
 8000834:	211c      	movs	r1, #28
 8000836:	480a      	ldr	r0, [pc, #40]	; (8000860 <SendDownData+0x140>)
 8000838:	f000 fb32 	bl	8000ea0 <XorCaculate>
 800083c:	4603      	mov	r3, r0
 800083e:	461a      	mov	r2, r3
 8000840:	4b07      	ldr	r3, [pc, #28]	; (8000860 <SendDownData+0x140>)
 8000842:	771a      	strb	r2, [r3, #28]
	DownDataSend[29] = 0x21;
 8000844:	4b06      	ldr	r3, [pc, #24]	; (8000860 <SendDownData+0x140>)
 8000846:	2221      	movs	r2, #33	; 0x21
 8000848:	775a      	strb	r2, [r3, #29]

	HAL_UART_Transmit_DMA(&Down_UART, DownDataSend, Down_UART_TXLEN);
 800084a:	221e      	movs	r2, #30
 800084c:	4904      	ldr	r1, [pc, #16]	; (8000860 <SendDownData+0x140>)
 800084e:	4805      	ldr	r0, [pc, #20]	; (8000864 <SendDownData+0x144>)
 8000850:	f008 ffa2 	bl	8009798 <HAL_UART_Transmit_DMA>
}
 8000854:	bf00      	nop
 8000856:	46bd      	mov	sp, r7
 8000858:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800085c:	b004      	add	sp, #16
 800085e:	4770      	bx	lr
 8000860:	24000020 	.word	0x24000020
 8000864:	200045ec 	.word	0x200045ec

08000868 <CaptureUpData>:
/**
 * @brief 捕获下位向上位发送的数据
 * @return UpDataDef 下位机上传的数据结构体
 */
UpDataDef CaptureUpData(void)
{
 8000868:	b5b0      	push	{r4, r5, r7, lr}
 800086a:	b08e      	sub	sp, #56	; 0x38
 800086c:	af00      	add	r7, sp, #0
 800086e:	6078      	str	r0, [r7, #4]
	UpDataDef CaptureData;
	CaptureData.CabinNum = (UpDataReceive[1] & 0b0001); //0总控制仓，1PWM控制仓
 8000870:	4b8b      	ldr	r3, [pc, #556]	; (8000aa0 <CaptureUpData+0x238>)
 8000872:	785b      	ldrb	r3, [r3, #1]
 8000874:	f003 0301 	and.w	r3, r3, #1
 8000878:	b2db      	uxtb	r3, r3
 800087a:	723b      	strb	r3, [r7, #8]
	CaptureData.WaterDetect = (UpDataReceive[1] & 0b0110); //2控水；4电水
 800087c:	4b88      	ldr	r3, [pc, #544]	; (8000aa0 <CaptureUpData+0x238>)
 800087e:	785b      	ldrb	r3, [r3, #1]
 8000880:	f003 0306 	and.w	r3, r3, #6
 8000884:	b2db      	uxtb	r3, r3
 8000886:	727b      	strb	r3, [r7, #9]
	CaptureData.CabinTemperature = ((UpDataReceive[3] << 8) | UpDataReceive[2]);
 8000888:	4b85      	ldr	r3, [pc, #532]	; (8000aa0 <CaptureUpData+0x238>)
 800088a:	78db      	ldrb	r3, [r3, #3]
 800088c:	021b      	lsls	r3, r3, #8
 800088e:	b21a      	sxth	r2, r3
 8000890:	4b83      	ldr	r3, [pc, #524]	; (8000aa0 <CaptureUpData+0x238>)
 8000892:	789b      	ldrb	r3, [r3, #2]
 8000894:	b21b      	sxth	r3, r3
 8000896:	4313      	orrs	r3, r2
 8000898:	b21b      	sxth	r3, r3
 800089a:	b29b      	uxth	r3, r3
 800089c:	817b      	strh	r3, [r7, #10]
	CaptureData.CabinBaro = ((UpDataReceive[7] << 24) | (UpDataReceive[6] << 16)
 800089e:	4b80      	ldr	r3, [pc, #512]	; (8000aa0 <CaptureUpData+0x238>)
 80008a0:	79db      	ldrb	r3, [r3, #7]
 80008a2:	061a      	lsls	r2, r3, #24
 80008a4:	4b7e      	ldr	r3, [pc, #504]	; (8000aa0 <CaptureUpData+0x238>)
 80008a6:	799b      	ldrb	r3, [r3, #6]
 80008a8:	041b      	lsls	r3, r3, #16
 80008aa:	431a      	orrs	r2, r3
			| (UpDataReceive[5] << 8) | UpDataReceive[4]);
 80008ac:	4b7c      	ldr	r3, [pc, #496]	; (8000aa0 <CaptureUpData+0x238>)
 80008ae:	795b      	ldrb	r3, [r3, #5]
 80008b0:	021b      	lsls	r3, r3, #8
 80008b2:	4313      	orrs	r3, r2
 80008b4:	4a7a      	ldr	r2, [pc, #488]	; (8000aa0 <CaptureUpData+0x238>)
 80008b6:	7912      	ldrb	r2, [r2, #4]
 80008b8:	4313      	orrs	r3, r2
	CaptureData.CabinBaro = ((UpDataReceive[7] << 24) | (UpDataReceive[6] << 16)
 80008ba:	60fb      	str	r3, [r7, #12]
	CaptureData.CabinHum = ((UpDataReceive[9] << 8) | UpDataReceive[8]);
 80008bc:	4b78      	ldr	r3, [pc, #480]	; (8000aa0 <CaptureUpData+0x238>)
 80008be:	7a5b      	ldrb	r3, [r3, #9]
 80008c0:	021b      	lsls	r3, r3, #8
 80008c2:	b21a      	sxth	r2, r3
 80008c4:	4b76      	ldr	r3, [pc, #472]	; (8000aa0 <CaptureUpData+0x238>)
 80008c6:	7a1b      	ldrb	r3, [r3, #8]
 80008c8:	b21b      	sxth	r3, r3
 80008ca:	4313      	orrs	r3, r2
 80008cc:	b21b      	sxth	r3, r3
 80008ce:	b29b      	uxth	r3, r3
 80008d0:	823b      	strh	r3, [r7, #16]
	CaptureData.AccNum[0] = ((UpDataReceive[11] << 8) | UpDataReceive[10]);
 80008d2:	4b73      	ldr	r3, [pc, #460]	; (8000aa0 <CaptureUpData+0x238>)
 80008d4:	7adb      	ldrb	r3, [r3, #11]
 80008d6:	021b      	lsls	r3, r3, #8
 80008d8:	b21a      	sxth	r2, r3
 80008da:	4b71      	ldr	r3, [pc, #452]	; (8000aa0 <CaptureUpData+0x238>)
 80008dc:	7a9b      	ldrb	r3, [r3, #10]
 80008de:	b21b      	sxth	r3, r3
 80008e0:	4313      	orrs	r3, r2
 80008e2:	b21b      	sxth	r3, r3
 80008e4:	b29b      	uxth	r3, r3
 80008e6:	827b      	strh	r3, [r7, #18]
	CaptureData.AccNum[1] = ((UpDataReceive[13] << 8) | UpDataReceive[12]);
 80008e8:	4b6d      	ldr	r3, [pc, #436]	; (8000aa0 <CaptureUpData+0x238>)
 80008ea:	7b5b      	ldrb	r3, [r3, #13]
 80008ec:	021b      	lsls	r3, r3, #8
 80008ee:	b21a      	sxth	r2, r3
 80008f0:	4b6b      	ldr	r3, [pc, #428]	; (8000aa0 <CaptureUpData+0x238>)
 80008f2:	7b1b      	ldrb	r3, [r3, #12]
 80008f4:	b21b      	sxth	r3, r3
 80008f6:	4313      	orrs	r3, r2
 80008f8:	b21b      	sxth	r3, r3
 80008fa:	b29b      	uxth	r3, r3
 80008fc:	82bb      	strh	r3, [r7, #20]
	CaptureData.AccNum[2] = ((UpDataReceive[15] << 8) | UpDataReceive[14]);
 80008fe:	4b68      	ldr	r3, [pc, #416]	; (8000aa0 <CaptureUpData+0x238>)
 8000900:	7bdb      	ldrb	r3, [r3, #15]
 8000902:	021b      	lsls	r3, r3, #8
 8000904:	b21a      	sxth	r2, r3
 8000906:	4b66      	ldr	r3, [pc, #408]	; (8000aa0 <CaptureUpData+0x238>)
 8000908:	7b9b      	ldrb	r3, [r3, #14]
 800090a:	b21b      	sxth	r3, r3
 800090c:	4313      	orrs	r3, r2
 800090e:	b21b      	sxth	r3, r3
 8000910:	b29b      	uxth	r3, r3
 8000912:	82fb      	strh	r3, [r7, #22]
	CaptureData.RotNum[0] = ((UpDataReceive[17] << 8) | UpDataReceive[16]);
 8000914:	4b62      	ldr	r3, [pc, #392]	; (8000aa0 <CaptureUpData+0x238>)
 8000916:	7c5b      	ldrb	r3, [r3, #17]
 8000918:	021b      	lsls	r3, r3, #8
 800091a:	b21a      	sxth	r2, r3
 800091c:	4b60      	ldr	r3, [pc, #384]	; (8000aa0 <CaptureUpData+0x238>)
 800091e:	7c1b      	ldrb	r3, [r3, #16]
 8000920:	b21b      	sxth	r3, r3
 8000922:	4313      	orrs	r3, r2
 8000924:	b21b      	sxth	r3, r3
 8000926:	b29b      	uxth	r3, r3
 8000928:	833b      	strh	r3, [r7, #24]
	CaptureData.RotNum[1] = ((UpDataReceive[19] << 8) | UpDataReceive[18]);
 800092a:	4b5d      	ldr	r3, [pc, #372]	; (8000aa0 <CaptureUpData+0x238>)
 800092c:	7cdb      	ldrb	r3, [r3, #19]
 800092e:	021b      	lsls	r3, r3, #8
 8000930:	b21a      	sxth	r2, r3
 8000932:	4b5b      	ldr	r3, [pc, #364]	; (8000aa0 <CaptureUpData+0x238>)
 8000934:	7c9b      	ldrb	r3, [r3, #18]
 8000936:	b21b      	sxth	r3, r3
 8000938:	4313      	orrs	r3, r2
 800093a:	b21b      	sxth	r3, r3
 800093c:	b29b      	uxth	r3, r3
 800093e:	837b      	strh	r3, [r7, #26]
	CaptureData.RotNum[2] = ((UpDataReceive[21] << 8) | UpDataReceive[20]);
 8000940:	4b57      	ldr	r3, [pc, #348]	; (8000aa0 <CaptureUpData+0x238>)
 8000942:	7d5b      	ldrb	r3, [r3, #21]
 8000944:	021b      	lsls	r3, r3, #8
 8000946:	b21a      	sxth	r2, r3
 8000948:	4b55      	ldr	r3, [pc, #340]	; (8000aa0 <CaptureUpData+0x238>)
 800094a:	7d1b      	ldrb	r3, [r3, #20]
 800094c:	b21b      	sxth	r3, r3
 800094e:	4313      	orrs	r3, r2
 8000950:	b21b      	sxth	r3, r3
 8000952:	b29b      	uxth	r3, r3
 8000954:	83bb      	strh	r3, [r7, #28]
	CaptureData.EulNum[0] = ((UpDataReceive[23] << 8) | UpDataReceive[22]);
 8000956:	4b52      	ldr	r3, [pc, #328]	; (8000aa0 <CaptureUpData+0x238>)
 8000958:	7ddb      	ldrb	r3, [r3, #23]
 800095a:	021b      	lsls	r3, r3, #8
 800095c:	b21a      	sxth	r2, r3
 800095e:	4b50      	ldr	r3, [pc, #320]	; (8000aa0 <CaptureUpData+0x238>)
 8000960:	7d9b      	ldrb	r3, [r3, #22]
 8000962:	b21b      	sxth	r3, r3
 8000964:	4313      	orrs	r3, r2
 8000966:	b21b      	sxth	r3, r3
 8000968:	b29b      	uxth	r3, r3
 800096a:	83fb      	strh	r3, [r7, #30]
	CaptureData.EulNum[1] = ((UpDataReceive[25] << 8) | UpDataReceive[24]);
 800096c:	4b4c      	ldr	r3, [pc, #304]	; (8000aa0 <CaptureUpData+0x238>)
 800096e:	7e5b      	ldrb	r3, [r3, #25]
 8000970:	021b      	lsls	r3, r3, #8
 8000972:	b21a      	sxth	r2, r3
 8000974:	4b4a      	ldr	r3, [pc, #296]	; (8000aa0 <CaptureUpData+0x238>)
 8000976:	7e1b      	ldrb	r3, [r3, #24]
 8000978:	b21b      	sxth	r3, r3
 800097a:	4313      	orrs	r3, r2
 800097c:	b21b      	sxth	r3, r3
 800097e:	b29b      	uxth	r3, r3
 8000980:	843b      	strh	r3, [r7, #32]
	CaptureData.EulNum[2] = ((UpDataReceive[27] << 8) | UpDataReceive[26]);
 8000982:	4b47      	ldr	r3, [pc, #284]	; (8000aa0 <CaptureUpData+0x238>)
 8000984:	7edb      	ldrb	r3, [r3, #27]
 8000986:	021b      	lsls	r3, r3, #8
 8000988:	b21a      	sxth	r2, r3
 800098a:	4b45      	ldr	r3, [pc, #276]	; (8000aa0 <CaptureUpData+0x238>)
 800098c:	7e9b      	ldrb	r3, [r3, #26]
 800098e:	b21b      	sxth	r3, r3
 8000990:	4313      	orrs	r3, r2
 8000992:	b21b      	sxth	r3, r3
 8000994:	b29b      	uxth	r3, r3
 8000996:	847b      	strh	r3, [r7, #34]	; 0x22
	CaptureData.MagNum[0] = ((UpDataReceive[29] << 8) | UpDataReceive[28]);
 8000998:	4b41      	ldr	r3, [pc, #260]	; (8000aa0 <CaptureUpData+0x238>)
 800099a:	7f5b      	ldrb	r3, [r3, #29]
 800099c:	021b      	lsls	r3, r3, #8
 800099e:	b21a      	sxth	r2, r3
 80009a0:	4b3f      	ldr	r3, [pc, #252]	; (8000aa0 <CaptureUpData+0x238>)
 80009a2:	7f1b      	ldrb	r3, [r3, #28]
 80009a4:	b21b      	sxth	r3, r3
 80009a6:	4313      	orrs	r3, r2
 80009a8:	b21b      	sxth	r3, r3
 80009aa:	b29b      	uxth	r3, r3
 80009ac:	84bb      	strh	r3, [r7, #36]	; 0x24
	CaptureData.MagNum[1] = ((UpDataReceive[31] << 8) | UpDataReceive[30]);
 80009ae:	4b3c      	ldr	r3, [pc, #240]	; (8000aa0 <CaptureUpData+0x238>)
 80009b0:	7fdb      	ldrb	r3, [r3, #31]
 80009b2:	021b      	lsls	r3, r3, #8
 80009b4:	b21a      	sxth	r2, r3
 80009b6:	4b3a      	ldr	r3, [pc, #232]	; (8000aa0 <CaptureUpData+0x238>)
 80009b8:	7f9b      	ldrb	r3, [r3, #30]
 80009ba:	b21b      	sxth	r3, r3
 80009bc:	4313      	orrs	r3, r2
 80009be:	b21b      	sxth	r3, r3
 80009c0:	b29b      	uxth	r3, r3
 80009c2:	84fb      	strh	r3, [r7, #38]	; 0x26
	CaptureData.MagNum[2] = ((UpDataReceive[33] << 8) | UpDataReceive[32]);
 80009c4:	4b36      	ldr	r3, [pc, #216]	; (8000aa0 <CaptureUpData+0x238>)
 80009c6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80009ca:	021b      	lsls	r3, r3, #8
 80009cc:	b21a      	sxth	r2, r3
 80009ce:	4b34      	ldr	r3, [pc, #208]	; (8000aa0 <CaptureUpData+0x238>)
 80009d0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80009d4:	b21b      	sxth	r3, r3
 80009d6:	4313      	orrs	r3, r2
 80009d8:	b21b      	sxth	r3, r3
 80009da:	b29b      	uxth	r3, r3
 80009dc:	853b      	strh	r3, [r7, #40]	; 0x28
	CaptureData.DepthToBottom = ((UpDataReceive[37] << 24)
 80009de:	4b30      	ldr	r3, [pc, #192]	; (8000aa0 <CaptureUpData+0x238>)
 80009e0:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80009e4:	061a      	lsls	r2, r3, #24
			| (UpDataReceive[36] << 16) | (UpDataReceive[35] << 8)
 80009e6:	4b2e      	ldr	r3, [pc, #184]	; (8000aa0 <CaptureUpData+0x238>)
 80009e8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80009ec:	041b      	lsls	r3, r3, #16
 80009ee:	431a      	orrs	r2, r3
 80009f0:	4b2b      	ldr	r3, [pc, #172]	; (8000aa0 <CaptureUpData+0x238>)
 80009f2:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 80009f6:	021b      	lsls	r3, r3, #8
 80009f8:	4313      	orrs	r3, r2
			| UpDataReceive[34]);
 80009fa:	4a29      	ldr	r2, [pc, #164]	; (8000aa0 <CaptureUpData+0x238>)
 80009fc:	f892 2022 	ldrb.w	r2, [r2, #34]	; 0x22
 8000a00:	4313      	orrs	r3, r2
	CaptureData.DepthToBottom = ((UpDataReceive[37] << 24)
 8000a02:	633b      	str	r3, [r7, #48]	; 0x30
	CaptureData.Confidence = ((UpDataReceive[39] << 8) | UpDataReceive[38]);
 8000a04:	4b26      	ldr	r3, [pc, #152]	; (8000aa0 <CaptureUpData+0x238>)
 8000a06:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8000a0a:	021b      	lsls	r3, r3, #8
 8000a0c:	b21a      	sxth	r2, r3
 8000a0e:	4b24      	ldr	r3, [pc, #144]	; (8000aa0 <CaptureUpData+0x238>)
 8000a10:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8000a14:	b21b      	sxth	r3, r3
 8000a16:	4313      	orrs	r3, r2
 8000a18:	b21b      	sxth	r3, r3
 8000a1a:	b29b      	uxth	r3, r3
 8000a1c:	85fb      	strh	r3, [r7, #46]	; 0x2e
	CaptureData.WaterTemperature =
			((UpDataReceive[40] << 8) | UpDataReceive[41]);
 8000a1e:	4b20      	ldr	r3, [pc, #128]	; (8000aa0 <CaptureUpData+0x238>)
 8000a20:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8000a24:	021b      	lsls	r3, r3, #8
 8000a26:	b21a      	sxth	r2, r3
 8000a28:	4b1d      	ldr	r3, [pc, #116]	; (8000aa0 <CaptureUpData+0x238>)
 8000a2a:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8000a2e:	b21b      	sxth	r3, r3
 8000a30:	4313      	orrs	r3, r2
 8000a32:	b21b      	sxth	r3, r3
 8000a34:	b29b      	uxth	r3, r3
	CaptureData.WaterTemperature =
 8000a36:	857b      	strh	r3, [r7, #42]	; 0x2a
	CaptureData.WaterDepth = ((UpDataReceive[42] << 8) | UpDataReceive[43]);
 8000a38:	4b19      	ldr	r3, [pc, #100]	; (8000aa0 <CaptureUpData+0x238>)
 8000a3a:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8000a3e:	021b      	lsls	r3, r3, #8
 8000a40:	b21a      	sxth	r2, r3
 8000a42:	4b17      	ldr	r3, [pc, #92]	; (8000aa0 <CaptureUpData+0x238>)
 8000a44:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8000a48:	b21b      	sxth	r3, r3
 8000a4a:	4313      	orrs	r3, r2
 8000a4c:	b21b      	sxth	r3, r3
 8000a4e:	b29b      	uxth	r3, r3
 8000a50:	85bb      	strh	r3, [r7, #44]	; 0x2c
	CaptureData.IdTest = IdTest(UpDataReceive, 1, 44, 28);
 8000a52:	231c      	movs	r3, #28
 8000a54:	222c      	movs	r2, #44	; 0x2c
 8000a56:	2101      	movs	r1, #1
 8000a58:	4811      	ldr	r0, [pc, #68]	; (8000aa0 <CaptureUpData+0x238>)
 8000a5a:	f000 fa0d 	bl	8000e78 <IdTest>
 8000a5e:	4603      	mov	r3, r0
 8000a60:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34

	__HAL_UART_ENABLE_IT(&Down_UART, UART_IT_IDLE);
 8000a64:	4b0f      	ldr	r3, [pc, #60]	; (8000aa4 <CaptureUpData+0x23c>)
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	681a      	ldr	r2, [r3, #0]
 8000a6a:	4b0e      	ldr	r3, [pc, #56]	; (8000aa4 <CaptureUpData+0x23c>)
 8000a6c:	681b      	ldr	r3, [r3, #0]
 8000a6e:	f042 0210 	orr.w	r2, r2, #16
 8000a72:	601a      	str	r2, [r3, #0]
	HAL_UART_Receive_DMA(&Down_UART, DownDataReceive, Down_UART_RXLen);
 8000a74:	222f      	movs	r2, #47	; 0x2f
 8000a76:	490c      	ldr	r1, [pc, #48]	; (8000aa8 <CaptureUpData+0x240>)
 8000a78:	480a      	ldr	r0, [pc, #40]	; (8000aa4 <CaptureUpData+0x23c>)
 8000a7a:	f008 ff0d 	bl	8009898 <HAL_UART_Receive_DMA>

	return CaptureData;
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	461d      	mov	r5, r3
 8000a82:	f107 0408 	add.w	r4, r7, #8
 8000a86:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000a88:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000a8a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000a8c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000a8e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000a92:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
}
 8000a96:	6878      	ldr	r0, [r7, #4]
 8000a98:	3738      	adds	r7, #56	; 0x38
 8000a9a:	46bd      	mov	sp, r7
 8000a9c:	bdb0      	pop	{r4, r5, r7, pc}
 8000a9e:	bf00      	nop
 8000aa0:	24000040 	.word	0x24000040
 8000aa4:	200045ec 	.word	0x200045ec
 8000aa8:	24000000 	.word	0x24000000

08000aac <SendUpData>:
/**
 * @brief 向上位机发送数据
 * @param  SendData         待发送的数据结构体
 */
void SendUpData(UpDataDef SendData)
{
 8000aac:	b084      	sub	sp, #16
 8000aae:	b580      	push	{r7, lr}
 8000ab0:	af00      	add	r7, sp, #0
 8000ab2:	f107 0c08 	add.w	ip, r7, #8
 8000ab6:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	UpDataSend[0] = 0x25;
 8000aba:	4b80      	ldr	r3, [pc, #512]	; (8000cbc <SendUpData+0x210>)
 8000abc:	2225      	movs	r2, #37	; 0x25
 8000abe:	701a      	strb	r2, [r3, #0]
	UpDataSend[1] = ((SendData.CabinNum) | (SendData.WaterDetect));
 8000ac0:	7a3a      	ldrb	r2, [r7, #8]
 8000ac2:	7a7b      	ldrb	r3, [r7, #9]
 8000ac4:	4313      	orrs	r3, r2
 8000ac6:	b2da      	uxtb	r2, r3
 8000ac8:	4b7c      	ldr	r3, [pc, #496]	; (8000cbc <SendUpData+0x210>)
 8000aca:	705a      	strb	r2, [r3, #1]
	UpDataSend[2] = SendData.CabinTemperature;
 8000acc:	897b      	ldrh	r3, [r7, #10]
 8000ace:	b2da      	uxtb	r2, r3
 8000ad0:	4b7a      	ldr	r3, [pc, #488]	; (8000cbc <SendUpData+0x210>)
 8000ad2:	709a      	strb	r2, [r3, #2]
	UpDataSend[3] = SendData.CabinTemperature >> 8;
 8000ad4:	897b      	ldrh	r3, [r7, #10]
 8000ad6:	0a1b      	lsrs	r3, r3, #8
 8000ad8:	b29b      	uxth	r3, r3
 8000ada:	b2da      	uxtb	r2, r3
 8000adc:	4b77      	ldr	r3, [pc, #476]	; (8000cbc <SendUpData+0x210>)
 8000ade:	70da      	strb	r2, [r3, #3]
	UpDataSend[4] = SendData.CabinBaro;
 8000ae0:	68fb      	ldr	r3, [r7, #12]
 8000ae2:	b2da      	uxtb	r2, r3
 8000ae4:	4b75      	ldr	r3, [pc, #468]	; (8000cbc <SendUpData+0x210>)
 8000ae6:	711a      	strb	r2, [r3, #4]
	UpDataSend[5] = SendData.CabinBaro >> 8;
 8000ae8:	68fb      	ldr	r3, [r7, #12]
 8000aea:	0a1b      	lsrs	r3, r3, #8
 8000aec:	b2da      	uxtb	r2, r3
 8000aee:	4b73      	ldr	r3, [pc, #460]	; (8000cbc <SendUpData+0x210>)
 8000af0:	715a      	strb	r2, [r3, #5]
	UpDataSend[6] = SendData.CabinBaro >> 16;
 8000af2:	68fb      	ldr	r3, [r7, #12]
 8000af4:	0c1b      	lsrs	r3, r3, #16
 8000af6:	b2da      	uxtb	r2, r3
 8000af8:	4b70      	ldr	r3, [pc, #448]	; (8000cbc <SendUpData+0x210>)
 8000afa:	719a      	strb	r2, [r3, #6]
	UpDataSend[7] = SendData.CabinBaro >> 24;
 8000afc:	68fb      	ldr	r3, [r7, #12]
 8000afe:	0e1b      	lsrs	r3, r3, #24
 8000b00:	b2da      	uxtb	r2, r3
 8000b02:	4b6e      	ldr	r3, [pc, #440]	; (8000cbc <SendUpData+0x210>)
 8000b04:	71da      	strb	r2, [r3, #7]
	UpDataSend[8] = SendData.CabinHum;
 8000b06:	8a3b      	ldrh	r3, [r7, #16]
 8000b08:	b2da      	uxtb	r2, r3
 8000b0a:	4b6c      	ldr	r3, [pc, #432]	; (8000cbc <SendUpData+0x210>)
 8000b0c:	721a      	strb	r2, [r3, #8]
	UpDataSend[9] = SendData.CabinHum >> 8;
 8000b0e:	8a3b      	ldrh	r3, [r7, #16]
 8000b10:	0a1b      	lsrs	r3, r3, #8
 8000b12:	b29b      	uxth	r3, r3
 8000b14:	b2da      	uxtb	r2, r3
 8000b16:	4b69      	ldr	r3, [pc, #420]	; (8000cbc <SendUpData+0x210>)
 8000b18:	725a      	strb	r2, [r3, #9]
	UpDataSend[10] = SendData.AccNum[0];
 8000b1a:	8a7b      	ldrh	r3, [r7, #18]
 8000b1c:	b2da      	uxtb	r2, r3
 8000b1e:	4b67      	ldr	r3, [pc, #412]	; (8000cbc <SendUpData+0x210>)
 8000b20:	729a      	strb	r2, [r3, #10]
	UpDataSend[11] = SendData.AccNum[0] >> 8;
 8000b22:	8a7b      	ldrh	r3, [r7, #18]
 8000b24:	0a1b      	lsrs	r3, r3, #8
 8000b26:	b29b      	uxth	r3, r3
 8000b28:	b2da      	uxtb	r2, r3
 8000b2a:	4b64      	ldr	r3, [pc, #400]	; (8000cbc <SendUpData+0x210>)
 8000b2c:	72da      	strb	r2, [r3, #11]
	UpDataSend[12] = SendData.AccNum[1];
 8000b2e:	8abb      	ldrh	r3, [r7, #20]
 8000b30:	b2da      	uxtb	r2, r3
 8000b32:	4b62      	ldr	r3, [pc, #392]	; (8000cbc <SendUpData+0x210>)
 8000b34:	731a      	strb	r2, [r3, #12]
	UpDataSend[13] = SendData.AccNum[1] >> 8;
 8000b36:	8abb      	ldrh	r3, [r7, #20]
 8000b38:	0a1b      	lsrs	r3, r3, #8
 8000b3a:	b29b      	uxth	r3, r3
 8000b3c:	b2da      	uxtb	r2, r3
 8000b3e:	4b5f      	ldr	r3, [pc, #380]	; (8000cbc <SendUpData+0x210>)
 8000b40:	735a      	strb	r2, [r3, #13]
	UpDataSend[14] = SendData.AccNum[2];
 8000b42:	8afb      	ldrh	r3, [r7, #22]
 8000b44:	b2da      	uxtb	r2, r3
 8000b46:	4b5d      	ldr	r3, [pc, #372]	; (8000cbc <SendUpData+0x210>)
 8000b48:	739a      	strb	r2, [r3, #14]
	UpDataSend[15] = SendData.AccNum[2] >> 8;
 8000b4a:	8afb      	ldrh	r3, [r7, #22]
 8000b4c:	0a1b      	lsrs	r3, r3, #8
 8000b4e:	b29b      	uxth	r3, r3
 8000b50:	b2da      	uxtb	r2, r3
 8000b52:	4b5a      	ldr	r3, [pc, #360]	; (8000cbc <SendUpData+0x210>)
 8000b54:	73da      	strb	r2, [r3, #15]
	UpDataSend[16] = SendData.RotNum[0];
 8000b56:	8b3b      	ldrh	r3, [r7, #24]
 8000b58:	b2da      	uxtb	r2, r3
 8000b5a:	4b58      	ldr	r3, [pc, #352]	; (8000cbc <SendUpData+0x210>)
 8000b5c:	741a      	strb	r2, [r3, #16]
	UpDataSend[17] = SendData.RotNum[0] >> 8;
 8000b5e:	8b3b      	ldrh	r3, [r7, #24]
 8000b60:	0a1b      	lsrs	r3, r3, #8
 8000b62:	b29b      	uxth	r3, r3
 8000b64:	b2da      	uxtb	r2, r3
 8000b66:	4b55      	ldr	r3, [pc, #340]	; (8000cbc <SendUpData+0x210>)
 8000b68:	745a      	strb	r2, [r3, #17]
	UpDataSend[18] = SendData.RotNum[1];
 8000b6a:	8b7b      	ldrh	r3, [r7, #26]
 8000b6c:	b2da      	uxtb	r2, r3
 8000b6e:	4b53      	ldr	r3, [pc, #332]	; (8000cbc <SendUpData+0x210>)
 8000b70:	749a      	strb	r2, [r3, #18]
	UpDataSend[19] = SendData.RotNum[1] >> 8;
 8000b72:	8b7b      	ldrh	r3, [r7, #26]
 8000b74:	0a1b      	lsrs	r3, r3, #8
 8000b76:	b29b      	uxth	r3, r3
 8000b78:	b2da      	uxtb	r2, r3
 8000b7a:	4b50      	ldr	r3, [pc, #320]	; (8000cbc <SendUpData+0x210>)
 8000b7c:	74da      	strb	r2, [r3, #19]
	UpDataSend[20] = SendData.RotNum[2];
 8000b7e:	8bbb      	ldrh	r3, [r7, #28]
 8000b80:	b2da      	uxtb	r2, r3
 8000b82:	4b4e      	ldr	r3, [pc, #312]	; (8000cbc <SendUpData+0x210>)
 8000b84:	751a      	strb	r2, [r3, #20]
	UpDataSend[21] = SendData.RotNum[2] >> 8;
 8000b86:	8bbb      	ldrh	r3, [r7, #28]
 8000b88:	0a1b      	lsrs	r3, r3, #8
 8000b8a:	b29b      	uxth	r3, r3
 8000b8c:	b2da      	uxtb	r2, r3
 8000b8e:	4b4b      	ldr	r3, [pc, #300]	; (8000cbc <SendUpData+0x210>)
 8000b90:	755a      	strb	r2, [r3, #21]
	UpDataSend[22] = SendData.EulNum[0];
 8000b92:	8bfb      	ldrh	r3, [r7, #30]
 8000b94:	b2da      	uxtb	r2, r3
 8000b96:	4b49      	ldr	r3, [pc, #292]	; (8000cbc <SendUpData+0x210>)
 8000b98:	759a      	strb	r2, [r3, #22]
	UpDataSend[23] = SendData.EulNum[0] >> 8;
 8000b9a:	8bfb      	ldrh	r3, [r7, #30]
 8000b9c:	0a1b      	lsrs	r3, r3, #8
 8000b9e:	b29b      	uxth	r3, r3
 8000ba0:	b2da      	uxtb	r2, r3
 8000ba2:	4b46      	ldr	r3, [pc, #280]	; (8000cbc <SendUpData+0x210>)
 8000ba4:	75da      	strb	r2, [r3, #23]
	UpDataSend[24] = SendData.EulNum[1];
 8000ba6:	8c3b      	ldrh	r3, [r7, #32]
 8000ba8:	b2da      	uxtb	r2, r3
 8000baa:	4b44      	ldr	r3, [pc, #272]	; (8000cbc <SendUpData+0x210>)
 8000bac:	761a      	strb	r2, [r3, #24]
	UpDataSend[25] = SendData.EulNum[1] >> 8;
 8000bae:	8c3b      	ldrh	r3, [r7, #32]
 8000bb0:	0a1b      	lsrs	r3, r3, #8
 8000bb2:	b29b      	uxth	r3, r3
 8000bb4:	b2da      	uxtb	r2, r3
 8000bb6:	4b41      	ldr	r3, [pc, #260]	; (8000cbc <SendUpData+0x210>)
 8000bb8:	765a      	strb	r2, [r3, #25]
	UpDataSend[26] = SendData.EulNum[2];
 8000bba:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8000bbc:	b2da      	uxtb	r2, r3
 8000bbe:	4b3f      	ldr	r3, [pc, #252]	; (8000cbc <SendUpData+0x210>)
 8000bc0:	769a      	strb	r2, [r3, #26]
	UpDataSend[27] = SendData.EulNum[2] >> 8;
 8000bc2:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8000bc4:	0a1b      	lsrs	r3, r3, #8
 8000bc6:	b29b      	uxth	r3, r3
 8000bc8:	b2da      	uxtb	r2, r3
 8000bca:	4b3c      	ldr	r3, [pc, #240]	; (8000cbc <SendUpData+0x210>)
 8000bcc:	76da      	strb	r2, [r3, #27]
	UpDataSend[28] = SendData.MagNum[0];
 8000bce:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000bd0:	b2da      	uxtb	r2, r3
 8000bd2:	4b3a      	ldr	r3, [pc, #232]	; (8000cbc <SendUpData+0x210>)
 8000bd4:	771a      	strb	r2, [r3, #28]
	UpDataSend[29] = SendData.MagNum[0] >> 8;
 8000bd6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000bd8:	0a1b      	lsrs	r3, r3, #8
 8000bda:	b29b      	uxth	r3, r3
 8000bdc:	b2da      	uxtb	r2, r3
 8000bde:	4b37      	ldr	r3, [pc, #220]	; (8000cbc <SendUpData+0x210>)
 8000be0:	775a      	strb	r2, [r3, #29]
	UpDataSend[30] = SendData.MagNum[1];
 8000be2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000be4:	b2da      	uxtb	r2, r3
 8000be6:	4b35      	ldr	r3, [pc, #212]	; (8000cbc <SendUpData+0x210>)
 8000be8:	779a      	strb	r2, [r3, #30]
	UpDataSend[31] = SendData.MagNum[1] >> 8;
 8000bea:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000bec:	0a1b      	lsrs	r3, r3, #8
 8000bee:	b29b      	uxth	r3, r3
 8000bf0:	b2da      	uxtb	r2, r3
 8000bf2:	4b32      	ldr	r3, [pc, #200]	; (8000cbc <SendUpData+0x210>)
 8000bf4:	77da      	strb	r2, [r3, #31]
	UpDataSend[32] = SendData.MagNum[2];
 8000bf6:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8000bf8:	b2da      	uxtb	r2, r3
 8000bfa:	4b30      	ldr	r3, [pc, #192]	; (8000cbc <SendUpData+0x210>)
 8000bfc:	f883 2020 	strb.w	r2, [r3, #32]
	UpDataSend[33] = SendData.MagNum[2] >> 8;
 8000c00:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8000c02:	0a1b      	lsrs	r3, r3, #8
 8000c04:	b29b      	uxth	r3, r3
 8000c06:	b2da      	uxtb	r2, r3
 8000c08:	4b2c      	ldr	r3, [pc, #176]	; (8000cbc <SendUpData+0x210>)
 8000c0a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
	UpDataSend[34] = SendData.DepthToBottom;
 8000c0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000c10:	b2da      	uxtb	r2, r3
 8000c12:	4b2a      	ldr	r3, [pc, #168]	; (8000cbc <SendUpData+0x210>)
 8000c14:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
	UpDataSend[35] = SendData.DepthToBottom >> 8;
 8000c18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000c1a:	0a1b      	lsrs	r3, r3, #8
 8000c1c:	b2da      	uxtb	r2, r3
 8000c1e:	4b27      	ldr	r3, [pc, #156]	; (8000cbc <SendUpData+0x210>)
 8000c20:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
	UpDataSend[36] = SendData.DepthToBottom >> 16;
 8000c24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000c26:	0c1b      	lsrs	r3, r3, #16
 8000c28:	b2da      	uxtb	r2, r3
 8000c2a:	4b24      	ldr	r3, [pc, #144]	; (8000cbc <SendUpData+0x210>)
 8000c2c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
	UpDataSend[37] = SendData.DepthToBottom >> 24;
 8000c30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000c32:	0e1b      	lsrs	r3, r3, #24
 8000c34:	b2da      	uxtb	r2, r3
 8000c36:	4b21      	ldr	r3, [pc, #132]	; (8000cbc <SendUpData+0x210>)
 8000c38:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
	UpDataSend[38] = SendData.Confidence;
 8000c3c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8000c3e:	b2da      	uxtb	r2, r3
 8000c40:	4b1e      	ldr	r3, [pc, #120]	; (8000cbc <SendUpData+0x210>)
 8000c42:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
	UpDataSend[39] = SendData.Confidence >> 8;
 8000c46:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8000c48:	0a1b      	lsrs	r3, r3, #8
 8000c4a:	b29b      	uxth	r3, r3
 8000c4c:	b2da      	uxtb	r2, r3
 8000c4e:	4b1b      	ldr	r3, [pc, #108]	; (8000cbc <SendUpData+0x210>)
 8000c50:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	UpDataSend[40] = SendData.WaterTemperature;
 8000c54:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8000c56:	b2da      	uxtb	r2, r3
 8000c58:	4b18      	ldr	r3, [pc, #96]	; (8000cbc <SendUpData+0x210>)
 8000c5a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	UpDataSend[41] = SendData.WaterTemperature >> 8;
 8000c5e:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8000c60:	0a1b      	lsrs	r3, r3, #8
 8000c62:	b29b      	uxth	r3, r3
 8000c64:	b2da      	uxtb	r2, r3
 8000c66:	4b15      	ldr	r3, [pc, #84]	; (8000cbc <SendUpData+0x210>)
 8000c68:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
	UpDataSend[42] = SendData.WaterDepth;
 8000c6c:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8000c6e:	b2da      	uxtb	r2, r3
 8000c70:	4b12      	ldr	r3, [pc, #72]	; (8000cbc <SendUpData+0x210>)
 8000c72:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
	UpDataSend[43] = SendData.WaterDepth >> 8;
 8000c76:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8000c78:	0a1b      	lsrs	r3, r3, #8
 8000c7a:	b29b      	uxth	r3, r3
 8000c7c:	b2da      	uxtb	r2, r3
 8000c7e:	4b0f      	ldr	r3, [pc, #60]	; (8000cbc <SendUpData+0x210>)
 8000c80:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
	UpDataSend[44] = XorCaculate(UpDataSend, 38);
 8000c84:	2126      	movs	r1, #38	; 0x26
 8000c86:	480d      	ldr	r0, [pc, #52]	; (8000cbc <SendUpData+0x210>)
 8000c88:	f000 f90a 	bl	8000ea0 <XorCaculate>
 8000c8c:	4603      	mov	r3, r0
 8000c8e:	461a      	mov	r2, r3
 8000c90:	4b0a      	ldr	r3, [pc, #40]	; (8000cbc <SendUpData+0x210>)
 8000c92:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
	UpDataSend[45] = 0xff;
 8000c96:	4b09      	ldr	r3, [pc, #36]	; (8000cbc <SendUpData+0x210>)
 8000c98:	22ff      	movs	r2, #255	; 0xff
 8000c9a:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
	UpDataSend[46] = 0xff;
 8000c9e:	4b07      	ldr	r3, [pc, #28]	; (8000cbc <SendUpData+0x210>)
 8000ca0:	22ff      	movs	r2, #255	; 0xff
 8000ca2:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e

	HAL_UART_Transmit_DMA(&Up_UART, UpDataSend, Up_UART_TXLen);
 8000ca6:	222f      	movs	r2, #47	; 0x2f
 8000ca8:	4904      	ldr	r1, [pc, #16]	; (8000cbc <SendUpData+0x210>)
 8000caa:	4805      	ldr	r0, [pc, #20]	; (8000cc0 <SendUpData+0x214>)
 8000cac:	f008 fd74 	bl	8009798 <HAL_UART_Transmit_DMA>
}
 8000cb0:	bf00      	nop
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000cb8:	b004      	add	sp, #16
 8000cba:	4770      	bx	lr
 8000cbc:	24000070 	.word	0x24000070
 8000cc0:	200044d0 	.word	0x200044d0

08000cc4 <SpecialMovePID>:
 * @param  SetValue         目标值
 * @param  ActualValue      当前值
 * @return u16 位置PID数据
 */
u16 SpecialMovePID(u8 ModeType, u16 SetValue, u16 ActualValue)
{
 8000cc4:	b480      	push	{r7}
 8000cc6:	b08d      	sub	sp, #52	; 0x34
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	4603      	mov	r3, r0
 8000ccc:	71fb      	strb	r3, [r7, #7]
 8000cce:	460b      	mov	r3, r1
 8000cd0:	80bb      	strh	r3, [r7, #4]
 8000cd2:	4613      	mov	r3, r2
 8000cd4:	807b      	strh	r3, [r7, #2]
	//累计积分位置
	static float LocSum;
	//数据清空标志位
	static u8 PIDData = 0;

	if (ModeType == 4)
 8000cd6:	79fb      	ldrb	r3, [r7, #7]
 8000cd8:	2b04      	cmp	r3, #4
 8000cda:	d151      	bne.n	8000d80 <SpecialMovePID+0xbc>
	{
		PIDData = 0;
 8000cdc:	4b5d      	ldr	r3, [pc, #372]	; (8000e54 <SpecialMovePID+0x190>)
 8000cde:	2200      	movs	r2, #0
 8000ce0:	701a      	strb	r2, [r3, #0]
		u16 PIDLoc;
		Ek = (float) (SetValue - ActualValue);
 8000ce2:	88ba      	ldrh	r2, [r7, #4]
 8000ce4:	887b      	ldrh	r3, [r7, #2]
 8000ce6:	1ad3      	subs	r3, r2, r3
 8000ce8:	ee07 3a90 	vmov	s15, r3
 8000cec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000cf0:	4b59      	ldr	r3, [pc, #356]	; (8000e58 <SpecialMovePID+0x194>)
 8000cf2:	edc3 7a00 	vstr	s15, [r3]
		LocSum += Ek;
 8000cf6:	4b59      	ldr	r3, [pc, #356]	; (8000e5c <SpecialMovePID+0x198>)
 8000cf8:	ed93 7a00 	vldr	s14, [r3]
 8000cfc:	4b56      	ldr	r3, [pc, #344]	; (8000e58 <SpecialMovePID+0x194>)
 8000cfe:	edd3 7a00 	vldr	s15, [r3]
 8000d02:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d06:	4b55      	ldr	r3, [pc, #340]	; (8000e5c <SpecialMovePID+0x198>)
 8000d08:	edc3 7a00 	vstr	s15, [r3]
		PIDLoc =
				(u16) (1500
						+ BASICCTRL_RANGE(
 8000d0c:	4b52      	ldr	r3, [pc, #328]	; (8000e58 <SpecialMovePID+0x194>)
 8000d0e:	edd3 7a00 	vldr	s15, [r3]
 8000d12:	ed9f 7a53 	vldr	s14, [pc, #332]	; 8000e60 <SpecialMovePID+0x19c>
 8000d16:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000d1a:	4b50      	ldr	r3, [pc, #320]	; (8000e5c <SpecialMovePID+0x198>)
 8000d1c:	edd3 7a00 	vldr	s15, [r3]
 8000d20:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8000d24:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000d28:	4b4e      	ldr	r3, [pc, #312]	; (8000e64 <SpecialMovePID+0x1a0>)
 8000d2a:	edd3 6a00 	vldr	s13, [r3]
 8000d2e:	4b4a      	ldr	r3, [pc, #296]	; (8000e58 <SpecialMovePID+0x194>)
 8000d30:	edd3 7a00 	vldr	s15, [r3]
 8000d34:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8000d38:	eddf 6a4b 	vldr	s13, [pc, #300]	; 8000e68 <SpecialMovePID+0x1a4>
 8000d3c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000d40:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d44:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000d48:	ee17 3a90 	vmov	r3, s15
 8000d4c:	b21b      	sxth	r3, r3
 8000d4e:	847b      	strh	r3, [r7, #34]	; 0x22
 8000d50:	4b46      	ldr	r3, [pc, #280]	; (8000e6c <SpecialMovePID+0x1a8>)
 8000d52:	61fb      	str	r3, [r7, #28]
 8000d54:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8000d58:	461a      	mov	r2, r3
 8000d5a:	69fb      	ldr	r3, [r7, #28]
 8000d5c:	4293      	cmp	r3, r2
 8000d5e:	bfb8      	it	lt
 8000d60:	4613      	movlt	r3, r2
 8000d62:	62bb      	str	r3, [r7, #40]	; 0x28
 8000d64:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d68:	627b      	str	r3, [r7, #36]	; 0x24
 8000d6a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000d6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000d6e:	4293      	cmp	r3, r2
 8000d70:	bfa8      	it	ge
 8000d72:	4613      	movge	r3, r2
				(u16) (1500
 8000d74:	b29b      	uxth	r3, r3
		PIDLoc =
 8000d76:	f203 53dc 	addw	r3, r3, #1500	; 0x5dc
 8000d7a:	85bb      	strh	r3, [r7, #44]	; 0x2c
								(int16_t) (PID_D_Kp * Ek + (PID_D_Ki * LocSum) + PID_D_Kd * (Ek1 - Ek)),
								-1000, 1000));
		return PIDLoc;
 8000d7c:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8000d7e:	e062      	b.n	8000e46 <SpecialMovePID+0x182>
	}
	else if (ModeType == 2)
 8000d80:	79fb      	ldrb	r3, [r7, #7]
 8000d82:	2b02      	cmp	r3, #2
 8000d84:	d14f      	bne.n	8000e26 <SpecialMovePID+0x162>
	{
		PIDData = 0;
 8000d86:	4b33      	ldr	r3, [pc, #204]	; (8000e54 <SpecialMovePID+0x190>)
 8000d88:	2200      	movs	r2, #0
 8000d8a:	701a      	strb	r2, [r3, #0]
		u16 PIDLoc;
		Ek = (float) (SetValue - ActualValue);
 8000d8c:	88ba      	ldrh	r2, [r7, #4]
 8000d8e:	887b      	ldrh	r3, [r7, #2]
 8000d90:	1ad3      	subs	r3, r2, r3
 8000d92:	ee07 3a90 	vmov	s15, r3
 8000d96:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000d9a:	4b2f      	ldr	r3, [pc, #188]	; (8000e58 <SpecialMovePID+0x194>)
 8000d9c:	edc3 7a00 	vstr	s15, [r3]
		LocSum += Ek;
 8000da0:	4b2e      	ldr	r3, [pc, #184]	; (8000e5c <SpecialMovePID+0x198>)
 8000da2:	ed93 7a00 	vldr	s14, [r3]
 8000da6:	4b2c      	ldr	r3, [pc, #176]	; (8000e58 <SpecialMovePID+0x194>)
 8000da8:	edd3 7a00 	vldr	s15, [r3]
 8000dac:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000db0:	4b2a      	ldr	r3, [pc, #168]	; (8000e5c <SpecialMovePID+0x198>)
 8000db2:	edc3 7a00 	vstr	s15, [r3]
		PIDLoc =
				(u16) (1500
						+ BASICCTRL_RANGE(
 8000db6:	4b28      	ldr	r3, [pc, #160]	; (8000e58 <SpecialMovePID+0x194>)
 8000db8:	edd3 7a00 	vldr	s15, [r3]
 8000dbc:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 8000e70 <SpecialMovePID+0x1ac>
 8000dc0:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000dc4:	4b25      	ldr	r3, [pc, #148]	; (8000e5c <SpecialMovePID+0x198>)
 8000dc6:	edd3 7a00 	vldr	s15, [r3]
 8000dca:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000dce:	4b25      	ldr	r3, [pc, #148]	; (8000e64 <SpecialMovePID+0x1a0>)
 8000dd0:	edd3 6a00 	vldr	s13, [r3]
 8000dd4:	4b20      	ldr	r3, [pc, #128]	; (8000e58 <SpecialMovePID+0x194>)
 8000dd6:	edd3 7a00 	vldr	s15, [r3]
 8000dda:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8000dde:	eddf 6a25 	vldr	s13, [pc, #148]	; 8000e74 <SpecialMovePID+0x1b0>
 8000de2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000de6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000dea:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000dee:	ee17 3a90 	vmov	r3, s15
 8000df2:	b21b      	sxth	r3, r3
 8000df4:	827b      	strh	r3, [r7, #18]
 8000df6:	4b1d      	ldr	r3, [pc, #116]	; (8000e6c <SpecialMovePID+0x1a8>)
 8000df8:	60fb      	str	r3, [r7, #12]
 8000dfa:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8000dfe:	461a      	mov	r2, r3
 8000e00:	68fb      	ldr	r3, [r7, #12]
 8000e02:	4293      	cmp	r3, r2
 8000e04:	bfb8      	it	lt
 8000e06:	4613      	movlt	r3, r2
 8000e08:	61bb      	str	r3, [r7, #24]
 8000e0a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e0e:	617b      	str	r3, [r7, #20]
 8000e10:	697a      	ldr	r2, [r7, #20]
 8000e12:	69bb      	ldr	r3, [r7, #24]
 8000e14:	4293      	cmp	r3, r2
 8000e16:	bfa8      	it	ge
 8000e18:	4613      	movge	r3, r2
				(u16) (1500
 8000e1a:	b29b      	uxth	r3, r3
		PIDLoc =
 8000e1c:	f203 53dc 	addw	r3, r3, #1500	; 0x5dc
 8000e20:	85fb      	strh	r3, [r7, #46]	; 0x2e
								(int16_t) (PID_O_Kp * Ek + (PID_O_Ki * LocSum) + PID_O_Kd * (Ek1 - Ek)),
								-1000, 1000));
		return PIDLoc;
 8000e22:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8000e24:	e00f      	b.n	8000e46 <SpecialMovePID+0x182>
	}
	else
	{
		if (!PIDData)
 8000e26:	4b0b      	ldr	r3, [pc, #44]	; (8000e54 <SpecialMovePID+0x190>)
 8000e28:	781b      	ldrb	r3, [r3, #0]
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d10a      	bne.n	8000e44 <SpecialMovePID+0x180>
		{
			PIDData = 1;
 8000e2e:	4b09      	ldr	r3, [pc, #36]	; (8000e54 <SpecialMovePID+0x190>)
 8000e30:	2201      	movs	r2, #1
 8000e32:	701a      	strb	r2, [r3, #0]
			Ek = 0;
 8000e34:	4b08      	ldr	r3, [pc, #32]	; (8000e58 <SpecialMovePID+0x194>)
 8000e36:	f04f 0200 	mov.w	r2, #0
 8000e3a:	601a      	str	r2, [r3, #0]
			LocSum = 0;
 8000e3c:	4b07      	ldr	r3, [pc, #28]	; (8000e5c <SpecialMovePID+0x198>)
 8000e3e:	f04f 0200 	mov.w	r2, #0
 8000e42:	601a      	str	r2, [r3, #0]
		}
		return 0;
 8000e44:	2300      	movs	r3, #0
	}
}
 8000e46:	4618      	mov	r0, r3
 8000e48:	3734      	adds	r7, #52	; 0x34
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e50:	4770      	bx	lr
 8000e52:	bf00      	nop
 8000e54:	20000030 	.word	0x20000030
 8000e58:	20000034 	.word	0x20000034
 8000e5c:	20000038 	.word	0x20000038
 8000e60:	43480000 	.word	0x43480000
 8000e64:	2000003c 	.word	0x2000003c
 8000e68:	43960000 	.word	0x43960000
 8000e6c:	fffffc18 	.word	0xfffffc18
 8000e70:	42c80000 	.word	0x42c80000
 8000e74:	43160000 	.word	0x43160000

08000e78 <IdTest>:
 * @param  SendUpLength     上传数据长度
 * @param  SendDownLength   下传指令长度
 * @return u8 正确为1；错误为0，如果不开启奇偶校验默认为1
 */
static u8 IdTest(u8 *String, u8 Format, u8 SendUpLength, u8 SendDownLength)
{
 8000e78:	b480      	push	{r7}
 8000e7a:	b083      	sub	sp, #12
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	6078      	str	r0, [r7, #4]
 8000e80:	4608      	mov	r0, r1
 8000e82:	4611      	mov	r1, r2
 8000e84:	461a      	mov	r2, r3
 8000e86:	4603      	mov	r3, r0
 8000e88:	70fb      	strb	r3, [r7, #3]
 8000e8a:	460b      	mov	r3, r1
 8000e8c:	70bb      	strb	r3, [r7, #2]
 8000e8e:	4613      	mov	r3, r2
 8000e90:	707b      	strb	r3, [r7, #1]
			return 0;
		}
	}
	return 1;
#else
	return 1; //不开启奇偶校验时默认成功
 8000e92:	2301      	movs	r3, #1
#endif
}
 8000e94:	4618      	mov	r0, r3
 8000e96:	370c      	adds	r7, #12
 8000e98:	46bd      	mov	sp, r7
 8000e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9e:	4770      	bx	lr

08000ea0 <XorCaculate>:
 * @param  CacString        待校验数据
 * @param  CacStringSize    待校验数据长度
 * @return u8 异或运算结果，如果不开启数据校验则默认返回0
 */
static u8 XorCaculate(u8 *CacString, u8 CacStringSize)
{
 8000ea0:	b480      	push	{r7}
 8000ea2:	b083      	sub	sp, #12
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	6078      	str	r0, [r7, #4]
 8000ea8:	460b      	mov	r3, r1
 8000eaa:	70fb      	strb	r3, [r7, #3]
	{
		CacResult ^= CacString[i];
	}
	return CacResult;
#else
	return 0;
 8000eac:	2300      	movs	r3, #0
#endif
}
 8000eae:	4618      	mov	r0, r3
 8000eb0:	370c      	adds	r7, #12
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb8:	4770      	bx	lr
	...

08000ebc <InitGY39>:

/**
 * @brief GY39温湿度大气压传感器初始化
 */
void InitGY39(void)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	af00      	add	r7, sp, #0
	GY39Send[0] = 0xa5;
 8000ec0:	4b07      	ldr	r3, [pc, #28]	; (8000ee0 <InitGY39+0x24>)
 8000ec2:	22a5      	movs	r2, #165	; 0xa5
 8000ec4:	701a      	strb	r2, [r3, #0]
	GY39Send[1] = 0x82;
 8000ec6:	4b06      	ldr	r3, [pc, #24]	; (8000ee0 <InitGY39+0x24>)
 8000ec8:	2282      	movs	r2, #130	; 0x82
 8000eca:	705a      	strb	r2, [r3, #1]
	GY39Send[2] = 0x27;
 8000ecc:	4b04      	ldr	r3, [pc, #16]	; (8000ee0 <InitGY39+0x24>)
 8000ece:	2227      	movs	r2, #39	; 0x27
 8000ed0:	709a      	strb	r2, [r3, #2]

	HAL_UART_Transmit_DMA(&GY39_UART, GY39Send, GY39_UART_TXLen);
 8000ed2:	2203      	movs	r2, #3
 8000ed4:	4902      	ldr	r1, [pc, #8]	; (8000ee0 <InitGY39+0x24>)
 8000ed6:	4803      	ldr	r0, [pc, #12]	; (8000ee4 <InitGY39+0x28>)
 8000ed8:	f008 fc5e 	bl	8009798 <HAL_UART_Transmit_DMA>
}
 8000edc:	bf00      	nop
 8000ede:	bd80      	pop	{r7, pc}
 8000ee0:	240000dc 	.word	0x240000dc
 8000ee4:	20004718 	.word	0x20004718

08000ee8 <ReceiveGY39>:
/**
 * @brief 接收GY39温湿度大气压传感器数据
 * @return GY39Data GY39传感器数据接收结构体
 */
GY39Data ReceiveGY39(void)
{
 8000ee8:	b590      	push	{r4, r7, lr}
 8000eea:	b087      	sub	sp, #28
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]
	GY39Data RevGY39;

	RevGY39.Temperature = ((GY39Receive[3] << 8) | GY39Receive[2]);
 8000ef0:	4b1e      	ldr	r3, [pc, #120]	; (8000f6c <ReceiveGY39+0x84>)
 8000ef2:	78db      	ldrb	r3, [r3, #3]
 8000ef4:	021b      	lsls	r3, r3, #8
 8000ef6:	b21a      	sxth	r2, r3
 8000ef8:	4b1c      	ldr	r3, [pc, #112]	; (8000f6c <ReceiveGY39+0x84>)
 8000efa:	789b      	ldrb	r3, [r3, #2]
 8000efc:	b21b      	sxth	r3, r3
 8000efe:	4313      	orrs	r3, r2
 8000f00:	b21b      	sxth	r3, r3
 8000f02:	b29b      	uxth	r3, r3
 8000f04:	81bb      	strh	r3, [r7, #12]
	RevGY39.Baro = ((GY39Receive[7] << 24) | (GY39Receive[6] << 16)
 8000f06:	4b19      	ldr	r3, [pc, #100]	; (8000f6c <ReceiveGY39+0x84>)
 8000f08:	79db      	ldrb	r3, [r3, #7]
 8000f0a:	061a      	lsls	r2, r3, #24
 8000f0c:	4b17      	ldr	r3, [pc, #92]	; (8000f6c <ReceiveGY39+0x84>)
 8000f0e:	799b      	ldrb	r3, [r3, #6]
 8000f10:	041b      	lsls	r3, r3, #16
 8000f12:	431a      	orrs	r2, r3
			| (GY39Receive[5] << 8) | GY39Receive[4]);
 8000f14:	4b15      	ldr	r3, [pc, #84]	; (8000f6c <ReceiveGY39+0x84>)
 8000f16:	795b      	ldrb	r3, [r3, #5]
 8000f18:	021b      	lsls	r3, r3, #8
 8000f1a:	4313      	orrs	r3, r2
 8000f1c:	4a13      	ldr	r2, [pc, #76]	; (8000f6c <ReceiveGY39+0x84>)
 8000f1e:	7912      	ldrb	r2, [r2, #4]
 8000f20:	4313      	orrs	r3, r2
	RevGY39.Baro = ((GY39Receive[7] << 24) | (GY39Receive[6] << 16)
 8000f22:	613b      	str	r3, [r7, #16]
	RevGY39.Hum = ((GY39Receive[9] << 8) | GY39Receive[8]);
 8000f24:	4b11      	ldr	r3, [pc, #68]	; (8000f6c <ReceiveGY39+0x84>)
 8000f26:	7a5b      	ldrb	r3, [r3, #9]
 8000f28:	021b      	lsls	r3, r3, #8
 8000f2a:	b21a      	sxth	r2, r3
 8000f2c:	4b0f      	ldr	r3, [pc, #60]	; (8000f6c <ReceiveGY39+0x84>)
 8000f2e:	7a1b      	ldrb	r3, [r3, #8]
 8000f30:	b21b      	sxth	r3, r3
 8000f32:	4313      	orrs	r3, r2
 8000f34:	b21b      	sxth	r3, r3
 8000f36:	b29b      	uxth	r3, r3
 8000f38:	82bb      	strh	r3, [r7, #20]

	__HAL_UART_ENABLE_IT(&GY39_UART, UART_IT_IDLE);
 8000f3a:	4b0d      	ldr	r3, [pc, #52]	; (8000f70 <ReceiveGY39+0x88>)
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	681a      	ldr	r2, [r3, #0]
 8000f40:	4b0b      	ldr	r3, [pc, #44]	; (8000f70 <ReceiveGY39+0x88>)
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	f042 0210 	orr.w	r2, r2, #16
 8000f48:	601a      	str	r2, [r3, #0]
	HAL_UART_Receive_DMA(&GY39_UART, GY39Receive, GY39_UART_RXLen);
 8000f4a:	2212      	movs	r2, #18
 8000f4c:	4907      	ldr	r1, [pc, #28]	; (8000f6c <ReceiveGY39+0x84>)
 8000f4e:	4808      	ldr	r0, [pc, #32]	; (8000f70 <ReceiveGY39+0x88>)
 8000f50:	f008 fca2 	bl	8009898 <HAL_UART_Receive_DMA>

	return RevGY39;
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	461c      	mov	r4, r3
 8000f58:	f107 030c 	add.w	r3, r7, #12
 8000f5c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8000f60:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8000f64:	6878      	ldr	r0, [r7, #4]
 8000f66:	371c      	adds	r7, #28
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	bd90      	pop	{r4, r7, pc}
 8000f6c:	240000e0 	.word	0x240000e0
 8000f70:	20004718 	.word	0x20004718

08000f74 <ReceiveWT931>:
/**
 * @brief 接收WT931九轴传感器数据
 * @return WT931Data WT931九轴传感器数据结构体
 */
WT931Data ReceiveWT931(void)
{
 8000f74:	b5b0      	push	{r4, r5, r7, lr}
 8000f76:	b088      	sub	sp, #32
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]
	WT931Data RevWT931;

	RevWT931.AccNum[0] = ((WT931Receive[3] << 8) | WT931Receive[2]);
 8000f7c:	4b53      	ldr	r3, [pc, #332]	; (80010cc <ReceiveWT931+0x158>)
 8000f7e:	78db      	ldrb	r3, [r3, #3]
 8000f80:	021b      	lsls	r3, r3, #8
 8000f82:	b21a      	sxth	r2, r3
 8000f84:	4b51      	ldr	r3, [pc, #324]	; (80010cc <ReceiveWT931+0x158>)
 8000f86:	789b      	ldrb	r3, [r3, #2]
 8000f88:	b21b      	sxth	r3, r3
 8000f8a:	4313      	orrs	r3, r2
 8000f8c:	b21b      	sxth	r3, r3
 8000f8e:	b29b      	uxth	r3, r3
 8000f90:	813b      	strh	r3, [r7, #8]
	RevWT931.AccNum[1] = ((WT931Receive[5] << 8) | WT931Receive[4]);
 8000f92:	4b4e      	ldr	r3, [pc, #312]	; (80010cc <ReceiveWT931+0x158>)
 8000f94:	795b      	ldrb	r3, [r3, #5]
 8000f96:	021b      	lsls	r3, r3, #8
 8000f98:	b21a      	sxth	r2, r3
 8000f9a:	4b4c      	ldr	r3, [pc, #304]	; (80010cc <ReceiveWT931+0x158>)
 8000f9c:	791b      	ldrb	r3, [r3, #4]
 8000f9e:	b21b      	sxth	r3, r3
 8000fa0:	4313      	orrs	r3, r2
 8000fa2:	b21b      	sxth	r3, r3
 8000fa4:	b29b      	uxth	r3, r3
 8000fa6:	817b      	strh	r3, [r7, #10]
	RevWT931.AccNum[2] = ((WT931Receive[7] << 8) | WT931Receive[6]);
 8000fa8:	4b48      	ldr	r3, [pc, #288]	; (80010cc <ReceiveWT931+0x158>)
 8000faa:	79db      	ldrb	r3, [r3, #7]
 8000fac:	021b      	lsls	r3, r3, #8
 8000fae:	b21a      	sxth	r2, r3
 8000fb0:	4b46      	ldr	r3, [pc, #280]	; (80010cc <ReceiveWT931+0x158>)
 8000fb2:	799b      	ldrb	r3, [r3, #6]
 8000fb4:	b21b      	sxth	r3, r3
 8000fb6:	4313      	orrs	r3, r2
 8000fb8:	b21b      	sxth	r3, r3
 8000fba:	b29b      	uxth	r3, r3
 8000fbc:	81bb      	strh	r3, [r7, #12]
	RevWT931.RotNum[0] = ((WT931Receive[14] << 8) | WT931Receive[13]);
 8000fbe:	4b43      	ldr	r3, [pc, #268]	; (80010cc <ReceiveWT931+0x158>)
 8000fc0:	7b9b      	ldrb	r3, [r3, #14]
 8000fc2:	021b      	lsls	r3, r3, #8
 8000fc4:	b21a      	sxth	r2, r3
 8000fc6:	4b41      	ldr	r3, [pc, #260]	; (80010cc <ReceiveWT931+0x158>)
 8000fc8:	7b5b      	ldrb	r3, [r3, #13]
 8000fca:	b21b      	sxth	r3, r3
 8000fcc:	4313      	orrs	r3, r2
 8000fce:	b21b      	sxth	r3, r3
 8000fd0:	b29b      	uxth	r3, r3
 8000fd2:	81fb      	strh	r3, [r7, #14]
	RevWT931.RotNum[1] = ((WT931Receive[16] << 8) | WT931Receive[15]);
 8000fd4:	4b3d      	ldr	r3, [pc, #244]	; (80010cc <ReceiveWT931+0x158>)
 8000fd6:	7c1b      	ldrb	r3, [r3, #16]
 8000fd8:	021b      	lsls	r3, r3, #8
 8000fda:	b21a      	sxth	r2, r3
 8000fdc:	4b3b      	ldr	r3, [pc, #236]	; (80010cc <ReceiveWT931+0x158>)
 8000fde:	7bdb      	ldrb	r3, [r3, #15]
 8000fe0:	b21b      	sxth	r3, r3
 8000fe2:	4313      	orrs	r3, r2
 8000fe4:	b21b      	sxth	r3, r3
 8000fe6:	b29b      	uxth	r3, r3
 8000fe8:	823b      	strh	r3, [r7, #16]
	RevWT931.RotNum[2] = ((WT931Receive[18] << 8) | WT931Receive[17]);
 8000fea:	4b38      	ldr	r3, [pc, #224]	; (80010cc <ReceiveWT931+0x158>)
 8000fec:	7c9b      	ldrb	r3, [r3, #18]
 8000fee:	021b      	lsls	r3, r3, #8
 8000ff0:	b21a      	sxth	r2, r3
 8000ff2:	4b36      	ldr	r3, [pc, #216]	; (80010cc <ReceiveWT931+0x158>)
 8000ff4:	7c5b      	ldrb	r3, [r3, #17]
 8000ff6:	b21b      	sxth	r3, r3
 8000ff8:	4313      	orrs	r3, r2
 8000ffa:	b21b      	sxth	r3, r3
 8000ffc:	b29b      	uxth	r3, r3
 8000ffe:	827b      	strh	r3, [r7, #18]
	RevWT931.EulNum[0] = ((WT931Receive[25] << 8) | WT931Receive[24]);
 8001000:	4b32      	ldr	r3, [pc, #200]	; (80010cc <ReceiveWT931+0x158>)
 8001002:	7e5b      	ldrb	r3, [r3, #25]
 8001004:	021b      	lsls	r3, r3, #8
 8001006:	b21a      	sxth	r2, r3
 8001008:	4b30      	ldr	r3, [pc, #192]	; (80010cc <ReceiveWT931+0x158>)
 800100a:	7e1b      	ldrb	r3, [r3, #24]
 800100c:	b21b      	sxth	r3, r3
 800100e:	4313      	orrs	r3, r2
 8001010:	b21b      	sxth	r3, r3
 8001012:	b29b      	uxth	r3, r3
 8001014:	82bb      	strh	r3, [r7, #20]
	RevWT931.EulNum[1] = ((WT931Receive[27] << 8) | WT931Receive[26]);
 8001016:	4b2d      	ldr	r3, [pc, #180]	; (80010cc <ReceiveWT931+0x158>)
 8001018:	7edb      	ldrb	r3, [r3, #27]
 800101a:	021b      	lsls	r3, r3, #8
 800101c:	b21a      	sxth	r2, r3
 800101e:	4b2b      	ldr	r3, [pc, #172]	; (80010cc <ReceiveWT931+0x158>)
 8001020:	7e9b      	ldrb	r3, [r3, #26]
 8001022:	b21b      	sxth	r3, r3
 8001024:	4313      	orrs	r3, r2
 8001026:	b21b      	sxth	r3, r3
 8001028:	b29b      	uxth	r3, r3
 800102a:	82fb      	strh	r3, [r7, #22]
	RevWT931.EulNum[2] = ((WT931Receive[29] << 8) | WT931Receive[28]);
 800102c:	4b27      	ldr	r3, [pc, #156]	; (80010cc <ReceiveWT931+0x158>)
 800102e:	7f5b      	ldrb	r3, [r3, #29]
 8001030:	021b      	lsls	r3, r3, #8
 8001032:	b21a      	sxth	r2, r3
 8001034:	4b25      	ldr	r3, [pc, #148]	; (80010cc <ReceiveWT931+0x158>)
 8001036:	7f1b      	ldrb	r3, [r3, #28]
 8001038:	b21b      	sxth	r3, r3
 800103a:	4313      	orrs	r3, r2
 800103c:	b21b      	sxth	r3, r3
 800103e:	b29b      	uxth	r3, r3
 8001040:	833b      	strh	r3, [r7, #24]
	RevWT931.MagNum[0] = ((WT931Receive[36] << 8) | WT931Receive[35]);
 8001042:	4b22      	ldr	r3, [pc, #136]	; (80010cc <ReceiveWT931+0x158>)
 8001044:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001048:	021b      	lsls	r3, r3, #8
 800104a:	b21a      	sxth	r2, r3
 800104c:	4b1f      	ldr	r3, [pc, #124]	; (80010cc <ReceiveWT931+0x158>)
 800104e:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8001052:	b21b      	sxth	r3, r3
 8001054:	4313      	orrs	r3, r2
 8001056:	b21b      	sxth	r3, r3
 8001058:	b29b      	uxth	r3, r3
 800105a:	837b      	strh	r3, [r7, #26]
	RevWT931.MagNum[1] = ((WT931Receive[38] << 8) | WT931Receive[37]);
 800105c:	4b1b      	ldr	r3, [pc, #108]	; (80010cc <ReceiveWT931+0x158>)
 800105e:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8001062:	021b      	lsls	r3, r3, #8
 8001064:	b21a      	sxth	r2, r3
 8001066:	4b19      	ldr	r3, [pc, #100]	; (80010cc <ReceiveWT931+0x158>)
 8001068:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800106c:	b21b      	sxth	r3, r3
 800106e:	4313      	orrs	r3, r2
 8001070:	b21b      	sxth	r3, r3
 8001072:	b29b      	uxth	r3, r3
 8001074:	83bb      	strh	r3, [r7, #28]
	RevWT931.MagNum[2] = ((WT931Receive[40] << 8) | WT931Receive[39]);
 8001076:	4b15      	ldr	r3, [pc, #84]	; (80010cc <ReceiveWT931+0x158>)
 8001078:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800107c:	021b      	lsls	r3, r3, #8
 800107e:	b21a      	sxth	r2, r3
 8001080:	4b12      	ldr	r3, [pc, #72]	; (80010cc <ReceiveWT931+0x158>)
 8001082:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8001086:	b21b      	sxth	r3, r3
 8001088:	4313      	orrs	r3, r2
 800108a:	b21b      	sxth	r3, r3
 800108c:	b29b      	uxth	r3, r3
 800108e:	83fb      	strh	r3, [r7, #30]

	__HAL_UART_ENABLE_IT(&WT931_UART, UART_IT_IDLE);
 8001090:	4b0f      	ldr	r3, [pc, #60]	; (80010d0 <ReceiveWT931+0x15c>)
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	681a      	ldr	r2, [r3, #0]
 8001096:	4b0e      	ldr	r3, [pc, #56]	; (80010d0 <ReceiveWT931+0x15c>)
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	f042 0210 	orr.w	r2, r2, #16
 800109e:	601a      	str	r2, [r3, #0]
	HAL_UART_Receive_DMA(&WT931_UART, WT931Receive, WT931_UART_RXLen);
 80010a0:	223c      	movs	r2, #60	; 0x3c
 80010a2:	490a      	ldr	r1, [pc, #40]	; (80010cc <ReceiveWT931+0x158>)
 80010a4:	480a      	ldr	r0, [pc, #40]	; (80010d0 <ReceiveWT931+0x15c>)
 80010a6:	f008 fbf7 	bl	8009898 <HAL_UART_Receive_DMA>

	return RevWT931;
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	461d      	mov	r5, r3
 80010ae:	f107 0408 	add.w	r4, r7, #8
 80010b2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80010b4:	6028      	str	r0, [r5, #0]
 80010b6:	6069      	str	r1, [r5, #4]
 80010b8:	60aa      	str	r2, [r5, #8]
 80010ba:	60eb      	str	r3, [r5, #12]
 80010bc:	cc03      	ldmia	r4!, {r0, r1}
 80010be:	6128      	str	r0, [r5, #16]
 80010c0:	6169      	str	r1, [r5, #20]
}
 80010c2:	6878      	ldr	r0, [r7, #4]
 80010c4:	3720      	adds	r7, #32
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bdb0      	pop	{r4, r5, r7, pc}
 80010ca:	bf00      	nop
 80010cc:	240000a0 	.word	0x240000a0
 80010d0:	2000416c 	.word	0x2000416c

080010d4 <ReceiveDeep>:
/**
 * @brief 接收水深水温传感器数据
 * @return DeepData 水深水温传感器数据结构体
 */
DeepData ReceiveDeep(void)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b082      	sub	sp, #8
 80010d8:	af00      	add	r7, sp, #0
	DeepData RevDeep;

	RevDeep.WaterDepth = ((DeepReceive[1] << 8) | DeepReceive[0]);
 80010da:	4b18      	ldr	r3, [pc, #96]	; (800113c <ReceiveDeep+0x68>)
 80010dc:	785b      	ldrb	r3, [r3, #1]
 80010de:	021b      	lsls	r3, r3, #8
 80010e0:	b21a      	sxth	r2, r3
 80010e2:	4b16      	ldr	r3, [pc, #88]	; (800113c <ReceiveDeep+0x68>)
 80010e4:	781b      	ldrb	r3, [r3, #0]
 80010e6:	b21b      	sxth	r3, r3
 80010e8:	4313      	orrs	r3, r2
 80010ea:	b21b      	sxth	r3, r3
 80010ec:	b29b      	uxth	r3, r3
 80010ee:	807b      	strh	r3, [r7, #2]
	RevDeep.WaterTemperature = ((DeepReceive[3] << 8) | DeepReceive[2]);
 80010f0:	4b12      	ldr	r3, [pc, #72]	; (800113c <ReceiveDeep+0x68>)
 80010f2:	78db      	ldrb	r3, [r3, #3]
 80010f4:	021b      	lsls	r3, r3, #8
 80010f6:	b21a      	sxth	r2, r3
 80010f8:	4b10      	ldr	r3, [pc, #64]	; (800113c <ReceiveDeep+0x68>)
 80010fa:	789b      	ldrb	r3, [r3, #2]
 80010fc:	b21b      	sxth	r3, r3
 80010fe:	4313      	orrs	r3, r2
 8001100:	b21b      	sxth	r3, r3
 8001102:	b29b      	uxth	r3, r3
 8001104:	803b      	strh	r3, [r7, #0]

	__HAL_UART_ENABLE_IT(&Deep_UART, UART_IT_IDLE);
 8001106:	4b0e      	ldr	r3, [pc, #56]	; (8001140 <ReceiveDeep+0x6c>)
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	681a      	ldr	r2, [r3, #0]
 800110c:	4b0c      	ldr	r3, [pc, #48]	; (8001140 <ReceiveDeep+0x6c>)
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	f042 0210 	orr.w	r2, r2, #16
 8001114:	601a      	str	r2, [r3, #0]
	HAL_UART_Receive_DMA(&Deep_UART, DeepReceive, Deep_UART_RXLen);
 8001116:	2204      	movs	r2, #4
 8001118:	4908      	ldr	r1, [pc, #32]	; (800113c <ReceiveDeep+0x68>)
 800111a:	4809      	ldr	r0, [pc, #36]	; (8001140 <ReceiveDeep+0x6c>)
 800111c:	f008 fbbc 	bl	8009898 <HAL_UART_Receive_DMA>
	return RevDeep;
 8001120:	683b      	ldr	r3, [r7, #0]
 8001122:	607b      	str	r3, [r7, #4]
 8001124:	2300      	movs	r3, #0
 8001126:	88ba      	ldrh	r2, [r7, #4]
 8001128:	f362 030f 	bfi	r3, r2, #0, #16
 800112c:	88fa      	ldrh	r2, [r7, #6]
 800112e:	f362 431f 	bfi	r3, r2, #16, #16
}
 8001132:	4618      	mov	r0, r3
 8001134:	3708      	adds	r7, #8
 8001136:	46bd      	mov	sp, r7
 8001138:	bd80      	pop	{r7, pc}
 800113a:	bf00      	nop
 800113c:	240000f4 	.word	0x240000f4
 8001140:	20004680 	.word	0x20004680

08001144 <InitP30>:

/**
 * @brief 声呐传感器初始化
 */
void InitP30(void)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	af00      	add	r7, sp, #0
	//42 52 02 00 78 05 00 00 BB 04 D2 01
	P30Send[0] = 0x42;
 8001148:	4b15      	ldr	r3, [pc, #84]	; (80011a0 <InitP30+0x5c>)
 800114a:	2242      	movs	r2, #66	; 0x42
 800114c:	701a      	strb	r2, [r3, #0]
	P30Send[1] = 0x52;
 800114e:	4b14      	ldr	r3, [pc, #80]	; (80011a0 <InitP30+0x5c>)
 8001150:	2252      	movs	r2, #82	; 0x52
 8001152:	705a      	strb	r2, [r3, #1]
	P30Send[2] = 0x02;
 8001154:	4b12      	ldr	r3, [pc, #72]	; (80011a0 <InitP30+0x5c>)
 8001156:	2202      	movs	r2, #2
 8001158:	709a      	strb	r2, [r3, #2]
	P30Send[3] = 0x00;
 800115a:	4b11      	ldr	r3, [pc, #68]	; (80011a0 <InitP30+0x5c>)
 800115c:	2200      	movs	r2, #0
 800115e:	70da      	strb	r2, [r3, #3]
	P30Send[4] = 0x05;
 8001160:	4b0f      	ldr	r3, [pc, #60]	; (80011a0 <InitP30+0x5c>)
 8001162:	2205      	movs	r2, #5
 8001164:	711a      	strb	r2, [r3, #4]
	P30Send[5] = 0x00;
 8001166:	4b0e      	ldr	r3, [pc, #56]	; (80011a0 <InitP30+0x5c>)
 8001168:	2200      	movs	r2, #0
 800116a:	715a      	strb	r2, [r3, #5]
	P30Send[6] = 0x00;
 800116c:	4b0c      	ldr	r3, [pc, #48]	; (80011a0 <InitP30+0x5c>)
 800116e:	2200      	movs	r2, #0
 8001170:	719a      	strb	r2, [r3, #6]
	P30Send[7] = 0x00;
 8001172:	4b0b      	ldr	r3, [pc, #44]	; (80011a0 <InitP30+0x5c>)
 8001174:	2200      	movs	r2, #0
 8001176:	71da      	strb	r2, [r3, #7]
	P30Send[8] = 0xBB;
 8001178:	4b09      	ldr	r3, [pc, #36]	; (80011a0 <InitP30+0x5c>)
 800117a:	22bb      	movs	r2, #187	; 0xbb
 800117c:	721a      	strb	r2, [r3, #8]
	P30Send[9] = 0x04;
 800117e:	4b08      	ldr	r3, [pc, #32]	; (80011a0 <InitP30+0x5c>)
 8001180:	2204      	movs	r2, #4
 8001182:	725a      	strb	r2, [r3, #9]
	P30Send[10] = 0xD2;
 8001184:	4b06      	ldr	r3, [pc, #24]	; (80011a0 <InitP30+0x5c>)
 8001186:	22d2      	movs	r2, #210	; 0xd2
 8001188:	729a      	strb	r2, [r3, #10]
	P30Send[11] = 0x01;
 800118a:	4b05      	ldr	r3, [pc, #20]	; (80011a0 <InitP30+0x5c>)
 800118c:	2201      	movs	r2, #1
 800118e:	72da      	strb	r2, [r3, #11]

	HAL_UART_Transmit_DMA(&GP30_UART, P30Send, P30_UART_TXLen);
 8001190:	220c      	movs	r2, #12
 8001192:	4903      	ldr	r1, [pc, #12]	; (80011a0 <InitP30+0x5c>)
 8001194:	4803      	ldr	r0, [pc, #12]	; (80011a4 <InitP30+0x60>)
 8001196:	f008 faff 	bl	8009798 <HAL_UART_Transmit_DMA>
}
 800119a:	bf00      	nop
 800119c:	bd80      	pop	{r7, pc}
 800119e:	bf00      	nop
 80011a0:	240000f8 	.word	0x240000f8
 80011a4:	200042d4 	.word	0x200042d4

080011a8 <ReceiveP30>:
/**
 * @brief 接收声呐传感器数据
 * @return P30Data 声呐传感器数据结构体
 */
P30Data ReceiveP30(void)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b088      	sub	sp, #32
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]
	P30Data RevP30;

	uint8_t FrameState = 0;
 80011b0:	2300      	movs	r3, #0
 80011b2:	77fb      	strb	r3, [r7, #31]
	uint8_t Bytenum = 0;
 80011b4:	2300      	movs	r3, #0
 80011b6:	77bb      	strb	r3, [r7, #30]
	uint8_t CheckSum = 0;
 80011b8:	2300      	movs	r3, #0
 80011ba:	777b      	strb	r3, [r7, #29]
	uint8_t datahex[11];

	for (uint8_t i = 0; i < 33; i++)
 80011bc:	2300      	movs	r3, #0
 80011be:	773b      	strb	r3, [r7, #28]
 80011c0:	e069      	b.n	8001296 <ReceiveP30+0xee>
	{
		if (FrameState == 0)
 80011c2:	7ffb      	ldrb	r3, [r7, #31]
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d121      	bne.n	800120c <ReceiveP30+0x64>
		{
			if ((P30Receive[i] == 0x42) && (Bytenum == 0))
 80011c8:	7f3b      	ldrb	r3, [r7, #28]
 80011ca:	4a41      	ldr	r2, [pc, #260]	; (80012d0 <ReceiveP30+0x128>)
 80011cc:	5cd3      	ldrb	r3, [r2, r3]
 80011ce:	2b42      	cmp	r3, #66	; 0x42
 80011d0:	d109      	bne.n	80011e6 <ReceiveP30+0x3e>
 80011d2:	7fbb      	ldrb	r3, [r7, #30]
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d106      	bne.n	80011e6 <ReceiveP30+0x3e>
			{
				CheckSum = P30Receive[i];
 80011d8:	7f3b      	ldrb	r3, [r7, #28]
 80011da:	4a3d      	ldr	r2, [pc, #244]	; (80012d0 <ReceiveP30+0x128>)
 80011dc:	5cd3      	ldrb	r3, [r2, r3]
 80011de:	777b      	strb	r3, [r7, #29]
				Bytenum = 1;
 80011e0:	2301      	movs	r3, #1
 80011e2:	77bb      	strb	r3, [r7, #30]
				continue;
 80011e4:	e054      	b.n	8001290 <ReceiveP30+0xe8>
			}
			else if ((P30Receive[i] == 0x52) && (Bytenum == 1))
 80011e6:	7f3b      	ldrb	r3, [r7, #28]
 80011e8:	4a39      	ldr	r2, [pc, #228]	; (80012d0 <ReceiveP30+0x128>)
 80011ea:	5cd3      	ldrb	r3, [r2, r3]
 80011ec:	2b52      	cmp	r3, #82	; 0x52
 80011ee:	d14f      	bne.n	8001290 <ReceiveP30+0xe8>
 80011f0:	7fbb      	ldrb	r3, [r7, #30]
 80011f2:	2b01      	cmp	r3, #1
 80011f4:	d14c      	bne.n	8001290 <ReceiveP30+0xe8>
			{
				CheckSum += P30Receive[i];
 80011f6:	7f3b      	ldrb	r3, [r7, #28]
 80011f8:	4a35      	ldr	r2, [pc, #212]	; (80012d0 <ReceiveP30+0x128>)
 80011fa:	5cd2      	ldrb	r2, [r2, r3]
 80011fc:	7f7b      	ldrb	r3, [r7, #29]
 80011fe:	4413      	add	r3, r2
 8001200:	777b      	strb	r3, [r7, #29]
				Bytenum = 2;
 8001202:	2302      	movs	r3, #2
 8001204:	77bb      	strb	r3, [r7, #30]
				FrameState = 1;
 8001206:	2301      	movs	r3, #1
 8001208:	77fb      	strb	r3, [r7, #31]
				continue;
 800120a:	e041      	b.n	8001290 <ReceiveP30+0xe8>
			}
		}
		else if (FrameState == 1)
 800120c:	7ffb      	ldrb	r3, [r7, #31]
 800120e:	2b01      	cmp	r3, #1
 8001210:	d13e      	bne.n	8001290 <ReceiveP30+0xe8>
		{
			if (Bytenum < 13)
 8001212:	7fbb      	ldrb	r3, [r7, #30]
 8001214:	2b0c      	cmp	r3, #12
 8001216:	d813      	bhi.n	8001240 <ReceiveP30+0x98>
			{
				datahex[Bytenum - 2] = P30Receive[i];
 8001218:	7f3a      	ldrb	r2, [r7, #28]
 800121a:	7fbb      	ldrb	r3, [r7, #30]
 800121c:	3b02      	subs	r3, #2
 800121e:	492c      	ldr	r1, [pc, #176]	; (80012d0 <ReceiveP30+0x128>)
 8001220:	5c8a      	ldrb	r2, [r1, r2]
 8001222:	f107 0120 	add.w	r1, r7, #32
 8001226:	440b      	add	r3, r1
 8001228:	f803 2c18 	strb.w	r2, [r3, #-24]
				CheckSum += P30Receive[i];
 800122c:	7f3b      	ldrb	r3, [r7, #28]
 800122e:	4a28      	ldr	r2, [pc, #160]	; (80012d0 <ReceiveP30+0x128>)
 8001230:	5cd2      	ldrb	r2, [r2, r3]
 8001232:	7f7b      	ldrb	r3, [r7, #29]
 8001234:	4413      	add	r3, r2
 8001236:	777b      	strb	r3, [r7, #29]
				Bytenum++;
 8001238:	7fbb      	ldrb	r3, [r7, #30]
 800123a:	3301      	adds	r3, #1
 800123c:	77bb      	strb	r3, [r7, #30]
 800123e:	e027      	b.n	8001290 <ReceiveP30+0xe8>
			}
			else
			{
				if (P30Receive[i] == (CheckSum & 0xFF))
 8001240:	7f3b      	ldrb	r3, [r7, #28]
 8001242:	4a23      	ldr	r2, [pc, #140]	; (80012d0 <ReceiveP30+0x128>)
 8001244:	5cd3      	ldrb	r3, [r2, r3]
 8001246:	7f7a      	ldrb	r2, [r7, #29]
 8001248:	429a      	cmp	r2, r3
 800124a:	d11b      	bne.n	8001284 <ReceiveP30+0xdc>
				{
					RevP30.Confidence = datahex[10];
 800124c:	7cbb      	ldrb	r3, [r7, #18]
 800124e:	b29b      	uxth	r3, r3
 8001250:	833b      	strh	r3, [r7, #24]
					RevP30.DepthToBottom = (float) ((datahex[6] | datahex[7]
 8001252:	7bba      	ldrb	r2, [r7, #14]
 8001254:	7bfb      	ldrb	r3, [r7, #15]
							| datahex[8] | datahex[9]) / 1000);
 8001256:	4313      	orrs	r3, r2
 8001258:	b2da      	uxtb	r2, r3
 800125a:	7c3b      	ldrb	r3, [r7, #16]
 800125c:	4313      	orrs	r3, r2
 800125e:	b2da      	uxtb	r2, r3
 8001260:	7c7b      	ldrb	r3, [r7, #17]
 8001262:	4313      	orrs	r3, r2
 8001264:	b2db      	uxtb	r3, r3
 8001266:	4a1b      	ldr	r2, [pc, #108]	; (80012d4 <ReceiveP30+0x12c>)
 8001268:	fb82 1203 	smull	r1, r2, r2, r3
 800126c:	1192      	asrs	r2, r2, #6
 800126e:	17db      	asrs	r3, r3, #31
 8001270:	1ad3      	subs	r3, r2, r3
					RevP30.DepthToBottom = (float) ((datahex[6] | datahex[7]
 8001272:	ee07 3a90 	vmov	s15, r3
 8001276:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800127a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800127e:	ee17 3a90 	vmov	r3, s15
 8001282:	617b      	str	r3, [r7, #20]
				}
				CheckSum = 0;
 8001284:	2300      	movs	r3, #0
 8001286:	777b      	strb	r3, [r7, #29]
				Bytenum = 0;
 8001288:	2300      	movs	r3, #0
 800128a:	77bb      	strb	r3, [r7, #30]
				FrameState = 0;
 800128c:	2300      	movs	r3, #0
 800128e:	77fb      	strb	r3, [r7, #31]
	for (uint8_t i = 0; i < 33; i++)
 8001290:	7f3b      	ldrb	r3, [r7, #28]
 8001292:	3301      	adds	r3, #1
 8001294:	773b      	strb	r3, [r7, #28]
 8001296:	7f3b      	ldrb	r3, [r7, #28]
 8001298:	2b20      	cmp	r3, #32
 800129a:	d992      	bls.n	80011c2 <ReceiveP30+0x1a>
			}
		}
	}

	__HAL_UART_ENABLE_IT(&GP30_UART, UART_IT_IDLE);
 800129c:	4b0e      	ldr	r3, [pc, #56]	; (80012d8 <ReceiveP30+0x130>)
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	681a      	ldr	r2, [r3, #0]
 80012a2:	4b0d      	ldr	r3, [pc, #52]	; (80012d8 <ReceiveP30+0x130>)
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	f042 0210 	orr.w	r2, r2, #16
 80012aa:	601a      	str	r2, [r3, #0]
	HAL_UART_Receive_DMA(&GP30_UART, P30Receive, P30_UART_RXLen);
 80012ac:	2221      	movs	r2, #33	; 0x21
 80012ae:	4908      	ldr	r1, [pc, #32]	; (80012d0 <ReceiveP30+0x128>)
 80012b0:	4809      	ldr	r0, [pc, #36]	; (80012d8 <ReceiveP30+0x130>)
 80012b2:	f008 faf1 	bl	8009898 <HAL_UART_Receive_DMA>

	return RevP30;
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	461a      	mov	r2, r3
 80012ba:	f107 0314 	add.w	r3, r7, #20
 80012be:	e893 0003 	ldmia.w	r3, {r0, r1}
 80012c2:	e882 0003 	stmia.w	r2, {r0, r1}
}
 80012c6:	6878      	ldr	r0, [r7, #4]
 80012c8:	3720      	adds	r7, #32
 80012ca:	46bd      	mov	sp, r7
 80012cc:	bd80      	pop	{r7, pc}
 80012ce:	bf00      	nop
 80012d0:	24000104 	.word	0x24000104
 80012d4:	10624dd3 	.word	0x10624dd3
 80012d8:	200042d4 	.word	0x200042d4

080012dc <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80012dc:	b480      	push	{r7}
 80012de:	b085      	sub	sp, #20
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	60f8      	str	r0, [r7, #12]
 80012e4:	60b9      	str	r1, [r7, #8]
 80012e6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	4a07      	ldr	r2, [pc, #28]	; (8001308 <vApplicationGetIdleTaskMemory+0x2c>)
 80012ec:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80012ee:	68bb      	ldr	r3, [r7, #8]
 80012f0:	4a06      	ldr	r2, [pc, #24]	; (800130c <vApplicationGetIdleTaskMemory+0x30>)
 80012f2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	2280      	movs	r2, #128	; 0x80
 80012f8:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80012fa:	bf00      	nop
 80012fc:	3714      	adds	r7, #20
 80012fe:	46bd      	mov	sp, r7
 8001300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001304:	4770      	bx	lr
 8001306:	bf00      	nop
 8001308:	20000040 	.word	0x20000040
 800130c:	20000094 	.word	0x20000094

08001310 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8001310:	b5b0      	push	{r4, r5, r7, lr}
 8001312:	b0b6      	sub	sp, #216	; 0xd8
 8001314:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001316:	f002 f9d5 	bl	80036c4 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800131a:	f000 f963 	bl	80015e4 <SystemClock_Config>

	/* Configure the peripherals common clocks */
	PeriphCommonClock_Config();
 800131e:	f000 f9e7 	bl	80016f0 <PeriphCommonClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001322:	f000 fc77 	bl	8001c14 <MX_GPIO_Init>
	MX_DMA_Init();
 8001326:	f000 fbf5 	bl	8001b14 <MX_DMA_Init>
	MX_IWDG1_Init();
 800132a:	f000 fa0d 	bl	8001748 <MX_IWDG1_Init>
	MX_USART1_UART_Init();
 800132e:	f000 fb0d 	bl	800194c <MX_USART1_UART_Init>
	MX_USART2_UART_Init();
 8001332:	f000 fb57 	bl	80019e4 <MX_USART2_UART_Init>
	MX_USART3_UART_Init();
 8001336:	f000 fba1 	bl	8001a7c <MX_USART3_UART_Init>
	MX_UART4_Init();
 800133a:	f000 fa23 	bl	8001784 <MX_UART4_Init>
	MX_UART8_Init();
 800133e:	f000 fab9 	bl	80018b4 <MX_UART8_Init>
	MX_UART5_Init();
 8001342:	f000 fa6b 	bl	800181c <MX_UART5_Init>
	/* USER CODE BEGIN 2 */
	HAL_IWDG_Refresh(&hiwdg1);
 8001346:	4890      	ldr	r0, [pc, #576]	; (8001588 <main+0x278>)
 8001348:	f005 fb7a 	bl	8006a40 <HAL_IWDG_Refresh>
	//初始化下位机

	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_4, GPIO_PIN_RESET);
 800134c:	2200      	movs	r2, #0
 800134e:	2110      	movs	r1, #16
 8001350:	488e      	ldr	r0, [pc, #568]	; (800158c <main+0x27c>)
 8001352:	f005 fb0d 	bl	8006970 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_4, GPIO_PIN_SET);
 8001356:	2201      	movs	r2, #1
 8001358:	2110      	movs	r1, #16
 800135a:	488c      	ldr	r0, [pc, #560]	; (800158c <main+0x27c>)
 800135c:	f005 fb08 	bl	8006970 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_4, GPIO_PIN_RESET);
 8001360:	2200      	movs	r2, #0
 8001362:	2110      	movs	r1, #16
 8001364:	4889      	ldr	r0, [pc, #548]	; (800158c <main+0x27c>)
 8001366:	f005 fb03 	bl	8006970 <HAL_GPIO_WritePin>
	/* USER CODE END 2 */

	/* Create the mutex(es) */
	/* definition and creation of UptoBaseDataRWFlag */
	osMutexDef(UptoBaseDataRWFlag);
 800136a:	2300      	movs	r3, #0
 800136c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8001370:	2300      	movs	r3, #0
 8001372:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
	UptoBaseDataRWFlagHandle = osMutexCreate(osMutex(UptoBaseDataRWFlag));
 8001376:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 800137a:	4618      	mov	r0, r3
 800137c:	f00a f873 	bl	800b466 <osMutexCreate>
 8001380:	4603      	mov	r3, r0
 8001382:	4a83      	ldr	r2, [pc, #524]	; (8001590 <main+0x280>)
 8001384:	6013      	str	r3, [r2, #0]

	/* definition and creation of BasetoUpDataRWFlag */
	osMutexDef(BasetoUpDataRWFlag);
 8001386:	2300      	movs	r3, #0
 8001388:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800138c:	2300      	movs	r3, #0
 800138e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
	BasetoUpDataRWFlagHandle = osMutexCreate(osMutex(BasetoUpDataRWFlag));
 8001392:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8001396:	4618      	mov	r0, r3
 8001398:	f00a f865 	bl	800b466 <osMutexCreate>
 800139c:	4603      	mov	r3, r0
 800139e:	4a7d      	ldr	r2, [pc, #500]	; (8001594 <main+0x284>)
 80013a0:	6013      	str	r3, [r2, #0]

	/* definition and creation of WT931SensorDataRWFlag */
	osMutexDef(WT931SensorDataRWFlag);
 80013a2:	2300      	movs	r3, #0
 80013a4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80013a8:	2300      	movs	r3, #0
 80013aa:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
	WT931SensorDataRWFlagHandle = osMutexCreate(osMutex(WT931SensorDataRWFlag));
 80013ae:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 80013b2:	4618      	mov	r0, r3
 80013b4:	f00a f857 	bl	800b466 <osMutexCreate>
 80013b8:	4603      	mov	r3, r0
 80013ba:	4a77      	ldr	r2, [pc, #476]	; (8001598 <main+0x288>)
 80013bc:	6013      	str	r3, [r2, #0]

	/* definition and creation of GY39SensorDataRWFlag */
	osMutexDef(GY39SensorDataRWFlag);
 80013be:	2300      	movs	r3, #0
 80013c0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80013c4:	2300      	movs	r3, #0
 80013c6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
	GY39SensorDataRWFlagHandle = osMutexCreate(osMutex(GY39SensorDataRWFlag));
 80013ca:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80013ce:	4618      	mov	r0, r3
 80013d0:	f00a f849 	bl	800b466 <osMutexCreate>
 80013d4:	4603      	mov	r3, r0
 80013d6:	4a71      	ldr	r2, [pc, #452]	; (800159c <main+0x28c>)
 80013d8:	6013      	str	r3, [r2, #0]

	/* definition and creation of DeepSensorDataRWFlag */
	osMutexDef(DeepSensorDataRWFlag);
 80013da:	2300      	movs	r3, #0
 80013dc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80013e0:	2300      	movs	r3, #0
 80013e2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
	DeepSensorDataRWFlagHandle = osMutexCreate(osMutex(DeepSensorDataRWFlag));
 80013e6:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 80013ea:	4618      	mov	r0, r3
 80013ec:	f00a f83b 	bl	800b466 <osMutexCreate>
 80013f0:	4603      	mov	r3, r0
 80013f2:	4a6b      	ldr	r2, [pc, #428]	; (80015a0 <main+0x290>)
 80013f4:	6013      	str	r3, [r2, #0]

	/* definition and creation of BaseControlEnableFlag */
	osMutexDef(BaseControlEnableFlag);
 80013f6:	2300      	movs	r3, #0
 80013f8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80013fc:	2300      	movs	r3, #0
 80013fe:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
	BaseControlEnableFlagHandle = osMutexCreate(osMutex(BaseControlEnableFlag));
 8001402:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8001406:	4618      	mov	r0, r3
 8001408:	f00a f82d 	bl	800b466 <osMutexCreate>
 800140c:	4603      	mov	r3, r0
 800140e:	4a65      	ldr	r2, [pc, #404]	; (80015a4 <main+0x294>)
 8001410:	6013      	str	r3, [r2, #0]

	/* definition and creation of P30SensorDataRWFlag */
	osMutexDef(P30SensorDataRWFlag);
 8001412:	2300      	movs	r3, #0
 8001414:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8001418:	2300      	movs	r3, #0
 800141a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	P30SensorDataRWFlagHandle = osMutexCreate(osMutex(P30SensorDataRWFlag));
 800141e:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8001422:	4618      	mov	r0, r3
 8001424:	f00a f81f 	bl	800b466 <osMutexCreate>
 8001428:	4603      	mov	r3, r0
 800142a:	4a5f      	ldr	r2, [pc, #380]	; (80015a8 <main+0x298>)
 800142c:	6013      	str	r3, [r2, #0]

	/* USER CODE BEGIN RTOS_MUTEX */
	HAL_IWDG_Refresh(&hiwdg1);
 800142e:	4856      	ldr	r0, [pc, #344]	; (8001588 <main+0x278>)
 8001430:	f005 fb06 	bl	8006a40 <HAL_IWDG_Refresh>
	/* add mutexes, ... */
	/* USER CODE END RTOS_MUTEX */

	/* Create the semaphores(s) */
	/* definition and creation of UptoBaseTransFinish */
	osSemaphoreDef(UptoBaseTransFinish);
 8001434:	2300      	movs	r3, #0
 8001436:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800143a:	2300      	movs	r3, #0
 800143c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	UptoBaseTransFinishHandle = osSemaphoreCreate(
 8001440:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001444:	2101      	movs	r1, #1
 8001446:	4618      	mov	r0, r3
 8001448:	f00a f825 	bl	800b496 <osSemaphoreCreate>
 800144c:	4603      	mov	r3, r0
 800144e:	4a57      	ldr	r2, [pc, #348]	; (80015ac <main+0x29c>)
 8001450:	6013      	str	r3, [r2, #0]
			osSemaphore(UptoBaseTransFinish), 1);

	/* definition and creation of WT931TransFinish */
	osSemaphoreDef(WT931TransFinish);
 8001452:	2300      	movs	r3, #0
 8001454:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8001458:	2300      	movs	r3, #0
 800145a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	WT931TransFinishHandle = osSemaphoreCreate(osSemaphore(WT931TransFinish),
 800145e:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8001462:	2101      	movs	r1, #1
 8001464:	4618      	mov	r0, r3
 8001466:	f00a f816 	bl	800b496 <osSemaphoreCreate>
 800146a:	4603      	mov	r3, r0
 800146c:	4a50      	ldr	r2, [pc, #320]	; (80015b0 <main+0x2a0>)
 800146e:	6013      	str	r3, [r2, #0]
			1);

	/* definition and creation of GY39TransFinish */
	osSemaphoreDef(GY39TransFinish);
 8001470:	2300      	movs	r3, #0
 8001472:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8001476:	2300      	movs	r3, #0
 8001478:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	GY39TransFinishHandle = osSemaphoreCreate(osSemaphore(GY39TransFinish), 1);
 800147c:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8001480:	2101      	movs	r1, #1
 8001482:	4618      	mov	r0, r3
 8001484:	f00a f807 	bl	800b496 <osSemaphoreCreate>
 8001488:	4603      	mov	r3, r0
 800148a:	4a4a      	ldr	r2, [pc, #296]	; (80015b4 <main+0x2a4>)
 800148c:	6013      	str	r3, [r2, #0]

	/* definition and creation of BasetoUpTransFinishHandle */
	osSemaphoreDef(BasetoUpTransFinishHandle);
 800148e:	2300      	movs	r3, #0
 8001490:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8001494:	2300      	movs	r3, #0
 8001496:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	BasetoUpTransFinishHandleHandle = osSemaphoreCreate(
 800149a:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800149e:	2101      	movs	r1, #1
 80014a0:	4618      	mov	r0, r3
 80014a2:	f009 fff8 	bl	800b496 <osSemaphoreCreate>
 80014a6:	4603      	mov	r3, r0
 80014a8:	4a43      	ldr	r2, [pc, #268]	; (80015b8 <main+0x2a8>)
 80014aa:	6013      	str	r3, [r2, #0]
			osSemaphore(BasetoUpTransFinishHandle), 1);

	/* definition and creation of DeepTransFinishHandle */
	osSemaphoreDef(DeepTransFinishHandle);
 80014ac:	2300      	movs	r3, #0
 80014ae:	67bb      	str	r3, [r7, #120]	; 0x78
 80014b0:	2300      	movs	r3, #0
 80014b2:	67fb      	str	r3, [r7, #124]	; 0x7c
	DeepTransFinishHandleHandle = osSemaphoreCreate(
 80014b4:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80014b8:	2101      	movs	r1, #1
 80014ba:	4618      	mov	r0, r3
 80014bc:	f009 ffeb 	bl	800b496 <osSemaphoreCreate>
 80014c0:	4603      	mov	r3, r0
 80014c2:	4a3e      	ldr	r2, [pc, #248]	; (80015bc <main+0x2ac>)
 80014c4:	6013      	str	r3, [r2, #0]
			osSemaphore(DeepTransFinishHandle), 1);

	/* definition and creation of P30TransFinish */
	osSemaphoreDef(P30TransFinish);
 80014c6:	2300      	movs	r3, #0
 80014c8:	673b      	str	r3, [r7, #112]	; 0x70
 80014ca:	2300      	movs	r3, #0
 80014cc:	677b      	str	r3, [r7, #116]	; 0x74
	P30TransFinishHandle = osSemaphoreCreate(osSemaphore(P30TransFinish), 1);
 80014ce:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80014d2:	2101      	movs	r1, #1
 80014d4:	4618      	mov	r0, r3
 80014d6:	f009 ffde 	bl	800b496 <osSemaphoreCreate>
 80014da:	4603      	mov	r3, r0
 80014dc:	4a38      	ldr	r2, [pc, #224]	; (80015c0 <main+0x2b0>)
 80014de:	6013      	str	r3, [r2, #0]

	/* USER CODE BEGIN RTOS_SEMAPHORES */
	HAL_IWDG_Refresh(&hiwdg1);
 80014e0:	4829      	ldr	r0, [pc, #164]	; (8001588 <main+0x278>)
 80014e2:	f005 faad 	bl	8006a40 <HAL_IWDG_Refresh>
	/* add queues, ... */
	/* USER CODE END RTOS_QUEUES */

	/* Create the thread(s) */
	/* definition and creation of CtrlTask */
	osThreadDef(CtrlTask, CtrlTaskF, osPriorityNormal, 0, 128);
 80014e6:	4b37      	ldr	r3, [pc, #220]	; (80015c4 <main+0x2b4>)
 80014e8:	f107 0454 	add.w	r4, r7, #84	; 0x54
 80014ec:	461d      	mov	r5, r3
 80014ee:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80014f0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80014f2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80014f6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	CtrlTaskHandle = osThreadCreate(osThread(CtrlTask), NULL);
 80014fa:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80014fe:	2100      	movs	r1, #0
 8001500:	4618      	mov	r0, r3
 8001502:	f009 ff50 	bl	800b3a6 <osThreadCreate>
 8001506:	4603      	mov	r3, r0
 8001508:	4a2f      	ldr	r2, [pc, #188]	; (80015c8 <main+0x2b8>)
 800150a:	6013      	str	r3, [r2, #0]

	/* definition and creation of SensorTask */
	osThreadDef(SensorTask, SensorTaskF, osPriorityNormal, 0, 128);
 800150c:	4b2f      	ldr	r3, [pc, #188]	; (80015cc <main+0x2bc>)
 800150e:	f107 0438 	add.w	r4, r7, #56	; 0x38
 8001512:	461d      	mov	r5, r3
 8001514:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001516:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001518:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800151c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	SensorTaskHandle = osThreadCreate(osThread(SensorTask), NULL);
 8001520:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001524:	2100      	movs	r1, #0
 8001526:	4618      	mov	r0, r3
 8001528:	f009 ff3d 	bl	800b3a6 <osThreadCreate>
 800152c:	4603      	mov	r3, r0
 800152e:	4a28      	ldr	r2, [pc, #160]	; (80015d0 <main+0x2c0>)
 8001530:	6013      	str	r3, [r2, #0]

	/* definition and creation of UptoBaseTask */
	osThreadDef(UptoBaseTask, UtBF, osPriorityNormal, 0, 128);
 8001532:	4b28      	ldr	r3, [pc, #160]	; (80015d4 <main+0x2c4>)
 8001534:	f107 041c 	add.w	r4, r7, #28
 8001538:	461d      	mov	r5, r3
 800153a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800153c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800153e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001542:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	UptoBaseTaskHandle = osThreadCreate(osThread(UptoBaseTask), NULL);
 8001546:	f107 031c 	add.w	r3, r7, #28
 800154a:	2100      	movs	r1, #0
 800154c:	4618      	mov	r0, r3
 800154e:	f009 ff2a 	bl	800b3a6 <osThreadCreate>
 8001552:	4603      	mov	r3, r0
 8001554:	4a20      	ldr	r2, [pc, #128]	; (80015d8 <main+0x2c8>)
 8001556:	6013      	str	r3, [r2, #0]

	/* definition and creation of BasetoUpTask */
	osThreadDef(BasetoUpTask, BtUF, osPriorityNormal, 0, 128);
 8001558:	4b20      	ldr	r3, [pc, #128]	; (80015dc <main+0x2cc>)
 800155a:	463c      	mov	r4, r7
 800155c:	461d      	mov	r5, r3
 800155e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001560:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001562:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001566:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	BasetoUpTaskHandle = osThreadCreate(osThread(BasetoUpTask), NULL);
 800156a:	463b      	mov	r3, r7
 800156c:	2100      	movs	r1, #0
 800156e:	4618      	mov	r0, r3
 8001570:	f009 ff19 	bl	800b3a6 <osThreadCreate>
 8001574:	4603      	mov	r3, r0
 8001576:	4a1a      	ldr	r2, [pc, #104]	; (80015e0 <main+0x2d0>)
 8001578:	6013      	str	r3, [r2, #0]

	/* USER CODE BEGIN RTOS_THREADS */
	HAL_IWDG_Refresh(&hiwdg1);
 800157a:	4803      	ldr	r0, [pc, #12]	; (8001588 <main+0x278>)
 800157c:	f005 fa60 	bl	8006a40 <HAL_IWDG_Refresh>
	/* add threads, ... */
	/* USER CODE END RTOS_THREADS */

	/* Start scheduler */
	osKernelStart();
 8001580:	f009 ff0a 	bl	800b398 <osKernelStart>

	/* We should never get here as control is now taken by the scheduler */
	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
 8001584:	e7fe      	b.n	8001584 <main+0x274>
 8001586:	bf00      	nop
 8001588:	200040e4 	.word	0x200040e4
 800158c:	58021000 	.word	0x58021000
 8001590:	20004560 	.word	0x20004560
 8001594:	20004828 	.word	0x20004828
 8001598:	20004364 	.word	0x20004364
 800159c:	2000423c 	.word	0x2000423c
 80015a0:	20004200 	.word	0x20004200
 80015a4:	20004258 	.word	0x20004258
 80015a8:	200041fc 	.word	0x200041fc
 80015ac:	20003fec 	.word	0x20003fec
 80015b0:	20004920 	.word	0x20004920
 80015b4:	20004204 	.word	0x20004204
 80015b8:	200045e8 	.word	0x200045e8
 80015bc:	2000482c 	.word	0x2000482c
 80015c0:	20003fe8 	.word	0x20003fe8
 80015c4:	0800d9b0 	.word	0x0800d9b0
 80015c8:	20004208 	.word	0x20004208
 80015cc:	0800d9cc 	.word	0x0800d9cc
 80015d0:	20003ff0 	.word	0x20003ff0
 80015d4:	0800d9e8 	.word	0x0800d9e8
 80015d8:	20004710 	.word	0x20004710
 80015dc:	0800da04 	.word	0x0800da04
 80015e0:	20004714 	.word	0x20004714

080015e4 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b09c      	sub	sp, #112	; 0x70
 80015e8:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct =
 80015ea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015ee:	224c      	movs	r2, #76	; 0x4c
 80015f0:	2100      	movs	r1, #0
 80015f2:	4618      	mov	r0, r3
 80015f4:	f00c f9ac 	bl	800d950 <memset>
	{ 0 };
	RCC_ClkInitTypeDef RCC_ClkInitStruct =
 80015f8:	1d3b      	adds	r3, r7, #4
 80015fa:	2220      	movs	r2, #32
 80015fc:	2100      	movs	r1, #0
 80015fe:	4618      	mov	r0, r3
 8001600:	f00c f9a6 	bl	800d950 <memset>
	{ 0 };

	/** Supply configuration update enable
	 */
	HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8001604:	2002      	movs	r0, #2
 8001606:	f005 fa2b 	bl	8006a60 <HAL_PWREx_ConfigSupply>
	/** Configure the main internal regulator output voltage
	 */
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800160a:	2300      	movs	r3, #0
 800160c:	603b      	str	r3, [r7, #0]
 800160e:	4b35      	ldr	r3, [pc, #212]	; (80016e4 <SystemClock_Config+0x100>)
 8001610:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001612:	4a34      	ldr	r2, [pc, #208]	; (80016e4 <SystemClock_Config+0x100>)
 8001614:	f023 0301 	bic.w	r3, r3, #1
 8001618:	62d3      	str	r3, [r2, #44]	; 0x2c
 800161a:	4b32      	ldr	r3, [pc, #200]	; (80016e4 <SystemClock_Config+0x100>)
 800161c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800161e:	f003 0301 	and.w	r3, r3, #1
 8001622:	603b      	str	r3, [r7, #0]
 8001624:	4b30      	ldr	r3, [pc, #192]	; (80016e8 <SystemClock_Config+0x104>)
 8001626:	699b      	ldr	r3, [r3, #24]
 8001628:	4a2f      	ldr	r2, [pc, #188]	; (80016e8 <SystemClock_Config+0x104>)
 800162a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800162e:	6193      	str	r3, [r2, #24]
 8001630:	4b2d      	ldr	r3, [pc, #180]	; (80016e8 <SystemClock_Config+0x104>)
 8001632:	699b      	ldr	r3, [r3, #24]
 8001634:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001638:	603b      	str	r3, [r7, #0]
 800163a:	683b      	ldr	r3, [r7, #0]

	while (!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY))
 800163c:	bf00      	nop
 800163e:	4b2a      	ldr	r3, [pc, #168]	; (80016e8 <SystemClock_Config+0x104>)
 8001640:	699b      	ldr	r3, [r3, #24]
 8001642:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001646:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800164a:	d1f8      	bne.n	800163e <SystemClock_Config+0x5a>
	{
	}
	/** Macro to configure the PLL clock source
	 */
	__HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 800164c:	4b27      	ldr	r3, [pc, #156]	; (80016ec <SystemClock_Config+0x108>)
 800164e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001650:	f023 0303 	bic.w	r3, r3, #3
 8001654:	4a25      	ldr	r2, [pc, #148]	; (80016ec <SystemClock_Config+0x108>)
 8001656:	f043 0302 	orr.w	r3, r3, #2
 800165a:	6293      	str	r3, [r2, #40]	; 0x28
	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI
 800165c:	2309      	movs	r3, #9
 800165e:	627b      	str	r3, [r7, #36]	; 0x24
			| RCC_OSCILLATORTYPE_HSE;
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001660:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001664:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001666:	2301      	movs	r3, #1
 8001668:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800166a:	2302      	movs	r3, #2
 800166c:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800166e:	2302      	movs	r3, #2
 8001670:	64fb      	str	r3, [r7, #76]	; 0x4c
	RCC_OscInitStruct.PLL.PLLM = 5;
 8001672:	2305      	movs	r3, #5
 8001674:	653b      	str	r3, [r7, #80]	; 0x50
	RCC_OscInitStruct.PLL.PLLN = 160;
 8001676:	23a0      	movs	r3, #160	; 0xa0
 8001678:	657b      	str	r3, [r7, #84]	; 0x54
	RCC_OscInitStruct.PLL.PLLP = 2;
 800167a:	2302      	movs	r3, #2
 800167c:	65bb      	str	r3, [r7, #88]	; 0x58
	RCC_OscInitStruct.PLL.PLLQ = 2;
 800167e:	2302      	movs	r3, #2
 8001680:	65fb      	str	r3, [r7, #92]	; 0x5c
	RCC_OscInitStruct.PLL.PLLR = 2;
 8001682:	2302      	movs	r3, #2
 8001684:	663b      	str	r3, [r7, #96]	; 0x60
	RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 8001686:	2308      	movs	r3, #8
 8001688:	667b      	str	r3, [r7, #100]	; 0x64
	RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800168a:	2300      	movs	r3, #0
 800168c:	66bb      	str	r3, [r7, #104]	; 0x68
	RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800168e:	2300      	movs	r3, #0
 8001690:	66fb      	str	r3, [r7, #108]	; 0x6c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001692:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001696:	4618      	mov	r0, r3
 8001698:	f005 fa1c 	bl	8006ad4 <HAL_RCC_OscConfig>
 800169c:	4603      	mov	r3, r0
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d001      	beq.n	80016a6 <SystemClock_Config+0xc2>
	{
		Error_Handler();
 80016a2:	f000 fe79 	bl	8002398 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80016a6:	233f      	movs	r3, #63	; 0x3f
 80016a8:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_D3PCLK1
			| RCC_CLOCKTYPE_D1PCLK1;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80016aa:	2303      	movs	r3, #3
 80016ac:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80016ae:	2300      	movs	r3, #0
 80016b0:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80016b2:	2308      	movs	r3, #8
 80016b4:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80016b6:	2340      	movs	r3, #64	; 0x40
 80016b8:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80016ba:	2340      	movs	r3, #64	; 0x40
 80016bc:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80016be:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80016c2:	61fb      	str	r3, [r7, #28]
	RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80016c4:	2340      	movs	r3, #64	; 0x40
 80016c6:	623b      	str	r3, [r7, #32]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80016c8:	1d3b      	adds	r3, r7, #4
 80016ca:	2102      	movs	r1, #2
 80016cc:	4618      	mov	r0, r3
 80016ce:	f005 fe11 	bl	80072f4 <HAL_RCC_ClockConfig>
 80016d2:	4603      	mov	r3, r0
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d001      	beq.n	80016dc <SystemClock_Config+0xf8>
	{
		Error_Handler();
 80016d8:	f000 fe5e 	bl	8002398 <Error_Handler>
	}
}
 80016dc:	bf00      	nop
 80016de:	3770      	adds	r7, #112	; 0x70
 80016e0:	46bd      	mov	sp, r7
 80016e2:	bd80      	pop	{r7, pc}
 80016e4:	58000400 	.word	0x58000400
 80016e8:	58024800 	.word	0x58024800
 80016ec:	58024400 	.word	0x58024400

080016f0 <PeriphCommonClock_Config>:
/**
 * @brief Peripherals Common Clock Configuration
 * @retval None
 */
void PeriphCommonClock_Config(void)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b0b0      	sub	sp, #192	; 0xc0
 80016f4:	af00      	add	r7, sp, #0
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct =
 80016f6:	1d3b      	adds	r3, r7, #4
 80016f8:	22bc      	movs	r2, #188	; 0xbc
 80016fa:	2100      	movs	r1, #0
 80016fc:	4618      	mov	r0, r3
 80016fe:	f00c f927 	bl	800d950 <memset>
	{ 0 };

	/** Initializes the peripherals clock
	 */
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART5
 8001702:	2303      	movs	r3, #3
 8001704:	607b      	str	r3, [r7, #4]
			| RCC_PERIPHCLK_UART8 | RCC_PERIPHCLK_USART1 | RCC_PERIPHCLK_UART4
			| RCC_PERIPHCLK_USART2 | RCC_PERIPHCLK_USART3;
	PeriphClkInitStruct.PLL3.PLL3M = 25;
 8001706:	2319      	movs	r3, #25
 8001708:	62bb      	str	r3, [r7, #40]	; 0x28
	PeriphClkInitStruct.PLL3.PLL3N = 192;
 800170a:	23c0      	movs	r3, #192	; 0xc0
 800170c:	62fb      	str	r3, [r7, #44]	; 0x2c
	PeriphClkInitStruct.PLL3.PLL3P = 2;
 800170e:	2302      	movs	r3, #2
 8001710:	633b      	str	r3, [r7, #48]	; 0x30
	PeriphClkInitStruct.PLL3.PLL3Q = 2;
 8001712:	2302      	movs	r3, #2
 8001714:	637b      	str	r3, [r7, #52]	; 0x34
	PeriphClkInitStruct.PLL3.PLL3R = 2;
 8001716:	2302      	movs	r3, #2
 8001718:	63bb      	str	r3, [r7, #56]	; 0x38
	PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_0;
 800171a:	2300      	movs	r3, #0
 800171c:	63fb      	str	r3, [r7, #60]	; 0x3c
	PeriphClkInitStruct.PLL3.PLL3VCOSEL = RCC_PLL3VCOWIDE;
 800171e:	2300      	movs	r3, #0
 8001720:	643b      	str	r3, [r7, #64]	; 0x40
	PeriphClkInitStruct.PLL3.PLL3FRACN = 0;
 8001722:	2300      	movs	r3, #0
 8001724:	647b      	str	r3, [r7, #68]	; 0x44
	PeriphClkInitStruct.Usart234578ClockSelection =
 8001726:	2302      	movs	r3, #2
 8001728:	67bb      	str	r3, [r7, #120]	; 0x78
			RCC_USART234578CLKSOURCE_PLL3;
	PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_PLL3;
 800172a:	2310      	movs	r3, #16
 800172c:	67fb      	str	r3, [r7, #124]	; 0x7c
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800172e:	1d3b      	adds	r3, r7, #4
 8001730:	4618      	mov	r0, r3
 8001732:	f006 f9ad 	bl	8007a90 <HAL_RCCEx_PeriphCLKConfig>
 8001736:	4603      	mov	r3, r0
 8001738:	2b00      	cmp	r3, #0
 800173a:	d001      	beq.n	8001740 <PeriphCommonClock_Config+0x50>
	{
		Error_Handler();
 800173c:	f000 fe2c 	bl	8002398 <Error_Handler>
	}
}
 8001740:	bf00      	nop
 8001742:	37c0      	adds	r7, #192	; 0xc0
 8001744:	46bd      	mov	sp, r7
 8001746:	bd80      	pop	{r7, pc}

08001748 <MX_IWDG1_Init>:
 * @brief IWDG1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_IWDG1_Init(void)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	af00      	add	r7, sp, #0
	/* USER CODE END IWDG1_Init 0 */

	/* USER CODE BEGIN IWDG1_Init 1 */

	/* USER CODE END IWDG1_Init 1 */
	hiwdg1.Instance = IWDG1;
 800174c:	4b0b      	ldr	r3, [pc, #44]	; (800177c <MX_IWDG1_Init+0x34>)
 800174e:	4a0c      	ldr	r2, [pc, #48]	; (8001780 <MX_IWDG1_Init+0x38>)
 8001750:	601a      	str	r2, [r3, #0]
	hiwdg1.Init.Prescaler = IWDG_PRESCALER_4;
 8001752:	4b0a      	ldr	r3, [pc, #40]	; (800177c <MX_IWDG1_Init+0x34>)
 8001754:	2200      	movs	r2, #0
 8001756:	605a      	str	r2, [r3, #4]
	hiwdg1.Init.Window = 4095;
 8001758:	4b08      	ldr	r3, [pc, #32]	; (800177c <MX_IWDG1_Init+0x34>)
 800175a:	f640 72ff 	movw	r2, #4095	; 0xfff
 800175e:	60da      	str	r2, [r3, #12]
	hiwdg1.Init.Reload = 4095;
 8001760:	4b06      	ldr	r3, [pc, #24]	; (800177c <MX_IWDG1_Init+0x34>)
 8001762:	f640 72ff 	movw	r2, #4095	; 0xfff
 8001766:	609a      	str	r2, [r3, #8]
	if (HAL_IWDG_Init(&hiwdg1) != HAL_OK)
 8001768:	4804      	ldr	r0, [pc, #16]	; (800177c <MX_IWDG1_Init+0x34>)
 800176a:	f005 f91a 	bl	80069a2 <HAL_IWDG_Init>
 800176e:	4603      	mov	r3, r0
 8001770:	2b00      	cmp	r3, #0
 8001772:	d001      	beq.n	8001778 <MX_IWDG1_Init+0x30>
	{
		Error_Handler();
 8001774:	f000 fe10 	bl	8002398 <Error_Handler>
	}
	/* USER CODE BEGIN IWDG1_Init 2 */

	/* USER CODE END IWDG1_Init 2 */

}
 8001778:	bf00      	nop
 800177a:	bd80      	pop	{r7, pc}
 800177c:	200040e4 	.word	0x200040e4
 8001780:	58004800 	.word	0x58004800

08001784 <MX_UART4_Init>:
 * @brief UART4 Initialization Function
 * @param None
 * @retval None
 */
static void MX_UART4_Init(void)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	af00      	add	r7, sp, #0
	/* USER CODE END UART4_Init 0 */

	/* USER CODE BEGIN UART4_Init 1 */

	/* USER CODE END UART4_Init 1 */
	huart4.Instance = UART4;
 8001788:	4b22      	ldr	r3, [pc, #136]	; (8001814 <MX_UART4_Init+0x90>)
 800178a:	4a23      	ldr	r2, [pc, #140]	; (8001818 <MX_UART4_Init+0x94>)
 800178c:	601a      	str	r2, [r3, #0]
	huart4.Init.BaudRate = 921600;
 800178e:	4b21      	ldr	r3, [pc, #132]	; (8001814 <MX_UART4_Init+0x90>)
 8001790:	f44f 2261 	mov.w	r2, #921600	; 0xe1000
 8001794:	605a      	str	r2, [r3, #4]
	huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8001796:	4b1f      	ldr	r3, [pc, #124]	; (8001814 <MX_UART4_Init+0x90>)
 8001798:	2200      	movs	r2, #0
 800179a:	609a      	str	r2, [r3, #8]
	huart4.Init.StopBits = UART_STOPBITS_1;
 800179c:	4b1d      	ldr	r3, [pc, #116]	; (8001814 <MX_UART4_Init+0x90>)
 800179e:	2200      	movs	r2, #0
 80017a0:	60da      	str	r2, [r3, #12]
	huart4.Init.Parity = UART_PARITY_NONE;
 80017a2:	4b1c      	ldr	r3, [pc, #112]	; (8001814 <MX_UART4_Init+0x90>)
 80017a4:	2200      	movs	r2, #0
 80017a6:	611a      	str	r2, [r3, #16]
	huart4.Init.Mode = UART_MODE_TX_RX;
 80017a8:	4b1a      	ldr	r3, [pc, #104]	; (8001814 <MX_UART4_Init+0x90>)
 80017aa:	220c      	movs	r2, #12
 80017ac:	615a      	str	r2, [r3, #20]
	huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017ae:	4b19      	ldr	r3, [pc, #100]	; (8001814 <MX_UART4_Init+0x90>)
 80017b0:	2200      	movs	r2, #0
 80017b2:	619a      	str	r2, [r3, #24]
	huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80017b4:	4b17      	ldr	r3, [pc, #92]	; (8001814 <MX_UART4_Init+0x90>)
 80017b6:	2200      	movs	r2, #0
 80017b8:	61da      	str	r2, [r3, #28]
	huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80017ba:	4b16      	ldr	r3, [pc, #88]	; (8001814 <MX_UART4_Init+0x90>)
 80017bc:	2200      	movs	r2, #0
 80017be:	621a      	str	r2, [r3, #32]
	huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80017c0:	4b14      	ldr	r3, [pc, #80]	; (8001814 <MX_UART4_Init+0x90>)
 80017c2:	2200      	movs	r2, #0
 80017c4:	625a      	str	r2, [r3, #36]	; 0x24
	huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80017c6:	4b13      	ldr	r3, [pc, #76]	; (8001814 <MX_UART4_Init+0x90>)
 80017c8:	2200      	movs	r2, #0
 80017ca:	629a      	str	r2, [r3, #40]	; 0x28
	if (HAL_UART_Init(&huart4) != HAL_OK)
 80017cc:	4811      	ldr	r0, [pc, #68]	; (8001814 <MX_UART4_Init+0x90>)
 80017ce:	f007 ff93 	bl	80096f8 <HAL_UART_Init>
 80017d2:	4603      	mov	r3, r0
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d001      	beq.n	80017dc <MX_UART4_Init+0x58>
	{
		Error_Handler();
 80017d8:	f000 fdde 	bl	8002398 <Error_Handler>
	}
	if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8)
 80017dc:	2100      	movs	r1, #0
 80017de:	480d      	ldr	r0, [pc, #52]	; (8001814 <MX_UART4_Init+0x90>)
 80017e0:	f009 fcf8 	bl	800b1d4 <HAL_UARTEx_SetTxFifoThreshold>
 80017e4:	4603      	mov	r3, r0
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d001      	beq.n	80017ee <MX_UART4_Init+0x6a>
			!= HAL_OK)
	{
		Error_Handler();
 80017ea:	f000 fdd5 	bl	8002398 <Error_Handler>
	}
	if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8)
 80017ee:	2100      	movs	r1, #0
 80017f0:	4808      	ldr	r0, [pc, #32]	; (8001814 <MX_UART4_Init+0x90>)
 80017f2:	f009 fd2d 	bl	800b250 <HAL_UARTEx_SetRxFifoThreshold>
 80017f6:	4603      	mov	r3, r0
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d001      	beq.n	8001800 <MX_UART4_Init+0x7c>
			!= HAL_OK)
	{
		Error_Handler();
 80017fc:	f000 fdcc 	bl	8002398 <Error_Handler>
	}
	if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8001800:	4804      	ldr	r0, [pc, #16]	; (8001814 <MX_UART4_Init+0x90>)
 8001802:	f009 fcae 	bl	800b162 <HAL_UARTEx_DisableFifoMode>
 8001806:	4603      	mov	r3, r0
 8001808:	2b00      	cmp	r3, #0
 800180a:	d001      	beq.n	8001810 <MX_UART4_Init+0x8c>
	{
		Error_Handler();
 800180c:	f000 fdc4 	bl	8002398 <Error_Handler>
	}
	/* USER CODE BEGIN UART4_Init 2 */

	/* USER CODE END UART4_Init 2 */

}
 8001810:	bf00      	nop
 8001812:	bd80      	pop	{r7, pc}
 8001814:	20004680 	.word	0x20004680
 8001818:	40004c00 	.word	0x40004c00

0800181c <MX_UART5_Init>:
 * @brief UART5 Initialization Function
 * @param None
 * @retval None
 */
static void MX_UART5_Init(void)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	af00      	add	r7, sp, #0
	/* USER CODE END UART5_Init 0 */

	/* USER CODE BEGIN UART5_Init 1 */

	/* USER CODE END UART5_Init 1 */
	huart5.Instance = UART5;
 8001820:	4b22      	ldr	r3, [pc, #136]	; (80018ac <MX_UART5_Init+0x90>)
 8001822:	4a23      	ldr	r2, [pc, #140]	; (80018b0 <MX_UART5_Init+0x94>)
 8001824:	601a      	str	r2, [r3, #0]
	huart5.Init.BaudRate = 115200;
 8001826:	4b21      	ldr	r3, [pc, #132]	; (80018ac <MX_UART5_Init+0x90>)
 8001828:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800182c:	605a      	str	r2, [r3, #4]
	huart5.Init.WordLength = UART_WORDLENGTH_8B;
 800182e:	4b1f      	ldr	r3, [pc, #124]	; (80018ac <MX_UART5_Init+0x90>)
 8001830:	2200      	movs	r2, #0
 8001832:	609a      	str	r2, [r3, #8]
	huart5.Init.StopBits = UART_STOPBITS_1;
 8001834:	4b1d      	ldr	r3, [pc, #116]	; (80018ac <MX_UART5_Init+0x90>)
 8001836:	2200      	movs	r2, #0
 8001838:	60da      	str	r2, [r3, #12]
	huart5.Init.Parity = UART_PARITY_NONE;
 800183a:	4b1c      	ldr	r3, [pc, #112]	; (80018ac <MX_UART5_Init+0x90>)
 800183c:	2200      	movs	r2, #0
 800183e:	611a      	str	r2, [r3, #16]
	huart5.Init.Mode = UART_MODE_TX_RX;
 8001840:	4b1a      	ldr	r3, [pc, #104]	; (80018ac <MX_UART5_Init+0x90>)
 8001842:	220c      	movs	r2, #12
 8001844:	615a      	str	r2, [r3, #20]
	huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001846:	4b19      	ldr	r3, [pc, #100]	; (80018ac <MX_UART5_Init+0x90>)
 8001848:	2200      	movs	r2, #0
 800184a:	619a      	str	r2, [r3, #24]
	huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 800184c:	4b17      	ldr	r3, [pc, #92]	; (80018ac <MX_UART5_Init+0x90>)
 800184e:	2200      	movs	r2, #0
 8001850:	61da      	str	r2, [r3, #28]
	huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001852:	4b16      	ldr	r3, [pc, #88]	; (80018ac <MX_UART5_Init+0x90>)
 8001854:	2200      	movs	r2, #0
 8001856:	621a      	str	r2, [r3, #32]
	huart5.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001858:	4b14      	ldr	r3, [pc, #80]	; (80018ac <MX_UART5_Init+0x90>)
 800185a:	2200      	movs	r2, #0
 800185c:	625a      	str	r2, [r3, #36]	; 0x24
	huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800185e:	4b13      	ldr	r3, [pc, #76]	; (80018ac <MX_UART5_Init+0x90>)
 8001860:	2200      	movs	r2, #0
 8001862:	629a      	str	r2, [r3, #40]	; 0x28
	if (HAL_UART_Init(&huart5) != HAL_OK)
 8001864:	4811      	ldr	r0, [pc, #68]	; (80018ac <MX_UART5_Init+0x90>)
 8001866:	f007 ff47 	bl	80096f8 <HAL_UART_Init>
 800186a:	4603      	mov	r3, r0
 800186c:	2b00      	cmp	r3, #0
 800186e:	d001      	beq.n	8001874 <MX_UART5_Init+0x58>
	{
		Error_Handler();
 8001870:	f000 fd92 	bl	8002398 <Error_Handler>
	}
	if (HAL_UARTEx_SetTxFifoThreshold(&huart5, UART_TXFIFO_THRESHOLD_1_8)
 8001874:	2100      	movs	r1, #0
 8001876:	480d      	ldr	r0, [pc, #52]	; (80018ac <MX_UART5_Init+0x90>)
 8001878:	f009 fcac 	bl	800b1d4 <HAL_UARTEx_SetTxFifoThreshold>
 800187c:	4603      	mov	r3, r0
 800187e:	2b00      	cmp	r3, #0
 8001880:	d001      	beq.n	8001886 <MX_UART5_Init+0x6a>
			!= HAL_OK)
	{
		Error_Handler();
 8001882:	f000 fd89 	bl	8002398 <Error_Handler>
	}
	if (HAL_UARTEx_SetRxFifoThreshold(&huart5, UART_RXFIFO_THRESHOLD_1_8)
 8001886:	2100      	movs	r1, #0
 8001888:	4808      	ldr	r0, [pc, #32]	; (80018ac <MX_UART5_Init+0x90>)
 800188a:	f009 fce1 	bl	800b250 <HAL_UARTEx_SetRxFifoThreshold>
 800188e:	4603      	mov	r3, r0
 8001890:	2b00      	cmp	r3, #0
 8001892:	d001      	beq.n	8001898 <MX_UART5_Init+0x7c>
			!= HAL_OK)
	{
		Error_Handler();
 8001894:	f000 fd80 	bl	8002398 <Error_Handler>
	}
	if (HAL_UARTEx_DisableFifoMode(&huart5) != HAL_OK)
 8001898:	4804      	ldr	r0, [pc, #16]	; (80018ac <MX_UART5_Init+0x90>)
 800189a:	f009 fc62 	bl	800b162 <HAL_UARTEx_DisableFifoMode>
 800189e:	4603      	mov	r3, r0
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d001      	beq.n	80018a8 <MX_UART5_Init+0x8c>
	{
		Error_Handler();
 80018a4:	f000 fd78 	bl	8002398 <Error_Handler>
	}
	/* USER CODE BEGIN UART5_Init 2 */

	/* USER CODE END UART5_Init 2 */

}
 80018a8:	bf00      	nop
 80018aa:	bd80      	pop	{r7, pc}
 80018ac:	200042d4 	.word	0x200042d4
 80018b0:	40005000 	.word	0x40005000

080018b4 <MX_UART8_Init>:
 * @brief UART8 Initialization Function
 * @param None
 * @retval None
 */
static void MX_UART8_Init(void)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	af00      	add	r7, sp, #0
	/* USER CODE END UART8_Init 0 */

	/* USER CODE BEGIN UART8_Init 1 */

	/* USER CODE END UART8_Init 1 */
	huart8.Instance = UART8;
 80018b8:	4b22      	ldr	r3, [pc, #136]	; (8001944 <MX_UART8_Init+0x90>)
 80018ba:	4a23      	ldr	r2, [pc, #140]	; (8001948 <MX_UART8_Init+0x94>)
 80018bc:	601a      	str	r2, [r3, #0]
	huart8.Init.BaudRate = 115200;
 80018be:	4b21      	ldr	r3, [pc, #132]	; (8001944 <MX_UART8_Init+0x90>)
 80018c0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80018c4:	605a      	str	r2, [r3, #4]
	huart8.Init.WordLength = UART_WORDLENGTH_8B;
 80018c6:	4b1f      	ldr	r3, [pc, #124]	; (8001944 <MX_UART8_Init+0x90>)
 80018c8:	2200      	movs	r2, #0
 80018ca:	609a      	str	r2, [r3, #8]
	huart8.Init.StopBits = UART_STOPBITS_1;
 80018cc:	4b1d      	ldr	r3, [pc, #116]	; (8001944 <MX_UART8_Init+0x90>)
 80018ce:	2200      	movs	r2, #0
 80018d0:	60da      	str	r2, [r3, #12]
	huart8.Init.Parity = UART_PARITY_NONE;
 80018d2:	4b1c      	ldr	r3, [pc, #112]	; (8001944 <MX_UART8_Init+0x90>)
 80018d4:	2200      	movs	r2, #0
 80018d6:	611a      	str	r2, [r3, #16]
	huart8.Init.Mode = UART_MODE_TX_RX;
 80018d8:	4b1a      	ldr	r3, [pc, #104]	; (8001944 <MX_UART8_Init+0x90>)
 80018da:	220c      	movs	r2, #12
 80018dc:	615a      	str	r2, [r3, #20]
	huart8.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80018de:	4b19      	ldr	r3, [pc, #100]	; (8001944 <MX_UART8_Init+0x90>)
 80018e0:	2200      	movs	r2, #0
 80018e2:	619a      	str	r2, [r3, #24]
	huart8.Init.OverSampling = UART_OVERSAMPLING_16;
 80018e4:	4b17      	ldr	r3, [pc, #92]	; (8001944 <MX_UART8_Init+0x90>)
 80018e6:	2200      	movs	r2, #0
 80018e8:	61da      	str	r2, [r3, #28]
	huart8.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80018ea:	4b16      	ldr	r3, [pc, #88]	; (8001944 <MX_UART8_Init+0x90>)
 80018ec:	2200      	movs	r2, #0
 80018ee:	621a      	str	r2, [r3, #32]
	huart8.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80018f0:	4b14      	ldr	r3, [pc, #80]	; (8001944 <MX_UART8_Init+0x90>)
 80018f2:	2200      	movs	r2, #0
 80018f4:	625a      	str	r2, [r3, #36]	; 0x24
	huart8.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80018f6:	4b13      	ldr	r3, [pc, #76]	; (8001944 <MX_UART8_Init+0x90>)
 80018f8:	2200      	movs	r2, #0
 80018fa:	629a      	str	r2, [r3, #40]	; 0x28
	if (HAL_UART_Init(&huart8) != HAL_OK)
 80018fc:	4811      	ldr	r0, [pc, #68]	; (8001944 <MX_UART8_Init+0x90>)
 80018fe:	f007 fefb 	bl	80096f8 <HAL_UART_Init>
 8001902:	4603      	mov	r3, r0
 8001904:	2b00      	cmp	r3, #0
 8001906:	d001      	beq.n	800190c <MX_UART8_Init+0x58>
	{
		Error_Handler();
 8001908:	f000 fd46 	bl	8002398 <Error_Handler>
	}
	if (HAL_UARTEx_SetTxFifoThreshold(&huart8, UART_TXFIFO_THRESHOLD_1_8)
 800190c:	2100      	movs	r1, #0
 800190e:	480d      	ldr	r0, [pc, #52]	; (8001944 <MX_UART8_Init+0x90>)
 8001910:	f009 fc60 	bl	800b1d4 <HAL_UARTEx_SetTxFifoThreshold>
 8001914:	4603      	mov	r3, r0
 8001916:	2b00      	cmp	r3, #0
 8001918:	d001      	beq.n	800191e <MX_UART8_Init+0x6a>
			!= HAL_OK)
	{
		Error_Handler();
 800191a:	f000 fd3d 	bl	8002398 <Error_Handler>
	}
	if (HAL_UARTEx_SetRxFifoThreshold(&huart8, UART_RXFIFO_THRESHOLD_1_8)
 800191e:	2100      	movs	r1, #0
 8001920:	4808      	ldr	r0, [pc, #32]	; (8001944 <MX_UART8_Init+0x90>)
 8001922:	f009 fc95 	bl	800b250 <HAL_UARTEx_SetRxFifoThreshold>
 8001926:	4603      	mov	r3, r0
 8001928:	2b00      	cmp	r3, #0
 800192a:	d001      	beq.n	8001930 <MX_UART8_Init+0x7c>
			!= HAL_OK)
	{
		Error_Handler();
 800192c:	f000 fd34 	bl	8002398 <Error_Handler>
	}
	if (HAL_UARTEx_DisableFifoMode(&huart8) != HAL_OK)
 8001930:	4804      	ldr	r0, [pc, #16]	; (8001944 <MX_UART8_Init+0x90>)
 8001932:	f009 fc16 	bl	800b162 <HAL_UARTEx_DisableFifoMode>
 8001936:	4603      	mov	r3, r0
 8001938:	2b00      	cmp	r3, #0
 800193a:	d001      	beq.n	8001940 <MX_UART8_Init+0x8c>
	{
		Error_Handler();
 800193c:	f000 fd2c 	bl	8002398 <Error_Handler>
	}
	/* USER CODE BEGIN UART8_Init 2 */

	/* USER CODE END UART8_Init 2 */

}
 8001940:	bf00      	nop
 8001942:	bd80      	pop	{r7, pc}
 8001944:	200045ec 	.word	0x200045ec
 8001948:	40007c00 	.word	0x40007c00

0800194c <MX_USART1_UART_Init>:
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 8001950:	4b22      	ldr	r3, [pc, #136]	; (80019dc <MX_USART1_UART_Init+0x90>)
 8001952:	4a23      	ldr	r2, [pc, #140]	; (80019e0 <MX_USART1_UART_Init+0x94>)
 8001954:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 921600;
 8001956:	4b21      	ldr	r3, [pc, #132]	; (80019dc <MX_USART1_UART_Init+0x90>)
 8001958:	f44f 2261 	mov.w	r2, #921600	; 0xe1000
 800195c:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800195e:	4b1f      	ldr	r3, [pc, #124]	; (80019dc <MX_USART1_UART_Init+0x90>)
 8001960:	2200      	movs	r2, #0
 8001962:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 8001964:	4b1d      	ldr	r3, [pc, #116]	; (80019dc <MX_USART1_UART_Init+0x90>)
 8001966:	2200      	movs	r2, #0
 8001968:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 800196a:	4b1c      	ldr	r3, [pc, #112]	; (80019dc <MX_USART1_UART_Init+0x90>)
 800196c:	2200      	movs	r2, #0
 800196e:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 8001970:	4b1a      	ldr	r3, [pc, #104]	; (80019dc <MX_USART1_UART_Init+0x90>)
 8001972:	220c      	movs	r2, #12
 8001974:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001976:	4b19      	ldr	r3, [pc, #100]	; (80019dc <MX_USART1_UART_Init+0x90>)
 8001978:	2200      	movs	r2, #0
 800197a:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800197c:	4b17      	ldr	r3, [pc, #92]	; (80019dc <MX_USART1_UART_Init+0x90>)
 800197e:	2200      	movs	r2, #0
 8001980:	61da      	str	r2, [r3, #28]
	huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001982:	4b16      	ldr	r3, [pc, #88]	; (80019dc <MX_USART1_UART_Init+0x90>)
 8001984:	2200      	movs	r2, #0
 8001986:	621a      	str	r2, [r3, #32]
	huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001988:	4b14      	ldr	r3, [pc, #80]	; (80019dc <MX_USART1_UART_Init+0x90>)
 800198a:	2200      	movs	r2, #0
 800198c:	625a      	str	r2, [r3, #36]	; 0x24
	huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800198e:	4b13      	ldr	r3, [pc, #76]	; (80019dc <MX_USART1_UART_Init+0x90>)
 8001990:	2200      	movs	r2, #0
 8001992:	629a      	str	r2, [r3, #40]	; 0x28
	if (HAL_UART_Init(&huart1) != HAL_OK)
 8001994:	4811      	ldr	r0, [pc, #68]	; (80019dc <MX_USART1_UART_Init+0x90>)
 8001996:	f007 feaf 	bl	80096f8 <HAL_UART_Init>
 800199a:	4603      	mov	r3, r0
 800199c:	2b00      	cmp	r3, #0
 800199e:	d001      	beq.n	80019a4 <MX_USART1_UART_Init+0x58>
	{
		Error_Handler();
 80019a0:	f000 fcfa 	bl	8002398 <Error_Handler>
	}
	if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8)
 80019a4:	2100      	movs	r1, #0
 80019a6:	480d      	ldr	r0, [pc, #52]	; (80019dc <MX_USART1_UART_Init+0x90>)
 80019a8:	f009 fc14 	bl	800b1d4 <HAL_UARTEx_SetTxFifoThreshold>
 80019ac:	4603      	mov	r3, r0
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d001      	beq.n	80019b6 <MX_USART1_UART_Init+0x6a>
			!= HAL_OK)
	{
		Error_Handler();
 80019b2:	f000 fcf1 	bl	8002398 <Error_Handler>
	}
	if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8)
 80019b6:	2100      	movs	r1, #0
 80019b8:	4808      	ldr	r0, [pc, #32]	; (80019dc <MX_USART1_UART_Init+0x90>)
 80019ba:	f009 fc49 	bl	800b250 <HAL_UARTEx_SetRxFifoThreshold>
 80019be:	4603      	mov	r3, r0
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d001      	beq.n	80019c8 <MX_USART1_UART_Init+0x7c>
			!= HAL_OK)
	{
		Error_Handler();
 80019c4:	f000 fce8 	bl	8002398 <Error_Handler>
	}
	if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80019c8:	4804      	ldr	r0, [pc, #16]	; (80019dc <MX_USART1_UART_Init+0x90>)
 80019ca:	f009 fbca 	bl	800b162 <HAL_UARTEx_DisableFifoMode>
 80019ce:	4603      	mov	r3, r0
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d001      	beq.n	80019d8 <MX_USART1_UART_Init+0x8c>
	{
		Error_Handler();
 80019d4:	f000 fce0 	bl	8002398 <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 80019d8:	bf00      	nop
 80019da:	bd80      	pop	{r7, pc}
 80019dc:	200044d0 	.word	0x200044d0
 80019e0:	40011000 	.word	0x40011000

080019e4 <MX_USART2_UART_Init>:
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 80019e8:	4b22      	ldr	r3, [pc, #136]	; (8001a74 <MX_USART2_UART_Init+0x90>)
 80019ea:	4a23      	ldr	r2, [pc, #140]	; (8001a78 <MX_USART2_UART_Init+0x94>)
 80019ec:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 9600;
 80019ee:	4b21      	ldr	r3, [pc, #132]	; (8001a74 <MX_USART2_UART_Init+0x90>)
 80019f0:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80019f4:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80019f6:	4b1f      	ldr	r3, [pc, #124]	; (8001a74 <MX_USART2_UART_Init+0x90>)
 80019f8:	2200      	movs	r2, #0
 80019fa:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 80019fc:	4b1d      	ldr	r3, [pc, #116]	; (8001a74 <MX_USART2_UART_Init+0x90>)
 80019fe:	2200      	movs	r2, #0
 8001a00:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8001a02:	4b1c      	ldr	r3, [pc, #112]	; (8001a74 <MX_USART2_UART_Init+0x90>)
 8001a04:	2200      	movs	r2, #0
 8001a06:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8001a08:	4b1a      	ldr	r3, [pc, #104]	; (8001a74 <MX_USART2_UART_Init+0x90>)
 8001a0a:	220c      	movs	r2, #12
 8001a0c:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a0e:	4b19      	ldr	r3, [pc, #100]	; (8001a74 <MX_USART2_UART_Init+0x90>)
 8001a10:	2200      	movs	r2, #0
 8001a12:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a14:	4b17      	ldr	r3, [pc, #92]	; (8001a74 <MX_USART2_UART_Init+0x90>)
 8001a16:	2200      	movs	r2, #0
 8001a18:	61da      	str	r2, [r3, #28]
	huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001a1a:	4b16      	ldr	r3, [pc, #88]	; (8001a74 <MX_USART2_UART_Init+0x90>)
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	621a      	str	r2, [r3, #32]
	huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001a20:	4b14      	ldr	r3, [pc, #80]	; (8001a74 <MX_USART2_UART_Init+0x90>)
 8001a22:	2200      	movs	r2, #0
 8001a24:	625a      	str	r2, [r3, #36]	; 0x24
	huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001a26:	4b13      	ldr	r3, [pc, #76]	; (8001a74 <MX_USART2_UART_Init+0x90>)
 8001a28:	2200      	movs	r2, #0
 8001a2a:	629a      	str	r2, [r3, #40]	; 0x28
	if (HAL_UART_Init(&huart2) != HAL_OK)
 8001a2c:	4811      	ldr	r0, [pc, #68]	; (8001a74 <MX_USART2_UART_Init+0x90>)
 8001a2e:	f007 fe63 	bl	80096f8 <HAL_UART_Init>
 8001a32:	4603      	mov	r3, r0
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d001      	beq.n	8001a3c <MX_USART2_UART_Init+0x58>
	{
		Error_Handler();
 8001a38:	f000 fcae 	bl	8002398 <Error_Handler>
	}
	if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8)
 8001a3c:	2100      	movs	r1, #0
 8001a3e:	480d      	ldr	r0, [pc, #52]	; (8001a74 <MX_USART2_UART_Init+0x90>)
 8001a40:	f009 fbc8 	bl	800b1d4 <HAL_UARTEx_SetTxFifoThreshold>
 8001a44:	4603      	mov	r3, r0
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d001      	beq.n	8001a4e <MX_USART2_UART_Init+0x6a>
			!= HAL_OK)
	{
		Error_Handler();
 8001a4a:	f000 fca5 	bl	8002398 <Error_Handler>
	}
	if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8)
 8001a4e:	2100      	movs	r1, #0
 8001a50:	4808      	ldr	r0, [pc, #32]	; (8001a74 <MX_USART2_UART_Init+0x90>)
 8001a52:	f009 fbfd 	bl	800b250 <HAL_UARTEx_SetRxFifoThreshold>
 8001a56:	4603      	mov	r3, r0
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d001      	beq.n	8001a60 <MX_USART2_UART_Init+0x7c>
			!= HAL_OK)
	{
		Error_Handler();
 8001a5c:	f000 fc9c 	bl	8002398 <Error_Handler>
	}
	if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001a60:	4804      	ldr	r0, [pc, #16]	; (8001a74 <MX_USART2_UART_Init+0x90>)
 8001a62:	f009 fb7e 	bl	800b162 <HAL_UARTEx_DisableFifoMode>
 8001a66:	4603      	mov	r3, r0
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d001      	beq.n	8001a70 <MX_USART2_UART_Init+0x8c>
	{
		Error_Handler();
 8001a6c:	f000 fc94 	bl	8002398 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 8001a70:	bf00      	nop
 8001a72:	bd80      	pop	{r7, pc}
 8001a74:	20004718 	.word	0x20004718
 8001a78:	40004400 	.word	0x40004400

08001a7c <MX_USART3_UART_Init>:
 * @brief USART3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART3_UART_Init(void)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	af00      	add	r7, sp, #0
	/* USER CODE END USART3_Init 0 */

	/* USER CODE BEGIN USART3_Init 1 */

	/* USER CODE END USART3_Init 1 */
	huart3.Instance = USART3;
 8001a80:	4b22      	ldr	r3, [pc, #136]	; (8001b0c <MX_USART3_UART_Init+0x90>)
 8001a82:	4a23      	ldr	r2, [pc, #140]	; (8001b10 <MX_USART3_UART_Init+0x94>)
 8001a84:	601a      	str	r2, [r3, #0]
	huart3.Init.BaudRate = 921600;
 8001a86:	4b21      	ldr	r3, [pc, #132]	; (8001b0c <MX_USART3_UART_Init+0x90>)
 8001a88:	f44f 2261 	mov.w	r2, #921600	; 0xe1000
 8001a8c:	605a      	str	r2, [r3, #4]
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001a8e:	4b1f      	ldr	r3, [pc, #124]	; (8001b0c <MX_USART3_UART_Init+0x90>)
 8001a90:	2200      	movs	r2, #0
 8001a92:	609a      	str	r2, [r3, #8]
	huart3.Init.StopBits = UART_STOPBITS_1;
 8001a94:	4b1d      	ldr	r3, [pc, #116]	; (8001b0c <MX_USART3_UART_Init+0x90>)
 8001a96:	2200      	movs	r2, #0
 8001a98:	60da      	str	r2, [r3, #12]
	huart3.Init.Parity = UART_PARITY_NONE;
 8001a9a:	4b1c      	ldr	r3, [pc, #112]	; (8001b0c <MX_USART3_UART_Init+0x90>)
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	611a      	str	r2, [r3, #16]
	huart3.Init.Mode = UART_MODE_TX_RX;
 8001aa0:	4b1a      	ldr	r3, [pc, #104]	; (8001b0c <MX_USART3_UART_Init+0x90>)
 8001aa2:	220c      	movs	r2, #12
 8001aa4:	615a      	str	r2, [r3, #20]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001aa6:	4b19      	ldr	r3, [pc, #100]	; (8001b0c <MX_USART3_UART_Init+0x90>)
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	619a      	str	r2, [r3, #24]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001aac:	4b17      	ldr	r3, [pc, #92]	; (8001b0c <MX_USART3_UART_Init+0x90>)
 8001aae:	2200      	movs	r2, #0
 8001ab0:	61da      	str	r2, [r3, #28]
	huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001ab2:	4b16      	ldr	r3, [pc, #88]	; (8001b0c <MX_USART3_UART_Init+0x90>)
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	621a      	str	r2, [r3, #32]
	huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001ab8:	4b14      	ldr	r3, [pc, #80]	; (8001b0c <MX_USART3_UART_Init+0x90>)
 8001aba:	2200      	movs	r2, #0
 8001abc:	625a      	str	r2, [r3, #36]	; 0x24
	huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001abe:	4b13      	ldr	r3, [pc, #76]	; (8001b0c <MX_USART3_UART_Init+0x90>)
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	629a      	str	r2, [r3, #40]	; 0x28
	if (HAL_UART_Init(&huart3) != HAL_OK)
 8001ac4:	4811      	ldr	r0, [pc, #68]	; (8001b0c <MX_USART3_UART_Init+0x90>)
 8001ac6:	f007 fe17 	bl	80096f8 <HAL_UART_Init>
 8001aca:	4603      	mov	r3, r0
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d001      	beq.n	8001ad4 <MX_USART3_UART_Init+0x58>
	{
		Error_Handler();
 8001ad0:	f000 fc62 	bl	8002398 <Error_Handler>
	}
	if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8)
 8001ad4:	2100      	movs	r1, #0
 8001ad6:	480d      	ldr	r0, [pc, #52]	; (8001b0c <MX_USART3_UART_Init+0x90>)
 8001ad8:	f009 fb7c 	bl	800b1d4 <HAL_UARTEx_SetTxFifoThreshold>
 8001adc:	4603      	mov	r3, r0
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d001      	beq.n	8001ae6 <MX_USART3_UART_Init+0x6a>
			!= HAL_OK)
	{
		Error_Handler();
 8001ae2:	f000 fc59 	bl	8002398 <Error_Handler>
	}
	if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8)
 8001ae6:	2100      	movs	r1, #0
 8001ae8:	4808      	ldr	r0, [pc, #32]	; (8001b0c <MX_USART3_UART_Init+0x90>)
 8001aea:	f009 fbb1 	bl	800b250 <HAL_UARTEx_SetRxFifoThreshold>
 8001aee:	4603      	mov	r3, r0
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d001      	beq.n	8001af8 <MX_USART3_UART_Init+0x7c>
			!= HAL_OK)
	{
		Error_Handler();
 8001af4:	f000 fc50 	bl	8002398 <Error_Handler>
	}
	if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001af8:	4804      	ldr	r0, [pc, #16]	; (8001b0c <MX_USART3_UART_Init+0x90>)
 8001afa:	f009 fb32 	bl	800b162 <HAL_UARTEx_DisableFifoMode>
 8001afe:	4603      	mov	r3, r0
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d001      	beq.n	8001b08 <MX_USART3_UART_Init+0x8c>
	{
		Error_Handler();
 8001b04:	f000 fc48 	bl	8002398 <Error_Handler>
	}
	/* USER CODE BEGIN USART3_Init 2 */

	/* USER CODE END USART3_Init 2 */

}
 8001b08:	bf00      	nop
 8001b0a:	bd80      	pop	{r7, pc}
 8001b0c:	2000416c 	.word	0x2000416c
 8001b10:	40004800 	.word	0x40004800

08001b14 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	b082      	sub	sp, #8
 8001b18:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA1_CLK_ENABLE();
 8001b1a:	4b3d      	ldr	r3, [pc, #244]	; (8001c10 <MX_DMA_Init+0xfc>)
 8001b1c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001b20:	4a3b      	ldr	r2, [pc, #236]	; (8001c10 <MX_DMA_Init+0xfc>)
 8001b22:	f043 0301 	orr.w	r3, r3, #1
 8001b26:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8001b2a:	4b39      	ldr	r3, [pc, #228]	; (8001c10 <MX_DMA_Init+0xfc>)
 8001b2c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001b30:	f003 0301 	and.w	r3, r3, #1
 8001b34:	607b      	str	r3, [r7, #4]
 8001b36:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_DMA2_CLK_ENABLE();
 8001b38:	4b35      	ldr	r3, [pc, #212]	; (8001c10 <MX_DMA_Init+0xfc>)
 8001b3a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001b3e:	4a34      	ldr	r2, [pc, #208]	; (8001c10 <MX_DMA_Init+0xfc>)
 8001b40:	f043 0302 	orr.w	r3, r3, #2
 8001b44:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8001b48:	4b31      	ldr	r3, [pc, #196]	; (8001c10 <MX_DMA_Init+0xfc>)
 8001b4a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001b4e:	f003 0302 	and.w	r3, r3, #2
 8001b52:	603b      	str	r3, [r7, #0]
 8001b54:	683b      	ldr	r3, [r7, #0]

	/* DMA interrupt init */
	/* DMA1_Stream0_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 8001b56:	2200      	movs	r2, #0
 8001b58:	2105      	movs	r1, #5
 8001b5a:	200b      	movs	r0, #11
 8001b5c:	f001 fed2 	bl	8003904 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8001b60:	200b      	movs	r0, #11
 8001b62:	f001 fee9 	bl	8003938 <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream1_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 8001b66:	2200      	movs	r2, #0
 8001b68:	2105      	movs	r1, #5
 8001b6a:	200c      	movs	r0, #12
 8001b6c:	f001 feca 	bl	8003904 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8001b70:	200c      	movs	r0, #12
 8001b72:	f001 fee1 	bl	8003938 <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream2_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 5, 0);
 8001b76:	2200      	movs	r2, #0
 8001b78:	2105      	movs	r1, #5
 8001b7a:	200d      	movs	r0, #13
 8001b7c:	f001 fec2 	bl	8003904 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8001b80:	200d      	movs	r0, #13
 8001b82:	f001 fed9 	bl	8003938 <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
 8001b86:	2200      	movs	r2, #0
 8001b88:	2105      	movs	r1, #5
 8001b8a:	200e      	movs	r0, #14
 8001b8c:	f001 feba 	bl	8003904 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8001b90:	200e      	movs	r0, #14
 8001b92:	f001 fed1 	bl	8003938 <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream4_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 5, 0);
 8001b96:	2200      	movs	r2, #0
 8001b98:	2105      	movs	r1, #5
 8001b9a:	200f      	movs	r0, #15
 8001b9c:	f001 feb2 	bl	8003904 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8001ba0:	200f      	movs	r0, #15
 8001ba2:	f001 fec9 	bl	8003938 <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream5_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	2105      	movs	r1, #5
 8001baa:	2010      	movs	r0, #16
 8001bac:	f001 feaa 	bl	8003904 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001bb0:	2010      	movs	r0, #16
 8001bb2:	f001 fec1 	bl	8003938 <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream6_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 5, 0);
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	2105      	movs	r1, #5
 8001bba:	2011      	movs	r0, #17
 8001bbc:	f001 fea2 	bl	8003904 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8001bc0:	2011      	movs	r0, #17
 8001bc2:	f001 feb9 	bl	8003938 <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream7_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 5, 0);
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	2105      	movs	r1, #5
 8001bca:	202f      	movs	r0, #47	; 0x2f
 8001bcc:	f001 fe9a 	bl	8003904 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 8001bd0:	202f      	movs	r0, #47	; 0x2f
 8001bd2:	f001 feb1 	bl	8003938 <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream0_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	2105      	movs	r1, #5
 8001bda:	2038      	movs	r0, #56	; 0x38
 8001bdc:	f001 fe92 	bl	8003904 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001be0:	2038      	movs	r0, #56	; 0x38
 8001be2:	f001 fea9 	bl	8003938 <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream1_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 5, 0);
 8001be6:	2200      	movs	r2, #0
 8001be8:	2105      	movs	r1, #5
 8001bea:	2039      	movs	r0, #57	; 0x39
 8001bec:	f001 fe8a 	bl	8003904 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8001bf0:	2039      	movs	r0, #57	; 0x39
 8001bf2:	f001 fea1 	bl	8003938 <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream2_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	2105      	movs	r1, #5
 8001bfa:	203a      	movs	r0, #58	; 0x3a
 8001bfc:	f001 fe82 	bl	8003904 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8001c00:	203a      	movs	r0, #58	; 0x3a
 8001c02:	f001 fe99 	bl	8003938 <HAL_NVIC_EnableIRQ>

}
 8001c06:	bf00      	nop
 8001c08:	3708      	adds	r7, #8
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	bd80      	pop	{r7, pc}
 8001c0e:	bf00      	nop
 8001c10:	58024400 	.word	0x58024400

08001c14 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b08a      	sub	sp, #40	; 0x28
 8001c18:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct =
 8001c1a:	f107 0314 	add.w	r3, r7, #20
 8001c1e:	2200      	movs	r2, #0
 8001c20:	601a      	str	r2, [r3, #0]
 8001c22:	605a      	str	r2, [r3, #4]
 8001c24:	609a      	str	r2, [r3, #8]
 8001c26:	60da      	str	r2, [r3, #12]
 8001c28:	611a      	str	r2, [r3, #16]
	{ 0 };

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8001c2a:	4b3f      	ldr	r3, [pc, #252]	; (8001d28 <MX_GPIO_Init+0x114>)
 8001c2c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001c30:	4a3d      	ldr	r2, [pc, #244]	; (8001d28 <MX_GPIO_Init+0x114>)
 8001c32:	f043 0310 	orr.w	r3, r3, #16
 8001c36:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001c3a:	4b3b      	ldr	r3, [pc, #236]	; (8001d28 <MX_GPIO_Init+0x114>)
 8001c3c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001c40:	f003 0310 	and.w	r3, r3, #16
 8001c44:	613b      	str	r3, [r7, #16]
 8001c46:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001c48:	4b37      	ldr	r3, [pc, #220]	; (8001d28 <MX_GPIO_Init+0x114>)
 8001c4a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001c4e:	4a36      	ldr	r2, [pc, #216]	; (8001d28 <MX_GPIO_Init+0x114>)
 8001c50:	f043 0304 	orr.w	r3, r3, #4
 8001c54:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001c58:	4b33      	ldr	r3, [pc, #204]	; (8001d28 <MX_GPIO_Init+0x114>)
 8001c5a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001c5e:	f003 0304 	and.w	r3, r3, #4
 8001c62:	60fb      	str	r3, [r7, #12]
 8001c64:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8001c66:	4b30      	ldr	r3, [pc, #192]	; (8001d28 <MX_GPIO_Init+0x114>)
 8001c68:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001c6c:	4a2e      	ldr	r2, [pc, #184]	; (8001d28 <MX_GPIO_Init+0x114>)
 8001c6e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001c72:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001c76:	4b2c      	ldr	r3, [pc, #176]	; (8001d28 <MX_GPIO_Init+0x114>)
 8001c78:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001c7c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001c80:	60bb      	str	r3, [r7, #8]
 8001c82:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001c84:	4b28      	ldr	r3, [pc, #160]	; (8001d28 <MX_GPIO_Init+0x114>)
 8001c86:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001c8a:	4a27      	ldr	r2, [pc, #156]	; (8001d28 <MX_GPIO_Init+0x114>)
 8001c8c:	f043 0301 	orr.w	r3, r3, #1
 8001c90:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001c94:	4b24      	ldr	r3, [pc, #144]	; (8001d28 <MX_GPIO_Init+0x114>)
 8001c96:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001c9a:	f003 0301 	and.w	r3, r3, #1
 8001c9e:	607b      	str	r3, [r7, #4]
 8001ca0:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001ca2:	4b21      	ldr	r3, [pc, #132]	; (8001d28 <MX_GPIO_Init+0x114>)
 8001ca4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001ca8:	4a1f      	ldr	r2, [pc, #124]	; (8001d28 <MX_GPIO_Init+0x114>)
 8001caa:	f043 0302 	orr.w	r3, r3, #2
 8001cae:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001cb2:	4b1d      	ldr	r3, [pc, #116]	; (8001d28 <MX_GPIO_Init+0x114>)
 8001cb4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001cb8:	f003 0302 	and.w	r3, r3, #2
 8001cbc:	603b      	str	r3, [r7, #0]
 8001cbe:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_4, GPIO_PIN_RESET);
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	2110      	movs	r1, #16
 8001cc4:	4819      	ldr	r0, [pc, #100]	; (8001d2c <MX_GPIO_Init+0x118>)
 8001cc6:	f004 fe53 	bl	8006970 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : PE4 */
	GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001cca:	2310      	movs	r3, #16
 8001ccc:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cce:	2301      	movs	r3, #1
 8001cd0:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001cda:	f107 0314 	add.w	r3, r7, #20
 8001cde:	4619      	mov	r1, r3
 8001ce0:	4812      	ldr	r0, [pc, #72]	; (8001d2c <MX_GPIO_Init+0x118>)
 8001ce2:	f004 fc7d 	bl	80065e0 <HAL_GPIO_Init>

	/*Configure GPIO pin : PE6 */
	GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001ce6:	2340      	movs	r3, #64	; 0x40
 8001ce8:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001cea:	2300      	movs	r3, #0
 8001cec:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cee:	2300      	movs	r3, #0
 8001cf0:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001cf2:	f107 0314 	add.w	r3, r7, #20
 8001cf6:	4619      	mov	r1, r3
 8001cf8:	480c      	ldr	r0, [pc, #48]	; (8001d2c <MX_GPIO_Init+0x118>)
 8001cfa:	f004 fc71 	bl	80065e0 <HAL_GPIO_Init>

	/*Configure GPIO pin : PA8 */
	GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001cfe:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001d02:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d04:	2302      	movs	r3, #2
 8001d06:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d08:	2300      	movs	r3, #0
 8001d0a:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001d0c:	2302      	movs	r3, #2
 8001d0e:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001d10:	2301      	movs	r3, #1
 8001d12:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d14:	f107 0314 	add.w	r3, r7, #20
 8001d18:	4619      	mov	r1, r3
 8001d1a:	4805      	ldr	r0, [pc, #20]	; (8001d30 <MX_GPIO_Init+0x11c>)
 8001d1c:	f004 fc60 	bl	80065e0 <HAL_GPIO_Init>

}
 8001d20:	bf00      	nop
 8001d22:	3728      	adds	r7, #40	; 0x28
 8001d24:	46bd      	mov	sp, r7
 8001d26:	bd80      	pop	{r7, pc}
 8001d28:	58024400 	.word	0x58024400
 8001d2c:	58021000 	.word	0x58021000
 8001d30:	58020000 	.word	0x58020000

08001d34 <CtrlTaskF>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_CtrlTaskF */
void CtrlTaskF(void const *argument)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b082      	sub	sp, #8
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]

	/* Infinite loop */
	for (;;)
	{
		/* 该任务作为空任务 */
		HAL_IWDG_Refresh(&hiwdg1);
 8001d3c:	4801      	ldr	r0, [pc, #4]	; (8001d44 <CtrlTaskF+0x10>)
 8001d3e:	f004 fe7f 	bl	8006a40 <HAL_IWDG_Refresh>
 8001d42:	e7fb      	b.n	8001d3c <CtrlTaskF+0x8>
 8001d44:	200040e4 	.word	0x200040e4

08001d48 <SensorTaskF>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_SensorTaskF */
void SensorTaskF(void const *argument)
{
 8001d48:	b5b0      	push	{r4, r5, r7, lr}
 8001d4a:	b08c      	sub	sp, #48	; 0x30
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	62f8      	str	r0, [r7, #44]	; 0x2c
	/* USER CODE BEGIN SensorTaskF */
	InitGY39();
 8001d50:	f7ff f8b4 	bl	8000ebc <InitGY39>
	InitP30();
 8001d54:	f7ff f9f6 	bl	8001144 <InitP30>
	ReceiveDeep();
 8001d58:	f7ff f9bc 	bl	80010d4 <ReceiveDeep>
	ReceiveGY39();
 8001d5c:	f107 0318 	add.w	r3, r7, #24
 8001d60:	4618      	mov	r0, r3
 8001d62:	f7ff f8c1 	bl	8000ee8 <ReceiveGY39>
	ReceiveWT931();
 8001d66:	463b      	mov	r3, r7
 8001d68:	4618      	mov	r0, r3
 8001d6a:	f7ff f903 	bl	8000f74 <ReceiveWT931>
	ReceiveP30();
 8001d6e:	463b      	mov	r3, r7
 8001d70:	4618      	mov	r0, r3
 8001d72:	f7ff fa19 	bl	80011a8 <ReceiveP30>
	osDelay(200);
 8001d76:	20c8      	movs	r0, #200	; 0xc8
 8001d78:	f009 fb61 	bl	800b43e <osDelay>
	DeepSensorData = ReceiveDeep();
 8001d7c:	f7ff f9aa 	bl	80010d4 <ReceiveDeep>
 8001d80:	4602      	mov	r2, r0
 8001d82:	4b75      	ldr	r3, [pc, #468]	; (8001f58 <SensorTaskF+0x210>)
 8001d84:	4611      	mov	r1, r2
 8001d86:	8019      	strh	r1, [r3, #0]
 8001d88:	f3c2 420f 	ubfx	r2, r2, #16, #16
 8001d8c:	805a      	strh	r2, [r3, #2]
	GY39SensorData = ReceiveGY39();
 8001d8e:	4c73      	ldr	r4, [pc, #460]	; (8001f5c <SensorTaskF+0x214>)
 8001d90:	463b      	mov	r3, r7
 8001d92:	4618      	mov	r0, r3
 8001d94:	f7ff f8a8 	bl	8000ee8 <ReceiveGY39>
 8001d98:	463b      	mov	r3, r7
 8001d9a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001d9e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	WT931SensorData = ReceiveWT931();
 8001da2:	4c6f      	ldr	r4, [pc, #444]	; (8001f60 <SensorTaskF+0x218>)
 8001da4:	463b      	mov	r3, r7
 8001da6:	4618      	mov	r0, r3
 8001da8:	f7ff f8e4 	bl	8000f74 <ReceiveWT931>
 8001dac:	4622      	mov	r2, r4
 8001dae:	463b      	mov	r3, r7
 8001db0:	6818      	ldr	r0, [r3, #0]
 8001db2:	6859      	ldr	r1, [r3, #4]
 8001db4:	689d      	ldr	r5, [r3, #8]
 8001db6:	68dc      	ldr	r4, [r3, #12]
 8001db8:	6010      	str	r0, [r2, #0]
 8001dba:	6051      	str	r1, [r2, #4]
 8001dbc:	6095      	str	r5, [r2, #8]
 8001dbe:	60d4      	str	r4, [r2, #12]
 8001dc0:	6918      	ldr	r0, [r3, #16]
 8001dc2:	6959      	ldr	r1, [r3, #20]
 8001dc4:	6110      	str	r0, [r2, #16]
 8001dc6:	6151      	str	r1, [r2, #20]
	P30SensorData = ReceiveP30();
 8001dc8:	4c66      	ldr	r4, [pc, #408]	; (8001f64 <SensorTaskF+0x21c>)
 8001dca:	463b      	mov	r3, r7
 8001dcc:	4618      	mov	r0, r3
 8001dce:	f7ff f9eb 	bl	80011a8 <ReceiveP30>
 8001dd2:	4622      	mov	r2, r4
 8001dd4:	463b      	mov	r3, r7
 8001dd6:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001dda:	e882 0003 	stmia.w	r2, {r0, r1}
	xSemaphoreGive(DeepSensorDataRWFlagHandle);
 8001dde:	4b62      	ldr	r3, [pc, #392]	; (8001f68 <SensorTaskF+0x220>)
 8001de0:	6818      	ldr	r0, [r3, #0]
 8001de2:	2300      	movs	r3, #0
 8001de4:	2200      	movs	r2, #0
 8001de6:	2100      	movs	r1, #0
 8001de8:	f009 fdc2 	bl	800b970 <xQueueGenericSend>
	xSemaphoreGive(GY39SensorDataRWFlagHandle);
 8001dec:	4b5f      	ldr	r3, [pc, #380]	; (8001f6c <SensorTaskF+0x224>)
 8001dee:	6818      	ldr	r0, [r3, #0]
 8001df0:	2300      	movs	r3, #0
 8001df2:	2200      	movs	r2, #0
 8001df4:	2100      	movs	r1, #0
 8001df6:	f009 fdbb 	bl	800b970 <xQueueGenericSend>
	xSemaphoreGive(WT931SensorDataRWFlagHandle);
 8001dfa:	4b5d      	ldr	r3, [pc, #372]	; (8001f70 <SensorTaskF+0x228>)
 8001dfc:	6818      	ldr	r0, [r3, #0]
 8001dfe:	2300      	movs	r3, #0
 8001e00:	2200      	movs	r2, #0
 8001e02:	2100      	movs	r1, #0
 8001e04:	f009 fdb4 	bl	800b970 <xQueueGenericSend>
	xSemaphoreGive(P30SensorDataRWFlagHandle);
 8001e08:	4b5a      	ldr	r3, [pc, #360]	; (8001f74 <SensorTaskF+0x22c>)
 8001e0a:	6818      	ldr	r0, [r3, #0]
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	2200      	movs	r2, #0
 8001e10:	2100      	movs	r1, #0
 8001e12:	f009 fdad 	bl	800b970 <xQueueGenericSend>
	/* Infinite loop */
	for (;;)
	{
		//收取深度数据
		if (xSemaphoreTake(DeepTransFinishHandleHandle,portMAX_DELAY) == pdTRUE)
 8001e16:	4b58      	ldr	r3, [pc, #352]	; (8001f78 <SensorTaskF+0x230>)
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	f04f 31ff 	mov.w	r1, #4294967295
 8001e1e:	4618      	mov	r0, r3
 8001e20:	f009 ff32 	bl	800bc88 <xQueueSemaphoreTake>
 8001e24:	4603      	mov	r3, r0
 8001e26:	2b01      	cmp	r3, #1
 8001e28:	d119      	bne.n	8001e5e <SensorTaskF+0x116>
		{
			if (xSemaphoreTake(DeepSensorDataRWFlagHandle,
 8001e2a:	4b4f      	ldr	r3, [pc, #316]	; (8001f68 <SensorTaskF+0x220>)
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	f04f 31ff 	mov.w	r1, #4294967295
 8001e32:	4618      	mov	r0, r3
 8001e34:	f009 ff28 	bl	800bc88 <xQueueSemaphoreTake>
 8001e38:	4603      	mov	r3, r0
 8001e3a:	2b01      	cmp	r3, #1
 8001e3c:	d10f      	bne.n	8001e5e <SensorTaskF+0x116>
					portMAX_DELAY) == pdTRUE)
			{
				DeepSensorData = ReceiveDeep();
 8001e3e:	f7ff f949 	bl	80010d4 <ReceiveDeep>
 8001e42:	4602      	mov	r2, r0
 8001e44:	4b44      	ldr	r3, [pc, #272]	; (8001f58 <SensorTaskF+0x210>)
 8001e46:	4611      	mov	r1, r2
 8001e48:	8019      	strh	r1, [r3, #0]
 8001e4a:	f3c2 420f 	ubfx	r2, r2, #16, #16
 8001e4e:	805a      	strh	r2, [r3, #2]
				xSemaphoreGive(DeepSensorDataRWFlagHandle);
 8001e50:	4b45      	ldr	r3, [pc, #276]	; (8001f68 <SensorTaskF+0x220>)
 8001e52:	6818      	ldr	r0, [r3, #0]
 8001e54:	2300      	movs	r3, #0
 8001e56:	2200      	movs	r2, #0
 8001e58:	2100      	movs	r1, #0
 8001e5a:	f009 fd89 	bl	800b970 <xQueueGenericSend>
			}
		}
		//收取九轴数据
		if (xSemaphoreTake(WT931TransFinishHandle,portMAX_DELAY) == pdTRUE)
 8001e5e:	4b47      	ldr	r3, [pc, #284]	; (8001f7c <SensorTaskF+0x234>)
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	f04f 31ff 	mov.w	r1, #4294967295
 8001e66:	4618      	mov	r0, r3
 8001e68:	f009 ff0e 	bl	800bc88 <xQueueSemaphoreTake>
 8001e6c:	4603      	mov	r3, r0
 8001e6e:	2b01      	cmp	r3, #1
 8001e70:	d123      	bne.n	8001eba <SensorTaskF+0x172>
		{
			if (xSemaphoreTake(WT931SensorDataRWFlagHandle,
 8001e72:	4b3f      	ldr	r3, [pc, #252]	; (8001f70 <SensorTaskF+0x228>)
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	f04f 31ff 	mov.w	r1, #4294967295
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	f009 ff04 	bl	800bc88 <xQueueSemaphoreTake>
 8001e80:	4603      	mov	r3, r0
 8001e82:	2b01      	cmp	r3, #1
 8001e84:	d119      	bne.n	8001eba <SensorTaskF+0x172>
					portMAX_DELAY) == pdTRUE)
			{
				WT931SensorData = ReceiveWT931();
 8001e86:	4c36      	ldr	r4, [pc, #216]	; (8001f60 <SensorTaskF+0x218>)
 8001e88:	463b      	mov	r3, r7
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	f7ff f872 	bl	8000f74 <ReceiveWT931>
 8001e90:	4622      	mov	r2, r4
 8001e92:	463b      	mov	r3, r7
 8001e94:	6818      	ldr	r0, [r3, #0]
 8001e96:	6859      	ldr	r1, [r3, #4]
 8001e98:	689d      	ldr	r5, [r3, #8]
 8001e9a:	68dc      	ldr	r4, [r3, #12]
 8001e9c:	6010      	str	r0, [r2, #0]
 8001e9e:	6051      	str	r1, [r2, #4]
 8001ea0:	6095      	str	r5, [r2, #8]
 8001ea2:	60d4      	str	r4, [r2, #12]
 8001ea4:	6918      	ldr	r0, [r3, #16]
 8001ea6:	6959      	ldr	r1, [r3, #20]
 8001ea8:	6110      	str	r0, [r2, #16]
 8001eaa:	6151      	str	r1, [r2, #20]
				xSemaphoreGive(WT931SensorDataRWFlagHandle);
 8001eac:	4b30      	ldr	r3, [pc, #192]	; (8001f70 <SensorTaskF+0x228>)
 8001eae:	6818      	ldr	r0, [r3, #0]
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	2100      	movs	r1, #0
 8001eb6:	f009 fd5b 	bl	800b970 <xQueueGenericSend>
			}
		}
		//收取温湿度数�????
		if (xSemaphoreTake(GY39TransFinishHandle,portMAX_DELAY) == pdTRUE)
 8001eba:	4b31      	ldr	r3, [pc, #196]	; (8001f80 <SensorTaskF+0x238>)
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	f04f 31ff 	mov.w	r1, #4294967295
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	f009 fee0 	bl	800bc88 <xQueueSemaphoreTake>
 8001ec8:	4603      	mov	r3, r0
 8001eca:	2b01      	cmp	r3, #1
 8001ecc:	d11a      	bne.n	8001f04 <SensorTaskF+0x1bc>
		{
			if (xSemaphoreTake(GY39SensorDataRWFlagHandle,
 8001ece:	4b27      	ldr	r3, [pc, #156]	; (8001f6c <SensorTaskF+0x224>)
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	f04f 31ff 	mov.w	r1, #4294967295
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	f009 fed6 	bl	800bc88 <xQueueSemaphoreTake>
 8001edc:	4603      	mov	r3, r0
 8001ede:	2b01      	cmp	r3, #1
 8001ee0:	d110      	bne.n	8001f04 <SensorTaskF+0x1bc>
					portMAX_DELAY) == pdTRUE)
			{
				GY39SensorData = ReceiveGY39();
 8001ee2:	4c1e      	ldr	r4, [pc, #120]	; (8001f5c <SensorTaskF+0x214>)
 8001ee4:	463b      	mov	r3, r7
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	f7fe fffe 	bl	8000ee8 <ReceiveGY39>
 8001eec:	463b      	mov	r3, r7
 8001eee:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001ef2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
				xSemaphoreGive(GY39SensorDataRWFlagHandle);
 8001ef6:	4b1d      	ldr	r3, [pc, #116]	; (8001f6c <SensorTaskF+0x224>)
 8001ef8:	6818      	ldr	r0, [r3, #0]
 8001efa:	2300      	movs	r3, #0
 8001efc:	2200      	movs	r2, #0
 8001efe:	2100      	movs	r1, #0
 8001f00:	f009 fd36 	bl	800b970 <xQueueGenericSend>
			}
		}
		//收取声呐数据
		if (xSemaphoreTake(P30TransFinishHandle,portMAX_DELAY) == pdTRUE)
 8001f04:	4b1f      	ldr	r3, [pc, #124]	; (8001f84 <SensorTaskF+0x23c>)
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	f04f 31ff 	mov.w	r1, #4294967295
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	f009 febb 	bl	800bc88 <xQueueSemaphoreTake>
 8001f12:	4603      	mov	r3, r0
 8001f14:	2b01      	cmp	r3, #1
 8001f16:	d11b      	bne.n	8001f50 <SensorTaskF+0x208>
		{
			if (xSemaphoreTake(P30SensorDataRWFlagHandle,
 8001f18:	4b16      	ldr	r3, [pc, #88]	; (8001f74 <SensorTaskF+0x22c>)
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	f04f 31ff 	mov.w	r1, #4294967295
 8001f20:	4618      	mov	r0, r3
 8001f22:	f009 feb1 	bl	800bc88 <xQueueSemaphoreTake>
 8001f26:	4603      	mov	r3, r0
 8001f28:	2b01      	cmp	r3, #1
 8001f2a:	d111      	bne.n	8001f50 <SensorTaskF+0x208>
					portMAX_DELAY) == pdTRUE)
			{
				P30SensorData = ReceiveP30();
 8001f2c:	4c0d      	ldr	r4, [pc, #52]	; (8001f64 <SensorTaskF+0x21c>)
 8001f2e:	463b      	mov	r3, r7
 8001f30:	4618      	mov	r0, r3
 8001f32:	f7ff f939 	bl	80011a8 <ReceiveP30>
 8001f36:	4622      	mov	r2, r4
 8001f38:	463b      	mov	r3, r7
 8001f3a:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001f3e:	e882 0003 	stmia.w	r2, {r0, r1}
				xSemaphoreGive(P30SensorDataRWFlagHandle);
 8001f42:	4b0c      	ldr	r3, [pc, #48]	; (8001f74 <SensorTaskF+0x22c>)
 8001f44:	6818      	ldr	r0, [r3, #0]
 8001f46:	2300      	movs	r3, #0
 8001f48:	2200      	movs	r2, #0
 8001f4a:	2100      	movs	r1, #0
 8001f4c:	f009 fd10 	bl	800b970 <xQueueGenericSend>
			}
		}
		HAL_IWDG_Refresh(&hiwdg1);
 8001f50:	480d      	ldr	r0, [pc, #52]	; (8001f88 <SensorTaskF+0x240>)
 8001f52:	f004 fd75 	bl	8006a40 <HAL_IWDG_Refresh>
		if (xSemaphoreTake(DeepTransFinishHandleHandle,portMAX_DELAY) == pdTRUE)
 8001f56:	e75e      	b.n	8001e16 <SensorTaskF+0xce>
 8001f58:	2000467c 	.word	0x2000467c
 8001f5c:	20004564 	.word	0x20004564
 8001f60:	20004240 	.word	0x20004240
 8001f64:	20004820 	.word	0x20004820
 8001f68:	20004200 	.word	0x20004200
 8001f6c:	2000423c 	.word	0x2000423c
 8001f70:	20004364 	.word	0x20004364
 8001f74:	200041fc 	.word	0x200041fc
 8001f78:	2000482c 	.word	0x2000482c
 8001f7c:	20004920 	.word	0x20004920
 8001f80:	20004204 	.word	0x20004204
 8001f84:	20003fe8 	.word	0x20003fe8
 8001f88:	200040e4 	.word	0x200040e4

08001f8c <UtBF>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_UtBF */
void UtBF(void const *argument)
{
 8001f8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001f8e:	b09b      	sub	sp, #108	; 0x6c
 8001f90:	af0a      	add	r7, sp, #40	; 0x28
 8001f92:	6378      	str	r0, [r7, #52]	; 0x34
	/* USER CODE BEGIN UtBF */
	u8 DIPFlag = 0;
 8001f94:	2300      	movs	r3, #0
 8001f96:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	u16 DIPStartNum = 0; //PID定向定深预期�?????????
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	87bb      	strh	r3, [r7, #60]	; 0x3c

	CaptureUpData();
 8001f9e:	463b      	mov	r3, r7
 8001fa0:	4618      	mov	r0, r3
 8001fa2:	f7fe fc61 	bl	8000868 <CaptureUpData>
	CaptureDownData();
 8001fa6:	463b      	mov	r3, r7
 8001fa8:	4618      	mov	r0, r3
 8001faa:	f7fe fb15 	bl	80005d8 <CaptureDownData>
	osDelay(200);
 8001fae:	20c8      	movs	r0, #200	; 0xc8
 8001fb0:	f009 fa45 	bl	800b43e <osDelay>
	//打开串口接收
	BasetoUpData = CaptureUpData();
 8001fb4:	4c54      	ldr	r4, [pc, #336]	; (8002108 <UtBF+0x17c>)
 8001fb6:	463b      	mov	r3, r7
 8001fb8:	4618      	mov	r0, r3
 8001fba:	f7fe fc55 	bl	8000868 <CaptureUpData>
 8001fbe:	4625      	mov	r5, r4
 8001fc0:	463c      	mov	r4, r7
 8001fc2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001fc4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001fc6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001fc8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001fca:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001fce:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
	UptoBaseData = CaptureDownData();
 8001fd2:	4c4e      	ldr	r4, [pc, #312]	; (800210c <UtBF+0x180>)
 8001fd4:	463b      	mov	r3, r7
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	f7fe fafe 	bl	80005d8 <CaptureDownData>
 8001fdc:	4625      	mov	r5, r4
 8001fde:	463c      	mov	r4, r7
 8001fe0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001fe2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001fe4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001fe6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001fe8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001fea:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001fec:	6823      	ldr	r3, [r4, #0]
 8001fee:	602b      	str	r3, [r5, #0]
	xSemaphoreGive(BasetoUpDataRWFlagHandle);
 8001ff0:	4b47      	ldr	r3, [pc, #284]	; (8002110 <UtBF+0x184>)
 8001ff2:	6818      	ldr	r0, [r3, #0]
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	2100      	movs	r1, #0
 8001ffa:	f009 fcb9 	bl	800b970 <xQueueGenericSend>
	xSemaphoreGive(UptoBaseDataRWFlagHandle);
 8001ffe:	4b45      	ldr	r3, [pc, #276]	; (8002114 <UtBF+0x188>)
 8002000:	6818      	ldr	r0, [r3, #0]
 8002002:	2300      	movs	r3, #0
 8002004:	2200      	movs	r2, #0
 8002006:	2100      	movs	r1, #0
 8002008:	f009 fcb2 	bl	800b970 <xQueueGenericSend>

	/* Infinite loop */
	for (;;)
	{
		//根据控制位判断是否执行自主定向定�????
		if (UptoBaseData.Mode == 0b0010) // Mode & 0b0111 == 0b0010,使用定向模式
 800200c:	4b3f      	ldr	r3, [pc, #252]	; (800210c <UtBF+0x180>)
 800200e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002012:	2b02      	cmp	r3, #2
 8002014:	d111      	bne.n	800203a <UtBF+0xae>
		{
			if (DIPFlag == 0)
 8002016:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800201a:	2b00      	cmp	r3, #0
 800201c:	d105      	bne.n	800202a <UtBF+0x9e>
			{
				DIPFlag = 1;
 800201e:	2301      	movs	r3, #1
 8002020:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				DIPStartNum = WT931SensorData.EulNum[2];
 8002024:	4b3c      	ldr	r3, [pc, #240]	; (8002118 <UtBF+0x18c>)
 8002026:	8a1b      	ldrh	r3, [r3, #16]
 8002028:	87bb      	strh	r3, [r7, #60]	; 0x3c
			}
			SpecialMovePID(2, DIPStartNum, WT931SensorData.EulNum[2]); //PID定向
 800202a:	4b3b      	ldr	r3, [pc, #236]	; (8002118 <UtBF+0x18c>)
 800202c:	8a1a      	ldrh	r2, [r3, #16]
 800202e:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8002030:	4619      	mov	r1, r3
 8002032:	2002      	movs	r0, #2
 8002034:	f7fe fe46 	bl	8000cc4 <SpecialMovePID>
 8002038:	e019      	b.n	800206e <UtBF+0xe2>
		}
		else if (UptoBaseData.Mode == 0b0100) // Mode & 0b0111 == 0b100,使用定深模式
 800203a:	4b34      	ldr	r3, [pc, #208]	; (800210c <UtBF+0x180>)
 800203c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002040:	2b04      	cmp	r3, #4
 8002042:	d111      	bne.n	8002068 <UtBF+0xdc>
		{
			if (DIPFlag == 0)
 8002044:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8002048:	2b00      	cmp	r3, #0
 800204a:	d105      	bne.n	8002058 <UtBF+0xcc>
			{
				DIPFlag = 1;
 800204c:	2301      	movs	r3, #1
 800204e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				DIPStartNum = DeepSensorData.WaterDepth;
 8002052:	4b32      	ldr	r3, [pc, #200]	; (800211c <UtBF+0x190>)
 8002054:	885b      	ldrh	r3, [r3, #2]
 8002056:	87bb      	strh	r3, [r7, #60]	; 0x3c
			}
			SpecialMovePID(4, DIPStartNum, DeepSensorData.WaterDepth); //PID定深
 8002058:	4b30      	ldr	r3, [pc, #192]	; (800211c <UtBF+0x190>)
 800205a:	885a      	ldrh	r2, [r3, #2]
 800205c:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800205e:	4619      	mov	r1, r3
 8002060:	2004      	movs	r0, #4
 8002062:	f7fe fe2f 	bl	8000cc4 <SpecialMovePID>
 8002066:	e002      	b.n	800206e <UtBF+0xe2>
		}
		else
		{
			DIPFlag = 0; //不开启定向定�????
 8002068:	2300      	movs	r3, #0
 800206a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
		}

		//收取上位机指�???
		if (xSemaphoreTake(UptoBaseTransFinishHandle,portMAX_DELAY) == pdTRUE)
 800206e:	4b2c      	ldr	r3, [pc, #176]	; (8002120 <UtBF+0x194>)
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	f04f 31ff 	mov.w	r1, #4294967295
 8002076:	4618      	mov	r0, r3
 8002078:	f009 fe06 	bl	800bc88 <xQueueSemaphoreTake>
 800207c:	4603      	mov	r3, r0
 800207e:	2b01      	cmp	r3, #1
 8002080:	d11f      	bne.n	80020c2 <UtBF+0x136>
		{
			if (xSemaphoreTake(UptoBaseDataRWFlagHandle,
 8002082:	4b24      	ldr	r3, [pc, #144]	; (8002114 <UtBF+0x188>)
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	f04f 31ff 	mov.w	r1, #4294967295
 800208a:	4618      	mov	r0, r3
 800208c:	f009 fdfc 	bl	800bc88 <xQueueSemaphoreTake>
 8002090:	4603      	mov	r3, r0
 8002092:	2b01      	cmp	r3, #1
 8002094:	d115      	bne.n	80020c2 <UtBF+0x136>
					portMAX_DELAY) == pdTRUE)
			{
				UptoBaseData = CaptureDownData();
 8002096:	4c1d      	ldr	r4, [pc, #116]	; (800210c <UtBF+0x180>)
 8002098:	463b      	mov	r3, r7
 800209a:	4618      	mov	r0, r3
 800209c:	f7fe fa9c 	bl	80005d8 <CaptureDownData>
 80020a0:	4625      	mov	r5, r4
 80020a2:	463c      	mov	r4, r7
 80020a4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80020a6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80020a8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80020aa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80020ac:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80020ae:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80020b0:	6823      	ldr	r3, [r4, #0]
 80020b2:	602b      	str	r3, [r5, #0]
				xSemaphoreGive(UptoBaseDataRWFlagHandle);
 80020b4:	4b17      	ldr	r3, [pc, #92]	; (8002114 <UtBF+0x188>)
 80020b6:	6818      	ldr	r0, [r3, #0]
 80020b8:	2300      	movs	r3, #0
 80020ba:	2200      	movs	r2, #0
 80020bc:	2100      	movs	r1, #0
 80020be:	f009 fc57 	bl	800b970 <xQueueGenericSend>
			}
		}

		//下传指令
		if (xSemaphoreTake(BasetoUpDataRWFlagHandle,
 80020c2:	4b13      	ldr	r3, [pc, #76]	; (8002110 <UtBF+0x184>)
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	f04f 31ff 	mov.w	r1, #4294967295
 80020ca:	4618      	mov	r0, r3
 80020cc:	f009 fddc 	bl	800bc88 <xQueueSemaphoreTake>
 80020d0:	4603      	mov	r3, r0
 80020d2:	2b01      	cmp	r3, #1
 80020d4:	d114      	bne.n	8002100 <UtBF+0x174>
				portMAX_DELAY) == pdTRUE)
		{
			SendDownData(UptoBaseData);
 80020d6:	4e0d      	ldr	r6, [pc, #52]	; (800210c <UtBF+0x180>)
 80020d8:	466d      	mov	r5, sp
 80020da:	f106 0410 	add.w	r4, r6, #16
 80020de:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80020e0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80020e2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80020e4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80020e6:	6823      	ldr	r3, [r4, #0]
 80020e8:	602b      	str	r3, [r5, #0]
 80020ea:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80020ee:	f7fe fb17 	bl	8000720 <SendDownData>
			xSemaphoreGive(BasetoUpDataRWFlagHandle);
 80020f2:	4b07      	ldr	r3, [pc, #28]	; (8002110 <UtBF+0x184>)
 80020f4:	6818      	ldr	r0, [r3, #0]
 80020f6:	2300      	movs	r3, #0
 80020f8:	2200      	movs	r2, #0
 80020fa:	2100      	movs	r1, #0
 80020fc:	f009 fc38 	bl	800b970 <xQueueGenericSend>
		}

		HAL_IWDG_Refresh(&hiwdg1);
 8002100:	4808      	ldr	r0, [pc, #32]	; (8002124 <UtBF+0x198>)
 8002102:	f004 fc9d 	bl	8006a40 <HAL_IWDG_Refresh>
		if (UptoBaseData.Mode == 0b0010) // Mode & 0b0111 == 0b0010,使用定向模式
 8002106:	e781      	b.n	800200c <UtBF+0x80>
 8002108:	2000420c 	.word	0x2000420c
 800210c:	20004924 	.word	0x20004924
 8002110:	20004828 	.word	0x20004828
 8002114:	20004560 	.word	0x20004560
 8002118:	20004240 	.word	0x20004240
 800211c:	2000467c 	.word	0x2000467c
 8002120:	20003fec 	.word	0x20003fec
 8002124:	200040e4 	.word	0x200040e4

08002128 <BtUF>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_BtUF */
void BtUF(void const *argument)
{
 8002128:	b5f0      	push	{r4, r5, r6, r7, lr}
 800212a:	b099      	sub	sp, #100	; 0x64
 800212c:	af08      	add	r7, sp, #32
 800212e:	6378      	str	r0, [r7, #52]	; 0x34
	/* USER CODE BEGIN BtUF */
//	xSemaphoreGive(BaseControlEnableFlagHandle);
	//用于指示当前传输数据是哪个仓位的标志
	//置为1的时候表示推进器控制�?????????
	//置为0的时候表示主控仓
	u8 SensorCarbin = 0;
 8002130:	2300      	movs	r3, #0
 8002132:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	/* Infinite loop */
	for (;;)
	{
		if (SensorCarbin % 2 == 1) //发�?�推进器控制仓数�????
 8002136:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800213a:	f003 0301 	and.w	r3, r3, #1
 800213e:	b2db      	uxtb	r3, r3
 8002140:	2b00      	cmp	r3, #0
 8002142:	d04b      	beq.n	80021dc <BtUF+0xb4>
		{
			//接收下位仓回传的数据
			if (xSemaphoreTake(BasetoUpTransFinishHandleHandle,
 8002144:	4b7f      	ldr	r3, [pc, #508]	; (8002344 <BtUF+0x21c>)
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	f04f 31ff 	mov.w	r1, #4294967295
 800214c:	4618      	mov	r0, r3
 800214e:	f009 fd9b 	bl	800bc88 <xQueueSemaphoreTake>
 8002152:	4603      	mov	r3, r0
 8002154:	2b01      	cmp	r3, #1
 8002156:	f040 80eb 	bne.w	8002330 <BtUF+0x208>
					portMAX_DELAY) == pdTRUE)
			{
				if (xSemaphoreTake(BasetoUpDataRWFlagHandle,
 800215a:	4b7b      	ldr	r3, [pc, #492]	; (8002348 <BtUF+0x220>)
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f04f 31ff 	mov.w	r1, #4294967295
 8002162:	4618      	mov	r0, r3
 8002164:	f009 fd90 	bl	800bc88 <xQueueSemaphoreTake>
 8002168:	4603      	mov	r3, r0
 800216a:	2b01      	cmp	r3, #1
 800216c:	f040 80e0 	bne.w	8002330 <BtUF+0x208>
						portMAX_DELAY) == pdTRUE)
				{
					BasetoUpData = CaptureUpData();
 8002170:	4c76      	ldr	r4, [pc, #472]	; (800234c <BtUF+0x224>)
 8002172:	463b      	mov	r3, r7
 8002174:	4618      	mov	r0, r3
 8002176:	f7fe fb77 	bl	8000868 <CaptureUpData>
 800217a:	4625      	mov	r5, r4
 800217c:	463c      	mov	r4, r7
 800217e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002180:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002182:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002184:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002186:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800218a:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
					//上传数据
					if (xSemaphoreTake(UptoBaseDataRWFlagHandle,
 800218e:	4b70      	ldr	r3, [pc, #448]	; (8002350 <BtUF+0x228>)
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	f04f 31ff 	mov.w	r1, #4294967295
 8002196:	4618      	mov	r0, r3
 8002198:	f009 fd76 	bl	800bc88 <xQueueSemaphoreTake>
 800219c:	4603      	mov	r3, r0
 800219e:	2b01      	cmp	r3, #1
 80021a0:	d114      	bne.n	80021cc <BtUF+0xa4>
							portMAX_DELAY) == pdTRUE)
					{
						SendUpData(BasetoUpData);
 80021a2:	4e6a      	ldr	r6, [pc, #424]	; (800234c <BtUF+0x224>)
 80021a4:	466d      	mov	r5, sp
 80021a6:	f106 0410 	add.w	r4, r6, #16
 80021aa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80021ac:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80021ae:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80021b2:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80021b6:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80021ba:	f7fe fc77 	bl	8000aac <SendUpData>
						xSemaphoreGive(UptoBaseDataRWFlagHandle);
 80021be:	4b64      	ldr	r3, [pc, #400]	; (8002350 <BtUF+0x228>)
 80021c0:	6818      	ldr	r0, [r3, #0]
 80021c2:	2300      	movs	r3, #0
 80021c4:	2200      	movs	r2, #0
 80021c6:	2100      	movs	r1, #0
 80021c8:	f009 fbd2 	bl	800b970 <xQueueGenericSend>
					}
					xSemaphoreGive(BasetoUpDataRWFlagHandle);
 80021cc:	4b5e      	ldr	r3, [pc, #376]	; (8002348 <BtUF+0x220>)
 80021ce:	6818      	ldr	r0, [r3, #0]
 80021d0:	2300      	movs	r3, #0
 80021d2:	2200      	movs	r2, #0
 80021d4:	2100      	movs	r1, #0
 80021d6:	f009 fbcb 	bl	800b970 <xQueueGenericSend>
 80021da:	e0a9      	b.n	8002330 <BtUF+0x208>
				}
			}

		}
		else if (SensorCarbin % 2 == 0)	//发�?�主控仓数据
 80021dc:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80021e0:	f003 0301 	and.w	r3, r3, #1
 80021e4:	b2db      	uxtb	r3, r3
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	f040 80a2 	bne.w	8002330 <BtUF+0x208>
		{
			//汇�?�本仓传感器数据
			//仓位数据
			BasetoUpData.CabinNum = 0;
 80021ec:	4b57      	ldr	r3, [pc, #348]	; (800234c <BtUF+0x224>)
 80021ee:	2200      	movs	r2, #0
 80021f0:	701a      	strb	r2, [r3, #0]
			//漏水�????�????
			BasetoUpData.WaterDetect = HAL_GPIO_ReadPin(GPIOE,
 80021f2:	2140      	movs	r1, #64	; 0x40
 80021f4:	4857      	ldr	r0, [pc, #348]	; (8002354 <BtUF+0x22c>)
 80021f6:	f004 fba3 	bl	8006940 <HAL_GPIO_ReadPin>
 80021fa:	4603      	mov	r3, r0
			GPIO_PIN_6) << 1;
 80021fc:	005b      	lsls	r3, r3, #1
 80021fe:	b2da      	uxtb	r2, r3
			BasetoUpData.WaterDetect = HAL_GPIO_ReadPin(GPIOE,
 8002200:	4b52      	ldr	r3, [pc, #328]	; (800234c <BtUF+0x224>)
 8002202:	705a      	strb	r2, [r3, #1]
			//九轴数据
			if (xSemaphoreTake(WT931SensorDataRWFlagHandle,
 8002204:	4b54      	ldr	r3, [pc, #336]	; (8002358 <BtUF+0x230>)
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	f04f 31ff 	mov.w	r1, #4294967295
 800220c:	4618      	mov	r0, r3
 800220e:	f009 fd3b 	bl	800bc88 <xQueueSemaphoreTake>
 8002212:	4603      	mov	r3, r0
 8002214:	2b01      	cmp	r3, #1
 8002216:	d136      	bne.n	8002286 <BtUF+0x15e>
					portMAX_DELAY) == pdTRUE)
			{
				BasetoUpData.AccNum[0] = WT931SensorData.AccNum[0];
 8002218:	4b50      	ldr	r3, [pc, #320]	; (800235c <BtUF+0x234>)
 800221a:	881a      	ldrh	r2, [r3, #0]
 800221c:	4b4b      	ldr	r3, [pc, #300]	; (800234c <BtUF+0x224>)
 800221e:	815a      	strh	r2, [r3, #10]
				BasetoUpData.AccNum[1] = WT931SensorData.AccNum[1];
 8002220:	4b4e      	ldr	r3, [pc, #312]	; (800235c <BtUF+0x234>)
 8002222:	885a      	ldrh	r2, [r3, #2]
 8002224:	4b49      	ldr	r3, [pc, #292]	; (800234c <BtUF+0x224>)
 8002226:	819a      	strh	r2, [r3, #12]
				BasetoUpData.AccNum[2] = WT931SensorData.AccNum[2];
 8002228:	4b4c      	ldr	r3, [pc, #304]	; (800235c <BtUF+0x234>)
 800222a:	889a      	ldrh	r2, [r3, #4]
 800222c:	4b47      	ldr	r3, [pc, #284]	; (800234c <BtUF+0x224>)
 800222e:	81da      	strh	r2, [r3, #14]
				BasetoUpData.RotNum[0] = WT931SensorData.RotNum[0];
 8002230:	4b4a      	ldr	r3, [pc, #296]	; (800235c <BtUF+0x234>)
 8002232:	88da      	ldrh	r2, [r3, #6]
 8002234:	4b45      	ldr	r3, [pc, #276]	; (800234c <BtUF+0x224>)
 8002236:	821a      	strh	r2, [r3, #16]
				BasetoUpData.RotNum[1] = WT931SensorData.RotNum[1];
 8002238:	4b48      	ldr	r3, [pc, #288]	; (800235c <BtUF+0x234>)
 800223a:	891a      	ldrh	r2, [r3, #8]
 800223c:	4b43      	ldr	r3, [pc, #268]	; (800234c <BtUF+0x224>)
 800223e:	825a      	strh	r2, [r3, #18]
				BasetoUpData.RotNum[2] = WT931SensorData.RotNum[2];
 8002240:	4b46      	ldr	r3, [pc, #280]	; (800235c <BtUF+0x234>)
 8002242:	895a      	ldrh	r2, [r3, #10]
 8002244:	4b41      	ldr	r3, [pc, #260]	; (800234c <BtUF+0x224>)
 8002246:	829a      	strh	r2, [r3, #20]
				BasetoUpData.EulNum[0] = WT931SensorData.EulNum[0];
 8002248:	4b44      	ldr	r3, [pc, #272]	; (800235c <BtUF+0x234>)
 800224a:	899a      	ldrh	r2, [r3, #12]
 800224c:	4b3f      	ldr	r3, [pc, #252]	; (800234c <BtUF+0x224>)
 800224e:	82da      	strh	r2, [r3, #22]
				BasetoUpData.EulNum[1] = WT931SensorData.EulNum[1];
 8002250:	4b42      	ldr	r3, [pc, #264]	; (800235c <BtUF+0x234>)
 8002252:	89da      	ldrh	r2, [r3, #14]
 8002254:	4b3d      	ldr	r3, [pc, #244]	; (800234c <BtUF+0x224>)
 8002256:	831a      	strh	r2, [r3, #24]
				BasetoUpData.EulNum[2] = WT931SensorData.EulNum[2];
 8002258:	4b40      	ldr	r3, [pc, #256]	; (800235c <BtUF+0x234>)
 800225a:	8a1a      	ldrh	r2, [r3, #16]
 800225c:	4b3b      	ldr	r3, [pc, #236]	; (800234c <BtUF+0x224>)
 800225e:	835a      	strh	r2, [r3, #26]
				BasetoUpData.MagNum[0] = WT931SensorData.MagNum[0];
 8002260:	4b3e      	ldr	r3, [pc, #248]	; (800235c <BtUF+0x234>)
 8002262:	8a5a      	ldrh	r2, [r3, #18]
 8002264:	4b39      	ldr	r3, [pc, #228]	; (800234c <BtUF+0x224>)
 8002266:	839a      	strh	r2, [r3, #28]
				BasetoUpData.MagNum[1] = WT931SensorData.MagNum[1];
 8002268:	4b3c      	ldr	r3, [pc, #240]	; (800235c <BtUF+0x234>)
 800226a:	8a9a      	ldrh	r2, [r3, #20]
 800226c:	4b37      	ldr	r3, [pc, #220]	; (800234c <BtUF+0x224>)
 800226e:	83da      	strh	r2, [r3, #30]
				BasetoUpData.MagNum[2] = WT931SensorData.MagNum[2];
 8002270:	4b3a      	ldr	r3, [pc, #232]	; (800235c <BtUF+0x234>)
 8002272:	8ada      	ldrh	r2, [r3, #22]
 8002274:	4b35      	ldr	r3, [pc, #212]	; (800234c <BtUF+0x224>)
 8002276:	841a      	strh	r2, [r3, #32]
				xSemaphoreGive(WT931SensorDataRWFlagHandle);
 8002278:	4b37      	ldr	r3, [pc, #220]	; (8002358 <BtUF+0x230>)
 800227a:	6818      	ldr	r0, [r3, #0]
 800227c:	2300      	movs	r3, #0
 800227e:	2200      	movs	r2, #0
 8002280:	2100      	movs	r1, #0
 8002282:	f009 fb75 	bl	800b970 <xQueueGenericSend>
			}
			//温湿度大气压数据
			if (xSemaphoreTake(GY39SensorDataRWFlagHandle,
 8002286:	4b36      	ldr	r3, [pc, #216]	; (8002360 <BtUF+0x238>)
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f04f 31ff 	mov.w	r1, #4294967295
 800228e:	4618      	mov	r0, r3
 8002290:	f009 fcfa 	bl	800bc88 <xQueueSemaphoreTake>
 8002294:	4603      	mov	r3, r0
 8002296:	2b01      	cmp	r3, #1
 8002298:	d112      	bne.n	80022c0 <BtUF+0x198>
					portMAX_DELAY) == pdTRUE)
			{
				BasetoUpData.CabinBaro = GY39SensorData.Baro;
 800229a:	4b32      	ldr	r3, [pc, #200]	; (8002364 <BtUF+0x23c>)
 800229c:	685b      	ldr	r3, [r3, #4]
 800229e:	4a2b      	ldr	r2, [pc, #172]	; (800234c <BtUF+0x224>)
 80022a0:	6053      	str	r3, [r2, #4]
				BasetoUpData.CabinHum = GY39SensorData.Hum;
 80022a2:	4b30      	ldr	r3, [pc, #192]	; (8002364 <BtUF+0x23c>)
 80022a4:	891a      	ldrh	r2, [r3, #8]
 80022a6:	4b29      	ldr	r3, [pc, #164]	; (800234c <BtUF+0x224>)
 80022a8:	811a      	strh	r2, [r3, #8]
				BasetoUpData.CabinTemperature = GY39SensorData.Temperature;
 80022aa:	4b2e      	ldr	r3, [pc, #184]	; (8002364 <BtUF+0x23c>)
 80022ac:	881a      	ldrh	r2, [r3, #0]
 80022ae:	4b27      	ldr	r3, [pc, #156]	; (800234c <BtUF+0x224>)
 80022b0:	805a      	strh	r2, [r3, #2]
				xSemaphoreGive(GY39SensorDataRWFlagHandle);
 80022b2:	4b2b      	ldr	r3, [pc, #172]	; (8002360 <BtUF+0x238>)
 80022b4:	6818      	ldr	r0, [r3, #0]
 80022b6:	2300      	movs	r3, #0
 80022b8:	2200      	movs	r2, #0
 80022ba:	2100      	movs	r1, #0
 80022bc:	f009 fb58 	bl	800b970 <xQueueGenericSend>
			}
			//水深水温数据
			if (xSemaphoreTake(DeepSensorDataRWFlagHandle,
 80022c0:	4b29      	ldr	r3, [pc, #164]	; (8002368 <BtUF+0x240>)
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	f04f 31ff 	mov.w	r1, #4294967295
 80022c8:	4618      	mov	r0, r3
 80022ca:	f009 fcdd 	bl	800bc88 <xQueueSemaphoreTake>
 80022ce:	4603      	mov	r3, r0
 80022d0:	2b01      	cmp	r3, #1
 80022d2:	d10e      	bne.n	80022f2 <BtUF+0x1ca>
					portMAX_DELAY) == pdTRUE)
			{
				BasetoUpData.WaterDepth = DeepSensorData.WaterDepth;
 80022d4:	4b25      	ldr	r3, [pc, #148]	; (800236c <BtUF+0x244>)
 80022d6:	885a      	ldrh	r2, [r3, #2]
 80022d8:	4b1c      	ldr	r3, [pc, #112]	; (800234c <BtUF+0x224>)
 80022da:	849a      	strh	r2, [r3, #36]	; 0x24
				BasetoUpData.WaterTemperature = DeepSensorData.WaterTemperature;
 80022dc:	4b23      	ldr	r3, [pc, #140]	; (800236c <BtUF+0x244>)
 80022de:	881a      	ldrh	r2, [r3, #0]
 80022e0:	4b1a      	ldr	r3, [pc, #104]	; (800234c <BtUF+0x224>)
 80022e2:	845a      	strh	r2, [r3, #34]	; 0x22
				xSemaphoreGive(DeepSensorDataRWFlagHandle);
 80022e4:	4b20      	ldr	r3, [pc, #128]	; (8002368 <BtUF+0x240>)
 80022e6:	6818      	ldr	r0, [r3, #0]
 80022e8:	2300      	movs	r3, #0
 80022ea:	2200      	movs	r2, #0
 80022ec:	2100      	movs	r1, #0
 80022ee:	f009 fb3f 	bl	800b970 <xQueueGenericSend>
			}
			//上传数据
			if (xSemaphoreTake(UptoBaseDataRWFlagHandle,
 80022f2:	4b17      	ldr	r3, [pc, #92]	; (8002350 <BtUF+0x228>)
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	f04f 31ff 	mov.w	r1, #4294967295
 80022fa:	4618      	mov	r0, r3
 80022fc:	f009 fcc4 	bl	800bc88 <xQueueSemaphoreTake>
 8002300:	4603      	mov	r3, r0
 8002302:	2b01      	cmp	r3, #1
 8002304:	d114      	bne.n	8002330 <BtUF+0x208>
					portMAX_DELAY) == pdTRUE)
			{
				SendUpData(BasetoUpData);
 8002306:	4e11      	ldr	r6, [pc, #68]	; (800234c <BtUF+0x224>)
 8002308:	466d      	mov	r5, sp
 800230a:	f106 0410 	add.w	r4, r6, #16
 800230e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002310:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002312:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002316:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 800231a:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 800231e:	f7fe fbc5 	bl	8000aac <SendUpData>
				xSemaphoreGive(UptoBaseDataRWFlagHandle);
 8002322:	4b0b      	ldr	r3, [pc, #44]	; (8002350 <BtUF+0x228>)
 8002324:	6818      	ldr	r0, [r3, #0]
 8002326:	2300      	movs	r3, #0
 8002328:	2200      	movs	r2, #0
 800232a:	2100      	movs	r1, #0
 800232c:	f009 fb20 	bl	800b970 <xQueueGenericSend>
			}
		}
		SensorCarbin++;
 8002330:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8002334:	3301      	adds	r3, #1
 8002336:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
		HAL_IWDG_Refresh(&hiwdg1);
 800233a:	480d      	ldr	r0, [pc, #52]	; (8002370 <BtUF+0x248>)
 800233c:	f004 fb80 	bl	8006a40 <HAL_IWDG_Refresh>
		if (SensorCarbin % 2 == 1) //发�?�推进器控制仓数�????
 8002340:	e6f9      	b.n	8002136 <BtUF+0xe>
 8002342:	bf00      	nop
 8002344:	200045e8 	.word	0x200045e8
 8002348:	20004828 	.word	0x20004828
 800234c:	2000420c 	.word	0x2000420c
 8002350:	20004560 	.word	0x20004560
 8002354:	58021000 	.word	0x58021000
 8002358:	20004364 	.word	0x20004364
 800235c:	20004240 	.word	0x20004240
 8002360:	2000423c 	.word	0x2000423c
 8002364:	20004564 	.word	0x20004564
 8002368:	20004200 	.word	0x20004200
 800236c:	2000467c 	.word	0x2000467c
 8002370:	200040e4 	.word	0x200040e4

08002374 <HAL_TIM_PeriodElapsedCallback>:
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	b082      	sub	sp, #8
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM6)
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	4a04      	ldr	r2, [pc, #16]	; (8002394 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002382:	4293      	cmp	r3, r2
 8002384:	d101      	bne.n	800238a <HAL_TIM_PeriodElapsedCallback+0x16>
	{
		HAL_IncTick();
 8002386:	f001 f9d9 	bl	800373c <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}
 800238a:	bf00      	nop
 800238c:	3708      	adds	r7, #8
 800238e:	46bd      	mov	sp, r7
 8002390:	bd80      	pop	{r7, pc}
 8002392:	bf00      	nop
 8002394:	40001000 	.word	0x40001000

08002398 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8002398:	b480      	push	{r7}
 800239a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800239c:	b672      	cpsid	i
}
 800239e:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80023a0:	e7fe      	b.n	80023a0 <Error_Handler+0x8>
	...

080023a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b082      	sub	sp, #8
 80023a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80023aa:	4b0c      	ldr	r3, [pc, #48]	; (80023dc <HAL_MspInit+0x38>)
 80023ac:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80023b0:	4a0a      	ldr	r2, [pc, #40]	; (80023dc <HAL_MspInit+0x38>)
 80023b2:	f043 0302 	orr.w	r3, r3, #2
 80023b6:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 80023ba:	4b08      	ldr	r3, [pc, #32]	; (80023dc <HAL_MspInit+0x38>)
 80023bc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80023c0:	f003 0302 	and.w	r3, r3, #2
 80023c4:	607b      	str	r3, [r7, #4]
 80023c6:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80023c8:	2200      	movs	r2, #0
 80023ca:	210f      	movs	r1, #15
 80023cc:	f06f 0001 	mvn.w	r0, #1
 80023d0:	f001 fa98 	bl	8003904 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80023d4:	bf00      	nop
 80023d6:	3708      	adds	r7, #8
 80023d8:	46bd      	mov	sp, r7
 80023da:	bd80      	pop	{r7, pc}
 80023dc:	58024400 	.word	0x58024400

080023e0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80023e0:	b580      	push	{r7, lr}
 80023e2:	b094      	sub	sp, #80	; 0x50
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023e8:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80023ec:	2200      	movs	r2, #0
 80023ee:	601a      	str	r2, [r3, #0]
 80023f0:	605a      	str	r2, [r3, #4]
 80023f2:	609a      	str	r2, [r3, #8]
 80023f4:	60da      	str	r2, [r3, #12]
 80023f6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	4a96      	ldr	r2, [pc, #600]	; (8002658 <HAL_UART_MspInit+0x278>)
 80023fe:	4293      	cmp	r3, r2
 8002400:	f040 8091 	bne.w	8002526 <HAL_UART_MspInit+0x146>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8002404:	4b95      	ldr	r3, [pc, #596]	; (800265c <HAL_UART_MspInit+0x27c>)
 8002406:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800240a:	4a94      	ldr	r2, [pc, #592]	; (800265c <HAL_UART_MspInit+0x27c>)
 800240c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8002410:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8002414:	4b91      	ldr	r3, [pc, #580]	; (800265c <HAL_UART_MspInit+0x27c>)
 8002416:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800241a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800241e:	63bb      	str	r3, [r7, #56]	; 0x38
 8002420:	6bbb      	ldr	r3, [r7, #56]	; 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002422:	4b8e      	ldr	r3, [pc, #568]	; (800265c <HAL_UART_MspInit+0x27c>)
 8002424:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002428:	4a8c      	ldr	r2, [pc, #560]	; (800265c <HAL_UART_MspInit+0x27c>)
 800242a:	f043 0301 	orr.w	r3, r3, #1
 800242e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002432:	4b8a      	ldr	r3, [pc, #552]	; (800265c <HAL_UART_MspInit+0x27c>)
 8002434:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002438:	f003 0301 	and.w	r3, r3, #1
 800243c:	637b      	str	r3, [r7, #52]	; 0x34
 800243e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    /**UART4 GPIO Configuration
    PA0     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002440:	2303      	movs	r3, #3
 8002442:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002444:	2302      	movs	r3, #2
 8002446:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002448:	2300      	movs	r3, #0
 800244a:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800244c:	2300      	movs	r3, #0
 800244e:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8002450:	2308      	movs	r3, #8
 8002452:	64fb      	str	r3, [r7, #76]	; 0x4c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002454:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002458:	4619      	mov	r1, r3
 800245a:	4881      	ldr	r0, [pc, #516]	; (8002660 <HAL_UART_MspInit+0x280>)
 800245c:	f004 f8c0 	bl	80065e0 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA1_Stream5;
 8002460:	4b80      	ldr	r3, [pc, #512]	; (8002664 <HAL_UART_MspInit+0x284>)
 8002462:	4a81      	ldr	r2, [pc, #516]	; (8002668 <HAL_UART_MspInit+0x288>)
 8002464:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Request = DMA_REQUEST_UART4_RX;
 8002466:	4b7f      	ldr	r3, [pc, #508]	; (8002664 <HAL_UART_MspInit+0x284>)
 8002468:	223f      	movs	r2, #63	; 0x3f
 800246a:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800246c:	4b7d      	ldr	r3, [pc, #500]	; (8002664 <HAL_UART_MspInit+0x284>)
 800246e:	2200      	movs	r2, #0
 8002470:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002472:	4b7c      	ldr	r3, [pc, #496]	; (8002664 <HAL_UART_MspInit+0x284>)
 8002474:	2200      	movs	r2, #0
 8002476:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002478:	4b7a      	ldr	r3, [pc, #488]	; (8002664 <HAL_UART_MspInit+0x284>)
 800247a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800247e:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002480:	4b78      	ldr	r3, [pc, #480]	; (8002664 <HAL_UART_MspInit+0x284>)
 8002482:	2200      	movs	r2, #0
 8002484:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002486:	4b77      	ldr	r3, [pc, #476]	; (8002664 <HAL_UART_MspInit+0x284>)
 8002488:	2200      	movs	r2, #0
 800248a:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_NORMAL;
 800248c:	4b75      	ldr	r3, [pc, #468]	; (8002664 <HAL_UART_MspInit+0x284>)
 800248e:	2200      	movs	r2, #0
 8002490:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002492:	4b74      	ldr	r3, [pc, #464]	; (8002664 <HAL_UART_MspInit+0x284>)
 8002494:	2200      	movs	r2, #0
 8002496:	621a      	str	r2, [r3, #32]
    hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002498:	4b72      	ldr	r3, [pc, #456]	; (8002664 <HAL_UART_MspInit+0x284>)
 800249a:	2200      	movs	r2, #0
 800249c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 800249e:	4871      	ldr	r0, [pc, #452]	; (8002664 <HAL_UART_MspInit+0x284>)
 80024a0:	f001 fa58 	bl	8003954 <HAL_DMA_Init>
 80024a4:	4603      	mov	r3, r0
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d001      	beq.n	80024ae <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 80024aa:	f7ff ff75 	bl	8002398 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart4_rx);
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	4a6c      	ldr	r2, [pc, #432]	; (8002664 <HAL_UART_MspInit+0x284>)
 80024b2:	67da      	str	r2, [r3, #124]	; 0x7c
 80024b4:	4a6b      	ldr	r2, [pc, #428]	; (8002664 <HAL_UART_MspInit+0x284>)
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	6393      	str	r3, [r2, #56]	; 0x38

    /* UART4_TX Init */
    hdma_uart4_tx.Instance = DMA1_Stream6;
 80024ba:	4b6c      	ldr	r3, [pc, #432]	; (800266c <HAL_UART_MspInit+0x28c>)
 80024bc:	4a6c      	ldr	r2, [pc, #432]	; (8002670 <HAL_UART_MspInit+0x290>)
 80024be:	601a      	str	r2, [r3, #0]
    hdma_uart4_tx.Init.Request = DMA_REQUEST_UART4_TX;
 80024c0:	4b6a      	ldr	r3, [pc, #424]	; (800266c <HAL_UART_MspInit+0x28c>)
 80024c2:	2240      	movs	r2, #64	; 0x40
 80024c4:	605a      	str	r2, [r3, #4]
    hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80024c6:	4b69      	ldr	r3, [pc, #420]	; (800266c <HAL_UART_MspInit+0x28c>)
 80024c8:	2240      	movs	r2, #64	; 0x40
 80024ca:	609a      	str	r2, [r3, #8]
    hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80024cc:	4b67      	ldr	r3, [pc, #412]	; (800266c <HAL_UART_MspInit+0x28c>)
 80024ce:	2200      	movs	r2, #0
 80024d0:	60da      	str	r2, [r3, #12]
    hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 80024d2:	4b66      	ldr	r3, [pc, #408]	; (800266c <HAL_UART_MspInit+0x28c>)
 80024d4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80024d8:	611a      	str	r2, [r3, #16]
    hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80024da:	4b64      	ldr	r3, [pc, #400]	; (800266c <HAL_UART_MspInit+0x28c>)
 80024dc:	2200      	movs	r2, #0
 80024de:	615a      	str	r2, [r3, #20]
    hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80024e0:	4b62      	ldr	r3, [pc, #392]	; (800266c <HAL_UART_MspInit+0x28c>)
 80024e2:	2200      	movs	r2, #0
 80024e4:	619a      	str	r2, [r3, #24]
    hdma_uart4_tx.Init.Mode = DMA_NORMAL;
 80024e6:	4b61      	ldr	r3, [pc, #388]	; (800266c <HAL_UART_MspInit+0x28c>)
 80024e8:	2200      	movs	r2, #0
 80024ea:	61da      	str	r2, [r3, #28]
    hdma_uart4_tx.Init.Priority = DMA_PRIORITY_LOW;
 80024ec:	4b5f      	ldr	r3, [pc, #380]	; (800266c <HAL_UART_MspInit+0x28c>)
 80024ee:	2200      	movs	r2, #0
 80024f0:	621a      	str	r2, [r3, #32]
    hdma_uart4_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80024f2:	4b5e      	ldr	r3, [pc, #376]	; (800266c <HAL_UART_MspInit+0x28c>)
 80024f4:	2200      	movs	r2, #0
 80024f6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 80024f8:	485c      	ldr	r0, [pc, #368]	; (800266c <HAL_UART_MspInit+0x28c>)
 80024fa:	f001 fa2b 	bl	8003954 <HAL_DMA_Init>
 80024fe:	4603      	mov	r3, r0
 8002500:	2b00      	cmp	r3, #0
 8002502:	d001      	beq.n	8002508 <HAL_UART_MspInit+0x128>
    {
      Error_Handler();
 8002504:	f7ff ff48 	bl	8002398 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_uart4_tx);
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	4a58      	ldr	r2, [pc, #352]	; (800266c <HAL_UART_MspInit+0x28c>)
 800250c:	679a      	str	r2, [r3, #120]	; 0x78
 800250e:	4a57      	ldr	r2, [pc, #348]	; (800266c <HAL_UART_MspInit+0x28c>)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	6393      	str	r3, [r2, #56]	; 0x38

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 5, 0);
 8002514:	2200      	movs	r2, #0
 8002516:	2105      	movs	r1, #5
 8002518:	2034      	movs	r0, #52	; 0x34
 800251a:	f001 f9f3 	bl	8003904 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 800251e:	2034      	movs	r0, #52	; 0x34
 8002520:	f001 fa0a 	bl	8003938 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8002524:	e2fc      	b.n	8002b20 <HAL_UART_MspInit+0x740>
  else if(huart->Instance==UART5)
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	4a52      	ldr	r2, [pc, #328]	; (8002674 <HAL_UART_MspInit+0x294>)
 800252c:	4293      	cmp	r3, r2
 800252e:	f040 80ad 	bne.w	800268c <HAL_UART_MspInit+0x2ac>
    __HAL_RCC_UART5_CLK_ENABLE();
 8002532:	4b4a      	ldr	r3, [pc, #296]	; (800265c <HAL_UART_MspInit+0x27c>)
 8002534:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002538:	4a48      	ldr	r2, [pc, #288]	; (800265c <HAL_UART_MspInit+0x27c>)
 800253a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800253e:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8002542:	4b46      	ldr	r3, [pc, #280]	; (800265c <HAL_UART_MspInit+0x27c>)
 8002544:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002548:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800254c:	633b      	str	r3, [r7, #48]	; 0x30
 800254e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002550:	4b42      	ldr	r3, [pc, #264]	; (800265c <HAL_UART_MspInit+0x27c>)
 8002552:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002556:	4a41      	ldr	r2, [pc, #260]	; (800265c <HAL_UART_MspInit+0x27c>)
 8002558:	f043 0302 	orr.w	r3, r3, #2
 800255c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002560:	4b3e      	ldr	r3, [pc, #248]	; (800265c <HAL_UART_MspInit+0x27c>)
 8002562:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002566:	f003 0302 	and.w	r3, r3, #2
 800256a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800256c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 800256e:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8002572:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002574:	2302      	movs	r3, #2
 8002576:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002578:	2300      	movs	r3, #0
 800257a:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800257c:	2300      	movs	r3, #0
 800257e:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Alternate = GPIO_AF14_UART5;
 8002580:	230e      	movs	r3, #14
 8002582:	64fb      	str	r3, [r7, #76]	; 0x4c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002584:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002588:	4619      	mov	r1, r3
 800258a:	483b      	ldr	r0, [pc, #236]	; (8002678 <HAL_UART_MspInit+0x298>)
 800258c:	f004 f828 	bl	80065e0 <HAL_GPIO_Init>
    hdma_uart5_rx.Instance = DMA1_Stream4;
 8002590:	4b3a      	ldr	r3, [pc, #232]	; (800267c <HAL_UART_MspInit+0x29c>)
 8002592:	4a3b      	ldr	r2, [pc, #236]	; (8002680 <HAL_UART_MspInit+0x2a0>)
 8002594:	601a      	str	r2, [r3, #0]
    hdma_uart5_rx.Init.Request = DMA_REQUEST_UART5_RX;
 8002596:	4b39      	ldr	r3, [pc, #228]	; (800267c <HAL_UART_MspInit+0x29c>)
 8002598:	2241      	movs	r2, #65	; 0x41
 800259a:	605a      	str	r2, [r3, #4]
    hdma_uart5_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800259c:	4b37      	ldr	r3, [pc, #220]	; (800267c <HAL_UART_MspInit+0x29c>)
 800259e:	2200      	movs	r2, #0
 80025a0:	609a      	str	r2, [r3, #8]
    hdma_uart5_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80025a2:	4b36      	ldr	r3, [pc, #216]	; (800267c <HAL_UART_MspInit+0x29c>)
 80025a4:	2200      	movs	r2, #0
 80025a6:	60da      	str	r2, [r3, #12]
    hdma_uart5_rx.Init.MemInc = DMA_MINC_ENABLE;
 80025a8:	4b34      	ldr	r3, [pc, #208]	; (800267c <HAL_UART_MspInit+0x29c>)
 80025aa:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80025ae:	611a      	str	r2, [r3, #16]
    hdma_uart5_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80025b0:	4b32      	ldr	r3, [pc, #200]	; (800267c <HAL_UART_MspInit+0x29c>)
 80025b2:	2200      	movs	r2, #0
 80025b4:	615a      	str	r2, [r3, #20]
    hdma_uart5_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80025b6:	4b31      	ldr	r3, [pc, #196]	; (800267c <HAL_UART_MspInit+0x29c>)
 80025b8:	2200      	movs	r2, #0
 80025ba:	619a      	str	r2, [r3, #24]
    hdma_uart5_rx.Init.Mode = DMA_NORMAL;
 80025bc:	4b2f      	ldr	r3, [pc, #188]	; (800267c <HAL_UART_MspInit+0x29c>)
 80025be:	2200      	movs	r2, #0
 80025c0:	61da      	str	r2, [r3, #28]
    hdma_uart5_rx.Init.Priority = DMA_PRIORITY_LOW;
 80025c2:	4b2e      	ldr	r3, [pc, #184]	; (800267c <HAL_UART_MspInit+0x29c>)
 80025c4:	2200      	movs	r2, #0
 80025c6:	621a      	str	r2, [r3, #32]
    hdma_uart5_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80025c8:	4b2c      	ldr	r3, [pc, #176]	; (800267c <HAL_UART_MspInit+0x29c>)
 80025ca:	2200      	movs	r2, #0
 80025cc:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart5_rx) != HAL_OK)
 80025ce:	482b      	ldr	r0, [pc, #172]	; (800267c <HAL_UART_MspInit+0x29c>)
 80025d0:	f001 f9c0 	bl	8003954 <HAL_DMA_Init>
 80025d4:	4603      	mov	r3, r0
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d001      	beq.n	80025de <HAL_UART_MspInit+0x1fe>
      Error_Handler();
 80025da:	f7ff fedd 	bl	8002398 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_uart5_rx);
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	4a26      	ldr	r2, [pc, #152]	; (800267c <HAL_UART_MspInit+0x29c>)
 80025e2:	67da      	str	r2, [r3, #124]	; 0x7c
 80025e4:	4a25      	ldr	r2, [pc, #148]	; (800267c <HAL_UART_MspInit+0x29c>)
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_uart5_tx.Instance = DMA2_Stream2;
 80025ea:	4b26      	ldr	r3, [pc, #152]	; (8002684 <HAL_UART_MspInit+0x2a4>)
 80025ec:	4a26      	ldr	r2, [pc, #152]	; (8002688 <HAL_UART_MspInit+0x2a8>)
 80025ee:	601a      	str	r2, [r3, #0]
    hdma_uart5_tx.Init.Request = DMA_REQUEST_UART5_TX;
 80025f0:	4b24      	ldr	r3, [pc, #144]	; (8002684 <HAL_UART_MspInit+0x2a4>)
 80025f2:	2242      	movs	r2, #66	; 0x42
 80025f4:	605a      	str	r2, [r3, #4]
    hdma_uart5_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80025f6:	4b23      	ldr	r3, [pc, #140]	; (8002684 <HAL_UART_MspInit+0x2a4>)
 80025f8:	2240      	movs	r2, #64	; 0x40
 80025fa:	609a      	str	r2, [r3, #8]
    hdma_uart5_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80025fc:	4b21      	ldr	r3, [pc, #132]	; (8002684 <HAL_UART_MspInit+0x2a4>)
 80025fe:	2200      	movs	r2, #0
 8002600:	60da      	str	r2, [r3, #12]
    hdma_uart5_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002602:	4b20      	ldr	r3, [pc, #128]	; (8002684 <HAL_UART_MspInit+0x2a4>)
 8002604:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002608:	611a      	str	r2, [r3, #16]
    hdma_uart5_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800260a:	4b1e      	ldr	r3, [pc, #120]	; (8002684 <HAL_UART_MspInit+0x2a4>)
 800260c:	2200      	movs	r2, #0
 800260e:	615a      	str	r2, [r3, #20]
    hdma_uart5_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002610:	4b1c      	ldr	r3, [pc, #112]	; (8002684 <HAL_UART_MspInit+0x2a4>)
 8002612:	2200      	movs	r2, #0
 8002614:	619a      	str	r2, [r3, #24]
    hdma_uart5_tx.Init.Mode = DMA_NORMAL;
 8002616:	4b1b      	ldr	r3, [pc, #108]	; (8002684 <HAL_UART_MspInit+0x2a4>)
 8002618:	2200      	movs	r2, #0
 800261a:	61da      	str	r2, [r3, #28]
    hdma_uart5_tx.Init.Priority = DMA_PRIORITY_LOW;
 800261c:	4b19      	ldr	r3, [pc, #100]	; (8002684 <HAL_UART_MspInit+0x2a4>)
 800261e:	2200      	movs	r2, #0
 8002620:	621a      	str	r2, [r3, #32]
    hdma_uart5_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002622:	4b18      	ldr	r3, [pc, #96]	; (8002684 <HAL_UART_MspInit+0x2a4>)
 8002624:	2200      	movs	r2, #0
 8002626:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart5_tx) != HAL_OK)
 8002628:	4816      	ldr	r0, [pc, #88]	; (8002684 <HAL_UART_MspInit+0x2a4>)
 800262a:	f001 f993 	bl	8003954 <HAL_DMA_Init>
 800262e:	4603      	mov	r3, r0
 8002630:	2b00      	cmp	r3, #0
 8002632:	d001      	beq.n	8002638 <HAL_UART_MspInit+0x258>
      Error_Handler();
 8002634:	f7ff feb0 	bl	8002398 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_uart5_tx);
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	4a12      	ldr	r2, [pc, #72]	; (8002684 <HAL_UART_MspInit+0x2a4>)
 800263c:	679a      	str	r2, [r3, #120]	; 0x78
 800263e:	4a11      	ldr	r2, [pc, #68]	; (8002684 <HAL_UART_MspInit+0x2a4>)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(UART5_IRQn, 5, 0);
 8002644:	2200      	movs	r2, #0
 8002646:	2105      	movs	r1, #5
 8002648:	2035      	movs	r0, #53	; 0x35
 800264a:	f001 f95b 	bl	8003904 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 800264e:	2035      	movs	r0, #53	; 0x35
 8002650:	f001 f972 	bl	8003938 <HAL_NVIC_EnableIRQ>
}
 8002654:	e264      	b.n	8002b20 <HAL_UART_MspInit+0x740>
 8002656:	bf00      	nop
 8002658:	40004c00 	.word	0x40004c00
 800265c:	58024400 	.word	0x58024400
 8002660:	58020000 	.word	0x58020000
 8002664:	20003ff4 	.word	0x20003ff4
 8002668:	40020088 	.word	0x40020088
 800266c:	20004830 	.word	0x20004830
 8002670:	400200a0 	.word	0x400200a0
 8002674:	40005000 	.word	0x40005000
 8002678:	58020400 	.word	0x58020400
 800267c:	200047a8 	.word	0x200047a8
 8002680:	40020070 	.word	0x40020070
 8002684:	200048a8 	.word	0x200048a8
 8002688:	40020440 	.word	0x40020440
  else if(huart->Instance==UART8)
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	4a96      	ldr	r2, [pc, #600]	; (80028ec <HAL_UART_MspInit+0x50c>)
 8002692:	4293      	cmp	r3, r2
 8002694:	f040 8091 	bne.w	80027ba <HAL_UART_MspInit+0x3da>
    __HAL_RCC_UART8_CLK_ENABLE();
 8002698:	4b95      	ldr	r3, [pc, #596]	; (80028f0 <HAL_UART_MspInit+0x510>)
 800269a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800269e:	4a94      	ldr	r2, [pc, #592]	; (80028f0 <HAL_UART_MspInit+0x510>)
 80026a0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80026a4:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80026a8:	4b91      	ldr	r3, [pc, #580]	; (80028f0 <HAL_UART_MspInit+0x510>)
 80026aa:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80026ae:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80026b2:	62bb      	str	r3, [r7, #40]	; 0x28
 80026b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80026b6:	4b8e      	ldr	r3, [pc, #568]	; (80028f0 <HAL_UART_MspInit+0x510>)
 80026b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80026bc:	4a8c      	ldr	r2, [pc, #560]	; (80028f0 <HAL_UART_MspInit+0x510>)
 80026be:	f043 0310 	orr.w	r3, r3, #16
 80026c2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80026c6:	4b8a      	ldr	r3, [pc, #552]	; (80028f0 <HAL_UART_MspInit+0x510>)
 80026c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80026cc:	f003 0310 	and.w	r3, r3, #16
 80026d0:	627b      	str	r3, [r7, #36]	; 0x24
 80026d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80026d4:	2303      	movs	r3, #3
 80026d6:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026d8:	2302      	movs	r3, #2
 80026da:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026dc:	2300      	movs	r3, #0
 80026de:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026e0:	2300      	movs	r3, #0
 80026e2:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Alternate = GPIO_AF8_UART8;
 80026e4:	2308      	movs	r3, #8
 80026e6:	64fb      	str	r3, [r7, #76]	; 0x4c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80026e8:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80026ec:	4619      	mov	r1, r3
 80026ee:	4881      	ldr	r0, [pc, #516]	; (80028f4 <HAL_UART_MspInit+0x514>)
 80026f0:	f003 ff76 	bl	80065e0 <HAL_GPIO_Init>
    hdma_uart8_rx.Instance = DMA1_Stream7;
 80026f4:	4b80      	ldr	r3, [pc, #512]	; (80028f8 <HAL_UART_MspInit+0x518>)
 80026f6:	4a81      	ldr	r2, [pc, #516]	; (80028fc <HAL_UART_MspInit+0x51c>)
 80026f8:	601a      	str	r2, [r3, #0]
    hdma_uart8_rx.Init.Request = DMA_REQUEST_UART8_RX;
 80026fa:	4b7f      	ldr	r3, [pc, #508]	; (80028f8 <HAL_UART_MspInit+0x518>)
 80026fc:	2251      	movs	r2, #81	; 0x51
 80026fe:	605a      	str	r2, [r3, #4]
    hdma_uart8_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002700:	4b7d      	ldr	r3, [pc, #500]	; (80028f8 <HAL_UART_MspInit+0x518>)
 8002702:	2200      	movs	r2, #0
 8002704:	609a      	str	r2, [r3, #8]
    hdma_uart8_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002706:	4b7c      	ldr	r3, [pc, #496]	; (80028f8 <HAL_UART_MspInit+0x518>)
 8002708:	2200      	movs	r2, #0
 800270a:	60da      	str	r2, [r3, #12]
    hdma_uart8_rx.Init.MemInc = DMA_MINC_ENABLE;
 800270c:	4b7a      	ldr	r3, [pc, #488]	; (80028f8 <HAL_UART_MspInit+0x518>)
 800270e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002712:	611a      	str	r2, [r3, #16]
    hdma_uart8_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002714:	4b78      	ldr	r3, [pc, #480]	; (80028f8 <HAL_UART_MspInit+0x518>)
 8002716:	2200      	movs	r2, #0
 8002718:	615a      	str	r2, [r3, #20]
    hdma_uart8_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800271a:	4b77      	ldr	r3, [pc, #476]	; (80028f8 <HAL_UART_MspInit+0x518>)
 800271c:	2200      	movs	r2, #0
 800271e:	619a      	str	r2, [r3, #24]
    hdma_uart8_rx.Init.Mode = DMA_NORMAL;
 8002720:	4b75      	ldr	r3, [pc, #468]	; (80028f8 <HAL_UART_MspInit+0x518>)
 8002722:	2200      	movs	r2, #0
 8002724:	61da      	str	r2, [r3, #28]
    hdma_uart8_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002726:	4b74      	ldr	r3, [pc, #464]	; (80028f8 <HAL_UART_MspInit+0x518>)
 8002728:	2200      	movs	r2, #0
 800272a:	621a      	str	r2, [r3, #32]
    hdma_uart8_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800272c:	4b72      	ldr	r3, [pc, #456]	; (80028f8 <HAL_UART_MspInit+0x518>)
 800272e:	2200      	movs	r2, #0
 8002730:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart8_rx) != HAL_OK)
 8002732:	4871      	ldr	r0, [pc, #452]	; (80028f8 <HAL_UART_MspInit+0x518>)
 8002734:	f001 f90e 	bl	8003954 <HAL_DMA_Init>
 8002738:	4603      	mov	r3, r0
 800273a:	2b00      	cmp	r3, #0
 800273c:	d001      	beq.n	8002742 <HAL_UART_MspInit+0x362>
      Error_Handler();
 800273e:	f7ff fe2b 	bl	8002398 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_uart8_rx);
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	4a6c      	ldr	r2, [pc, #432]	; (80028f8 <HAL_UART_MspInit+0x518>)
 8002746:	67da      	str	r2, [r3, #124]	; 0x7c
 8002748:	4a6b      	ldr	r2, [pc, #428]	; (80028f8 <HAL_UART_MspInit+0x518>)
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_uart8_tx.Instance = DMA2_Stream0;
 800274e:	4b6c      	ldr	r3, [pc, #432]	; (8002900 <HAL_UART_MspInit+0x520>)
 8002750:	4a6c      	ldr	r2, [pc, #432]	; (8002904 <HAL_UART_MspInit+0x524>)
 8002752:	601a      	str	r2, [r3, #0]
    hdma_uart8_tx.Init.Request = DMA_REQUEST_UART8_TX;
 8002754:	4b6a      	ldr	r3, [pc, #424]	; (8002900 <HAL_UART_MspInit+0x520>)
 8002756:	2252      	movs	r2, #82	; 0x52
 8002758:	605a      	str	r2, [r3, #4]
    hdma_uart8_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800275a:	4b69      	ldr	r3, [pc, #420]	; (8002900 <HAL_UART_MspInit+0x520>)
 800275c:	2240      	movs	r2, #64	; 0x40
 800275e:	609a      	str	r2, [r3, #8]
    hdma_uart8_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002760:	4b67      	ldr	r3, [pc, #412]	; (8002900 <HAL_UART_MspInit+0x520>)
 8002762:	2200      	movs	r2, #0
 8002764:	60da      	str	r2, [r3, #12]
    hdma_uart8_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002766:	4b66      	ldr	r3, [pc, #408]	; (8002900 <HAL_UART_MspInit+0x520>)
 8002768:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800276c:	611a      	str	r2, [r3, #16]
    hdma_uart8_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800276e:	4b64      	ldr	r3, [pc, #400]	; (8002900 <HAL_UART_MspInit+0x520>)
 8002770:	2200      	movs	r2, #0
 8002772:	615a      	str	r2, [r3, #20]
    hdma_uart8_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002774:	4b62      	ldr	r3, [pc, #392]	; (8002900 <HAL_UART_MspInit+0x520>)
 8002776:	2200      	movs	r2, #0
 8002778:	619a      	str	r2, [r3, #24]
    hdma_uart8_tx.Init.Mode = DMA_NORMAL;
 800277a:	4b61      	ldr	r3, [pc, #388]	; (8002900 <HAL_UART_MspInit+0x520>)
 800277c:	2200      	movs	r2, #0
 800277e:	61da      	str	r2, [r3, #28]
    hdma_uart8_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002780:	4b5f      	ldr	r3, [pc, #380]	; (8002900 <HAL_UART_MspInit+0x520>)
 8002782:	2200      	movs	r2, #0
 8002784:	621a      	str	r2, [r3, #32]
    hdma_uart8_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002786:	4b5e      	ldr	r3, [pc, #376]	; (8002900 <HAL_UART_MspInit+0x520>)
 8002788:	2200      	movs	r2, #0
 800278a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart8_tx) != HAL_OK)
 800278c:	485c      	ldr	r0, [pc, #368]	; (8002900 <HAL_UART_MspInit+0x520>)
 800278e:	f001 f8e1 	bl	8003954 <HAL_DMA_Init>
 8002792:	4603      	mov	r3, r0
 8002794:	2b00      	cmp	r3, #0
 8002796:	d001      	beq.n	800279c <HAL_UART_MspInit+0x3bc>
      Error_Handler();
 8002798:	f7ff fdfe 	bl	8002398 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_uart8_tx);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	4a58      	ldr	r2, [pc, #352]	; (8002900 <HAL_UART_MspInit+0x520>)
 80027a0:	679a      	str	r2, [r3, #120]	; 0x78
 80027a2:	4a57      	ldr	r2, [pc, #348]	; (8002900 <HAL_UART_MspInit+0x520>)
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(UART8_IRQn, 5, 0);
 80027a8:	2200      	movs	r2, #0
 80027aa:	2105      	movs	r1, #5
 80027ac:	2053      	movs	r0, #83	; 0x53
 80027ae:	f001 f8a9 	bl	8003904 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART8_IRQn);
 80027b2:	2053      	movs	r0, #83	; 0x53
 80027b4:	f001 f8c0 	bl	8003938 <HAL_NVIC_EnableIRQ>
}
 80027b8:	e1b2      	b.n	8002b20 <HAL_UART_MspInit+0x740>
  else if(huart->Instance==USART1)
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	4a52      	ldr	r2, [pc, #328]	; (8002908 <HAL_UART_MspInit+0x528>)
 80027c0:	4293      	cmp	r3, r2
 80027c2:	f040 80ad 	bne.w	8002920 <HAL_UART_MspInit+0x540>
    __HAL_RCC_USART1_CLK_ENABLE();
 80027c6:	4b4a      	ldr	r3, [pc, #296]	; (80028f0 <HAL_UART_MspInit+0x510>)
 80027c8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80027cc:	4a48      	ldr	r2, [pc, #288]	; (80028f0 <HAL_UART_MspInit+0x510>)
 80027ce:	f043 0310 	orr.w	r3, r3, #16
 80027d2:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 80027d6:	4b46      	ldr	r3, [pc, #280]	; (80028f0 <HAL_UART_MspInit+0x510>)
 80027d8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80027dc:	f003 0310 	and.w	r3, r3, #16
 80027e0:	623b      	str	r3, [r7, #32]
 80027e2:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80027e4:	4b42      	ldr	r3, [pc, #264]	; (80028f0 <HAL_UART_MspInit+0x510>)
 80027e6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80027ea:	4a41      	ldr	r2, [pc, #260]	; (80028f0 <HAL_UART_MspInit+0x510>)
 80027ec:	f043 0302 	orr.w	r3, r3, #2
 80027f0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80027f4:	4b3e      	ldr	r3, [pc, #248]	; (80028f0 <HAL_UART_MspInit+0x510>)
 80027f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80027fa:	f003 0302 	and.w	r3, r3, #2
 80027fe:	61fb      	str	r3, [r7, #28]
 8002800:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8002802:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8002806:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002808:	2302      	movs	r3, #2
 800280a:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800280c:	2300      	movs	r3, #0
 800280e:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002810:	2300      	movs	r3, #0
 8002812:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8002814:	2304      	movs	r3, #4
 8002816:	64fb      	str	r3, [r7, #76]	; 0x4c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002818:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800281c:	4619      	mov	r1, r3
 800281e:	483b      	ldr	r0, [pc, #236]	; (800290c <HAL_UART_MspInit+0x52c>)
 8002820:	f003 fede 	bl	80065e0 <HAL_GPIO_Init>
    hdma_usart1_rx.Instance = DMA1_Stream0;
 8002824:	4b3a      	ldr	r3, [pc, #232]	; (8002910 <HAL_UART_MspInit+0x530>)
 8002826:	4a3b      	ldr	r2, [pc, #236]	; (8002914 <HAL_UART_MspInit+0x534>)
 8002828:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 800282a:	4b39      	ldr	r3, [pc, #228]	; (8002910 <HAL_UART_MspInit+0x530>)
 800282c:	2229      	movs	r2, #41	; 0x29
 800282e:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002830:	4b37      	ldr	r3, [pc, #220]	; (8002910 <HAL_UART_MspInit+0x530>)
 8002832:	2200      	movs	r2, #0
 8002834:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002836:	4b36      	ldr	r3, [pc, #216]	; (8002910 <HAL_UART_MspInit+0x530>)
 8002838:	2200      	movs	r2, #0
 800283a:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800283c:	4b34      	ldr	r3, [pc, #208]	; (8002910 <HAL_UART_MspInit+0x530>)
 800283e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002842:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002844:	4b32      	ldr	r3, [pc, #200]	; (8002910 <HAL_UART_MspInit+0x530>)
 8002846:	2200      	movs	r2, #0
 8002848:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800284a:	4b31      	ldr	r3, [pc, #196]	; (8002910 <HAL_UART_MspInit+0x530>)
 800284c:	2200      	movs	r2, #0
 800284e:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8002850:	4b2f      	ldr	r3, [pc, #188]	; (8002910 <HAL_UART_MspInit+0x530>)
 8002852:	2200      	movs	r2, #0
 8002854:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002856:	4b2e      	ldr	r3, [pc, #184]	; (8002910 <HAL_UART_MspInit+0x530>)
 8002858:	2200      	movs	r2, #0
 800285a:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800285c:	4b2c      	ldr	r3, [pc, #176]	; (8002910 <HAL_UART_MspInit+0x530>)
 800285e:	2200      	movs	r2, #0
 8002860:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8002862:	482b      	ldr	r0, [pc, #172]	; (8002910 <HAL_UART_MspInit+0x530>)
 8002864:	f001 f876 	bl	8003954 <HAL_DMA_Init>
 8002868:	4603      	mov	r3, r0
 800286a:	2b00      	cmp	r3, #0
 800286c:	d001      	beq.n	8002872 <HAL_UART_MspInit+0x492>
      Error_Handler();
 800286e:	f7ff fd93 	bl	8002398 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	4a26      	ldr	r2, [pc, #152]	; (8002910 <HAL_UART_MspInit+0x530>)
 8002876:	67da      	str	r2, [r3, #124]	; 0x7c
 8002878:	4a25      	ldr	r2, [pc, #148]	; (8002910 <HAL_UART_MspInit+0x530>)
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart1_tx.Instance = DMA1_Stream1;
 800287e:	4b26      	ldr	r3, [pc, #152]	; (8002918 <HAL_UART_MspInit+0x538>)
 8002880:	4a26      	ldr	r2, [pc, #152]	; (800291c <HAL_UART_MspInit+0x53c>)
 8002882:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8002884:	4b24      	ldr	r3, [pc, #144]	; (8002918 <HAL_UART_MspInit+0x538>)
 8002886:	222a      	movs	r2, #42	; 0x2a
 8002888:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800288a:	4b23      	ldr	r3, [pc, #140]	; (8002918 <HAL_UART_MspInit+0x538>)
 800288c:	2240      	movs	r2, #64	; 0x40
 800288e:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002890:	4b21      	ldr	r3, [pc, #132]	; (8002918 <HAL_UART_MspInit+0x538>)
 8002892:	2200      	movs	r2, #0
 8002894:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002896:	4b20      	ldr	r3, [pc, #128]	; (8002918 <HAL_UART_MspInit+0x538>)
 8002898:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800289c:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800289e:	4b1e      	ldr	r3, [pc, #120]	; (8002918 <HAL_UART_MspInit+0x538>)
 80028a0:	2200      	movs	r2, #0
 80028a2:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80028a4:	4b1c      	ldr	r3, [pc, #112]	; (8002918 <HAL_UART_MspInit+0x538>)
 80028a6:	2200      	movs	r2, #0
 80028a8:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80028aa:	4b1b      	ldr	r3, [pc, #108]	; (8002918 <HAL_UART_MspInit+0x538>)
 80028ac:	2200      	movs	r2, #0
 80028ae:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80028b0:	4b19      	ldr	r3, [pc, #100]	; (8002918 <HAL_UART_MspInit+0x538>)
 80028b2:	2200      	movs	r2, #0
 80028b4:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80028b6:	4b18      	ldr	r3, [pc, #96]	; (8002918 <HAL_UART_MspInit+0x538>)
 80028b8:	2200      	movs	r2, #0
 80028ba:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80028bc:	4816      	ldr	r0, [pc, #88]	; (8002918 <HAL_UART_MspInit+0x538>)
 80028be:	f001 f849 	bl	8003954 <HAL_DMA_Init>
 80028c2:	4603      	mov	r3, r0
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d001      	beq.n	80028cc <HAL_UART_MspInit+0x4ec>
      Error_Handler();
 80028c8:	f7ff fd66 	bl	8002398 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	4a12      	ldr	r2, [pc, #72]	; (8002918 <HAL_UART_MspInit+0x538>)
 80028d0:	679a      	str	r2, [r3, #120]	; 0x78
 80028d2:	4a11      	ldr	r2, [pc, #68]	; (8002918 <HAL_UART_MspInit+0x538>)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 80028d8:	2200      	movs	r2, #0
 80028da:	2105      	movs	r1, #5
 80028dc:	2025      	movs	r0, #37	; 0x25
 80028de:	f001 f811 	bl	8003904 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80028e2:	2025      	movs	r0, #37	; 0x25
 80028e4:	f001 f828 	bl	8003938 <HAL_NVIC_EnableIRQ>
}
 80028e8:	e11a      	b.n	8002b20 <HAL_UART_MspInit+0x740>
 80028ea:	bf00      	nop
 80028ec:	40007c00 	.word	0x40007c00
 80028f0:	58024400 	.word	0x58024400
 80028f4:	58021000 	.word	0x58021000
 80028f8:	20004458 	.word	0x20004458
 80028fc:	400200b8 	.word	0x400200b8
 8002900:	20004570 	.word	0x20004570
 8002904:	40020410 	.word	0x40020410
 8002908:	40011000 	.word	0x40011000
 800290c:	58020400 	.word	0x58020400
 8002910:	20004368 	.word	0x20004368
 8002914:	40020010 	.word	0x40020010
 8002918:	2000425c 	.word	0x2000425c
 800291c:	40020028 	.word	0x40020028
  else if(huart->Instance==USART2)
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	4a80      	ldr	r2, [pc, #512]	; (8002b28 <HAL_UART_MspInit+0x748>)
 8002926:	4293      	cmp	r3, r2
 8002928:	f040 8091 	bne.w	8002a4e <HAL_UART_MspInit+0x66e>
    __HAL_RCC_USART2_CLK_ENABLE();
 800292c:	4b7f      	ldr	r3, [pc, #508]	; (8002b2c <HAL_UART_MspInit+0x74c>)
 800292e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002932:	4a7e      	ldr	r2, [pc, #504]	; (8002b2c <HAL_UART_MspInit+0x74c>)
 8002934:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002938:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800293c:	4b7b      	ldr	r3, [pc, #492]	; (8002b2c <HAL_UART_MspInit+0x74c>)
 800293e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002942:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002946:	61bb      	str	r3, [r7, #24]
 8002948:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800294a:	4b78      	ldr	r3, [pc, #480]	; (8002b2c <HAL_UART_MspInit+0x74c>)
 800294c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002950:	4a76      	ldr	r2, [pc, #472]	; (8002b2c <HAL_UART_MspInit+0x74c>)
 8002952:	f043 0301 	orr.w	r3, r3, #1
 8002956:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800295a:	4b74      	ldr	r3, [pc, #464]	; (8002b2c <HAL_UART_MspInit+0x74c>)
 800295c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002960:	f003 0301 	and.w	r3, r3, #1
 8002964:	617b      	str	r3, [r7, #20]
 8002966:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002968:	230c      	movs	r3, #12
 800296a:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800296c:	2302      	movs	r3, #2
 800296e:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002970:	2300      	movs	r3, #0
 8002972:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002974:	2300      	movs	r3, #0
 8002976:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002978:	2307      	movs	r3, #7
 800297a:	64fb      	str	r3, [r7, #76]	; 0x4c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800297c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002980:	4619      	mov	r1, r3
 8002982:	486b      	ldr	r0, [pc, #428]	; (8002b30 <HAL_UART_MspInit+0x750>)
 8002984:	f003 fe2c 	bl	80065e0 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream2;
 8002988:	4b6a      	ldr	r3, [pc, #424]	; (8002b34 <HAL_UART_MspInit+0x754>)
 800298a:	4a6b      	ldr	r2, [pc, #428]	; (8002b38 <HAL_UART_MspInit+0x758>)
 800298c:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 800298e:	4b69      	ldr	r3, [pc, #420]	; (8002b34 <HAL_UART_MspInit+0x754>)
 8002990:	222b      	movs	r2, #43	; 0x2b
 8002992:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002994:	4b67      	ldr	r3, [pc, #412]	; (8002b34 <HAL_UART_MspInit+0x754>)
 8002996:	2200      	movs	r2, #0
 8002998:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800299a:	4b66      	ldr	r3, [pc, #408]	; (8002b34 <HAL_UART_MspInit+0x754>)
 800299c:	2200      	movs	r2, #0
 800299e:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80029a0:	4b64      	ldr	r3, [pc, #400]	; (8002b34 <HAL_UART_MspInit+0x754>)
 80029a2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80029a6:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80029a8:	4b62      	ldr	r3, [pc, #392]	; (8002b34 <HAL_UART_MspInit+0x754>)
 80029aa:	2200      	movs	r2, #0
 80029ac:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80029ae:	4b61      	ldr	r3, [pc, #388]	; (8002b34 <HAL_UART_MspInit+0x754>)
 80029b0:	2200      	movs	r2, #0
 80029b2:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 80029b4:	4b5f      	ldr	r3, [pc, #380]	; (8002b34 <HAL_UART_MspInit+0x754>)
 80029b6:	2200      	movs	r2, #0
 80029b8:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80029ba:	4b5e      	ldr	r3, [pc, #376]	; (8002b34 <HAL_UART_MspInit+0x754>)
 80029bc:	2200      	movs	r2, #0
 80029be:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80029c0:	4b5c      	ldr	r3, [pc, #368]	; (8002b34 <HAL_UART_MspInit+0x754>)
 80029c2:	2200      	movs	r2, #0
 80029c4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80029c6:	485b      	ldr	r0, [pc, #364]	; (8002b34 <HAL_UART_MspInit+0x754>)
 80029c8:	f000 ffc4 	bl	8003954 <HAL_DMA_Init>
 80029cc:	4603      	mov	r3, r0
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d001      	beq.n	80029d6 <HAL_UART_MspInit+0x5f6>
      Error_Handler();
 80029d2:	f7ff fce1 	bl	8002398 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	4a56      	ldr	r2, [pc, #344]	; (8002b34 <HAL_UART_MspInit+0x754>)
 80029da:	67da      	str	r2, [r3, #124]	; 0x7c
 80029dc:	4a55      	ldr	r2, [pc, #340]	; (8002b34 <HAL_UART_MspInit+0x754>)
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart2_tx.Instance = DMA2_Stream1;
 80029e2:	4b56      	ldr	r3, [pc, #344]	; (8002b3c <HAL_UART_MspInit+0x75c>)
 80029e4:	4a56      	ldr	r2, [pc, #344]	; (8002b40 <HAL_UART_MspInit+0x760>)
 80029e6:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 80029e8:	4b54      	ldr	r3, [pc, #336]	; (8002b3c <HAL_UART_MspInit+0x75c>)
 80029ea:	222c      	movs	r2, #44	; 0x2c
 80029ec:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80029ee:	4b53      	ldr	r3, [pc, #332]	; (8002b3c <HAL_UART_MspInit+0x75c>)
 80029f0:	2240      	movs	r2, #64	; 0x40
 80029f2:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80029f4:	4b51      	ldr	r3, [pc, #324]	; (8002b3c <HAL_UART_MspInit+0x75c>)
 80029f6:	2200      	movs	r2, #0
 80029f8:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80029fa:	4b50      	ldr	r3, [pc, #320]	; (8002b3c <HAL_UART_MspInit+0x75c>)
 80029fc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002a00:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002a02:	4b4e      	ldr	r3, [pc, #312]	; (8002b3c <HAL_UART_MspInit+0x75c>)
 8002a04:	2200      	movs	r2, #0
 8002a06:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002a08:	4b4c      	ldr	r3, [pc, #304]	; (8002b3c <HAL_UART_MspInit+0x75c>)
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8002a0e:	4b4b      	ldr	r3, [pc, #300]	; (8002b3c <HAL_UART_MspInit+0x75c>)
 8002a10:	2200      	movs	r2, #0
 8002a12:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002a14:	4b49      	ldr	r3, [pc, #292]	; (8002b3c <HAL_UART_MspInit+0x75c>)
 8002a16:	2200      	movs	r2, #0
 8002a18:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002a1a:	4b48      	ldr	r3, [pc, #288]	; (8002b3c <HAL_UART_MspInit+0x75c>)
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8002a20:	4846      	ldr	r0, [pc, #280]	; (8002b3c <HAL_UART_MspInit+0x75c>)
 8002a22:	f000 ff97 	bl	8003954 <HAL_DMA_Init>
 8002a26:	4603      	mov	r3, r0
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d001      	beq.n	8002a30 <HAL_UART_MspInit+0x650>
      Error_Handler();
 8002a2c:	f7ff fcb4 	bl	8002398 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	4a42      	ldr	r2, [pc, #264]	; (8002b3c <HAL_UART_MspInit+0x75c>)
 8002a34:	679a      	str	r2, [r3, #120]	; 0x78
 8002a36:	4a41      	ldr	r2, [pc, #260]	; (8002b3c <HAL_UART_MspInit+0x75c>)
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	2105      	movs	r1, #5
 8002a40:	2026      	movs	r0, #38	; 0x26
 8002a42:	f000 ff5f 	bl	8003904 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002a46:	2026      	movs	r0, #38	; 0x26
 8002a48:	f000 ff76 	bl	8003938 <HAL_NVIC_EnableIRQ>
}
 8002a4c:	e068      	b.n	8002b20 <HAL_UART_MspInit+0x740>
  else if(huart->Instance==USART3)
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	4a3c      	ldr	r2, [pc, #240]	; (8002b44 <HAL_UART_MspInit+0x764>)
 8002a54:	4293      	cmp	r3, r2
 8002a56:	d163      	bne.n	8002b20 <HAL_UART_MspInit+0x740>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002a58:	4b34      	ldr	r3, [pc, #208]	; (8002b2c <HAL_UART_MspInit+0x74c>)
 8002a5a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002a5e:	4a33      	ldr	r2, [pc, #204]	; (8002b2c <HAL_UART_MspInit+0x74c>)
 8002a60:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002a64:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8002a68:	4b30      	ldr	r3, [pc, #192]	; (8002b2c <HAL_UART_MspInit+0x74c>)
 8002a6a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002a6e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002a72:	613b      	str	r3, [r7, #16]
 8002a74:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a76:	4b2d      	ldr	r3, [pc, #180]	; (8002b2c <HAL_UART_MspInit+0x74c>)
 8002a78:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002a7c:	4a2b      	ldr	r2, [pc, #172]	; (8002b2c <HAL_UART_MspInit+0x74c>)
 8002a7e:	f043 0302 	orr.w	r3, r3, #2
 8002a82:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002a86:	4b29      	ldr	r3, [pc, #164]	; (8002b2c <HAL_UART_MspInit+0x74c>)
 8002a88:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002a8c:	f003 0302 	and.w	r3, r3, #2
 8002a90:	60fb      	str	r3, [r7, #12]
 8002a92:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002a94:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002a98:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a9a:	2302      	movs	r3, #2
 8002a9c:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002aa2:	2300      	movs	r3, #0
 8002aa4:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002aa6:	2307      	movs	r3, #7
 8002aa8:	64fb      	str	r3, [r7, #76]	; 0x4c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002aaa:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002aae:	4619      	mov	r1, r3
 8002ab0:	4825      	ldr	r0, [pc, #148]	; (8002b48 <HAL_UART_MspInit+0x768>)
 8002ab2:	f003 fd95 	bl	80065e0 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream3;
 8002ab6:	4b25      	ldr	r3, [pc, #148]	; (8002b4c <HAL_UART_MspInit+0x76c>)
 8002ab8:	4a25      	ldr	r2, [pc, #148]	; (8002b50 <HAL_UART_MspInit+0x770>)
 8002aba:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 8002abc:	4b23      	ldr	r3, [pc, #140]	; (8002b4c <HAL_UART_MspInit+0x76c>)
 8002abe:	222d      	movs	r2, #45	; 0x2d
 8002ac0:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002ac2:	4b22      	ldr	r3, [pc, #136]	; (8002b4c <HAL_UART_MspInit+0x76c>)
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002ac8:	4b20      	ldr	r3, [pc, #128]	; (8002b4c <HAL_UART_MspInit+0x76c>)
 8002aca:	2200      	movs	r2, #0
 8002acc:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002ace:	4b1f      	ldr	r3, [pc, #124]	; (8002b4c <HAL_UART_MspInit+0x76c>)
 8002ad0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002ad4:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002ad6:	4b1d      	ldr	r3, [pc, #116]	; (8002b4c <HAL_UART_MspInit+0x76c>)
 8002ad8:	2200      	movs	r2, #0
 8002ada:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002adc:	4b1b      	ldr	r3, [pc, #108]	; (8002b4c <HAL_UART_MspInit+0x76c>)
 8002ade:	2200      	movs	r2, #0
 8002ae0:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 8002ae2:	4b1a      	ldr	r3, [pc, #104]	; (8002b4c <HAL_UART_MspInit+0x76c>)
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002ae8:	4b18      	ldr	r3, [pc, #96]	; (8002b4c <HAL_UART_MspInit+0x76c>)
 8002aea:	2200      	movs	r2, #0
 8002aec:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002aee:	4b17      	ldr	r3, [pc, #92]	; (8002b4c <HAL_UART_MspInit+0x76c>)
 8002af0:	2200      	movs	r2, #0
 8002af2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8002af4:	4815      	ldr	r0, [pc, #84]	; (8002b4c <HAL_UART_MspInit+0x76c>)
 8002af6:	f000 ff2d 	bl	8003954 <HAL_DMA_Init>
 8002afa:	4603      	mov	r3, r0
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d001      	beq.n	8002b04 <HAL_UART_MspInit+0x724>
      Error_Handler();
 8002b00:	f7ff fc4a 	bl	8002398 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	4a11      	ldr	r2, [pc, #68]	; (8002b4c <HAL_UART_MspInit+0x76c>)
 8002b08:	67da      	str	r2, [r3, #124]	; 0x7c
 8002b0a:	4a10      	ldr	r2, [pc, #64]	; (8002b4c <HAL_UART_MspInit+0x76c>)
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8002b10:	2200      	movs	r2, #0
 8002b12:	2105      	movs	r1, #5
 8002b14:	2027      	movs	r0, #39	; 0x27
 8002b16:	f000 fef5 	bl	8003904 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002b1a:	2027      	movs	r0, #39	; 0x27
 8002b1c:	f000 ff0c 	bl	8003938 <HAL_NVIC_EnableIRQ>
}
 8002b20:	bf00      	nop
 8002b22:	3750      	adds	r7, #80	; 0x50
 8002b24:	46bd      	mov	sp, r7
 8002b26:	bd80      	pop	{r7, pc}
 8002b28:	40004400 	.word	0x40004400
 8002b2c:	58024400 	.word	0x58024400
 8002b30:	58020000 	.word	0x58020000
 8002b34:	2000406c 	.word	0x2000406c
 8002b38:	40020040 	.word	0x40020040
 8002b3c:	200043e0 	.word	0x200043e0
 8002b40:	40020428 	.word	0x40020428
 8002b44:	40004800 	.word	0x40004800
 8002b48:	58020400 	.word	0x58020400
 8002b4c:	200040f4 	.word	0x200040f4
 8002b50:	40020058 	.word	0x40020058

08002b54 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b090      	sub	sp, #64	; 0x40
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
/*Configure the TIM6 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	2b0f      	cmp	r3, #15
 8002b60:	d827      	bhi.n	8002bb2 <HAL_InitTick+0x5e>
  {
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0U);
 8002b62:	2200      	movs	r2, #0
 8002b64:	6879      	ldr	r1, [r7, #4]
 8002b66:	2036      	movs	r0, #54	; 0x36
 8002b68:	f000 fecc 	bl	8003904 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002b6c:	2036      	movs	r0, #54	; 0x36
 8002b6e:	f000 fee3 	bl	8003938 <HAL_NVIC_EnableIRQ>
    uwTickPrio = TickPriority;
 8002b72:	4a29      	ldr	r2, [pc, #164]	; (8002c18 <HAL_InitTick+0xc4>)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8002b78:	4b28      	ldr	r3, [pc, #160]	; (8002c1c <HAL_InitTick+0xc8>)
 8002b7a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002b7e:	4a27      	ldr	r2, [pc, #156]	; (8002c1c <HAL_InitTick+0xc8>)
 8002b80:	f043 0310 	orr.w	r3, r3, #16
 8002b84:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8002b88:	4b24      	ldr	r3, [pc, #144]	; (8002c1c <HAL_InitTick+0xc8>)
 8002b8a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002b8e:	f003 0310 	and.w	r3, r3, #16
 8002b92:	60fb      	str	r3, [r7, #12]
 8002b94:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002b96:	f107 0210 	add.w	r2, r7, #16
 8002b9a:	f107 0314 	add.w	r3, r7, #20
 8002b9e:	4611      	mov	r1, r2
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	f004 ff33 	bl	8007a0c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8002ba6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ba8:	63bb      	str	r3, [r7, #56]	; 0x38
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002baa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d106      	bne.n	8002bbe <HAL_InitTick+0x6a>
 8002bb0:	e001      	b.n	8002bb6 <HAL_InitTick+0x62>
    return HAL_ERROR;
 8002bb2:	2301      	movs	r3, #1
 8002bb4:	e02b      	b.n	8002c0e <HAL_InitTick+0xba>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002bb6:	f004 fefd 	bl	80079b4 <HAL_RCC_GetPCLK1Freq>
 8002bba:	63f8      	str	r0, [r7, #60]	; 0x3c
 8002bbc:	e004      	b.n	8002bc8 <HAL_InitTick+0x74>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8002bbe:	f004 fef9 	bl	80079b4 <HAL_RCC_GetPCLK1Freq>
 8002bc2:	4603      	mov	r3, r0
 8002bc4:	005b      	lsls	r3, r3, #1
 8002bc6:	63fb      	str	r3, [r7, #60]	; 0x3c
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002bc8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002bca:	4a15      	ldr	r2, [pc, #84]	; (8002c20 <HAL_InitTick+0xcc>)
 8002bcc:	fba2 2303 	umull	r2, r3, r2, r3
 8002bd0:	0c9b      	lsrs	r3, r3, #18
 8002bd2:	3b01      	subs	r3, #1
 8002bd4:	637b      	str	r3, [r7, #52]	; 0x34

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8002bd6:	4b13      	ldr	r3, [pc, #76]	; (8002c24 <HAL_InitTick+0xd0>)
 8002bd8:	4a13      	ldr	r2, [pc, #76]	; (8002c28 <HAL_InitTick+0xd4>)
 8002bda:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8002bdc:	4b11      	ldr	r3, [pc, #68]	; (8002c24 <HAL_InitTick+0xd0>)
 8002bde:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002be2:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8002be4:	4a0f      	ldr	r2, [pc, #60]	; (8002c24 <HAL_InitTick+0xd0>)
 8002be6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002be8:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8002bea:	4b0e      	ldr	r3, [pc, #56]	; (8002c24 <HAL_InitTick+0xd0>)
 8002bec:	2200      	movs	r2, #0
 8002bee:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002bf0:	4b0c      	ldr	r3, [pc, #48]	; (8002c24 <HAL_InitTick+0xd0>)
 8002bf2:	2200      	movs	r2, #0
 8002bf4:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8002bf6:	480b      	ldr	r0, [pc, #44]	; (8002c24 <HAL_InitTick+0xd0>)
 8002bf8:	f006 faac 	bl	8009154 <HAL_TIM_Base_Init>
 8002bfc:	4603      	mov	r3, r0
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d104      	bne.n	8002c0c <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8002c02:	4808      	ldr	r0, [pc, #32]	; (8002c24 <HAL_InitTick+0xd0>)
 8002c04:	f006 fb08 	bl	8009218 <HAL_TIM_Base_Start_IT>
 8002c08:	4603      	mov	r3, r0
 8002c0a:	e000      	b.n	8002c0e <HAL_InitTick+0xba>
  }

  /* Return function status */
  return HAL_ERROR;
 8002c0c:	2301      	movs	r3, #1
}
 8002c0e:	4618      	mov	r0, r3
 8002c10:	3740      	adds	r7, #64	; 0x40
 8002c12:	46bd      	mov	sp, r7
 8002c14:	bd80      	pop	{r7, pc}
 8002c16:	bf00      	nop
 8002c18:	20000008 	.word	0x20000008
 8002c1c:	58024400 	.word	0x58024400
 8002c20:	431bde83 	.word	0x431bde83
 8002c24:	20004958 	.word	0x20004958
 8002c28:	40001000 	.word	0x40001000

08002c2c <NMI_Handler>:
/******************************************************************************/
/**
 * @brief This function handles Non maskable interrupt.
 */
void NMI_Handler(void)
{
 8002c2c:	b480      	push	{r7}
 8002c2e:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN NonMaskableInt_IRQn 0 */

	/* USER CODE END NonMaskableInt_IRQn 0 */
	/* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1)
 8002c30:	e7fe      	b.n	8002c30 <NMI_Handler+0x4>

08002c32 <HardFault_Handler>:

/**
 * @brief This function handles Hard fault interrupt.
 */
void HardFault_Handler(void)
{
 8002c32:	b480      	push	{r7}
 8002c34:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN HardFault_IRQn 0 */

	/* USER CODE END HardFault_IRQn 0 */
	while (1)
 8002c36:	e7fe      	b.n	8002c36 <HardFault_Handler+0x4>

08002c38 <MemManage_Handler>:

/**
 * @brief This function handles Memory management fault.
 */
void MemManage_Handler(void)
{
 8002c38:	b480      	push	{r7}
 8002c3a:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN MemoryManagement_IRQn 0 */

	/* USER CODE END MemoryManagement_IRQn 0 */
	while (1)
 8002c3c:	e7fe      	b.n	8002c3c <MemManage_Handler+0x4>

08002c3e <BusFault_Handler>:

/**
 * @brief This function handles Pre-fetch fault, memory access fault.
 */
void BusFault_Handler(void)
{
 8002c3e:	b480      	push	{r7}
 8002c40:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN BusFault_IRQn 0 */

	/* USER CODE END BusFault_IRQn 0 */
	while (1)
 8002c42:	e7fe      	b.n	8002c42 <BusFault_Handler+0x4>

08002c44 <UsageFault_Handler>:

/**
 * @brief This function handles Undefined instruction or illegal state.
 */
void UsageFault_Handler(void)
{
 8002c44:	b480      	push	{r7}
 8002c46:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN UsageFault_IRQn 0 */

	/* USER CODE END UsageFault_IRQn 0 */
	while (1)
 8002c48:	e7fe      	b.n	8002c48 <UsageFault_Handler+0x4>

08002c4a <DebugMon_Handler>:

/**
 * @brief This function handles Debug monitor.
 */
void DebugMon_Handler(void)
{
 8002c4a:	b480      	push	{r7}
 8002c4c:	af00      	add	r7, sp, #0

	/* USER CODE END DebugMonitor_IRQn 0 */
	/* USER CODE BEGIN DebugMonitor_IRQn 1 */

	/* USER CODE END DebugMonitor_IRQn 1 */
}
 8002c4e:	bf00      	nop
 8002c50:	46bd      	mov	sp, r7
 8002c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c56:	4770      	bx	lr

08002c58 <DMA1_Stream0_IRQHandler>:

/**
 * @brief This function handles DMA1 stream0 global interrupt.
 */
void DMA1_Stream0_IRQHandler(void)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

	/* USER CODE END DMA1_Stream0_IRQn 0 */
	HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002c5c:	4802      	ldr	r0, [pc, #8]	; (8002c68 <DMA1_Stream0_IRQHandler+0x10>)
 8002c5e:	f002 f9a1 	bl	8004fa4 <HAL_DMA_IRQHandler>
	/* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

	/* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8002c62:	bf00      	nop
 8002c64:	bd80      	pop	{r7, pc}
 8002c66:	bf00      	nop
 8002c68:	20004368 	.word	0x20004368

08002c6c <DMA1_Stream1_IRQHandler>:

/**
 * @brief This function handles DMA1 stream1 global interrupt.
 */
void DMA1_Stream1_IRQHandler(void)
{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

	/* USER CODE END DMA1_Stream1_IRQn 0 */
	HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8002c70:	4802      	ldr	r0, [pc, #8]	; (8002c7c <DMA1_Stream1_IRQHandler+0x10>)
 8002c72:	f002 f997 	bl	8004fa4 <HAL_DMA_IRQHandler>
	/* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

	/* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8002c76:	bf00      	nop
 8002c78:	bd80      	pop	{r7, pc}
 8002c7a:	bf00      	nop
 8002c7c:	2000425c 	.word	0x2000425c

08002c80 <DMA1_Stream2_IRQHandler>:

/**
 * @brief This function handles DMA1 stream2 global interrupt.
 */
void DMA1_Stream2_IRQHandler(void)
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

	/* USER CODE END DMA1_Stream2_IRQn 0 */
	HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8002c84:	4802      	ldr	r0, [pc, #8]	; (8002c90 <DMA1_Stream2_IRQHandler+0x10>)
 8002c86:	f002 f98d 	bl	8004fa4 <HAL_DMA_IRQHandler>
	/* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

	/* USER CODE END DMA1_Stream2_IRQn 1 */
}
 8002c8a:	bf00      	nop
 8002c8c:	bd80      	pop	{r7, pc}
 8002c8e:	bf00      	nop
 8002c90:	2000406c 	.word	0x2000406c

08002c94 <DMA1_Stream3_IRQHandler>:

/**
 * @brief This function handles DMA1 stream3 global interrupt.
 */
void DMA1_Stream3_IRQHandler(void)
{
 8002c94:	b580      	push	{r7, lr}
 8002c96:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

	/* USER CODE END DMA1_Stream3_IRQn 0 */
	HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8002c98:	4802      	ldr	r0, [pc, #8]	; (8002ca4 <DMA1_Stream3_IRQHandler+0x10>)
 8002c9a:	f002 f983 	bl	8004fa4 <HAL_DMA_IRQHandler>
	/* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

	/* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8002c9e:	bf00      	nop
 8002ca0:	bd80      	pop	{r7, pc}
 8002ca2:	bf00      	nop
 8002ca4:	200040f4 	.word	0x200040f4

08002ca8 <DMA1_Stream4_IRQHandler>:

/**
 * @brief This function handles DMA1 stream4 global interrupt.
 */
void DMA1_Stream4_IRQHandler(void)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

	/* USER CODE END DMA1_Stream4_IRQn 0 */
	HAL_DMA_IRQHandler(&hdma_uart5_rx);
 8002cac:	4802      	ldr	r0, [pc, #8]	; (8002cb8 <DMA1_Stream4_IRQHandler+0x10>)
 8002cae:	f002 f979 	bl	8004fa4 <HAL_DMA_IRQHandler>
	/* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

	/* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8002cb2:	bf00      	nop
 8002cb4:	bd80      	pop	{r7, pc}
 8002cb6:	bf00      	nop
 8002cb8:	200047a8 	.word	0x200047a8

08002cbc <DMA1_Stream5_IRQHandler>:

/**
 * @brief This function handles DMA1 stream5 global interrupt.
 */
void DMA1_Stream5_IRQHandler(void)
{
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

	/* USER CODE END DMA1_Stream5_IRQn 0 */
	HAL_DMA_IRQHandler(&hdma_uart4_rx);
 8002cc0:	4802      	ldr	r0, [pc, #8]	; (8002ccc <DMA1_Stream5_IRQHandler+0x10>)
 8002cc2:	f002 f96f 	bl	8004fa4 <HAL_DMA_IRQHandler>
	/* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

	/* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8002cc6:	bf00      	nop
 8002cc8:	bd80      	pop	{r7, pc}
 8002cca:	bf00      	nop
 8002ccc:	20003ff4 	.word	0x20003ff4

08002cd0 <DMA1_Stream6_IRQHandler>:

/**
 * @brief This function handles DMA1 stream6 global interrupt.
 */
void DMA1_Stream6_IRQHandler(void)
{
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

	/* USER CODE END DMA1_Stream6_IRQn 0 */
	HAL_DMA_IRQHandler(&hdma_uart4_tx);
 8002cd4:	4802      	ldr	r0, [pc, #8]	; (8002ce0 <DMA1_Stream6_IRQHandler+0x10>)
 8002cd6:	f002 f965 	bl	8004fa4 <HAL_DMA_IRQHandler>
	/* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

	/* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8002cda:	bf00      	nop
 8002cdc:	bd80      	pop	{r7, pc}
 8002cde:	bf00      	nop
 8002ce0:	20004830 	.word	0x20004830

08002ce4 <USART1_IRQHandler>:

/**
 * @brief This function handles USART1 global interrupt.
 */
void USART1_IRQHandler(void)
{
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	b082      	sub	sp, #8
 8002ce8:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN USART1_IRQn 0 */
	uint32_t tmp_flag = 0;
 8002cea:	2300      	movs	r3, #0
 8002cec:	607b      	str	r3, [r7, #4]
	tmp_flag = __HAL_UART_GET_FLAG(&huart1, UART_FLAG_IDLE);
 8002cee:	4b40      	ldr	r3, [pc, #256]	; (8002df0 <USART1_IRQHandler+0x10c>)
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	69db      	ldr	r3, [r3, #28]
 8002cf4:	f003 0310 	and.w	r3, r3, #16
 8002cf8:	2b10      	cmp	r3, #16
 8002cfa:	bf0c      	ite	eq
 8002cfc:	2301      	moveq	r3, #1
 8002cfe:	2300      	movne	r3, #0
 8002d00:	b2db      	uxtb	r3, r3
 8002d02:	607b      	str	r3, [r7, #4]
	if ((tmp_flag != RESET))
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d06b      	beq.n	8002de2 <USART1_IRQHandler+0xfe>
	{
		__HAL_UART_CLEAR_IDLEFLAG(&huart1);
 8002d0a:	4b39      	ldr	r3, [pc, #228]	; (8002df0 <USART1_IRQHandler+0x10c>)
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	2210      	movs	r2, #16
 8002d10:	621a      	str	r2, [r3, #32]
		HAL_UART_DMAStop(&huart1);
 8002d12:	4837      	ldr	r0, [pc, #220]	; (8002df0 <USART1_IRQHandler+0x10c>)
 8002d14:	f006 fe06 	bl	8009924 <HAL_UART_DMAStop>
		__HAL_DMA_GET_COUNTER(&hdma_usart1_rx);
 8002d18:	4b36      	ldr	r3, [pc, #216]	; (8002df4 <USART1_IRQHandler+0x110>)
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	4a36      	ldr	r2, [pc, #216]	; (8002df8 <USART1_IRQHandler+0x114>)
 8002d1e:	4293      	cmp	r3, r2
 8002d20:	d04a      	beq.n	8002db8 <USART1_IRQHandler+0xd4>
 8002d22:	4b34      	ldr	r3, [pc, #208]	; (8002df4 <USART1_IRQHandler+0x110>)
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	4a35      	ldr	r2, [pc, #212]	; (8002dfc <USART1_IRQHandler+0x118>)
 8002d28:	4293      	cmp	r3, r2
 8002d2a:	d045      	beq.n	8002db8 <USART1_IRQHandler+0xd4>
 8002d2c:	4b31      	ldr	r3, [pc, #196]	; (8002df4 <USART1_IRQHandler+0x110>)
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	4a33      	ldr	r2, [pc, #204]	; (8002e00 <USART1_IRQHandler+0x11c>)
 8002d32:	4293      	cmp	r3, r2
 8002d34:	d040      	beq.n	8002db8 <USART1_IRQHandler+0xd4>
 8002d36:	4b2f      	ldr	r3, [pc, #188]	; (8002df4 <USART1_IRQHandler+0x110>)
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	4a32      	ldr	r2, [pc, #200]	; (8002e04 <USART1_IRQHandler+0x120>)
 8002d3c:	4293      	cmp	r3, r2
 8002d3e:	d03b      	beq.n	8002db8 <USART1_IRQHandler+0xd4>
 8002d40:	4b2c      	ldr	r3, [pc, #176]	; (8002df4 <USART1_IRQHandler+0x110>)
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	4a30      	ldr	r2, [pc, #192]	; (8002e08 <USART1_IRQHandler+0x124>)
 8002d46:	4293      	cmp	r3, r2
 8002d48:	d036      	beq.n	8002db8 <USART1_IRQHandler+0xd4>
 8002d4a:	4b2a      	ldr	r3, [pc, #168]	; (8002df4 <USART1_IRQHandler+0x110>)
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	4a2f      	ldr	r2, [pc, #188]	; (8002e0c <USART1_IRQHandler+0x128>)
 8002d50:	4293      	cmp	r3, r2
 8002d52:	d031      	beq.n	8002db8 <USART1_IRQHandler+0xd4>
 8002d54:	4b27      	ldr	r3, [pc, #156]	; (8002df4 <USART1_IRQHandler+0x110>)
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	4a2d      	ldr	r2, [pc, #180]	; (8002e10 <USART1_IRQHandler+0x12c>)
 8002d5a:	4293      	cmp	r3, r2
 8002d5c:	d02c      	beq.n	8002db8 <USART1_IRQHandler+0xd4>
 8002d5e:	4b25      	ldr	r3, [pc, #148]	; (8002df4 <USART1_IRQHandler+0x110>)
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	4a2c      	ldr	r2, [pc, #176]	; (8002e14 <USART1_IRQHandler+0x130>)
 8002d64:	4293      	cmp	r3, r2
 8002d66:	d027      	beq.n	8002db8 <USART1_IRQHandler+0xd4>
 8002d68:	4b22      	ldr	r3, [pc, #136]	; (8002df4 <USART1_IRQHandler+0x110>)
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	4a2a      	ldr	r2, [pc, #168]	; (8002e18 <USART1_IRQHandler+0x134>)
 8002d6e:	4293      	cmp	r3, r2
 8002d70:	d022      	beq.n	8002db8 <USART1_IRQHandler+0xd4>
 8002d72:	4b20      	ldr	r3, [pc, #128]	; (8002df4 <USART1_IRQHandler+0x110>)
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	4a29      	ldr	r2, [pc, #164]	; (8002e1c <USART1_IRQHandler+0x138>)
 8002d78:	4293      	cmp	r3, r2
 8002d7a:	d01d      	beq.n	8002db8 <USART1_IRQHandler+0xd4>
 8002d7c:	4b1d      	ldr	r3, [pc, #116]	; (8002df4 <USART1_IRQHandler+0x110>)
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	4a27      	ldr	r2, [pc, #156]	; (8002e20 <USART1_IRQHandler+0x13c>)
 8002d82:	4293      	cmp	r3, r2
 8002d84:	d018      	beq.n	8002db8 <USART1_IRQHandler+0xd4>
 8002d86:	4b1b      	ldr	r3, [pc, #108]	; (8002df4 <USART1_IRQHandler+0x110>)
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	4a26      	ldr	r2, [pc, #152]	; (8002e24 <USART1_IRQHandler+0x140>)
 8002d8c:	4293      	cmp	r3, r2
 8002d8e:	d013      	beq.n	8002db8 <USART1_IRQHandler+0xd4>
 8002d90:	4b18      	ldr	r3, [pc, #96]	; (8002df4 <USART1_IRQHandler+0x110>)
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	4a24      	ldr	r2, [pc, #144]	; (8002e28 <USART1_IRQHandler+0x144>)
 8002d96:	4293      	cmp	r3, r2
 8002d98:	d00e      	beq.n	8002db8 <USART1_IRQHandler+0xd4>
 8002d9a:	4b16      	ldr	r3, [pc, #88]	; (8002df4 <USART1_IRQHandler+0x110>)
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	4a23      	ldr	r2, [pc, #140]	; (8002e2c <USART1_IRQHandler+0x148>)
 8002da0:	4293      	cmp	r3, r2
 8002da2:	d009      	beq.n	8002db8 <USART1_IRQHandler+0xd4>
 8002da4:	4b13      	ldr	r3, [pc, #76]	; (8002df4 <USART1_IRQHandler+0x110>)
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	4a21      	ldr	r2, [pc, #132]	; (8002e30 <USART1_IRQHandler+0x14c>)
 8002daa:	4293      	cmp	r3, r2
 8002dac:	d004      	beq.n	8002db8 <USART1_IRQHandler+0xd4>
 8002dae:	4b11      	ldr	r3, [pc, #68]	; (8002df4 <USART1_IRQHandler+0x110>)
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	4a20      	ldr	r2, [pc, #128]	; (8002e34 <USART1_IRQHandler+0x150>)
 8002db4:	4293      	cmp	r3, r2
 8002db6:	d103      	bne.n	8002dc0 <USART1_IRQHandler+0xdc>
 8002db8:	4b0e      	ldr	r3, [pc, #56]	; (8002df4 <USART1_IRQHandler+0x110>)
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	685b      	ldr	r3, [r3, #4]
 8002dbe:	e002      	b.n	8002dc6 <USART1_IRQHandler+0xe2>
 8002dc0:	4b0c      	ldr	r3, [pc, #48]	; (8002df4 <USART1_IRQHandler+0x110>)
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	685b      	ldr	r3, [r3, #4]
		__HAL_UART_DISABLE_IT(&huart1, UART_IT_IDLE);
 8002dc6:	4b0a      	ldr	r3, [pc, #40]	; (8002df0 <USART1_IRQHandler+0x10c>)
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	681a      	ldr	r2, [r3, #0]
 8002dcc:	4b08      	ldr	r3, [pc, #32]	; (8002df0 <USART1_IRQHandler+0x10c>)
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	f022 0210 	bic.w	r2, r2, #16
 8002dd4:	601a      	str	r2, [r3, #0]
		xSemaphoreGiveFromISR(UptoBaseTransFinishHandle, pdFALSE);
 8002dd6:	4b18      	ldr	r3, [pc, #96]	; (8002e38 <USART1_IRQHandler+0x154>)
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	2100      	movs	r1, #0
 8002ddc:	4618      	mov	r0, r3
 8002dde:	f008 fec5 	bl	800bb6c <xQueueGiveFromISR>
	}
	/* USER CODE END USART1_IRQn 0 */
	HAL_UART_IRQHandler(&huart1);
 8002de2:	4803      	ldr	r0, [pc, #12]	; (8002df0 <USART1_IRQHandler+0x10c>)
 8002de4:	f006 fe0e 	bl	8009a04 <HAL_UART_IRQHandler>
	/* USER CODE BEGIN USART1_IRQn 1 */

	/* USER CODE END USART1_IRQn 1 */
}
 8002de8:	bf00      	nop
 8002dea:	3708      	adds	r7, #8
 8002dec:	46bd      	mov	sp, r7
 8002dee:	bd80      	pop	{r7, pc}
 8002df0:	200044d0 	.word	0x200044d0
 8002df4:	20004368 	.word	0x20004368
 8002df8:	40020010 	.word	0x40020010
 8002dfc:	40020028 	.word	0x40020028
 8002e00:	40020040 	.word	0x40020040
 8002e04:	40020058 	.word	0x40020058
 8002e08:	40020070 	.word	0x40020070
 8002e0c:	40020088 	.word	0x40020088
 8002e10:	400200a0 	.word	0x400200a0
 8002e14:	400200b8 	.word	0x400200b8
 8002e18:	40020410 	.word	0x40020410
 8002e1c:	40020428 	.word	0x40020428
 8002e20:	40020440 	.word	0x40020440
 8002e24:	40020458 	.word	0x40020458
 8002e28:	40020470 	.word	0x40020470
 8002e2c:	40020488 	.word	0x40020488
 8002e30:	400204a0 	.word	0x400204a0
 8002e34:	400204b8 	.word	0x400204b8
 8002e38:	20003fec 	.word	0x20003fec

08002e3c <USART2_IRQHandler>:

/**
 * @brief This function handles USART2 global interrupt.
 */
void USART2_IRQHandler(void)
{
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	b082      	sub	sp, #8
 8002e40:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN USART2_IRQn 0 */
	uint32_t tmp_flag = 0;
 8002e42:	2300      	movs	r3, #0
 8002e44:	607b      	str	r3, [r7, #4]
	tmp_flag = __HAL_UART_GET_FLAG(&huart2, UART_FLAG_IDLE);
 8002e46:	4b40      	ldr	r3, [pc, #256]	; (8002f48 <USART2_IRQHandler+0x10c>)
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	69db      	ldr	r3, [r3, #28]
 8002e4c:	f003 0310 	and.w	r3, r3, #16
 8002e50:	2b10      	cmp	r3, #16
 8002e52:	bf0c      	ite	eq
 8002e54:	2301      	moveq	r3, #1
 8002e56:	2300      	movne	r3, #0
 8002e58:	b2db      	uxtb	r3, r3
 8002e5a:	607b      	str	r3, [r7, #4]
	if ((tmp_flag != RESET))
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d06b      	beq.n	8002f3a <USART2_IRQHandler+0xfe>
	{
		__HAL_UART_CLEAR_IDLEFLAG(&huart2);
 8002e62:	4b39      	ldr	r3, [pc, #228]	; (8002f48 <USART2_IRQHandler+0x10c>)
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	2210      	movs	r2, #16
 8002e68:	621a      	str	r2, [r3, #32]
		HAL_UART_DMAStop(&huart2);
 8002e6a:	4837      	ldr	r0, [pc, #220]	; (8002f48 <USART2_IRQHandler+0x10c>)
 8002e6c:	f006 fd5a 	bl	8009924 <HAL_UART_DMAStop>
		__HAL_DMA_GET_COUNTER(&hdma_usart2_rx);
 8002e70:	4b36      	ldr	r3, [pc, #216]	; (8002f4c <USART2_IRQHandler+0x110>)
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	4a36      	ldr	r2, [pc, #216]	; (8002f50 <USART2_IRQHandler+0x114>)
 8002e76:	4293      	cmp	r3, r2
 8002e78:	d04a      	beq.n	8002f10 <USART2_IRQHandler+0xd4>
 8002e7a:	4b34      	ldr	r3, [pc, #208]	; (8002f4c <USART2_IRQHandler+0x110>)
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	4a35      	ldr	r2, [pc, #212]	; (8002f54 <USART2_IRQHandler+0x118>)
 8002e80:	4293      	cmp	r3, r2
 8002e82:	d045      	beq.n	8002f10 <USART2_IRQHandler+0xd4>
 8002e84:	4b31      	ldr	r3, [pc, #196]	; (8002f4c <USART2_IRQHandler+0x110>)
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	4a33      	ldr	r2, [pc, #204]	; (8002f58 <USART2_IRQHandler+0x11c>)
 8002e8a:	4293      	cmp	r3, r2
 8002e8c:	d040      	beq.n	8002f10 <USART2_IRQHandler+0xd4>
 8002e8e:	4b2f      	ldr	r3, [pc, #188]	; (8002f4c <USART2_IRQHandler+0x110>)
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	4a32      	ldr	r2, [pc, #200]	; (8002f5c <USART2_IRQHandler+0x120>)
 8002e94:	4293      	cmp	r3, r2
 8002e96:	d03b      	beq.n	8002f10 <USART2_IRQHandler+0xd4>
 8002e98:	4b2c      	ldr	r3, [pc, #176]	; (8002f4c <USART2_IRQHandler+0x110>)
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	4a30      	ldr	r2, [pc, #192]	; (8002f60 <USART2_IRQHandler+0x124>)
 8002e9e:	4293      	cmp	r3, r2
 8002ea0:	d036      	beq.n	8002f10 <USART2_IRQHandler+0xd4>
 8002ea2:	4b2a      	ldr	r3, [pc, #168]	; (8002f4c <USART2_IRQHandler+0x110>)
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	4a2f      	ldr	r2, [pc, #188]	; (8002f64 <USART2_IRQHandler+0x128>)
 8002ea8:	4293      	cmp	r3, r2
 8002eaa:	d031      	beq.n	8002f10 <USART2_IRQHandler+0xd4>
 8002eac:	4b27      	ldr	r3, [pc, #156]	; (8002f4c <USART2_IRQHandler+0x110>)
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	4a2d      	ldr	r2, [pc, #180]	; (8002f68 <USART2_IRQHandler+0x12c>)
 8002eb2:	4293      	cmp	r3, r2
 8002eb4:	d02c      	beq.n	8002f10 <USART2_IRQHandler+0xd4>
 8002eb6:	4b25      	ldr	r3, [pc, #148]	; (8002f4c <USART2_IRQHandler+0x110>)
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	4a2c      	ldr	r2, [pc, #176]	; (8002f6c <USART2_IRQHandler+0x130>)
 8002ebc:	4293      	cmp	r3, r2
 8002ebe:	d027      	beq.n	8002f10 <USART2_IRQHandler+0xd4>
 8002ec0:	4b22      	ldr	r3, [pc, #136]	; (8002f4c <USART2_IRQHandler+0x110>)
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	4a2a      	ldr	r2, [pc, #168]	; (8002f70 <USART2_IRQHandler+0x134>)
 8002ec6:	4293      	cmp	r3, r2
 8002ec8:	d022      	beq.n	8002f10 <USART2_IRQHandler+0xd4>
 8002eca:	4b20      	ldr	r3, [pc, #128]	; (8002f4c <USART2_IRQHandler+0x110>)
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	4a29      	ldr	r2, [pc, #164]	; (8002f74 <USART2_IRQHandler+0x138>)
 8002ed0:	4293      	cmp	r3, r2
 8002ed2:	d01d      	beq.n	8002f10 <USART2_IRQHandler+0xd4>
 8002ed4:	4b1d      	ldr	r3, [pc, #116]	; (8002f4c <USART2_IRQHandler+0x110>)
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	4a27      	ldr	r2, [pc, #156]	; (8002f78 <USART2_IRQHandler+0x13c>)
 8002eda:	4293      	cmp	r3, r2
 8002edc:	d018      	beq.n	8002f10 <USART2_IRQHandler+0xd4>
 8002ede:	4b1b      	ldr	r3, [pc, #108]	; (8002f4c <USART2_IRQHandler+0x110>)
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	4a26      	ldr	r2, [pc, #152]	; (8002f7c <USART2_IRQHandler+0x140>)
 8002ee4:	4293      	cmp	r3, r2
 8002ee6:	d013      	beq.n	8002f10 <USART2_IRQHandler+0xd4>
 8002ee8:	4b18      	ldr	r3, [pc, #96]	; (8002f4c <USART2_IRQHandler+0x110>)
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	4a24      	ldr	r2, [pc, #144]	; (8002f80 <USART2_IRQHandler+0x144>)
 8002eee:	4293      	cmp	r3, r2
 8002ef0:	d00e      	beq.n	8002f10 <USART2_IRQHandler+0xd4>
 8002ef2:	4b16      	ldr	r3, [pc, #88]	; (8002f4c <USART2_IRQHandler+0x110>)
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	4a23      	ldr	r2, [pc, #140]	; (8002f84 <USART2_IRQHandler+0x148>)
 8002ef8:	4293      	cmp	r3, r2
 8002efa:	d009      	beq.n	8002f10 <USART2_IRQHandler+0xd4>
 8002efc:	4b13      	ldr	r3, [pc, #76]	; (8002f4c <USART2_IRQHandler+0x110>)
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	4a21      	ldr	r2, [pc, #132]	; (8002f88 <USART2_IRQHandler+0x14c>)
 8002f02:	4293      	cmp	r3, r2
 8002f04:	d004      	beq.n	8002f10 <USART2_IRQHandler+0xd4>
 8002f06:	4b11      	ldr	r3, [pc, #68]	; (8002f4c <USART2_IRQHandler+0x110>)
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	4a20      	ldr	r2, [pc, #128]	; (8002f8c <USART2_IRQHandler+0x150>)
 8002f0c:	4293      	cmp	r3, r2
 8002f0e:	d103      	bne.n	8002f18 <USART2_IRQHandler+0xdc>
 8002f10:	4b0e      	ldr	r3, [pc, #56]	; (8002f4c <USART2_IRQHandler+0x110>)
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	685b      	ldr	r3, [r3, #4]
 8002f16:	e002      	b.n	8002f1e <USART2_IRQHandler+0xe2>
 8002f18:	4b0c      	ldr	r3, [pc, #48]	; (8002f4c <USART2_IRQHandler+0x110>)
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	685b      	ldr	r3, [r3, #4]
		__HAL_UART_DISABLE_IT(&huart2, UART_IT_IDLE);
 8002f1e:	4b0a      	ldr	r3, [pc, #40]	; (8002f48 <USART2_IRQHandler+0x10c>)
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	681a      	ldr	r2, [r3, #0]
 8002f24:	4b08      	ldr	r3, [pc, #32]	; (8002f48 <USART2_IRQHandler+0x10c>)
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	f022 0210 	bic.w	r2, r2, #16
 8002f2c:	601a      	str	r2, [r3, #0]
		xSemaphoreGiveFromISR(GY39TransFinishHandle, pdFALSE);
 8002f2e:	4b18      	ldr	r3, [pc, #96]	; (8002f90 <USART2_IRQHandler+0x154>)
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	2100      	movs	r1, #0
 8002f34:	4618      	mov	r0, r3
 8002f36:	f008 fe19 	bl	800bb6c <xQueueGiveFromISR>
	}
	/* USER CODE END USART2_IRQn 0 */
	HAL_UART_IRQHandler(&huart2);
 8002f3a:	4803      	ldr	r0, [pc, #12]	; (8002f48 <USART2_IRQHandler+0x10c>)
 8002f3c:	f006 fd62 	bl	8009a04 <HAL_UART_IRQHandler>
	/* USER CODE BEGIN USART2_IRQn 1 */

	/* USER CODE END USART2_IRQn 1 */
}
 8002f40:	bf00      	nop
 8002f42:	3708      	adds	r7, #8
 8002f44:	46bd      	mov	sp, r7
 8002f46:	bd80      	pop	{r7, pc}
 8002f48:	20004718 	.word	0x20004718
 8002f4c:	2000406c 	.word	0x2000406c
 8002f50:	40020010 	.word	0x40020010
 8002f54:	40020028 	.word	0x40020028
 8002f58:	40020040 	.word	0x40020040
 8002f5c:	40020058 	.word	0x40020058
 8002f60:	40020070 	.word	0x40020070
 8002f64:	40020088 	.word	0x40020088
 8002f68:	400200a0 	.word	0x400200a0
 8002f6c:	400200b8 	.word	0x400200b8
 8002f70:	40020410 	.word	0x40020410
 8002f74:	40020428 	.word	0x40020428
 8002f78:	40020440 	.word	0x40020440
 8002f7c:	40020458 	.word	0x40020458
 8002f80:	40020470 	.word	0x40020470
 8002f84:	40020488 	.word	0x40020488
 8002f88:	400204a0 	.word	0x400204a0
 8002f8c:	400204b8 	.word	0x400204b8
 8002f90:	20004204 	.word	0x20004204

08002f94 <USART3_IRQHandler>:

/**
 * @brief This function handles USART3 global interrupt.
 */
void USART3_IRQHandler(void)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b082      	sub	sp, #8
 8002f98:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN USART3_IRQn 0 */
	uint32_t tmp_flag = 0;
 8002f9a:	2300      	movs	r3, #0
 8002f9c:	607b      	str	r3, [r7, #4]
	tmp_flag = __HAL_UART_GET_FLAG(&huart3, UART_FLAG_IDLE);
 8002f9e:	4b40      	ldr	r3, [pc, #256]	; (80030a0 <USART3_IRQHandler+0x10c>)
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	69db      	ldr	r3, [r3, #28]
 8002fa4:	f003 0310 	and.w	r3, r3, #16
 8002fa8:	2b10      	cmp	r3, #16
 8002faa:	bf0c      	ite	eq
 8002fac:	2301      	moveq	r3, #1
 8002fae:	2300      	movne	r3, #0
 8002fb0:	b2db      	uxtb	r3, r3
 8002fb2:	607b      	str	r3, [r7, #4]
	if ((tmp_flag != RESET))
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d06b      	beq.n	8003092 <USART3_IRQHandler+0xfe>
	{
		__HAL_UART_CLEAR_IDLEFLAG(&huart3);
 8002fba:	4b39      	ldr	r3, [pc, #228]	; (80030a0 <USART3_IRQHandler+0x10c>)
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	2210      	movs	r2, #16
 8002fc0:	621a      	str	r2, [r3, #32]
		HAL_UART_DMAStop(&huart3);
 8002fc2:	4837      	ldr	r0, [pc, #220]	; (80030a0 <USART3_IRQHandler+0x10c>)
 8002fc4:	f006 fcae 	bl	8009924 <HAL_UART_DMAStop>
		__HAL_DMA_GET_COUNTER(&hdma_usart3_rx);
 8002fc8:	4b36      	ldr	r3, [pc, #216]	; (80030a4 <USART3_IRQHandler+0x110>)
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	4a36      	ldr	r2, [pc, #216]	; (80030a8 <USART3_IRQHandler+0x114>)
 8002fce:	4293      	cmp	r3, r2
 8002fd0:	d04a      	beq.n	8003068 <USART3_IRQHandler+0xd4>
 8002fd2:	4b34      	ldr	r3, [pc, #208]	; (80030a4 <USART3_IRQHandler+0x110>)
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	4a35      	ldr	r2, [pc, #212]	; (80030ac <USART3_IRQHandler+0x118>)
 8002fd8:	4293      	cmp	r3, r2
 8002fda:	d045      	beq.n	8003068 <USART3_IRQHandler+0xd4>
 8002fdc:	4b31      	ldr	r3, [pc, #196]	; (80030a4 <USART3_IRQHandler+0x110>)
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	4a33      	ldr	r2, [pc, #204]	; (80030b0 <USART3_IRQHandler+0x11c>)
 8002fe2:	4293      	cmp	r3, r2
 8002fe4:	d040      	beq.n	8003068 <USART3_IRQHandler+0xd4>
 8002fe6:	4b2f      	ldr	r3, [pc, #188]	; (80030a4 <USART3_IRQHandler+0x110>)
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	4a32      	ldr	r2, [pc, #200]	; (80030b4 <USART3_IRQHandler+0x120>)
 8002fec:	4293      	cmp	r3, r2
 8002fee:	d03b      	beq.n	8003068 <USART3_IRQHandler+0xd4>
 8002ff0:	4b2c      	ldr	r3, [pc, #176]	; (80030a4 <USART3_IRQHandler+0x110>)
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	4a30      	ldr	r2, [pc, #192]	; (80030b8 <USART3_IRQHandler+0x124>)
 8002ff6:	4293      	cmp	r3, r2
 8002ff8:	d036      	beq.n	8003068 <USART3_IRQHandler+0xd4>
 8002ffa:	4b2a      	ldr	r3, [pc, #168]	; (80030a4 <USART3_IRQHandler+0x110>)
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	4a2f      	ldr	r2, [pc, #188]	; (80030bc <USART3_IRQHandler+0x128>)
 8003000:	4293      	cmp	r3, r2
 8003002:	d031      	beq.n	8003068 <USART3_IRQHandler+0xd4>
 8003004:	4b27      	ldr	r3, [pc, #156]	; (80030a4 <USART3_IRQHandler+0x110>)
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	4a2d      	ldr	r2, [pc, #180]	; (80030c0 <USART3_IRQHandler+0x12c>)
 800300a:	4293      	cmp	r3, r2
 800300c:	d02c      	beq.n	8003068 <USART3_IRQHandler+0xd4>
 800300e:	4b25      	ldr	r3, [pc, #148]	; (80030a4 <USART3_IRQHandler+0x110>)
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	4a2c      	ldr	r2, [pc, #176]	; (80030c4 <USART3_IRQHandler+0x130>)
 8003014:	4293      	cmp	r3, r2
 8003016:	d027      	beq.n	8003068 <USART3_IRQHandler+0xd4>
 8003018:	4b22      	ldr	r3, [pc, #136]	; (80030a4 <USART3_IRQHandler+0x110>)
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	4a2a      	ldr	r2, [pc, #168]	; (80030c8 <USART3_IRQHandler+0x134>)
 800301e:	4293      	cmp	r3, r2
 8003020:	d022      	beq.n	8003068 <USART3_IRQHandler+0xd4>
 8003022:	4b20      	ldr	r3, [pc, #128]	; (80030a4 <USART3_IRQHandler+0x110>)
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	4a29      	ldr	r2, [pc, #164]	; (80030cc <USART3_IRQHandler+0x138>)
 8003028:	4293      	cmp	r3, r2
 800302a:	d01d      	beq.n	8003068 <USART3_IRQHandler+0xd4>
 800302c:	4b1d      	ldr	r3, [pc, #116]	; (80030a4 <USART3_IRQHandler+0x110>)
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	4a27      	ldr	r2, [pc, #156]	; (80030d0 <USART3_IRQHandler+0x13c>)
 8003032:	4293      	cmp	r3, r2
 8003034:	d018      	beq.n	8003068 <USART3_IRQHandler+0xd4>
 8003036:	4b1b      	ldr	r3, [pc, #108]	; (80030a4 <USART3_IRQHandler+0x110>)
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	4a26      	ldr	r2, [pc, #152]	; (80030d4 <USART3_IRQHandler+0x140>)
 800303c:	4293      	cmp	r3, r2
 800303e:	d013      	beq.n	8003068 <USART3_IRQHandler+0xd4>
 8003040:	4b18      	ldr	r3, [pc, #96]	; (80030a4 <USART3_IRQHandler+0x110>)
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	4a24      	ldr	r2, [pc, #144]	; (80030d8 <USART3_IRQHandler+0x144>)
 8003046:	4293      	cmp	r3, r2
 8003048:	d00e      	beq.n	8003068 <USART3_IRQHandler+0xd4>
 800304a:	4b16      	ldr	r3, [pc, #88]	; (80030a4 <USART3_IRQHandler+0x110>)
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	4a23      	ldr	r2, [pc, #140]	; (80030dc <USART3_IRQHandler+0x148>)
 8003050:	4293      	cmp	r3, r2
 8003052:	d009      	beq.n	8003068 <USART3_IRQHandler+0xd4>
 8003054:	4b13      	ldr	r3, [pc, #76]	; (80030a4 <USART3_IRQHandler+0x110>)
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	4a21      	ldr	r2, [pc, #132]	; (80030e0 <USART3_IRQHandler+0x14c>)
 800305a:	4293      	cmp	r3, r2
 800305c:	d004      	beq.n	8003068 <USART3_IRQHandler+0xd4>
 800305e:	4b11      	ldr	r3, [pc, #68]	; (80030a4 <USART3_IRQHandler+0x110>)
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	4a20      	ldr	r2, [pc, #128]	; (80030e4 <USART3_IRQHandler+0x150>)
 8003064:	4293      	cmp	r3, r2
 8003066:	d103      	bne.n	8003070 <USART3_IRQHandler+0xdc>
 8003068:	4b0e      	ldr	r3, [pc, #56]	; (80030a4 <USART3_IRQHandler+0x110>)
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	685b      	ldr	r3, [r3, #4]
 800306e:	e002      	b.n	8003076 <USART3_IRQHandler+0xe2>
 8003070:	4b0c      	ldr	r3, [pc, #48]	; (80030a4 <USART3_IRQHandler+0x110>)
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	685b      	ldr	r3, [r3, #4]
		__HAL_UART_DISABLE_IT(&huart3, UART_IT_IDLE);
 8003076:	4b0a      	ldr	r3, [pc, #40]	; (80030a0 <USART3_IRQHandler+0x10c>)
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	681a      	ldr	r2, [r3, #0]
 800307c:	4b08      	ldr	r3, [pc, #32]	; (80030a0 <USART3_IRQHandler+0x10c>)
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f022 0210 	bic.w	r2, r2, #16
 8003084:	601a      	str	r2, [r3, #0]
		xSemaphoreGiveFromISR(WT931TransFinishHandle, pdFALSE);
 8003086:	4b18      	ldr	r3, [pc, #96]	; (80030e8 <USART3_IRQHandler+0x154>)
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	2100      	movs	r1, #0
 800308c:	4618      	mov	r0, r3
 800308e:	f008 fd6d 	bl	800bb6c <xQueueGiveFromISR>
	}
	/* USER CODE END USART3_IRQn 0 */
	HAL_UART_IRQHandler(&huart3);
 8003092:	4803      	ldr	r0, [pc, #12]	; (80030a0 <USART3_IRQHandler+0x10c>)
 8003094:	f006 fcb6 	bl	8009a04 <HAL_UART_IRQHandler>
	/* USER CODE BEGIN USART3_IRQn 1 */

	/* USER CODE END USART3_IRQn 1 */
}
 8003098:	bf00      	nop
 800309a:	3708      	adds	r7, #8
 800309c:	46bd      	mov	sp, r7
 800309e:	bd80      	pop	{r7, pc}
 80030a0:	2000416c 	.word	0x2000416c
 80030a4:	200040f4 	.word	0x200040f4
 80030a8:	40020010 	.word	0x40020010
 80030ac:	40020028 	.word	0x40020028
 80030b0:	40020040 	.word	0x40020040
 80030b4:	40020058 	.word	0x40020058
 80030b8:	40020070 	.word	0x40020070
 80030bc:	40020088 	.word	0x40020088
 80030c0:	400200a0 	.word	0x400200a0
 80030c4:	400200b8 	.word	0x400200b8
 80030c8:	40020410 	.word	0x40020410
 80030cc:	40020428 	.word	0x40020428
 80030d0:	40020440 	.word	0x40020440
 80030d4:	40020458 	.word	0x40020458
 80030d8:	40020470 	.word	0x40020470
 80030dc:	40020488 	.word	0x40020488
 80030e0:	400204a0 	.word	0x400204a0
 80030e4:	400204b8 	.word	0x400204b8
 80030e8:	20004920 	.word	0x20004920

080030ec <DMA1_Stream7_IRQHandler>:

/**
 * @brief This function handles DMA1 stream7 global interrupt.
 */
void DMA1_Stream7_IRQHandler(void)
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

	/* USER CODE END DMA1_Stream7_IRQn 0 */
	HAL_DMA_IRQHandler(&hdma_uart8_rx);
 80030f0:	4802      	ldr	r0, [pc, #8]	; (80030fc <DMA1_Stream7_IRQHandler+0x10>)
 80030f2:	f001 ff57 	bl	8004fa4 <HAL_DMA_IRQHandler>
	/* USER CODE BEGIN DMA1_Stream7_IRQn 1 */

	/* USER CODE END DMA1_Stream7_IRQn 1 */
}
 80030f6:	bf00      	nop
 80030f8:	bd80      	pop	{r7, pc}
 80030fa:	bf00      	nop
 80030fc:	20004458 	.word	0x20004458

08003100 <UART4_IRQHandler>:

/**
 * @brief This function handles UART4 global interrupt.
 */
void UART4_IRQHandler(void)
{
 8003100:	b580      	push	{r7, lr}
 8003102:	b082      	sub	sp, #8
 8003104:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN UART4_IRQn 0 */
	uint32_t tmp_flag = 0;
 8003106:	2300      	movs	r3, #0
 8003108:	607b      	str	r3, [r7, #4]
	tmp_flag = __HAL_UART_GET_FLAG(&huart4, UART_FLAG_IDLE);
 800310a:	4b40      	ldr	r3, [pc, #256]	; (800320c <UART4_IRQHandler+0x10c>)
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	69db      	ldr	r3, [r3, #28]
 8003110:	f003 0310 	and.w	r3, r3, #16
 8003114:	2b10      	cmp	r3, #16
 8003116:	bf0c      	ite	eq
 8003118:	2301      	moveq	r3, #1
 800311a:	2300      	movne	r3, #0
 800311c:	b2db      	uxtb	r3, r3
 800311e:	607b      	str	r3, [r7, #4]
	if ((tmp_flag != RESET))
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	2b00      	cmp	r3, #0
 8003124:	d06b      	beq.n	80031fe <UART4_IRQHandler+0xfe>
	{
		__HAL_UART_CLEAR_IDLEFLAG(&huart4);
 8003126:	4b39      	ldr	r3, [pc, #228]	; (800320c <UART4_IRQHandler+0x10c>)
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	2210      	movs	r2, #16
 800312c:	621a      	str	r2, [r3, #32]
		HAL_UART_DMAStop(&huart4);
 800312e:	4837      	ldr	r0, [pc, #220]	; (800320c <UART4_IRQHandler+0x10c>)
 8003130:	f006 fbf8 	bl	8009924 <HAL_UART_DMAStop>
		__HAL_DMA_GET_COUNTER(&hdma_uart4_rx);
 8003134:	4b36      	ldr	r3, [pc, #216]	; (8003210 <UART4_IRQHandler+0x110>)
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	4a36      	ldr	r2, [pc, #216]	; (8003214 <UART4_IRQHandler+0x114>)
 800313a:	4293      	cmp	r3, r2
 800313c:	d04a      	beq.n	80031d4 <UART4_IRQHandler+0xd4>
 800313e:	4b34      	ldr	r3, [pc, #208]	; (8003210 <UART4_IRQHandler+0x110>)
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	4a35      	ldr	r2, [pc, #212]	; (8003218 <UART4_IRQHandler+0x118>)
 8003144:	4293      	cmp	r3, r2
 8003146:	d045      	beq.n	80031d4 <UART4_IRQHandler+0xd4>
 8003148:	4b31      	ldr	r3, [pc, #196]	; (8003210 <UART4_IRQHandler+0x110>)
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	4a33      	ldr	r2, [pc, #204]	; (800321c <UART4_IRQHandler+0x11c>)
 800314e:	4293      	cmp	r3, r2
 8003150:	d040      	beq.n	80031d4 <UART4_IRQHandler+0xd4>
 8003152:	4b2f      	ldr	r3, [pc, #188]	; (8003210 <UART4_IRQHandler+0x110>)
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	4a32      	ldr	r2, [pc, #200]	; (8003220 <UART4_IRQHandler+0x120>)
 8003158:	4293      	cmp	r3, r2
 800315a:	d03b      	beq.n	80031d4 <UART4_IRQHandler+0xd4>
 800315c:	4b2c      	ldr	r3, [pc, #176]	; (8003210 <UART4_IRQHandler+0x110>)
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	4a30      	ldr	r2, [pc, #192]	; (8003224 <UART4_IRQHandler+0x124>)
 8003162:	4293      	cmp	r3, r2
 8003164:	d036      	beq.n	80031d4 <UART4_IRQHandler+0xd4>
 8003166:	4b2a      	ldr	r3, [pc, #168]	; (8003210 <UART4_IRQHandler+0x110>)
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	4a2f      	ldr	r2, [pc, #188]	; (8003228 <UART4_IRQHandler+0x128>)
 800316c:	4293      	cmp	r3, r2
 800316e:	d031      	beq.n	80031d4 <UART4_IRQHandler+0xd4>
 8003170:	4b27      	ldr	r3, [pc, #156]	; (8003210 <UART4_IRQHandler+0x110>)
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	4a2d      	ldr	r2, [pc, #180]	; (800322c <UART4_IRQHandler+0x12c>)
 8003176:	4293      	cmp	r3, r2
 8003178:	d02c      	beq.n	80031d4 <UART4_IRQHandler+0xd4>
 800317a:	4b25      	ldr	r3, [pc, #148]	; (8003210 <UART4_IRQHandler+0x110>)
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	4a2c      	ldr	r2, [pc, #176]	; (8003230 <UART4_IRQHandler+0x130>)
 8003180:	4293      	cmp	r3, r2
 8003182:	d027      	beq.n	80031d4 <UART4_IRQHandler+0xd4>
 8003184:	4b22      	ldr	r3, [pc, #136]	; (8003210 <UART4_IRQHandler+0x110>)
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	4a2a      	ldr	r2, [pc, #168]	; (8003234 <UART4_IRQHandler+0x134>)
 800318a:	4293      	cmp	r3, r2
 800318c:	d022      	beq.n	80031d4 <UART4_IRQHandler+0xd4>
 800318e:	4b20      	ldr	r3, [pc, #128]	; (8003210 <UART4_IRQHandler+0x110>)
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	4a29      	ldr	r2, [pc, #164]	; (8003238 <UART4_IRQHandler+0x138>)
 8003194:	4293      	cmp	r3, r2
 8003196:	d01d      	beq.n	80031d4 <UART4_IRQHandler+0xd4>
 8003198:	4b1d      	ldr	r3, [pc, #116]	; (8003210 <UART4_IRQHandler+0x110>)
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	4a27      	ldr	r2, [pc, #156]	; (800323c <UART4_IRQHandler+0x13c>)
 800319e:	4293      	cmp	r3, r2
 80031a0:	d018      	beq.n	80031d4 <UART4_IRQHandler+0xd4>
 80031a2:	4b1b      	ldr	r3, [pc, #108]	; (8003210 <UART4_IRQHandler+0x110>)
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	4a26      	ldr	r2, [pc, #152]	; (8003240 <UART4_IRQHandler+0x140>)
 80031a8:	4293      	cmp	r3, r2
 80031aa:	d013      	beq.n	80031d4 <UART4_IRQHandler+0xd4>
 80031ac:	4b18      	ldr	r3, [pc, #96]	; (8003210 <UART4_IRQHandler+0x110>)
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	4a24      	ldr	r2, [pc, #144]	; (8003244 <UART4_IRQHandler+0x144>)
 80031b2:	4293      	cmp	r3, r2
 80031b4:	d00e      	beq.n	80031d4 <UART4_IRQHandler+0xd4>
 80031b6:	4b16      	ldr	r3, [pc, #88]	; (8003210 <UART4_IRQHandler+0x110>)
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	4a23      	ldr	r2, [pc, #140]	; (8003248 <UART4_IRQHandler+0x148>)
 80031bc:	4293      	cmp	r3, r2
 80031be:	d009      	beq.n	80031d4 <UART4_IRQHandler+0xd4>
 80031c0:	4b13      	ldr	r3, [pc, #76]	; (8003210 <UART4_IRQHandler+0x110>)
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	4a21      	ldr	r2, [pc, #132]	; (800324c <UART4_IRQHandler+0x14c>)
 80031c6:	4293      	cmp	r3, r2
 80031c8:	d004      	beq.n	80031d4 <UART4_IRQHandler+0xd4>
 80031ca:	4b11      	ldr	r3, [pc, #68]	; (8003210 <UART4_IRQHandler+0x110>)
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	4a20      	ldr	r2, [pc, #128]	; (8003250 <UART4_IRQHandler+0x150>)
 80031d0:	4293      	cmp	r3, r2
 80031d2:	d103      	bne.n	80031dc <UART4_IRQHandler+0xdc>
 80031d4:	4b0e      	ldr	r3, [pc, #56]	; (8003210 <UART4_IRQHandler+0x110>)
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	685b      	ldr	r3, [r3, #4]
 80031da:	e002      	b.n	80031e2 <UART4_IRQHandler+0xe2>
 80031dc:	4b0c      	ldr	r3, [pc, #48]	; (8003210 <UART4_IRQHandler+0x110>)
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	685b      	ldr	r3, [r3, #4]
		__HAL_UART_DISABLE_IT(&huart4, UART_IT_IDLE);
 80031e2:	4b0a      	ldr	r3, [pc, #40]	; (800320c <UART4_IRQHandler+0x10c>)
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	681a      	ldr	r2, [r3, #0]
 80031e8:	4b08      	ldr	r3, [pc, #32]	; (800320c <UART4_IRQHandler+0x10c>)
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f022 0210 	bic.w	r2, r2, #16
 80031f0:	601a      	str	r2, [r3, #0]
		xSemaphoreGiveFromISR(DeepTransFinishHandleHandle, pdFALSE);
 80031f2:	4b18      	ldr	r3, [pc, #96]	; (8003254 <UART4_IRQHandler+0x154>)
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	2100      	movs	r1, #0
 80031f8:	4618      	mov	r0, r3
 80031fa:	f008 fcb7 	bl	800bb6c <xQueueGiveFromISR>
	}
	/* USER CODE END UART4_IRQn 0 */
	HAL_UART_IRQHandler(&huart4);
 80031fe:	4803      	ldr	r0, [pc, #12]	; (800320c <UART4_IRQHandler+0x10c>)
 8003200:	f006 fc00 	bl	8009a04 <HAL_UART_IRQHandler>
	/* USER CODE BEGIN UART4_IRQn 1 */

	/* USER CODE END UART4_IRQn 1 */
}
 8003204:	bf00      	nop
 8003206:	3708      	adds	r7, #8
 8003208:	46bd      	mov	sp, r7
 800320a:	bd80      	pop	{r7, pc}
 800320c:	20004680 	.word	0x20004680
 8003210:	20003ff4 	.word	0x20003ff4
 8003214:	40020010 	.word	0x40020010
 8003218:	40020028 	.word	0x40020028
 800321c:	40020040 	.word	0x40020040
 8003220:	40020058 	.word	0x40020058
 8003224:	40020070 	.word	0x40020070
 8003228:	40020088 	.word	0x40020088
 800322c:	400200a0 	.word	0x400200a0
 8003230:	400200b8 	.word	0x400200b8
 8003234:	40020410 	.word	0x40020410
 8003238:	40020428 	.word	0x40020428
 800323c:	40020440 	.word	0x40020440
 8003240:	40020458 	.word	0x40020458
 8003244:	40020470 	.word	0x40020470
 8003248:	40020488 	.word	0x40020488
 800324c:	400204a0 	.word	0x400204a0
 8003250:	400204b8 	.word	0x400204b8
 8003254:	2000482c 	.word	0x2000482c

08003258 <UART5_IRQHandler>:

/**
 * @brief This function handles UART5 global interrupt.
 */
void UART5_IRQHandler(void)
{
 8003258:	b580      	push	{r7, lr}
 800325a:	b082      	sub	sp, #8
 800325c:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN UART5_IRQn 0 */
	uint32_t tmp_flag = 0;
 800325e:	2300      	movs	r3, #0
 8003260:	607b      	str	r3, [r7, #4]
	tmp_flag = __HAL_UART_GET_FLAG(&huart5, UART_FLAG_IDLE);
 8003262:	4b40      	ldr	r3, [pc, #256]	; (8003364 <UART5_IRQHandler+0x10c>)
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	69db      	ldr	r3, [r3, #28]
 8003268:	f003 0310 	and.w	r3, r3, #16
 800326c:	2b10      	cmp	r3, #16
 800326e:	bf0c      	ite	eq
 8003270:	2301      	moveq	r3, #1
 8003272:	2300      	movne	r3, #0
 8003274:	b2db      	uxtb	r3, r3
 8003276:	607b      	str	r3, [r7, #4]
	if ((tmp_flag != RESET))
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	2b00      	cmp	r3, #0
 800327c:	d06b      	beq.n	8003356 <UART5_IRQHandler+0xfe>
	{
		__HAL_UART_CLEAR_IDLEFLAG(&huart5);
 800327e:	4b39      	ldr	r3, [pc, #228]	; (8003364 <UART5_IRQHandler+0x10c>)
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	2210      	movs	r2, #16
 8003284:	621a      	str	r2, [r3, #32]
		HAL_UART_DMAStop(&huart5);
 8003286:	4837      	ldr	r0, [pc, #220]	; (8003364 <UART5_IRQHandler+0x10c>)
 8003288:	f006 fb4c 	bl	8009924 <HAL_UART_DMAStop>
		__HAL_DMA_GET_COUNTER(&hdma_uart5_rx);
 800328c:	4b36      	ldr	r3, [pc, #216]	; (8003368 <UART5_IRQHandler+0x110>)
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	4a36      	ldr	r2, [pc, #216]	; (800336c <UART5_IRQHandler+0x114>)
 8003292:	4293      	cmp	r3, r2
 8003294:	d04a      	beq.n	800332c <UART5_IRQHandler+0xd4>
 8003296:	4b34      	ldr	r3, [pc, #208]	; (8003368 <UART5_IRQHandler+0x110>)
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	4a35      	ldr	r2, [pc, #212]	; (8003370 <UART5_IRQHandler+0x118>)
 800329c:	4293      	cmp	r3, r2
 800329e:	d045      	beq.n	800332c <UART5_IRQHandler+0xd4>
 80032a0:	4b31      	ldr	r3, [pc, #196]	; (8003368 <UART5_IRQHandler+0x110>)
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	4a33      	ldr	r2, [pc, #204]	; (8003374 <UART5_IRQHandler+0x11c>)
 80032a6:	4293      	cmp	r3, r2
 80032a8:	d040      	beq.n	800332c <UART5_IRQHandler+0xd4>
 80032aa:	4b2f      	ldr	r3, [pc, #188]	; (8003368 <UART5_IRQHandler+0x110>)
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	4a32      	ldr	r2, [pc, #200]	; (8003378 <UART5_IRQHandler+0x120>)
 80032b0:	4293      	cmp	r3, r2
 80032b2:	d03b      	beq.n	800332c <UART5_IRQHandler+0xd4>
 80032b4:	4b2c      	ldr	r3, [pc, #176]	; (8003368 <UART5_IRQHandler+0x110>)
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	4a30      	ldr	r2, [pc, #192]	; (800337c <UART5_IRQHandler+0x124>)
 80032ba:	4293      	cmp	r3, r2
 80032bc:	d036      	beq.n	800332c <UART5_IRQHandler+0xd4>
 80032be:	4b2a      	ldr	r3, [pc, #168]	; (8003368 <UART5_IRQHandler+0x110>)
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	4a2f      	ldr	r2, [pc, #188]	; (8003380 <UART5_IRQHandler+0x128>)
 80032c4:	4293      	cmp	r3, r2
 80032c6:	d031      	beq.n	800332c <UART5_IRQHandler+0xd4>
 80032c8:	4b27      	ldr	r3, [pc, #156]	; (8003368 <UART5_IRQHandler+0x110>)
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	4a2d      	ldr	r2, [pc, #180]	; (8003384 <UART5_IRQHandler+0x12c>)
 80032ce:	4293      	cmp	r3, r2
 80032d0:	d02c      	beq.n	800332c <UART5_IRQHandler+0xd4>
 80032d2:	4b25      	ldr	r3, [pc, #148]	; (8003368 <UART5_IRQHandler+0x110>)
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	4a2c      	ldr	r2, [pc, #176]	; (8003388 <UART5_IRQHandler+0x130>)
 80032d8:	4293      	cmp	r3, r2
 80032da:	d027      	beq.n	800332c <UART5_IRQHandler+0xd4>
 80032dc:	4b22      	ldr	r3, [pc, #136]	; (8003368 <UART5_IRQHandler+0x110>)
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	4a2a      	ldr	r2, [pc, #168]	; (800338c <UART5_IRQHandler+0x134>)
 80032e2:	4293      	cmp	r3, r2
 80032e4:	d022      	beq.n	800332c <UART5_IRQHandler+0xd4>
 80032e6:	4b20      	ldr	r3, [pc, #128]	; (8003368 <UART5_IRQHandler+0x110>)
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	4a29      	ldr	r2, [pc, #164]	; (8003390 <UART5_IRQHandler+0x138>)
 80032ec:	4293      	cmp	r3, r2
 80032ee:	d01d      	beq.n	800332c <UART5_IRQHandler+0xd4>
 80032f0:	4b1d      	ldr	r3, [pc, #116]	; (8003368 <UART5_IRQHandler+0x110>)
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	4a27      	ldr	r2, [pc, #156]	; (8003394 <UART5_IRQHandler+0x13c>)
 80032f6:	4293      	cmp	r3, r2
 80032f8:	d018      	beq.n	800332c <UART5_IRQHandler+0xd4>
 80032fa:	4b1b      	ldr	r3, [pc, #108]	; (8003368 <UART5_IRQHandler+0x110>)
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	4a26      	ldr	r2, [pc, #152]	; (8003398 <UART5_IRQHandler+0x140>)
 8003300:	4293      	cmp	r3, r2
 8003302:	d013      	beq.n	800332c <UART5_IRQHandler+0xd4>
 8003304:	4b18      	ldr	r3, [pc, #96]	; (8003368 <UART5_IRQHandler+0x110>)
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	4a24      	ldr	r2, [pc, #144]	; (800339c <UART5_IRQHandler+0x144>)
 800330a:	4293      	cmp	r3, r2
 800330c:	d00e      	beq.n	800332c <UART5_IRQHandler+0xd4>
 800330e:	4b16      	ldr	r3, [pc, #88]	; (8003368 <UART5_IRQHandler+0x110>)
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	4a23      	ldr	r2, [pc, #140]	; (80033a0 <UART5_IRQHandler+0x148>)
 8003314:	4293      	cmp	r3, r2
 8003316:	d009      	beq.n	800332c <UART5_IRQHandler+0xd4>
 8003318:	4b13      	ldr	r3, [pc, #76]	; (8003368 <UART5_IRQHandler+0x110>)
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	4a21      	ldr	r2, [pc, #132]	; (80033a4 <UART5_IRQHandler+0x14c>)
 800331e:	4293      	cmp	r3, r2
 8003320:	d004      	beq.n	800332c <UART5_IRQHandler+0xd4>
 8003322:	4b11      	ldr	r3, [pc, #68]	; (8003368 <UART5_IRQHandler+0x110>)
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	4a20      	ldr	r2, [pc, #128]	; (80033a8 <UART5_IRQHandler+0x150>)
 8003328:	4293      	cmp	r3, r2
 800332a:	d103      	bne.n	8003334 <UART5_IRQHandler+0xdc>
 800332c:	4b0e      	ldr	r3, [pc, #56]	; (8003368 <UART5_IRQHandler+0x110>)
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	685b      	ldr	r3, [r3, #4]
 8003332:	e002      	b.n	800333a <UART5_IRQHandler+0xe2>
 8003334:	4b0c      	ldr	r3, [pc, #48]	; (8003368 <UART5_IRQHandler+0x110>)
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	685b      	ldr	r3, [r3, #4]
		__HAL_UART_DISABLE_IT(&huart5, UART_IT_IDLE);
 800333a:	4b0a      	ldr	r3, [pc, #40]	; (8003364 <UART5_IRQHandler+0x10c>)
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	681a      	ldr	r2, [r3, #0]
 8003340:	4b08      	ldr	r3, [pc, #32]	; (8003364 <UART5_IRQHandler+0x10c>)
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f022 0210 	bic.w	r2, r2, #16
 8003348:	601a      	str	r2, [r3, #0]
		xSemaphoreGiveFromISR(P30TransFinishHandle, pdFALSE);
 800334a:	4b18      	ldr	r3, [pc, #96]	; (80033ac <UART5_IRQHandler+0x154>)
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	2100      	movs	r1, #0
 8003350:	4618      	mov	r0, r3
 8003352:	f008 fc0b 	bl	800bb6c <xQueueGiveFromISR>
	}
	/* USER CODE END UART5_IRQn 0 */
	HAL_UART_IRQHandler(&huart5);
 8003356:	4803      	ldr	r0, [pc, #12]	; (8003364 <UART5_IRQHandler+0x10c>)
 8003358:	f006 fb54 	bl	8009a04 <HAL_UART_IRQHandler>
	/* USER CODE BEGIN UART5_IRQn 1 */

	/* USER CODE END UART5_IRQn 1 */
}
 800335c:	bf00      	nop
 800335e:	3708      	adds	r7, #8
 8003360:	46bd      	mov	sp, r7
 8003362:	bd80      	pop	{r7, pc}
 8003364:	200042d4 	.word	0x200042d4
 8003368:	200047a8 	.word	0x200047a8
 800336c:	40020010 	.word	0x40020010
 8003370:	40020028 	.word	0x40020028
 8003374:	40020040 	.word	0x40020040
 8003378:	40020058 	.word	0x40020058
 800337c:	40020070 	.word	0x40020070
 8003380:	40020088 	.word	0x40020088
 8003384:	400200a0 	.word	0x400200a0
 8003388:	400200b8 	.word	0x400200b8
 800338c:	40020410 	.word	0x40020410
 8003390:	40020428 	.word	0x40020428
 8003394:	40020440 	.word	0x40020440
 8003398:	40020458 	.word	0x40020458
 800339c:	40020470 	.word	0x40020470
 80033a0:	40020488 	.word	0x40020488
 80033a4:	400204a0 	.word	0x400204a0
 80033a8:	400204b8 	.word	0x400204b8
 80033ac:	20003fe8 	.word	0x20003fe8

080033b0 <TIM6_DAC_IRQHandler>:

/**
 * @brief This function handles TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interrupts.
 */
void TIM6_DAC_IRQHandler(void)
{
 80033b0:	b580      	push	{r7, lr}
 80033b2:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN TIM6_DAC_IRQn 0 */

	/* USER CODE END TIM6_DAC_IRQn 0 */
	HAL_TIM_IRQHandler(&htim6);
 80033b4:	4802      	ldr	r0, [pc, #8]	; (80033c0 <TIM6_DAC_IRQHandler+0x10>)
 80033b6:	f005 ff9f 	bl	80092f8 <HAL_TIM_IRQHandler>
	/* USER CODE BEGIN TIM6_DAC_IRQn 1 */

	/* USER CODE END TIM6_DAC_IRQn 1 */
}
 80033ba:	bf00      	nop
 80033bc:	bd80      	pop	{r7, pc}
 80033be:	bf00      	nop
 80033c0:	20004958 	.word	0x20004958

080033c4 <DMA2_Stream0_IRQHandler>:

/**
 * @brief This function handles DMA2 stream0 global interrupt.
 */
void DMA2_Stream0_IRQHandler(void)
{
 80033c4:	b580      	push	{r7, lr}
 80033c6:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

	/* USER CODE END DMA2_Stream0_IRQn 0 */
	HAL_DMA_IRQHandler(&hdma_uart8_tx);
 80033c8:	4802      	ldr	r0, [pc, #8]	; (80033d4 <DMA2_Stream0_IRQHandler+0x10>)
 80033ca:	f001 fdeb 	bl	8004fa4 <HAL_DMA_IRQHandler>
	/* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

	/* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80033ce:	bf00      	nop
 80033d0:	bd80      	pop	{r7, pc}
 80033d2:	bf00      	nop
 80033d4:	20004570 	.word	0x20004570

080033d8 <DMA2_Stream1_IRQHandler>:

/**
 * @brief This function handles DMA2 stream1 global interrupt.
 */
void DMA2_Stream1_IRQHandler(void)
{
 80033d8:	b580      	push	{r7, lr}
 80033da:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

	/* USER CODE END DMA2_Stream1_IRQn 0 */
	HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80033dc:	4802      	ldr	r0, [pc, #8]	; (80033e8 <DMA2_Stream1_IRQHandler+0x10>)
 80033de:	f001 fde1 	bl	8004fa4 <HAL_DMA_IRQHandler>
	/* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

	/* USER CODE END DMA2_Stream1_IRQn 1 */
}
 80033e2:	bf00      	nop
 80033e4:	bd80      	pop	{r7, pc}
 80033e6:	bf00      	nop
 80033e8:	200043e0 	.word	0x200043e0

080033ec <DMA2_Stream2_IRQHandler>:

/**
 * @brief This function handles DMA2 stream2 global interrupt.
 */
void DMA2_Stream2_IRQHandler(void)
{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

	/* USER CODE END DMA2_Stream2_IRQn 0 */
	HAL_DMA_IRQHandler(&hdma_uart5_tx);
 80033f0:	4802      	ldr	r0, [pc, #8]	; (80033fc <DMA2_Stream2_IRQHandler+0x10>)
 80033f2:	f001 fdd7 	bl	8004fa4 <HAL_DMA_IRQHandler>
	/* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

	/* USER CODE END DMA2_Stream2_IRQn 1 */
}
 80033f6:	bf00      	nop
 80033f8:	bd80      	pop	{r7, pc}
 80033fa:	bf00      	nop
 80033fc:	200048a8 	.word	0x200048a8

08003400 <UART8_IRQHandler>:

/**
 * @brief This function handles UART8 global interrupt.
 */
void UART8_IRQHandler(void)
{
 8003400:	b580      	push	{r7, lr}
 8003402:	b082      	sub	sp, #8
 8003404:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN UART8_IRQn 0 */
	uint32_t tmp_flag = 0;
 8003406:	2300      	movs	r3, #0
 8003408:	607b      	str	r3, [r7, #4]
	tmp_flag = __HAL_UART_GET_FLAG(&huart8, UART_FLAG_IDLE);
 800340a:	4b40      	ldr	r3, [pc, #256]	; (800350c <UART8_IRQHandler+0x10c>)
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	69db      	ldr	r3, [r3, #28]
 8003410:	f003 0310 	and.w	r3, r3, #16
 8003414:	2b10      	cmp	r3, #16
 8003416:	bf0c      	ite	eq
 8003418:	2301      	moveq	r3, #1
 800341a:	2300      	movne	r3, #0
 800341c:	b2db      	uxtb	r3, r3
 800341e:	607b      	str	r3, [r7, #4]
	if ((tmp_flag != RESET))
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	2b00      	cmp	r3, #0
 8003424:	d06b      	beq.n	80034fe <UART8_IRQHandler+0xfe>
	{
		__HAL_UART_CLEAR_IDLEFLAG(&huart8);
 8003426:	4b39      	ldr	r3, [pc, #228]	; (800350c <UART8_IRQHandler+0x10c>)
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	2210      	movs	r2, #16
 800342c:	621a      	str	r2, [r3, #32]
		HAL_UART_DMAStop(&huart8);
 800342e:	4837      	ldr	r0, [pc, #220]	; (800350c <UART8_IRQHandler+0x10c>)
 8003430:	f006 fa78 	bl	8009924 <HAL_UART_DMAStop>
		__HAL_DMA_GET_COUNTER(&hdma_uart8_rx);
 8003434:	4b36      	ldr	r3, [pc, #216]	; (8003510 <UART8_IRQHandler+0x110>)
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	4a36      	ldr	r2, [pc, #216]	; (8003514 <UART8_IRQHandler+0x114>)
 800343a:	4293      	cmp	r3, r2
 800343c:	d04a      	beq.n	80034d4 <UART8_IRQHandler+0xd4>
 800343e:	4b34      	ldr	r3, [pc, #208]	; (8003510 <UART8_IRQHandler+0x110>)
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	4a35      	ldr	r2, [pc, #212]	; (8003518 <UART8_IRQHandler+0x118>)
 8003444:	4293      	cmp	r3, r2
 8003446:	d045      	beq.n	80034d4 <UART8_IRQHandler+0xd4>
 8003448:	4b31      	ldr	r3, [pc, #196]	; (8003510 <UART8_IRQHandler+0x110>)
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	4a33      	ldr	r2, [pc, #204]	; (800351c <UART8_IRQHandler+0x11c>)
 800344e:	4293      	cmp	r3, r2
 8003450:	d040      	beq.n	80034d4 <UART8_IRQHandler+0xd4>
 8003452:	4b2f      	ldr	r3, [pc, #188]	; (8003510 <UART8_IRQHandler+0x110>)
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	4a32      	ldr	r2, [pc, #200]	; (8003520 <UART8_IRQHandler+0x120>)
 8003458:	4293      	cmp	r3, r2
 800345a:	d03b      	beq.n	80034d4 <UART8_IRQHandler+0xd4>
 800345c:	4b2c      	ldr	r3, [pc, #176]	; (8003510 <UART8_IRQHandler+0x110>)
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	4a30      	ldr	r2, [pc, #192]	; (8003524 <UART8_IRQHandler+0x124>)
 8003462:	4293      	cmp	r3, r2
 8003464:	d036      	beq.n	80034d4 <UART8_IRQHandler+0xd4>
 8003466:	4b2a      	ldr	r3, [pc, #168]	; (8003510 <UART8_IRQHandler+0x110>)
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	4a2f      	ldr	r2, [pc, #188]	; (8003528 <UART8_IRQHandler+0x128>)
 800346c:	4293      	cmp	r3, r2
 800346e:	d031      	beq.n	80034d4 <UART8_IRQHandler+0xd4>
 8003470:	4b27      	ldr	r3, [pc, #156]	; (8003510 <UART8_IRQHandler+0x110>)
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	4a2d      	ldr	r2, [pc, #180]	; (800352c <UART8_IRQHandler+0x12c>)
 8003476:	4293      	cmp	r3, r2
 8003478:	d02c      	beq.n	80034d4 <UART8_IRQHandler+0xd4>
 800347a:	4b25      	ldr	r3, [pc, #148]	; (8003510 <UART8_IRQHandler+0x110>)
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	4a2c      	ldr	r2, [pc, #176]	; (8003530 <UART8_IRQHandler+0x130>)
 8003480:	4293      	cmp	r3, r2
 8003482:	d027      	beq.n	80034d4 <UART8_IRQHandler+0xd4>
 8003484:	4b22      	ldr	r3, [pc, #136]	; (8003510 <UART8_IRQHandler+0x110>)
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	4a2a      	ldr	r2, [pc, #168]	; (8003534 <UART8_IRQHandler+0x134>)
 800348a:	4293      	cmp	r3, r2
 800348c:	d022      	beq.n	80034d4 <UART8_IRQHandler+0xd4>
 800348e:	4b20      	ldr	r3, [pc, #128]	; (8003510 <UART8_IRQHandler+0x110>)
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	4a29      	ldr	r2, [pc, #164]	; (8003538 <UART8_IRQHandler+0x138>)
 8003494:	4293      	cmp	r3, r2
 8003496:	d01d      	beq.n	80034d4 <UART8_IRQHandler+0xd4>
 8003498:	4b1d      	ldr	r3, [pc, #116]	; (8003510 <UART8_IRQHandler+0x110>)
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	4a27      	ldr	r2, [pc, #156]	; (800353c <UART8_IRQHandler+0x13c>)
 800349e:	4293      	cmp	r3, r2
 80034a0:	d018      	beq.n	80034d4 <UART8_IRQHandler+0xd4>
 80034a2:	4b1b      	ldr	r3, [pc, #108]	; (8003510 <UART8_IRQHandler+0x110>)
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	4a26      	ldr	r2, [pc, #152]	; (8003540 <UART8_IRQHandler+0x140>)
 80034a8:	4293      	cmp	r3, r2
 80034aa:	d013      	beq.n	80034d4 <UART8_IRQHandler+0xd4>
 80034ac:	4b18      	ldr	r3, [pc, #96]	; (8003510 <UART8_IRQHandler+0x110>)
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	4a24      	ldr	r2, [pc, #144]	; (8003544 <UART8_IRQHandler+0x144>)
 80034b2:	4293      	cmp	r3, r2
 80034b4:	d00e      	beq.n	80034d4 <UART8_IRQHandler+0xd4>
 80034b6:	4b16      	ldr	r3, [pc, #88]	; (8003510 <UART8_IRQHandler+0x110>)
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	4a23      	ldr	r2, [pc, #140]	; (8003548 <UART8_IRQHandler+0x148>)
 80034bc:	4293      	cmp	r3, r2
 80034be:	d009      	beq.n	80034d4 <UART8_IRQHandler+0xd4>
 80034c0:	4b13      	ldr	r3, [pc, #76]	; (8003510 <UART8_IRQHandler+0x110>)
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	4a21      	ldr	r2, [pc, #132]	; (800354c <UART8_IRQHandler+0x14c>)
 80034c6:	4293      	cmp	r3, r2
 80034c8:	d004      	beq.n	80034d4 <UART8_IRQHandler+0xd4>
 80034ca:	4b11      	ldr	r3, [pc, #68]	; (8003510 <UART8_IRQHandler+0x110>)
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	4a20      	ldr	r2, [pc, #128]	; (8003550 <UART8_IRQHandler+0x150>)
 80034d0:	4293      	cmp	r3, r2
 80034d2:	d103      	bne.n	80034dc <UART8_IRQHandler+0xdc>
 80034d4:	4b0e      	ldr	r3, [pc, #56]	; (8003510 <UART8_IRQHandler+0x110>)
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	685b      	ldr	r3, [r3, #4]
 80034da:	e002      	b.n	80034e2 <UART8_IRQHandler+0xe2>
 80034dc:	4b0c      	ldr	r3, [pc, #48]	; (8003510 <UART8_IRQHandler+0x110>)
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	685b      	ldr	r3, [r3, #4]
		__HAL_UART_DISABLE_IT(&huart8, UART_IT_IDLE);
 80034e2:	4b0a      	ldr	r3, [pc, #40]	; (800350c <UART8_IRQHandler+0x10c>)
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	681a      	ldr	r2, [r3, #0]
 80034e8:	4b08      	ldr	r3, [pc, #32]	; (800350c <UART8_IRQHandler+0x10c>)
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f022 0210 	bic.w	r2, r2, #16
 80034f0:	601a      	str	r2, [r3, #0]
		xSemaphoreGiveFromISR(BasetoUpTransFinishHandleHandle, pdFALSE);
 80034f2:	4b18      	ldr	r3, [pc, #96]	; (8003554 <UART8_IRQHandler+0x154>)
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	2100      	movs	r1, #0
 80034f8:	4618      	mov	r0, r3
 80034fa:	f008 fb37 	bl	800bb6c <xQueueGiveFromISR>
	}
	/* USER CODE END UART8_IRQn 0 */
	HAL_UART_IRQHandler(&huart8);
 80034fe:	4803      	ldr	r0, [pc, #12]	; (800350c <UART8_IRQHandler+0x10c>)
 8003500:	f006 fa80 	bl	8009a04 <HAL_UART_IRQHandler>
	/* USER CODE BEGIN UART8_IRQn 1 */

	/* USER CODE END UART8_IRQn 1 */
}
 8003504:	bf00      	nop
 8003506:	3708      	adds	r7, #8
 8003508:	46bd      	mov	sp, r7
 800350a:	bd80      	pop	{r7, pc}
 800350c:	200045ec 	.word	0x200045ec
 8003510:	20004458 	.word	0x20004458
 8003514:	40020010 	.word	0x40020010
 8003518:	40020028 	.word	0x40020028
 800351c:	40020040 	.word	0x40020040
 8003520:	40020058 	.word	0x40020058
 8003524:	40020070 	.word	0x40020070
 8003528:	40020088 	.word	0x40020088
 800352c:	400200a0 	.word	0x400200a0
 8003530:	400200b8 	.word	0x400200b8
 8003534:	40020410 	.word	0x40020410
 8003538:	40020428 	.word	0x40020428
 800353c:	40020440 	.word	0x40020440
 8003540:	40020458 	.word	0x40020458
 8003544:	40020470 	.word	0x40020470
 8003548:	40020488 	.word	0x40020488
 800354c:	400204a0 	.word	0x400204a0
 8003550:	400204b8 	.word	0x400204b8
 8003554:	200045e8 	.word	0x200045e8

08003558 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003558:	b480      	push	{r7}
 800355a:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800355c:	4b39      	ldr	r3, [pc, #228]	; (8003644 <SystemInit+0xec>)
 800355e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003562:	4a38      	ldr	r2, [pc, #224]	; (8003644 <SystemInit+0xec>)
 8003564:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003568:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800356c:	4b36      	ldr	r3, [pc, #216]	; (8003648 <SystemInit+0xf0>)
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f003 030f 	and.w	r3, r3, #15
 8003574:	2b06      	cmp	r3, #6
 8003576:	d807      	bhi.n	8003588 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8003578:	4b33      	ldr	r3, [pc, #204]	; (8003648 <SystemInit+0xf0>)
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f023 030f 	bic.w	r3, r3, #15
 8003580:	4a31      	ldr	r2, [pc, #196]	; (8003648 <SystemInit+0xf0>)
 8003582:	f043 0307 	orr.w	r3, r3, #7
 8003586:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8003588:	4b30      	ldr	r3, [pc, #192]	; (800364c <SystemInit+0xf4>)
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	4a2f      	ldr	r2, [pc, #188]	; (800364c <SystemInit+0xf4>)
 800358e:	f043 0301 	orr.w	r3, r3, #1
 8003592:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8003594:	4b2d      	ldr	r3, [pc, #180]	; (800364c <SystemInit+0xf4>)
 8003596:	2200      	movs	r2, #0
 8003598:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800359a:	4b2c      	ldr	r3, [pc, #176]	; (800364c <SystemInit+0xf4>)
 800359c:	681a      	ldr	r2, [r3, #0]
 800359e:	492b      	ldr	r1, [pc, #172]	; (800364c <SystemInit+0xf4>)
 80035a0:	4b2b      	ldr	r3, [pc, #172]	; (8003650 <SystemInit+0xf8>)
 80035a2:	4013      	ands	r3, r2
 80035a4:	600b      	str	r3, [r1, #0]
  
   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80035a6:	4b28      	ldr	r3, [pc, #160]	; (8003648 <SystemInit+0xf0>)
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f003 0308 	and.w	r3, r3, #8
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d007      	beq.n	80035c2 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80035b2:	4b25      	ldr	r3, [pc, #148]	; (8003648 <SystemInit+0xf0>)
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f023 030f 	bic.w	r3, r3, #15
 80035ba:	4a23      	ldr	r2, [pc, #140]	; (8003648 <SystemInit+0xf0>)
 80035bc:	f043 0307 	orr.w	r3, r3, #7
 80035c0:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80035c2:	4b22      	ldr	r3, [pc, #136]	; (800364c <SystemInit+0xf4>)
 80035c4:	2200      	movs	r2, #0
 80035c6:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80035c8:	4b20      	ldr	r3, [pc, #128]	; (800364c <SystemInit+0xf4>)
 80035ca:	2200      	movs	r2, #0
 80035cc:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80035ce:	4b1f      	ldr	r3, [pc, #124]	; (800364c <SystemInit+0xf4>)
 80035d0:	2200      	movs	r2, #0
 80035d2:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80035d4:	4b1d      	ldr	r3, [pc, #116]	; (800364c <SystemInit+0xf4>)
 80035d6:	4a1f      	ldr	r2, [pc, #124]	; (8003654 <SystemInit+0xfc>)
 80035d8:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80035da:	4b1c      	ldr	r3, [pc, #112]	; (800364c <SystemInit+0xf4>)
 80035dc:	4a1e      	ldr	r2, [pc, #120]	; (8003658 <SystemInit+0x100>)
 80035de:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80035e0:	4b1a      	ldr	r3, [pc, #104]	; (800364c <SystemInit+0xf4>)
 80035e2:	4a1e      	ldr	r2, [pc, #120]	; (800365c <SystemInit+0x104>)
 80035e4:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80035e6:	4b19      	ldr	r3, [pc, #100]	; (800364c <SystemInit+0xf4>)
 80035e8:	2200      	movs	r2, #0
 80035ea:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80035ec:	4b17      	ldr	r3, [pc, #92]	; (800364c <SystemInit+0xf4>)
 80035ee:	4a1b      	ldr	r2, [pc, #108]	; (800365c <SystemInit+0x104>)
 80035f0:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80035f2:	4b16      	ldr	r3, [pc, #88]	; (800364c <SystemInit+0xf4>)
 80035f4:	2200      	movs	r2, #0
 80035f6:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80035f8:	4b14      	ldr	r3, [pc, #80]	; (800364c <SystemInit+0xf4>)
 80035fa:	4a18      	ldr	r2, [pc, #96]	; (800365c <SystemInit+0x104>)
 80035fc:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80035fe:	4b13      	ldr	r3, [pc, #76]	; (800364c <SystemInit+0xf4>)
 8003600:	2200      	movs	r2, #0
 8003602:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8003604:	4b11      	ldr	r3, [pc, #68]	; (800364c <SystemInit+0xf4>)
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	4a10      	ldr	r2, [pc, #64]	; (800364c <SystemInit+0xf4>)
 800360a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800360e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8003610:	4b0e      	ldr	r3, [pc, #56]	; (800364c <SystemInit+0xf4>)
 8003612:	2200      	movs	r2, #0
 8003614:	661a      	str	r2, [r3, #96]	; 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8003616:	4b12      	ldr	r3, [pc, #72]	; (8003660 <SystemInit+0x108>)
 8003618:	681a      	ldr	r2, [r3, #0]
 800361a:	4b12      	ldr	r3, [pc, #72]	; (8003664 <SystemInit+0x10c>)
 800361c:	4013      	ands	r3, r2
 800361e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003622:	d202      	bcs.n	800362a <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8003624:	4b10      	ldr	r3, [pc, #64]	; (8003668 <SystemInit+0x110>)
 8003626:	2201      	movs	r2, #1
 8003628:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800362a:	4b10      	ldr	r3, [pc, #64]	; (800366c <SystemInit+0x114>)
 800362c:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8003630:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address for cortex-M7 ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003632:	4b04      	ldr	r3, [pc, #16]	; (8003644 <SystemInit+0xec>)
 8003634:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003638:	609a      	str	r2, [r3, #8]
#endif

#endif /*DUAL_CORE && CORE_CM4*/

}
 800363a:	bf00      	nop
 800363c:	46bd      	mov	sp, r7
 800363e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003642:	4770      	bx	lr
 8003644:	e000ed00 	.word	0xe000ed00
 8003648:	52002000 	.word	0x52002000
 800364c:	58024400 	.word	0x58024400
 8003650:	eaf6ed7f 	.word	0xeaf6ed7f
 8003654:	02020200 	.word	0x02020200
 8003658:	01ff0000 	.word	0x01ff0000
 800365c:	01010280 	.word	0x01010280
 8003660:	5c001000 	.word	0x5c001000
 8003664:	ffff0000 	.word	0xffff0000
 8003668:	51008108 	.word	0x51008108
 800366c:	52004000 	.word	0x52004000

08003670 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8003670:	f8df d034 	ldr.w	sp, [pc, #52]	; 80036a8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8003674:	f7ff ff70 	bl	8003558 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003678:	480c      	ldr	r0, [pc, #48]	; (80036ac <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800367a:	490d      	ldr	r1, [pc, #52]	; (80036b0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800367c:	4a0d      	ldr	r2, [pc, #52]	; (80036b4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800367e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003680:	e002      	b.n	8003688 <LoopCopyDataInit>

08003682 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003682:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003684:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003686:	3304      	adds	r3, #4

08003688 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003688:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800368a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800368c:	d3f9      	bcc.n	8003682 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800368e:	4a0a      	ldr	r2, [pc, #40]	; (80036b8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003690:	4c0a      	ldr	r4, [pc, #40]	; (80036bc <LoopFillZerobss+0x22>)
  movs r3, #0
 8003692:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003694:	e001      	b.n	800369a <LoopFillZerobss>

08003696 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003696:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003698:	3204      	adds	r2, #4

0800369a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800369a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800369c:	d3fb      	bcc.n	8003696 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800369e:	f00a f925 	bl	800d8ec <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80036a2:	f7fd fe35 	bl	8001310 <main>
  bx  lr
 80036a6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80036a8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80036ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80036b0:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 80036b4:	0800da78 	.word	0x0800da78
  ldr r2, =_sbss
 80036b8:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 80036bc:	200049a8 	.word	0x200049a8

080036c0 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80036c0:	e7fe      	b.n	80036c0 <ADC3_IRQHandler>
	...

080036c4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80036c4:	b580      	push	{r7, lr}
 80036c6:	b082      	sub	sp, #8
 80036c8:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80036ca:	2003      	movs	r0, #3
 80036cc:	f000 f90f 	bl	80038ee <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80036d0:	f003 ffc6 	bl	8007660 <HAL_RCC_GetSysClockFreq>
 80036d4:	4602      	mov	r2, r0
 80036d6:	4b15      	ldr	r3, [pc, #84]	; (800372c <HAL_Init+0x68>)
 80036d8:	699b      	ldr	r3, [r3, #24]
 80036da:	0a1b      	lsrs	r3, r3, #8
 80036dc:	f003 030f 	and.w	r3, r3, #15
 80036e0:	4913      	ldr	r1, [pc, #76]	; (8003730 <HAL_Init+0x6c>)
 80036e2:	5ccb      	ldrb	r3, [r1, r3]
 80036e4:	f003 031f 	and.w	r3, r3, #31
 80036e8:	fa22 f303 	lsr.w	r3, r2, r3
 80036ec:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80036ee:	4b0f      	ldr	r3, [pc, #60]	; (800372c <HAL_Init+0x68>)
 80036f0:	699b      	ldr	r3, [r3, #24]
 80036f2:	f003 030f 	and.w	r3, r3, #15
 80036f6:	4a0e      	ldr	r2, [pc, #56]	; (8003730 <HAL_Init+0x6c>)
 80036f8:	5cd3      	ldrb	r3, [r2, r3]
 80036fa:	f003 031f 	and.w	r3, r3, #31
 80036fe:	687a      	ldr	r2, [r7, #4]
 8003700:	fa22 f303 	lsr.w	r3, r2, r3
 8003704:	4a0b      	ldr	r2, [pc, #44]	; (8003734 <HAL_Init+0x70>)
 8003706:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003708:	4a0b      	ldr	r2, [pc, #44]	; (8003738 <HAL_Init+0x74>)
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800370e:	2000      	movs	r0, #0
 8003710:	f7ff fa20 	bl	8002b54 <HAL_InitTick>
 8003714:	4603      	mov	r3, r0
 8003716:	2b00      	cmp	r3, #0
 8003718:	d001      	beq.n	800371e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800371a:	2301      	movs	r3, #1
 800371c:	e002      	b.n	8003724 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800371e:	f7fe fe41 	bl	80023a4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003722:	2300      	movs	r3, #0
}
 8003724:	4618      	mov	r0, r3
 8003726:	3708      	adds	r7, #8
 8003728:	46bd      	mov	sp, r7
 800372a:	bd80      	pop	{r7, pc}
 800372c:	58024400 	.word	0x58024400
 8003730:	0800da28 	.word	0x0800da28
 8003734:	20000004 	.word	0x20000004
 8003738:	20000000 	.word	0x20000000

0800373c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800373c:	b480      	push	{r7}
 800373e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003740:	4b06      	ldr	r3, [pc, #24]	; (800375c <HAL_IncTick+0x20>)
 8003742:	781b      	ldrb	r3, [r3, #0]
 8003744:	461a      	mov	r2, r3
 8003746:	4b06      	ldr	r3, [pc, #24]	; (8003760 <HAL_IncTick+0x24>)
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	4413      	add	r3, r2
 800374c:	4a04      	ldr	r2, [pc, #16]	; (8003760 <HAL_IncTick+0x24>)
 800374e:	6013      	str	r3, [r2, #0]
}
 8003750:	bf00      	nop
 8003752:	46bd      	mov	sp, r7
 8003754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003758:	4770      	bx	lr
 800375a:	bf00      	nop
 800375c:	2000000c 	.word	0x2000000c
 8003760:	200049a4 	.word	0x200049a4

08003764 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003764:	b480      	push	{r7}
 8003766:	af00      	add	r7, sp, #0
  return uwTick;
 8003768:	4b03      	ldr	r3, [pc, #12]	; (8003778 <HAL_GetTick+0x14>)
 800376a:	681b      	ldr	r3, [r3, #0]
}
 800376c:	4618      	mov	r0, r3
 800376e:	46bd      	mov	sp, r7
 8003770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003774:	4770      	bx	lr
 8003776:	bf00      	nop
 8003778:	200049a4 	.word	0x200049a4

0800377c <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 800377c:	b480      	push	{r7}
 800377e:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8003780:	4b03      	ldr	r3, [pc, #12]	; (8003790 <HAL_GetREVID+0x14>)
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	0c1b      	lsrs	r3, r3, #16
}
 8003786:	4618      	mov	r0, r3
 8003788:	46bd      	mov	sp, r7
 800378a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800378e:	4770      	bx	lr
 8003790:	5c001000 	.word	0x5c001000

08003794 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003794:	b480      	push	{r7}
 8003796:	b085      	sub	sp, #20
 8003798:	af00      	add	r7, sp, #0
 800379a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	f003 0307 	and.w	r3, r3, #7
 80037a2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80037a4:	4b0b      	ldr	r3, [pc, #44]	; (80037d4 <__NVIC_SetPriorityGrouping+0x40>)
 80037a6:	68db      	ldr	r3, [r3, #12]
 80037a8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80037aa:	68ba      	ldr	r2, [r7, #8]
 80037ac:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80037b0:	4013      	ands	r3, r2
 80037b2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80037b8:	68bb      	ldr	r3, [r7, #8]
 80037ba:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80037bc:	4b06      	ldr	r3, [pc, #24]	; (80037d8 <__NVIC_SetPriorityGrouping+0x44>)
 80037be:	4313      	orrs	r3, r2
 80037c0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80037c2:	4a04      	ldr	r2, [pc, #16]	; (80037d4 <__NVIC_SetPriorityGrouping+0x40>)
 80037c4:	68bb      	ldr	r3, [r7, #8]
 80037c6:	60d3      	str	r3, [r2, #12]
}
 80037c8:	bf00      	nop
 80037ca:	3714      	adds	r7, #20
 80037cc:	46bd      	mov	sp, r7
 80037ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d2:	4770      	bx	lr
 80037d4:	e000ed00 	.word	0xe000ed00
 80037d8:	05fa0000 	.word	0x05fa0000

080037dc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80037dc:	b480      	push	{r7}
 80037de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80037e0:	4b04      	ldr	r3, [pc, #16]	; (80037f4 <__NVIC_GetPriorityGrouping+0x18>)
 80037e2:	68db      	ldr	r3, [r3, #12]
 80037e4:	0a1b      	lsrs	r3, r3, #8
 80037e6:	f003 0307 	and.w	r3, r3, #7
}
 80037ea:	4618      	mov	r0, r3
 80037ec:	46bd      	mov	sp, r7
 80037ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f2:	4770      	bx	lr
 80037f4:	e000ed00 	.word	0xe000ed00

080037f8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80037f8:	b480      	push	{r7}
 80037fa:	b083      	sub	sp, #12
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	4603      	mov	r3, r0
 8003800:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003802:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003806:	2b00      	cmp	r3, #0
 8003808:	db0b      	blt.n	8003822 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800380a:	88fb      	ldrh	r3, [r7, #6]
 800380c:	f003 021f 	and.w	r2, r3, #31
 8003810:	4907      	ldr	r1, [pc, #28]	; (8003830 <__NVIC_EnableIRQ+0x38>)
 8003812:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003816:	095b      	lsrs	r3, r3, #5
 8003818:	2001      	movs	r0, #1
 800381a:	fa00 f202 	lsl.w	r2, r0, r2
 800381e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003822:	bf00      	nop
 8003824:	370c      	adds	r7, #12
 8003826:	46bd      	mov	sp, r7
 8003828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800382c:	4770      	bx	lr
 800382e:	bf00      	nop
 8003830:	e000e100 	.word	0xe000e100

08003834 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003834:	b480      	push	{r7}
 8003836:	b083      	sub	sp, #12
 8003838:	af00      	add	r7, sp, #0
 800383a:	4603      	mov	r3, r0
 800383c:	6039      	str	r1, [r7, #0]
 800383e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003840:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003844:	2b00      	cmp	r3, #0
 8003846:	db0a      	blt.n	800385e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003848:	683b      	ldr	r3, [r7, #0]
 800384a:	b2da      	uxtb	r2, r3
 800384c:	490c      	ldr	r1, [pc, #48]	; (8003880 <__NVIC_SetPriority+0x4c>)
 800384e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003852:	0112      	lsls	r2, r2, #4
 8003854:	b2d2      	uxtb	r2, r2
 8003856:	440b      	add	r3, r1
 8003858:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800385c:	e00a      	b.n	8003874 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800385e:	683b      	ldr	r3, [r7, #0]
 8003860:	b2da      	uxtb	r2, r3
 8003862:	4908      	ldr	r1, [pc, #32]	; (8003884 <__NVIC_SetPriority+0x50>)
 8003864:	88fb      	ldrh	r3, [r7, #6]
 8003866:	f003 030f 	and.w	r3, r3, #15
 800386a:	3b04      	subs	r3, #4
 800386c:	0112      	lsls	r2, r2, #4
 800386e:	b2d2      	uxtb	r2, r2
 8003870:	440b      	add	r3, r1
 8003872:	761a      	strb	r2, [r3, #24]
}
 8003874:	bf00      	nop
 8003876:	370c      	adds	r7, #12
 8003878:	46bd      	mov	sp, r7
 800387a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800387e:	4770      	bx	lr
 8003880:	e000e100 	.word	0xe000e100
 8003884:	e000ed00 	.word	0xe000ed00

08003888 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003888:	b480      	push	{r7}
 800388a:	b089      	sub	sp, #36	; 0x24
 800388c:	af00      	add	r7, sp, #0
 800388e:	60f8      	str	r0, [r7, #12]
 8003890:	60b9      	str	r1, [r7, #8]
 8003892:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	f003 0307 	and.w	r3, r3, #7
 800389a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800389c:	69fb      	ldr	r3, [r7, #28]
 800389e:	f1c3 0307 	rsb	r3, r3, #7
 80038a2:	2b04      	cmp	r3, #4
 80038a4:	bf28      	it	cs
 80038a6:	2304      	movcs	r3, #4
 80038a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80038aa:	69fb      	ldr	r3, [r7, #28]
 80038ac:	3304      	adds	r3, #4
 80038ae:	2b06      	cmp	r3, #6
 80038b0:	d902      	bls.n	80038b8 <NVIC_EncodePriority+0x30>
 80038b2:	69fb      	ldr	r3, [r7, #28]
 80038b4:	3b03      	subs	r3, #3
 80038b6:	e000      	b.n	80038ba <NVIC_EncodePriority+0x32>
 80038b8:	2300      	movs	r3, #0
 80038ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80038bc:	f04f 32ff 	mov.w	r2, #4294967295
 80038c0:	69bb      	ldr	r3, [r7, #24]
 80038c2:	fa02 f303 	lsl.w	r3, r2, r3
 80038c6:	43da      	mvns	r2, r3
 80038c8:	68bb      	ldr	r3, [r7, #8]
 80038ca:	401a      	ands	r2, r3
 80038cc:	697b      	ldr	r3, [r7, #20]
 80038ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80038d0:	f04f 31ff 	mov.w	r1, #4294967295
 80038d4:	697b      	ldr	r3, [r7, #20]
 80038d6:	fa01 f303 	lsl.w	r3, r1, r3
 80038da:	43d9      	mvns	r1, r3
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80038e0:	4313      	orrs	r3, r2
         );
}
 80038e2:	4618      	mov	r0, r3
 80038e4:	3724      	adds	r7, #36	; 0x24
 80038e6:	46bd      	mov	sp, r7
 80038e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ec:	4770      	bx	lr

080038ee <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80038ee:	b580      	push	{r7, lr}
 80038f0:	b082      	sub	sp, #8
 80038f2:	af00      	add	r7, sp, #0
 80038f4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80038f6:	6878      	ldr	r0, [r7, #4]
 80038f8:	f7ff ff4c 	bl	8003794 <__NVIC_SetPriorityGrouping>
}
 80038fc:	bf00      	nop
 80038fe:	3708      	adds	r7, #8
 8003900:	46bd      	mov	sp, r7
 8003902:	bd80      	pop	{r7, pc}

08003904 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003904:	b580      	push	{r7, lr}
 8003906:	b086      	sub	sp, #24
 8003908:	af00      	add	r7, sp, #0
 800390a:	4603      	mov	r3, r0
 800390c:	60b9      	str	r1, [r7, #8]
 800390e:	607a      	str	r2, [r7, #4]
 8003910:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003912:	f7ff ff63 	bl	80037dc <__NVIC_GetPriorityGrouping>
 8003916:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003918:	687a      	ldr	r2, [r7, #4]
 800391a:	68b9      	ldr	r1, [r7, #8]
 800391c:	6978      	ldr	r0, [r7, #20]
 800391e:	f7ff ffb3 	bl	8003888 <NVIC_EncodePriority>
 8003922:	4602      	mov	r2, r0
 8003924:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003928:	4611      	mov	r1, r2
 800392a:	4618      	mov	r0, r3
 800392c:	f7ff ff82 	bl	8003834 <__NVIC_SetPriority>
}
 8003930:	bf00      	nop
 8003932:	3718      	adds	r7, #24
 8003934:	46bd      	mov	sp, r7
 8003936:	bd80      	pop	{r7, pc}

08003938 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003938:	b580      	push	{r7, lr}
 800393a:	b082      	sub	sp, #8
 800393c:	af00      	add	r7, sp, #0
 800393e:	4603      	mov	r3, r0
 8003940:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003942:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003946:	4618      	mov	r0, r3
 8003948:	f7ff ff56 	bl	80037f8 <__NVIC_EnableIRQ>
}
 800394c:	bf00      	nop
 800394e:	3708      	adds	r7, #8
 8003950:	46bd      	mov	sp, r7
 8003952:	bd80      	pop	{r7, pc}

08003954 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003954:	b580      	push	{r7, lr}
 8003956:	b086      	sub	sp, #24
 8003958:	af00      	add	r7, sp, #0
 800395a:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 800395c:	f7ff ff02 	bl	8003764 <HAL_GetTick>
 8003960:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	2b00      	cmp	r3, #0
 8003966:	d101      	bne.n	800396c <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8003968:	2301      	movs	r3, #1
 800396a:	e316      	b.n	8003f9a <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	4a66      	ldr	r2, [pc, #408]	; (8003b0c <HAL_DMA_Init+0x1b8>)
 8003972:	4293      	cmp	r3, r2
 8003974:	d04a      	beq.n	8003a0c <HAL_DMA_Init+0xb8>
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	4a65      	ldr	r2, [pc, #404]	; (8003b10 <HAL_DMA_Init+0x1bc>)
 800397c:	4293      	cmp	r3, r2
 800397e:	d045      	beq.n	8003a0c <HAL_DMA_Init+0xb8>
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	4a63      	ldr	r2, [pc, #396]	; (8003b14 <HAL_DMA_Init+0x1c0>)
 8003986:	4293      	cmp	r3, r2
 8003988:	d040      	beq.n	8003a0c <HAL_DMA_Init+0xb8>
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	4a62      	ldr	r2, [pc, #392]	; (8003b18 <HAL_DMA_Init+0x1c4>)
 8003990:	4293      	cmp	r3, r2
 8003992:	d03b      	beq.n	8003a0c <HAL_DMA_Init+0xb8>
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	4a60      	ldr	r2, [pc, #384]	; (8003b1c <HAL_DMA_Init+0x1c8>)
 800399a:	4293      	cmp	r3, r2
 800399c:	d036      	beq.n	8003a0c <HAL_DMA_Init+0xb8>
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	4a5f      	ldr	r2, [pc, #380]	; (8003b20 <HAL_DMA_Init+0x1cc>)
 80039a4:	4293      	cmp	r3, r2
 80039a6:	d031      	beq.n	8003a0c <HAL_DMA_Init+0xb8>
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	4a5d      	ldr	r2, [pc, #372]	; (8003b24 <HAL_DMA_Init+0x1d0>)
 80039ae:	4293      	cmp	r3, r2
 80039b0:	d02c      	beq.n	8003a0c <HAL_DMA_Init+0xb8>
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	4a5c      	ldr	r2, [pc, #368]	; (8003b28 <HAL_DMA_Init+0x1d4>)
 80039b8:	4293      	cmp	r3, r2
 80039ba:	d027      	beq.n	8003a0c <HAL_DMA_Init+0xb8>
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	4a5a      	ldr	r2, [pc, #360]	; (8003b2c <HAL_DMA_Init+0x1d8>)
 80039c2:	4293      	cmp	r3, r2
 80039c4:	d022      	beq.n	8003a0c <HAL_DMA_Init+0xb8>
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	4a59      	ldr	r2, [pc, #356]	; (8003b30 <HAL_DMA_Init+0x1dc>)
 80039cc:	4293      	cmp	r3, r2
 80039ce:	d01d      	beq.n	8003a0c <HAL_DMA_Init+0xb8>
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	4a57      	ldr	r2, [pc, #348]	; (8003b34 <HAL_DMA_Init+0x1e0>)
 80039d6:	4293      	cmp	r3, r2
 80039d8:	d018      	beq.n	8003a0c <HAL_DMA_Init+0xb8>
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	4a56      	ldr	r2, [pc, #344]	; (8003b38 <HAL_DMA_Init+0x1e4>)
 80039e0:	4293      	cmp	r3, r2
 80039e2:	d013      	beq.n	8003a0c <HAL_DMA_Init+0xb8>
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	4a54      	ldr	r2, [pc, #336]	; (8003b3c <HAL_DMA_Init+0x1e8>)
 80039ea:	4293      	cmp	r3, r2
 80039ec:	d00e      	beq.n	8003a0c <HAL_DMA_Init+0xb8>
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	4a53      	ldr	r2, [pc, #332]	; (8003b40 <HAL_DMA_Init+0x1ec>)
 80039f4:	4293      	cmp	r3, r2
 80039f6:	d009      	beq.n	8003a0c <HAL_DMA_Init+0xb8>
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	4a51      	ldr	r2, [pc, #324]	; (8003b44 <HAL_DMA_Init+0x1f0>)
 80039fe:	4293      	cmp	r3, r2
 8003a00:	d004      	beq.n	8003a0c <HAL_DMA_Init+0xb8>
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	4a50      	ldr	r2, [pc, #320]	; (8003b48 <HAL_DMA_Init+0x1f4>)
 8003a08:	4293      	cmp	r3, r2
 8003a0a:	d101      	bne.n	8003a10 <HAL_DMA_Init+0xbc>
 8003a0c:	2301      	movs	r3, #1
 8003a0e:	e000      	b.n	8003a12 <HAL_DMA_Init+0xbe>
 8003a10:	2300      	movs	r3, #0
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	f000 813b 	beq.w	8003c8e <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	2200      	movs	r2, #0
 8003a1c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	2202      	movs	r2, #2
 8003a24:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	4a37      	ldr	r2, [pc, #220]	; (8003b0c <HAL_DMA_Init+0x1b8>)
 8003a2e:	4293      	cmp	r3, r2
 8003a30:	d04a      	beq.n	8003ac8 <HAL_DMA_Init+0x174>
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	4a36      	ldr	r2, [pc, #216]	; (8003b10 <HAL_DMA_Init+0x1bc>)
 8003a38:	4293      	cmp	r3, r2
 8003a3a:	d045      	beq.n	8003ac8 <HAL_DMA_Init+0x174>
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	4a34      	ldr	r2, [pc, #208]	; (8003b14 <HAL_DMA_Init+0x1c0>)
 8003a42:	4293      	cmp	r3, r2
 8003a44:	d040      	beq.n	8003ac8 <HAL_DMA_Init+0x174>
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	4a33      	ldr	r2, [pc, #204]	; (8003b18 <HAL_DMA_Init+0x1c4>)
 8003a4c:	4293      	cmp	r3, r2
 8003a4e:	d03b      	beq.n	8003ac8 <HAL_DMA_Init+0x174>
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	4a31      	ldr	r2, [pc, #196]	; (8003b1c <HAL_DMA_Init+0x1c8>)
 8003a56:	4293      	cmp	r3, r2
 8003a58:	d036      	beq.n	8003ac8 <HAL_DMA_Init+0x174>
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	4a30      	ldr	r2, [pc, #192]	; (8003b20 <HAL_DMA_Init+0x1cc>)
 8003a60:	4293      	cmp	r3, r2
 8003a62:	d031      	beq.n	8003ac8 <HAL_DMA_Init+0x174>
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	4a2e      	ldr	r2, [pc, #184]	; (8003b24 <HAL_DMA_Init+0x1d0>)
 8003a6a:	4293      	cmp	r3, r2
 8003a6c:	d02c      	beq.n	8003ac8 <HAL_DMA_Init+0x174>
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	4a2d      	ldr	r2, [pc, #180]	; (8003b28 <HAL_DMA_Init+0x1d4>)
 8003a74:	4293      	cmp	r3, r2
 8003a76:	d027      	beq.n	8003ac8 <HAL_DMA_Init+0x174>
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	4a2b      	ldr	r2, [pc, #172]	; (8003b2c <HAL_DMA_Init+0x1d8>)
 8003a7e:	4293      	cmp	r3, r2
 8003a80:	d022      	beq.n	8003ac8 <HAL_DMA_Init+0x174>
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	4a2a      	ldr	r2, [pc, #168]	; (8003b30 <HAL_DMA_Init+0x1dc>)
 8003a88:	4293      	cmp	r3, r2
 8003a8a:	d01d      	beq.n	8003ac8 <HAL_DMA_Init+0x174>
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	4a28      	ldr	r2, [pc, #160]	; (8003b34 <HAL_DMA_Init+0x1e0>)
 8003a92:	4293      	cmp	r3, r2
 8003a94:	d018      	beq.n	8003ac8 <HAL_DMA_Init+0x174>
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	4a27      	ldr	r2, [pc, #156]	; (8003b38 <HAL_DMA_Init+0x1e4>)
 8003a9c:	4293      	cmp	r3, r2
 8003a9e:	d013      	beq.n	8003ac8 <HAL_DMA_Init+0x174>
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	4a25      	ldr	r2, [pc, #148]	; (8003b3c <HAL_DMA_Init+0x1e8>)
 8003aa6:	4293      	cmp	r3, r2
 8003aa8:	d00e      	beq.n	8003ac8 <HAL_DMA_Init+0x174>
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	4a24      	ldr	r2, [pc, #144]	; (8003b40 <HAL_DMA_Init+0x1ec>)
 8003ab0:	4293      	cmp	r3, r2
 8003ab2:	d009      	beq.n	8003ac8 <HAL_DMA_Init+0x174>
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	4a22      	ldr	r2, [pc, #136]	; (8003b44 <HAL_DMA_Init+0x1f0>)
 8003aba:	4293      	cmp	r3, r2
 8003abc:	d004      	beq.n	8003ac8 <HAL_DMA_Init+0x174>
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	4a21      	ldr	r2, [pc, #132]	; (8003b48 <HAL_DMA_Init+0x1f4>)
 8003ac4:	4293      	cmp	r3, r2
 8003ac6:	d108      	bne.n	8003ada <HAL_DMA_Init+0x186>
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	681a      	ldr	r2, [r3, #0]
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f022 0201 	bic.w	r2, r2, #1
 8003ad6:	601a      	str	r2, [r3, #0]
 8003ad8:	e007      	b.n	8003aea <HAL_DMA_Init+0x196>
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	681a      	ldr	r2, [r3, #0]
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f022 0201 	bic.w	r2, r2, #1
 8003ae8:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003aea:	e02f      	b.n	8003b4c <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003aec:	f7ff fe3a 	bl	8003764 <HAL_GetTick>
 8003af0:	4602      	mov	r2, r0
 8003af2:	693b      	ldr	r3, [r7, #16]
 8003af4:	1ad3      	subs	r3, r2, r3
 8003af6:	2b05      	cmp	r3, #5
 8003af8:	d928      	bls.n	8003b4c <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	2220      	movs	r2, #32
 8003afe:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	2203      	movs	r2, #3
 8003b04:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 8003b08:	2301      	movs	r3, #1
 8003b0a:	e246      	b.n	8003f9a <HAL_DMA_Init+0x646>
 8003b0c:	40020010 	.word	0x40020010
 8003b10:	40020028 	.word	0x40020028
 8003b14:	40020040 	.word	0x40020040
 8003b18:	40020058 	.word	0x40020058
 8003b1c:	40020070 	.word	0x40020070
 8003b20:	40020088 	.word	0x40020088
 8003b24:	400200a0 	.word	0x400200a0
 8003b28:	400200b8 	.word	0x400200b8
 8003b2c:	40020410 	.word	0x40020410
 8003b30:	40020428 	.word	0x40020428
 8003b34:	40020440 	.word	0x40020440
 8003b38:	40020458 	.word	0x40020458
 8003b3c:	40020470 	.word	0x40020470
 8003b40:	40020488 	.word	0x40020488
 8003b44:	400204a0 	.word	0x400204a0
 8003b48:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	f003 0301 	and.w	r3, r3, #1
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d1c8      	bne.n	8003aec <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003b62:	697a      	ldr	r2, [r7, #20]
 8003b64:	4b83      	ldr	r3, [pc, #524]	; (8003d74 <HAL_DMA_Init+0x420>)
 8003b66:	4013      	ands	r3, r2
 8003b68:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8003b72:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	691b      	ldr	r3, [r3, #16]
 8003b78:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b7e:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	699b      	ldr	r3, [r3, #24]
 8003b84:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b8a:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	6a1b      	ldr	r3, [r3, #32]
 8003b90:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8003b92:	697a      	ldr	r2, [r7, #20]
 8003b94:	4313      	orrs	r3, r2
 8003b96:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b9c:	2b04      	cmp	r3, #4
 8003b9e:	d107      	bne.n	8003bb0 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ba8:	4313      	orrs	r3, r2
 8003baa:	697a      	ldr	r2, [r7, #20]
 8003bac:	4313      	orrs	r3, r2
 8003bae:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8003bb0:	4b71      	ldr	r3, [pc, #452]	; (8003d78 <HAL_DMA_Init+0x424>)
 8003bb2:	681a      	ldr	r2, [r3, #0]
 8003bb4:	4b71      	ldr	r3, [pc, #452]	; (8003d7c <HAL_DMA_Init+0x428>)
 8003bb6:	4013      	ands	r3, r2
 8003bb8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003bbc:	d328      	bcc.n	8003c10 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	685b      	ldr	r3, [r3, #4]
 8003bc2:	2b28      	cmp	r3, #40	; 0x28
 8003bc4:	d903      	bls.n	8003bce <HAL_DMA_Init+0x27a>
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	685b      	ldr	r3, [r3, #4]
 8003bca:	2b2e      	cmp	r3, #46	; 0x2e
 8003bcc:	d917      	bls.n	8003bfe <HAL_DMA_Init+0x2aa>
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	685b      	ldr	r3, [r3, #4]
 8003bd2:	2b3e      	cmp	r3, #62	; 0x3e
 8003bd4:	d903      	bls.n	8003bde <HAL_DMA_Init+0x28a>
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	685b      	ldr	r3, [r3, #4]
 8003bda:	2b42      	cmp	r3, #66	; 0x42
 8003bdc:	d90f      	bls.n	8003bfe <HAL_DMA_Init+0x2aa>
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	685b      	ldr	r3, [r3, #4]
 8003be2:	2b46      	cmp	r3, #70	; 0x46
 8003be4:	d903      	bls.n	8003bee <HAL_DMA_Init+0x29a>
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	685b      	ldr	r3, [r3, #4]
 8003bea:	2b48      	cmp	r3, #72	; 0x48
 8003bec:	d907      	bls.n	8003bfe <HAL_DMA_Init+0x2aa>
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	685b      	ldr	r3, [r3, #4]
 8003bf2:	2b4e      	cmp	r3, #78	; 0x4e
 8003bf4:	d905      	bls.n	8003c02 <HAL_DMA_Init+0x2ae>
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	685b      	ldr	r3, [r3, #4]
 8003bfa:	2b52      	cmp	r3, #82	; 0x52
 8003bfc:	d801      	bhi.n	8003c02 <HAL_DMA_Init+0x2ae>
 8003bfe:	2301      	movs	r3, #1
 8003c00:	e000      	b.n	8003c04 <HAL_DMA_Init+0x2b0>
 8003c02:	2300      	movs	r3, #0
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d003      	beq.n	8003c10 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8003c08:	697b      	ldr	r3, [r7, #20]
 8003c0a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003c0e:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	697a      	ldr	r2, [r7, #20]
 8003c16:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	695b      	ldr	r3, [r3, #20]
 8003c1e:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003c20:	697b      	ldr	r3, [r7, #20]
 8003c22:	f023 0307 	bic.w	r3, r3, #7
 8003c26:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c2c:	697a      	ldr	r2, [r7, #20]
 8003c2e:	4313      	orrs	r3, r2
 8003c30:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c36:	2b04      	cmp	r3, #4
 8003c38:	d117      	bne.n	8003c6a <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c3e:	697a      	ldr	r2, [r7, #20]
 8003c40:	4313      	orrs	r3, r2
 8003c42:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d00e      	beq.n	8003c6a <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003c4c:	6878      	ldr	r0, [r7, #4]
 8003c4e:	f002 fb3d 	bl	80062cc <DMA_CheckFifoParam>
 8003c52:	4603      	mov	r3, r0
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d008      	beq.n	8003c6a <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	2240      	movs	r2, #64	; 0x40
 8003c5c:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	2201      	movs	r2, #1
 8003c62:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 8003c66:	2301      	movs	r3, #1
 8003c68:	e197      	b.n	8003f9a <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	697a      	ldr	r2, [r7, #20]
 8003c70:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003c72:	6878      	ldr	r0, [r7, #4]
 8003c74:	f002 fa78 	bl	8006168 <DMA_CalcBaseAndBitshift>
 8003c78:	4603      	mov	r3, r0
 8003c7a:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c80:	f003 031f 	and.w	r3, r3, #31
 8003c84:	223f      	movs	r2, #63	; 0x3f
 8003c86:	409a      	lsls	r2, r3
 8003c88:	68bb      	ldr	r3, [r7, #8]
 8003c8a:	609a      	str	r2, [r3, #8]
 8003c8c:	e0cd      	b.n	8003e2a <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	4a3b      	ldr	r2, [pc, #236]	; (8003d80 <HAL_DMA_Init+0x42c>)
 8003c94:	4293      	cmp	r3, r2
 8003c96:	d022      	beq.n	8003cde <HAL_DMA_Init+0x38a>
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	4a39      	ldr	r2, [pc, #228]	; (8003d84 <HAL_DMA_Init+0x430>)
 8003c9e:	4293      	cmp	r3, r2
 8003ca0:	d01d      	beq.n	8003cde <HAL_DMA_Init+0x38a>
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	4a38      	ldr	r2, [pc, #224]	; (8003d88 <HAL_DMA_Init+0x434>)
 8003ca8:	4293      	cmp	r3, r2
 8003caa:	d018      	beq.n	8003cde <HAL_DMA_Init+0x38a>
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	4a36      	ldr	r2, [pc, #216]	; (8003d8c <HAL_DMA_Init+0x438>)
 8003cb2:	4293      	cmp	r3, r2
 8003cb4:	d013      	beq.n	8003cde <HAL_DMA_Init+0x38a>
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	4a35      	ldr	r2, [pc, #212]	; (8003d90 <HAL_DMA_Init+0x43c>)
 8003cbc:	4293      	cmp	r3, r2
 8003cbe:	d00e      	beq.n	8003cde <HAL_DMA_Init+0x38a>
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	4a33      	ldr	r2, [pc, #204]	; (8003d94 <HAL_DMA_Init+0x440>)
 8003cc6:	4293      	cmp	r3, r2
 8003cc8:	d009      	beq.n	8003cde <HAL_DMA_Init+0x38a>
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	4a32      	ldr	r2, [pc, #200]	; (8003d98 <HAL_DMA_Init+0x444>)
 8003cd0:	4293      	cmp	r3, r2
 8003cd2:	d004      	beq.n	8003cde <HAL_DMA_Init+0x38a>
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	4a30      	ldr	r2, [pc, #192]	; (8003d9c <HAL_DMA_Init+0x448>)
 8003cda:	4293      	cmp	r3, r2
 8003cdc:	d101      	bne.n	8003ce2 <HAL_DMA_Init+0x38e>
 8003cde:	2301      	movs	r3, #1
 8003ce0:	e000      	b.n	8003ce4 <HAL_DMA_Init+0x390>
 8003ce2:	2300      	movs	r3, #0
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	f000 8097 	beq.w	8003e18 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	4a24      	ldr	r2, [pc, #144]	; (8003d80 <HAL_DMA_Init+0x42c>)
 8003cf0:	4293      	cmp	r3, r2
 8003cf2:	d021      	beq.n	8003d38 <HAL_DMA_Init+0x3e4>
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	4a22      	ldr	r2, [pc, #136]	; (8003d84 <HAL_DMA_Init+0x430>)
 8003cfa:	4293      	cmp	r3, r2
 8003cfc:	d01c      	beq.n	8003d38 <HAL_DMA_Init+0x3e4>
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	4a21      	ldr	r2, [pc, #132]	; (8003d88 <HAL_DMA_Init+0x434>)
 8003d04:	4293      	cmp	r3, r2
 8003d06:	d017      	beq.n	8003d38 <HAL_DMA_Init+0x3e4>
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	4a1f      	ldr	r2, [pc, #124]	; (8003d8c <HAL_DMA_Init+0x438>)
 8003d0e:	4293      	cmp	r3, r2
 8003d10:	d012      	beq.n	8003d38 <HAL_DMA_Init+0x3e4>
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	4a1e      	ldr	r2, [pc, #120]	; (8003d90 <HAL_DMA_Init+0x43c>)
 8003d18:	4293      	cmp	r3, r2
 8003d1a:	d00d      	beq.n	8003d38 <HAL_DMA_Init+0x3e4>
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	4a1c      	ldr	r2, [pc, #112]	; (8003d94 <HAL_DMA_Init+0x440>)
 8003d22:	4293      	cmp	r3, r2
 8003d24:	d008      	beq.n	8003d38 <HAL_DMA_Init+0x3e4>
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	4a1b      	ldr	r2, [pc, #108]	; (8003d98 <HAL_DMA_Init+0x444>)
 8003d2c:	4293      	cmp	r3, r2
 8003d2e:	d003      	beq.n	8003d38 <HAL_DMA_Init+0x3e4>
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	4a19      	ldr	r2, [pc, #100]	; (8003d9c <HAL_DMA_Init+0x448>)
 8003d36:	4293      	cmp	r3, r2
 8003d38:	bf00      	nop
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	2200      	movs	r2, #0
 8003d3e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	2202      	movs	r2, #2
 8003d46:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8003d52:	697a      	ldr	r2, [r7, #20]
 8003d54:	4b12      	ldr	r3, [pc, #72]	; (8003da0 <HAL_DMA_Init+0x44c>)
 8003d56:	4013      	ands	r3, r2
 8003d58:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	689b      	ldr	r3, [r3, #8]
 8003d5e:	2b40      	cmp	r3, #64	; 0x40
 8003d60:	d020      	beq.n	8003da4 <HAL_DMA_Init+0x450>
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	689b      	ldr	r3, [r3, #8]
 8003d66:	2b80      	cmp	r3, #128	; 0x80
 8003d68:	d102      	bne.n	8003d70 <HAL_DMA_Init+0x41c>
 8003d6a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003d6e:	e01a      	b.n	8003da6 <HAL_DMA_Init+0x452>
 8003d70:	2300      	movs	r3, #0
 8003d72:	e018      	b.n	8003da6 <HAL_DMA_Init+0x452>
 8003d74:	fe10803f 	.word	0xfe10803f
 8003d78:	5c001000 	.word	0x5c001000
 8003d7c:	ffff0000 	.word	0xffff0000
 8003d80:	58025408 	.word	0x58025408
 8003d84:	5802541c 	.word	0x5802541c
 8003d88:	58025430 	.word	0x58025430
 8003d8c:	58025444 	.word	0x58025444
 8003d90:	58025458 	.word	0x58025458
 8003d94:	5802546c 	.word	0x5802546c
 8003d98:	58025480 	.word	0x58025480
 8003d9c:	58025494 	.word	0x58025494
 8003da0:	fffe000f 	.word	0xfffe000f
 8003da4:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8003da6:	687a      	ldr	r2, [r7, #4]
 8003da8:	68d2      	ldr	r2, [r2, #12]
 8003daa:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003dac:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	691b      	ldr	r3, [r3, #16]
 8003db2:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8003db4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	695b      	ldr	r3, [r3, #20]
 8003dba:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8003dbc:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	699b      	ldr	r3, [r3, #24]
 8003dc2:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8003dc4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	69db      	ldr	r3, [r3, #28]
 8003dca:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8003dcc:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	6a1b      	ldr	r3, [r3, #32]
 8003dd2:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8003dd4:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003dd6:	697a      	ldr	r2, [r7, #20]
 8003dd8:	4313      	orrs	r3, r2
 8003dda:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	697a      	ldr	r2, [r7, #20]
 8003de2:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	461a      	mov	r2, r3
 8003dea:	4b6e      	ldr	r3, [pc, #440]	; (8003fa4 <HAL_DMA_Init+0x650>)
 8003dec:	4413      	add	r3, r2
 8003dee:	4a6e      	ldr	r2, [pc, #440]	; (8003fa8 <HAL_DMA_Init+0x654>)
 8003df0:	fba2 2303 	umull	r2, r3, r2, r3
 8003df4:	091b      	lsrs	r3, r3, #4
 8003df6:	009a      	lsls	r2, r3, #2
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003dfc:	6878      	ldr	r0, [r7, #4]
 8003dfe:	f002 f9b3 	bl	8006168 <DMA_CalcBaseAndBitshift>
 8003e02:	4603      	mov	r3, r0
 8003e04:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e0a:	f003 031f 	and.w	r3, r3, #31
 8003e0e:	2201      	movs	r2, #1
 8003e10:	409a      	lsls	r2, r3
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	605a      	str	r2, [r3, #4]
 8003e16:	e008      	b.n	8003e2a <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	2240      	movs	r2, #64	; 0x40
 8003e1c:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	2203      	movs	r2, #3
 8003e22:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 8003e26:	2301      	movs	r3, #1
 8003e28:	e0b7      	b.n	8003f9a <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	4a5f      	ldr	r2, [pc, #380]	; (8003fac <HAL_DMA_Init+0x658>)
 8003e30:	4293      	cmp	r3, r2
 8003e32:	d072      	beq.n	8003f1a <HAL_DMA_Init+0x5c6>
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	4a5d      	ldr	r2, [pc, #372]	; (8003fb0 <HAL_DMA_Init+0x65c>)
 8003e3a:	4293      	cmp	r3, r2
 8003e3c:	d06d      	beq.n	8003f1a <HAL_DMA_Init+0x5c6>
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	4a5c      	ldr	r2, [pc, #368]	; (8003fb4 <HAL_DMA_Init+0x660>)
 8003e44:	4293      	cmp	r3, r2
 8003e46:	d068      	beq.n	8003f1a <HAL_DMA_Init+0x5c6>
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	4a5a      	ldr	r2, [pc, #360]	; (8003fb8 <HAL_DMA_Init+0x664>)
 8003e4e:	4293      	cmp	r3, r2
 8003e50:	d063      	beq.n	8003f1a <HAL_DMA_Init+0x5c6>
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	4a59      	ldr	r2, [pc, #356]	; (8003fbc <HAL_DMA_Init+0x668>)
 8003e58:	4293      	cmp	r3, r2
 8003e5a:	d05e      	beq.n	8003f1a <HAL_DMA_Init+0x5c6>
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	4a57      	ldr	r2, [pc, #348]	; (8003fc0 <HAL_DMA_Init+0x66c>)
 8003e62:	4293      	cmp	r3, r2
 8003e64:	d059      	beq.n	8003f1a <HAL_DMA_Init+0x5c6>
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	4a56      	ldr	r2, [pc, #344]	; (8003fc4 <HAL_DMA_Init+0x670>)
 8003e6c:	4293      	cmp	r3, r2
 8003e6e:	d054      	beq.n	8003f1a <HAL_DMA_Init+0x5c6>
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	4a54      	ldr	r2, [pc, #336]	; (8003fc8 <HAL_DMA_Init+0x674>)
 8003e76:	4293      	cmp	r3, r2
 8003e78:	d04f      	beq.n	8003f1a <HAL_DMA_Init+0x5c6>
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	4a53      	ldr	r2, [pc, #332]	; (8003fcc <HAL_DMA_Init+0x678>)
 8003e80:	4293      	cmp	r3, r2
 8003e82:	d04a      	beq.n	8003f1a <HAL_DMA_Init+0x5c6>
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	4a51      	ldr	r2, [pc, #324]	; (8003fd0 <HAL_DMA_Init+0x67c>)
 8003e8a:	4293      	cmp	r3, r2
 8003e8c:	d045      	beq.n	8003f1a <HAL_DMA_Init+0x5c6>
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	4a50      	ldr	r2, [pc, #320]	; (8003fd4 <HAL_DMA_Init+0x680>)
 8003e94:	4293      	cmp	r3, r2
 8003e96:	d040      	beq.n	8003f1a <HAL_DMA_Init+0x5c6>
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	4a4e      	ldr	r2, [pc, #312]	; (8003fd8 <HAL_DMA_Init+0x684>)
 8003e9e:	4293      	cmp	r3, r2
 8003ea0:	d03b      	beq.n	8003f1a <HAL_DMA_Init+0x5c6>
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	4a4d      	ldr	r2, [pc, #308]	; (8003fdc <HAL_DMA_Init+0x688>)
 8003ea8:	4293      	cmp	r3, r2
 8003eaa:	d036      	beq.n	8003f1a <HAL_DMA_Init+0x5c6>
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	4a4b      	ldr	r2, [pc, #300]	; (8003fe0 <HAL_DMA_Init+0x68c>)
 8003eb2:	4293      	cmp	r3, r2
 8003eb4:	d031      	beq.n	8003f1a <HAL_DMA_Init+0x5c6>
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	4a4a      	ldr	r2, [pc, #296]	; (8003fe4 <HAL_DMA_Init+0x690>)
 8003ebc:	4293      	cmp	r3, r2
 8003ebe:	d02c      	beq.n	8003f1a <HAL_DMA_Init+0x5c6>
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	4a48      	ldr	r2, [pc, #288]	; (8003fe8 <HAL_DMA_Init+0x694>)
 8003ec6:	4293      	cmp	r3, r2
 8003ec8:	d027      	beq.n	8003f1a <HAL_DMA_Init+0x5c6>
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	4a47      	ldr	r2, [pc, #284]	; (8003fec <HAL_DMA_Init+0x698>)
 8003ed0:	4293      	cmp	r3, r2
 8003ed2:	d022      	beq.n	8003f1a <HAL_DMA_Init+0x5c6>
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	4a45      	ldr	r2, [pc, #276]	; (8003ff0 <HAL_DMA_Init+0x69c>)
 8003eda:	4293      	cmp	r3, r2
 8003edc:	d01d      	beq.n	8003f1a <HAL_DMA_Init+0x5c6>
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	4a44      	ldr	r2, [pc, #272]	; (8003ff4 <HAL_DMA_Init+0x6a0>)
 8003ee4:	4293      	cmp	r3, r2
 8003ee6:	d018      	beq.n	8003f1a <HAL_DMA_Init+0x5c6>
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	4a42      	ldr	r2, [pc, #264]	; (8003ff8 <HAL_DMA_Init+0x6a4>)
 8003eee:	4293      	cmp	r3, r2
 8003ef0:	d013      	beq.n	8003f1a <HAL_DMA_Init+0x5c6>
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	4a41      	ldr	r2, [pc, #260]	; (8003ffc <HAL_DMA_Init+0x6a8>)
 8003ef8:	4293      	cmp	r3, r2
 8003efa:	d00e      	beq.n	8003f1a <HAL_DMA_Init+0x5c6>
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	4a3f      	ldr	r2, [pc, #252]	; (8004000 <HAL_DMA_Init+0x6ac>)
 8003f02:	4293      	cmp	r3, r2
 8003f04:	d009      	beq.n	8003f1a <HAL_DMA_Init+0x5c6>
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	4a3e      	ldr	r2, [pc, #248]	; (8004004 <HAL_DMA_Init+0x6b0>)
 8003f0c:	4293      	cmp	r3, r2
 8003f0e:	d004      	beq.n	8003f1a <HAL_DMA_Init+0x5c6>
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	4a3c      	ldr	r2, [pc, #240]	; (8004008 <HAL_DMA_Init+0x6b4>)
 8003f16:	4293      	cmp	r3, r2
 8003f18:	d101      	bne.n	8003f1e <HAL_DMA_Init+0x5ca>
 8003f1a:	2301      	movs	r3, #1
 8003f1c:	e000      	b.n	8003f20 <HAL_DMA_Init+0x5cc>
 8003f1e:	2300      	movs	r3, #0
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d032      	beq.n	8003f8a <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003f24:	6878      	ldr	r0, [r7, #4]
 8003f26:	f002 fa4d 	bl	80063c4 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	689b      	ldr	r3, [r3, #8]
 8003f2e:	2b80      	cmp	r3, #128	; 0x80
 8003f30:	d102      	bne.n	8003f38 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	2200      	movs	r2, #0
 8003f36:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	685a      	ldr	r2, [r3, #4]
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003f40:	b2d2      	uxtb	r2, r2
 8003f42:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003f48:	687a      	ldr	r2, [r7, #4]
 8003f4a:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8003f4c:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	685b      	ldr	r3, [r3, #4]
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d010      	beq.n	8003f78 <HAL_DMA_Init+0x624>
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	685b      	ldr	r3, [r3, #4]
 8003f5a:	2b08      	cmp	r3, #8
 8003f5c:	d80c      	bhi.n	8003f78 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003f5e:	6878      	ldr	r0, [r7, #4]
 8003f60:	f002 faca 	bl	80064f8 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003f68:	2200      	movs	r2, #0
 8003f6a:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f70:	687a      	ldr	r2, [r7, #4]
 8003f72:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8003f74:	605a      	str	r2, [r3, #4]
 8003f76:	e008      	b.n	8003f8a <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	2200      	movs	r2, #0
 8003f7c:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	2200      	movs	r2, #0
 8003f82:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	2200      	movs	r2, #0
 8003f88:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	2200      	movs	r2, #0
 8003f8e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	2201      	movs	r2, #1
 8003f94:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003f98:	2300      	movs	r3, #0
}
 8003f9a:	4618      	mov	r0, r3
 8003f9c:	3718      	adds	r7, #24
 8003f9e:	46bd      	mov	sp, r7
 8003fa0:	bd80      	pop	{r7, pc}
 8003fa2:	bf00      	nop
 8003fa4:	a7fdabf8 	.word	0xa7fdabf8
 8003fa8:	cccccccd 	.word	0xcccccccd
 8003fac:	40020010 	.word	0x40020010
 8003fb0:	40020028 	.word	0x40020028
 8003fb4:	40020040 	.word	0x40020040
 8003fb8:	40020058 	.word	0x40020058
 8003fbc:	40020070 	.word	0x40020070
 8003fc0:	40020088 	.word	0x40020088
 8003fc4:	400200a0 	.word	0x400200a0
 8003fc8:	400200b8 	.word	0x400200b8
 8003fcc:	40020410 	.word	0x40020410
 8003fd0:	40020428 	.word	0x40020428
 8003fd4:	40020440 	.word	0x40020440
 8003fd8:	40020458 	.word	0x40020458
 8003fdc:	40020470 	.word	0x40020470
 8003fe0:	40020488 	.word	0x40020488
 8003fe4:	400204a0 	.word	0x400204a0
 8003fe8:	400204b8 	.word	0x400204b8
 8003fec:	58025408 	.word	0x58025408
 8003ff0:	5802541c 	.word	0x5802541c
 8003ff4:	58025430 	.word	0x58025430
 8003ff8:	58025444 	.word	0x58025444
 8003ffc:	58025458 	.word	0x58025458
 8004000:	5802546c 	.word	0x5802546c
 8004004:	58025480 	.word	0x58025480
 8004008:	58025494 	.word	0x58025494

0800400c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800400c:	b580      	push	{r7, lr}
 800400e:	b086      	sub	sp, #24
 8004010:	af00      	add	r7, sp, #0
 8004012:	60f8      	str	r0, [r7, #12]
 8004014:	60b9      	str	r1, [r7, #8]
 8004016:	607a      	str	r2, [r7, #4]
 8004018:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800401a:	2300      	movs	r3, #0
 800401c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	2b00      	cmp	r3, #0
 8004022:	d101      	bne.n	8004028 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8004024:	2301      	movs	r3, #1
 8004026:	e226      	b.n	8004476 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800402e:	2b01      	cmp	r3, #1
 8004030:	d101      	bne.n	8004036 <HAL_DMA_Start_IT+0x2a>
 8004032:	2302      	movs	r3, #2
 8004034:	e21f      	b.n	8004476 <HAL_DMA_Start_IT+0x46a>
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	2201      	movs	r2, #1
 800403a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004044:	b2db      	uxtb	r3, r3
 8004046:	2b01      	cmp	r3, #1
 8004048:	f040 820a 	bne.w	8004460 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	2202      	movs	r2, #2
 8004050:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	2200      	movs	r2, #0
 8004058:	655a      	str	r2, [r3, #84]	; 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	4a68      	ldr	r2, [pc, #416]	; (8004200 <HAL_DMA_Start_IT+0x1f4>)
 8004060:	4293      	cmp	r3, r2
 8004062:	d04a      	beq.n	80040fa <HAL_DMA_Start_IT+0xee>
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	4a66      	ldr	r2, [pc, #408]	; (8004204 <HAL_DMA_Start_IT+0x1f8>)
 800406a:	4293      	cmp	r3, r2
 800406c:	d045      	beq.n	80040fa <HAL_DMA_Start_IT+0xee>
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	4a65      	ldr	r2, [pc, #404]	; (8004208 <HAL_DMA_Start_IT+0x1fc>)
 8004074:	4293      	cmp	r3, r2
 8004076:	d040      	beq.n	80040fa <HAL_DMA_Start_IT+0xee>
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	4a63      	ldr	r2, [pc, #396]	; (800420c <HAL_DMA_Start_IT+0x200>)
 800407e:	4293      	cmp	r3, r2
 8004080:	d03b      	beq.n	80040fa <HAL_DMA_Start_IT+0xee>
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	4a62      	ldr	r2, [pc, #392]	; (8004210 <HAL_DMA_Start_IT+0x204>)
 8004088:	4293      	cmp	r3, r2
 800408a:	d036      	beq.n	80040fa <HAL_DMA_Start_IT+0xee>
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	4a60      	ldr	r2, [pc, #384]	; (8004214 <HAL_DMA_Start_IT+0x208>)
 8004092:	4293      	cmp	r3, r2
 8004094:	d031      	beq.n	80040fa <HAL_DMA_Start_IT+0xee>
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	4a5f      	ldr	r2, [pc, #380]	; (8004218 <HAL_DMA_Start_IT+0x20c>)
 800409c:	4293      	cmp	r3, r2
 800409e:	d02c      	beq.n	80040fa <HAL_DMA_Start_IT+0xee>
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	4a5d      	ldr	r2, [pc, #372]	; (800421c <HAL_DMA_Start_IT+0x210>)
 80040a6:	4293      	cmp	r3, r2
 80040a8:	d027      	beq.n	80040fa <HAL_DMA_Start_IT+0xee>
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	4a5c      	ldr	r2, [pc, #368]	; (8004220 <HAL_DMA_Start_IT+0x214>)
 80040b0:	4293      	cmp	r3, r2
 80040b2:	d022      	beq.n	80040fa <HAL_DMA_Start_IT+0xee>
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	4a5a      	ldr	r2, [pc, #360]	; (8004224 <HAL_DMA_Start_IT+0x218>)
 80040ba:	4293      	cmp	r3, r2
 80040bc:	d01d      	beq.n	80040fa <HAL_DMA_Start_IT+0xee>
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	4a59      	ldr	r2, [pc, #356]	; (8004228 <HAL_DMA_Start_IT+0x21c>)
 80040c4:	4293      	cmp	r3, r2
 80040c6:	d018      	beq.n	80040fa <HAL_DMA_Start_IT+0xee>
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	4a57      	ldr	r2, [pc, #348]	; (800422c <HAL_DMA_Start_IT+0x220>)
 80040ce:	4293      	cmp	r3, r2
 80040d0:	d013      	beq.n	80040fa <HAL_DMA_Start_IT+0xee>
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	4a56      	ldr	r2, [pc, #344]	; (8004230 <HAL_DMA_Start_IT+0x224>)
 80040d8:	4293      	cmp	r3, r2
 80040da:	d00e      	beq.n	80040fa <HAL_DMA_Start_IT+0xee>
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	4a54      	ldr	r2, [pc, #336]	; (8004234 <HAL_DMA_Start_IT+0x228>)
 80040e2:	4293      	cmp	r3, r2
 80040e4:	d009      	beq.n	80040fa <HAL_DMA_Start_IT+0xee>
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	4a53      	ldr	r2, [pc, #332]	; (8004238 <HAL_DMA_Start_IT+0x22c>)
 80040ec:	4293      	cmp	r3, r2
 80040ee:	d004      	beq.n	80040fa <HAL_DMA_Start_IT+0xee>
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	4a51      	ldr	r2, [pc, #324]	; (800423c <HAL_DMA_Start_IT+0x230>)
 80040f6:	4293      	cmp	r3, r2
 80040f8:	d108      	bne.n	800410c <HAL_DMA_Start_IT+0x100>
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	681a      	ldr	r2, [r3, #0]
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	f022 0201 	bic.w	r2, r2, #1
 8004108:	601a      	str	r2, [r3, #0]
 800410a:	e007      	b.n	800411c <HAL_DMA_Start_IT+0x110>
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	681a      	ldr	r2, [r3, #0]
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	f022 0201 	bic.w	r2, r2, #1
 800411a:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800411c:	683b      	ldr	r3, [r7, #0]
 800411e:	687a      	ldr	r2, [r7, #4]
 8004120:	68b9      	ldr	r1, [r7, #8]
 8004122:	68f8      	ldr	r0, [r7, #12]
 8004124:	f001 fe74 	bl	8005e10 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	4a34      	ldr	r2, [pc, #208]	; (8004200 <HAL_DMA_Start_IT+0x1f4>)
 800412e:	4293      	cmp	r3, r2
 8004130:	d04a      	beq.n	80041c8 <HAL_DMA_Start_IT+0x1bc>
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	4a33      	ldr	r2, [pc, #204]	; (8004204 <HAL_DMA_Start_IT+0x1f8>)
 8004138:	4293      	cmp	r3, r2
 800413a:	d045      	beq.n	80041c8 <HAL_DMA_Start_IT+0x1bc>
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	4a31      	ldr	r2, [pc, #196]	; (8004208 <HAL_DMA_Start_IT+0x1fc>)
 8004142:	4293      	cmp	r3, r2
 8004144:	d040      	beq.n	80041c8 <HAL_DMA_Start_IT+0x1bc>
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	4a30      	ldr	r2, [pc, #192]	; (800420c <HAL_DMA_Start_IT+0x200>)
 800414c:	4293      	cmp	r3, r2
 800414e:	d03b      	beq.n	80041c8 <HAL_DMA_Start_IT+0x1bc>
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	4a2e      	ldr	r2, [pc, #184]	; (8004210 <HAL_DMA_Start_IT+0x204>)
 8004156:	4293      	cmp	r3, r2
 8004158:	d036      	beq.n	80041c8 <HAL_DMA_Start_IT+0x1bc>
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	4a2d      	ldr	r2, [pc, #180]	; (8004214 <HAL_DMA_Start_IT+0x208>)
 8004160:	4293      	cmp	r3, r2
 8004162:	d031      	beq.n	80041c8 <HAL_DMA_Start_IT+0x1bc>
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	4a2b      	ldr	r2, [pc, #172]	; (8004218 <HAL_DMA_Start_IT+0x20c>)
 800416a:	4293      	cmp	r3, r2
 800416c:	d02c      	beq.n	80041c8 <HAL_DMA_Start_IT+0x1bc>
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	4a2a      	ldr	r2, [pc, #168]	; (800421c <HAL_DMA_Start_IT+0x210>)
 8004174:	4293      	cmp	r3, r2
 8004176:	d027      	beq.n	80041c8 <HAL_DMA_Start_IT+0x1bc>
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	4a28      	ldr	r2, [pc, #160]	; (8004220 <HAL_DMA_Start_IT+0x214>)
 800417e:	4293      	cmp	r3, r2
 8004180:	d022      	beq.n	80041c8 <HAL_DMA_Start_IT+0x1bc>
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	4a27      	ldr	r2, [pc, #156]	; (8004224 <HAL_DMA_Start_IT+0x218>)
 8004188:	4293      	cmp	r3, r2
 800418a:	d01d      	beq.n	80041c8 <HAL_DMA_Start_IT+0x1bc>
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	4a25      	ldr	r2, [pc, #148]	; (8004228 <HAL_DMA_Start_IT+0x21c>)
 8004192:	4293      	cmp	r3, r2
 8004194:	d018      	beq.n	80041c8 <HAL_DMA_Start_IT+0x1bc>
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	4a24      	ldr	r2, [pc, #144]	; (800422c <HAL_DMA_Start_IT+0x220>)
 800419c:	4293      	cmp	r3, r2
 800419e:	d013      	beq.n	80041c8 <HAL_DMA_Start_IT+0x1bc>
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	4a22      	ldr	r2, [pc, #136]	; (8004230 <HAL_DMA_Start_IT+0x224>)
 80041a6:	4293      	cmp	r3, r2
 80041a8:	d00e      	beq.n	80041c8 <HAL_DMA_Start_IT+0x1bc>
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	4a21      	ldr	r2, [pc, #132]	; (8004234 <HAL_DMA_Start_IT+0x228>)
 80041b0:	4293      	cmp	r3, r2
 80041b2:	d009      	beq.n	80041c8 <HAL_DMA_Start_IT+0x1bc>
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	4a1f      	ldr	r2, [pc, #124]	; (8004238 <HAL_DMA_Start_IT+0x22c>)
 80041ba:	4293      	cmp	r3, r2
 80041bc:	d004      	beq.n	80041c8 <HAL_DMA_Start_IT+0x1bc>
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	4a1e      	ldr	r2, [pc, #120]	; (800423c <HAL_DMA_Start_IT+0x230>)
 80041c4:	4293      	cmp	r3, r2
 80041c6:	d101      	bne.n	80041cc <HAL_DMA_Start_IT+0x1c0>
 80041c8:	2301      	movs	r3, #1
 80041ca:	e000      	b.n	80041ce <HAL_DMA_Start_IT+0x1c2>
 80041cc:	2300      	movs	r3, #0
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d036      	beq.n	8004240 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	f023 021e 	bic.w	r2, r3, #30
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	f042 0216 	orr.w	r2, r2, #22
 80041e4:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d03e      	beq.n	800426c <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	681a      	ldr	r2, [r3, #0]
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	f042 0208 	orr.w	r2, r2, #8
 80041fc:	601a      	str	r2, [r3, #0]
 80041fe:	e035      	b.n	800426c <HAL_DMA_Start_IT+0x260>
 8004200:	40020010 	.word	0x40020010
 8004204:	40020028 	.word	0x40020028
 8004208:	40020040 	.word	0x40020040
 800420c:	40020058 	.word	0x40020058
 8004210:	40020070 	.word	0x40020070
 8004214:	40020088 	.word	0x40020088
 8004218:	400200a0 	.word	0x400200a0
 800421c:	400200b8 	.word	0x400200b8
 8004220:	40020410 	.word	0x40020410
 8004224:	40020428 	.word	0x40020428
 8004228:	40020440 	.word	0x40020440
 800422c:	40020458 	.word	0x40020458
 8004230:	40020470 	.word	0x40020470
 8004234:	40020488 	.word	0x40020488
 8004238:	400204a0 	.word	0x400204a0
 800423c:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	f023 020e 	bic.w	r2, r3, #14
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	f042 020a 	orr.w	r2, r2, #10
 8004252:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004258:	2b00      	cmp	r3, #0
 800425a:	d007      	beq.n	800426c <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	681a      	ldr	r2, [r3, #0]
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	f042 0204 	orr.w	r2, r2, #4
 800426a:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	4a83      	ldr	r2, [pc, #524]	; (8004480 <HAL_DMA_Start_IT+0x474>)
 8004272:	4293      	cmp	r3, r2
 8004274:	d072      	beq.n	800435c <HAL_DMA_Start_IT+0x350>
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	4a82      	ldr	r2, [pc, #520]	; (8004484 <HAL_DMA_Start_IT+0x478>)
 800427c:	4293      	cmp	r3, r2
 800427e:	d06d      	beq.n	800435c <HAL_DMA_Start_IT+0x350>
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	4a80      	ldr	r2, [pc, #512]	; (8004488 <HAL_DMA_Start_IT+0x47c>)
 8004286:	4293      	cmp	r3, r2
 8004288:	d068      	beq.n	800435c <HAL_DMA_Start_IT+0x350>
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	4a7f      	ldr	r2, [pc, #508]	; (800448c <HAL_DMA_Start_IT+0x480>)
 8004290:	4293      	cmp	r3, r2
 8004292:	d063      	beq.n	800435c <HAL_DMA_Start_IT+0x350>
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	4a7d      	ldr	r2, [pc, #500]	; (8004490 <HAL_DMA_Start_IT+0x484>)
 800429a:	4293      	cmp	r3, r2
 800429c:	d05e      	beq.n	800435c <HAL_DMA_Start_IT+0x350>
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	4a7c      	ldr	r2, [pc, #496]	; (8004494 <HAL_DMA_Start_IT+0x488>)
 80042a4:	4293      	cmp	r3, r2
 80042a6:	d059      	beq.n	800435c <HAL_DMA_Start_IT+0x350>
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	4a7a      	ldr	r2, [pc, #488]	; (8004498 <HAL_DMA_Start_IT+0x48c>)
 80042ae:	4293      	cmp	r3, r2
 80042b0:	d054      	beq.n	800435c <HAL_DMA_Start_IT+0x350>
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	4a79      	ldr	r2, [pc, #484]	; (800449c <HAL_DMA_Start_IT+0x490>)
 80042b8:	4293      	cmp	r3, r2
 80042ba:	d04f      	beq.n	800435c <HAL_DMA_Start_IT+0x350>
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	4a77      	ldr	r2, [pc, #476]	; (80044a0 <HAL_DMA_Start_IT+0x494>)
 80042c2:	4293      	cmp	r3, r2
 80042c4:	d04a      	beq.n	800435c <HAL_DMA_Start_IT+0x350>
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	4a76      	ldr	r2, [pc, #472]	; (80044a4 <HAL_DMA_Start_IT+0x498>)
 80042cc:	4293      	cmp	r3, r2
 80042ce:	d045      	beq.n	800435c <HAL_DMA_Start_IT+0x350>
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	4a74      	ldr	r2, [pc, #464]	; (80044a8 <HAL_DMA_Start_IT+0x49c>)
 80042d6:	4293      	cmp	r3, r2
 80042d8:	d040      	beq.n	800435c <HAL_DMA_Start_IT+0x350>
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	4a73      	ldr	r2, [pc, #460]	; (80044ac <HAL_DMA_Start_IT+0x4a0>)
 80042e0:	4293      	cmp	r3, r2
 80042e2:	d03b      	beq.n	800435c <HAL_DMA_Start_IT+0x350>
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	4a71      	ldr	r2, [pc, #452]	; (80044b0 <HAL_DMA_Start_IT+0x4a4>)
 80042ea:	4293      	cmp	r3, r2
 80042ec:	d036      	beq.n	800435c <HAL_DMA_Start_IT+0x350>
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	4a70      	ldr	r2, [pc, #448]	; (80044b4 <HAL_DMA_Start_IT+0x4a8>)
 80042f4:	4293      	cmp	r3, r2
 80042f6:	d031      	beq.n	800435c <HAL_DMA_Start_IT+0x350>
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	4a6e      	ldr	r2, [pc, #440]	; (80044b8 <HAL_DMA_Start_IT+0x4ac>)
 80042fe:	4293      	cmp	r3, r2
 8004300:	d02c      	beq.n	800435c <HAL_DMA_Start_IT+0x350>
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	4a6d      	ldr	r2, [pc, #436]	; (80044bc <HAL_DMA_Start_IT+0x4b0>)
 8004308:	4293      	cmp	r3, r2
 800430a:	d027      	beq.n	800435c <HAL_DMA_Start_IT+0x350>
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	4a6b      	ldr	r2, [pc, #428]	; (80044c0 <HAL_DMA_Start_IT+0x4b4>)
 8004312:	4293      	cmp	r3, r2
 8004314:	d022      	beq.n	800435c <HAL_DMA_Start_IT+0x350>
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	4a6a      	ldr	r2, [pc, #424]	; (80044c4 <HAL_DMA_Start_IT+0x4b8>)
 800431c:	4293      	cmp	r3, r2
 800431e:	d01d      	beq.n	800435c <HAL_DMA_Start_IT+0x350>
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	4a68      	ldr	r2, [pc, #416]	; (80044c8 <HAL_DMA_Start_IT+0x4bc>)
 8004326:	4293      	cmp	r3, r2
 8004328:	d018      	beq.n	800435c <HAL_DMA_Start_IT+0x350>
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	4a67      	ldr	r2, [pc, #412]	; (80044cc <HAL_DMA_Start_IT+0x4c0>)
 8004330:	4293      	cmp	r3, r2
 8004332:	d013      	beq.n	800435c <HAL_DMA_Start_IT+0x350>
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	4a65      	ldr	r2, [pc, #404]	; (80044d0 <HAL_DMA_Start_IT+0x4c4>)
 800433a:	4293      	cmp	r3, r2
 800433c:	d00e      	beq.n	800435c <HAL_DMA_Start_IT+0x350>
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	4a64      	ldr	r2, [pc, #400]	; (80044d4 <HAL_DMA_Start_IT+0x4c8>)
 8004344:	4293      	cmp	r3, r2
 8004346:	d009      	beq.n	800435c <HAL_DMA_Start_IT+0x350>
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	4a62      	ldr	r2, [pc, #392]	; (80044d8 <HAL_DMA_Start_IT+0x4cc>)
 800434e:	4293      	cmp	r3, r2
 8004350:	d004      	beq.n	800435c <HAL_DMA_Start_IT+0x350>
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	4a61      	ldr	r2, [pc, #388]	; (80044dc <HAL_DMA_Start_IT+0x4d0>)
 8004358:	4293      	cmp	r3, r2
 800435a:	d101      	bne.n	8004360 <HAL_DMA_Start_IT+0x354>
 800435c:	2301      	movs	r3, #1
 800435e:	e000      	b.n	8004362 <HAL_DMA_Start_IT+0x356>
 8004360:	2300      	movs	r3, #0
 8004362:	2b00      	cmp	r3, #0
 8004364:	d01a      	beq.n	800439c <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004370:	2b00      	cmp	r3, #0
 8004372:	d007      	beq.n	8004384 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004378:	681a      	ldr	r2, [r3, #0]
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800437e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004382:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004388:	2b00      	cmp	r3, #0
 800438a:	d007      	beq.n	800439c <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004390:	681a      	ldr	r2, [r3, #0]
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004396:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800439a:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	4a37      	ldr	r2, [pc, #220]	; (8004480 <HAL_DMA_Start_IT+0x474>)
 80043a2:	4293      	cmp	r3, r2
 80043a4:	d04a      	beq.n	800443c <HAL_DMA_Start_IT+0x430>
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	4a36      	ldr	r2, [pc, #216]	; (8004484 <HAL_DMA_Start_IT+0x478>)
 80043ac:	4293      	cmp	r3, r2
 80043ae:	d045      	beq.n	800443c <HAL_DMA_Start_IT+0x430>
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	4a34      	ldr	r2, [pc, #208]	; (8004488 <HAL_DMA_Start_IT+0x47c>)
 80043b6:	4293      	cmp	r3, r2
 80043b8:	d040      	beq.n	800443c <HAL_DMA_Start_IT+0x430>
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	4a33      	ldr	r2, [pc, #204]	; (800448c <HAL_DMA_Start_IT+0x480>)
 80043c0:	4293      	cmp	r3, r2
 80043c2:	d03b      	beq.n	800443c <HAL_DMA_Start_IT+0x430>
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	4a31      	ldr	r2, [pc, #196]	; (8004490 <HAL_DMA_Start_IT+0x484>)
 80043ca:	4293      	cmp	r3, r2
 80043cc:	d036      	beq.n	800443c <HAL_DMA_Start_IT+0x430>
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	4a30      	ldr	r2, [pc, #192]	; (8004494 <HAL_DMA_Start_IT+0x488>)
 80043d4:	4293      	cmp	r3, r2
 80043d6:	d031      	beq.n	800443c <HAL_DMA_Start_IT+0x430>
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	4a2e      	ldr	r2, [pc, #184]	; (8004498 <HAL_DMA_Start_IT+0x48c>)
 80043de:	4293      	cmp	r3, r2
 80043e0:	d02c      	beq.n	800443c <HAL_DMA_Start_IT+0x430>
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	4a2d      	ldr	r2, [pc, #180]	; (800449c <HAL_DMA_Start_IT+0x490>)
 80043e8:	4293      	cmp	r3, r2
 80043ea:	d027      	beq.n	800443c <HAL_DMA_Start_IT+0x430>
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	4a2b      	ldr	r2, [pc, #172]	; (80044a0 <HAL_DMA_Start_IT+0x494>)
 80043f2:	4293      	cmp	r3, r2
 80043f4:	d022      	beq.n	800443c <HAL_DMA_Start_IT+0x430>
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	4a2a      	ldr	r2, [pc, #168]	; (80044a4 <HAL_DMA_Start_IT+0x498>)
 80043fc:	4293      	cmp	r3, r2
 80043fe:	d01d      	beq.n	800443c <HAL_DMA_Start_IT+0x430>
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	4a28      	ldr	r2, [pc, #160]	; (80044a8 <HAL_DMA_Start_IT+0x49c>)
 8004406:	4293      	cmp	r3, r2
 8004408:	d018      	beq.n	800443c <HAL_DMA_Start_IT+0x430>
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	4a27      	ldr	r2, [pc, #156]	; (80044ac <HAL_DMA_Start_IT+0x4a0>)
 8004410:	4293      	cmp	r3, r2
 8004412:	d013      	beq.n	800443c <HAL_DMA_Start_IT+0x430>
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	4a25      	ldr	r2, [pc, #148]	; (80044b0 <HAL_DMA_Start_IT+0x4a4>)
 800441a:	4293      	cmp	r3, r2
 800441c:	d00e      	beq.n	800443c <HAL_DMA_Start_IT+0x430>
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	4a24      	ldr	r2, [pc, #144]	; (80044b4 <HAL_DMA_Start_IT+0x4a8>)
 8004424:	4293      	cmp	r3, r2
 8004426:	d009      	beq.n	800443c <HAL_DMA_Start_IT+0x430>
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	4a22      	ldr	r2, [pc, #136]	; (80044b8 <HAL_DMA_Start_IT+0x4ac>)
 800442e:	4293      	cmp	r3, r2
 8004430:	d004      	beq.n	800443c <HAL_DMA_Start_IT+0x430>
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	4a21      	ldr	r2, [pc, #132]	; (80044bc <HAL_DMA_Start_IT+0x4b0>)
 8004438:	4293      	cmp	r3, r2
 800443a:	d108      	bne.n	800444e <HAL_DMA_Start_IT+0x442>
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	681a      	ldr	r2, [r3, #0]
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f042 0201 	orr.w	r2, r2, #1
 800444a:	601a      	str	r2, [r3, #0]
 800444c:	e012      	b.n	8004474 <HAL_DMA_Start_IT+0x468>
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	681a      	ldr	r2, [r3, #0]
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f042 0201 	orr.w	r2, r2, #1
 800445c:	601a      	str	r2, [r3, #0]
 800445e:	e009      	b.n	8004474 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	2200      	movs	r2, #0
 8004464:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800446e:	655a      	str	r2, [r3, #84]	; 0x54

    /* Return error status */
    status = HAL_ERROR;
 8004470:	2301      	movs	r3, #1
 8004472:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8004474:	7dfb      	ldrb	r3, [r7, #23]
}
 8004476:	4618      	mov	r0, r3
 8004478:	3718      	adds	r7, #24
 800447a:	46bd      	mov	sp, r7
 800447c:	bd80      	pop	{r7, pc}
 800447e:	bf00      	nop
 8004480:	40020010 	.word	0x40020010
 8004484:	40020028 	.word	0x40020028
 8004488:	40020040 	.word	0x40020040
 800448c:	40020058 	.word	0x40020058
 8004490:	40020070 	.word	0x40020070
 8004494:	40020088 	.word	0x40020088
 8004498:	400200a0 	.word	0x400200a0
 800449c:	400200b8 	.word	0x400200b8
 80044a0:	40020410 	.word	0x40020410
 80044a4:	40020428 	.word	0x40020428
 80044a8:	40020440 	.word	0x40020440
 80044ac:	40020458 	.word	0x40020458
 80044b0:	40020470 	.word	0x40020470
 80044b4:	40020488 	.word	0x40020488
 80044b8:	400204a0 	.word	0x400204a0
 80044bc:	400204b8 	.word	0x400204b8
 80044c0:	58025408 	.word	0x58025408
 80044c4:	5802541c 	.word	0x5802541c
 80044c8:	58025430 	.word	0x58025430
 80044cc:	58025444 	.word	0x58025444
 80044d0:	58025458 	.word	0x58025458
 80044d4:	5802546c 	.word	0x5802546c
 80044d8:	58025480 	.word	0x58025480
 80044dc:	58025494 	.word	0x58025494

080044e0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80044e0:	b580      	push	{r7, lr}
 80044e2:	b086      	sub	sp, #24
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 80044e8:	f7ff f93c 	bl	8003764 <HAL_GetTick>
 80044ec:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d101      	bne.n	80044f8 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 80044f4:	2301      	movs	r3, #1
 80044f6:	e2dc      	b.n	8004ab2 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80044fe:	b2db      	uxtb	r3, r3
 8004500:	2b02      	cmp	r3, #2
 8004502:	d008      	beq.n	8004516 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	2280      	movs	r2, #128	; 0x80
 8004508:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	2200      	movs	r2, #0
 800450e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_ERROR;
 8004512:	2301      	movs	r3, #1
 8004514:	e2cd      	b.n	8004ab2 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	4a76      	ldr	r2, [pc, #472]	; (80046f4 <HAL_DMA_Abort+0x214>)
 800451c:	4293      	cmp	r3, r2
 800451e:	d04a      	beq.n	80045b6 <HAL_DMA_Abort+0xd6>
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	4a74      	ldr	r2, [pc, #464]	; (80046f8 <HAL_DMA_Abort+0x218>)
 8004526:	4293      	cmp	r3, r2
 8004528:	d045      	beq.n	80045b6 <HAL_DMA_Abort+0xd6>
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	4a73      	ldr	r2, [pc, #460]	; (80046fc <HAL_DMA_Abort+0x21c>)
 8004530:	4293      	cmp	r3, r2
 8004532:	d040      	beq.n	80045b6 <HAL_DMA_Abort+0xd6>
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	4a71      	ldr	r2, [pc, #452]	; (8004700 <HAL_DMA_Abort+0x220>)
 800453a:	4293      	cmp	r3, r2
 800453c:	d03b      	beq.n	80045b6 <HAL_DMA_Abort+0xd6>
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	4a70      	ldr	r2, [pc, #448]	; (8004704 <HAL_DMA_Abort+0x224>)
 8004544:	4293      	cmp	r3, r2
 8004546:	d036      	beq.n	80045b6 <HAL_DMA_Abort+0xd6>
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	4a6e      	ldr	r2, [pc, #440]	; (8004708 <HAL_DMA_Abort+0x228>)
 800454e:	4293      	cmp	r3, r2
 8004550:	d031      	beq.n	80045b6 <HAL_DMA_Abort+0xd6>
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	4a6d      	ldr	r2, [pc, #436]	; (800470c <HAL_DMA_Abort+0x22c>)
 8004558:	4293      	cmp	r3, r2
 800455a:	d02c      	beq.n	80045b6 <HAL_DMA_Abort+0xd6>
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	4a6b      	ldr	r2, [pc, #428]	; (8004710 <HAL_DMA_Abort+0x230>)
 8004562:	4293      	cmp	r3, r2
 8004564:	d027      	beq.n	80045b6 <HAL_DMA_Abort+0xd6>
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	4a6a      	ldr	r2, [pc, #424]	; (8004714 <HAL_DMA_Abort+0x234>)
 800456c:	4293      	cmp	r3, r2
 800456e:	d022      	beq.n	80045b6 <HAL_DMA_Abort+0xd6>
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	4a68      	ldr	r2, [pc, #416]	; (8004718 <HAL_DMA_Abort+0x238>)
 8004576:	4293      	cmp	r3, r2
 8004578:	d01d      	beq.n	80045b6 <HAL_DMA_Abort+0xd6>
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	4a67      	ldr	r2, [pc, #412]	; (800471c <HAL_DMA_Abort+0x23c>)
 8004580:	4293      	cmp	r3, r2
 8004582:	d018      	beq.n	80045b6 <HAL_DMA_Abort+0xd6>
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	4a65      	ldr	r2, [pc, #404]	; (8004720 <HAL_DMA_Abort+0x240>)
 800458a:	4293      	cmp	r3, r2
 800458c:	d013      	beq.n	80045b6 <HAL_DMA_Abort+0xd6>
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	4a64      	ldr	r2, [pc, #400]	; (8004724 <HAL_DMA_Abort+0x244>)
 8004594:	4293      	cmp	r3, r2
 8004596:	d00e      	beq.n	80045b6 <HAL_DMA_Abort+0xd6>
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	4a62      	ldr	r2, [pc, #392]	; (8004728 <HAL_DMA_Abort+0x248>)
 800459e:	4293      	cmp	r3, r2
 80045a0:	d009      	beq.n	80045b6 <HAL_DMA_Abort+0xd6>
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	4a61      	ldr	r2, [pc, #388]	; (800472c <HAL_DMA_Abort+0x24c>)
 80045a8:	4293      	cmp	r3, r2
 80045aa:	d004      	beq.n	80045b6 <HAL_DMA_Abort+0xd6>
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	4a5f      	ldr	r2, [pc, #380]	; (8004730 <HAL_DMA_Abort+0x250>)
 80045b2:	4293      	cmp	r3, r2
 80045b4:	d101      	bne.n	80045ba <HAL_DMA_Abort+0xda>
 80045b6:	2301      	movs	r3, #1
 80045b8:	e000      	b.n	80045bc <HAL_DMA_Abort+0xdc>
 80045ba:	2300      	movs	r3, #0
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d013      	beq.n	80045e8 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	681a      	ldr	r2, [r3, #0]
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f022 021e 	bic.w	r2, r2, #30
 80045ce:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	695a      	ldr	r2, [r3, #20]
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80045de:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	617b      	str	r3, [r7, #20]
 80045e6:	e00a      	b.n	80045fe <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	681a      	ldr	r2, [r3, #0]
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	f022 020e 	bic.w	r2, r2, #14
 80045f6:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	4a3c      	ldr	r2, [pc, #240]	; (80046f4 <HAL_DMA_Abort+0x214>)
 8004604:	4293      	cmp	r3, r2
 8004606:	d072      	beq.n	80046ee <HAL_DMA_Abort+0x20e>
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	4a3a      	ldr	r2, [pc, #232]	; (80046f8 <HAL_DMA_Abort+0x218>)
 800460e:	4293      	cmp	r3, r2
 8004610:	d06d      	beq.n	80046ee <HAL_DMA_Abort+0x20e>
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	4a39      	ldr	r2, [pc, #228]	; (80046fc <HAL_DMA_Abort+0x21c>)
 8004618:	4293      	cmp	r3, r2
 800461a:	d068      	beq.n	80046ee <HAL_DMA_Abort+0x20e>
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	4a37      	ldr	r2, [pc, #220]	; (8004700 <HAL_DMA_Abort+0x220>)
 8004622:	4293      	cmp	r3, r2
 8004624:	d063      	beq.n	80046ee <HAL_DMA_Abort+0x20e>
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	4a36      	ldr	r2, [pc, #216]	; (8004704 <HAL_DMA_Abort+0x224>)
 800462c:	4293      	cmp	r3, r2
 800462e:	d05e      	beq.n	80046ee <HAL_DMA_Abort+0x20e>
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	4a34      	ldr	r2, [pc, #208]	; (8004708 <HAL_DMA_Abort+0x228>)
 8004636:	4293      	cmp	r3, r2
 8004638:	d059      	beq.n	80046ee <HAL_DMA_Abort+0x20e>
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	4a33      	ldr	r2, [pc, #204]	; (800470c <HAL_DMA_Abort+0x22c>)
 8004640:	4293      	cmp	r3, r2
 8004642:	d054      	beq.n	80046ee <HAL_DMA_Abort+0x20e>
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	4a31      	ldr	r2, [pc, #196]	; (8004710 <HAL_DMA_Abort+0x230>)
 800464a:	4293      	cmp	r3, r2
 800464c:	d04f      	beq.n	80046ee <HAL_DMA_Abort+0x20e>
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	4a30      	ldr	r2, [pc, #192]	; (8004714 <HAL_DMA_Abort+0x234>)
 8004654:	4293      	cmp	r3, r2
 8004656:	d04a      	beq.n	80046ee <HAL_DMA_Abort+0x20e>
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	4a2e      	ldr	r2, [pc, #184]	; (8004718 <HAL_DMA_Abort+0x238>)
 800465e:	4293      	cmp	r3, r2
 8004660:	d045      	beq.n	80046ee <HAL_DMA_Abort+0x20e>
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	4a2d      	ldr	r2, [pc, #180]	; (800471c <HAL_DMA_Abort+0x23c>)
 8004668:	4293      	cmp	r3, r2
 800466a:	d040      	beq.n	80046ee <HAL_DMA_Abort+0x20e>
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	4a2b      	ldr	r2, [pc, #172]	; (8004720 <HAL_DMA_Abort+0x240>)
 8004672:	4293      	cmp	r3, r2
 8004674:	d03b      	beq.n	80046ee <HAL_DMA_Abort+0x20e>
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	4a2a      	ldr	r2, [pc, #168]	; (8004724 <HAL_DMA_Abort+0x244>)
 800467c:	4293      	cmp	r3, r2
 800467e:	d036      	beq.n	80046ee <HAL_DMA_Abort+0x20e>
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	4a28      	ldr	r2, [pc, #160]	; (8004728 <HAL_DMA_Abort+0x248>)
 8004686:	4293      	cmp	r3, r2
 8004688:	d031      	beq.n	80046ee <HAL_DMA_Abort+0x20e>
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	4a27      	ldr	r2, [pc, #156]	; (800472c <HAL_DMA_Abort+0x24c>)
 8004690:	4293      	cmp	r3, r2
 8004692:	d02c      	beq.n	80046ee <HAL_DMA_Abort+0x20e>
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	4a25      	ldr	r2, [pc, #148]	; (8004730 <HAL_DMA_Abort+0x250>)
 800469a:	4293      	cmp	r3, r2
 800469c:	d027      	beq.n	80046ee <HAL_DMA_Abort+0x20e>
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	4a24      	ldr	r2, [pc, #144]	; (8004734 <HAL_DMA_Abort+0x254>)
 80046a4:	4293      	cmp	r3, r2
 80046a6:	d022      	beq.n	80046ee <HAL_DMA_Abort+0x20e>
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	4a22      	ldr	r2, [pc, #136]	; (8004738 <HAL_DMA_Abort+0x258>)
 80046ae:	4293      	cmp	r3, r2
 80046b0:	d01d      	beq.n	80046ee <HAL_DMA_Abort+0x20e>
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	4a21      	ldr	r2, [pc, #132]	; (800473c <HAL_DMA_Abort+0x25c>)
 80046b8:	4293      	cmp	r3, r2
 80046ba:	d018      	beq.n	80046ee <HAL_DMA_Abort+0x20e>
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	4a1f      	ldr	r2, [pc, #124]	; (8004740 <HAL_DMA_Abort+0x260>)
 80046c2:	4293      	cmp	r3, r2
 80046c4:	d013      	beq.n	80046ee <HAL_DMA_Abort+0x20e>
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	4a1e      	ldr	r2, [pc, #120]	; (8004744 <HAL_DMA_Abort+0x264>)
 80046cc:	4293      	cmp	r3, r2
 80046ce:	d00e      	beq.n	80046ee <HAL_DMA_Abort+0x20e>
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	4a1c      	ldr	r2, [pc, #112]	; (8004748 <HAL_DMA_Abort+0x268>)
 80046d6:	4293      	cmp	r3, r2
 80046d8:	d009      	beq.n	80046ee <HAL_DMA_Abort+0x20e>
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	4a1b      	ldr	r2, [pc, #108]	; (800474c <HAL_DMA_Abort+0x26c>)
 80046e0:	4293      	cmp	r3, r2
 80046e2:	d004      	beq.n	80046ee <HAL_DMA_Abort+0x20e>
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	4a19      	ldr	r2, [pc, #100]	; (8004750 <HAL_DMA_Abort+0x270>)
 80046ea:	4293      	cmp	r3, r2
 80046ec:	d132      	bne.n	8004754 <HAL_DMA_Abort+0x274>
 80046ee:	2301      	movs	r3, #1
 80046f0:	e031      	b.n	8004756 <HAL_DMA_Abort+0x276>
 80046f2:	bf00      	nop
 80046f4:	40020010 	.word	0x40020010
 80046f8:	40020028 	.word	0x40020028
 80046fc:	40020040 	.word	0x40020040
 8004700:	40020058 	.word	0x40020058
 8004704:	40020070 	.word	0x40020070
 8004708:	40020088 	.word	0x40020088
 800470c:	400200a0 	.word	0x400200a0
 8004710:	400200b8 	.word	0x400200b8
 8004714:	40020410 	.word	0x40020410
 8004718:	40020428 	.word	0x40020428
 800471c:	40020440 	.word	0x40020440
 8004720:	40020458 	.word	0x40020458
 8004724:	40020470 	.word	0x40020470
 8004728:	40020488 	.word	0x40020488
 800472c:	400204a0 	.word	0x400204a0
 8004730:	400204b8 	.word	0x400204b8
 8004734:	58025408 	.word	0x58025408
 8004738:	5802541c 	.word	0x5802541c
 800473c:	58025430 	.word	0x58025430
 8004740:	58025444 	.word	0x58025444
 8004744:	58025458 	.word	0x58025458
 8004748:	5802546c 	.word	0x5802546c
 800474c:	58025480 	.word	0x58025480
 8004750:	58025494 	.word	0x58025494
 8004754:	2300      	movs	r3, #0
 8004756:	2b00      	cmp	r3, #0
 8004758:	d007      	beq.n	800476a <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800475e:	681a      	ldr	r2, [r3, #0]
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004764:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004768:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	4a6d      	ldr	r2, [pc, #436]	; (8004924 <HAL_DMA_Abort+0x444>)
 8004770:	4293      	cmp	r3, r2
 8004772:	d04a      	beq.n	800480a <HAL_DMA_Abort+0x32a>
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	4a6b      	ldr	r2, [pc, #428]	; (8004928 <HAL_DMA_Abort+0x448>)
 800477a:	4293      	cmp	r3, r2
 800477c:	d045      	beq.n	800480a <HAL_DMA_Abort+0x32a>
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	4a6a      	ldr	r2, [pc, #424]	; (800492c <HAL_DMA_Abort+0x44c>)
 8004784:	4293      	cmp	r3, r2
 8004786:	d040      	beq.n	800480a <HAL_DMA_Abort+0x32a>
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	4a68      	ldr	r2, [pc, #416]	; (8004930 <HAL_DMA_Abort+0x450>)
 800478e:	4293      	cmp	r3, r2
 8004790:	d03b      	beq.n	800480a <HAL_DMA_Abort+0x32a>
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	4a67      	ldr	r2, [pc, #412]	; (8004934 <HAL_DMA_Abort+0x454>)
 8004798:	4293      	cmp	r3, r2
 800479a:	d036      	beq.n	800480a <HAL_DMA_Abort+0x32a>
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	4a65      	ldr	r2, [pc, #404]	; (8004938 <HAL_DMA_Abort+0x458>)
 80047a2:	4293      	cmp	r3, r2
 80047a4:	d031      	beq.n	800480a <HAL_DMA_Abort+0x32a>
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	4a64      	ldr	r2, [pc, #400]	; (800493c <HAL_DMA_Abort+0x45c>)
 80047ac:	4293      	cmp	r3, r2
 80047ae:	d02c      	beq.n	800480a <HAL_DMA_Abort+0x32a>
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	4a62      	ldr	r2, [pc, #392]	; (8004940 <HAL_DMA_Abort+0x460>)
 80047b6:	4293      	cmp	r3, r2
 80047b8:	d027      	beq.n	800480a <HAL_DMA_Abort+0x32a>
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	4a61      	ldr	r2, [pc, #388]	; (8004944 <HAL_DMA_Abort+0x464>)
 80047c0:	4293      	cmp	r3, r2
 80047c2:	d022      	beq.n	800480a <HAL_DMA_Abort+0x32a>
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	4a5f      	ldr	r2, [pc, #380]	; (8004948 <HAL_DMA_Abort+0x468>)
 80047ca:	4293      	cmp	r3, r2
 80047cc:	d01d      	beq.n	800480a <HAL_DMA_Abort+0x32a>
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	4a5e      	ldr	r2, [pc, #376]	; (800494c <HAL_DMA_Abort+0x46c>)
 80047d4:	4293      	cmp	r3, r2
 80047d6:	d018      	beq.n	800480a <HAL_DMA_Abort+0x32a>
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	4a5c      	ldr	r2, [pc, #368]	; (8004950 <HAL_DMA_Abort+0x470>)
 80047de:	4293      	cmp	r3, r2
 80047e0:	d013      	beq.n	800480a <HAL_DMA_Abort+0x32a>
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	4a5b      	ldr	r2, [pc, #364]	; (8004954 <HAL_DMA_Abort+0x474>)
 80047e8:	4293      	cmp	r3, r2
 80047ea:	d00e      	beq.n	800480a <HAL_DMA_Abort+0x32a>
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	4a59      	ldr	r2, [pc, #356]	; (8004958 <HAL_DMA_Abort+0x478>)
 80047f2:	4293      	cmp	r3, r2
 80047f4:	d009      	beq.n	800480a <HAL_DMA_Abort+0x32a>
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	4a58      	ldr	r2, [pc, #352]	; (800495c <HAL_DMA_Abort+0x47c>)
 80047fc:	4293      	cmp	r3, r2
 80047fe:	d004      	beq.n	800480a <HAL_DMA_Abort+0x32a>
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	4a56      	ldr	r2, [pc, #344]	; (8004960 <HAL_DMA_Abort+0x480>)
 8004806:	4293      	cmp	r3, r2
 8004808:	d108      	bne.n	800481c <HAL_DMA_Abort+0x33c>
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	681a      	ldr	r2, [r3, #0]
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	f022 0201 	bic.w	r2, r2, #1
 8004818:	601a      	str	r2, [r3, #0]
 800481a:	e007      	b.n	800482c <HAL_DMA_Abort+0x34c>
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	681a      	ldr	r2, [r3, #0]
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	f022 0201 	bic.w	r2, r2, #1
 800482a:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 800482c:	e013      	b.n	8004856 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800482e:	f7fe ff99 	bl	8003764 <HAL_GetTick>
 8004832:	4602      	mov	r2, r0
 8004834:	693b      	ldr	r3, [r7, #16]
 8004836:	1ad3      	subs	r3, r2, r3
 8004838:	2b05      	cmp	r3, #5
 800483a:	d90c      	bls.n	8004856 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	2220      	movs	r2, #32
 8004840:	655a      	str	r2, [r3, #84]	; 0x54

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	2200      	movs	r2, #0
 8004846:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	2203      	movs	r2, #3
 800484e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 8004852:	2301      	movs	r3, #1
 8004854:	e12d      	b.n	8004ab2 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8004856:	697b      	ldr	r3, [r7, #20]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	f003 0301 	and.w	r3, r3, #1
 800485e:	2b00      	cmp	r3, #0
 8004860:	d1e5      	bne.n	800482e <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	4a2f      	ldr	r2, [pc, #188]	; (8004924 <HAL_DMA_Abort+0x444>)
 8004868:	4293      	cmp	r3, r2
 800486a:	d04a      	beq.n	8004902 <HAL_DMA_Abort+0x422>
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	4a2d      	ldr	r2, [pc, #180]	; (8004928 <HAL_DMA_Abort+0x448>)
 8004872:	4293      	cmp	r3, r2
 8004874:	d045      	beq.n	8004902 <HAL_DMA_Abort+0x422>
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	4a2c      	ldr	r2, [pc, #176]	; (800492c <HAL_DMA_Abort+0x44c>)
 800487c:	4293      	cmp	r3, r2
 800487e:	d040      	beq.n	8004902 <HAL_DMA_Abort+0x422>
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	4a2a      	ldr	r2, [pc, #168]	; (8004930 <HAL_DMA_Abort+0x450>)
 8004886:	4293      	cmp	r3, r2
 8004888:	d03b      	beq.n	8004902 <HAL_DMA_Abort+0x422>
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	4a29      	ldr	r2, [pc, #164]	; (8004934 <HAL_DMA_Abort+0x454>)
 8004890:	4293      	cmp	r3, r2
 8004892:	d036      	beq.n	8004902 <HAL_DMA_Abort+0x422>
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	4a27      	ldr	r2, [pc, #156]	; (8004938 <HAL_DMA_Abort+0x458>)
 800489a:	4293      	cmp	r3, r2
 800489c:	d031      	beq.n	8004902 <HAL_DMA_Abort+0x422>
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	4a26      	ldr	r2, [pc, #152]	; (800493c <HAL_DMA_Abort+0x45c>)
 80048a4:	4293      	cmp	r3, r2
 80048a6:	d02c      	beq.n	8004902 <HAL_DMA_Abort+0x422>
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	4a24      	ldr	r2, [pc, #144]	; (8004940 <HAL_DMA_Abort+0x460>)
 80048ae:	4293      	cmp	r3, r2
 80048b0:	d027      	beq.n	8004902 <HAL_DMA_Abort+0x422>
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	4a23      	ldr	r2, [pc, #140]	; (8004944 <HAL_DMA_Abort+0x464>)
 80048b8:	4293      	cmp	r3, r2
 80048ba:	d022      	beq.n	8004902 <HAL_DMA_Abort+0x422>
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	4a21      	ldr	r2, [pc, #132]	; (8004948 <HAL_DMA_Abort+0x468>)
 80048c2:	4293      	cmp	r3, r2
 80048c4:	d01d      	beq.n	8004902 <HAL_DMA_Abort+0x422>
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	4a20      	ldr	r2, [pc, #128]	; (800494c <HAL_DMA_Abort+0x46c>)
 80048cc:	4293      	cmp	r3, r2
 80048ce:	d018      	beq.n	8004902 <HAL_DMA_Abort+0x422>
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	4a1e      	ldr	r2, [pc, #120]	; (8004950 <HAL_DMA_Abort+0x470>)
 80048d6:	4293      	cmp	r3, r2
 80048d8:	d013      	beq.n	8004902 <HAL_DMA_Abort+0x422>
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	4a1d      	ldr	r2, [pc, #116]	; (8004954 <HAL_DMA_Abort+0x474>)
 80048e0:	4293      	cmp	r3, r2
 80048e2:	d00e      	beq.n	8004902 <HAL_DMA_Abort+0x422>
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	4a1b      	ldr	r2, [pc, #108]	; (8004958 <HAL_DMA_Abort+0x478>)
 80048ea:	4293      	cmp	r3, r2
 80048ec:	d009      	beq.n	8004902 <HAL_DMA_Abort+0x422>
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	4a1a      	ldr	r2, [pc, #104]	; (800495c <HAL_DMA_Abort+0x47c>)
 80048f4:	4293      	cmp	r3, r2
 80048f6:	d004      	beq.n	8004902 <HAL_DMA_Abort+0x422>
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	4a18      	ldr	r2, [pc, #96]	; (8004960 <HAL_DMA_Abort+0x480>)
 80048fe:	4293      	cmp	r3, r2
 8004900:	d101      	bne.n	8004906 <HAL_DMA_Abort+0x426>
 8004902:	2301      	movs	r3, #1
 8004904:	e000      	b.n	8004908 <HAL_DMA_Abort+0x428>
 8004906:	2300      	movs	r3, #0
 8004908:	2b00      	cmp	r3, #0
 800490a:	d02b      	beq.n	8004964 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004910:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004916:	f003 031f 	and.w	r3, r3, #31
 800491a:	223f      	movs	r2, #63	; 0x3f
 800491c:	409a      	lsls	r2, r3
 800491e:	68bb      	ldr	r3, [r7, #8]
 8004920:	609a      	str	r2, [r3, #8]
 8004922:	e02a      	b.n	800497a <HAL_DMA_Abort+0x49a>
 8004924:	40020010 	.word	0x40020010
 8004928:	40020028 	.word	0x40020028
 800492c:	40020040 	.word	0x40020040
 8004930:	40020058 	.word	0x40020058
 8004934:	40020070 	.word	0x40020070
 8004938:	40020088 	.word	0x40020088
 800493c:	400200a0 	.word	0x400200a0
 8004940:	400200b8 	.word	0x400200b8
 8004944:	40020410 	.word	0x40020410
 8004948:	40020428 	.word	0x40020428
 800494c:	40020440 	.word	0x40020440
 8004950:	40020458 	.word	0x40020458
 8004954:	40020470 	.word	0x40020470
 8004958:	40020488 	.word	0x40020488
 800495c:	400204a0 	.word	0x400204a0
 8004960:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004968:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800496e:	f003 031f 	and.w	r3, r3, #31
 8004972:	2201      	movs	r2, #1
 8004974:	409a      	lsls	r2, r3
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	4a4f      	ldr	r2, [pc, #316]	; (8004abc <HAL_DMA_Abort+0x5dc>)
 8004980:	4293      	cmp	r3, r2
 8004982:	d072      	beq.n	8004a6a <HAL_DMA_Abort+0x58a>
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	4a4d      	ldr	r2, [pc, #308]	; (8004ac0 <HAL_DMA_Abort+0x5e0>)
 800498a:	4293      	cmp	r3, r2
 800498c:	d06d      	beq.n	8004a6a <HAL_DMA_Abort+0x58a>
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	4a4c      	ldr	r2, [pc, #304]	; (8004ac4 <HAL_DMA_Abort+0x5e4>)
 8004994:	4293      	cmp	r3, r2
 8004996:	d068      	beq.n	8004a6a <HAL_DMA_Abort+0x58a>
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	4a4a      	ldr	r2, [pc, #296]	; (8004ac8 <HAL_DMA_Abort+0x5e8>)
 800499e:	4293      	cmp	r3, r2
 80049a0:	d063      	beq.n	8004a6a <HAL_DMA_Abort+0x58a>
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	4a49      	ldr	r2, [pc, #292]	; (8004acc <HAL_DMA_Abort+0x5ec>)
 80049a8:	4293      	cmp	r3, r2
 80049aa:	d05e      	beq.n	8004a6a <HAL_DMA_Abort+0x58a>
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	4a47      	ldr	r2, [pc, #284]	; (8004ad0 <HAL_DMA_Abort+0x5f0>)
 80049b2:	4293      	cmp	r3, r2
 80049b4:	d059      	beq.n	8004a6a <HAL_DMA_Abort+0x58a>
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	4a46      	ldr	r2, [pc, #280]	; (8004ad4 <HAL_DMA_Abort+0x5f4>)
 80049bc:	4293      	cmp	r3, r2
 80049be:	d054      	beq.n	8004a6a <HAL_DMA_Abort+0x58a>
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	4a44      	ldr	r2, [pc, #272]	; (8004ad8 <HAL_DMA_Abort+0x5f8>)
 80049c6:	4293      	cmp	r3, r2
 80049c8:	d04f      	beq.n	8004a6a <HAL_DMA_Abort+0x58a>
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	4a43      	ldr	r2, [pc, #268]	; (8004adc <HAL_DMA_Abort+0x5fc>)
 80049d0:	4293      	cmp	r3, r2
 80049d2:	d04a      	beq.n	8004a6a <HAL_DMA_Abort+0x58a>
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	4a41      	ldr	r2, [pc, #260]	; (8004ae0 <HAL_DMA_Abort+0x600>)
 80049da:	4293      	cmp	r3, r2
 80049dc:	d045      	beq.n	8004a6a <HAL_DMA_Abort+0x58a>
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	4a40      	ldr	r2, [pc, #256]	; (8004ae4 <HAL_DMA_Abort+0x604>)
 80049e4:	4293      	cmp	r3, r2
 80049e6:	d040      	beq.n	8004a6a <HAL_DMA_Abort+0x58a>
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	4a3e      	ldr	r2, [pc, #248]	; (8004ae8 <HAL_DMA_Abort+0x608>)
 80049ee:	4293      	cmp	r3, r2
 80049f0:	d03b      	beq.n	8004a6a <HAL_DMA_Abort+0x58a>
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	4a3d      	ldr	r2, [pc, #244]	; (8004aec <HAL_DMA_Abort+0x60c>)
 80049f8:	4293      	cmp	r3, r2
 80049fa:	d036      	beq.n	8004a6a <HAL_DMA_Abort+0x58a>
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	4a3b      	ldr	r2, [pc, #236]	; (8004af0 <HAL_DMA_Abort+0x610>)
 8004a02:	4293      	cmp	r3, r2
 8004a04:	d031      	beq.n	8004a6a <HAL_DMA_Abort+0x58a>
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	4a3a      	ldr	r2, [pc, #232]	; (8004af4 <HAL_DMA_Abort+0x614>)
 8004a0c:	4293      	cmp	r3, r2
 8004a0e:	d02c      	beq.n	8004a6a <HAL_DMA_Abort+0x58a>
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	4a38      	ldr	r2, [pc, #224]	; (8004af8 <HAL_DMA_Abort+0x618>)
 8004a16:	4293      	cmp	r3, r2
 8004a18:	d027      	beq.n	8004a6a <HAL_DMA_Abort+0x58a>
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	4a37      	ldr	r2, [pc, #220]	; (8004afc <HAL_DMA_Abort+0x61c>)
 8004a20:	4293      	cmp	r3, r2
 8004a22:	d022      	beq.n	8004a6a <HAL_DMA_Abort+0x58a>
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	4a35      	ldr	r2, [pc, #212]	; (8004b00 <HAL_DMA_Abort+0x620>)
 8004a2a:	4293      	cmp	r3, r2
 8004a2c:	d01d      	beq.n	8004a6a <HAL_DMA_Abort+0x58a>
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	4a34      	ldr	r2, [pc, #208]	; (8004b04 <HAL_DMA_Abort+0x624>)
 8004a34:	4293      	cmp	r3, r2
 8004a36:	d018      	beq.n	8004a6a <HAL_DMA_Abort+0x58a>
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	4a32      	ldr	r2, [pc, #200]	; (8004b08 <HAL_DMA_Abort+0x628>)
 8004a3e:	4293      	cmp	r3, r2
 8004a40:	d013      	beq.n	8004a6a <HAL_DMA_Abort+0x58a>
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	4a31      	ldr	r2, [pc, #196]	; (8004b0c <HAL_DMA_Abort+0x62c>)
 8004a48:	4293      	cmp	r3, r2
 8004a4a:	d00e      	beq.n	8004a6a <HAL_DMA_Abort+0x58a>
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	4a2f      	ldr	r2, [pc, #188]	; (8004b10 <HAL_DMA_Abort+0x630>)
 8004a52:	4293      	cmp	r3, r2
 8004a54:	d009      	beq.n	8004a6a <HAL_DMA_Abort+0x58a>
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	4a2e      	ldr	r2, [pc, #184]	; (8004b14 <HAL_DMA_Abort+0x634>)
 8004a5c:	4293      	cmp	r3, r2
 8004a5e:	d004      	beq.n	8004a6a <HAL_DMA_Abort+0x58a>
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	4a2c      	ldr	r2, [pc, #176]	; (8004b18 <HAL_DMA_Abort+0x638>)
 8004a66:	4293      	cmp	r3, r2
 8004a68:	d101      	bne.n	8004a6e <HAL_DMA_Abort+0x58e>
 8004a6a:	2301      	movs	r3, #1
 8004a6c:	e000      	b.n	8004a70 <HAL_DMA_Abort+0x590>
 8004a6e:	2300      	movs	r3, #0
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d015      	beq.n	8004aa0 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004a78:	687a      	ldr	r2, [r7, #4]
 8004a7a:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8004a7c:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d00c      	beq.n	8004aa0 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004a8a:	681a      	ldr	r2, [r3, #0]
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004a90:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004a94:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a9a:	687a      	ldr	r2, [r7, #4]
 8004a9c:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8004a9e:	605a      	str	r2, [r3, #4]
      }
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	2200      	movs	r2, #0
 8004aa4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	2201      	movs	r2, #1
 8004aac:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }

  return HAL_OK;
 8004ab0:	2300      	movs	r3, #0
}
 8004ab2:	4618      	mov	r0, r3
 8004ab4:	3718      	adds	r7, #24
 8004ab6:	46bd      	mov	sp, r7
 8004ab8:	bd80      	pop	{r7, pc}
 8004aba:	bf00      	nop
 8004abc:	40020010 	.word	0x40020010
 8004ac0:	40020028 	.word	0x40020028
 8004ac4:	40020040 	.word	0x40020040
 8004ac8:	40020058 	.word	0x40020058
 8004acc:	40020070 	.word	0x40020070
 8004ad0:	40020088 	.word	0x40020088
 8004ad4:	400200a0 	.word	0x400200a0
 8004ad8:	400200b8 	.word	0x400200b8
 8004adc:	40020410 	.word	0x40020410
 8004ae0:	40020428 	.word	0x40020428
 8004ae4:	40020440 	.word	0x40020440
 8004ae8:	40020458 	.word	0x40020458
 8004aec:	40020470 	.word	0x40020470
 8004af0:	40020488 	.word	0x40020488
 8004af4:	400204a0 	.word	0x400204a0
 8004af8:	400204b8 	.word	0x400204b8
 8004afc:	58025408 	.word	0x58025408
 8004b00:	5802541c 	.word	0x5802541c
 8004b04:	58025430 	.word	0x58025430
 8004b08:	58025444 	.word	0x58025444
 8004b0c:	58025458 	.word	0x58025458
 8004b10:	5802546c 	.word	0x5802546c
 8004b14:	58025480 	.word	0x58025480
 8004b18:	58025494 	.word	0x58025494

08004b1c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004b1c:	b580      	push	{r7, lr}
 8004b1e:	b084      	sub	sp, #16
 8004b20:	af00      	add	r7, sp, #0
 8004b22:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d101      	bne.n	8004b2e <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8004b2a:	2301      	movs	r3, #1
 8004b2c:	e205      	b.n	8004f3a <HAL_DMA_Abort_IT+0x41e>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004b34:	b2db      	uxtb	r3, r3
 8004b36:	2b02      	cmp	r3, #2
 8004b38:	d004      	beq.n	8004b44 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	2280      	movs	r2, #128	; 0x80
 8004b3e:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004b40:	2301      	movs	r3, #1
 8004b42:	e1fa      	b.n	8004f3a <HAL_DMA_Abort_IT+0x41e>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	4a8c      	ldr	r2, [pc, #560]	; (8004d7c <HAL_DMA_Abort_IT+0x260>)
 8004b4a:	4293      	cmp	r3, r2
 8004b4c:	d04a      	beq.n	8004be4 <HAL_DMA_Abort_IT+0xc8>
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	4a8b      	ldr	r2, [pc, #556]	; (8004d80 <HAL_DMA_Abort_IT+0x264>)
 8004b54:	4293      	cmp	r3, r2
 8004b56:	d045      	beq.n	8004be4 <HAL_DMA_Abort_IT+0xc8>
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	4a89      	ldr	r2, [pc, #548]	; (8004d84 <HAL_DMA_Abort_IT+0x268>)
 8004b5e:	4293      	cmp	r3, r2
 8004b60:	d040      	beq.n	8004be4 <HAL_DMA_Abort_IT+0xc8>
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	4a88      	ldr	r2, [pc, #544]	; (8004d88 <HAL_DMA_Abort_IT+0x26c>)
 8004b68:	4293      	cmp	r3, r2
 8004b6a:	d03b      	beq.n	8004be4 <HAL_DMA_Abort_IT+0xc8>
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	4a86      	ldr	r2, [pc, #536]	; (8004d8c <HAL_DMA_Abort_IT+0x270>)
 8004b72:	4293      	cmp	r3, r2
 8004b74:	d036      	beq.n	8004be4 <HAL_DMA_Abort_IT+0xc8>
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	4a85      	ldr	r2, [pc, #532]	; (8004d90 <HAL_DMA_Abort_IT+0x274>)
 8004b7c:	4293      	cmp	r3, r2
 8004b7e:	d031      	beq.n	8004be4 <HAL_DMA_Abort_IT+0xc8>
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	4a83      	ldr	r2, [pc, #524]	; (8004d94 <HAL_DMA_Abort_IT+0x278>)
 8004b86:	4293      	cmp	r3, r2
 8004b88:	d02c      	beq.n	8004be4 <HAL_DMA_Abort_IT+0xc8>
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	4a82      	ldr	r2, [pc, #520]	; (8004d98 <HAL_DMA_Abort_IT+0x27c>)
 8004b90:	4293      	cmp	r3, r2
 8004b92:	d027      	beq.n	8004be4 <HAL_DMA_Abort_IT+0xc8>
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	4a80      	ldr	r2, [pc, #512]	; (8004d9c <HAL_DMA_Abort_IT+0x280>)
 8004b9a:	4293      	cmp	r3, r2
 8004b9c:	d022      	beq.n	8004be4 <HAL_DMA_Abort_IT+0xc8>
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	4a7f      	ldr	r2, [pc, #508]	; (8004da0 <HAL_DMA_Abort_IT+0x284>)
 8004ba4:	4293      	cmp	r3, r2
 8004ba6:	d01d      	beq.n	8004be4 <HAL_DMA_Abort_IT+0xc8>
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	4a7d      	ldr	r2, [pc, #500]	; (8004da4 <HAL_DMA_Abort_IT+0x288>)
 8004bae:	4293      	cmp	r3, r2
 8004bb0:	d018      	beq.n	8004be4 <HAL_DMA_Abort_IT+0xc8>
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	4a7c      	ldr	r2, [pc, #496]	; (8004da8 <HAL_DMA_Abort_IT+0x28c>)
 8004bb8:	4293      	cmp	r3, r2
 8004bba:	d013      	beq.n	8004be4 <HAL_DMA_Abort_IT+0xc8>
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	4a7a      	ldr	r2, [pc, #488]	; (8004dac <HAL_DMA_Abort_IT+0x290>)
 8004bc2:	4293      	cmp	r3, r2
 8004bc4:	d00e      	beq.n	8004be4 <HAL_DMA_Abort_IT+0xc8>
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	4a79      	ldr	r2, [pc, #484]	; (8004db0 <HAL_DMA_Abort_IT+0x294>)
 8004bcc:	4293      	cmp	r3, r2
 8004bce:	d009      	beq.n	8004be4 <HAL_DMA_Abort_IT+0xc8>
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	4a77      	ldr	r2, [pc, #476]	; (8004db4 <HAL_DMA_Abort_IT+0x298>)
 8004bd6:	4293      	cmp	r3, r2
 8004bd8:	d004      	beq.n	8004be4 <HAL_DMA_Abort_IT+0xc8>
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	4a76      	ldr	r2, [pc, #472]	; (8004db8 <HAL_DMA_Abort_IT+0x29c>)
 8004be0:	4293      	cmp	r3, r2
 8004be2:	d101      	bne.n	8004be8 <HAL_DMA_Abort_IT+0xcc>
 8004be4:	2301      	movs	r3, #1
 8004be6:	e000      	b.n	8004bea <HAL_DMA_Abort_IT+0xce>
 8004be8:	2300      	movs	r3, #0
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d065      	beq.n	8004cba <HAL_DMA_Abort_IT+0x19e>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	2204      	movs	r2, #4
 8004bf2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	4a60      	ldr	r2, [pc, #384]	; (8004d7c <HAL_DMA_Abort_IT+0x260>)
 8004bfc:	4293      	cmp	r3, r2
 8004bfe:	d04a      	beq.n	8004c96 <HAL_DMA_Abort_IT+0x17a>
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	4a5e      	ldr	r2, [pc, #376]	; (8004d80 <HAL_DMA_Abort_IT+0x264>)
 8004c06:	4293      	cmp	r3, r2
 8004c08:	d045      	beq.n	8004c96 <HAL_DMA_Abort_IT+0x17a>
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	4a5d      	ldr	r2, [pc, #372]	; (8004d84 <HAL_DMA_Abort_IT+0x268>)
 8004c10:	4293      	cmp	r3, r2
 8004c12:	d040      	beq.n	8004c96 <HAL_DMA_Abort_IT+0x17a>
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	4a5b      	ldr	r2, [pc, #364]	; (8004d88 <HAL_DMA_Abort_IT+0x26c>)
 8004c1a:	4293      	cmp	r3, r2
 8004c1c:	d03b      	beq.n	8004c96 <HAL_DMA_Abort_IT+0x17a>
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	4a5a      	ldr	r2, [pc, #360]	; (8004d8c <HAL_DMA_Abort_IT+0x270>)
 8004c24:	4293      	cmp	r3, r2
 8004c26:	d036      	beq.n	8004c96 <HAL_DMA_Abort_IT+0x17a>
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	4a58      	ldr	r2, [pc, #352]	; (8004d90 <HAL_DMA_Abort_IT+0x274>)
 8004c2e:	4293      	cmp	r3, r2
 8004c30:	d031      	beq.n	8004c96 <HAL_DMA_Abort_IT+0x17a>
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	4a57      	ldr	r2, [pc, #348]	; (8004d94 <HAL_DMA_Abort_IT+0x278>)
 8004c38:	4293      	cmp	r3, r2
 8004c3a:	d02c      	beq.n	8004c96 <HAL_DMA_Abort_IT+0x17a>
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	4a55      	ldr	r2, [pc, #340]	; (8004d98 <HAL_DMA_Abort_IT+0x27c>)
 8004c42:	4293      	cmp	r3, r2
 8004c44:	d027      	beq.n	8004c96 <HAL_DMA_Abort_IT+0x17a>
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	4a54      	ldr	r2, [pc, #336]	; (8004d9c <HAL_DMA_Abort_IT+0x280>)
 8004c4c:	4293      	cmp	r3, r2
 8004c4e:	d022      	beq.n	8004c96 <HAL_DMA_Abort_IT+0x17a>
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	4a52      	ldr	r2, [pc, #328]	; (8004da0 <HAL_DMA_Abort_IT+0x284>)
 8004c56:	4293      	cmp	r3, r2
 8004c58:	d01d      	beq.n	8004c96 <HAL_DMA_Abort_IT+0x17a>
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	4a51      	ldr	r2, [pc, #324]	; (8004da4 <HAL_DMA_Abort_IT+0x288>)
 8004c60:	4293      	cmp	r3, r2
 8004c62:	d018      	beq.n	8004c96 <HAL_DMA_Abort_IT+0x17a>
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	4a4f      	ldr	r2, [pc, #316]	; (8004da8 <HAL_DMA_Abort_IT+0x28c>)
 8004c6a:	4293      	cmp	r3, r2
 8004c6c:	d013      	beq.n	8004c96 <HAL_DMA_Abort_IT+0x17a>
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	4a4e      	ldr	r2, [pc, #312]	; (8004dac <HAL_DMA_Abort_IT+0x290>)
 8004c74:	4293      	cmp	r3, r2
 8004c76:	d00e      	beq.n	8004c96 <HAL_DMA_Abort_IT+0x17a>
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	4a4c      	ldr	r2, [pc, #304]	; (8004db0 <HAL_DMA_Abort_IT+0x294>)
 8004c7e:	4293      	cmp	r3, r2
 8004c80:	d009      	beq.n	8004c96 <HAL_DMA_Abort_IT+0x17a>
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	4a4b      	ldr	r2, [pc, #300]	; (8004db4 <HAL_DMA_Abort_IT+0x298>)
 8004c88:	4293      	cmp	r3, r2
 8004c8a:	d004      	beq.n	8004c96 <HAL_DMA_Abort_IT+0x17a>
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	4a49      	ldr	r2, [pc, #292]	; (8004db8 <HAL_DMA_Abort_IT+0x29c>)
 8004c92:	4293      	cmp	r3, r2
 8004c94:	d108      	bne.n	8004ca8 <HAL_DMA_Abort_IT+0x18c>
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	681a      	ldr	r2, [r3, #0]
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	f022 0201 	bic.w	r2, r2, #1
 8004ca4:	601a      	str	r2, [r3, #0]
 8004ca6:	e147      	b.n	8004f38 <HAL_DMA_Abort_IT+0x41c>
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	681a      	ldr	r2, [r3, #0]
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	f022 0201 	bic.w	r2, r2, #1
 8004cb6:	601a      	str	r2, [r3, #0]
 8004cb8:	e13e      	b.n	8004f38 <HAL_DMA_Abort_IT+0x41c>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	681a      	ldr	r2, [r3, #0]
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	f022 020e 	bic.w	r2, r2, #14
 8004cc8:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	4a2b      	ldr	r2, [pc, #172]	; (8004d7c <HAL_DMA_Abort_IT+0x260>)
 8004cd0:	4293      	cmp	r3, r2
 8004cd2:	d04a      	beq.n	8004d6a <HAL_DMA_Abort_IT+0x24e>
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	4a29      	ldr	r2, [pc, #164]	; (8004d80 <HAL_DMA_Abort_IT+0x264>)
 8004cda:	4293      	cmp	r3, r2
 8004cdc:	d045      	beq.n	8004d6a <HAL_DMA_Abort_IT+0x24e>
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	4a28      	ldr	r2, [pc, #160]	; (8004d84 <HAL_DMA_Abort_IT+0x268>)
 8004ce4:	4293      	cmp	r3, r2
 8004ce6:	d040      	beq.n	8004d6a <HAL_DMA_Abort_IT+0x24e>
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	4a26      	ldr	r2, [pc, #152]	; (8004d88 <HAL_DMA_Abort_IT+0x26c>)
 8004cee:	4293      	cmp	r3, r2
 8004cf0:	d03b      	beq.n	8004d6a <HAL_DMA_Abort_IT+0x24e>
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	4a25      	ldr	r2, [pc, #148]	; (8004d8c <HAL_DMA_Abort_IT+0x270>)
 8004cf8:	4293      	cmp	r3, r2
 8004cfa:	d036      	beq.n	8004d6a <HAL_DMA_Abort_IT+0x24e>
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	4a23      	ldr	r2, [pc, #140]	; (8004d90 <HAL_DMA_Abort_IT+0x274>)
 8004d02:	4293      	cmp	r3, r2
 8004d04:	d031      	beq.n	8004d6a <HAL_DMA_Abort_IT+0x24e>
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	4a22      	ldr	r2, [pc, #136]	; (8004d94 <HAL_DMA_Abort_IT+0x278>)
 8004d0c:	4293      	cmp	r3, r2
 8004d0e:	d02c      	beq.n	8004d6a <HAL_DMA_Abort_IT+0x24e>
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	4a20      	ldr	r2, [pc, #128]	; (8004d98 <HAL_DMA_Abort_IT+0x27c>)
 8004d16:	4293      	cmp	r3, r2
 8004d18:	d027      	beq.n	8004d6a <HAL_DMA_Abort_IT+0x24e>
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	4a1f      	ldr	r2, [pc, #124]	; (8004d9c <HAL_DMA_Abort_IT+0x280>)
 8004d20:	4293      	cmp	r3, r2
 8004d22:	d022      	beq.n	8004d6a <HAL_DMA_Abort_IT+0x24e>
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	4a1d      	ldr	r2, [pc, #116]	; (8004da0 <HAL_DMA_Abort_IT+0x284>)
 8004d2a:	4293      	cmp	r3, r2
 8004d2c:	d01d      	beq.n	8004d6a <HAL_DMA_Abort_IT+0x24e>
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	4a1c      	ldr	r2, [pc, #112]	; (8004da4 <HAL_DMA_Abort_IT+0x288>)
 8004d34:	4293      	cmp	r3, r2
 8004d36:	d018      	beq.n	8004d6a <HAL_DMA_Abort_IT+0x24e>
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	4a1a      	ldr	r2, [pc, #104]	; (8004da8 <HAL_DMA_Abort_IT+0x28c>)
 8004d3e:	4293      	cmp	r3, r2
 8004d40:	d013      	beq.n	8004d6a <HAL_DMA_Abort_IT+0x24e>
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	4a19      	ldr	r2, [pc, #100]	; (8004dac <HAL_DMA_Abort_IT+0x290>)
 8004d48:	4293      	cmp	r3, r2
 8004d4a:	d00e      	beq.n	8004d6a <HAL_DMA_Abort_IT+0x24e>
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	4a17      	ldr	r2, [pc, #92]	; (8004db0 <HAL_DMA_Abort_IT+0x294>)
 8004d52:	4293      	cmp	r3, r2
 8004d54:	d009      	beq.n	8004d6a <HAL_DMA_Abort_IT+0x24e>
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	4a16      	ldr	r2, [pc, #88]	; (8004db4 <HAL_DMA_Abort_IT+0x298>)
 8004d5c:	4293      	cmp	r3, r2
 8004d5e:	d004      	beq.n	8004d6a <HAL_DMA_Abort_IT+0x24e>
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	4a14      	ldr	r2, [pc, #80]	; (8004db8 <HAL_DMA_Abort_IT+0x29c>)
 8004d66:	4293      	cmp	r3, r2
 8004d68:	d128      	bne.n	8004dbc <HAL_DMA_Abort_IT+0x2a0>
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	681a      	ldr	r2, [r3, #0]
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	f022 0201 	bic.w	r2, r2, #1
 8004d78:	601a      	str	r2, [r3, #0]
 8004d7a:	e027      	b.n	8004dcc <HAL_DMA_Abort_IT+0x2b0>
 8004d7c:	40020010 	.word	0x40020010
 8004d80:	40020028 	.word	0x40020028
 8004d84:	40020040 	.word	0x40020040
 8004d88:	40020058 	.word	0x40020058
 8004d8c:	40020070 	.word	0x40020070
 8004d90:	40020088 	.word	0x40020088
 8004d94:	400200a0 	.word	0x400200a0
 8004d98:	400200b8 	.word	0x400200b8
 8004d9c:	40020410 	.word	0x40020410
 8004da0:	40020428 	.word	0x40020428
 8004da4:	40020440 	.word	0x40020440
 8004da8:	40020458 	.word	0x40020458
 8004dac:	40020470 	.word	0x40020470
 8004db0:	40020488 	.word	0x40020488
 8004db4:	400204a0 	.word	0x400204a0
 8004db8:	400204b8 	.word	0x400204b8
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	681a      	ldr	r2, [r3, #0]
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	f022 0201 	bic.w	r2, r2, #1
 8004dca:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	4a5c      	ldr	r2, [pc, #368]	; (8004f44 <HAL_DMA_Abort_IT+0x428>)
 8004dd2:	4293      	cmp	r3, r2
 8004dd4:	d072      	beq.n	8004ebc <HAL_DMA_Abort_IT+0x3a0>
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	4a5b      	ldr	r2, [pc, #364]	; (8004f48 <HAL_DMA_Abort_IT+0x42c>)
 8004ddc:	4293      	cmp	r3, r2
 8004dde:	d06d      	beq.n	8004ebc <HAL_DMA_Abort_IT+0x3a0>
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	4a59      	ldr	r2, [pc, #356]	; (8004f4c <HAL_DMA_Abort_IT+0x430>)
 8004de6:	4293      	cmp	r3, r2
 8004de8:	d068      	beq.n	8004ebc <HAL_DMA_Abort_IT+0x3a0>
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	4a58      	ldr	r2, [pc, #352]	; (8004f50 <HAL_DMA_Abort_IT+0x434>)
 8004df0:	4293      	cmp	r3, r2
 8004df2:	d063      	beq.n	8004ebc <HAL_DMA_Abort_IT+0x3a0>
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	4a56      	ldr	r2, [pc, #344]	; (8004f54 <HAL_DMA_Abort_IT+0x438>)
 8004dfa:	4293      	cmp	r3, r2
 8004dfc:	d05e      	beq.n	8004ebc <HAL_DMA_Abort_IT+0x3a0>
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	4a55      	ldr	r2, [pc, #340]	; (8004f58 <HAL_DMA_Abort_IT+0x43c>)
 8004e04:	4293      	cmp	r3, r2
 8004e06:	d059      	beq.n	8004ebc <HAL_DMA_Abort_IT+0x3a0>
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	4a53      	ldr	r2, [pc, #332]	; (8004f5c <HAL_DMA_Abort_IT+0x440>)
 8004e0e:	4293      	cmp	r3, r2
 8004e10:	d054      	beq.n	8004ebc <HAL_DMA_Abort_IT+0x3a0>
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	4a52      	ldr	r2, [pc, #328]	; (8004f60 <HAL_DMA_Abort_IT+0x444>)
 8004e18:	4293      	cmp	r3, r2
 8004e1a:	d04f      	beq.n	8004ebc <HAL_DMA_Abort_IT+0x3a0>
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	4a50      	ldr	r2, [pc, #320]	; (8004f64 <HAL_DMA_Abort_IT+0x448>)
 8004e22:	4293      	cmp	r3, r2
 8004e24:	d04a      	beq.n	8004ebc <HAL_DMA_Abort_IT+0x3a0>
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	4a4f      	ldr	r2, [pc, #316]	; (8004f68 <HAL_DMA_Abort_IT+0x44c>)
 8004e2c:	4293      	cmp	r3, r2
 8004e2e:	d045      	beq.n	8004ebc <HAL_DMA_Abort_IT+0x3a0>
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	4a4d      	ldr	r2, [pc, #308]	; (8004f6c <HAL_DMA_Abort_IT+0x450>)
 8004e36:	4293      	cmp	r3, r2
 8004e38:	d040      	beq.n	8004ebc <HAL_DMA_Abort_IT+0x3a0>
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	4a4c      	ldr	r2, [pc, #304]	; (8004f70 <HAL_DMA_Abort_IT+0x454>)
 8004e40:	4293      	cmp	r3, r2
 8004e42:	d03b      	beq.n	8004ebc <HAL_DMA_Abort_IT+0x3a0>
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	4a4a      	ldr	r2, [pc, #296]	; (8004f74 <HAL_DMA_Abort_IT+0x458>)
 8004e4a:	4293      	cmp	r3, r2
 8004e4c:	d036      	beq.n	8004ebc <HAL_DMA_Abort_IT+0x3a0>
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	4a49      	ldr	r2, [pc, #292]	; (8004f78 <HAL_DMA_Abort_IT+0x45c>)
 8004e54:	4293      	cmp	r3, r2
 8004e56:	d031      	beq.n	8004ebc <HAL_DMA_Abort_IT+0x3a0>
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	4a47      	ldr	r2, [pc, #284]	; (8004f7c <HAL_DMA_Abort_IT+0x460>)
 8004e5e:	4293      	cmp	r3, r2
 8004e60:	d02c      	beq.n	8004ebc <HAL_DMA_Abort_IT+0x3a0>
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	4a46      	ldr	r2, [pc, #280]	; (8004f80 <HAL_DMA_Abort_IT+0x464>)
 8004e68:	4293      	cmp	r3, r2
 8004e6a:	d027      	beq.n	8004ebc <HAL_DMA_Abort_IT+0x3a0>
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	4a44      	ldr	r2, [pc, #272]	; (8004f84 <HAL_DMA_Abort_IT+0x468>)
 8004e72:	4293      	cmp	r3, r2
 8004e74:	d022      	beq.n	8004ebc <HAL_DMA_Abort_IT+0x3a0>
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	4a43      	ldr	r2, [pc, #268]	; (8004f88 <HAL_DMA_Abort_IT+0x46c>)
 8004e7c:	4293      	cmp	r3, r2
 8004e7e:	d01d      	beq.n	8004ebc <HAL_DMA_Abort_IT+0x3a0>
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	4a41      	ldr	r2, [pc, #260]	; (8004f8c <HAL_DMA_Abort_IT+0x470>)
 8004e86:	4293      	cmp	r3, r2
 8004e88:	d018      	beq.n	8004ebc <HAL_DMA_Abort_IT+0x3a0>
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	4a40      	ldr	r2, [pc, #256]	; (8004f90 <HAL_DMA_Abort_IT+0x474>)
 8004e90:	4293      	cmp	r3, r2
 8004e92:	d013      	beq.n	8004ebc <HAL_DMA_Abort_IT+0x3a0>
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	4a3e      	ldr	r2, [pc, #248]	; (8004f94 <HAL_DMA_Abort_IT+0x478>)
 8004e9a:	4293      	cmp	r3, r2
 8004e9c:	d00e      	beq.n	8004ebc <HAL_DMA_Abort_IT+0x3a0>
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	4a3d      	ldr	r2, [pc, #244]	; (8004f98 <HAL_DMA_Abort_IT+0x47c>)
 8004ea4:	4293      	cmp	r3, r2
 8004ea6:	d009      	beq.n	8004ebc <HAL_DMA_Abort_IT+0x3a0>
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	4a3b      	ldr	r2, [pc, #236]	; (8004f9c <HAL_DMA_Abort_IT+0x480>)
 8004eae:	4293      	cmp	r3, r2
 8004eb0:	d004      	beq.n	8004ebc <HAL_DMA_Abort_IT+0x3a0>
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	4a3a      	ldr	r2, [pc, #232]	; (8004fa0 <HAL_DMA_Abort_IT+0x484>)
 8004eb8:	4293      	cmp	r3, r2
 8004eba:	d101      	bne.n	8004ec0 <HAL_DMA_Abort_IT+0x3a4>
 8004ebc:	2301      	movs	r3, #1
 8004ebe:	e000      	b.n	8004ec2 <HAL_DMA_Abort_IT+0x3a6>
 8004ec0:	2300      	movs	r3, #0
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d028      	beq.n	8004f18 <HAL_DMA_Abort_IT+0x3fc>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004eca:	681a      	ldr	r2, [r3, #0]
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004ed0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004ed4:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004eda:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ee0:	f003 031f 	and.w	r3, r3, #31
 8004ee4:	2201      	movs	r2, #1
 8004ee6:	409a      	lsls	r2, r3
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004ef0:	687a      	ldr	r2, [r7, #4]
 8004ef2:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8004ef4:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d00c      	beq.n	8004f18 <HAL_DMA_Abort_IT+0x3fc>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004f02:	681a      	ldr	r2, [r3, #0]
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004f08:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004f0c:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f12:	687a      	ldr	r2, [r7, #4]
 8004f14:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8004f16:	605a      	str	r2, [r3, #4]
        }
      }

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	2200      	movs	r2, #0
 8004f1c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	2201      	movs	r2, #1
 8004f24:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d003      	beq.n	8004f38 <HAL_DMA_Abort_IT+0x41c>
      {
        hdma->XferAbortCallback(hdma);
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f34:	6878      	ldr	r0, [r7, #4]
 8004f36:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8004f38:	2300      	movs	r3, #0
}
 8004f3a:	4618      	mov	r0, r3
 8004f3c:	3710      	adds	r7, #16
 8004f3e:	46bd      	mov	sp, r7
 8004f40:	bd80      	pop	{r7, pc}
 8004f42:	bf00      	nop
 8004f44:	40020010 	.word	0x40020010
 8004f48:	40020028 	.word	0x40020028
 8004f4c:	40020040 	.word	0x40020040
 8004f50:	40020058 	.word	0x40020058
 8004f54:	40020070 	.word	0x40020070
 8004f58:	40020088 	.word	0x40020088
 8004f5c:	400200a0 	.word	0x400200a0
 8004f60:	400200b8 	.word	0x400200b8
 8004f64:	40020410 	.word	0x40020410
 8004f68:	40020428 	.word	0x40020428
 8004f6c:	40020440 	.word	0x40020440
 8004f70:	40020458 	.word	0x40020458
 8004f74:	40020470 	.word	0x40020470
 8004f78:	40020488 	.word	0x40020488
 8004f7c:	400204a0 	.word	0x400204a0
 8004f80:	400204b8 	.word	0x400204b8
 8004f84:	58025408 	.word	0x58025408
 8004f88:	5802541c 	.word	0x5802541c
 8004f8c:	58025430 	.word	0x58025430
 8004f90:	58025444 	.word	0x58025444
 8004f94:	58025458 	.word	0x58025458
 8004f98:	5802546c 	.word	0x5802546c
 8004f9c:	58025480 	.word	0x58025480
 8004fa0:	58025494 	.word	0x58025494

08004fa4 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004fa4:	b580      	push	{r7, lr}
 8004fa6:	b08a      	sub	sp, #40	; 0x28
 8004fa8:	af00      	add	r7, sp, #0
 8004faa:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8004fac:	2300      	movs	r3, #0
 8004fae:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004fb0:	4b67      	ldr	r3, [pc, #412]	; (8005150 <HAL_DMA_IRQHandler+0x1ac>)
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	4a67      	ldr	r2, [pc, #412]	; (8005154 <HAL_DMA_IRQHandler+0x1b0>)
 8004fb6:	fba2 2303 	umull	r2, r3, r2, r3
 8004fba:	0a9b      	lsrs	r3, r3, #10
 8004fbc:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004fc2:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004fc8:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8004fca:	6a3b      	ldr	r3, [r7, #32]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8004fd0:	69fb      	ldr	r3, [r7, #28]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	4a5f      	ldr	r2, [pc, #380]	; (8005158 <HAL_DMA_IRQHandler+0x1b4>)
 8004fdc:	4293      	cmp	r3, r2
 8004fde:	d04a      	beq.n	8005076 <HAL_DMA_IRQHandler+0xd2>
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	4a5d      	ldr	r2, [pc, #372]	; (800515c <HAL_DMA_IRQHandler+0x1b8>)
 8004fe6:	4293      	cmp	r3, r2
 8004fe8:	d045      	beq.n	8005076 <HAL_DMA_IRQHandler+0xd2>
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	4a5c      	ldr	r2, [pc, #368]	; (8005160 <HAL_DMA_IRQHandler+0x1bc>)
 8004ff0:	4293      	cmp	r3, r2
 8004ff2:	d040      	beq.n	8005076 <HAL_DMA_IRQHandler+0xd2>
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	4a5a      	ldr	r2, [pc, #360]	; (8005164 <HAL_DMA_IRQHandler+0x1c0>)
 8004ffa:	4293      	cmp	r3, r2
 8004ffc:	d03b      	beq.n	8005076 <HAL_DMA_IRQHandler+0xd2>
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	4a59      	ldr	r2, [pc, #356]	; (8005168 <HAL_DMA_IRQHandler+0x1c4>)
 8005004:	4293      	cmp	r3, r2
 8005006:	d036      	beq.n	8005076 <HAL_DMA_IRQHandler+0xd2>
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	4a57      	ldr	r2, [pc, #348]	; (800516c <HAL_DMA_IRQHandler+0x1c8>)
 800500e:	4293      	cmp	r3, r2
 8005010:	d031      	beq.n	8005076 <HAL_DMA_IRQHandler+0xd2>
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	4a56      	ldr	r2, [pc, #344]	; (8005170 <HAL_DMA_IRQHandler+0x1cc>)
 8005018:	4293      	cmp	r3, r2
 800501a:	d02c      	beq.n	8005076 <HAL_DMA_IRQHandler+0xd2>
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	4a54      	ldr	r2, [pc, #336]	; (8005174 <HAL_DMA_IRQHandler+0x1d0>)
 8005022:	4293      	cmp	r3, r2
 8005024:	d027      	beq.n	8005076 <HAL_DMA_IRQHandler+0xd2>
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	4a53      	ldr	r2, [pc, #332]	; (8005178 <HAL_DMA_IRQHandler+0x1d4>)
 800502c:	4293      	cmp	r3, r2
 800502e:	d022      	beq.n	8005076 <HAL_DMA_IRQHandler+0xd2>
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	4a51      	ldr	r2, [pc, #324]	; (800517c <HAL_DMA_IRQHandler+0x1d8>)
 8005036:	4293      	cmp	r3, r2
 8005038:	d01d      	beq.n	8005076 <HAL_DMA_IRQHandler+0xd2>
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	4a50      	ldr	r2, [pc, #320]	; (8005180 <HAL_DMA_IRQHandler+0x1dc>)
 8005040:	4293      	cmp	r3, r2
 8005042:	d018      	beq.n	8005076 <HAL_DMA_IRQHandler+0xd2>
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	4a4e      	ldr	r2, [pc, #312]	; (8005184 <HAL_DMA_IRQHandler+0x1e0>)
 800504a:	4293      	cmp	r3, r2
 800504c:	d013      	beq.n	8005076 <HAL_DMA_IRQHandler+0xd2>
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	4a4d      	ldr	r2, [pc, #308]	; (8005188 <HAL_DMA_IRQHandler+0x1e4>)
 8005054:	4293      	cmp	r3, r2
 8005056:	d00e      	beq.n	8005076 <HAL_DMA_IRQHandler+0xd2>
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	4a4b      	ldr	r2, [pc, #300]	; (800518c <HAL_DMA_IRQHandler+0x1e8>)
 800505e:	4293      	cmp	r3, r2
 8005060:	d009      	beq.n	8005076 <HAL_DMA_IRQHandler+0xd2>
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	4a4a      	ldr	r2, [pc, #296]	; (8005190 <HAL_DMA_IRQHandler+0x1ec>)
 8005068:	4293      	cmp	r3, r2
 800506a:	d004      	beq.n	8005076 <HAL_DMA_IRQHandler+0xd2>
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	4a48      	ldr	r2, [pc, #288]	; (8005194 <HAL_DMA_IRQHandler+0x1f0>)
 8005072:	4293      	cmp	r3, r2
 8005074:	d101      	bne.n	800507a <HAL_DMA_IRQHandler+0xd6>
 8005076:	2301      	movs	r3, #1
 8005078:	e000      	b.n	800507c <HAL_DMA_IRQHandler+0xd8>
 800507a:	2300      	movs	r3, #0
 800507c:	2b00      	cmp	r3, #0
 800507e:	f000 842b 	beq.w	80058d8 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005086:	f003 031f 	and.w	r3, r3, #31
 800508a:	2208      	movs	r2, #8
 800508c:	409a      	lsls	r2, r3
 800508e:	69bb      	ldr	r3, [r7, #24]
 8005090:	4013      	ands	r3, r2
 8005092:	2b00      	cmp	r3, #0
 8005094:	f000 80a2 	beq.w	80051dc <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	4a2e      	ldr	r2, [pc, #184]	; (8005158 <HAL_DMA_IRQHandler+0x1b4>)
 800509e:	4293      	cmp	r3, r2
 80050a0:	d04a      	beq.n	8005138 <HAL_DMA_IRQHandler+0x194>
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	4a2d      	ldr	r2, [pc, #180]	; (800515c <HAL_DMA_IRQHandler+0x1b8>)
 80050a8:	4293      	cmp	r3, r2
 80050aa:	d045      	beq.n	8005138 <HAL_DMA_IRQHandler+0x194>
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	4a2b      	ldr	r2, [pc, #172]	; (8005160 <HAL_DMA_IRQHandler+0x1bc>)
 80050b2:	4293      	cmp	r3, r2
 80050b4:	d040      	beq.n	8005138 <HAL_DMA_IRQHandler+0x194>
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	4a2a      	ldr	r2, [pc, #168]	; (8005164 <HAL_DMA_IRQHandler+0x1c0>)
 80050bc:	4293      	cmp	r3, r2
 80050be:	d03b      	beq.n	8005138 <HAL_DMA_IRQHandler+0x194>
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	4a28      	ldr	r2, [pc, #160]	; (8005168 <HAL_DMA_IRQHandler+0x1c4>)
 80050c6:	4293      	cmp	r3, r2
 80050c8:	d036      	beq.n	8005138 <HAL_DMA_IRQHandler+0x194>
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	4a27      	ldr	r2, [pc, #156]	; (800516c <HAL_DMA_IRQHandler+0x1c8>)
 80050d0:	4293      	cmp	r3, r2
 80050d2:	d031      	beq.n	8005138 <HAL_DMA_IRQHandler+0x194>
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	4a25      	ldr	r2, [pc, #148]	; (8005170 <HAL_DMA_IRQHandler+0x1cc>)
 80050da:	4293      	cmp	r3, r2
 80050dc:	d02c      	beq.n	8005138 <HAL_DMA_IRQHandler+0x194>
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	4a24      	ldr	r2, [pc, #144]	; (8005174 <HAL_DMA_IRQHandler+0x1d0>)
 80050e4:	4293      	cmp	r3, r2
 80050e6:	d027      	beq.n	8005138 <HAL_DMA_IRQHandler+0x194>
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	4a22      	ldr	r2, [pc, #136]	; (8005178 <HAL_DMA_IRQHandler+0x1d4>)
 80050ee:	4293      	cmp	r3, r2
 80050f0:	d022      	beq.n	8005138 <HAL_DMA_IRQHandler+0x194>
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	4a21      	ldr	r2, [pc, #132]	; (800517c <HAL_DMA_IRQHandler+0x1d8>)
 80050f8:	4293      	cmp	r3, r2
 80050fa:	d01d      	beq.n	8005138 <HAL_DMA_IRQHandler+0x194>
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	4a1f      	ldr	r2, [pc, #124]	; (8005180 <HAL_DMA_IRQHandler+0x1dc>)
 8005102:	4293      	cmp	r3, r2
 8005104:	d018      	beq.n	8005138 <HAL_DMA_IRQHandler+0x194>
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	4a1e      	ldr	r2, [pc, #120]	; (8005184 <HAL_DMA_IRQHandler+0x1e0>)
 800510c:	4293      	cmp	r3, r2
 800510e:	d013      	beq.n	8005138 <HAL_DMA_IRQHandler+0x194>
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	4a1c      	ldr	r2, [pc, #112]	; (8005188 <HAL_DMA_IRQHandler+0x1e4>)
 8005116:	4293      	cmp	r3, r2
 8005118:	d00e      	beq.n	8005138 <HAL_DMA_IRQHandler+0x194>
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	4a1b      	ldr	r2, [pc, #108]	; (800518c <HAL_DMA_IRQHandler+0x1e8>)
 8005120:	4293      	cmp	r3, r2
 8005122:	d009      	beq.n	8005138 <HAL_DMA_IRQHandler+0x194>
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	4a19      	ldr	r2, [pc, #100]	; (8005190 <HAL_DMA_IRQHandler+0x1ec>)
 800512a:	4293      	cmp	r3, r2
 800512c:	d004      	beq.n	8005138 <HAL_DMA_IRQHandler+0x194>
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	4a18      	ldr	r2, [pc, #96]	; (8005194 <HAL_DMA_IRQHandler+0x1f0>)
 8005134:	4293      	cmp	r3, r2
 8005136:	d12f      	bne.n	8005198 <HAL_DMA_IRQHandler+0x1f4>
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	f003 0304 	and.w	r3, r3, #4
 8005142:	2b00      	cmp	r3, #0
 8005144:	bf14      	ite	ne
 8005146:	2301      	movne	r3, #1
 8005148:	2300      	moveq	r3, #0
 800514a:	b2db      	uxtb	r3, r3
 800514c:	e02e      	b.n	80051ac <HAL_DMA_IRQHandler+0x208>
 800514e:	bf00      	nop
 8005150:	20000000 	.word	0x20000000
 8005154:	1b4e81b5 	.word	0x1b4e81b5
 8005158:	40020010 	.word	0x40020010
 800515c:	40020028 	.word	0x40020028
 8005160:	40020040 	.word	0x40020040
 8005164:	40020058 	.word	0x40020058
 8005168:	40020070 	.word	0x40020070
 800516c:	40020088 	.word	0x40020088
 8005170:	400200a0 	.word	0x400200a0
 8005174:	400200b8 	.word	0x400200b8
 8005178:	40020410 	.word	0x40020410
 800517c:	40020428 	.word	0x40020428
 8005180:	40020440 	.word	0x40020440
 8005184:	40020458 	.word	0x40020458
 8005188:	40020470 	.word	0x40020470
 800518c:	40020488 	.word	0x40020488
 8005190:	400204a0 	.word	0x400204a0
 8005194:	400204b8 	.word	0x400204b8
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	f003 0308 	and.w	r3, r3, #8
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	bf14      	ite	ne
 80051a6:	2301      	movne	r3, #1
 80051a8:	2300      	moveq	r3, #0
 80051aa:	b2db      	uxtb	r3, r3
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d015      	beq.n	80051dc <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	681a      	ldr	r2, [r3, #0]
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	f022 0204 	bic.w	r2, r2, #4
 80051be:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80051c4:	f003 031f 	and.w	r3, r3, #31
 80051c8:	2208      	movs	r2, #8
 80051ca:	409a      	lsls	r2, r3
 80051cc:	6a3b      	ldr	r3, [r7, #32]
 80051ce:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80051d4:	f043 0201 	orr.w	r2, r3, #1
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80051e0:	f003 031f 	and.w	r3, r3, #31
 80051e4:	69ba      	ldr	r2, [r7, #24]
 80051e6:	fa22 f303 	lsr.w	r3, r2, r3
 80051ea:	f003 0301 	and.w	r3, r3, #1
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d06e      	beq.n	80052d0 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	4a69      	ldr	r2, [pc, #420]	; (800539c <HAL_DMA_IRQHandler+0x3f8>)
 80051f8:	4293      	cmp	r3, r2
 80051fa:	d04a      	beq.n	8005292 <HAL_DMA_IRQHandler+0x2ee>
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	4a67      	ldr	r2, [pc, #412]	; (80053a0 <HAL_DMA_IRQHandler+0x3fc>)
 8005202:	4293      	cmp	r3, r2
 8005204:	d045      	beq.n	8005292 <HAL_DMA_IRQHandler+0x2ee>
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	4a66      	ldr	r2, [pc, #408]	; (80053a4 <HAL_DMA_IRQHandler+0x400>)
 800520c:	4293      	cmp	r3, r2
 800520e:	d040      	beq.n	8005292 <HAL_DMA_IRQHandler+0x2ee>
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	4a64      	ldr	r2, [pc, #400]	; (80053a8 <HAL_DMA_IRQHandler+0x404>)
 8005216:	4293      	cmp	r3, r2
 8005218:	d03b      	beq.n	8005292 <HAL_DMA_IRQHandler+0x2ee>
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	4a63      	ldr	r2, [pc, #396]	; (80053ac <HAL_DMA_IRQHandler+0x408>)
 8005220:	4293      	cmp	r3, r2
 8005222:	d036      	beq.n	8005292 <HAL_DMA_IRQHandler+0x2ee>
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	4a61      	ldr	r2, [pc, #388]	; (80053b0 <HAL_DMA_IRQHandler+0x40c>)
 800522a:	4293      	cmp	r3, r2
 800522c:	d031      	beq.n	8005292 <HAL_DMA_IRQHandler+0x2ee>
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	4a60      	ldr	r2, [pc, #384]	; (80053b4 <HAL_DMA_IRQHandler+0x410>)
 8005234:	4293      	cmp	r3, r2
 8005236:	d02c      	beq.n	8005292 <HAL_DMA_IRQHandler+0x2ee>
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	4a5e      	ldr	r2, [pc, #376]	; (80053b8 <HAL_DMA_IRQHandler+0x414>)
 800523e:	4293      	cmp	r3, r2
 8005240:	d027      	beq.n	8005292 <HAL_DMA_IRQHandler+0x2ee>
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	4a5d      	ldr	r2, [pc, #372]	; (80053bc <HAL_DMA_IRQHandler+0x418>)
 8005248:	4293      	cmp	r3, r2
 800524a:	d022      	beq.n	8005292 <HAL_DMA_IRQHandler+0x2ee>
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	4a5b      	ldr	r2, [pc, #364]	; (80053c0 <HAL_DMA_IRQHandler+0x41c>)
 8005252:	4293      	cmp	r3, r2
 8005254:	d01d      	beq.n	8005292 <HAL_DMA_IRQHandler+0x2ee>
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	4a5a      	ldr	r2, [pc, #360]	; (80053c4 <HAL_DMA_IRQHandler+0x420>)
 800525c:	4293      	cmp	r3, r2
 800525e:	d018      	beq.n	8005292 <HAL_DMA_IRQHandler+0x2ee>
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	4a58      	ldr	r2, [pc, #352]	; (80053c8 <HAL_DMA_IRQHandler+0x424>)
 8005266:	4293      	cmp	r3, r2
 8005268:	d013      	beq.n	8005292 <HAL_DMA_IRQHandler+0x2ee>
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	4a57      	ldr	r2, [pc, #348]	; (80053cc <HAL_DMA_IRQHandler+0x428>)
 8005270:	4293      	cmp	r3, r2
 8005272:	d00e      	beq.n	8005292 <HAL_DMA_IRQHandler+0x2ee>
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	4a55      	ldr	r2, [pc, #340]	; (80053d0 <HAL_DMA_IRQHandler+0x42c>)
 800527a:	4293      	cmp	r3, r2
 800527c:	d009      	beq.n	8005292 <HAL_DMA_IRQHandler+0x2ee>
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	4a54      	ldr	r2, [pc, #336]	; (80053d4 <HAL_DMA_IRQHandler+0x430>)
 8005284:	4293      	cmp	r3, r2
 8005286:	d004      	beq.n	8005292 <HAL_DMA_IRQHandler+0x2ee>
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	4a52      	ldr	r2, [pc, #328]	; (80053d8 <HAL_DMA_IRQHandler+0x434>)
 800528e:	4293      	cmp	r3, r2
 8005290:	d10a      	bne.n	80052a8 <HAL_DMA_IRQHandler+0x304>
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	695b      	ldr	r3, [r3, #20]
 8005298:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800529c:	2b00      	cmp	r3, #0
 800529e:	bf14      	ite	ne
 80052a0:	2301      	movne	r3, #1
 80052a2:	2300      	moveq	r3, #0
 80052a4:	b2db      	uxtb	r3, r3
 80052a6:	e003      	b.n	80052b0 <HAL_DMA_IRQHandler+0x30c>
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	2300      	movs	r3, #0
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d00d      	beq.n	80052d0 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80052b8:	f003 031f 	and.w	r3, r3, #31
 80052bc:	2201      	movs	r2, #1
 80052be:	409a      	lsls	r2, r3
 80052c0:	6a3b      	ldr	r3, [r7, #32]
 80052c2:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052c8:	f043 0202 	orr.w	r2, r3, #2
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80052d4:	f003 031f 	and.w	r3, r3, #31
 80052d8:	2204      	movs	r2, #4
 80052da:	409a      	lsls	r2, r3
 80052dc:	69bb      	ldr	r3, [r7, #24]
 80052de:	4013      	ands	r3, r2
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	f000 808f 	beq.w	8005404 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	4a2c      	ldr	r2, [pc, #176]	; (800539c <HAL_DMA_IRQHandler+0x3f8>)
 80052ec:	4293      	cmp	r3, r2
 80052ee:	d04a      	beq.n	8005386 <HAL_DMA_IRQHandler+0x3e2>
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	4a2a      	ldr	r2, [pc, #168]	; (80053a0 <HAL_DMA_IRQHandler+0x3fc>)
 80052f6:	4293      	cmp	r3, r2
 80052f8:	d045      	beq.n	8005386 <HAL_DMA_IRQHandler+0x3e2>
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	4a29      	ldr	r2, [pc, #164]	; (80053a4 <HAL_DMA_IRQHandler+0x400>)
 8005300:	4293      	cmp	r3, r2
 8005302:	d040      	beq.n	8005386 <HAL_DMA_IRQHandler+0x3e2>
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	4a27      	ldr	r2, [pc, #156]	; (80053a8 <HAL_DMA_IRQHandler+0x404>)
 800530a:	4293      	cmp	r3, r2
 800530c:	d03b      	beq.n	8005386 <HAL_DMA_IRQHandler+0x3e2>
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	4a26      	ldr	r2, [pc, #152]	; (80053ac <HAL_DMA_IRQHandler+0x408>)
 8005314:	4293      	cmp	r3, r2
 8005316:	d036      	beq.n	8005386 <HAL_DMA_IRQHandler+0x3e2>
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	4a24      	ldr	r2, [pc, #144]	; (80053b0 <HAL_DMA_IRQHandler+0x40c>)
 800531e:	4293      	cmp	r3, r2
 8005320:	d031      	beq.n	8005386 <HAL_DMA_IRQHandler+0x3e2>
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	4a23      	ldr	r2, [pc, #140]	; (80053b4 <HAL_DMA_IRQHandler+0x410>)
 8005328:	4293      	cmp	r3, r2
 800532a:	d02c      	beq.n	8005386 <HAL_DMA_IRQHandler+0x3e2>
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	4a21      	ldr	r2, [pc, #132]	; (80053b8 <HAL_DMA_IRQHandler+0x414>)
 8005332:	4293      	cmp	r3, r2
 8005334:	d027      	beq.n	8005386 <HAL_DMA_IRQHandler+0x3e2>
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	4a20      	ldr	r2, [pc, #128]	; (80053bc <HAL_DMA_IRQHandler+0x418>)
 800533c:	4293      	cmp	r3, r2
 800533e:	d022      	beq.n	8005386 <HAL_DMA_IRQHandler+0x3e2>
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	4a1e      	ldr	r2, [pc, #120]	; (80053c0 <HAL_DMA_IRQHandler+0x41c>)
 8005346:	4293      	cmp	r3, r2
 8005348:	d01d      	beq.n	8005386 <HAL_DMA_IRQHandler+0x3e2>
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	4a1d      	ldr	r2, [pc, #116]	; (80053c4 <HAL_DMA_IRQHandler+0x420>)
 8005350:	4293      	cmp	r3, r2
 8005352:	d018      	beq.n	8005386 <HAL_DMA_IRQHandler+0x3e2>
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	4a1b      	ldr	r2, [pc, #108]	; (80053c8 <HAL_DMA_IRQHandler+0x424>)
 800535a:	4293      	cmp	r3, r2
 800535c:	d013      	beq.n	8005386 <HAL_DMA_IRQHandler+0x3e2>
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	4a1a      	ldr	r2, [pc, #104]	; (80053cc <HAL_DMA_IRQHandler+0x428>)
 8005364:	4293      	cmp	r3, r2
 8005366:	d00e      	beq.n	8005386 <HAL_DMA_IRQHandler+0x3e2>
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	4a18      	ldr	r2, [pc, #96]	; (80053d0 <HAL_DMA_IRQHandler+0x42c>)
 800536e:	4293      	cmp	r3, r2
 8005370:	d009      	beq.n	8005386 <HAL_DMA_IRQHandler+0x3e2>
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	4a17      	ldr	r2, [pc, #92]	; (80053d4 <HAL_DMA_IRQHandler+0x430>)
 8005378:	4293      	cmp	r3, r2
 800537a:	d004      	beq.n	8005386 <HAL_DMA_IRQHandler+0x3e2>
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	4a15      	ldr	r2, [pc, #84]	; (80053d8 <HAL_DMA_IRQHandler+0x434>)
 8005382:	4293      	cmp	r3, r2
 8005384:	d12a      	bne.n	80053dc <HAL_DMA_IRQHandler+0x438>
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	f003 0302 	and.w	r3, r3, #2
 8005390:	2b00      	cmp	r3, #0
 8005392:	bf14      	ite	ne
 8005394:	2301      	movne	r3, #1
 8005396:	2300      	moveq	r3, #0
 8005398:	b2db      	uxtb	r3, r3
 800539a:	e023      	b.n	80053e4 <HAL_DMA_IRQHandler+0x440>
 800539c:	40020010 	.word	0x40020010
 80053a0:	40020028 	.word	0x40020028
 80053a4:	40020040 	.word	0x40020040
 80053a8:	40020058 	.word	0x40020058
 80053ac:	40020070 	.word	0x40020070
 80053b0:	40020088 	.word	0x40020088
 80053b4:	400200a0 	.word	0x400200a0
 80053b8:	400200b8 	.word	0x400200b8
 80053bc:	40020410 	.word	0x40020410
 80053c0:	40020428 	.word	0x40020428
 80053c4:	40020440 	.word	0x40020440
 80053c8:	40020458 	.word	0x40020458
 80053cc:	40020470 	.word	0x40020470
 80053d0:	40020488 	.word	0x40020488
 80053d4:	400204a0 	.word	0x400204a0
 80053d8:	400204b8 	.word	0x400204b8
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	2300      	movs	r3, #0
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d00d      	beq.n	8005404 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80053ec:	f003 031f 	and.w	r3, r3, #31
 80053f0:	2204      	movs	r2, #4
 80053f2:	409a      	lsls	r2, r3
 80053f4:	6a3b      	ldr	r3, [r7, #32]
 80053f6:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80053fc:	f043 0204 	orr.w	r2, r3, #4
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005408:	f003 031f 	and.w	r3, r3, #31
 800540c:	2210      	movs	r2, #16
 800540e:	409a      	lsls	r2, r3
 8005410:	69bb      	ldr	r3, [r7, #24]
 8005412:	4013      	ands	r3, r2
 8005414:	2b00      	cmp	r3, #0
 8005416:	f000 80a6 	beq.w	8005566 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	4a85      	ldr	r2, [pc, #532]	; (8005634 <HAL_DMA_IRQHandler+0x690>)
 8005420:	4293      	cmp	r3, r2
 8005422:	d04a      	beq.n	80054ba <HAL_DMA_IRQHandler+0x516>
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	4a83      	ldr	r2, [pc, #524]	; (8005638 <HAL_DMA_IRQHandler+0x694>)
 800542a:	4293      	cmp	r3, r2
 800542c:	d045      	beq.n	80054ba <HAL_DMA_IRQHandler+0x516>
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	4a82      	ldr	r2, [pc, #520]	; (800563c <HAL_DMA_IRQHandler+0x698>)
 8005434:	4293      	cmp	r3, r2
 8005436:	d040      	beq.n	80054ba <HAL_DMA_IRQHandler+0x516>
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	4a80      	ldr	r2, [pc, #512]	; (8005640 <HAL_DMA_IRQHandler+0x69c>)
 800543e:	4293      	cmp	r3, r2
 8005440:	d03b      	beq.n	80054ba <HAL_DMA_IRQHandler+0x516>
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	4a7f      	ldr	r2, [pc, #508]	; (8005644 <HAL_DMA_IRQHandler+0x6a0>)
 8005448:	4293      	cmp	r3, r2
 800544a:	d036      	beq.n	80054ba <HAL_DMA_IRQHandler+0x516>
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	4a7d      	ldr	r2, [pc, #500]	; (8005648 <HAL_DMA_IRQHandler+0x6a4>)
 8005452:	4293      	cmp	r3, r2
 8005454:	d031      	beq.n	80054ba <HAL_DMA_IRQHandler+0x516>
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	4a7c      	ldr	r2, [pc, #496]	; (800564c <HAL_DMA_IRQHandler+0x6a8>)
 800545c:	4293      	cmp	r3, r2
 800545e:	d02c      	beq.n	80054ba <HAL_DMA_IRQHandler+0x516>
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	4a7a      	ldr	r2, [pc, #488]	; (8005650 <HAL_DMA_IRQHandler+0x6ac>)
 8005466:	4293      	cmp	r3, r2
 8005468:	d027      	beq.n	80054ba <HAL_DMA_IRQHandler+0x516>
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	4a79      	ldr	r2, [pc, #484]	; (8005654 <HAL_DMA_IRQHandler+0x6b0>)
 8005470:	4293      	cmp	r3, r2
 8005472:	d022      	beq.n	80054ba <HAL_DMA_IRQHandler+0x516>
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	4a77      	ldr	r2, [pc, #476]	; (8005658 <HAL_DMA_IRQHandler+0x6b4>)
 800547a:	4293      	cmp	r3, r2
 800547c:	d01d      	beq.n	80054ba <HAL_DMA_IRQHandler+0x516>
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	4a76      	ldr	r2, [pc, #472]	; (800565c <HAL_DMA_IRQHandler+0x6b8>)
 8005484:	4293      	cmp	r3, r2
 8005486:	d018      	beq.n	80054ba <HAL_DMA_IRQHandler+0x516>
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	4a74      	ldr	r2, [pc, #464]	; (8005660 <HAL_DMA_IRQHandler+0x6bc>)
 800548e:	4293      	cmp	r3, r2
 8005490:	d013      	beq.n	80054ba <HAL_DMA_IRQHandler+0x516>
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	4a73      	ldr	r2, [pc, #460]	; (8005664 <HAL_DMA_IRQHandler+0x6c0>)
 8005498:	4293      	cmp	r3, r2
 800549a:	d00e      	beq.n	80054ba <HAL_DMA_IRQHandler+0x516>
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	4a71      	ldr	r2, [pc, #452]	; (8005668 <HAL_DMA_IRQHandler+0x6c4>)
 80054a2:	4293      	cmp	r3, r2
 80054a4:	d009      	beq.n	80054ba <HAL_DMA_IRQHandler+0x516>
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	4a70      	ldr	r2, [pc, #448]	; (800566c <HAL_DMA_IRQHandler+0x6c8>)
 80054ac:	4293      	cmp	r3, r2
 80054ae:	d004      	beq.n	80054ba <HAL_DMA_IRQHandler+0x516>
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	4a6e      	ldr	r2, [pc, #440]	; (8005670 <HAL_DMA_IRQHandler+0x6cc>)
 80054b6:	4293      	cmp	r3, r2
 80054b8:	d10a      	bne.n	80054d0 <HAL_DMA_IRQHandler+0x52c>
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	f003 0308 	and.w	r3, r3, #8
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	bf14      	ite	ne
 80054c8:	2301      	movne	r3, #1
 80054ca:	2300      	moveq	r3, #0
 80054cc:	b2db      	uxtb	r3, r3
 80054ce:	e009      	b.n	80054e4 <HAL_DMA_IRQHandler+0x540>
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	f003 0304 	and.w	r3, r3, #4
 80054da:	2b00      	cmp	r3, #0
 80054dc:	bf14      	ite	ne
 80054de:	2301      	movne	r3, #1
 80054e0:	2300      	moveq	r3, #0
 80054e2:	b2db      	uxtb	r3, r3
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d03e      	beq.n	8005566 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80054ec:	f003 031f 	and.w	r3, r3, #31
 80054f0:	2210      	movs	r2, #16
 80054f2:	409a      	lsls	r2, r3
 80054f4:	6a3b      	ldr	r3, [r7, #32]
 80054f6:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005502:	2b00      	cmp	r3, #0
 8005504:	d018      	beq.n	8005538 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005510:	2b00      	cmp	r3, #0
 8005512:	d108      	bne.n	8005526 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005518:	2b00      	cmp	r3, #0
 800551a:	d024      	beq.n	8005566 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005520:	6878      	ldr	r0, [r7, #4]
 8005522:	4798      	blx	r3
 8005524:	e01f      	b.n	8005566 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800552a:	2b00      	cmp	r3, #0
 800552c:	d01b      	beq.n	8005566 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005532:	6878      	ldr	r0, [r7, #4]
 8005534:	4798      	blx	r3
 8005536:	e016      	b.n	8005566 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005542:	2b00      	cmp	r3, #0
 8005544:	d107      	bne.n	8005556 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	681a      	ldr	r2, [r3, #0]
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	f022 0208 	bic.w	r2, r2, #8
 8005554:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800555a:	2b00      	cmp	r3, #0
 800555c:	d003      	beq.n	8005566 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005562:	6878      	ldr	r0, [r7, #4]
 8005564:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800556a:	f003 031f 	and.w	r3, r3, #31
 800556e:	2220      	movs	r2, #32
 8005570:	409a      	lsls	r2, r3
 8005572:	69bb      	ldr	r3, [r7, #24]
 8005574:	4013      	ands	r3, r2
 8005576:	2b00      	cmp	r3, #0
 8005578:	f000 8110 	beq.w	800579c <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	4a2c      	ldr	r2, [pc, #176]	; (8005634 <HAL_DMA_IRQHandler+0x690>)
 8005582:	4293      	cmp	r3, r2
 8005584:	d04a      	beq.n	800561c <HAL_DMA_IRQHandler+0x678>
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	4a2b      	ldr	r2, [pc, #172]	; (8005638 <HAL_DMA_IRQHandler+0x694>)
 800558c:	4293      	cmp	r3, r2
 800558e:	d045      	beq.n	800561c <HAL_DMA_IRQHandler+0x678>
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	4a29      	ldr	r2, [pc, #164]	; (800563c <HAL_DMA_IRQHandler+0x698>)
 8005596:	4293      	cmp	r3, r2
 8005598:	d040      	beq.n	800561c <HAL_DMA_IRQHandler+0x678>
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	4a28      	ldr	r2, [pc, #160]	; (8005640 <HAL_DMA_IRQHandler+0x69c>)
 80055a0:	4293      	cmp	r3, r2
 80055a2:	d03b      	beq.n	800561c <HAL_DMA_IRQHandler+0x678>
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	4a26      	ldr	r2, [pc, #152]	; (8005644 <HAL_DMA_IRQHandler+0x6a0>)
 80055aa:	4293      	cmp	r3, r2
 80055ac:	d036      	beq.n	800561c <HAL_DMA_IRQHandler+0x678>
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	4a25      	ldr	r2, [pc, #148]	; (8005648 <HAL_DMA_IRQHandler+0x6a4>)
 80055b4:	4293      	cmp	r3, r2
 80055b6:	d031      	beq.n	800561c <HAL_DMA_IRQHandler+0x678>
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	4a23      	ldr	r2, [pc, #140]	; (800564c <HAL_DMA_IRQHandler+0x6a8>)
 80055be:	4293      	cmp	r3, r2
 80055c0:	d02c      	beq.n	800561c <HAL_DMA_IRQHandler+0x678>
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	4a22      	ldr	r2, [pc, #136]	; (8005650 <HAL_DMA_IRQHandler+0x6ac>)
 80055c8:	4293      	cmp	r3, r2
 80055ca:	d027      	beq.n	800561c <HAL_DMA_IRQHandler+0x678>
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	4a20      	ldr	r2, [pc, #128]	; (8005654 <HAL_DMA_IRQHandler+0x6b0>)
 80055d2:	4293      	cmp	r3, r2
 80055d4:	d022      	beq.n	800561c <HAL_DMA_IRQHandler+0x678>
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	4a1f      	ldr	r2, [pc, #124]	; (8005658 <HAL_DMA_IRQHandler+0x6b4>)
 80055dc:	4293      	cmp	r3, r2
 80055de:	d01d      	beq.n	800561c <HAL_DMA_IRQHandler+0x678>
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	4a1d      	ldr	r2, [pc, #116]	; (800565c <HAL_DMA_IRQHandler+0x6b8>)
 80055e6:	4293      	cmp	r3, r2
 80055e8:	d018      	beq.n	800561c <HAL_DMA_IRQHandler+0x678>
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	4a1c      	ldr	r2, [pc, #112]	; (8005660 <HAL_DMA_IRQHandler+0x6bc>)
 80055f0:	4293      	cmp	r3, r2
 80055f2:	d013      	beq.n	800561c <HAL_DMA_IRQHandler+0x678>
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	4a1a      	ldr	r2, [pc, #104]	; (8005664 <HAL_DMA_IRQHandler+0x6c0>)
 80055fa:	4293      	cmp	r3, r2
 80055fc:	d00e      	beq.n	800561c <HAL_DMA_IRQHandler+0x678>
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	4a19      	ldr	r2, [pc, #100]	; (8005668 <HAL_DMA_IRQHandler+0x6c4>)
 8005604:	4293      	cmp	r3, r2
 8005606:	d009      	beq.n	800561c <HAL_DMA_IRQHandler+0x678>
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	4a17      	ldr	r2, [pc, #92]	; (800566c <HAL_DMA_IRQHandler+0x6c8>)
 800560e:	4293      	cmp	r3, r2
 8005610:	d004      	beq.n	800561c <HAL_DMA_IRQHandler+0x678>
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	4a16      	ldr	r2, [pc, #88]	; (8005670 <HAL_DMA_IRQHandler+0x6cc>)
 8005618:	4293      	cmp	r3, r2
 800561a:	d12b      	bne.n	8005674 <HAL_DMA_IRQHandler+0x6d0>
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	f003 0310 	and.w	r3, r3, #16
 8005626:	2b00      	cmp	r3, #0
 8005628:	bf14      	ite	ne
 800562a:	2301      	movne	r3, #1
 800562c:	2300      	moveq	r3, #0
 800562e:	b2db      	uxtb	r3, r3
 8005630:	e02a      	b.n	8005688 <HAL_DMA_IRQHandler+0x6e4>
 8005632:	bf00      	nop
 8005634:	40020010 	.word	0x40020010
 8005638:	40020028 	.word	0x40020028
 800563c:	40020040 	.word	0x40020040
 8005640:	40020058 	.word	0x40020058
 8005644:	40020070 	.word	0x40020070
 8005648:	40020088 	.word	0x40020088
 800564c:	400200a0 	.word	0x400200a0
 8005650:	400200b8 	.word	0x400200b8
 8005654:	40020410 	.word	0x40020410
 8005658:	40020428 	.word	0x40020428
 800565c:	40020440 	.word	0x40020440
 8005660:	40020458 	.word	0x40020458
 8005664:	40020470 	.word	0x40020470
 8005668:	40020488 	.word	0x40020488
 800566c:	400204a0 	.word	0x400204a0
 8005670:	400204b8 	.word	0x400204b8
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	f003 0302 	and.w	r3, r3, #2
 800567e:	2b00      	cmp	r3, #0
 8005680:	bf14      	ite	ne
 8005682:	2301      	movne	r3, #1
 8005684:	2300      	moveq	r3, #0
 8005686:	b2db      	uxtb	r3, r3
 8005688:	2b00      	cmp	r3, #0
 800568a:	f000 8087 	beq.w	800579c <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005692:	f003 031f 	and.w	r3, r3, #31
 8005696:	2220      	movs	r2, #32
 8005698:	409a      	lsls	r2, r3
 800569a:	6a3b      	ldr	r3, [r7, #32]
 800569c:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80056a4:	b2db      	uxtb	r3, r3
 80056a6:	2b04      	cmp	r3, #4
 80056a8:	d139      	bne.n	800571e <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	681a      	ldr	r2, [r3, #0]
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	f022 0216 	bic.w	r2, r2, #22
 80056b8:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	695a      	ldr	r2, [r3, #20]
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80056c8:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d103      	bne.n	80056da <HAL_DMA_IRQHandler+0x736>
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d007      	beq.n	80056ea <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	681a      	ldr	r2, [r3, #0]
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	f022 0208 	bic.w	r2, r2, #8
 80056e8:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80056ee:	f003 031f 	and.w	r3, r3, #31
 80056f2:	223f      	movs	r2, #63	; 0x3f
 80056f4:	409a      	lsls	r2, r3
 80056f6:	6a3b      	ldr	r3, [r7, #32]
 80056f8:	609a      	str	r2, [r3, #8]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	2200      	movs	r2, #0
 80056fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	2201      	movs	r2, #1
 8005706:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          if(hdma->XferAbortCallback != NULL)
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800570e:	2b00      	cmp	r3, #0
 8005710:	f000 834a 	beq.w	8005da8 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005718:	6878      	ldr	r0, [r7, #4]
 800571a:	4798      	blx	r3
          }
          return;
 800571c:	e344      	b.n	8005da8 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005728:	2b00      	cmp	r3, #0
 800572a:	d018      	beq.n	800575e <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005736:	2b00      	cmp	r3, #0
 8005738:	d108      	bne.n	800574c <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800573e:	2b00      	cmp	r3, #0
 8005740:	d02c      	beq.n	800579c <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005746:	6878      	ldr	r0, [r7, #4]
 8005748:	4798      	blx	r3
 800574a:	e027      	b.n	800579c <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005750:	2b00      	cmp	r3, #0
 8005752:	d023      	beq.n	800579c <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005758:	6878      	ldr	r0, [r7, #4]
 800575a:	4798      	blx	r3
 800575c:	e01e      	b.n	800579c <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005768:	2b00      	cmp	r3, #0
 800576a:	d10f      	bne.n	800578c <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	681a      	ldr	r2, [r3, #0]
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	f022 0210 	bic.w	r2, r2, #16
 800577a:	601a      	str	r2, [r3, #0]

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	2200      	movs	r2, #0
 8005780:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	2201      	movs	r2, #1
 8005788:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
          }

          if(hdma->XferCpltCallback != NULL)
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005790:	2b00      	cmp	r3, #0
 8005792:	d003      	beq.n	800579c <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005798:	6878      	ldr	r0, [r7, #4]
 800579a:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	f000 8306 	beq.w	8005db2 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057aa:	f003 0301 	and.w	r3, r3, #1
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	f000 8088 	beq.w	80058c4 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	2204      	movs	r2, #4
 80057b8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	4a7a      	ldr	r2, [pc, #488]	; (80059ac <HAL_DMA_IRQHandler+0xa08>)
 80057c2:	4293      	cmp	r3, r2
 80057c4:	d04a      	beq.n	800585c <HAL_DMA_IRQHandler+0x8b8>
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	4a79      	ldr	r2, [pc, #484]	; (80059b0 <HAL_DMA_IRQHandler+0xa0c>)
 80057cc:	4293      	cmp	r3, r2
 80057ce:	d045      	beq.n	800585c <HAL_DMA_IRQHandler+0x8b8>
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	4a77      	ldr	r2, [pc, #476]	; (80059b4 <HAL_DMA_IRQHandler+0xa10>)
 80057d6:	4293      	cmp	r3, r2
 80057d8:	d040      	beq.n	800585c <HAL_DMA_IRQHandler+0x8b8>
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	4a76      	ldr	r2, [pc, #472]	; (80059b8 <HAL_DMA_IRQHandler+0xa14>)
 80057e0:	4293      	cmp	r3, r2
 80057e2:	d03b      	beq.n	800585c <HAL_DMA_IRQHandler+0x8b8>
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	4a74      	ldr	r2, [pc, #464]	; (80059bc <HAL_DMA_IRQHandler+0xa18>)
 80057ea:	4293      	cmp	r3, r2
 80057ec:	d036      	beq.n	800585c <HAL_DMA_IRQHandler+0x8b8>
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	4a73      	ldr	r2, [pc, #460]	; (80059c0 <HAL_DMA_IRQHandler+0xa1c>)
 80057f4:	4293      	cmp	r3, r2
 80057f6:	d031      	beq.n	800585c <HAL_DMA_IRQHandler+0x8b8>
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	4a71      	ldr	r2, [pc, #452]	; (80059c4 <HAL_DMA_IRQHandler+0xa20>)
 80057fe:	4293      	cmp	r3, r2
 8005800:	d02c      	beq.n	800585c <HAL_DMA_IRQHandler+0x8b8>
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	4a70      	ldr	r2, [pc, #448]	; (80059c8 <HAL_DMA_IRQHandler+0xa24>)
 8005808:	4293      	cmp	r3, r2
 800580a:	d027      	beq.n	800585c <HAL_DMA_IRQHandler+0x8b8>
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	4a6e      	ldr	r2, [pc, #440]	; (80059cc <HAL_DMA_IRQHandler+0xa28>)
 8005812:	4293      	cmp	r3, r2
 8005814:	d022      	beq.n	800585c <HAL_DMA_IRQHandler+0x8b8>
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	4a6d      	ldr	r2, [pc, #436]	; (80059d0 <HAL_DMA_IRQHandler+0xa2c>)
 800581c:	4293      	cmp	r3, r2
 800581e:	d01d      	beq.n	800585c <HAL_DMA_IRQHandler+0x8b8>
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	4a6b      	ldr	r2, [pc, #428]	; (80059d4 <HAL_DMA_IRQHandler+0xa30>)
 8005826:	4293      	cmp	r3, r2
 8005828:	d018      	beq.n	800585c <HAL_DMA_IRQHandler+0x8b8>
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	4a6a      	ldr	r2, [pc, #424]	; (80059d8 <HAL_DMA_IRQHandler+0xa34>)
 8005830:	4293      	cmp	r3, r2
 8005832:	d013      	beq.n	800585c <HAL_DMA_IRQHandler+0x8b8>
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	4a68      	ldr	r2, [pc, #416]	; (80059dc <HAL_DMA_IRQHandler+0xa38>)
 800583a:	4293      	cmp	r3, r2
 800583c:	d00e      	beq.n	800585c <HAL_DMA_IRQHandler+0x8b8>
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	4a67      	ldr	r2, [pc, #412]	; (80059e0 <HAL_DMA_IRQHandler+0xa3c>)
 8005844:	4293      	cmp	r3, r2
 8005846:	d009      	beq.n	800585c <HAL_DMA_IRQHandler+0x8b8>
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	4a65      	ldr	r2, [pc, #404]	; (80059e4 <HAL_DMA_IRQHandler+0xa40>)
 800584e:	4293      	cmp	r3, r2
 8005850:	d004      	beq.n	800585c <HAL_DMA_IRQHandler+0x8b8>
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	4a64      	ldr	r2, [pc, #400]	; (80059e8 <HAL_DMA_IRQHandler+0xa44>)
 8005858:	4293      	cmp	r3, r2
 800585a:	d108      	bne.n	800586e <HAL_DMA_IRQHandler+0x8ca>
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	681a      	ldr	r2, [r3, #0]
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	f022 0201 	bic.w	r2, r2, #1
 800586a:	601a      	str	r2, [r3, #0]
 800586c:	e007      	b.n	800587e <HAL_DMA_IRQHandler+0x8da>
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	681a      	ldr	r2, [r3, #0]
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	f022 0201 	bic.w	r2, r2, #1
 800587c:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	3301      	adds	r3, #1
 8005882:	60fb      	str	r3, [r7, #12]
 8005884:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005886:	429a      	cmp	r2, r3
 8005888:	d307      	bcc.n	800589a <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	f003 0301 	and.w	r3, r3, #1
 8005894:	2b00      	cmp	r3, #0
 8005896:	d1f2      	bne.n	800587e <HAL_DMA_IRQHandler+0x8da>
 8005898:	e000      	b.n	800589c <HAL_DMA_IRQHandler+0x8f8>
            break;
 800589a:	bf00      	nop

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	2200      	movs	r2, #0
 80058a0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	f003 0301 	and.w	r3, r3, #1
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d004      	beq.n	80058bc <HAL_DMA_IRQHandler+0x918>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	2203      	movs	r2, #3
 80058b6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 80058ba:	e003      	b.n	80058c4 <HAL_DMA_IRQHandler+0x920>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	2201      	movs	r2, #1
 80058c0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }
      }

      if(hdma->XferErrorCallback != NULL)
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	f000 8272 	beq.w	8005db2 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80058d2:	6878      	ldr	r0, [r7, #4]
 80058d4:	4798      	blx	r3
 80058d6:	e26c      	b.n	8005db2 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	4a43      	ldr	r2, [pc, #268]	; (80059ec <HAL_DMA_IRQHandler+0xa48>)
 80058de:	4293      	cmp	r3, r2
 80058e0:	d022      	beq.n	8005928 <HAL_DMA_IRQHandler+0x984>
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	4a42      	ldr	r2, [pc, #264]	; (80059f0 <HAL_DMA_IRQHandler+0xa4c>)
 80058e8:	4293      	cmp	r3, r2
 80058ea:	d01d      	beq.n	8005928 <HAL_DMA_IRQHandler+0x984>
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	4a40      	ldr	r2, [pc, #256]	; (80059f4 <HAL_DMA_IRQHandler+0xa50>)
 80058f2:	4293      	cmp	r3, r2
 80058f4:	d018      	beq.n	8005928 <HAL_DMA_IRQHandler+0x984>
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	4a3f      	ldr	r2, [pc, #252]	; (80059f8 <HAL_DMA_IRQHandler+0xa54>)
 80058fc:	4293      	cmp	r3, r2
 80058fe:	d013      	beq.n	8005928 <HAL_DMA_IRQHandler+0x984>
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	4a3d      	ldr	r2, [pc, #244]	; (80059fc <HAL_DMA_IRQHandler+0xa58>)
 8005906:	4293      	cmp	r3, r2
 8005908:	d00e      	beq.n	8005928 <HAL_DMA_IRQHandler+0x984>
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	4a3c      	ldr	r2, [pc, #240]	; (8005a00 <HAL_DMA_IRQHandler+0xa5c>)
 8005910:	4293      	cmp	r3, r2
 8005912:	d009      	beq.n	8005928 <HAL_DMA_IRQHandler+0x984>
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	4a3a      	ldr	r2, [pc, #232]	; (8005a04 <HAL_DMA_IRQHandler+0xa60>)
 800591a:	4293      	cmp	r3, r2
 800591c:	d004      	beq.n	8005928 <HAL_DMA_IRQHandler+0x984>
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	4a39      	ldr	r2, [pc, #228]	; (8005a08 <HAL_DMA_IRQHandler+0xa64>)
 8005924:	4293      	cmp	r3, r2
 8005926:	d101      	bne.n	800592c <HAL_DMA_IRQHandler+0x988>
 8005928:	2301      	movs	r3, #1
 800592a:	e000      	b.n	800592e <HAL_DMA_IRQHandler+0x98a>
 800592c:	2300      	movs	r3, #0
 800592e:	2b00      	cmp	r3, #0
 8005930:	f000 823f 	beq.w	8005db2 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005940:	f003 031f 	and.w	r3, r3, #31
 8005944:	2204      	movs	r2, #4
 8005946:	409a      	lsls	r2, r3
 8005948:	697b      	ldr	r3, [r7, #20]
 800594a:	4013      	ands	r3, r2
 800594c:	2b00      	cmp	r3, #0
 800594e:	f000 80cd 	beq.w	8005aec <HAL_DMA_IRQHandler+0xb48>
 8005952:	693b      	ldr	r3, [r7, #16]
 8005954:	f003 0304 	and.w	r3, r3, #4
 8005958:	2b00      	cmp	r3, #0
 800595a:	f000 80c7 	beq.w	8005aec <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005962:	f003 031f 	and.w	r3, r3, #31
 8005966:	2204      	movs	r2, #4
 8005968:	409a      	lsls	r2, r3
 800596a:	69fb      	ldr	r3, [r7, #28]
 800596c:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800596e:	693b      	ldr	r3, [r7, #16]
 8005970:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005974:	2b00      	cmp	r3, #0
 8005976:	d049      	beq.n	8005a0c <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8005978:	693b      	ldr	r3, [r7, #16]
 800597a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800597e:	2b00      	cmp	r3, #0
 8005980:	d109      	bne.n	8005996 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005986:	2b00      	cmp	r3, #0
 8005988:	f000 8210 	beq.w	8005dac <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005990:	6878      	ldr	r0, [r7, #4]
 8005992:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005994:	e20a      	b.n	8005dac <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800599a:	2b00      	cmp	r3, #0
 800599c:	f000 8206 	beq.w	8005dac <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059a4:	6878      	ldr	r0, [r7, #4]
 80059a6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80059a8:	e200      	b.n	8005dac <HAL_DMA_IRQHandler+0xe08>
 80059aa:	bf00      	nop
 80059ac:	40020010 	.word	0x40020010
 80059b0:	40020028 	.word	0x40020028
 80059b4:	40020040 	.word	0x40020040
 80059b8:	40020058 	.word	0x40020058
 80059bc:	40020070 	.word	0x40020070
 80059c0:	40020088 	.word	0x40020088
 80059c4:	400200a0 	.word	0x400200a0
 80059c8:	400200b8 	.word	0x400200b8
 80059cc:	40020410 	.word	0x40020410
 80059d0:	40020428 	.word	0x40020428
 80059d4:	40020440 	.word	0x40020440
 80059d8:	40020458 	.word	0x40020458
 80059dc:	40020470 	.word	0x40020470
 80059e0:	40020488 	.word	0x40020488
 80059e4:	400204a0 	.word	0x400204a0
 80059e8:	400204b8 	.word	0x400204b8
 80059ec:	58025408 	.word	0x58025408
 80059f0:	5802541c 	.word	0x5802541c
 80059f4:	58025430 	.word	0x58025430
 80059f8:	58025444 	.word	0x58025444
 80059fc:	58025458 	.word	0x58025458
 8005a00:	5802546c 	.word	0x5802546c
 8005a04:	58025480 	.word	0x58025480
 8005a08:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8005a0c:	693b      	ldr	r3, [r7, #16]
 8005a0e:	f003 0320 	and.w	r3, r3, #32
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d160      	bne.n	8005ad8 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	4a8c      	ldr	r2, [pc, #560]	; (8005c4c <HAL_DMA_IRQHandler+0xca8>)
 8005a1c:	4293      	cmp	r3, r2
 8005a1e:	d04a      	beq.n	8005ab6 <HAL_DMA_IRQHandler+0xb12>
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	4a8a      	ldr	r2, [pc, #552]	; (8005c50 <HAL_DMA_IRQHandler+0xcac>)
 8005a26:	4293      	cmp	r3, r2
 8005a28:	d045      	beq.n	8005ab6 <HAL_DMA_IRQHandler+0xb12>
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	4a89      	ldr	r2, [pc, #548]	; (8005c54 <HAL_DMA_IRQHandler+0xcb0>)
 8005a30:	4293      	cmp	r3, r2
 8005a32:	d040      	beq.n	8005ab6 <HAL_DMA_IRQHandler+0xb12>
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	4a87      	ldr	r2, [pc, #540]	; (8005c58 <HAL_DMA_IRQHandler+0xcb4>)
 8005a3a:	4293      	cmp	r3, r2
 8005a3c:	d03b      	beq.n	8005ab6 <HAL_DMA_IRQHandler+0xb12>
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	4a86      	ldr	r2, [pc, #536]	; (8005c5c <HAL_DMA_IRQHandler+0xcb8>)
 8005a44:	4293      	cmp	r3, r2
 8005a46:	d036      	beq.n	8005ab6 <HAL_DMA_IRQHandler+0xb12>
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	4a84      	ldr	r2, [pc, #528]	; (8005c60 <HAL_DMA_IRQHandler+0xcbc>)
 8005a4e:	4293      	cmp	r3, r2
 8005a50:	d031      	beq.n	8005ab6 <HAL_DMA_IRQHandler+0xb12>
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	4a83      	ldr	r2, [pc, #524]	; (8005c64 <HAL_DMA_IRQHandler+0xcc0>)
 8005a58:	4293      	cmp	r3, r2
 8005a5a:	d02c      	beq.n	8005ab6 <HAL_DMA_IRQHandler+0xb12>
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	4a81      	ldr	r2, [pc, #516]	; (8005c68 <HAL_DMA_IRQHandler+0xcc4>)
 8005a62:	4293      	cmp	r3, r2
 8005a64:	d027      	beq.n	8005ab6 <HAL_DMA_IRQHandler+0xb12>
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	4a80      	ldr	r2, [pc, #512]	; (8005c6c <HAL_DMA_IRQHandler+0xcc8>)
 8005a6c:	4293      	cmp	r3, r2
 8005a6e:	d022      	beq.n	8005ab6 <HAL_DMA_IRQHandler+0xb12>
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	4a7e      	ldr	r2, [pc, #504]	; (8005c70 <HAL_DMA_IRQHandler+0xccc>)
 8005a76:	4293      	cmp	r3, r2
 8005a78:	d01d      	beq.n	8005ab6 <HAL_DMA_IRQHandler+0xb12>
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	4a7d      	ldr	r2, [pc, #500]	; (8005c74 <HAL_DMA_IRQHandler+0xcd0>)
 8005a80:	4293      	cmp	r3, r2
 8005a82:	d018      	beq.n	8005ab6 <HAL_DMA_IRQHandler+0xb12>
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	4a7b      	ldr	r2, [pc, #492]	; (8005c78 <HAL_DMA_IRQHandler+0xcd4>)
 8005a8a:	4293      	cmp	r3, r2
 8005a8c:	d013      	beq.n	8005ab6 <HAL_DMA_IRQHandler+0xb12>
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	4a7a      	ldr	r2, [pc, #488]	; (8005c7c <HAL_DMA_IRQHandler+0xcd8>)
 8005a94:	4293      	cmp	r3, r2
 8005a96:	d00e      	beq.n	8005ab6 <HAL_DMA_IRQHandler+0xb12>
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	4a78      	ldr	r2, [pc, #480]	; (8005c80 <HAL_DMA_IRQHandler+0xcdc>)
 8005a9e:	4293      	cmp	r3, r2
 8005aa0:	d009      	beq.n	8005ab6 <HAL_DMA_IRQHandler+0xb12>
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	4a77      	ldr	r2, [pc, #476]	; (8005c84 <HAL_DMA_IRQHandler+0xce0>)
 8005aa8:	4293      	cmp	r3, r2
 8005aaa:	d004      	beq.n	8005ab6 <HAL_DMA_IRQHandler+0xb12>
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	4a75      	ldr	r2, [pc, #468]	; (8005c88 <HAL_DMA_IRQHandler+0xce4>)
 8005ab2:	4293      	cmp	r3, r2
 8005ab4:	d108      	bne.n	8005ac8 <HAL_DMA_IRQHandler+0xb24>
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	681a      	ldr	r2, [r3, #0]
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	f022 0208 	bic.w	r2, r2, #8
 8005ac4:	601a      	str	r2, [r3, #0]
 8005ac6:	e007      	b.n	8005ad8 <HAL_DMA_IRQHandler+0xb34>
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	681a      	ldr	r2, [r3, #0]
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	f022 0204 	bic.w	r2, r2, #4
 8005ad6:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	f000 8165 	beq.w	8005dac <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ae6:	6878      	ldr	r0, [r7, #4]
 8005ae8:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005aea:	e15f      	b.n	8005dac <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005af0:	f003 031f 	and.w	r3, r3, #31
 8005af4:	2202      	movs	r2, #2
 8005af6:	409a      	lsls	r2, r3
 8005af8:	697b      	ldr	r3, [r7, #20]
 8005afa:	4013      	ands	r3, r2
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	f000 80c5 	beq.w	8005c8c <HAL_DMA_IRQHandler+0xce8>
 8005b02:	693b      	ldr	r3, [r7, #16]
 8005b04:	f003 0302 	and.w	r3, r3, #2
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	f000 80bf 	beq.w	8005c8c <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005b12:	f003 031f 	and.w	r3, r3, #31
 8005b16:	2202      	movs	r2, #2
 8005b18:	409a      	lsls	r2, r3
 8005b1a:	69fb      	ldr	r3, [r7, #28]
 8005b1c:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005b1e:	693b      	ldr	r3, [r7, #16]
 8005b20:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d018      	beq.n	8005b5a <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8005b28:	693b      	ldr	r3, [r7, #16]
 8005b2a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d109      	bne.n	8005b46 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	f000 813a 	beq.w	8005db0 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b40:	6878      	ldr	r0, [r7, #4]
 8005b42:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005b44:	e134      	b.n	8005db0 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	f000 8130 	beq.w	8005db0 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b54:	6878      	ldr	r0, [r7, #4]
 8005b56:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005b58:	e12a      	b.n	8005db0 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8005b5a:	693b      	ldr	r3, [r7, #16]
 8005b5c:	f003 0320 	and.w	r3, r3, #32
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d168      	bne.n	8005c36 <HAL_DMA_IRQHandler+0xc92>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	4a38      	ldr	r2, [pc, #224]	; (8005c4c <HAL_DMA_IRQHandler+0xca8>)
 8005b6a:	4293      	cmp	r3, r2
 8005b6c:	d04a      	beq.n	8005c04 <HAL_DMA_IRQHandler+0xc60>
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	4a37      	ldr	r2, [pc, #220]	; (8005c50 <HAL_DMA_IRQHandler+0xcac>)
 8005b74:	4293      	cmp	r3, r2
 8005b76:	d045      	beq.n	8005c04 <HAL_DMA_IRQHandler+0xc60>
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	4a35      	ldr	r2, [pc, #212]	; (8005c54 <HAL_DMA_IRQHandler+0xcb0>)
 8005b7e:	4293      	cmp	r3, r2
 8005b80:	d040      	beq.n	8005c04 <HAL_DMA_IRQHandler+0xc60>
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	4a34      	ldr	r2, [pc, #208]	; (8005c58 <HAL_DMA_IRQHandler+0xcb4>)
 8005b88:	4293      	cmp	r3, r2
 8005b8a:	d03b      	beq.n	8005c04 <HAL_DMA_IRQHandler+0xc60>
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	4a32      	ldr	r2, [pc, #200]	; (8005c5c <HAL_DMA_IRQHandler+0xcb8>)
 8005b92:	4293      	cmp	r3, r2
 8005b94:	d036      	beq.n	8005c04 <HAL_DMA_IRQHandler+0xc60>
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	4a31      	ldr	r2, [pc, #196]	; (8005c60 <HAL_DMA_IRQHandler+0xcbc>)
 8005b9c:	4293      	cmp	r3, r2
 8005b9e:	d031      	beq.n	8005c04 <HAL_DMA_IRQHandler+0xc60>
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	4a2f      	ldr	r2, [pc, #188]	; (8005c64 <HAL_DMA_IRQHandler+0xcc0>)
 8005ba6:	4293      	cmp	r3, r2
 8005ba8:	d02c      	beq.n	8005c04 <HAL_DMA_IRQHandler+0xc60>
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	4a2e      	ldr	r2, [pc, #184]	; (8005c68 <HAL_DMA_IRQHandler+0xcc4>)
 8005bb0:	4293      	cmp	r3, r2
 8005bb2:	d027      	beq.n	8005c04 <HAL_DMA_IRQHandler+0xc60>
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	4a2c      	ldr	r2, [pc, #176]	; (8005c6c <HAL_DMA_IRQHandler+0xcc8>)
 8005bba:	4293      	cmp	r3, r2
 8005bbc:	d022      	beq.n	8005c04 <HAL_DMA_IRQHandler+0xc60>
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	4a2b      	ldr	r2, [pc, #172]	; (8005c70 <HAL_DMA_IRQHandler+0xccc>)
 8005bc4:	4293      	cmp	r3, r2
 8005bc6:	d01d      	beq.n	8005c04 <HAL_DMA_IRQHandler+0xc60>
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	4a29      	ldr	r2, [pc, #164]	; (8005c74 <HAL_DMA_IRQHandler+0xcd0>)
 8005bce:	4293      	cmp	r3, r2
 8005bd0:	d018      	beq.n	8005c04 <HAL_DMA_IRQHandler+0xc60>
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	4a28      	ldr	r2, [pc, #160]	; (8005c78 <HAL_DMA_IRQHandler+0xcd4>)
 8005bd8:	4293      	cmp	r3, r2
 8005bda:	d013      	beq.n	8005c04 <HAL_DMA_IRQHandler+0xc60>
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	4a26      	ldr	r2, [pc, #152]	; (8005c7c <HAL_DMA_IRQHandler+0xcd8>)
 8005be2:	4293      	cmp	r3, r2
 8005be4:	d00e      	beq.n	8005c04 <HAL_DMA_IRQHandler+0xc60>
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	4a25      	ldr	r2, [pc, #148]	; (8005c80 <HAL_DMA_IRQHandler+0xcdc>)
 8005bec:	4293      	cmp	r3, r2
 8005bee:	d009      	beq.n	8005c04 <HAL_DMA_IRQHandler+0xc60>
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	4a23      	ldr	r2, [pc, #140]	; (8005c84 <HAL_DMA_IRQHandler+0xce0>)
 8005bf6:	4293      	cmp	r3, r2
 8005bf8:	d004      	beq.n	8005c04 <HAL_DMA_IRQHandler+0xc60>
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	4a22      	ldr	r2, [pc, #136]	; (8005c88 <HAL_DMA_IRQHandler+0xce4>)
 8005c00:	4293      	cmp	r3, r2
 8005c02:	d108      	bne.n	8005c16 <HAL_DMA_IRQHandler+0xc72>
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	681a      	ldr	r2, [r3, #0]
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	f022 0214 	bic.w	r2, r2, #20
 8005c12:	601a      	str	r2, [r3, #0]
 8005c14:	e007      	b.n	8005c26 <HAL_DMA_IRQHandler+0xc82>
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	681a      	ldr	r2, [r3, #0]
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	f022 020a 	bic.w	r2, r2, #10
 8005c24:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	2200      	movs	r2, #0
 8005c2a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	2201      	movs	r2, #1
 8005c32:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	f000 80b8 	beq.w	8005db0 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c44:	6878      	ldr	r0, [r7, #4]
 8005c46:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005c48:	e0b2      	b.n	8005db0 <HAL_DMA_IRQHandler+0xe0c>
 8005c4a:	bf00      	nop
 8005c4c:	40020010 	.word	0x40020010
 8005c50:	40020028 	.word	0x40020028
 8005c54:	40020040 	.word	0x40020040
 8005c58:	40020058 	.word	0x40020058
 8005c5c:	40020070 	.word	0x40020070
 8005c60:	40020088 	.word	0x40020088
 8005c64:	400200a0 	.word	0x400200a0
 8005c68:	400200b8 	.word	0x400200b8
 8005c6c:	40020410 	.word	0x40020410
 8005c70:	40020428 	.word	0x40020428
 8005c74:	40020440 	.word	0x40020440
 8005c78:	40020458 	.word	0x40020458
 8005c7c:	40020470 	.word	0x40020470
 8005c80:	40020488 	.word	0x40020488
 8005c84:	400204a0 	.word	0x400204a0
 8005c88:	400204b8 	.word	0x400204b8
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005c90:	f003 031f 	and.w	r3, r3, #31
 8005c94:	2208      	movs	r2, #8
 8005c96:	409a      	lsls	r2, r3
 8005c98:	697b      	ldr	r3, [r7, #20]
 8005c9a:	4013      	ands	r3, r2
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	f000 8088 	beq.w	8005db2 <HAL_DMA_IRQHandler+0xe0e>
 8005ca2:	693b      	ldr	r3, [r7, #16]
 8005ca4:	f003 0308 	and.w	r3, r3, #8
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	f000 8082 	beq.w	8005db2 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	4a41      	ldr	r2, [pc, #260]	; (8005db8 <HAL_DMA_IRQHandler+0xe14>)
 8005cb4:	4293      	cmp	r3, r2
 8005cb6:	d04a      	beq.n	8005d4e <HAL_DMA_IRQHandler+0xdaa>
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	4a3f      	ldr	r2, [pc, #252]	; (8005dbc <HAL_DMA_IRQHandler+0xe18>)
 8005cbe:	4293      	cmp	r3, r2
 8005cc0:	d045      	beq.n	8005d4e <HAL_DMA_IRQHandler+0xdaa>
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	4a3e      	ldr	r2, [pc, #248]	; (8005dc0 <HAL_DMA_IRQHandler+0xe1c>)
 8005cc8:	4293      	cmp	r3, r2
 8005cca:	d040      	beq.n	8005d4e <HAL_DMA_IRQHandler+0xdaa>
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	4a3c      	ldr	r2, [pc, #240]	; (8005dc4 <HAL_DMA_IRQHandler+0xe20>)
 8005cd2:	4293      	cmp	r3, r2
 8005cd4:	d03b      	beq.n	8005d4e <HAL_DMA_IRQHandler+0xdaa>
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	4a3b      	ldr	r2, [pc, #236]	; (8005dc8 <HAL_DMA_IRQHandler+0xe24>)
 8005cdc:	4293      	cmp	r3, r2
 8005cde:	d036      	beq.n	8005d4e <HAL_DMA_IRQHandler+0xdaa>
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	4a39      	ldr	r2, [pc, #228]	; (8005dcc <HAL_DMA_IRQHandler+0xe28>)
 8005ce6:	4293      	cmp	r3, r2
 8005ce8:	d031      	beq.n	8005d4e <HAL_DMA_IRQHandler+0xdaa>
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	4a38      	ldr	r2, [pc, #224]	; (8005dd0 <HAL_DMA_IRQHandler+0xe2c>)
 8005cf0:	4293      	cmp	r3, r2
 8005cf2:	d02c      	beq.n	8005d4e <HAL_DMA_IRQHandler+0xdaa>
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	4a36      	ldr	r2, [pc, #216]	; (8005dd4 <HAL_DMA_IRQHandler+0xe30>)
 8005cfa:	4293      	cmp	r3, r2
 8005cfc:	d027      	beq.n	8005d4e <HAL_DMA_IRQHandler+0xdaa>
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	4a35      	ldr	r2, [pc, #212]	; (8005dd8 <HAL_DMA_IRQHandler+0xe34>)
 8005d04:	4293      	cmp	r3, r2
 8005d06:	d022      	beq.n	8005d4e <HAL_DMA_IRQHandler+0xdaa>
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	4a33      	ldr	r2, [pc, #204]	; (8005ddc <HAL_DMA_IRQHandler+0xe38>)
 8005d0e:	4293      	cmp	r3, r2
 8005d10:	d01d      	beq.n	8005d4e <HAL_DMA_IRQHandler+0xdaa>
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	4a32      	ldr	r2, [pc, #200]	; (8005de0 <HAL_DMA_IRQHandler+0xe3c>)
 8005d18:	4293      	cmp	r3, r2
 8005d1a:	d018      	beq.n	8005d4e <HAL_DMA_IRQHandler+0xdaa>
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	4a30      	ldr	r2, [pc, #192]	; (8005de4 <HAL_DMA_IRQHandler+0xe40>)
 8005d22:	4293      	cmp	r3, r2
 8005d24:	d013      	beq.n	8005d4e <HAL_DMA_IRQHandler+0xdaa>
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	4a2f      	ldr	r2, [pc, #188]	; (8005de8 <HAL_DMA_IRQHandler+0xe44>)
 8005d2c:	4293      	cmp	r3, r2
 8005d2e:	d00e      	beq.n	8005d4e <HAL_DMA_IRQHandler+0xdaa>
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	4a2d      	ldr	r2, [pc, #180]	; (8005dec <HAL_DMA_IRQHandler+0xe48>)
 8005d36:	4293      	cmp	r3, r2
 8005d38:	d009      	beq.n	8005d4e <HAL_DMA_IRQHandler+0xdaa>
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	4a2c      	ldr	r2, [pc, #176]	; (8005df0 <HAL_DMA_IRQHandler+0xe4c>)
 8005d40:	4293      	cmp	r3, r2
 8005d42:	d004      	beq.n	8005d4e <HAL_DMA_IRQHandler+0xdaa>
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	4a2a      	ldr	r2, [pc, #168]	; (8005df4 <HAL_DMA_IRQHandler+0xe50>)
 8005d4a:	4293      	cmp	r3, r2
 8005d4c:	d108      	bne.n	8005d60 <HAL_DMA_IRQHandler+0xdbc>
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	681a      	ldr	r2, [r3, #0]
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	f022 021c 	bic.w	r2, r2, #28
 8005d5c:	601a      	str	r2, [r3, #0]
 8005d5e:	e007      	b.n	8005d70 <HAL_DMA_IRQHandler+0xdcc>
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	681a      	ldr	r2, [r3, #0]
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	f022 020e 	bic.w	r2, r2, #14
 8005d6e:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005d74:	f003 031f 	and.w	r3, r3, #31
 8005d78:	2201      	movs	r2, #1
 8005d7a:	409a      	lsls	r2, r3
 8005d7c:	69fb      	ldr	r3, [r7, #28]
 8005d7e:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	2201      	movs	r2, #1
 8005d84:	655a      	str	r2, [r3, #84]	; 0x54

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	2200      	movs	r2, #0
 8005d8a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	2201      	movs	r2, #1
 8005d92:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      if (hdma->XferErrorCallback != NULL)
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d009      	beq.n	8005db2 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005da2:	6878      	ldr	r0, [r7, #4]
 8005da4:	4798      	blx	r3
 8005da6:	e004      	b.n	8005db2 <HAL_DMA_IRQHandler+0xe0e>
          return;
 8005da8:	bf00      	nop
 8005daa:	e002      	b.n	8005db2 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005dac:	bf00      	nop
 8005dae:	e000      	b.n	8005db2 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005db0:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8005db2:	3728      	adds	r7, #40	; 0x28
 8005db4:	46bd      	mov	sp, r7
 8005db6:	bd80      	pop	{r7, pc}
 8005db8:	40020010 	.word	0x40020010
 8005dbc:	40020028 	.word	0x40020028
 8005dc0:	40020040 	.word	0x40020040
 8005dc4:	40020058 	.word	0x40020058
 8005dc8:	40020070 	.word	0x40020070
 8005dcc:	40020088 	.word	0x40020088
 8005dd0:	400200a0 	.word	0x400200a0
 8005dd4:	400200b8 	.word	0x400200b8
 8005dd8:	40020410 	.word	0x40020410
 8005ddc:	40020428 	.word	0x40020428
 8005de0:	40020440 	.word	0x40020440
 8005de4:	40020458 	.word	0x40020458
 8005de8:	40020470 	.word	0x40020470
 8005dec:	40020488 	.word	0x40020488
 8005df0:	400204a0 	.word	0x400204a0
 8005df4:	400204b8 	.word	0x400204b8

08005df8 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8005df8:	b480      	push	{r7}
 8005dfa:	b083      	sub	sp, #12
 8005dfc:	af00      	add	r7, sp, #0
 8005dfe:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8005e04:	4618      	mov	r0, r3
 8005e06:	370c      	adds	r7, #12
 8005e08:	46bd      	mov	sp, r7
 8005e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e0e:	4770      	bx	lr

08005e10 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005e10:	b480      	push	{r7}
 8005e12:	b087      	sub	sp, #28
 8005e14:	af00      	add	r7, sp, #0
 8005e16:	60f8      	str	r0, [r7, #12]
 8005e18:	60b9      	str	r1, [r7, #8]
 8005e1a:	607a      	str	r2, [r7, #4]
 8005e1c:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e22:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e28:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	4a84      	ldr	r2, [pc, #528]	; (8006040 <DMA_SetConfig+0x230>)
 8005e30:	4293      	cmp	r3, r2
 8005e32:	d072      	beq.n	8005f1a <DMA_SetConfig+0x10a>
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	4a82      	ldr	r2, [pc, #520]	; (8006044 <DMA_SetConfig+0x234>)
 8005e3a:	4293      	cmp	r3, r2
 8005e3c:	d06d      	beq.n	8005f1a <DMA_SetConfig+0x10a>
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	4a81      	ldr	r2, [pc, #516]	; (8006048 <DMA_SetConfig+0x238>)
 8005e44:	4293      	cmp	r3, r2
 8005e46:	d068      	beq.n	8005f1a <DMA_SetConfig+0x10a>
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	4a7f      	ldr	r2, [pc, #508]	; (800604c <DMA_SetConfig+0x23c>)
 8005e4e:	4293      	cmp	r3, r2
 8005e50:	d063      	beq.n	8005f1a <DMA_SetConfig+0x10a>
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	4a7e      	ldr	r2, [pc, #504]	; (8006050 <DMA_SetConfig+0x240>)
 8005e58:	4293      	cmp	r3, r2
 8005e5a:	d05e      	beq.n	8005f1a <DMA_SetConfig+0x10a>
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	4a7c      	ldr	r2, [pc, #496]	; (8006054 <DMA_SetConfig+0x244>)
 8005e62:	4293      	cmp	r3, r2
 8005e64:	d059      	beq.n	8005f1a <DMA_SetConfig+0x10a>
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	4a7b      	ldr	r2, [pc, #492]	; (8006058 <DMA_SetConfig+0x248>)
 8005e6c:	4293      	cmp	r3, r2
 8005e6e:	d054      	beq.n	8005f1a <DMA_SetConfig+0x10a>
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	4a79      	ldr	r2, [pc, #484]	; (800605c <DMA_SetConfig+0x24c>)
 8005e76:	4293      	cmp	r3, r2
 8005e78:	d04f      	beq.n	8005f1a <DMA_SetConfig+0x10a>
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	4a78      	ldr	r2, [pc, #480]	; (8006060 <DMA_SetConfig+0x250>)
 8005e80:	4293      	cmp	r3, r2
 8005e82:	d04a      	beq.n	8005f1a <DMA_SetConfig+0x10a>
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	4a76      	ldr	r2, [pc, #472]	; (8006064 <DMA_SetConfig+0x254>)
 8005e8a:	4293      	cmp	r3, r2
 8005e8c:	d045      	beq.n	8005f1a <DMA_SetConfig+0x10a>
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	4a75      	ldr	r2, [pc, #468]	; (8006068 <DMA_SetConfig+0x258>)
 8005e94:	4293      	cmp	r3, r2
 8005e96:	d040      	beq.n	8005f1a <DMA_SetConfig+0x10a>
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	4a73      	ldr	r2, [pc, #460]	; (800606c <DMA_SetConfig+0x25c>)
 8005e9e:	4293      	cmp	r3, r2
 8005ea0:	d03b      	beq.n	8005f1a <DMA_SetConfig+0x10a>
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	4a72      	ldr	r2, [pc, #456]	; (8006070 <DMA_SetConfig+0x260>)
 8005ea8:	4293      	cmp	r3, r2
 8005eaa:	d036      	beq.n	8005f1a <DMA_SetConfig+0x10a>
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	4a70      	ldr	r2, [pc, #448]	; (8006074 <DMA_SetConfig+0x264>)
 8005eb2:	4293      	cmp	r3, r2
 8005eb4:	d031      	beq.n	8005f1a <DMA_SetConfig+0x10a>
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	4a6f      	ldr	r2, [pc, #444]	; (8006078 <DMA_SetConfig+0x268>)
 8005ebc:	4293      	cmp	r3, r2
 8005ebe:	d02c      	beq.n	8005f1a <DMA_SetConfig+0x10a>
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	4a6d      	ldr	r2, [pc, #436]	; (800607c <DMA_SetConfig+0x26c>)
 8005ec6:	4293      	cmp	r3, r2
 8005ec8:	d027      	beq.n	8005f1a <DMA_SetConfig+0x10a>
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	4a6c      	ldr	r2, [pc, #432]	; (8006080 <DMA_SetConfig+0x270>)
 8005ed0:	4293      	cmp	r3, r2
 8005ed2:	d022      	beq.n	8005f1a <DMA_SetConfig+0x10a>
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	4a6a      	ldr	r2, [pc, #424]	; (8006084 <DMA_SetConfig+0x274>)
 8005eda:	4293      	cmp	r3, r2
 8005edc:	d01d      	beq.n	8005f1a <DMA_SetConfig+0x10a>
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	4a69      	ldr	r2, [pc, #420]	; (8006088 <DMA_SetConfig+0x278>)
 8005ee4:	4293      	cmp	r3, r2
 8005ee6:	d018      	beq.n	8005f1a <DMA_SetConfig+0x10a>
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	4a67      	ldr	r2, [pc, #412]	; (800608c <DMA_SetConfig+0x27c>)
 8005eee:	4293      	cmp	r3, r2
 8005ef0:	d013      	beq.n	8005f1a <DMA_SetConfig+0x10a>
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	4a66      	ldr	r2, [pc, #408]	; (8006090 <DMA_SetConfig+0x280>)
 8005ef8:	4293      	cmp	r3, r2
 8005efa:	d00e      	beq.n	8005f1a <DMA_SetConfig+0x10a>
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	4a64      	ldr	r2, [pc, #400]	; (8006094 <DMA_SetConfig+0x284>)
 8005f02:	4293      	cmp	r3, r2
 8005f04:	d009      	beq.n	8005f1a <DMA_SetConfig+0x10a>
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	4a63      	ldr	r2, [pc, #396]	; (8006098 <DMA_SetConfig+0x288>)
 8005f0c:	4293      	cmp	r3, r2
 8005f0e:	d004      	beq.n	8005f1a <DMA_SetConfig+0x10a>
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	4a61      	ldr	r2, [pc, #388]	; (800609c <DMA_SetConfig+0x28c>)
 8005f16:	4293      	cmp	r3, r2
 8005f18:	d101      	bne.n	8005f1e <DMA_SetConfig+0x10e>
 8005f1a:	2301      	movs	r3, #1
 8005f1c:	e000      	b.n	8005f20 <DMA_SetConfig+0x110>
 8005f1e:	2300      	movs	r3, #0
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d00d      	beq.n	8005f40 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005f28:	68fa      	ldr	r2, [r7, #12]
 8005f2a:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8005f2c:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d004      	beq.n	8005f40 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f3a:	68fa      	ldr	r2, [r7, #12]
 8005f3c:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8005f3e:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	4a3e      	ldr	r2, [pc, #248]	; (8006040 <DMA_SetConfig+0x230>)
 8005f46:	4293      	cmp	r3, r2
 8005f48:	d04a      	beq.n	8005fe0 <DMA_SetConfig+0x1d0>
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	4a3d      	ldr	r2, [pc, #244]	; (8006044 <DMA_SetConfig+0x234>)
 8005f50:	4293      	cmp	r3, r2
 8005f52:	d045      	beq.n	8005fe0 <DMA_SetConfig+0x1d0>
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	4a3b      	ldr	r2, [pc, #236]	; (8006048 <DMA_SetConfig+0x238>)
 8005f5a:	4293      	cmp	r3, r2
 8005f5c:	d040      	beq.n	8005fe0 <DMA_SetConfig+0x1d0>
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	4a3a      	ldr	r2, [pc, #232]	; (800604c <DMA_SetConfig+0x23c>)
 8005f64:	4293      	cmp	r3, r2
 8005f66:	d03b      	beq.n	8005fe0 <DMA_SetConfig+0x1d0>
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	4a38      	ldr	r2, [pc, #224]	; (8006050 <DMA_SetConfig+0x240>)
 8005f6e:	4293      	cmp	r3, r2
 8005f70:	d036      	beq.n	8005fe0 <DMA_SetConfig+0x1d0>
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	4a37      	ldr	r2, [pc, #220]	; (8006054 <DMA_SetConfig+0x244>)
 8005f78:	4293      	cmp	r3, r2
 8005f7a:	d031      	beq.n	8005fe0 <DMA_SetConfig+0x1d0>
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	4a35      	ldr	r2, [pc, #212]	; (8006058 <DMA_SetConfig+0x248>)
 8005f82:	4293      	cmp	r3, r2
 8005f84:	d02c      	beq.n	8005fe0 <DMA_SetConfig+0x1d0>
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	4a34      	ldr	r2, [pc, #208]	; (800605c <DMA_SetConfig+0x24c>)
 8005f8c:	4293      	cmp	r3, r2
 8005f8e:	d027      	beq.n	8005fe0 <DMA_SetConfig+0x1d0>
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	4a32      	ldr	r2, [pc, #200]	; (8006060 <DMA_SetConfig+0x250>)
 8005f96:	4293      	cmp	r3, r2
 8005f98:	d022      	beq.n	8005fe0 <DMA_SetConfig+0x1d0>
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	4a31      	ldr	r2, [pc, #196]	; (8006064 <DMA_SetConfig+0x254>)
 8005fa0:	4293      	cmp	r3, r2
 8005fa2:	d01d      	beq.n	8005fe0 <DMA_SetConfig+0x1d0>
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	4a2f      	ldr	r2, [pc, #188]	; (8006068 <DMA_SetConfig+0x258>)
 8005faa:	4293      	cmp	r3, r2
 8005fac:	d018      	beq.n	8005fe0 <DMA_SetConfig+0x1d0>
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	4a2e      	ldr	r2, [pc, #184]	; (800606c <DMA_SetConfig+0x25c>)
 8005fb4:	4293      	cmp	r3, r2
 8005fb6:	d013      	beq.n	8005fe0 <DMA_SetConfig+0x1d0>
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	4a2c      	ldr	r2, [pc, #176]	; (8006070 <DMA_SetConfig+0x260>)
 8005fbe:	4293      	cmp	r3, r2
 8005fc0:	d00e      	beq.n	8005fe0 <DMA_SetConfig+0x1d0>
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	4a2b      	ldr	r2, [pc, #172]	; (8006074 <DMA_SetConfig+0x264>)
 8005fc8:	4293      	cmp	r3, r2
 8005fca:	d009      	beq.n	8005fe0 <DMA_SetConfig+0x1d0>
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	4a29      	ldr	r2, [pc, #164]	; (8006078 <DMA_SetConfig+0x268>)
 8005fd2:	4293      	cmp	r3, r2
 8005fd4:	d004      	beq.n	8005fe0 <DMA_SetConfig+0x1d0>
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	4a28      	ldr	r2, [pc, #160]	; (800607c <DMA_SetConfig+0x26c>)
 8005fdc:	4293      	cmp	r3, r2
 8005fde:	d101      	bne.n	8005fe4 <DMA_SetConfig+0x1d4>
 8005fe0:	2301      	movs	r3, #1
 8005fe2:	e000      	b.n	8005fe6 <DMA_SetConfig+0x1d6>
 8005fe4:	2300      	movs	r3, #0
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d05a      	beq.n	80060a0 <DMA_SetConfig+0x290>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005fee:	f003 031f 	and.w	r3, r3, #31
 8005ff2:	223f      	movs	r2, #63	; 0x3f
 8005ff4:	409a      	lsls	r2, r3
 8005ff6:	697b      	ldr	r3, [r7, #20]
 8005ff8:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	681a      	ldr	r2, [r3, #0]
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006008:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	683a      	ldr	r2, [r7, #0]
 8006010:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	689b      	ldr	r3, [r3, #8]
 8006016:	2b40      	cmp	r3, #64	; 0x40
 8006018:	d108      	bne.n	800602c <DMA_SetConfig+0x21c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	687a      	ldr	r2, [r7, #4]
 8006020:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	68ba      	ldr	r2, [r7, #8]
 8006028:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 800602a:	e087      	b.n	800613c <DMA_SetConfig+0x32c>
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	68ba      	ldr	r2, [r7, #8]
 8006032:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	687a      	ldr	r2, [r7, #4]
 800603a:	60da      	str	r2, [r3, #12]
}
 800603c:	e07e      	b.n	800613c <DMA_SetConfig+0x32c>
 800603e:	bf00      	nop
 8006040:	40020010 	.word	0x40020010
 8006044:	40020028 	.word	0x40020028
 8006048:	40020040 	.word	0x40020040
 800604c:	40020058 	.word	0x40020058
 8006050:	40020070 	.word	0x40020070
 8006054:	40020088 	.word	0x40020088
 8006058:	400200a0 	.word	0x400200a0
 800605c:	400200b8 	.word	0x400200b8
 8006060:	40020410 	.word	0x40020410
 8006064:	40020428 	.word	0x40020428
 8006068:	40020440 	.word	0x40020440
 800606c:	40020458 	.word	0x40020458
 8006070:	40020470 	.word	0x40020470
 8006074:	40020488 	.word	0x40020488
 8006078:	400204a0 	.word	0x400204a0
 800607c:	400204b8 	.word	0x400204b8
 8006080:	58025408 	.word	0x58025408
 8006084:	5802541c 	.word	0x5802541c
 8006088:	58025430 	.word	0x58025430
 800608c:	58025444 	.word	0x58025444
 8006090:	58025458 	.word	0x58025458
 8006094:	5802546c 	.word	0x5802546c
 8006098:	58025480 	.word	0x58025480
 800609c:	58025494 	.word	0x58025494
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	4a28      	ldr	r2, [pc, #160]	; (8006148 <DMA_SetConfig+0x338>)
 80060a6:	4293      	cmp	r3, r2
 80060a8:	d022      	beq.n	80060f0 <DMA_SetConfig+0x2e0>
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	4a27      	ldr	r2, [pc, #156]	; (800614c <DMA_SetConfig+0x33c>)
 80060b0:	4293      	cmp	r3, r2
 80060b2:	d01d      	beq.n	80060f0 <DMA_SetConfig+0x2e0>
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	4a25      	ldr	r2, [pc, #148]	; (8006150 <DMA_SetConfig+0x340>)
 80060ba:	4293      	cmp	r3, r2
 80060bc:	d018      	beq.n	80060f0 <DMA_SetConfig+0x2e0>
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	4a24      	ldr	r2, [pc, #144]	; (8006154 <DMA_SetConfig+0x344>)
 80060c4:	4293      	cmp	r3, r2
 80060c6:	d013      	beq.n	80060f0 <DMA_SetConfig+0x2e0>
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	4a22      	ldr	r2, [pc, #136]	; (8006158 <DMA_SetConfig+0x348>)
 80060ce:	4293      	cmp	r3, r2
 80060d0:	d00e      	beq.n	80060f0 <DMA_SetConfig+0x2e0>
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	4a21      	ldr	r2, [pc, #132]	; (800615c <DMA_SetConfig+0x34c>)
 80060d8:	4293      	cmp	r3, r2
 80060da:	d009      	beq.n	80060f0 <DMA_SetConfig+0x2e0>
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	4a1f      	ldr	r2, [pc, #124]	; (8006160 <DMA_SetConfig+0x350>)
 80060e2:	4293      	cmp	r3, r2
 80060e4:	d004      	beq.n	80060f0 <DMA_SetConfig+0x2e0>
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	4a1e      	ldr	r2, [pc, #120]	; (8006164 <DMA_SetConfig+0x354>)
 80060ec:	4293      	cmp	r3, r2
 80060ee:	d101      	bne.n	80060f4 <DMA_SetConfig+0x2e4>
 80060f0:	2301      	movs	r3, #1
 80060f2:	e000      	b.n	80060f6 <DMA_SetConfig+0x2e6>
 80060f4:	2300      	movs	r3, #0
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d020      	beq.n	800613c <DMA_SetConfig+0x32c>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80060fe:	f003 031f 	and.w	r3, r3, #31
 8006102:	2201      	movs	r2, #1
 8006104:	409a      	lsls	r2, r3
 8006106:	693b      	ldr	r3, [r7, #16]
 8006108:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	683a      	ldr	r2, [r7, #0]
 8006110:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	689b      	ldr	r3, [r3, #8]
 8006116:	2b40      	cmp	r3, #64	; 0x40
 8006118:	d108      	bne.n	800612c <DMA_SetConfig+0x31c>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	687a      	ldr	r2, [r7, #4]
 8006120:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	68ba      	ldr	r2, [r7, #8]
 8006128:	60da      	str	r2, [r3, #12]
}
 800612a:	e007      	b.n	800613c <DMA_SetConfig+0x32c>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	68ba      	ldr	r2, [r7, #8]
 8006132:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	687a      	ldr	r2, [r7, #4]
 800613a:	60da      	str	r2, [r3, #12]
}
 800613c:	bf00      	nop
 800613e:	371c      	adds	r7, #28
 8006140:	46bd      	mov	sp, r7
 8006142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006146:	4770      	bx	lr
 8006148:	58025408 	.word	0x58025408
 800614c:	5802541c 	.word	0x5802541c
 8006150:	58025430 	.word	0x58025430
 8006154:	58025444 	.word	0x58025444
 8006158:	58025458 	.word	0x58025458
 800615c:	5802546c 	.word	0x5802546c
 8006160:	58025480 	.word	0x58025480
 8006164:	58025494 	.word	0x58025494

08006168 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8006168:	b480      	push	{r7}
 800616a:	b085      	sub	sp, #20
 800616c:	af00      	add	r7, sp, #0
 800616e:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	4a42      	ldr	r2, [pc, #264]	; (8006280 <DMA_CalcBaseAndBitshift+0x118>)
 8006176:	4293      	cmp	r3, r2
 8006178:	d04a      	beq.n	8006210 <DMA_CalcBaseAndBitshift+0xa8>
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	4a41      	ldr	r2, [pc, #260]	; (8006284 <DMA_CalcBaseAndBitshift+0x11c>)
 8006180:	4293      	cmp	r3, r2
 8006182:	d045      	beq.n	8006210 <DMA_CalcBaseAndBitshift+0xa8>
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	4a3f      	ldr	r2, [pc, #252]	; (8006288 <DMA_CalcBaseAndBitshift+0x120>)
 800618a:	4293      	cmp	r3, r2
 800618c:	d040      	beq.n	8006210 <DMA_CalcBaseAndBitshift+0xa8>
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	4a3e      	ldr	r2, [pc, #248]	; (800628c <DMA_CalcBaseAndBitshift+0x124>)
 8006194:	4293      	cmp	r3, r2
 8006196:	d03b      	beq.n	8006210 <DMA_CalcBaseAndBitshift+0xa8>
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	4a3c      	ldr	r2, [pc, #240]	; (8006290 <DMA_CalcBaseAndBitshift+0x128>)
 800619e:	4293      	cmp	r3, r2
 80061a0:	d036      	beq.n	8006210 <DMA_CalcBaseAndBitshift+0xa8>
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	4a3b      	ldr	r2, [pc, #236]	; (8006294 <DMA_CalcBaseAndBitshift+0x12c>)
 80061a8:	4293      	cmp	r3, r2
 80061aa:	d031      	beq.n	8006210 <DMA_CalcBaseAndBitshift+0xa8>
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	4a39      	ldr	r2, [pc, #228]	; (8006298 <DMA_CalcBaseAndBitshift+0x130>)
 80061b2:	4293      	cmp	r3, r2
 80061b4:	d02c      	beq.n	8006210 <DMA_CalcBaseAndBitshift+0xa8>
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	4a38      	ldr	r2, [pc, #224]	; (800629c <DMA_CalcBaseAndBitshift+0x134>)
 80061bc:	4293      	cmp	r3, r2
 80061be:	d027      	beq.n	8006210 <DMA_CalcBaseAndBitshift+0xa8>
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	4a36      	ldr	r2, [pc, #216]	; (80062a0 <DMA_CalcBaseAndBitshift+0x138>)
 80061c6:	4293      	cmp	r3, r2
 80061c8:	d022      	beq.n	8006210 <DMA_CalcBaseAndBitshift+0xa8>
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	4a35      	ldr	r2, [pc, #212]	; (80062a4 <DMA_CalcBaseAndBitshift+0x13c>)
 80061d0:	4293      	cmp	r3, r2
 80061d2:	d01d      	beq.n	8006210 <DMA_CalcBaseAndBitshift+0xa8>
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	4a33      	ldr	r2, [pc, #204]	; (80062a8 <DMA_CalcBaseAndBitshift+0x140>)
 80061da:	4293      	cmp	r3, r2
 80061dc:	d018      	beq.n	8006210 <DMA_CalcBaseAndBitshift+0xa8>
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	4a32      	ldr	r2, [pc, #200]	; (80062ac <DMA_CalcBaseAndBitshift+0x144>)
 80061e4:	4293      	cmp	r3, r2
 80061e6:	d013      	beq.n	8006210 <DMA_CalcBaseAndBitshift+0xa8>
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	4a30      	ldr	r2, [pc, #192]	; (80062b0 <DMA_CalcBaseAndBitshift+0x148>)
 80061ee:	4293      	cmp	r3, r2
 80061f0:	d00e      	beq.n	8006210 <DMA_CalcBaseAndBitshift+0xa8>
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	4a2f      	ldr	r2, [pc, #188]	; (80062b4 <DMA_CalcBaseAndBitshift+0x14c>)
 80061f8:	4293      	cmp	r3, r2
 80061fa:	d009      	beq.n	8006210 <DMA_CalcBaseAndBitshift+0xa8>
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	4a2d      	ldr	r2, [pc, #180]	; (80062b8 <DMA_CalcBaseAndBitshift+0x150>)
 8006202:	4293      	cmp	r3, r2
 8006204:	d004      	beq.n	8006210 <DMA_CalcBaseAndBitshift+0xa8>
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	4a2c      	ldr	r2, [pc, #176]	; (80062bc <DMA_CalcBaseAndBitshift+0x154>)
 800620c:	4293      	cmp	r3, r2
 800620e:	d101      	bne.n	8006214 <DMA_CalcBaseAndBitshift+0xac>
 8006210:	2301      	movs	r3, #1
 8006212:	e000      	b.n	8006216 <DMA_CalcBaseAndBitshift+0xae>
 8006214:	2300      	movs	r3, #0
 8006216:	2b00      	cmp	r3, #0
 8006218:	d024      	beq.n	8006264 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	b2db      	uxtb	r3, r3
 8006220:	3b10      	subs	r3, #16
 8006222:	4a27      	ldr	r2, [pc, #156]	; (80062c0 <DMA_CalcBaseAndBitshift+0x158>)
 8006224:	fba2 2303 	umull	r2, r3, r2, r3
 8006228:	091b      	lsrs	r3, r3, #4
 800622a:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	f003 0307 	and.w	r3, r3, #7
 8006232:	4a24      	ldr	r2, [pc, #144]	; (80062c4 <DMA_CalcBaseAndBitshift+0x15c>)
 8006234:	5cd3      	ldrb	r3, [r2, r3]
 8006236:	461a      	mov	r2, r3
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	2b03      	cmp	r3, #3
 8006240:	d908      	bls.n	8006254 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	461a      	mov	r2, r3
 8006248:	4b1f      	ldr	r3, [pc, #124]	; (80062c8 <DMA_CalcBaseAndBitshift+0x160>)
 800624a:	4013      	ands	r3, r2
 800624c:	1d1a      	adds	r2, r3, #4
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	659a      	str	r2, [r3, #88]	; 0x58
 8006252:	e00d      	b.n	8006270 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	461a      	mov	r2, r3
 800625a:	4b1b      	ldr	r3, [pc, #108]	; (80062c8 <DMA_CalcBaseAndBitshift+0x160>)
 800625c:	4013      	ands	r3, r2
 800625e:	687a      	ldr	r2, [r7, #4]
 8006260:	6593      	str	r3, [r2, #88]	; 0x58
 8006262:	e005      	b.n	8006270 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8006274:	4618      	mov	r0, r3
 8006276:	3714      	adds	r7, #20
 8006278:	46bd      	mov	sp, r7
 800627a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800627e:	4770      	bx	lr
 8006280:	40020010 	.word	0x40020010
 8006284:	40020028 	.word	0x40020028
 8006288:	40020040 	.word	0x40020040
 800628c:	40020058 	.word	0x40020058
 8006290:	40020070 	.word	0x40020070
 8006294:	40020088 	.word	0x40020088
 8006298:	400200a0 	.word	0x400200a0
 800629c:	400200b8 	.word	0x400200b8
 80062a0:	40020410 	.word	0x40020410
 80062a4:	40020428 	.word	0x40020428
 80062a8:	40020440 	.word	0x40020440
 80062ac:	40020458 	.word	0x40020458
 80062b0:	40020470 	.word	0x40020470
 80062b4:	40020488 	.word	0x40020488
 80062b8:	400204a0 	.word	0x400204a0
 80062bc:	400204b8 	.word	0x400204b8
 80062c0:	aaaaaaab 	.word	0xaaaaaaab
 80062c4:	0800da38 	.word	0x0800da38
 80062c8:	fffffc00 	.word	0xfffffc00

080062cc <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80062cc:	b480      	push	{r7}
 80062ce:	b085      	sub	sp, #20
 80062d0:	af00      	add	r7, sp, #0
 80062d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80062d4:	2300      	movs	r3, #0
 80062d6:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	699b      	ldr	r3, [r3, #24]
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d120      	bne.n	8006322 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80062e4:	2b03      	cmp	r3, #3
 80062e6:	d858      	bhi.n	800639a <DMA_CheckFifoParam+0xce>
 80062e8:	a201      	add	r2, pc, #4	; (adr r2, 80062f0 <DMA_CheckFifoParam+0x24>)
 80062ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062ee:	bf00      	nop
 80062f0:	08006301 	.word	0x08006301
 80062f4:	08006313 	.word	0x08006313
 80062f8:	08006301 	.word	0x08006301
 80062fc:	0800639b 	.word	0x0800639b
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006304:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006308:	2b00      	cmp	r3, #0
 800630a:	d048      	beq.n	800639e <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 800630c:	2301      	movs	r3, #1
 800630e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8006310:	e045      	b.n	800639e <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006316:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800631a:	d142      	bne.n	80063a2 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 800631c:	2301      	movs	r3, #1
 800631e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8006320:	e03f      	b.n	80063a2 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	699b      	ldr	r3, [r3, #24]
 8006326:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800632a:	d123      	bne.n	8006374 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006330:	2b03      	cmp	r3, #3
 8006332:	d838      	bhi.n	80063a6 <DMA_CheckFifoParam+0xda>
 8006334:	a201      	add	r2, pc, #4	; (adr r2, 800633c <DMA_CheckFifoParam+0x70>)
 8006336:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800633a:	bf00      	nop
 800633c:	0800634d 	.word	0x0800634d
 8006340:	08006353 	.word	0x08006353
 8006344:	0800634d 	.word	0x0800634d
 8006348:	08006365 	.word	0x08006365
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 800634c:	2301      	movs	r3, #1
 800634e:	73fb      	strb	r3, [r7, #15]
        break;
 8006350:	e030      	b.n	80063b4 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006356:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800635a:	2b00      	cmp	r3, #0
 800635c:	d025      	beq.n	80063aa <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 800635e:	2301      	movs	r3, #1
 8006360:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8006362:	e022      	b.n	80063aa <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006368:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800636c:	d11f      	bne.n	80063ae <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 800636e:	2301      	movs	r3, #1
 8006370:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8006372:	e01c      	b.n	80063ae <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006378:	2b02      	cmp	r3, #2
 800637a:	d902      	bls.n	8006382 <DMA_CheckFifoParam+0xb6>
 800637c:	2b03      	cmp	r3, #3
 800637e:	d003      	beq.n	8006388 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8006380:	e018      	b.n	80063b4 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8006382:	2301      	movs	r3, #1
 8006384:	73fb      	strb	r3, [r7, #15]
        break;
 8006386:	e015      	b.n	80063b4 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800638c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006390:	2b00      	cmp	r3, #0
 8006392:	d00e      	beq.n	80063b2 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8006394:	2301      	movs	r3, #1
 8006396:	73fb      	strb	r3, [r7, #15]
    break;
 8006398:	e00b      	b.n	80063b2 <DMA_CheckFifoParam+0xe6>
        break;
 800639a:	bf00      	nop
 800639c:	e00a      	b.n	80063b4 <DMA_CheckFifoParam+0xe8>
        break;
 800639e:	bf00      	nop
 80063a0:	e008      	b.n	80063b4 <DMA_CheckFifoParam+0xe8>
        break;
 80063a2:	bf00      	nop
 80063a4:	e006      	b.n	80063b4 <DMA_CheckFifoParam+0xe8>
        break;
 80063a6:	bf00      	nop
 80063a8:	e004      	b.n	80063b4 <DMA_CheckFifoParam+0xe8>
        break;
 80063aa:	bf00      	nop
 80063ac:	e002      	b.n	80063b4 <DMA_CheckFifoParam+0xe8>
        break;
 80063ae:	bf00      	nop
 80063b0:	e000      	b.n	80063b4 <DMA_CheckFifoParam+0xe8>
    break;
 80063b2:	bf00      	nop
    }
  }

  return status;
 80063b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80063b6:	4618      	mov	r0, r3
 80063b8:	3714      	adds	r7, #20
 80063ba:	46bd      	mov	sp, r7
 80063bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c0:	4770      	bx	lr
 80063c2:	bf00      	nop

080063c4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80063c4:	b480      	push	{r7}
 80063c6:	b085      	sub	sp, #20
 80063c8:	af00      	add	r7, sp, #0
 80063ca:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	4a38      	ldr	r2, [pc, #224]	; (80064b8 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 80063d8:	4293      	cmp	r3, r2
 80063da:	d022      	beq.n	8006422 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	4a36      	ldr	r2, [pc, #216]	; (80064bc <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 80063e2:	4293      	cmp	r3, r2
 80063e4:	d01d      	beq.n	8006422 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	4a35      	ldr	r2, [pc, #212]	; (80064c0 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 80063ec:	4293      	cmp	r3, r2
 80063ee:	d018      	beq.n	8006422 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	4a33      	ldr	r2, [pc, #204]	; (80064c4 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 80063f6:	4293      	cmp	r3, r2
 80063f8:	d013      	beq.n	8006422 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	4a32      	ldr	r2, [pc, #200]	; (80064c8 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8006400:	4293      	cmp	r3, r2
 8006402:	d00e      	beq.n	8006422 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	4a30      	ldr	r2, [pc, #192]	; (80064cc <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 800640a:	4293      	cmp	r3, r2
 800640c:	d009      	beq.n	8006422 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	4a2f      	ldr	r2, [pc, #188]	; (80064d0 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8006414:	4293      	cmp	r3, r2
 8006416:	d004      	beq.n	8006422 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	4a2d      	ldr	r2, [pc, #180]	; (80064d4 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 800641e:	4293      	cmp	r3, r2
 8006420:	d101      	bne.n	8006426 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8006422:	2301      	movs	r3, #1
 8006424:	e000      	b.n	8006428 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8006426:	2300      	movs	r3, #0
 8006428:	2b00      	cmp	r3, #0
 800642a:	d01a      	beq.n	8006462 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	b2db      	uxtb	r3, r3
 8006432:	3b08      	subs	r3, #8
 8006434:	4a28      	ldr	r2, [pc, #160]	; (80064d8 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8006436:	fba2 2303 	umull	r2, r3, r2, r3
 800643a:	091b      	lsrs	r3, r3, #4
 800643c:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 800643e:	68fa      	ldr	r2, [r7, #12]
 8006440:	4b26      	ldr	r3, [pc, #152]	; (80064dc <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8006442:	4413      	add	r3, r2
 8006444:	009b      	lsls	r3, r3, #2
 8006446:	461a      	mov	r2, r3
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	4a24      	ldr	r2, [pc, #144]	; (80064e0 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8006450:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	f003 031f 	and.w	r3, r3, #31
 8006458:	2201      	movs	r2, #1
 800645a:	409a      	lsls	r2, r3
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8006460:	e024      	b.n	80064ac <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	b2db      	uxtb	r3, r3
 8006468:	3b10      	subs	r3, #16
 800646a:	4a1e      	ldr	r2, [pc, #120]	; (80064e4 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 800646c:	fba2 2303 	umull	r2, r3, r2, r3
 8006470:	091b      	lsrs	r3, r3, #4
 8006472:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8006474:	68bb      	ldr	r3, [r7, #8]
 8006476:	4a1c      	ldr	r2, [pc, #112]	; (80064e8 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8006478:	4293      	cmp	r3, r2
 800647a:	d806      	bhi.n	800648a <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 800647c:	68bb      	ldr	r3, [r7, #8]
 800647e:	4a1b      	ldr	r2, [pc, #108]	; (80064ec <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8006480:	4293      	cmp	r3, r2
 8006482:	d902      	bls.n	800648a <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	3308      	adds	r3, #8
 8006488:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800648a:	68fa      	ldr	r2, [r7, #12]
 800648c:	4b18      	ldr	r3, [pc, #96]	; (80064f0 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 800648e:	4413      	add	r3, r2
 8006490:	009b      	lsls	r3, r3, #2
 8006492:	461a      	mov	r2, r3
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	4a16      	ldr	r2, [pc, #88]	; (80064f4 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 800649c:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	f003 031f 	and.w	r3, r3, #31
 80064a4:	2201      	movs	r2, #1
 80064a6:	409a      	lsls	r2, r3
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	669a      	str	r2, [r3, #104]	; 0x68
}
 80064ac:	bf00      	nop
 80064ae:	3714      	adds	r7, #20
 80064b0:	46bd      	mov	sp, r7
 80064b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064b6:	4770      	bx	lr
 80064b8:	58025408 	.word	0x58025408
 80064bc:	5802541c 	.word	0x5802541c
 80064c0:	58025430 	.word	0x58025430
 80064c4:	58025444 	.word	0x58025444
 80064c8:	58025458 	.word	0x58025458
 80064cc:	5802546c 	.word	0x5802546c
 80064d0:	58025480 	.word	0x58025480
 80064d4:	58025494 	.word	0x58025494
 80064d8:	cccccccd 	.word	0xcccccccd
 80064dc:	16009600 	.word	0x16009600
 80064e0:	58025880 	.word	0x58025880
 80064e4:	aaaaaaab 	.word	0xaaaaaaab
 80064e8:	400204b8 	.word	0x400204b8
 80064ec:	4002040f 	.word	0x4002040f
 80064f0:	10008200 	.word	0x10008200
 80064f4:	40020880 	.word	0x40020880

080064f8 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80064f8:	b480      	push	{r7}
 80064fa:	b085      	sub	sp, #20
 80064fc:	af00      	add	r7, sp, #0
 80064fe:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	685b      	ldr	r3, [r3, #4]
 8006504:	b2db      	uxtb	r3, r3
 8006506:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	2b00      	cmp	r3, #0
 800650c:	d04a      	beq.n	80065a4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	2b08      	cmp	r3, #8
 8006512:	d847      	bhi.n	80065a4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	4a25      	ldr	r2, [pc, #148]	; (80065b0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 800651a:	4293      	cmp	r3, r2
 800651c:	d022      	beq.n	8006564 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	4a24      	ldr	r2, [pc, #144]	; (80065b4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8006524:	4293      	cmp	r3, r2
 8006526:	d01d      	beq.n	8006564 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	4a22      	ldr	r2, [pc, #136]	; (80065b8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 800652e:	4293      	cmp	r3, r2
 8006530:	d018      	beq.n	8006564 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	4a21      	ldr	r2, [pc, #132]	; (80065bc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8006538:	4293      	cmp	r3, r2
 800653a:	d013      	beq.n	8006564 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	4a1f      	ldr	r2, [pc, #124]	; (80065c0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8006542:	4293      	cmp	r3, r2
 8006544:	d00e      	beq.n	8006564 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	4a1e      	ldr	r2, [pc, #120]	; (80065c4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 800654c:	4293      	cmp	r3, r2
 800654e:	d009      	beq.n	8006564 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	4a1c      	ldr	r2, [pc, #112]	; (80065c8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8006556:	4293      	cmp	r3, r2
 8006558:	d004      	beq.n	8006564 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	4a1b      	ldr	r2, [pc, #108]	; (80065cc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8006560:	4293      	cmp	r3, r2
 8006562:	d101      	bne.n	8006568 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8006564:	2301      	movs	r3, #1
 8006566:	e000      	b.n	800656a <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8006568:	2300      	movs	r3, #0
 800656a:	2b00      	cmp	r3, #0
 800656c:	d00a      	beq.n	8006584 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 800656e:	68fa      	ldr	r2, [r7, #12]
 8006570:	4b17      	ldr	r3, [pc, #92]	; (80065d0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8006572:	4413      	add	r3, r2
 8006574:	009b      	lsls	r3, r3, #2
 8006576:	461a      	mov	r2, r3
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	4a15      	ldr	r2, [pc, #84]	; (80065d4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8006580:	671a      	str	r2, [r3, #112]	; 0x70
 8006582:	e009      	b.n	8006598 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8006584:	68fa      	ldr	r2, [r7, #12]
 8006586:	4b14      	ldr	r3, [pc, #80]	; (80065d8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8006588:	4413      	add	r3, r2
 800658a:	009b      	lsls	r3, r3, #2
 800658c:	461a      	mov	r2, r3
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	4a11      	ldr	r2, [pc, #68]	; (80065dc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8006596:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	3b01      	subs	r3, #1
 800659c:	2201      	movs	r2, #1
 800659e:	409a      	lsls	r2, r3
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 80065a4:	bf00      	nop
 80065a6:	3714      	adds	r7, #20
 80065a8:	46bd      	mov	sp, r7
 80065aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ae:	4770      	bx	lr
 80065b0:	58025408 	.word	0x58025408
 80065b4:	5802541c 	.word	0x5802541c
 80065b8:	58025430 	.word	0x58025430
 80065bc:	58025444 	.word	0x58025444
 80065c0:	58025458 	.word	0x58025458
 80065c4:	5802546c 	.word	0x5802546c
 80065c8:	58025480 	.word	0x58025480
 80065cc:	58025494 	.word	0x58025494
 80065d0:	1600963f 	.word	0x1600963f
 80065d4:	58025940 	.word	0x58025940
 80065d8:	1000823f 	.word	0x1000823f
 80065dc:	40020940 	.word	0x40020940

080065e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80065e0:	b480      	push	{r7}
 80065e2:	b089      	sub	sp, #36	; 0x24
 80065e4:	af00      	add	r7, sp, #0
 80065e6:	6078      	str	r0, [r7, #4]
 80065e8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80065ea:	2300      	movs	r3, #0
 80065ec:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80065ee:	4b89      	ldr	r3, [pc, #548]	; (8006814 <HAL_GPIO_Init+0x234>)
 80065f0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80065f2:	e194      	b.n	800691e <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80065f4:	683b      	ldr	r3, [r7, #0]
 80065f6:	681a      	ldr	r2, [r3, #0]
 80065f8:	2101      	movs	r1, #1
 80065fa:	69fb      	ldr	r3, [r7, #28]
 80065fc:	fa01 f303 	lsl.w	r3, r1, r3
 8006600:	4013      	ands	r3, r2
 8006602:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8006604:	693b      	ldr	r3, [r7, #16]
 8006606:	2b00      	cmp	r3, #0
 8006608:	f000 8186 	beq.w	8006918 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800660c:	683b      	ldr	r3, [r7, #0]
 800660e:	685b      	ldr	r3, [r3, #4]
 8006610:	2b01      	cmp	r3, #1
 8006612:	d00b      	beq.n	800662c <HAL_GPIO_Init+0x4c>
 8006614:	683b      	ldr	r3, [r7, #0]
 8006616:	685b      	ldr	r3, [r3, #4]
 8006618:	2b02      	cmp	r3, #2
 800661a:	d007      	beq.n	800662c <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800661c:	683b      	ldr	r3, [r7, #0]
 800661e:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8006620:	2b11      	cmp	r3, #17
 8006622:	d003      	beq.n	800662c <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006624:	683b      	ldr	r3, [r7, #0]
 8006626:	685b      	ldr	r3, [r3, #4]
 8006628:	2b12      	cmp	r3, #18
 800662a:	d130      	bne.n	800668e <HAL_GPIO_Init+0xae>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	689b      	ldr	r3, [r3, #8]
 8006630:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8006632:	69fb      	ldr	r3, [r7, #28]
 8006634:	005b      	lsls	r3, r3, #1
 8006636:	2203      	movs	r2, #3
 8006638:	fa02 f303 	lsl.w	r3, r2, r3
 800663c:	43db      	mvns	r3, r3
 800663e:	69ba      	ldr	r2, [r7, #24]
 8006640:	4013      	ands	r3, r2
 8006642:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006644:	683b      	ldr	r3, [r7, #0]
 8006646:	68da      	ldr	r2, [r3, #12]
 8006648:	69fb      	ldr	r3, [r7, #28]
 800664a:	005b      	lsls	r3, r3, #1
 800664c:	fa02 f303 	lsl.w	r3, r2, r3
 8006650:	69ba      	ldr	r2, [r7, #24]
 8006652:	4313      	orrs	r3, r2
 8006654:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	69ba      	ldr	r2, [r7, #24]
 800665a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	685b      	ldr	r3, [r3, #4]
 8006660:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006662:	2201      	movs	r2, #1
 8006664:	69fb      	ldr	r3, [r7, #28]
 8006666:	fa02 f303 	lsl.w	r3, r2, r3
 800666a:	43db      	mvns	r3, r3
 800666c:	69ba      	ldr	r2, [r7, #24]
 800666e:	4013      	ands	r3, r2
 8006670:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8006672:	683b      	ldr	r3, [r7, #0]
 8006674:	685b      	ldr	r3, [r3, #4]
 8006676:	091b      	lsrs	r3, r3, #4
 8006678:	f003 0201 	and.w	r2, r3, #1
 800667c:	69fb      	ldr	r3, [r7, #28]
 800667e:	fa02 f303 	lsl.w	r3, r2, r3
 8006682:	69ba      	ldr	r2, [r7, #24]
 8006684:	4313      	orrs	r3, r2
 8006686:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	69ba      	ldr	r2, [r7, #24]
 800668c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	68db      	ldr	r3, [r3, #12]
 8006692:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006694:	69fb      	ldr	r3, [r7, #28]
 8006696:	005b      	lsls	r3, r3, #1
 8006698:	2203      	movs	r2, #3
 800669a:	fa02 f303 	lsl.w	r3, r2, r3
 800669e:	43db      	mvns	r3, r3
 80066a0:	69ba      	ldr	r2, [r7, #24]
 80066a2:	4013      	ands	r3, r2
 80066a4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80066a6:	683b      	ldr	r3, [r7, #0]
 80066a8:	689a      	ldr	r2, [r3, #8]
 80066aa:	69fb      	ldr	r3, [r7, #28]
 80066ac:	005b      	lsls	r3, r3, #1
 80066ae:	fa02 f303 	lsl.w	r3, r2, r3
 80066b2:	69ba      	ldr	r2, [r7, #24]
 80066b4:	4313      	orrs	r3, r2
 80066b6:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	69ba      	ldr	r2, [r7, #24]
 80066bc:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80066be:	683b      	ldr	r3, [r7, #0]
 80066c0:	685b      	ldr	r3, [r3, #4]
 80066c2:	2b02      	cmp	r3, #2
 80066c4:	d003      	beq.n	80066ce <HAL_GPIO_Init+0xee>
 80066c6:	683b      	ldr	r3, [r7, #0]
 80066c8:	685b      	ldr	r3, [r3, #4]
 80066ca:	2b12      	cmp	r3, #18
 80066cc:	d123      	bne.n	8006716 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80066ce:	69fb      	ldr	r3, [r7, #28]
 80066d0:	08da      	lsrs	r2, r3, #3
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	3208      	adds	r2, #8
 80066d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80066da:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80066dc:	69fb      	ldr	r3, [r7, #28]
 80066de:	f003 0307 	and.w	r3, r3, #7
 80066e2:	009b      	lsls	r3, r3, #2
 80066e4:	220f      	movs	r2, #15
 80066e6:	fa02 f303 	lsl.w	r3, r2, r3
 80066ea:	43db      	mvns	r3, r3
 80066ec:	69ba      	ldr	r2, [r7, #24]
 80066ee:	4013      	ands	r3, r2
 80066f0:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80066f2:	683b      	ldr	r3, [r7, #0]
 80066f4:	691a      	ldr	r2, [r3, #16]
 80066f6:	69fb      	ldr	r3, [r7, #28]
 80066f8:	f003 0307 	and.w	r3, r3, #7
 80066fc:	009b      	lsls	r3, r3, #2
 80066fe:	fa02 f303 	lsl.w	r3, r2, r3
 8006702:	69ba      	ldr	r2, [r7, #24]
 8006704:	4313      	orrs	r3, r2
 8006706:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8006708:	69fb      	ldr	r3, [r7, #28]
 800670a:	08da      	lsrs	r2, r3, #3
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	3208      	adds	r2, #8
 8006710:	69b9      	ldr	r1, [r7, #24]
 8006712:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800671c:	69fb      	ldr	r3, [r7, #28]
 800671e:	005b      	lsls	r3, r3, #1
 8006720:	2203      	movs	r2, #3
 8006722:	fa02 f303 	lsl.w	r3, r2, r3
 8006726:	43db      	mvns	r3, r3
 8006728:	69ba      	ldr	r2, [r7, #24]
 800672a:	4013      	ands	r3, r2
 800672c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800672e:	683b      	ldr	r3, [r7, #0]
 8006730:	685b      	ldr	r3, [r3, #4]
 8006732:	f003 0203 	and.w	r2, r3, #3
 8006736:	69fb      	ldr	r3, [r7, #28]
 8006738:	005b      	lsls	r3, r3, #1
 800673a:	fa02 f303 	lsl.w	r3, r2, r3
 800673e:	69ba      	ldr	r2, [r7, #24]
 8006740:	4313      	orrs	r3, r2
 8006742:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	69ba      	ldr	r2, [r7, #24]
 8006748:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800674a:	683b      	ldr	r3, [r7, #0]
 800674c:	685b      	ldr	r3, [r3, #4]
 800674e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006752:	2b00      	cmp	r3, #0
 8006754:	f000 80e0 	beq.w	8006918 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006758:	4b2f      	ldr	r3, [pc, #188]	; (8006818 <HAL_GPIO_Init+0x238>)
 800675a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800675e:	4a2e      	ldr	r2, [pc, #184]	; (8006818 <HAL_GPIO_Init+0x238>)
 8006760:	f043 0302 	orr.w	r3, r3, #2
 8006764:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8006768:	4b2b      	ldr	r3, [pc, #172]	; (8006818 <HAL_GPIO_Init+0x238>)
 800676a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800676e:	f003 0302 	and.w	r3, r3, #2
 8006772:	60fb      	str	r3, [r7, #12]
 8006774:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006776:	4a29      	ldr	r2, [pc, #164]	; (800681c <HAL_GPIO_Init+0x23c>)
 8006778:	69fb      	ldr	r3, [r7, #28]
 800677a:	089b      	lsrs	r3, r3, #2
 800677c:	3302      	adds	r3, #2
 800677e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006782:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006784:	69fb      	ldr	r3, [r7, #28]
 8006786:	f003 0303 	and.w	r3, r3, #3
 800678a:	009b      	lsls	r3, r3, #2
 800678c:	220f      	movs	r2, #15
 800678e:	fa02 f303 	lsl.w	r3, r2, r3
 8006792:	43db      	mvns	r3, r3
 8006794:	69ba      	ldr	r2, [r7, #24]
 8006796:	4013      	ands	r3, r2
 8006798:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	4a20      	ldr	r2, [pc, #128]	; (8006820 <HAL_GPIO_Init+0x240>)
 800679e:	4293      	cmp	r3, r2
 80067a0:	d052      	beq.n	8006848 <HAL_GPIO_Init+0x268>
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	4a1f      	ldr	r2, [pc, #124]	; (8006824 <HAL_GPIO_Init+0x244>)
 80067a6:	4293      	cmp	r3, r2
 80067a8:	d031      	beq.n	800680e <HAL_GPIO_Init+0x22e>
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	4a1e      	ldr	r2, [pc, #120]	; (8006828 <HAL_GPIO_Init+0x248>)
 80067ae:	4293      	cmp	r3, r2
 80067b0:	d02b      	beq.n	800680a <HAL_GPIO_Init+0x22a>
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	4a1d      	ldr	r2, [pc, #116]	; (800682c <HAL_GPIO_Init+0x24c>)
 80067b6:	4293      	cmp	r3, r2
 80067b8:	d025      	beq.n	8006806 <HAL_GPIO_Init+0x226>
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	4a1c      	ldr	r2, [pc, #112]	; (8006830 <HAL_GPIO_Init+0x250>)
 80067be:	4293      	cmp	r3, r2
 80067c0:	d01f      	beq.n	8006802 <HAL_GPIO_Init+0x222>
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	4a1b      	ldr	r2, [pc, #108]	; (8006834 <HAL_GPIO_Init+0x254>)
 80067c6:	4293      	cmp	r3, r2
 80067c8:	d019      	beq.n	80067fe <HAL_GPIO_Init+0x21e>
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	4a1a      	ldr	r2, [pc, #104]	; (8006838 <HAL_GPIO_Init+0x258>)
 80067ce:	4293      	cmp	r3, r2
 80067d0:	d013      	beq.n	80067fa <HAL_GPIO_Init+0x21a>
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	4a19      	ldr	r2, [pc, #100]	; (800683c <HAL_GPIO_Init+0x25c>)
 80067d6:	4293      	cmp	r3, r2
 80067d8:	d00d      	beq.n	80067f6 <HAL_GPIO_Init+0x216>
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	4a18      	ldr	r2, [pc, #96]	; (8006840 <HAL_GPIO_Init+0x260>)
 80067de:	4293      	cmp	r3, r2
 80067e0:	d007      	beq.n	80067f2 <HAL_GPIO_Init+0x212>
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	4a17      	ldr	r2, [pc, #92]	; (8006844 <HAL_GPIO_Init+0x264>)
 80067e6:	4293      	cmp	r3, r2
 80067e8:	d101      	bne.n	80067ee <HAL_GPIO_Init+0x20e>
 80067ea:	2309      	movs	r3, #9
 80067ec:	e02d      	b.n	800684a <HAL_GPIO_Init+0x26a>
 80067ee:	230a      	movs	r3, #10
 80067f0:	e02b      	b.n	800684a <HAL_GPIO_Init+0x26a>
 80067f2:	2308      	movs	r3, #8
 80067f4:	e029      	b.n	800684a <HAL_GPIO_Init+0x26a>
 80067f6:	2307      	movs	r3, #7
 80067f8:	e027      	b.n	800684a <HAL_GPIO_Init+0x26a>
 80067fa:	2306      	movs	r3, #6
 80067fc:	e025      	b.n	800684a <HAL_GPIO_Init+0x26a>
 80067fe:	2305      	movs	r3, #5
 8006800:	e023      	b.n	800684a <HAL_GPIO_Init+0x26a>
 8006802:	2304      	movs	r3, #4
 8006804:	e021      	b.n	800684a <HAL_GPIO_Init+0x26a>
 8006806:	2303      	movs	r3, #3
 8006808:	e01f      	b.n	800684a <HAL_GPIO_Init+0x26a>
 800680a:	2302      	movs	r3, #2
 800680c:	e01d      	b.n	800684a <HAL_GPIO_Init+0x26a>
 800680e:	2301      	movs	r3, #1
 8006810:	e01b      	b.n	800684a <HAL_GPIO_Init+0x26a>
 8006812:	bf00      	nop
 8006814:	58000080 	.word	0x58000080
 8006818:	58024400 	.word	0x58024400
 800681c:	58000400 	.word	0x58000400
 8006820:	58020000 	.word	0x58020000
 8006824:	58020400 	.word	0x58020400
 8006828:	58020800 	.word	0x58020800
 800682c:	58020c00 	.word	0x58020c00
 8006830:	58021000 	.word	0x58021000
 8006834:	58021400 	.word	0x58021400
 8006838:	58021800 	.word	0x58021800
 800683c:	58021c00 	.word	0x58021c00
 8006840:	58022000 	.word	0x58022000
 8006844:	58022400 	.word	0x58022400
 8006848:	2300      	movs	r3, #0
 800684a:	69fa      	ldr	r2, [r7, #28]
 800684c:	f002 0203 	and.w	r2, r2, #3
 8006850:	0092      	lsls	r2, r2, #2
 8006852:	4093      	lsls	r3, r2
 8006854:	69ba      	ldr	r2, [r7, #24]
 8006856:	4313      	orrs	r3, r2
 8006858:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800685a:	4938      	ldr	r1, [pc, #224]	; (800693c <HAL_GPIO_Init+0x35c>)
 800685c:	69fb      	ldr	r3, [r7, #28]
 800685e:	089b      	lsrs	r3, r3, #2
 8006860:	3302      	adds	r3, #2
 8006862:	69ba      	ldr	r2, [r7, #24]
 8006864:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8006868:	697b      	ldr	r3, [r7, #20]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800686e:	693b      	ldr	r3, [r7, #16]
 8006870:	43db      	mvns	r3, r3
 8006872:	69ba      	ldr	r2, [r7, #24]
 8006874:	4013      	ands	r3, r2
 8006876:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8006878:	683b      	ldr	r3, [r7, #0]
 800687a:	685b      	ldr	r3, [r3, #4]
 800687c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006880:	2b00      	cmp	r3, #0
 8006882:	d003      	beq.n	800688c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8006884:	69ba      	ldr	r2, [r7, #24]
 8006886:	693b      	ldr	r3, [r7, #16]
 8006888:	4313      	orrs	r3, r2
 800688a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800688c:	697b      	ldr	r3, [r7, #20]
 800688e:	69ba      	ldr	r2, [r7, #24]
 8006890:	601a      	str	r2, [r3, #0]

        temp = EXTI_CurrentCPU->EMR1;
 8006892:	697b      	ldr	r3, [r7, #20]
 8006894:	685b      	ldr	r3, [r3, #4]
 8006896:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006898:	693b      	ldr	r3, [r7, #16]
 800689a:	43db      	mvns	r3, r3
 800689c:	69ba      	ldr	r2, [r7, #24]
 800689e:	4013      	ands	r3, r2
 80068a0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80068a2:	683b      	ldr	r3, [r7, #0]
 80068a4:	685b      	ldr	r3, [r3, #4]
 80068a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d003      	beq.n	80068b6 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80068ae:	69ba      	ldr	r2, [r7, #24]
 80068b0:	693b      	ldr	r3, [r7, #16]
 80068b2:	4313      	orrs	r3, r2
 80068b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80068b6:	697b      	ldr	r3, [r7, #20]
 80068b8:	69ba      	ldr	r2, [r7, #24]
 80068ba:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80068bc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80068c4:	693b      	ldr	r3, [r7, #16]
 80068c6:	43db      	mvns	r3, r3
 80068c8:	69ba      	ldr	r2, [r7, #24]
 80068ca:	4013      	ands	r3, r2
 80068cc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80068ce:	683b      	ldr	r3, [r7, #0]
 80068d0:	685b      	ldr	r3, [r3, #4]
 80068d2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d003      	beq.n	80068e2 <HAL_GPIO_Init+0x302>
        {
          temp |= iocurrent;
 80068da:	69ba      	ldr	r2, [r7, #24]
 80068dc:	693b      	ldr	r3, [r7, #16]
 80068de:	4313      	orrs	r3, r2
 80068e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80068e2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80068e6:	69bb      	ldr	r3, [r7, #24]
 80068e8:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80068ea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80068ee:	685b      	ldr	r3, [r3, #4]
 80068f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80068f2:	693b      	ldr	r3, [r7, #16]
 80068f4:	43db      	mvns	r3, r3
 80068f6:	69ba      	ldr	r2, [r7, #24]
 80068f8:	4013      	ands	r3, r2
 80068fa:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80068fc:	683b      	ldr	r3, [r7, #0]
 80068fe:	685b      	ldr	r3, [r3, #4]
 8006900:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006904:	2b00      	cmp	r3, #0
 8006906:	d003      	beq.n	8006910 <HAL_GPIO_Init+0x330>
        {
          temp |= iocurrent;
 8006908:	69ba      	ldr	r2, [r7, #24]
 800690a:	693b      	ldr	r3, [r7, #16]
 800690c:	4313      	orrs	r3, r2
 800690e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8006910:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006914:	69bb      	ldr	r3, [r7, #24]
 8006916:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 8006918:	69fb      	ldr	r3, [r7, #28]
 800691a:	3301      	adds	r3, #1
 800691c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800691e:	683b      	ldr	r3, [r7, #0]
 8006920:	681a      	ldr	r2, [r3, #0]
 8006922:	69fb      	ldr	r3, [r7, #28]
 8006924:	fa22 f303 	lsr.w	r3, r2, r3
 8006928:	2b00      	cmp	r3, #0
 800692a:	f47f ae63 	bne.w	80065f4 <HAL_GPIO_Init+0x14>
  }
}
 800692e:	bf00      	nop
 8006930:	bf00      	nop
 8006932:	3724      	adds	r7, #36	; 0x24
 8006934:	46bd      	mov	sp, r7
 8006936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800693a:	4770      	bx	lr
 800693c:	58000400 	.word	0x58000400

08006940 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006940:	b480      	push	{r7}
 8006942:	b085      	sub	sp, #20
 8006944:	af00      	add	r7, sp, #0
 8006946:	6078      	str	r0, [r7, #4]
 8006948:	460b      	mov	r3, r1
 800694a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	691a      	ldr	r2, [r3, #16]
 8006950:	887b      	ldrh	r3, [r7, #2]
 8006952:	4013      	ands	r3, r2
 8006954:	2b00      	cmp	r3, #0
 8006956:	d002      	beq.n	800695e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006958:	2301      	movs	r3, #1
 800695a:	73fb      	strb	r3, [r7, #15]
 800695c:	e001      	b.n	8006962 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800695e:	2300      	movs	r3, #0
 8006960:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006962:	7bfb      	ldrb	r3, [r7, #15]
}
 8006964:	4618      	mov	r0, r3
 8006966:	3714      	adds	r7, #20
 8006968:	46bd      	mov	sp, r7
 800696a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800696e:	4770      	bx	lr

08006970 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006970:	b480      	push	{r7}
 8006972:	b083      	sub	sp, #12
 8006974:	af00      	add	r7, sp, #0
 8006976:	6078      	str	r0, [r7, #4]
 8006978:	460b      	mov	r3, r1
 800697a:	807b      	strh	r3, [r7, #2]
 800697c:	4613      	mov	r3, r2
 800697e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006980:	787b      	ldrb	r3, [r7, #1]
 8006982:	2b00      	cmp	r3, #0
 8006984:	d003      	beq.n	800698e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006986:	887a      	ldrh	r2, [r7, #2]
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 800698c:	e003      	b.n	8006996 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800698e:	887b      	ldrh	r3, [r7, #2]
 8006990:	041a      	lsls	r2, r3, #16
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	619a      	str	r2, [r3, #24]
}
 8006996:	bf00      	nop
 8006998:	370c      	adds	r7, #12
 800699a:	46bd      	mov	sp, r7
 800699c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069a0:	4770      	bx	lr

080069a2 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 80069a2:	b580      	push	{r7, lr}
 80069a4:	b084      	sub	sp, #16
 80069a6:	af00      	add	r7, sp, #0
 80069a8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d101      	bne.n	80069b4 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 80069b0:	2301      	movs	r3, #1
 80069b2:	e041      	b.n	8006a38 <HAL_IWDG_Init+0x96>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 80069bc:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	f245 5255 	movw	r2, #21845	; 0x5555
 80069c6:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	687a      	ldr	r2, [r7, #4]
 80069ce:	6852      	ldr	r2, [r2, #4]
 80069d0:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	687a      	ldr	r2, [r7, #4]
 80069d8:	6892      	ldr	r2, [r2, #8]
 80069da:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 80069dc:	f7fc fec2 	bl	8003764 <HAL_GetTick>
 80069e0:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80069e2:	e00f      	b.n	8006a04 <HAL_IWDG_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 80069e4:	f7fc febe 	bl	8003764 <HAL_GetTick>
 80069e8:	4602      	mov	r2, r0
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	1ad3      	subs	r3, r2, r3
 80069ee:	2b30      	cmp	r3, #48	; 0x30
 80069f0:	d908      	bls.n	8006a04 <HAL_IWDG_Init+0x62>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	68db      	ldr	r3, [r3, #12]
 80069f8:	f003 0307 	and.w	r3, r3, #7
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d001      	beq.n	8006a04 <HAL_IWDG_Init+0x62>
      {
        return HAL_TIMEOUT;
 8006a00:	2303      	movs	r3, #3
 8006a02:	e019      	b.n	8006a38 <HAL_IWDG_Init+0x96>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	68db      	ldr	r3, [r3, #12]
 8006a0a:	f003 0307 	and.w	r3, r3, #7
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d1e8      	bne.n	80069e4 <HAL_IWDG_Init+0x42>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	691a      	ldr	r2, [r3, #16]
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	68db      	ldr	r3, [r3, #12]
 8006a1c:	429a      	cmp	r2, r3
 8006a1e:	d005      	beq.n	8006a2c <HAL_IWDG_Init+0x8a>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	687a      	ldr	r2, [r7, #4]
 8006a26:	68d2      	ldr	r2, [r2, #12]
 8006a28:	611a      	str	r2, [r3, #16]
 8006a2a:	e004      	b.n	8006a36 <HAL_IWDG_Init+0x94>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8006a34:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006a36:	2300      	movs	r3, #0
}
 8006a38:	4618      	mov	r0, r3
 8006a3a:	3710      	adds	r7, #16
 8006a3c:	46bd      	mov	sp, r7
 8006a3e:	bd80      	pop	{r7, pc}

08006a40 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8006a40:	b480      	push	{r7}
 8006a42:	b083      	sub	sp, #12
 8006a44:	af00      	add	r7, sp, #0
 8006a46:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8006a50:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8006a52:	2300      	movs	r3, #0
}
 8006a54:	4618      	mov	r0, r3
 8006a56:	370c      	adds	r7, #12
 8006a58:	46bd      	mov	sp, r7
 8006a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a5e:	4770      	bx	lr

08006a60 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8006a60:	b580      	push	{r7, lr}
 8006a62:	b084      	sub	sp, #16
 8006a64:	af00      	add	r7, sp, #0
 8006a66:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8006a68:	4b19      	ldr	r3, [pc, #100]	; (8006ad0 <HAL_PWREx_ConfigSupply+0x70>)
 8006a6a:	68db      	ldr	r3, [r3, #12]
 8006a6c:	f003 0304 	and.w	r3, r3, #4
 8006a70:	2b04      	cmp	r3, #4
 8006a72:	d00a      	beq.n	8006a8a <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8006a74:	4b16      	ldr	r3, [pc, #88]	; (8006ad0 <HAL_PWREx_ConfigSupply+0x70>)
 8006a76:	68db      	ldr	r3, [r3, #12]
 8006a78:	f003 0307 	and.w	r3, r3, #7
 8006a7c:	687a      	ldr	r2, [r7, #4]
 8006a7e:	429a      	cmp	r2, r3
 8006a80:	d001      	beq.n	8006a86 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8006a82:	2301      	movs	r3, #1
 8006a84:	e01f      	b.n	8006ac6 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8006a86:	2300      	movs	r3, #0
 8006a88:	e01d      	b.n	8006ac6 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8006a8a:	4b11      	ldr	r3, [pc, #68]	; (8006ad0 <HAL_PWREx_ConfigSupply+0x70>)
 8006a8c:	68db      	ldr	r3, [r3, #12]
 8006a8e:	f023 0207 	bic.w	r2, r3, #7
 8006a92:	490f      	ldr	r1, [pc, #60]	; (8006ad0 <HAL_PWREx_ConfigSupply+0x70>)
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	4313      	orrs	r3, r2
 8006a98:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8006a9a:	f7fc fe63 	bl	8003764 <HAL_GetTick>
 8006a9e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8006aa0:	e009      	b.n	8006ab6 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8006aa2:	f7fc fe5f 	bl	8003764 <HAL_GetTick>
 8006aa6:	4602      	mov	r2, r0
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	1ad3      	subs	r3, r2, r3
 8006aac:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006ab0:	d901      	bls.n	8006ab6 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8006ab2:	2301      	movs	r3, #1
 8006ab4:	e007      	b.n	8006ac6 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8006ab6:	4b06      	ldr	r3, [pc, #24]	; (8006ad0 <HAL_PWREx_ConfigSupply+0x70>)
 8006ab8:	685b      	ldr	r3, [r3, #4]
 8006aba:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006abe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006ac2:	d1ee      	bne.n	8006aa2 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8006ac4:	2300      	movs	r3, #0
}
 8006ac6:	4618      	mov	r0, r3
 8006ac8:	3710      	adds	r7, #16
 8006aca:	46bd      	mov	sp, r7
 8006acc:	bd80      	pop	{r7, pc}
 8006ace:	bf00      	nop
 8006ad0:	58024800 	.word	0x58024800

08006ad4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006ad4:	b580      	push	{r7, lr}
 8006ad6:	b08c      	sub	sp, #48	; 0x30
 8006ad8:	af00      	add	r7, sp, #0
 8006ada:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d101      	bne.n	8006ae6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006ae2:	2301      	movs	r3, #1
 8006ae4:	e3ff      	b.n	80072e6 <HAL_RCC_OscConfig+0x812>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	f003 0301 	and.w	r3, r3, #1
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	f000 8087 	beq.w	8006c02 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006af4:	4b99      	ldr	r3, [pc, #612]	; (8006d5c <HAL_RCC_OscConfig+0x288>)
 8006af6:	691b      	ldr	r3, [r3, #16]
 8006af8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006afc:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8006afe:	4b97      	ldr	r3, [pc, #604]	; (8006d5c <HAL_RCC_OscConfig+0x288>)
 8006b00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b02:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8006b04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b06:	2b10      	cmp	r3, #16
 8006b08:	d007      	beq.n	8006b1a <HAL_RCC_OscConfig+0x46>
 8006b0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b0c:	2b18      	cmp	r3, #24
 8006b0e:	d110      	bne.n	8006b32 <HAL_RCC_OscConfig+0x5e>
 8006b10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b12:	f003 0303 	and.w	r3, r3, #3
 8006b16:	2b02      	cmp	r3, #2
 8006b18:	d10b      	bne.n	8006b32 <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006b1a:	4b90      	ldr	r3, [pc, #576]	; (8006d5c <HAL_RCC_OscConfig+0x288>)
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d06c      	beq.n	8006c00 <HAL_RCC_OscConfig+0x12c>
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	685b      	ldr	r3, [r3, #4]
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d168      	bne.n	8006c00 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8006b2e:	2301      	movs	r3, #1
 8006b30:	e3d9      	b.n	80072e6 <HAL_RCC_OscConfig+0x812>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	685b      	ldr	r3, [r3, #4]
 8006b36:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006b3a:	d106      	bne.n	8006b4a <HAL_RCC_OscConfig+0x76>
 8006b3c:	4b87      	ldr	r3, [pc, #540]	; (8006d5c <HAL_RCC_OscConfig+0x288>)
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	4a86      	ldr	r2, [pc, #536]	; (8006d5c <HAL_RCC_OscConfig+0x288>)
 8006b42:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006b46:	6013      	str	r3, [r2, #0]
 8006b48:	e02e      	b.n	8006ba8 <HAL_RCC_OscConfig+0xd4>
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	685b      	ldr	r3, [r3, #4]
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d10c      	bne.n	8006b6c <HAL_RCC_OscConfig+0x98>
 8006b52:	4b82      	ldr	r3, [pc, #520]	; (8006d5c <HAL_RCC_OscConfig+0x288>)
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	4a81      	ldr	r2, [pc, #516]	; (8006d5c <HAL_RCC_OscConfig+0x288>)
 8006b58:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006b5c:	6013      	str	r3, [r2, #0]
 8006b5e:	4b7f      	ldr	r3, [pc, #508]	; (8006d5c <HAL_RCC_OscConfig+0x288>)
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	4a7e      	ldr	r2, [pc, #504]	; (8006d5c <HAL_RCC_OscConfig+0x288>)
 8006b64:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006b68:	6013      	str	r3, [r2, #0]
 8006b6a:	e01d      	b.n	8006ba8 <HAL_RCC_OscConfig+0xd4>
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	685b      	ldr	r3, [r3, #4]
 8006b70:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006b74:	d10c      	bne.n	8006b90 <HAL_RCC_OscConfig+0xbc>
 8006b76:	4b79      	ldr	r3, [pc, #484]	; (8006d5c <HAL_RCC_OscConfig+0x288>)
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	4a78      	ldr	r2, [pc, #480]	; (8006d5c <HAL_RCC_OscConfig+0x288>)
 8006b7c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006b80:	6013      	str	r3, [r2, #0]
 8006b82:	4b76      	ldr	r3, [pc, #472]	; (8006d5c <HAL_RCC_OscConfig+0x288>)
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	4a75      	ldr	r2, [pc, #468]	; (8006d5c <HAL_RCC_OscConfig+0x288>)
 8006b88:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006b8c:	6013      	str	r3, [r2, #0]
 8006b8e:	e00b      	b.n	8006ba8 <HAL_RCC_OscConfig+0xd4>
 8006b90:	4b72      	ldr	r3, [pc, #456]	; (8006d5c <HAL_RCC_OscConfig+0x288>)
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	4a71      	ldr	r2, [pc, #452]	; (8006d5c <HAL_RCC_OscConfig+0x288>)
 8006b96:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006b9a:	6013      	str	r3, [r2, #0]
 8006b9c:	4b6f      	ldr	r3, [pc, #444]	; (8006d5c <HAL_RCC_OscConfig+0x288>)
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	4a6e      	ldr	r2, [pc, #440]	; (8006d5c <HAL_RCC_OscConfig+0x288>)
 8006ba2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006ba6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	685b      	ldr	r3, [r3, #4]
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d013      	beq.n	8006bd8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006bb0:	f7fc fdd8 	bl	8003764 <HAL_GetTick>
 8006bb4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006bb6:	e008      	b.n	8006bca <HAL_RCC_OscConfig+0xf6>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006bb8:	f7fc fdd4 	bl	8003764 <HAL_GetTick>
 8006bbc:	4602      	mov	r2, r0
 8006bbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bc0:	1ad3      	subs	r3, r2, r3
 8006bc2:	2b64      	cmp	r3, #100	; 0x64
 8006bc4:	d901      	bls.n	8006bca <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8006bc6:	2303      	movs	r3, #3
 8006bc8:	e38d      	b.n	80072e6 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006bca:	4b64      	ldr	r3, [pc, #400]	; (8006d5c <HAL_RCC_OscConfig+0x288>)
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d0f0      	beq.n	8006bb8 <HAL_RCC_OscConfig+0xe4>
 8006bd6:	e014      	b.n	8006c02 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006bd8:	f7fc fdc4 	bl	8003764 <HAL_GetTick>
 8006bdc:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8006bde:	e008      	b.n	8006bf2 <HAL_RCC_OscConfig+0x11e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006be0:	f7fc fdc0 	bl	8003764 <HAL_GetTick>
 8006be4:	4602      	mov	r2, r0
 8006be6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006be8:	1ad3      	subs	r3, r2, r3
 8006bea:	2b64      	cmp	r3, #100	; 0x64
 8006bec:	d901      	bls.n	8006bf2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8006bee:	2303      	movs	r3, #3
 8006bf0:	e379      	b.n	80072e6 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8006bf2:	4b5a      	ldr	r3, [pc, #360]	; (8006d5c <HAL_RCC_OscConfig+0x288>)
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d1f0      	bne.n	8006be0 <HAL_RCC_OscConfig+0x10c>
 8006bfe:	e000      	b.n	8006c02 <HAL_RCC_OscConfig+0x12e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006c00:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	f003 0302 	and.w	r3, r3, #2
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	f000 80ae 	beq.w	8006d6c <HAL_RCC_OscConfig+0x298>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006c10:	4b52      	ldr	r3, [pc, #328]	; (8006d5c <HAL_RCC_OscConfig+0x288>)
 8006c12:	691b      	ldr	r3, [r3, #16]
 8006c14:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006c18:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8006c1a:	4b50      	ldr	r3, [pc, #320]	; (8006d5c <HAL_RCC_OscConfig+0x288>)
 8006c1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c1e:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8006c20:	6a3b      	ldr	r3, [r7, #32]
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d007      	beq.n	8006c36 <HAL_RCC_OscConfig+0x162>
 8006c26:	6a3b      	ldr	r3, [r7, #32]
 8006c28:	2b18      	cmp	r3, #24
 8006c2a:	d13a      	bne.n	8006ca2 <HAL_RCC_OscConfig+0x1ce>
 8006c2c:	69fb      	ldr	r3, [r7, #28]
 8006c2e:	f003 0303 	and.w	r3, r3, #3
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d135      	bne.n	8006ca2 <HAL_RCC_OscConfig+0x1ce>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006c36:	4b49      	ldr	r3, [pc, #292]	; (8006d5c <HAL_RCC_OscConfig+0x288>)
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	f003 0304 	and.w	r3, r3, #4
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d005      	beq.n	8006c4e <HAL_RCC_OscConfig+0x17a>
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	68db      	ldr	r3, [r3, #12]
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d101      	bne.n	8006c4e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8006c4a:	2301      	movs	r3, #1
 8006c4c:	e34b      	b.n	80072e6 <HAL_RCC_OscConfig+0x812>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006c4e:	f7fc fd95 	bl	800377c <HAL_GetREVID>
 8006c52:	4603      	mov	r3, r0
 8006c54:	f241 0203 	movw	r2, #4099	; 0x1003
 8006c58:	4293      	cmp	r3, r2
 8006c5a:	d817      	bhi.n	8006c8c <HAL_RCC_OscConfig+0x1b8>
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	691b      	ldr	r3, [r3, #16]
 8006c60:	2b40      	cmp	r3, #64	; 0x40
 8006c62:	d108      	bne.n	8006c76 <HAL_RCC_OscConfig+0x1a2>
 8006c64:	4b3d      	ldr	r3, [pc, #244]	; (8006d5c <HAL_RCC_OscConfig+0x288>)
 8006c66:	685b      	ldr	r3, [r3, #4]
 8006c68:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8006c6c:	4a3b      	ldr	r2, [pc, #236]	; (8006d5c <HAL_RCC_OscConfig+0x288>)
 8006c6e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006c72:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006c74:	e07a      	b.n	8006d6c <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006c76:	4b39      	ldr	r3, [pc, #228]	; (8006d5c <HAL_RCC_OscConfig+0x288>)
 8006c78:	685b      	ldr	r3, [r3, #4]
 8006c7a:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	691b      	ldr	r3, [r3, #16]
 8006c82:	031b      	lsls	r3, r3, #12
 8006c84:	4935      	ldr	r1, [pc, #212]	; (8006d5c <HAL_RCC_OscConfig+0x288>)
 8006c86:	4313      	orrs	r3, r2
 8006c88:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006c8a:	e06f      	b.n	8006d6c <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006c8c:	4b33      	ldr	r3, [pc, #204]	; (8006d5c <HAL_RCC_OscConfig+0x288>)
 8006c8e:	685b      	ldr	r3, [r3, #4]
 8006c90:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	691b      	ldr	r3, [r3, #16]
 8006c98:	061b      	lsls	r3, r3, #24
 8006c9a:	4930      	ldr	r1, [pc, #192]	; (8006d5c <HAL_RCC_OscConfig+0x288>)
 8006c9c:	4313      	orrs	r3, r2
 8006c9e:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006ca0:	e064      	b.n	8006d6c <HAL_RCC_OscConfig+0x298>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	68db      	ldr	r3, [r3, #12]
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d045      	beq.n	8006d36 <HAL_RCC_OscConfig+0x262>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8006caa:	4b2c      	ldr	r3, [pc, #176]	; (8006d5c <HAL_RCC_OscConfig+0x288>)
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	f023 0219 	bic.w	r2, r3, #25
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	68db      	ldr	r3, [r3, #12]
 8006cb6:	4929      	ldr	r1, [pc, #164]	; (8006d5c <HAL_RCC_OscConfig+0x288>)
 8006cb8:	4313      	orrs	r3, r2
 8006cba:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006cbc:	f7fc fd52 	bl	8003764 <HAL_GetTick>
 8006cc0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006cc2:	e008      	b.n	8006cd6 <HAL_RCC_OscConfig+0x202>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006cc4:	f7fc fd4e 	bl	8003764 <HAL_GetTick>
 8006cc8:	4602      	mov	r2, r0
 8006cca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ccc:	1ad3      	subs	r3, r2, r3
 8006cce:	2b02      	cmp	r3, #2
 8006cd0:	d901      	bls.n	8006cd6 <HAL_RCC_OscConfig+0x202>
          {
            return HAL_TIMEOUT;
 8006cd2:	2303      	movs	r3, #3
 8006cd4:	e307      	b.n	80072e6 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006cd6:	4b21      	ldr	r3, [pc, #132]	; (8006d5c <HAL_RCC_OscConfig+0x288>)
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	f003 0304 	and.w	r3, r3, #4
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d0f0      	beq.n	8006cc4 <HAL_RCC_OscConfig+0x1f0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006ce2:	f7fc fd4b 	bl	800377c <HAL_GetREVID>
 8006ce6:	4603      	mov	r3, r0
 8006ce8:	f241 0203 	movw	r2, #4099	; 0x1003
 8006cec:	4293      	cmp	r3, r2
 8006cee:	d817      	bhi.n	8006d20 <HAL_RCC_OscConfig+0x24c>
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	691b      	ldr	r3, [r3, #16]
 8006cf4:	2b40      	cmp	r3, #64	; 0x40
 8006cf6:	d108      	bne.n	8006d0a <HAL_RCC_OscConfig+0x236>
 8006cf8:	4b18      	ldr	r3, [pc, #96]	; (8006d5c <HAL_RCC_OscConfig+0x288>)
 8006cfa:	685b      	ldr	r3, [r3, #4]
 8006cfc:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8006d00:	4a16      	ldr	r2, [pc, #88]	; (8006d5c <HAL_RCC_OscConfig+0x288>)
 8006d02:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006d06:	6053      	str	r3, [r2, #4]
 8006d08:	e030      	b.n	8006d6c <HAL_RCC_OscConfig+0x298>
 8006d0a:	4b14      	ldr	r3, [pc, #80]	; (8006d5c <HAL_RCC_OscConfig+0x288>)
 8006d0c:	685b      	ldr	r3, [r3, #4]
 8006d0e:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	691b      	ldr	r3, [r3, #16]
 8006d16:	031b      	lsls	r3, r3, #12
 8006d18:	4910      	ldr	r1, [pc, #64]	; (8006d5c <HAL_RCC_OscConfig+0x288>)
 8006d1a:	4313      	orrs	r3, r2
 8006d1c:	604b      	str	r3, [r1, #4]
 8006d1e:	e025      	b.n	8006d6c <HAL_RCC_OscConfig+0x298>
 8006d20:	4b0e      	ldr	r3, [pc, #56]	; (8006d5c <HAL_RCC_OscConfig+0x288>)
 8006d22:	685b      	ldr	r3, [r3, #4]
 8006d24:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	691b      	ldr	r3, [r3, #16]
 8006d2c:	061b      	lsls	r3, r3, #24
 8006d2e:	490b      	ldr	r1, [pc, #44]	; (8006d5c <HAL_RCC_OscConfig+0x288>)
 8006d30:	4313      	orrs	r3, r2
 8006d32:	604b      	str	r3, [r1, #4]
 8006d34:	e01a      	b.n	8006d6c <HAL_RCC_OscConfig+0x298>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006d36:	4b09      	ldr	r3, [pc, #36]	; (8006d5c <HAL_RCC_OscConfig+0x288>)
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	4a08      	ldr	r2, [pc, #32]	; (8006d5c <HAL_RCC_OscConfig+0x288>)
 8006d3c:	f023 0301 	bic.w	r3, r3, #1
 8006d40:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006d42:	f7fc fd0f 	bl	8003764 <HAL_GetTick>
 8006d46:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8006d48:	e00a      	b.n	8006d60 <HAL_RCC_OscConfig+0x28c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006d4a:	f7fc fd0b 	bl	8003764 <HAL_GetTick>
 8006d4e:	4602      	mov	r2, r0
 8006d50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d52:	1ad3      	subs	r3, r2, r3
 8006d54:	2b02      	cmp	r3, #2
 8006d56:	d903      	bls.n	8006d60 <HAL_RCC_OscConfig+0x28c>
          {
            return HAL_TIMEOUT;
 8006d58:	2303      	movs	r3, #3
 8006d5a:	e2c4      	b.n	80072e6 <HAL_RCC_OscConfig+0x812>
 8006d5c:	58024400 	.word	0x58024400
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8006d60:	4ba4      	ldr	r3, [pc, #656]	; (8006ff4 <HAL_RCC_OscConfig+0x520>)
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	f003 0304 	and.w	r3, r3, #4
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d1ee      	bne.n	8006d4a <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	f003 0310 	and.w	r3, r3, #16
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	f000 80a9 	beq.w	8006ecc <HAL_RCC_OscConfig+0x3f8>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006d7a:	4b9e      	ldr	r3, [pc, #632]	; (8006ff4 <HAL_RCC_OscConfig+0x520>)
 8006d7c:	691b      	ldr	r3, [r3, #16]
 8006d7e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006d82:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8006d84:	4b9b      	ldr	r3, [pc, #620]	; (8006ff4 <HAL_RCC_OscConfig+0x520>)
 8006d86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d88:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8006d8a:	69bb      	ldr	r3, [r7, #24]
 8006d8c:	2b08      	cmp	r3, #8
 8006d8e:	d007      	beq.n	8006da0 <HAL_RCC_OscConfig+0x2cc>
 8006d90:	69bb      	ldr	r3, [r7, #24]
 8006d92:	2b18      	cmp	r3, #24
 8006d94:	d13a      	bne.n	8006e0c <HAL_RCC_OscConfig+0x338>
 8006d96:	697b      	ldr	r3, [r7, #20]
 8006d98:	f003 0303 	and.w	r3, r3, #3
 8006d9c:	2b01      	cmp	r3, #1
 8006d9e:	d135      	bne.n	8006e0c <HAL_RCC_OscConfig+0x338>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006da0:	4b94      	ldr	r3, [pc, #592]	; (8006ff4 <HAL_RCC_OscConfig+0x520>)
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d005      	beq.n	8006db8 <HAL_RCC_OscConfig+0x2e4>
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	69db      	ldr	r3, [r3, #28]
 8006db0:	2b80      	cmp	r3, #128	; 0x80
 8006db2:	d001      	beq.n	8006db8 <HAL_RCC_OscConfig+0x2e4>
      {
        return HAL_ERROR;
 8006db4:	2301      	movs	r3, #1
 8006db6:	e296      	b.n	80072e6 <HAL_RCC_OscConfig+0x812>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006db8:	f7fc fce0 	bl	800377c <HAL_GetREVID>
 8006dbc:	4603      	mov	r3, r0
 8006dbe:	f241 0203 	movw	r2, #4099	; 0x1003
 8006dc2:	4293      	cmp	r3, r2
 8006dc4:	d817      	bhi.n	8006df6 <HAL_RCC_OscConfig+0x322>
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	6a1b      	ldr	r3, [r3, #32]
 8006dca:	2b20      	cmp	r3, #32
 8006dcc:	d108      	bne.n	8006de0 <HAL_RCC_OscConfig+0x30c>
 8006dce:	4b89      	ldr	r3, [pc, #548]	; (8006ff4 <HAL_RCC_OscConfig+0x520>)
 8006dd0:	685b      	ldr	r3, [r3, #4]
 8006dd2:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8006dd6:	4a87      	ldr	r2, [pc, #540]	; (8006ff4 <HAL_RCC_OscConfig+0x520>)
 8006dd8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006ddc:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006dde:	e075      	b.n	8006ecc <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006de0:	4b84      	ldr	r3, [pc, #528]	; (8006ff4 <HAL_RCC_OscConfig+0x520>)
 8006de2:	685b      	ldr	r3, [r3, #4]
 8006de4:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	6a1b      	ldr	r3, [r3, #32]
 8006dec:	069b      	lsls	r3, r3, #26
 8006dee:	4981      	ldr	r1, [pc, #516]	; (8006ff4 <HAL_RCC_OscConfig+0x520>)
 8006df0:	4313      	orrs	r3, r2
 8006df2:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006df4:	e06a      	b.n	8006ecc <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006df6:	4b7f      	ldr	r3, [pc, #508]	; (8006ff4 <HAL_RCC_OscConfig+0x520>)
 8006df8:	68db      	ldr	r3, [r3, #12]
 8006dfa:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	6a1b      	ldr	r3, [r3, #32]
 8006e02:	061b      	lsls	r3, r3, #24
 8006e04:	497b      	ldr	r1, [pc, #492]	; (8006ff4 <HAL_RCC_OscConfig+0x520>)
 8006e06:	4313      	orrs	r3, r2
 8006e08:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006e0a:	e05f      	b.n	8006ecc <HAL_RCC_OscConfig+0x3f8>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	69db      	ldr	r3, [r3, #28]
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d042      	beq.n	8006e9a <HAL_RCC_OscConfig+0x3c6>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8006e14:	4b77      	ldr	r3, [pc, #476]	; (8006ff4 <HAL_RCC_OscConfig+0x520>)
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	4a76      	ldr	r2, [pc, #472]	; (8006ff4 <HAL_RCC_OscConfig+0x520>)
 8006e1a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006e1e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e20:	f7fc fca0 	bl	8003764 <HAL_GetTick>
 8006e24:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006e26:	e008      	b.n	8006e3a <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8006e28:	f7fc fc9c 	bl	8003764 <HAL_GetTick>
 8006e2c:	4602      	mov	r2, r0
 8006e2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e30:	1ad3      	subs	r3, r2, r3
 8006e32:	2b02      	cmp	r3, #2
 8006e34:	d901      	bls.n	8006e3a <HAL_RCC_OscConfig+0x366>
          {
            return HAL_TIMEOUT;
 8006e36:	2303      	movs	r3, #3
 8006e38:	e255      	b.n	80072e6 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006e3a:	4b6e      	ldr	r3, [pc, #440]	; (8006ff4 <HAL_RCC_OscConfig+0x520>)
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d0f0      	beq.n	8006e28 <HAL_RCC_OscConfig+0x354>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006e46:	f7fc fc99 	bl	800377c <HAL_GetREVID>
 8006e4a:	4603      	mov	r3, r0
 8006e4c:	f241 0203 	movw	r2, #4099	; 0x1003
 8006e50:	4293      	cmp	r3, r2
 8006e52:	d817      	bhi.n	8006e84 <HAL_RCC_OscConfig+0x3b0>
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	6a1b      	ldr	r3, [r3, #32]
 8006e58:	2b20      	cmp	r3, #32
 8006e5a:	d108      	bne.n	8006e6e <HAL_RCC_OscConfig+0x39a>
 8006e5c:	4b65      	ldr	r3, [pc, #404]	; (8006ff4 <HAL_RCC_OscConfig+0x520>)
 8006e5e:	685b      	ldr	r3, [r3, #4]
 8006e60:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8006e64:	4a63      	ldr	r2, [pc, #396]	; (8006ff4 <HAL_RCC_OscConfig+0x520>)
 8006e66:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006e6a:	6053      	str	r3, [r2, #4]
 8006e6c:	e02e      	b.n	8006ecc <HAL_RCC_OscConfig+0x3f8>
 8006e6e:	4b61      	ldr	r3, [pc, #388]	; (8006ff4 <HAL_RCC_OscConfig+0x520>)
 8006e70:	685b      	ldr	r3, [r3, #4]
 8006e72:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	6a1b      	ldr	r3, [r3, #32]
 8006e7a:	069b      	lsls	r3, r3, #26
 8006e7c:	495d      	ldr	r1, [pc, #372]	; (8006ff4 <HAL_RCC_OscConfig+0x520>)
 8006e7e:	4313      	orrs	r3, r2
 8006e80:	604b      	str	r3, [r1, #4]
 8006e82:	e023      	b.n	8006ecc <HAL_RCC_OscConfig+0x3f8>
 8006e84:	4b5b      	ldr	r3, [pc, #364]	; (8006ff4 <HAL_RCC_OscConfig+0x520>)
 8006e86:	68db      	ldr	r3, [r3, #12]
 8006e88:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	6a1b      	ldr	r3, [r3, #32]
 8006e90:	061b      	lsls	r3, r3, #24
 8006e92:	4958      	ldr	r1, [pc, #352]	; (8006ff4 <HAL_RCC_OscConfig+0x520>)
 8006e94:	4313      	orrs	r3, r2
 8006e96:	60cb      	str	r3, [r1, #12]
 8006e98:	e018      	b.n	8006ecc <HAL_RCC_OscConfig+0x3f8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8006e9a:	4b56      	ldr	r3, [pc, #344]	; (8006ff4 <HAL_RCC_OscConfig+0x520>)
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	4a55      	ldr	r2, [pc, #340]	; (8006ff4 <HAL_RCC_OscConfig+0x520>)
 8006ea0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006ea4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ea6:	f7fc fc5d 	bl	8003764 <HAL_GetTick>
 8006eaa:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8006eac:	e008      	b.n	8006ec0 <HAL_RCC_OscConfig+0x3ec>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8006eae:	f7fc fc59 	bl	8003764 <HAL_GetTick>
 8006eb2:	4602      	mov	r2, r0
 8006eb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006eb6:	1ad3      	subs	r3, r2, r3
 8006eb8:	2b02      	cmp	r3, #2
 8006eba:	d901      	bls.n	8006ec0 <HAL_RCC_OscConfig+0x3ec>
          {
            return HAL_TIMEOUT;
 8006ebc:	2303      	movs	r3, #3
 8006ebe:	e212      	b.n	80072e6 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8006ec0:	4b4c      	ldr	r3, [pc, #304]	; (8006ff4 <HAL_RCC_OscConfig+0x520>)
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d1f0      	bne.n	8006eae <HAL_RCC_OscConfig+0x3da>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	f003 0308 	and.w	r3, r3, #8
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d036      	beq.n	8006f46 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	695b      	ldr	r3, [r3, #20]
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d019      	beq.n	8006f14 <HAL_RCC_OscConfig+0x440>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006ee0:	4b44      	ldr	r3, [pc, #272]	; (8006ff4 <HAL_RCC_OscConfig+0x520>)
 8006ee2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006ee4:	4a43      	ldr	r2, [pc, #268]	; (8006ff4 <HAL_RCC_OscConfig+0x520>)
 8006ee6:	f043 0301 	orr.w	r3, r3, #1
 8006eea:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006eec:	f7fc fc3a 	bl	8003764 <HAL_GetTick>
 8006ef0:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8006ef2:	e008      	b.n	8006f06 <HAL_RCC_OscConfig+0x432>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006ef4:	f7fc fc36 	bl	8003764 <HAL_GetTick>
 8006ef8:	4602      	mov	r2, r0
 8006efa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006efc:	1ad3      	subs	r3, r2, r3
 8006efe:	2b02      	cmp	r3, #2
 8006f00:	d901      	bls.n	8006f06 <HAL_RCC_OscConfig+0x432>
        {
          return HAL_TIMEOUT;
 8006f02:	2303      	movs	r3, #3
 8006f04:	e1ef      	b.n	80072e6 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8006f06:	4b3b      	ldr	r3, [pc, #236]	; (8006ff4 <HAL_RCC_OscConfig+0x520>)
 8006f08:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006f0a:	f003 0302 	and.w	r3, r3, #2
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d0f0      	beq.n	8006ef4 <HAL_RCC_OscConfig+0x420>
 8006f12:	e018      	b.n	8006f46 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006f14:	4b37      	ldr	r3, [pc, #220]	; (8006ff4 <HAL_RCC_OscConfig+0x520>)
 8006f16:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006f18:	4a36      	ldr	r2, [pc, #216]	; (8006ff4 <HAL_RCC_OscConfig+0x520>)
 8006f1a:	f023 0301 	bic.w	r3, r3, #1
 8006f1e:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006f20:	f7fc fc20 	bl	8003764 <HAL_GetTick>
 8006f24:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8006f26:	e008      	b.n	8006f3a <HAL_RCC_OscConfig+0x466>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006f28:	f7fc fc1c 	bl	8003764 <HAL_GetTick>
 8006f2c:	4602      	mov	r2, r0
 8006f2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f30:	1ad3      	subs	r3, r2, r3
 8006f32:	2b02      	cmp	r3, #2
 8006f34:	d901      	bls.n	8006f3a <HAL_RCC_OscConfig+0x466>
        {
          return HAL_TIMEOUT;
 8006f36:	2303      	movs	r3, #3
 8006f38:	e1d5      	b.n	80072e6 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8006f3a:	4b2e      	ldr	r3, [pc, #184]	; (8006ff4 <HAL_RCC_OscConfig+0x520>)
 8006f3c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006f3e:	f003 0302 	and.w	r3, r3, #2
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d1f0      	bne.n	8006f28 <HAL_RCC_OscConfig+0x454>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	f003 0320 	and.w	r3, r3, #32
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d036      	beq.n	8006fc0 <HAL_RCC_OscConfig+0x4ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	699b      	ldr	r3, [r3, #24]
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d019      	beq.n	8006f8e <HAL_RCC_OscConfig+0x4ba>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006f5a:	4b26      	ldr	r3, [pc, #152]	; (8006ff4 <HAL_RCC_OscConfig+0x520>)
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	4a25      	ldr	r2, [pc, #148]	; (8006ff4 <HAL_RCC_OscConfig+0x520>)
 8006f60:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8006f64:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8006f66:	f7fc fbfd 	bl	8003764 <HAL_GetTick>
 8006f6a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8006f6c:	e008      	b.n	8006f80 <HAL_RCC_OscConfig+0x4ac>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8006f6e:	f7fc fbf9 	bl	8003764 <HAL_GetTick>
 8006f72:	4602      	mov	r2, r0
 8006f74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f76:	1ad3      	subs	r3, r2, r3
 8006f78:	2b02      	cmp	r3, #2
 8006f7a:	d901      	bls.n	8006f80 <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 8006f7c:	2303      	movs	r3, #3
 8006f7e:	e1b2      	b.n	80072e6 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8006f80:	4b1c      	ldr	r3, [pc, #112]	; (8006ff4 <HAL_RCC_OscConfig+0x520>)
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d0f0      	beq.n	8006f6e <HAL_RCC_OscConfig+0x49a>
 8006f8c:	e018      	b.n	8006fc0 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8006f8e:	4b19      	ldr	r3, [pc, #100]	; (8006ff4 <HAL_RCC_OscConfig+0x520>)
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	4a18      	ldr	r2, [pc, #96]	; (8006ff4 <HAL_RCC_OscConfig+0x520>)
 8006f94:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006f98:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8006f9a:	f7fc fbe3 	bl	8003764 <HAL_GetTick>
 8006f9e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8006fa0:	e008      	b.n	8006fb4 <HAL_RCC_OscConfig+0x4e0>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8006fa2:	f7fc fbdf 	bl	8003764 <HAL_GetTick>
 8006fa6:	4602      	mov	r2, r0
 8006fa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006faa:	1ad3      	subs	r3, r2, r3
 8006fac:	2b02      	cmp	r3, #2
 8006fae:	d901      	bls.n	8006fb4 <HAL_RCC_OscConfig+0x4e0>
        {
          return HAL_TIMEOUT;
 8006fb0:	2303      	movs	r3, #3
 8006fb2:	e198      	b.n	80072e6 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8006fb4:	4b0f      	ldr	r3, [pc, #60]	; (8006ff4 <HAL_RCC_OscConfig+0x520>)
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d1f0      	bne.n	8006fa2 <HAL_RCC_OscConfig+0x4ce>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	f003 0304 	and.w	r3, r3, #4
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	f000 8085 	beq.w	80070d8 <HAL_RCC_OscConfig+0x604>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8006fce:	4b0a      	ldr	r3, [pc, #40]	; (8006ff8 <HAL_RCC_OscConfig+0x524>)
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	4a09      	ldr	r2, [pc, #36]	; (8006ff8 <HAL_RCC_OscConfig+0x524>)
 8006fd4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006fd8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006fda:	f7fc fbc3 	bl	8003764 <HAL_GetTick>
 8006fde:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006fe0:	e00c      	b.n	8006ffc <HAL_RCC_OscConfig+0x528>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8006fe2:	f7fc fbbf 	bl	8003764 <HAL_GetTick>
 8006fe6:	4602      	mov	r2, r0
 8006fe8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fea:	1ad3      	subs	r3, r2, r3
 8006fec:	2b64      	cmp	r3, #100	; 0x64
 8006fee:	d905      	bls.n	8006ffc <HAL_RCC_OscConfig+0x528>
      {
        return HAL_TIMEOUT;
 8006ff0:	2303      	movs	r3, #3
 8006ff2:	e178      	b.n	80072e6 <HAL_RCC_OscConfig+0x812>
 8006ff4:	58024400 	.word	0x58024400
 8006ff8:	58024800 	.word	0x58024800
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006ffc:	4b96      	ldr	r3, [pc, #600]	; (8007258 <HAL_RCC_OscConfig+0x784>)
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007004:	2b00      	cmp	r3, #0
 8007006:	d0ec      	beq.n	8006fe2 <HAL_RCC_OscConfig+0x50e>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	689b      	ldr	r3, [r3, #8]
 800700c:	2b01      	cmp	r3, #1
 800700e:	d106      	bne.n	800701e <HAL_RCC_OscConfig+0x54a>
 8007010:	4b92      	ldr	r3, [pc, #584]	; (800725c <HAL_RCC_OscConfig+0x788>)
 8007012:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007014:	4a91      	ldr	r2, [pc, #580]	; (800725c <HAL_RCC_OscConfig+0x788>)
 8007016:	f043 0301 	orr.w	r3, r3, #1
 800701a:	6713      	str	r3, [r2, #112]	; 0x70
 800701c:	e02d      	b.n	800707a <HAL_RCC_OscConfig+0x5a6>
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	689b      	ldr	r3, [r3, #8]
 8007022:	2b00      	cmp	r3, #0
 8007024:	d10c      	bne.n	8007040 <HAL_RCC_OscConfig+0x56c>
 8007026:	4b8d      	ldr	r3, [pc, #564]	; (800725c <HAL_RCC_OscConfig+0x788>)
 8007028:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800702a:	4a8c      	ldr	r2, [pc, #560]	; (800725c <HAL_RCC_OscConfig+0x788>)
 800702c:	f023 0301 	bic.w	r3, r3, #1
 8007030:	6713      	str	r3, [r2, #112]	; 0x70
 8007032:	4b8a      	ldr	r3, [pc, #552]	; (800725c <HAL_RCC_OscConfig+0x788>)
 8007034:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007036:	4a89      	ldr	r2, [pc, #548]	; (800725c <HAL_RCC_OscConfig+0x788>)
 8007038:	f023 0304 	bic.w	r3, r3, #4
 800703c:	6713      	str	r3, [r2, #112]	; 0x70
 800703e:	e01c      	b.n	800707a <HAL_RCC_OscConfig+0x5a6>
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	689b      	ldr	r3, [r3, #8]
 8007044:	2b05      	cmp	r3, #5
 8007046:	d10c      	bne.n	8007062 <HAL_RCC_OscConfig+0x58e>
 8007048:	4b84      	ldr	r3, [pc, #528]	; (800725c <HAL_RCC_OscConfig+0x788>)
 800704a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800704c:	4a83      	ldr	r2, [pc, #524]	; (800725c <HAL_RCC_OscConfig+0x788>)
 800704e:	f043 0304 	orr.w	r3, r3, #4
 8007052:	6713      	str	r3, [r2, #112]	; 0x70
 8007054:	4b81      	ldr	r3, [pc, #516]	; (800725c <HAL_RCC_OscConfig+0x788>)
 8007056:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007058:	4a80      	ldr	r2, [pc, #512]	; (800725c <HAL_RCC_OscConfig+0x788>)
 800705a:	f043 0301 	orr.w	r3, r3, #1
 800705e:	6713      	str	r3, [r2, #112]	; 0x70
 8007060:	e00b      	b.n	800707a <HAL_RCC_OscConfig+0x5a6>
 8007062:	4b7e      	ldr	r3, [pc, #504]	; (800725c <HAL_RCC_OscConfig+0x788>)
 8007064:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007066:	4a7d      	ldr	r2, [pc, #500]	; (800725c <HAL_RCC_OscConfig+0x788>)
 8007068:	f023 0301 	bic.w	r3, r3, #1
 800706c:	6713      	str	r3, [r2, #112]	; 0x70
 800706e:	4b7b      	ldr	r3, [pc, #492]	; (800725c <HAL_RCC_OscConfig+0x788>)
 8007070:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007072:	4a7a      	ldr	r2, [pc, #488]	; (800725c <HAL_RCC_OscConfig+0x788>)
 8007074:	f023 0304 	bic.w	r3, r3, #4
 8007078:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	689b      	ldr	r3, [r3, #8]
 800707e:	2b00      	cmp	r3, #0
 8007080:	d015      	beq.n	80070ae <HAL_RCC_OscConfig+0x5da>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007082:	f7fc fb6f 	bl	8003764 <HAL_GetTick>
 8007086:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007088:	e00a      	b.n	80070a0 <HAL_RCC_OscConfig+0x5cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800708a:	f7fc fb6b 	bl	8003764 <HAL_GetTick>
 800708e:	4602      	mov	r2, r0
 8007090:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007092:	1ad3      	subs	r3, r2, r3
 8007094:	f241 3288 	movw	r2, #5000	; 0x1388
 8007098:	4293      	cmp	r3, r2
 800709a:	d901      	bls.n	80070a0 <HAL_RCC_OscConfig+0x5cc>
        {
          return HAL_TIMEOUT;
 800709c:	2303      	movs	r3, #3
 800709e:	e122      	b.n	80072e6 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80070a0:	4b6e      	ldr	r3, [pc, #440]	; (800725c <HAL_RCC_OscConfig+0x788>)
 80070a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80070a4:	f003 0302 	and.w	r3, r3, #2
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d0ee      	beq.n	800708a <HAL_RCC_OscConfig+0x5b6>
 80070ac:	e014      	b.n	80070d8 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80070ae:	f7fc fb59 	bl	8003764 <HAL_GetTick>
 80070b2:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80070b4:	e00a      	b.n	80070cc <HAL_RCC_OscConfig+0x5f8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80070b6:	f7fc fb55 	bl	8003764 <HAL_GetTick>
 80070ba:	4602      	mov	r2, r0
 80070bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070be:	1ad3      	subs	r3, r2, r3
 80070c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80070c4:	4293      	cmp	r3, r2
 80070c6:	d901      	bls.n	80070cc <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_TIMEOUT;
 80070c8:	2303      	movs	r3, #3
 80070ca:	e10c      	b.n	80072e6 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80070cc:	4b63      	ldr	r3, [pc, #396]	; (800725c <HAL_RCC_OscConfig+0x788>)
 80070ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80070d0:	f003 0302 	and.w	r3, r3, #2
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d1ee      	bne.n	80070b6 <HAL_RCC_OscConfig+0x5e2>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070dc:	2b00      	cmp	r3, #0
 80070de:	f000 8101 	beq.w	80072e4 <HAL_RCC_OscConfig+0x810>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80070e2:	4b5e      	ldr	r3, [pc, #376]	; (800725c <HAL_RCC_OscConfig+0x788>)
 80070e4:	691b      	ldr	r3, [r3, #16]
 80070e6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80070ea:	2b18      	cmp	r3, #24
 80070ec:	f000 80bc 	beq.w	8007268 <HAL_RCC_OscConfig+0x794>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070f4:	2b02      	cmp	r3, #2
 80070f6:	f040 8095 	bne.w	8007224 <HAL_RCC_OscConfig+0x750>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80070fa:	4b58      	ldr	r3, [pc, #352]	; (800725c <HAL_RCC_OscConfig+0x788>)
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	4a57      	ldr	r2, [pc, #348]	; (800725c <HAL_RCC_OscConfig+0x788>)
 8007100:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007104:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007106:	f7fc fb2d 	bl	8003764 <HAL_GetTick>
 800710a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800710c:	e008      	b.n	8007120 <HAL_RCC_OscConfig+0x64c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800710e:	f7fc fb29 	bl	8003764 <HAL_GetTick>
 8007112:	4602      	mov	r2, r0
 8007114:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007116:	1ad3      	subs	r3, r2, r3
 8007118:	2b02      	cmp	r3, #2
 800711a:	d901      	bls.n	8007120 <HAL_RCC_OscConfig+0x64c>
          {
            return HAL_TIMEOUT;
 800711c:	2303      	movs	r3, #3
 800711e:	e0e2      	b.n	80072e6 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007120:	4b4e      	ldr	r3, [pc, #312]	; (800725c <HAL_RCC_OscConfig+0x788>)
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007128:	2b00      	cmp	r3, #0
 800712a:	d1f0      	bne.n	800710e <HAL_RCC_OscConfig+0x63a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800712c:	4b4b      	ldr	r3, [pc, #300]	; (800725c <HAL_RCC_OscConfig+0x788>)
 800712e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007130:	4b4b      	ldr	r3, [pc, #300]	; (8007260 <HAL_RCC_OscConfig+0x78c>)
 8007132:	4013      	ands	r3, r2
 8007134:	687a      	ldr	r2, [r7, #4]
 8007136:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8007138:	687a      	ldr	r2, [r7, #4]
 800713a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800713c:	0112      	lsls	r2, r2, #4
 800713e:	430a      	orrs	r2, r1
 8007140:	4946      	ldr	r1, [pc, #280]	; (800725c <HAL_RCC_OscConfig+0x788>)
 8007142:	4313      	orrs	r3, r2
 8007144:	628b      	str	r3, [r1, #40]	; 0x28
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800714a:	3b01      	subs	r3, #1
 800714c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007154:	3b01      	subs	r3, #1
 8007156:	025b      	lsls	r3, r3, #9
 8007158:	b29b      	uxth	r3, r3
 800715a:	431a      	orrs	r2, r3
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007160:	3b01      	subs	r3, #1
 8007162:	041b      	lsls	r3, r3, #16
 8007164:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8007168:	431a      	orrs	r2, r3
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800716e:	3b01      	subs	r3, #1
 8007170:	061b      	lsls	r3, r3, #24
 8007172:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8007176:	4939      	ldr	r1, [pc, #228]	; (800725c <HAL_RCC_OscConfig+0x788>)
 8007178:	4313      	orrs	r3, r2
 800717a:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 800717c:	4b37      	ldr	r3, [pc, #220]	; (800725c <HAL_RCC_OscConfig+0x788>)
 800717e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007180:	4a36      	ldr	r2, [pc, #216]	; (800725c <HAL_RCC_OscConfig+0x788>)
 8007182:	f023 0301 	bic.w	r3, r3, #1
 8007186:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8007188:	4b34      	ldr	r3, [pc, #208]	; (800725c <HAL_RCC_OscConfig+0x788>)
 800718a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800718c:	4b35      	ldr	r3, [pc, #212]	; (8007264 <HAL_RCC_OscConfig+0x790>)
 800718e:	4013      	ands	r3, r2
 8007190:	687a      	ldr	r2, [r7, #4]
 8007192:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8007194:	00d2      	lsls	r2, r2, #3
 8007196:	4931      	ldr	r1, [pc, #196]	; (800725c <HAL_RCC_OscConfig+0x788>)
 8007198:	4313      	orrs	r3, r2
 800719a:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800719c:	4b2f      	ldr	r3, [pc, #188]	; (800725c <HAL_RCC_OscConfig+0x788>)
 800719e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071a0:	f023 020c 	bic.w	r2, r3, #12
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071a8:	492c      	ldr	r1, [pc, #176]	; (800725c <HAL_RCC_OscConfig+0x788>)
 80071aa:	4313      	orrs	r3, r2
 80071ac:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80071ae:	4b2b      	ldr	r3, [pc, #172]	; (800725c <HAL_RCC_OscConfig+0x788>)
 80071b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071b2:	f023 0202 	bic.w	r2, r3, #2
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80071ba:	4928      	ldr	r1, [pc, #160]	; (800725c <HAL_RCC_OscConfig+0x788>)
 80071bc:	4313      	orrs	r3, r2
 80071be:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80071c0:	4b26      	ldr	r3, [pc, #152]	; (800725c <HAL_RCC_OscConfig+0x788>)
 80071c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071c4:	4a25      	ldr	r2, [pc, #148]	; (800725c <HAL_RCC_OscConfig+0x788>)
 80071c6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80071ca:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80071cc:	4b23      	ldr	r3, [pc, #140]	; (800725c <HAL_RCC_OscConfig+0x788>)
 80071ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071d0:	4a22      	ldr	r2, [pc, #136]	; (800725c <HAL_RCC_OscConfig+0x788>)
 80071d2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80071d6:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80071d8:	4b20      	ldr	r3, [pc, #128]	; (800725c <HAL_RCC_OscConfig+0x788>)
 80071da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071dc:	4a1f      	ldr	r2, [pc, #124]	; (800725c <HAL_RCC_OscConfig+0x788>)
 80071de:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80071e2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 80071e4:	4b1d      	ldr	r3, [pc, #116]	; (800725c <HAL_RCC_OscConfig+0x788>)
 80071e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071e8:	4a1c      	ldr	r2, [pc, #112]	; (800725c <HAL_RCC_OscConfig+0x788>)
 80071ea:	f043 0301 	orr.w	r3, r3, #1
 80071ee:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80071f0:	4b1a      	ldr	r3, [pc, #104]	; (800725c <HAL_RCC_OscConfig+0x788>)
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	4a19      	ldr	r2, [pc, #100]	; (800725c <HAL_RCC_OscConfig+0x788>)
 80071f6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80071fa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80071fc:	f7fc fab2 	bl	8003764 <HAL_GetTick>
 8007200:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007202:	e008      	b.n	8007216 <HAL_RCC_OscConfig+0x742>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007204:	f7fc faae 	bl	8003764 <HAL_GetTick>
 8007208:	4602      	mov	r2, r0
 800720a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800720c:	1ad3      	subs	r3, r2, r3
 800720e:	2b02      	cmp	r3, #2
 8007210:	d901      	bls.n	8007216 <HAL_RCC_OscConfig+0x742>
          {
            return HAL_TIMEOUT;
 8007212:	2303      	movs	r3, #3
 8007214:	e067      	b.n	80072e6 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007216:	4b11      	ldr	r3, [pc, #68]	; (800725c <HAL_RCC_OscConfig+0x788>)
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800721e:	2b00      	cmp	r3, #0
 8007220:	d0f0      	beq.n	8007204 <HAL_RCC_OscConfig+0x730>
 8007222:	e05f      	b.n	80072e4 <HAL_RCC_OscConfig+0x810>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007224:	4b0d      	ldr	r3, [pc, #52]	; (800725c <HAL_RCC_OscConfig+0x788>)
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	4a0c      	ldr	r2, [pc, #48]	; (800725c <HAL_RCC_OscConfig+0x788>)
 800722a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800722e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007230:	f7fc fa98 	bl	8003764 <HAL_GetTick>
 8007234:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007236:	e008      	b.n	800724a <HAL_RCC_OscConfig+0x776>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007238:	f7fc fa94 	bl	8003764 <HAL_GetTick>
 800723c:	4602      	mov	r2, r0
 800723e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007240:	1ad3      	subs	r3, r2, r3
 8007242:	2b02      	cmp	r3, #2
 8007244:	d901      	bls.n	800724a <HAL_RCC_OscConfig+0x776>
          {
            return HAL_TIMEOUT;
 8007246:	2303      	movs	r3, #3
 8007248:	e04d      	b.n	80072e6 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800724a:	4b04      	ldr	r3, [pc, #16]	; (800725c <HAL_RCC_OscConfig+0x788>)
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007252:	2b00      	cmp	r3, #0
 8007254:	d1f0      	bne.n	8007238 <HAL_RCC_OscConfig+0x764>
 8007256:	e045      	b.n	80072e4 <HAL_RCC_OscConfig+0x810>
 8007258:	58024800 	.word	0x58024800
 800725c:	58024400 	.word	0x58024400
 8007260:	fffffc0c 	.word	0xfffffc0c
 8007264:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8007268:	4b21      	ldr	r3, [pc, #132]	; (80072f0 <HAL_RCC_OscConfig+0x81c>)
 800726a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800726c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800726e:	4b20      	ldr	r3, [pc, #128]	; (80072f0 <HAL_RCC_OscConfig+0x81c>)
 8007270:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007272:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007278:	2b01      	cmp	r3, #1
 800727a:	d031      	beq.n	80072e0 <HAL_RCC_OscConfig+0x80c>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800727c:	693b      	ldr	r3, [r7, #16]
 800727e:	f003 0203 	and.w	r2, r3, #3
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007286:	429a      	cmp	r2, r3
 8007288:	d12a      	bne.n	80072e0 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800728a:	693b      	ldr	r3, [r7, #16]
 800728c:	091b      	lsrs	r3, r3, #4
 800728e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007296:	429a      	cmp	r2, r3
 8007298:	d122      	bne.n	80072e0 <HAL_RCC_OscConfig+0x80c>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072a4:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80072a6:	429a      	cmp	r2, r3
 80072a8:	d11a      	bne.n	80072e0 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	0a5b      	lsrs	r3, r3, #9
 80072ae:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80072b6:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80072b8:	429a      	cmp	r2, r3
 80072ba:	d111      	bne.n	80072e0 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	0c1b      	lsrs	r3, r3, #16
 80072c0:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072c8:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80072ca:	429a      	cmp	r2, r3
 80072cc:	d108      	bne.n	80072e0 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	0e1b      	lsrs	r3, r3, #24
 80072d2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80072da:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80072dc:	429a      	cmp	r2, r3
 80072de:	d001      	beq.n	80072e4 <HAL_RCC_OscConfig+0x810>
      {
        return HAL_ERROR;
 80072e0:	2301      	movs	r3, #1
 80072e2:	e000      	b.n	80072e6 <HAL_RCC_OscConfig+0x812>
      }
    }
  }
  return HAL_OK;
 80072e4:	2300      	movs	r3, #0
}
 80072e6:	4618      	mov	r0, r3
 80072e8:	3730      	adds	r7, #48	; 0x30
 80072ea:	46bd      	mov	sp, r7
 80072ec:	bd80      	pop	{r7, pc}
 80072ee:	bf00      	nop
 80072f0:	58024400 	.word	0x58024400

080072f4 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80072f4:	b580      	push	{r7, lr}
 80072f6:	b086      	sub	sp, #24
 80072f8:	af00      	add	r7, sp, #0
 80072fa:	6078      	str	r0, [r7, #4]
 80072fc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	2b00      	cmp	r3, #0
 8007302:	d101      	bne.n	8007308 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007304:	2301      	movs	r3, #1
 8007306:	e19c      	b.n	8007642 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007308:	4b8a      	ldr	r3, [pc, #552]	; (8007534 <HAL_RCC_ClockConfig+0x240>)
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	f003 030f 	and.w	r3, r3, #15
 8007310:	683a      	ldr	r2, [r7, #0]
 8007312:	429a      	cmp	r2, r3
 8007314:	d910      	bls.n	8007338 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007316:	4b87      	ldr	r3, [pc, #540]	; (8007534 <HAL_RCC_ClockConfig+0x240>)
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	f023 020f 	bic.w	r2, r3, #15
 800731e:	4985      	ldr	r1, [pc, #532]	; (8007534 <HAL_RCC_ClockConfig+0x240>)
 8007320:	683b      	ldr	r3, [r7, #0]
 8007322:	4313      	orrs	r3, r2
 8007324:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007326:	4b83      	ldr	r3, [pc, #524]	; (8007534 <HAL_RCC_ClockConfig+0x240>)
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	f003 030f 	and.w	r3, r3, #15
 800732e:	683a      	ldr	r2, [r7, #0]
 8007330:	429a      	cmp	r2, r3
 8007332:	d001      	beq.n	8007338 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8007334:	2301      	movs	r3, #1
 8007336:	e184      	b.n	8007642 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	f003 0304 	and.w	r3, r3, #4
 8007340:	2b00      	cmp	r3, #0
 8007342:	d010      	beq.n	8007366 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	691a      	ldr	r2, [r3, #16]
 8007348:	4b7b      	ldr	r3, [pc, #492]	; (8007538 <HAL_RCC_ClockConfig+0x244>)
 800734a:	699b      	ldr	r3, [r3, #24]
 800734c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8007350:	429a      	cmp	r2, r3
 8007352:	d908      	bls.n	8007366 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8007354:	4b78      	ldr	r3, [pc, #480]	; (8007538 <HAL_RCC_ClockConfig+0x244>)
 8007356:	699b      	ldr	r3, [r3, #24]
 8007358:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	691b      	ldr	r3, [r3, #16]
 8007360:	4975      	ldr	r1, [pc, #468]	; (8007538 <HAL_RCC_ClockConfig+0x244>)
 8007362:	4313      	orrs	r3, r2
 8007364:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	f003 0308 	and.w	r3, r3, #8
 800736e:	2b00      	cmp	r3, #0
 8007370:	d010      	beq.n	8007394 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	695a      	ldr	r2, [r3, #20]
 8007376:	4b70      	ldr	r3, [pc, #448]	; (8007538 <HAL_RCC_ClockConfig+0x244>)
 8007378:	69db      	ldr	r3, [r3, #28]
 800737a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800737e:	429a      	cmp	r2, r3
 8007380:	d908      	bls.n	8007394 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8007382:	4b6d      	ldr	r3, [pc, #436]	; (8007538 <HAL_RCC_ClockConfig+0x244>)
 8007384:	69db      	ldr	r3, [r3, #28]
 8007386:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	695b      	ldr	r3, [r3, #20]
 800738e:	496a      	ldr	r1, [pc, #424]	; (8007538 <HAL_RCC_ClockConfig+0x244>)
 8007390:	4313      	orrs	r3, r2
 8007392:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	f003 0310 	and.w	r3, r3, #16
 800739c:	2b00      	cmp	r3, #0
 800739e:	d010      	beq.n	80073c2 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	699a      	ldr	r2, [r3, #24]
 80073a4:	4b64      	ldr	r3, [pc, #400]	; (8007538 <HAL_RCC_ClockConfig+0x244>)
 80073a6:	69db      	ldr	r3, [r3, #28]
 80073a8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80073ac:	429a      	cmp	r2, r3
 80073ae:	d908      	bls.n	80073c2 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80073b0:	4b61      	ldr	r3, [pc, #388]	; (8007538 <HAL_RCC_ClockConfig+0x244>)
 80073b2:	69db      	ldr	r3, [r3, #28]
 80073b4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	699b      	ldr	r3, [r3, #24]
 80073bc:	495e      	ldr	r1, [pc, #376]	; (8007538 <HAL_RCC_ClockConfig+0x244>)
 80073be:	4313      	orrs	r3, r2
 80073c0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	f003 0320 	and.w	r3, r3, #32
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d010      	beq.n	80073f0 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	69da      	ldr	r2, [r3, #28]
 80073d2:	4b59      	ldr	r3, [pc, #356]	; (8007538 <HAL_RCC_ClockConfig+0x244>)
 80073d4:	6a1b      	ldr	r3, [r3, #32]
 80073d6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80073da:	429a      	cmp	r2, r3
 80073dc:	d908      	bls.n	80073f0 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 80073de:	4b56      	ldr	r3, [pc, #344]	; (8007538 <HAL_RCC_ClockConfig+0x244>)
 80073e0:	6a1b      	ldr	r3, [r3, #32]
 80073e2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	69db      	ldr	r3, [r3, #28]
 80073ea:	4953      	ldr	r1, [pc, #332]	; (8007538 <HAL_RCC_ClockConfig+0x244>)
 80073ec:	4313      	orrs	r3, r2
 80073ee:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	f003 0302 	and.w	r3, r3, #2
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d010      	beq.n	800741e <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	68da      	ldr	r2, [r3, #12]
 8007400:	4b4d      	ldr	r3, [pc, #308]	; (8007538 <HAL_RCC_ClockConfig+0x244>)
 8007402:	699b      	ldr	r3, [r3, #24]
 8007404:	f003 030f 	and.w	r3, r3, #15
 8007408:	429a      	cmp	r2, r3
 800740a:	d908      	bls.n	800741e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800740c:	4b4a      	ldr	r3, [pc, #296]	; (8007538 <HAL_RCC_ClockConfig+0x244>)
 800740e:	699b      	ldr	r3, [r3, #24]
 8007410:	f023 020f 	bic.w	r2, r3, #15
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	68db      	ldr	r3, [r3, #12]
 8007418:	4947      	ldr	r1, [pc, #284]	; (8007538 <HAL_RCC_ClockConfig+0x244>)
 800741a:	4313      	orrs	r3, r2
 800741c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	f003 0301 	and.w	r3, r3, #1
 8007426:	2b00      	cmp	r3, #0
 8007428:	d055      	beq.n	80074d6 <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800742a:	4b43      	ldr	r3, [pc, #268]	; (8007538 <HAL_RCC_ClockConfig+0x244>)
 800742c:	699b      	ldr	r3, [r3, #24]
 800742e:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	689b      	ldr	r3, [r3, #8]
 8007436:	4940      	ldr	r1, [pc, #256]	; (8007538 <HAL_RCC_ClockConfig+0x244>)
 8007438:	4313      	orrs	r3, r2
 800743a:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	685b      	ldr	r3, [r3, #4]
 8007440:	2b02      	cmp	r3, #2
 8007442:	d107      	bne.n	8007454 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007444:	4b3c      	ldr	r3, [pc, #240]	; (8007538 <HAL_RCC_ClockConfig+0x244>)
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800744c:	2b00      	cmp	r3, #0
 800744e:	d121      	bne.n	8007494 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8007450:	2301      	movs	r3, #1
 8007452:	e0f6      	b.n	8007642 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	685b      	ldr	r3, [r3, #4]
 8007458:	2b03      	cmp	r3, #3
 800745a:	d107      	bne.n	800746c <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800745c:	4b36      	ldr	r3, [pc, #216]	; (8007538 <HAL_RCC_ClockConfig+0x244>)
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007464:	2b00      	cmp	r3, #0
 8007466:	d115      	bne.n	8007494 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8007468:	2301      	movs	r3, #1
 800746a:	e0ea      	b.n	8007642 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	685b      	ldr	r3, [r3, #4]
 8007470:	2b01      	cmp	r3, #1
 8007472:	d107      	bne.n	8007484 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8007474:	4b30      	ldr	r3, [pc, #192]	; (8007538 <HAL_RCC_ClockConfig+0x244>)
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800747c:	2b00      	cmp	r3, #0
 800747e:	d109      	bne.n	8007494 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8007480:	2301      	movs	r3, #1
 8007482:	e0de      	b.n	8007642 <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007484:	4b2c      	ldr	r3, [pc, #176]	; (8007538 <HAL_RCC_ClockConfig+0x244>)
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	f003 0304 	and.w	r3, r3, #4
 800748c:	2b00      	cmp	r3, #0
 800748e:	d101      	bne.n	8007494 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8007490:	2301      	movs	r3, #1
 8007492:	e0d6      	b.n	8007642 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007494:	4b28      	ldr	r3, [pc, #160]	; (8007538 <HAL_RCC_ClockConfig+0x244>)
 8007496:	691b      	ldr	r3, [r3, #16]
 8007498:	f023 0207 	bic.w	r2, r3, #7
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	685b      	ldr	r3, [r3, #4]
 80074a0:	4925      	ldr	r1, [pc, #148]	; (8007538 <HAL_RCC_ClockConfig+0x244>)
 80074a2:	4313      	orrs	r3, r2
 80074a4:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80074a6:	f7fc f95d 	bl	8003764 <HAL_GetTick>
 80074aa:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80074ac:	e00a      	b.n	80074c4 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80074ae:	f7fc f959 	bl	8003764 <HAL_GetTick>
 80074b2:	4602      	mov	r2, r0
 80074b4:	697b      	ldr	r3, [r7, #20]
 80074b6:	1ad3      	subs	r3, r2, r3
 80074b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80074bc:	4293      	cmp	r3, r2
 80074be:	d901      	bls.n	80074c4 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 80074c0:	2303      	movs	r3, #3
 80074c2:	e0be      	b.n	8007642 <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80074c4:	4b1c      	ldr	r3, [pc, #112]	; (8007538 <HAL_RCC_ClockConfig+0x244>)
 80074c6:	691b      	ldr	r3, [r3, #16]
 80074c8:	f003 0238 	and.w	r2, r3, #56	; 0x38
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	685b      	ldr	r3, [r3, #4]
 80074d0:	00db      	lsls	r3, r3, #3
 80074d2:	429a      	cmp	r2, r3
 80074d4:	d1eb      	bne.n	80074ae <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	f003 0302 	and.w	r3, r3, #2
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d010      	beq.n	8007504 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	68da      	ldr	r2, [r3, #12]
 80074e6:	4b14      	ldr	r3, [pc, #80]	; (8007538 <HAL_RCC_ClockConfig+0x244>)
 80074e8:	699b      	ldr	r3, [r3, #24]
 80074ea:	f003 030f 	and.w	r3, r3, #15
 80074ee:	429a      	cmp	r2, r3
 80074f0:	d208      	bcs.n	8007504 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80074f2:	4b11      	ldr	r3, [pc, #68]	; (8007538 <HAL_RCC_ClockConfig+0x244>)
 80074f4:	699b      	ldr	r3, [r3, #24]
 80074f6:	f023 020f 	bic.w	r2, r3, #15
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	68db      	ldr	r3, [r3, #12]
 80074fe:	490e      	ldr	r1, [pc, #56]	; (8007538 <HAL_RCC_ClockConfig+0x244>)
 8007500:	4313      	orrs	r3, r2
 8007502:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007504:	4b0b      	ldr	r3, [pc, #44]	; (8007534 <HAL_RCC_ClockConfig+0x240>)
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	f003 030f 	and.w	r3, r3, #15
 800750c:	683a      	ldr	r2, [r7, #0]
 800750e:	429a      	cmp	r2, r3
 8007510:	d214      	bcs.n	800753c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007512:	4b08      	ldr	r3, [pc, #32]	; (8007534 <HAL_RCC_ClockConfig+0x240>)
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	f023 020f 	bic.w	r2, r3, #15
 800751a:	4906      	ldr	r1, [pc, #24]	; (8007534 <HAL_RCC_ClockConfig+0x240>)
 800751c:	683b      	ldr	r3, [r7, #0]
 800751e:	4313      	orrs	r3, r2
 8007520:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007522:	4b04      	ldr	r3, [pc, #16]	; (8007534 <HAL_RCC_ClockConfig+0x240>)
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	f003 030f 	and.w	r3, r3, #15
 800752a:	683a      	ldr	r2, [r7, #0]
 800752c:	429a      	cmp	r2, r3
 800752e:	d005      	beq.n	800753c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8007530:	2301      	movs	r3, #1
 8007532:	e086      	b.n	8007642 <HAL_RCC_ClockConfig+0x34e>
 8007534:	52002000 	.word	0x52002000
 8007538:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	f003 0304 	and.w	r3, r3, #4
 8007544:	2b00      	cmp	r3, #0
 8007546:	d010      	beq.n	800756a <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	691a      	ldr	r2, [r3, #16]
 800754c:	4b3f      	ldr	r3, [pc, #252]	; (800764c <HAL_RCC_ClockConfig+0x358>)
 800754e:	699b      	ldr	r3, [r3, #24]
 8007550:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8007554:	429a      	cmp	r2, r3
 8007556:	d208      	bcs.n	800756a <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8007558:	4b3c      	ldr	r3, [pc, #240]	; (800764c <HAL_RCC_ClockConfig+0x358>)
 800755a:	699b      	ldr	r3, [r3, #24]
 800755c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	691b      	ldr	r3, [r3, #16]
 8007564:	4939      	ldr	r1, [pc, #228]	; (800764c <HAL_RCC_ClockConfig+0x358>)
 8007566:	4313      	orrs	r3, r2
 8007568:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	f003 0308 	and.w	r3, r3, #8
 8007572:	2b00      	cmp	r3, #0
 8007574:	d010      	beq.n	8007598 <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	695a      	ldr	r2, [r3, #20]
 800757a:	4b34      	ldr	r3, [pc, #208]	; (800764c <HAL_RCC_ClockConfig+0x358>)
 800757c:	69db      	ldr	r3, [r3, #28]
 800757e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8007582:	429a      	cmp	r2, r3
 8007584:	d208      	bcs.n	8007598 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8007586:	4b31      	ldr	r3, [pc, #196]	; (800764c <HAL_RCC_ClockConfig+0x358>)
 8007588:	69db      	ldr	r3, [r3, #28]
 800758a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	695b      	ldr	r3, [r3, #20]
 8007592:	492e      	ldr	r1, [pc, #184]	; (800764c <HAL_RCC_ClockConfig+0x358>)
 8007594:	4313      	orrs	r3, r2
 8007596:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	f003 0310 	and.w	r3, r3, #16
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d010      	beq.n	80075c6 <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	699a      	ldr	r2, [r3, #24]
 80075a8:	4b28      	ldr	r3, [pc, #160]	; (800764c <HAL_RCC_ClockConfig+0x358>)
 80075aa:	69db      	ldr	r3, [r3, #28]
 80075ac:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80075b0:	429a      	cmp	r2, r3
 80075b2:	d208      	bcs.n	80075c6 <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80075b4:	4b25      	ldr	r3, [pc, #148]	; (800764c <HAL_RCC_ClockConfig+0x358>)
 80075b6:	69db      	ldr	r3, [r3, #28]
 80075b8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	699b      	ldr	r3, [r3, #24]
 80075c0:	4922      	ldr	r1, [pc, #136]	; (800764c <HAL_RCC_ClockConfig+0x358>)
 80075c2:	4313      	orrs	r3, r2
 80075c4:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	f003 0320 	and.w	r3, r3, #32
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d010      	beq.n	80075f4 <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	69da      	ldr	r2, [r3, #28]
 80075d6:	4b1d      	ldr	r3, [pc, #116]	; (800764c <HAL_RCC_ClockConfig+0x358>)
 80075d8:	6a1b      	ldr	r3, [r3, #32]
 80075da:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80075de:	429a      	cmp	r2, r3
 80075e0:	d208      	bcs.n	80075f4 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 80075e2:	4b1a      	ldr	r3, [pc, #104]	; (800764c <HAL_RCC_ClockConfig+0x358>)
 80075e4:	6a1b      	ldr	r3, [r3, #32]
 80075e6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	69db      	ldr	r3, [r3, #28]
 80075ee:	4917      	ldr	r1, [pc, #92]	; (800764c <HAL_RCC_ClockConfig+0x358>)
 80075f0:	4313      	orrs	r3, r2
 80075f2:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80075f4:	f000 f834 	bl	8007660 <HAL_RCC_GetSysClockFreq>
 80075f8:	4602      	mov	r2, r0
 80075fa:	4b14      	ldr	r3, [pc, #80]	; (800764c <HAL_RCC_ClockConfig+0x358>)
 80075fc:	699b      	ldr	r3, [r3, #24]
 80075fe:	0a1b      	lsrs	r3, r3, #8
 8007600:	f003 030f 	and.w	r3, r3, #15
 8007604:	4912      	ldr	r1, [pc, #72]	; (8007650 <HAL_RCC_ClockConfig+0x35c>)
 8007606:	5ccb      	ldrb	r3, [r1, r3]
 8007608:	f003 031f 	and.w	r3, r3, #31
 800760c:	fa22 f303 	lsr.w	r3, r2, r3
 8007610:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8007612:	4b0e      	ldr	r3, [pc, #56]	; (800764c <HAL_RCC_ClockConfig+0x358>)
 8007614:	699b      	ldr	r3, [r3, #24]
 8007616:	f003 030f 	and.w	r3, r3, #15
 800761a:	4a0d      	ldr	r2, [pc, #52]	; (8007650 <HAL_RCC_ClockConfig+0x35c>)
 800761c:	5cd3      	ldrb	r3, [r2, r3]
 800761e:	f003 031f 	and.w	r3, r3, #31
 8007622:	693a      	ldr	r2, [r7, #16]
 8007624:	fa22 f303 	lsr.w	r3, r2, r3
 8007628:	4a0a      	ldr	r2, [pc, #40]	; (8007654 <HAL_RCC_ClockConfig+0x360>)
 800762a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800762c:	4a0a      	ldr	r2, [pc, #40]	; (8007658 <HAL_RCC_ClockConfig+0x364>)
 800762e:	693b      	ldr	r3, [r7, #16]
 8007630:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 8007632:	4b0a      	ldr	r3, [pc, #40]	; (800765c <HAL_RCC_ClockConfig+0x368>)
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	4618      	mov	r0, r3
 8007638:	f7fb fa8c 	bl	8002b54 <HAL_InitTick>
 800763c:	4603      	mov	r3, r0
 800763e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8007640:	7bfb      	ldrb	r3, [r7, #15]
}
 8007642:	4618      	mov	r0, r3
 8007644:	3718      	adds	r7, #24
 8007646:	46bd      	mov	sp, r7
 8007648:	bd80      	pop	{r7, pc}
 800764a:	bf00      	nop
 800764c:	58024400 	.word	0x58024400
 8007650:	0800da28 	.word	0x0800da28
 8007654:	20000004 	.word	0x20000004
 8007658:	20000000 	.word	0x20000000
 800765c:	20000008 	.word	0x20000008

08007660 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007660:	b480      	push	{r7}
 8007662:	b089      	sub	sp, #36	; 0x24
 8007664:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007666:	4bb3      	ldr	r3, [pc, #716]	; (8007934 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007668:	691b      	ldr	r3, [r3, #16]
 800766a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800766e:	2b18      	cmp	r3, #24
 8007670:	f200 8155 	bhi.w	800791e <HAL_RCC_GetSysClockFreq+0x2be>
 8007674:	a201      	add	r2, pc, #4	; (adr r2, 800767c <HAL_RCC_GetSysClockFreq+0x1c>)
 8007676:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800767a:	bf00      	nop
 800767c:	080076e1 	.word	0x080076e1
 8007680:	0800791f 	.word	0x0800791f
 8007684:	0800791f 	.word	0x0800791f
 8007688:	0800791f 	.word	0x0800791f
 800768c:	0800791f 	.word	0x0800791f
 8007690:	0800791f 	.word	0x0800791f
 8007694:	0800791f 	.word	0x0800791f
 8007698:	0800791f 	.word	0x0800791f
 800769c:	08007707 	.word	0x08007707
 80076a0:	0800791f 	.word	0x0800791f
 80076a4:	0800791f 	.word	0x0800791f
 80076a8:	0800791f 	.word	0x0800791f
 80076ac:	0800791f 	.word	0x0800791f
 80076b0:	0800791f 	.word	0x0800791f
 80076b4:	0800791f 	.word	0x0800791f
 80076b8:	0800791f 	.word	0x0800791f
 80076bc:	0800770d 	.word	0x0800770d
 80076c0:	0800791f 	.word	0x0800791f
 80076c4:	0800791f 	.word	0x0800791f
 80076c8:	0800791f 	.word	0x0800791f
 80076cc:	0800791f 	.word	0x0800791f
 80076d0:	0800791f 	.word	0x0800791f
 80076d4:	0800791f 	.word	0x0800791f
 80076d8:	0800791f 	.word	0x0800791f
 80076dc:	08007713 	.word	0x08007713
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80076e0:	4b94      	ldr	r3, [pc, #592]	; (8007934 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	f003 0320 	and.w	r3, r3, #32
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d009      	beq.n	8007700 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80076ec:	4b91      	ldr	r3, [pc, #580]	; (8007934 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	08db      	lsrs	r3, r3, #3
 80076f2:	f003 0303 	and.w	r3, r3, #3
 80076f6:	4a90      	ldr	r2, [pc, #576]	; (8007938 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80076f8:	fa22 f303 	lsr.w	r3, r2, r3
 80076fc:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 80076fe:	e111      	b.n	8007924 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8007700:	4b8d      	ldr	r3, [pc, #564]	; (8007938 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8007702:	61bb      	str	r3, [r7, #24]
    break;
 8007704:	e10e      	b.n	8007924 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8007706:	4b8d      	ldr	r3, [pc, #564]	; (800793c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8007708:	61bb      	str	r3, [r7, #24]
    break;
 800770a:	e10b      	b.n	8007924 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 800770c:	4b8c      	ldr	r3, [pc, #560]	; (8007940 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800770e:	61bb      	str	r3, [r7, #24]
    break;
 8007710:	e108      	b.n	8007924 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007712:	4b88      	ldr	r3, [pc, #544]	; (8007934 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007714:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007716:	f003 0303 	and.w	r3, r3, #3
 800771a:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 800771c:	4b85      	ldr	r3, [pc, #532]	; (8007934 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800771e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007720:	091b      	lsrs	r3, r3, #4
 8007722:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007726:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8007728:	4b82      	ldr	r3, [pc, #520]	; (8007934 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800772a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800772c:	f003 0301 	and.w	r3, r3, #1
 8007730:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8007732:	4b80      	ldr	r3, [pc, #512]	; (8007934 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007734:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007736:	08db      	lsrs	r3, r3, #3
 8007738:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800773c:	68fa      	ldr	r2, [r7, #12]
 800773e:	fb02 f303 	mul.w	r3, r2, r3
 8007742:	ee07 3a90 	vmov	s15, r3
 8007746:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800774a:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 800774e:	693b      	ldr	r3, [r7, #16]
 8007750:	2b00      	cmp	r3, #0
 8007752:	f000 80e1 	beq.w	8007918 <HAL_RCC_GetSysClockFreq+0x2b8>
 8007756:	697b      	ldr	r3, [r7, #20]
 8007758:	2b02      	cmp	r3, #2
 800775a:	f000 8083 	beq.w	8007864 <HAL_RCC_GetSysClockFreq+0x204>
 800775e:	697b      	ldr	r3, [r7, #20]
 8007760:	2b02      	cmp	r3, #2
 8007762:	f200 80a1 	bhi.w	80078a8 <HAL_RCC_GetSysClockFreq+0x248>
 8007766:	697b      	ldr	r3, [r7, #20]
 8007768:	2b00      	cmp	r3, #0
 800776a:	d003      	beq.n	8007774 <HAL_RCC_GetSysClockFreq+0x114>
 800776c:	697b      	ldr	r3, [r7, #20]
 800776e:	2b01      	cmp	r3, #1
 8007770:	d056      	beq.n	8007820 <HAL_RCC_GetSysClockFreq+0x1c0>
 8007772:	e099      	b.n	80078a8 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007774:	4b6f      	ldr	r3, [pc, #444]	; (8007934 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	f003 0320 	and.w	r3, r3, #32
 800777c:	2b00      	cmp	r3, #0
 800777e:	d02d      	beq.n	80077dc <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007780:	4b6c      	ldr	r3, [pc, #432]	; (8007934 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	08db      	lsrs	r3, r3, #3
 8007786:	f003 0303 	and.w	r3, r3, #3
 800778a:	4a6b      	ldr	r2, [pc, #428]	; (8007938 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800778c:	fa22 f303 	lsr.w	r3, r2, r3
 8007790:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	ee07 3a90 	vmov	s15, r3
 8007798:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800779c:	693b      	ldr	r3, [r7, #16]
 800779e:	ee07 3a90 	vmov	s15, r3
 80077a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80077a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80077aa:	4b62      	ldr	r3, [pc, #392]	; (8007934 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80077ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80077b2:	ee07 3a90 	vmov	s15, r3
 80077b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80077ba:	ed97 6a02 	vldr	s12, [r7, #8]
 80077be:	eddf 5a61 	vldr	s11, [pc, #388]	; 8007944 <HAL_RCC_GetSysClockFreq+0x2e4>
 80077c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80077c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80077ca:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80077ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80077d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80077d6:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 80077da:	e087      	b.n	80078ec <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80077dc:	693b      	ldr	r3, [r7, #16]
 80077de:	ee07 3a90 	vmov	s15, r3
 80077e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80077e6:	eddf 6a58 	vldr	s13, [pc, #352]	; 8007948 <HAL_RCC_GetSysClockFreq+0x2e8>
 80077ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80077ee:	4b51      	ldr	r3, [pc, #324]	; (8007934 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80077f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80077f6:	ee07 3a90 	vmov	s15, r3
 80077fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80077fe:	ed97 6a02 	vldr	s12, [r7, #8]
 8007802:	eddf 5a50 	vldr	s11, [pc, #320]	; 8007944 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007806:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800780a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800780e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007812:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007816:	ee67 7a27 	vmul.f32	s15, s14, s15
 800781a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800781e:	e065      	b.n	80078ec <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007820:	693b      	ldr	r3, [r7, #16]
 8007822:	ee07 3a90 	vmov	s15, r3
 8007826:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800782a:	eddf 6a48 	vldr	s13, [pc, #288]	; 800794c <HAL_RCC_GetSysClockFreq+0x2ec>
 800782e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007832:	4b40      	ldr	r3, [pc, #256]	; (8007934 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007834:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007836:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800783a:	ee07 3a90 	vmov	s15, r3
 800783e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007842:	ed97 6a02 	vldr	s12, [r7, #8]
 8007846:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8007944 <HAL_RCC_GetSysClockFreq+0x2e4>
 800784a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800784e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007852:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007856:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800785a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800785e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007862:	e043      	b.n	80078ec <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007864:	693b      	ldr	r3, [r7, #16]
 8007866:	ee07 3a90 	vmov	s15, r3
 800786a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800786e:	eddf 6a38 	vldr	s13, [pc, #224]	; 8007950 <HAL_RCC_GetSysClockFreq+0x2f0>
 8007872:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007876:	4b2f      	ldr	r3, [pc, #188]	; (8007934 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007878:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800787a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800787e:	ee07 3a90 	vmov	s15, r3
 8007882:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007886:	ed97 6a02 	vldr	s12, [r7, #8]
 800788a:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8007944 <HAL_RCC_GetSysClockFreq+0x2e4>
 800788e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007892:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007896:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800789a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800789e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80078a2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80078a6:	e021      	b.n	80078ec <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80078a8:	693b      	ldr	r3, [r7, #16]
 80078aa:	ee07 3a90 	vmov	s15, r3
 80078ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80078b2:	eddf 6a26 	vldr	s13, [pc, #152]	; 800794c <HAL_RCC_GetSysClockFreq+0x2ec>
 80078b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80078ba:	4b1e      	ldr	r3, [pc, #120]	; (8007934 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80078bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80078c2:	ee07 3a90 	vmov	s15, r3
 80078c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80078ca:	ed97 6a02 	vldr	s12, [r7, #8]
 80078ce:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8007944 <HAL_RCC_GetSysClockFreq+0x2e4>
 80078d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80078d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80078da:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80078de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80078e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80078e6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80078ea:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 80078ec:	4b11      	ldr	r3, [pc, #68]	; (8007934 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80078ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078f0:	0a5b      	lsrs	r3, r3, #9
 80078f2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80078f6:	3301      	adds	r3, #1
 80078f8:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 80078fa:	683b      	ldr	r3, [r7, #0]
 80078fc:	ee07 3a90 	vmov	s15, r3
 8007900:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8007904:	edd7 6a07 	vldr	s13, [r7, #28]
 8007908:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800790c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007910:	ee17 3a90 	vmov	r3, s15
 8007914:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8007916:	e005      	b.n	8007924 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 8007918:	2300      	movs	r3, #0
 800791a:	61bb      	str	r3, [r7, #24]
    break;
 800791c:	e002      	b.n	8007924 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 800791e:	4b07      	ldr	r3, [pc, #28]	; (800793c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8007920:	61bb      	str	r3, [r7, #24]
    break;
 8007922:	bf00      	nop
  }

  return sysclockfreq;
 8007924:	69bb      	ldr	r3, [r7, #24]
}
 8007926:	4618      	mov	r0, r3
 8007928:	3724      	adds	r7, #36	; 0x24
 800792a:	46bd      	mov	sp, r7
 800792c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007930:	4770      	bx	lr
 8007932:	bf00      	nop
 8007934:	58024400 	.word	0x58024400
 8007938:	03d09000 	.word	0x03d09000
 800793c:	003d0900 	.word	0x003d0900
 8007940:	017d7840 	.word	0x017d7840
 8007944:	46000000 	.word	0x46000000
 8007948:	4c742400 	.word	0x4c742400
 800794c:	4a742400 	.word	0x4a742400
 8007950:	4bbebc20 	.word	0x4bbebc20

08007954 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007954:	b580      	push	{r7, lr}
 8007956:	b082      	sub	sp, #8
 8007958:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800795a:	f7ff fe81 	bl	8007660 <HAL_RCC_GetSysClockFreq>
 800795e:	4602      	mov	r2, r0
 8007960:	4b10      	ldr	r3, [pc, #64]	; (80079a4 <HAL_RCC_GetHCLKFreq+0x50>)
 8007962:	699b      	ldr	r3, [r3, #24]
 8007964:	0a1b      	lsrs	r3, r3, #8
 8007966:	f003 030f 	and.w	r3, r3, #15
 800796a:	490f      	ldr	r1, [pc, #60]	; (80079a8 <HAL_RCC_GetHCLKFreq+0x54>)
 800796c:	5ccb      	ldrb	r3, [r1, r3]
 800796e:	f003 031f 	and.w	r3, r3, #31
 8007972:	fa22 f303 	lsr.w	r3, r2, r3
 8007976:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8007978:	4b0a      	ldr	r3, [pc, #40]	; (80079a4 <HAL_RCC_GetHCLKFreq+0x50>)
 800797a:	699b      	ldr	r3, [r3, #24]
 800797c:	f003 030f 	and.w	r3, r3, #15
 8007980:	4a09      	ldr	r2, [pc, #36]	; (80079a8 <HAL_RCC_GetHCLKFreq+0x54>)
 8007982:	5cd3      	ldrb	r3, [r2, r3]
 8007984:	f003 031f 	and.w	r3, r3, #31
 8007988:	687a      	ldr	r2, [r7, #4]
 800798a:	fa22 f303 	lsr.w	r3, r2, r3
 800798e:	4a07      	ldr	r2, [pc, #28]	; (80079ac <HAL_RCC_GetHCLKFreq+0x58>)
 8007990:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8007992:	4a07      	ldr	r2, [pc, #28]	; (80079b0 <HAL_RCC_GetHCLKFreq+0x5c>)
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8007998:	4b04      	ldr	r3, [pc, #16]	; (80079ac <HAL_RCC_GetHCLKFreq+0x58>)
 800799a:	681b      	ldr	r3, [r3, #0]
}
 800799c:	4618      	mov	r0, r3
 800799e:	3708      	adds	r7, #8
 80079a0:	46bd      	mov	sp, r7
 80079a2:	bd80      	pop	{r7, pc}
 80079a4:	58024400 	.word	0x58024400
 80079a8:	0800da28 	.word	0x0800da28
 80079ac:	20000004 	.word	0x20000004
 80079b0:	20000000 	.word	0x20000000

080079b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80079b4:	b580      	push	{r7, lr}
 80079b6:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80079b8:	f7ff ffcc 	bl	8007954 <HAL_RCC_GetHCLKFreq>
 80079bc:	4602      	mov	r2, r0
 80079be:	4b06      	ldr	r3, [pc, #24]	; (80079d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80079c0:	69db      	ldr	r3, [r3, #28]
 80079c2:	091b      	lsrs	r3, r3, #4
 80079c4:	f003 0307 	and.w	r3, r3, #7
 80079c8:	4904      	ldr	r1, [pc, #16]	; (80079dc <HAL_RCC_GetPCLK1Freq+0x28>)
 80079ca:	5ccb      	ldrb	r3, [r1, r3]
 80079cc:	f003 031f 	and.w	r3, r3, #31
 80079d0:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80079d4:	4618      	mov	r0, r3
 80079d6:	bd80      	pop	{r7, pc}
 80079d8:	58024400 	.word	0x58024400
 80079dc:	0800da28 	.word	0x0800da28

080079e0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80079e0:	b580      	push	{r7, lr}
 80079e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80079e4:	f7ff ffb6 	bl	8007954 <HAL_RCC_GetHCLKFreq>
 80079e8:	4602      	mov	r2, r0
 80079ea:	4b06      	ldr	r3, [pc, #24]	; (8007a04 <HAL_RCC_GetPCLK2Freq+0x24>)
 80079ec:	69db      	ldr	r3, [r3, #28]
 80079ee:	0a1b      	lsrs	r3, r3, #8
 80079f0:	f003 0307 	and.w	r3, r3, #7
 80079f4:	4904      	ldr	r1, [pc, #16]	; (8007a08 <HAL_RCC_GetPCLK2Freq+0x28>)
 80079f6:	5ccb      	ldrb	r3, [r1, r3]
 80079f8:	f003 031f 	and.w	r3, r3, #31
 80079fc:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8007a00:	4618      	mov	r0, r3
 8007a02:	bd80      	pop	{r7, pc}
 8007a04:	58024400 	.word	0x58024400
 8007a08:	0800da28 	.word	0x0800da28

08007a0c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8007a0c:	b480      	push	{r7}
 8007a0e:	b083      	sub	sp, #12
 8007a10:	af00      	add	r7, sp, #0
 8007a12:	6078      	str	r0, [r7, #4]
 8007a14:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	223f      	movs	r2, #63	; 0x3f
 8007a1a:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8007a1c:	4b1a      	ldr	r3, [pc, #104]	; (8007a88 <HAL_RCC_GetClockConfig+0x7c>)
 8007a1e:	691b      	ldr	r3, [r3, #16]
 8007a20:	f003 0207 	and.w	r2, r3, #7
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 8007a28:	4b17      	ldr	r3, [pc, #92]	; (8007a88 <HAL_RCC_GetClockConfig+0x7c>)
 8007a2a:	699b      	ldr	r3, [r3, #24]
 8007a2c:	f403 6270 	and.w	r2, r3, #3840	; 0xf00
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 8007a34:	4b14      	ldr	r3, [pc, #80]	; (8007a88 <HAL_RCC_GetClockConfig+0x7c>)
 8007a36:	699b      	ldr	r3, [r3, #24]
 8007a38:	f003 020f 	and.w	r2, r3, #15
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 8007a40:	4b11      	ldr	r3, [pc, #68]	; (8007a88 <HAL_RCC_GetClockConfig+0x7c>)
 8007a42:	699b      	ldr	r3, [r3, #24]
 8007a44:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 8007a4c:	4b0e      	ldr	r3, [pc, #56]	; (8007a88 <HAL_RCC_GetClockConfig+0x7c>)
 8007a4e:	69db      	ldr	r3, [r3, #28]
 8007a50:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 8007a58:	4b0b      	ldr	r3, [pc, #44]	; (8007a88 <HAL_RCC_GetClockConfig+0x7c>)
 8007a5a:	69db      	ldr	r3, [r3, #28]
 8007a5c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 8007a64:	4b08      	ldr	r3, [pc, #32]	; (8007a88 <HAL_RCC_GetClockConfig+0x7c>)
 8007a66:	6a1b      	ldr	r3, [r3, #32]
 8007a68:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8007a70:	4b06      	ldr	r3, [pc, #24]	; (8007a8c <HAL_RCC_GetClockConfig+0x80>)
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	f003 020f 	and.w	r2, r3, #15
 8007a78:	683b      	ldr	r3, [r7, #0]
 8007a7a:	601a      	str	r2, [r3, #0]
}
 8007a7c:	bf00      	nop
 8007a7e:	370c      	adds	r7, #12
 8007a80:	46bd      	mov	sp, r7
 8007a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a86:	4770      	bx	lr
 8007a88:	58024400 	.word	0x58024400
 8007a8c:	52002000 	.word	0x52002000

08007a90 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007a90:	b580      	push	{r7, lr}
 8007a92:	b086      	sub	sp, #24
 8007a94:	af00      	add	r7, sp, #0
 8007a96:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007a98:	2300      	movs	r3, #0
 8007a9a:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007a9c:	2300      	movs	r3, #0
 8007a9e:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d03f      	beq.n	8007b2c <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007ab0:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8007ab4:	d02a      	beq.n	8007b0c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8007ab6:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8007aba:	d824      	bhi.n	8007b06 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8007abc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007ac0:	d018      	beq.n	8007af4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8007ac2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007ac6:	d81e      	bhi.n	8007b06 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	d003      	beq.n	8007ad4 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8007acc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007ad0:	d007      	beq.n	8007ae2 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8007ad2:	e018      	b.n	8007b06 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007ad4:	4bab      	ldr	r3, [pc, #684]	; (8007d84 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007ad6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ad8:	4aaa      	ldr	r2, [pc, #680]	; (8007d84 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007ada:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007ade:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8007ae0:	e015      	b.n	8007b0e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	3304      	adds	r3, #4
 8007ae6:	2102      	movs	r1, #2
 8007ae8:	4618      	mov	r0, r3
 8007aea:	f001 f9cf 	bl	8008e8c <RCCEx_PLL2_Config>
 8007aee:	4603      	mov	r3, r0
 8007af0:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8007af2:	e00c      	b.n	8007b0e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	3324      	adds	r3, #36	; 0x24
 8007af8:	2102      	movs	r1, #2
 8007afa:	4618      	mov	r0, r3
 8007afc:	f001 fa78 	bl	8008ff0 <RCCEx_PLL3_Config>
 8007b00:	4603      	mov	r3, r0
 8007b02:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8007b04:	e003      	b.n	8007b0e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007b06:	2301      	movs	r3, #1
 8007b08:	75fb      	strb	r3, [r7, #23]
      break;
 8007b0a:	e000      	b.n	8007b0e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8007b0c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007b0e:	7dfb      	ldrb	r3, [r7, #23]
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	d109      	bne.n	8007b28 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8007b14:	4b9b      	ldr	r3, [pc, #620]	; (8007d84 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007b16:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007b18:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007b20:	4998      	ldr	r1, [pc, #608]	; (8007d84 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007b22:	4313      	orrs	r3, r2
 8007b24:	650b      	str	r3, [r1, #80]	; 0x50
 8007b26:	e001      	b.n	8007b2c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007b28:	7dfb      	ldrb	r3, [r7, #23]
 8007b2a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d03d      	beq.n	8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007b3c:	2b04      	cmp	r3, #4
 8007b3e:	d826      	bhi.n	8007b8e <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8007b40:	a201      	add	r2, pc, #4	; (adr r2, 8007b48 <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 8007b42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b46:	bf00      	nop
 8007b48:	08007b5d 	.word	0x08007b5d
 8007b4c:	08007b6b 	.word	0x08007b6b
 8007b50:	08007b7d 	.word	0x08007b7d
 8007b54:	08007b95 	.word	0x08007b95
 8007b58:	08007b95 	.word	0x08007b95
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007b5c:	4b89      	ldr	r3, [pc, #548]	; (8007d84 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007b5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b60:	4a88      	ldr	r2, [pc, #544]	; (8007d84 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007b62:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007b66:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8007b68:	e015      	b.n	8007b96 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	3304      	adds	r3, #4
 8007b6e:	2100      	movs	r1, #0
 8007b70:	4618      	mov	r0, r3
 8007b72:	f001 f98b 	bl	8008e8c <RCCEx_PLL2_Config>
 8007b76:	4603      	mov	r3, r0
 8007b78:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8007b7a:	e00c      	b.n	8007b96 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	3324      	adds	r3, #36	; 0x24
 8007b80:	2100      	movs	r1, #0
 8007b82:	4618      	mov	r0, r3
 8007b84:	f001 fa34 	bl	8008ff0 <RCCEx_PLL3_Config>
 8007b88:	4603      	mov	r3, r0
 8007b8a:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8007b8c:	e003      	b.n	8007b96 <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007b8e:	2301      	movs	r3, #1
 8007b90:	75fb      	strb	r3, [r7, #23]
      break;
 8007b92:	e000      	b.n	8007b96 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8007b94:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007b96:	7dfb      	ldrb	r3, [r7, #23]
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d109      	bne.n	8007bb0 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007b9c:	4b79      	ldr	r3, [pc, #484]	; (8007d84 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007b9e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007ba0:	f023 0207 	bic.w	r2, r3, #7
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007ba8:	4976      	ldr	r1, [pc, #472]	; (8007d84 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007baa:	4313      	orrs	r3, r2
 8007bac:	650b      	str	r3, [r1, #80]	; 0x50
 8007bae:	e001      	b.n	8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007bb0:	7dfb      	ldrb	r3, [r7, #23]
 8007bb2:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	d042      	beq.n	8007c46 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007bc4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007bc8:	d02b      	beq.n	8007c22 <HAL_RCCEx_PeriphCLKConfig+0x192>
 8007bca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007bce:	d825      	bhi.n	8007c1c <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8007bd0:	2bc0      	cmp	r3, #192	; 0xc0
 8007bd2:	d028      	beq.n	8007c26 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8007bd4:	2bc0      	cmp	r3, #192	; 0xc0
 8007bd6:	d821      	bhi.n	8007c1c <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8007bd8:	2b80      	cmp	r3, #128	; 0x80
 8007bda:	d016      	beq.n	8007c0a <HAL_RCCEx_PeriphCLKConfig+0x17a>
 8007bdc:	2b80      	cmp	r3, #128	; 0x80
 8007bde:	d81d      	bhi.n	8007c1c <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	d002      	beq.n	8007bea <HAL_RCCEx_PeriphCLKConfig+0x15a>
 8007be4:	2b40      	cmp	r3, #64	; 0x40
 8007be6:	d007      	beq.n	8007bf8 <HAL_RCCEx_PeriphCLKConfig+0x168>
 8007be8:	e018      	b.n	8007c1c <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007bea:	4b66      	ldr	r3, [pc, #408]	; (8007d84 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007bec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007bee:	4a65      	ldr	r2, [pc, #404]	; (8007d84 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007bf0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007bf4:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8007bf6:	e017      	b.n	8007c28 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	3304      	adds	r3, #4
 8007bfc:	2100      	movs	r1, #0
 8007bfe:	4618      	mov	r0, r3
 8007c00:	f001 f944 	bl	8008e8c <RCCEx_PLL2_Config>
 8007c04:	4603      	mov	r3, r0
 8007c06:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8007c08:	e00e      	b.n	8007c28 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	3324      	adds	r3, #36	; 0x24
 8007c0e:	2100      	movs	r1, #0
 8007c10:	4618      	mov	r0, r3
 8007c12:	f001 f9ed 	bl	8008ff0 <RCCEx_PLL3_Config>
 8007c16:	4603      	mov	r3, r0
 8007c18:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8007c1a:	e005      	b.n	8007c28 <HAL_RCCEx_PeriphCLKConfig+0x198>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007c1c:	2301      	movs	r3, #1
 8007c1e:	75fb      	strb	r3, [r7, #23]
      break;
 8007c20:	e002      	b.n	8007c28 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 8007c22:	bf00      	nop
 8007c24:	e000      	b.n	8007c28 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 8007c26:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007c28:	7dfb      	ldrb	r3, [r7, #23]
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	d109      	bne.n	8007c42 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8007c2e:	4b55      	ldr	r3, [pc, #340]	; (8007d84 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007c30:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007c32:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007c3a:	4952      	ldr	r1, [pc, #328]	; (8007d84 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007c3c:	4313      	orrs	r3, r2
 8007c3e:	650b      	str	r3, [r1, #80]	; 0x50
 8007c40:	e001      	b.n	8007c46 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007c42:	7dfb      	ldrb	r3, [r7, #23]
 8007c44:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d049      	beq.n	8007ce6 <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8007c58:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007c5c:	d030      	beq.n	8007cc0 <HAL_RCCEx_PeriphCLKConfig+0x230>
 8007c5e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007c62:	d82a      	bhi.n	8007cba <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8007c64:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8007c68:	d02c      	beq.n	8007cc4 <HAL_RCCEx_PeriphCLKConfig+0x234>
 8007c6a:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8007c6e:	d824      	bhi.n	8007cba <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8007c70:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007c74:	d018      	beq.n	8007ca8 <HAL_RCCEx_PeriphCLKConfig+0x218>
 8007c76:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007c7a:	d81e      	bhi.n	8007cba <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d003      	beq.n	8007c88 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8007c80:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007c84:	d007      	beq.n	8007c96 <HAL_RCCEx_PeriphCLKConfig+0x206>
 8007c86:	e018      	b.n	8007cba <HAL_RCCEx_PeriphCLKConfig+0x22a>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007c88:	4b3e      	ldr	r3, [pc, #248]	; (8007d84 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007c8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c8c:	4a3d      	ldr	r2, [pc, #244]	; (8007d84 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007c8e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007c92:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8007c94:	e017      	b.n	8007cc6 <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	3304      	adds	r3, #4
 8007c9a:	2100      	movs	r1, #0
 8007c9c:	4618      	mov	r0, r3
 8007c9e:	f001 f8f5 	bl	8008e8c <RCCEx_PLL2_Config>
 8007ca2:	4603      	mov	r3, r0
 8007ca4:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8007ca6:	e00e      	b.n	8007cc6 <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	3324      	adds	r3, #36	; 0x24
 8007cac:	2100      	movs	r1, #0
 8007cae:	4618      	mov	r0, r3
 8007cb0:	f001 f99e 	bl	8008ff0 <RCCEx_PLL3_Config>
 8007cb4:	4603      	mov	r3, r0
 8007cb6:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8007cb8:	e005      	b.n	8007cc6 <HAL_RCCEx_PeriphCLKConfig+0x236>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8007cba:	2301      	movs	r3, #1
 8007cbc:	75fb      	strb	r3, [r7, #23]
      break;
 8007cbe:	e002      	b.n	8007cc6 <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8007cc0:	bf00      	nop
 8007cc2:	e000      	b.n	8007cc6 <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8007cc4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007cc6:	7dfb      	ldrb	r3, [r7, #23]
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d10a      	bne.n	8007ce2 <HAL_RCCEx_PeriphCLKConfig+0x252>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8007ccc:	4b2d      	ldr	r3, [pc, #180]	; (8007d84 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007cce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007cd0:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8007cda:	492a      	ldr	r1, [pc, #168]	; (8007d84 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007cdc:	4313      	orrs	r3, r2
 8007cde:	658b      	str	r3, [r1, #88]	; 0x58
 8007ce0:	e001      	b.n	8007ce6 <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007ce2:	7dfb      	ldrb	r3, [r7, #23]
 8007ce4:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d04c      	beq.n	8007d8c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8007cf8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007cfc:	d030      	beq.n	8007d60 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 8007cfe:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007d02:	d82a      	bhi.n	8007d5a <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8007d04:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8007d08:	d02c      	beq.n	8007d64 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
 8007d0a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8007d0e:	d824      	bhi.n	8007d5a <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8007d10:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007d14:	d018      	beq.n	8007d48 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 8007d16:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007d1a:	d81e      	bhi.n	8007d5a <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	d003      	beq.n	8007d28 <HAL_RCCEx_PeriphCLKConfig+0x298>
 8007d20:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007d24:	d007      	beq.n	8007d36 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8007d26:	e018      	b.n	8007d5a <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007d28:	4b16      	ldr	r3, [pc, #88]	; (8007d84 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007d2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d2c:	4a15      	ldr	r2, [pc, #84]	; (8007d84 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007d2e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007d32:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8007d34:	e017      	b.n	8007d66 <HAL_RCCEx_PeriphCLKConfig+0x2d6>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	3304      	adds	r3, #4
 8007d3a:	2100      	movs	r1, #0
 8007d3c:	4618      	mov	r0, r3
 8007d3e:	f001 f8a5 	bl	8008e8c <RCCEx_PLL2_Config>
 8007d42:	4603      	mov	r3, r0
 8007d44:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8007d46:	e00e      	b.n	8007d66 <HAL_RCCEx_PeriphCLKConfig+0x2d6>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	3324      	adds	r3, #36	; 0x24
 8007d4c:	2100      	movs	r1, #0
 8007d4e:	4618      	mov	r0, r3
 8007d50:	f001 f94e 	bl	8008ff0 <RCCEx_PLL3_Config>
 8007d54:	4603      	mov	r3, r0
 8007d56:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8007d58:	e005      	b.n	8007d66 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8007d5a:	2301      	movs	r3, #1
 8007d5c:	75fb      	strb	r3, [r7, #23]
      break;
 8007d5e:	e002      	b.n	8007d66 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      break;
 8007d60:	bf00      	nop
 8007d62:	e000      	b.n	8007d66 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      break;
 8007d64:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007d66:	7dfb      	ldrb	r3, [r7, #23]
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	d10d      	bne.n	8007d88 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8007d6c:	4b05      	ldr	r3, [pc, #20]	; (8007d84 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007d6e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007d70:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8007d7a:	4902      	ldr	r1, [pc, #8]	; (8007d84 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007d7c:	4313      	orrs	r3, r2
 8007d7e:	658b      	str	r3, [r1, #88]	; 0x58
 8007d80:	e004      	b.n	8007d8c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
 8007d82:	bf00      	nop
 8007d84:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007d88:	7dfb      	ldrb	r3, [r7, #23]
 8007d8a:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	d032      	beq.n	8007dfe <HAL_RCCEx_PeriphCLKConfig+0x36e>
  {
    switch(PeriphClkInit->QspiClockSelection)
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007d9c:	2b30      	cmp	r3, #48	; 0x30
 8007d9e:	d01c      	beq.n	8007dda <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8007da0:	2b30      	cmp	r3, #48	; 0x30
 8007da2:	d817      	bhi.n	8007dd4 <HAL_RCCEx_PeriphCLKConfig+0x344>
 8007da4:	2b20      	cmp	r3, #32
 8007da6:	d00c      	beq.n	8007dc2 <HAL_RCCEx_PeriphCLKConfig+0x332>
 8007da8:	2b20      	cmp	r3, #32
 8007daa:	d813      	bhi.n	8007dd4 <HAL_RCCEx_PeriphCLKConfig+0x344>
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	d016      	beq.n	8007dde <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8007db0:	2b10      	cmp	r3, #16
 8007db2:	d10f      	bne.n	8007dd4 <HAL_RCCEx_PeriphCLKConfig+0x344>
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007db4:	4baf      	ldr	r3, [pc, #700]	; (8008074 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8007db6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007db8:	4aae      	ldr	r2, [pc, #696]	; (8008074 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8007dba:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007dbe:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8007dc0:	e00e      	b.n	8007de0 <HAL_RCCEx_PeriphCLKConfig+0x350>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	3304      	adds	r3, #4
 8007dc6:	2102      	movs	r1, #2
 8007dc8:	4618      	mov	r0, r3
 8007dca:	f001 f85f 	bl	8008e8c <RCCEx_PLL2_Config>
 8007dce:	4603      	mov	r3, r0
 8007dd0:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8007dd2:	e005      	b.n	8007de0 <HAL_RCCEx_PeriphCLKConfig+0x350>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8007dd4:	2301      	movs	r3, #1
 8007dd6:	75fb      	strb	r3, [r7, #23]
      break;
 8007dd8:	e002      	b.n	8007de0 <HAL_RCCEx_PeriphCLKConfig+0x350>
      break;
 8007dda:	bf00      	nop
 8007ddc:	e000      	b.n	8007de0 <HAL_RCCEx_PeriphCLKConfig+0x350>
      break;
 8007dde:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007de0:	7dfb      	ldrb	r3, [r7, #23]
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	d109      	bne.n	8007dfa <HAL_RCCEx_PeriphCLKConfig+0x36a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8007de6:	4ba3      	ldr	r3, [pc, #652]	; (8008074 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8007de8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007dea:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007df2:	49a0      	ldr	r1, [pc, #640]	; (8008074 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8007df4:	4313      	orrs	r3, r2
 8007df6:	64cb      	str	r3, [r1, #76]	; 0x4c
 8007df8:	e001      	b.n	8007dfe <HAL_RCCEx_PeriphCLKConfig+0x36e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007dfa:	7dfb      	ldrb	r3, [r7, #23]
 8007dfc:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	d047      	beq.n	8007e9a <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007e0e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007e12:	d030      	beq.n	8007e76 <HAL_RCCEx_PeriphCLKConfig+0x3e6>
 8007e14:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007e18:	d82a      	bhi.n	8007e70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 8007e1a:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007e1e:	d02c      	beq.n	8007e7a <HAL_RCCEx_PeriphCLKConfig+0x3ea>
 8007e20:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007e24:	d824      	bhi.n	8007e70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 8007e26:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007e2a:	d018      	beq.n	8007e5e <HAL_RCCEx_PeriphCLKConfig+0x3ce>
 8007e2c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007e30:	d81e      	bhi.n	8007e70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d003      	beq.n	8007e3e <HAL_RCCEx_PeriphCLKConfig+0x3ae>
 8007e36:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007e3a:	d007      	beq.n	8007e4c <HAL_RCCEx_PeriphCLKConfig+0x3bc>
 8007e3c:	e018      	b.n	8007e70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007e3e:	4b8d      	ldr	r3, [pc, #564]	; (8008074 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8007e40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e42:	4a8c      	ldr	r2, [pc, #560]	; (8008074 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8007e44:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007e48:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8007e4a:	e017      	b.n	8007e7c <HAL_RCCEx_PeriphCLKConfig+0x3ec>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	3304      	adds	r3, #4
 8007e50:	2100      	movs	r1, #0
 8007e52:	4618      	mov	r0, r3
 8007e54:	f001 f81a 	bl	8008e8c <RCCEx_PLL2_Config>
 8007e58:	4603      	mov	r3, r0
 8007e5a:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8007e5c:	e00e      	b.n	8007e7c <HAL_RCCEx_PeriphCLKConfig+0x3ec>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	3324      	adds	r3, #36	; 0x24
 8007e62:	2100      	movs	r1, #0
 8007e64:	4618      	mov	r0, r3
 8007e66:	f001 f8c3 	bl	8008ff0 <RCCEx_PLL3_Config>
 8007e6a:	4603      	mov	r3, r0
 8007e6c:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8007e6e:	e005      	b.n	8007e7c <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007e70:	2301      	movs	r3, #1
 8007e72:	75fb      	strb	r3, [r7, #23]
      break;
 8007e74:	e002      	b.n	8007e7c <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      break;
 8007e76:	bf00      	nop
 8007e78:	e000      	b.n	8007e7c <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      break;
 8007e7a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007e7c:	7dfb      	ldrb	r3, [r7, #23]
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	d109      	bne.n	8007e96 <HAL_RCCEx_PeriphCLKConfig+0x406>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8007e82:	4b7c      	ldr	r3, [pc, #496]	; (8008074 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8007e84:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007e86:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007e8e:	4979      	ldr	r1, [pc, #484]	; (8008074 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8007e90:	4313      	orrs	r3, r2
 8007e92:	650b      	str	r3, [r1, #80]	; 0x50
 8007e94:	e001      	b.n	8007e9a <HAL_RCCEx_PeriphCLKConfig+0x40a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007e96:	7dfb      	ldrb	r3, [r7, #23]
 8007e98:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d049      	beq.n	8007f3a <HAL_RCCEx_PeriphCLKConfig+0x4aa>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007eaa:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007eae:	d02e      	beq.n	8007f0e <HAL_RCCEx_PeriphCLKConfig+0x47e>
 8007eb0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007eb4:	d828      	bhi.n	8007f08 <HAL_RCCEx_PeriphCLKConfig+0x478>
 8007eb6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8007eba:	d02a      	beq.n	8007f12 <HAL_RCCEx_PeriphCLKConfig+0x482>
 8007ebc:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8007ec0:	d822      	bhi.n	8007f08 <HAL_RCCEx_PeriphCLKConfig+0x478>
 8007ec2:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8007ec6:	d026      	beq.n	8007f16 <HAL_RCCEx_PeriphCLKConfig+0x486>
 8007ec8:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8007ecc:	d81c      	bhi.n	8007f08 <HAL_RCCEx_PeriphCLKConfig+0x478>
 8007ece:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007ed2:	d010      	beq.n	8007ef6 <HAL_RCCEx_PeriphCLKConfig+0x466>
 8007ed4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007ed8:	d816      	bhi.n	8007f08 <HAL_RCCEx_PeriphCLKConfig+0x478>
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d01d      	beq.n	8007f1a <HAL_RCCEx_PeriphCLKConfig+0x48a>
 8007ede:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007ee2:	d111      	bne.n	8007f08 <HAL_RCCEx_PeriphCLKConfig+0x478>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	3304      	adds	r3, #4
 8007ee8:	2101      	movs	r1, #1
 8007eea:	4618      	mov	r0, r3
 8007eec:	f000 ffce 	bl	8008e8c <RCCEx_PLL2_Config>
 8007ef0:	4603      	mov	r3, r0
 8007ef2:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8007ef4:	e012      	b.n	8007f1c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	3324      	adds	r3, #36	; 0x24
 8007efa:	2101      	movs	r1, #1
 8007efc:	4618      	mov	r0, r3
 8007efe:	f001 f877 	bl	8008ff0 <RCCEx_PLL3_Config>
 8007f02:	4603      	mov	r3, r0
 8007f04:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8007f06:	e009      	b.n	8007f1c <HAL_RCCEx_PeriphCLKConfig+0x48c>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007f08:	2301      	movs	r3, #1
 8007f0a:	75fb      	strb	r3, [r7, #23]
      break;
 8007f0c:	e006      	b.n	8007f1c <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 8007f0e:	bf00      	nop
 8007f10:	e004      	b.n	8007f1c <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 8007f12:	bf00      	nop
 8007f14:	e002      	b.n	8007f1c <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 8007f16:	bf00      	nop
 8007f18:	e000      	b.n	8007f1c <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 8007f1a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007f1c:	7dfb      	ldrb	r3, [r7, #23]
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	d109      	bne.n	8007f36 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8007f22:	4b54      	ldr	r3, [pc, #336]	; (8008074 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8007f24:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007f26:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007f2e:	4951      	ldr	r1, [pc, #324]	; (8008074 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8007f30:	4313      	orrs	r3, r2
 8007f32:	650b      	str	r3, [r1, #80]	; 0x50
 8007f34:	e001      	b.n	8007f3a <HAL_RCCEx_PeriphCLKConfig+0x4aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007f36:	7dfb      	ldrb	r3, [r7, #23]
 8007f38:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	d04b      	beq.n	8007fde <HAL_RCCEx_PeriphCLKConfig+0x54e>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8007f4c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007f50:	d02e      	beq.n	8007fb0 <HAL_RCCEx_PeriphCLKConfig+0x520>
 8007f52:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007f56:	d828      	bhi.n	8007faa <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8007f58:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007f5c:	d02a      	beq.n	8007fb4 <HAL_RCCEx_PeriphCLKConfig+0x524>
 8007f5e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007f62:	d822      	bhi.n	8007faa <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8007f64:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8007f68:	d026      	beq.n	8007fb8 <HAL_RCCEx_PeriphCLKConfig+0x528>
 8007f6a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8007f6e:	d81c      	bhi.n	8007faa <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8007f70:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007f74:	d010      	beq.n	8007f98 <HAL_RCCEx_PeriphCLKConfig+0x508>
 8007f76:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007f7a:	d816      	bhi.n	8007faa <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d01d      	beq.n	8007fbc <HAL_RCCEx_PeriphCLKConfig+0x52c>
 8007f80:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007f84:	d111      	bne.n	8007faa <HAL_RCCEx_PeriphCLKConfig+0x51a>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	3304      	adds	r3, #4
 8007f8a:	2101      	movs	r1, #1
 8007f8c:	4618      	mov	r0, r3
 8007f8e:	f000 ff7d 	bl	8008e8c <RCCEx_PLL2_Config>
 8007f92:	4603      	mov	r3, r0
 8007f94:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8007f96:	e012      	b.n	8007fbe <HAL_RCCEx_PeriphCLKConfig+0x52e>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	3324      	adds	r3, #36	; 0x24
 8007f9c:	2101      	movs	r1, #1
 8007f9e:	4618      	mov	r0, r3
 8007fa0:	f001 f826 	bl	8008ff0 <RCCEx_PLL3_Config>
 8007fa4:	4603      	mov	r3, r0
 8007fa6:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8007fa8:	e009      	b.n	8007fbe <HAL_RCCEx_PeriphCLKConfig+0x52e>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 8007faa:	2301      	movs	r3, #1
 8007fac:	75fb      	strb	r3, [r7, #23]
      break;
 8007fae:	e006      	b.n	8007fbe <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8007fb0:	bf00      	nop
 8007fb2:	e004      	b.n	8007fbe <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8007fb4:	bf00      	nop
 8007fb6:	e002      	b.n	8007fbe <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8007fb8:	bf00      	nop
 8007fba:	e000      	b.n	8007fbe <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8007fbc:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007fbe:	7dfb      	ldrb	r3, [r7, #23]
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	d10a      	bne.n	8007fda <HAL_RCCEx_PeriphCLKConfig+0x54a>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8007fc4:	4b2b      	ldr	r3, [pc, #172]	; (8008074 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8007fc6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007fc8:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8007fd2:	4928      	ldr	r1, [pc, #160]	; (8008074 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8007fd4:	4313      	orrs	r3, r2
 8007fd6:	658b      	str	r3, [r1, #88]	; 0x58
 8007fd8:	e001      	b.n	8007fde <HAL_RCCEx_PeriphCLKConfig+0x54e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007fda:	7dfb      	ldrb	r3, [r7, #23]
 8007fdc:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d02f      	beq.n	800804a <HAL_RCCEx_PeriphCLKConfig+0x5ba>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007fee:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007ff2:	d00e      	beq.n	8008012 <HAL_RCCEx_PeriphCLKConfig+0x582>
 8007ff4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007ff8:	d814      	bhi.n	8008024 <HAL_RCCEx_PeriphCLKConfig+0x594>
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d015      	beq.n	800802a <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8007ffe:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008002:	d10f      	bne.n	8008024 <HAL_RCCEx_PeriphCLKConfig+0x594>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008004:	4b1b      	ldr	r3, [pc, #108]	; (8008074 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8008006:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008008:	4a1a      	ldr	r2, [pc, #104]	; (8008074 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800800a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800800e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8008010:	e00c      	b.n	800802c <HAL_RCCEx_PeriphCLKConfig+0x59c>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	3304      	adds	r3, #4
 8008016:	2101      	movs	r1, #1
 8008018:	4618      	mov	r0, r3
 800801a:	f000 ff37 	bl	8008e8c <RCCEx_PLL2_Config>
 800801e:	4603      	mov	r3, r0
 8008020:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8008022:	e003      	b.n	800802c <HAL_RCCEx_PeriphCLKConfig+0x59c>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008024:	2301      	movs	r3, #1
 8008026:	75fb      	strb	r3, [r7, #23]
      break;
 8008028:	e000      	b.n	800802c <HAL_RCCEx_PeriphCLKConfig+0x59c>
      break;
 800802a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800802c:	7dfb      	ldrb	r3, [r7, #23]
 800802e:	2b00      	cmp	r3, #0
 8008030:	d109      	bne.n	8008046 <HAL_RCCEx_PeriphCLKConfig+0x5b6>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8008032:	4b10      	ldr	r3, [pc, #64]	; (8008074 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8008034:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008036:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800803e:	490d      	ldr	r1, [pc, #52]	; (8008074 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8008040:	4313      	orrs	r3, r2
 8008042:	650b      	str	r3, [r1, #80]	; 0x50
 8008044:	e001      	b.n	800804a <HAL_RCCEx_PeriphCLKConfig+0x5ba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008046:	7dfb      	ldrb	r3, [r7, #23]
 8008048:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008052:	2b00      	cmp	r3, #0
 8008054:	d033      	beq.n	80080be <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    switch(PeriphClkInit->FmcClockSelection)
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800805a:	2b03      	cmp	r3, #3
 800805c:	d81c      	bhi.n	8008098 <HAL_RCCEx_PeriphCLKConfig+0x608>
 800805e:	a201      	add	r2, pc, #4	; (adr r2, 8008064 <HAL_RCCEx_PeriphCLKConfig+0x5d4>)
 8008060:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008064:	0800809f 	.word	0x0800809f
 8008068:	08008079 	.word	0x08008079
 800806c:	08008087 	.word	0x08008087
 8008070:	0800809f 	.word	0x0800809f
 8008074:	58024400 	.word	0x58024400
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008078:	4bb8      	ldr	r3, [pc, #736]	; (800835c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800807a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800807c:	4ab7      	ldr	r2, [pc, #732]	; (800835c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800807e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008082:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 8008084:	e00c      	b.n	80080a0 <HAL_RCCEx_PeriphCLKConfig+0x610>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	3304      	adds	r3, #4
 800808a:	2102      	movs	r1, #2
 800808c:	4618      	mov	r0, r3
 800808e:	f000 fefd 	bl	8008e8c <RCCEx_PLL2_Config>
 8008092:	4603      	mov	r3, r0
 8008094:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 8008096:	e003      	b.n	80080a0 <HAL_RCCEx_PeriphCLKConfig+0x610>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8008098:	2301      	movs	r3, #1
 800809a:	75fb      	strb	r3, [r7, #23]
      break;
 800809c:	e000      	b.n	80080a0 <HAL_RCCEx_PeriphCLKConfig+0x610>
      break;
 800809e:	bf00      	nop
    }

    if(ret == HAL_OK)
 80080a0:	7dfb      	ldrb	r3, [r7, #23]
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d109      	bne.n	80080ba <HAL_RCCEx_PeriphCLKConfig+0x62a>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80080a6:	4bad      	ldr	r3, [pc, #692]	; (800835c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80080a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80080aa:	f023 0203 	bic.w	r2, r3, #3
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80080b2:	49aa      	ldr	r1, [pc, #680]	; (800835c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80080b4:	4313      	orrs	r3, r2
 80080b6:	64cb      	str	r3, [r1, #76]	; 0x4c
 80080b8:	e001      	b.n	80080be <HAL_RCCEx_PeriphCLKConfig+0x62e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80080ba:	7dfb      	ldrb	r3, [r7, #23]
 80080bc:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	f000 8086 	beq.w	80081d8 <HAL_RCCEx_PeriphCLKConfig+0x748>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80080cc:	4ba4      	ldr	r3, [pc, #656]	; (8008360 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	4aa3      	ldr	r2, [pc, #652]	; (8008360 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 80080d2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80080d6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80080d8:	f7fb fb44 	bl	8003764 <HAL_GetTick>
 80080dc:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80080de:	e009      	b.n	80080f4 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80080e0:	f7fb fb40 	bl	8003764 <HAL_GetTick>
 80080e4:	4602      	mov	r2, r0
 80080e6:	693b      	ldr	r3, [r7, #16]
 80080e8:	1ad3      	subs	r3, r2, r3
 80080ea:	2b64      	cmp	r3, #100	; 0x64
 80080ec:	d902      	bls.n	80080f4 <HAL_RCCEx_PeriphCLKConfig+0x664>
      {
        ret = HAL_TIMEOUT;
 80080ee:	2303      	movs	r3, #3
 80080f0:	75fb      	strb	r3, [r7, #23]
        break;
 80080f2:	e005      	b.n	8008100 <HAL_RCCEx_PeriphCLKConfig+0x670>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80080f4:	4b9a      	ldr	r3, [pc, #616]	; (8008360 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d0ef      	beq.n	80080e0 <HAL_RCCEx_PeriphCLKConfig+0x650>
      }
    }

    if(ret == HAL_OK)
 8008100:	7dfb      	ldrb	r3, [r7, #23]
 8008102:	2b00      	cmp	r3, #0
 8008104:	d166      	bne.n	80081d4 <HAL_RCCEx_PeriphCLKConfig+0x744>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8008106:	4b95      	ldr	r3, [pc, #596]	; (800835c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8008108:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8008110:	4053      	eors	r3, r2
 8008112:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008116:	2b00      	cmp	r3, #0
 8008118:	d013      	beq.n	8008142 <HAL_RCCEx_PeriphCLKConfig+0x6b2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800811a:	4b90      	ldr	r3, [pc, #576]	; (800835c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800811c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800811e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008122:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8008124:	4b8d      	ldr	r3, [pc, #564]	; (800835c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8008126:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008128:	4a8c      	ldr	r2, [pc, #560]	; (800835c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800812a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800812e:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8008130:	4b8a      	ldr	r3, [pc, #552]	; (800835c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8008132:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008134:	4a89      	ldr	r2, [pc, #548]	; (800835c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8008136:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800813a:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800813c:	4a87      	ldr	r2, [pc, #540]	; (800835c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8008148:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800814c:	d115      	bne.n	800817a <HAL_RCCEx_PeriphCLKConfig+0x6ea>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800814e:	f7fb fb09 	bl	8003764 <HAL_GetTick>
 8008152:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008154:	e00b      	b.n	800816e <HAL_RCCEx_PeriphCLKConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008156:	f7fb fb05 	bl	8003764 <HAL_GetTick>
 800815a:	4602      	mov	r2, r0
 800815c:	693b      	ldr	r3, [r7, #16]
 800815e:	1ad3      	subs	r3, r2, r3
 8008160:	f241 3288 	movw	r2, #5000	; 0x1388
 8008164:	4293      	cmp	r3, r2
 8008166:	d902      	bls.n	800816e <HAL_RCCEx_PeriphCLKConfig+0x6de>
          {
            ret = HAL_TIMEOUT;
 8008168:	2303      	movs	r3, #3
 800816a:	75fb      	strb	r3, [r7, #23]
            break;
 800816c:	e005      	b.n	800817a <HAL_RCCEx_PeriphCLKConfig+0x6ea>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800816e:	4b7b      	ldr	r3, [pc, #492]	; (800835c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8008170:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008172:	f003 0302 	and.w	r3, r3, #2
 8008176:	2b00      	cmp	r3, #0
 8008178:	d0ed      	beq.n	8008156 <HAL_RCCEx_PeriphCLKConfig+0x6c6>
          }
        }
      }

      if(ret == HAL_OK)
 800817a:	7dfb      	ldrb	r3, [r7, #23]
 800817c:	2b00      	cmp	r3, #0
 800817e:	d126      	bne.n	80081ce <HAL_RCCEx_PeriphCLKConfig+0x73e>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8008186:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800818a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800818e:	d10d      	bne.n	80081ac <HAL_RCCEx_PeriphCLKConfig+0x71c>
 8008190:	4b72      	ldr	r3, [pc, #456]	; (800835c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8008192:	691b      	ldr	r3, [r3, #16]
 8008194:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800819e:	0919      	lsrs	r1, r3, #4
 80081a0:	4b70      	ldr	r3, [pc, #448]	; (8008364 <HAL_RCCEx_PeriphCLKConfig+0x8d4>)
 80081a2:	400b      	ands	r3, r1
 80081a4:	496d      	ldr	r1, [pc, #436]	; (800835c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80081a6:	4313      	orrs	r3, r2
 80081a8:	610b      	str	r3, [r1, #16]
 80081aa:	e005      	b.n	80081b8 <HAL_RCCEx_PeriphCLKConfig+0x728>
 80081ac:	4b6b      	ldr	r3, [pc, #428]	; (800835c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80081ae:	691b      	ldr	r3, [r3, #16]
 80081b0:	4a6a      	ldr	r2, [pc, #424]	; (800835c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80081b2:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80081b6:	6113      	str	r3, [r2, #16]
 80081b8:	4b68      	ldr	r3, [pc, #416]	; (800835c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80081ba:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80081c2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80081c6:	4965      	ldr	r1, [pc, #404]	; (800835c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80081c8:	4313      	orrs	r3, r2
 80081ca:	670b      	str	r3, [r1, #112]	; 0x70
 80081cc:	e004      	b.n	80081d8 <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80081ce:	7dfb      	ldrb	r3, [r7, #23]
 80081d0:	75bb      	strb	r3, [r7, #22]
 80081d2:	e001      	b.n	80081d8 <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80081d4:	7dfb      	ldrb	r3, [r7, #23]
 80081d6:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	f003 0301 	and.w	r3, r3, #1
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d07e      	beq.n	80082e2 <HAL_RCCEx_PeriphCLKConfig+0x852>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80081e8:	2b28      	cmp	r3, #40	; 0x28
 80081ea:	d867      	bhi.n	80082bc <HAL_RCCEx_PeriphCLKConfig+0x82c>
 80081ec:	a201      	add	r2, pc, #4	; (adr r2, 80081f4 <HAL_RCCEx_PeriphCLKConfig+0x764>)
 80081ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081f2:	bf00      	nop
 80081f4:	080082c3 	.word	0x080082c3
 80081f8:	080082bd 	.word	0x080082bd
 80081fc:	080082bd 	.word	0x080082bd
 8008200:	080082bd 	.word	0x080082bd
 8008204:	080082bd 	.word	0x080082bd
 8008208:	080082bd 	.word	0x080082bd
 800820c:	080082bd 	.word	0x080082bd
 8008210:	080082bd 	.word	0x080082bd
 8008214:	08008299 	.word	0x08008299
 8008218:	080082bd 	.word	0x080082bd
 800821c:	080082bd 	.word	0x080082bd
 8008220:	080082bd 	.word	0x080082bd
 8008224:	080082bd 	.word	0x080082bd
 8008228:	080082bd 	.word	0x080082bd
 800822c:	080082bd 	.word	0x080082bd
 8008230:	080082bd 	.word	0x080082bd
 8008234:	080082ab 	.word	0x080082ab
 8008238:	080082bd 	.word	0x080082bd
 800823c:	080082bd 	.word	0x080082bd
 8008240:	080082bd 	.word	0x080082bd
 8008244:	080082bd 	.word	0x080082bd
 8008248:	080082bd 	.word	0x080082bd
 800824c:	080082bd 	.word	0x080082bd
 8008250:	080082bd 	.word	0x080082bd
 8008254:	080082c3 	.word	0x080082c3
 8008258:	080082bd 	.word	0x080082bd
 800825c:	080082bd 	.word	0x080082bd
 8008260:	080082bd 	.word	0x080082bd
 8008264:	080082bd 	.word	0x080082bd
 8008268:	080082bd 	.word	0x080082bd
 800826c:	080082bd 	.word	0x080082bd
 8008270:	080082bd 	.word	0x080082bd
 8008274:	080082c3 	.word	0x080082c3
 8008278:	080082bd 	.word	0x080082bd
 800827c:	080082bd 	.word	0x080082bd
 8008280:	080082bd 	.word	0x080082bd
 8008284:	080082bd 	.word	0x080082bd
 8008288:	080082bd 	.word	0x080082bd
 800828c:	080082bd 	.word	0x080082bd
 8008290:	080082bd 	.word	0x080082bd
 8008294:	080082c3 	.word	0x080082c3
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	3304      	adds	r3, #4
 800829c:	2101      	movs	r1, #1
 800829e:	4618      	mov	r0, r3
 80082a0:	f000 fdf4 	bl	8008e8c <RCCEx_PLL2_Config>
 80082a4:	4603      	mov	r3, r0
 80082a6:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 80082a8:	e00c      	b.n	80082c4 <HAL_RCCEx_PeriphCLKConfig+0x834>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	3324      	adds	r3, #36	; 0x24
 80082ae:	2101      	movs	r1, #1
 80082b0:	4618      	mov	r0, r3
 80082b2:	f000 fe9d 	bl	8008ff0 <RCCEx_PLL3_Config>
 80082b6:	4603      	mov	r3, r0
 80082b8:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 80082ba:	e003      	b.n	80082c4 <HAL_RCCEx_PeriphCLKConfig+0x834>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80082bc:	2301      	movs	r3, #1
 80082be:	75fb      	strb	r3, [r7, #23]
      break;
 80082c0:	e000      	b.n	80082c4 <HAL_RCCEx_PeriphCLKConfig+0x834>
      break;
 80082c2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80082c4:	7dfb      	ldrb	r3, [r7, #23]
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d109      	bne.n	80082de <HAL_RCCEx_PeriphCLKConfig+0x84e>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80082ca:	4b24      	ldr	r3, [pc, #144]	; (800835c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80082cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80082ce:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80082d6:	4921      	ldr	r1, [pc, #132]	; (800835c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80082d8:	4313      	orrs	r3, r2
 80082da:	654b      	str	r3, [r1, #84]	; 0x54
 80082dc:	e001      	b.n	80082e2 <HAL_RCCEx_PeriphCLKConfig+0x852>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80082de:	7dfb      	ldrb	r3, [r7, #23]
 80082e0:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	f003 0302 	and.w	r3, r3, #2
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d03e      	beq.n	800836c <HAL_RCCEx_PeriphCLKConfig+0x8dc>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80082f2:	2b05      	cmp	r3, #5
 80082f4:	d820      	bhi.n	8008338 <HAL_RCCEx_PeriphCLKConfig+0x8a8>
 80082f6:	a201      	add	r2, pc, #4	; (adr r2, 80082fc <HAL_RCCEx_PeriphCLKConfig+0x86c>)
 80082f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80082fc:	0800833f 	.word	0x0800833f
 8008300:	08008315 	.word	0x08008315
 8008304:	08008327 	.word	0x08008327
 8008308:	0800833f 	.word	0x0800833f
 800830c:	0800833f 	.word	0x0800833f
 8008310:	0800833f 	.word	0x0800833f
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	3304      	adds	r3, #4
 8008318:	2101      	movs	r1, #1
 800831a:	4618      	mov	r0, r3
 800831c:	f000 fdb6 	bl	8008e8c <RCCEx_PLL2_Config>
 8008320:	4603      	mov	r3, r0
 8008322:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8008324:	e00c      	b.n	8008340 <HAL_RCCEx_PeriphCLKConfig+0x8b0>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	3324      	adds	r3, #36	; 0x24
 800832a:	2101      	movs	r1, #1
 800832c:	4618      	mov	r0, r3
 800832e:	f000 fe5f 	bl	8008ff0 <RCCEx_PLL3_Config>
 8008332:	4603      	mov	r3, r0
 8008334:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8008336:	e003      	b.n	8008340 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008338:	2301      	movs	r3, #1
 800833a:	75fb      	strb	r3, [r7, #23]
      break;
 800833c:	e000      	b.n	8008340 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      break;
 800833e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008340:	7dfb      	ldrb	r3, [r7, #23]
 8008342:	2b00      	cmp	r3, #0
 8008344:	d110      	bne.n	8008368 <HAL_RCCEx_PeriphCLKConfig+0x8d8>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8008346:	4b05      	ldr	r3, [pc, #20]	; (800835c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8008348:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800834a:	f023 0207 	bic.w	r2, r3, #7
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008352:	4902      	ldr	r1, [pc, #8]	; (800835c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8008354:	4313      	orrs	r3, r2
 8008356:	654b      	str	r3, [r1, #84]	; 0x54
 8008358:	e008      	b.n	800836c <HAL_RCCEx_PeriphCLKConfig+0x8dc>
 800835a:	bf00      	nop
 800835c:	58024400 	.word	0x58024400
 8008360:	58024800 	.word	0x58024800
 8008364:	00ffffcf 	.word	0x00ffffcf
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008368:	7dfb      	ldrb	r3, [r7, #23]
 800836a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	f003 0304 	and.w	r3, r3, #4
 8008374:	2b00      	cmp	r3, #0
 8008376:	d039      	beq.n	80083ec <HAL_RCCEx_PeriphCLKConfig+0x95c>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800837e:	2b05      	cmp	r3, #5
 8008380:	d820      	bhi.n	80083c4 <HAL_RCCEx_PeriphCLKConfig+0x934>
 8008382:	a201      	add	r2, pc, #4	; (adr r2, 8008388 <HAL_RCCEx_PeriphCLKConfig+0x8f8>)
 8008384:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008388:	080083cb 	.word	0x080083cb
 800838c:	080083a1 	.word	0x080083a1
 8008390:	080083b3 	.word	0x080083b3
 8008394:	080083cb 	.word	0x080083cb
 8008398:	080083cb 	.word	0x080083cb
 800839c:	080083cb 	.word	0x080083cb
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	3304      	adds	r3, #4
 80083a4:	2101      	movs	r1, #1
 80083a6:	4618      	mov	r0, r3
 80083a8:	f000 fd70 	bl	8008e8c <RCCEx_PLL2_Config>
 80083ac:	4603      	mov	r3, r0
 80083ae:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 80083b0:	e00c      	b.n	80083cc <HAL_RCCEx_PeriphCLKConfig+0x93c>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	3324      	adds	r3, #36	; 0x24
 80083b6:	2101      	movs	r1, #1
 80083b8:	4618      	mov	r0, r3
 80083ba:	f000 fe19 	bl	8008ff0 <RCCEx_PLL3_Config>
 80083be:	4603      	mov	r3, r0
 80083c0:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 80083c2:	e003      	b.n	80083cc <HAL_RCCEx_PeriphCLKConfig+0x93c>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80083c4:	2301      	movs	r3, #1
 80083c6:	75fb      	strb	r3, [r7, #23]
      break;
 80083c8:	e000      	b.n	80083cc <HAL_RCCEx_PeriphCLKConfig+0x93c>
      break;
 80083ca:	bf00      	nop
    }

    if(ret == HAL_OK)
 80083cc:	7dfb      	ldrb	r3, [r7, #23]
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d10a      	bne.n	80083e8 <HAL_RCCEx_PeriphCLKConfig+0x958>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80083d2:	4bb7      	ldr	r3, [pc, #732]	; (80086b0 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80083d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80083d6:	f023 0207 	bic.w	r2, r3, #7
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80083e0:	49b3      	ldr	r1, [pc, #716]	; (80086b0 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80083e2:	4313      	orrs	r3, r2
 80083e4:	658b      	str	r3, [r1, #88]	; 0x58
 80083e6:	e001      	b.n	80083ec <HAL_RCCEx_PeriphCLKConfig+0x95c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80083e8:	7dfb      	ldrb	r3, [r7, #23]
 80083ea:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	f003 0320 	and.w	r3, r3, #32
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	d04b      	beq.n	8008490 <HAL_RCCEx_PeriphCLKConfig+0xa00>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80083fe:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008402:	d02e      	beq.n	8008462 <HAL_RCCEx_PeriphCLKConfig+0x9d2>
 8008404:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008408:	d828      	bhi.n	800845c <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 800840a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800840e:	d02a      	beq.n	8008466 <HAL_RCCEx_PeriphCLKConfig+0x9d6>
 8008410:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008414:	d822      	bhi.n	800845c <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 8008416:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800841a:	d026      	beq.n	800846a <HAL_RCCEx_PeriphCLKConfig+0x9da>
 800841c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8008420:	d81c      	bhi.n	800845c <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 8008422:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008426:	d010      	beq.n	800844a <HAL_RCCEx_PeriphCLKConfig+0x9ba>
 8008428:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800842c:	d816      	bhi.n	800845c <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 800842e:	2b00      	cmp	r3, #0
 8008430:	d01d      	beq.n	800846e <HAL_RCCEx_PeriphCLKConfig+0x9de>
 8008432:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008436:	d111      	bne.n	800845c <HAL_RCCEx_PeriphCLKConfig+0x9cc>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	3304      	adds	r3, #4
 800843c:	2100      	movs	r1, #0
 800843e:	4618      	mov	r0, r3
 8008440:	f000 fd24 	bl	8008e8c <RCCEx_PLL2_Config>
 8008444:	4603      	mov	r3, r0
 8008446:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8008448:	e012      	b.n	8008470 <HAL_RCCEx_PeriphCLKConfig+0x9e0>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	3324      	adds	r3, #36	; 0x24
 800844e:	2102      	movs	r1, #2
 8008450:	4618      	mov	r0, r3
 8008452:	f000 fdcd 	bl	8008ff0 <RCCEx_PLL3_Config>
 8008456:	4603      	mov	r3, r0
 8008458:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 800845a:	e009      	b.n	8008470 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800845c:	2301      	movs	r3, #1
 800845e:	75fb      	strb	r3, [r7, #23]
      break;
 8008460:	e006      	b.n	8008470 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 8008462:	bf00      	nop
 8008464:	e004      	b.n	8008470 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 8008466:	bf00      	nop
 8008468:	e002      	b.n	8008470 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 800846a:	bf00      	nop
 800846c:	e000      	b.n	8008470 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 800846e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008470:	7dfb      	ldrb	r3, [r7, #23]
 8008472:	2b00      	cmp	r3, #0
 8008474:	d10a      	bne.n	800848c <HAL_RCCEx_PeriphCLKConfig+0x9fc>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8008476:	4b8e      	ldr	r3, [pc, #568]	; (80086b0 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8008478:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800847a:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008484:	498a      	ldr	r1, [pc, #552]	; (80086b0 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8008486:	4313      	orrs	r3, r2
 8008488:	654b      	str	r3, [r1, #84]	; 0x54
 800848a:	e001      	b.n	8008490 <HAL_RCCEx_PeriphCLKConfig+0xa00>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800848c:	7dfb      	ldrb	r3, [r7, #23]
 800848e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008498:	2b00      	cmp	r3, #0
 800849a:	d04b      	beq.n	8008534 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80084a2:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 80084a6:	d02e      	beq.n	8008506 <HAL_RCCEx_PeriphCLKConfig+0xa76>
 80084a8:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 80084ac:	d828      	bhi.n	8008500 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 80084ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80084b2:	d02a      	beq.n	800850a <HAL_RCCEx_PeriphCLKConfig+0xa7a>
 80084b4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80084b8:	d822      	bhi.n	8008500 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 80084ba:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80084be:	d026      	beq.n	800850e <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 80084c0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80084c4:	d81c      	bhi.n	8008500 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 80084c6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80084ca:	d010      	beq.n	80084ee <HAL_RCCEx_PeriphCLKConfig+0xa5e>
 80084cc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80084d0:	d816      	bhi.n	8008500 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d01d      	beq.n	8008512 <HAL_RCCEx_PeriphCLKConfig+0xa82>
 80084d6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80084da:	d111      	bne.n	8008500 <HAL_RCCEx_PeriphCLKConfig+0xa70>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	3304      	adds	r3, #4
 80084e0:	2100      	movs	r1, #0
 80084e2:	4618      	mov	r0, r3
 80084e4:	f000 fcd2 	bl	8008e8c <RCCEx_PLL2_Config>
 80084e8:	4603      	mov	r3, r0
 80084ea:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 80084ec:	e012      	b.n	8008514 <HAL_RCCEx_PeriphCLKConfig+0xa84>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	3324      	adds	r3, #36	; 0x24
 80084f2:	2102      	movs	r1, #2
 80084f4:	4618      	mov	r0, r3
 80084f6:	f000 fd7b 	bl	8008ff0 <RCCEx_PLL3_Config>
 80084fa:	4603      	mov	r3, r0
 80084fc:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 80084fe:	e009      	b.n	8008514 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008500:	2301      	movs	r3, #1
 8008502:	75fb      	strb	r3, [r7, #23]
      break;
 8008504:	e006      	b.n	8008514 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 8008506:	bf00      	nop
 8008508:	e004      	b.n	8008514 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 800850a:	bf00      	nop
 800850c:	e002      	b.n	8008514 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 800850e:	bf00      	nop
 8008510:	e000      	b.n	8008514 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 8008512:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008514:	7dfb      	ldrb	r3, [r7, #23]
 8008516:	2b00      	cmp	r3, #0
 8008518:	d10a      	bne.n	8008530 <HAL_RCCEx_PeriphCLKConfig+0xaa0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800851a:	4b65      	ldr	r3, [pc, #404]	; (80086b0 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800851c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800851e:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8008528:	4961      	ldr	r1, [pc, #388]	; (80086b0 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800852a:	4313      	orrs	r3, r2
 800852c:	658b      	str	r3, [r1, #88]	; 0x58
 800852e:	e001      	b.n	8008534 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008530:	7dfb      	ldrb	r3, [r7, #23]
 8008532:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800853c:	2b00      	cmp	r3, #0
 800853e:	d04b      	beq.n	80085d8 <HAL_RCCEx_PeriphCLKConfig+0xb48>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8008546:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800854a:	d02e      	beq.n	80085aa <HAL_RCCEx_PeriphCLKConfig+0xb1a>
 800854c:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8008550:	d828      	bhi.n	80085a4 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 8008552:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008556:	d02a      	beq.n	80085ae <HAL_RCCEx_PeriphCLKConfig+0xb1e>
 8008558:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800855c:	d822      	bhi.n	80085a4 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 800855e:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8008562:	d026      	beq.n	80085b2 <HAL_RCCEx_PeriphCLKConfig+0xb22>
 8008564:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8008568:	d81c      	bhi.n	80085a4 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 800856a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800856e:	d010      	beq.n	8008592 <HAL_RCCEx_PeriphCLKConfig+0xb02>
 8008570:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008574:	d816      	bhi.n	80085a4 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 8008576:	2b00      	cmp	r3, #0
 8008578:	d01d      	beq.n	80085b6 <HAL_RCCEx_PeriphCLKConfig+0xb26>
 800857a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800857e:	d111      	bne.n	80085a4 <HAL_RCCEx_PeriphCLKConfig+0xb14>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	3304      	adds	r3, #4
 8008584:	2100      	movs	r1, #0
 8008586:	4618      	mov	r0, r3
 8008588:	f000 fc80 	bl	8008e8c <RCCEx_PLL2_Config>
 800858c:	4603      	mov	r3, r0
 800858e:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8008590:	e012      	b.n	80085b8 <HAL_RCCEx_PeriphCLKConfig+0xb28>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	3324      	adds	r3, #36	; 0x24
 8008596:	2102      	movs	r1, #2
 8008598:	4618      	mov	r0, r3
 800859a:	f000 fd29 	bl	8008ff0 <RCCEx_PLL3_Config>
 800859e:	4603      	mov	r3, r0
 80085a0:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 80085a2:	e009      	b.n	80085b8 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80085a4:	2301      	movs	r3, #1
 80085a6:	75fb      	strb	r3, [r7, #23]
      break;
 80085a8:	e006      	b.n	80085b8 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 80085aa:	bf00      	nop
 80085ac:	e004      	b.n	80085b8 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 80085ae:	bf00      	nop
 80085b0:	e002      	b.n	80085b8 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 80085b2:	bf00      	nop
 80085b4:	e000      	b.n	80085b8 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 80085b6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80085b8:	7dfb      	ldrb	r3, [r7, #23]
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d10a      	bne.n	80085d4 <HAL_RCCEx_PeriphCLKConfig+0xb44>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80085be:	4b3c      	ldr	r3, [pc, #240]	; (80086b0 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80085c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80085c2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80085cc:	4938      	ldr	r1, [pc, #224]	; (80086b0 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80085ce:	4313      	orrs	r3, r2
 80085d0:	658b      	str	r3, [r1, #88]	; 0x58
 80085d2:	e001      	b.n	80085d8 <HAL_RCCEx_PeriphCLKConfig+0xb48>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80085d4:	7dfb      	ldrb	r3, [r7, #23]
 80085d6:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	f003 0308 	and.w	r3, r3, #8
 80085e0:	2b00      	cmp	r3, #0
 80085e2:	d01a      	beq.n	800861a <HAL_RCCEx_PeriphCLKConfig+0xb8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80085ea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80085ee:	d10a      	bne.n	8008606 <HAL_RCCEx_PeriphCLKConfig+0xb76>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	3324      	adds	r3, #36	; 0x24
 80085f4:	2102      	movs	r1, #2
 80085f6:	4618      	mov	r0, r3
 80085f8:	f000 fcfa 	bl	8008ff0 <RCCEx_PLL3_Config>
 80085fc:	4603      	mov	r3, r0
 80085fe:	2b00      	cmp	r3, #0
 8008600:	d001      	beq.n	8008606 <HAL_RCCEx_PeriphCLKConfig+0xb76>
        {
          status = HAL_ERROR;
 8008602:	2301      	movs	r3, #1
 8008604:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8008606:	4b2a      	ldr	r3, [pc, #168]	; (80086b0 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8008608:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800860a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008614:	4926      	ldr	r1, [pc, #152]	; (80086b0 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8008616:	4313      	orrs	r3, r2
 8008618:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	f003 0310 	and.w	r3, r3, #16
 8008622:	2b00      	cmp	r3, #0
 8008624:	d01a      	beq.n	800865c <HAL_RCCEx_PeriphCLKConfig+0xbcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800862c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008630:	d10a      	bne.n	8008648 <HAL_RCCEx_PeriphCLKConfig+0xbb8>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	3324      	adds	r3, #36	; 0x24
 8008636:	2102      	movs	r1, #2
 8008638:	4618      	mov	r0, r3
 800863a:	f000 fcd9 	bl	8008ff0 <RCCEx_PLL3_Config>
 800863e:	4603      	mov	r3, r0
 8008640:	2b00      	cmp	r3, #0
 8008642:	d001      	beq.n	8008648 <HAL_RCCEx_PeriphCLKConfig+0xbb8>
      {
        status = HAL_ERROR;
 8008644:	2301      	movs	r3, #1
 8008646:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8008648:	4b19      	ldr	r3, [pc, #100]	; (80086b0 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800864a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800864c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008656:	4916      	ldr	r1, [pc, #88]	; (80086b0 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8008658:	4313      	orrs	r3, r2
 800865a:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008664:	2b00      	cmp	r3, #0
 8008666:	d036      	beq.n	80086d6 <HAL_RCCEx_PeriphCLKConfig+0xc46>
  {
    switch(PeriphClkInit->AdcClockSelection)
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800866e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008672:	d01f      	beq.n	80086b4 <HAL_RCCEx_PeriphCLKConfig+0xc24>
 8008674:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008678:	d817      	bhi.n	80086aa <HAL_RCCEx_PeriphCLKConfig+0xc1a>
 800867a:	2b00      	cmp	r3, #0
 800867c:	d003      	beq.n	8008686 <HAL_RCCEx_PeriphCLKConfig+0xbf6>
 800867e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008682:	d009      	beq.n	8008698 <HAL_RCCEx_PeriphCLKConfig+0xc08>
 8008684:	e011      	b.n	80086aa <HAL_RCCEx_PeriphCLKConfig+0xc1a>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	3304      	adds	r3, #4
 800868a:	2100      	movs	r1, #0
 800868c:	4618      	mov	r0, r3
 800868e:	f000 fbfd 	bl	8008e8c <RCCEx_PLL2_Config>
 8008692:	4603      	mov	r3, r0
 8008694:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8008696:	e00e      	b.n	80086b6 <HAL_RCCEx_PeriphCLKConfig+0xc26>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	3324      	adds	r3, #36	; 0x24
 800869c:	2102      	movs	r1, #2
 800869e:	4618      	mov	r0, r3
 80086a0:	f000 fca6 	bl	8008ff0 <RCCEx_PLL3_Config>
 80086a4:	4603      	mov	r3, r0
 80086a6:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 80086a8:	e005      	b.n	80086b6 <HAL_RCCEx_PeriphCLKConfig+0xc26>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80086aa:	2301      	movs	r3, #1
 80086ac:	75fb      	strb	r3, [r7, #23]
      break;
 80086ae:	e002      	b.n	80086b6 <HAL_RCCEx_PeriphCLKConfig+0xc26>
 80086b0:	58024400 	.word	0x58024400
      break;
 80086b4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80086b6:	7dfb      	ldrb	r3, [r7, #23]
 80086b8:	2b00      	cmp	r3, #0
 80086ba:	d10a      	bne.n	80086d2 <HAL_RCCEx_PeriphCLKConfig+0xc42>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80086bc:	4b93      	ldr	r3, [pc, #588]	; (800890c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80086be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80086c0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80086ca:	4990      	ldr	r1, [pc, #576]	; (800890c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80086cc:	4313      	orrs	r3, r2
 80086ce:	658b      	str	r3, [r1, #88]	; 0x58
 80086d0:	e001      	b.n	80086d6 <HAL_RCCEx_PeriphCLKConfig+0xc46>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80086d2:	7dfb      	ldrb	r3, [r7, #23]
 80086d4:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d033      	beq.n	800874a <HAL_RCCEx_PeriphCLKConfig+0xcba>
  {

    switch(PeriphClkInit->UsbClockSelection)
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80086e8:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80086ec:	d01c      	beq.n	8008728 <HAL_RCCEx_PeriphCLKConfig+0xc98>
 80086ee:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80086f2:	d816      	bhi.n	8008722 <HAL_RCCEx_PeriphCLKConfig+0xc92>
 80086f4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80086f8:	d003      	beq.n	8008702 <HAL_RCCEx_PeriphCLKConfig+0xc72>
 80086fa:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80086fe:	d007      	beq.n	8008710 <HAL_RCCEx_PeriphCLKConfig+0xc80>
 8008700:	e00f      	b.n	8008722 <HAL_RCCEx_PeriphCLKConfig+0xc92>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008702:	4b82      	ldr	r3, [pc, #520]	; (800890c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8008704:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008706:	4a81      	ldr	r2, [pc, #516]	; (800890c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8008708:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800870c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 800870e:	e00c      	b.n	800872a <HAL_RCCEx_PeriphCLKConfig+0xc9a>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	3324      	adds	r3, #36	; 0x24
 8008714:	2101      	movs	r1, #1
 8008716:	4618      	mov	r0, r3
 8008718:	f000 fc6a 	bl	8008ff0 <RCCEx_PLL3_Config>
 800871c:	4603      	mov	r3, r0
 800871e:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 8008720:	e003      	b.n	800872a <HAL_RCCEx_PeriphCLKConfig+0xc9a>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008722:	2301      	movs	r3, #1
 8008724:	75fb      	strb	r3, [r7, #23]
      break;
 8008726:	e000      	b.n	800872a <HAL_RCCEx_PeriphCLKConfig+0xc9a>
      break;
 8008728:	bf00      	nop
    }

    if(ret == HAL_OK)
 800872a:	7dfb      	ldrb	r3, [r7, #23]
 800872c:	2b00      	cmp	r3, #0
 800872e:	d10a      	bne.n	8008746 <HAL_RCCEx_PeriphCLKConfig+0xcb6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8008730:	4b76      	ldr	r3, [pc, #472]	; (800890c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8008732:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008734:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800873e:	4973      	ldr	r1, [pc, #460]	; (800890c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8008740:	4313      	orrs	r3, r2
 8008742:	654b      	str	r3, [r1, #84]	; 0x54
 8008744:	e001      	b.n	800874a <HAL_RCCEx_PeriphCLKConfig+0xcba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008746:	7dfb      	ldrb	r3, [r7, #23]
 8008748:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008752:	2b00      	cmp	r3, #0
 8008754:	d029      	beq.n	80087aa <HAL_RCCEx_PeriphCLKConfig+0xd1a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800875a:	2b00      	cmp	r3, #0
 800875c:	d003      	beq.n	8008766 <HAL_RCCEx_PeriphCLKConfig+0xcd6>
 800875e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008762:	d007      	beq.n	8008774 <HAL_RCCEx_PeriphCLKConfig+0xce4>
 8008764:	e00f      	b.n	8008786 <HAL_RCCEx_PeriphCLKConfig+0xcf6>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008766:	4b69      	ldr	r3, [pc, #420]	; (800890c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8008768:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800876a:	4a68      	ldr	r2, [pc, #416]	; (800890c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800876c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008770:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8008772:	e00b      	b.n	800878c <HAL_RCCEx_PeriphCLKConfig+0xcfc>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	3304      	adds	r3, #4
 8008778:	2102      	movs	r1, #2
 800877a:	4618      	mov	r0, r3
 800877c:	f000 fb86 	bl	8008e8c <RCCEx_PLL2_Config>
 8008780:	4603      	mov	r3, r0
 8008782:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8008784:	e002      	b.n	800878c <HAL_RCCEx_PeriphCLKConfig+0xcfc>

    default:
      ret = HAL_ERROR;
 8008786:	2301      	movs	r3, #1
 8008788:	75fb      	strb	r3, [r7, #23]
      break;
 800878a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800878c:	7dfb      	ldrb	r3, [r7, #23]
 800878e:	2b00      	cmp	r3, #0
 8008790:	d109      	bne.n	80087a6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8008792:	4b5e      	ldr	r3, [pc, #376]	; (800890c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8008794:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008796:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800879e:	495b      	ldr	r1, [pc, #364]	; (800890c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80087a0:	4313      	orrs	r3, r2
 80087a2:	64cb      	str	r3, [r1, #76]	; 0x4c
 80087a4:	e001      	b.n	80087aa <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80087a6:	7dfb      	ldrb	r3, [r7, #23]
 80087a8:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	d00a      	beq.n	80087cc <HAL_RCCEx_PeriphCLKConfig+0xd3c>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	3324      	adds	r3, #36	; 0x24
 80087ba:	2102      	movs	r1, #2
 80087bc:	4618      	mov	r0, r3
 80087be:	f000 fc17 	bl	8008ff0 <RCCEx_PLL3_Config>
 80087c2:	4603      	mov	r3, r0
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	d001      	beq.n	80087cc <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      status=HAL_ERROR;
 80087c8:	2301      	movs	r3, #1
 80087ca:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	d030      	beq.n	800883a <HAL_RCCEx_PeriphCLKConfig+0xdaa>
  {

    switch(PeriphClkInit->RngClockSelection)
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80087dc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80087e0:	d017      	beq.n	8008812 <HAL_RCCEx_PeriphCLKConfig+0xd82>
 80087e2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80087e6:	d811      	bhi.n	800880c <HAL_RCCEx_PeriphCLKConfig+0xd7c>
 80087e8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80087ec:	d013      	beq.n	8008816 <HAL_RCCEx_PeriphCLKConfig+0xd86>
 80087ee:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80087f2:	d80b      	bhi.n	800880c <HAL_RCCEx_PeriphCLKConfig+0xd7c>
 80087f4:	2b00      	cmp	r3, #0
 80087f6:	d010      	beq.n	800881a <HAL_RCCEx_PeriphCLKConfig+0xd8a>
 80087f8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80087fc:	d106      	bne.n	800880c <HAL_RCCEx_PeriphCLKConfig+0xd7c>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80087fe:	4b43      	ldr	r3, [pc, #268]	; (800890c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8008800:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008802:	4a42      	ldr	r2, [pc, #264]	; (800890c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8008804:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008808:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 800880a:	e007      	b.n	800881c <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800880c:	2301      	movs	r3, #1
 800880e:	75fb      	strb	r3, [r7, #23]
      break;
 8008810:	e004      	b.n	800881c <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 8008812:	bf00      	nop
 8008814:	e002      	b.n	800881c <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 8008816:	bf00      	nop
 8008818:	e000      	b.n	800881c <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 800881a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800881c:	7dfb      	ldrb	r3, [r7, #23]
 800881e:	2b00      	cmp	r3, #0
 8008820:	d109      	bne.n	8008836 <HAL_RCCEx_PeriphCLKConfig+0xda6>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8008822:	4b3a      	ldr	r3, [pc, #232]	; (800890c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8008824:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008826:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800882e:	4937      	ldr	r1, [pc, #220]	; (800890c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8008830:	4313      	orrs	r3, r2
 8008832:	654b      	str	r3, [r1, #84]	; 0x54
 8008834:	e001      	b.n	800883a <HAL_RCCEx_PeriphCLKConfig+0xdaa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008836:	7dfb      	ldrb	r3, [r7, #23]
 8008838:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008842:	2b00      	cmp	r3, #0
 8008844:	d008      	beq.n	8008858 <HAL_RCCEx_PeriphCLKConfig+0xdc8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8008846:	4b31      	ldr	r3, [pc, #196]	; (800890c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8008848:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800884a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008852:	492e      	ldr	r1, [pc, #184]	; (800890c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8008854:	4313      	orrs	r3, r2
 8008856:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008860:	2b00      	cmp	r3, #0
 8008862:	d009      	beq.n	8008878 <HAL_RCCEx_PeriphCLKConfig+0xde8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8008864:	4b29      	ldr	r3, [pc, #164]	; (800890c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8008866:	691b      	ldr	r3, [r3, #16]
 8008868:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8008872:	4926      	ldr	r1, [pc, #152]	; (800890c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8008874:	4313      	orrs	r3, r2
 8008876:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008880:	2b00      	cmp	r3, #0
 8008882:	d008      	beq.n	8008896 <HAL_RCCEx_PeriphCLKConfig+0xe06>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8008884:	4b21      	ldr	r3, [pc, #132]	; (800890c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8008886:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008888:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008890:	491e      	ldr	r1, [pc, #120]	; (800890c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8008892:	4313      	orrs	r3, r2
 8008894:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800889e:	2b00      	cmp	r3, #0
 80088a0:	d00d      	beq.n	80088be <HAL_RCCEx_PeriphCLKConfig+0xe2e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80088a2:	4b1a      	ldr	r3, [pc, #104]	; (800890c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80088a4:	691b      	ldr	r3, [r3, #16]
 80088a6:	4a19      	ldr	r2, [pc, #100]	; (800890c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80088a8:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80088ac:	6113      	str	r3, [r2, #16]
 80088ae:	4b17      	ldr	r3, [pc, #92]	; (800890c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80088b0:	691a      	ldr	r2, [r3, #16]
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 80088b8:	4914      	ldr	r1, [pc, #80]	; (800890c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80088ba:	4313      	orrs	r3, r2
 80088bc:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	da08      	bge.n	80088d8 <HAL_RCCEx_PeriphCLKConfig+0xe48>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80088c6:	4b11      	ldr	r3, [pc, #68]	; (800890c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80088c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80088ca:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80088d2:	490e      	ldr	r1, [pc, #56]	; (800890c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80088d4:	4313      	orrs	r3, r2
 80088d6:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80088e0:	2b00      	cmp	r3, #0
 80088e2:	d009      	beq.n	80088f8 <HAL_RCCEx_PeriphCLKConfig+0xe68>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80088e4:	4b09      	ldr	r3, [pc, #36]	; (800890c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80088e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80088e8:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80088f2:	4906      	ldr	r1, [pc, #24]	; (800890c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80088f4:	4313      	orrs	r3, r2
 80088f6:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 80088f8:	7dbb      	ldrb	r3, [r7, #22]
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	d101      	bne.n	8008902 <HAL_RCCEx_PeriphCLKConfig+0xe72>
  {
    return HAL_OK;
 80088fe:	2300      	movs	r3, #0
 8008900:	e000      	b.n	8008904 <HAL_RCCEx_PeriphCLKConfig+0xe74>
  }
  return HAL_ERROR;
 8008902:	2301      	movs	r3, #1
}
 8008904:	4618      	mov	r0, r3
 8008906:	3718      	adds	r7, #24
 8008908:	46bd      	mov	sp, r7
 800890a:	bd80      	pop	{r7, pc}
 800890c:	58024400 	.word	0x58024400

08008910 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8008910:	b580      	push	{r7, lr}
 8008912:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8008914:	f7ff f81e 	bl	8007954 <HAL_RCC_GetHCLKFreq>
 8008918:	4602      	mov	r2, r0
 800891a:	4b06      	ldr	r3, [pc, #24]	; (8008934 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800891c:	6a1b      	ldr	r3, [r3, #32]
 800891e:	091b      	lsrs	r3, r3, #4
 8008920:	f003 0307 	and.w	r3, r3, #7
 8008924:	4904      	ldr	r1, [pc, #16]	; (8008938 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8008926:	5ccb      	ldrb	r3, [r1, r3]
 8008928:	f003 031f 	and.w	r3, r3, #31
 800892c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8008930:	4618      	mov	r0, r3
 8008932:	bd80      	pop	{r7, pc}
 8008934:	58024400 	.word	0x58024400
 8008938:	0800da28 	.word	0x0800da28

0800893c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 800893c:	b480      	push	{r7}
 800893e:	b089      	sub	sp, #36	; 0x24
 8008940:	af00      	add	r7, sp, #0
 8008942:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008944:	4ba1      	ldr	r3, [pc, #644]	; (8008bcc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008946:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008948:	f003 0303 	and.w	r3, r3, #3
 800894c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 800894e:	4b9f      	ldr	r3, [pc, #636]	; (8008bcc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008950:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008952:	0b1b      	lsrs	r3, r3, #12
 8008954:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008958:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800895a:	4b9c      	ldr	r3, [pc, #624]	; (8008bcc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800895c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800895e:	091b      	lsrs	r3, r3, #4
 8008960:	f003 0301 	and.w	r3, r3, #1
 8008964:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8008966:	4b99      	ldr	r3, [pc, #612]	; (8008bcc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008968:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800896a:	08db      	lsrs	r3, r3, #3
 800896c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008970:	693a      	ldr	r2, [r7, #16]
 8008972:	fb02 f303 	mul.w	r3, r2, r3
 8008976:	ee07 3a90 	vmov	s15, r3
 800897a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800897e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8008982:	697b      	ldr	r3, [r7, #20]
 8008984:	2b00      	cmp	r3, #0
 8008986:	f000 8111 	beq.w	8008bac <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800898a:	69bb      	ldr	r3, [r7, #24]
 800898c:	2b02      	cmp	r3, #2
 800898e:	f000 8083 	beq.w	8008a98 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8008992:	69bb      	ldr	r3, [r7, #24]
 8008994:	2b02      	cmp	r3, #2
 8008996:	f200 80a1 	bhi.w	8008adc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800899a:	69bb      	ldr	r3, [r7, #24]
 800899c:	2b00      	cmp	r3, #0
 800899e:	d003      	beq.n	80089a8 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80089a0:	69bb      	ldr	r3, [r7, #24]
 80089a2:	2b01      	cmp	r3, #1
 80089a4:	d056      	beq.n	8008a54 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80089a6:	e099      	b.n	8008adc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80089a8:	4b88      	ldr	r3, [pc, #544]	; (8008bcc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	f003 0320 	and.w	r3, r3, #32
 80089b0:	2b00      	cmp	r3, #0
 80089b2:	d02d      	beq.n	8008a10 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80089b4:	4b85      	ldr	r3, [pc, #532]	; (8008bcc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	08db      	lsrs	r3, r3, #3
 80089ba:	f003 0303 	and.w	r3, r3, #3
 80089be:	4a84      	ldr	r2, [pc, #528]	; (8008bd0 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80089c0:	fa22 f303 	lsr.w	r3, r2, r3
 80089c4:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80089c6:	68bb      	ldr	r3, [r7, #8]
 80089c8:	ee07 3a90 	vmov	s15, r3
 80089cc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80089d0:	697b      	ldr	r3, [r7, #20]
 80089d2:	ee07 3a90 	vmov	s15, r3
 80089d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80089da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80089de:	4b7b      	ldr	r3, [pc, #492]	; (8008bcc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80089e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80089e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80089e6:	ee07 3a90 	vmov	s15, r3
 80089ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80089ee:	ed97 6a03 	vldr	s12, [r7, #12]
 80089f2:	eddf 5a78 	vldr	s11, [pc, #480]	; 8008bd4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80089f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80089fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80089fe:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008a02:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008a06:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008a0a:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8008a0e:	e087      	b.n	8008b20 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8008a10:	697b      	ldr	r3, [r7, #20]
 8008a12:	ee07 3a90 	vmov	s15, r3
 8008a16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008a1a:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8008bd8 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8008a1e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008a22:	4b6a      	ldr	r3, [pc, #424]	; (8008bcc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008a24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a26:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008a2a:	ee07 3a90 	vmov	s15, r3
 8008a2e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008a32:	ed97 6a03 	vldr	s12, [r7, #12]
 8008a36:	eddf 5a67 	vldr	s11, [pc, #412]	; 8008bd4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008a3a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008a3e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008a42:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008a46:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008a4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008a4e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008a52:	e065      	b.n	8008b20 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8008a54:	697b      	ldr	r3, [r7, #20]
 8008a56:	ee07 3a90 	vmov	s15, r3
 8008a5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008a5e:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8008bdc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8008a62:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008a66:	4b59      	ldr	r3, [pc, #356]	; (8008bcc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008a68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a6a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008a6e:	ee07 3a90 	vmov	s15, r3
 8008a72:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008a76:	ed97 6a03 	vldr	s12, [r7, #12]
 8008a7a:	eddf 5a56 	vldr	s11, [pc, #344]	; 8008bd4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008a7e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008a82:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008a86:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008a8a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008a8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008a92:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008a96:	e043      	b.n	8008b20 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8008a98:	697b      	ldr	r3, [r7, #20]
 8008a9a:	ee07 3a90 	vmov	s15, r3
 8008a9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008aa2:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8008be0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8008aa6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008aaa:	4b48      	ldr	r3, [pc, #288]	; (8008bcc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008aac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008aae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008ab2:	ee07 3a90 	vmov	s15, r3
 8008ab6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008aba:	ed97 6a03 	vldr	s12, [r7, #12]
 8008abe:	eddf 5a45 	vldr	s11, [pc, #276]	; 8008bd4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008ac2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008ac6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008aca:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008ace:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008ad2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008ad6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008ada:	e021      	b.n	8008b20 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8008adc:	697b      	ldr	r3, [r7, #20]
 8008ade:	ee07 3a90 	vmov	s15, r3
 8008ae2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008ae6:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8008bdc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8008aea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008aee:	4b37      	ldr	r3, [pc, #220]	; (8008bcc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008af0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008af2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008af6:	ee07 3a90 	vmov	s15, r3
 8008afa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008afe:	ed97 6a03 	vldr	s12, [r7, #12]
 8008b02:	eddf 5a34 	vldr	s11, [pc, #208]	; 8008bd4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008b06:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008b0a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008b0e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008b12:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008b16:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008b1a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008b1e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8008b20:	4b2a      	ldr	r3, [pc, #168]	; (8008bcc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008b22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b24:	0a5b      	lsrs	r3, r3, #9
 8008b26:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008b2a:	ee07 3a90 	vmov	s15, r3
 8008b2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008b32:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008b36:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008b3a:	edd7 6a07 	vldr	s13, [r7, #28]
 8008b3e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008b42:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008b46:	ee17 2a90 	vmov	r2, s15
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 8008b4e:	4b1f      	ldr	r3, [pc, #124]	; (8008bcc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008b50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b52:	0c1b      	lsrs	r3, r3, #16
 8008b54:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008b58:	ee07 3a90 	vmov	s15, r3
 8008b5c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008b60:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008b64:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008b68:	edd7 6a07 	vldr	s13, [r7, #28]
 8008b6c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008b70:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008b74:	ee17 2a90 	vmov	r2, s15
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8008b7c:	4b13      	ldr	r3, [pc, #76]	; (8008bcc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008b7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b80:	0e1b      	lsrs	r3, r3, #24
 8008b82:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008b86:	ee07 3a90 	vmov	s15, r3
 8008b8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008b8e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008b92:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008b96:	edd7 6a07 	vldr	s13, [r7, #28]
 8008b9a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008b9e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008ba2:	ee17 2a90 	vmov	r2, s15
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8008baa:	e008      	b.n	8008bbe <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	2200      	movs	r2, #0
 8008bb0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	2200      	movs	r2, #0
 8008bb6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	2200      	movs	r2, #0
 8008bbc:	609a      	str	r2, [r3, #8]
}
 8008bbe:	bf00      	nop
 8008bc0:	3724      	adds	r7, #36	; 0x24
 8008bc2:	46bd      	mov	sp, r7
 8008bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bc8:	4770      	bx	lr
 8008bca:	bf00      	nop
 8008bcc:	58024400 	.word	0x58024400
 8008bd0:	03d09000 	.word	0x03d09000
 8008bd4:	46000000 	.word	0x46000000
 8008bd8:	4c742400 	.word	0x4c742400
 8008bdc:	4a742400 	.word	0x4a742400
 8008be0:	4bbebc20 	.word	0x4bbebc20

08008be4 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 8008be4:	b480      	push	{r7}
 8008be6:	b089      	sub	sp, #36	; 0x24
 8008be8:	af00      	add	r7, sp, #0
 8008bea:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008bec:	4ba1      	ldr	r3, [pc, #644]	; (8008e74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008bee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008bf0:	f003 0303 	and.w	r3, r3, #3
 8008bf4:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8008bf6:	4b9f      	ldr	r3, [pc, #636]	; (8008e74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008bf8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008bfa:	0d1b      	lsrs	r3, r3, #20
 8008bfc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008c00:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8008c02:	4b9c      	ldr	r3, [pc, #624]	; (8008e74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008c04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c06:	0a1b      	lsrs	r3, r3, #8
 8008c08:	f003 0301 	and.w	r3, r3, #1
 8008c0c:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8008c0e:	4b99      	ldr	r3, [pc, #612]	; (8008e74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008c10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008c12:	08db      	lsrs	r3, r3, #3
 8008c14:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008c18:	693a      	ldr	r2, [r7, #16]
 8008c1a:	fb02 f303 	mul.w	r3, r2, r3
 8008c1e:	ee07 3a90 	vmov	s15, r3
 8008c22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008c26:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8008c2a:	697b      	ldr	r3, [r7, #20]
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	f000 8111 	beq.w	8008e54 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8008c32:	69bb      	ldr	r3, [r7, #24]
 8008c34:	2b02      	cmp	r3, #2
 8008c36:	f000 8083 	beq.w	8008d40 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8008c3a:	69bb      	ldr	r3, [r7, #24]
 8008c3c:	2b02      	cmp	r3, #2
 8008c3e:	f200 80a1 	bhi.w	8008d84 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8008c42:	69bb      	ldr	r3, [r7, #24]
 8008c44:	2b00      	cmp	r3, #0
 8008c46:	d003      	beq.n	8008c50 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8008c48:	69bb      	ldr	r3, [r7, #24]
 8008c4a:	2b01      	cmp	r3, #1
 8008c4c:	d056      	beq.n	8008cfc <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8008c4e:	e099      	b.n	8008d84 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008c50:	4b88      	ldr	r3, [pc, #544]	; (8008e74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	f003 0320 	and.w	r3, r3, #32
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	d02d      	beq.n	8008cb8 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8008c5c:	4b85      	ldr	r3, [pc, #532]	; (8008e74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	08db      	lsrs	r3, r3, #3
 8008c62:	f003 0303 	and.w	r3, r3, #3
 8008c66:	4a84      	ldr	r2, [pc, #528]	; (8008e78 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8008c68:	fa22 f303 	lsr.w	r3, r2, r3
 8008c6c:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8008c6e:	68bb      	ldr	r3, [r7, #8]
 8008c70:	ee07 3a90 	vmov	s15, r3
 8008c74:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008c78:	697b      	ldr	r3, [r7, #20]
 8008c7a:	ee07 3a90 	vmov	s15, r3
 8008c7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008c82:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008c86:	4b7b      	ldr	r3, [pc, #492]	; (8008e74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008c88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c8a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008c8e:	ee07 3a90 	vmov	s15, r3
 8008c92:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008c96:	ed97 6a03 	vldr	s12, [r7, #12]
 8008c9a:	eddf 5a78 	vldr	s11, [pc, #480]	; 8008e7c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008c9e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008ca2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008ca6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008caa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008cae:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008cb2:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8008cb6:	e087      	b.n	8008dc8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8008cb8:	697b      	ldr	r3, [r7, #20]
 8008cba:	ee07 3a90 	vmov	s15, r3
 8008cbe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008cc2:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8008e80 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8008cc6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008cca:	4b6a      	ldr	r3, [pc, #424]	; (8008e74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008ccc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008cce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008cd2:	ee07 3a90 	vmov	s15, r3
 8008cd6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008cda:	ed97 6a03 	vldr	s12, [r7, #12]
 8008cde:	eddf 5a67 	vldr	s11, [pc, #412]	; 8008e7c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008ce2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008ce6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008cea:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008cee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008cf2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008cf6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008cfa:	e065      	b.n	8008dc8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8008cfc:	697b      	ldr	r3, [r7, #20]
 8008cfe:	ee07 3a90 	vmov	s15, r3
 8008d02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008d06:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8008e84 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8008d0a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008d0e:	4b59      	ldr	r3, [pc, #356]	; (8008e74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008d10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008d12:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008d16:	ee07 3a90 	vmov	s15, r3
 8008d1a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008d1e:	ed97 6a03 	vldr	s12, [r7, #12]
 8008d22:	eddf 5a56 	vldr	s11, [pc, #344]	; 8008e7c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008d26:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008d2a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008d2e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008d32:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008d36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008d3a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008d3e:	e043      	b.n	8008dc8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8008d40:	697b      	ldr	r3, [r7, #20]
 8008d42:	ee07 3a90 	vmov	s15, r3
 8008d46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008d4a:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8008e88 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8008d4e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008d52:	4b48      	ldr	r3, [pc, #288]	; (8008e74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008d54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008d56:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008d5a:	ee07 3a90 	vmov	s15, r3
 8008d5e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008d62:	ed97 6a03 	vldr	s12, [r7, #12]
 8008d66:	eddf 5a45 	vldr	s11, [pc, #276]	; 8008e7c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008d6a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008d6e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008d72:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008d76:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008d7a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008d7e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008d82:	e021      	b.n	8008dc8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8008d84:	697b      	ldr	r3, [r7, #20]
 8008d86:	ee07 3a90 	vmov	s15, r3
 8008d8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008d8e:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8008e84 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8008d92:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008d96:	4b37      	ldr	r3, [pc, #220]	; (8008e74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008d98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008d9a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008d9e:	ee07 3a90 	vmov	s15, r3
 8008da2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008da6:	ed97 6a03 	vldr	s12, [r7, #12]
 8008daa:	eddf 5a34 	vldr	s11, [pc, #208]	; 8008e7c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008dae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008db2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008db6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008dba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008dbe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008dc2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008dc6:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8008dc8:	4b2a      	ldr	r3, [pc, #168]	; (8008e74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008dca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008dcc:	0a5b      	lsrs	r3, r3, #9
 8008dce:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008dd2:	ee07 3a90 	vmov	s15, r3
 8008dd6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008dda:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008dde:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008de2:	edd7 6a07 	vldr	s13, [r7, #28]
 8008de6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008dea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008dee:	ee17 2a90 	vmov	r2, s15
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 8008df6:	4b1f      	ldr	r3, [pc, #124]	; (8008e74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008df8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008dfa:	0c1b      	lsrs	r3, r3, #16
 8008dfc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008e00:	ee07 3a90 	vmov	s15, r3
 8008e04:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008e08:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008e0c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008e10:	edd7 6a07 	vldr	s13, [r7, #28]
 8008e14:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008e18:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008e1c:	ee17 2a90 	vmov	r2, s15
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 8008e24:	4b13      	ldr	r3, [pc, #76]	; (8008e74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008e26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e28:	0e1b      	lsrs	r3, r3, #24
 8008e2a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008e2e:	ee07 3a90 	vmov	s15, r3
 8008e32:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008e36:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008e3a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008e3e:	edd7 6a07 	vldr	s13, [r7, #28]
 8008e42:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008e46:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008e4a:	ee17 2a90 	vmov	r2, s15
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8008e52:	e008      	b.n	8008e66 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	2200      	movs	r2, #0
 8008e58:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	2200      	movs	r2, #0
 8008e5e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	2200      	movs	r2, #0
 8008e64:	609a      	str	r2, [r3, #8]
}
 8008e66:	bf00      	nop
 8008e68:	3724      	adds	r7, #36	; 0x24
 8008e6a:	46bd      	mov	sp, r7
 8008e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e70:	4770      	bx	lr
 8008e72:	bf00      	nop
 8008e74:	58024400 	.word	0x58024400
 8008e78:	03d09000 	.word	0x03d09000
 8008e7c:	46000000 	.word	0x46000000
 8008e80:	4c742400 	.word	0x4c742400
 8008e84:	4a742400 	.word	0x4a742400
 8008e88:	4bbebc20 	.word	0x4bbebc20

08008e8c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8008e8c:	b580      	push	{r7, lr}
 8008e8e:	b084      	sub	sp, #16
 8008e90:	af00      	add	r7, sp, #0
 8008e92:	6078      	str	r0, [r7, #4]
 8008e94:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008e96:	2300      	movs	r3, #0
 8008e98:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008e9a:	4b53      	ldr	r3, [pc, #332]	; (8008fe8 <RCCEx_PLL2_Config+0x15c>)
 8008e9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008e9e:	f003 0303 	and.w	r3, r3, #3
 8008ea2:	2b03      	cmp	r3, #3
 8008ea4:	d101      	bne.n	8008eaa <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8008ea6:	2301      	movs	r3, #1
 8008ea8:	e099      	b.n	8008fde <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8008eaa:	4b4f      	ldr	r3, [pc, #316]	; (8008fe8 <RCCEx_PLL2_Config+0x15c>)
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	4a4e      	ldr	r2, [pc, #312]	; (8008fe8 <RCCEx_PLL2_Config+0x15c>)
 8008eb0:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008eb4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008eb6:	f7fa fc55 	bl	8003764 <HAL_GetTick>
 8008eba:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008ebc:	e008      	b.n	8008ed0 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8008ebe:	f7fa fc51 	bl	8003764 <HAL_GetTick>
 8008ec2:	4602      	mov	r2, r0
 8008ec4:	68bb      	ldr	r3, [r7, #8]
 8008ec6:	1ad3      	subs	r3, r2, r3
 8008ec8:	2b02      	cmp	r3, #2
 8008eca:	d901      	bls.n	8008ed0 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8008ecc:	2303      	movs	r3, #3
 8008ece:	e086      	b.n	8008fde <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008ed0:	4b45      	ldr	r3, [pc, #276]	; (8008fe8 <RCCEx_PLL2_Config+0x15c>)
 8008ed2:	681b      	ldr	r3, [r3, #0]
 8008ed4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008ed8:	2b00      	cmp	r3, #0
 8008eda:	d1f0      	bne.n	8008ebe <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8008edc:	4b42      	ldr	r3, [pc, #264]	; (8008fe8 <RCCEx_PLL2_Config+0x15c>)
 8008ede:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ee0:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	031b      	lsls	r3, r3, #12
 8008eea:	493f      	ldr	r1, [pc, #252]	; (8008fe8 <RCCEx_PLL2_Config+0x15c>)
 8008eec:	4313      	orrs	r3, r2
 8008eee:	628b      	str	r3, [r1, #40]	; 0x28
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	685b      	ldr	r3, [r3, #4]
 8008ef4:	3b01      	subs	r3, #1
 8008ef6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	689b      	ldr	r3, [r3, #8]
 8008efe:	3b01      	subs	r3, #1
 8008f00:	025b      	lsls	r3, r3, #9
 8008f02:	b29b      	uxth	r3, r3
 8008f04:	431a      	orrs	r2, r3
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	68db      	ldr	r3, [r3, #12]
 8008f0a:	3b01      	subs	r3, #1
 8008f0c:	041b      	lsls	r3, r3, #16
 8008f0e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8008f12:	431a      	orrs	r2, r3
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	691b      	ldr	r3, [r3, #16]
 8008f18:	3b01      	subs	r3, #1
 8008f1a:	061b      	lsls	r3, r3, #24
 8008f1c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8008f20:	4931      	ldr	r1, [pc, #196]	; (8008fe8 <RCCEx_PLL2_Config+0x15c>)
 8008f22:	4313      	orrs	r3, r2
 8008f24:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8008f26:	4b30      	ldr	r3, [pc, #192]	; (8008fe8 <RCCEx_PLL2_Config+0x15c>)
 8008f28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f2a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	695b      	ldr	r3, [r3, #20]
 8008f32:	492d      	ldr	r1, [pc, #180]	; (8008fe8 <RCCEx_PLL2_Config+0x15c>)
 8008f34:	4313      	orrs	r3, r2
 8008f36:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8008f38:	4b2b      	ldr	r3, [pc, #172]	; (8008fe8 <RCCEx_PLL2_Config+0x15c>)
 8008f3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f3c:	f023 0220 	bic.w	r2, r3, #32
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	699b      	ldr	r3, [r3, #24]
 8008f44:	4928      	ldr	r1, [pc, #160]	; (8008fe8 <RCCEx_PLL2_Config+0x15c>)
 8008f46:	4313      	orrs	r3, r2
 8008f48:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8008f4a:	4b27      	ldr	r3, [pc, #156]	; (8008fe8 <RCCEx_PLL2_Config+0x15c>)
 8008f4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f4e:	4a26      	ldr	r2, [pc, #152]	; (8008fe8 <RCCEx_PLL2_Config+0x15c>)
 8008f50:	f023 0310 	bic.w	r3, r3, #16
 8008f54:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8008f56:	4b24      	ldr	r3, [pc, #144]	; (8008fe8 <RCCEx_PLL2_Config+0x15c>)
 8008f58:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008f5a:	4b24      	ldr	r3, [pc, #144]	; (8008fec <RCCEx_PLL2_Config+0x160>)
 8008f5c:	4013      	ands	r3, r2
 8008f5e:	687a      	ldr	r2, [r7, #4]
 8008f60:	69d2      	ldr	r2, [r2, #28]
 8008f62:	00d2      	lsls	r2, r2, #3
 8008f64:	4920      	ldr	r1, [pc, #128]	; (8008fe8 <RCCEx_PLL2_Config+0x15c>)
 8008f66:	4313      	orrs	r3, r2
 8008f68:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8008f6a:	4b1f      	ldr	r3, [pc, #124]	; (8008fe8 <RCCEx_PLL2_Config+0x15c>)
 8008f6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f6e:	4a1e      	ldr	r2, [pc, #120]	; (8008fe8 <RCCEx_PLL2_Config+0x15c>)
 8008f70:	f043 0310 	orr.w	r3, r3, #16
 8008f74:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8008f76:	683b      	ldr	r3, [r7, #0]
 8008f78:	2b00      	cmp	r3, #0
 8008f7a:	d106      	bne.n	8008f8a <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8008f7c:	4b1a      	ldr	r3, [pc, #104]	; (8008fe8 <RCCEx_PLL2_Config+0x15c>)
 8008f7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f80:	4a19      	ldr	r2, [pc, #100]	; (8008fe8 <RCCEx_PLL2_Config+0x15c>)
 8008f82:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008f86:	62d3      	str	r3, [r2, #44]	; 0x2c
 8008f88:	e00f      	b.n	8008faa <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8008f8a:	683b      	ldr	r3, [r7, #0]
 8008f8c:	2b01      	cmp	r3, #1
 8008f8e:	d106      	bne.n	8008f9e <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8008f90:	4b15      	ldr	r3, [pc, #84]	; (8008fe8 <RCCEx_PLL2_Config+0x15c>)
 8008f92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f94:	4a14      	ldr	r2, [pc, #80]	; (8008fe8 <RCCEx_PLL2_Config+0x15c>)
 8008f96:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008f9a:	62d3      	str	r3, [r2, #44]	; 0x2c
 8008f9c:	e005      	b.n	8008faa <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8008f9e:	4b12      	ldr	r3, [pc, #72]	; (8008fe8 <RCCEx_PLL2_Config+0x15c>)
 8008fa0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008fa2:	4a11      	ldr	r2, [pc, #68]	; (8008fe8 <RCCEx_PLL2_Config+0x15c>)
 8008fa4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008fa8:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8008faa:	4b0f      	ldr	r3, [pc, #60]	; (8008fe8 <RCCEx_PLL2_Config+0x15c>)
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	4a0e      	ldr	r2, [pc, #56]	; (8008fe8 <RCCEx_PLL2_Config+0x15c>)
 8008fb0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8008fb4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008fb6:	f7fa fbd5 	bl	8003764 <HAL_GetTick>
 8008fba:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008fbc:	e008      	b.n	8008fd0 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8008fbe:	f7fa fbd1 	bl	8003764 <HAL_GetTick>
 8008fc2:	4602      	mov	r2, r0
 8008fc4:	68bb      	ldr	r3, [r7, #8]
 8008fc6:	1ad3      	subs	r3, r2, r3
 8008fc8:	2b02      	cmp	r3, #2
 8008fca:	d901      	bls.n	8008fd0 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8008fcc:	2303      	movs	r3, #3
 8008fce:	e006      	b.n	8008fde <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008fd0:	4b05      	ldr	r3, [pc, #20]	; (8008fe8 <RCCEx_PLL2_Config+0x15c>)
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008fd8:	2b00      	cmp	r3, #0
 8008fda:	d0f0      	beq.n	8008fbe <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8008fdc:	7bfb      	ldrb	r3, [r7, #15]
}
 8008fde:	4618      	mov	r0, r3
 8008fe0:	3710      	adds	r7, #16
 8008fe2:	46bd      	mov	sp, r7
 8008fe4:	bd80      	pop	{r7, pc}
 8008fe6:	bf00      	nop
 8008fe8:	58024400 	.word	0x58024400
 8008fec:	ffff0007 	.word	0xffff0007

08008ff0 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8008ff0:	b580      	push	{r7, lr}
 8008ff2:	b084      	sub	sp, #16
 8008ff4:	af00      	add	r7, sp, #0
 8008ff6:	6078      	str	r0, [r7, #4]
 8008ff8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008ffa:	2300      	movs	r3, #0
 8008ffc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008ffe:	4b53      	ldr	r3, [pc, #332]	; (800914c <RCCEx_PLL3_Config+0x15c>)
 8009000:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009002:	f003 0303 	and.w	r3, r3, #3
 8009006:	2b03      	cmp	r3, #3
 8009008:	d101      	bne.n	800900e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800900a:	2301      	movs	r3, #1
 800900c:	e099      	b.n	8009142 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800900e:	4b4f      	ldr	r3, [pc, #316]	; (800914c <RCCEx_PLL3_Config+0x15c>)
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	4a4e      	ldr	r2, [pc, #312]	; (800914c <RCCEx_PLL3_Config+0x15c>)
 8009014:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009018:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800901a:	f7fa fba3 	bl	8003764 <HAL_GetTick>
 800901e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009020:	e008      	b.n	8009034 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8009022:	f7fa fb9f 	bl	8003764 <HAL_GetTick>
 8009026:	4602      	mov	r2, r0
 8009028:	68bb      	ldr	r3, [r7, #8]
 800902a:	1ad3      	subs	r3, r2, r3
 800902c:	2b02      	cmp	r3, #2
 800902e:	d901      	bls.n	8009034 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8009030:	2303      	movs	r3, #3
 8009032:	e086      	b.n	8009142 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009034:	4b45      	ldr	r3, [pc, #276]	; (800914c <RCCEx_PLL3_Config+0x15c>)
 8009036:	681b      	ldr	r3, [r3, #0]
 8009038:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800903c:	2b00      	cmp	r3, #0
 800903e:	d1f0      	bne.n	8009022 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8009040:	4b42      	ldr	r3, [pc, #264]	; (800914c <RCCEx_PLL3_Config+0x15c>)
 8009042:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009044:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	051b      	lsls	r3, r3, #20
 800904e:	493f      	ldr	r1, [pc, #252]	; (800914c <RCCEx_PLL3_Config+0x15c>)
 8009050:	4313      	orrs	r3, r2
 8009052:	628b      	str	r3, [r1, #40]	; 0x28
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	685b      	ldr	r3, [r3, #4]
 8009058:	3b01      	subs	r3, #1
 800905a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	689b      	ldr	r3, [r3, #8]
 8009062:	3b01      	subs	r3, #1
 8009064:	025b      	lsls	r3, r3, #9
 8009066:	b29b      	uxth	r3, r3
 8009068:	431a      	orrs	r2, r3
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	68db      	ldr	r3, [r3, #12]
 800906e:	3b01      	subs	r3, #1
 8009070:	041b      	lsls	r3, r3, #16
 8009072:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8009076:	431a      	orrs	r2, r3
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	691b      	ldr	r3, [r3, #16]
 800907c:	3b01      	subs	r3, #1
 800907e:	061b      	lsls	r3, r3, #24
 8009080:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8009084:	4931      	ldr	r1, [pc, #196]	; (800914c <RCCEx_PLL3_Config+0x15c>)
 8009086:	4313      	orrs	r3, r2
 8009088:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800908a:	4b30      	ldr	r3, [pc, #192]	; (800914c <RCCEx_PLL3_Config+0x15c>)
 800908c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800908e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	695b      	ldr	r3, [r3, #20]
 8009096:	492d      	ldr	r1, [pc, #180]	; (800914c <RCCEx_PLL3_Config+0x15c>)
 8009098:	4313      	orrs	r3, r2
 800909a:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800909c:	4b2b      	ldr	r3, [pc, #172]	; (800914c <RCCEx_PLL3_Config+0x15c>)
 800909e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80090a0:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	699b      	ldr	r3, [r3, #24]
 80090a8:	4928      	ldr	r1, [pc, #160]	; (800914c <RCCEx_PLL3_Config+0x15c>)
 80090aa:	4313      	orrs	r3, r2
 80090ac:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80090ae:	4b27      	ldr	r3, [pc, #156]	; (800914c <RCCEx_PLL3_Config+0x15c>)
 80090b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80090b2:	4a26      	ldr	r2, [pc, #152]	; (800914c <RCCEx_PLL3_Config+0x15c>)
 80090b4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80090b8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80090ba:	4b24      	ldr	r3, [pc, #144]	; (800914c <RCCEx_PLL3_Config+0x15c>)
 80090bc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80090be:	4b24      	ldr	r3, [pc, #144]	; (8009150 <RCCEx_PLL3_Config+0x160>)
 80090c0:	4013      	ands	r3, r2
 80090c2:	687a      	ldr	r2, [r7, #4]
 80090c4:	69d2      	ldr	r2, [r2, #28]
 80090c6:	00d2      	lsls	r2, r2, #3
 80090c8:	4920      	ldr	r1, [pc, #128]	; (800914c <RCCEx_PLL3_Config+0x15c>)
 80090ca:	4313      	orrs	r3, r2
 80090cc:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80090ce:	4b1f      	ldr	r3, [pc, #124]	; (800914c <RCCEx_PLL3_Config+0x15c>)
 80090d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80090d2:	4a1e      	ldr	r2, [pc, #120]	; (800914c <RCCEx_PLL3_Config+0x15c>)
 80090d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80090d8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 80090da:	683b      	ldr	r3, [r7, #0]
 80090dc:	2b00      	cmp	r3, #0
 80090de:	d106      	bne.n	80090ee <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80090e0:	4b1a      	ldr	r3, [pc, #104]	; (800914c <RCCEx_PLL3_Config+0x15c>)
 80090e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80090e4:	4a19      	ldr	r2, [pc, #100]	; (800914c <RCCEx_PLL3_Config+0x15c>)
 80090e6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80090ea:	62d3      	str	r3, [r2, #44]	; 0x2c
 80090ec:	e00f      	b.n	800910e <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 80090ee:	683b      	ldr	r3, [r7, #0]
 80090f0:	2b01      	cmp	r3, #1
 80090f2:	d106      	bne.n	8009102 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80090f4:	4b15      	ldr	r3, [pc, #84]	; (800914c <RCCEx_PLL3_Config+0x15c>)
 80090f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80090f8:	4a14      	ldr	r2, [pc, #80]	; (800914c <RCCEx_PLL3_Config+0x15c>)
 80090fa:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80090fe:	62d3      	str	r3, [r2, #44]	; 0x2c
 8009100:	e005      	b.n	800910e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8009102:	4b12      	ldr	r3, [pc, #72]	; (800914c <RCCEx_PLL3_Config+0x15c>)
 8009104:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009106:	4a11      	ldr	r2, [pc, #68]	; (800914c <RCCEx_PLL3_Config+0x15c>)
 8009108:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800910c:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800910e:	4b0f      	ldr	r3, [pc, #60]	; (800914c <RCCEx_PLL3_Config+0x15c>)
 8009110:	681b      	ldr	r3, [r3, #0]
 8009112:	4a0e      	ldr	r2, [pc, #56]	; (800914c <RCCEx_PLL3_Config+0x15c>)
 8009114:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009118:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800911a:	f7fa fb23 	bl	8003764 <HAL_GetTick>
 800911e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8009120:	e008      	b.n	8009134 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8009122:	f7fa fb1f 	bl	8003764 <HAL_GetTick>
 8009126:	4602      	mov	r2, r0
 8009128:	68bb      	ldr	r3, [r7, #8]
 800912a:	1ad3      	subs	r3, r2, r3
 800912c:	2b02      	cmp	r3, #2
 800912e:	d901      	bls.n	8009134 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8009130:	2303      	movs	r3, #3
 8009132:	e006      	b.n	8009142 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8009134:	4b05      	ldr	r3, [pc, #20]	; (800914c <RCCEx_PLL3_Config+0x15c>)
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800913c:	2b00      	cmp	r3, #0
 800913e:	d0f0      	beq.n	8009122 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8009140:	7bfb      	ldrb	r3, [r7, #15]
}
 8009142:	4618      	mov	r0, r3
 8009144:	3710      	adds	r7, #16
 8009146:	46bd      	mov	sp, r7
 8009148:	bd80      	pop	{r7, pc}
 800914a:	bf00      	nop
 800914c:	58024400 	.word	0x58024400
 8009150:	ffff0007 	.word	0xffff0007

08009154 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009154:	b580      	push	{r7, lr}
 8009156:	b082      	sub	sp, #8
 8009158:	af00      	add	r7, sp, #0
 800915a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	2b00      	cmp	r3, #0
 8009160:	d101      	bne.n	8009166 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009162:	2301      	movs	r3, #1
 8009164:	e049      	b.n	80091fa <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800916c:	b2db      	uxtb	r3, r3
 800916e:	2b00      	cmp	r3, #0
 8009170:	d106      	bne.n	8009180 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	2200      	movs	r2, #0
 8009176:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800917a:	6878      	ldr	r0, [r7, #4]
 800917c:	f000 f841 	bl	8009202 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	2202      	movs	r2, #2
 8009184:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	681a      	ldr	r2, [r3, #0]
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	3304      	adds	r3, #4
 8009190:	4619      	mov	r1, r3
 8009192:	4610      	mov	r0, r2
 8009194:	f000 f9f8 	bl	8009588 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	2201      	movs	r2, #1
 800919c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	2201      	movs	r2, #1
 80091a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	2201      	movs	r2, #1
 80091ac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	2201      	movs	r2, #1
 80091b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	2201      	movs	r2, #1
 80091bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	2201      	movs	r2, #1
 80091c4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	2201      	movs	r2, #1
 80091cc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	2201      	movs	r2, #1
 80091d4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	2201      	movs	r2, #1
 80091dc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	2201      	movs	r2, #1
 80091e4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	2201      	movs	r2, #1
 80091ec:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	2201      	movs	r2, #1
 80091f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80091f8:	2300      	movs	r3, #0
}
 80091fa:	4618      	mov	r0, r3
 80091fc:	3708      	adds	r7, #8
 80091fe:	46bd      	mov	sp, r7
 8009200:	bd80      	pop	{r7, pc}

08009202 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8009202:	b480      	push	{r7}
 8009204:	b083      	sub	sp, #12
 8009206:	af00      	add	r7, sp, #0
 8009208:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800920a:	bf00      	nop
 800920c:	370c      	adds	r7, #12
 800920e:	46bd      	mov	sp, r7
 8009210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009214:	4770      	bx	lr
	...

08009218 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009218:	b480      	push	{r7}
 800921a:	b085      	sub	sp, #20
 800921c:	af00      	add	r7, sp, #0
 800921e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009226:	b2db      	uxtb	r3, r3
 8009228:	2b01      	cmp	r3, #1
 800922a:	d001      	beq.n	8009230 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800922c:	2301      	movs	r3, #1
 800922e:	e04f      	b.n	80092d0 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	2202      	movs	r2, #2
 8009234:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	681b      	ldr	r3, [r3, #0]
 800923c:	68da      	ldr	r2, [r3, #12]
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	f042 0201 	orr.w	r2, r2, #1
 8009246:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	4a23      	ldr	r2, [pc, #140]	; (80092dc <HAL_TIM_Base_Start_IT+0xc4>)
 800924e:	4293      	cmp	r3, r2
 8009250:	d01d      	beq.n	800928e <HAL_TIM_Base_Start_IT+0x76>
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800925a:	d018      	beq.n	800928e <HAL_TIM_Base_Start_IT+0x76>
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	4a1f      	ldr	r2, [pc, #124]	; (80092e0 <HAL_TIM_Base_Start_IT+0xc8>)
 8009262:	4293      	cmp	r3, r2
 8009264:	d013      	beq.n	800928e <HAL_TIM_Base_Start_IT+0x76>
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	4a1e      	ldr	r2, [pc, #120]	; (80092e4 <HAL_TIM_Base_Start_IT+0xcc>)
 800926c:	4293      	cmp	r3, r2
 800926e:	d00e      	beq.n	800928e <HAL_TIM_Base_Start_IT+0x76>
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	681b      	ldr	r3, [r3, #0]
 8009274:	4a1c      	ldr	r2, [pc, #112]	; (80092e8 <HAL_TIM_Base_Start_IT+0xd0>)
 8009276:	4293      	cmp	r3, r2
 8009278:	d009      	beq.n	800928e <HAL_TIM_Base_Start_IT+0x76>
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	681b      	ldr	r3, [r3, #0]
 800927e:	4a1b      	ldr	r2, [pc, #108]	; (80092ec <HAL_TIM_Base_Start_IT+0xd4>)
 8009280:	4293      	cmp	r3, r2
 8009282:	d004      	beq.n	800928e <HAL_TIM_Base_Start_IT+0x76>
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	681b      	ldr	r3, [r3, #0]
 8009288:	4a19      	ldr	r2, [pc, #100]	; (80092f0 <HAL_TIM_Base_Start_IT+0xd8>)
 800928a:	4293      	cmp	r3, r2
 800928c:	d115      	bne.n	80092ba <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	689a      	ldr	r2, [r3, #8]
 8009294:	4b17      	ldr	r3, [pc, #92]	; (80092f4 <HAL_TIM_Base_Start_IT+0xdc>)
 8009296:	4013      	ands	r3, r2
 8009298:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	2b06      	cmp	r3, #6
 800929e:	d015      	beq.n	80092cc <HAL_TIM_Base_Start_IT+0xb4>
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80092a6:	d011      	beq.n	80092cc <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	681b      	ldr	r3, [r3, #0]
 80092ac:	681a      	ldr	r2, [r3, #0]
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	f042 0201 	orr.w	r2, r2, #1
 80092b6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80092b8:	e008      	b.n	80092cc <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	681a      	ldr	r2, [r3, #0]
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	f042 0201 	orr.w	r2, r2, #1
 80092c8:	601a      	str	r2, [r3, #0]
 80092ca:	e000      	b.n	80092ce <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80092cc:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80092ce:	2300      	movs	r3, #0
}
 80092d0:	4618      	mov	r0, r3
 80092d2:	3714      	adds	r7, #20
 80092d4:	46bd      	mov	sp, r7
 80092d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092da:	4770      	bx	lr
 80092dc:	40010000 	.word	0x40010000
 80092e0:	40000400 	.word	0x40000400
 80092e4:	40000800 	.word	0x40000800
 80092e8:	40000c00 	.word	0x40000c00
 80092ec:	40010400 	.word	0x40010400
 80092f0:	40001800 	.word	0x40001800
 80092f4:	00010007 	.word	0x00010007

080092f8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80092f8:	b580      	push	{r7, lr}
 80092fa:	b082      	sub	sp, #8
 80092fc:	af00      	add	r7, sp, #0
 80092fe:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	691b      	ldr	r3, [r3, #16]
 8009306:	f003 0302 	and.w	r3, r3, #2
 800930a:	2b02      	cmp	r3, #2
 800930c:	d122      	bne.n	8009354 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	68db      	ldr	r3, [r3, #12]
 8009314:	f003 0302 	and.w	r3, r3, #2
 8009318:	2b02      	cmp	r3, #2
 800931a:	d11b      	bne.n	8009354 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	f06f 0202 	mvn.w	r2, #2
 8009324:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	2201      	movs	r2, #1
 800932a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	681b      	ldr	r3, [r3, #0]
 8009330:	699b      	ldr	r3, [r3, #24]
 8009332:	f003 0303 	and.w	r3, r3, #3
 8009336:	2b00      	cmp	r3, #0
 8009338:	d003      	beq.n	8009342 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800933a:	6878      	ldr	r0, [r7, #4]
 800933c:	f000 f905 	bl	800954a <HAL_TIM_IC_CaptureCallback>
 8009340:	e005      	b.n	800934e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009342:	6878      	ldr	r0, [r7, #4]
 8009344:	f000 f8f7 	bl	8009536 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009348:	6878      	ldr	r0, [r7, #4]
 800934a:	f000 f908 	bl	800955e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	2200      	movs	r2, #0
 8009352:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	681b      	ldr	r3, [r3, #0]
 8009358:	691b      	ldr	r3, [r3, #16]
 800935a:	f003 0304 	and.w	r3, r3, #4
 800935e:	2b04      	cmp	r3, #4
 8009360:	d122      	bne.n	80093a8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	681b      	ldr	r3, [r3, #0]
 8009366:	68db      	ldr	r3, [r3, #12]
 8009368:	f003 0304 	and.w	r3, r3, #4
 800936c:	2b04      	cmp	r3, #4
 800936e:	d11b      	bne.n	80093a8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	681b      	ldr	r3, [r3, #0]
 8009374:	f06f 0204 	mvn.w	r2, #4
 8009378:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	2202      	movs	r2, #2
 800937e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	699b      	ldr	r3, [r3, #24]
 8009386:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800938a:	2b00      	cmp	r3, #0
 800938c:	d003      	beq.n	8009396 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800938e:	6878      	ldr	r0, [r7, #4]
 8009390:	f000 f8db 	bl	800954a <HAL_TIM_IC_CaptureCallback>
 8009394:	e005      	b.n	80093a2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009396:	6878      	ldr	r0, [r7, #4]
 8009398:	f000 f8cd 	bl	8009536 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800939c:	6878      	ldr	r0, [r7, #4]
 800939e:	f000 f8de 	bl	800955e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	2200      	movs	r2, #0
 80093a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	681b      	ldr	r3, [r3, #0]
 80093ac:	691b      	ldr	r3, [r3, #16]
 80093ae:	f003 0308 	and.w	r3, r3, #8
 80093b2:	2b08      	cmp	r3, #8
 80093b4:	d122      	bne.n	80093fc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	68db      	ldr	r3, [r3, #12]
 80093bc:	f003 0308 	and.w	r3, r3, #8
 80093c0:	2b08      	cmp	r3, #8
 80093c2:	d11b      	bne.n	80093fc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	f06f 0208 	mvn.w	r2, #8
 80093cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	2204      	movs	r2, #4
 80093d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	69db      	ldr	r3, [r3, #28]
 80093da:	f003 0303 	and.w	r3, r3, #3
 80093de:	2b00      	cmp	r3, #0
 80093e0:	d003      	beq.n	80093ea <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80093e2:	6878      	ldr	r0, [r7, #4]
 80093e4:	f000 f8b1 	bl	800954a <HAL_TIM_IC_CaptureCallback>
 80093e8:	e005      	b.n	80093f6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80093ea:	6878      	ldr	r0, [r7, #4]
 80093ec:	f000 f8a3 	bl	8009536 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80093f0:	6878      	ldr	r0, [r7, #4]
 80093f2:	f000 f8b4 	bl	800955e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	2200      	movs	r2, #0
 80093fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	681b      	ldr	r3, [r3, #0]
 8009400:	691b      	ldr	r3, [r3, #16]
 8009402:	f003 0310 	and.w	r3, r3, #16
 8009406:	2b10      	cmp	r3, #16
 8009408:	d122      	bne.n	8009450 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	68db      	ldr	r3, [r3, #12]
 8009410:	f003 0310 	and.w	r3, r3, #16
 8009414:	2b10      	cmp	r3, #16
 8009416:	d11b      	bne.n	8009450 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	f06f 0210 	mvn.w	r2, #16
 8009420:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	2208      	movs	r2, #8
 8009426:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	681b      	ldr	r3, [r3, #0]
 800942c:	69db      	ldr	r3, [r3, #28]
 800942e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009432:	2b00      	cmp	r3, #0
 8009434:	d003      	beq.n	800943e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009436:	6878      	ldr	r0, [r7, #4]
 8009438:	f000 f887 	bl	800954a <HAL_TIM_IC_CaptureCallback>
 800943c:	e005      	b.n	800944a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800943e:	6878      	ldr	r0, [r7, #4]
 8009440:	f000 f879 	bl	8009536 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009444:	6878      	ldr	r0, [r7, #4]
 8009446:	f000 f88a 	bl	800955e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	2200      	movs	r2, #0
 800944e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	691b      	ldr	r3, [r3, #16]
 8009456:	f003 0301 	and.w	r3, r3, #1
 800945a:	2b01      	cmp	r3, #1
 800945c:	d10e      	bne.n	800947c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	681b      	ldr	r3, [r3, #0]
 8009462:	68db      	ldr	r3, [r3, #12]
 8009464:	f003 0301 	and.w	r3, r3, #1
 8009468:	2b01      	cmp	r3, #1
 800946a:	d107      	bne.n	800947c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	681b      	ldr	r3, [r3, #0]
 8009470:	f06f 0201 	mvn.w	r2, #1
 8009474:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009476:	6878      	ldr	r0, [r7, #4]
 8009478:	f7f8 ff7c 	bl	8002374 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	691b      	ldr	r3, [r3, #16]
 8009482:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009486:	2b80      	cmp	r3, #128	; 0x80
 8009488:	d10e      	bne.n	80094a8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	68db      	ldr	r3, [r3, #12]
 8009490:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009494:	2b80      	cmp	r3, #128	; 0x80
 8009496:	d107      	bne.n	80094a8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80094a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80094a2:	6878      	ldr	r0, [r7, #4]
 80094a4:	f000 f914 	bl	80096d0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	691b      	ldr	r3, [r3, #16]
 80094ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80094b2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80094b6:	d10e      	bne.n	80094d6 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	68db      	ldr	r3, [r3, #12]
 80094be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80094c2:	2b80      	cmp	r3, #128	; 0x80
 80094c4:	d107      	bne.n	80094d6 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80094ce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80094d0:	6878      	ldr	r0, [r7, #4]
 80094d2:	f000 f907 	bl	80096e4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	681b      	ldr	r3, [r3, #0]
 80094da:	691b      	ldr	r3, [r3, #16]
 80094dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80094e0:	2b40      	cmp	r3, #64	; 0x40
 80094e2:	d10e      	bne.n	8009502 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	681b      	ldr	r3, [r3, #0]
 80094e8:	68db      	ldr	r3, [r3, #12]
 80094ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80094ee:	2b40      	cmp	r3, #64	; 0x40
 80094f0:	d107      	bne.n	8009502 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	681b      	ldr	r3, [r3, #0]
 80094f6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80094fa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80094fc:	6878      	ldr	r0, [r7, #4]
 80094fe:	f000 f838 	bl	8009572 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	681b      	ldr	r3, [r3, #0]
 8009506:	691b      	ldr	r3, [r3, #16]
 8009508:	f003 0320 	and.w	r3, r3, #32
 800950c:	2b20      	cmp	r3, #32
 800950e:	d10e      	bne.n	800952e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	681b      	ldr	r3, [r3, #0]
 8009514:	68db      	ldr	r3, [r3, #12]
 8009516:	f003 0320 	and.w	r3, r3, #32
 800951a:	2b20      	cmp	r3, #32
 800951c:	d107      	bne.n	800952e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	681b      	ldr	r3, [r3, #0]
 8009522:	f06f 0220 	mvn.w	r2, #32
 8009526:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009528:	6878      	ldr	r0, [r7, #4]
 800952a:	f000 f8c7 	bl	80096bc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800952e:	bf00      	nop
 8009530:	3708      	adds	r7, #8
 8009532:	46bd      	mov	sp, r7
 8009534:	bd80      	pop	{r7, pc}

08009536 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009536:	b480      	push	{r7}
 8009538:	b083      	sub	sp, #12
 800953a:	af00      	add	r7, sp, #0
 800953c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800953e:	bf00      	nop
 8009540:	370c      	adds	r7, #12
 8009542:	46bd      	mov	sp, r7
 8009544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009548:	4770      	bx	lr

0800954a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800954a:	b480      	push	{r7}
 800954c:	b083      	sub	sp, #12
 800954e:	af00      	add	r7, sp, #0
 8009550:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009552:	bf00      	nop
 8009554:	370c      	adds	r7, #12
 8009556:	46bd      	mov	sp, r7
 8009558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800955c:	4770      	bx	lr

0800955e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800955e:	b480      	push	{r7}
 8009560:	b083      	sub	sp, #12
 8009562:	af00      	add	r7, sp, #0
 8009564:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009566:	bf00      	nop
 8009568:	370c      	adds	r7, #12
 800956a:	46bd      	mov	sp, r7
 800956c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009570:	4770      	bx	lr

08009572 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009572:	b480      	push	{r7}
 8009574:	b083      	sub	sp, #12
 8009576:	af00      	add	r7, sp, #0
 8009578:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800957a:	bf00      	nop
 800957c:	370c      	adds	r7, #12
 800957e:	46bd      	mov	sp, r7
 8009580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009584:	4770      	bx	lr
	...

08009588 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8009588:	b480      	push	{r7}
 800958a:	b085      	sub	sp, #20
 800958c:	af00      	add	r7, sp, #0
 800958e:	6078      	str	r0, [r7, #4]
 8009590:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	4a40      	ldr	r2, [pc, #256]	; (800969c <TIM_Base_SetConfig+0x114>)
 800959c:	4293      	cmp	r3, r2
 800959e:	d013      	beq.n	80095c8 <TIM_Base_SetConfig+0x40>
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80095a6:	d00f      	beq.n	80095c8 <TIM_Base_SetConfig+0x40>
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	4a3d      	ldr	r2, [pc, #244]	; (80096a0 <TIM_Base_SetConfig+0x118>)
 80095ac:	4293      	cmp	r3, r2
 80095ae:	d00b      	beq.n	80095c8 <TIM_Base_SetConfig+0x40>
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	4a3c      	ldr	r2, [pc, #240]	; (80096a4 <TIM_Base_SetConfig+0x11c>)
 80095b4:	4293      	cmp	r3, r2
 80095b6:	d007      	beq.n	80095c8 <TIM_Base_SetConfig+0x40>
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	4a3b      	ldr	r2, [pc, #236]	; (80096a8 <TIM_Base_SetConfig+0x120>)
 80095bc:	4293      	cmp	r3, r2
 80095be:	d003      	beq.n	80095c8 <TIM_Base_SetConfig+0x40>
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	4a3a      	ldr	r2, [pc, #232]	; (80096ac <TIM_Base_SetConfig+0x124>)
 80095c4:	4293      	cmp	r3, r2
 80095c6:	d108      	bne.n	80095da <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80095c8:	68fb      	ldr	r3, [r7, #12]
 80095ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80095ce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80095d0:	683b      	ldr	r3, [r7, #0]
 80095d2:	685b      	ldr	r3, [r3, #4]
 80095d4:	68fa      	ldr	r2, [r7, #12]
 80095d6:	4313      	orrs	r3, r2
 80095d8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	4a2f      	ldr	r2, [pc, #188]	; (800969c <TIM_Base_SetConfig+0x114>)
 80095de:	4293      	cmp	r3, r2
 80095e0:	d01f      	beq.n	8009622 <TIM_Base_SetConfig+0x9a>
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80095e8:	d01b      	beq.n	8009622 <TIM_Base_SetConfig+0x9a>
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	4a2c      	ldr	r2, [pc, #176]	; (80096a0 <TIM_Base_SetConfig+0x118>)
 80095ee:	4293      	cmp	r3, r2
 80095f0:	d017      	beq.n	8009622 <TIM_Base_SetConfig+0x9a>
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	4a2b      	ldr	r2, [pc, #172]	; (80096a4 <TIM_Base_SetConfig+0x11c>)
 80095f6:	4293      	cmp	r3, r2
 80095f8:	d013      	beq.n	8009622 <TIM_Base_SetConfig+0x9a>
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	4a2a      	ldr	r2, [pc, #168]	; (80096a8 <TIM_Base_SetConfig+0x120>)
 80095fe:	4293      	cmp	r3, r2
 8009600:	d00f      	beq.n	8009622 <TIM_Base_SetConfig+0x9a>
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	4a29      	ldr	r2, [pc, #164]	; (80096ac <TIM_Base_SetConfig+0x124>)
 8009606:	4293      	cmp	r3, r2
 8009608:	d00b      	beq.n	8009622 <TIM_Base_SetConfig+0x9a>
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	4a28      	ldr	r2, [pc, #160]	; (80096b0 <TIM_Base_SetConfig+0x128>)
 800960e:	4293      	cmp	r3, r2
 8009610:	d007      	beq.n	8009622 <TIM_Base_SetConfig+0x9a>
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	4a27      	ldr	r2, [pc, #156]	; (80096b4 <TIM_Base_SetConfig+0x12c>)
 8009616:	4293      	cmp	r3, r2
 8009618:	d003      	beq.n	8009622 <TIM_Base_SetConfig+0x9a>
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	4a26      	ldr	r2, [pc, #152]	; (80096b8 <TIM_Base_SetConfig+0x130>)
 800961e:	4293      	cmp	r3, r2
 8009620:	d108      	bne.n	8009634 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009622:	68fb      	ldr	r3, [r7, #12]
 8009624:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009628:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800962a:	683b      	ldr	r3, [r7, #0]
 800962c:	68db      	ldr	r3, [r3, #12]
 800962e:	68fa      	ldr	r2, [r7, #12]
 8009630:	4313      	orrs	r3, r2
 8009632:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009634:	68fb      	ldr	r3, [r7, #12]
 8009636:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800963a:	683b      	ldr	r3, [r7, #0]
 800963c:	695b      	ldr	r3, [r3, #20]
 800963e:	4313      	orrs	r3, r2
 8009640:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	68fa      	ldr	r2, [r7, #12]
 8009646:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009648:	683b      	ldr	r3, [r7, #0]
 800964a:	689a      	ldr	r2, [r3, #8]
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009650:	683b      	ldr	r3, [r7, #0]
 8009652:	681a      	ldr	r2, [r3, #0]
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	4a10      	ldr	r2, [pc, #64]	; (800969c <TIM_Base_SetConfig+0x114>)
 800965c:	4293      	cmp	r3, r2
 800965e:	d00f      	beq.n	8009680 <TIM_Base_SetConfig+0xf8>
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	4a12      	ldr	r2, [pc, #72]	; (80096ac <TIM_Base_SetConfig+0x124>)
 8009664:	4293      	cmp	r3, r2
 8009666:	d00b      	beq.n	8009680 <TIM_Base_SetConfig+0xf8>
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	4a11      	ldr	r2, [pc, #68]	; (80096b0 <TIM_Base_SetConfig+0x128>)
 800966c:	4293      	cmp	r3, r2
 800966e:	d007      	beq.n	8009680 <TIM_Base_SetConfig+0xf8>
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	4a10      	ldr	r2, [pc, #64]	; (80096b4 <TIM_Base_SetConfig+0x12c>)
 8009674:	4293      	cmp	r3, r2
 8009676:	d003      	beq.n	8009680 <TIM_Base_SetConfig+0xf8>
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	4a0f      	ldr	r2, [pc, #60]	; (80096b8 <TIM_Base_SetConfig+0x130>)
 800967c:	4293      	cmp	r3, r2
 800967e:	d103      	bne.n	8009688 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009680:	683b      	ldr	r3, [r7, #0]
 8009682:	691a      	ldr	r2, [r3, #16]
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	2201      	movs	r2, #1
 800968c:	615a      	str	r2, [r3, #20]
}
 800968e:	bf00      	nop
 8009690:	3714      	adds	r7, #20
 8009692:	46bd      	mov	sp, r7
 8009694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009698:	4770      	bx	lr
 800969a:	bf00      	nop
 800969c:	40010000 	.word	0x40010000
 80096a0:	40000400 	.word	0x40000400
 80096a4:	40000800 	.word	0x40000800
 80096a8:	40000c00 	.word	0x40000c00
 80096ac:	40010400 	.word	0x40010400
 80096b0:	40014000 	.word	0x40014000
 80096b4:	40014400 	.word	0x40014400
 80096b8:	40014800 	.word	0x40014800

080096bc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80096bc:	b480      	push	{r7}
 80096be:	b083      	sub	sp, #12
 80096c0:	af00      	add	r7, sp, #0
 80096c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80096c4:	bf00      	nop
 80096c6:	370c      	adds	r7, #12
 80096c8:	46bd      	mov	sp, r7
 80096ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096ce:	4770      	bx	lr

080096d0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80096d0:	b480      	push	{r7}
 80096d2:	b083      	sub	sp, #12
 80096d4:	af00      	add	r7, sp, #0
 80096d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80096d8:	bf00      	nop
 80096da:	370c      	adds	r7, #12
 80096dc:	46bd      	mov	sp, r7
 80096de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096e2:	4770      	bx	lr

080096e4 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80096e4:	b480      	push	{r7}
 80096e6:	b083      	sub	sp, #12
 80096e8:	af00      	add	r7, sp, #0
 80096ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80096ec:	bf00      	nop
 80096ee:	370c      	adds	r7, #12
 80096f0:	46bd      	mov	sp, r7
 80096f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096f6:	4770      	bx	lr

080096f8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80096f8:	b580      	push	{r7, lr}
 80096fa:	b082      	sub	sp, #8
 80096fc:	af00      	add	r7, sp, #0
 80096fe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	2b00      	cmp	r3, #0
 8009704:	d101      	bne.n	800970a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009706:	2301      	movs	r3, #1
 8009708:	e042      	b.n	8009790 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009710:	2b00      	cmp	r3, #0
 8009712:	d106      	bne.n	8009722 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	2200      	movs	r2, #0
 8009718:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800971c:	6878      	ldr	r0, [r7, #4]
 800971e:	f7f8 fe5f 	bl	80023e0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	2224      	movs	r2, #36	; 0x24
 8009726:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	681b      	ldr	r3, [r3, #0]
 800972e:	681a      	ldr	r2, [r3, #0]
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	f022 0201 	bic.w	r2, r2, #1
 8009738:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800973a:	6878      	ldr	r0, [r7, #4]
 800973c:	f000 fc5a 	bl	8009ff4 <UART_SetConfig>
 8009740:	4603      	mov	r3, r0
 8009742:	2b01      	cmp	r3, #1
 8009744:	d101      	bne.n	800974a <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8009746:	2301      	movs	r3, #1
 8009748:	e022      	b.n	8009790 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800974e:	2b00      	cmp	r3, #0
 8009750:	d002      	beq.n	8009758 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8009752:	6878      	ldr	r0, [r7, #4]
 8009754:	f001 f9ae 	bl	800aab4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	685a      	ldr	r2, [r3, #4]
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	681b      	ldr	r3, [r3, #0]
 8009762:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009766:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	681b      	ldr	r3, [r3, #0]
 800976c:	689a      	ldr	r2, [r3, #8]
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009776:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	681b      	ldr	r3, [r3, #0]
 800977c:	681a      	ldr	r2, [r3, #0]
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	681b      	ldr	r3, [r3, #0]
 8009782:	f042 0201 	orr.w	r2, r2, #1
 8009786:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009788:	6878      	ldr	r0, [r7, #4]
 800978a:	f001 fa35 	bl	800abf8 <UART_CheckIdleState>
 800978e:	4603      	mov	r3, r0
}
 8009790:	4618      	mov	r0, r3
 8009792:	3708      	adds	r7, #8
 8009794:	46bd      	mov	sp, r7
 8009796:	bd80      	pop	{r7, pc}

08009798 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009798:	b580      	push	{r7, lr}
 800979a:	b084      	sub	sp, #16
 800979c:	af00      	add	r7, sp, #0
 800979e:	60f8      	str	r0, [r7, #12]
 80097a0:	60b9      	str	r1, [r7, #8]
 80097a2:	4613      	mov	r3, r2
 80097a4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80097a6:	68fb      	ldr	r3, [r7, #12]
 80097a8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80097ac:	2b20      	cmp	r3, #32
 80097ae:	d168      	bne.n	8009882 <HAL_UART_Transmit_DMA+0xea>
  {
    if ((pData == NULL) || (Size == 0U))
 80097b0:	68bb      	ldr	r3, [r7, #8]
 80097b2:	2b00      	cmp	r3, #0
 80097b4:	d002      	beq.n	80097bc <HAL_UART_Transmit_DMA+0x24>
 80097b6:	88fb      	ldrh	r3, [r7, #6]
 80097b8:	2b00      	cmp	r3, #0
 80097ba:	d101      	bne.n	80097c0 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 80097bc:	2301      	movs	r3, #1
 80097be:	e061      	b.n	8009884 <HAL_UART_Transmit_DMA+0xec>
    }

    __HAL_LOCK(huart);
 80097c0:	68fb      	ldr	r3, [r7, #12]
 80097c2:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80097c6:	2b01      	cmp	r3, #1
 80097c8:	d101      	bne.n	80097ce <HAL_UART_Transmit_DMA+0x36>
 80097ca:	2302      	movs	r3, #2
 80097cc:	e05a      	b.n	8009884 <HAL_UART_Transmit_DMA+0xec>
 80097ce:	68fb      	ldr	r3, [r7, #12]
 80097d0:	2201      	movs	r2, #1
 80097d2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->pTxBuffPtr  = pData;
 80097d6:	68fb      	ldr	r3, [r7, #12]
 80097d8:	68ba      	ldr	r2, [r7, #8]
 80097da:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 80097dc:	68fb      	ldr	r3, [r7, #12]
 80097de:	88fa      	ldrh	r2, [r7, #6]
 80097e0:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 80097e4:	68fb      	ldr	r3, [r7, #12]
 80097e6:	88fa      	ldrh	r2, [r7, #6]
 80097e8:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80097ec:	68fb      	ldr	r3, [r7, #12]
 80097ee:	2200      	movs	r2, #0
 80097f0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80097f4:	68fb      	ldr	r3, [r7, #12]
 80097f6:	2221      	movs	r2, #33	; 0x21
 80097f8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    if (huart->hdmatx != NULL)
 80097fc:	68fb      	ldr	r3, [r7, #12]
 80097fe:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009800:	2b00      	cmp	r3, #0
 8009802:	d02c      	beq.n	800985e <HAL_UART_Transmit_DMA+0xc6>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8009804:	68fb      	ldr	r3, [r7, #12]
 8009806:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009808:	4a20      	ldr	r2, [pc, #128]	; (800988c <HAL_UART_Transmit_DMA+0xf4>)
 800980a:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800980c:	68fb      	ldr	r3, [r7, #12]
 800980e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009810:	4a1f      	ldr	r2, [pc, #124]	; (8009890 <HAL_UART_Transmit_DMA+0xf8>)
 8009812:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8009814:	68fb      	ldr	r3, [r7, #12]
 8009816:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009818:	4a1e      	ldr	r2, [pc, #120]	; (8009894 <HAL_UART_Transmit_DMA+0xfc>)
 800981a:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800981c:	68fb      	ldr	r3, [r7, #12]
 800981e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009820:	2200      	movs	r2, #0
 8009822:	651a      	str	r2, [r3, #80]	; 0x50

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8009824:	68fb      	ldr	r3, [r7, #12]
 8009826:	6f98      	ldr	r0, [r3, #120]	; 0x78
 8009828:	68fb      	ldr	r3, [r7, #12]
 800982a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800982c:	4619      	mov	r1, r3
 800982e:	68fb      	ldr	r3, [r7, #12]
 8009830:	681b      	ldr	r3, [r3, #0]
 8009832:	3328      	adds	r3, #40	; 0x28
 8009834:	461a      	mov	r2, r3
 8009836:	88fb      	ldrh	r3, [r7, #6]
 8009838:	f7fa fbe8 	bl	800400c <HAL_DMA_Start_IT>
 800983c:	4603      	mov	r3, r0
 800983e:	2b00      	cmp	r3, #0
 8009840:	d00d      	beq.n	800985e <HAL_UART_Transmit_DMA+0xc6>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8009842:	68fb      	ldr	r3, [r7, #12]
 8009844:	2210      	movs	r2, #16
 8009846:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        __HAL_UNLOCK(huart);
 800984a:	68fb      	ldr	r3, [r7, #12]
 800984c:	2200      	movs	r2, #0
 800984e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8009852:	68fb      	ldr	r3, [r7, #12]
 8009854:	2220      	movs	r2, #32
 8009856:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        return HAL_ERROR;
 800985a:	2301      	movs	r3, #1
 800985c:	e012      	b.n	8009884 <HAL_UART_Transmit_DMA+0xec>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800985e:	68fb      	ldr	r3, [r7, #12]
 8009860:	681b      	ldr	r3, [r3, #0]
 8009862:	2240      	movs	r2, #64	; 0x40
 8009864:	621a      	str	r2, [r3, #32]

    __HAL_UNLOCK(huart);
 8009866:	68fb      	ldr	r3, [r7, #12]
 8009868:	2200      	movs	r2, #0
 800986a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800986e:	68fb      	ldr	r3, [r7, #12]
 8009870:	681b      	ldr	r3, [r3, #0]
 8009872:	689a      	ldr	r2, [r3, #8]
 8009874:	68fb      	ldr	r3, [r7, #12]
 8009876:	681b      	ldr	r3, [r3, #0]
 8009878:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800987c:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 800987e:	2300      	movs	r3, #0
 8009880:	e000      	b.n	8009884 <HAL_UART_Transmit_DMA+0xec>
  }
  else
  {
    return HAL_BUSY;
 8009882:	2302      	movs	r3, #2
  }
}
 8009884:	4618      	mov	r0, r3
 8009886:	3710      	adds	r7, #16
 8009888:	46bd      	mov	sp, r7
 800988a:	bd80      	pop	{r7, pc}
 800988c:	0800af0d 	.word	0x0800af0d
 8009890:	0800af5d 	.word	0x0800af5d
 8009894:	0800b047 	.word	0x0800b047

08009898 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009898:	b580      	push	{r7, lr}
 800989a:	b084      	sub	sp, #16
 800989c:	af00      	add	r7, sp, #0
 800989e:	60f8      	str	r0, [r7, #12]
 80098a0:	60b9      	str	r1, [r7, #8]
 80098a2:	4613      	mov	r3, r2
 80098a4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80098a6:	68fb      	ldr	r3, [r7, #12]
 80098a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80098ac:	2b20      	cmp	r3, #32
 80098ae:	d131      	bne.n	8009914 <HAL_UART_Receive_DMA+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 80098b0:	68bb      	ldr	r3, [r7, #8]
 80098b2:	2b00      	cmp	r3, #0
 80098b4:	d002      	beq.n	80098bc <HAL_UART_Receive_DMA+0x24>
 80098b6:	88fb      	ldrh	r3, [r7, #6]
 80098b8:	2b00      	cmp	r3, #0
 80098ba:	d101      	bne.n	80098c0 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 80098bc:	2301      	movs	r3, #1
 80098be:	e02a      	b.n	8009916 <HAL_UART_Receive_DMA+0x7e>
    }

    __HAL_LOCK(huart);
 80098c0:	68fb      	ldr	r3, [r7, #12]
 80098c2:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80098c6:	2b01      	cmp	r3, #1
 80098c8:	d101      	bne.n	80098ce <HAL_UART_Receive_DMA+0x36>
 80098ca:	2302      	movs	r3, #2
 80098cc:	e023      	b.n	8009916 <HAL_UART_Receive_DMA+0x7e>
 80098ce:	68fb      	ldr	r3, [r7, #12]
 80098d0:	2201      	movs	r2, #1
 80098d2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80098d6:	68fb      	ldr	r3, [r7, #12]
 80098d8:	2200      	movs	r2, #0
 80098da:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80098dc:	68fb      	ldr	r3, [r7, #12]
 80098de:	681b      	ldr	r3, [r3, #0]
 80098e0:	4a0f      	ldr	r2, [pc, #60]	; (8009920 <HAL_UART_Receive_DMA+0x88>)
 80098e2:	4293      	cmp	r3, r2
 80098e4:	d00e      	beq.n	8009904 <HAL_UART_Receive_DMA+0x6c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80098e6:	68fb      	ldr	r3, [r7, #12]
 80098e8:	681b      	ldr	r3, [r3, #0]
 80098ea:	685b      	ldr	r3, [r3, #4]
 80098ec:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80098f0:	2b00      	cmp	r3, #0
 80098f2:	d007      	beq.n	8009904 <HAL_UART_Receive_DMA+0x6c>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80098f4:	68fb      	ldr	r3, [r7, #12]
 80098f6:	681b      	ldr	r3, [r3, #0]
 80098f8:	681a      	ldr	r2, [r3, #0]
 80098fa:	68fb      	ldr	r3, [r7, #12]
 80098fc:	681b      	ldr	r3, [r3, #0]
 80098fe:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8009902:	601a      	str	r2, [r3, #0]
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8009904:	88fb      	ldrh	r3, [r7, #6]
 8009906:	461a      	mov	r2, r3
 8009908:	68b9      	ldr	r1, [r7, #8]
 800990a:	68f8      	ldr	r0, [r7, #12]
 800990c:	f001 fa40 	bl	800ad90 <UART_Start_Receive_DMA>
 8009910:	4603      	mov	r3, r0
 8009912:	e000      	b.n	8009916 <HAL_UART_Receive_DMA+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8009914:	2302      	movs	r3, #2
  }
}
 8009916:	4618      	mov	r0, r3
 8009918:	3710      	adds	r7, #16
 800991a:	46bd      	mov	sp, r7
 800991c:	bd80      	pop	{r7, pc}
 800991e:	bf00      	nop
 8009920:	58000c00 	.word	0x58000c00

08009924 <HAL_UART_DMAStop>:
  * @brief Stop the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8009924:	b580      	push	{r7, lr}
 8009926:	b084      	sub	sp, #16
 8009928:	af00      	add	r7, sp, #0
 800992a:	6078      	str	r0, [r7, #4]
     HAL_UART_TxHalfCpltCallback / HAL_UART_RxHalfCpltCallback:
     indeed, when HAL_DMA_Abort() API is called, the DMA TX/RX Transfer or Half Transfer complete
     interrupt is generated if the DMA transfer interruption occurs at the middle or at the end of
     the stream and the corresponding call back is executed. */

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009932:	60fb      	str	r3, [r7, #12]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800993a:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	681b      	ldr	r3, [r3, #0]
 8009940:	689b      	ldr	r3, [r3, #8]
 8009942:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009946:	2b80      	cmp	r3, #128	; 0x80
 8009948:	d127      	bne.n	800999a <HAL_UART_DMAStop+0x76>
 800994a:	68fb      	ldr	r3, [r7, #12]
 800994c:	2b21      	cmp	r3, #33	; 0x21
 800994e:	d124      	bne.n	800999a <HAL_UART_DMAStop+0x76>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	681b      	ldr	r3, [r3, #0]
 8009954:	689a      	ldr	r2, [r3, #8]
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	681b      	ldr	r3, [r3, #0]
 800995a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800995e:	609a      	str	r2, [r3, #8]

    /* Abort the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009964:	2b00      	cmp	r3, #0
 8009966:	d015      	beq.n	8009994 <HAL_UART_DMAStop+0x70>
    {
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800996c:	4618      	mov	r0, r3
 800996e:	f7fa fdb7 	bl	80044e0 <HAL_DMA_Abort>
 8009972:	4603      	mov	r3, r0
 8009974:	2b00      	cmp	r3, #0
 8009976:	d00d      	beq.n	8009994 <HAL_UART_DMAStop+0x70>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800997c:	4618      	mov	r0, r3
 800997e:	f7fc fa3b 	bl	8005df8 <HAL_DMA_GetError>
 8009982:	4603      	mov	r3, r0
 8009984:	2b20      	cmp	r3, #32
 8009986:	d105      	bne.n	8009994 <HAL_UART_DMAStop+0x70>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	2210      	movs	r2, #16
 800998c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          return HAL_TIMEOUT;
 8009990:	2303      	movs	r3, #3
 8009992:	e032      	b.n	80099fa <HAL_UART_DMAStop+0xd6>
        }
      }
    }

    UART_EndTxTransfer(huart);
 8009994:	6878      	ldr	r0, [r7, #4]
 8009996:	f001 fa69 	bl	800ae6c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	681b      	ldr	r3, [r3, #0]
 800999e:	689b      	ldr	r3, [r3, #8]
 80099a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80099a4:	2b40      	cmp	r3, #64	; 0x40
 80099a6:	d127      	bne.n	80099f8 <HAL_UART_DMAStop+0xd4>
 80099a8:	68bb      	ldr	r3, [r7, #8]
 80099aa:	2b22      	cmp	r3, #34	; 0x22
 80099ac:	d124      	bne.n	80099f8 <HAL_UART_DMAStop+0xd4>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	681b      	ldr	r3, [r3, #0]
 80099b2:	689a      	ldr	r2, [r3, #8]
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	681b      	ldr	r3, [r3, #0]
 80099b8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80099bc:	609a      	str	r2, [r3, #8]

    /* Abort the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80099c2:	2b00      	cmp	r3, #0
 80099c4:	d015      	beq.n	80099f2 <HAL_UART_DMAStop+0xce>
    {
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80099ca:	4618      	mov	r0, r3
 80099cc:	f7fa fd88 	bl	80044e0 <HAL_DMA_Abort>
 80099d0:	4603      	mov	r3, r0
 80099d2:	2b00      	cmp	r3, #0
 80099d4:	d00d      	beq.n	80099f2 <HAL_UART_DMAStop+0xce>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80099da:	4618      	mov	r0, r3
 80099dc:	f7fc fa0c 	bl	8005df8 <HAL_DMA_GetError>
 80099e0:	4603      	mov	r3, r0
 80099e2:	2b20      	cmp	r3, #32
 80099e4:	d105      	bne.n	80099f2 <HAL_UART_DMAStop+0xce>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	2210      	movs	r2, #16
 80099ea:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          return HAL_TIMEOUT;
 80099ee:	2303      	movs	r3, #3
 80099f0:	e003      	b.n	80099fa <HAL_UART_DMAStop+0xd6>
        }
      }
    }

    UART_EndRxTransfer(huart);
 80099f2:	6878      	ldr	r0, [r7, #4]
 80099f4:	f001 fa58 	bl	800aea8 <UART_EndRxTransfer>
  }

  return HAL_OK;
 80099f8:	2300      	movs	r3, #0
}
 80099fa:	4618      	mov	r0, r3
 80099fc:	3710      	adds	r7, #16
 80099fe:	46bd      	mov	sp, r7
 8009a00:	bd80      	pop	{r7, pc}
	...

08009a04 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009a04:	b580      	push	{r7, lr}
 8009a06:	b088      	sub	sp, #32
 8009a08:	af00      	add	r7, sp, #0
 8009a0a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	681b      	ldr	r3, [r3, #0]
 8009a10:	69db      	ldr	r3, [r3, #28]
 8009a12:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	681b      	ldr	r3, [r3, #0]
 8009a18:	681b      	ldr	r3, [r3, #0]
 8009a1a:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	681b      	ldr	r3, [r3, #0]
 8009a20:	689b      	ldr	r3, [r3, #8]
 8009a22:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8009a24:	69fa      	ldr	r2, [r7, #28]
 8009a26:	f640 030f 	movw	r3, #2063	; 0x80f
 8009a2a:	4013      	ands	r3, r2
 8009a2c:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 8009a2e:	693b      	ldr	r3, [r7, #16]
 8009a30:	2b00      	cmp	r3, #0
 8009a32:	d118      	bne.n	8009a66 <HAL_UART_IRQHandler+0x62>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8009a34:	69fb      	ldr	r3, [r7, #28]
 8009a36:	f003 0320 	and.w	r3, r3, #32
 8009a3a:	2b00      	cmp	r3, #0
 8009a3c:	d013      	beq.n	8009a66 <HAL_UART_IRQHandler+0x62>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8009a3e:	69bb      	ldr	r3, [r7, #24]
 8009a40:	f003 0320 	and.w	r3, r3, #32
 8009a44:	2b00      	cmp	r3, #0
 8009a46:	d104      	bne.n	8009a52 <HAL_UART_IRQHandler+0x4e>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8009a48:	697b      	ldr	r3, [r7, #20]
 8009a4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	d009      	beq.n	8009a66 <HAL_UART_IRQHandler+0x62>
    {
      if (huart->RxISR != NULL)
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009a56:	2b00      	cmp	r3, #0
 8009a58:	f000 8282 	beq.w	8009f60 <HAL_UART_IRQHandler+0x55c>
      {
        huart->RxISR(huart);
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009a60:	6878      	ldr	r0, [r7, #4]
 8009a62:	4798      	blx	r3
      }
      return;
 8009a64:	e27c      	b.n	8009f60 <HAL_UART_IRQHandler+0x55c>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8009a66:	693b      	ldr	r3, [r7, #16]
 8009a68:	2b00      	cmp	r3, #0
 8009a6a:	f000 80ef 	beq.w	8009c4c <HAL_UART_IRQHandler+0x248>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8009a6e:	697a      	ldr	r2, [r7, #20]
 8009a70:	4b73      	ldr	r3, [pc, #460]	; (8009c40 <HAL_UART_IRQHandler+0x23c>)
 8009a72:	4013      	ands	r3, r2
 8009a74:	2b00      	cmp	r3, #0
 8009a76:	d105      	bne.n	8009a84 <HAL_UART_IRQHandler+0x80>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8009a78:	69ba      	ldr	r2, [r7, #24]
 8009a7a:	4b72      	ldr	r3, [pc, #456]	; (8009c44 <HAL_UART_IRQHandler+0x240>)
 8009a7c:	4013      	ands	r3, r2
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	f000 80e4 	beq.w	8009c4c <HAL_UART_IRQHandler+0x248>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009a84:	69fb      	ldr	r3, [r7, #28]
 8009a86:	f003 0301 	and.w	r3, r3, #1
 8009a8a:	2b00      	cmp	r3, #0
 8009a8c:	d010      	beq.n	8009ab0 <HAL_UART_IRQHandler+0xac>
 8009a8e:	69bb      	ldr	r3, [r7, #24]
 8009a90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009a94:	2b00      	cmp	r3, #0
 8009a96:	d00b      	beq.n	8009ab0 <HAL_UART_IRQHandler+0xac>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	681b      	ldr	r3, [r3, #0]
 8009a9c:	2201      	movs	r2, #1
 8009a9e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009aa6:	f043 0201 	orr.w	r2, r3, #1
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009ab0:	69fb      	ldr	r3, [r7, #28]
 8009ab2:	f003 0302 	and.w	r3, r3, #2
 8009ab6:	2b00      	cmp	r3, #0
 8009ab8:	d010      	beq.n	8009adc <HAL_UART_IRQHandler+0xd8>
 8009aba:	697b      	ldr	r3, [r7, #20]
 8009abc:	f003 0301 	and.w	r3, r3, #1
 8009ac0:	2b00      	cmp	r3, #0
 8009ac2:	d00b      	beq.n	8009adc <HAL_UART_IRQHandler+0xd8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	681b      	ldr	r3, [r3, #0]
 8009ac8:	2202      	movs	r2, #2
 8009aca:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009ad2:	f043 0204 	orr.w	r2, r3, #4
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009adc:	69fb      	ldr	r3, [r7, #28]
 8009ade:	f003 0304 	and.w	r3, r3, #4
 8009ae2:	2b00      	cmp	r3, #0
 8009ae4:	d010      	beq.n	8009b08 <HAL_UART_IRQHandler+0x104>
 8009ae6:	697b      	ldr	r3, [r7, #20]
 8009ae8:	f003 0301 	and.w	r3, r3, #1
 8009aec:	2b00      	cmp	r3, #0
 8009aee:	d00b      	beq.n	8009b08 <HAL_UART_IRQHandler+0x104>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	681b      	ldr	r3, [r3, #0]
 8009af4:	2204      	movs	r2, #4
 8009af6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009afe:	f043 0202 	orr.w	r2, r3, #2
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8009b08:	69fb      	ldr	r3, [r7, #28]
 8009b0a:	f003 0308 	and.w	r3, r3, #8
 8009b0e:	2b00      	cmp	r3, #0
 8009b10:	d015      	beq.n	8009b3e <HAL_UART_IRQHandler+0x13a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8009b12:	69bb      	ldr	r3, [r7, #24]
 8009b14:	f003 0320 	and.w	r3, r3, #32
 8009b18:	2b00      	cmp	r3, #0
 8009b1a:	d104      	bne.n	8009b26 <HAL_UART_IRQHandler+0x122>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8009b1c:	697a      	ldr	r2, [r7, #20]
 8009b1e:	4b48      	ldr	r3, [pc, #288]	; (8009c40 <HAL_UART_IRQHandler+0x23c>)
 8009b20:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8009b22:	2b00      	cmp	r3, #0
 8009b24:	d00b      	beq.n	8009b3e <HAL_UART_IRQHandler+0x13a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	681b      	ldr	r3, [r3, #0]
 8009b2a:	2208      	movs	r2, #8
 8009b2c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009b34:	f043 0208 	orr.w	r2, r3, #8
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8009b3e:	69fb      	ldr	r3, [r7, #28]
 8009b40:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009b44:	2b00      	cmp	r3, #0
 8009b46:	d011      	beq.n	8009b6c <HAL_UART_IRQHandler+0x168>
 8009b48:	69bb      	ldr	r3, [r7, #24]
 8009b4a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	d00c      	beq.n	8009b6c <HAL_UART_IRQHandler+0x168>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009b5a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009b62:	f043 0220 	orr.w	r2, r3, #32
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009b72:	2b00      	cmp	r3, #0
 8009b74:	f000 81f6 	beq.w	8009f64 <HAL_UART_IRQHandler+0x560>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8009b78:	69fb      	ldr	r3, [r7, #28]
 8009b7a:	f003 0320 	and.w	r3, r3, #32
 8009b7e:	2b00      	cmp	r3, #0
 8009b80:	d011      	beq.n	8009ba6 <HAL_UART_IRQHandler+0x1a2>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8009b82:	69bb      	ldr	r3, [r7, #24]
 8009b84:	f003 0320 	and.w	r3, r3, #32
 8009b88:	2b00      	cmp	r3, #0
 8009b8a:	d104      	bne.n	8009b96 <HAL_UART_IRQHandler+0x192>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8009b8c:	697b      	ldr	r3, [r7, #20]
 8009b8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009b92:	2b00      	cmp	r3, #0
 8009b94:	d007      	beq.n	8009ba6 <HAL_UART_IRQHandler+0x1a2>
      {
        if (huart->RxISR != NULL)
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009b9a:	2b00      	cmp	r3, #0
 8009b9c:	d003      	beq.n	8009ba6 <HAL_UART_IRQHandler+0x1a2>
        {
          huart->RxISR(huart);
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009ba2:	6878      	ldr	r0, [r7, #4]
 8009ba4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009bac:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	681b      	ldr	r3, [r3, #0]
 8009bb2:	689b      	ldr	r3, [r3, #8]
 8009bb4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009bb8:	2b40      	cmp	r3, #64	; 0x40
 8009bba:	d004      	beq.n	8009bc6 <HAL_UART_IRQHandler+0x1c2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8009bbc:	68fb      	ldr	r3, [r7, #12]
 8009bbe:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009bc2:	2b00      	cmp	r3, #0
 8009bc4:	d031      	beq.n	8009c2a <HAL_UART_IRQHandler+0x226>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009bc6:	6878      	ldr	r0, [r7, #4]
 8009bc8:	f001 f96e 	bl	800aea8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	681b      	ldr	r3, [r3, #0]
 8009bd0:	689b      	ldr	r3, [r3, #8]
 8009bd2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009bd6:	2b40      	cmp	r3, #64	; 0x40
 8009bd8:	d123      	bne.n	8009c22 <HAL_UART_IRQHandler+0x21e>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	689a      	ldr	r2, [r3, #8]
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	681b      	ldr	r3, [r3, #0]
 8009be4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009be8:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009bee:	2b00      	cmp	r3, #0
 8009bf0:	d013      	beq.n	8009c1a <HAL_UART_IRQHandler+0x216>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009bf6:	4a14      	ldr	r2, [pc, #80]	; (8009c48 <HAL_UART_IRQHandler+0x244>)
 8009bf8:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009bfe:	4618      	mov	r0, r3
 8009c00:	f7fa ff8c 	bl	8004b1c <HAL_DMA_Abort_IT>
 8009c04:	4603      	mov	r3, r0
 8009c06:	2b00      	cmp	r3, #0
 8009c08:	d017      	beq.n	8009c3a <HAL_UART_IRQHandler+0x236>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009c0e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009c10:	687a      	ldr	r2, [r7, #4]
 8009c12:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 8009c14:	4610      	mov	r0, r2
 8009c16:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009c18:	e00f      	b.n	8009c3a <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009c1a:	6878      	ldr	r0, [r7, #4]
 8009c1c:	f000 f9d4 	bl	8009fc8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009c20:	e00b      	b.n	8009c3a <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009c22:	6878      	ldr	r0, [r7, #4]
 8009c24:	f000 f9d0 	bl	8009fc8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009c28:	e007      	b.n	8009c3a <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009c2a:	6878      	ldr	r0, [r7, #4]
 8009c2c:	f000 f9cc 	bl	8009fc8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	2200      	movs	r2, #0
 8009c34:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 8009c38:	e194      	b.n	8009f64 <HAL_UART_IRQHandler+0x560>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009c3a:	bf00      	nop
    return;
 8009c3c:	e192      	b.n	8009f64 <HAL_UART_IRQHandler+0x560>
 8009c3e:	bf00      	nop
 8009c40:	10000001 	.word	0x10000001
 8009c44:	04000120 	.word	0x04000120
 8009c48:	0800b0c7 	.word	0x0800b0c7

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009c50:	2b01      	cmp	r3, #1
 8009c52:	f040 810f 	bne.w	8009e74 <HAL_UART_IRQHandler+0x470>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8009c56:	69fb      	ldr	r3, [r7, #28]
 8009c58:	f003 0310 	and.w	r3, r3, #16
 8009c5c:	2b00      	cmp	r3, #0
 8009c5e:	f000 8109 	beq.w	8009e74 <HAL_UART_IRQHandler+0x470>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8009c62:	69bb      	ldr	r3, [r7, #24]
 8009c64:	f003 0310 	and.w	r3, r3, #16
 8009c68:	2b00      	cmp	r3, #0
 8009c6a:	f000 8103 	beq.w	8009e74 <HAL_UART_IRQHandler+0x470>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	2210      	movs	r2, #16
 8009c74:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	681b      	ldr	r3, [r3, #0]
 8009c7a:	689b      	ldr	r3, [r3, #8]
 8009c7c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009c80:	2b40      	cmp	r3, #64	; 0x40
 8009c82:	f040 80bb 	bne.w	8009dfc <HAL_UART_IRQHandler+0x3f8>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009c8a:	681b      	ldr	r3, [r3, #0]
 8009c8c:	4a96      	ldr	r2, [pc, #600]	; (8009ee8 <HAL_UART_IRQHandler+0x4e4>)
 8009c8e:	4293      	cmp	r3, r2
 8009c90:	d059      	beq.n	8009d46 <HAL_UART_IRQHandler+0x342>
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	4a94      	ldr	r2, [pc, #592]	; (8009eec <HAL_UART_IRQHandler+0x4e8>)
 8009c9a:	4293      	cmp	r3, r2
 8009c9c:	d053      	beq.n	8009d46 <HAL_UART_IRQHandler+0x342>
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009ca2:	681b      	ldr	r3, [r3, #0]
 8009ca4:	4a92      	ldr	r2, [pc, #584]	; (8009ef0 <HAL_UART_IRQHandler+0x4ec>)
 8009ca6:	4293      	cmp	r3, r2
 8009ca8:	d04d      	beq.n	8009d46 <HAL_UART_IRQHandler+0x342>
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009cae:	681b      	ldr	r3, [r3, #0]
 8009cb0:	4a90      	ldr	r2, [pc, #576]	; (8009ef4 <HAL_UART_IRQHandler+0x4f0>)
 8009cb2:	4293      	cmp	r3, r2
 8009cb4:	d047      	beq.n	8009d46 <HAL_UART_IRQHandler+0x342>
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009cba:	681b      	ldr	r3, [r3, #0]
 8009cbc:	4a8e      	ldr	r2, [pc, #568]	; (8009ef8 <HAL_UART_IRQHandler+0x4f4>)
 8009cbe:	4293      	cmp	r3, r2
 8009cc0:	d041      	beq.n	8009d46 <HAL_UART_IRQHandler+0x342>
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009cc6:	681b      	ldr	r3, [r3, #0]
 8009cc8:	4a8c      	ldr	r2, [pc, #560]	; (8009efc <HAL_UART_IRQHandler+0x4f8>)
 8009cca:	4293      	cmp	r3, r2
 8009ccc:	d03b      	beq.n	8009d46 <HAL_UART_IRQHandler+0x342>
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009cd2:	681b      	ldr	r3, [r3, #0]
 8009cd4:	4a8a      	ldr	r2, [pc, #552]	; (8009f00 <HAL_UART_IRQHandler+0x4fc>)
 8009cd6:	4293      	cmp	r3, r2
 8009cd8:	d035      	beq.n	8009d46 <HAL_UART_IRQHandler+0x342>
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009cde:	681b      	ldr	r3, [r3, #0]
 8009ce0:	4a88      	ldr	r2, [pc, #544]	; (8009f04 <HAL_UART_IRQHandler+0x500>)
 8009ce2:	4293      	cmp	r3, r2
 8009ce4:	d02f      	beq.n	8009d46 <HAL_UART_IRQHandler+0x342>
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009cea:	681b      	ldr	r3, [r3, #0]
 8009cec:	4a86      	ldr	r2, [pc, #536]	; (8009f08 <HAL_UART_IRQHandler+0x504>)
 8009cee:	4293      	cmp	r3, r2
 8009cf0:	d029      	beq.n	8009d46 <HAL_UART_IRQHandler+0x342>
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009cf6:	681b      	ldr	r3, [r3, #0]
 8009cf8:	4a84      	ldr	r2, [pc, #528]	; (8009f0c <HAL_UART_IRQHandler+0x508>)
 8009cfa:	4293      	cmp	r3, r2
 8009cfc:	d023      	beq.n	8009d46 <HAL_UART_IRQHandler+0x342>
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009d02:	681b      	ldr	r3, [r3, #0]
 8009d04:	4a82      	ldr	r2, [pc, #520]	; (8009f10 <HAL_UART_IRQHandler+0x50c>)
 8009d06:	4293      	cmp	r3, r2
 8009d08:	d01d      	beq.n	8009d46 <HAL_UART_IRQHandler+0x342>
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009d0e:	681b      	ldr	r3, [r3, #0]
 8009d10:	4a80      	ldr	r2, [pc, #512]	; (8009f14 <HAL_UART_IRQHandler+0x510>)
 8009d12:	4293      	cmp	r3, r2
 8009d14:	d017      	beq.n	8009d46 <HAL_UART_IRQHandler+0x342>
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009d1a:	681b      	ldr	r3, [r3, #0]
 8009d1c:	4a7e      	ldr	r2, [pc, #504]	; (8009f18 <HAL_UART_IRQHandler+0x514>)
 8009d1e:	4293      	cmp	r3, r2
 8009d20:	d011      	beq.n	8009d46 <HAL_UART_IRQHandler+0x342>
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009d26:	681b      	ldr	r3, [r3, #0]
 8009d28:	4a7c      	ldr	r2, [pc, #496]	; (8009f1c <HAL_UART_IRQHandler+0x518>)
 8009d2a:	4293      	cmp	r3, r2
 8009d2c:	d00b      	beq.n	8009d46 <HAL_UART_IRQHandler+0x342>
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009d32:	681b      	ldr	r3, [r3, #0]
 8009d34:	4a7a      	ldr	r2, [pc, #488]	; (8009f20 <HAL_UART_IRQHandler+0x51c>)
 8009d36:	4293      	cmp	r3, r2
 8009d38:	d005      	beq.n	8009d46 <HAL_UART_IRQHandler+0x342>
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009d3e:	681b      	ldr	r3, [r3, #0]
 8009d40:	4a78      	ldr	r2, [pc, #480]	; (8009f24 <HAL_UART_IRQHandler+0x520>)
 8009d42:	4293      	cmp	r3, r2
 8009d44:	d105      	bne.n	8009d52 <HAL_UART_IRQHandler+0x34e>
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009d4a:	681b      	ldr	r3, [r3, #0]
 8009d4c:	685b      	ldr	r3, [r3, #4]
 8009d4e:	b29b      	uxth	r3, r3
 8009d50:	e004      	b.n	8009d5c <HAL_UART_IRQHandler+0x358>
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009d56:	681b      	ldr	r3, [r3, #0]
 8009d58:	685b      	ldr	r3, [r3, #4]
 8009d5a:	b29b      	uxth	r3, r3
 8009d5c:	813b      	strh	r3, [r7, #8]
      if ((nb_remaining_rx_data > 0U)
 8009d5e:	893b      	ldrh	r3, [r7, #8]
 8009d60:	2b00      	cmp	r3, #0
 8009d62:	f000 8101 	beq.w	8009f68 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8009d6c:	893a      	ldrh	r2, [r7, #8]
 8009d6e:	429a      	cmp	r2, r3
 8009d70:	f080 80fa 	bcs.w	8009f68 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	893a      	ldrh	r2, [r7, #8]
 8009d78:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009d80:	69db      	ldr	r3, [r3, #28]
 8009d82:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009d86:	d02b      	beq.n	8009de0 <HAL_UART_IRQHandler+0x3dc>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	681b      	ldr	r3, [r3, #0]
 8009d8c:	681a      	ldr	r2, [r3, #0]
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	681b      	ldr	r3, [r3, #0]
 8009d92:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009d96:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	681b      	ldr	r3, [r3, #0]
 8009d9c:	689a      	ldr	r2, [r3, #8]
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	681b      	ldr	r3, [r3, #0]
 8009da2:	f022 0201 	bic.w	r2, r2, #1
 8009da6:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	681b      	ldr	r3, [r3, #0]
 8009dac:	689a      	ldr	r2, [r3, #8]
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	681b      	ldr	r3, [r3, #0]
 8009db2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009db6:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	2220      	movs	r2, #32
 8009dbc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	2200      	movs	r2, #0
 8009dc4:	66da      	str	r2, [r3, #108]	; 0x6c

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	681b      	ldr	r3, [r3, #0]
 8009dca:	681a      	ldr	r2, [r3, #0]
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	681b      	ldr	r3, [r3, #0]
 8009dd0:	f022 0210 	bic.w	r2, r2, #16
 8009dd4:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009dda:	4618      	mov	r0, r3
 8009ddc:	f7fa fb80 	bl	80044e0 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009dec:	b29b      	uxth	r3, r3
 8009dee:	1ad3      	subs	r3, r2, r3
 8009df0:	b29b      	uxth	r3, r3
 8009df2:	4619      	mov	r1, r3
 8009df4:	6878      	ldr	r0, [r7, #4]
 8009df6:	f000 f8f1 	bl	8009fdc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8009dfa:	e0b5      	b.n	8009f68 <HAL_UART_IRQHandler+0x564>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009e08:	b29b      	uxth	r3, r3
 8009e0a:	1ad3      	subs	r3, r2, r3
 8009e0c:	817b      	strh	r3, [r7, #10]
      if ((huart->RxXferCount > 0U)
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009e14:	b29b      	uxth	r3, r3
 8009e16:	2b00      	cmp	r3, #0
 8009e18:	f000 80a8 	beq.w	8009f6c <HAL_UART_IRQHandler+0x568>
          && (nb_rx_data > 0U))
 8009e1c:	897b      	ldrh	r3, [r7, #10]
 8009e1e:	2b00      	cmp	r3, #0
 8009e20:	f000 80a4 	beq.w	8009f6c <HAL_UART_IRQHandler+0x568>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	681b      	ldr	r3, [r3, #0]
 8009e28:	681a      	ldr	r2, [r3, #0]
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	681b      	ldr	r3, [r3, #0]
 8009e2e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8009e32:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	681b      	ldr	r3, [r3, #0]
 8009e38:	6899      	ldr	r1, [r3, #8]
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	681a      	ldr	r2, [r3, #0]
 8009e3e:	4b3a      	ldr	r3, [pc, #232]	; (8009f28 <HAL_UART_IRQHandler+0x524>)
 8009e40:	400b      	ands	r3, r1
 8009e42:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	2220      	movs	r2, #32
 8009e48:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	2200      	movs	r2, #0
 8009e50:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	2200      	movs	r2, #0
 8009e56:	671a      	str	r2, [r3, #112]	; 0x70

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	681b      	ldr	r3, [r3, #0]
 8009e5c:	681a      	ldr	r2, [r3, #0]
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	681b      	ldr	r3, [r3, #0]
 8009e62:	f022 0210 	bic.w	r2, r2, #16
 8009e66:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009e68:	897b      	ldrh	r3, [r7, #10]
 8009e6a:	4619      	mov	r1, r3
 8009e6c:	6878      	ldr	r0, [r7, #4]
 8009e6e:	f000 f8b5 	bl	8009fdc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8009e72:	e07b      	b.n	8009f6c <HAL_UART_IRQHandler+0x568>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8009e74:	69fb      	ldr	r3, [r7, #28]
 8009e76:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8009e7a:	2b00      	cmp	r3, #0
 8009e7c:	d00d      	beq.n	8009e9a <HAL_UART_IRQHandler+0x496>
 8009e7e:	697b      	ldr	r3, [r7, #20]
 8009e80:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009e84:	2b00      	cmp	r3, #0
 8009e86:	d008      	beq.n	8009e9a <HAL_UART_IRQHandler+0x496>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	681b      	ldr	r3, [r3, #0]
 8009e8c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8009e90:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8009e92:	6878      	ldr	r0, [r7, #4]
 8009e94:	f001 f947 	bl	800b126 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009e98:	e06b      	b.n	8009f72 <HAL_UART_IRQHandler+0x56e>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8009e9a:	69fb      	ldr	r3, [r7, #28]
 8009e9c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009ea0:	2b00      	cmp	r3, #0
 8009ea2:	d012      	beq.n	8009eca <HAL_UART_IRQHandler+0x4c6>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8009ea4:	69bb      	ldr	r3, [r7, #24]
 8009ea6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009eaa:	2b00      	cmp	r3, #0
 8009eac:	d104      	bne.n	8009eb8 <HAL_UART_IRQHandler+0x4b4>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8009eae:	697b      	ldr	r3, [r7, #20]
 8009eb0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009eb4:	2b00      	cmp	r3, #0
 8009eb6:	d008      	beq.n	8009eca <HAL_UART_IRQHandler+0x4c6>
  {
    if (huart->TxISR != NULL)
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009ebc:	2b00      	cmp	r3, #0
 8009ebe:	d057      	beq.n	8009f70 <HAL_UART_IRQHandler+0x56c>
    {
      huart->TxISR(huart);
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009ec4:	6878      	ldr	r0, [r7, #4]
 8009ec6:	4798      	blx	r3
    }
    return;
 8009ec8:	e052      	b.n	8009f70 <HAL_UART_IRQHandler+0x56c>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8009eca:	69fb      	ldr	r3, [r7, #28]
 8009ecc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009ed0:	2b00      	cmp	r3, #0
 8009ed2:	d02b      	beq.n	8009f2c <HAL_UART_IRQHandler+0x528>
 8009ed4:	69bb      	ldr	r3, [r7, #24]
 8009ed6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009eda:	2b00      	cmp	r3, #0
 8009edc:	d026      	beq.n	8009f2c <HAL_UART_IRQHandler+0x528>
  {
    UART_EndTransmit_IT(huart);
 8009ede:	6878      	ldr	r0, [r7, #4]
 8009ee0:	f001 f907 	bl	800b0f2 <UART_EndTransmit_IT>
    return;
 8009ee4:	e045      	b.n	8009f72 <HAL_UART_IRQHandler+0x56e>
 8009ee6:	bf00      	nop
 8009ee8:	40020010 	.word	0x40020010
 8009eec:	40020028 	.word	0x40020028
 8009ef0:	40020040 	.word	0x40020040
 8009ef4:	40020058 	.word	0x40020058
 8009ef8:	40020070 	.word	0x40020070
 8009efc:	40020088 	.word	0x40020088
 8009f00:	400200a0 	.word	0x400200a0
 8009f04:	400200b8 	.word	0x400200b8
 8009f08:	40020410 	.word	0x40020410
 8009f0c:	40020428 	.word	0x40020428
 8009f10:	40020440 	.word	0x40020440
 8009f14:	40020458 	.word	0x40020458
 8009f18:	40020470 	.word	0x40020470
 8009f1c:	40020488 	.word	0x40020488
 8009f20:	400204a0 	.word	0x400204a0
 8009f24:	400204b8 	.word	0x400204b8
 8009f28:	effffffe 	.word	0xeffffffe
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8009f2c:	69fb      	ldr	r3, [r7, #28]
 8009f2e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009f32:	2b00      	cmp	r3, #0
 8009f34:	d008      	beq.n	8009f48 <HAL_UART_IRQHandler+0x544>
 8009f36:	69bb      	ldr	r3, [r7, #24]
 8009f38:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8009f3c:	2b00      	cmp	r3, #0
 8009f3e:	d003      	beq.n	8009f48 <HAL_UART_IRQHandler+0x544>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8009f40:	6878      	ldr	r0, [r7, #4]
 8009f42:	f001 f904 	bl	800b14e <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009f46:	e014      	b.n	8009f72 <HAL_UART_IRQHandler+0x56e>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8009f48:	69fb      	ldr	r3, [r7, #28]
 8009f4a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8009f4e:	2b00      	cmp	r3, #0
 8009f50:	d00f      	beq.n	8009f72 <HAL_UART_IRQHandler+0x56e>
 8009f52:	69bb      	ldr	r3, [r7, #24]
 8009f54:	2b00      	cmp	r3, #0
 8009f56:	da0c      	bge.n	8009f72 <HAL_UART_IRQHandler+0x56e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8009f58:	6878      	ldr	r0, [r7, #4]
 8009f5a:	f001 f8ee 	bl	800b13a <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009f5e:	e008      	b.n	8009f72 <HAL_UART_IRQHandler+0x56e>
      return;
 8009f60:	bf00      	nop
 8009f62:	e006      	b.n	8009f72 <HAL_UART_IRQHandler+0x56e>
    return;
 8009f64:	bf00      	nop
 8009f66:	e004      	b.n	8009f72 <HAL_UART_IRQHandler+0x56e>
      return;
 8009f68:	bf00      	nop
 8009f6a:	e002      	b.n	8009f72 <HAL_UART_IRQHandler+0x56e>
      return;
 8009f6c:	bf00      	nop
 8009f6e:	e000      	b.n	8009f72 <HAL_UART_IRQHandler+0x56e>
    return;
 8009f70:	bf00      	nop
  }
}
 8009f72:	3720      	adds	r7, #32
 8009f74:	46bd      	mov	sp, r7
 8009f76:	bd80      	pop	{r7, pc}

08009f78 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009f78:	b480      	push	{r7}
 8009f7a:	b083      	sub	sp, #12
 8009f7c:	af00      	add	r7, sp, #0
 8009f7e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8009f80:	bf00      	nop
 8009f82:	370c      	adds	r7, #12
 8009f84:	46bd      	mov	sp, r7
 8009f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f8a:	4770      	bx	lr

08009f8c <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009f8c:	b480      	push	{r7}
 8009f8e:	b083      	sub	sp, #12
 8009f90:	af00      	add	r7, sp, #0
 8009f92:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8009f94:	bf00      	nop
 8009f96:	370c      	adds	r7, #12
 8009f98:	46bd      	mov	sp, r7
 8009f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f9e:	4770      	bx	lr

08009fa0 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8009fa0:	b480      	push	{r7}
 8009fa2:	b083      	sub	sp, #12
 8009fa4:	af00      	add	r7, sp, #0
 8009fa6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8009fa8:	bf00      	nop
 8009faa:	370c      	adds	r7, #12
 8009fac:	46bd      	mov	sp, r7
 8009fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fb2:	4770      	bx	lr

08009fb4 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009fb4:	b480      	push	{r7}
 8009fb6:	b083      	sub	sp, #12
 8009fb8:	af00      	add	r7, sp, #0
 8009fba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8009fbc:	bf00      	nop
 8009fbe:	370c      	adds	r7, #12
 8009fc0:	46bd      	mov	sp, r7
 8009fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fc6:	4770      	bx	lr

08009fc8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009fc8:	b480      	push	{r7}
 8009fca:	b083      	sub	sp, #12
 8009fcc:	af00      	add	r7, sp, #0
 8009fce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8009fd0:	bf00      	nop
 8009fd2:	370c      	adds	r7, #12
 8009fd4:	46bd      	mov	sp, r7
 8009fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fda:	4770      	bx	lr

08009fdc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009fdc:	b480      	push	{r7}
 8009fde:	b083      	sub	sp, #12
 8009fe0:	af00      	add	r7, sp, #0
 8009fe2:	6078      	str	r0, [r7, #4]
 8009fe4:	460b      	mov	r3, r1
 8009fe6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009fe8:	bf00      	nop
 8009fea:	370c      	adds	r7, #12
 8009fec:	46bd      	mov	sp, r7
 8009fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ff2:	4770      	bx	lr

08009ff4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009ff4:	b5b0      	push	{r4, r5, r7, lr}
 8009ff6:	b08e      	sub	sp, #56	; 0x38
 8009ff8:	af00      	add	r7, sp, #0
 8009ffa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009ffc:	2300      	movs	r3, #0
 8009ffe:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	689a      	ldr	r2, [r3, #8]
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	691b      	ldr	r3, [r3, #16]
 800a00a:	431a      	orrs	r2, r3
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	695b      	ldr	r3, [r3, #20]
 800a010:	431a      	orrs	r2, r3
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	69db      	ldr	r3, [r3, #28]
 800a016:	4313      	orrs	r3, r2
 800a018:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	681b      	ldr	r3, [r3, #0]
 800a01e:	681a      	ldr	r2, [r3, #0]
 800a020:	4bbf      	ldr	r3, [pc, #764]	; (800a320 <UART_SetConfig+0x32c>)
 800a022:	4013      	ands	r3, r2
 800a024:	687a      	ldr	r2, [r7, #4]
 800a026:	6812      	ldr	r2, [r2, #0]
 800a028:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800a02a:	430b      	orrs	r3, r1
 800a02c:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	681b      	ldr	r3, [r3, #0]
 800a032:	685b      	ldr	r3, [r3, #4]
 800a034:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	68da      	ldr	r2, [r3, #12]
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	681b      	ldr	r3, [r3, #0]
 800a040:	430a      	orrs	r2, r1
 800a042:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	699b      	ldr	r3, [r3, #24]
 800a048:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	681b      	ldr	r3, [r3, #0]
 800a04e:	4ab5      	ldr	r2, [pc, #724]	; (800a324 <UART_SetConfig+0x330>)
 800a050:	4293      	cmp	r3, r2
 800a052:	d004      	beq.n	800a05e <UART_SetConfig+0x6a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	6a1b      	ldr	r3, [r3, #32]
 800a058:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a05a:	4313      	orrs	r3, r2
 800a05c:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	681b      	ldr	r3, [r3, #0]
 800a062:	689a      	ldr	r2, [r3, #8]
 800a064:	4bb0      	ldr	r3, [pc, #704]	; (800a328 <UART_SetConfig+0x334>)
 800a066:	4013      	ands	r3, r2
 800a068:	687a      	ldr	r2, [r7, #4]
 800a06a:	6812      	ldr	r2, [r2, #0]
 800a06c:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800a06e:	430b      	orrs	r3, r1
 800a070:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	681b      	ldr	r3, [r3, #0]
 800a076:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a078:	f023 010f 	bic.w	r1, r3, #15
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	681b      	ldr	r3, [r3, #0]
 800a084:	430a      	orrs	r2, r1
 800a086:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	681b      	ldr	r3, [r3, #0]
 800a08c:	4aa7      	ldr	r2, [pc, #668]	; (800a32c <UART_SetConfig+0x338>)
 800a08e:	4293      	cmp	r3, r2
 800a090:	d176      	bne.n	800a180 <UART_SetConfig+0x18c>
 800a092:	4ba7      	ldr	r3, [pc, #668]	; (800a330 <UART_SetConfig+0x33c>)
 800a094:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a096:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a09a:	2b28      	cmp	r3, #40	; 0x28
 800a09c:	d86c      	bhi.n	800a178 <UART_SetConfig+0x184>
 800a09e:	a201      	add	r2, pc, #4	; (adr r2, 800a0a4 <UART_SetConfig+0xb0>)
 800a0a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a0a4:	0800a149 	.word	0x0800a149
 800a0a8:	0800a179 	.word	0x0800a179
 800a0ac:	0800a179 	.word	0x0800a179
 800a0b0:	0800a179 	.word	0x0800a179
 800a0b4:	0800a179 	.word	0x0800a179
 800a0b8:	0800a179 	.word	0x0800a179
 800a0bc:	0800a179 	.word	0x0800a179
 800a0c0:	0800a179 	.word	0x0800a179
 800a0c4:	0800a151 	.word	0x0800a151
 800a0c8:	0800a179 	.word	0x0800a179
 800a0cc:	0800a179 	.word	0x0800a179
 800a0d0:	0800a179 	.word	0x0800a179
 800a0d4:	0800a179 	.word	0x0800a179
 800a0d8:	0800a179 	.word	0x0800a179
 800a0dc:	0800a179 	.word	0x0800a179
 800a0e0:	0800a179 	.word	0x0800a179
 800a0e4:	0800a159 	.word	0x0800a159
 800a0e8:	0800a179 	.word	0x0800a179
 800a0ec:	0800a179 	.word	0x0800a179
 800a0f0:	0800a179 	.word	0x0800a179
 800a0f4:	0800a179 	.word	0x0800a179
 800a0f8:	0800a179 	.word	0x0800a179
 800a0fc:	0800a179 	.word	0x0800a179
 800a100:	0800a179 	.word	0x0800a179
 800a104:	0800a161 	.word	0x0800a161
 800a108:	0800a179 	.word	0x0800a179
 800a10c:	0800a179 	.word	0x0800a179
 800a110:	0800a179 	.word	0x0800a179
 800a114:	0800a179 	.word	0x0800a179
 800a118:	0800a179 	.word	0x0800a179
 800a11c:	0800a179 	.word	0x0800a179
 800a120:	0800a179 	.word	0x0800a179
 800a124:	0800a169 	.word	0x0800a169
 800a128:	0800a179 	.word	0x0800a179
 800a12c:	0800a179 	.word	0x0800a179
 800a130:	0800a179 	.word	0x0800a179
 800a134:	0800a179 	.word	0x0800a179
 800a138:	0800a179 	.word	0x0800a179
 800a13c:	0800a179 	.word	0x0800a179
 800a140:	0800a179 	.word	0x0800a179
 800a144:	0800a171 	.word	0x0800a171
 800a148:	2301      	movs	r3, #1
 800a14a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a14e:	e222      	b.n	800a596 <UART_SetConfig+0x5a2>
 800a150:	2304      	movs	r3, #4
 800a152:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a156:	e21e      	b.n	800a596 <UART_SetConfig+0x5a2>
 800a158:	2308      	movs	r3, #8
 800a15a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a15e:	e21a      	b.n	800a596 <UART_SetConfig+0x5a2>
 800a160:	2310      	movs	r3, #16
 800a162:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a166:	e216      	b.n	800a596 <UART_SetConfig+0x5a2>
 800a168:	2320      	movs	r3, #32
 800a16a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a16e:	e212      	b.n	800a596 <UART_SetConfig+0x5a2>
 800a170:	2340      	movs	r3, #64	; 0x40
 800a172:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a176:	e20e      	b.n	800a596 <UART_SetConfig+0x5a2>
 800a178:	2380      	movs	r3, #128	; 0x80
 800a17a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a17e:	e20a      	b.n	800a596 <UART_SetConfig+0x5a2>
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	681b      	ldr	r3, [r3, #0]
 800a184:	4a6b      	ldr	r2, [pc, #428]	; (800a334 <UART_SetConfig+0x340>)
 800a186:	4293      	cmp	r3, r2
 800a188:	d130      	bne.n	800a1ec <UART_SetConfig+0x1f8>
 800a18a:	4b69      	ldr	r3, [pc, #420]	; (800a330 <UART_SetConfig+0x33c>)
 800a18c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a18e:	f003 0307 	and.w	r3, r3, #7
 800a192:	2b05      	cmp	r3, #5
 800a194:	d826      	bhi.n	800a1e4 <UART_SetConfig+0x1f0>
 800a196:	a201      	add	r2, pc, #4	; (adr r2, 800a19c <UART_SetConfig+0x1a8>)
 800a198:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a19c:	0800a1b5 	.word	0x0800a1b5
 800a1a0:	0800a1bd 	.word	0x0800a1bd
 800a1a4:	0800a1c5 	.word	0x0800a1c5
 800a1a8:	0800a1cd 	.word	0x0800a1cd
 800a1ac:	0800a1d5 	.word	0x0800a1d5
 800a1b0:	0800a1dd 	.word	0x0800a1dd
 800a1b4:	2300      	movs	r3, #0
 800a1b6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a1ba:	e1ec      	b.n	800a596 <UART_SetConfig+0x5a2>
 800a1bc:	2304      	movs	r3, #4
 800a1be:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a1c2:	e1e8      	b.n	800a596 <UART_SetConfig+0x5a2>
 800a1c4:	2308      	movs	r3, #8
 800a1c6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a1ca:	e1e4      	b.n	800a596 <UART_SetConfig+0x5a2>
 800a1cc:	2310      	movs	r3, #16
 800a1ce:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a1d2:	e1e0      	b.n	800a596 <UART_SetConfig+0x5a2>
 800a1d4:	2320      	movs	r3, #32
 800a1d6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a1da:	e1dc      	b.n	800a596 <UART_SetConfig+0x5a2>
 800a1dc:	2340      	movs	r3, #64	; 0x40
 800a1de:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a1e2:	e1d8      	b.n	800a596 <UART_SetConfig+0x5a2>
 800a1e4:	2380      	movs	r3, #128	; 0x80
 800a1e6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a1ea:	e1d4      	b.n	800a596 <UART_SetConfig+0x5a2>
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	681b      	ldr	r3, [r3, #0]
 800a1f0:	4a51      	ldr	r2, [pc, #324]	; (800a338 <UART_SetConfig+0x344>)
 800a1f2:	4293      	cmp	r3, r2
 800a1f4:	d130      	bne.n	800a258 <UART_SetConfig+0x264>
 800a1f6:	4b4e      	ldr	r3, [pc, #312]	; (800a330 <UART_SetConfig+0x33c>)
 800a1f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a1fa:	f003 0307 	and.w	r3, r3, #7
 800a1fe:	2b05      	cmp	r3, #5
 800a200:	d826      	bhi.n	800a250 <UART_SetConfig+0x25c>
 800a202:	a201      	add	r2, pc, #4	; (adr r2, 800a208 <UART_SetConfig+0x214>)
 800a204:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a208:	0800a221 	.word	0x0800a221
 800a20c:	0800a229 	.word	0x0800a229
 800a210:	0800a231 	.word	0x0800a231
 800a214:	0800a239 	.word	0x0800a239
 800a218:	0800a241 	.word	0x0800a241
 800a21c:	0800a249 	.word	0x0800a249
 800a220:	2300      	movs	r3, #0
 800a222:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a226:	e1b6      	b.n	800a596 <UART_SetConfig+0x5a2>
 800a228:	2304      	movs	r3, #4
 800a22a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a22e:	e1b2      	b.n	800a596 <UART_SetConfig+0x5a2>
 800a230:	2308      	movs	r3, #8
 800a232:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a236:	e1ae      	b.n	800a596 <UART_SetConfig+0x5a2>
 800a238:	2310      	movs	r3, #16
 800a23a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a23e:	e1aa      	b.n	800a596 <UART_SetConfig+0x5a2>
 800a240:	2320      	movs	r3, #32
 800a242:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a246:	e1a6      	b.n	800a596 <UART_SetConfig+0x5a2>
 800a248:	2340      	movs	r3, #64	; 0x40
 800a24a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a24e:	e1a2      	b.n	800a596 <UART_SetConfig+0x5a2>
 800a250:	2380      	movs	r3, #128	; 0x80
 800a252:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a256:	e19e      	b.n	800a596 <UART_SetConfig+0x5a2>
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	681b      	ldr	r3, [r3, #0]
 800a25c:	4a37      	ldr	r2, [pc, #220]	; (800a33c <UART_SetConfig+0x348>)
 800a25e:	4293      	cmp	r3, r2
 800a260:	d130      	bne.n	800a2c4 <UART_SetConfig+0x2d0>
 800a262:	4b33      	ldr	r3, [pc, #204]	; (800a330 <UART_SetConfig+0x33c>)
 800a264:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a266:	f003 0307 	and.w	r3, r3, #7
 800a26a:	2b05      	cmp	r3, #5
 800a26c:	d826      	bhi.n	800a2bc <UART_SetConfig+0x2c8>
 800a26e:	a201      	add	r2, pc, #4	; (adr r2, 800a274 <UART_SetConfig+0x280>)
 800a270:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a274:	0800a28d 	.word	0x0800a28d
 800a278:	0800a295 	.word	0x0800a295
 800a27c:	0800a29d 	.word	0x0800a29d
 800a280:	0800a2a5 	.word	0x0800a2a5
 800a284:	0800a2ad 	.word	0x0800a2ad
 800a288:	0800a2b5 	.word	0x0800a2b5
 800a28c:	2300      	movs	r3, #0
 800a28e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a292:	e180      	b.n	800a596 <UART_SetConfig+0x5a2>
 800a294:	2304      	movs	r3, #4
 800a296:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a29a:	e17c      	b.n	800a596 <UART_SetConfig+0x5a2>
 800a29c:	2308      	movs	r3, #8
 800a29e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a2a2:	e178      	b.n	800a596 <UART_SetConfig+0x5a2>
 800a2a4:	2310      	movs	r3, #16
 800a2a6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a2aa:	e174      	b.n	800a596 <UART_SetConfig+0x5a2>
 800a2ac:	2320      	movs	r3, #32
 800a2ae:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a2b2:	e170      	b.n	800a596 <UART_SetConfig+0x5a2>
 800a2b4:	2340      	movs	r3, #64	; 0x40
 800a2b6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a2ba:	e16c      	b.n	800a596 <UART_SetConfig+0x5a2>
 800a2bc:	2380      	movs	r3, #128	; 0x80
 800a2be:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a2c2:	e168      	b.n	800a596 <UART_SetConfig+0x5a2>
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	681b      	ldr	r3, [r3, #0]
 800a2c8:	4a1d      	ldr	r2, [pc, #116]	; (800a340 <UART_SetConfig+0x34c>)
 800a2ca:	4293      	cmp	r3, r2
 800a2cc:	d142      	bne.n	800a354 <UART_SetConfig+0x360>
 800a2ce:	4b18      	ldr	r3, [pc, #96]	; (800a330 <UART_SetConfig+0x33c>)
 800a2d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a2d2:	f003 0307 	and.w	r3, r3, #7
 800a2d6:	2b05      	cmp	r3, #5
 800a2d8:	d838      	bhi.n	800a34c <UART_SetConfig+0x358>
 800a2da:	a201      	add	r2, pc, #4	; (adr r2, 800a2e0 <UART_SetConfig+0x2ec>)
 800a2dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a2e0:	0800a2f9 	.word	0x0800a2f9
 800a2e4:	0800a301 	.word	0x0800a301
 800a2e8:	0800a309 	.word	0x0800a309
 800a2ec:	0800a311 	.word	0x0800a311
 800a2f0:	0800a319 	.word	0x0800a319
 800a2f4:	0800a345 	.word	0x0800a345
 800a2f8:	2300      	movs	r3, #0
 800a2fa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a2fe:	e14a      	b.n	800a596 <UART_SetConfig+0x5a2>
 800a300:	2304      	movs	r3, #4
 800a302:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a306:	e146      	b.n	800a596 <UART_SetConfig+0x5a2>
 800a308:	2308      	movs	r3, #8
 800a30a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a30e:	e142      	b.n	800a596 <UART_SetConfig+0x5a2>
 800a310:	2310      	movs	r3, #16
 800a312:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a316:	e13e      	b.n	800a596 <UART_SetConfig+0x5a2>
 800a318:	2320      	movs	r3, #32
 800a31a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a31e:	e13a      	b.n	800a596 <UART_SetConfig+0x5a2>
 800a320:	cfff69f3 	.word	0xcfff69f3
 800a324:	58000c00 	.word	0x58000c00
 800a328:	11fff4ff 	.word	0x11fff4ff
 800a32c:	40011000 	.word	0x40011000
 800a330:	58024400 	.word	0x58024400
 800a334:	40004400 	.word	0x40004400
 800a338:	40004800 	.word	0x40004800
 800a33c:	40004c00 	.word	0x40004c00
 800a340:	40005000 	.word	0x40005000
 800a344:	2340      	movs	r3, #64	; 0x40
 800a346:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a34a:	e124      	b.n	800a596 <UART_SetConfig+0x5a2>
 800a34c:	2380      	movs	r3, #128	; 0x80
 800a34e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a352:	e120      	b.n	800a596 <UART_SetConfig+0x5a2>
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	681b      	ldr	r3, [r3, #0]
 800a358:	4acc      	ldr	r2, [pc, #816]	; (800a68c <UART_SetConfig+0x698>)
 800a35a:	4293      	cmp	r3, r2
 800a35c:	d176      	bne.n	800a44c <UART_SetConfig+0x458>
 800a35e:	4bcc      	ldr	r3, [pc, #816]	; (800a690 <UART_SetConfig+0x69c>)
 800a360:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a362:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a366:	2b28      	cmp	r3, #40	; 0x28
 800a368:	d86c      	bhi.n	800a444 <UART_SetConfig+0x450>
 800a36a:	a201      	add	r2, pc, #4	; (adr r2, 800a370 <UART_SetConfig+0x37c>)
 800a36c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a370:	0800a415 	.word	0x0800a415
 800a374:	0800a445 	.word	0x0800a445
 800a378:	0800a445 	.word	0x0800a445
 800a37c:	0800a445 	.word	0x0800a445
 800a380:	0800a445 	.word	0x0800a445
 800a384:	0800a445 	.word	0x0800a445
 800a388:	0800a445 	.word	0x0800a445
 800a38c:	0800a445 	.word	0x0800a445
 800a390:	0800a41d 	.word	0x0800a41d
 800a394:	0800a445 	.word	0x0800a445
 800a398:	0800a445 	.word	0x0800a445
 800a39c:	0800a445 	.word	0x0800a445
 800a3a0:	0800a445 	.word	0x0800a445
 800a3a4:	0800a445 	.word	0x0800a445
 800a3a8:	0800a445 	.word	0x0800a445
 800a3ac:	0800a445 	.word	0x0800a445
 800a3b0:	0800a425 	.word	0x0800a425
 800a3b4:	0800a445 	.word	0x0800a445
 800a3b8:	0800a445 	.word	0x0800a445
 800a3bc:	0800a445 	.word	0x0800a445
 800a3c0:	0800a445 	.word	0x0800a445
 800a3c4:	0800a445 	.word	0x0800a445
 800a3c8:	0800a445 	.word	0x0800a445
 800a3cc:	0800a445 	.word	0x0800a445
 800a3d0:	0800a42d 	.word	0x0800a42d
 800a3d4:	0800a445 	.word	0x0800a445
 800a3d8:	0800a445 	.word	0x0800a445
 800a3dc:	0800a445 	.word	0x0800a445
 800a3e0:	0800a445 	.word	0x0800a445
 800a3e4:	0800a445 	.word	0x0800a445
 800a3e8:	0800a445 	.word	0x0800a445
 800a3ec:	0800a445 	.word	0x0800a445
 800a3f0:	0800a435 	.word	0x0800a435
 800a3f4:	0800a445 	.word	0x0800a445
 800a3f8:	0800a445 	.word	0x0800a445
 800a3fc:	0800a445 	.word	0x0800a445
 800a400:	0800a445 	.word	0x0800a445
 800a404:	0800a445 	.word	0x0800a445
 800a408:	0800a445 	.word	0x0800a445
 800a40c:	0800a445 	.word	0x0800a445
 800a410:	0800a43d 	.word	0x0800a43d
 800a414:	2301      	movs	r3, #1
 800a416:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a41a:	e0bc      	b.n	800a596 <UART_SetConfig+0x5a2>
 800a41c:	2304      	movs	r3, #4
 800a41e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a422:	e0b8      	b.n	800a596 <UART_SetConfig+0x5a2>
 800a424:	2308      	movs	r3, #8
 800a426:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a42a:	e0b4      	b.n	800a596 <UART_SetConfig+0x5a2>
 800a42c:	2310      	movs	r3, #16
 800a42e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a432:	e0b0      	b.n	800a596 <UART_SetConfig+0x5a2>
 800a434:	2320      	movs	r3, #32
 800a436:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a43a:	e0ac      	b.n	800a596 <UART_SetConfig+0x5a2>
 800a43c:	2340      	movs	r3, #64	; 0x40
 800a43e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a442:	e0a8      	b.n	800a596 <UART_SetConfig+0x5a2>
 800a444:	2380      	movs	r3, #128	; 0x80
 800a446:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a44a:	e0a4      	b.n	800a596 <UART_SetConfig+0x5a2>
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	681b      	ldr	r3, [r3, #0]
 800a450:	4a90      	ldr	r2, [pc, #576]	; (800a694 <UART_SetConfig+0x6a0>)
 800a452:	4293      	cmp	r3, r2
 800a454:	d130      	bne.n	800a4b8 <UART_SetConfig+0x4c4>
 800a456:	4b8e      	ldr	r3, [pc, #568]	; (800a690 <UART_SetConfig+0x69c>)
 800a458:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a45a:	f003 0307 	and.w	r3, r3, #7
 800a45e:	2b05      	cmp	r3, #5
 800a460:	d826      	bhi.n	800a4b0 <UART_SetConfig+0x4bc>
 800a462:	a201      	add	r2, pc, #4	; (adr r2, 800a468 <UART_SetConfig+0x474>)
 800a464:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a468:	0800a481 	.word	0x0800a481
 800a46c:	0800a489 	.word	0x0800a489
 800a470:	0800a491 	.word	0x0800a491
 800a474:	0800a499 	.word	0x0800a499
 800a478:	0800a4a1 	.word	0x0800a4a1
 800a47c:	0800a4a9 	.word	0x0800a4a9
 800a480:	2300      	movs	r3, #0
 800a482:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a486:	e086      	b.n	800a596 <UART_SetConfig+0x5a2>
 800a488:	2304      	movs	r3, #4
 800a48a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a48e:	e082      	b.n	800a596 <UART_SetConfig+0x5a2>
 800a490:	2308      	movs	r3, #8
 800a492:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a496:	e07e      	b.n	800a596 <UART_SetConfig+0x5a2>
 800a498:	2310      	movs	r3, #16
 800a49a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a49e:	e07a      	b.n	800a596 <UART_SetConfig+0x5a2>
 800a4a0:	2320      	movs	r3, #32
 800a4a2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a4a6:	e076      	b.n	800a596 <UART_SetConfig+0x5a2>
 800a4a8:	2340      	movs	r3, #64	; 0x40
 800a4aa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a4ae:	e072      	b.n	800a596 <UART_SetConfig+0x5a2>
 800a4b0:	2380      	movs	r3, #128	; 0x80
 800a4b2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a4b6:	e06e      	b.n	800a596 <UART_SetConfig+0x5a2>
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	681b      	ldr	r3, [r3, #0]
 800a4bc:	4a76      	ldr	r2, [pc, #472]	; (800a698 <UART_SetConfig+0x6a4>)
 800a4be:	4293      	cmp	r3, r2
 800a4c0:	d130      	bne.n	800a524 <UART_SetConfig+0x530>
 800a4c2:	4b73      	ldr	r3, [pc, #460]	; (800a690 <UART_SetConfig+0x69c>)
 800a4c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a4c6:	f003 0307 	and.w	r3, r3, #7
 800a4ca:	2b05      	cmp	r3, #5
 800a4cc:	d826      	bhi.n	800a51c <UART_SetConfig+0x528>
 800a4ce:	a201      	add	r2, pc, #4	; (adr r2, 800a4d4 <UART_SetConfig+0x4e0>)
 800a4d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a4d4:	0800a4ed 	.word	0x0800a4ed
 800a4d8:	0800a4f5 	.word	0x0800a4f5
 800a4dc:	0800a4fd 	.word	0x0800a4fd
 800a4e0:	0800a505 	.word	0x0800a505
 800a4e4:	0800a50d 	.word	0x0800a50d
 800a4e8:	0800a515 	.word	0x0800a515
 800a4ec:	2300      	movs	r3, #0
 800a4ee:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a4f2:	e050      	b.n	800a596 <UART_SetConfig+0x5a2>
 800a4f4:	2304      	movs	r3, #4
 800a4f6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a4fa:	e04c      	b.n	800a596 <UART_SetConfig+0x5a2>
 800a4fc:	2308      	movs	r3, #8
 800a4fe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a502:	e048      	b.n	800a596 <UART_SetConfig+0x5a2>
 800a504:	2310      	movs	r3, #16
 800a506:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a50a:	e044      	b.n	800a596 <UART_SetConfig+0x5a2>
 800a50c:	2320      	movs	r3, #32
 800a50e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a512:	e040      	b.n	800a596 <UART_SetConfig+0x5a2>
 800a514:	2340      	movs	r3, #64	; 0x40
 800a516:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a51a:	e03c      	b.n	800a596 <UART_SetConfig+0x5a2>
 800a51c:	2380      	movs	r3, #128	; 0x80
 800a51e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a522:	e038      	b.n	800a596 <UART_SetConfig+0x5a2>
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	681b      	ldr	r3, [r3, #0]
 800a528:	4a5c      	ldr	r2, [pc, #368]	; (800a69c <UART_SetConfig+0x6a8>)
 800a52a:	4293      	cmp	r3, r2
 800a52c:	d130      	bne.n	800a590 <UART_SetConfig+0x59c>
 800a52e:	4b58      	ldr	r3, [pc, #352]	; (800a690 <UART_SetConfig+0x69c>)
 800a530:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a532:	f003 0307 	and.w	r3, r3, #7
 800a536:	2b05      	cmp	r3, #5
 800a538:	d826      	bhi.n	800a588 <UART_SetConfig+0x594>
 800a53a:	a201      	add	r2, pc, #4	; (adr r2, 800a540 <UART_SetConfig+0x54c>)
 800a53c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a540:	0800a559 	.word	0x0800a559
 800a544:	0800a561 	.word	0x0800a561
 800a548:	0800a569 	.word	0x0800a569
 800a54c:	0800a571 	.word	0x0800a571
 800a550:	0800a579 	.word	0x0800a579
 800a554:	0800a581 	.word	0x0800a581
 800a558:	2302      	movs	r3, #2
 800a55a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a55e:	e01a      	b.n	800a596 <UART_SetConfig+0x5a2>
 800a560:	2304      	movs	r3, #4
 800a562:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a566:	e016      	b.n	800a596 <UART_SetConfig+0x5a2>
 800a568:	2308      	movs	r3, #8
 800a56a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a56e:	e012      	b.n	800a596 <UART_SetConfig+0x5a2>
 800a570:	2310      	movs	r3, #16
 800a572:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a576:	e00e      	b.n	800a596 <UART_SetConfig+0x5a2>
 800a578:	2320      	movs	r3, #32
 800a57a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a57e:	e00a      	b.n	800a596 <UART_SetConfig+0x5a2>
 800a580:	2340      	movs	r3, #64	; 0x40
 800a582:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a586:	e006      	b.n	800a596 <UART_SetConfig+0x5a2>
 800a588:	2380      	movs	r3, #128	; 0x80
 800a58a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a58e:	e002      	b.n	800a596 <UART_SetConfig+0x5a2>
 800a590:	2380      	movs	r3, #128	; 0x80
 800a592:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	681b      	ldr	r3, [r3, #0]
 800a59a:	4a40      	ldr	r2, [pc, #256]	; (800a69c <UART_SetConfig+0x6a8>)
 800a59c:	4293      	cmp	r3, r2
 800a59e:	f040 80ef 	bne.w	800a780 <UART_SetConfig+0x78c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800a5a2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800a5a6:	2b20      	cmp	r3, #32
 800a5a8:	dc46      	bgt.n	800a638 <UART_SetConfig+0x644>
 800a5aa:	2b02      	cmp	r3, #2
 800a5ac:	f2c0 8081 	blt.w	800a6b2 <UART_SetConfig+0x6be>
 800a5b0:	3b02      	subs	r3, #2
 800a5b2:	2b1e      	cmp	r3, #30
 800a5b4:	d87d      	bhi.n	800a6b2 <UART_SetConfig+0x6be>
 800a5b6:	a201      	add	r2, pc, #4	; (adr r2, 800a5bc <UART_SetConfig+0x5c8>)
 800a5b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a5bc:	0800a63f 	.word	0x0800a63f
 800a5c0:	0800a6b3 	.word	0x0800a6b3
 800a5c4:	0800a647 	.word	0x0800a647
 800a5c8:	0800a6b3 	.word	0x0800a6b3
 800a5cc:	0800a6b3 	.word	0x0800a6b3
 800a5d0:	0800a6b3 	.word	0x0800a6b3
 800a5d4:	0800a657 	.word	0x0800a657
 800a5d8:	0800a6b3 	.word	0x0800a6b3
 800a5dc:	0800a6b3 	.word	0x0800a6b3
 800a5e0:	0800a6b3 	.word	0x0800a6b3
 800a5e4:	0800a6b3 	.word	0x0800a6b3
 800a5e8:	0800a6b3 	.word	0x0800a6b3
 800a5ec:	0800a6b3 	.word	0x0800a6b3
 800a5f0:	0800a6b3 	.word	0x0800a6b3
 800a5f4:	0800a667 	.word	0x0800a667
 800a5f8:	0800a6b3 	.word	0x0800a6b3
 800a5fc:	0800a6b3 	.word	0x0800a6b3
 800a600:	0800a6b3 	.word	0x0800a6b3
 800a604:	0800a6b3 	.word	0x0800a6b3
 800a608:	0800a6b3 	.word	0x0800a6b3
 800a60c:	0800a6b3 	.word	0x0800a6b3
 800a610:	0800a6b3 	.word	0x0800a6b3
 800a614:	0800a6b3 	.word	0x0800a6b3
 800a618:	0800a6b3 	.word	0x0800a6b3
 800a61c:	0800a6b3 	.word	0x0800a6b3
 800a620:	0800a6b3 	.word	0x0800a6b3
 800a624:	0800a6b3 	.word	0x0800a6b3
 800a628:	0800a6b3 	.word	0x0800a6b3
 800a62c:	0800a6b3 	.word	0x0800a6b3
 800a630:	0800a6b3 	.word	0x0800a6b3
 800a634:	0800a6a5 	.word	0x0800a6a5
 800a638:	2b40      	cmp	r3, #64	; 0x40
 800a63a:	d036      	beq.n	800a6aa <UART_SetConfig+0x6b6>
 800a63c:	e039      	b.n	800a6b2 <UART_SetConfig+0x6be>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800a63e:	f7fe f967 	bl	8008910 <HAL_RCCEx_GetD3PCLK1Freq>
 800a642:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800a644:	e03b      	b.n	800a6be <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a646:	f107 0314 	add.w	r3, r7, #20
 800a64a:	4618      	mov	r0, r3
 800a64c:	f7fe f976 	bl	800893c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800a650:	69bb      	ldr	r3, [r7, #24]
 800a652:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a654:	e033      	b.n	800a6be <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a656:	f107 0308 	add.w	r3, r7, #8
 800a65a:	4618      	mov	r0, r3
 800a65c:	f7fe fac2 	bl	8008be4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800a660:	68fb      	ldr	r3, [r7, #12]
 800a662:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a664:	e02b      	b.n	800a6be <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a666:	4b0a      	ldr	r3, [pc, #40]	; (800a690 <UART_SetConfig+0x69c>)
 800a668:	681b      	ldr	r3, [r3, #0]
 800a66a:	f003 0320 	and.w	r3, r3, #32
 800a66e:	2b00      	cmp	r3, #0
 800a670:	d009      	beq.n	800a686 <UART_SetConfig+0x692>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800a672:	4b07      	ldr	r3, [pc, #28]	; (800a690 <UART_SetConfig+0x69c>)
 800a674:	681b      	ldr	r3, [r3, #0]
 800a676:	08db      	lsrs	r3, r3, #3
 800a678:	f003 0303 	and.w	r3, r3, #3
 800a67c:	4a08      	ldr	r2, [pc, #32]	; (800a6a0 <UART_SetConfig+0x6ac>)
 800a67e:	fa22 f303 	lsr.w	r3, r2, r3
 800a682:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800a684:	e01b      	b.n	800a6be <UART_SetConfig+0x6ca>
          pclk = (uint32_t) HSI_VALUE;
 800a686:	4b06      	ldr	r3, [pc, #24]	; (800a6a0 <UART_SetConfig+0x6ac>)
 800a688:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a68a:	e018      	b.n	800a6be <UART_SetConfig+0x6ca>
 800a68c:	40011400 	.word	0x40011400
 800a690:	58024400 	.word	0x58024400
 800a694:	40007800 	.word	0x40007800
 800a698:	40007c00 	.word	0x40007c00
 800a69c:	58000c00 	.word	0x58000c00
 800a6a0:	03d09000 	.word	0x03d09000
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800a6a4:	4bc4      	ldr	r3, [pc, #784]	; (800a9b8 <UART_SetConfig+0x9c4>)
 800a6a6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a6a8:	e009      	b.n	800a6be <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a6aa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a6ae:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a6b0:	e005      	b.n	800a6be <UART_SetConfig+0x6ca>
      default:
        pclk = 0U;
 800a6b2:	2300      	movs	r3, #0
 800a6b4:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800a6b6:	2301      	movs	r3, #1
 800a6b8:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 800a6bc:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800a6be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a6c0:	2b00      	cmp	r3, #0
 800a6c2:	f000 81da 	beq.w	800aa7a <UART_SetConfig+0xa86>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a6ca:	4abc      	ldr	r2, [pc, #752]	; (800a9bc <UART_SetConfig+0x9c8>)
 800a6cc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a6d0:	461a      	mov	r2, r3
 800a6d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a6d4:	fbb3 f3f2 	udiv	r3, r3, r2
 800a6d8:	623b      	str	r3, [r7, #32]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	685a      	ldr	r2, [r3, #4]
 800a6de:	4613      	mov	r3, r2
 800a6e0:	005b      	lsls	r3, r3, #1
 800a6e2:	4413      	add	r3, r2
 800a6e4:	6a3a      	ldr	r2, [r7, #32]
 800a6e6:	429a      	cmp	r2, r3
 800a6e8:	d305      	bcc.n	800a6f6 <UART_SetConfig+0x702>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	685b      	ldr	r3, [r3, #4]
 800a6ee:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a6f0:	6a3a      	ldr	r2, [r7, #32]
 800a6f2:	429a      	cmp	r2, r3
 800a6f4:	d903      	bls.n	800a6fe <UART_SetConfig+0x70a>
      {
        ret = HAL_ERROR;
 800a6f6:	2301      	movs	r3, #1
 800a6f8:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 800a6fc:	e1bd      	b.n	800aa7a <UART_SetConfig+0xa86>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a6fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a700:	4618      	mov	r0, r3
 800a702:	f04f 0100 	mov.w	r1, #0
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a70a:	4aac      	ldr	r2, [pc, #688]	; (800a9bc <UART_SetConfig+0x9c8>)
 800a70c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a710:	b29a      	uxth	r2, r3
 800a712:	f04f 0300 	mov.w	r3, #0
 800a716:	f7f5 fde3 	bl	80002e0 <__aeabi_uldivmod>
 800a71a:	4602      	mov	r2, r0
 800a71c:	460b      	mov	r3, r1
 800a71e:	4610      	mov	r0, r2
 800a720:	4619      	mov	r1, r3
 800a722:	f04f 0200 	mov.w	r2, #0
 800a726:	f04f 0300 	mov.w	r3, #0
 800a72a:	020b      	lsls	r3, r1, #8
 800a72c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800a730:	0202      	lsls	r2, r0, #8
 800a732:	6879      	ldr	r1, [r7, #4]
 800a734:	6849      	ldr	r1, [r1, #4]
 800a736:	0849      	lsrs	r1, r1, #1
 800a738:	4608      	mov	r0, r1
 800a73a:	f04f 0100 	mov.w	r1, #0
 800a73e:	1814      	adds	r4, r2, r0
 800a740:	eb43 0501 	adc.w	r5, r3, r1
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	685b      	ldr	r3, [r3, #4]
 800a748:	461a      	mov	r2, r3
 800a74a:	f04f 0300 	mov.w	r3, #0
 800a74e:	4620      	mov	r0, r4
 800a750:	4629      	mov	r1, r5
 800a752:	f7f5 fdc5 	bl	80002e0 <__aeabi_uldivmod>
 800a756:	4602      	mov	r2, r0
 800a758:	460b      	mov	r3, r1
 800a75a:	4613      	mov	r3, r2
 800a75c:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a75e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a760:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a764:	d308      	bcc.n	800a778 <UART_SetConfig+0x784>
 800a766:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a768:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a76c:	d204      	bcs.n	800a778 <UART_SetConfig+0x784>
        {
          huart->Instance->BRR = usartdiv;
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	681b      	ldr	r3, [r3, #0]
 800a772:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a774:	60da      	str	r2, [r3, #12]
 800a776:	e180      	b.n	800aa7a <UART_SetConfig+0xa86>
        }
        else
        {
          ret = HAL_ERROR;
 800a778:	2301      	movs	r3, #1
 800a77a:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 800a77e:	e17c      	b.n	800aa7a <UART_SetConfig+0xa86>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	69db      	ldr	r3, [r3, #28]
 800a784:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a788:	f040 80bf 	bne.w	800a90a <UART_SetConfig+0x916>
  {
    switch (clocksource)
 800a78c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800a790:	2b20      	cmp	r3, #32
 800a792:	dc49      	bgt.n	800a828 <UART_SetConfig+0x834>
 800a794:	2b00      	cmp	r3, #0
 800a796:	db7c      	blt.n	800a892 <UART_SetConfig+0x89e>
 800a798:	2b20      	cmp	r3, #32
 800a79a:	d87a      	bhi.n	800a892 <UART_SetConfig+0x89e>
 800a79c:	a201      	add	r2, pc, #4	; (adr r2, 800a7a4 <UART_SetConfig+0x7b0>)
 800a79e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a7a2:	bf00      	nop
 800a7a4:	0800a82f 	.word	0x0800a82f
 800a7a8:	0800a837 	.word	0x0800a837
 800a7ac:	0800a893 	.word	0x0800a893
 800a7b0:	0800a893 	.word	0x0800a893
 800a7b4:	0800a83f 	.word	0x0800a83f
 800a7b8:	0800a893 	.word	0x0800a893
 800a7bc:	0800a893 	.word	0x0800a893
 800a7c0:	0800a893 	.word	0x0800a893
 800a7c4:	0800a84f 	.word	0x0800a84f
 800a7c8:	0800a893 	.word	0x0800a893
 800a7cc:	0800a893 	.word	0x0800a893
 800a7d0:	0800a893 	.word	0x0800a893
 800a7d4:	0800a893 	.word	0x0800a893
 800a7d8:	0800a893 	.word	0x0800a893
 800a7dc:	0800a893 	.word	0x0800a893
 800a7e0:	0800a893 	.word	0x0800a893
 800a7e4:	0800a85f 	.word	0x0800a85f
 800a7e8:	0800a893 	.word	0x0800a893
 800a7ec:	0800a893 	.word	0x0800a893
 800a7f0:	0800a893 	.word	0x0800a893
 800a7f4:	0800a893 	.word	0x0800a893
 800a7f8:	0800a893 	.word	0x0800a893
 800a7fc:	0800a893 	.word	0x0800a893
 800a800:	0800a893 	.word	0x0800a893
 800a804:	0800a893 	.word	0x0800a893
 800a808:	0800a893 	.word	0x0800a893
 800a80c:	0800a893 	.word	0x0800a893
 800a810:	0800a893 	.word	0x0800a893
 800a814:	0800a893 	.word	0x0800a893
 800a818:	0800a893 	.word	0x0800a893
 800a81c:	0800a893 	.word	0x0800a893
 800a820:	0800a893 	.word	0x0800a893
 800a824:	0800a885 	.word	0x0800a885
 800a828:	2b40      	cmp	r3, #64	; 0x40
 800a82a:	d02e      	beq.n	800a88a <UART_SetConfig+0x896>
 800a82c:	e031      	b.n	800a892 <UART_SetConfig+0x89e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a82e:	f7fd f8c1 	bl	80079b4 <HAL_RCC_GetPCLK1Freq>
 800a832:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800a834:	e033      	b.n	800a89e <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a836:	f7fd f8d3 	bl	80079e0 <HAL_RCC_GetPCLK2Freq>
 800a83a:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800a83c:	e02f      	b.n	800a89e <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a83e:	f107 0314 	add.w	r3, r7, #20
 800a842:	4618      	mov	r0, r3
 800a844:	f7fe f87a 	bl	800893c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800a848:	69bb      	ldr	r3, [r7, #24]
 800a84a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a84c:	e027      	b.n	800a89e <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a84e:	f107 0308 	add.w	r3, r7, #8
 800a852:	4618      	mov	r0, r3
 800a854:	f7fe f9c6 	bl	8008be4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800a858:	68fb      	ldr	r3, [r7, #12]
 800a85a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a85c:	e01f      	b.n	800a89e <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a85e:	4b58      	ldr	r3, [pc, #352]	; (800a9c0 <UART_SetConfig+0x9cc>)
 800a860:	681b      	ldr	r3, [r3, #0]
 800a862:	f003 0320 	and.w	r3, r3, #32
 800a866:	2b00      	cmp	r3, #0
 800a868:	d009      	beq.n	800a87e <UART_SetConfig+0x88a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800a86a:	4b55      	ldr	r3, [pc, #340]	; (800a9c0 <UART_SetConfig+0x9cc>)
 800a86c:	681b      	ldr	r3, [r3, #0]
 800a86e:	08db      	lsrs	r3, r3, #3
 800a870:	f003 0303 	and.w	r3, r3, #3
 800a874:	4a53      	ldr	r2, [pc, #332]	; (800a9c4 <UART_SetConfig+0x9d0>)
 800a876:	fa22 f303 	lsr.w	r3, r2, r3
 800a87a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800a87c:	e00f      	b.n	800a89e <UART_SetConfig+0x8aa>
          pclk = (uint32_t) HSI_VALUE;
 800a87e:	4b51      	ldr	r3, [pc, #324]	; (800a9c4 <UART_SetConfig+0x9d0>)
 800a880:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a882:	e00c      	b.n	800a89e <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800a884:	4b4c      	ldr	r3, [pc, #304]	; (800a9b8 <UART_SetConfig+0x9c4>)
 800a886:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a888:	e009      	b.n	800a89e <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a88a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a88e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a890:	e005      	b.n	800a89e <UART_SetConfig+0x8aa>
      default:
        pclk = 0U;
 800a892:	2300      	movs	r3, #0
 800a894:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800a896:	2301      	movs	r3, #1
 800a898:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 800a89c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a89e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a8a0:	2b00      	cmp	r3, #0
 800a8a2:	f000 80ea 	beq.w	800aa7a <UART_SetConfig+0xa86>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a8aa:	4a44      	ldr	r2, [pc, #272]	; (800a9bc <UART_SetConfig+0x9c8>)
 800a8ac:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a8b0:	461a      	mov	r2, r3
 800a8b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a8b4:	fbb3 f3f2 	udiv	r3, r3, r2
 800a8b8:	005a      	lsls	r2, r3, #1
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	685b      	ldr	r3, [r3, #4]
 800a8be:	085b      	lsrs	r3, r3, #1
 800a8c0:	441a      	add	r2, r3
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	685b      	ldr	r3, [r3, #4]
 800a8c6:	fbb2 f3f3 	udiv	r3, r2, r3
 800a8ca:	b29b      	uxth	r3, r3
 800a8cc:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a8ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a8d0:	2b0f      	cmp	r3, #15
 800a8d2:	d916      	bls.n	800a902 <UART_SetConfig+0x90e>
 800a8d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a8d6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a8da:	d212      	bcs.n	800a902 <UART_SetConfig+0x90e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a8dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a8de:	b29b      	uxth	r3, r3
 800a8e0:	f023 030f 	bic.w	r3, r3, #15
 800a8e4:	84fb      	strh	r3, [r7, #38]	; 0x26
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a8e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a8e8:	085b      	lsrs	r3, r3, #1
 800a8ea:	b29b      	uxth	r3, r3
 800a8ec:	f003 0307 	and.w	r3, r3, #7
 800a8f0:	b29a      	uxth	r2, r3
 800a8f2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800a8f4:	4313      	orrs	r3, r2
 800a8f6:	84fb      	strh	r3, [r7, #38]	; 0x26
        huart->Instance->BRR = brrtemp;
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	681b      	ldr	r3, [r3, #0]
 800a8fc:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800a8fe:	60da      	str	r2, [r3, #12]
 800a900:	e0bb      	b.n	800aa7a <UART_SetConfig+0xa86>
      }
      else
      {
        ret = HAL_ERROR;
 800a902:	2301      	movs	r3, #1
 800a904:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 800a908:	e0b7      	b.n	800aa7a <UART_SetConfig+0xa86>
      }
    }
  }
  else
  {
    switch (clocksource)
 800a90a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800a90e:	2b20      	cmp	r3, #32
 800a910:	dc4a      	bgt.n	800a9a8 <UART_SetConfig+0x9b4>
 800a912:	2b00      	cmp	r3, #0
 800a914:	f2c0 8086 	blt.w	800aa24 <UART_SetConfig+0xa30>
 800a918:	2b20      	cmp	r3, #32
 800a91a:	f200 8083 	bhi.w	800aa24 <UART_SetConfig+0xa30>
 800a91e:	a201      	add	r2, pc, #4	; (adr r2, 800a924 <UART_SetConfig+0x930>)
 800a920:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a924:	0800a9af 	.word	0x0800a9af
 800a928:	0800a9c9 	.word	0x0800a9c9
 800a92c:	0800aa25 	.word	0x0800aa25
 800a930:	0800aa25 	.word	0x0800aa25
 800a934:	0800a9d1 	.word	0x0800a9d1
 800a938:	0800aa25 	.word	0x0800aa25
 800a93c:	0800aa25 	.word	0x0800aa25
 800a940:	0800aa25 	.word	0x0800aa25
 800a944:	0800a9e1 	.word	0x0800a9e1
 800a948:	0800aa25 	.word	0x0800aa25
 800a94c:	0800aa25 	.word	0x0800aa25
 800a950:	0800aa25 	.word	0x0800aa25
 800a954:	0800aa25 	.word	0x0800aa25
 800a958:	0800aa25 	.word	0x0800aa25
 800a95c:	0800aa25 	.word	0x0800aa25
 800a960:	0800aa25 	.word	0x0800aa25
 800a964:	0800a9f1 	.word	0x0800a9f1
 800a968:	0800aa25 	.word	0x0800aa25
 800a96c:	0800aa25 	.word	0x0800aa25
 800a970:	0800aa25 	.word	0x0800aa25
 800a974:	0800aa25 	.word	0x0800aa25
 800a978:	0800aa25 	.word	0x0800aa25
 800a97c:	0800aa25 	.word	0x0800aa25
 800a980:	0800aa25 	.word	0x0800aa25
 800a984:	0800aa25 	.word	0x0800aa25
 800a988:	0800aa25 	.word	0x0800aa25
 800a98c:	0800aa25 	.word	0x0800aa25
 800a990:	0800aa25 	.word	0x0800aa25
 800a994:	0800aa25 	.word	0x0800aa25
 800a998:	0800aa25 	.word	0x0800aa25
 800a99c:	0800aa25 	.word	0x0800aa25
 800a9a0:	0800aa25 	.word	0x0800aa25
 800a9a4:	0800aa17 	.word	0x0800aa17
 800a9a8:	2b40      	cmp	r3, #64	; 0x40
 800a9aa:	d037      	beq.n	800aa1c <UART_SetConfig+0xa28>
 800a9ac:	e03a      	b.n	800aa24 <UART_SetConfig+0xa30>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a9ae:	f7fd f801 	bl	80079b4 <HAL_RCC_GetPCLK1Freq>
 800a9b2:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800a9b4:	e03c      	b.n	800aa30 <UART_SetConfig+0xa3c>
 800a9b6:	bf00      	nop
 800a9b8:	003d0900 	.word	0x003d0900
 800a9bc:	0800da40 	.word	0x0800da40
 800a9c0:	58024400 	.word	0x58024400
 800a9c4:	03d09000 	.word	0x03d09000
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a9c8:	f7fd f80a 	bl	80079e0 <HAL_RCC_GetPCLK2Freq>
 800a9cc:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800a9ce:	e02f      	b.n	800aa30 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a9d0:	f107 0314 	add.w	r3, r7, #20
 800a9d4:	4618      	mov	r0, r3
 800a9d6:	f7fd ffb1 	bl	800893c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800a9da:	69bb      	ldr	r3, [r7, #24]
 800a9dc:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a9de:	e027      	b.n	800aa30 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a9e0:	f107 0308 	add.w	r3, r7, #8
 800a9e4:	4618      	mov	r0, r3
 800a9e6:	f7fe f8fd 	bl	8008be4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800a9ea:	68fb      	ldr	r3, [r7, #12]
 800a9ec:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a9ee:	e01f      	b.n	800aa30 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a9f0:	4b2c      	ldr	r3, [pc, #176]	; (800aaa4 <UART_SetConfig+0xab0>)
 800a9f2:	681b      	ldr	r3, [r3, #0]
 800a9f4:	f003 0320 	and.w	r3, r3, #32
 800a9f8:	2b00      	cmp	r3, #0
 800a9fa:	d009      	beq.n	800aa10 <UART_SetConfig+0xa1c>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800a9fc:	4b29      	ldr	r3, [pc, #164]	; (800aaa4 <UART_SetConfig+0xab0>)
 800a9fe:	681b      	ldr	r3, [r3, #0]
 800aa00:	08db      	lsrs	r3, r3, #3
 800aa02:	f003 0303 	and.w	r3, r3, #3
 800aa06:	4a28      	ldr	r2, [pc, #160]	; (800aaa8 <UART_SetConfig+0xab4>)
 800aa08:	fa22 f303 	lsr.w	r3, r2, r3
 800aa0c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800aa0e:	e00f      	b.n	800aa30 <UART_SetConfig+0xa3c>
          pclk = (uint32_t) HSI_VALUE;
 800aa10:	4b25      	ldr	r3, [pc, #148]	; (800aaa8 <UART_SetConfig+0xab4>)
 800aa12:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800aa14:	e00c      	b.n	800aa30 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800aa16:	4b25      	ldr	r3, [pc, #148]	; (800aaac <UART_SetConfig+0xab8>)
 800aa18:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800aa1a:	e009      	b.n	800aa30 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800aa1c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800aa20:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800aa22:	e005      	b.n	800aa30 <UART_SetConfig+0xa3c>
      default:
        pclk = 0U;
 800aa24:	2300      	movs	r3, #0
 800aa26:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800aa28:	2301      	movs	r3, #1
 800aa2a:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 800aa2e:	bf00      	nop
    }

    if (pclk != 0U)
 800aa30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aa32:	2b00      	cmp	r3, #0
 800aa34:	d021      	beq.n	800aa7a <UART_SetConfig+0xa86>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800aa36:	687b      	ldr	r3, [r7, #4]
 800aa38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aa3a:	4a1d      	ldr	r2, [pc, #116]	; (800aab0 <UART_SetConfig+0xabc>)
 800aa3c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800aa40:	461a      	mov	r2, r3
 800aa42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aa44:	fbb3 f2f2 	udiv	r2, r3, r2
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	685b      	ldr	r3, [r3, #4]
 800aa4c:	085b      	lsrs	r3, r3, #1
 800aa4e:	441a      	add	r2, r3
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	685b      	ldr	r3, [r3, #4]
 800aa54:	fbb2 f3f3 	udiv	r3, r2, r3
 800aa58:	b29b      	uxth	r3, r3
 800aa5a:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800aa5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa5e:	2b0f      	cmp	r3, #15
 800aa60:	d908      	bls.n	800aa74 <UART_SetConfig+0xa80>
 800aa62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa64:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800aa68:	d204      	bcs.n	800aa74 <UART_SetConfig+0xa80>
      {
        huart->Instance->BRR = usartdiv;
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	681b      	ldr	r3, [r3, #0]
 800aa6e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800aa70:	60da      	str	r2, [r3, #12]
 800aa72:	e002      	b.n	800aa7a <UART_SetConfig+0xa86>
      }
      else
      {
        ret = HAL_ERROR;
 800aa74:	2301      	movs	r3, #1
 800aa76:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	2201      	movs	r2, #1
 800aa7e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800aa82:	687b      	ldr	r3, [r7, #4]
 800aa84:	2201      	movs	r2, #1
 800aa86:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800aa8a:	687b      	ldr	r3, [r7, #4]
 800aa8c:	2200      	movs	r2, #0
 800aa8e:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	2200      	movs	r2, #0
 800aa94:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800aa96:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
}
 800aa9a:	4618      	mov	r0, r3
 800aa9c:	3738      	adds	r7, #56	; 0x38
 800aa9e:	46bd      	mov	sp, r7
 800aaa0:	bdb0      	pop	{r4, r5, r7, pc}
 800aaa2:	bf00      	nop
 800aaa4:	58024400 	.word	0x58024400
 800aaa8:	03d09000 	.word	0x03d09000
 800aaac:	003d0900 	.word	0x003d0900
 800aab0:	0800da40 	.word	0x0800da40

0800aab4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800aab4:	b480      	push	{r7}
 800aab6:	b083      	sub	sp, #12
 800aab8:	af00      	add	r7, sp, #0
 800aaba:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aac0:	f003 0301 	and.w	r3, r3, #1
 800aac4:	2b00      	cmp	r3, #0
 800aac6:	d00a      	beq.n	800aade <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	681b      	ldr	r3, [r3, #0]
 800aacc:	685b      	ldr	r3, [r3, #4]
 800aace:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	681b      	ldr	r3, [r3, #0]
 800aada:	430a      	orrs	r2, r1
 800aadc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aae2:	f003 0302 	and.w	r3, r3, #2
 800aae6:	2b00      	cmp	r3, #0
 800aae8:	d00a      	beq.n	800ab00 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	681b      	ldr	r3, [r3, #0]
 800aaee:	685b      	ldr	r3, [r3, #4]
 800aaf0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	681b      	ldr	r3, [r3, #0]
 800aafc:	430a      	orrs	r2, r1
 800aafe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ab04:	f003 0304 	and.w	r3, r3, #4
 800ab08:	2b00      	cmp	r3, #0
 800ab0a:	d00a      	beq.n	800ab22 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	681b      	ldr	r3, [r3, #0]
 800ab10:	685b      	ldr	r3, [r3, #4]
 800ab12:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	681b      	ldr	r3, [r3, #0]
 800ab1e:	430a      	orrs	r2, r1
 800ab20:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ab26:	f003 0308 	and.w	r3, r3, #8
 800ab2a:	2b00      	cmp	r3, #0
 800ab2c:	d00a      	beq.n	800ab44 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	681b      	ldr	r3, [r3, #0]
 800ab32:	685b      	ldr	r3, [r3, #4]
 800ab34:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800ab38:	687b      	ldr	r3, [r7, #4]
 800ab3a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	681b      	ldr	r3, [r3, #0]
 800ab40:	430a      	orrs	r2, r1
 800ab42:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800ab44:	687b      	ldr	r3, [r7, #4]
 800ab46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ab48:	f003 0310 	and.w	r3, r3, #16
 800ab4c:	2b00      	cmp	r3, #0
 800ab4e:	d00a      	beq.n	800ab66 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	681b      	ldr	r3, [r3, #0]
 800ab54:	689b      	ldr	r3, [r3, #8]
 800ab56:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	681b      	ldr	r3, [r3, #0]
 800ab62:	430a      	orrs	r2, r1
 800ab64:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ab6a:	f003 0320 	and.w	r3, r3, #32
 800ab6e:	2b00      	cmp	r3, #0
 800ab70:	d00a      	beq.n	800ab88 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	681b      	ldr	r3, [r3, #0]
 800ab76:	689b      	ldr	r3, [r3, #8]
 800ab78:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	681b      	ldr	r3, [r3, #0]
 800ab84:	430a      	orrs	r2, r1
 800ab86:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ab8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ab90:	2b00      	cmp	r3, #0
 800ab92:	d01a      	beq.n	800abca <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	681b      	ldr	r3, [r3, #0]
 800ab98:	685b      	ldr	r3, [r3, #4]
 800ab9a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	681b      	ldr	r3, [r3, #0]
 800aba6:	430a      	orrs	r2, r1
 800aba8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800abaa:	687b      	ldr	r3, [r7, #4]
 800abac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800abae:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800abb2:	d10a      	bne.n	800abca <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800abb4:	687b      	ldr	r3, [r7, #4]
 800abb6:	681b      	ldr	r3, [r3, #0]
 800abb8:	685b      	ldr	r3, [r3, #4]
 800abba:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	681b      	ldr	r3, [r3, #0]
 800abc6:	430a      	orrs	r2, r1
 800abc8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800abce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800abd2:	2b00      	cmp	r3, #0
 800abd4:	d00a      	beq.n	800abec <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	681b      	ldr	r3, [r3, #0]
 800abda:	685b      	ldr	r3, [r3, #4]
 800abdc:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	681b      	ldr	r3, [r3, #0]
 800abe8:	430a      	orrs	r2, r1
 800abea:	605a      	str	r2, [r3, #4]
  }
}
 800abec:	bf00      	nop
 800abee:	370c      	adds	r7, #12
 800abf0:	46bd      	mov	sp, r7
 800abf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abf6:	4770      	bx	lr

0800abf8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800abf8:	b580      	push	{r7, lr}
 800abfa:	b086      	sub	sp, #24
 800abfc:	af02      	add	r7, sp, #8
 800abfe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	2200      	movs	r2, #0
 800ac04:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800ac08:	f7f8 fdac 	bl	8003764 <HAL_GetTick>
 800ac0c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800ac0e:	687b      	ldr	r3, [r7, #4]
 800ac10:	681b      	ldr	r3, [r3, #0]
 800ac12:	681b      	ldr	r3, [r3, #0]
 800ac14:	f003 0308 	and.w	r3, r3, #8
 800ac18:	2b08      	cmp	r3, #8
 800ac1a:	d10e      	bne.n	800ac3a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ac1c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800ac20:	9300      	str	r3, [sp, #0]
 800ac22:	68fb      	ldr	r3, [r7, #12]
 800ac24:	2200      	movs	r2, #0
 800ac26:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800ac2a:	6878      	ldr	r0, [r7, #4]
 800ac2c:	f000 f82f 	bl	800ac8e <UART_WaitOnFlagUntilTimeout>
 800ac30:	4603      	mov	r3, r0
 800ac32:	2b00      	cmp	r3, #0
 800ac34:	d001      	beq.n	800ac3a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ac36:	2303      	movs	r3, #3
 800ac38:	e025      	b.n	800ac86 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	681b      	ldr	r3, [r3, #0]
 800ac3e:	681b      	ldr	r3, [r3, #0]
 800ac40:	f003 0304 	and.w	r3, r3, #4
 800ac44:	2b04      	cmp	r3, #4
 800ac46:	d10e      	bne.n	800ac66 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ac48:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800ac4c:	9300      	str	r3, [sp, #0]
 800ac4e:	68fb      	ldr	r3, [r7, #12]
 800ac50:	2200      	movs	r2, #0
 800ac52:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800ac56:	6878      	ldr	r0, [r7, #4]
 800ac58:	f000 f819 	bl	800ac8e <UART_WaitOnFlagUntilTimeout>
 800ac5c:	4603      	mov	r3, r0
 800ac5e:	2b00      	cmp	r3, #0
 800ac60:	d001      	beq.n	800ac66 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ac62:	2303      	movs	r3, #3
 800ac64:	e00f      	b.n	800ac86 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800ac66:	687b      	ldr	r3, [r7, #4]
 800ac68:	2220      	movs	r2, #32
 800ac6a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800ac6e:	687b      	ldr	r3, [r7, #4]
 800ac70:	2220      	movs	r2, #32
 800ac72:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	2200      	movs	r2, #0
 800ac7a:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 800ac7c:	687b      	ldr	r3, [r7, #4]
 800ac7e:	2200      	movs	r2, #0
 800ac80:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800ac84:	2300      	movs	r3, #0
}
 800ac86:	4618      	mov	r0, r3
 800ac88:	3710      	adds	r7, #16
 800ac8a:	46bd      	mov	sp, r7
 800ac8c:	bd80      	pop	{r7, pc}

0800ac8e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800ac8e:	b580      	push	{r7, lr}
 800ac90:	b084      	sub	sp, #16
 800ac92:	af00      	add	r7, sp, #0
 800ac94:	60f8      	str	r0, [r7, #12]
 800ac96:	60b9      	str	r1, [r7, #8]
 800ac98:	603b      	str	r3, [r7, #0]
 800ac9a:	4613      	mov	r3, r2
 800ac9c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ac9e:	e062      	b.n	800ad66 <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800aca0:	69bb      	ldr	r3, [r7, #24]
 800aca2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aca6:	d05e      	beq.n	800ad66 <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800aca8:	f7f8 fd5c 	bl	8003764 <HAL_GetTick>
 800acac:	4602      	mov	r2, r0
 800acae:	683b      	ldr	r3, [r7, #0]
 800acb0:	1ad3      	subs	r3, r2, r3
 800acb2:	69ba      	ldr	r2, [r7, #24]
 800acb4:	429a      	cmp	r2, r3
 800acb6:	d302      	bcc.n	800acbe <UART_WaitOnFlagUntilTimeout+0x30>
 800acb8:	69bb      	ldr	r3, [r7, #24]
 800acba:	2b00      	cmp	r3, #0
 800acbc:	d11d      	bne.n	800acfa <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800acbe:	68fb      	ldr	r3, [r7, #12]
 800acc0:	681b      	ldr	r3, [r3, #0]
 800acc2:	681a      	ldr	r2, [r3, #0]
 800acc4:	68fb      	ldr	r3, [r7, #12]
 800acc6:	681b      	ldr	r3, [r3, #0]
 800acc8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800accc:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800acce:	68fb      	ldr	r3, [r7, #12]
 800acd0:	681b      	ldr	r3, [r3, #0]
 800acd2:	689a      	ldr	r2, [r3, #8]
 800acd4:	68fb      	ldr	r3, [r7, #12]
 800acd6:	681b      	ldr	r3, [r3, #0]
 800acd8:	f022 0201 	bic.w	r2, r2, #1
 800acdc:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800acde:	68fb      	ldr	r3, [r7, #12]
 800ace0:	2220      	movs	r2, #32
 800ace2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800ace6:	68fb      	ldr	r3, [r7, #12]
 800ace8:	2220      	movs	r2, #32
 800acea:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800acee:	68fb      	ldr	r3, [r7, #12]
 800acf0:	2200      	movs	r2, #0
 800acf2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800acf6:	2303      	movs	r3, #3
 800acf8:	e045      	b.n	800ad86 <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800acfa:	68fb      	ldr	r3, [r7, #12]
 800acfc:	681b      	ldr	r3, [r3, #0]
 800acfe:	681b      	ldr	r3, [r3, #0]
 800ad00:	f003 0304 	and.w	r3, r3, #4
 800ad04:	2b00      	cmp	r3, #0
 800ad06:	d02e      	beq.n	800ad66 <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800ad08:	68fb      	ldr	r3, [r7, #12]
 800ad0a:	681b      	ldr	r3, [r3, #0]
 800ad0c:	69db      	ldr	r3, [r3, #28]
 800ad0e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800ad12:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800ad16:	d126      	bne.n	800ad66 <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ad18:	68fb      	ldr	r3, [r7, #12]
 800ad1a:	681b      	ldr	r3, [r3, #0]
 800ad1c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800ad20:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800ad22:	68fb      	ldr	r3, [r7, #12]
 800ad24:	681b      	ldr	r3, [r3, #0]
 800ad26:	681a      	ldr	r2, [r3, #0]
 800ad28:	68fb      	ldr	r3, [r7, #12]
 800ad2a:	681b      	ldr	r3, [r3, #0]
 800ad2c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800ad30:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ad32:	68fb      	ldr	r3, [r7, #12]
 800ad34:	681b      	ldr	r3, [r3, #0]
 800ad36:	689a      	ldr	r2, [r3, #8]
 800ad38:	68fb      	ldr	r3, [r7, #12]
 800ad3a:	681b      	ldr	r3, [r3, #0]
 800ad3c:	f022 0201 	bic.w	r2, r2, #1
 800ad40:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800ad42:	68fb      	ldr	r3, [r7, #12]
 800ad44:	2220      	movs	r2, #32
 800ad46:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800ad4a:	68fb      	ldr	r3, [r7, #12]
 800ad4c:	2220      	movs	r2, #32
 800ad4e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800ad52:	68fb      	ldr	r3, [r7, #12]
 800ad54:	2220      	movs	r2, #32
 800ad56:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800ad5a:	68fb      	ldr	r3, [r7, #12]
 800ad5c:	2200      	movs	r2, #0
 800ad5e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800ad62:	2303      	movs	r3, #3
 800ad64:	e00f      	b.n	800ad86 <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ad66:	68fb      	ldr	r3, [r7, #12]
 800ad68:	681b      	ldr	r3, [r3, #0]
 800ad6a:	69da      	ldr	r2, [r3, #28]
 800ad6c:	68bb      	ldr	r3, [r7, #8]
 800ad6e:	4013      	ands	r3, r2
 800ad70:	68ba      	ldr	r2, [r7, #8]
 800ad72:	429a      	cmp	r2, r3
 800ad74:	bf0c      	ite	eq
 800ad76:	2301      	moveq	r3, #1
 800ad78:	2300      	movne	r3, #0
 800ad7a:	b2db      	uxtb	r3, r3
 800ad7c:	461a      	mov	r2, r3
 800ad7e:	79fb      	ldrb	r3, [r7, #7]
 800ad80:	429a      	cmp	r2, r3
 800ad82:	d08d      	beq.n	800aca0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800ad84:	2300      	movs	r3, #0
}
 800ad86:	4618      	mov	r0, r3
 800ad88:	3710      	adds	r7, #16
 800ad8a:	46bd      	mov	sp, r7
 800ad8c:	bd80      	pop	{r7, pc}
	...

0800ad90 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800ad90:	b580      	push	{r7, lr}
 800ad92:	b084      	sub	sp, #16
 800ad94:	af00      	add	r7, sp, #0
 800ad96:	60f8      	str	r0, [r7, #12]
 800ad98:	60b9      	str	r1, [r7, #8]
 800ad9a:	4613      	mov	r3, r2
 800ad9c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800ad9e:	68fb      	ldr	r3, [r7, #12]
 800ada0:	68ba      	ldr	r2, [r7, #8]
 800ada2:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize = Size;
 800ada4:	68fb      	ldr	r3, [r7, #12]
 800ada6:	88fa      	ldrh	r2, [r7, #6]
 800ada8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800adac:	68fb      	ldr	r3, [r7, #12]
 800adae:	2200      	movs	r2, #0
 800adb0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800adb4:	68fb      	ldr	r3, [r7, #12]
 800adb6:	2222      	movs	r2, #34	; 0x22
 800adb8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  if (huart->hdmarx != NULL)
 800adbc:	68fb      	ldr	r3, [r7, #12]
 800adbe:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800adc0:	2b00      	cmp	r3, #0
 800adc2:	d02c      	beq.n	800ae1e <UART_Start_Receive_DMA+0x8e>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800adc4:	68fb      	ldr	r3, [r7, #12]
 800adc6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800adc8:	4a25      	ldr	r2, [pc, #148]	; (800ae60 <UART_Start_Receive_DMA+0xd0>)
 800adca:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800adcc:	68fb      	ldr	r3, [r7, #12]
 800adce:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800add0:	4a24      	ldr	r2, [pc, #144]	; (800ae64 <UART_Start_Receive_DMA+0xd4>)
 800add2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800add4:	68fb      	ldr	r3, [r7, #12]
 800add6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800add8:	4a23      	ldr	r2, [pc, #140]	; (800ae68 <UART_Start_Receive_DMA+0xd8>)
 800adda:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800addc:	68fb      	ldr	r3, [r7, #12]
 800adde:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ade0:	2200      	movs	r2, #0
 800ade2:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800ade4:	68fb      	ldr	r3, [r7, #12]
 800ade6:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
 800ade8:	68fb      	ldr	r3, [r7, #12]
 800adea:	681b      	ldr	r3, [r3, #0]
 800adec:	3324      	adds	r3, #36	; 0x24
 800adee:	4619      	mov	r1, r3
 800adf0:	68fb      	ldr	r3, [r7, #12]
 800adf2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800adf4:	461a      	mov	r2, r3
 800adf6:	88fb      	ldrh	r3, [r7, #6]
 800adf8:	f7f9 f908 	bl	800400c <HAL_DMA_Start_IT>
 800adfc:	4603      	mov	r3, r0
 800adfe:	2b00      	cmp	r3, #0
 800ae00:	d00d      	beq.n	800ae1e <UART_Start_Receive_DMA+0x8e>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800ae02:	68fb      	ldr	r3, [r7, #12]
 800ae04:	2210      	movs	r2, #16
 800ae06:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 800ae0a:	68fb      	ldr	r3, [r7, #12]
 800ae0c:	2200      	movs	r2, #0
 800ae0e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 800ae12:	68fb      	ldr	r3, [r7, #12]
 800ae14:	2220      	movs	r2, #32
 800ae16:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

      return HAL_ERROR;
 800ae1a:	2301      	movs	r3, #1
 800ae1c:	e01c      	b.n	800ae58 <UART_Start_Receive_DMA+0xc8>
    }
  }
  __HAL_UNLOCK(huart);
 800ae1e:	68fb      	ldr	r3, [r7, #12]
 800ae20:	2200      	movs	r2, #0
 800ae22:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Parity Error Interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ae26:	68fb      	ldr	r3, [r7, #12]
 800ae28:	681b      	ldr	r3, [r3, #0]
 800ae2a:	681a      	ldr	r2, [r3, #0]
 800ae2c:	68fb      	ldr	r3, [r7, #12]
 800ae2e:	681b      	ldr	r3, [r3, #0]
 800ae30:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800ae34:	601a      	str	r2, [r3, #0]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ae36:	68fb      	ldr	r3, [r7, #12]
 800ae38:	681b      	ldr	r3, [r3, #0]
 800ae3a:	689a      	ldr	r2, [r3, #8]
 800ae3c:	68fb      	ldr	r3, [r7, #12]
 800ae3e:	681b      	ldr	r3, [r3, #0]
 800ae40:	f042 0201 	orr.w	r2, r2, #1
 800ae44:	609a      	str	r2, [r3, #8]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ae46:	68fb      	ldr	r3, [r7, #12]
 800ae48:	681b      	ldr	r3, [r3, #0]
 800ae4a:	689a      	ldr	r2, [r3, #8]
 800ae4c:	68fb      	ldr	r3, [r7, #12]
 800ae4e:	681b      	ldr	r3, [r3, #0]
 800ae50:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800ae54:	609a      	str	r2, [r3, #8]

  return HAL_OK;
 800ae56:	2300      	movs	r3, #0
}
 800ae58:	4618      	mov	r0, r3
 800ae5a:	3710      	adds	r7, #16
 800ae5c:	46bd      	mov	sp, r7
 800ae5e:	bd80      	pop	{r7, pc}
 800ae60:	0800af79 	.word	0x0800af79
 800ae64:	0800b00f 	.word	0x0800b00f
 800ae68:	0800b047 	.word	0x0800b047

0800ae6c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800ae6c:	b480      	push	{r7}
 800ae6e:	b083      	sub	sp, #12
 800ae70:	af00      	add	r7, sp, #0
 800ae72:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	681b      	ldr	r3, [r3, #0]
 800ae78:	681a      	ldr	r2, [r3, #0]
 800ae7a:	687b      	ldr	r3, [r7, #4]
 800ae7c:	681b      	ldr	r3, [r3, #0]
 800ae7e:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800ae82:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800ae84:	687b      	ldr	r3, [r7, #4]
 800ae86:	681b      	ldr	r3, [r3, #0]
 800ae88:	689a      	ldr	r2, [r3, #8]
 800ae8a:	687b      	ldr	r3, [r7, #4]
 800ae8c:	681b      	ldr	r3, [r3, #0]
 800ae8e:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 800ae92:	609a      	str	r2, [r3, #8]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	2220      	movs	r2, #32
 800ae98:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
}
 800ae9c:	bf00      	nop
 800ae9e:	370c      	adds	r7, #12
 800aea0:	46bd      	mov	sp, r7
 800aea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aea6:	4770      	bx	lr

0800aea8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800aea8:	b480      	push	{r7}
 800aeaa:	b083      	sub	sp, #12
 800aeac:	af00      	add	r7, sp, #0
 800aeae:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	681b      	ldr	r3, [r3, #0]
 800aeb4:	681a      	ldr	r2, [r3, #0]
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	681b      	ldr	r3, [r3, #0]
 800aeba:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800aebe:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	681b      	ldr	r3, [r3, #0]
 800aec4:	6899      	ldr	r1, [r3, #8]
 800aec6:	687b      	ldr	r3, [r7, #4]
 800aec8:	681a      	ldr	r2, [r3, #0]
 800aeca:	4b0f      	ldr	r3, [pc, #60]	; (800af08 <UART_EndRxTransfer+0x60>)
 800aecc:	400b      	ands	r3, r1
 800aece:	6093      	str	r3, [r2, #8]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800aed4:	2b01      	cmp	r3, #1
 800aed6:	d107      	bne.n	800aee8 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800aed8:	687b      	ldr	r3, [r7, #4]
 800aeda:	681b      	ldr	r3, [r3, #0]
 800aedc:	681a      	ldr	r2, [r3, #0]
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	681b      	ldr	r3, [r3, #0]
 800aee2:	f022 0210 	bic.w	r2, r2, #16
 800aee6:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800aee8:	687b      	ldr	r3, [r7, #4]
 800aeea:	2220      	movs	r2, #32
 800aeec:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aef0:	687b      	ldr	r3, [r7, #4]
 800aef2:	2200      	movs	r2, #0
 800aef4:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	2200      	movs	r2, #0
 800aefa:	671a      	str	r2, [r3, #112]	; 0x70
}
 800aefc:	bf00      	nop
 800aefe:	370c      	adds	r7, #12
 800af00:	46bd      	mov	sp, r7
 800af02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af06:	4770      	bx	lr
 800af08:	effffffe 	.word	0xeffffffe

0800af0c <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800af0c:	b580      	push	{r7, lr}
 800af0e:	b084      	sub	sp, #16
 800af10:	af00      	add	r7, sp, #0
 800af12:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800af18:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800af1a:	687b      	ldr	r3, [r7, #4]
 800af1c:	69db      	ldr	r3, [r3, #28]
 800af1e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800af22:	d014      	beq.n	800af4e <UART_DMATransmitCplt+0x42>
  {
    huart->TxXferCount = 0U;
 800af24:	68fb      	ldr	r3, [r7, #12]
 800af26:	2200      	movs	r2, #0
 800af28:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800af2c:	68fb      	ldr	r3, [r7, #12]
 800af2e:	681b      	ldr	r3, [r3, #0]
 800af30:	689a      	ldr	r2, [r3, #8]
 800af32:	68fb      	ldr	r3, [r7, #12]
 800af34:	681b      	ldr	r3, [r3, #0]
 800af36:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800af3a:	609a      	str	r2, [r3, #8]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800af3c:	68fb      	ldr	r3, [r7, #12]
 800af3e:	681b      	ldr	r3, [r3, #0]
 800af40:	681a      	ldr	r2, [r3, #0]
 800af42:	68fb      	ldr	r3, [r7, #12]
 800af44:	681b      	ldr	r3, [r3, #0]
 800af46:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800af4a:	601a      	str	r2, [r3, #0]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800af4c:	e002      	b.n	800af54 <UART_DMATransmitCplt+0x48>
    HAL_UART_TxCpltCallback(huart);
 800af4e:	68f8      	ldr	r0, [r7, #12]
 800af50:	f7ff f812 	bl	8009f78 <HAL_UART_TxCpltCallback>
}
 800af54:	bf00      	nop
 800af56:	3710      	adds	r7, #16
 800af58:	46bd      	mov	sp, r7
 800af5a:	bd80      	pop	{r7, pc}

0800af5c <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800af5c:	b580      	push	{r7, lr}
 800af5e:	b084      	sub	sp, #16
 800af60:	af00      	add	r7, sp, #0
 800af62:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800af68:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800af6a:	68f8      	ldr	r0, [r7, #12]
 800af6c:	f7ff f80e 	bl	8009f8c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800af70:	bf00      	nop
 800af72:	3710      	adds	r7, #16
 800af74:	46bd      	mov	sp, r7
 800af76:	bd80      	pop	{r7, pc}

0800af78 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800af78:	b580      	push	{r7, lr}
 800af7a:	b084      	sub	sp, #16
 800af7c:	af00      	add	r7, sp, #0
 800af7e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800af80:	687b      	ldr	r3, [r7, #4]
 800af82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800af84:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	69db      	ldr	r3, [r3, #28]
 800af8a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800af8e:	d02b      	beq.n	800afe8 <UART_DMAReceiveCplt+0x70>
  {
    huart->RxXferCount = 0U;
 800af90:	68fb      	ldr	r3, [r7, #12]
 800af92:	2200      	movs	r2, #0
 800af94:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800af98:	68fb      	ldr	r3, [r7, #12]
 800af9a:	681b      	ldr	r3, [r3, #0]
 800af9c:	681a      	ldr	r2, [r3, #0]
 800af9e:	68fb      	ldr	r3, [r7, #12]
 800afa0:	681b      	ldr	r3, [r3, #0]
 800afa2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800afa6:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800afa8:	68fb      	ldr	r3, [r7, #12]
 800afaa:	681b      	ldr	r3, [r3, #0]
 800afac:	689a      	ldr	r2, [r3, #8]
 800afae:	68fb      	ldr	r3, [r7, #12]
 800afb0:	681b      	ldr	r3, [r3, #0]
 800afb2:	f022 0201 	bic.w	r2, r2, #1
 800afb6:	609a      	str	r2, [r3, #8]

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800afb8:	68fb      	ldr	r3, [r7, #12]
 800afba:	681b      	ldr	r3, [r3, #0]
 800afbc:	689a      	ldr	r2, [r3, #8]
 800afbe:	68fb      	ldr	r3, [r7, #12]
 800afc0:	681b      	ldr	r3, [r3, #0]
 800afc2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800afc6:	609a      	str	r2, [r3, #8]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800afc8:	68fb      	ldr	r3, [r7, #12]
 800afca:	2220      	movs	r2, #32
 800afcc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800afd0:	68fb      	ldr	r3, [r7, #12]
 800afd2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800afd4:	2b01      	cmp	r3, #1
 800afd6:	d107      	bne.n	800afe8 <UART_DMAReceiveCplt+0x70>
    {
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800afd8:	68fb      	ldr	r3, [r7, #12]
 800afda:	681b      	ldr	r3, [r3, #0]
 800afdc:	681a      	ldr	r2, [r3, #0]
 800afde:	68fb      	ldr	r3, [r7, #12]
 800afe0:	681b      	ldr	r3, [r3, #0]
 800afe2:	f022 0210 	bic.w	r2, r2, #16
 800afe6:	601a      	str	r2, [r3, #0]
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800afe8:	68fb      	ldr	r3, [r7, #12]
 800afea:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800afec:	2b01      	cmp	r3, #1
 800afee:	d107      	bne.n	800b000 <UART_DMAReceiveCplt+0x88>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800aff0:	68fb      	ldr	r3, [r7, #12]
 800aff2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800aff6:	4619      	mov	r1, r3
 800aff8:	68f8      	ldr	r0, [r7, #12]
 800affa:	f7fe ffef 	bl	8009fdc <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800affe:	e002      	b.n	800b006 <UART_DMAReceiveCplt+0x8e>
    HAL_UART_RxCpltCallback(huart);
 800b000:	68f8      	ldr	r0, [r7, #12]
 800b002:	f7fe ffcd 	bl	8009fa0 <HAL_UART_RxCpltCallback>
}
 800b006:	bf00      	nop
 800b008:	3710      	adds	r7, #16
 800b00a:	46bd      	mov	sp, r7
 800b00c:	bd80      	pop	{r7, pc}

0800b00e <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800b00e:	b580      	push	{r7, lr}
 800b010:	b084      	sub	sp, #16
 800b012:	af00      	add	r7, sp, #0
 800b014:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b016:	687b      	ldr	r3, [r7, #4]
 800b018:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b01a:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b01c:	68fb      	ldr	r3, [r7, #12]
 800b01e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b020:	2b01      	cmp	r3, #1
 800b022:	d109      	bne.n	800b038 <UART_DMARxHalfCplt+0x2a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800b024:	68fb      	ldr	r3, [r7, #12]
 800b026:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800b02a:	085b      	lsrs	r3, r3, #1
 800b02c:	b29b      	uxth	r3, r3
 800b02e:	4619      	mov	r1, r3
 800b030:	68f8      	ldr	r0, [r7, #12]
 800b032:	f7fe ffd3 	bl	8009fdc <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800b036:	e002      	b.n	800b03e <UART_DMARxHalfCplt+0x30>
    HAL_UART_RxHalfCpltCallback(huart);
 800b038:	68f8      	ldr	r0, [r7, #12]
 800b03a:	f7fe ffbb 	bl	8009fb4 <HAL_UART_RxHalfCpltCallback>
}
 800b03e:	bf00      	nop
 800b040:	3710      	adds	r7, #16
 800b042:	46bd      	mov	sp, r7
 800b044:	bd80      	pop	{r7, pc}

0800b046 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800b046:	b580      	push	{r7, lr}
 800b048:	b086      	sub	sp, #24
 800b04a:	af00      	add	r7, sp, #0
 800b04c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b052:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800b054:	697b      	ldr	r3, [r7, #20]
 800b056:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b05a:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800b05c:	697b      	ldr	r3, [r7, #20]
 800b05e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b062:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800b064:	697b      	ldr	r3, [r7, #20]
 800b066:	681b      	ldr	r3, [r3, #0]
 800b068:	689b      	ldr	r3, [r3, #8]
 800b06a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b06e:	2b80      	cmp	r3, #128	; 0x80
 800b070:	d109      	bne.n	800b086 <UART_DMAError+0x40>
 800b072:	693b      	ldr	r3, [r7, #16]
 800b074:	2b21      	cmp	r3, #33	; 0x21
 800b076:	d106      	bne.n	800b086 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800b078:	697b      	ldr	r3, [r7, #20]
 800b07a:	2200      	movs	r2, #0
 800b07c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    UART_EndTxTransfer(huart);
 800b080:	6978      	ldr	r0, [r7, #20]
 800b082:	f7ff fef3 	bl	800ae6c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800b086:	697b      	ldr	r3, [r7, #20]
 800b088:	681b      	ldr	r3, [r3, #0]
 800b08a:	689b      	ldr	r3, [r3, #8]
 800b08c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b090:	2b40      	cmp	r3, #64	; 0x40
 800b092:	d109      	bne.n	800b0a8 <UART_DMAError+0x62>
 800b094:	68fb      	ldr	r3, [r7, #12]
 800b096:	2b22      	cmp	r3, #34	; 0x22
 800b098:	d106      	bne.n	800b0a8 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800b09a:	697b      	ldr	r3, [r7, #20]
 800b09c:	2200      	movs	r2, #0
 800b09e:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    UART_EndRxTransfer(huart);
 800b0a2:	6978      	ldr	r0, [r7, #20]
 800b0a4:	f7ff ff00 	bl	800aea8 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800b0a8:	697b      	ldr	r3, [r7, #20]
 800b0aa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800b0ae:	f043 0210 	orr.w	r2, r3, #16
 800b0b2:	697b      	ldr	r3, [r7, #20]
 800b0b4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b0b8:	6978      	ldr	r0, [r7, #20]
 800b0ba:	f7fe ff85 	bl	8009fc8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b0be:	bf00      	nop
 800b0c0:	3718      	adds	r7, #24
 800b0c2:	46bd      	mov	sp, r7
 800b0c4:	bd80      	pop	{r7, pc}

0800b0c6 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b0c6:	b580      	push	{r7, lr}
 800b0c8:	b084      	sub	sp, #16
 800b0ca:	af00      	add	r7, sp, #0
 800b0cc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b0ce:	687b      	ldr	r3, [r7, #4]
 800b0d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b0d2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800b0d4:	68fb      	ldr	r3, [r7, #12]
 800b0d6:	2200      	movs	r2, #0
 800b0d8:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800b0dc:	68fb      	ldr	r3, [r7, #12]
 800b0de:	2200      	movs	r2, #0
 800b0e0:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b0e4:	68f8      	ldr	r0, [r7, #12]
 800b0e6:	f7fe ff6f 	bl	8009fc8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b0ea:	bf00      	nop
 800b0ec:	3710      	adds	r7, #16
 800b0ee:	46bd      	mov	sp, r7
 800b0f0:	bd80      	pop	{r7, pc}

0800b0f2 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800b0f2:	b580      	push	{r7, lr}
 800b0f4:	b082      	sub	sp, #8
 800b0f6:	af00      	add	r7, sp, #0
 800b0f8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	681b      	ldr	r3, [r3, #0]
 800b0fe:	681a      	ldr	r2, [r3, #0]
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	681b      	ldr	r3, [r3, #0]
 800b104:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b108:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	2220      	movs	r2, #32
 800b10e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	2200      	movs	r2, #0
 800b116:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800b118:	6878      	ldr	r0, [r7, #4]
 800b11a:	f7fe ff2d 	bl	8009f78 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b11e:	bf00      	nop
 800b120:	3708      	adds	r7, #8
 800b122:	46bd      	mov	sp, r7
 800b124:	bd80      	pop	{r7, pc}

0800b126 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800b126:	b480      	push	{r7}
 800b128:	b083      	sub	sp, #12
 800b12a:	af00      	add	r7, sp, #0
 800b12c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800b12e:	bf00      	nop
 800b130:	370c      	adds	r7, #12
 800b132:	46bd      	mov	sp, r7
 800b134:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b138:	4770      	bx	lr

0800b13a <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800b13a:	b480      	push	{r7}
 800b13c:	b083      	sub	sp, #12
 800b13e:	af00      	add	r7, sp, #0
 800b140:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800b142:	bf00      	nop
 800b144:	370c      	adds	r7, #12
 800b146:	46bd      	mov	sp, r7
 800b148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b14c:	4770      	bx	lr

0800b14e <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800b14e:	b480      	push	{r7}
 800b150:	b083      	sub	sp, #12
 800b152:	af00      	add	r7, sp, #0
 800b154:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800b156:	bf00      	nop
 800b158:	370c      	adds	r7, #12
 800b15a:	46bd      	mov	sp, r7
 800b15c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b160:	4770      	bx	lr

0800b162 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800b162:	b480      	push	{r7}
 800b164:	b085      	sub	sp, #20
 800b166:	af00      	add	r7, sp, #0
 800b168:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b16a:	687b      	ldr	r3, [r7, #4]
 800b16c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800b170:	2b01      	cmp	r3, #1
 800b172:	d101      	bne.n	800b178 <HAL_UARTEx_DisableFifoMode+0x16>
 800b174:	2302      	movs	r3, #2
 800b176:	e027      	b.n	800b1c8 <HAL_UARTEx_DisableFifoMode+0x66>
 800b178:	687b      	ldr	r3, [r7, #4]
 800b17a:	2201      	movs	r2, #1
 800b17c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800b180:	687b      	ldr	r3, [r7, #4]
 800b182:	2224      	movs	r2, #36	; 0x24
 800b184:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b188:	687b      	ldr	r3, [r7, #4]
 800b18a:	681b      	ldr	r3, [r3, #0]
 800b18c:	681b      	ldr	r3, [r3, #0]
 800b18e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b190:	687b      	ldr	r3, [r7, #4]
 800b192:	681b      	ldr	r3, [r3, #0]
 800b194:	681a      	ldr	r2, [r3, #0]
 800b196:	687b      	ldr	r3, [r7, #4]
 800b198:	681b      	ldr	r3, [r3, #0]
 800b19a:	f022 0201 	bic.w	r2, r2, #1
 800b19e:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800b1a0:	68fb      	ldr	r3, [r7, #12]
 800b1a2:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800b1a6:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	2200      	movs	r2, #0
 800b1ac:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	681b      	ldr	r3, [r3, #0]
 800b1b2:	68fa      	ldr	r2, [r7, #12]
 800b1b4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b1b6:	687b      	ldr	r3, [r7, #4]
 800b1b8:	2220      	movs	r2, #32
 800b1ba:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	2200      	movs	r2, #0
 800b1c2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800b1c6:	2300      	movs	r3, #0
}
 800b1c8:	4618      	mov	r0, r3
 800b1ca:	3714      	adds	r7, #20
 800b1cc:	46bd      	mov	sp, r7
 800b1ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1d2:	4770      	bx	lr

0800b1d4 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b1d4:	b580      	push	{r7, lr}
 800b1d6:	b084      	sub	sp, #16
 800b1d8:	af00      	add	r7, sp, #0
 800b1da:	6078      	str	r0, [r7, #4]
 800b1dc:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b1de:	687b      	ldr	r3, [r7, #4]
 800b1e0:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800b1e4:	2b01      	cmp	r3, #1
 800b1e6:	d101      	bne.n	800b1ec <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800b1e8:	2302      	movs	r3, #2
 800b1ea:	e02d      	b.n	800b248 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	2201      	movs	r2, #1
 800b1f0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	2224      	movs	r2, #36	; 0x24
 800b1f8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	681b      	ldr	r3, [r3, #0]
 800b200:	681b      	ldr	r3, [r3, #0]
 800b202:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	681b      	ldr	r3, [r3, #0]
 800b208:	681a      	ldr	r2, [r3, #0]
 800b20a:	687b      	ldr	r3, [r7, #4]
 800b20c:	681b      	ldr	r3, [r3, #0]
 800b20e:	f022 0201 	bic.w	r2, r2, #1
 800b212:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	681b      	ldr	r3, [r3, #0]
 800b218:	689b      	ldr	r3, [r3, #8]
 800b21a:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800b21e:	687b      	ldr	r3, [r7, #4]
 800b220:	681b      	ldr	r3, [r3, #0]
 800b222:	683a      	ldr	r2, [r7, #0]
 800b224:	430a      	orrs	r2, r1
 800b226:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b228:	6878      	ldr	r0, [r7, #4]
 800b22a:	f000 f84f 	bl	800b2cc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b22e:	687b      	ldr	r3, [r7, #4]
 800b230:	681b      	ldr	r3, [r3, #0]
 800b232:	68fa      	ldr	r2, [r7, #12]
 800b234:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b236:	687b      	ldr	r3, [r7, #4]
 800b238:	2220      	movs	r2, #32
 800b23a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b23e:	687b      	ldr	r3, [r7, #4]
 800b240:	2200      	movs	r2, #0
 800b242:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800b246:	2300      	movs	r3, #0
}
 800b248:	4618      	mov	r0, r3
 800b24a:	3710      	adds	r7, #16
 800b24c:	46bd      	mov	sp, r7
 800b24e:	bd80      	pop	{r7, pc}

0800b250 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b250:	b580      	push	{r7, lr}
 800b252:	b084      	sub	sp, #16
 800b254:	af00      	add	r7, sp, #0
 800b256:	6078      	str	r0, [r7, #4]
 800b258:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b25a:	687b      	ldr	r3, [r7, #4]
 800b25c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800b260:	2b01      	cmp	r3, #1
 800b262:	d101      	bne.n	800b268 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800b264:	2302      	movs	r3, #2
 800b266:	e02d      	b.n	800b2c4 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	2201      	movs	r2, #1
 800b26c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	2224      	movs	r2, #36	; 0x24
 800b274:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	681b      	ldr	r3, [r3, #0]
 800b27c:	681b      	ldr	r3, [r3, #0]
 800b27e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	681b      	ldr	r3, [r3, #0]
 800b284:	681a      	ldr	r2, [r3, #0]
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	681b      	ldr	r3, [r3, #0]
 800b28a:	f022 0201 	bic.w	r2, r2, #1
 800b28e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800b290:	687b      	ldr	r3, [r7, #4]
 800b292:	681b      	ldr	r3, [r3, #0]
 800b294:	689b      	ldr	r3, [r3, #8]
 800b296:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	681b      	ldr	r3, [r3, #0]
 800b29e:	683a      	ldr	r2, [r7, #0]
 800b2a0:	430a      	orrs	r2, r1
 800b2a2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b2a4:	6878      	ldr	r0, [r7, #4]
 800b2a6:	f000 f811 	bl	800b2cc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	681b      	ldr	r3, [r3, #0]
 800b2ae:	68fa      	ldr	r2, [r7, #12]
 800b2b0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b2b2:	687b      	ldr	r3, [r7, #4]
 800b2b4:	2220      	movs	r2, #32
 800b2b6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	2200      	movs	r2, #0
 800b2be:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800b2c2:	2300      	movs	r3, #0
}
 800b2c4:	4618      	mov	r0, r3
 800b2c6:	3710      	adds	r7, #16
 800b2c8:	46bd      	mov	sp, r7
 800b2ca:	bd80      	pop	{r7, pc}

0800b2cc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800b2cc:	b480      	push	{r7}
 800b2ce:	b085      	sub	sp, #20
 800b2d0:	af00      	add	r7, sp, #0
 800b2d2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b2d8:	2b00      	cmp	r3, #0
 800b2da:	d108      	bne.n	800b2ee <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800b2dc:	687b      	ldr	r3, [r7, #4]
 800b2de:	2201      	movs	r2, #1
 800b2e0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800b2e4:	687b      	ldr	r3, [r7, #4]
 800b2e6:	2201      	movs	r2, #1
 800b2e8:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800b2ec:	e031      	b.n	800b352 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800b2ee:	2310      	movs	r3, #16
 800b2f0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800b2f2:	2310      	movs	r3, #16
 800b2f4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800b2f6:	687b      	ldr	r3, [r7, #4]
 800b2f8:	681b      	ldr	r3, [r3, #0]
 800b2fa:	689b      	ldr	r3, [r3, #8]
 800b2fc:	0e5b      	lsrs	r3, r3, #25
 800b2fe:	b2db      	uxtb	r3, r3
 800b300:	f003 0307 	and.w	r3, r3, #7
 800b304:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800b306:	687b      	ldr	r3, [r7, #4]
 800b308:	681b      	ldr	r3, [r3, #0]
 800b30a:	689b      	ldr	r3, [r3, #8]
 800b30c:	0f5b      	lsrs	r3, r3, #29
 800b30e:	b2db      	uxtb	r3, r3
 800b310:	f003 0307 	and.w	r3, r3, #7
 800b314:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b316:	7bbb      	ldrb	r3, [r7, #14]
 800b318:	7b3a      	ldrb	r2, [r7, #12]
 800b31a:	4911      	ldr	r1, [pc, #68]	; (800b360 <UARTEx_SetNbDataToProcess+0x94>)
 800b31c:	5c8a      	ldrb	r2, [r1, r2]
 800b31e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800b322:	7b3a      	ldrb	r2, [r7, #12]
 800b324:	490f      	ldr	r1, [pc, #60]	; (800b364 <UARTEx_SetNbDataToProcess+0x98>)
 800b326:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b328:	fb93 f3f2 	sdiv	r3, r3, r2
 800b32c:	b29a      	uxth	r2, r3
 800b32e:	687b      	ldr	r3, [r7, #4]
 800b330:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b334:	7bfb      	ldrb	r3, [r7, #15]
 800b336:	7b7a      	ldrb	r2, [r7, #13]
 800b338:	4909      	ldr	r1, [pc, #36]	; (800b360 <UARTEx_SetNbDataToProcess+0x94>)
 800b33a:	5c8a      	ldrb	r2, [r1, r2]
 800b33c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800b340:	7b7a      	ldrb	r2, [r7, #13]
 800b342:	4908      	ldr	r1, [pc, #32]	; (800b364 <UARTEx_SetNbDataToProcess+0x98>)
 800b344:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b346:	fb93 f3f2 	sdiv	r3, r3, r2
 800b34a:	b29a      	uxth	r2, r3
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800b352:	bf00      	nop
 800b354:	3714      	adds	r7, #20
 800b356:	46bd      	mov	sp, r7
 800b358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b35c:	4770      	bx	lr
 800b35e:	bf00      	nop
 800b360:	0800da58 	.word	0x0800da58
 800b364:	0800da60 	.word	0x0800da60

0800b368 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800b368:	b480      	push	{r7}
 800b36a:	b085      	sub	sp, #20
 800b36c:	af00      	add	r7, sp, #0
 800b36e:	4603      	mov	r3, r0
 800b370:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800b372:	2300      	movs	r3, #0
 800b374:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800b376:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800b37a:	2b84      	cmp	r3, #132	; 0x84
 800b37c:	d005      	beq.n	800b38a <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800b37e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800b382:	68fb      	ldr	r3, [r7, #12]
 800b384:	4413      	add	r3, r2
 800b386:	3303      	adds	r3, #3
 800b388:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800b38a:	68fb      	ldr	r3, [r7, #12]
}
 800b38c:	4618      	mov	r0, r3
 800b38e:	3714      	adds	r7, #20
 800b390:	46bd      	mov	sp, r7
 800b392:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b396:	4770      	bx	lr

0800b398 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800b398:	b580      	push	{r7, lr}
 800b39a:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800b39c:	f001 f84a 	bl	800c434 <vTaskStartScheduler>
  
  return osOK;
 800b3a0:	2300      	movs	r3, #0
}
 800b3a2:	4618      	mov	r0, r3
 800b3a4:	bd80      	pop	{r7, pc}

0800b3a6 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800b3a6:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b3a8:	b089      	sub	sp, #36	; 0x24
 800b3aa:	af04      	add	r7, sp, #16
 800b3ac:	6078      	str	r0, [r7, #4]
 800b3ae:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	695b      	ldr	r3, [r3, #20]
 800b3b4:	2b00      	cmp	r3, #0
 800b3b6:	d020      	beq.n	800b3fa <osThreadCreate+0x54>
 800b3b8:	687b      	ldr	r3, [r7, #4]
 800b3ba:	699b      	ldr	r3, [r3, #24]
 800b3bc:	2b00      	cmp	r3, #0
 800b3be:	d01c      	beq.n	800b3fa <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800b3c0:	687b      	ldr	r3, [r7, #4]
 800b3c2:	685c      	ldr	r4, [r3, #4]
 800b3c4:	687b      	ldr	r3, [r7, #4]
 800b3c6:	681d      	ldr	r5, [r3, #0]
 800b3c8:	687b      	ldr	r3, [r7, #4]
 800b3ca:	691e      	ldr	r6, [r3, #16]
 800b3cc:	687b      	ldr	r3, [r7, #4]
 800b3ce:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800b3d2:	4618      	mov	r0, r3
 800b3d4:	f7ff ffc8 	bl	800b368 <makeFreeRtosPriority>
 800b3d8:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800b3da:	687b      	ldr	r3, [r7, #4]
 800b3dc:	695b      	ldr	r3, [r3, #20]
 800b3de:	687a      	ldr	r2, [r7, #4]
 800b3e0:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800b3e2:	9202      	str	r2, [sp, #8]
 800b3e4:	9301      	str	r3, [sp, #4]
 800b3e6:	9100      	str	r1, [sp, #0]
 800b3e8:	683b      	ldr	r3, [r7, #0]
 800b3ea:	4632      	mov	r2, r6
 800b3ec:	4629      	mov	r1, r5
 800b3ee:	4620      	mov	r0, r4
 800b3f0:	f000 fe58 	bl	800c0a4 <xTaskCreateStatic>
 800b3f4:	4603      	mov	r3, r0
 800b3f6:	60fb      	str	r3, [r7, #12]
 800b3f8:	e01c      	b.n	800b434 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800b3fa:	687b      	ldr	r3, [r7, #4]
 800b3fc:	685c      	ldr	r4, [r3, #4]
 800b3fe:	687b      	ldr	r3, [r7, #4]
 800b400:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800b402:	687b      	ldr	r3, [r7, #4]
 800b404:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800b406:	b29e      	uxth	r6, r3
 800b408:	687b      	ldr	r3, [r7, #4]
 800b40a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800b40e:	4618      	mov	r0, r3
 800b410:	f7ff ffaa 	bl	800b368 <makeFreeRtosPriority>
 800b414:	4602      	mov	r2, r0
 800b416:	f107 030c 	add.w	r3, r7, #12
 800b41a:	9301      	str	r3, [sp, #4]
 800b41c:	9200      	str	r2, [sp, #0]
 800b41e:	683b      	ldr	r3, [r7, #0]
 800b420:	4632      	mov	r2, r6
 800b422:	4629      	mov	r1, r5
 800b424:	4620      	mov	r0, r4
 800b426:	f000 fe9a 	bl	800c15e <xTaskCreate>
 800b42a:	4603      	mov	r3, r0
 800b42c:	2b01      	cmp	r3, #1
 800b42e:	d001      	beq.n	800b434 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800b430:	2300      	movs	r3, #0
 800b432:	e000      	b.n	800b436 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800b434:	68fb      	ldr	r3, [r7, #12]
}
 800b436:	4618      	mov	r0, r3
 800b438:	3714      	adds	r7, #20
 800b43a:	46bd      	mov	sp, r7
 800b43c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800b43e <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800b43e:	b580      	push	{r7, lr}
 800b440:	b084      	sub	sp, #16
 800b442:	af00      	add	r7, sp, #0
 800b444:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800b44a:	68fb      	ldr	r3, [r7, #12]
 800b44c:	2b00      	cmp	r3, #0
 800b44e:	d001      	beq.n	800b454 <osDelay+0x16>
 800b450:	68fb      	ldr	r3, [r7, #12]
 800b452:	e000      	b.n	800b456 <osDelay+0x18>
 800b454:	2301      	movs	r3, #1
 800b456:	4618      	mov	r0, r3
 800b458:	f000 ffb8 	bl	800c3cc <vTaskDelay>
  
  return osOK;
 800b45c:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800b45e:	4618      	mov	r0, r3
 800b460:	3710      	adds	r7, #16
 800b462:	46bd      	mov	sp, r7
 800b464:	bd80      	pop	{r7, pc}

0800b466 <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 800b466:	b580      	push	{r7, lr}
 800b468:	b082      	sub	sp, #8
 800b46a:	af00      	add	r7, sp, #0
 800b46c:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	685b      	ldr	r3, [r3, #4]
 800b472:	2b00      	cmp	r3, #0
 800b474:	d007      	beq.n	800b486 <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 800b476:	687b      	ldr	r3, [r7, #4]
 800b478:	685b      	ldr	r3, [r3, #4]
 800b47a:	4619      	mov	r1, r3
 800b47c:	2001      	movs	r0, #1
 800b47e:	f000 fa5c 	bl	800b93a <xQueueCreateMutexStatic>
 800b482:	4603      	mov	r3, r0
 800b484:	e003      	b.n	800b48e <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 800b486:	2001      	movs	r0, #1
 800b488:	f000 fa3f 	bl	800b90a <xQueueCreateMutex>
 800b48c:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 800b48e:	4618      	mov	r0, r3
 800b490:	3708      	adds	r7, #8
 800b492:	46bd      	mov	sp, r7
 800b494:	bd80      	pop	{r7, pc}

0800b496 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 800b496:	b580      	push	{r7, lr}
 800b498:	b086      	sub	sp, #24
 800b49a:	af02      	add	r7, sp, #8
 800b49c:	6078      	str	r0, [r7, #4]
 800b49e:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	685b      	ldr	r3, [r3, #4]
 800b4a4:	2b00      	cmp	r3, #0
 800b4a6:	d00f      	beq.n	800b4c8 <osSemaphoreCreate+0x32>
    if (count == 1) {
 800b4a8:	683b      	ldr	r3, [r7, #0]
 800b4aa:	2b01      	cmp	r3, #1
 800b4ac:	d10a      	bne.n	800b4c4 <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 800b4ae:	687b      	ldr	r3, [r7, #4]
 800b4b0:	685b      	ldr	r3, [r3, #4]
 800b4b2:	2203      	movs	r2, #3
 800b4b4:	9200      	str	r2, [sp, #0]
 800b4b6:	2200      	movs	r2, #0
 800b4b8:	2100      	movs	r1, #0
 800b4ba:	2001      	movs	r0, #1
 800b4bc:	f000 f93a 	bl	800b734 <xQueueGenericCreateStatic>
 800b4c0:	4603      	mov	r3, r0
 800b4c2:	e016      	b.n	800b4f2 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 800b4c4:	2300      	movs	r3, #0
 800b4c6:	e014      	b.n	800b4f2 <osSemaphoreCreate+0x5c>
#endif
    }
  }
  else {
    if (count == 1) {
 800b4c8:	683b      	ldr	r3, [r7, #0]
 800b4ca:	2b01      	cmp	r3, #1
 800b4cc:	d110      	bne.n	800b4f0 <osSemaphoreCreate+0x5a>
      vSemaphoreCreateBinary(sema);
 800b4ce:	2203      	movs	r2, #3
 800b4d0:	2100      	movs	r1, #0
 800b4d2:	2001      	movs	r0, #1
 800b4d4:	f000 f9a6 	bl	800b824 <xQueueGenericCreate>
 800b4d8:	60f8      	str	r0, [r7, #12]
 800b4da:	68fb      	ldr	r3, [r7, #12]
 800b4dc:	2b00      	cmp	r3, #0
 800b4de:	d005      	beq.n	800b4ec <osSemaphoreCreate+0x56>
 800b4e0:	2300      	movs	r3, #0
 800b4e2:	2200      	movs	r2, #0
 800b4e4:	2100      	movs	r1, #0
 800b4e6:	68f8      	ldr	r0, [r7, #12]
 800b4e8:	f000 fa42 	bl	800b970 <xQueueGenericSend>
      return sema;
 800b4ec:	68fb      	ldr	r3, [r7, #12]
 800b4ee:	e000      	b.n	800b4f2 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 800b4f0:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 800b4f2:	4618      	mov	r0, r3
 800b4f4:	3710      	adds	r7, #16
 800b4f6:	46bd      	mov	sp, r7
 800b4f8:	bd80      	pop	{r7, pc}

0800b4fa <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800b4fa:	b480      	push	{r7}
 800b4fc:	b083      	sub	sp, #12
 800b4fe:	af00      	add	r7, sp, #0
 800b500:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	f103 0208 	add.w	r2, r3, #8
 800b508:	687b      	ldr	r3, [r7, #4]
 800b50a:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800b50c:	687b      	ldr	r3, [r7, #4]
 800b50e:	f04f 32ff 	mov.w	r2, #4294967295
 800b512:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b514:	687b      	ldr	r3, [r7, #4]
 800b516:	f103 0208 	add.w	r2, r3, #8
 800b51a:	687b      	ldr	r3, [r7, #4]
 800b51c:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	f103 0208 	add.w	r2, r3, #8
 800b524:	687b      	ldr	r3, [r7, #4]
 800b526:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800b528:	687b      	ldr	r3, [r7, #4]
 800b52a:	2200      	movs	r2, #0
 800b52c:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800b52e:	bf00      	nop
 800b530:	370c      	adds	r7, #12
 800b532:	46bd      	mov	sp, r7
 800b534:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b538:	4770      	bx	lr

0800b53a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800b53a:	b480      	push	{r7}
 800b53c:	b083      	sub	sp, #12
 800b53e:	af00      	add	r7, sp, #0
 800b540:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800b542:	687b      	ldr	r3, [r7, #4]
 800b544:	2200      	movs	r2, #0
 800b546:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800b548:	bf00      	nop
 800b54a:	370c      	adds	r7, #12
 800b54c:	46bd      	mov	sp, r7
 800b54e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b552:	4770      	bx	lr

0800b554 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b554:	b480      	push	{r7}
 800b556:	b085      	sub	sp, #20
 800b558:	af00      	add	r7, sp, #0
 800b55a:	6078      	str	r0, [r7, #4]
 800b55c:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800b55e:	687b      	ldr	r3, [r7, #4]
 800b560:	685b      	ldr	r3, [r3, #4]
 800b562:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800b564:	683b      	ldr	r3, [r7, #0]
 800b566:	68fa      	ldr	r2, [r7, #12]
 800b568:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800b56a:	68fb      	ldr	r3, [r7, #12]
 800b56c:	689a      	ldr	r2, [r3, #8]
 800b56e:	683b      	ldr	r3, [r7, #0]
 800b570:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800b572:	68fb      	ldr	r3, [r7, #12]
 800b574:	689b      	ldr	r3, [r3, #8]
 800b576:	683a      	ldr	r2, [r7, #0]
 800b578:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800b57a:	68fb      	ldr	r3, [r7, #12]
 800b57c:	683a      	ldr	r2, [r7, #0]
 800b57e:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800b580:	683b      	ldr	r3, [r7, #0]
 800b582:	687a      	ldr	r2, [r7, #4]
 800b584:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b586:	687b      	ldr	r3, [r7, #4]
 800b588:	681b      	ldr	r3, [r3, #0]
 800b58a:	1c5a      	adds	r2, r3, #1
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	601a      	str	r2, [r3, #0]
}
 800b590:	bf00      	nop
 800b592:	3714      	adds	r7, #20
 800b594:	46bd      	mov	sp, r7
 800b596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b59a:	4770      	bx	lr

0800b59c <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b59c:	b480      	push	{r7}
 800b59e:	b085      	sub	sp, #20
 800b5a0:	af00      	add	r7, sp, #0
 800b5a2:	6078      	str	r0, [r7, #4]
 800b5a4:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800b5a6:	683b      	ldr	r3, [r7, #0]
 800b5a8:	681b      	ldr	r3, [r3, #0]
 800b5aa:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800b5ac:	68bb      	ldr	r3, [r7, #8]
 800b5ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b5b2:	d103      	bne.n	800b5bc <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800b5b4:	687b      	ldr	r3, [r7, #4]
 800b5b6:	691b      	ldr	r3, [r3, #16]
 800b5b8:	60fb      	str	r3, [r7, #12]
 800b5ba:	e00c      	b.n	800b5d6 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	3308      	adds	r3, #8
 800b5c0:	60fb      	str	r3, [r7, #12]
 800b5c2:	e002      	b.n	800b5ca <vListInsert+0x2e>
 800b5c4:	68fb      	ldr	r3, [r7, #12]
 800b5c6:	685b      	ldr	r3, [r3, #4]
 800b5c8:	60fb      	str	r3, [r7, #12]
 800b5ca:	68fb      	ldr	r3, [r7, #12]
 800b5cc:	685b      	ldr	r3, [r3, #4]
 800b5ce:	681b      	ldr	r3, [r3, #0]
 800b5d0:	68ba      	ldr	r2, [r7, #8]
 800b5d2:	429a      	cmp	r2, r3
 800b5d4:	d2f6      	bcs.n	800b5c4 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800b5d6:	68fb      	ldr	r3, [r7, #12]
 800b5d8:	685a      	ldr	r2, [r3, #4]
 800b5da:	683b      	ldr	r3, [r7, #0]
 800b5dc:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800b5de:	683b      	ldr	r3, [r7, #0]
 800b5e0:	685b      	ldr	r3, [r3, #4]
 800b5e2:	683a      	ldr	r2, [r7, #0]
 800b5e4:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800b5e6:	683b      	ldr	r3, [r7, #0]
 800b5e8:	68fa      	ldr	r2, [r7, #12]
 800b5ea:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800b5ec:	68fb      	ldr	r3, [r7, #12]
 800b5ee:	683a      	ldr	r2, [r7, #0]
 800b5f0:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800b5f2:	683b      	ldr	r3, [r7, #0]
 800b5f4:	687a      	ldr	r2, [r7, #4]
 800b5f6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b5f8:	687b      	ldr	r3, [r7, #4]
 800b5fa:	681b      	ldr	r3, [r3, #0]
 800b5fc:	1c5a      	adds	r2, r3, #1
 800b5fe:	687b      	ldr	r3, [r7, #4]
 800b600:	601a      	str	r2, [r3, #0]
}
 800b602:	bf00      	nop
 800b604:	3714      	adds	r7, #20
 800b606:	46bd      	mov	sp, r7
 800b608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b60c:	4770      	bx	lr

0800b60e <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800b60e:	b480      	push	{r7}
 800b610:	b085      	sub	sp, #20
 800b612:	af00      	add	r7, sp, #0
 800b614:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	691b      	ldr	r3, [r3, #16]
 800b61a:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	685b      	ldr	r3, [r3, #4]
 800b620:	687a      	ldr	r2, [r7, #4]
 800b622:	6892      	ldr	r2, [r2, #8]
 800b624:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800b626:	687b      	ldr	r3, [r7, #4]
 800b628:	689b      	ldr	r3, [r3, #8]
 800b62a:	687a      	ldr	r2, [r7, #4]
 800b62c:	6852      	ldr	r2, [r2, #4]
 800b62e:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800b630:	68fb      	ldr	r3, [r7, #12]
 800b632:	685b      	ldr	r3, [r3, #4]
 800b634:	687a      	ldr	r2, [r7, #4]
 800b636:	429a      	cmp	r2, r3
 800b638:	d103      	bne.n	800b642 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	689a      	ldr	r2, [r3, #8]
 800b63e:	68fb      	ldr	r3, [r7, #12]
 800b640:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800b642:	687b      	ldr	r3, [r7, #4]
 800b644:	2200      	movs	r2, #0
 800b646:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800b648:	68fb      	ldr	r3, [r7, #12]
 800b64a:	681b      	ldr	r3, [r3, #0]
 800b64c:	1e5a      	subs	r2, r3, #1
 800b64e:	68fb      	ldr	r3, [r7, #12]
 800b650:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800b652:	68fb      	ldr	r3, [r7, #12]
 800b654:	681b      	ldr	r3, [r3, #0]
}
 800b656:	4618      	mov	r0, r3
 800b658:	3714      	adds	r7, #20
 800b65a:	46bd      	mov	sp, r7
 800b65c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b660:	4770      	bx	lr
	...

0800b664 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800b664:	b580      	push	{r7, lr}
 800b666:	b084      	sub	sp, #16
 800b668:	af00      	add	r7, sp, #0
 800b66a:	6078      	str	r0, [r7, #4]
 800b66c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800b672:	68fb      	ldr	r3, [r7, #12]
 800b674:	2b00      	cmp	r3, #0
 800b676:	d10a      	bne.n	800b68e <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800b678:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b67c:	f383 8811 	msr	BASEPRI, r3
 800b680:	f3bf 8f6f 	isb	sy
 800b684:	f3bf 8f4f 	dsb	sy
 800b688:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800b68a:	bf00      	nop
 800b68c:	e7fe      	b.n	800b68c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800b68e:	f001 fe21 	bl	800d2d4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b692:	68fb      	ldr	r3, [r7, #12]
 800b694:	681a      	ldr	r2, [r3, #0]
 800b696:	68fb      	ldr	r3, [r7, #12]
 800b698:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b69a:	68f9      	ldr	r1, [r7, #12]
 800b69c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800b69e:	fb01 f303 	mul.w	r3, r1, r3
 800b6a2:	441a      	add	r2, r3
 800b6a4:	68fb      	ldr	r3, [r7, #12]
 800b6a6:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800b6a8:	68fb      	ldr	r3, [r7, #12]
 800b6aa:	2200      	movs	r2, #0
 800b6ac:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800b6ae:	68fb      	ldr	r3, [r7, #12]
 800b6b0:	681a      	ldr	r2, [r3, #0]
 800b6b2:	68fb      	ldr	r3, [r7, #12]
 800b6b4:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b6b6:	68fb      	ldr	r3, [r7, #12]
 800b6b8:	681a      	ldr	r2, [r3, #0]
 800b6ba:	68fb      	ldr	r3, [r7, #12]
 800b6bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b6be:	3b01      	subs	r3, #1
 800b6c0:	68f9      	ldr	r1, [r7, #12]
 800b6c2:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800b6c4:	fb01 f303 	mul.w	r3, r1, r3
 800b6c8:	441a      	add	r2, r3
 800b6ca:	68fb      	ldr	r3, [r7, #12]
 800b6cc:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800b6ce:	68fb      	ldr	r3, [r7, #12]
 800b6d0:	22ff      	movs	r2, #255	; 0xff
 800b6d2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800b6d6:	68fb      	ldr	r3, [r7, #12]
 800b6d8:	22ff      	movs	r2, #255	; 0xff
 800b6da:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800b6de:	683b      	ldr	r3, [r7, #0]
 800b6e0:	2b00      	cmp	r3, #0
 800b6e2:	d114      	bne.n	800b70e <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b6e4:	68fb      	ldr	r3, [r7, #12]
 800b6e6:	691b      	ldr	r3, [r3, #16]
 800b6e8:	2b00      	cmp	r3, #0
 800b6ea:	d01a      	beq.n	800b722 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b6ec:	68fb      	ldr	r3, [r7, #12]
 800b6ee:	3310      	adds	r3, #16
 800b6f0:	4618      	mov	r0, r3
 800b6f2:	f001 f8e1 	bl	800c8b8 <xTaskRemoveFromEventList>
 800b6f6:	4603      	mov	r3, r0
 800b6f8:	2b00      	cmp	r3, #0
 800b6fa:	d012      	beq.n	800b722 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800b6fc:	4b0c      	ldr	r3, [pc, #48]	; (800b730 <xQueueGenericReset+0xcc>)
 800b6fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b702:	601a      	str	r2, [r3, #0]
 800b704:	f3bf 8f4f 	dsb	sy
 800b708:	f3bf 8f6f 	isb	sy
 800b70c:	e009      	b.n	800b722 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800b70e:	68fb      	ldr	r3, [r7, #12]
 800b710:	3310      	adds	r3, #16
 800b712:	4618      	mov	r0, r3
 800b714:	f7ff fef1 	bl	800b4fa <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800b718:	68fb      	ldr	r3, [r7, #12]
 800b71a:	3324      	adds	r3, #36	; 0x24
 800b71c:	4618      	mov	r0, r3
 800b71e:	f7ff feec 	bl	800b4fa <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800b722:	f001 fe07 	bl	800d334 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800b726:	2301      	movs	r3, #1
}
 800b728:	4618      	mov	r0, r3
 800b72a:	3710      	adds	r7, #16
 800b72c:	46bd      	mov	sp, r7
 800b72e:	bd80      	pop	{r7, pc}
 800b730:	e000ed04 	.word	0xe000ed04

0800b734 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800b734:	b580      	push	{r7, lr}
 800b736:	b08e      	sub	sp, #56	; 0x38
 800b738:	af02      	add	r7, sp, #8
 800b73a:	60f8      	str	r0, [r7, #12]
 800b73c:	60b9      	str	r1, [r7, #8]
 800b73e:	607a      	str	r2, [r7, #4]
 800b740:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800b742:	68fb      	ldr	r3, [r7, #12]
 800b744:	2b00      	cmp	r3, #0
 800b746:	d10a      	bne.n	800b75e <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800b748:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b74c:	f383 8811 	msr	BASEPRI, r3
 800b750:	f3bf 8f6f 	isb	sy
 800b754:	f3bf 8f4f 	dsb	sy
 800b758:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800b75a:	bf00      	nop
 800b75c:	e7fe      	b.n	800b75c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800b75e:	683b      	ldr	r3, [r7, #0]
 800b760:	2b00      	cmp	r3, #0
 800b762:	d10a      	bne.n	800b77a <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800b764:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b768:	f383 8811 	msr	BASEPRI, r3
 800b76c:	f3bf 8f6f 	isb	sy
 800b770:	f3bf 8f4f 	dsb	sy
 800b774:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b776:	bf00      	nop
 800b778:	e7fe      	b.n	800b778 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800b77a:	687b      	ldr	r3, [r7, #4]
 800b77c:	2b00      	cmp	r3, #0
 800b77e:	d002      	beq.n	800b786 <xQueueGenericCreateStatic+0x52>
 800b780:	68bb      	ldr	r3, [r7, #8]
 800b782:	2b00      	cmp	r3, #0
 800b784:	d001      	beq.n	800b78a <xQueueGenericCreateStatic+0x56>
 800b786:	2301      	movs	r3, #1
 800b788:	e000      	b.n	800b78c <xQueueGenericCreateStatic+0x58>
 800b78a:	2300      	movs	r3, #0
 800b78c:	2b00      	cmp	r3, #0
 800b78e:	d10a      	bne.n	800b7a6 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800b790:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b794:	f383 8811 	msr	BASEPRI, r3
 800b798:	f3bf 8f6f 	isb	sy
 800b79c:	f3bf 8f4f 	dsb	sy
 800b7a0:	623b      	str	r3, [r7, #32]
}
 800b7a2:	bf00      	nop
 800b7a4:	e7fe      	b.n	800b7a4 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800b7a6:	687b      	ldr	r3, [r7, #4]
 800b7a8:	2b00      	cmp	r3, #0
 800b7aa:	d102      	bne.n	800b7b2 <xQueueGenericCreateStatic+0x7e>
 800b7ac:	68bb      	ldr	r3, [r7, #8]
 800b7ae:	2b00      	cmp	r3, #0
 800b7b0:	d101      	bne.n	800b7b6 <xQueueGenericCreateStatic+0x82>
 800b7b2:	2301      	movs	r3, #1
 800b7b4:	e000      	b.n	800b7b8 <xQueueGenericCreateStatic+0x84>
 800b7b6:	2300      	movs	r3, #0
 800b7b8:	2b00      	cmp	r3, #0
 800b7ba:	d10a      	bne.n	800b7d2 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800b7bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7c0:	f383 8811 	msr	BASEPRI, r3
 800b7c4:	f3bf 8f6f 	isb	sy
 800b7c8:	f3bf 8f4f 	dsb	sy
 800b7cc:	61fb      	str	r3, [r7, #28]
}
 800b7ce:	bf00      	nop
 800b7d0:	e7fe      	b.n	800b7d0 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800b7d2:	2348      	movs	r3, #72	; 0x48
 800b7d4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800b7d6:	697b      	ldr	r3, [r7, #20]
 800b7d8:	2b48      	cmp	r3, #72	; 0x48
 800b7da:	d00a      	beq.n	800b7f2 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800b7dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7e0:	f383 8811 	msr	BASEPRI, r3
 800b7e4:	f3bf 8f6f 	isb	sy
 800b7e8:	f3bf 8f4f 	dsb	sy
 800b7ec:	61bb      	str	r3, [r7, #24]
}
 800b7ee:	bf00      	nop
 800b7f0:	e7fe      	b.n	800b7f0 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800b7f2:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b7f4:	683b      	ldr	r3, [r7, #0]
 800b7f6:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800b7f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b7fa:	2b00      	cmp	r3, #0
 800b7fc:	d00d      	beq.n	800b81a <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800b7fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b800:	2201      	movs	r2, #1
 800b802:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800b806:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800b80a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b80c:	9300      	str	r3, [sp, #0]
 800b80e:	4613      	mov	r3, r2
 800b810:	687a      	ldr	r2, [r7, #4]
 800b812:	68b9      	ldr	r1, [r7, #8]
 800b814:	68f8      	ldr	r0, [r7, #12]
 800b816:	f000 f83f 	bl	800b898 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800b81a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800b81c:	4618      	mov	r0, r3
 800b81e:	3730      	adds	r7, #48	; 0x30
 800b820:	46bd      	mov	sp, r7
 800b822:	bd80      	pop	{r7, pc}

0800b824 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800b824:	b580      	push	{r7, lr}
 800b826:	b08a      	sub	sp, #40	; 0x28
 800b828:	af02      	add	r7, sp, #8
 800b82a:	60f8      	str	r0, [r7, #12]
 800b82c:	60b9      	str	r1, [r7, #8]
 800b82e:	4613      	mov	r3, r2
 800b830:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800b832:	68fb      	ldr	r3, [r7, #12]
 800b834:	2b00      	cmp	r3, #0
 800b836:	d10a      	bne.n	800b84e <xQueueGenericCreate+0x2a>
	__asm volatile
 800b838:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b83c:	f383 8811 	msr	BASEPRI, r3
 800b840:	f3bf 8f6f 	isb	sy
 800b844:	f3bf 8f4f 	dsb	sy
 800b848:	613b      	str	r3, [r7, #16]
}
 800b84a:	bf00      	nop
 800b84c:	e7fe      	b.n	800b84c <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b84e:	68fb      	ldr	r3, [r7, #12]
 800b850:	68ba      	ldr	r2, [r7, #8]
 800b852:	fb02 f303 	mul.w	r3, r2, r3
 800b856:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800b858:	69fb      	ldr	r3, [r7, #28]
 800b85a:	3348      	adds	r3, #72	; 0x48
 800b85c:	4618      	mov	r0, r3
 800b85e:	f001 fe5b 	bl	800d518 <pvPortMalloc>
 800b862:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800b864:	69bb      	ldr	r3, [r7, #24]
 800b866:	2b00      	cmp	r3, #0
 800b868:	d011      	beq.n	800b88e <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800b86a:	69bb      	ldr	r3, [r7, #24]
 800b86c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b86e:	697b      	ldr	r3, [r7, #20]
 800b870:	3348      	adds	r3, #72	; 0x48
 800b872:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800b874:	69bb      	ldr	r3, [r7, #24]
 800b876:	2200      	movs	r2, #0
 800b878:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800b87c:	79fa      	ldrb	r2, [r7, #7]
 800b87e:	69bb      	ldr	r3, [r7, #24]
 800b880:	9300      	str	r3, [sp, #0]
 800b882:	4613      	mov	r3, r2
 800b884:	697a      	ldr	r2, [r7, #20]
 800b886:	68b9      	ldr	r1, [r7, #8]
 800b888:	68f8      	ldr	r0, [r7, #12]
 800b88a:	f000 f805 	bl	800b898 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800b88e:	69bb      	ldr	r3, [r7, #24]
	}
 800b890:	4618      	mov	r0, r3
 800b892:	3720      	adds	r7, #32
 800b894:	46bd      	mov	sp, r7
 800b896:	bd80      	pop	{r7, pc}

0800b898 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800b898:	b580      	push	{r7, lr}
 800b89a:	b084      	sub	sp, #16
 800b89c:	af00      	add	r7, sp, #0
 800b89e:	60f8      	str	r0, [r7, #12]
 800b8a0:	60b9      	str	r1, [r7, #8]
 800b8a2:	607a      	str	r2, [r7, #4]
 800b8a4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800b8a6:	68bb      	ldr	r3, [r7, #8]
 800b8a8:	2b00      	cmp	r3, #0
 800b8aa:	d103      	bne.n	800b8b4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800b8ac:	69bb      	ldr	r3, [r7, #24]
 800b8ae:	69ba      	ldr	r2, [r7, #24]
 800b8b0:	601a      	str	r2, [r3, #0]
 800b8b2:	e002      	b.n	800b8ba <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800b8b4:	69bb      	ldr	r3, [r7, #24]
 800b8b6:	687a      	ldr	r2, [r7, #4]
 800b8b8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800b8ba:	69bb      	ldr	r3, [r7, #24]
 800b8bc:	68fa      	ldr	r2, [r7, #12]
 800b8be:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800b8c0:	69bb      	ldr	r3, [r7, #24]
 800b8c2:	68ba      	ldr	r2, [r7, #8]
 800b8c4:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800b8c6:	2101      	movs	r1, #1
 800b8c8:	69b8      	ldr	r0, [r7, #24]
 800b8ca:	f7ff fecb 	bl	800b664 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800b8ce:	bf00      	nop
 800b8d0:	3710      	adds	r7, #16
 800b8d2:	46bd      	mov	sp, r7
 800b8d4:	bd80      	pop	{r7, pc}

0800b8d6 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800b8d6:	b580      	push	{r7, lr}
 800b8d8:	b082      	sub	sp, #8
 800b8da:	af00      	add	r7, sp, #0
 800b8dc:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800b8de:	687b      	ldr	r3, [r7, #4]
 800b8e0:	2b00      	cmp	r3, #0
 800b8e2:	d00e      	beq.n	800b902 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800b8e4:	687b      	ldr	r3, [r7, #4]
 800b8e6:	2200      	movs	r2, #0
 800b8e8:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800b8ea:	687b      	ldr	r3, [r7, #4]
 800b8ec:	2200      	movs	r2, #0
 800b8ee:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800b8f0:	687b      	ldr	r3, [r7, #4]
 800b8f2:	2200      	movs	r2, #0
 800b8f4:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800b8f6:	2300      	movs	r3, #0
 800b8f8:	2200      	movs	r2, #0
 800b8fa:	2100      	movs	r1, #0
 800b8fc:	6878      	ldr	r0, [r7, #4]
 800b8fe:	f000 f837 	bl	800b970 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800b902:	bf00      	nop
 800b904:	3708      	adds	r7, #8
 800b906:	46bd      	mov	sp, r7
 800b908:	bd80      	pop	{r7, pc}

0800b90a <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800b90a:	b580      	push	{r7, lr}
 800b90c:	b086      	sub	sp, #24
 800b90e:	af00      	add	r7, sp, #0
 800b910:	4603      	mov	r3, r0
 800b912:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800b914:	2301      	movs	r3, #1
 800b916:	617b      	str	r3, [r7, #20]
 800b918:	2300      	movs	r3, #0
 800b91a:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800b91c:	79fb      	ldrb	r3, [r7, #7]
 800b91e:	461a      	mov	r2, r3
 800b920:	6939      	ldr	r1, [r7, #16]
 800b922:	6978      	ldr	r0, [r7, #20]
 800b924:	f7ff ff7e 	bl	800b824 <xQueueGenericCreate>
 800b928:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800b92a:	68f8      	ldr	r0, [r7, #12]
 800b92c:	f7ff ffd3 	bl	800b8d6 <prvInitialiseMutex>

		return xNewQueue;
 800b930:	68fb      	ldr	r3, [r7, #12]
	}
 800b932:	4618      	mov	r0, r3
 800b934:	3718      	adds	r7, #24
 800b936:	46bd      	mov	sp, r7
 800b938:	bd80      	pop	{r7, pc}

0800b93a <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800b93a:	b580      	push	{r7, lr}
 800b93c:	b088      	sub	sp, #32
 800b93e:	af02      	add	r7, sp, #8
 800b940:	4603      	mov	r3, r0
 800b942:	6039      	str	r1, [r7, #0]
 800b944:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800b946:	2301      	movs	r3, #1
 800b948:	617b      	str	r3, [r7, #20]
 800b94a:	2300      	movs	r3, #0
 800b94c:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800b94e:	79fb      	ldrb	r3, [r7, #7]
 800b950:	9300      	str	r3, [sp, #0]
 800b952:	683b      	ldr	r3, [r7, #0]
 800b954:	2200      	movs	r2, #0
 800b956:	6939      	ldr	r1, [r7, #16]
 800b958:	6978      	ldr	r0, [r7, #20]
 800b95a:	f7ff feeb 	bl	800b734 <xQueueGenericCreateStatic>
 800b95e:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800b960:	68f8      	ldr	r0, [r7, #12]
 800b962:	f7ff ffb8 	bl	800b8d6 <prvInitialiseMutex>

		return xNewQueue;
 800b966:	68fb      	ldr	r3, [r7, #12]
	}
 800b968:	4618      	mov	r0, r3
 800b96a:	3718      	adds	r7, #24
 800b96c:	46bd      	mov	sp, r7
 800b96e:	bd80      	pop	{r7, pc}

0800b970 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800b970:	b580      	push	{r7, lr}
 800b972:	b08e      	sub	sp, #56	; 0x38
 800b974:	af00      	add	r7, sp, #0
 800b976:	60f8      	str	r0, [r7, #12]
 800b978:	60b9      	str	r1, [r7, #8]
 800b97a:	607a      	str	r2, [r7, #4]
 800b97c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800b97e:	2300      	movs	r3, #0
 800b980:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b982:	68fb      	ldr	r3, [r7, #12]
 800b984:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800b986:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b988:	2b00      	cmp	r3, #0
 800b98a:	d10a      	bne.n	800b9a2 <xQueueGenericSend+0x32>
	__asm volatile
 800b98c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b990:	f383 8811 	msr	BASEPRI, r3
 800b994:	f3bf 8f6f 	isb	sy
 800b998:	f3bf 8f4f 	dsb	sy
 800b99c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800b99e:	bf00      	nop
 800b9a0:	e7fe      	b.n	800b9a0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b9a2:	68bb      	ldr	r3, [r7, #8]
 800b9a4:	2b00      	cmp	r3, #0
 800b9a6:	d103      	bne.n	800b9b0 <xQueueGenericSend+0x40>
 800b9a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b9aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b9ac:	2b00      	cmp	r3, #0
 800b9ae:	d101      	bne.n	800b9b4 <xQueueGenericSend+0x44>
 800b9b0:	2301      	movs	r3, #1
 800b9b2:	e000      	b.n	800b9b6 <xQueueGenericSend+0x46>
 800b9b4:	2300      	movs	r3, #0
 800b9b6:	2b00      	cmp	r3, #0
 800b9b8:	d10a      	bne.n	800b9d0 <xQueueGenericSend+0x60>
	__asm volatile
 800b9ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b9be:	f383 8811 	msr	BASEPRI, r3
 800b9c2:	f3bf 8f6f 	isb	sy
 800b9c6:	f3bf 8f4f 	dsb	sy
 800b9ca:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b9cc:	bf00      	nop
 800b9ce:	e7fe      	b.n	800b9ce <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b9d0:	683b      	ldr	r3, [r7, #0]
 800b9d2:	2b02      	cmp	r3, #2
 800b9d4:	d103      	bne.n	800b9de <xQueueGenericSend+0x6e>
 800b9d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b9d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b9da:	2b01      	cmp	r3, #1
 800b9dc:	d101      	bne.n	800b9e2 <xQueueGenericSend+0x72>
 800b9de:	2301      	movs	r3, #1
 800b9e0:	e000      	b.n	800b9e4 <xQueueGenericSend+0x74>
 800b9e2:	2300      	movs	r3, #0
 800b9e4:	2b00      	cmp	r3, #0
 800b9e6:	d10a      	bne.n	800b9fe <xQueueGenericSend+0x8e>
	__asm volatile
 800b9e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b9ec:	f383 8811 	msr	BASEPRI, r3
 800b9f0:	f3bf 8f6f 	isb	sy
 800b9f4:	f3bf 8f4f 	dsb	sy
 800b9f8:	623b      	str	r3, [r7, #32]
}
 800b9fa:	bf00      	nop
 800b9fc:	e7fe      	b.n	800b9fc <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b9fe:	f001 f917 	bl	800cc30 <xTaskGetSchedulerState>
 800ba02:	4603      	mov	r3, r0
 800ba04:	2b00      	cmp	r3, #0
 800ba06:	d102      	bne.n	800ba0e <xQueueGenericSend+0x9e>
 800ba08:	687b      	ldr	r3, [r7, #4]
 800ba0a:	2b00      	cmp	r3, #0
 800ba0c:	d101      	bne.n	800ba12 <xQueueGenericSend+0xa2>
 800ba0e:	2301      	movs	r3, #1
 800ba10:	e000      	b.n	800ba14 <xQueueGenericSend+0xa4>
 800ba12:	2300      	movs	r3, #0
 800ba14:	2b00      	cmp	r3, #0
 800ba16:	d10a      	bne.n	800ba2e <xQueueGenericSend+0xbe>
	__asm volatile
 800ba18:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba1c:	f383 8811 	msr	BASEPRI, r3
 800ba20:	f3bf 8f6f 	isb	sy
 800ba24:	f3bf 8f4f 	dsb	sy
 800ba28:	61fb      	str	r3, [r7, #28]
}
 800ba2a:	bf00      	nop
 800ba2c:	e7fe      	b.n	800ba2c <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800ba2e:	f001 fc51 	bl	800d2d4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800ba32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba34:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ba36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ba3a:	429a      	cmp	r2, r3
 800ba3c:	d302      	bcc.n	800ba44 <xQueueGenericSend+0xd4>
 800ba3e:	683b      	ldr	r3, [r7, #0]
 800ba40:	2b02      	cmp	r3, #2
 800ba42:	d129      	bne.n	800ba98 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800ba44:	683a      	ldr	r2, [r7, #0]
 800ba46:	68b9      	ldr	r1, [r7, #8]
 800ba48:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ba4a:	f000 fa41 	bl	800bed0 <prvCopyDataToQueue>
 800ba4e:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ba50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ba54:	2b00      	cmp	r3, #0
 800ba56:	d010      	beq.n	800ba7a <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ba58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba5a:	3324      	adds	r3, #36	; 0x24
 800ba5c:	4618      	mov	r0, r3
 800ba5e:	f000 ff2b 	bl	800c8b8 <xTaskRemoveFromEventList>
 800ba62:	4603      	mov	r3, r0
 800ba64:	2b00      	cmp	r3, #0
 800ba66:	d013      	beq.n	800ba90 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800ba68:	4b3f      	ldr	r3, [pc, #252]	; (800bb68 <xQueueGenericSend+0x1f8>)
 800ba6a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ba6e:	601a      	str	r2, [r3, #0]
 800ba70:	f3bf 8f4f 	dsb	sy
 800ba74:	f3bf 8f6f 	isb	sy
 800ba78:	e00a      	b.n	800ba90 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800ba7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ba7c:	2b00      	cmp	r3, #0
 800ba7e:	d007      	beq.n	800ba90 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800ba80:	4b39      	ldr	r3, [pc, #228]	; (800bb68 <xQueueGenericSend+0x1f8>)
 800ba82:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ba86:	601a      	str	r2, [r3, #0]
 800ba88:	f3bf 8f4f 	dsb	sy
 800ba8c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800ba90:	f001 fc50 	bl	800d334 <vPortExitCritical>
				return pdPASS;
 800ba94:	2301      	movs	r3, #1
 800ba96:	e063      	b.n	800bb60 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	2b00      	cmp	r3, #0
 800ba9c:	d103      	bne.n	800baa6 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800ba9e:	f001 fc49 	bl	800d334 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800baa2:	2300      	movs	r3, #0
 800baa4:	e05c      	b.n	800bb60 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800baa6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800baa8:	2b00      	cmp	r3, #0
 800baaa:	d106      	bne.n	800baba <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800baac:	f107 0314 	add.w	r3, r7, #20
 800bab0:	4618      	mov	r0, r3
 800bab2:	f000 ff63 	bl	800c97c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800bab6:	2301      	movs	r3, #1
 800bab8:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800baba:	f001 fc3b 	bl	800d334 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800babe:	f000 fd19 	bl	800c4f4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800bac2:	f001 fc07 	bl	800d2d4 <vPortEnterCritical>
 800bac6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bac8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800bacc:	b25b      	sxtb	r3, r3
 800bace:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bad2:	d103      	bne.n	800badc <xQueueGenericSend+0x16c>
 800bad4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bad6:	2200      	movs	r2, #0
 800bad8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800badc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bade:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bae2:	b25b      	sxtb	r3, r3
 800bae4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bae8:	d103      	bne.n	800baf2 <xQueueGenericSend+0x182>
 800baea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800baec:	2200      	movs	r2, #0
 800baee:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800baf2:	f001 fc1f 	bl	800d334 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800baf6:	1d3a      	adds	r2, r7, #4
 800baf8:	f107 0314 	add.w	r3, r7, #20
 800bafc:	4611      	mov	r1, r2
 800bafe:	4618      	mov	r0, r3
 800bb00:	f000 ff52 	bl	800c9a8 <xTaskCheckForTimeOut>
 800bb04:	4603      	mov	r3, r0
 800bb06:	2b00      	cmp	r3, #0
 800bb08:	d124      	bne.n	800bb54 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800bb0a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bb0c:	f000 fab2 	bl	800c074 <prvIsQueueFull>
 800bb10:	4603      	mov	r3, r0
 800bb12:	2b00      	cmp	r3, #0
 800bb14:	d018      	beq.n	800bb48 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800bb16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb18:	3310      	adds	r3, #16
 800bb1a:	687a      	ldr	r2, [r7, #4]
 800bb1c:	4611      	mov	r1, r2
 800bb1e:	4618      	mov	r0, r3
 800bb20:	f000 fea6 	bl	800c870 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800bb24:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bb26:	f000 fa3d 	bl	800bfa4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800bb2a:	f000 fcf1 	bl	800c510 <xTaskResumeAll>
 800bb2e:	4603      	mov	r3, r0
 800bb30:	2b00      	cmp	r3, #0
 800bb32:	f47f af7c 	bne.w	800ba2e <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800bb36:	4b0c      	ldr	r3, [pc, #48]	; (800bb68 <xQueueGenericSend+0x1f8>)
 800bb38:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bb3c:	601a      	str	r2, [r3, #0]
 800bb3e:	f3bf 8f4f 	dsb	sy
 800bb42:	f3bf 8f6f 	isb	sy
 800bb46:	e772      	b.n	800ba2e <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800bb48:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bb4a:	f000 fa2b 	bl	800bfa4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800bb4e:	f000 fcdf 	bl	800c510 <xTaskResumeAll>
 800bb52:	e76c      	b.n	800ba2e <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800bb54:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bb56:	f000 fa25 	bl	800bfa4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800bb5a:	f000 fcd9 	bl	800c510 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800bb5e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800bb60:	4618      	mov	r0, r3
 800bb62:	3738      	adds	r7, #56	; 0x38
 800bb64:	46bd      	mov	sp, r7
 800bb66:	bd80      	pop	{r7, pc}
 800bb68:	e000ed04 	.word	0xe000ed04

0800bb6c <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800bb6c:	b580      	push	{r7, lr}
 800bb6e:	b08e      	sub	sp, #56	; 0x38
 800bb70:	af00      	add	r7, sp, #0
 800bb72:	6078      	str	r0, [r7, #4]
 800bb74:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800bb76:	687b      	ldr	r3, [r7, #4]
 800bb78:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800bb7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb7c:	2b00      	cmp	r3, #0
 800bb7e:	d10a      	bne.n	800bb96 <xQueueGiveFromISR+0x2a>
	__asm volatile
 800bb80:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb84:	f383 8811 	msr	BASEPRI, r3
 800bb88:	f3bf 8f6f 	isb	sy
 800bb8c:	f3bf 8f4f 	dsb	sy
 800bb90:	623b      	str	r3, [r7, #32]
}
 800bb92:	bf00      	nop
 800bb94:	e7fe      	b.n	800bb94 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800bb96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bb9a:	2b00      	cmp	r3, #0
 800bb9c:	d00a      	beq.n	800bbb4 <xQueueGiveFromISR+0x48>
	__asm volatile
 800bb9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bba2:	f383 8811 	msr	BASEPRI, r3
 800bba6:	f3bf 8f6f 	isb	sy
 800bbaa:	f3bf 8f4f 	dsb	sy
 800bbae:	61fb      	str	r3, [r7, #28]
}
 800bbb0:	bf00      	nop
 800bbb2:	e7fe      	b.n	800bbb2 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800bbb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bbb6:	681b      	ldr	r3, [r3, #0]
 800bbb8:	2b00      	cmp	r3, #0
 800bbba:	d103      	bne.n	800bbc4 <xQueueGiveFromISR+0x58>
 800bbbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bbbe:	689b      	ldr	r3, [r3, #8]
 800bbc0:	2b00      	cmp	r3, #0
 800bbc2:	d101      	bne.n	800bbc8 <xQueueGiveFromISR+0x5c>
 800bbc4:	2301      	movs	r3, #1
 800bbc6:	e000      	b.n	800bbca <xQueueGiveFromISR+0x5e>
 800bbc8:	2300      	movs	r3, #0
 800bbca:	2b00      	cmp	r3, #0
 800bbcc:	d10a      	bne.n	800bbe4 <xQueueGiveFromISR+0x78>
	__asm volatile
 800bbce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bbd2:	f383 8811 	msr	BASEPRI, r3
 800bbd6:	f3bf 8f6f 	isb	sy
 800bbda:	f3bf 8f4f 	dsb	sy
 800bbde:	61bb      	str	r3, [r7, #24]
}
 800bbe0:	bf00      	nop
 800bbe2:	e7fe      	b.n	800bbe2 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800bbe4:	f001 fc58 	bl	800d498 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800bbe8:	f3ef 8211 	mrs	r2, BASEPRI
 800bbec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bbf0:	f383 8811 	msr	BASEPRI, r3
 800bbf4:	f3bf 8f6f 	isb	sy
 800bbf8:	f3bf 8f4f 	dsb	sy
 800bbfc:	617a      	str	r2, [r7, #20]
 800bbfe:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800bc00:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800bc02:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800bc04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bc08:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800bc0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bc0e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800bc10:	429a      	cmp	r2, r3
 800bc12:	d22b      	bcs.n	800bc6c <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800bc14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc16:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bc1a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800bc1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bc20:	1c5a      	adds	r2, r3, #1
 800bc22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc24:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800bc26:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800bc2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bc2e:	d112      	bne.n	800bc56 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800bc30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc34:	2b00      	cmp	r3, #0
 800bc36:	d016      	beq.n	800bc66 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800bc38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc3a:	3324      	adds	r3, #36	; 0x24
 800bc3c:	4618      	mov	r0, r3
 800bc3e:	f000 fe3b 	bl	800c8b8 <xTaskRemoveFromEventList>
 800bc42:	4603      	mov	r3, r0
 800bc44:	2b00      	cmp	r3, #0
 800bc46:	d00e      	beq.n	800bc66 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800bc48:	683b      	ldr	r3, [r7, #0]
 800bc4a:	2b00      	cmp	r3, #0
 800bc4c:	d00b      	beq.n	800bc66 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800bc4e:	683b      	ldr	r3, [r7, #0]
 800bc50:	2201      	movs	r2, #1
 800bc52:	601a      	str	r2, [r3, #0]
 800bc54:	e007      	b.n	800bc66 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800bc56:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800bc5a:	3301      	adds	r3, #1
 800bc5c:	b2db      	uxtb	r3, r3
 800bc5e:	b25a      	sxtb	r2, r3
 800bc60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc62:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800bc66:	2301      	movs	r3, #1
 800bc68:	637b      	str	r3, [r7, #52]	; 0x34
 800bc6a:	e001      	b.n	800bc70 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800bc6c:	2300      	movs	r3, #0
 800bc6e:	637b      	str	r3, [r7, #52]	; 0x34
 800bc70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bc72:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800bc74:	68fb      	ldr	r3, [r7, #12]
 800bc76:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800bc7a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800bc7c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800bc7e:	4618      	mov	r0, r3
 800bc80:	3738      	adds	r7, #56	; 0x38
 800bc82:	46bd      	mov	sp, r7
 800bc84:	bd80      	pop	{r7, pc}
	...

0800bc88 <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800bc88:	b580      	push	{r7, lr}
 800bc8a:	b08e      	sub	sp, #56	; 0x38
 800bc8c:	af00      	add	r7, sp, #0
 800bc8e:	6078      	str	r0, [r7, #4]
 800bc90:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800bc92:	2300      	movs	r3, #0
 800bc94:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800bc96:	687b      	ldr	r3, [r7, #4]
 800bc98:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800bc9a:	2300      	movs	r3, #0
 800bc9c:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800bc9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bca0:	2b00      	cmp	r3, #0
 800bca2:	d10a      	bne.n	800bcba <xQueueSemaphoreTake+0x32>
	__asm volatile
 800bca4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bca8:	f383 8811 	msr	BASEPRI, r3
 800bcac:	f3bf 8f6f 	isb	sy
 800bcb0:	f3bf 8f4f 	dsb	sy
 800bcb4:	623b      	str	r3, [r7, #32]
}
 800bcb6:	bf00      	nop
 800bcb8:	e7fe      	b.n	800bcb8 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800bcba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bcbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bcbe:	2b00      	cmp	r3, #0
 800bcc0:	d00a      	beq.n	800bcd8 <xQueueSemaphoreTake+0x50>
	__asm volatile
 800bcc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bcc6:	f383 8811 	msr	BASEPRI, r3
 800bcca:	f3bf 8f6f 	isb	sy
 800bcce:	f3bf 8f4f 	dsb	sy
 800bcd2:	61fb      	str	r3, [r7, #28]
}
 800bcd4:	bf00      	nop
 800bcd6:	e7fe      	b.n	800bcd6 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800bcd8:	f000 ffaa 	bl	800cc30 <xTaskGetSchedulerState>
 800bcdc:	4603      	mov	r3, r0
 800bcde:	2b00      	cmp	r3, #0
 800bce0:	d102      	bne.n	800bce8 <xQueueSemaphoreTake+0x60>
 800bce2:	683b      	ldr	r3, [r7, #0]
 800bce4:	2b00      	cmp	r3, #0
 800bce6:	d101      	bne.n	800bcec <xQueueSemaphoreTake+0x64>
 800bce8:	2301      	movs	r3, #1
 800bcea:	e000      	b.n	800bcee <xQueueSemaphoreTake+0x66>
 800bcec:	2300      	movs	r3, #0
 800bcee:	2b00      	cmp	r3, #0
 800bcf0:	d10a      	bne.n	800bd08 <xQueueSemaphoreTake+0x80>
	__asm volatile
 800bcf2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bcf6:	f383 8811 	msr	BASEPRI, r3
 800bcfa:	f3bf 8f6f 	isb	sy
 800bcfe:	f3bf 8f4f 	dsb	sy
 800bd02:	61bb      	str	r3, [r7, #24]
}
 800bd04:	bf00      	nop
 800bd06:	e7fe      	b.n	800bd06 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800bd08:	f001 fae4 	bl	800d2d4 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800bd0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bd0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bd10:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800bd12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd14:	2b00      	cmp	r3, #0
 800bd16:	d024      	beq.n	800bd62 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800bd18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd1a:	1e5a      	subs	r2, r3, #1
 800bd1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bd1e:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800bd20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bd22:	681b      	ldr	r3, [r3, #0]
 800bd24:	2b00      	cmp	r3, #0
 800bd26:	d104      	bne.n	800bd32 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800bd28:	f001 f92a 	bl	800cf80 <pvTaskIncrementMutexHeldCount>
 800bd2c:	4602      	mov	r2, r0
 800bd2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bd30:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800bd32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bd34:	691b      	ldr	r3, [r3, #16]
 800bd36:	2b00      	cmp	r3, #0
 800bd38:	d00f      	beq.n	800bd5a <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800bd3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bd3c:	3310      	adds	r3, #16
 800bd3e:	4618      	mov	r0, r3
 800bd40:	f000 fdba 	bl	800c8b8 <xTaskRemoveFromEventList>
 800bd44:	4603      	mov	r3, r0
 800bd46:	2b00      	cmp	r3, #0
 800bd48:	d007      	beq.n	800bd5a <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800bd4a:	4b54      	ldr	r3, [pc, #336]	; (800be9c <xQueueSemaphoreTake+0x214>)
 800bd4c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bd50:	601a      	str	r2, [r3, #0]
 800bd52:	f3bf 8f4f 	dsb	sy
 800bd56:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800bd5a:	f001 faeb 	bl	800d334 <vPortExitCritical>
				return pdPASS;
 800bd5e:	2301      	movs	r3, #1
 800bd60:	e097      	b.n	800be92 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800bd62:	683b      	ldr	r3, [r7, #0]
 800bd64:	2b00      	cmp	r3, #0
 800bd66:	d111      	bne.n	800bd8c <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800bd68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd6a:	2b00      	cmp	r3, #0
 800bd6c:	d00a      	beq.n	800bd84 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 800bd6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd72:	f383 8811 	msr	BASEPRI, r3
 800bd76:	f3bf 8f6f 	isb	sy
 800bd7a:	f3bf 8f4f 	dsb	sy
 800bd7e:	617b      	str	r3, [r7, #20]
}
 800bd80:	bf00      	nop
 800bd82:	e7fe      	b.n	800bd82 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800bd84:	f001 fad6 	bl	800d334 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800bd88:	2300      	movs	r3, #0
 800bd8a:	e082      	b.n	800be92 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 800bd8c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bd8e:	2b00      	cmp	r3, #0
 800bd90:	d106      	bne.n	800bda0 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800bd92:	f107 030c 	add.w	r3, r7, #12
 800bd96:	4618      	mov	r0, r3
 800bd98:	f000 fdf0 	bl	800c97c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800bd9c:	2301      	movs	r3, #1
 800bd9e:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800bda0:	f001 fac8 	bl	800d334 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800bda4:	f000 fba6 	bl	800c4f4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800bda8:	f001 fa94 	bl	800d2d4 <vPortEnterCritical>
 800bdac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bdae:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800bdb2:	b25b      	sxtb	r3, r3
 800bdb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bdb8:	d103      	bne.n	800bdc2 <xQueueSemaphoreTake+0x13a>
 800bdba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bdbc:	2200      	movs	r2, #0
 800bdbe:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800bdc2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bdc4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bdc8:	b25b      	sxtb	r3, r3
 800bdca:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bdce:	d103      	bne.n	800bdd8 <xQueueSemaphoreTake+0x150>
 800bdd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bdd2:	2200      	movs	r2, #0
 800bdd4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800bdd8:	f001 faac 	bl	800d334 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800bddc:	463a      	mov	r2, r7
 800bdde:	f107 030c 	add.w	r3, r7, #12
 800bde2:	4611      	mov	r1, r2
 800bde4:	4618      	mov	r0, r3
 800bde6:	f000 fddf 	bl	800c9a8 <xTaskCheckForTimeOut>
 800bdea:	4603      	mov	r3, r0
 800bdec:	2b00      	cmp	r3, #0
 800bdee:	d132      	bne.n	800be56 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800bdf0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800bdf2:	f000 f929 	bl	800c048 <prvIsQueueEmpty>
 800bdf6:	4603      	mov	r3, r0
 800bdf8:	2b00      	cmp	r3, #0
 800bdfa:	d026      	beq.n	800be4a <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800bdfc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bdfe:	681b      	ldr	r3, [r3, #0]
 800be00:	2b00      	cmp	r3, #0
 800be02:	d109      	bne.n	800be18 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 800be04:	f001 fa66 	bl	800d2d4 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800be08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800be0a:	689b      	ldr	r3, [r3, #8]
 800be0c:	4618      	mov	r0, r3
 800be0e:	f000 ff2d 	bl	800cc6c <xTaskPriorityInherit>
 800be12:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800be14:	f001 fa8e 	bl	800d334 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800be18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800be1a:	3324      	adds	r3, #36	; 0x24
 800be1c:	683a      	ldr	r2, [r7, #0]
 800be1e:	4611      	mov	r1, r2
 800be20:	4618      	mov	r0, r3
 800be22:	f000 fd25 	bl	800c870 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800be26:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800be28:	f000 f8bc 	bl	800bfa4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800be2c:	f000 fb70 	bl	800c510 <xTaskResumeAll>
 800be30:	4603      	mov	r3, r0
 800be32:	2b00      	cmp	r3, #0
 800be34:	f47f af68 	bne.w	800bd08 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 800be38:	4b18      	ldr	r3, [pc, #96]	; (800be9c <xQueueSemaphoreTake+0x214>)
 800be3a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800be3e:	601a      	str	r2, [r3, #0]
 800be40:	f3bf 8f4f 	dsb	sy
 800be44:	f3bf 8f6f 	isb	sy
 800be48:	e75e      	b.n	800bd08 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800be4a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800be4c:	f000 f8aa 	bl	800bfa4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800be50:	f000 fb5e 	bl	800c510 <xTaskResumeAll>
 800be54:	e758      	b.n	800bd08 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800be56:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800be58:	f000 f8a4 	bl	800bfa4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800be5c:	f000 fb58 	bl	800c510 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800be60:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800be62:	f000 f8f1 	bl	800c048 <prvIsQueueEmpty>
 800be66:	4603      	mov	r3, r0
 800be68:	2b00      	cmp	r3, #0
 800be6a:	f43f af4d 	beq.w	800bd08 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800be6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be70:	2b00      	cmp	r3, #0
 800be72:	d00d      	beq.n	800be90 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 800be74:	f001 fa2e 	bl	800d2d4 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800be78:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800be7a:	f000 f811 	bl	800bea0 <prvGetDisinheritPriorityAfterTimeout>
 800be7e:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800be80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800be82:	689b      	ldr	r3, [r3, #8]
 800be84:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800be86:	4618      	mov	r0, r3
 800be88:	f000 ffec 	bl	800ce64 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800be8c:	f001 fa52 	bl	800d334 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800be90:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800be92:	4618      	mov	r0, r3
 800be94:	3738      	adds	r7, #56	; 0x38
 800be96:	46bd      	mov	sp, r7
 800be98:	bd80      	pop	{r7, pc}
 800be9a:	bf00      	nop
 800be9c:	e000ed04 	.word	0xe000ed04

0800bea0 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800bea0:	b480      	push	{r7}
 800bea2:	b085      	sub	sp, #20
 800bea4:	af00      	add	r7, sp, #0
 800bea6:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800bea8:	687b      	ldr	r3, [r7, #4]
 800beaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800beac:	2b00      	cmp	r3, #0
 800beae:	d006      	beq.n	800bebe <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800beb0:	687b      	ldr	r3, [r7, #4]
 800beb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800beb4:	681b      	ldr	r3, [r3, #0]
 800beb6:	f1c3 0307 	rsb	r3, r3, #7
 800beba:	60fb      	str	r3, [r7, #12]
 800bebc:	e001      	b.n	800bec2 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800bebe:	2300      	movs	r3, #0
 800bec0:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800bec2:	68fb      	ldr	r3, [r7, #12]
	}
 800bec4:	4618      	mov	r0, r3
 800bec6:	3714      	adds	r7, #20
 800bec8:	46bd      	mov	sp, r7
 800beca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bece:	4770      	bx	lr

0800bed0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800bed0:	b580      	push	{r7, lr}
 800bed2:	b086      	sub	sp, #24
 800bed4:	af00      	add	r7, sp, #0
 800bed6:	60f8      	str	r0, [r7, #12]
 800bed8:	60b9      	str	r1, [r7, #8]
 800beda:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800bedc:	2300      	movs	r3, #0
 800bede:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800bee0:	68fb      	ldr	r3, [r7, #12]
 800bee2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bee4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800bee6:	68fb      	ldr	r3, [r7, #12]
 800bee8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800beea:	2b00      	cmp	r3, #0
 800beec:	d10d      	bne.n	800bf0a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800beee:	68fb      	ldr	r3, [r7, #12]
 800bef0:	681b      	ldr	r3, [r3, #0]
 800bef2:	2b00      	cmp	r3, #0
 800bef4:	d14d      	bne.n	800bf92 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800bef6:	68fb      	ldr	r3, [r7, #12]
 800bef8:	689b      	ldr	r3, [r3, #8]
 800befa:	4618      	mov	r0, r3
 800befc:	f000 ff2c 	bl	800cd58 <xTaskPriorityDisinherit>
 800bf00:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800bf02:	68fb      	ldr	r3, [r7, #12]
 800bf04:	2200      	movs	r2, #0
 800bf06:	609a      	str	r2, [r3, #8]
 800bf08:	e043      	b.n	800bf92 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800bf0a:	687b      	ldr	r3, [r7, #4]
 800bf0c:	2b00      	cmp	r3, #0
 800bf0e:	d119      	bne.n	800bf44 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800bf10:	68fb      	ldr	r3, [r7, #12]
 800bf12:	6858      	ldr	r0, [r3, #4]
 800bf14:	68fb      	ldr	r3, [r7, #12]
 800bf16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bf18:	461a      	mov	r2, r3
 800bf1a:	68b9      	ldr	r1, [r7, #8]
 800bf1c:	f001 fd0a 	bl	800d934 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800bf20:	68fb      	ldr	r3, [r7, #12]
 800bf22:	685a      	ldr	r2, [r3, #4]
 800bf24:	68fb      	ldr	r3, [r7, #12]
 800bf26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bf28:	441a      	add	r2, r3
 800bf2a:	68fb      	ldr	r3, [r7, #12]
 800bf2c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800bf2e:	68fb      	ldr	r3, [r7, #12]
 800bf30:	685a      	ldr	r2, [r3, #4]
 800bf32:	68fb      	ldr	r3, [r7, #12]
 800bf34:	689b      	ldr	r3, [r3, #8]
 800bf36:	429a      	cmp	r2, r3
 800bf38:	d32b      	bcc.n	800bf92 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800bf3a:	68fb      	ldr	r3, [r7, #12]
 800bf3c:	681a      	ldr	r2, [r3, #0]
 800bf3e:	68fb      	ldr	r3, [r7, #12]
 800bf40:	605a      	str	r2, [r3, #4]
 800bf42:	e026      	b.n	800bf92 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800bf44:	68fb      	ldr	r3, [r7, #12]
 800bf46:	68d8      	ldr	r0, [r3, #12]
 800bf48:	68fb      	ldr	r3, [r7, #12]
 800bf4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bf4c:	461a      	mov	r2, r3
 800bf4e:	68b9      	ldr	r1, [r7, #8]
 800bf50:	f001 fcf0 	bl	800d934 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800bf54:	68fb      	ldr	r3, [r7, #12]
 800bf56:	68da      	ldr	r2, [r3, #12]
 800bf58:	68fb      	ldr	r3, [r7, #12]
 800bf5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bf5c:	425b      	negs	r3, r3
 800bf5e:	441a      	add	r2, r3
 800bf60:	68fb      	ldr	r3, [r7, #12]
 800bf62:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800bf64:	68fb      	ldr	r3, [r7, #12]
 800bf66:	68da      	ldr	r2, [r3, #12]
 800bf68:	68fb      	ldr	r3, [r7, #12]
 800bf6a:	681b      	ldr	r3, [r3, #0]
 800bf6c:	429a      	cmp	r2, r3
 800bf6e:	d207      	bcs.n	800bf80 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800bf70:	68fb      	ldr	r3, [r7, #12]
 800bf72:	689a      	ldr	r2, [r3, #8]
 800bf74:	68fb      	ldr	r3, [r7, #12]
 800bf76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bf78:	425b      	negs	r3, r3
 800bf7a:	441a      	add	r2, r3
 800bf7c:	68fb      	ldr	r3, [r7, #12]
 800bf7e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800bf80:	687b      	ldr	r3, [r7, #4]
 800bf82:	2b02      	cmp	r3, #2
 800bf84:	d105      	bne.n	800bf92 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800bf86:	693b      	ldr	r3, [r7, #16]
 800bf88:	2b00      	cmp	r3, #0
 800bf8a:	d002      	beq.n	800bf92 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800bf8c:	693b      	ldr	r3, [r7, #16]
 800bf8e:	3b01      	subs	r3, #1
 800bf90:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800bf92:	693b      	ldr	r3, [r7, #16]
 800bf94:	1c5a      	adds	r2, r3, #1
 800bf96:	68fb      	ldr	r3, [r7, #12]
 800bf98:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800bf9a:	697b      	ldr	r3, [r7, #20]
}
 800bf9c:	4618      	mov	r0, r3
 800bf9e:	3718      	adds	r7, #24
 800bfa0:	46bd      	mov	sp, r7
 800bfa2:	bd80      	pop	{r7, pc}

0800bfa4 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800bfa4:	b580      	push	{r7, lr}
 800bfa6:	b084      	sub	sp, #16
 800bfa8:	af00      	add	r7, sp, #0
 800bfaa:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800bfac:	f001 f992 	bl	800d2d4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800bfb0:	687b      	ldr	r3, [r7, #4]
 800bfb2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bfb6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800bfb8:	e011      	b.n	800bfde <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800bfba:	687b      	ldr	r3, [r7, #4]
 800bfbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bfbe:	2b00      	cmp	r3, #0
 800bfc0:	d012      	beq.n	800bfe8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800bfc2:	687b      	ldr	r3, [r7, #4]
 800bfc4:	3324      	adds	r3, #36	; 0x24
 800bfc6:	4618      	mov	r0, r3
 800bfc8:	f000 fc76 	bl	800c8b8 <xTaskRemoveFromEventList>
 800bfcc:	4603      	mov	r3, r0
 800bfce:	2b00      	cmp	r3, #0
 800bfd0:	d001      	beq.n	800bfd6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800bfd2:	f000 fd4b 	bl	800ca6c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800bfd6:	7bfb      	ldrb	r3, [r7, #15]
 800bfd8:	3b01      	subs	r3, #1
 800bfda:	b2db      	uxtb	r3, r3
 800bfdc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800bfde:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bfe2:	2b00      	cmp	r3, #0
 800bfe4:	dce9      	bgt.n	800bfba <prvUnlockQueue+0x16>
 800bfe6:	e000      	b.n	800bfea <prvUnlockQueue+0x46>
					break;
 800bfe8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800bfea:	687b      	ldr	r3, [r7, #4]
 800bfec:	22ff      	movs	r2, #255	; 0xff
 800bfee:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800bff2:	f001 f99f 	bl	800d334 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800bff6:	f001 f96d 	bl	800d2d4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800bffa:	687b      	ldr	r3, [r7, #4]
 800bffc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c000:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c002:	e011      	b.n	800c028 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c004:	687b      	ldr	r3, [r7, #4]
 800c006:	691b      	ldr	r3, [r3, #16]
 800c008:	2b00      	cmp	r3, #0
 800c00a:	d012      	beq.n	800c032 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c00c:	687b      	ldr	r3, [r7, #4]
 800c00e:	3310      	adds	r3, #16
 800c010:	4618      	mov	r0, r3
 800c012:	f000 fc51 	bl	800c8b8 <xTaskRemoveFromEventList>
 800c016:	4603      	mov	r3, r0
 800c018:	2b00      	cmp	r3, #0
 800c01a:	d001      	beq.n	800c020 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800c01c:	f000 fd26 	bl	800ca6c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800c020:	7bbb      	ldrb	r3, [r7, #14]
 800c022:	3b01      	subs	r3, #1
 800c024:	b2db      	uxtb	r3, r3
 800c026:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c028:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c02c:	2b00      	cmp	r3, #0
 800c02e:	dce9      	bgt.n	800c004 <prvUnlockQueue+0x60>
 800c030:	e000      	b.n	800c034 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800c032:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800c034:	687b      	ldr	r3, [r7, #4]
 800c036:	22ff      	movs	r2, #255	; 0xff
 800c038:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800c03c:	f001 f97a 	bl	800d334 <vPortExitCritical>
}
 800c040:	bf00      	nop
 800c042:	3710      	adds	r7, #16
 800c044:	46bd      	mov	sp, r7
 800c046:	bd80      	pop	{r7, pc}

0800c048 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800c048:	b580      	push	{r7, lr}
 800c04a:	b084      	sub	sp, #16
 800c04c:	af00      	add	r7, sp, #0
 800c04e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800c050:	f001 f940 	bl	800d2d4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800c054:	687b      	ldr	r3, [r7, #4]
 800c056:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c058:	2b00      	cmp	r3, #0
 800c05a:	d102      	bne.n	800c062 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800c05c:	2301      	movs	r3, #1
 800c05e:	60fb      	str	r3, [r7, #12]
 800c060:	e001      	b.n	800c066 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800c062:	2300      	movs	r3, #0
 800c064:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800c066:	f001 f965 	bl	800d334 <vPortExitCritical>

	return xReturn;
 800c06a:	68fb      	ldr	r3, [r7, #12]
}
 800c06c:	4618      	mov	r0, r3
 800c06e:	3710      	adds	r7, #16
 800c070:	46bd      	mov	sp, r7
 800c072:	bd80      	pop	{r7, pc}

0800c074 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800c074:	b580      	push	{r7, lr}
 800c076:	b084      	sub	sp, #16
 800c078:	af00      	add	r7, sp, #0
 800c07a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800c07c:	f001 f92a 	bl	800d2d4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800c080:	687b      	ldr	r3, [r7, #4]
 800c082:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c084:	687b      	ldr	r3, [r7, #4]
 800c086:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c088:	429a      	cmp	r2, r3
 800c08a:	d102      	bne.n	800c092 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800c08c:	2301      	movs	r3, #1
 800c08e:	60fb      	str	r3, [r7, #12]
 800c090:	e001      	b.n	800c096 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800c092:	2300      	movs	r3, #0
 800c094:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800c096:	f001 f94d 	bl	800d334 <vPortExitCritical>

	return xReturn;
 800c09a:	68fb      	ldr	r3, [r7, #12]
}
 800c09c:	4618      	mov	r0, r3
 800c09e:	3710      	adds	r7, #16
 800c0a0:	46bd      	mov	sp, r7
 800c0a2:	bd80      	pop	{r7, pc}

0800c0a4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800c0a4:	b580      	push	{r7, lr}
 800c0a6:	b08e      	sub	sp, #56	; 0x38
 800c0a8:	af04      	add	r7, sp, #16
 800c0aa:	60f8      	str	r0, [r7, #12]
 800c0ac:	60b9      	str	r1, [r7, #8]
 800c0ae:	607a      	str	r2, [r7, #4]
 800c0b0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800c0b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c0b4:	2b00      	cmp	r3, #0
 800c0b6:	d10a      	bne.n	800c0ce <xTaskCreateStatic+0x2a>
	__asm volatile
 800c0b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c0bc:	f383 8811 	msr	BASEPRI, r3
 800c0c0:	f3bf 8f6f 	isb	sy
 800c0c4:	f3bf 8f4f 	dsb	sy
 800c0c8:	623b      	str	r3, [r7, #32]
}
 800c0ca:	bf00      	nop
 800c0cc:	e7fe      	b.n	800c0cc <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800c0ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c0d0:	2b00      	cmp	r3, #0
 800c0d2:	d10a      	bne.n	800c0ea <xTaskCreateStatic+0x46>
	__asm volatile
 800c0d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c0d8:	f383 8811 	msr	BASEPRI, r3
 800c0dc:	f3bf 8f6f 	isb	sy
 800c0e0:	f3bf 8f4f 	dsb	sy
 800c0e4:	61fb      	str	r3, [r7, #28]
}
 800c0e6:	bf00      	nop
 800c0e8:	e7fe      	b.n	800c0e8 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800c0ea:	2354      	movs	r3, #84	; 0x54
 800c0ec:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800c0ee:	693b      	ldr	r3, [r7, #16]
 800c0f0:	2b54      	cmp	r3, #84	; 0x54
 800c0f2:	d00a      	beq.n	800c10a <xTaskCreateStatic+0x66>
	__asm volatile
 800c0f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c0f8:	f383 8811 	msr	BASEPRI, r3
 800c0fc:	f3bf 8f6f 	isb	sy
 800c100:	f3bf 8f4f 	dsb	sy
 800c104:	61bb      	str	r3, [r7, #24]
}
 800c106:	bf00      	nop
 800c108:	e7fe      	b.n	800c108 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800c10a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800c10c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c10e:	2b00      	cmp	r3, #0
 800c110:	d01e      	beq.n	800c150 <xTaskCreateStatic+0xac>
 800c112:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c114:	2b00      	cmp	r3, #0
 800c116:	d01b      	beq.n	800c150 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800c118:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c11a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800c11c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c11e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800c120:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800c122:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c124:	2202      	movs	r2, #2
 800c126:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800c12a:	2300      	movs	r3, #0
 800c12c:	9303      	str	r3, [sp, #12]
 800c12e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c130:	9302      	str	r3, [sp, #8]
 800c132:	f107 0314 	add.w	r3, r7, #20
 800c136:	9301      	str	r3, [sp, #4]
 800c138:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c13a:	9300      	str	r3, [sp, #0]
 800c13c:	683b      	ldr	r3, [r7, #0]
 800c13e:	687a      	ldr	r2, [r7, #4]
 800c140:	68b9      	ldr	r1, [r7, #8]
 800c142:	68f8      	ldr	r0, [r7, #12]
 800c144:	f000 f850 	bl	800c1e8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800c148:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800c14a:	f000 f8d5 	bl	800c2f8 <prvAddNewTaskToReadyList>
 800c14e:	e001      	b.n	800c154 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800c150:	2300      	movs	r3, #0
 800c152:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800c154:	697b      	ldr	r3, [r7, #20]
	}
 800c156:	4618      	mov	r0, r3
 800c158:	3728      	adds	r7, #40	; 0x28
 800c15a:	46bd      	mov	sp, r7
 800c15c:	bd80      	pop	{r7, pc}

0800c15e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800c15e:	b580      	push	{r7, lr}
 800c160:	b08c      	sub	sp, #48	; 0x30
 800c162:	af04      	add	r7, sp, #16
 800c164:	60f8      	str	r0, [r7, #12]
 800c166:	60b9      	str	r1, [r7, #8]
 800c168:	603b      	str	r3, [r7, #0]
 800c16a:	4613      	mov	r3, r2
 800c16c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800c16e:	88fb      	ldrh	r3, [r7, #6]
 800c170:	009b      	lsls	r3, r3, #2
 800c172:	4618      	mov	r0, r3
 800c174:	f001 f9d0 	bl	800d518 <pvPortMalloc>
 800c178:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800c17a:	697b      	ldr	r3, [r7, #20]
 800c17c:	2b00      	cmp	r3, #0
 800c17e:	d00e      	beq.n	800c19e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800c180:	2054      	movs	r0, #84	; 0x54
 800c182:	f001 f9c9 	bl	800d518 <pvPortMalloc>
 800c186:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800c188:	69fb      	ldr	r3, [r7, #28]
 800c18a:	2b00      	cmp	r3, #0
 800c18c:	d003      	beq.n	800c196 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800c18e:	69fb      	ldr	r3, [r7, #28]
 800c190:	697a      	ldr	r2, [r7, #20]
 800c192:	631a      	str	r2, [r3, #48]	; 0x30
 800c194:	e005      	b.n	800c1a2 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800c196:	6978      	ldr	r0, [r7, #20]
 800c198:	f001 fa8a 	bl	800d6b0 <vPortFree>
 800c19c:	e001      	b.n	800c1a2 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800c19e:	2300      	movs	r3, #0
 800c1a0:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800c1a2:	69fb      	ldr	r3, [r7, #28]
 800c1a4:	2b00      	cmp	r3, #0
 800c1a6:	d017      	beq.n	800c1d8 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800c1a8:	69fb      	ldr	r3, [r7, #28]
 800c1aa:	2200      	movs	r2, #0
 800c1ac:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800c1b0:	88fa      	ldrh	r2, [r7, #6]
 800c1b2:	2300      	movs	r3, #0
 800c1b4:	9303      	str	r3, [sp, #12]
 800c1b6:	69fb      	ldr	r3, [r7, #28]
 800c1b8:	9302      	str	r3, [sp, #8]
 800c1ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c1bc:	9301      	str	r3, [sp, #4]
 800c1be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c1c0:	9300      	str	r3, [sp, #0]
 800c1c2:	683b      	ldr	r3, [r7, #0]
 800c1c4:	68b9      	ldr	r1, [r7, #8]
 800c1c6:	68f8      	ldr	r0, [r7, #12]
 800c1c8:	f000 f80e 	bl	800c1e8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800c1cc:	69f8      	ldr	r0, [r7, #28]
 800c1ce:	f000 f893 	bl	800c2f8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800c1d2:	2301      	movs	r3, #1
 800c1d4:	61bb      	str	r3, [r7, #24]
 800c1d6:	e002      	b.n	800c1de <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800c1d8:	f04f 33ff 	mov.w	r3, #4294967295
 800c1dc:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800c1de:	69bb      	ldr	r3, [r7, #24]
	}
 800c1e0:	4618      	mov	r0, r3
 800c1e2:	3720      	adds	r7, #32
 800c1e4:	46bd      	mov	sp, r7
 800c1e6:	bd80      	pop	{r7, pc}

0800c1e8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800c1e8:	b580      	push	{r7, lr}
 800c1ea:	b088      	sub	sp, #32
 800c1ec:	af00      	add	r7, sp, #0
 800c1ee:	60f8      	str	r0, [r7, #12]
 800c1f0:	60b9      	str	r1, [r7, #8]
 800c1f2:	607a      	str	r2, [r7, #4]
 800c1f4:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800c1f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c1f8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c1fa:	6879      	ldr	r1, [r7, #4]
 800c1fc:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 800c200:	440b      	add	r3, r1
 800c202:	009b      	lsls	r3, r3, #2
 800c204:	4413      	add	r3, r2
 800c206:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800c208:	69bb      	ldr	r3, [r7, #24]
 800c20a:	f023 0307 	bic.w	r3, r3, #7
 800c20e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800c210:	69bb      	ldr	r3, [r7, #24]
 800c212:	f003 0307 	and.w	r3, r3, #7
 800c216:	2b00      	cmp	r3, #0
 800c218:	d00a      	beq.n	800c230 <prvInitialiseNewTask+0x48>
	__asm volatile
 800c21a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c21e:	f383 8811 	msr	BASEPRI, r3
 800c222:	f3bf 8f6f 	isb	sy
 800c226:	f3bf 8f4f 	dsb	sy
 800c22a:	617b      	str	r3, [r7, #20]
}
 800c22c:	bf00      	nop
 800c22e:	e7fe      	b.n	800c22e <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800c230:	68bb      	ldr	r3, [r7, #8]
 800c232:	2b00      	cmp	r3, #0
 800c234:	d01f      	beq.n	800c276 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c236:	2300      	movs	r3, #0
 800c238:	61fb      	str	r3, [r7, #28]
 800c23a:	e012      	b.n	800c262 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800c23c:	68ba      	ldr	r2, [r7, #8]
 800c23e:	69fb      	ldr	r3, [r7, #28]
 800c240:	4413      	add	r3, r2
 800c242:	7819      	ldrb	r1, [r3, #0]
 800c244:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c246:	69fb      	ldr	r3, [r7, #28]
 800c248:	4413      	add	r3, r2
 800c24a:	3334      	adds	r3, #52	; 0x34
 800c24c:	460a      	mov	r2, r1
 800c24e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800c250:	68ba      	ldr	r2, [r7, #8]
 800c252:	69fb      	ldr	r3, [r7, #28]
 800c254:	4413      	add	r3, r2
 800c256:	781b      	ldrb	r3, [r3, #0]
 800c258:	2b00      	cmp	r3, #0
 800c25a:	d006      	beq.n	800c26a <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c25c:	69fb      	ldr	r3, [r7, #28]
 800c25e:	3301      	adds	r3, #1
 800c260:	61fb      	str	r3, [r7, #28]
 800c262:	69fb      	ldr	r3, [r7, #28]
 800c264:	2b0f      	cmp	r3, #15
 800c266:	d9e9      	bls.n	800c23c <prvInitialiseNewTask+0x54>
 800c268:	e000      	b.n	800c26c <prvInitialiseNewTask+0x84>
			{
				break;
 800c26a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800c26c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c26e:	2200      	movs	r2, #0
 800c270:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800c274:	e003      	b.n	800c27e <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800c276:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c278:	2200      	movs	r2, #0
 800c27a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800c27e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c280:	2b06      	cmp	r3, #6
 800c282:	d901      	bls.n	800c288 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800c284:	2306      	movs	r3, #6
 800c286:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800c288:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c28a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c28c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800c28e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c290:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c292:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800c294:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c296:	2200      	movs	r2, #0
 800c298:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800c29a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c29c:	3304      	adds	r3, #4
 800c29e:	4618      	mov	r0, r3
 800c2a0:	f7ff f94b 	bl	800b53a <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800c2a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c2a6:	3318      	adds	r3, #24
 800c2a8:	4618      	mov	r0, r3
 800c2aa:	f7ff f946 	bl	800b53a <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800c2ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c2b0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c2b2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c2b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c2b6:	f1c3 0207 	rsb	r2, r3, #7
 800c2ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c2bc:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800c2be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c2c0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c2c2:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800c2c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c2c6:	2200      	movs	r2, #0
 800c2c8:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800c2ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c2cc:	2200      	movs	r2, #0
 800c2ce:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800c2d2:	683a      	ldr	r2, [r7, #0]
 800c2d4:	68f9      	ldr	r1, [r7, #12]
 800c2d6:	69b8      	ldr	r0, [r7, #24]
 800c2d8:	f000 fecc 	bl	800d074 <pxPortInitialiseStack>
 800c2dc:	4602      	mov	r2, r0
 800c2de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c2e0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800c2e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c2e4:	2b00      	cmp	r3, #0
 800c2e6:	d002      	beq.n	800c2ee <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800c2e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c2ea:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c2ec:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c2ee:	bf00      	nop
 800c2f0:	3720      	adds	r7, #32
 800c2f2:	46bd      	mov	sp, r7
 800c2f4:	bd80      	pop	{r7, pc}
	...

0800c2f8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800c2f8:	b580      	push	{r7, lr}
 800c2fa:	b082      	sub	sp, #8
 800c2fc:	af00      	add	r7, sp, #0
 800c2fe:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800c300:	f000 ffe8 	bl	800d2d4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800c304:	4b2a      	ldr	r3, [pc, #168]	; (800c3b0 <prvAddNewTaskToReadyList+0xb8>)
 800c306:	681b      	ldr	r3, [r3, #0]
 800c308:	3301      	adds	r3, #1
 800c30a:	4a29      	ldr	r2, [pc, #164]	; (800c3b0 <prvAddNewTaskToReadyList+0xb8>)
 800c30c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800c30e:	4b29      	ldr	r3, [pc, #164]	; (800c3b4 <prvAddNewTaskToReadyList+0xbc>)
 800c310:	681b      	ldr	r3, [r3, #0]
 800c312:	2b00      	cmp	r3, #0
 800c314:	d109      	bne.n	800c32a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800c316:	4a27      	ldr	r2, [pc, #156]	; (800c3b4 <prvAddNewTaskToReadyList+0xbc>)
 800c318:	687b      	ldr	r3, [r7, #4]
 800c31a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800c31c:	4b24      	ldr	r3, [pc, #144]	; (800c3b0 <prvAddNewTaskToReadyList+0xb8>)
 800c31e:	681b      	ldr	r3, [r3, #0]
 800c320:	2b01      	cmp	r3, #1
 800c322:	d110      	bne.n	800c346 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800c324:	f000 fbc6 	bl	800cab4 <prvInitialiseTaskLists>
 800c328:	e00d      	b.n	800c346 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800c32a:	4b23      	ldr	r3, [pc, #140]	; (800c3b8 <prvAddNewTaskToReadyList+0xc0>)
 800c32c:	681b      	ldr	r3, [r3, #0]
 800c32e:	2b00      	cmp	r3, #0
 800c330:	d109      	bne.n	800c346 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800c332:	4b20      	ldr	r3, [pc, #128]	; (800c3b4 <prvAddNewTaskToReadyList+0xbc>)
 800c334:	681b      	ldr	r3, [r3, #0]
 800c336:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c338:	687b      	ldr	r3, [r7, #4]
 800c33a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c33c:	429a      	cmp	r2, r3
 800c33e:	d802      	bhi.n	800c346 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800c340:	4a1c      	ldr	r2, [pc, #112]	; (800c3b4 <prvAddNewTaskToReadyList+0xbc>)
 800c342:	687b      	ldr	r3, [r7, #4]
 800c344:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800c346:	4b1d      	ldr	r3, [pc, #116]	; (800c3bc <prvAddNewTaskToReadyList+0xc4>)
 800c348:	681b      	ldr	r3, [r3, #0]
 800c34a:	3301      	adds	r3, #1
 800c34c:	4a1b      	ldr	r2, [pc, #108]	; (800c3bc <prvAddNewTaskToReadyList+0xc4>)
 800c34e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800c350:	687b      	ldr	r3, [r7, #4]
 800c352:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c354:	2201      	movs	r2, #1
 800c356:	409a      	lsls	r2, r3
 800c358:	4b19      	ldr	r3, [pc, #100]	; (800c3c0 <prvAddNewTaskToReadyList+0xc8>)
 800c35a:	681b      	ldr	r3, [r3, #0]
 800c35c:	4313      	orrs	r3, r2
 800c35e:	4a18      	ldr	r2, [pc, #96]	; (800c3c0 <prvAddNewTaskToReadyList+0xc8>)
 800c360:	6013      	str	r3, [r2, #0]
 800c362:	687b      	ldr	r3, [r7, #4]
 800c364:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c366:	4613      	mov	r3, r2
 800c368:	009b      	lsls	r3, r3, #2
 800c36a:	4413      	add	r3, r2
 800c36c:	009b      	lsls	r3, r3, #2
 800c36e:	4a15      	ldr	r2, [pc, #84]	; (800c3c4 <prvAddNewTaskToReadyList+0xcc>)
 800c370:	441a      	add	r2, r3
 800c372:	687b      	ldr	r3, [r7, #4]
 800c374:	3304      	adds	r3, #4
 800c376:	4619      	mov	r1, r3
 800c378:	4610      	mov	r0, r2
 800c37a:	f7ff f8eb 	bl	800b554 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800c37e:	f000 ffd9 	bl	800d334 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800c382:	4b0d      	ldr	r3, [pc, #52]	; (800c3b8 <prvAddNewTaskToReadyList+0xc0>)
 800c384:	681b      	ldr	r3, [r3, #0]
 800c386:	2b00      	cmp	r3, #0
 800c388:	d00e      	beq.n	800c3a8 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800c38a:	4b0a      	ldr	r3, [pc, #40]	; (800c3b4 <prvAddNewTaskToReadyList+0xbc>)
 800c38c:	681b      	ldr	r3, [r3, #0]
 800c38e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c390:	687b      	ldr	r3, [r7, #4]
 800c392:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c394:	429a      	cmp	r2, r3
 800c396:	d207      	bcs.n	800c3a8 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800c398:	4b0b      	ldr	r3, [pc, #44]	; (800c3c8 <prvAddNewTaskToReadyList+0xd0>)
 800c39a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c39e:	601a      	str	r2, [r3, #0]
 800c3a0:	f3bf 8f4f 	dsb	sy
 800c3a4:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c3a8:	bf00      	nop
 800c3aa:	3708      	adds	r7, #8
 800c3ac:	46bd      	mov	sp, r7
 800c3ae:	bd80      	pop	{r7, pc}
 800c3b0:	20000394 	.word	0x20000394
 800c3b4:	20000294 	.word	0x20000294
 800c3b8:	200003a0 	.word	0x200003a0
 800c3bc:	200003b0 	.word	0x200003b0
 800c3c0:	2000039c 	.word	0x2000039c
 800c3c4:	20000298 	.word	0x20000298
 800c3c8:	e000ed04 	.word	0xe000ed04

0800c3cc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800c3cc:	b580      	push	{r7, lr}
 800c3ce:	b084      	sub	sp, #16
 800c3d0:	af00      	add	r7, sp, #0
 800c3d2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800c3d4:	2300      	movs	r3, #0
 800c3d6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800c3d8:	687b      	ldr	r3, [r7, #4]
 800c3da:	2b00      	cmp	r3, #0
 800c3dc:	d017      	beq.n	800c40e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800c3de:	4b13      	ldr	r3, [pc, #76]	; (800c42c <vTaskDelay+0x60>)
 800c3e0:	681b      	ldr	r3, [r3, #0]
 800c3e2:	2b00      	cmp	r3, #0
 800c3e4:	d00a      	beq.n	800c3fc <vTaskDelay+0x30>
	__asm volatile
 800c3e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c3ea:	f383 8811 	msr	BASEPRI, r3
 800c3ee:	f3bf 8f6f 	isb	sy
 800c3f2:	f3bf 8f4f 	dsb	sy
 800c3f6:	60bb      	str	r3, [r7, #8]
}
 800c3f8:	bf00      	nop
 800c3fa:	e7fe      	b.n	800c3fa <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800c3fc:	f000 f87a 	bl	800c4f4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800c400:	2100      	movs	r1, #0
 800c402:	6878      	ldr	r0, [r7, #4]
 800c404:	f000 fdd0 	bl	800cfa8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800c408:	f000 f882 	bl	800c510 <xTaskResumeAll>
 800c40c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800c40e:	68fb      	ldr	r3, [r7, #12]
 800c410:	2b00      	cmp	r3, #0
 800c412:	d107      	bne.n	800c424 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800c414:	4b06      	ldr	r3, [pc, #24]	; (800c430 <vTaskDelay+0x64>)
 800c416:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c41a:	601a      	str	r2, [r3, #0]
 800c41c:	f3bf 8f4f 	dsb	sy
 800c420:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c424:	bf00      	nop
 800c426:	3710      	adds	r7, #16
 800c428:	46bd      	mov	sp, r7
 800c42a:	bd80      	pop	{r7, pc}
 800c42c:	200003bc 	.word	0x200003bc
 800c430:	e000ed04 	.word	0xe000ed04

0800c434 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800c434:	b580      	push	{r7, lr}
 800c436:	b08a      	sub	sp, #40	; 0x28
 800c438:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800c43a:	2300      	movs	r3, #0
 800c43c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800c43e:	2300      	movs	r3, #0
 800c440:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800c442:	463a      	mov	r2, r7
 800c444:	1d39      	adds	r1, r7, #4
 800c446:	f107 0308 	add.w	r3, r7, #8
 800c44a:	4618      	mov	r0, r3
 800c44c:	f7f4 ff46 	bl	80012dc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800c450:	6839      	ldr	r1, [r7, #0]
 800c452:	687b      	ldr	r3, [r7, #4]
 800c454:	68ba      	ldr	r2, [r7, #8]
 800c456:	9202      	str	r2, [sp, #8]
 800c458:	9301      	str	r3, [sp, #4]
 800c45a:	2300      	movs	r3, #0
 800c45c:	9300      	str	r3, [sp, #0]
 800c45e:	2300      	movs	r3, #0
 800c460:	460a      	mov	r2, r1
 800c462:	491e      	ldr	r1, [pc, #120]	; (800c4dc <vTaskStartScheduler+0xa8>)
 800c464:	481e      	ldr	r0, [pc, #120]	; (800c4e0 <vTaskStartScheduler+0xac>)
 800c466:	f7ff fe1d 	bl	800c0a4 <xTaskCreateStatic>
 800c46a:	4603      	mov	r3, r0
 800c46c:	4a1d      	ldr	r2, [pc, #116]	; (800c4e4 <vTaskStartScheduler+0xb0>)
 800c46e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800c470:	4b1c      	ldr	r3, [pc, #112]	; (800c4e4 <vTaskStartScheduler+0xb0>)
 800c472:	681b      	ldr	r3, [r3, #0]
 800c474:	2b00      	cmp	r3, #0
 800c476:	d002      	beq.n	800c47e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800c478:	2301      	movs	r3, #1
 800c47a:	617b      	str	r3, [r7, #20]
 800c47c:	e001      	b.n	800c482 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800c47e:	2300      	movs	r3, #0
 800c480:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800c482:	697b      	ldr	r3, [r7, #20]
 800c484:	2b01      	cmp	r3, #1
 800c486:	d116      	bne.n	800c4b6 <vTaskStartScheduler+0x82>
	__asm volatile
 800c488:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c48c:	f383 8811 	msr	BASEPRI, r3
 800c490:	f3bf 8f6f 	isb	sy
 800c494:	f3bf 8f4f 	dsb	sy
 800c498:	613b      	str	r3, [r7, #16]
}
 800c49a:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800c49c:	4b12      	ldr	r3, [pc, #72]	; (800c4e8 <vTaskStartScheduler+0xb4>)
 800c49e:	f04f 32ff 	mov.w	r2, #4294967295
 800c4a2:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800c4a4:	4b11      	ldr	r3, [pc, #68]	; (800c4ec <vTaskStartScheduler+0xb8>)
 800c4a6:	2201      	movs	r2, #1
 800c4a8:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800c4aa:	4b11      	ldr	r3, [pc, #68]	; (800c4f0 <vTaskStartScheduler+0xbc>)
 800c4ac:	2200      	movs	r2, #0
 800c4ae:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800c4b0:	f000 fe6e 	bl	800d190 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800c4b4:	e00e      	b.n	800c4d4 <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800c4b6:	697b      	ldr	r3, [r7, #20]
 800c4b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c4bc:	d10a      	bne.n	800c4d4 <vTaskStartScheduler+0xa0>
	__asm volatile
 800c4be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c4c2:	f383 8811 	msr	BASEPRI, r3
 800c4c6:	f3bf 8f6f 	isb	sy
 800c4ca:	f3bf 8f4f 	dsb	sy
 800c4ce:	60fb      	str	r3, [r7, #12]
}
 800c4d0:	bf00      	nop
 800c4d2:	e7fe      	b.n	800c4d2 <vTaskStartScheduler+0x9e>
}
 800c4d4:	bf00      	nop
 800c4d6:	3718      	adds	r7, #24
 800c4d8:	46bd      	mov	sp, r7
 800c4da:	bd80      	pop	{r7, pc}
 800c4dc:	0800da20 	.word	0x0800da20
 800c4e0:	0800ca85 	.word	0x0800ca85
 800c4e4:	200003b8 	.word	0x200003b8
 800c4e8:	200003b4 	.word	0x200003b4
 800c4ec:	200003a0 	.word	0x200003a0
 800c4f0:	20000398 	.word	0x20000398

0800c4f4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800c4f4:	b480      	push	{r7}
 800c4f6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800c4f8:	4b04      	ldr	r3, [pc, #16]	; (800c50c <vTaskSuspendAll+0x18>)
 800c4fa:	681b      	ldr	r3, [r3, #0]
 800c4fc:	3301      	adds	r3, #1
 800c4fe:	4a03      	ldr	r2, [pc, #12]	; (800c50c <vTaskSuspendAll+0x18>)
 800c500:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800c502:	bf00      	nop
 800c504:	46bd      	mov	sp, r7
 800c506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c50a:	4770      	bx	lr
 800c50c:	200003bc 	.word	0x200003bc

0800c510 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800c510:	b580      	push	{r7, lr}
 800c512:	b084      	sub	sp, #16
 800c514:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800c516:	2300      	movs	r3, #0
 800c518:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800c51a:	2300      	movs	r3, #0
 800c51c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800c51e:	4b41      	ldr	r3, [pc, #260]	; (800c624 <xTaskResumeAll+0x114>)
 800c520:	681b      	ldr	r3, [r3, #0]
 800c522:	2b00      	cmp	r3, #0
 800c524:	d10a      	bne.n	800c53c <xTaskResumeAll+0x2c>
	__asm volatile
 800c526:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c52a:	f383 8811 	msr	BASEPRI, r3
 800c52e:	f3bf 8f6f 	isb	sy
 800c532:	f3bf 8f4f 	dsb	sy
 800c536:	603b      	str	r3, [r7, #0]
}
 800c538:	bf00      	nop
 800c53a:	e7fe      	b.n	800c53a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800c53c:	f000 feca 	bl	800d2d4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800c540:	4b38      	ldr	r3, [pc, #224]	; (800c624 <xTaskResumeAll+0x114>)
 800c542:	681b      	ldr	r3, [r3, #0]
 800c544:	3b01      	subs	r3, #1
 800c546:	4a37      	ldr	r2, [pc, #220]	; (800c624 <xTaskResumeAll+0x114>)
 800c548:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c54a:	4b36      	ldr	r3, [pc, #216]	; (800c624 <xTaskResumeAll+0x114>)
 800c54c:	681b      	ldr	r3, [r3, #0]
 800c54e:	2b00      	cmp	r3, #0
 800c550:	d161      	bne.n	800c616 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800c552:	4b35      	ldr	r3, [pc, #212]	; (800c628 <xTaskResumeAll+0x118>)
 800c554:	681b      	ldr	r3, [r3, #0]
 800c556:	2b00      	cmp	r3, #0
 800c558:	d05d      	beq.n	800c616 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c55a:	e02e      	b.n	800c5ba <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c55c:	4b33      	ldr	r3, [pc, #204]	; (800c62c <xTaskResumeAll+0x11c>)
 800c55e:	68db      	ldr	r3, [r3, #12]
 800c560:	68db      	ldr	r3, [r3, #12]
 800c562:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c564:	68fb      	ldr	r3, [r7, #12]
 800c566:	3318      	adds	r3, #24
 800c568:	4618      	mov	r0, r3
 800c56a:	f7ff f850 	bl	800b60e <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c56e:	68fb      	ldr	r3, [r7, #12]
 800c570:	3304      	adds	r3, #4
 800c572:	4618      	mov	r0, r3
 800c574:	f7ff f84b 	bl	800b60e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800c578:	68fb      	ldr	r3, [r7, #12]
 800c57a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c57c:	2201      	movs	r2, #1
 800c57e:	409a      	lsls	r2, r3
 800c580:	4b2b      	ldr	r3, [pc, #172]	; (800c630 <xTaskResumeAll+0x120>)
 800c582:	681b      	ldr	r3, [r3, #0]
 800c584:	4313      	orrs	r3, r2
 800c586:	4a2a      	ldr	r2, [pc, #168]	; (800c630 <xTaskResumeAll+0x120>)
 800c588:	6013      	str	r3, [r2, #0]
 800c58a:	68fb      	ldr	r3, [r7, #12]
 800c58c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c58e:	4613      	mov	r3, r2
 800c590:	009b      	lsls	r3, r3, #2
 800c592:	4413      	add	r3, r2
 800c594:	009b      	lsls	r3, r3, #2
 800c596:	4a27      	ldr	r2, [pc, #156]	; (800c634 <xTaskResumeAll+0x124>)
 800c598:	441a      	add	r2, r3
 800c59a:	68fb      	ldr	r3, [r7, #12]
 800c59c:	3304      	adds	r3, #4
 800c59e:	4619      	mov	r1, r3
 800c5a0:	4610      	mov	r0, r2
 800c5a2:	f7fe ffd7 	bl	800b554 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c5a6:	68fb      	ldr	r3, [r7, #12]
 800c5a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c5aa:	4b23      	ldr	r3, [pc, #140]	; (800c638 <xTaskResumeAll+0x128>)
 800c5ac:	681b      	ldr	r3, [r3, #0]
 800c5ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c5b0:	429a      	cmp	r2, r3
 800c5b2:	d302      	bcc.n	800c5ba <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 800c5b4:	4b21      	ldr	r3, [pc, #132]	; (800c63c <xTaskResumeAll+0x12c>)
 800c5b6:	2201      	movs	r2, #1
 800c5b8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c5ba:	4b1c      	ldr	r3, [pc, #112]	; (800c62c <xTaskResumeAll+0x11c>)
 800c5bc:	681b      	ldr	r3, [r3, #0]
 800c5be:	2b00      	cmp	r3, #0
 800c5c0:	d1cc      	bne.n	800c55c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800c5c2:	68fb      	ldr	r3, [r7, #12]
 800c5c4:	2b00      	cmp	r3, #0
 800c5c6:	d001      	beq.n	800c5cc <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800c5c8:	f000 fb12 	bl	800cbf0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800c5cc:	4b1c      	ldr	r3, [pc, #112]	; (800c640 <xTaskResumeAll+0x130>)
 800c5ce:	681b      	ldr	r3, [r3, #0]
 800c5d0:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800c5d2:	687b      	ldr	r3, [r7, #4]
 800c5d4:	2b00      	cmp	r3, #0
 800c5d6:	d010      	beq.n	800c5fa <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800c5d8:	f000 f836 	bl	800c648 <xTaskIncrementTick>
 800c5dc:	4603      	mov	r3, r0
 800c5de:	2b00      	cmp	r3, #0
 800c5e0:	d002      	beq.n	800c5e8 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 800c5e2:	4b16      	ldr	r3, [pc, #88]	; (800c63c <xTaskResumeAll+0x12c>)
 800c5e4:	2201      	movs	r2, #1
 800c5e6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800c5e8:	687b      	ldr	r3, [r7, #4]
 800c5ea:	3b01      	subs	r3, #1
 800c5ec:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800c5ee:	687b      	ldr	r3, [r7, #4]
 800c5f0:	2b00      	cmp	r3, #0
 800c5f2:	d1f1      	bne.n	800c5d8 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 800c5f4:	4b12      	ldr	r3, [pc, #72]	; (800c640 <xTaskResumeAll+0x130>)
 800c5f6:	2200      	movs	r2, #0
 800c5f8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800c5fa:	4b10      	ldr	r3, [pc, #64]	; (800c63c <xTaskResumeAll+0x12c>)
 800c5fc:	681b      	ldr	r3, [r3, #0]
 800c5fe:	2b00      	cmp	r3, #0
 800c600:	d009      	beq.n	800c616 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800c602:	2301      	movs	r3, #1
 800c604:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800c606:	4b0f      	ldr	r3, [pc, #60]	; (800c644 <xTaskResumeAll+0x134>)
 800c608:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c60c:	601a      	str	r2, [r3, #0]
 800c60e:	f3bf 8f4f 	dsb	sy
 800c612:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c616:	f000 fe8d 	bl	800d334 <vPortExitCritical>

	return xAlreadyYielded;
 800c61a:	68bb      	ldr	r3, [r7, #8]
}
 800c61c:	4618      	mov	r0, r3
 800c61e:	3710      	adds	r7, #16
 800c620:	46bd      	mov	sp, r7
 800c622:	bd80      	pop	{r7, pc}
 800c624:	200003bc 	.word	0x200003bc
 800c628:	20000394 	.word	0x20000394
 800c62c:	20000354 	.word	0x20000354
 800c630:	2000039c 	.word	0x2000039c
 800c634:	20000298 	.word	0x20000298
 800c638:	20000294 	.word	0x20000294
 800c63c:	200003a8 	.word	0x200003a8
 800c640:	200003a4 	.word	0x200003a4
 800c644:	e000ed04 	.word	0xe000ed04

0800c648 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800c648:	b580      	push	{r7, lr}
 800c64a:	b086      	sub	sp, #24
 800c64c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800c64e:	2300      	movs	r3, #0
 800c650:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c652:	4b4e      	ldr	r3, [pc, #312]	; (800c78c <xTaskIncrementTick+0x144>)
 800c654:	681b      	ldr	r3, [r3, #0]
 800c656:	2b00      	cmp	r3, #0
 800c658:	f040 808e 	bne.w	800c778 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800c65c:	4b4c      	ldr	r3, [pc, #304]	; (800c790 <xTaskIncrementTick+0x148>)
 800c65e:	681b      	ldr	r3, [r3, #0]
 800c660:	3301      	adds	r3, #1
 800c662:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800c664:	4a4a      	ldr	r2, [pc, #296]	; (800c790 <xTaskIncrementTick+0x148>)
 800c666:	693b      	ldr	r3, [r7, #16]
 800c668:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800c66a:	693b      	ldr	r3, [r7, #16]
 800c66c:	2b00      	cmp	r3, #0
 800c66e:	d120      	bne.n	800c6b2 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800c670:	4b48      	ldr	r3, [pc, #288]	; (800c794 <xTaskIncrementTick+0x14c>)
 800c672:	681b      	ldr	r3, [r3, #0]
 800c674:	681b      	ldr	r3, [r3, #0]
 800c676:	2b00      	cmp	r3, #0
 800c678:	d00a      	beq.n	800c690 <xTaskIncrementTick+0x48>
	__asm volatile
 800c67a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c67e:	f383 8811 	msr	BASEPRI, r3
 800c682:	f3bf 8f6f 	isb	sy
 800c686:	f3bf 8f4f 	dsb	sy
 800c68a:	603b      	str	r3, [r7, #0]
}
 800c68c:	bf00      	nop
 800c68e:	e7fe      	b.n	800c68e <xTaskIncrementTick+0x46>
 800c690:	4b40      	ldr	r3, [pc, #256]	; (800c794 <xTaskIncrementTick+0x14c>)
 800c692:	681b      	ldr	r3, [r3, #0]
 800c694:	60fb      	str	r3, [r7, #12]
 800c696:	4b40      	ldr	r3, [pc, #256]	; (800c798 <xTaskIncrementTick+0x150>)
 800c698:	681b      	ldr	r3, [r3, #0]
 800c69a:	4a3e      	ldr	r2, [pc, #248]	; (800c794 <xTaskIncrementTick+0x14c>)
 800c69c:	6013      	str	r3, [r2, #0]
 800c69e:	4a3e      	ldr	r2, [pc, #248]	; (800c798 <xTaskIncrementTick+0x150>)
 800c6a0:	68fb      	ldr	r3, [r7, #12]
 800c6a2:	6013      	str	r3, [r2, #0]
 800c6a4:	4b3d      	ldr	r3, [pc, #244]	; (800c79c <xTaskIncrementTick+0x154>)
 800c6a6:	681b      	ldr	r3, [r3, #0]
 800c6a8:	3301      	adds	r3, #1
 800c6aa:	4a3c      	ldr	r2, [pc, #240]	; (800c79c <xTaskIncrementTick+0x154>)
 800c6ac:	6013      	str	r3, [r2, #0]
 800c6ae:	f000 fa9f 	bl	800cbf0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800c6b2:	4b3b      	ldr	r3, [pc, #236]	; (800c7a0 <xTaskIncrementTick+0x158>)
 800c6b4:	681b      	ldr	r3, [r3, #0]
 800c6b6:	693a      	ldr	r2, [r7, #16]
 800c6b8:	429a      	cmp	r2, r3
 800c6ba:	d348      	bcc.n	800c74e <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c6bc:	4b35      	ldr	r3, [pc, #212]	; (800c794 <xTaskIncrementTick+0x14c>)
 800c6be:	681b      	ldr	r3, [r3, #0]
 800c6c0:	681b      	ldr	r3, [r3, #0]
 800c6c2:	2b00      	cmp	r3, #0
 800c6c4:	d104      	bne.n	800c6d0 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c6c6:	4b36      	ldr	r3, [pc, #216]	; (800c7a0 <xTaskIncrementTick+0x158>)
 800c6c8:	f04f 32ff 	mov.w	r2, #4294967295
 800c6cc:	601a      	str	r2, [r3, #0]
					break;
 800c6ce:	e03e      	b.n	800c74e <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c6d0:	4b30      	ldr	r3, [pc, #192]	; (800c794 <xTaskIncrementTick+0x14c>)
 800c6d2:	681b      	ldr	r3, [r3, #0]
 800c6d4:	68db      	ldr	r3, [r3, #12]
 800c6d6:	68db      	ldr	r3, [r3, #12]
 800c6d8:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800c6da:	68bb      	ldr	r3, [r7, #8]
 800c6dc:	685b      	ldr	r3, [r3, #4]
 800c6de:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800c6e0:	693a      	ldr	r2, [r7, #16]
 800c6e2:	687b      	ldr	r3, [r7, #4]
 800c6e4:	429a      	cmp	r2, r3
 800c6e6:	d203      	bcs.n	800c6f0 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800c6e8:	4a2d      	ldr	r2, [pc, #180]	; (800c7a0 <xTaskIncrementTick+0x158>)
 800c6ea:	687b      	ldr	r3, [r7, #4]
 800c6ec:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800c6ee:	e02e      	b.n	800c74e <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c6f0:	68bb      	ldr	r3, [r7, #8]
 800c6f2:	3304      	adds	r3, #4
 800c6f4:	4618      	mov	r0, r3
 800c6f6:	f7fe ff8a 	bl	800b60e <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800c6fa:	68bb      	ldr	r3, [r7, #8]
 800c6fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c6fe:	2b00      	cmp	r3, #0
 800c700:	d004      	beq.n	800c70c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c702:	68bb      	ldr	r3, [r7, #8]
 800c704:	3318      	adds	r3, #24
 800c706:	4618      	mov	r0, r3
 800c708:	f7fe ff81 	bl	800b60e <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800c70c:	68bb      	ldr	r3, [r7, #8]
 800c70e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c710:	2201      	movs	r2, #1
 800c712:	409a      	lsls	r2, r3
 800c714:	4b23      	ldr	r3, [pc, #140]	; (800c7a4 <xTaskIncrementTick+0x15c>)
 800c716:	681b      	ldr	r3, [r3, #0]
 800c718:	4313      	orrs	r3, r2
 800c71a:	4a22      	ldr	r2, [pc, #136]	; (800c7a4 <xTaskIncrementTick+0x15c>)
 800c71c:	6013      	str	r3, [r2, #0]
 800c71e:	68bb      	ldr	r3, [r7, #8]
 800c720:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c722:	4613      	mov	r3, r2
 800c724:	009b      	lsls	r3, r3, #2
 800c726:	4413      	add	r3, r2
 800c728:	009b      	lsls	r3, r3, #2
 800c72a:	4a1f      	ldr	r2, [pc, #124]	; (800c7a8 <xTaskIncrementTick+0x160>)
 800c72c:	441a      	add	r2, r3
 800c72e:	68bb      	ldr	r3, [r7, #8]
 800c730:	3304      	adds	r3, #4
 800c732:	4619      	mov	r1, r3
 800c734:	4610      	mov	r0, r2
 800c736:	f7fe ff0d 	bl	800b554 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c73a:	68bb      	ldr	r3, [r7, #8]
 800c73c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c73e:	4b1b      	ldr	r3, [pc, #108]	; (800c7ac <xTaskIncrementTick+0x164>)
 800c740:	681b      	ldr	r3, [r3, #0]
 800c742:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c744:	429a      	cmp	r2, r3
 800c746:	d3b9      	bcc.n	800c6bc <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800c748:	2301      	movs	r3, #1
 800c74a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c74c:	e7b6      	b.n	800c6bc <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800c74e:	4b17      	ldr	r3, [pc, #92]	; (800c7ac <xTaskIncrementTick+0x164>)
 800c750:	681b      	ldr	r3, [r3, #0]
 800c752:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c754:	4914      	ldr	r1, [pc, #80]	; (800c7a8 <xTaskIncrementTick+0x160>)
 800c756:	4613      	mov	r3, r2
 800c758:	009b      	lsls	r3, r3, #2
 800c75a:	4413      	add	r3, r2
 800c75c:	009b      	lsls	r3, r3, #2
 800c75e:	440b      	add	r3, r1
 800c760:	681b      	ldr	r3, [r3, #0]
 800c762:	2b01      	cmp	r3, #1
 800c764:	d901      	bls.n	800c76a <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 800c766:	2301      	movs	r3, #1
 800c768:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800c76a:	4b11      	ldr	r3, [pc, #68]	; (800c7b0 <xTaskIncrementTick+0x168>)
 800c76c:	681b      	ldr	r3, [r3, #0]
 800c76e:	2b00      	cmp	r3, #0
 800c770:	d007      	beq.n	800c782 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 800c772:	2301      	movs	r3, #1
 800c774:	617b      	str	r3, [r7, #20]
 800c776:	e004      	b.n	800c782 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800c778:	4b0e      	ldr	r3, [pc, #56]	; (800c7b4 <xTaskIncrementTick+0x16c>)
 800c77a:	681b      	ldr	r3, [r3, #0]
 800c77c:	3301      	adds	r3, #1
 800c77e:	4a0d      	ldr	r2, [pc, #52]	; (800c7b4 <xTaskIncrementTick+0x16c>)
 800c780:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800c782:	697b      	ldr	r3, [r7, #20]
}
 800c784:	4618      	mov	r0, r3
 800c786:	3718      	adds	r7, #24
 800c788:	46bd      	mov	sp, r7
 800c78a:	bd80      	pop	{r7, pc}
 800c78c:	200003bc 	.word	0x200003bc
 800c790:	20000398 	.word	0x20000398
 800c794:	2000034c 	.word	0x2000034c
 800c798:	20000350 	.word	0x20000350
 800c79c:	200003ac 	.word	0x200003ac
 800c7a0:	200003b4 	.word	0x200003b4
 800c7a4:	2000039c 	.word	0x2000039c
 800c7a8:	20000298 	.word	0x20000298
 800c7ac:	20000294 	.word	0x20000294
 800c7b0:	200003a8 	.word	0x200003a8
 800c7b4:	200003a4 	.word	0x200003a4

0800c7b8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800c7b8:	b480      	push	{r7}
 800c7ba:	b087      	sub	sp, #28
 800c7bc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800c7be:	4b27      	ldr	r3, [pc, #156]	; (800c85c <vTaskSwitchContext+0xa4>)
 800c7c0:	681b      	ldr	r3, [r3, #0]
 800c7c2:	2b00      	cmp	r3, #0
 800c7c4:	d003      	beq.n	800c7ce <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800c7c6:	4b26      	ldr	r3, [pc, #152]	; (800c860 <vTaskSwitchContext+0xa8>)
 800c7c8:	2201      	movs	r2, #1
 800c7ca:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800c7cc:	e03f      	b.n	800c84e <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 800c7ce:	4b24      	ldr	r3, [pc, #144]	; (800c860 <vTaskSwitchContext+0xa8>)
 800c7d0:	2200      	movs	r2, #0
 800c7d2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c7d4:	4b23      	ldr	r3, [pc, #140]	; (800c864 <vTaskSwitchContext+0xac>)
 800c7d6:	681b      	ldr	r3, [r3, #0]
 800c7d8:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800c7da:	68fb      	ldr	r3, [r7, #12]
 800c7dc:	fab3 f383 	clz	r3, r3
 800c7e0:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800c7e2:	7afb      	ldrb	r3, [r7, #11]
 800c7e4:	f1c3 031f 	rsb	r3, r3, #31
 800c7e8:	617b      	str	r3, [r7, #20]
 800c7ea:	491f      	ldr	r1, [pc, #124]	; (800c868 <vTaskSwitchContext+0xb0>)
 800c7ec:	697a      	ldr	r2, [r7, #20]
 800c7ee:	4613      	mov	r3, r2
 800c7f0:	009b      	lsls	r3, r3, #2
 800c7f2:	4413      	add	r3, r2
 800c7f4:	009b      	lsls	r3, r3, #2
 800c7f6:	440b      	add	r3, r1
 800c7f8:	681b      	ldr	r3, [r3, #0]
 800c7fa:	2b00      	cmp	r3, #0
 800c7fc:	d10a      	bne.n	800c814 <vTaskSwitchContext+0x5c>
	__asm volatile
 800c7fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c802:	f383 8811 	msr	BASEPRI, r3
 800c806:	f3bf 8f6f 	isb	sy
 800c80a:	f3bf 8f4f 	dsb	sy
 800c80e:	607b      	str	r3, [r7, #4]
}
 800c810:	bf00      	nop
 800c812:	e7fe      	b.n	800c812 <vTaskSwitchContext+0x5a>
 800c814:	697a      	ldr	r2, [r7, #20]
 800c816:	4613      	mov	r3, r2
 800c818:	009b      	lsls	r3, r3, #2
 800c81a:	4413      	add	r3, r2
 800c81c:	009b      	lsls	r3, r3, #2
 800c81e:	4a12      	ldr	r2, [pc, #72]	; (800c868 <vTaskSwitchContext+0xb0>)
 800c820:	4413      	add	r3, r2
 800c822:	613b      	str	r3, [r7, #16]
 800c824:	693b      	ldr	r3, [r7, #16]
 800c826:	685b      	ldr	r3, [r3, #4]
 800c828:	685a      	ldr	r2, [r3, #4]
 800c82a:	693b      	ldr	r3, [r7, #16]
 800c82c:	605a      	str	r2, [r3, #4]
 800c82e:	693b      	ldr	r3, [r7, #16]
 800c830:	685a      	ldr	r2, [r3, #4]
 800c832:	693b      	ldr	r3, [r7, #16]
 800c834:	3308      	adds	r3, #8
 800c836:	429a      	cmp	r2, r3
 800c838:	d104      	bne.n	800c844 <vTaskSwitchContext+0x8c>
 800c83a:	693b      	ldr	r3, [r7, #16]
 800c83c:	685b      	ldr	r3, [r3, #4]
 800c83e:	685a      	ldr	r2, [r3, #4]
 800c840:	693b      	ldr	r3, [r7, #16]
 800c842:	605a      	str	r2, [r3, #4]
 800c844:	693b      	ldr	r3, [r7, #16]
 800c846:	685b      	ldr	r3, [r3, #4]
 800c848:	68db      	ldr	r3, [r3, #12]
 800c84a:	4a08      	ldr	r2, [pc, #32]	; (800c86c <vTaskSwitchContext+0xb4>)
 800c84c:	6013      	str	r3, [r2, #0]
}
 800c84e:	bf00      	nop
 800c850:	371c      	adds	r7, #28
 800c852:	46bd      	mov	sp, r7
 800c854:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c858:	4770      	bx	lr
 800c85a:	bf00      	nop
 800c85c:	200003bc 	.word	0x200003bc
 800c860:	200003a8 	.word	0x200003a8
 800c864:	2000039c 	.word	0x2000039c
 800c868:	20000298 	.word	0x20000298
 800c86c:	20000294 	.word	0x20000294

0800c870 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800c870:	b580      	push	{r7, lr}
 800c872:	b084      	sub	sp, #16
 800c874:	af00      	add	r7, sp, #0
 800c876:	6078      	str	r0, [r7, #4]
 800c878:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800c87a:	687b      	ldr	r3, [r7, #4]
 800c87c:	2b00      	cmp	r3, #0
 800c87e:	d10a      	bne.n	800c896 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800c880:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c884:	f383 8811 	msr	BASEPRI, r3
 800c888:	f3bf 8f6f 	isb	sy
 800c88c:	f3bf 8f4f 	dsb	sy
 800c890:	60fb      	str	r3, [r7, #12]
}
 800c892:	bf00      	nop
 800c894:	e7fe      	b.n	800c894 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c896:	4b07      	ldr	r3, [pc, #28]	; (800c8b4 <vTaskPlaceOnEventList+0x44>)
 800c898:	681b      	ldr	r3, [r3, #0]
 800c89a:	3318      	adds	r3, #24
 800c89c:	4619      	mov	r1, r3
 800c89e:	6878      	ldr	r0, [r7, #4]
 800c8a0:	f7fe fe7c 	bl	800b59c <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800c8a4:	2101      	movs	r1, #1
 800c8a6:	6838      	ldr	r0, [r7, #0]
 800c8a8:	f000 fb7e 	bl	800cfa8 <prvAddCurrentTaskToDelayedList>
}
 800c8ac:	bf00      	nop
 800c8ae:	3710      	adds	r7, #16
 800c8b0:	46bd      	mov	sp, r7
 800c8b2:	bd80      	pop	{r7, pc}
 800c8b4:	20000294 	.word	0x20000294

0800c8b8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800c8b8:	b580      	push	{r7, lr}
 800c8ba:	b086      	sub	sp, #24
 800c8bc:	af00      	add	r7, sp, #0
 800c8be:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c8c0:	687b      	ldr	r3, [r7, #4]
 800c8c2:	68db      	ldr	r3, [r3, #12]
 800c8c4:	68db      	ldr	r3, [r3, #12]
 800c8c6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800c8c8:	693b      	ldr	r3, [r7, #16]
 800c8ca:	2b00      	cmp	r3, #0
 800c8cc:	d10a      	bne.n	800c8e4 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800c8ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c8d2:	f383 8811 	msr	BASEPRI, r3
 800c8d6:	f3bf 8f6f 	isb	sy
 800c8da:	f3bf 8f4f 	dsb	sy
 800c8de:	60fb      	str	r3, [r7, #12]
}
 800c8e0:	bf00      	nop
 800c8e2:	e7fe      	b.n	800c8e2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800c8e4:	693b      	ldr	r3, [r7, #16]
 800c8e6:	3318      	adds	r3, #24
 800c8e8:	4618      	mov	r0, r3
 800c8ea:	f7fe fe90 	bl	800b60e <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c8ee:	4b1d      	ldr	r3, [pc, #116]	; (800c964 <xTaskRemoveFromEventList+0xac>)
 800c8f0:	681b      	ldr	r3, [r3, #0]
 800c8f2:	2b00      	cmp	r3, #0
 800c8f4:	d11c      	bne.n	800c930 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800c8f6:	693b      	ldr	r3, [r7, #16]
 800c8f8:	3304      	adds	r3, #4
 800c8fa:	4618      	mov	r0, r3
 800c8fc:	f7fe fe87 	bl	800b60e <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800c900:	693b      	ldr	r3, [r7, #16]
 800c902:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c904:	2201      	movs	r2, #1
 800c906:	409a      	lsls	r2, r3
 800c908:	4b17      	ldr	r3, [pc, #92]	; (800c968 <xTaskRemoveFromEventList+0xb0>)
 800c90a:	681b      	ldr	r3, [r3, #0]
 800c90c:	4313      	orrs	r3, r2
 800c90e:	4a16      	ldr	r2, [pc, #88]	; (800c968 <xTaskRemoveFromEventList+0xb0>)
 800c910:	6013      	str	r3, [r2, #0]
 800c912:	693b      	ldr	r3, [r7, #16]
 800c914:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c916:	4613      	mov	r3, r2
 800c918:	009b      	lsls	r3, r3, #2
 800c91a:	4413      	add	r3, r2
 800c91c:	009b      	lsls	r3, r3, #2
 800c91e:	4a13      	ldr	r2, [pc, #76]	; (800c96c <xTaskRemoveFromEventList+0xb4>)
 800c920:	441a      	add	r2, r3
 800c922:	693b      	ldr	r3, [r7, #16]
 800c924:	3304      	adds	r3, #4
 800c926:	4619      	mov	r1, r3
 800c928:	4610      	mov	r0, r2
 800c92a:	f7fe fe13 	bl	800b554 <vListInsertEnd>
 800c92e:	e005      	b.n	800c93c <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800c930:	693b      	ldr	r3, [r7, #16]
 800c932:	3318      	adds	r3, #24
 800c934:	4619      	mov	r1, r3
 800c936:	480e      	ldr	r0, [pc, #56]	; (800c970 <xTaskRemoveFromEventList+0xb8>)
 800c938:	f7fe fe0c 	bl	800b554 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800c93c:	693b      	ldr	r3, [r7, #16]
 800c93e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c940:	4b0c      	ldr	r3, [pc, #48]	; (800c974 <xTaskRemoveFromEventList+0xbc>)
 800c942:	681b      	ldr	r3, [r3, #0]
 800c944:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c946:	429a      	cmp	r2, r3
 800c948:	d905      	bls.n	800c956 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800c94a:	2301      	movs	r3, #1
 800c94c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800c94e:	4b0a      	ldr	r3, [pc, #40]	; (800c978 <xTaskRemoveFromEventList+0xc0>)
 800c950:	2201      	movs	r2, #1
 800c952:	601a      	str	r2, [r3, #0]
 800c954:	e001      	b.n	800c95a <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 800c956:	2300      	movs	r3, #0
 800c958:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800c95a:	697b      	ldr	r3, [r7, #20]
}
 800c95c:	4618      	mov	r0, r3
 800c95e:	3718      	adds	r7, #24
 800c960:	46bd      	mov	sp, r7
 800c962:	bd80      	pop	{r7, pc}
 800c964:	200003bc 	.word	0x200003bc
 800c968:	2000039c 	.word	0x2000039c
 800c96c:	20000298 	.word	0x20000298
 800c970:	20000354 	.word	0x20000354
 800c974:	20000294 	.word	0x20000294
 800c978:	200003a8 	.word	0x200003a8

0800c97c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800c97c:	b480      	push	{r7}
 800c97e:	b083      	sub	sp, #12
 800c980:	af00      	add	r7, sp, #0
 800c982:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800c984:	4b06      	ldr	r3, [pc, #24]	; (800c9a0 <vTaskInternalSetTimeOutState+0x24>)
 800c986:	681a      	ldr	r2, [r3, #0]
 800c988:	687b      	ldr	r3, [r7, #4]
 800c98a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800c98c:	4b05      	ldr	r3, [pc, #20]	; (800c9a4 <vTaskInternalSetTimeOutState+0x28>)
 800c98e:	681a      	ldr	r2, [r3, #0]
 800c990:	687b      	ldr	r3, [r7, #4]
 800c992:	605a      	str	r2, [r3, #4]
}
 800c994:	bf00      	nop
 800c996:	370c      	adds	r7, #12
 800c998:	46bd      	mov	sp, r7
 800c99a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c99e:	4770      	bx	lr
 800c9a0:	200003ac 	.word	0x200003ac
 800c9a4:	20000398 	.word	0x20000398

0800c9a8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800c9a8:	b580      	push	{r7, lr}
 800c9aa:	b088      	sub	sp, #32
 800c9ac:	af00      	add	r7, sp, #0
 800c9ae:	6078      	str	r0, [r7, #4]
 800c9b0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800c9b2:	687b      	ldr	r3, [r7, #4]
 800c9b4:	2b00      	cmp	r3, #0
 800c9b6:	d10a      	bne.n	800c9ce <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800c9b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c9bc:	f383 8811 	msr	BASEPRI, r3
 800c9c0:	f3bf 8f6f 	isb	sy
 800c9c4:	f3bf 8f4f 	dsb	sy
 800c9c8:	613b      	str	r3, [r7, #16]
}
 800c9ca:	bf00      	nop
 800c9cc:	e7fe      	b.n	800c9cc <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800c9ce:	683b      	ldr	r3, [r7, #0]
 800c9d0:	2b00      	cmp	r3, #0
 800c9d2:	d10a      	bne.n	800c9ea <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800c9d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c9d8:	f383 8811 	msr	BASEPRI, r3
 800c9dc:	f3bf 8f6f 	isb	sy
 800c9e0:	f3bf 8f4f 	dsb	sy
 800c9e4:	60fb      	str	r3, [r7, #12]
}
 800c9e6:	bf00      	nop
 800c9e8:	e7fe      	b.n	800c9e8 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800c9ea:	f000 fc73 	bl	800d2d4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800c9ee:	4b1d      	ldr	r3, [pc, #116]	; (800ca64 <xTaskCheckForTimeOut+0xbc>)
 800c9f0:	681b      	ldr	r3, [r3, #0]
 800c9f2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800c9f4:	687b      	ldr	r3, [r7, #4]
 800c9f6:	685b      	ldr	r3, [r3, #4]
 800c9f8:	69ba      	ldr	r2, [r7, #24]
 800c9fa:	1ad3      	subs	r3, r2, r3
 800c9fc:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800c9fe:	683b      	ldr	r3, [r7, #0]
 800ca00:	681b      	ldr	r3, [r3, #0]
 800ca02:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ca06:	d102      	bne.n	800ca0e <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800ca08:	2300      	movs	r3, #0
 800ca0a:	61fb      	str	r3, [r7, #28]
 800ca0c:	e023      	b.n	800ca56 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800ca0e:	687b      	ldr	r3, [r7, #4]
 800ca10:	681a      	ldr	r2, [r3, #0]
 800ca12:	4b15      	ldr	r3, [pc, #84]	; (800ca68 <xTaskCheckForTimeOut+0xc0>)
 800ca14:	681b      	ldr	r3, [r3, #0]
 800ca16:	429a      	cmp	r2, r3
 800ca18:	d007      	beq.n	800ca2a <xTaskCheckForTimeOut+0x82>
 800ca1a:	687b      	ldr	r3, [r7, #4]
 800ca1c:	685b      	ldr	r3, [r3, #4]
 800ca1e:	69ba      	ldr	r2, [r7, #24]
 800ca20:	429a      	cmp	r2, r3
 800ca22:	d302      	bcc.n	800ca2a <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800ca24:	2301      	movs	r3, #1
 800ca26:	61fb      	str	r3, [r7, #28]
 800ca28:	e015      	b.n	800ca56 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800ca2a:	683b      	ldr	r3, [r7, #0]
 800ca2c:	681b      	ldr	r3, [r3, #0]
 800ca2e:	697a      	ldr	r2, [r7, #20]
 800ca30:	429a      	cmp	r2, r3
 800ca32:	d20b      	bcs.n	800ca4c <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800ca34:	683b      	ldr	r3, [r7, #0]
 800ca36:	681a      	ldr	r2, [r3, #0]
 800ca38:	697b      	ldr	r3, [r7, #20]
 800ca3a:	1ad2      	subs	r2, r2, r3
 800ca3c:	683b      	ldr	r3, [r7, #0]
 800ca3e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800ca40:	6878      	ldr	r0, [r7, #4]
 800ca42:	f7ff ff9b 	bl	800c97c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800ca46:	2300      	movs	r3, #0
 800ca48:	61fb      	str	r3, [r7, #28]
 800ca4a:	e004      	b.n	800ca56 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800ca4c:	683b      	ldr	r3, [r7, #0]
 800ca4e:	2200      	movs	r2, #0
 800ca50:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800ca52:	2301      	movs	r3, #1
 800ca54:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800ca56:	f000 fc6d 	bl	800d334 <vPortExitCritical>

	return xReturn;
 800ca5a:	69fb      	ldr	r3, [r7, #28]
}
 800ca5c:	4618      	mov	r0, r3
 800ca5e:	3720      	adds	r7, #32
 800ca60:	46bd      	mov	sp, r7
 800ca62:	bd80      	pop	{r7, pc}
 800ca64:	20000398 	.word	0x20000398
 800ca68:	200003ac 	.word	0x200003ac

0800ca6c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800ca6c:	b480      	push	{r7}
 800ca6e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800ca70:	4b03      	ldr	r3, [pc, #12]	; (800ca80 <vTaskMissedYield+0x14>)
 800ca72:	2201      	movs	r2, #1
 800ca74:	601a      	str	r2, [r3, #0]
}
 800ca76:	bf00      	nop
 800ca78:	46bd      	mov	sp, r7
 800ca7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca7e:	4770      	bx	lr
 800ca80:	200003a8 	.word	0x200003a8

0800ca84 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800ca84:	b580      	push	{r7, lr}
 800ca86:	b082      	sub	sp, #8
 800ca88:	af00      	add	r7, sp, #0
 800ca8a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800ca8c:	f000 f852 	bl	800cb34 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800ca90:	4b06      	ldr	r3, [pc, #24]	; (800caac <prvIdleTask+0x28>)
 800ca92:	681b      	ldr	r3, [r3, #0]
 800ca94:	2b01      	cmp	r3, #1
 800ca96:	d9f9      	bls.n	800ca8c <prvIdleTask+0x8>
			{
				taskYIELD();
 800ca98:	4b05      	ldr	r3, [pc, #20]	; (800cab0 <prvIdleTask+0x2c>)
 800ca9a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ca9e:	601a      	str	r2, [r3, #0]
 800caa0:	f3bf 8f4f 	dsb	sy
 800caa4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800caa8:	e7f0      	b.n	800ca8c <prvIdleTask+0x8>
 800caaa:	bf00      	nop
 800caac:	20000298 	.word	0x20000298
 800cab0:	e000ed04 	.word	0xe000ed04

0800cab4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800cab4:	b580      	push	{r7, lr}
 800cab6:	b082      	sub	sp, #8
 800cab8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800caba:	2300      	movs	r3, #0
 800cabc:	607b      	str	r3, [r7, #4]
 800cabe:	e00c      	b.n	800cada <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800cac0:	687a      	ldr	r2, [r7, #4]
 800cac2:	4613      	mov	r3, r2
 800cac4:	009b      	lsls	r3, r3, #2
 800cac6:	4413      	add	r3, r2
 800cac8:	009b      	lsls	r3, r3, #2
 800caca:	4a12      	ldr	r2, [pc, #72]	; (800cb14 <prvInitialiseTaskLists+0x60>)
 800cacc:	4413      	add	r3, r2
 800cace:	4618      	mov	r0, r3
 800cad0:	f7fe fd13 	bl	800b4fa <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800cad4:	687b      	ldr	r3, [r7, #4]
 800cad6:	3301      	adds	r3, #1
 800cad8:	607b      	str	r3, [r7, #4]
 800cada:	687b      	ldr	r3, [r7, #4]
 800cadc:	2b06      	cmp	r3, #6
 800cade:	d9ef      	bls.n	800cac0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800cae0:	480d      	ldr	r0, [pc, #52]	; (800cb18 <prvInitialiseTaskLists+0x64>)
 800cae2:	f7fe fd0a 	bl	800b4fa <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800cae6:	480d      	ldr	r0, [pc, #52]	; (800cb1c <prvInitialiseTaskLists+0x68>)
 800cae8:	f7fe fd07 	bl	800b4fa <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800caec:	480c      	ldr	r0, [pc, #48]	; (800cb20 <prvInitialiseTaskLists+0x6c>)
 800caee:	f7fe fd04 	bl	800b4fa <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800caf2:	480c      	ldr	r0, [pc, #48]	; (800cb24 <prvInitialiseTaskLists+0x70>)
 800caf4:	f7fe fd01 	bl	800b4fa <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800caf8:	480b      	ldr	r0, [pc, #44]	; (800cb28 <prvInitialiseTaskLists+0x74>)
 800cafa:	f7fe fcfe 	bl	800b4fa <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800cafe:	4b0b      	ldr	r3, [pc, #44]	; (800cb2c <prvInitialiseTaskLists+0x78>)
 800cb00:	4a05      	ldr	r2, [pc, #20]	; (800cb18 <prvInitialiseTaskLists+0x64>)
 800cb02:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800cb04:	4b0a      	ldr	r3, [pc, #40]	; (800cb30 <prvInitialiseTaskLists+0x7c>)
 800cb06:	4a05      	ldr	r2, [pc, #20]	; (800cb1c <prvInitialiseTaskLists+0x68>)
 800cb08:	601a      	str	r2, [r3, #0]
}
 800cb0a:	bf00      	nop
 800cb0c:	3708      	adds	r7, #8
 800cb0e:	46bd      	mov	sp, r7
 800cb10:	bd80      	pop	{r7, pc}
 800cb12:	bf00      	nop
 800cb14:	20000298 	.word	0x20000298
 800cb18:	20000324 	.word	0x20000324
 800cb1c:	20000338 	.word	0x20000338
 800cb20:	20000354 	.word	0x20000354
 800cb24:	20000368 	.word	0x20000368
 800cb28:	20000380 	.word	0x20000380
 800cb2c:	2000034c 	.word	0x2000034c
 800cb30:	20000350 	.word	0x20000350

0800cb34 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800cb34:	b580      	push	{r7, lr}
 800cb36:	b082      	sub	sp, #8
 800cb38:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800cb3a:	e019      	b.n	800cb70 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800cb3c:	f000 fbca 	bl	800d2d4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cb40:	4b10      	ldr	r3, [pc, #64]	; (800cb84 <prvCheckTasksWaitingTermination+0x50>)
 800cb42:	68db      	ldr	r3, [r3, #12]
 800cb44:	68db      	ldr	r3, [r3, #12]
 800cb46:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800cb48:	687b      	ldr	r3, [r7, #4]
 800cb4a:	3304      	adds	r3, #4
 800cb4c:	4618      	mov	r0, r3
 800cb4e:	f7fe fd5e 	bl	800b60e <uxListRemove>
				--uxCurrentNumberOfTasks;
 800cb52:	4b0d      	ldr	r3, [pc, #52]	; (800cb88 <prvCheckTasksWaitingTermination+0x54>)
 800cb54:	681b      	ldr	r3, [r3, #0]
 800cb56:	3b01      	subs	r3, #1
 800cb58:	4a0b      	ldr	r2, [pc, #44]	; (800cb88 <prvCheckTasksWaitingTermination+0x54>)
 800cb5a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800cb5c:	4b0b      	ldr	r3, [pc, #44]	; (800cb8c <prvCheckTasksWaitingTermination+0x58>)
 800cb5e:	681b      	ldr	r3, [r3, #0]
 800cb60:	3b01      	subs	r3, #1
 800cb62:	4a0a      	ldr	r2, [pc, #40]	; (800cb8c <prvCheckTasksWaitingTermination+0x58>)
 800cb64:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800cb66:	f000 fbe5 	bl	800d334 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800cb6a:	6878      	ldr	r0, [r7, #4]
 800cb6c:	f000 f810 	bl	800cb90 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800cb70:	4b06      	ldr	r3, [pc, #24]	; (800cb8c <prvCheckTasksWaitingTermination+0x58>)
 800cb72:	681b      	ldr	r3, [r3, #0]
 800cb74:	2b00      	cmp	r3, #0
 800cb76:	d1e1      	bne.n	800cb3c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800cb78:	bf00      	nop
 800cb7a:	bf00      	nop
 800cb7c:	3708      	adds	r7, #8
 800cb7e:	46bd      	mov	sp, r7
 800cb80:	bd80      	pop	{r7, pc}
 800cb82:	bf00      	nop
 800cb84:	20000368 	.word	0x20000368
 800cb88:	20000394 	.word	0x20000394
 800cb8c:	2000037c 	.word	0x2000037c

0800cb90 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800cb90:	b580      	push	{r7, lr}
 800cb92:	b084      	sub	sp, #16
 800cb94:	af00      	add	r7, sp, #0
 800cb96:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800cb98:	687b      	ldr	r3, [r7, #4]
 800cb9a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800cb9e:	2b00      	cmp	r3, #0
 800cba0:	d108      	bne.n	800cbb4 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800cba2:	687b      	ldr	r3, [r7, #4]
 800cba4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cba6:	4618      	mov	r0, r3
 800cba8:	f000 fd82 	bl	800d6b0 <vPortFree>
				vPortFree( pxTCB );
 800cbac:	6878      	ldr	r0, [r7, #4]
 800cbae:	f000 fd7f 	bl	800d6b0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800cbb2:	e018      	b.n	800cbe6 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800cbb4:	687b      	ldr	r3, [r7, #4]
 800cbb6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800cbba:	2b01      	cmp	r3, #1
 800cbbc:	d103      	bne.n	800cbc6 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800cbbe:	6878      	ldr	r0, [r7, #4]
 800cbc0:	f000 fd76 	bl	800d6b0 <vPortFree>
	}
 800cbc4:	e00f      	b.n	800cbe6 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800cbc6:	687b      	ldr	r3, [r7, #4]
 800cbc8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800cbcc:	2b02      	cmp	r3, #2
 800cbce:	d00a      	beq.n	800cbe6 <prvDeleteTCB+0x56>
	__asm volatile
 800cbd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cbd4:	f383 8811 	msr	BASEPRI, r3
 800cbd8:	f3bf 8f6f 	isb	sy
 800cbdc:	f3bf 8f4f 	dsb	sy
 800cbe0:	60fb      	str	r3, [r7, #12]
}
 800cbe2:	bf00      	nop
 800cbe4:	e7fe      	b.n	800cbe4 <prvDeleteTCB+0x54>
	}
 800cbe6:	bf00      	nop
 800cbe8:	3710      	adds	r7, #16
 800cbea:	46bd      	mov	sp, r7
 800cbec:	bd80      	pop	{r7, pc}
	...

0800cbf0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800cbf0:	b480      	push	{r7}
 800cbf2:	b083      	sub	sp, #12
 800cbf4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800cbf6:	4b0c      	ldr	r3, [pc, #48]	; (800cc28 <prvResetNextTaskUnblockTime+0x38>)
 800cbf8:	681b      	ldr	r3, [r3, #0]
 800cbfa:	681b      	ldr	r3, [r3, #0]
 800cbfc:	2b00      	cmp	r3, #0
 800cbfe:	d104      	bne.n	800cc0a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800cc00:	4b0a      	ldr	r3, [pc, #40]	; (800cc2c <prvResetNextTaskUnblockTime+0x3c>)
 800cc02:	f04f 32ff 	mov.w	r2, #4294967295
 800cc06:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800cc08:	e008      	b.n	800cc1c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cc0a:	4b07      	ldr	r3, [pc, #28]	; (800cc28 <prvResetNextTaskUnblockTime+0x38>)
 800cc0c:	681b      	ldr	r3, [r3, #0]
 800cc0e:	68db      	ldr	r3, [r3, #12]
 800cc10:	68db      	ldr	r3, [r3, #12]
 800cc12:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800cc14:	687b      	ldr	r3, [r7, #4]
 800cc16:	685b      	ldr	r3, [r3, #4]
 800cc18:	4a04      	ldr	r2, [pc, #16]	; (800cc2c <prvResetNextTaskUnblockTime+0x3c>)
 800cc1a:	6013      	str	r3, [r2, #0]
}
 800cc1c:	bf00      	nop
 800cc1e:	370c      	adds	r7, #12
 800cc20:	46bd      	mov	sp, r7
 800cc22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc26:	4770      	bx	lr
 800cc28:	2000034c 	.word	0x2000034c
 800cc2c:	200003b4 	.word	0x200003b4

0800cc30 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800cc30:	b480      	push	{r7}
 800cc32:	b083      	sub	sp, #12
 800cc34:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800cc36:	4b0b      	ldr	r3, [pc, #44]	; (800cc64 <xTaskGetSchedulerState+0x34>)
 800cc38:	681b      	ldr	r3, [r3, #0]
 800cc3a:	2b00      	cmp	r3, #0
 800cc3c:	d102      	bne.n	800cc44 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800cc3e:	2301      	movs	r3, #1
 800cc40:	607b      	str	r3, [r7, #4]
 800cc42:	e008      	b.n	800cc56 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800cc44:	4b08      	ldr	r3, [pc, #32]	; (800cc68 <xTaskGetSchedulerState+0x38>)
 800cc46:	681b      	ldr	r3, [r3, #0]
 800cc48:	2b00      	cmp	r3, #0
 800cc4a:	d102      	bne.n	800cc52 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800cc4c:	2302      	movs	r3, #2
 800cc4e:	607b      	str	r3, [r7, #4]
 800cc50:	e001      	b.n	800cc56 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800cc52:	2300      	movs	r3, #0
 800cc54:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800cc56:	687b      	ldr	r3, [r7, #4]
	}
 800cc58:	4618      	mov	r0, r3
 800cc5a:	370c      	adds	r7, #12
 800cc5c:	46bd      	mov	sp, r7
 800cc5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc62:	4770      	bx	lr
 800cc64:	200003a0 	.word	0x200003a0
 800cc68:	200003bc 	.word	0x200003bc

0800cc6c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800cc6c:	b580      	push	{r7, lr}
 800cc6e:	b084      	sub	sp, #16
 800cc70:	af00      	add	r7, sp, #0
 800cc72:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800cc74:	687b      	ldr	r3, [r7, #4]
 800cc76:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800cc78:	2300      	movs	r3, #0
 800cc7a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800cc7c:	687b      	ldr	r3, [r7, #4]
 800cc7e:	2b00      	cmp	r3, #0
 800cc80:	d05e      	beq.n	800cd40 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800cc82:	68bb      	ldr	r3, [r7, #8]
 800cc84:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cc86:	4b31      	ldr	r3, [pc, #196]	; (800cd4c <xTaskPriorityInherit+0xe0>)
 800cc88:	681b      	ldr	r3, [r3, #0]
 800cc8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cc8c:	429a      	cmp	r2, r3
 800cc8e:	d24e      	bcs.n	800cd2e <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800cc90:	68bb      	ldr	r3, [r7, #8]
 800cc92:	699b      	ldr	r3, [r3, #24]
 800cc94:	2b00      	cmp	r3, #0
 800cc96:	db06      	blt.n	800cca6 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cc98:	4b2c      	ldr	r3, [pc, #176]	; (800cd4c <xTaskPriorityInherit+0xe0>)
 800cc9a:	681b      	ldr	r3, [r3, #0]
 800cc9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cc9e:	f1c3 0207 	rsb	r2, r3, #7
 800cca2:	68bb      	ldr	r3, [r7, #8]
 800cca4:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800cca6:	68bb      	ldr	r3, [r7, #8]
 800cca8:	6959      	ldr	r1, [r3, #20]
 800ccaa:	68bb      	ldr	r3, [r7, #8]
 800ccac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ccae:	4613      	mov	r3, r2
 800ccb0:	009b      	lsls	r3, r3, #2
 800ccb2:	4413      	add	r3, r2
 800ccb4:	009b      	lsls	r3, r3, #2
 800ccb6:	4a26      	ldr	r2, [pc, #152]	; (800cd50 <xTaskPriorityInherit+0xe4>)
 800ccb8:	4413      	add	r3, r2
 800ccba:	4299      	cmp	r1, r3
 800ccbc:	d12f      	bne.n	800cd1e <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ccbe:	68bb      	ldr	r3, [r7, #8]
 800ccc0:	3304      	adds	r3, #4
 800ccc2:	4618      	mov	r0, r3
 800ccc4:	f7fe fca3 	bl	800b60e <uxListRemove>
 800ccc8:	4603      	mov	r3, r0
 800ccca:	2b00      	cmp	r3, #0
 800cccc:	d10a      	bne.n	800cce4 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 800ccce:	68bb      	ldr	r3, [r7, #8]
 800ccd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ccd2:	2201      	movs	r2, #1
 800ccd4:	fa02 f303 	lsl.w	r3, r2, r3
 800ccd8:	43da      	mvns	r2, r3
 800ccda:	4b1e      	ldr	r3, [pc, #120]	; (800cd54 <xTaskPriorityInherit+0xe8>)
 800ccdc:	681b      	ldr	r3, [r3, #0]
 800ccde:	4013      	ands	r3, r2
 800cce0:	4a1c      	ldr	r2, [pc, #112]	; (800cd54 <xTaskPriorityInherit+0xe8>)
 800cce2:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800cce4:	4b19      	ldr	r3, [pc, #100]	; (800cd4c <xTaskPriorityInherit+0xe0>)
 800cce6:	681b      	ldr	r3, [r3, #0]
 800cce8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ccea:	68bb      	ldr	r3, [r7, #8]
 800ccec:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800ccee:	68bb      	ldr	r3, [r7, #8]
 800ccf0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ccf2:	2201      	movs	r2, #1
 800ccf4:	409a      	lsls	r2, r3
 800ccf6:	4b17      	ldr	r3, [pc, #92]	; (800cd54 <xTaskPriorityInherit+0xe8>)
 800ccf8:	681b      	ldr	r3, [r3, #0]
 800ccfa:	4313      	orrs	r3, r2
 800ccfc:	4a15      	ldr	r2, [pc, #84]	; (800cd54 <xTaskPriorityInherit+0xe8>)
 800ccfe:	6013      	str	r3, [r2, #0]
 800cd00:	68bb      	ldr	r3, [r7, #8]
 800cd02:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cd04:	4613      	mov	r3, r2
 800cd06:	009b      	lsls	r3, r3, #2
 800cd08:	4413      	add	r3, r2
 800cd0a:	009b      	lsls	r3, r3, #2
 800cd0c:	4a10      	ldr	r2, [pc, #64]	; (800cd50 <xTaskPriorityInherit+0xe4>)
 800cd0e:	441a      	add	r2, r3
 800cd10:	68bb      	ldr	r3, [r7, #8]
 800cd12:	3304      	adds	r3, #4
 800cd14:	4619      	mov	r1, r3
 800cd16:	4610      	mov	r0, r2
 800cd18:	f7fe fc1c 	bl	800b554 <vListInsertEnd>
 800cd1c:	e004      	b.n	800cd28 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800cd1e:	4b0b      	ldr	r3, [pc, #44]	; (800cd4c <xTaskPriorityInherit+0xe0>)
 800cd20:	681b      	ldr	r3, [r3, #0]
 800cd22:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cd24:	68bb      	ldr	r3, [r7, #8]
 800cd26:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800cd28:	2301      	movs	r3, #1
 800cd2a:	60fb      	str	r3, [r7, #12]
 800cd2c:	e008      	b.n	800cd40 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800cd2e:	68bb      	ldr	r3, [r7, #8]
 800cd30:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800cd32:	4b06      	ldr	r3, [pc, #24]	; (800cd4c <xTaskPriorityInherit+0xe0>)
 800cd34:	681b      	ldr	r3, [r3, #0]
 800cd36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cd38:	429a      	cmp	r2, r3
 800cd3a:	d201      	bcs.n	800cd40 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800cd3c:	2301      	movs	r3, #1
 800cd3e:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800cd40:	68fb      	ldr	r3, [r7, #12]
	}
 800cd42:	4618      	mov	r0, r3
 800cd44:	3710      	adds	r7, #16
 800cd46:	46bd      	mov	sp, r7
 800cd48:	bd80      	pop	{r7, pc}
 800cd4a:	bf00      	nop
 800cd4c:	20000294 	.word	0x20000294
 800cd50:	20000298 	.word	0x20000298
 800cd54:	2000039c 	.word	0x2000039c

0800cd58 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800cd58:	b580      	push	{r7, lr}
 800cd5a:	b086      	sub	sp, #24
 800cd5c:	af00      	add	r7, sp, #0
 800cd5e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800cd60:	687b      	ldr	r3, [r7, #4]
 800cd62:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800cd64:	2300      	movs	r3, #0
 800cd66:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800cd68:	687b      	ldr	r3, [r7, #4]
 800cd6a:	2b00      	cmp	r3, #0
 800cd6c:	d06e      	beq.n	800ce4c <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800cd6e:	4b3a      	ldr	r3, [pc, #232]	; (800ce58 <xTaskPriorityDisinherit+0x100>)
 800cd70:	681b      	ldr	r3, [r3, #0]
 800cd72:	693a      	ldr	r2, [r7, #16]
 800cd74:	429a      	cmp	r2, r3
 800cd76:	d00a      	beq.n	800cd8e <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800cd78:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cd7c:	f383 8811 	msr	BASEPRI, r3
 800cd80:	f3bf 8f6f 	isb	sy
 800cd84:	f3bf 8f4f 	dsb	sy
 800cd88:	60fb      	str	r3, [r7, #12]
}
 800cd8a:	bf00      	nop
 800cd8c:	e7fe      	b.n	800cd8c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800cd8e:	693b      	ldr	r3, [r7, #16]
 800cd90:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800cd92:	2b00      	cmp	r3, #0
 800cd94:	d10a      	bne.n	800cdac <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800cd96:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cd9a:	f383 8811 	msr	BASEPRI, r3
 800cd9e:	f3bf 8f6f 	isb	sy
 800cda2:	f3bf 8f4f 	dsb	sy
 800cda6:	60bb      	str	r3, [r7, #8]
}
 800cda8:	bf00      	nop
 800cdaa:	e7fe      	b.n	800cdaa <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800cdac:	693b      	ldr	r3, [r7, #16]
 800cdae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800cdb0:	1e5a      	subs	r2, r3, #1
 800cdb2:	693b      	ldr	r3, [r7, #16]
 800cdb4:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800cdb6:	693b      	ldr	r3, [r7, #16]
 800cdb8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cdba:	693b      	ldr	r3, [r7, #16]
 800cdbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800cdbe:	429a      	cmp	r2, r3
 800cdc0:	d044      	beq.n	800ce4c <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800cdc2:	693b      	ldr	r3, [r7, #16]
 800cdc4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800cdc6:	2b00      	cmp	r3, #0
 800cdc8:	d140      	bne.n	800ce4c <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800cdca:	693b      	ldr	r3, [r7, #16]
 800cdcc:	3304      	adds	r3, #4
 800cdce:	4618      	mov	r0, r3
 800cdd0:	f7fe fc1d 	bl	800b60e <uxListRemove>
 800cdd4:	4603      	mov	r3, r0
 800cdd6:	2b00      	cmp	r3, #0
 800cdd8:	d115      	bne.n	800ce06 <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800cdda:	693b      	ldr	r3, [r7, #16]
 800cddc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cdde:	491f      	ldr	r1, [pc, #124]	; (800ce5c <xTaskPriorityDisinherit+0x104>)
 800cde0:	4613      	mov	r3, r2
 800cde2:	009b      	lsls	r3, r3, #2
 800cde4:	4413      	add	r3, r2
 800cde6:	009b      	lsls	r3, r3, #2
 800cde8:	440b      	add	r3, r1
 800cdea:	681b      	ldr	r3, [r3, #0]
 800cdec:	2b00      	cmp	r3, #0
 800cdee:	d10a      	bne.n	800ce06 <xTaskPriorityDisinherit+0xae>
 800cdf0:	693b      	ldr	r3, [r7, #16]
 800cdf2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cdf4:	2201      	movs	r2, #1
 800cdf6:	fa02 f303 	lsl.w	r3, r2, r3
 800cdfa:	43da      	mvns	r2, r3
 800cdfc:	4b18      	ldr	r3, [pc, #96]	; (800ce60 <xTaskPriorityDisinherit+0x108>)
 800cdfe:	681b      	ldr	r3, [r3, #0]
 800ce00:	4013      	ands	r3, r2
 800ce02:	4a17      	ldr	r2, [pc, #92]	; (800ce60 <xTaskPriorityDisinherit+0x108>)
 800ce04:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800ce06:	693b      	ldr	r3, [r7, #16]
 800ce08:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800ce0a:	693b      	ldr	r3, [r7, #16]
 800ce0c:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ce0e:	693b      	ldr	r3, [r7, #16]
 800ce10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ce12:	f1c3 0207 	rsb	r2, r3, #7
 800ce16:	693b      	ldr	r3, [r7, #16]
 800ce18:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800ce1a:	693b      	ldr	r3, [r7, #16]
 800ce1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ce1e:	2201      	movs	r2, #1
 800ce20:	409a      	lsls	r2, r3
 800ce22:	4b0f      	ldr	r3, [pc, #60]	; (800ce60 <xTaskPriorityDisinherit+0x108>)
 800ce24:	681b      	ldr	r3, [r3, #0]
 800ce26:	4313      	orrs	r3, r2
 800ce28:	4a0d      	ldr	r2, [pc, #52]	; (800ce60 <xTaskPriorityDisinherit+0x108>)
 800ce2a:	6013      	str	r3, [r2, #0]
 800ce2c:	693b      	ldr	r3, [r7, #16]
 800ce2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ce30:	4613      	mov	r3, r2
 800ce32:	009b      	lsls	r3, r3, #2
 800ce34:	4413      	add	r3, r2
 800ce36:	009b      	lsls	r3, r3, #2
 800ce38:	4a08      	ldr	r2, [pc, #32]	; (800ce5c <xTaskPriorityDisinherit+0x104>)
 800ce3a:	441a      	add	r2, r3
 800ce3c:	693b      	ldr	r3, [r7, #16]
 800ce3e:	3304      	adds	r3, #4
 800ce40:	4619      	mov	r1, r3
 800ce42:	4610      	mov	r0, r2
 800ce44:	f7fe fb86 	bl	800b554 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800ce48:	2301      	movs	r3, #1
 800ce4a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800ce4c:	697b      	ldr	r3, [r7, #20]
	}
 800ce4e:	4618      	mov	r0, r3
 800ce50:	3718      	adds	r7, #24
 800ce52:	46bd      	mov	sp, r7
 800ce54:	bd80      	pop	{r7, pc}
 800ce56:	bf00      	nop
 800ce58:	20000294 	.word	0x20000294
 800ce5c:	20000298 	.word	0x20000298
 800ce60:	2000039c 	.word	0x2000039c

0800ce64 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800ce64:	b580      	push	{r7, lr}
 800ce66:	b088      	sub	sp, #32
 800ce68:	af00      	add	r7, sp, #0
 800ce6a:	6078      	str	r0, [r7, #4]
 800ce6c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800ce6e:	687b      	ldr	r3, [r7, #4]
 800ce70:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800ce72:	2301      	movs	r3, #1
 800ce74:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800ce76:	687b      	ldr	r3, [r7, #4]
 800ce78:	2b00      	cmp	r3, #0
 800ce7a:	d077      	beq.n	800cf6c <vTaskPriorityDisinheritAfterTimeout+0x108>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800ce7c:	69bb      	ldr	r3, [r7, #24]
 800ce7e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ce80:	2b00      	cmp	r3, #0
 800ce82:	d10a      	bne.n	800ce9a <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 800ce84:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce88:	f383 8811 	msr	BASEPRI, r3
 800ce8c:	f3bf 8f6f 	isb	sy
 800ce90:	f3bf 8f4f 	dsb	sy
 800ce94:	60fb      	str	r3, [r7, #12]
}
 800ce96:	bf00      	nop
 800ce98:	e7fe      	b.n	800ce98 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800ce9a:	69bb      	ldr	r3, [r7, #24]
 800ce9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ce9e:	683a      	ldr	r2, [r7, #0]
 800cea0:	429a      	cmp	r2, r3
 800cea2:	d902      	bls.n	800ceaa <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800cea4:	683b      	ldr	r3, [r7, #0]
 800cea6:	61fb      	str	r3, [r7, #28]
 800cea8:	e002      	b.n	800ceb0 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800ceaa:	69bb      	ldr	r3, [r7, #24]
 800ceac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ceae:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800ceb0:	69bb      	ldr	r3, [r7, #24]
 800ceb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ceb4:	69fa      	ldr	r2, [r7, #28]
 800ceb6:	429a      	cmp	r2, r3
 800ceb8:	d058      	beq.n	800cf6c <vTaskPriorityDisinheritAfterTimeout+0x108>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800ceba:	69bb      	ldr	r3, [r7, #24]
 800cebc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800cebe:	697a      	ldr	r2, [r7, #20]
 800cec0:	429a      	cmp	r2, r3
 800cec2:	d153      	bne.n	800cf6c <vTaskPriorityDisinheritAfterTimeout+0x108>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800cec4:	4b2b      	ldr	r3, [pc, #172]	; (800cf74 <vTaskPriorityDisinheritAfterTimeout+0x110>)
 800cec6:	681b      	ldr	r3, [r3, #0]
 800cec8:	69ba      	ldr	r2, [r7, #24]
 800ceca:	429a      	cmp	r2, r3
 800cecc:	d10a      	bne.n	800cee4 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 800cece:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ced2:	f383 8811 	msr	BASEPRI, r3
 800ced6:	f3bf 8f6f 	isb	sy
 800ceda:	f3bf 8f4f 	dsb	sy
 800cede:	60bb      	str	r3, [r7, #8]
}
 800cee0:	bf00      	nop
 800cee2:	e7fe      	b.n	800cee2 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800cee4:	69bb      	ldr	r3, [r7, #24]
 800cee6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cee8:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800ceea:	69bb      	ldr	r3, [r7, #24]
 800ceec:	69fa      	ldr	r2, [r7, #28]
 800ceee:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800cef0:	69bb      	ldr	r3, [r7, #24]
 800cef2:	699b      	ldr	r3, [r3, #24]
 800cef4:	2b00      	cmp	r3, #0
 800cef6:	db04      	blt.n	800cf02 <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cef8:	69fb      	ldr	r3, [r7, #28]
 800cefa:	f1c3 0207 	rsb	r2, r3, #7
 800cefe:	69bb      	ldr	r3, [r7, #24]
 800cf00:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800cf02:	69bb      	ldr	r3, [r7, #24]
 800cf04:	6959      	ldr	r1, [r3, #20]
 800cf06:	693a      	ldr	r2, [r7, #16]
 800cf08:	4613      	mov	r3, r2
 800cf0a:	009b      	lsls	r3, r3, #2
 800cf0c:	4413      	add	r3, r2
 800cf0e:	009b      	lsls	r3, r3, #2
 800cf10:	4a19      	ldr	r2, [pc, #100]	; (800cf78 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 800cf12:	4413      	add	r3, r2
 800cf14:	4299      	cmp	r1, r3
 800cf16:	d129      	bne.n	800cf6c <vTaskPriorityDisinheritAfterTimeout+0x108>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800cf18:	69bb      	ldr	r3, [r7, #24]
 800cf1a:	3304      	adds	r3, #4
 800cf1c:	4618      	mov	r0, r3
 800cf1e:	f7fe fb76 	bl	800b60e <uxListRemove>
 800cf22:	4603      	mov	r3, r0
 800cf24:	2b00      	cmp	r3, #0
 800cf26:	d10a      	bne.n	800cf3e <vTaskPriorityDisinheritAfterTimeout+0xda>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800cf28:	69bb      	ldr	r3, [r7, #24]
 800cf2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cf2c:	2201      	movs	r2, #1
 800cf2e:	fa02 f303 	lsl.w	r3, r2, r3
 800cf32:	43da      	mvns	r2, r3
 800cf34:	4b11      	ldr	r3, [pc, #68]	; (800cf7c <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800cf36:	681b      	ldr	r3, [r3, #0]
 800cf38:	4013      	ands	r3, r2
 800cf3a:	4a10      	ldr	r2, [pc, #64]	; (800cf7c <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800cf3c:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800cf3e:	69bb      	ldr	r3, [r7, #24]
 800cf40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cf42:	2201      	movs	r2, #1
 800cf44:	409a      	lsls	r2, r3
 800cf46:	4b0d      	ldr	r3, [pc, #52]	; (800cf7c <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800cf48:	681b      	ldr	r3, [r3, #0]
 800cf4a:	4313      	orrs	r3, r2
 800cf4c:	4a0b      	ldr	r2, [pc, #44]	; (800cf7c <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800cf4e:	6013      	str	r3, [r2, #0]
 800cf50:	69bb      	ldr	r3, [r7, #24]
 800cf52:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cf54:	4613      	mov	r3, r2
 800cf56:	009b      	lsls	r3, r3, #2
 800cf58:	4413      	add	r3, r2
 800cf5a:	009b      	lsls	r3, r3, #2
 800cf5c:	4a06      	ldr	r2, [pc, #24]	; (800cf78 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 800cf5e:	441a      	add	r2, r3
 800cf60:	69bb      	ldr	r3, [r7, #24]
 800cf62:	3304      	adds	r3, #4
 800cf64:	4619      	mov	r1, r3
 800cf66:	4610      	mov	r0, r2
 800cf68:	f7fe faf4 	bl	800b554 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800cf6c:	bf00      	nop
 800cf6e:	3720      	adds	r7, #32
 800cf70:	46bd      	mov	sp, r7
 800cf72:	bd80      	pop	{r7, pc}
 800cf74:	20000294 	.word	0x20000294
 800cf78:	20000298 	.word	0x20000298
 800cf7c:	2000039c 	.word	0x2000039c

0800cf80 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800cf80:	b480      	push	{r7}
 800cf82:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800cf84:	4b07      	ldr	r3, [pc, #28]	; (800cfa4 <pvTaskIncrementMutexHeldCount+0x24>)
 800cf86:	681b      	ldr	r3, [r3, #0]
 800cf88:	2b00      	cmp	r3, #0
 800cf8a:	d004      	beq.n	800cf96 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800cf8c:	4b05      	ldr	r3, [pc, #20]	; (800cfa4 <pvTaskIncrementMutexHeldCount+0x24>)
 800cf8e:	681b      	ldr	r3, [r3, #0]
 800cf90:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800cf92:	3201      	adds	r2, #1
 800cf94:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 800cf96:	4b03      	ldr	r3, [pc, #12]	; (800cfa4 <pvTaskIncrementMutexHeldCount+0x24>)
 800cf98:	681b      	ldr	r3, [r3, #0]
	}
 800cf9a:	4618      	mov	r0, r3
 800cf9c:	46bd      	mov	sp, r7
 800cf9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfa2:	4770      	bx	lr
 800cfa4:	20000294 	.word	0x20000294

0800cfa8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800cfa8:	b580      	push	{r7, lr}
 800cfaa:	b084      	sub	sp, #16
 800cfac:	af00      	add	r7, sp, #0
 800cfae:	6078      	str	r0, [r7, #4]
 800cfb0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800cfb2:	4b29      	ldr	r3, [pc, #164]	; (800d058 <prvAddCurrentTaskToDelayedList+0xb0>)
 800cfb4:	681b      	ldr	r3, [r3, #0]
 800cfb6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800cfb8:	4b28      	ldr	r3, [pc, #160]	; (800d05c <prvAddCurrentTaskToDelayedList+0xb4>)
 800cfba:	681b      	ldr	r3, [r3, #0]
 800cfbc:	3304      	adds	r3, #4
 800cfbe:	4618      	mov	r0, r3
 800cfc0:	f7fe fb25 	bl	800b60e <uxListRemove>
 800cfc4:	4603      	mov	r3, r0
 800cfc6:	2b00      	cmp	r3, #0
 800cfc8:	d10b      	bne.n	800cfe2 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800cfca:	4b24      	ldr	r3, [pc, #144]	; (800d05c <prvAddCurrentTaskToDelayedList+0xb4>)
 800cfcc:	681b      	ldr	r3, [r3, #0]
 800cfce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cfd0:	2201      	movs	r2, #1
 800cfd2:	fa02 f303 	lsl.w	r3, r2, r3
 800cfd6:	43da      	mvns	r2, r3
 800cfd8:	4b21      	ldr	r3, [pc, #132]	; (800d060 <prvAddCurrentTaskToDelayedList+0xb8>)
 800cfda:	681b      	ldr	r3, [r3, #0]
 800cfdc:	4013      	ands	r3, r2
 800cfde:	4a20      	ldr	r2, [pc, #128]	; (800d060 <prvAddCurrentTaskToDelayedList+0xb8>)
 800cfe0:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800cfe2:	687b      	ldr	r3, [r7, #4]
 800cfe4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cfe8:	d10a      	bne.n	800d000 <prvAddCurrentTaskToDelayedList+0x58>
 800cfea:	683b      	ldr	r3, [r7, #0]
 800cfec:	2b00      	cmp	r3, #0
 800cfee:	d007      	beq.n	800d000 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800cff0:	4b1a      	ldr	r3, [pc, #104]	; (800d05c <prvAddCurrentTaskToDelayedList+0xb4>)
 800cff2:	681b      	ldr	r3, [r3, #0]
 800cff4:	3304      	adds	r3, #4
 800cff6:	4619      	mov	r1, r3
 800cff8:	481a      	ldr	r0, [pc, #104]	; (800d064 <prvAddCurrentTaskToDelayedList+0xbc>)
 800cffa:	f7fe faab 	bl	800b554 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800cffe:	e026      	b.n	800d04e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800d000:	68fa      	ldr	r2, [r7, #12]
 800d002:	687b      	ldr	r3, [r7, #4]
 800d004:	4413      	add	r3, r2
 800d006:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800d008:	4b14      	ldr	r3, [pc, #80]	; (800d05c <prvAddCurrentTaskToDelayedList+0xb4>)
 800d00a:	681b      	ldr	r3, [r3, #0]
 800d00c:	68ba      	ldr	r2, [r7, #8]
 800d00e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800d010:	68ba      	ldr	r2, [r7, #8]
 800d012:	68fb      	ldr	r3, [r7, #12]
 800d014:	429a      	cmp	r2, r3
 800d016:	d209      	bcs.n	800d02c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d018:	4b13      	ldr	r3, [pc, #76]	; (800d068 <prvAddCurrentTaskToDelayedList+0xc0>)
 800d01a:	681a      	ldr	r2, [r3, #0]
 800d01c:	4b0f      	ldr	r3, [pc, #60]	; (800d05c <prvAddCurrentTaskToDelayedList+0xb4>)
 800d01e:	681b      	ldr	r3, [r3, #0]
 800d020:	3304      	adds	r3, #4
 800d022:	4619      	mov	r1, r3
 800d024:	4610      	mov	r0, r2
 800d026:	f7fe fab9 	bl	800b59c <vListInsert>
}
 800d02a:	e010      	b.n	800d04e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d02c:	4b0f      	ldr	r3, [pc, #60]	; (800d06c <prvAddCurrentTaskToDelayedList+0xc4>)
 800d02e:	681a      	ldr	r2, [r3, #0]
 800d030:	4b0a      	ldr	r3, [pc, #40]	; (800d05c <prvAddCurrentTaskToDelayedList+0xb4>)
 800d032:	681b      	ldr	r3, [r3, #0]
 800d034:	3304      	adds	r3, #4
 800d036:	4619      	mov	r1, r3
 800d038:	4610      	mov	r0, r2
 800d03a:	f7fe faaf 	bl	800b59c <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800d03e:	4b0c      	ldr	r3, [pc, #48]	; (800d070 <prvAddCurrentTaskToDelayedList+0xc8>)
 800d040:	681b      	ldr	r3, [r3, #0]
 800d042:	68ba      	ldr	r2, [r7, #8]
 800d044:	429a      	cmp	r2, r3
 800d046:	d202      	bcs.n	800d04e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800d048:	4a09      	ldr	r2, [pc, #36]	; (800d070 <prvAddCurrentTaskToDelayedList+0xc8>)
 800d04a:	68bb      	ldr	r3, [r7, #8]
 800d04c:	6013      	str	r3, [r2, #0]
}
 800d04e:	bf00      	nop
 800d050:	3710      	adds	r7, #16
 800d052:	46bd      	mov	sp, r7
 800d054:	bd80      	pop	{r7, pc}
 800d056:	bf00      	nop
 800d058:	20000398 	.word	0x20000398
 800d05c:	20000294 	.word	0x20000294
 800d060:	2000039c 	.word	0x2000039c
 800d064:	20000380 	.word	0x20000380
 800d068:	20000350 	.word	0x20000350
 800d06c:	2000034c 	.word	0x2000034c
 800d070:	200003b4 	.word	0x200003b4

0800d074 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800d074:	b480      	push	{r7}
 800d076:	b085      	sub	sp, #20
 800d078:	af00      	add	r7, sp, #0
 800d07a:	60f8      	str	r0, [r7, #12]
 800d07c:	60b9      	str	r1, [r7, #8]
 800d07e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800d080:	68fb      	ldr	r3, [r7, #12]
 800d082:	3b04      	subs	r3, #4
 800d084:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800d086:	68fb      	ldr	r3, [r7, #12]
 800d088:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800d08c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d08e:	68fb      	ldr	r3, [r7, #12]
 800d090:	3b04      	subs	r3, #4
 800d092:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800d094:	68bb      	ldr	r3, [r7, #8]
 800d096:	f023 0201 	bic.w	r2, r3, #1
 800d09a:	68fb      	ldr	r3, [r7, #12]
 800d09c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d09e:	68fb      	ldr	r3, [r7, #12]
 800d0a0:	3b04      	subs	r3, #4
 800d0a2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800d0a4:	4a0c      	ldr	r2, [pc, #48]	; (800d0d8 <pxPortInitialiseStack+0x64>)
 800d0a6:	68fb      	ldr	r3, [r7, #12]
 800d0a8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800d0aa:	68fb      	ldr	r3, [r7, #12]
 800d0ac:	3b14      	subs	r3, #20
 800d0ae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800d0b0:	687a      	ldr	r2, [r7, #4]
 800d0b2:	68fb      	ldr	r3, [r7, #12]
 800d0b4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800d0b6:	68fb      	ldr	r3, [r7, #12]
 800d0b8:	3b04      	subs	r3, #4
 800d0ba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800d0bc:	68fb      	ldr	r3, [r7, #12]
 800d0be:	f06f 0202 	mvn.w	r2, #2
 800d0c2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800d0c4:	68fb      	ldr	r3, [r7, #12]
 800d0c6:	3b20      	subs	r3, #32
 800d0c8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800d0ca:	68fb      	ldr	r3, [r7, #12]
}
 800d0cc:	4618      	mov	r0, r3
 800d0ce:	3714      	adds	r7, #20
 800d0d0:	46bd      	mov	sp, r7
 800d0d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0d6:	4770      	bx	lr
 800d0d8:	0800d0dd 	.word	0x0800d0dd

0800d0dc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800d0dc:	b480      	push	{r7}
 800d0de:	b085      	sub	sp, #20
 800d0e0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800d0e2:	2300      	movs	r3, #0
 800d0e4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800d0e6:	4b12      	ldr	r3, [pc, #72]	; (800d130 <prvTaskExitError+0x54>)
 800d0e8:	681b      	ldr	r3, [r3, #0]
 800d0ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d0ee:	d00a      	beq.n	800d106 <prvTaskExitError+0x2a>
	__asm volatile
 800d0f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d0f4:	f383 8811 	msr	BASEPRI, r3
 800d0f8:	f3bf 8f6f 	isb	sy
 800d0fc:	f3bf 8f4f 	dsb	sy
 800d100:	60fb      	str	r3, [r7, #12]
}
 800d102:	bf00      	nop
 800d104:	e7fe      	b.n	800d104 <prvTaskExitError+0x28>
	__asm volatile
 800d106:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d10a:	f383 8811 	msr	BASEPRI, r3
 800d10e:	f3bf 8f6f 	isb	sy
 800d112:	f3bf 8f4f 	dsb	sy
 800d116:	60bb      	str	r3, [r7, #8]
}
 800d118:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800d11a:	bf00      	nop
 800d11c:	687b      	ldr	r3, [r7, #4]
 800d11e:	2b00      	cmp	r3, #0
 800d120:	d0fc      	beq.n	800d11c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800d122:	bf00      	nop
 800d124:	bf00      	nop
 800d126:	3714      	adds	r7, #20
 800d128:	46bd      	mov	sp, r7
 800d12a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d12e:	4770      	bx	lr
 800d130:	20000010 	.word	0x20000010
	...

0800d140 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800d140:	4b07      	ldr	r3, [pc, #28]	; (800d160 <pxCurrentTCBConst2>)
 800d142:	6819      	ldr	r1, [r3, #0]
 800d144:	6808      	ldr	r0, [r1, #0]
 800d146:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d14a:	f380 8809 	msr	PSP, r0
 800d14e:	f3bf 8f6f 	isb	sy
 800d152:	f04f 0000 	mov.w	r0, #0
 800d156:	f380 8811 	msr	BASEPRI, r0
 800d15a:	4770      	bx	lr
 800d15c:	f3af 8000 	nop.w

0800d160 <pxCurrentTCBConst2>:
 800d160:	20000294 	.word	0x20000294
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800d164:	bf00      	nop
 800d166:	bf00      	nop

0800d168 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800d168:	4808      	ldr	r0, [pc, #32]	; (800d18c <prvPortStartFirstTask+0x24>)
 800d16a:	6800      	ldr	r0, [r0, #0]
 800d16c:	6800      	ldr	r0, [r0, #0]
 800d16e:	f380 8808 	msr	MSP, r0
 800d172:	f04f 0000 	mov.w	r0, #0
 800d176:	f380 8814 	msr	CONTROL, r0
 800d17a:	b662      	cpsie	i
 800d17c:	b661      	cpsie	f
 800d17e:	f3bf 8f4f 	dsb	sy
 800d182:	f3bf 8f6f 	isb	sy
 800d186:	df00      	svc	0
 800d188:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800d18a:	bf00      	nop
 800d18c:	e000ed08 	.word	0xe000ed08

0800d190 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800d190:	b580      	push	{r7, lr}
 800d192:	b086      	sub	sp, #24
 800d194:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800d196:	4b46      	ldr	r3, [pc, #280]	; (800d2b0 <xPortStartScheduler+0x120>)
 800d198:	681b      	ldr	r3, [r3, #0]
 800d19a:	4a46      	ldr	r2, [pc, #280]	; (800d2b4 <xPortStartScheduler+0x124>)
 800d19c:	4293      	cmp	r3, r2
 800d19e:	d10a      	bne.n	800d1b6 <xPortStartScheduler+0x26>
	__asm volatile
 800d1a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d1a4:	f383 8811 	msr	BASEPRI, r3
 800d1a8:	f3bf 8f6f 	isb	sy
 800d1ac:	f3bf 8f4f 	dsb	sy
 800d1b0:	613b      	str	r3, [r7, #16]
}
 800d1b2:	bf00      	nop
 800d1b4:	e7fe      	b.n	800d1b4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800d1b6:	4b3e      	ldr	r3, [pc, #248]	; (800d2b0 <xPortStartScheduler+0x120>)
 800d1b8:	681b      	ldr	r3, [r3, #0]
 800d1ba:	4a3f      	ldr	r2, [pc, #252]	; (800d2b8 <xPortStartScheduler+0x128>)
 800d1bc:	4293      	cmp	r3, r2
 800d1be:	d10a      	bne.n	800d1d6 <xPortStartScheduler+0x46>
	__asm volatile
 800d1c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d1c4:	f383 8811 	msr	BASEPRI, r3
 800d1c8:	f3bf 8f6f 	isb	sy
 800d1cc:	f3bf 8f4f 	dsb	sy
 800d1d0:	60fb      	str	r3, [r7, #12]
}
 800d1d2:	bf00      	nop
 800d1d4:	e7fe      	b.n	800d1d4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800d1d6:	4b39      	ldr	r3, [pc, #228]	; (800d2bc <xPortStartScheduler+0x12c>)
 800d1d8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800d1da:	697b      	ldr	r3, [r7, #20]
 800d1dc:	781b      	ldrb	r3, [r3, #0]
 800d1de:	b2db      	uxtb	r3, r3
 800d1e0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800d1e2:	697b      	ldr	r3, [r7, #20]
 800d1e4:	22ff      	movs	r2, #255	; 0xff
 800d1e6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800d1e8:	697b      	ldr	r3, [r7, #20]
 800d1ea:	781b      	ldrb	r3, [r3, #0]
 800d1ec:	b2db      	uxtb	r3, r3
 800d1ee:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800d1f0:	78fb      	ldrb	r3, [r7, #3]
 800d1f2:	b2db      	uxtb	r3, r3
 800d1f4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800d1f8:	b2da      	uxtb	r2, r3
 800d1fa:	4b31      	ldr	r3, [pc, #196]	; (800d2c0 <xPortStartScheduler+0x130>)
 800d1fc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800d1fe:	4b31      	ldr	r3, [pc, #196]	; (800d2c4 <xPortStartScheduler+0x134>)
 800d200:	2207      	movs	r2, #7
 800d202:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d204:	e009      	b.n	800d21a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800d206:	4b2f      	ldr	r3, [pc, #188]	; (800d2c4 <xPortStartScheduler+0x134>)
 800d208:	681b      	ldr	r3, [r3, #0]
 800d20a:	3b01      	subs	r3, #1
 800d20c:	4a2d      	ldr	r2, [pc, #180]	; (800d2c4 <xPortStartScheduler+0x134>)
 800d20e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800d210:	78fb      	ldrb	r3, [r7, #3]
 800d212:	b2db      	uxtb	r3, r3
 800d214:	005b      	lsls	r3, r3, #1
 800d216:	b2db      	uxtb	r3, r3
 800d218:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d21a:	78fb      	ldrb	r3, [r7, #3]
 800d21c:	b2db      	uxtb	r3, r3
 800d21e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d222:	2b80      	cmp	r3, #128	; 0x80
 800d224:	d0ef      	beq.n	800d206 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800d226:	4b27      	ldr	r3, [pc, #156]	; (800d2c4 <xPortStartScheduler+0x134>)
 800d228:	681b      	ldr	r3, [r3, #0]
 800d22a:	f1c3 0307 	rsb	r3, r3, #7
 800d22e:	2b04      	cmp	r3, #4
 800d230:	d00a      	beq.n	800d248 <xPortStartScheduler+0xb8>
	__asm volatile
 800d232:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d236:	f383 8811 	msr	BASEPRI, r3
 800d23a:	f3bf 8f6f 	isb	sy
 800d23e:	f3bf 8f4f 	dsb	sy
 800d242:	60bb      	str	r3, [r7, #8]
}
 800d244:	bf00      	nop
 800d246:	e7fe      	b.n	800d246 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800d248:	4b1e      	ldr	r3, [pc, #120]	; (800d2c4 <xPortStartScheduler+0x134>)
 800d24a:	681b      	ldr	r3, [r3, #0]
 800d24c:	021b      	lsls	r3, r3, #8
 800d24e:	4a1d      	ldr	r2, [pc, #116]	; (800d2c4 <xPortStartScheduler+0x134>)
 800d250:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800d252:	4b1c      	ldr	r3, [pc, #112]	; (800d2c4 <xPortStartScheduler+0x134>)
 800d254:	681b      	ldr	r3, [r3, #0]
 800d256:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800d25a:	4a1a      	ldr	r2, [pc, #104]	; (800d2c4 <xPortStartScheduler+0x134>)
 800d25c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800d25e:	687b      	ldr	r3, [r7, #4]
 800d260:	b2da      	uxtb	r2, r3
 800d262:	697b      	ldr	r3, [r7, #20]
 800d264:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800d266:	4b18      	ldr	r3, [pc, #96]	; (800d2c8 <xPortStartScheduler+0x138>)
 800d268:	681b      	ldr	r3, [r3, #0]
 800d26a:	4a17      	ldr	r2, [pc, #92]	; (800d2c8 <xPortStartScheduler+0x138>)
 800d26c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800d270:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800d272:	4b15      	ldr	r3, [pc, #84]	; (800d2c8 <xPortStartScheduler+0x138>)
 800d274:	681b      	ldr	r3, [r3, #0]
 800d276:	4a14      	ldr	r2, [pc, #80]	; (800d2c8 <xPortStartScheduler+0x138>)
 800d278:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800d27c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800d27e:	f000 f8dd 	bl	800d43c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800d282:	4b12      	ldr	r3, [pc, #72]	; (800d2cc <xPortStartScheduler+0x13c>)
 800d284:	2200      	movs	r2, #0
 800d286:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800d288:	f000 f8fc 	bl	800d484 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800d28c:	4b10      	ldr	r3, [pc, #64]	; (800d2d0 <xPortStartScheduler+0x140>)
 800d28e:	681b      	ldr	r3, [r3, #0]
 800d290:	4a0f      	ldr	r2, [pc, #60]	; (800d2d0 <xPortStartScheduler+0x140>)
 800d292:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800d296:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800d298:	f7ff ff66 	bl	800d168 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800d29c:	f7ff fa8c 	bl	800c7b8 <vTaskSwitchContext>
	prvTaskExitError();
 800d2a0:	f7ff ff1c 	bl	800d0dc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800d2a4:	2300      	movs	r3, #0
}
 800d2a6:	4618      	mov	r0, r3
 800d2a8:	3718      	adds	r7, #24
 800d2aa:	46bd      	mov	sp, r7
 800d2ac:	bd80      	pop	{r7, pc}
 800d2ae:	bf00      	nop
 800d2b0:	e000ed00 	.word	0xe000ed00
 800d2b4:	410fc271 	.word	0x410fc271
 800d2b8:	410fc270 	.word	0x410fc270
 800d2bc:	e000e400 	.word	0xe000e400
 800d2c0:	200003c0 	.word	0x200003c0
 800d2c4:	200003c4 	.word	0x200003c4
 800d2c8:	e000ed20 	.word	0xe000ed20
 800d2cc:	20000010 	.word	0x20000010
 800d2d0:	e000ef34 	.word	0xe000ef34

0800d2d4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800d2d4:	b480      	push	{r7}
 800d2d6:	b083      	sub	sp, #12
 800d2d8:	af00      	add	r7, sp, #0
	__asm volatile
 800d2da:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d2de:	f383 8811 	msr	BASEPRI, r3
 800d2e2:	f3bf 8f6f 	isb	sy
 800d2e6:	f3bf 8f4f 	dsb	sy
 800d2ea:	607b      	str	r3, [r7, #4]
}
 800d2ec:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800d2ee:	4b0f      	ldr	r3, [pc, #60]	; (800d32c <vPortEnterCritical+0x58>)
 800d2f0:	681b      	ldr	r3, [r3, #0]
 800d2f2:	3301      	adds	r3, #1
 800d2f4:	4a0d      	ldr	r2, [pc, #52]	; (800d32c <vPortEnterCritical+0x58>)
 800d2f6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800d2f8:	4b0c      	ldr	r3, [pc, #48]	; (800d32c <vPortEnterCritical+0x58>)
 800d2fa:	681b      	ldr	r3, [r3, #0]
 800d2fc:	2b01      	cmp	r3, #1
 800d2fe:	d10f      	bne.n	800d320 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800d300:	4b0b      	ldr	r3, [pc, #44]	; (800d330 <vPortEnterCritical+0x5c>)
 800d302:	681b      	ldr	r3, [r3, #0]
 800d304:	b2db      	uxtb	r3, r3
 800d306:	2b00      	cmp	r3, #0
 800d308:	d00a      	beq.n	800d320 <vPortEnterCritical+0x4c>
	__asm volatile
 800d30a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d30e:	f383 8811 	msr	BASEPRI, r3
 800d312:	f3bf 8f6f 	isb	sy
 800d316:	f3bf 8f4f 	dsb	sy
 800d31a:	603b      	str	r3, [r7, #0]
}
 800d31c:	bf00      	nop
 800d31e:	e7fe      	b.n	800d31e <vPortEnterCritical+0x4a>
	}
}
 800d320:	bf00      	nop
 800d322:	370c      	adds	r7, #12
 800d324:	46bd      	mov	sp, r7
 800d326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d32a:	4770      	bx	lr
 800d32c:	20000010 	.word	0x20000010
 800d330:	e000ed04 	.word	0xe000ed04

0800d334 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800d334:	b480      	push	{r7}
 800d336:	b083      	sub	sp, #12
 800d338:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800d33a:	4b12      	ldr	r3, [pc, #72]	; (800d384 <vPortExitCritical+0x50>)
 800d33c:	681b      	ldr	r3, [r3, #0]
 800d33e:	2b00      	cmp	r3, #0
 800d340:	d10a      	bne.n	800d358 <vPortExitCritical+0x24>
	__asm volatile
 800d342:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d346:	f383 8811 	msr	BASEPRI, r3
 800d34a:	f3bf 8f6f 	isb	sy
 800d34e:	f3bf 8f4f 	dsb	sy
 800d352:	607b      	str	r3, [r7, #4]
}
 800d354:	bf00      	nop
 800d356:	e7fe      	b.n	800d356 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800d358:	4b0a      	ldr	r3, [pc, #40]	; (800d384 <vPortExitCritical+0x50>)
 800d35a:	681b      	ldr	r3, [r3, #0]
 800d35c:	3b01      	subs	r3, #1
 800d35e:	4a09      	ldr	r2, [pc, #36]	; (800d384 <vPortExitCritical+0x50>)
 800d360:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800d362:	4b08      	ldr	r3, [pc, #32]	; (800d384 <vPortExitCritical+0x50>)
 800d364:	681b      	ldr	r3, [r3, #0]
 800d366:	2b00      	cmp	r3, #0
 800d368:	d105      	bne.n	800d376 <vPortExitCritical+0x42>
 800d36a:	2300      	movs	r3, #0
 800d36c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d36e:	683b      	ldr	r3, [r7, #0]
 800d370:	f383 8811 	msr	BASEPRI, r3
}
 800d374:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800d376:	bf00      	nop
 800d378:	370c      	adds	r7, #12
 800d37a:	46bd      	mov	sp, r7
 800d37c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d380:	4770      	bx	lr
 800d382:	bf00      	nop
 800d384:	20000010 	.word	0x20000010
	...

0800d390 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800d390:	f3ef 8009 	mrs	r0, PSP
 800d394:	f3bf 8f6f 	isb	sy
 800d398:	4b15      	ldr	r3, [pc, #84]	; (800d3f0 <pxCurrentTCBConst>)
 800d39a:	681a      	ldr	r2, [r3, #0]
 800d39c:	f01e 0f10 	tst.w	lr, #16
 800d3a0:	bf08      	it	eq
 800d3a2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800d3a6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d3aa:	6010      	str	r0, [r2, #0]
 800d3ac:	e92d 0009 	stmdb	sp!, {r0, r3}
 800d3b0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800d3b4:	f380 8811 	msr	BASEPRI, r0
 800d3b8:	f3bf 8f4f 	dsb	sy
 800d3bc:	f3bf 8f6f 	isb	sy
 800d3c0:	f7ff f9fa 	bl	800c7b8 <vTaskSwitchContext>
 800d3c4:	f04f 0000 	mov.w	r0, #0
 800d3c8:	f380 8811 	msr	BASEPRI, r0
 800d3cc:	bc09      	pop	{r0, r3}
 800d3ce:	6819      	ldr	r1, [r3, #0]
 800d3d0:	6808      	ldr	r0, [r1, #0]
 800d3d2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d3d6:	f01e 0f10 	tst.w	lr, #16
 800d3da:	bf08      	it	eq
 800d3dc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800d3e0:	f380 8809 	msr	PSP, r0
 800d3e4:	f3bf 8f6f 	isb	sy
 800d3e8:	4770      	bx	lr
 800d3ea:	bf00      	nop
 800d3ec:	f3af 8000 	nop.w

0800d3f0 <pxCurrentTCBConst>:
 800d3f0:	20000294 	.word	0x20000294
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800d3f4:	bf00      	nop
 800d3f6:	bf00      	nop

0800d3f8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800d3f8:	b580      	push	{r7, lr}
 800d3fa:	b082      	sub	sp, #8
 800d3fc:	af00      	add	r7, sp, #0
	__asm volatile
 800d3fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d402:	f383 8811 	msr	BASEPRI, r3
 800d406:	f3bf 8f6f 	isb	sy
 800d40a:	f3bf 8f4f 	dsb	sy
 800d40e:	607b      	str	r3, [r7, #4]
}
 800d410:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800d412:	f7ff f919 	bl	800c648 <xTaskIncrementTick>
 800d416:	4603      	mov	r3, r0
 800d418:	2b00      	cmp	r3, #0
 800d41a:	d003      	beq.n	800d424 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800d41c:	4b06      	ldr	r3, [pc, #24]	; (800d438 <SysTick_Handler+0x40>)
 800d41e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d422:	601a      	str	r2, [r3, #0]
 800d424:	2300      	movs	r3, #0
 800d426:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d428:	683b      	ldr	r3, [r7, #0]
 800d42a:	f383 8811 	msr	BASEPRI, r3
}
 800d42e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800d430:	bf00      	nop
 800d432:	3708      	adds	r7, #8
 800d434:	46bd      	mov	sp, r7
 800d436:	bd80      	pop	{r7, pc}
 800d438:	e000ed04 	.word	0xe000ed04

0800d43c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800d43c:	b480      	push	{r7}
 800d43e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800d440:	4b0b      	ldr	r3, [pc, #44]	; (800d470 <vPortSetupTimerInterrupt+0x34>)
 800d442:	2200      	movs	r2, #0
 800d444:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800d446:	4b0b      	ldr	r3, [pc, #44]	; (800d474 <vPortSetupTimerInterrupt+0x38>)
 800d448:	2200      	movs	r2, #0
 800d44a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800d44c:	4b0a      	ldr	r3, [pc, #40]	; (800d478 <vPortSetupTimerInterrupt+0x3c>)
 800d44e:	681b      	ldr	r3, [r3, #0]
 800d450:	4a0a      	ldr	r2, [pc, #40]	; (800d47c <vPortSetupTimerInterrupt+0x40>)
 800d452:	fba2 2303 	umull	r2, r3, r2, r3
 800d456:	099b      	lsrs	r3, r3, #6
 800d458:	4a09      	ldr	r2, [pc, #36]	; (800d480 <vPortSetupTimerInterrupt+0x44>)
 800d45a:	3b01      	subs	r3, #1
 800d45c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800d45e:	4b04      	ldr	r3, [pc, #16]	; (800d470 <vPortSetupTimerInterrupt+0x34>)
 800d460:	2207      	movs	r2, #7
 800d462:	601a      	str	r2, [r3, #0]
}
 800d464:	bf00      	nop
 800d466:	46bd      	mov	sp, r7
 800d468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d46c:	4770      	bx	lr
 800d46e:	bf00      	nop
 800d470:	e000e010 	.word	0xe000e010
 800d474:	e000e018 	.word	0xe000e018
 800d478:	20000000 	.word	0x20000000
 800d47c:	10624dd3 	.word	0x10624dd3
 800d480:	e000e014 	.word	0xe000e014

0800d484 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800d484:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800d494 <vPortEnableVFP+0x10>
 800d488:	6801      	ldr	r1, [r0, #0]
 800d48a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800d48e:	6001      	str	r1, [r0, #0]
 800d490:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800d492:	bf00      	nop
 800d494:	e000ed88 	.word	0xe000ed88

0800d498 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800d498:	b480      	push	{r7}
 800d49a:	b085      	sub	sp, #20
 800d49c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800d49e:	f3ef 8305 	mrs	r3, IPSR
 800d4a2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800d4a4:	68fb      	ldr	r3, [r7, #12]
 800d4a6:	2b0f      	cmp	r3, #15
 800d4a8:	d914      	bls.n	800d4d4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800d4aa:	4a17      	ldr	r2, [pc, #92]	; (800d508 <vPortValidateInterruptPriority+0x70>)
 800d4ac:	68fb      	ldr	r3, [r7, #12]
 800d4ae:	4413      	add	r3, r2
 800d4b0:	781b      	ldrb	r3, [r3, #0]
 800d4b2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800d4b4:	4b15      	ldr	r3, [pc, #84]	; (800d50c <vPortValidateInterruptPriority+0x74>)
 800d4b6:	781b      	ldrb	r3, [r3, #0]
 800d4b8:	7afa      	ldrb	r2, [r7, #11]
 800d4ba:	429a      	cmp	r2, r3
 800d4bc:	d20a      	bcs.n	800d4d4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800d4be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d4c2:	f383 8811 	msr	BASEPRI, r3
 800d4c6:	f3bf 8f6f 	isb	sy
 800d4ca:	f3bf 8f4f 	dsb	sy
 800d4ce:	607b      	str	r3, [r7, #4]
}
 800d4d0:	bf00      	nop
 800d4d2:	e7fe      	b.n	800d4d2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800d4d4:	4b0e      	ldr	r3, [pc, #56]	; (800d510 <vPortValidateInterruptPriority+0x78>)
 800d4d6:	681b      	ldr	r3, [r3, #0]
 800d4d8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800d4dc:	4b0d      	ldr	r3, [pc, #52]	; (800d514 <vPortValidateInterruptPriority+0x7c>)
 800d4de:	681b      	ldr	r3, [r3, #0]
 800d4e0:	429a      	cmp	r2, r3
 800d4e2:	d90a      	bls.n	800d4fa <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800d4e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d4e8:	f383 8811 	msr	BASEPRI, r3
 800d4ec:	f3bf 8f6f 	isb	sy
 800d4f0:	f3bf 8f4f 	dsb	sy
 800d4f4:	603b      	str	r3, [r7, #0]
}
 800d4f6:	bf00      	nop
 800d4f8:	e7fe      	b.n	800d4f8 <vPortValidateInterruptPriority+0x60>
	}
 800d4fa:	bf00      	nop
 800d4fc:	3714      	adds	r7, #20
 800d4fe:	46bd      	mov	sp, r7
 800d500:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d504:	4770      	bx	lr
 800d506:	bf00      	nop
 800d508:	e000e3f0 	.word	0xe000e3f0
 800d50c:	200003c0 	.word	0x200003c0
 800d510:	e000ed0c 	.word	0xe000ed0c
 800d514:	200003c4 	.word	0x200003c4

0800d518 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800d518:	b580      	push	{r7, lr}
 800d51a:	b08a      	sub	sp, #40	; 0x28
 800d51c:	af00      	add	r7, sp, #0
 800d51e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800d520:	2300      	movs	r3, #0
 800d522:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800d524:	f7fe ffe6 	bl	800c4f4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800d528:	4b5b      	ldr	r3, [pc, #364]	; (800d698 <pvPortMalloc+0x180>)
 800d52a:	681b      	ldr	r3, [r3, #0]
 800d52c:	2b00      	cmp	r3, #0
 800d52e:	d101      	bne.n	800d534 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800d530:	f000 f920 	bl	800d774 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800d534:	4b59      	ldr	r3, [pc, #356]	; (800d69c <pvPortMalloc+0x184>)
 800d536:	681a      	ldr	r2, [r3, #0]
 800d538:	687b      	ldr	r3, [r7, #4]
 800d53a:	4013      	ands	r3, r2
 800d53c:	2b00      	cmp	r3, #0
 800d53e:	f040 8093 	bne.w	800d668 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800d542:	687b      	ldr	r3, [r7, #4]
 800d544:	2b00      	cmp	r3, #0
 800d546:	d01d      	beq.n	800d584 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800d548:	2208      	movs	r2, #8
 800d54a:	687b      	ldr	r3, [r7, #4]
 800d54c:	4413      	add	r3, r2
 800d54e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800d550:	687b      	ldr	r3, [r7, #4]
 800d552:	f003 0307 	and.w	r3, r3, #7
 800d556:	2b00      	cmp	r3, #0
 800d558:	d014      	beq.n	800d584 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800d55a:	687b      	ldr	r3, [r7, #4]
 800d55c:	f023 0307 	bic.w	r3, r3, #7
 800d560:	3308      	adds	r3, #8
 800d562:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d564:	687b      	ldr	r3, [r7, #4]
 800d566:	f003 0307 	and.w	r3, r3, #7
 800d56a:	2b00      	cmp	r3, #0
 800d56c:	d00a      	beq.n	800d584 <pvPortMalloc+0x6c>
	__asm volatile
 800d56e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d572:	f383 8811 	msr	BASEPRI, r3
 800d576:	f3bf 8f6f 	isb	sy
 800d57a:	f3bf 8f4f 	dsb	sy
 800d57e:	617b      	str	r3, [r7, #20]
}
 800d580:	bf00      	nop
 800d582:	e7fe      	b.n	800d582 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800d584:	687b      	ldr	r3, [r7, #4]
 800d586:	2b00      	cmp	r3, #0
 800d588:	d06e      	beq.n	800d668 <pvPortMalloc+0x150>
 800d58a:	4b45      	ldr	r3, [pc, #276]	; (800d6a0 <pvPortMalloc+0x188>)
 800d58c:	681b      	ldr	r3, [r3, #0]
 800d58e:	687a      	ldr	r2, [r7, #4]
 800d590:	429a      	cmp	r2, r3
 800d592:	d869      	bhi.n	800d668 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800d594:	4b43      	ldr	r3, [pc, #268]	; (800d6a4 <pvPortMalloc+0x18c>)
 800d596:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800d598:	4b42      	ldr	r3, [pc, #264]	; (800d6a4 <pvPortMalloc+0x18c>)
 800d59a:	681b      	ldr	r3, [r3, #0]
 800d59c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d59e:	e004      	b.n	800d5aa <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800d5a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d5a2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800d5a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d5a6:	681b      	ldr	r3, [r3, #0]
 800d5a8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d5aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d5ac:	685b      	ldr	r3, [r3, #4]
 800d5ae:	687a      	ldr	r2, [r7, #4]
 800d5b0:	429a      	cmp	r2, r3
 800d5b2:	d903      	bls.n	800d5bc <pvPortMalloc+0xa4>
 800d5b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d5b6:	681b      	ldr	r3, [r3, #0]
 800d5b8:	2b00      	cmp	r3, #0
 800d5ba:	d1f1      	bne.n	800d5a0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800d5bc:	4b36      	ldr	r3, [pc, #216]	; (800d698 <pvPortMalloc+0x180>)
 800d5be:	681b      	ldr	r3, [r3, #0]
 800d5c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d5c2:	429a      	cmp	r2, r3
 800d5c4:	d050      	beq.n	800d668 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800d5c6:	6a3b      	ldr	r3, [r7, #32]
 800d5c8:	681b      	ldr	r3, [r3, #0]
 800d5ca:	2208      	movs	r2, #8
 800d5cc:	4413      	add	r3, r2
 800d5ce:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800d5d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d5d2:	681a      	ldr	r2, [r3, #0]
 800d5d4:	6a3b      	ldr	r3, [r7, #32]
 800d5d6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800d5d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d5da:	685a      	ldr	r2, [r3, #4]
 800d5dc:	687b      	ldr	r3, [r7, #4]
 800d5de:	1ad2      	subs	r2, r2, r3
 800d5e0:	2308      	movs	r3, #8
 800d5e2:	005b      	lsls	r3, r3, #1
 800d5e4:	429a      	cmp	r2, r3
 800d5e6:	d91f      	bls.n	800d628 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800d5e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d5ea:	687b      	ldr	r3, [r7, #4]
 800d5ec:	4413      	add	r3, r2
 800d5ee:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d5f0:	69bb      	ldr	r3, [r7, #24]
 800d5f2:	f003 0307 	and.w	r3, r3, #7
 800d5f6:	2b00      	cmp	r3, #0
 800d5f8:	d00a      	beq.n	800d610 <pvPortMalloc+0xf8>
	__asm volatile
 800d5fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d5fe:	f383 8811 	msr	BASEPRI, r3
 800d602:	f3bf 8f6f 	isb	sy
 800d606:	f3bf 8f4f 	dsb	sy
 800d60a:	613b      	str	r3, [r7, #16]
}
 800d60c:	bf00      	nop
 800d60e:	e7fe      	b.n	800d60e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800d610:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d612:	685a      	ldr	r2, [r3, #4]
 800d614:	687b      	ldr	r3, [r7, #4]
 800d616:	1ad2      	subs	r2, r2, r3
 800d618:	69bb      	ldr	r3, [r7, #24]
 800d61a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800d61c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d61e:	687a      	ldr	r2, [r7, #4]
 800d620:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800d622:	69b8      	ldr	r0, [r7, #24]
 800d624:	f000 f908 	bl	800d838 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800d628:	4b1d      	ldr	r3, [pc, #116]	; (800d6a0 <pvPortMalloc+0x188>)
 800d62a:	681a      	ldr	r2, [r3, #0]
 800d62c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d62e:	685b      	ldr	r3, [r3, #4]
 800d630:	1ad3      	subs	r3, r2, r3
 800d632:	4a1b      	ldr	r2, [pc, #108]	; (800d6a0 <pvPortMalloc+0x188>)
 800d634:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800d636:	4b1a      	ldr	r3, [pc, #104]	; (800d6a0 <pvPortMalloc+0x188>)
 800d638:	681a      	ldr	r2, [r3, #0]
 800d63a:	4b1b      	ldr	r3, [pc, #108]	; (800d6a8 <pvPortMalloc+0x190>)
 800d63c:	681b      	ldr	r3, [r3, #0]
 800d63e:	429a      	cmp	r2, r3
 800d640:	d203      	bcs.n	800d64a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800d642:	4b17      	ldr	r3, [pc, #92]	; (800d6a0 <pvPortMalloc+0x188>)
 800d644:	681b      	ldr	r3, [r3, #0]
 800d646:	4a18      	ldr	r2, [pc, #96]	; (800d6a8 <pvPortMalloc+0x190>)
 800d648:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800d64a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d64c:	685a      	ldr	r2, [r3, #4]
 800d64e:	4b13      	ldr	r3, [pc, #76]	; (800d69c <pvPortMalloc+0x184>)
 800d650:	681b      	ldr	r3, [r3, #0]
 800d652:	431a      	orrs	r2, r3
 800d654:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d656:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800d658:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d65a:	2200      	movs	r2, #0
 800d65c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800d65e:	4b13      	ldr	r3, [pc, #76]	; (800d6ac <pvPortMalloc+0x194>)
 800d660:	681b      	ldr	r3, [r3, #0]
 800d662:	3301      	adds	r3, #1
 800d664:	4a11      	ldr	r2, [pc, #68]	; (800d6ac <pvPortMalloc+0x194>)
 800d666:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800d668:	f7fe ff52 	bl	800c510 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800d66c:	69fb      	ldr	r3, [r7, #28]
 800d66e:	f003 0307 	and.w	r3, r3, #7
 800d672:	2b00      	cmp	r3, #0
 800d674:	d00a      	beq.n	800d68c <pvPortMalloc+0x174>
	__asm volatile
 800d676:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d67a:	f383 8811 	msr	BASEPRI, r3
 800d67e:	f3bf 8f6f 	isb	sy
 800d682:	f3bf 8f4f 	dsb	sy
 800d686:	60fb      	str	r3, [r7, #12]
}
 800d688:	bf00      	nop
 800d68a:	e7fe      	b.n	800d68a <pvPortMalloc+0x172>
	return pvReturn;
 800d68c:	69fb      	ldr	r3, [r7, #28]
}
 800d68e:	4618      	mov	r0, r3
 800d690:	3728      	adds	r7, #40	; 0x28
 800d692:	46bd      	mov	sp, r7
 800d694:	bd80      	pop	{r7, pc}
 800d696:	bf00      	nop
 800d698:	20003fd0 	.word	0x20003fd0
 800d69c:	20003fe4 	.word	0x20003fe4
 800d6a0:	20003fd4 	.word	0x20003fd4
 800d6a4:	20003fc8 	.word	0x20003fc8
 800d6a8:	20003fd8 	.word	0x20003fd8
 800d6ac:	20003fdc 	.word	0x20003fdc

0800d6b0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800d6b0:	b580      	push	{r7, lr}
 800d6b2:	b086      	sub	sp, #24
 800d6b4:	af00      	add	r7, sp, #0
 800d6b6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800d6b8:	687b      	ldr	r3, [r7, #4]
 800d6ba:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800d6bc:	687b      	ldr	r3, [r7, #4]
 800d6be:	2b00      	cmp	r3, #0
 800d6c0:	d04d      	beq.n	800d75e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800d6c2:	2308      	movs	r3, #8
 800d6c4:	425b      	negs	r3, r3
 800d6c6:	697a      	ldr	r2, [r7, #20]
 800d6c8:	4413      	add	r3, r2
 800d6ca:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800d6cc:	697b      	ldr	r3, [r7, #20]
 800d6ce:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800d6d0:	693b      	ldr	r3, [r7, #16]
 800d6d2:	685a      	ldr	r2, [r3, #4]
 800d6d4:	4b24      	ldr	r3, [pc, #144]	; (800d768 <vPortFree+0xb8>)
 800d6d6:	681b      	ldr	r3, [r3, #0]
 800d6d8:	4013      	ands	r3, r2
 800d6da:	2b00      	cmp	r3, #0
 800d6dc:	d10a      	bne.n	800d6f4 <vPortFree+0x44>
	__asm volatile
 800d6de:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d6e2:	f383 8811 	msr	BASEPRI, r3
 800d6e6:	f3bf 8f6f 	isb	sy
 800d6ea:	f3bf 8f4f 	dsb	sy
 800d6ee:	60fb      	str	r3, [r7, #12]
}
 800d6f0:	bf00      	nop
 800d6f2:	e7fe      	b.n	800d6f2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800d6f4:	693b      	ldr	r3, [r7, #16]
 800d6f6:	681b      	ldr	r3, [r3, #0]
 800d6f8:	2b00      	cmp	r3, #0
 800d6fa:	d00a      	beq.n	800d712 <vPortFree+0x62>
	__asm volatile
 800d6fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d700:	f383 8811 	msr	BASEPRI, r3
 800d704:	f3bf 8f6f 	isb	sy
 800d708:	f3bf 8f4f 	dsb	sy
 800d70c:	60bb      	str	r3, [r7, #8]
}
 800d70e:	bf00      	nop
 800d710:	e7fe      	b.n	800d710 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800d712:	693b      	ldr	r3, [r7, #16]
 800d714:	685a      	ldr	r2, [r3, #4]
 800d716:	4b14      	ldr	r3, [pc, #80]	; (800d768 <vPortFree+0xb8>)
 800d718:	681b      	ldr	r3, [r3, #0]
 800d71a:	4013      	ands	r3, r2
 800d71c:	2b00      	cmp	r3, #0
 800d71e:	d01e      	beq.n	800d75e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800d720:	693b      	ldr	r3, [r7, #16]
 800d722:	681b      	ldr	r3, [r3, #0]
 800d724:	2b00      	cmp	r3, #0
 800d726:	d11a      	bne.n	800d75e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800d728:	693b      	ldr	r3, [r7, #16]
 800d72a:	685a      	ldr	r2, [r3, #4]
 800d72c:	4b0e      	ldr	r3, [pc, #56]	; (800d768 <vPortFree+0xb8>)
 800d72e:	681b      	ldr	r3, [r3, #0]
 800d730:	43db      	mvns	r3, r3
 800d732:	401a      	ands	r2, r3
 800d734:	693b      	ldr	r3, [r7, #16]
 800d736:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800d738:	f7fe fedc 	bl	800c4f4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800d73c:	693b      	ldr	r3, [r7, #16]
 800d73e:	685a      	ldr	r2, [r3, #4]
 800d740:	4b0a      	ldr	r3, [pc, #40]	; (800d76c <vPortFree+0xbc>)
 800d742:	681b      	ldr	r3, [r3, #0]
 800d744:	4413      	add	r3, r2
 800d746:	4a09      	ldr	r2, [pc, #36]	; (800d76c <vPortFree+0xbc>)
 800d748:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800d74a:	6938      	ldr	r0, [r7, #16]
 800d74c:	f000 f874 	bl	800d838 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800d750:	4b07      	ldr	r3, [pc, #28]	; (800d770 <vPortFree+0xc0>)
 800d752:	681b      	ldr	r3, [r3, #0]
 800d754:	3301      	adds	r3, #1
 800d756:	4a06      	ldr	r2, [pc, #24]	; (800d770 <vPortFree+0xc0>)
 800d758:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800d75a:	f7fe fed9 	bl	800c510 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800d75e:	bf00      	nop
 800d760:	3718      	adds	r7, #24
 800d762:	46bd      	mov	sp, r7
 800d764:	bd80      	pop	{r7, pc}
 800d766:	bf00      	nop
 800d768:	20003fe4 	.word	0x20003fe4
 800d76c:	20003fd4 	.word	0x20003fd4
 800d770:	20003fe0 	.word	0x20003fe0

0800d774 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800d774:	b480      	push	{r7}
 800d776:	b085      	sub	sp, #20
 800d778:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800d77a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800d77e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800d780:	4b27      	ldr	r3, [pc, #156]	; (800d820 <prvHeapInit+0xac>)
 800d782:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800d784:	68fb      	ldr	r3, [r7, #12]
 800d786:	f003 0307 	and.w	r3, r3, #7
 800d78a:	2b00      	cmp	r3, #0
 800d78c:	d00c      	beq.n	800d7a8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800d78e:	68fb      	ldr	r3, [r7, #12]
 800d790:	3307      	adds	r3, #7
 800d792:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d794:	68fb      	ldr	r3, [r7, #12]
 800d796:	f023 0307 	bic.w	r3, r3, #7
 800d79a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800d79c:	68ba      	ldr	r2, [r7, #8]
 800d79e:	68fb      	ldr	r3, [r7, #12]
 800d7a0:	1ad3      	subs	r3, r2, r3
 800d7a2:	4a1f      	ldr	r2, [pc, #124]	; (800d820 <prvHeapInit+0xac>)
 800d7a4:	4413      	add	r3, r2
 800d7a6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800d7a8:	68fb      	ldr	r3, [r7, #12]
 800d7aa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800d7ac:	4a1d      	ldr	r2, [pc, #116]	; (800d824 <prvHeapInit+0xb0>)
 800d7ae:	687b      	ldr	r3, [r7, #4]
 800d7b0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800d7b2:	4b1c      	ldr	r3, [pc, #112]	; (800d824 <prvHeapInit+0xb0>)
 800d7b4:	2200      	movs	r2, #0
 800d7b6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800d7b8:	687b      	ldr	r3, [r7, #4]
 800d7ba:	68ba      	ldr	r2, [r7, #8]
 800d7bc:	4413      	add	r3, r2
 800d7be:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800d7c0:	2208      	movs	r2, #8
 800d7c2:	68fb      	ldr	r3, [r7, #12]
 800d7c4:	1a9b      	subs	r3, r3, r2
 800d7c6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d7c8:	68fb      	ldr	r3, [r7, #12]
 800d7ca:	f023 0307 	bic.w	r3, r3, #7
 800d7ce:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800d7d0:	68fb      	ldr	r3, [r7, #12]
 800d7d2:	4a15      	ldr	r2, [pc, #84]	; (800d828 <prvHeapInit+0xb4>)
 800d7d4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800d7d6:	4b14      	ldr	r3, [pc, #80]	; (800d828 <prvHeapInit+0xb4>)
 800d7d8:	681b      	ldr	r3, [r3, #0]
 800d7da:	2200      	movs	r2, #0
 800d7dc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800d7de:	4b12      	ldr	r3, [pc, #72]	; (800d828 <prvHeapInit+0xb4>)
 800d7e0:	681b      	ldr	r3, [r3, #0]
 800d7e2:	2200      	movs	r2, #0
 800d7e4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800d7e6:	687b      	ldr	r3, [r7, #4]
 800d7e8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800d7ea:	683b      	ldr	r3, [r7, #0]
 800d7ec:	68fa      	ldr	r2, [r7, #12]
 800d7ee:	1ad2      	subs	r2, r2, r3
 800d7f0:	683b      	ldr	r3, [r7, #0]
 800d7f2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800d7f4:	4b0c      	ldr	r3, [pc, #48]	; (800d828 <prvHeapInit+0xb4>)
 800d7f6:	681a      	ldr	r2, [r3, #0]
 800d7f8:	683b      	ldr	r3, [r7, #0]
 800d7fa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d7fc:	683b      	ldr	r3, [r7, #0]
 800d7fe:	685b      	ldr	r3, [r3, #4]
 800d800:	4a0a      	ldr	r2, [pc, #40]	; (800d82c <prvHeapInit+0xb8>)
 800d802:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d804:	683b      	ldr	r3, [r7, #0]
 800d806:	685b      	ldr	r3, [r3, #4]
 800d808:	4a09      	ldr	r2, [pc, #36]	; (800d830 <prvHeapInit+0xbc>)
 800d80a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800d80c:	4b09      	ldr	r3, [pc, #36]	; (800d834 <prvHeapInit+0xc0>)
 800d80e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800d812:	601a      	str	r2, [r3, #0]
}
 800d814:	bf00      	nop
 800d816:	3714      	adds	r7, #20
 800d818:	46bd      	mov	sp, r7
 800d81a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d81e:	4770      	bx	lr
 800d820:	200003c8 	.word	0x200003c8
 800d824:	20003fc8 	.word	0x20003fc8
 800d828:	20003fd0 	.word	0x20003fd0
 800d82c:	20003fd8 	.word	0x20003fd8
 800d830:	20003fd4 	.word	0x20003fd4
 800d834:	20003fe4 	.word	0x20003fe4

0800d838 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800d838:	b480      	push	{r7}
 800d83a:	b085      	sub	sp, #20
 800d83c:	af00      	add	r7, sp, #0
 800d83e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800d840:	4b28      	ldr	r3, [pc, #160]	; (800d8e4 <prvInsertBlockIntoFreeList+0xac>)
 800d842:	60fb      	str	r3, [r7, #12]
 800d844:	e002      	b.n	800d84c <prvInsertBlockIntoFreeList+0x14>
 800d846:	68fb      	ldr	r3, [r7, #12]
 800d848:	681b      	ldr	r3, [r3, #0]
 800d84a:	60fb      	str	r3, [r7, #12]
 800d84c:	68fb      	ldr	r3, [r7, #12]
 800d84e:	681b      	ldr	r3, [r3, #0]
 800d850:	687a      	ldr	r2, [r7, #4]
 800d852:	429a      	cmp	r2, r3
 800d854:	d8f7      	bhi.n	800d846 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800d856:	68fb      	ldr	r3, [r7, #12]
 800d858:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800d85a:	68fb      	ldr	r3, [r7, #12]
 800d85c:	685b      	ldr	r3, [r3, #4]
 800d85e:	68ba      	ldr	r2, [r7, #8]
 800d860:	4413      	add	r3, r2
 800d862:	687a      	ldr	r2, [r7, #4]
 800d864:	429a      	cmp	r2, r3
 800d866:	d108      	bne.n	800d87a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800d868:	68fb      	ldr	r3, [r7, #12]
 800d86a:	685a      	ldr	r2, [r3, #4]
 800d86c:	687b      	ldr	r3, [r7, #4]
 800d86e:	685b      	ldr	r3, [r3, #4]
 800d870:	441a      	add	r2, r3
 800d872:	68fb      	ldr	r3, [r7, #12]
 800d874:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800d876:	68fb      	ldr	r3, [r7, #12]
 800d878:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800d87a:	687b      	ldr	r3, [r7, #4]
 800d87c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800d87e:	687b      	ldr	r3, [r7, #4]
 800d880:	685b      	ldr	r3, [r3, #4]
 800d882:	68ba      	ldr	r2, [r7, #8]
 800d884:	441a      	add	r2, r3
 800d886:	68fb      	ldr	r3, [r7, #12]
 800d888:	681b      	ldr	r3, [r3, #0]
 800d88a:	429a      	cmp	r2, r3
 800d88c:	d118      	bne.n	800d8c0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800d88e:	68fb      	ldr	r3, [r7, #12]
 800d890:	681a      	ldr	r2, [r3, #0]
 800d892:	4b15      	ldr	r3, [pc, #84]	; (800d8e8 <prvInsertBlockIntoFreeList+0xb0>)
 800d894:	681b      	ldr	r3, [r3, #0]
 800d896:	429a      	cmp	r2, r3
 800d898:	d00d      	beq.n	800d8b6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800d89a:	687b      	ldr	r3, [r7, #4]
 800d89c:	685a      	ldr	r2, [r3, #4]
 800d89e:	68fb      	ldr	r3, [r7, #12]
 800d8a0:	681b      	ldr	r3, [r3, #0]
 800d8a2:	685b      	ldr	r3, [r3, #4]
 800d8a4:	441a      	add	r2, r3
 800d8a6:	687b      	ldr	r3, [r7, #4]
 800d8a8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800d8aa:	68fb      	ldr	r3, [r7, #12]
 800d8ac:	681b      	ldr	r3, [r3, #0]
 800d8ae:	681a      	ldr	r2, [r3, #0]
 800d8b0:	687b      	ldr	r3, [r7, #4]
 800d8b2:	601a      	str	r2, [r3, #0]
 800d8b4:	e008      	b.n	800d8c8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800d8b6:	4b0c      	ldr	r3, [pc, #48]	; (800d8e8 <prvInsertBlockIntoFreeList+0xb0>)
 800d8b8:	681a      	ldr	r2, [r3, #0]
 800d8ba:	687b      	ldr	r3, [r7, #4]
 800d8bc:	601a      	str	r2, [r3, #0]
 800d8be:	e003      	b.n	800d8c8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800d8c0:	68fb      	ldr	r3, [r7, #12]
 800d8c2:	681a      	ldr	r2, [r3, #0]
 800d8c4:	687b      	ldr	r3, [r7, #4]
 800d8c6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800d8c8:	68fa      	ldr	r2, [r7, #12]
 800d8ca:	687b      	ldr	r3, [r7, #4]
 800d8cc:	429a      	cmp	r2, r3
 800d8ce:	d002      	beq.n	800d8d6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800d8d0:	68fb      	ldr	r3, [r7, #12]
 800d8d2:	687a      	ldr	r2, [r7, #4]
 800d8d4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d8d6:	bf00      	nop
 800d8d8:	3714      	adds	r7, #20
 800d8da:	46bd      	mov	sp, r7
 800d8dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8e0:	4770      	bx	lr
 800d8e2:	bf00      	nop
 800d8e4:	20003fc8 	.word	0x20003fc8
 800d8e8:	20003fd0 	.word	0x20003fd0

0800d8ec <__libc_init_array>:
 800d8ec:	b570      	push	{r4, r5, r6, lr}
 800d8ee:	4d0d      	ldr	r5, [pc, #52]	; (800d924 <__libc_init_array+0x38>)
 800d8f0:	4c0d      	ldr	r4, [pc, #52]	; (800d928 <__libc_init_array+0x3c>)
 800d8f2:	1b64      	subs	r4, r4, r5
 800d8f4:	10a4      	asrs	r4, r4, #2
 800d8f6:	2600      	movs	r6, #0
 800d8f8:	42a6      	cmp	r6, r4
 800d8fa:	d109      	bne.n	800d910 <__libc_init_array+0x24>
 800d8fc:	4d0b      	ldr	r5, [pc, #44]	; (800d92c <__libc_init_array+0x40>)
 800d8fe:	4c0c      	ldr	r4, [pc, #48]	; (800d930 <__libc_init_array+0x44>)
 800d900:	f000 f82e 	bl	800d960 <_init>
 800d904:	1b64      	subs	r4, r4, r5
 800d906:	10a4      	asrs	r4, r4, #2
 800d908:	2600      	movs	r6, #0
 800d90a:	42a6      	cmp	r6, r4
 800d90c:	d105      	bne.n	800d91a <__libc_init_array+0x2e>
 800d90e:	bd70      	pop	{r4, r5, r6, pc}
 800d910:	f855 3b04 	ldr.w	r3, [r5], #4
 800d914:	4798      	blx	r3
 800d916:	3601      	adds	r6, #1
 800d918:	e7ee      	b.n	800d8f8 <__libc_init_array+0xc>
 800d91a:	f855 3b04 	ldr.w	r3, [r5], #4
 800d91e:	4798      	blx	r3
 800d920:	3601      	adds	r6, #1
 800d922:	e7f2      	b.n	800d90a <__libc_init_array+0x1e>
 800d924:	0800da70 	.word	0x0800da70
 800d928:	0800da70 	.word	0x0800da70
 800d92c:	0800da70 	.word	0x0800da70
 800d930:	0800da74 	.word	0x0800da74

0800d934 <memcpy>:
 800d934:	440a      	add	r2, r1
 800d936:	4291      	cmp	r1, r2
 800d938:	f100 33ff 	add.w	r3, r0, #4294967295
 800d93c:	d100      	bne.n	800d940 <memcpy+0xc>
 800d93e:	4770      	bx	lr
 800d940:	b510      	push	{r4, lr}
 800d942:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d946:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d94a:	4291      	cmp	r1, r2
 800d94c:	d1f9      	bne.n	800d942 <memcpy+0xe>
 800d94e:	bd10      	pop	{r4, pc}

0800d950 <memset>:
 800d950:	4402      	add	r2, r0
 800d952:	4603      	mov	r3, r0
 800d954:	4293      	cmp	r3, r2
 800d956:	d100      	bne.n	800d95a <memset+0xa>
 800d958:	4770      	bx	lr
 800d95a:	f803 1b01 	strb.w	r1, [r3], #1
 800d95e:	e7f9      	b.n	800d954 <memset+0x4>

0800d960 <_init>:
 800d960:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d962:	bf00      	nop
 800d964:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d966:	bc08      	pop	{r3}
 800d968:	469e      	mov	lr, r3
 800d96a:	4770      	bx	lr

0800d96c <_fini>:
 800d96c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d96e:	bf00      	nop
 800d970:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d972:	bc08      	pop	{r3}
 800d974:	469e      	mov	lr, r3
 800d976:	4770      	bx	lr
