INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jl972/Desktop/HDL/Snake/Snake.srcs/sources_1/new/VGA_output.v" into library xil_defaultlib
ERROR: [VRFC 10-1342] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/jl972/Desktop/HDL/Snake/Snake.srcs/sources_1/new/VGA_output.v:31]
INFO: [VRFC 10-311] analyzing module VGA_output
ERROR: [VRFC 10-2865] module 'VGA_output' ignored due to previous errors [C:/Users/jl972/Desktop/HDL/Snake/Snake.srcs/sources_1/new/VGA_output.v:33]
