#-----------------------------------------------------------
# Vivado v2019.1.1 (64-bit)
# SW Build 2580384 on Sat Jun 29 08:12:21 MDT 2019
# IP Build 2579722 on Sat Jun 29 11:35:40 MDT 2019
# Start of session at: Fri Jun 12 08:44:56 2020
# Process ID: 15648
# Current directory: C:/Users/aptay/AppData/Roaming/Xilinx/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13188
# Log file: C:/Users/aptay/AppData/Roaming/Xilinx/Vivado/vivado.log
# Journal file: C:/Users/aptay/AppData/Roaming/Xilinx/Vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/hdl_projects/lepton_rtl/lepton_rtl.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/hdl_projects/lepton_rtl/lepton_rtl.srcs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 984.023 ; gain = 270.547
launch_simulation
INFO: [Vivado 12-update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/hdl_projects/lepton_rtl/lepton_rtl.srcs'.
report_ip_status -name ip_status
upgrade_ip -vlnv adiuvo.com:user:lepton_if:1.0 [get_ips  design_1_lepton_if_0_1] -log ip_upgrade.log
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:ila:6.2 - ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- adiuvo.com:user:lepton_if:1.0 - lepton_if_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /lepton_if_0/rstb(undef) and /blk_mem_gen_0/rstb(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_gpio_0/gpio_io_o(undef) and /lepton_if_0/reset(rst)
Successfully read diagram <design_1> from BD file <C:/hdl_projects/lepton3/lepton3.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading 'C:/hdl_projects/lepton3/lepton3.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [IP_Flow 19-3432] UI File c:/hdl_projects/lepton_rtl/lepton_rtl.srcs/xgui/lepton_if_v1_0.tcl does not exist
WARNING: [IP_Flow 19-2991] No XGUI Files found 
INFO: [IP_Flow 19-3422] Upgraded design_1_lepton_if_0_1 (lepton_if_v1_0 1.0) from revision 5 to revision 6
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_gpio_0/gpio_io_o(undef) and /lepton_if_0_upgraded_ipi/reset(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /blk_mem_gen_0/rstb(rst) and /lepton_if_0_upgraded_ipi/rstb(undef)
Wrote  : <C:\hdl_projects\lepton3\lepton3.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/hdl_projects/lepton3/lepton3.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/hdl_projects/lepton3/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1506.715 ; gain = 0.000
export_ip_user_files -of_objects [get_ips design_1_lepton_if_0_1] -no_script -sync -force -quiet
ipx::edit_ip_in_project -upgrade true -name lepton_if_v1_0_project -directory C:/hdl_projects/lepton3/lepton3.tmp/lepton_if_v1_0_project c:/hdl_projects/lepton_rtl/lepton_rtl.srcs/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1506.715 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/hdl_projects/lepton_rtl/lepton_rtl.srcs'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1506.715 ; gain = 0.000
update_compile_order -fileset sources_1
close_project
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(4). Command ignored
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
WARNING: [BD 41-927] Following properties on pin /lepton_if_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
Wrote  : <C:\hdl_projects\lepton3\lepton3.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(15) - Only lower order bits will be connected.
VHDL Output written to : C:/hdl_projects/lepton3/lepton3.srcs/sources_1/bd/design_1/synth/design_1.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(15) - Only lower order bits will be connected.
VHDL Output written to : C:/hdl_projects/lepton3/lepton3.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/hdl_projects/lepton3/lepton3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block lepton_if_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/hdl_projects/lepton3/lepton3.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/hdl_projects/lepton3/lepton3.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_pc .
Exporting to file C:/hdl_projects/lepton3/lepton3.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/hdl_projects/lepton3/lepton3.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/hdl_projects/lepton3/lepton3.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = fe4b11c4922158aa; cache size = 28.044 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 3455fb8115a4d8a4; cache size = 28.044 MB.
[Fri Jun 12 09:10:10 2020] Launched design_1_lepton_if_0_1_synth_1, synth_1...
Run output will be captured here:
design_1_lepton_if_0_1_synth_1: C:/hdl_projects/lepton3/lepton3.runs/design_1_lepton_if_0_1_synth_1/runme.log
synth_1: C:/hdl_projects/lepton3/lepton3.runs/synth_1/runme.log
[Fri Jun 12 09:10:10 2020] Launched impl_1...
Run output will be captured here: C:/hdl_projects/lepton3/lepton3.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1608.473 ; gain = 101.758
file copy -force C:/hdl_projects/lepton3/lepton3.runs/impl_1/design_1_wrapper.sysdef C:/hdl_projects/lepton3/lepton3.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/hdl_projects/lepton3/lepton3.sdk -hwspec C:/hdl_projects/lepton3/lepton3.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/hdl_projects/lepton3/lepton3.sdk -hwspec C:/hdl_projects/lepton3/lepton3.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/003017A4CA9CA
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2752.645 ; gain = 1086.875
set_property PROGRAM.FILE {C:/hdl_projects/lepton3/lepton3.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {C:/hdl_projects/lepton3/lepton3.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/hdl_projects/lepton3/lepton3.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes design_1_i/lepton_if_0_ss -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes design_1_i/lepton_if_0_line_val -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
startgroup 
set_property CONTROL.DATA_DEPTH 128 [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
set_property CONTROL.TRIGGER_POSITION 127 [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
set_property CONTROL.WINDOW_COUNT 120 [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
endgroup
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-Jun-12 10:02:51
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2020-Jun-12 10:02:56
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
set_property CONTROL.TRIGGER_POSITION 63 [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-Jun-12 10:03:01
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-2214] The ILA core 'hw_ila_1' triggered in the last of '120' windows, at 2020-Jun-12 10:03:07.
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/hdl_projects/lepton3/lepton3.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/003017A4CA9CA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/003017A4CA9CA
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
open_bd_design {C:/hdl_projects/lepton3/lepton3.srcs/sources_1/bd/design_1/design_1.bd}
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-465] param 'READ_LATENCY' already exists. Ignoring.
WARNING: [IP_Flow 19-465] param 'RD_CMD_OPTIMIZATION' already exists. Ignoring.
open_project C:/hdl_projects/lepton_rtl/lepton_rtl.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/hdl_projects/lepton_rtl/lepton_rtl.srcs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/hdl_projects/lepton_rtl/lepton_rtl.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/hdl_projects/lepton_rtl/lepton_rtl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_lepton' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/hdl_projects/lepton_rtl/lepton_rtl.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_lepton_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/hdl_projects/lepton_rtl/lepton_rtl.srcs/sources_1/imports/lepton3/lepton.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'lepton_if'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/hdl_projects/lepton_rtl/lepton_rtl.sim/sim_1/behav/xsim'
"xelab -wto c09ad039cb2d4187820cbf573c735cf2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot tb_lepton_behav xil_defaultlib.tb_lepton -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c09ad039cb2d4187820cbf573c735cf2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot tb_lepton_behav xil_defaultlib.tb_lepton -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <blk_mem_gen_v8_4_3> not found while processing module instance <inst> [C:/hdl_projects/lepton_rtl/lepton_rtl.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v:98]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_lepton in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/hdl_projects/lepton_rtl/lepton_rtl.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/hdl_projects/lepton_rtl/lepton_rtl.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Write_Depth_A {32768}] [get_ips blk_mem_gen_0]
generate_target all [get_files  C:/hdl_projects/lepton_rtl/lepton_rtl.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
export_ip_user_files -of_objects [get_files C:/hdl_projects/lepton_rtl/lepton_rtl.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/hdl_projects/lepton_rtl/lepton_rtl.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory C:/hdl_projects/lepton_rtl/lepton_rtl.ip_user_files/sim_scripts -ip_user_files_dir C:/hdl_projects/lepton_rtl/lepton_rtl.ip_user_files -ipstatic_source_dir C:/hdl_projects/lepton_rtl/lepton_rtl.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/hdl_projects/lepton_rtl/lepton_rtl.cache/compile_simlib/modelsim} {questa=C:/hdl_projects/lepton_rtl/lepton_rtl.cache/compile_simlib/questa} {riviera=C:/hdl_projects/lepton_rtl/lepton_rtl.cache/compile_simlib/riviera} {activehdl=C:/hdl_projects/lepton_rtl/lepton_rtl.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/hdl_projects/lepton_rtl/lepton_rtl.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/hdl_projects/lepton_rtl/lepton_rtl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_lepton' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/hdl_projects/lepton_rtl/lepton_rtl.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_lepton_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/hdl_projects/lepton_rtl/lepton_rtl.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
"xvhdl --incr --relax -prj tb_lepton_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/hdl_projects/lepton_rtl/lepton_rtl.sim/sim_1/behav/xsim'
"xelab -wto c09ad039cb2d4187820cbf573c735cf2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_lepton_behav xil_defaultlib.tb_lepton xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c09ad039cb2d4187820cbf573c735cf2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_lepton_behav xil_defaultlib.tb_lepton xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture rtl of entity xil_defaultlib.lepton_if [lepton_if_default]
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture behavioral of entity xil_defaultlib.tb_lepton
Built simulation snapshot tb_lepton_behav

****** Webtalk v2019.1.1 (64-bit)
  **** SW Build 2580384 on Sat Jun 29 08:12:21 MDT 2019
  **** IP Build 2579722 on Sat Jun 29 11:35:40 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/hdl_projects/lepton_rtl/lepton_rtl.sim/sim_1/behav/xsim/xsim.dir/tb_lepton_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/hdl_projects/lepton_rtl/lepton_rtl.sim/sim_1/behav/xsim/xsim.dir/tb_lepton_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Jun 12 10:44:55 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Jun 12 10:44:55 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3260.063 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/hdl_projects/lepton_rtl/lepton_rtl.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_lepton_behav -key {Behavioral:sim_1:Functional:tb_lepton} -tclbatch {tb_lepton.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb_lepton.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb_lepton.mem_uut.inst.native_mem_mapped_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_lepton_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 3375.949 ; gain = 115.887
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_lepton/uut}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3375.949 ; gain = 0.000
run all
Block Memory Generator module tb_lepton.mem_uut.inst.native_mem_mapped_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Failure: Simulation Complete
Time: 78824750 ns  Iteration: 0  Process: /tb_lepton/stim  File: C:/hdl_projects/lepton_rtl/lepton_rtl.srcs/sim_1/new/tb_lepton.vhd
$finish called at time : 78824750 ns : File "C:/hdl_projects/lepton_rtl/lepton_rtl.srcs/sim_1/new/tb_lepton.vhd" Line 199
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
current_project lepton3
set_property range 256K [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_bram_ctrl_0_Mem0}]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Write_Depth_A {32768} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells blk_mem_gen_0]
WARNING: [BD 41-1684] Pin /blk_mem_gen_0/rstb is now disabled. All connections to this pin have been removed. 
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {true} CONFIG.Use_Byte_Write_Enable {true} CONFIG.Byte_Size {8} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Use_RSTA_Pin {true} CONFIG.Use_RSTB_Pin {true} CONFIG.use_bram_block {BRAM_Controller} CONFIG.EN_SAFETY_CKT {true}] [get_bd_cells blk_mem_gen_0]
endgroup
WARNING: [IP_Flow 19-465] param 'READ_LATENCY' already exists. Ignoring.
WARNING: [IP_Flow 19-465] param 'RD_CMD_OPTIMIZATION' already exists. Ignoring.
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(4). Command ignored
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
WARNING: [BD 41-927] Following properties on pin /lepton_if_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
WARNING: [IP_Flow 19-465] param 'READ_LATENCY' already exists. Ignoring.
WARNING: [IP_Flow 19-465] param 'RD_CMD_OPTIMIZATION' already exists. Ignoring.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
endgroup
current_project lepton_rtl
close_sim
INFO: [Simtcl 6-16] Simulation closed
ipx::open_ipxact_file {c:\hdl_projects\lepton_rtl\lepton_rtl.srcs\component.xml}
WARNING: [IP_Flow 19-5226] Project source file 'c:/hdl_projects/lepton_rtl/lepton_rtl.srcs/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/hdl_projects/lepton_rtl/lepton_rtl.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/hdl_projects/lepton_rtl/lepton_rtl.srcs/sources_1/imports/lepton3/lepton.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/hdl_projects/lepton_rtl/lepton_rtl.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/hdl_projects/lepton_rtl/lepton_rtl.srcs/sources_1/imports/lepton3/lepton.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_testbench (Test Bench)': File 'c:/hdl_projects/lepton_rtl/lepton_rtl.srcs/sim_1/new/tb_lepton.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3432] UI File c:/hdl_projects/lepton_rtl/lepton_rtl.srcs/xgui/lepton_if_v1_0.tcl does not exist
WARNING: [IP_Flow 19-2991] No XGUI Files found 
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-4963] blk_mem_gen_0 has board value specified. The packaged IP will be restricted to usage with board 'tul.com.tw:pynq-z2:part0:1.0'
WARNING: [IP_Flow 19-5226] Project source file 'c:/hdl_projects/lepton_rtl/lepton_rtl.srcs/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3432] UI File c:/hdl_projects/lepton_rtl/lepton_rtl.srcs/xgui/lepton_if_v1_0.tcl does not exist
WARNING: [IP_Flow 19-2991] No XGUI Files found 
set_property core_revision 7 [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/hdl_projects/lepton_rtl/lepton_rtl.srcs
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/hdl_projects/lepton_rtl/lepton_rtl.srcs'
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core {c:\hdl_projects\lepton_rtl\lepton_rtl.srcs\adiuvo.com_user_lepton_if_1.0.zip} [ipx::current_core]
current_project lepton3
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/hdl_projects/lepton_rtl/lepton_rtl.srcs'.
report_ip_status -name ip_status
current_project lepton_rtl
current_project lepton3
upgrade_ip -vlnv adiuvo.com:user:lepton_if:1.0 [get_ips  design_1_lepton_if_0_1] -log ip_upgrade.log
Upgrading 'C:/hdl_projects/lepton3/lepton3.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/hdl_projects/lepton3/lepton3.runs/design_1_lepton_if_0_1_synth_1

WARNING: [IP_Flow 19-3432] UI File c:/hdl_projects/lepton_rtl/lepton_rtl.srcs/xgui/lepton_if_v1_0.tcl does not exist
WARNING: [IP_Flow 19-2991] No XGUI Files found 
INFO: [IP_Flow 19-3422] Upgraded design_1_lepton_if_0_1 (lepton_if_v1_0 1.0) from revision 6 to revision 7
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_gpio_0/gpio_io_o(undef) and /lepton_if_0_upgraded_ipi/reset(rst)
Wrote  : <C:\hdl_projects\lepton3\lepton3.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/hdl_projects/lepton3/lepton3.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/hdl_projects/lepton3/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_lepton_if_0_1] -no_script -sync -force -quiet
report_ip_status -name ip_status 
current_project lepton_rtl
close_project
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property range 128K [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_bram_ctrl_0_Mem0}]
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(4). Command ignored
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
WARNING: [BD 41-927] Following properties on pin /lepton_if_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
WARNING: [IP_Flow 19-465] param 'READ_LATENCY' already exists. Ignoring.
WARNING: [IP_Flow 19-465] param 'RD_CMD_OPTIMIZATION' already exists. Ignoring.
ipx::edit_ip_in_project -upgrade true -name lepton_if_v1_0_project -directory C:/hdl_projects/lepton3/lepton3.tmp/lepton_if_v1_0_project c:/hdl_projects/lepton_rtl/lepton_rtl.srcs/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3623.773 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/hdl_projects/lepton_rtl/lepton_rtl.srcs'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3623.773 ; gain = 0.000
update_compile_order -fileset sources_1
close_project
save_bd_design
Wrote  : <C:\hdl_projects\lepton3\lepton3.srcs\sources_1\bd\design_1\design_1.bd> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/hdl_projects/lepton3/lepton3.runs/synth_1

reset_run design_1_xbar_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/hdl_projects/lepton3/lepton3.runs/design_1_xbar_0_synth_1

reset_run design_1_blk_mem_gen_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/hdl_projects/lepton3/lepton3.runs/design_1_blk_mem_gen_0_0_synth_1

reset_run design_1_axi_bram_ctrl_0_1_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/hdl_projects/lepton3/lepton3.runs/design_1_axi_bram_ctrl_0_1_synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(17) - Only lower order bits will be connected.
VHDL Output written to : C:/hdl_projects/lepton3/lepton3.srcs/sources_1/bd/design_1/synth/design_1.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(17) - Only lower order bits will be connected.
VHDL Output written to : C:/hdl_projects/lepton3/lepton3.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/hdl_projects/lepton3/lepton3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block lepton_if_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/hdl_projects/lepton3/lepton3.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/hdl_projects/lepton3/lepton3.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_pc .
Exporting to file C:/hdl_projects/lepton3/lepton3.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/hdl_projects/lepton3/lepton3.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/hdl_projects/lepton3/lepton3.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = fe4b11c4922158aa; cache size = 28.173 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 3455fb8115a4d8a4; cache size = 28.173 MB.
[Fri Jun 12 10:57:30 2020] Launched design_1_xbar_0_synth_1, design_1_blk_mem_gen_0_0_synth_1, design_1_axi_bram_ctrl_0_1_synth_1, design_1_lepton_if_0_1_synth_1, synth_1...
Run output will be captured here:
design_1_xbar_0_synth_1: C:/hdl_projects/lepton3/lepton3.runs/design_1_xbar_0_synth_1/runme.log
design_1_blk_mem_gen_0_0_synth_1: C:/hdl_projects/lepton3/lepton3.runs/design_1_blk_mem_gen_0_0_synth_1/runme.log
design_1_axi_bram_ctrl_0_1_synth_1: C:/hdl_projects/lepton3/lepton3.runs/design_1_axi_bram_ctrl_0_1_synth_1/runme.log
design_1_lepton_if_0_1_synth_1: C:/hdl_projects/lepton3/lepton3.runs/design_1_lepton_if_0_1_synth_1/runme.log
synth_1: C:/hdl_projects/lepton3/lepton3.runs/synth_1/runme.log
[Fri Jun 12 10:57:31 2020] Launched impl_1...
Run output will be captured here: C:/hdl_projects/lepton3/lepton3.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 3623.773 ; gain = 0.000
ipx::edit_ip_in_project -upgrade true -name lepton_if_v1_0_project -directory C:/hdl_projects/lepton3/lepton3.tmp/lepton_if_v1_0_project c:/hdl_projects/lepton_rtl/lepton_rtl.srcs/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3623.773 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/hdl_projects/lepton_rtl/lepton_rtl.srcs'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3623.773 ; gain = 0.000
update_compile_order -fileset sources_1
close_project
archive_project C:/hdl_projects/lepton3.xpr.zip -temp_dir C:/temp -force -exclude_run_results -include_local_ip_cache
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/temp' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/hdl_projects/lepton_rtl/lepton_rtl.srcs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-135] resetting runs for excluding generated files from archive...
WARNING: [Coretcl 2-105] Run 'synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_xbar_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_xbar_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_blk_mem_gen_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_blk_mem_gen_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_processing_system7_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_processing_system7_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_rst_ps7_0_100M_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_rst_ps7_0_100M_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_axi_bram_ctrl_0_1_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_axi_bram_ctrl_0_1_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_axi_gpio_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_axi_gpio_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_ila_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_ila_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_lepton_if_0_1_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_lepton_if_0_1_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_xbar_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_blk_mem_gen_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_processing_system7_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_rst_ps7_0_100M_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_axi_bram_ctrl_0_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_axi_gpio_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_ila_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_lepton_if_0_1_impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_axi_bram_ctrl_0_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_axi_bram_ctrl_0_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_axi_gpio_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_axi_gpio_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_blk_mem_gen_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_blk_mem_gen_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_ila_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_ila_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_lepton_if_0_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_lepton_if_0_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_processing_system7_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_processing_system7_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_rst_ps7_0_100M_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_rst_ps7_0_100M_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_xbar_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_xbar_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
