
20250626_TImeWatch_StopWatch_IPO_Pattern.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005f98  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c4  08006138  08006138  00007138  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080061fc  080061fc  000080d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080061fc  080061fc  000071fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006204  08006204  000080d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006204  08006204  00007204  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006208  08006208  00007208  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000d4  20000000  0800620c  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000308  200000d4  080062e0  000080d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003dc  080062e0  000083dc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000080d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000134a5  00000000  00000000  00008104  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003504  00000000  00000000  0001b5a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001248  00000000  00000000  0001eab0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e24  00000000  00000000  0001fcf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018107  00000000  00000000  00020b1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019240  00000000  00000000  00038c23  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00091766  00000000  00000000  00051e63  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e35c9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004eec  00000000  00000000  000e360c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  000e84f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200000d4 	.word	0x200000d4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08006120 	.word	0x08006120

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200000d8 	.word	0x200000d8
 80001dc:	08006120 	.word	0x08006120

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b988 	b.w	80005b8 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	468e      	mov	lr, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	4688      	mov	r8, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d962      	bls.n	800039c <__udivmoddi4+0xdc>
 80002d6:	fab2 f682 	clz	r6, r2
 80002da:	b14e      	cbz	r6, 80002f0 <__udivmoddi4+0x30>
 80002dc:	f1c6 0320 	rsb	r3, r6, #32
 80002e0:	fa01 f806 	lsl.w	r8, r1, r6
 80002e4:	fa20 f303 	lsr.w	r3, r0, r3
 80002e8:	40b7      	lsls	r7, r6
 80002ea:	ea43 0808 	orr.w	r8, r3, r8
 80002ee:	40b4      	lsls	r4, r6
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	fa1f fc87 	uxth.w	ip, r7
 80002f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002fc:	0c23      	lsrs	r3, r4, #16
 80002fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000302:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000306:	fb01 f20c 	mul.w	r2, r1, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d909      	bls.n	8000322 <__udivmoddi4+0x62>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f101 30ff 	add.w	r0, r1, #4294967295
 8000314:	f080 80ea 	bcs.w	80004ec <__udivmoddi4+0x22c>
 8000318:	429a      	cmp	r2, r3
 800031a:	f240 80e7 	bls.w	80004ec <__udivmoddi4+0x22c>
 800031e:	3902      	subs	r1, #2
 8000320:	443b      	add	r3, r7
 8000322:	1a9a      	subs	r2, r3, r2
 8000324:	b2a3      	uxth	r3, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb00 fc0c 	mul.w	ip, r0, ip
 8000336:	459c      	cmp	ip, r3
 8000338:	d909      	bls.n	800034e <__udivmoddi4+0x8e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000340:	f080 80d6 	bcs.w	80004f0 <__udivmoddi4+0x230>
 8000344:	459c      	cmp	ip, r3
 8000346:	f240 80d3 	bls.w	80004f0 <__udivmoddi4+0x230>
 800034a:	443b      	add	r3, r7
 800034c:	3802      	subs	r0, #2
 800034e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000352:	eba3 030c 	sub.w	r3, r3, ip
 8000356:	2100      	movs	r1, #0
 8000358:	b11d      	cbz	r5, 8000362 <__udivmoddi4+0xa2>
 800035a:	40f3      	lsrs	r3, r6
 800035c:	2200      	movs	r2, #0
 800035e:	e9c5 3200 	strd	r3, r2, [r5]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d905      	bls.n	8000376 <__udivmoddi4+0xb6>
 800036a:	b10d      	cbz	r5, 8000370 <__udivmoddi4+0xb0>
 800036c:	e9c5 0100 	strd	r0, r1, [r5]
 8000370:	2100      	movs	r1, #0
 8000372:	4608      	mov	r0, r1
 8000374:	e7f5      	b.n	8000362 <__udivmoddi4+0xa2>
 8000376:	fab3 f183 	clz	r1, r3
 800037a:	2900      	cmp	r1, #0
 800037c:	d146      	bne.n	800040c <__udivmoddi4+0x14c>
 800037e:	4573      	cmp	r3, lr
 8000380:	d302      	bcc.n	8000388 <__udivmoddi4+0xc8>
 8000382:	4282      	cmp	r2, r0
 8000384:	f200 8105 	bhi.w	8000592 <__udivmoddi4+0x2d2>
 8000388:	1a84      	subs	r4, r0, r2
 800038a:	eb6e 0203 	sbc.w	r2, lr, r3
 800038e:	2001      	movs	r0, #1
 8000390:	4690      	mov	r8, r2
 8000392:	2d00      	cmp	r5, #0
 8000394:	d0e5      	beq.n	8000362 <__udivmoddi4+0xa2>
 8000396:	e9c5 4800 	strd	r4, r8, [r5]
 800039a:	e7e2      	b.n	8000362 <__udivmoddi4+0xa2>
 800039c:	2a00      	cmp	r2, #0
 800039e:	f000 8090 	beq.w	80004c2 <__udivmoddi4+0x202>
 80003a2:	fab2 f682 	clz	r6, r2
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	f040 80a4 	bne.w	80004f4 <__udivmoddi4+0x234>
 80003ac:	1a8a      	subs	r2, r1, r2
 80003ae:	0c03      	lsrs	r3, r0, #16
 80003b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003b4:	b280      	uxth	r0, r0
 80003b6:	b2bc      	uxth	r4, r7
 80003b8:	2101      	movs	r1, #1
 80003ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80003be:	fb0e 221c 	mls	r2, lr, ip, r2
 80003c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003c6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ca:	429a      	cmp	r2, r3
 80003cc:	d907      	bls.n	80003de <__udivmoddi4+0x11e>
 80003ce:	18fb      	adds	r3, r7, r3
 80003d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003d4:	d202      	bcs.n	80003dc <__udivmoddi4+0x11c>
 80003d6:	429a      	cmp	r2, r3
 80003d8:	f200 80e0 	bhi.w	800059c <__udivmoddi4+0x2dc>
 80003dc:	46c4      	mov	ip, r8
 80003de:	1a9b      	subs	r3, r3, r2
 80003e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003ec:	fb02 f404 	mul.w	r4, r2, r4
 80003f0:	429c      	cmp	r4, r3
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x144>
 80003f4:	18fb      	adds	r3, r7, r3
 80003f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x142>
 80003fc:	429c      	cmp	r4, r3
 80003fe:	f200 80ca 	bhi.w	8000596 <__udivmoddi4+0x2d6>
 8000402:	4602      	mov	r2, r0
 8000404:	1b1b      	subs	r3, r3, r4
 8000406:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800040a:	e7a5      	b.n	8000358 <__udivmoddi4+0x98>
 800040c:	f1c1 0620 	rsb	r6, r1, #32
 8000410:	408b      	lsls	r3, r1
 8000412:	fa22 f706 	lsr.w	r7, r2, r6
 8000416:	431f      	orrs	r7, r3
 8000418:	fa0e f401 	lsl.w	r4, lr, r1
 800041c:	fa20 f306 	lsr.w	r3, r0, r6
 8000420:	fa2e fe06 	lsr.w	lr, lr, r6
 8000424:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000428:	4323      	orrs	r3, r4
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	fa1f fc87 	uxth.w	ip, r7
 8000432:	fbbe f0f9 	udiv	r0, lr, r9
 8000436:	0c1c      	lsrs	r4, r3, #16
 8000438:	fb09 ee10 	mls	lr, r9, r0, lr
 800043c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000440:	fb00 fe0c 	mul.w	lr, r0, ip
 8000444:	45a6      	cmp	lr, r4
 8000446:	fa02 f201 	lsl.w	r2, r2, r1
 800044a:	d909      	bls.n	8000460 <__udivmoddi4+0x1a0>
 800044c:	193c      	adds	r4, r7, r4
 800044e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000452:	f080 809c 	bcs.w	800058e <__udivmoddi4+0x2ce>
 8000456:	45a6      	cmp	lr, r4
 8000458:	f240 8099 	bls.w	800058e <__udivmoddi4+0x2ce>
 800045c:	3802      	subs	r0, #2
 800045e:	443c      	add	r4, r7
 8000460:	eba4 040e 	sub.w	r4, r4, lr
 8000464:	fa1f fe83 	uxth.w	lr, r3
 8000468:	fbb4 f3f9 	udiv	r3, r4, r9
 800046c:	fb09 4413 	mls	r4, r9, r3, r4
 8000470:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000474:	fb03 fc0c 	mul.w	ip, r3, ip
 8000478:	45a4      	cmp	ip, r4
 800047a:	d908      	bls.n	800048e <__udivmoddi4+0x1ce>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000482:	f080 8082 	bcs.w	800058a <__udivmoddi4+0x2ca>
 8000486:	45a4      	cmp	ip, r4
 8000488:	d97f      	bls.n	800058a <__udivmoddi4+0x2ca>
 800048a:	3b02      	subs	r3, #2
 800048c:	443c      	add	r4, r7
 800048e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000492:	eba4 040c 	sub.w	r4, r4, ip
 8000496:	fba0 ec02 	umull	lr, ip, r0, r2
 800049a:	4564      	cmp	r4, ip
 800049c:	4673      	mov	r3, lr
 800049e:	46e1      	mov	r9, ip
 80004a0:	d362      	bcc.n	8000568 <__udivmoddi4+0x2a8>
 80004a2:	d05f      	beq.n	8000564 <__udivmoddi4+0x2a4>
 80004a4:	b15d      	cbz	r5, 80004be <__udivmoddi4+0x1fe>
 80004a6:	ebb8 0203 	subs.w	r2, r8, r3
 80004aa:	eb64 0409 	sbc.w	r4, r4, r9
 80004ae:	fa04 f606 	lsl.w	r6, r4, r6
 80004b2:	fa22 f301 	lsr.w	r3, r2, r1
 80004b6:	431e      	orrs	r6, r3
 80004b8:	40cc      	lsrs	r4, r1
 80004ba:	e9c5 6400 	strd	r6, r4, [r5]
 80004be:	2100      	movs	r1, #0
 80004c0:	e74f      	b.n	8000362 <__udivmoddi4+0xa2>
 80004c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004c6:	0c01      	lsrs	r1, r0, #16
 80004c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004cc:	b280      	uxth	r0, r0
 80004ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004d2:	463b      	mov	r3, r7
 80004d4:	4638      	mov	r0, r7
 80004d6:	463c      	mov	r4, r7
 80004d8:	46b8      	mov	r8, r7
 80004da:	46be      	mov	lr, r7
 80004dc:	2620      	movs	r6, #32
 80004de:	fbb1 f1f7 	udiv	r1, r1, r7
 80004e2:	eba2 0208 	sub.w	r2, r2, r8
 80004e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ea:	e766      	b.n	80003ba <__udivmoddi4+0xfa>
 80004ec:	4601      	mov	r1, r0
 80004ee:	e718      	b.n	8000322 <__udivmoddi4+0x62>
 80004f0:	4610      	mov	r0, r2
 80004f2:	e72c      	b.n	800034e <__udivmoddi4+0x8e>
 80004f4:	f1c6 0220 	rsb	r2, r6, #32
 80004f8:	fa2e f302 	lsr.w	r3, lr, r2
 80004fc:	40b7      	lsls	r7, r6
 80004fe:	40b1      	lsls	r1, r6
 8000500:	fa20 f202 	lsr.w	r2, r0, r2
 8000504:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000508:	430a      	orrs	r2, r1
 800050a:	fbb3 f8fe 	udiv	r8, r3, lr
 800050e:	b2bc      	uxth	r4, r7
 8000510:	fb0e 3318 	mls	r3, lr, r8, r3
 8000514:	0c11      	lsrs	r1, r2, #16
 8000516:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800051a:	fb08 f904 	mul.w	r9, r8, r4
 800051e:	40b0      	lsls	r0, r6
 8000520:	4589      	cmp	r9, r1
 8000522:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000526:	b280      	uxth	r0, r0
 8000528:	d93e      	bls.n	80005a8 <__udivmoddi4+0x2e8>
 800052a:	1879      	adds	r1, r7, r1
 800052c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000530:	d201      	bcs.n	8000536 <__udivmoddi4+0x276>
 8000532:	4589      	cmp	r9, r1
 8000534:	d81f      	bhi.n	8000576 <__udivmoddi4+0x2b6>
 8000536:	eba1 0109 	sub.w	r1, r1, r9
 800053a:	fbb1 f9fe 	udiv	r9, r1, lr
 800053e:	fb09 f804 	mul.w	r8, r9, r4
 8000542:	fb0e 1119 	mls	r1, lr, r9, r1
 8000546:	b292      	uxth	r2, r2
 8000548:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800054c:	4542      	cmp	r2, r8
 800054e:	d229      	bcs.n	80005a4 <__udivmoddi4+0x2e4>
 8000550:	18ba      	adds	r2, r7, r2
 8000552:	f109 31ff 	add.w	r1, r9, #4294967295
 8000556:	d2c4      	bcs.n	80004e2 <__udivmoddi4+0x222>
 8000558:	4542      	cmp	r2, r8
 800055a:	d2c2      	bcs.n	80004e2 <__udivmoddi4+0x222>
 800055c:	f1a9 0102 	sub.w	r1, r9, #2
 8000560:	443a      	add	r2, r7
 8000562:	e7be      	b.n	80004e2 <__udivmoddi4+0x222>
 8000564:	45f0      	cmp	r8, lr
 8000566:	d29d      	bcs.n	80004a4 <__udivmoddi4+0x1e4>
 8000568:	ebbe 0302 	subs.w	r3, lr, r2
 800056c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000570:	3801      	subs	r0, #1
 8000572:	46e1      	mov	r9, ip
 8000574:	e796      	b.n	80004a4 <__udivmoddi4+0x1e4>
 8000576:	eba7 0909 	sub.w	r9, r7, r9
 800057a:	4449      	add	r1, r9
 800057c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000580:	fbb1 f9fe 	udiv	r9, r1, lr
 8000584:	fb09 f804 	mul.w	r8, r9, r4
 8000588:	e7db      	b.n	8000542 <__udivmoddi4+0x282>
 800058a:	4673      	mov	r3, lr
 800058c:	e77f      	b.n	800048e <__udivmoddi4+0x1ce>
 800058e:	4650      	mov	r0, sl
 8000590:	e766      	b.n	8000460 <__udivmoddi4+0x1a0>
 8000592:	4608      	mov	r0, r1
 8000594:	e6fd      	b.n	8000392 <__udivmoddi4+0xd2>
 8000596:	443b      	add	r3, r7
 8000598:	3a02      	subs	r2, #2
 800059a:	e733      	b.n	8000404 <__udivmoddi4+0x144>
 800059c:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a0:	443b      	add	r3, r7
 80005a2:	e71c      	b.n	80003de <__udivmoddi4+0x11e>
 80005a4:	4649      	mov	r1, r9
 80005a6:	e79c      	b.n	80004e2 <__udivmoddi4+0x222>
 80005a8:	eba1 0109 	sub.w	r1, r1, r9
 80005ac:	46c4      	mov	ip, r8
 80005ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b2:	fb09 f804 	mul.w	r8, r9, r4
 80005b6:	e7c4      	b.n	8000542 <__udivmoddi4+0x282>

080005b8 <__aeabi_idiv0>:
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop

080005bc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b08a      	sub	sp, #40	@ 0x28
 80005c0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005c2:	f107 0314 	add.w	r3, r7, #20
 80005c6:	2200      	movs	r2, #0
 80005c8:	601a      	str	r2, [r3, #0]
 80005ca:	605a      	str	r2, [r3, #4]
 80005cc:	609a      	str	r2, [r3, #8]
 80005ce:	60da      	str	r2, [r3, #12]
 80005d0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80005d2:	2300      	movs	r3, #0
 80005d4:	613b      	str	r3, [r7, #16]
 80005d6:	4b49      	ldr	r3, [pc, #292]	@ (80006fc <MX_GPIO_Init+0x140>)
 80005d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005da:	4a48      	ldr	r2, [pc, #288]	@ (80006fc <MX_GPIO_Init+0x140>)
 80005dc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80005e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80005e2:	4b46      	ldr	r3, [pc, #280]	@ (80006fc <MX_GPIO_Init+0x140>)
 80005e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80005ea:	613b      	str	r3, [r7, #16]
 80005ec:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005ee:	2300      	movs	r3, #0
 80005f0:	60fb      	str	r3, [r7, #12]
 80005f2:	4b42      	ldr	r3, [pc, #264]	@ (80006fc <MX_GPIO_Init+0x140>)
 80005f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005f6:	4a41      	ldr	r2, [pc, #260]	@ (80006fc <MX_GPIO_Init+0x140>)
 80005f8:	f043 0301 	orr.w	r3, r3, #1
 80005fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80005fe:	4b3f      	ldr	r3, [pc, #252]	@ (80006fc <MX_GPIO_Init+0x140>)
 8000600:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000602:	f003 0301 	and.w	r3, r3, #1
 8000606:	60fb      	str	r3, [r7, #12]
 8000608:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800060a:	2300      	movs	r3, #0
 800060c:	60bb      	str	r3, [r7, #8]
 800060e:	4b3b      	ldr	r3, [pc, #236]	@ (80006fc <MX_GPIO_Init+0x140>)
 8000610:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000612:	4a3a      	ldr	r2, [pc, #232]	@ (80006fc <MX_GPIO_Init+0x140>)
 8000614:	f043 0304 	orr.w	r3, r3, #4
 8000618:	6313      	str	r3, [r2, #48]	@ 0x30
 800061a:	4b38      	ldr	r3, [pc, #224]	@ (80006fc <MX_GPIO_Init+0x140>)
 800061c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800061e:	f003 0304 	and.w	r3, r3, #4
 8000622:	60bb      	str	r3, [r7, #8]
 8000624:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000626:	2300      	movs	r3, #0
 8000628:	607b      	str	r3, [r7, #4]
 800062a:	4b34      	ldr	r3, [pc, #208]	@ (80006fc <MX_GPIO_Init+0x140>)
 800062c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800062e:	4a33      	ldr	r2, [pc, #204]	@ (80006fc <MX_GPIO_Init+0x140>)
 8000630:	f043 0302 	orr.w	r3, r3, #2
 8000634:	6313      	str	r3, [r2, #48]	@ 0x30
 8000636:	4b31      	ldr	r3, [pc, #196]	@ (80006fc <MX_GPIO_Init+0x140>)
 8000638:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800063a:	f003 0302 	and.w	r3, r3, #2
 800063e:	607b      	str	r3, [r7, #4]
 8000640:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_8, GPIO_PIN_RESET);
 8000642:	2200      	movs	r2, #0
 8000644:	f44f 71b8 	mov.w	r1, #368	@ 0x170
 8000648:	482d      	ldr	r0, [pc, #180]	@ (8000700 <MX_GPIO_Init+0x144>)
 800064a:	f001 ffa9 	bl	80025a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_12|GPIO_PIN_13
 800064e:	2200      	movs	r2, #0
 8000650:	f24f 0106 	movw	r1, #61446	@ 0xf006
 8000654:	482b      	ldr	r0, [pc, #172]	@ (8000704 <MX_GPIO_Init+0x148>)
 8000656:	f001 ffa3 	bl	80025a0 <HAL_GPIO_WritePin>
                          |GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);
 800065a:	2200      	movs	r2, #0
 800065c:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8000660:	4829      	ldr	r0, [pc, #164]	@ (8000708 <MX_GPIO_Init+0x14c>)
 8000662:	f001 ff9d 	bl	80025a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC4 PC5 PC6 PC8 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_8;
 8000666:	f44f 73b8 	mov.w	r3, #368	@ 0x170
 800066a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800066c:	2301      	movs	r3, #1
 800066e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000670:	2300      	movs	r3, #0
 8000672:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000674:	2300      	movs	r3, #0
 8000676:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000678:	f107 0314 	add.w	r3, r7, #20
 800067c:	4619      	mov	r1, r3
 800067e:	4820      	ldr	r0, [pc, #128]	@ (8000700 <MX_GPIO_Init+0x144>)
 8000680:	f001 fdf2 	bl	8002268 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 PB2 PB12 PB13
                           PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_12|GPIO_PIN_13
 8000684:	f24f 0306 	movw	r3, #61446	@ 0xf006
 8000688:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800068a:	2301      	movs	r3, #1
 800068c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800068e:	2300      	movs	r3, #0
 8000690:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000692:	2300      	movs	r3, #0
 8000694:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000696:	f107 0314 	add.w	r3, r7, #20
 800069a:	4619      	mov	r1, r3
 800069c:	4819      	ldr	r0, [pc, #100]	@ (8000704 <MX_GPIO_Init+0x148>)
 800069e:	f001 fde3 	bl	8002268 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 80006a2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80006a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006a8:	2300      	movs	r3, #0
 80006aa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006ac:	2300      	movs	r3, #0
 80006ae:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006b0:	f107 0314 	add.w	r3, r7, #20
 80006b4:	4619      	mov	r1, r3
 80006b6:	4814      	ldr	r0, [pc, #80]	@ (8000708 <MX_GPIO_Init+0x14c>)
 80006b8:	f001 fdd6 	bl	8002268 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80006bc:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80006c0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006c2:	2301      	movs	r3, #1
 80006c4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006c6:	2300      	movs	r3, #0
 80006c8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006ca:	2300      	movs	r3, #0
 80006cc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006ce:	f107 0314 	add.w	r3, r7, #20
 80006d2:	4619      	mov	r1, r3
 80006d4:	480c      	ldr	r0, [pc, #48]	@ (8000708 <MX_GPIO_Init+0x14c>)
 80006d6:	f001 fdc7 	bl	8002268 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 80006da:	2328      	movs	r3, #40	@ 0x28
 80006dc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006de:	2300      	movs	r3, #0
 80006e0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006e2:	2300      	movs	r3, #0
 80006e4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006e6:	f107 0314 	add.w	r3, r7, #20
 80006ea:	4619      	mov	r1, r3
 80006ec:	4805      	ldr	r0, [pc, #20]	@ (8000704 <MX_GPIO_Init+0x148>)
 80006ee:	f001 fdbb 	bl	8002268 <HAL_GPIO_Init>

}
 80006f2:	bf00      	nop
 80006f4:	3728      	adds	r7, #40	@ 0x28
 80006f6:	46bd      	mov	sp, r7
 80006f8:	bd80      	pop	{r7, pc}
 80006fa:	bf00      	nop
 80006fc:	40023800 	.word	0x40023800
 8000700:	40020800 	.word	0x40020800
 8000704:	40020400 	.word	0x40020400
 8000708:	40020000 	.word	0x40020000

0800070c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000710:	4b12      	ldr	r3, [pc, #72]	@ (800075c <MX_I2C1_Init+0x50>)
 8000712:	4a13      	ldr	r2, [pc, #76]	@ (8000760 <MX_I2C1_Init+0x54>)
 8000714:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000716:	4b11      	ldr	r3, [pc, #68]	@ (800075c <MX_I2C1_Init+0x50>)
 8000718:	4a12      	ldr	r2, [pc, #72]	@ (8000764 <MX_I2C1_Init+0x58>)
 800071a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800071c:	4b0f      	ldr	r3, [pc, #60]	@ (800075c <MX_I2C1_Init+0x50>)
 800071e:	2200      	movs	r2, #0
 8000720:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000722:	4b0e      	ldr	r3, [pc, #56]	@ (800075c <MX_I2C1_Init+0x50>)
 8000724:	2200      	movs	r2, #0
 8000726:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000728:	4b0c      	ldr	r3, [pc, #48]	@ (800075c <MX_I2C1_Init+0x50>)
 800072a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800072e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000730:	4b0a      	ldr	r3, [pc, #40]	@ (800075c <MX_I2C1_Init+0x50>)
 8000732:	2200      	movs	r2, #0
 8000734:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000736:	4b09      	ldr	r3, [pc, #36]	@ (800075c <MX_I2C1_Init+0x50>)
 8000738:	2200      	movs	r2, #0
 800073a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800073c:	4b07      	ldr	r3, [pc, #28]	@ (800075c <MX_I2C1_Init+0x50>)
 800073e:	2200      	movs	r2, #0
 8000740:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000742:	4b06      	ldr	r3, [pc, #24]	@ (800075c <MX_I2C1_Init+0x50>)
 8000744:	2200      	movs	r2, #0
 8000746:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000748:	4804      	ldr	r0, [pc, #16]	@ (800075c <MX_I2C1_Init+0x50>)
 800074a:	f001 ff43 	bl	80025d4 <HAL_I2C_Init>
 800074e:	4603      	mov	r3, r0
 8000750:	2b00      	cmp	r3, #0
 8000752:	d001      	beq.n	8000758 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000754:	f000 f8ce 	bl	80008f4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000758:	bf00      	nop
 800075a:	bd80      	pop	{r7, pc}
 800075c:	200000f0 	.word	0x200000f0
 8000760:	40005400 	.word	0x40005400
 8000764:	000186a0 	.word	0x000186a0

08000768 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000768:	b580      	push	{r7, lr}
 800076a:	b08a      	sub	sp, #40	@ 0x28
 800076c:	af00      	add	r7, sp, #0
 800076e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000770:	f107 0314 	add.w	r3, r7, #20
 8000774:	2200      	movs	r2, #0
 8000776:	601a      	str	r2, [r3, #0]
 8000778:	605a      	str	r2, [r3, #4]
 800077a:	609a      	str	r2, [r3, #8]
 800077c:	60da      	str	r2, [r3, #12]
 800077e:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	681b      	ldr	r3, [r3, #0]
 8000784:	4a19      	ldr	r2, [pc, #100]	@ (80007ec <HAL_I2C_MspInit+0x84>)
 8000786:	4293      	cmp	r3, r2
 8000788:	d12c      	bne.n	80007e4 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800078a:	2300      	movs	r3, #0
 800078c:	613b      	str	r3, [r7, #16]
 800078e:	4b18      	ldr	r3, [pc, #96]	@ (80007f0 <HAL_I2C_MspInit+0x88>)
 8000790:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000792:	4a17      	ldr	r2, [pc, #92]	@ (80007f0 <HAL_I2C_MspInit+0x88>)
 8000794:	f043 0302 	orr.w	r3, r3, #2
 8000798:	6313      	str	r3, [r2, #48]	@ 0x30
 800079a:	4b15      	ldr	r3, [pc, #84]	@ (80007f0 <HAL_I2C_MspInit+0x88>)
 800079c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800079e:	f003 0302 	and.w	r3, r3, #2
 80007a2:	613b      	str	r3, [r7, #16]
 80007a4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80007a6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80007aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80007ac:	2312      	movs	r3, #18
 80007ae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007b0:	2300      	movs	r3, #0
 80007b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007b4:	2303      	movs	r3, #3
 80007b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80007b8:	2304      	movs	r3, #4
 80007ba:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007bc:	f107 0314 	add.w	r3, r7, #20
 80007c0:	4619      	mov	r1, r3
 80007c2:	480c      	ldr	r0, [pc, #48]	@ (80007f4 <HAL_I2C_MspInit+0x8c>)
 80007c4:	f001 fd50 	bl	8002268 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80007c8:	2300      	movs	r3, #0
 80007ca:	60fb      	str	r3, [r7, #12]
 80007cc:	4b08      	ldr	r3, [pc, #32]	@ (80007f0 <HAL_I2C_MspInit+0x88>)
 80007ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007d0:	4a07      	ldr	r2, [pc, #28]	@ (80007f0 <HAL_I2C_MspInit+0x88>)
 80007d2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80007d6:	6413      	str	r3, [r2, #64]	@ 0x40
 80007d8:	4b05      	ldr	r3, [pc, #20]	@ (80007f0 <HAL_I2C_MspInit+0x88>)
 80007da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007dc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80007e0:	60fb      	str	r3, [r7, #12]
 80007e2:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80007e4:	bf00      	nop
 80007e6:	3728      	adds	r7, #40	@ 0x28
 80007e8:	46bd      	mov	sp, r7
 80007ea:	bd80      	pop	{r7, pc}
 80007ec:	40005400 	.word	0x40005400
 80007f0:	40023800 	.word	0x40023800
 80007f4:	40020400 	.word	0x40020400

080007f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007fc:	f001 fafa 	bl	8001df4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000800:	f000 f810 	bl	8000824 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000804:	f7ff feda 	bl	80005bc <MX_GPIO_Init>
  MX_TIM2_Init();
 8000808:	f000 f92e 	bl	8000a68 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 800080c:	f000 fa64 	bl	8000cd8 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8000810:	f7ff ff7c 	bl	800070c <MX_I2C1_Init>
  MX_TIM3_Init();
 8000814:	f000 f974 	bl	8000b00 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  ap_init();
 8000818:	f000 fe34 	bl	8001484 <ap_init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  ap_main();
 800081c:	f000 fe22 	bl	8001464 <ap_main>
 8000820:	e7fc      	b.n	800081c <main+0x24>
	...

08000824 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	b094      	sub	sp, #80	@ 0x50
 8000828:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800082a:	f107 0320 	add.w	r3, r7, #32
 800082e:	2230      	movs	r2, #48	@ 0x30
 8000830:	2100      	movs	r1, #0
 8000832:	4618      	mov	r0, r3
 8000834:	f004 fff6 	bl	8005824 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000838:	f107 030c 	add.w	r3, r7, #12
 800083c:	2200      	movs	r2, #0
 800083e:	601a      	str	r2, [r3, #0]
 8000840:	605a      	str	r2, [r3, #4]
 8000842:	609a      	str	r2, [r3, #8]
 8000844:	60da      	str	r2, [r3, #12]
 8000846:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000848:	2300      	movs	r3, #0
 800084a:	60bb      	str	r3, [r7, #8]
 800084c:	4b27      	ldr	r3, [pc, #156]	@ (80008ec <SystemClock_Config+0xc8>)
 800084e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000850:	4a26      	ldr	r2, [pc, #152]	@ (80008ec <SystemClock_Config+0xc8>)
 8000852:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000856:	6413      	str	r3, [r2, #64]	@ 0x40
 8000858:	4b24      	ldr	r3, [pc, #144]	@ (80008ec <SystemClock_Config+0xc8>)
 800085a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800085c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000860:	60bb      	str	r3, [r7, #8]
 8000862:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000864:	2300      	movs	r3, #0
 8000866:	607b      	str	r3, [r7, #4]
 8000868:	4b21      	ldr	r3, [pc, #132]	@ (80008f0 <SystemClock_Config+0xcc>)
 800086a:	681b      	ldr	r3, [r3, #0]
 800086c:	4a20      	ldr	r2, [pc, #128]	@ (80008f0 <SystemClock_Config+0xcc>)
 800086e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000872:	6013      	str	r3, [r2, #0]
 8000874:	4b1e      	ldr	r3, [pc, #120]	@ (80008f0 <SystemClock_Config+0xcc>)
 8000876:	681b      	ldr	r3, [r3, #0]
 8000878:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800087c:	607b      	str	r3, [r7, #4]
 800087e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000880:	2301      	movs	r3, #1
 8000882:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000884:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000888:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800088a:	2302      	movs	r3, #2
 800088c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800088e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000892:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000894:	2304      	movs	r3, #4
 8000896:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8000898:	2364      	movs	r3, #100	@ 0x64
 800089a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800089c:	2302      	movs	r3, #2
 800089e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80008a0:	2304      	movs	r3, #4
 80008a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008a4:	f107 0320 	add.w	r3, r7, #32
 80008a8:	4618      	mov	r0, r3
 80008aa:	f002 fb31 	bl	8002f10 <HAL_RCC_OscConfig>
 80008ae:	4603      	mov	r3, r0
 80008b0:	2b00      	cmp	r3, #0
 80008b2:	d001      	beq.n	80008b8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80008b4:	f000 f81e 	bl	80008f4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008b8:	230f      	movs	r3, #15
 80008ba:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008bc:	2302      	movs	r3, #2
 80008be:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008c0:	2300      	movs	r3, #0
 80008c2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80008c4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80008c8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80008ca:	2300      	movs	r3, #0
 80008cc:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80008ce:	f107 030c 	add.w	r3, r7, #12
 80008d2:	2103      	movs	r1, #3
 80008d4:	4618      	mov	r0, r3
 80008d6:	f002 fd93 	bl	8003400 <HAL_RCC_ClockConfig>
 80008da:	4603      	mov	r3, r0
 80008dc:	2b00      	cmp	r3, #0
 80008de:	d001      	beq.n	80008e4 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80008e0:	f000 f808 	bl	80008f4 <Error_Handler>
  }
}
 80008e4:	bf00      	nop
 80008e6:	3750      	adds	r7, #80	@ 0x50
 80008e8:	46bd      	mov	sp, r7
 80008ea:	bd80      	pop	{r7, pc}
 80008ec:	40023800 	.word	0x40023800
 80008f0:	40007000 	.word	0x40007000

080008f4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008f4:	b480      	push	{r7}
 80008f6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008f8:	b672      	cpsid	i
}
 80008fa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008fc:	bf00      	nop
 80008fe:	e7fd      	b.n	80008fc <Error_Handler+0x8>

08000900 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000900:	b480      	push	{r7}
 8000902:	b083      	sub	sp, #12
 8000904:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000906:	2300      	movs	r3, #0
 8000908:	607b      	str	r3, [r7, #4]
 800090a:	4b10      	ldr	r3, [pc, #64]	@ (800094c <HAL_MspInit+0x4c>)
 800090c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800090e:	4a0f      	ldr	r2, [pc, #60]	@ (800094c <HAL_MspInit+0x4c>)
 8000910:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000914:	6453      	str	r3, [r2, #68]	@ 0x44
 8000916:	4b0d      	ldr	r3, [pc, #52]	@ (800094c <HAL_MspInit+0x4c>)
 8000918:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800091a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800091e:	607b      	str	r3, [r7, #4]
 8000920:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000922:	2300      	movs	r3, #0
 8000924:	603b      	str	r3, [r7, #0]
 8000926:	4b09      	ldr	r3, [pc, #36]	@ (800094c <HAL_MspInit+0x4c>)
 8000928:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800092a:	4a08      	ldr	r2, [pc, #32]	@ (800094c <HAL_MspInit+0x4c>)
 800092c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000930:	6413      	str	r3, [r2, #64]	@ 0x40
 8000932:	4b06      	ldr	r3, [pc, #24]	@ (800094c <HAL_MspInit+0x4c>)
 8000934:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000936:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800093a:	603b      	str	r3, [r7, #0]
 800093c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800093e:	bf00      	nop
 8000940:	370c      	adds	r7, #12
 8000942:	46bd      	mov	sp, r7
 8000944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000948:	4770      	bx	lr
 800094a:	bf00      	nop
 800094c:	40023800 	.word	0x40023800

08000950 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000950:	b480      	push	{r7}
 8000952:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000954:	bf00      	nop
 8000956:	e7fd      	b.n	8000954 <NMI_Handler+0x4>

08000958 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000958:	b480      	push	{r7}
 800095a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800095c:	bf00      	nop
 800095e:	e7fd      	b.n	800095c <HardFault_Handler+0x4>

08000960 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000960:	b480      	push	{r7}
 8000962:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000964:	bf00      	nop
 8000966:	e7fd      	b.n	8000964 <MemManage_Handler+0x4>

08000968 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000968:	b480      	push	{r7}
 800096a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800096c:	bf00      	nop
 800096e:	e7fd      	b.n	800096c <BusFault_Handler+0x4>

08000970 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000970:	b480      	push	{r7}
 8000972:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000974:	bf00      	nop
 8000976:	e7fd      	b.n	8000974 <UsageFault_Handler+0x4>

08000978 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000978:	b480      	push	{r7}
 800097a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800097c:	bf00      	nop
 800097e:	46bd      	mov	sp, r7
 8000980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000984:	4770      	bx	lr

08000986 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000986:	b480      	push	{r7}
 8000988:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800098a:	bf00      	nop
 800098c:	46bd      	mov	sp, r7
 800098e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000992:	4770      	bx	lr

08000994 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000994:	b480      	push	{r7}
 8000996:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000998:	bf00      	nop
 800099a:	46bd      	mov	sp, r7
 800099c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a0:	4770      	bx	lr

080009a2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80009a2:	b580      	push	{r7, lr}
 80009a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80009a6:	f001 fa77 	bl	8001e98 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80009aa:	bf00      	nop
 80009ac:	bd80      	pop	{r7, pc}
	...

080009b0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80009b4:	4802      	ldr	r0, [pc, #8]	@ (80009c0 <TIM2_IRQHandler+0x10>)
 80009b6:	f003 f84e 	bl	8003a56 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80009ba:	bf00      	nop
 80009bc:	bd80      	pop	{r7, pc}
 80009be:	bf00      	nop
 80009c0:	20000148 	.word	0x20000148

080009c4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80009c8:	4802      	ldr	r0, [pc, #8]	@ (80009d4 <USART2_IRQHandler+0x10>)
 80009ca:	f003 ff15 	bl	80047f8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80009ce:	bf00      	nop
 80009d0:	bd80      	pop	{r7, pc}
 80009d2:	bf00      	nop
 80009d4:	200001d8 	.word	0x200001d8

080009d8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	b086      	sub	sp, #24
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80009e0:	4a14      	ldr	r2, [pc, #80]	@ (8000a34 <_sbrk+0x5c>)
 80009e2:	4b15      	ldr	r3, [pc, #84]	@ (8000a38 <_sbrk+0x60>)
 80009e4:	1ad3      	subs	r3, r2, r3
 80009e6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80009e8:	697b      	ldr	r3, [r7, #20]
 80009ea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80009ec:	4b13      	ldr	r3, [pc, #76]	@ (8000a3c <_sbrk+0x64>)
 80009ee:	681b      	ldr	r3, [r3, #0]
 80009f0:	2b00      	cmp	r3, #0
 80009f2:	d102      	bne.n	80009fa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80009f4:	4b11      	ldr	r3, [pc, #68]	@ (8000a3c <_sbrk+0x64>)
 80009f6:	4a12      	ldr	r2, [pc, #72]	@ (8000a40 <_sbrk+0x68>)
 80009f8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80009fa:	4b10      	ldr	r3, [pc, #64]	@ (8000a3c <_sbrk+0x64>)
 80009fc:	681a      	ldr	r2, [r3, #0]
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	4413      	add	r3, r2
 8000a02:	693a      	ldr	r2, [r7, #16]
 8000a04:	429a      	cmp	r2, r3
 8000a06:	d207      	bcs.n	8000a18 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000a08:	f004 ff14 	bl	8005834 <__errno>
 8000a0c:	4603      	mov	r3, r0
 8000a0e:	220c      	movs	r2, #12
 8000a10:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000a12:	f04f 33ff 	mov.w	r3, #4294967295
 8000a16:	e009      	b.n	8000a2c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000a18:	4b08      	ldr	r3, [pc, #32]	@ (8000a3c <_sbrk+0x64>)
 8000a1a:	681b      	ldr	r3, [r3, #0]
 8000a1c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000a1e:	4b07      	ldr	r3, [pc, #28]	@ (8000a3c <_sbrk+0x64>)
 8000a20:	681a      	ldr	r2, [r3, #0]
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	4413      	add	r3, r2
 8000a26:	4a05      	ldr	r2, [pc, #20]	@ (8000a3c <_sbrk+0x64>)
 8000a28:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000a2a:	68fb      	ldr	r3, [r7, #12]
}
 8000a2c:	4618      	mov	r0, r3
 8000a2e:	3718      	adds	r7, #24
 8000a30:	46bd      	mov	sp, r7
 8000a32:	bd80      	pop	{r7, pc}
 8000a34:	20020000 	.word	0x20020000
 8000a38:	00000400 	.word	0x00000400
 8000a3c:	20000144 	.word	0x20000144
 8000a40:	200003e0 	.word	0x200003e0

08000a44 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000a44:	b480      	push	{r7}
 8000a46:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000a48:	4b06      	ldr	r3, [pc, #24]	@ (8000a64 <SystemInit+0x20>)
 8000a4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000a4e:	4a05      	ldr	r2, [pc, #20]	@ (8000a64 <SystemInit+0x20>)
 8000a50:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000a54:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a58:	bf00      	nop
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a60:	4770      	bx	lr
 8000a62:	bf00      	nop
 8000a64:	e000ed00 	.word	0xe000ed00

08000a68 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b086      	sub	sp, #24
 8000a6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000a6e:	f107 0308 	add.w	r3, r7, #8
 8000a72:	2200      	movs	r2, #0
 8000a74:	601a      	str	r2, [r3, #0]
 8000a76:	605a      	str	r2, [r3, #4]
 8000a78:	609a      	str	r2, [r3, #8]
 8000a7a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a7c:	463b      	mov	r3, r7
 8000a7e:	2200      	movs	r2, #0
 8000a80:	601a      	str	r2, [r3, #0]
 8000a82:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000a84:	4b1d      	ldr	r3, [pc, #116]	@ (8000afc <MX_TIM2_Init+0x94>)
 8000a86:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000a8a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 100-1;
 8000a8c:	4b1b      	ldr	r3, [pc, #108]	@ (8000afc <MX_TIM2_Init+0x94>)
 8000a8e:	2263      	movs	r2, #99	@ 0x63
 8000a90:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a92:	4b1a      	ldr	r3, [pc, #104]	@ (8000afc <MX_TIM2_Init+0x94>)
 8000a94:	2200      	movs	r2, #0
 8000a96:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 8000a98:	4b18      	ldr	r3, [pc, #96]	@ (8000afc <MX_TIM2_Init+0x94>)
 8000a9a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000a9e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000aa0:	4b16      	ldr	r3, [pc, #88]	@ (8000afc <MX_TIM2_Init+0x94>)
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000aa6:	4b15      	ldr	r3, [pc, #84]	@ (8000afc <MX_TIM2_Init+0x94>)
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000aac:	4813      	ldr	r0, [pc, #76]	@ (8000afc <MX_TIM2_Init+0x94>)
 8000aae:	f002 fec7 	bl	8003840 <HAL_TIM_Base_Init>
 8000ab2:	4603      	mov	r3, r0
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	d001      	beq.n	8000abc <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000ab8:	f7ff ff1c 	bl	80008f4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000abc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ac0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000ac2:	f107 0308 	add.w	r3, r7, #8
 8000ac6:	4619      	mov	r1, r3
 8000ac8:	480c      	ldr	r0, [pc, #48]	@ (8000afc <MX_TIM2_Init+0x94>)
 8000aca:	f003 f977 	bl	8003dbc <HAL_TIM_ConfigClockSource>
 8000ace:	4603      	mov	r3, r0
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	d001      	beq.n	8000ad8 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000ad4:	f7ff ff0e 	bl	80008f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ad8:	2300      	movs	r3, #0
 8000ada:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000adc:	2300      	movs	r3, #0
 8000ade:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000ae0:	463b      	mov	r3, r7
 8000ae2:	4619      	mov	r1, r3
 8000ae4:	4805      	ldr	r0, [pc, #20]	@ (8000afc <MX_TIM2_Init+0x94>)
 8000ae6:	f003 fd05 	bl	80044f4 <HAL_TIMEx_MasterConfigSynchronization>
 8000aea:	4603      	mov	r3, r0
 8000aec:	2b00      	cmp	r3, #0
 8000aee:	d001      	beq.n	8000af4 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000af0:	f7ff ff00 	bl	80008f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000af4:	bf00      	nop
 8000af6:	3718      	adds	r7, #24
 8000af8:	46bd      	mov	sp, r7
 8000afa:	bd80      	pop	{r7, pc}
 8000afc:	20000148 	.word	0x20000148

08000b00 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	b08e      	sub	sp, #56	@ 0x38
 8000b04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000b06:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	601a      	str	r2, [r3, #0]
 8000b0e:	605a      	str	r2, [r3, #4]
 8000b10:	609a      	str	r2, [r3, #8]
 8000b12:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b14:	f107 0320 	add.w	r3, r7, #32
 8000b18:	2200      	movs	r2, #0
 8000b1a:	601a      	str	r2, [r3, #0]
 8000b1c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000b1e:	1d3b      	adds	r3, r7, #4
 8000b20:	2200      	movs	r2, #0
 8000b22:	601a      	str	r2, [r3, #0]
 8000b24:	605a      	str	r2, [r3, #4]
 8000b26:	609a      	str	r2, [r3, #8]
 8000b28:	60da      	str	r2, [r3, #12]
 8000b2a:	611a      	str	r2, [r3, #16]
 8000b2c:	615a      	str	r2, [r3, #20]
 8000b2e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000b30:	4b2c      	ldr	r3, [pc, #176]	@ (8000be4 <MX_TIM3_Init+0xe4>)
 8000b32:	4a2d      	ldr	r2, [pc, #180]	@ (8000be8 <MX_TIM3_Init+0xe8>)
 8000b34:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000b36:	4b2b      	ldr	r3, [pc, #172]	@ (8000be4 <MX_TIM3_Init+0xe4>)
 8000b38:	2200      	movs	r2, #0
 8000b3a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b3c:	4b29      	ldr	r3, [pc, #164]	@ (8000be4 <MX_TIM3_Init+0xe4>)
 8000b3e:	2200      	movs	r2, #0
 8000b40:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8000b42:	4b28      	ldr	r3, [pc, #160]	@ (8000be4 <MX_TIM3_Init+0xe4>)
 8000b44:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000b48:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b4a:	4b26      	ldr	r3, [pc, #152]	@ (8000be4 <MX_TIM3_Init+0xe4>)
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b50:	4b24      	ldr	r3, [pc, #144]	@ (8000be4 <MX_TIM3_Init+0xe4>)
 8000b52:	2200      	movs	r2, #0
 8000b54:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000b56:	4823      	ldr	r0, [pc, #140]	@ (8000be4 <MX_TIM3_Init+0xe4>)
 8000b58:	f002 fe72 	bl	8003840 <HAL_TIM_Base_Init>
 8000b5c:	4603      	mov	r3, r0
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d001      	beq.n	8000b66 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8000b62:	f7ff fec7 	bl	80008f4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b66:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b6a:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000b6c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000b70:	4619      	mov	r1, r3
 8000b72:	481c      	ldr	r0, [pc, #112]	@ (8000be4 <MX_TIM3_Init+0xe4>)
 8000b74:	f003 f922 	bl	8003dbc <HAL_TIM_ConfigClockSource>
 8000b78:	4603      	mov	r3, r0
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d001      	beq.n	8000b82 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8000b7e:	f7ff feb9 	bl	80008f4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000b82:	4818      	ldr	r0, [pc, #96]	@ (8000be4 <MX_TIM3_Init+0xe4>)
 8000b84:	f002 ff0e 	bl	80039a4 <HAL_TIM_PWM_Init>
 8000b88:	4603      	mov	r3, r0
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d001      	beq.n	8000b92 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8000b8e:	f7ff feb1 	bl	80008f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b92:	2300      	movs	r3, #0
 8000b94:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b96:	2300      	movs	r3, #0
 8000b98:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000b9a:	f107 0320 	add.w	r3, r7, #32
 8000b9e:	4619      	mov	r1, r3
 8000ba0:	4810      	ldr	r0, [pc, #64]	@ (8000be4 <MX_TIM3_Init+0xe4>)
 8000ba2:	f003 fca7 	bl	80044f4 <HAL_TIMEx_MasterConfigSynchronization>
 8000ba6:	4603      	mov	r3, r0
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d001      	beq.n	8000bb0 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8000bac:	f7ff fea2 	bl	80008f4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000bb0:	2360      	movs	r3, #96	@ 0x60
 8000bb2:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000bb4:	2300      	movs	r3, #0
 8000bb6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000bb8:	2300      	movs	r3, #0
 8000bba:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000bbc:	2300      	movs	r3, #0
 8000bbe:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000bc0:	1d3b      	adds	r3, r7, #4
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	4619      	mov	r1, r3
 8000bc6:	4807      	ldr	r0, [pc, #28]	@ (8000be4 <MX_TIM3_Init+0xe4>)
 8000bc8:	f003 f836 	bl	8003c38 <HAL_TIM_PWM_ConfigChannel>
 8000bcc:	4603      	mov	r3, r0
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d001      	beq.n	8000bd6 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8000bd2:	f7ff fe8f 	bl	80008f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000bd6:	4803      	ldr	r0, [pc, #12]	@ (8000be4 <MX_TIM3_Init+0xe4>)
 8000bd8:	f000 f844 	bl	8000c64 <HAL_TIM_MspPostInit>

}
 8000bdc:	bf00      	nop
 8000bde:	3738      	adds	r7, #56	@ 0x38
 8000be0:	46bd      	mov	sp, r7
 8000be2:	bd80      	pop	{r7, pc}
 8000be4:	20000190 	.word	0x20000190
 8000be8:	40000400 	.word	0x40000400

08000bec <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000bec:	b580      	push	{r7, lr}
 8000bee:	b084      	sub	sp, #16
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000bfc:	d116      	bne.n	8000c2c <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000bfe:	2300      	movs	r3, #0
 8000c00:	60fb      	str	r3, [r7, #12]
 8000c02:	4b16      	ldr	r3, [pc, #88]	@ (8000c5c <HAL_TIM_Base_MspInit+0x70>)
 8000c04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c06:	4a15      	ldr	r2, [pc, #84]	@ (8000c5c <HAL_TIM_Base_MspInit+0x70>)
 8000c08:	f043 0301 	orr.w	r3, r3, #1
 8000c0c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c0e:	4b13      	ldr	r3, [pc, #76]	@ (8000c5c <HAL_TIM_Base_MspInit+0x70>)
 8000c10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c12:	f003 0301 	and.w	r3, r3, #1
 8000c16:	60fb      	str	r3, [r7, #12]
 8000c18:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	2100      	movs	r1, #0
 8000c1e:	201c      	movs	r0, #28
 8000c20:	f001 fa59 	bl	80020d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000c24:	201c      	movs	r0, #28
 8000c26:	f001 fa72 	bl	800210e <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8000c2a:	e012      	b.n	8000c52 <HAL_TIM_Base_MspInit+0x66>
  else if(tim_baseHandle->Instance==TIM3)
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	4a0b      	ldr	r2, [pc, #44]	@ (8000c60 <HAL_TIM_Base_MspInit+0x74>)
 8000c32:	4293      	cmp	r3, r2
 8000c34:	d10d      	bne.n	8000c52 <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000c36:	2300      	movs	r3, #0
 8000c38:	60bb      	str	r3, [r7, #8]
 8000c3a:	4b08      	ldr	r3, [pc, #32]	@ (8000c5c <HAL_TIM_Base_MspInit+0x70>)
 8000c3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c3e:	4a07      	ldr	r2, [pc, #28]	@ (8000c5c <HAL_TIM_Base_MspInit+0x70>)
 8000c40:	f043 0302 	orr.w	r3, r3, #2
 8000c44:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c46:	4b05      	ldr	r3, [pc, #20]	@ (8000c5c <HAL_TIM_Base_MspInit+0x70>)
 8000c48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c4a:	f003 0302 	and.w	r3, r3, #2
 8000c4e:	60bb      	str	r3, [r7, #8]
 8000c50:	68bb      	ldr	r3, [r7, #8]
}
 8000c52:	bf00      	nop
 8000c54:	3710      	adds	r7, #16
 8000c56:	46bd      	mov	sp, r7
 8000c58:	bd80      	pop	{r7, pc}
 8000c5a:	bf00      	nop
 8000c5c:	40023800 	.word	0x40023800
 8000c60:	40000400 	.word	0x40000400

08000c64 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b088      	sub	sp, #32
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c6c:	f107 030c 	add.w	r3, r7, #12
 8000c70:	2200      	movs	r2, #0
 8000c72:	601a      	str	r2, [r3, #0]
 8000c74:	605a      	str	r2, [r3, #4]
 8000c76:	609a      	str	r2, [r3, #8]
 8000c78:	60da      	str	r2, [r3, #12]
 8000c7a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	4a12      	ldr	r2, [pc, #72]	@ (8000ccc <HAL_TIM_MspPostInit+0x68>)
 8000c82:	4293      	cmp	r3, r2
 8000c84:	d11d      	bne.n	8000cc2 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c86:	2300      	movs	r3, #0
 8000c88:	60bb      	str	r3, [r7, #8]
 8000c8a:	4b11      	ldr	r3, [pc, #68]	@ (8000cd0 <HAL_TIM_MspPostInit+0x6c>)
 8000c8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c8e:	4a10      	ldr	r2, [pc, #64]	@ (8000cd0 <HAL_TIM_MspPostInit+0x6c>)
 8000c90:	f043 0302 	orr.w	r3, r3, #2
 8000c94:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c96:	4b0e      	ldr	r3, [pc, #56]	@ (8000cd0 <HAL_TIM_MspPostInit+0x6c>)
 8000c98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c9a:	f003 0302 	and.w	r3, r3, #2
 8000c9e:	60bb      	str	r3, [r7, #8]
 8000ca0:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000ca2:	2310      	movs	r3, #16
 8000ca4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ca6:	2302      	movs	r3, #2
 8000ca8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000caa:	2300      	movs	r3, #0
 8000cac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cae:	2300      	movs	r3, #0
 8000cb0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000cb2:	2302      	movs	r3, #2
 8000cb4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cb6:	f107 030c 	add.w	r3, r7, #12
 8000cba:	4619      	mov	r1, r3
 8000cbc:	4805      	ldr	r0, [pc, #20]	@ (8000cd4 <HAL_TIM_MspPostInit+0x70>)
 8000cbe:	f001 fad3 	bl	8002268 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8000cc2:	bf00      	nop
 8000cc4:	3720      	adds	r7, #32
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	bd80      	pop	{r7, pc}
 8000cca:	bf00      	nop
 8000ccc:	40000400 	.word	0x40000400
 8000cd0:	40023800 	.word	0x40023800
 8000cd4:	40020400 	.word	0x40020400

08000cd8 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000cdc:	4b11      	ldr	r3, [pc, #68]	@ (8000d24 <MX_USART2_UART_Init+0x4c>)
 8000cde:	4a12      	ldr	r2, [pc, #72]	@ (8000d28 <MX_USART2_UART_Init+0x50>)
 8000ce0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000ce2:	4b10      	ldr	r3, [pc, #64]	@ (8000d24 <MX_USART2_UART_Init+0x4c>)
 8000ce4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000ce8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000cea:	4b0e      	ldr	r3, [pc, #56]	@ (8000d24 <MX_USART2_UART_Init+0x4c>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000cf0:	4b0c      	ldr	r3, [pc, #48]	@ (8000d24 <MX_USART2_UART_Init+0x4c>)
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000cf6:	4b0b      	ldr	r3, [pc, #44]	@ (8000d24 <MX_USART2_UART_Init+0x4c>)
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000cfc:	4b09      	ldr	r3, [pc, #36]	@ (8000d24 <MX_USART2_UART_Init+0x4c>)
 8000cfe:	220c      	movs	r2, #12
 8000d00:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d02:	4b08      	ldr	r3, [pc, #32]	@ (8000d24 <MX_USART2_UART_Init+0x4c>)
 8000d04:	2200      	movs	r2, #0
 8000d06:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d08:	4b06      	ldr	r3, [pc, #24]	@ (8000d24 <MX_USART2_UART_Init+0x4c>)
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000d0e:	4805      	ldr	r0, [pc, #20]	@ (8000d24 <MX_USART2_UART_Init+0x4c>)
 8000d10:	f003 fc72 	bl	80045f8 <HAL_UART_Init>
 8000d14:	4603      	mov	r3, r0
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d001      	beq.n	8000d1e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000d1a:	f7ff fdeb 	bl	80008f4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000d1e:	bf00      	nop
 8000d20:	bd80      	pop	{r7, pc}
 8000d22:	bf00      	nop
 8000d24:	200001d8 	.word	0x200001d8
 8000d28:	40004400 	.word	0x40004400

08000d2c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	b08a      	sub	sp, #40	@ 0x28
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d34:	f107 0314 	add.w	r3, r7, #20
 8000d38:	2200      	movs	r2, #0
 8000d3a:	601a      	str	r2, [r3, #0]
 8000d3c:	605a      	str	r2, [r3, #4]
 8000d3e:	609a      	str	r2, [r3, #8]
 8000d40:	60da      	str	r2, [r3, #12]
 8000d42:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	4a1d      	ldr	r2, [pc, #116]	@ (8000dc0 <HAL_UART_MspInit+0x94>)
 8000d4a:	4293      	cmp	r3, r2
 8000d4c:	d133      	bne.n	8000db6 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000d4e:	2300      	movs	r3, #0
 8000d50:	613b      	str	r3, [r7, #16]
 8000d52:	4b1c      	ldr	r3, [pc, #112]	@ (8000dc4 <HAL_UART_MspInit+0x98>)
 8000d54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d56:	4a1b      	ldr	r2, [pc, #108]	@ (8000dc4 <HAL_UART_MspInit+0x98>)
 8000d58:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000d5c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d5e:	4b19      	ldr	r3, [pc, #100]	@ (8000dc4 <HAL_UART_MspInit+0x98>)
 8000d60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000d66:	613b      	str	r3, [r7, #16]
 8000d68:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	60fb      	str	r3, [r7, #12]
 8000d6e:	4b15      	ldr	r3, [pc, #84]	@ (8000dc4 <HAL_UART_MspInit+0x98>)
 8000d70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d72:	4a14      	ldr	r2, [pc, #80]	@ (8000dc4 <HAL_UART_MspInit+0x98>)
 8000d74:	f043 0301 	orr.w	r3, r3, #1
 8000d78:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d7a:	4b12      	ldr	r3, [pc, #72]	@ (8000dc4 <HAL_UART_MspInit+0x98>)
 8000d7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d7e:	f003 0301 	and.w	r3, r3, #1
 8000d82:	60fb      	str	r3, [r7, #12]
 8000d84:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000d86:	230c      	movs	r3, #12
 8000d88:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d8a:	2302      	movs	r3, #2
 8000d8c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d8e:	2300      	movs	r3, #0
 8000d90:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d92:	2303      	movs	r3, #3
 8000d94:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000d96:	2307      	movs	r3, #7
 8000d98:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d9a:	f107 0314 	add.w	r3, r7, #20
 8000d9e:	4619      	mov	r1, r3
 8000da0:	4809      	ldr	r0, [pc, #36]	@ (8000dc8 <HAL_UART_MspInit+0x9c>)
 8000da2:	f001 fa61 	bl	8002268 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000da6:	2200      	movs	r2, #0
 8000da8:	2100      	movs	r1, #0
 8000daa:	2026      	movs	r0, #38	@ 0x26
 8000dac:	f001 f993 	bl	80020d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000db0:	2026      	movs	r0, #38	@ 0x26
 8000db2:	f001 f9ac 	bl	800210e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000db6:	bf00      	nop
 8000db8:	3728      	adds	r7, #40	@ 0x28
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	bd80      	pop	{r7, pc}
 8000dbe:	bf00      	nop
 8000dc0:	40004400 	.word	0x40004400
 8000dc4:	40023800 	.word	0x40023800
 8000dc8:	40020000 	.word	0x40020000

08000dcc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000dcc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000e04 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000dd0:	f7ff fe38 	bl	8000a44 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000dd4:	480c      	ldr	r0, [pc, #48]	@ (8000e08 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000dd6:	490d      	ldr	r1, [pc, #52]	@ (8000e0c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000dd8:	4a0d      	ldr	r2, [pc, #52]	@ (8000e10 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000dda:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ddc:	e002      	b.n	8000de4 <LoopCopyDataInit>

08000dde <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000dde:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000de0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000de2:	3304      	adds	r3, #4

08000de4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000de4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000de6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000de8:	d3f9      	bcc.n	8000dde <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000dea:	4a0a      	ldr	r2, [pc, #40]	@ (8000e14 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000dec:	4c0a      	ldr	r4, [pc, #40]	@ (8000e18 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000dee:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000df0:	e001      	b.n	8000df6 <LoopFillZerobss>

08000df2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000df2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000df4:	3204      	adds	r2, #4

08000df6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000df6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000df8:	d3fb      	bcc.n	8000df2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000dfa:	f004 fd21 	bl	8005840 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000dfe:	f7ff fcfb 	bl	80007f8 <main>
  bx  lr    
 8000e02:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000e04:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000e08:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e0c:	200000d4 	.word	0x200000d4
  ldr r2, =_sidata
 8000e10:	0800620c 	.word	0x0800620c
  ldr r2, =_sbss
 8000e14:	200000d4 	.word	0x200000d4
  ldr r4, =_ebss
 8000e18:	200003dc 	.word	0x200003dc

08000e1c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000e1c:	e7fe      	b.n	8000e1c <ADC_IRQHandler>

08000e1e <Controller_Excute>:

static watchModeState_t modeState = TIME_WATCH;
inputData_TypeDef controlData = {0};

void Controller_Excute()
{
 8000e1e:	b580      	push	{r7, lr}
 8000e20:	af00      	add	r7, sp, #0
	Controller_Mode();
 8000e22:	f000 f843 	bl	8000eac <Controller_Mode>
}
 8000e26:	bf00      	nop
 8000e28:	bd80      	pop	{r7, pc}
	...

08000e2c <Controller_SetInputData>:

void Controller_SetInputData(inputData_TypeDef inputData)
{
 8000e2c:	b480      	push	{r7}
 8000e2e:	b083      	sub	sp, #12
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	463b      	mov	r3, r7
 8000e34:	e883 0003 	stmia.w	r3, {r0, r1}
	if (inputData.id == controlId_MODE) {
 8000e38:	683b      	ldr	r3, [r7, #0]
 8000e3a:	2b01      	cmp	r3, #1
 8000e3c:	d106      	bne.n	8000e4c <Controller_SetInputData+0x20>
		controlData.id = controlId_MODE;
 8000e3e:	4b1a      	ldr	r3, [pc, #104]	@ (8000ea8 <Controller_SetInputData+0x7c>)
 8000e40:	2201      	movs	r2, #1
 8000e42:	601a      	str	r2, [r3, #0]
		controlData.data = controlData_MODE_ACT;
 8000e44:	4b18      	ldr	r3, [pc, #96]	@ (8000ea8 <Controller_SetInputData+0x7c>)
 8000e46:	2201      	movs	r2, #1
 8000e48:	605a      	str	r2, [r3, #4]
	}
	else if (inputData.id == controlId_BTN_CLEAR) {
		controlData.id = controlId_BTN_CLEAR;
		controlData.data = controlData_STOPWATCH_ACT;
	}
}
 8000e4a:	e026      	b.n	8000e9a <Controller_SetInputData+0x6e>
	else if (inputData.id == controlId_RUN_STOP) {
 8000e4c:	683b      	ldr	r3, [r7, #0]
 8000e4e:	2b02      	cmp	r3, #2
 8000e50:	d106      	bne.n	8000e60 <Controller_SetInputData+0x34>
		controlData.id = controlId_RUN_STOP;
 8000e52:	4b15      	ldr	r3, [pc, #84]	@ (8000ea8 <Controller_SetInputData+0x7c>)
 8000e54:	2202      	movs	r2, #2
 8000e56:	601a      	str	r2, [r3, #0]
		controlData.data = controlData_STOPWATCH_ACT;
 8000e58:	4b13      	ldr	r3, [pc, #76]	@ (8000ea8 <Controller_SetInputData+0x7c>)
 8000e5a:	2203      	movs	r2, #3
 8000e5c:	605a      	str	r2, [r3, #4]
}
 8000e5e:	e01c      	b.n	8000e9a <Controller_SetInputData+0x6e>
	else if (inputData.id == controlId_RUN) {
 8000e60:	683b      	ldr	r3, [r7, #0]
 8000e62:	2b04      	cmp	r3, #4
 8000e64:	d106      	bne.n	8000e74 <Controller_SetInputData+0x48>
		controlData.id = controlId_RUN;
 8000e66:	4b10      	ldr	r3, [pc, #64]	@ (8000ea8 <Controller_SetInputData+0x7c>)
 8000e68:	2204      	movs	r2, #4
 8000e6a:	601a      	str	r2, [r3, #0]
		controlData.data = controlData_STOPWATCH_ACT;
 8000e6c:	4b0e      	ldr	r3, [pc, #56]	@ (8000ea8 <Controller_SetInputData+0x7c>)
 8000e6e:	2203      	movs	r2, #3
 8000e70:	605a      	str	r2, [r3, #4]
}
 8000e72:	e012      	b.n	8000e9a <Controller_SetInputData+0x6e>
	else if (inputData.id == controlId_STOP) {
 8000e74:	683b      	ldr	r3, [r7, #0]
 8000e76:	2b03      	cmp	r3, #3
 8000e78:	d106      	bne.n	8000e88 <Controller_SetInputData+0x5c>
		controlData.id = controlId_STOP;
 8000e7a:	4b0b      	ldr	r3, [pc, #44]	@ (8000ea8 <Controller_SetInputData+0x7c>)
 8000e7c:	2203      	movs	r2, #3
 8000e7e:	601a      	str	r2, [r3, #0]
		controlData.data = controlData_STOPWATCH_ACT;
 8000e80:	4b09      	ldr	r3, [pc, #36]	@ (8000ea8 <Controller_SetInputData+0x7c>)
 8000e82:	2203      	movs	r2, #3
 8000e84:	605a      	str	r2, [r3, #4]
}
 8000e86:	e008      	b.n	8000e9a <Controller_SetInputData+0x6e>
	else if (inputData.id == controlId_BTN_CLEAR) {
 8000e88:	683b      	ldr	r3, [r7, #0]
 8000e8a:	2b05      	cmp	r3, #5
 8000e8c:	d105      	bne.n	8000e9a <Controller_SetInputData+0x6e>
		controlData.id = controlId_BTN_CLEAR;
 8000e8e:	4b06      	ldr	r3, [pc, #24]	@ (8000ea8 <Controller_SetInputData+0x7c>)
 8000e90:	2205      	movs	r2, #5
 8000e92:	601a      	str	r2, [r3, #0]
		controlData.data = controlData_STOPWATCH_ACT;
 8000e94:	4b04      	ldr	r3, [pc, #16]	@ (8000ea8 <Controller_SetInputData+0x7c>)
 8000e96:	2203      	movs	r2, #3
 8000e98:	605a      	str	r2, [r3, #4]
}
 8000e9a:	bf00      	nop
 8000e9c:	370c      	adds	r7, #12
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea4:	4770      	bx	lr
 8000ea6:	bf00      	nop
 8000ea8:	20000224 	.word	0x20000224

08000eac <Controller_Mode>:

void Controller_Mode()
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	af00      	add	r7, sp, #0
	switch (modeState) {
 8000eb0:	4b1c      	ldr	r3, [pc, #112]	@ (8000f24 <Controller_Mode+0x78>)
 8000eb2:	781b      	ldrb	r3, [r3, #0]
 8000eb4:	2b00      	cmp	r3, #0
 8000eb6:	d002      	beq.n	8000ebe <Controller_Mode+0x12>
 8000eb8:	2b01      	cmp	r3, #1
 8000eba:	d00d      	beq.n	8000ed8 <Controller_Mode+0x2c>
			modeState = STOP_WATCH;
		}
		StopWatch_Excute();
		break;
	}
}
 8000ebc:	e02f      	b.n	8000f1e <Controller_Mode+0x72>
		if (controlData.id == controlId_MODE) {
 8000ebe:	4b1a      	ldr	r3, [pc, #104]	@ (8000f28 <Controller_Mode+0x7c>)
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	2b01      	cmp	r3, #1
 8000ec4:	d105      	bne.n	8000ed2 <Controller_Mode+0x26>
			controlData.id = controlId_NO_CONTROL;
 8000ec6:	4b18      	ldr	r3, [pc, #96]	@ (8000f28 <Controller_Mode+0x7c>)
 8000ec8:	2200      	movs	r2, #0
 8000eca:	601a      	str	r2, [r3, #0]
			modeState = STOP_WATCH;
 8000ecc:	4b15      	ldr	r3, [pc, #84]	@ (8000f24 <Controller_Mode+0x78>)
 8000ece:	2201      	movs	r2, #1
 8000ed0:	701a      	strb	r2, [r3, #0]
		TimeWatch_Excute();
 8000ed2:	f000 fc0d 	bl	80016f0 <TimeWatch_Excute>
		break;
 8000ed6:	e022      	b.n	8000f1e <Controller_Mode+0x72>
		if (controlData.id == controlId_MODE) {
 8000ed8:	4b13      	ldr	r3, [pc, #76]	@ (8000f28 <Controller_Mode+0x7c>)
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	2b01      	cmp	r3, #1
 8000ede:	d106      	bne.n	8000eee <Controller_Mode+0x42>
			controlData.id = controlId_NO_CONTROL;
 8000ee0:	4b11      	ldr	r3, [pc, #68]	@ (8000f28 <Controller_Mode+0x7c>)
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	601a      	str	r2, [r3, #0]
			modeState = TIME_WATCH;
 8000ee6:	4b0f      	ldr	r3, [pc, #60]	@ (8000f24 <Controller_Mode+0x78>)
 8000ee8:	2200      	movs	r2, #0
 8000eea:	701a      	strb	r2, [r3, #0]
 8000eec:	e014      	b.n	8000f18 <Controller_Mode+0x6c>
		} else if (controlData.id == controlId_MODE) {
 8000eee:	4b0e      	ldr	r3, [pc, #56]	@ (8000f28 <Controller_Mode+0x7c>)
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	2b01      	cmp	r3, #1
 8000ef4:	d106      	bne.n	8000f04 <Controller_Mode+0x58>
			controlData.id = controlId_NO_CONTROL;
 8000ef6:	4b0c      	ldr	r3, [pc, #48]	@ (8000f28 <Controller_Mode+0x7c>)
 8000ef8:	2200      	movs	r2, #0
 8000efa:	601a      	str	r2, [r3, #0]
			modeState = STOP_WATCH;
 8000efc:	4b09      	ldr	r3, [pc, #36]	@ (8000f24 <Controller_Mode+0x78>)
 8000efe:	2201      	movs	r2, #1
 8000f00:	701a      	strb	r2, [r3, #0]
 8000f02:	e009      	b.n	8000f18 <Controller_Mode+0x6c>
		} else if (controlData.id == controlId_MODE) {
 8000f04:	4b08      	ldr	r3, [pc, #32]	@ (8000f28 <Controller_Mode+0x7c>)
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	2b01      	cmp	r3, #1
 8000f0a:	d105      	bne.n	8000f18 <Controller_Mode+0x6c>
			controlData.id = controlId_NO_CONTROL;
 8000f0c:	4b06      	ldr	r3, [pc, #24]	@ (8000f28 <Controller_Mode+0x7c>)
 8000f0e:	2200      	movs	r2, #0
 8000f10:	601a      	str	r2, [r3, #0]
			modeState = STOP_WATCH;
 8000f12:	4b04      	ldr	r3, [pc, #16]	@ (8000f24 <Controller_Mode+0x78>)
 8000f14:	2201      	movs	r2, #1
 8000f16:	701a      	strb	r2, [r3, #0]
		StopWatch_Excute();
 8000f18:	f000 fb1c 	bl	8001554 <StopWatch_Excute>
		break;
 8000f1c:	bf00      	nop
}
 8000f1e:	bf00      	nop
 8000f20:	bd80      	pop	{r7, pc}
 8000f22:	bf00      	nop
 8000f24:	20000220 	.word	0x20000220
 8000f28:	20000224 	.word	0x20000224

08000f2c <Listener_Init>:

static uint8_t rxData = 0;
static CircleQue_tpye uartRxQue = {0};

void Listener_Init()
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	af00      	add	r7, sp, #0
	Button_Init(&hBtnMode, GPIOB, GPIO_PIN_5);
 8000f30:	2220      	movs	r2, #32
 8000f32:	490c      	ldr	r1, [pc, #48]	@ (8000f64 <Listener_Init+0x38>)
 8000f34:	480c      	ldr	r0, [pc, #48]	@ (8000f68 <Listener_Init+0x3c>)
 8000f36:	f000 fbe7 	bl	8001708 <Button_Init>
	Button_Init(&hBtnRunStop, GPIOB, GPIO_PIN_3);
 8000f3a:	2208      	movs	r2, #8
 8000f3c:	4909      	ldr	r1, [pc, #36]	@ (8000f64 <Listener_Init+0x38>)
 8000f3e:	480b      	ldr	r0, [pc, #44]	@ (8000f6c <Listener_Init+0x40>)
 8000f40:	f000 fbe2 	bl	8001708 <Button_Init>
	Button_Init(&hBtnClear, GPIOA, GPIO_PIN_10);
 8000f44:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000f48:	4909      	ldr	r1, [pc, #36]	@ (8000f70 <Listener_Init+0x44>)
 8000f4a:	480a      	ldr	r0, [pc, #40]	@ (8000f74 <Listener_Init+0x48>)
 8000f4c:	f000 fbdc 	bl	8001708 <Button_Init>
	HAL_UART_Receive_IT(&huart2, &rxData, 1); // uart recv interrupt enable(UART IT initializing)
 8000f50:	2201      	movs	r2, #1
 8000f52:	4909      	ldr	r1, [pc, #36]	@ (8000f78 <Listener_Init+0x4c>)
 8000f54:	4809      	ldr	r0, [pc, #36]	@ (8000f7c <Listener_Init+0x50>)
 8000f56:	f003 fc2a 	bl	80047ae <HAL_UART_Receive_IT>
	queInit(&uartRxQue);
 8000f5a:	4809      	ldr	r0, [pc, #36]	@ (8000f80 <Listener_Init+0x54>)
 8000f5c:	f004 fbb8 	bl	80056d0 <queInit>
}
 8000f60:	bf00      	nop
 8000f62:	bd80      	pop	{r7, pc}
 8000f64:	40020400 	.word	0x40020400
 8000f68:	2000025c 	.word	0x2000025c
 8000f6c:	20000268 	.word	0x20000268
 8000f70:	40020000 	.word	0x40020000
 8000f74:	20000274 	.word	0x20000274
 8000f78:	2000022c 	.word	0x2000022c
 8000f7c:	200001d8 	.word	0x200001d8
 8000f80:	20000230 	.word	0x20000230

08000f84 <Listener_Excute>:

void Listener_Excute()
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	af00      	add	r7, sp, #0
	Listener_CheckButton();
 8000f88:	f000 f804 	bl	8000f94 <Listener_CheckButton>
	Listener_CheckUART();
 8000f8c:	f000 f84e 	bl	800102c <Listener_CheckUART>
}
 8000f90:	bf00      	nop
 8000f92:	bd80      	pop	{r7, pc}

08000f94 <Listener_CheckButton>:

void Listener_CheckButton() { // check button state
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b084      	sub	sp, #16
 8000f98:	af00      	add	r7, sp, #0
	static uint32_t chkBtnTime = 0;
	uint32_t curTick = HAL_GetTick();
 8000f9a:	f000 ff91 	bl	8001ec0 <HAL_GetTick>
 8000f9e:	60f8      	str	r0, [r7, #12]

	if(curTick - chkBtnTime < 10) return;
 8000fa0:	4b1e      	ldr	r3, [pc, #120]	@ (800101c <Listener_CheckButton+0x88>)
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	68fa      	ldr	r2, [r7, #12]
 8000fa6:	1ad3      	subs	r3, r2, r3
 8000fa8:	2b09      	cmp	r3, #9
 8000faa:	d932      	bls.n	8001012 <Listener_CheckButton+0x7e>
	chkBtnTime = curTick;
 8000fac:	4a1b      	ldr	r2, [pc, #108]	@ (800101c <Listener_CheckButton+0x88>)
 8000fae:	68fb      	ldr	r3, [r7, #12]
 8000fb0:	6013      	str	r3, [r2, #0]

	inputData_TypeDef inputData;

	if (Button_GetState(&hBtnMode)== ACT_RELEASED) {
 8000fb2:	481b      	ldr	r0, [pc, #108]	@ (8001020 <Listener_CheckButton+0x8c>)
 8000fb4:	f000 fbbe 	bl	8001734 <Button_GetState>
 8000fb8:	4603      	mov	r3, r0
 8000fba:	2b02      	cmp	r3, #2
 8000fbc:	d109      	bne.n	8000fd2 <Listener_CheckButton+0x3e>
		inputData.id = controlId_MODE;
 8000fbe:	2301      	movs	r3, #1
 8000fc0:	607b      	str	r3, [r7, #4]
		inputData.data = controlData_MODE_ACT;
 8000fc2:	2301      	movs	r3, #1
 8000fc4:	60bb      	str	r3, [r7, #8]
		Controller_SetInputData(inputData);
 8000fc6:	1d3b      	adds	r3, r7, #4
 8000fc8:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000fcc:	f7ff ff2e 	bl	8000e2c <Controller_SetInputData>
		return;
 8000fd0:	e020      	b.n	8001014 <Listener_CheckButton+0x80>
	}
	if (Button_GetState(&hBtnRunStop)== ACT_PUSHED) {
 8000fd2:	4814      	ldr	r0, [pc, #80]	@ (8001024 <Listener_CheckButton+0x90>)
 8000fd4:	f000 fbae 	bl	8001734 <Button_GetState>
 8000fd8:	4603      	mov	r3, r0
 8000fda:	2b01      	cmp	r3, #1
 8000fdc:	d109      	bne.n	8000ff2 <Listener_CheckButton+0x5e>
		inputData.id = controlId_RUN_STOP;
 8000fde:	2302      	movs	r3, #2
 8000fe0:	607b      	str	r3, [r7, #4]
		inputData.data = controlData_STOPWATCH_ACT;
 8000fe2:	2303      	movs	r3, #3
 8000fe4:	60bb      	str	r3, [r7, #8]
		Controller_SetInputData(inputData);
 8000fe6:	1d3b      	adds	r3, r7, #4
 8000fe8:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000fec:	f7ff ff1e 	bl	8000e2c <Controller_SetInputData>
		return;
 8000ff0:	e010      	b.n	8001014 <Listener_CheckButton+0x80>
	}
	if (Button_GetState(&hBtnClear)== ACT_PUSHED) {
 8000ff2:	480d      	ldr	r0, [pc, #52]	@ (8001028 <Listener_CheckButton+0x94>)
 8000ff4:	f000 fb9e 	bl	8001734 <Button_GetState>
 8000ff8:	4603      	mov	r3, r0
 8000ffa:	2b01      	cmp	r3, #1
 8000ffc:	d10a      	bne.n	8001014 <Listener_CheckButton+0x80>
		inputData.id = controlId_BTN_CLEAR;
 8000ffe:	2305      	movs	r3, #5
 8001000:	607b      	str	r3, [r7, #4]
		inputData.data = controlData_STOPWATCH_ACT;
 8001002:	2303      	movs	r3, #3
 8001004:	60bb      	str	r3, [r7, #8]
		Controller_SetInputData(inputData);
 8001006:	1d3b      	adds	r3, r7, #4
 8001008:	e893 0003 	ldmia.w	r3, {r0, r1}
 800100c:	f7ff ff0e 	bl	8000e2c <Controller_SetInputData>
		return;
 8001010:	e000      	b.n	8001014 <Listener_CheckButton+0x80>
	if(curTick - chkBtnTime < 10) return;
 8001012:	bf00      	nop
	}
}
 8001014:	3710      	adds	r7, #16
 8001016:	46bd      	mov	sp, r7
 8001018:	bd80      	pop	{r7, pc}
 800101a:	bf00      	nop
 800101c:	20000248 	.word	0x20000248
 8001020:	2000025c 	.word	0x2000025c
 8001024:	20000268 	.word	0x20000268
 8001028:	20000274 	.word	0x20000274

0800102c <Listener_CheckUART>:

void Listener_CheckUART() { // check UART rxData
 800102c:	b580      	push	{r7, lr}
 800102e:	b084      	sub	sp, #16
 8001030:	af00      	add	r7, sp, #0
	if(isQueEmpty(&uartRxQue)) return; // check UART rxFlag
 8001032:	4821      	ldr	r0, [pc, #132]	@ (80010b8 <Listener_CheckUART+0x8c>)
 8001034:	f004 fb77 	bl	8005726 <isQueEmpty>
 8001038:	4603      	mov	r3, r0
 800103a:	2b00      	cmp	r3, #0
 800103c:	d138      	bne.n	80010b0 <Listener_CheckUART+0x84>
	int uartRxData = (int) deQue(&uartRxQue);
 800103e:	481e      	ldr	r0, [pc, #120]	@ (80010b8 <Listener_CheckUART+0x8c>)
 8001040:	f004 fba9 	bl	8005796 <deQue>
 8001044:	4603      	mov	r3, r0
 8001046:	60fb      	str	r3, [r7, #12]

	inputData_TypeDef inputData;

	if (uartRxData == 'm') {
 8001048:	68fb      	ldr	r3, [r7, #12]
 800104a:	2b6d      	cmp	r3, #109	@ 0x6d
 800104c:	d109      	bne.n	8001062 <Listener_CheckUART+0x36>
		inputData.id = controlId_MODE;
 800104e:	2301      	movs	r3, #1
 8001050:	607b      	str	r3, [r7, #4]
		inputData.data = controlData_MODE_ACT;
 8001052:	2301      	movs	r3, #1
 8001054:	60bb      	str	r3, [r7, #8]
		Controller_SetInputData(inputData);
 8001056:	1d3b      	adds	r3, r7, #4
 8001058:	e893 0003 	ldmia.w	r3, {r0, r1}
 800105c:	f7ff fee6 	bl	8000e2c <Controller_SetInputData>
		return;
 8001060:	e027      	b.n	80010b2 <Listener_CheckUART+0x86>
	}
	if (uartRxData== 'r') {
 8001062:	68fb      	ldr	r3, [r7, #12]
 8001064:	2b72      	cmp	r3, #114	@ 0x72
 8001066:	d109      	bne.n	800107c <Listener_CheckUART+0x50>
		inputData.id = controlId_RUN_STOP;
 8001068:	2302      	movs	r3, #2
 800106a:	607b      	str	r3, [r7, #4]
		inputData.data = controlData_STOPWATCH_ACT;
 800106c:	2303      	movs	r3, #3
 800106e:	60bb      	str	r3, [r7, #8]
		Controller_SetInputData(inputData);
 8001070:	1d3b      	adds	r3, r7, #4
 8001072:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001076:	f7ff fed9 	bl	8000e2c <Controller_SetInputData>
		return;
 800107a:	e01a      	b.n	80010b2 <Listener_CheckUART+0x86>
	}
	if (uartRxData == 's') {
 800107c:	68fb      	ldr	r3, [r7, #12]
 800107e:	2b73      	cmp	r3, #115	@ 0x73
 8001080:	d109      	bne.n	8001096 <Listener_CheckUART+0x6a>
		inputData.id = controlId_RUN_STOP;
 8001082:	2302      	movs	r3, #2
 8001084:	607b      	str	r3, [r7, #4]
		inputData.data = controlData_STOPWATCH_ACT;
 8001086:	2303      	movs	r3, #3
 8001088:	60bb      	str	r3, [r7, #8]
		Controller_SetInputData(inputData);
 800108a:	1d3b      	adds	r3, r7, #4
 800108c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001090:	f7ff fecc 	bl	8000e2c <Controller_SetInputData>
		return;
 8001094:	e00d      	b.n	80010b2 <Listener_CheckUART+0x86>
	}
	if (uartRxData == 'c') {
 8001096:	68fb      	ldr	r3, [r7, #12]
 8001098:	2b63      	cmp	r3, #99	@ 0x63
 800109a:	d10a      	bne.n	80010b2 <Listener_CheckUART+0x86>
		inputData.id = controlId_BTN_CLEAR;
 800109c:	2305      	movs	r3, #5
 800109e:	607b      	str	r3, [r7, #4]
		inputData.data = controlData_STOPWATCH_ACT;
 80010a0:	2303      	movs	r3, #3
 80010a2:	60bb      	str	r3, [r7, #8]
		Controller_SetInputData(inputData);
 80010a4:	1d3b      	adds	r3, r7, #4
 80010a6:	e893 0003 	ldmia.w	r3, {r0, r1}
 80010aa:	f7ff febf 	bl	8000e2c <Controller_SetInputData>
		return;
 80010ae:	e000      	b.n	80010b2 <Listener_CheckUART+0x86>
	if(isQueEmpty(&uartRxQue)) return; // check UART rxFlag
 80010b0:	bf00      	nop
	}
}
 80010b2:	3710      	adds	r7, #16
 80010b4:	46bd      	mov	sp, r7
 80010b6:	bd80      	pop	{r7, pc}
 80010b8:	20000230 	.word	0x20000230

080010bc <Listener_UartCallBack>:

void Listener_UartCallBack() {
 80010bc:	b580      	push	{r7, lr}
 80010be:	af00      	add	r7, sp, #0
	HAL_UART_Receive_IT(&huart2, &rxData, 1);  //interrupt en
 80010c0:	2201      	movs	r2, #1
 80010c2:	4906      	ldr	r1, [pc, #24]	@ (80010dc <Listener_UartCallBack+0x20>)
 80010c4:	4806      	ldr	r0, [pc, #24]	@ (80010e0 <Listener_UartCallBack+0x24>)
 80010c6:	f003 fb72 	bl	80047ae <HAL_UART_Receive_IT>
	enQue(&uartRxQue, (void*) rxData);
 80010ca:	4b04      	ldr	r3, [pc, #16]	@ (80010dc <Listener_UartCallBack+0x20>)
 80010cc:	781b      	ldrb	r3, [r3, #0]
 80010ce:	4619      	mov	r1, r3
 80010d0:	4804      	ldr	r0, [pc, #16]	@ (80010e4 <Listener_UartCallBack+0x28>)
 80010d2:	f004 fb3b 	bl	800574c <enQue>
}
 80010d6:	bf00      	nop
 80010d8:	bd80      	pop	{r7, pc}
 80010da:	bf00      	nop
 80010dc:	2000022c 	.word	0x2000022c
 80010e0:	200001d8 	.word	0x200001d8
 80010e4:	20000230 	.word	0x20000230

080010e8 <Presenter_OutData>:
static Watch_t fnd_dispData = {TIME_WATCH, 12, 0, 0, 0};
static Watch_t timewatch_disData;
static Watch_t stopwatch_disData;

void Presenter_OutData(Watch_t watchData)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b086      	sub	sp, #24
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	463b      	mov	r3, r7
 80010f0:	e883 0003 	stmia.w	r3, {r0, r1}
	Watch_t td = (get_timewatch());
 80010f4:	f107 0310 	add.w	r3, r7, #16
 80010f8:	4618      	mov	r0, r3
 80010fa:	f000 faa5 	bl	8001648 <get_timewatch>
	Watch_t sd = (get_stopwatch());
 80010fe:	f107 0308 	add.w	r3, r7, #8
 8001102:	4618      	mov	r0, r3
 8001104:	f000 f9c6 	bl	8001494 <get_stopwatch>
	memcpy(&fnd_dispData, &watchData, sizeof(Watch_t));
 8001108:	4b0d      	ldr	r3, [pc, #52]	@ (8001140 <Presenter_OutData+0x58>)
 800110a:	463a      	mov	r2, r7
 800110c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001110:	6018      	str	r0, [r3, #0]
 8001112:	3304      	adds	r3, #4
 8001114:	8019      	strh	r1, [r3, #0]
	memcpy(&timewatch_disData, &td, sizeof(Watch_t));
 8001116:	4b0b      	ldr	r3, [pc, #44]	@ (8001144 <Presenter_OutData+0x5c>)
 8001118:	f107 0210 	add.w	r2, r7, #16
 800111c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001120:	6018      	str	r0, [r3, #0]
 8001122:	3304      	adds	r3, #4
 8001124:	8019      	strh	r1, [r3, #0]
	memcpy(&stopwatch_disData, &sd, sizeof(Watch_t));
 8001126:	4b08      	ldr	r3, [pc, #32]	@ (8001148 <Presenter_OutData+0x60>)
 8001128:	f107 0208 	add.w	r2, r7, #8
 800112c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001130:	6018      	str	r0, [r3, #0]
 8001132:	3304      	adds	r3, #4
 8001134:	8019      	strh	r1, [r3, #0]
}
 8001136:	bf00      	nop
 8001138:	3718      	adds	r7, #24
 800113a:	46bd      	mov	sp, r7
 800113c:	bd80      	pop	{r7, pc}
 800113e:	bf00      	nop
 8001140:	20000004 	.word	0x20000004
 8001144:	2000024c 	.word	0x2000024c
 8001148:	20000254 	.word	0x20000254

0800114c <Presenter_Excute>:

void Presenter_Excute()
{
 800114c:	b5b0      	push	{r4, r5, r7, lr}
 800114e:	b08c      	sub	sp, #48	@ 0x30
 8001150:	af02      	add	r7, sp, #8
	if (fnd_dispData.id == TIME_WATCH) {
 8001152:	4b23      	ldr	r3, [pc, #140]	@ (80011e0 <Presenter_Excute+0x94>)
 8001154:	781b      	ldrb	r3, [r3, #0]
 8001156:	2b00      	cmp	r3, #0
 8001158:	d105      	bne.n	8001166 <Presenter_Excute+0x1a>
		Presenter_DispTimeWatch(fnd_dispData);
 800115a:	4b21      	ldr	r3, [pc, #132]	@ (80011e0 <Presenter_Excute+0x94>)
 800115c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001160:	f000 f84a 	bl	80011f8 <Presenter_DispTimeWatch>
 8001164:	e004      	b.n	8001170 <Presenter_Excute+0x24>
	} else { // STOP_WATCH
		Presenter_DispStopWatch(fnd_dispData);
 8001166:	4b1e      	ldr	r3, [pc, #120]	@ (80011e0 <Presenter_Excute+0x94>)
 8001168:	e893 0003 	ldmia.w	r3, {r0, r1}
 800116c:	f000 f858 	bl	8001220 <Presenter_DispStopWatch>
	}
	char str_timewatch[18];
	char str_stopwatch[18];
	sprintf(str_timewatch, "%02d:%02d:%02d", timewatch_disData.hour, timewatch_disData.min, timewatch_disData.sec);
 8001170:	4b1c      	ldr	r3, [pc, #112]	@ (80011e4 <Presenter_Excute+0x98>)
 8001172:	785b      	ldrb	r3, [r3, #1]
 8001174:	461a      	mov	r2, r3
 8001176:	4b1b      	ldr	r3, [pc, #108]	@ (80011e4 <Presenter_Excute+0x98>)
 8001178:	789b      	ldrb	r3, [r3, #2]
 800117a:	4619      	mov	r1, r3
 800117c:	4b19      	ldr	r3, [pc, #100]	@ (80011e4 <Presenter_Excute+0x98>)
 800117e:	78db      	ldrb	r3, [r3, #3]
 8001180:	f107 0014 	add.w	r0, r7, #20
 8001184:	9300      	str	r3, [sp, #0]
 8001186:	460b      	mov	r3, r1
 8001188:	4917      	ldr	r1, [pc, #92]	@ (80011e8 <Presenter_Excute+0x9c>)
 800118a:	f004 fb29 	bl	80057e0 <siprintf>
	sprintf(str_stopwatch, "%02d:%02d:%02d.%02d", stopwatch_disData.hour, stopwatch_disData.min, stopwatch_disData.sec, stopwatch_disData.msec/10);
 800118e:	4b17      	ldr	r3, [pc, #92]	@ (80011ec <Presenter_Excute+0xa0>)
 8001190:	785b      	ldrb	r3, [r3, #1]
 8001192:	461c      	mov	r4, r3
 8001194:	4b15      	ldr	r3, [pc, #84]	@ (80011ec <Presenter_Excute+0xa0>)
 8001196:	789b      	ldrb	r3, [r3, #2]
 8001198:	461d      	mov	r5, r3
 800119a:	4b14      	ldr	r3, [pc, #80]	@ (80011ec <Presenter_Excute+0xa0>)
 800119c:	78db      	ldrb	r3, [r3, #3]
 800119e:	4619      	mov	r1, r3
 80011a0:	4b12      	ldr	r3, [pc, #72]	@ (80011ec <Presenter_Excute+0xa0>)
 80011a2:	889b      	ldrh	r3, [r3, #4]
 80011a4:	4a12      	ldr	r2, [pc, #72]	@ (80011f0 <Presenter_Excute+0xa4>)
 80011a6:	fba2 2303 	umull	r2, r3, r2, r3
 80011aa:	08db      	lsrs	r3, r3, #3
 80011ac:	b29b      	uxth	r3, r3
 80011ae:	4638      	mov	r0, r7
 80011b0:	9301      	str	r3, [sp, #4]
 80011b2:	9100      	str	r1, [sp, #0]
 80011b4:	462b      	mov	r3, r5
 80011b6:	4622      	mov	r2, r4
 80011b8:	490e      	ldr	r1, [pc, #56]	@ (80011f4 <Presenter_Excute+0xa8>)
 80011ba:	f004 fb11 	bl	80057e0 <siprintf>
	LCD_WriteStringXY(0,0,str_timewatch);
 80011be:	f107 0314 	add.w	r3, r7, #20
 80011c2:	461a      	mov	r2, r3
 80011c4:	2100      	movs	r1, #0
 80011c6:	2000      	movs	r0, #0
 80011c8:	f000 fdff 	bl	8001dca <LCD_WriteStringXY>
	LCD_WriteStringXY(1,0,str_stopwatch);
 80011cc:	463b      	mov	r3, r7
 80011ce:	461a      	mov	r2, r3
 80011d0:	2100      	movs	r1, #0
 80011d2:	2001      	movs	r0, #1
 80011d4:	f000 fdf9 	bl	8001dca <LCD_WriteStringXY>
}
 80011d8:	bf00      	nop
 80011da:	3728      	adds	r7, #40	@ 0x28
 80011dc:	46bd      	mov	sp, r7
 80011de:	bdb0      	pop	{r4, r5, r7, pc}
 80011e0:	20000004 	.word	0x20000004
 80011e4:	2000024c 	.word	0x2000024c
 80011e8:	08006138 	.word	0x08006138
 80011ec:	20000254 	.word	0x20000254
 80011f0:	cccccccd 	.word	0xcccccccd
 80011f4:	08006148 	.word	0x08006148

080011f8 <Presenter_DispTimeWatch>:

void Presenter_DispTimeWatch(Watch_t watchData)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b082      	sub	sp, #8
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	463b      	mov	r3, r7
 8001200:	e883 0003 	stmia.w	r3, {r0, r1}
	Presenter_DisTimeWatchFnd(watchData);
 8001204:	463b      	mov	r3, r7
 8001206:	e893 0003 	ldmia.w	r3, {r0, r1}
 800120a:	f000 f81d 	bl	8001248 <Presenter_DisTimeWatchFnd>
	Presenter_DisMonitorTimeWatch(watchData);
 800120e:	463b      	mov	r3, r7
 8001210:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001214:	f000 f89e 	bl	8001354 <Presenter_DisMonitorTimeWatch>
}
 8001218:	bf00      	nop
 800121a:	3708      	adds	r7, #8
 800121c:	46bd      	mov	sp, r7
 800121e:	bd80      	pop	{r7, pc}

08001220 <Presenter_DispStopWatch>:
void Presenter_DispStopWatch(Watch_t watchData)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b082      	sub	sp, #8
 8001224:	af00      	add	r7, sp, #0
 8001226:	463b      	mov	r3, r7
 8001228:	e883 0003 	stmia.w	r3, {r0, r1}
	Presenter_DisStopWatchFnd(watchData);
 800122c:	463b      	mov	r3, r7
 800122e:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001232:	f000 f835 	bl	80012a0 <Presenter_DisStopWatchFnd>
	Presenter_DisMonitorStopWatch(watchData);
 8001236:	463b      	mov	r3, r7
 8001238:	e893 0003 	ldmia.w	r3, {r0, r1}
 800123c:	f000 f8b6 	bl	80013ac <Presenter_DisMonitorStopWatch>
}
 8001240:	bf00      	nop
 8001242:	3708      	adds	r7, #8
 8001244:	46bd      	mov	sp, r7
 8001246:	bd80      	pop	{r7, pc}

08001248 <Presenter_DisTimeWatchFnd>:

void Presenter_DisTimeWatchFnd(Watch_t watchData){
 8001248:	b580      	push	{r7, lr}
 800124a:	b082      	sub	sp, #8
 800124c:	af00      	add	r7, sp, #0
 800124e:	463b      	mov	r3, r7
 8001250:	e883 0003 	stmia.w	r3, {r0, r1}
	FND_WriteData(watchData.hour*100 + watchData.min);
 8001254:	787b      	ldrb	r3, [r7, #1]
 8001256:	461a      	mov	r2, r3
 8001258:	0092      	lsls	r2, r2, #2
 800125a:	4413      	add	r3, r2
 800125c:	461a      	mov	r2, r3
 800125e:	0091      	lsls	r1, r2, #2
 8001260:	461a      	mov	r2, r3
 8001262:	460b      	mov	r3, r1
 8001264:	4413      	add	r3, r2
 8001266:	009b      	lsls	r3, r3, #2
 8001268:	b29b      	uxth	r3, r3
 800126a:	78ba      	ldrb	r2, [r7, #2]
 800126c:	4413      	add	r3, r2
 800126e:	b29b      	uxth	r3, r3
 8001270:	4618      	mov	r0, r3
 8001272:	f000 fab9 	bl	80017e8 <FND_WriteData>
	FND_WriteDp(FND_DP_1000|FND_DP_10, FND_DP_OFF);
 8001276:	2100      	movs	r1, #0
 8001278:	200a      	movs	r0, #10
 800127a:	f000 fa8d 	bl	8001798 <FND_WriteDp>
	if (watchData.msec < 500) {
 800127e:	88bb      	ldrh	r3, [r7, #4]
 8001280:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001284:	d204      	bcs.n	8001290 <Presenter_DisTimeWatchFnd+0x48>
		FND_WriteDp(FND_DP_100, FND_DP_ON);
 8001286:	2101      	movs	r1, #1
 8001288:	2004      	movs	r0, #4
 800128a:	f000 fa85 	bl	8001798 <FND_WriteDp>
	} else{
		FND_WriteDp(FND_DP_100, FND_DP_OFF);
	}
}
 800128e:	e003      	b.n	8001298 <Presenter_DisTimeWatchFnd+0x50>
		FND_WriteDp(FND_DP_100, FND_DP_OFF);
 8001290:	2100      	movs	r1, #0
 8001292:	2004      	movs	r0, #4
 8001294:	f000 fa80 	bl	8001798 <FND_WriteDp>
}
 8001298:	bf00      	nop
 800129a:	3708      	adds	r7, #8
 800129c:	46bd      	mov	sp, r7
 800129e:	bd80      	pop	{r7, pc}

080012a0 <Presenter_DisStopWatchFnd>:

void Presenter_DisStopWatchFnd(Watch_t watchData){
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b082      	sub	sp, #8
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	463b      	mov	r3, r7
 80012a8:	e883 0003 	stmia.w	r3, {r0, r1}
	FND_WriteData(((watchData.min % 10)*1000) + (watchData.sec*10) + (watchData.msec/100));
 80012ac:	78ba      	ldrb	r2, [r7, #2]
 80012ae:	4b27      	ldr	r3, [pc, #156]	@ (800134c <Presenter_DisStopWatchFnd+0xac>)
 80012b0:	fba3 1302 	umull	r1, r3, r3, r2
 80012b4:	08d9      	lsrs	r1, r3, #3
 80012b6:	460b      	mov	r3, r1
 80012b8:	009b      	lsls	r3, r3, #2
 80012ba:	440b      	add	r3, r1
 80012bc:	005b      	lsls	r3, r3, #1
 80012be:	1ad3      	subs	r3, r2, r3
 80012c0:	b2db      	uxtb	r3, r3
 80012c2:	461a      	mov	r2, r3
 80012c4:	0152      	lsls	r2, r2, #5
 80012c6:	1ad2      	subs	r2, r2, r3
 80012c8:	0092      	lsls	r2, r2, #2
 80012ca:	4413      	add	r3, r2
 80012cc:	00db      	lsls	r3, r3, #3
 80012ce:	b29a      	uxth	r2, r3
 80012d0:	78fb      	ldrb	r3, [r7, #3]
 80012d2:	4619      	mov	r1, r3
 80012d4:	0089      	lsls	r1, r1, #2
 80012d6:	440b      	add	r3, r1
 80012d8:	005b      	lsls	r3, r3, #1
 80012da:	b29b      	uxth	r3, r3
 80012dc:	4413      	add	r3, r2
 80012de:	b29a      	uxth	r2, r3
 80012e0:	88bb      	ldrh	r3, [r7, #4]
 80012e2:	491b      	ldr	r1, [pc, #108]	@ (8001350 <Presenter_DisStopWatchFnd+0xb0>)
 80012e4:	fba1 1303 	umull	r1, r3, r1, r3
 80012e8:	095b      	lsrs	r3, r3, #5
 80012ea:	b29b      	uxth	r3, r3
 80012ec:	4413      	add	r3, r2
 80012ee:	b29b      	uxth	r3, r3
 80012f0:	4618      	mov	r0, r3
 80012f2:	f000 fa79 	bl	80017e8 <FND_WriteData>
	FND_WriteDp(FND_DP_100|FND_DP_1, FND_DP_OFF);
 80012f6:	2100      	movs	r1, #0
 80012f8:	2005      	movs	r0, #5
 80012fa:	f000 fa4d 	bl	8001798 <FND_WriteDp>

	if (watchData.msec%100 < 50) {
 80012fe:	88bb      	ldrh	r3, [r7, #4]
 8001300:	4a13      	ldr	r2, [pc, #76]	@ (8001350 <Presenter_DisStopWatchFnd+0xb0>)
 8001302:	fba2 1203 	umull	r1, r2, r2, r3
 8001306:	0952      	lsrs	r2, r2, #5
 8001308:	2164      	movs	r1, #100	@ 0x64
 800130a:	fb01 f202 	mul.w	r2, r1, r2
 800130e:	1a9b      	subs	r3, r3, r2
 8001310:	b29b      	uxth	r3, r3
 8001312:	2b31      	cmp	r3, #49	@ 0x31
 8001314:	d804      	bhi.n	8001320 <Presenter_DisStopWatchFnd+0x80>
		FND_WriteDp(FND_DP_10, FND_DP_ON);
 8001316:	2101      	movs	r1, #1
 8001318:	2002      	movs	r0, #2
 800131a:	f000 fa3d 	bl	8001798 <FND_WriteDp>
 800131e:	e003      	b.n	8001328 <Presenter_DisStopWatchFnd+0x88>
	}else{
		FND_WriteDp(FND_DP_10, FND_DP_OFF);
 8001320:	2100      	movs	r1, #0
 8001322:	2002      	movs	r0, #2
 8001324:	f000 fa38 	bl	8001798 <FND_WriteDp>
	}
	if (watchData.msec < 500) {
 8001328:	88bb      	ldrh	r3, [r7, #4]
 800132a:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800132e:	d204      	bcs.n	800133a <Presenter_DisStopWatchFnd+0x9a>
		FND_WriteDp(FND_DP_1000, FND_DP_ON);
 8001330:	2101      	movs	r1, #1
 8001332:	2008      	movs	r0, #8
 8001334:	f000 fa30 	bl	8001798 <FND_WriteDp>
	}else{
		FND_WriteDp(FND_DP_1000, FND_DP_OFF);
	}
}
 8001338:	e003      	b.n	8001342 <Presenter_DisStopWatchFnd+0xa2>
		FND_WriteDp(FND_DP_1000, FND_DP_OFF);
 800133a:	2100      	movs	r1, #0
 800133c:	2008      	movs	r0, #8
 800133e:	f000 fa2b 	bl	8001798 <FND_WriteDp>
}
 8001342:	bf00      	nop
 8001344:	3708      	adds	r7, #8
 8001346:	46bd      	mov	sp, r7
 8001348:	bd80      	pop	{r7, pc}
 800134a:	bf00      	nop
 800134c:	cccccccd 	.word	0xcccccccd
 8001350:	51eb851f 	.word	0x51eb851f

08001354 <Presenter_DisMonitorTimeWatch>:

void Presenter_DisMonitorTimeWatch(Watch_t watchData) {
 8001354:	b590      	push	{r4, r7, lr}
 8001356:	b093      	sub	sp, #76	@ 0x4c
 8001358:	af02      	add	r7, sp, #8
 800135a:	463b      	mov	r3, r7
 800135c:	e883 0003 	stmia.w	r3, {r0, r1}
	char str[50];
	sprintf(str, "Time Watch : %02d:%02d:%02d.%03d\n",watchData.hour, watchData.min, watchData.sec, watchData.msec);
 8001360:	787b      	ldrb	r3, [r7, #1]
 8001362:	4619      	mov	r1, r3
 8001364:	78bb      	ldrb	r3, [r7, #2]
 8001366:	461c      	mov	r4, r3
 8001368:	78fb      	ldrb	r3, [r7, #3]
 800136a:	88ba      	ldrh	r2, [r7, #4]
 800136c:	f107 000c 	add.w	r0, r7, #12
 8001370:	9201      	str	r2, [sp, #4]
 8001372:	9300      	str	r3, [sp, #0]
 8001374:	4623      	mov	r3, r4
 8001376:	460a      	mov	r2, r1
 8001378:	490a      	ldr	r1, [pc, #40]	@ (80013a4 <Presenter_DisMonitorTimeWatch+0x50>)
 800137a:	f004 fa31 	bl	80057e0 <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*) str, strlen(str), 1000);
 800137e:	f107 030c 	add.w	r3, r7, #12
 8001382:	4618      	mov	r0, r3
 8001384:	f7fe ff2c 	bl	80001e0 <strlen>
 8001388:	4603      	mov	r3, r0
 800138a:	b29a      	uxth	r2, r3
 800138c:	f107 010c 	add.w	r1, r7, #12
 8001390:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001394:	4804      	ldr	r0, [pc, #16]	@ (80013a8 <Presenter_DisMonitorTimeWatch+0x54>)
 8001396:	f003 f97f 	bl	8004698 <HAL_UART_Transmit>
}
 800139a:	bf00      	nop
 800139c:	3744      	adds	r7, #68	@ 0x44
 800139e:	46bd      	mov	sp, r7
 80013a0:	bd90      	pop	{r4, r7, pc}
 80013a2:	bf00      	nop
 80013a4:	0800615c 	.word	0x0800615c
 80013a8:	200001d8 	.word	0x200001d8

080013ac <Presenter_DisMonitorStopWatch>:
void Presenter_DisMonitorStopWatch(Watch_t watchData) {
 80013ac:	b590      	push	{r4, r7, lr}
 80013ae:	b093      	sub	sp, #76	@ 0x4c
 80013b0:	af02      	add	r7, sp, #8
 80013b2:	463b      	mov	r3, r7
 80013b4:	e883 0003 	stmia.w	r3, {r0, r1}
	char str[50];
	sprintf(str, "Stop Watch : %02d:%02d:%02d.%03d\n",watchData.hour, watchData.min, watchData.sec, watchData.msec);
 80013b8:	787b      	ldrb	r3, [r7, #1]
 80013ba:	4619      	mov	r1, r3
 80013bc:	78bb      	ldrb	r3, [r7, #2]
 80013be:	461c      	mov	r4, r3
 80013c0:	78fb      	ldrb	r3, [r7, #3]
 80013c2:	88ba      	ldrh	r2, [r7, #4]
 80013c4:	f107 000c 	add.w	r0, r7, #12
 80013c8:	9201      	str	r2, [sp, #4]
 80013ca:	9300      	str	r3, [sp, #0]
 80013cc:	4623      	mov	r3, r4
 80013ce:	460a      	mov	r2, r1
 80013d0:	490a      	ldr	r1, [pc, #40]	@ (80013fc <Presenter_DisMonitorStopWatch+0x50>)
 80013d2:	f004 fa05 	bl	80057e0 <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*) str, strlen(str), 1000);
 80013d6:	f107 030c 	add.w	r3, r7, #12
 80013da:	4618      	mov	r0, r3
 80013dc:	f7fe ff00 	bl	80001e0 <strlen>
 80013e0:	4603      	mov	r3, r0
 80013e2:	b29a      	uxth	r2, r3
 80013e4:	f107 010c 	add.w	r1, r7, #12
 80013e8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80013ec:	4804      	ldr	r0, [pc, #16]	@ (8001400 <Presenter_DisMonitorStopWatch+0x54>)
 80013ee:	f003 f953 	bl	8004698 <HAL_UART_Transmit>
}
 80013f2:	bf00      	nop
 80013f4:	3744      	adds	r7, #68	@ 0x44
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bd90      	pop	{r4, r7, pc}
 80013fa:	bf00      	nop
 80013fc:	08006180 	.word	0x08006180
 8001400:	200001d8 	.word	0x200001d8

08001404 <Presenter_Init>:

void Presenter_Init() {
 8001404:	b580      	push	{r7, lr}
 8001406:	af00      	add	r7, sp, #0
	LCD_Init(&hi2c1);
 8001408:	4802      	ldr	r0, [pc, #8]	@ (8001414 <Presenter_Init+0x10>)
 800140a:	f000 fb8f 	bl	8001b2c <LCD_Init>
}
 800140e:	bf00      	nop
 8001410:	bd80      	pop	{r7, pc}
 8001412:	bf00      	nop
 8001414:	200000f0 	.word	0x200000f0

08001418 <HAL_TIM_PeriodElapsedCallback>:

volatile uint8_t dotBlink = 0;
volatile uint16_t blinkTick = 0;

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b082      	sub	sp, #8
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM2) {
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001428:	d105      	bne.n	8001436 <HAL_TIM_PeriodElapsedCallback+0x1e>
		FND_DispDataCallBack();
 800142a:	f000 f9ed 	bl	8001808 <FND_DispDataCallBack>
		TimeWatch_IncTimeCallBack();
 800142e:	f000 f91d 	bl	800166c <TimeWatch_IncTimeCallBack>
		StopWatch_IncstopCallBack();
 8001432:	f000 f841 	bl	80014b8 <StopWatch_IncstopCallBack>
	}
}
 8001436:	bf00      	nop
 8001438:	3708      	adds	r7, #8
 800143a:	46bd      	mov	sp, r7
 800143c:	bd80      	pop	{r7, pc}
	...

08001440 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b082      	sub	sp, #8
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART2){
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	4a04      	ldr	r2, [pc, #16]	@ (8001460 <HAL_UART_RxCpltCallback+0x20>)
 800144e:	4293      	cmp	r3, r2
 8001450:	d101      	bne.n	8001456 <HAL_UART_RxCpltCallback+0x16>
		Listener_UartCallBack();
 8001452:	f7ff fe33 	bl	80010bc <Listener_UartCallBack>
	}
}
 8001456:	bf00      	nop
 8001458:	3708      	adds	r7, #8
 800145a:	46bd      	mov	sp, r7
 800145c:	bd80      	pop	{r7, pc}
 800145e:	bf00      	nop
 8001460:	40004400 	.word	0x40004400

08001464 <ap_main>:


int ap_main()
{
 8001464:	b580      	push	{r7, lr}
 8001466:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim2);
 8001468:	4805      	ldr	r0, [pc, #20]	@ (8001480 <ap_main+0x1c>)
 800146a:	f002 fa39 	bl	80038e0 <HAL_TIM_Base_Start_IT>
	while (1) {
		Listener_Excute();
 800146e:	f7ff fd89 	bl	8000f84 <Listener_Excute>
		Controller_Excute();
 8001472:	f7ff fcd4 	bl	8000e1e <Controller_Excute>
		Presenter_Excute();
 8001476:	f7ff fe69 	bl	800114c <Presenter_Excute>
		Listener_Excute();
 800147a:	bf00      	nop
 800147c:	e7f7      	b.n	800146e <ap_main+0xa>
 800147e:	bf00      	nop
 8001480:	20000148 	.word	0x20000148

08001484 <ap_init>:
	}
	return 0;
}
void ap_init(void)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	af00      	add	r7, sp, #0
	Listener_Init();
 8001488:	f7ff fd50 	bl	8000f2c <Listener_Init>
	Presenter_Init();
 800148c:	f7ff ffba 	bl	8001404 <Presenter_Init>
}
 8001490:	bf00      	nop
 8001492:	bd80      	pop	{r7, pc}

08001494 <get_stopwatch>:

extern inputData_TypeDef controlData;
static stopWatch_s stopWatchstate = STOP;
static Watch_t stopWatch = {STOP_WATCH, 0, 0, 0, 0};

Watch_t get_stopwatch(){
 8001494:	b480      	push	{r7}
 8001496:	b083      	sub	sp, #12
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
	return stopWatch;
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	4a05      	ldr	r2, [pc, #20]	@ (80014b4 <get_stopwatch+0x20>)
 80014a0:	6810      	ldr	r0, [r2, #0]
 80014a2:	6018      	str	r0, [r3, #0]
 80014a4:	8892      	ldrh	r2, [r2, #4]
 80014a6:	809a      	strh	r2, [r3, #4]
}
 80014a8:	6878      	ldr	r0, [r7, #4]
 80014aa:	370c      	adds	r7, #12
 80014ac:	46bd      	mov	sp, r7
 80014ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b2:	4770      	bx	lr
 80014b4:	2000000c 	.word	0x2000000c

080014b8 <StopWatch_IncstopCallBack>:

void StopWatch_IncstopCallBack(){
 80014b8:	b580      	push	{r7, lr}
 80014ba:	af00      	add	r7, sp, #0
	if (stopWatchstate == RUN) {
 80014bc:	4b03      	ldr	r3, [pc, #12]	@ (80014cc <StopWatch_IncstopCallBack+0x14>)
 80014be:	781b      	ldrb	r3, [r3, #0]
 80014c0:	2b01      	cmp	r3, #1
 80014c2:	d101      	bne.n	80014c8 <StopWatch_IncstopCallBack+0x10>
		StopWatch_Incstop();
 80014c4:	f000 f804 	bl	80014d0 <StopWatch_Incstop>
	}
}
 80014c8:	bf00      	nop
 80014ca:	bd80      	pop	{r7, pc}
 80014cc:	2000025a 	.word	0x2000025a

080014d0 <StopWatch_Incstop>:

void StopWatch_Incstop()
{
 80014d0:	b480      	push	{r7}
 80014d2:	af00      	add	r7, sp, #0
	if (stopWatch.msec < 1000 - 1) {
 80014d4:	4b1e      	ldr	r3, [pc, #120]	@ (8001550 <StopWatch_Incstop+0x80>)
 80014d6:	889b      	ldrh	r3, [r3, #4]
 80014d8:	f240 32e6 	movw	r2, #998	@ 0x3e6
 80014dc:	4293      	cmp	r3, r2
 80014de:	d806      	bhi.n	80014ee <StopWatch_Incstop+0x1e>
		stopWatch.msec++;
 80014e0:	4b1b      	ldr	r3, [pc, #108]	@ (8001550 <StopWatch_Incstop+0x80>)
 80014e2:	889b      	ldrh	r3, [r3, #4]
 80014e4:	3301      	adds	r3, #1
 80014e6:	b29a      	uxth	r2, r3
 80014e8:	4b19      	ldr	r3, [pc, #100]	@ (8001550 <StopWatch_Incstop+0x80>)
 80014ea:	809a      	strh	r2, [r3, #4]
		return;
 80014ec:	e02c      	b.n	8001548 <StopWatch_Incstop+0x78>
	} else {
		stopWatch.msec = 0;
 80014ee:	4b18      	ldr	r3, [pc, #96]	@ (8001550 <StopWatch_Incstop+0x80>)
 80014f0:	2200      	movs	r2, #0
 80014f2:	809a      	strh	r2, [r3, #4]
	}
	if (stopWatch.sec < 60 - 1) {
 80014f4:	4b16      	ldr	r3, [pc, #88]	@ (8001550 <StopWatch_Incstop+0x80>)
 80014f6:	78db      	ldrb	r3, [r3, #3]
 80014f8:	2b3a      	cmp	r3, #58	@ 0x3a
 80014fa:	d806      	bhi.n	800150a <StopWatch_Incstop+0x3a>
		stopWatch.sec++;
 80014fc:	4b14      	ldr	r3, [pc, #80]	@ (8001550 <StopWatch_Incstop+0x80>)
 80014fe:	78db      	ldrb	r3, [r3, #3]
 8001500:	3301      	adds	r3, #1
 8001502:	b2da      	uxtb	r2, r3
 8001504:	4b12      	ldr	r3, [pc, #72]	@ (8001550 <StopWatch_Incstop+0x80>)
 8001506:	70da      	strb	r2, [r3, #3]
		return;
 8001508:	e01e      	b.n	8001548 <StopWatch_Incstop+0x78>
	} else{
		stopWatch.sec = 0;
 800150a:	4b11      	ldr	r3, [pc, #68]	@ (8001550 <StopWatch_Incstop+0x80>)
 800150c:	2200      	movs	r2, #0
 800150e:	70da      	strb	r2, [r3, #3]
	}

	if (stopWatch.min < 60 - 1) {
 8001510:	4b0f      	ldr	r3, [pc, #60]	@ (8001550 <StopWatch_Incstop+0x80>)
 8001512:	789b      	ldrb	r3, [r3, #2]
 8001514:	2b3a      	cmp	r3, #58	@ 0x3a
 8001516:	d806      	bhi.n	8001526 <StopWatch_Incstop+0x56>
		stopWatch.min++;
 8001518:	4b0d      	ldr	r3, [pc, #52]	@ (8001550 <StopWatch_Incstop+0x80>)
 800151a:	789b      	ldrb	r3, [r3, #2]
 800151c:	3301      	adds	r3, #1
 800151e:	b2da      	uxtb	r2, r3
 8001520:	4b0b      	ldr	r3, [pc, #44]	@ (8001550 <StopWatch_Incstop+0x80>)
 8001522:	709a      	strb	r2, [r3, #2]
		return;
 8001524:	e010      	b.n	8001548 <StopWatch_Incstop+0x78>
	}
	stopWatch.min = 0;
 8001526:	4b0a      	ldr	r3, [pc, #40]	@ (8001550 <StopWatch_Incstop+0x80>)
 8001528:	2200      	movs	r2, #0
 800152a:	709a      	strb	r2, [r3, #2]

	if (stopWatch.hour < 24 - 1) {
 800152c:	4b08      	ldr	r3, [pc, #32]	@ (8001550 <StopWatch_Incstop+0x80>)
 800152e:	785b      	ldrb	r3, [r3, #1]
 8001530:	2b16      	cmp	r3, #22
 8001532:	d806      	bhi.n	8001542 <StopWatch_Incstop+0x72>
		stopWatch.hour++;
 8001534:	4b06      	ldr	r3, [pc, #24]	@ (8001550 <StopWatch_Incstop+0x80>)
 8001536:	785b      	ldrb	r3, [r3, #1]
 8001538:	3301      	adds	r3, #1
 800153a:	b2da      	uxtb	r2, r3
 800153c:	4b04      	ldr	r3, [pc, #16]	@ (8001550 <StopWatch_Incstop+0x80>)
 800153e:	705a      	strb	r2, [r3, #1]
		return;
 8001540:	e002      	b.n	8001548 <StopWatch_Incstop+0x78>
	}
	stopWatch.hour = 0;
 8001542:	4b03      	ldr	r3, [pc, #12]	@ (8001550 <StopWatch_Incstop+0x80>)
 8001544:	2200      	movs	r2, #0
 8001546:	705a      	strb	r2, [r3, #1]
}
 8001548:	46bd      	mov	sp, r7
 800154a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154e:	4770      	bx	lr
 8001550:	2000000c 	.word	0x2000000c

08001554 <StopWatch_Excute>:

void StopWatch_Excute()
{
 8001554:	b580      	push	{r7, lr}
 8001556:	af00      	add	r7, sp, #0
	switch (stopWatchstate) {
 8001558:	4b0d      	ldr	r3, [pc, #52]	@ (8001590 <StopWatch_Excute+0x3c>)
 800155a:	781b      	ldrb	r3, [r3, #0]
 800155c:	2b02      	cmp	r3, #2
 800155e:	d00c      	beq.n	800157a <StopWatch_Excute+0x26>
 8001560:	2b02      	cmp	r3, #2
 8001562:	dc0d      	bgt.n	8001580 <StopWatch_Excute+0x2c>
 8001564:	2b00      	cmp	r3, #0
 8001566:	d002      	beq.n	800156e <StopWatch_Excute+0x1a>
 8001568:	2b01      	cmp	r3, #1
 800156a:	d003      	beq.n	8001574 <StopWatch_Excute+0x20>
 800156c:	e008      	b.n	8001580 <StopWatch_Excute+0x2c>
	case STOP:
		StopWatch_Stop();
 800156e:	f000 f813 	bl	8001598 <StopWatch_Stop>
		break;
 8001572:	e005      	b.n	8001580 <StopWatch_Excute+0x2c>
	case RUN:
		StopWatch_Run();
 8001574:	f000 f834 	bl	80015e0 <StopWatch_Run>
		break;
 8001578:	e002      	b.n	8001580 <StopWatch_Excute+0x2c>
	case CLEAR:
		StopWatch_Clear();
 800157a:	f000 f84b 	bl	8001614 <StopWatch_Clear>
		break;
 800157e:	bf00      	nop
	}
	Presenter_OutData(stopWatch);
 8001580:	4b04      	ldr	r3, [pc, #16]	@ (8001594 <StopWatch_Excute+0x40>)
 8001582:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001586:	f7ff fdaf 	bl	80010e8 <Presenter_OutData>
}
 800158a:	bf00      	nop
 800158c:	bd80      	pop	{r7, pc}
 800158e:	bf00      	nop
 8001590:	2000025a 	.word	0x2000025a
 8001594:	2000000c 	.word	0x2000000c

08001598 <StopWatch_Stop>:

void StopWatch_Stop(){
 8001598:	b480      	push	{r7}
 800159a:	af00      	add	r7, sp, #0
	if (controlData.id == controlId_RUN_STOP || controlData.id == controlId_RUN) {
 800159c:	4b0e      	ldr	r3, [pc, #56]	@ (80015d8 <StopWatch_Stop+0x40>)
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	2b02      	cmp	r3, #2
 80015a2:	d003      	beq.n	80015ac <StopWatch_Stop+0x14>
 80015a4:	4b0c      	ldr	r3, [pc, #48]	@ (80015d8 <StopWatch_Stop+0x40>)
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	2b04      	cmp	r3, #4
 80015aa:	d106      	bne.n	80015ba <StopWatch_Stop+0x22>
		controlData.id = controlId_NO_CONTROL;
 80015ac:	4b0a      	ldr	r3, [pc, #40]	@ (80015d8 <StopWatch_Stop+0x40>)
 80015ae:	2200      	movs	r2, #0
 80015b0:	601a      	str	r2, [r3, #0]
		stopWatchstate = RUN;
 80015b2:	4b0a      	ldr	r3, [pc, #40]	@ (80015dc <StopWatch_Stop+0x44>)
 80015b4:	2201      	movs	r2, #1
 80015b6:	701a      	strb	r2, [r3, #0]
	} else if (controlData.id == controlId_BTN_CLEAR) {
		controlData.id = controlId_NO_CONTROL;
		stopWatchstate = CLEAR;
	}
}
 80015b8:	e009      	b.n	80015ce <StopWatch_Stop+0x36>
	} else if (controlData.id == controlId_BTN_CLEAR) {
 80015ba:	4b07      	ldr	r3, [pc, #28]	@ (80015d8 <StopWatch_Stop+0x40>)
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	2b05      	cmp	r3, #5
 80015c0:	d105      	bne.n	80015ce <StopWatch_Stop+0x36>
		controlData.id = controlId_NO_CONTROL;
 80015c2:	4b05      	ldr	r3, [pc, #20]	@ (80015d8 <StopWatch_Stop+0x40>)
 80015c4:	2200      	movs	r2, #0
 80015c6:	601a      	str	r2, [r3, #0]
		stopWatchstate = CLEAR;
 80015c8:	4b04      	ldr	r3, [pc, #16]	@ (80015dc <StopWatch_Stop+0x44>)
 80015ca:	2202      	movs	r2, #2
 80015cc:	701a      	strb	r2, [r3, #0]
}
 80015ce:	bf00      	nop
 80015d0:	46bd      	mov	sp, r7
 80015d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d6:	4770      	bx	lr
 80015d8:	20000224 	.word	0x20000224
 80015dc:	2000025a 	.word	0x2000025a

080015e0 <StopWatch_Run>:
void StopWatch_Run(){
 80015e0:	b480      	push	{r7}
 80015e2:	af00      	add	r7, sp, #0
	if (controlData.id == controlId_RUN_STOP || controlData.id == controlId_STOP) {
 80015e4:	4b09      	ldr	r3, [pc, #36]	@ (800160c <StopWatch_Run+0x2c>)
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	2b02      	cmp	r3, #2
 80015ea:	d003      	beq.n	80015f4 <StopWatch_Run+0x14>
 80015ec:	4b07      	ldr	r3, [pc, #28]	@ (800160c <StopWatch_Run+0x2c>)
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	2b03      	cmp	r3, #3
 80015f2:	d105      	bne.n	8001600 <StopWatch_Run+0x20>
		controlData.id = controlId_NO_CONTROL;
 80015f4:	4b05      	ldr	r3, [pc, #20]	@ (800160c <StopWatch_Run+0x2c>)
 80015f6:	2200      	movs	r2, #0
 80015f8:	601a      	str	r2, [r3, #0]
		stopWatchstate = STOP;
 80015fa:	4b05      	ldr	r3, [pc, #20]	@ (8001610 <StopWatch_Run+0x30>)
 80015fc:	2200      	movs	r2, #0
 80015fe:	701a      	strb	r2, [r3, #0]
	}
}
 8001600:	bf00      	nop
 8001602:	46bd      	mov	sp, r7
 8001604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001608:	4770      	bx	lr
 800160a:	bf00      	nop
 800160c:	20000224 	.word	0x20000224
 8001610:	2000025a 	.word	0x2000025a

08001614 <StopWatch_Clear>:
void StopWatch_Clear()
{
 8001614:	b480      	push	{r7}
 8001616:	af00      	add	r7, sp, #0
	stopWatchstate = STOP;
 8001618:	4b09      	ldr	r3, [pc, #36]	@ (8001640 <StopWatch_Clear+0x2c>)
 800161a:	2200      	movs	r2, #0
 800161c:	701a      	strb	r2, [r3, #0]
	stopWatch.msec = 0;
 800161e:	4b09      	ldr	r3, [pc, #36]	@ (8001644 <StopWatch_Clear+0x30>)
 8001620:	2200      	movs	r2, #0
 8001622:	809a      	strh	r2, [r3, #4]
	stopWatch.sec = 0;
 8001624:	4b07      	ldr	r3, [pc, #28]	@ (8001644 <StopWatch_Clear+0x30>)
 8001626:	2200      	movs	r2, #0
 8001628:	70da      	strb	r2, [r3, #3]
	stopWatch.min = 0;
 800162a:	4b06      	ldr	r3, [pc, #24]	@ (8001644 <StopWatch_Clear+0x30>)
 800162c:	2200      	movs	r2, #0
 800162e:	709a      	strb	r2, [r3, #2]
	stopWatch.hour = 0;
 8001630:	4b04      	ldr	r3, [pc, #16]	@ (8001644 <StopWatch_Clear+0x30>)
 8001632:	2200      	movs	r2, #0
 8001634:	705a      	strb	r2, [r3, #1]
}
 8001636:	bf00      	nop
 8001638:	46bd      	mov	sp, r7
 800163a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163e:	4770      	bx	lr
 8001640:	2000025a 	.word	0x2000025a
 8001644:	2000000c 	.word	0x2000000c

08001648 <get_timewatch>:
#include "timeWatch.h"


static Watch_t timeWatch = {TIME_WATCH, 12,0,0,0};

Watch_t get_timewatch(){
 8001648:	b480      	push	{r7}
 800164a:	b083      	sub	sp, #12
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
	return timeWatch;
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	4a05      	ldr	r2, [pc, #20]	@ (8001668 <get_timewatch+0x20>)
 8001654:	6810      	ldr	r0, [r2, #0]
 8001656:	6018      	str	r0, [r3, #0]
 8001658:	8892      	ldrh	r2, [r2, #4]
 800165a:	809a      	strh	r2, [r3, #4]
}
 800165c:	6878      	ldr	r0, [r7, #4]
 800165e:	370c      	adds	r7, #12
 8001660:	46bd      	mov	sp, r7
 8001662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001666:	4770      	bx	lr
 8001668:	20000014 	.word	0x20000014

0800166c <TimeWatch_IncTimeCallBack>:

void TimeWatch_IncTimeCallBack() //interrupt에 들어가는 함수(interrupt로 인하여 갑자기 실행됨?)
{
 800166c:	b480      	push	{r7}
 800166e:	af00      	add	r7, sp, #0
	if (timeWatch.msec < 1000 - 1) {
 8001670:	4b1e      	ldr	r3, [pc, #120]	@ (80016ec <TimeWatch_IncTimeCallBack+0x80>)
 8001672:	889b      	ldrh	r3, [r3, #4]
 8001674:	f240 32e6 	movw	r2, #998	@ 0x3e6
 8001678:	4293      	cmp	r3, r2
 800167a:	d806      	bhi.n	800168a <TimeWatch_IncTimeCallBack+0x1e>
		timeWatch.msec++;
 800167c:	4b1b      	ldr	r3, [pc, #108]	@ (80016ec <TimeWatch_IncTimeCallBack+0x80>)
 800167e:	889b      	ldrh	r3, [r3, #4]
 8001680:	3301      	adds	r3, #1
 8001682:	b29a      	uxth	r2, r3
 8001684:	4b19      	ldr	r3, [pc, #100]	@ (80016ec <TimeWatch_IncTimeCallBack+0x80>)
 8001686:	809a      	strh	r2, [r3, #4]
		return;
 8001688:	e02c      	b.n	80016e4 <TimeWatch_IncTimeCallBack+0x78>
	} else {
		timeWatch.msec = 0;
 800168a:	4b18      	ldr	r3, [pc, #96]	@ (80016ec <TimeWatch_IncTimeCallBack+0x80>)
 800168c:	2200      	movs	r2, #0
 800168e:	809a      	strh	r2, [r3, #4]
	}
	if (timeWatch.sec < 60 - 1) {
 8001690:	4b16      	ldr	r3, [pc, #88]	@ (80016ec <TimeWatch_IncTimeCallBack+0x80>)
 8001692:	78db      	ldrb	r3, [r3, #3]
 8001694:	2b3a      	cmp	r3, #58	@ 0x3a
 8001696:	d806      	bhi.n	80016a6 <TimeWatch_IncTimeCallBack+0x3a>
		timeWatch.sec++;
 8001698:	4b14      	ldr	r3, [pc, #80]	@ (80016ec <TimeWatch_IncTimeCallBack+0x80>)
 800169a:	78db      	ldrb	r3, [r3, #3]
 800169c:	3301      	adds	r3, #1
 800169e:	b2da      	uxtb	r2, r3
 80016a0:	4b12      	ldr	r3, [pc, #72]	@ (80016ec <TimeWatch_IncTimeCallBack+0x80>)
 80016a2:	70da      	strb	r2, [r3, #3]
		return;
 80016a4:	e01e      	b.n	80016e4 <TimeWatch_IncTimeCallBack+0x78>
	} else{
		timeWatch.sec = 0;
 80016a6:	4b11      	ldr	r3, [pc, #68]	@ (80016ec <TimeWatch_IncTimeCallBack+0x80>)
 80016a8:	2200      	movs	r2, #0
 80016aa:	70da      	strb	r2, [r3, #3]
	}

	if (timeWatch.min < 60 - 1) {
 80016ac:	4b0f      	ldr	r3, [pc, #60]	@ (80016ec <TimeWatch_IncTimeCallBack+0x80>)
 80016ae:	789b      	ldrb	r3, [r3, #2]
 80016b0:	2b3a      	cmp	r3, #58	@ 0x3a
 80016b2:	d806      	bhi.n	80016c2 <TimeWatch_IncTimeCallBack+0x56>
		timeWatch.min++;
 80016b4:	4b0d      	ldr	r3, [pc, #52]	@ (80016ec <TimeWatch_IncTimeCallBack+0x80>)
 80016b6:	789b      	ldrb	r3, [r3, #2]
 80016b8:	3301      	adds	r3, #1
 80016ba:	b2da      	uxtb	r2, r3
 80016bc:	4b0b      	ldr	r3, [pc, #44]	@ (80016ec <TimeWatch_IncTimeCallBack+0x80>)
 80016be:	709a      	strb	r2, [r3, #2]
		return;
 80016c0:	e010      	b.n	80016e4 <TimeWatch_IncTimeCallBack+0x78>
	}
	timeWatch.min = 0;
 80016c2:	4b0a      	ldr	r3, [pc, #40]	@ (80016ec <TimeWatch_IncTimeCallBack+0x80>)
 80016c4:	2200      	movs	r2, #0
 80016c6:	709a      	strb	r2, [r3, #2]

	if (timeWatch.hour < 24 - 1) {
 80016c8:	4b08      	ldr	r3, [pc, #32]	@ (80016ec <TimeWatch_IncTimeCallBack+0x80>)
 80016ca:	785b      	ldrb	r3, [r3, #1]
 80016cc:	2b16      	cmp	r3, #22
 80016ce:	d806      	bhi.n	80016de <TimeWatch_IncTimeCallBack+0x72>
		timeWatch.hour++;
 80016d0:	4b06      	ldr	r3, [pc, #24]	@ (80016ec <TimeWatch_IncTimeCallBack+0x80>)
 80016d2:	785b      	ldrb	r3, [r3, #1]
 80016d4:	3301      	adds	r3, #1
 80016d6:	b2da      	uxtb	r2, r3
 80016d8:	4b04      	ldr	r3, [pc, #16]	@ (80016ec <TimeWatch_IncTimeCallBack+0x80>)
 80016da:	705a      	strb	r2, [r3, #1]
		return;
 80016dc:	e002      	b.n	80016e4 <TimeWatch_IncTimeCallBack+0x78>
	}
	timeWatch.hour = 0;
 80016de:	4b03      	ldr	r3, [pc, #12]	@ (80016ec <TimeWatch_IncTimeCallBack+0x80>)
 80016e0:	2200      	movs	r2, #0
 80016e2:	705a      	strb	r2, [r3, #1]
}
 80016e4:	46bd      	mov	sp, r7
 80016e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ea:	4770      	bx	lr
 80016ec:	20000014 	.word	0x20000014

080016f0 <TimeWatch_Excute>:

void TimeWatch_Excute()
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	af00      	add	r7, sp, #0
	Presenter_OutData(timeWatch);
 80016f4:	4b03      	ldr	r3, [pc, #12]	@ (8001704 <TimeWatch_Excute+0x14>)
 80016f6:	e893 0003 	ldmia.w	r3, {r0, r1}
 80016fa:	f7ff fcf5 	bl	80010e8 <Presenter_OutData>
}
 80016fe:	bf00      	nop
 8001700:	bd80      	pop	{r7, pc}
 8001702:	bf00      	nop
 8001704:	20000014 	.word	0x20000014

08001708 <Button_Init>:

Button_Handler_t hBtnMode;
Button_Handler_t hBtnRunStop;
Button_Handler_t hBtnClear;

void Button_Init(Button_Handler_t *hbtn, GPIO_TypeDef *GPIOx, uint16_t pinNum){
 8001708:	b480      	push	{r7}
 800170a:	b085      	sub	sp, #20
 800170c:	af00      	add	r7, sp, #0
 800170e:	60f8      	str	r0, [r7, #12]
 8001710:	60b9      	str	r1, [r7, #8]
 8001712:	4613      	mov	r3, r2
 8001714:	80fb      	strh	r3, [r7, #6]
	hbtn->GPIOx = GPIOx;
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	68ba      	ldr	r2, [r7, #8]
 800171a:	601a      	str	r2, [r3, #0]
	hbtn->pinNum = pinNum;
 800171c:	68fb      	ldr	r3, [r7, #12]
 800171e:	88fa      	ldrh	r2, [r7, #6]
 8001720:	809a      	strh	r2, [r3, #4]
	hbtn->prevState = RELEASED;
 8001722:	68fb      	ldr	r3, [r7, #12]
 8001724:	2201      	movs	r2, #1
 8001726:	609a      	str	r2, [r3, #8]
}
 8001728:	bf00      	nop
 800172a:	3714      	adds	r7, #20
 800172c:	46bd      	mov	sp, r7
 800172e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001732:	4770      	bx	lr

08001734 <Button_GetState>:

button_state_t Button_GetState(Button_Handler_t *hbtn){
 8001734:	b580      	push	{r7, lr}
 8001736:	b084      	sub	sp, #16
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
	uint32_t curState;
	curState = HAL_GPIO_ReadPin(hbtn->GPIOx, hbtn->pinNum);
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	681a      	ldr	r2, [r3, #0]
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	889b      	ldrh	r3, [r3, #4]
 8001744:	4619      	mov	r1, r3
 8001746:	4610      	mov	r0, r2
 8001748:	f000 ff12 	bl	8002570 <HAL_GPIO_ReadPin>
 800174c:	4603      	mov	r3, r0
 800174e:	60fb      	str	r3, [r7, #12]

	if ((hbtn->prevState == RELEASED) && (curState == PUSHED)) { // button released -> pushed
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	689b      	ldr	r3, [r3, #8]
 8001754:	2b01      	cmp	r3, #1
 8001756:	d10a      	bne.n	800176e <Button_GetState+0x3a>
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	2b00      	cmp	r3, #0
 800175c:	d107      	bne.n	800176e <Button_GetState+0x3a>
		HAL_Delay(2);//debounce code
 800175e:	2002      	movs	r0, #2
 8001760:	f000 fbba 	bl	8001ed8 <HAL_Delay>
		hbtn->prevState = PUSHED;
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	2200      	movs	r2, #0
 8001768:	609a      	str	r2, [r3, #8]
		return ACT_PUSHED;
 800176a:	2301      	movs	r3, #1
 800176c:	e00f      	b.n	800178e <Button_GetState+0x5a>
	} else if ((hbtn->prevState == PUSHED) && (curState == RELEASED)) { // button pushed -> released
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	689b      	ldr	r3, [r3, #8]
 8001772:	2b00      	cmp	r3, #0
 8001774:	d10a      	bne.n	800178c <Button_GetState+0x58>
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	2b01      	cmp	r3, #1
 800177a:	d107      	bne.n	800178c <Button_GetState+0x58>
		HAL_Delay(2);//debounce code
 800177c:	2002      	movs	r0, #2
 800177e:	f000 fbab 	bl	8001ed8 <HAL_Delay>
		hbtn->prevState = RELEASED;
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	2201      	movs	r2, #1
 8001786:	609a      	str	r2, [r3, #8]
		return ACT_RELEASED;
 8001788:	2302      	movs	r3, #2
 800178a:	e000      	b.n	800178e <Button_GetState+0x5a>
	}
	return NO_ACT;
 800178c:	2300      	movs	r3, #0
}
 800178e:	4618      	mov	r0, r3
 8001790:	3710      	adds	r7, #16
 8001792:	46bd      	mov	sp, r7
 8001794:	bd80      	pop	{r7, pc}
	...

08001798 <FND_WriteDp>:
static uint16_t fndDispNum = 0; // FND display main data(외부 파일에서 접근XXX)

// write fndDisNum


void FND_WriteDp(uint8_t dpData, uint8_t dpState){
 8001798:	b480      	push	{r7}
 800179a:	b083      	sub	sp, #12
 800179c:	af00      	add	r7, sp, #0
 800179e:	4603      	mov	r3, r0
 80017a0:	460a      	mov	r2, r1
 80017a2:	71fb      	strb	r3, [r7, #7]
 80017a4:	4613      	mov	r3, r2
 80017a6:	71bb      	strb	r3, [r7, #6]
	if (dpState == FND_DP_ON) {
 80017a8:	79bb      	ldrb	r3, [r7, #6]
 80017aa:	2b01      	cmp	r3, #1
 80017ac:	d107      	bne.n	80017be <FND_WriteDp+0x26>
		fndDispDp |= dpData;
 80017ae:	4b0d      	ldr	r3, [pc, #52]	@ (80017e4 <FND_WriteDp+0x4c>)
 80017b0:	781a      	ldrb	r2, [r3, #0]
 80017b2:	79fb      	ldrb	r3, [r7, #7]
 80017b4:	4313      	orrs	r3, r2
 80017b6:	b2da      	uxtb	r2, r3
 80017b8:	4b0a      	ldr	r3, [pc, #40]	@ (80017e4 <FND_WriteDp+0x4c>)
 80017ba:	701a      	strb	r2, [r3, #0]
	} else{
		fndDispDp &= ~dpData;
	}
}
 80017bc:	e00b      	b.n	80017d6 <FND_WriteDp+0x3e>
		fndDispDp &= ~dpData;
 80017be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017c2:	43db      	mvns	r3, r3
 80017c4:	b25a      	sxtb	r2, r3
 80017c6:	4b07      	ldr	r3, [pc, #28]	@ (80017e4 <FND_WriteDp+0x4c>)
 80017c8:	781b      	ldrb	r3, [r3, #0]
 80017ca:	b25b      	sxtb	r3, r3
 80017cc:	4013      	ands	r3, r2
 80017ce:	b25b      	sxtb	r3, r3
 80017d0:	b2da      	uxtb	r2, r3
 80017d2:	4b04      	ldr	r3, [pc, #16]	@ (80017e4 <FND_WriteDp+0x4c>)
 80017d4:	701a      	strb	r2, [r3, #0]
}
 80017d6:	bf00      	nop
 80017d8:	370c      	adds	r7, #12
 80017da:	46bd      	mov	sp, r7
 80017dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e0:	4770      	bx	lr
 80017e2:	bf00      	nop
 80017e4:	20000280 	.word	0x20000280

080017e8 <FND_WriteData>:

void FND_WriteData(uint16_t data)
{
 80017e8:	b480      	push	{r7}
 80017ea:	b083      	sub	sp, #12
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	4603      	mov	r3, r0
 80017f0:	80fb      	strh	r3, [r7, #6]
	fndDispNum = data;
 80017f2:	4a04      	ldr	r2, [pc, #16]	@ (8001804 <FND_WriteData+0x1c>)
 80017f4:	88fb      	ldrh	r3, [r7, #6]
 80017f6:	8013      	strh	r3, [r2, #0]
}
 80017f8:	bf00      	nop
 80017fa:	370c      	adds	r7, #12
 80017fc:	46bd      	mov	sp, r7
 80017fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001802:	4770      	bx	lr
 8001804:	20000282 	.word	0x20000282

08001808 <FND_DispDataCallBack>:
	return fndDispNum;
}

// display fndDisNum
void FND_DispDataCallBack()
{
 8001808:	b580      	push	{r7, lr}
 800180a:	af00      	add	r7, sp, #0
	static int digitPos = 0; // digit 자리 표현 변수
	// interrupt 발생하면 한 자리씩 출력한다.
	digitPos = (digitPos + 1) % 8; // 0~3까지 출력 반복
 800180c:	4b80      	ldr	r3, [pc, #512]	@ (8001a10 <FND_DispDataCallBack+0x208>)
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	3301      	adds	r3, #1
 8001812:	425a      	negs	r2, r3
 8001814:	f003 0307 	and.w	r3, r3, #7
 8001818:	f002 0207 	and.w	r2, r2, #7
 800181c:	bf58      	it	pl
 800181e:	4253      	negpl	r3, r2
 8001820:	4a7b      	ldr	r2, [pc, #492]	@ (8001a10 <FND_DispDataCallBack+0x208>)
 8001822:	6013      	str	r3, [r2, #0]

	switch(digitPos)
 8001824:	4b7a      	ldr	r3, [pc, #488]	@ (8001a10 <FND_DispDataCallBack+0x208>)
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	2b07      	cmp	r3, #7
 800182a:	f200 80ee 	bhi.w	8001a0a <FND_DispDataCallBack+0x202>
 800182e:	a201      	add	r2, pc, #4	@ (adr r2, 8001834 <FND_DispDataCallBack+0x2c>)
 8001830:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001834:	08001855 	.word	0x08001855
 8001838:	08001883 	.word	0x08001883
 800183c:	080018bb 	.word	0x080018bb
 8001840:	080018f3 	.word	0x080018f3
 8001844:	0800192b 	.word	0x0800192b
 8001848:	08001963 	.word	0x08001963
 800184c:	0800199b 	.word	0x0800199b
 8001850:	080019d3 	.word	0x080019d3
	{
	// 계속 켜져있으면 FND 켜져있을 때 데이터가 바뀌면서 잔상이 생긴다
	// -> FND를 끄고 데이터를 바꾸고 다시 킨다.
	case DIGIT_1:
		FND_DispOffALL();
 8001854:	f000 f900 	bl	8001a58 <FND_DispOffALL>
		FND_DispDigit(fndDispNum%10);
 8001858:	4b6e      	ldr	r3, [pc, #440]	@ (8001a14 <FND_DispDataCallBack+0x20c>)
 800185a:	881a      	ldrh	r2, [r3, #0]
 800185c:	4b6e      	ldr	r3, [pc, #440]	@ (8001a18 <FND_DispDataCallBack+0x210>)
 800185e:	fba3 1302 	umull	r1, r3, r3, r2
 8001862:	08d9      	lsrs	r1, r3, #3
 8001864:	460b      	mov	r3, r1
 8001866:	009b      	lsls	r3, r3, #2
 8001868:	440b      	add	r3, r1
 800186a:	005b      	lsls	r3, r3, #1
 800186c:	1ad3      	subs	r3, r2, r3
 800186e:	b29b      	uxth	r3, r3
 8001870:	4618      	mov	r0, r3
 8001872:	f000 f913 	bl	8001a9c <FND_DispDigit>
		FND_DispOn(digitPos);
 8001876:	4b66      	ldr	r3, [pc, #408]	@ (8001a10 <FND_DispDataCallBack+0x208>)
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	4618      	mov	r0, r3
 800187c:	f000 f8d4 	bl	8001a28 <FND_DispOn>
		break;
 8001880:	e0c3      	b.n	8001a0a <FND_DispDataCallBack+0x202>
	case DIGIT_10:
		FND_DispOffALL();
 8001882:	f000 f8e9 	bl	8001a58 <FND_DispOffALL>
		FND_DispDigit((fndDispNum/10)%10);
 8001886:	4b63      	ldr	r3, [pc, #396]	@ (8001a14 <FND_DispDataCallBack+0x20c>)
 8001888:	881b      	ldrh	r3, [r3, #0]
 800188a:	4a63      	ldr	r2, [pc, #396]	@ (8001a18 <FND_DispDataCallBack+0x210>)
 800188c:	fba2 2303 	umull	r2, r3, r2, r3
 8001890:	08db      	lsrs	r3, r3, #3
 8001892:	b29a      	uxth	r2, r3
 8001894:	4b60      	ldr	r3, [pc, #384]	@ (8001a18 <FND_DispDataCallBack+0x210>)
 8001896:	fba3 1302 	umull	r1, r3, r3, r2
 800189a:	08d9      	lsrs	r1, r3, #3
 800189c:	460b      	mov	r3, r1
 800189e:	009b      	lsls	r3, r3, #2
 80018a0:	440b      	add	r3, r1
 80018a2:	005b      	lsls	r3, r3, #1
 80018a4:	1ad3      	subs	r3, r2, r3
 80018a6:	b29b      	uxth	r3, r3
 80018a8:	4618      	mov	r0, r3
 80018aa:	f000 f8f7 	bl	8001a9c <FND_DispDigit>
		FND_DispOn(digitPos);
 80018ae:	4b58      	ldr	r3, [pc, #352]	@ (8001a10 <FND_DispDataCallBack+0x208>)
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	4618      	mov	r0, r3
 80018b4:	f000 f8b8 	bl	8001a28 <FND_DispOn>
		break;
 80018b8:	e0a7      	b.n	8001a0a <FND_DispDataCallBack+0x202>
	case DIGIT_100:
		FND_DispOffALL();
 80018ba:	f000 f8cd 	bl	8001a58 <FND_DispOffALL>
		FND_DispDigit((fndDispNum /100)%10);
 80018be:	4b55      	ldr	r3, [pc, #340]	@ (8001a14 <FND_DispDataCallBack+0x20c>)
 80018c0:	881b      	ldrh	r3, [r3, #0]
 80018c2:	4a56      	ldr	r2, [pc, #344]	@ (8001a1c <FND_DispDataCallBack+0x214>)
 80018c4:	fba2 2303 	umull	r2, r3, r2, r3
 80018c8:	095b      	lsrs	r3, r3, #5
 80018ca:	b29a      	uxth	r2, r3
 80018cc:	4b52      	ldr	r3, [pc, #328]	@ (8001a18 <FND_DispDataCallBack+0x210>)
 80018ce:	fba3 1302 	umull	r1, r3, r3, r2
 80018d2:	08d9      	lsrs	r1, r3, #3
 80018d4:	460b      	mov	r3, r1
 80018d6:	009b      	lsls	r3, r3, #2
 80018d8:	440b      	add	r3, r1
 80018da:	005b      	lsls	r3, r3, #1
 80018dc:	1ad3      	subs	r3, r2, r3
 80018de:	b29b      	uxth	r3, r3
 80018e0:	4618      	mov	r0, r3
 80018e2:	f000 f8db 	bl	8001a9c <FND_DispDigit>
		FND_DispOn(digitPos);
 80018e6:	4b4a      	ldr	r3, [pc, #296]	@ (8001a10 <FND_DispDataCallBack+0x208>)
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	4618      	mov	r0, r3
 80018ec:	f000 f89c 	bl	8001a28 <FND_DispOn>
		break;
 80018f0:	e08b      	b.n	8001a0a <FND_DispDataCallBack+0x202>
	case DIGIT_1000:
		FND_DispOffALL();
 80018f2:	f000 f8b1 	bl	8001a58 <FND_DispOffALL>
		FND_DispDigit((fndDispNum/1000)%10);
 80018f6:	4b47      	ldr	r3, [pc, #284]	@ (8001a14 <FND_DispDataCallBack+0x20c>)
 80018f8:	881b      	ldrh	r3, [r3, #0]
 80018fa:	4a49      	ldr	r2, [pc, #292]	@ (8001a20 <FND_DispDataCallBack+0x218>)
 80018fc:	fba2 2303 	umull	r2, r3, r2, r3
 8001900:	099b      	lsrs	r3, r3, #6
 8001902:	b29a      	uxth	r2, r3
 8001904:	4b44      	ldr	r3, [pc, #272]	@ (8001a18 <FND_DispDataCallBack+0x210>)
 8001906:	fba3 1302 	umull	r1, r3, r3, r2
 800190a:	08d9      	lsrs	r1, r3, #3
 800190c:	460b      	mov	r3, r1
 800190e:	009b      	lsls	r3, r3, #2
 8001910:	440b      	add	r3, r1
 8001912:	005b      	lsls	r3, r3, #1
 8001914:	1ad3      	subs	r3, r2, r3
 8001916:	b29b      	uxth	r3, r3
 8001918:	4618      	mov	r0, r3
 800191a:	f000 f8bf 	bl	8001a9c <FND_DispDigit>
		FND_DispOn(digitPos);
 800191e:	4b3c      	ldr	r3, [pc, #240]	@ (8001a10 <FND_DispDataCallBack+0x208>)
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	4618      	mov	r0, r3
 8001924:	f000 f880 	bl	8001a28 <FND_DispOn>
		break;
 8001928:	e06f      	b.n	8001a0a <FND_DispDataCallBack+0x202>
	case DIGIT_DP_1:
		FND_DispOffALL();
 800192a:	f000 f895 	bl	8001a58 <FND_DispOffALL>
		if (fndDispDp & (1<<0)) {
 800192e:	4b3d      	ldr	r3, [pc, #244]	@ (8001a24 <FND_DispDataCallBack+0x21c>)
 8001930:	781b      	ldrb	r3, [r3, #0]
 8001932:	f003 0301 	and.w	r3, r3, #1
 8001936:	2b00      	cmp	r3, #0
 8001938:	d003      	beq.n	8001942 <FND_DispDataCallBack+0x13a>
			FND_DispDigit(10);//불을 키고 싶으면 10을 넣고 아니라면 11으로 넣으면 됨 Digit에 해당하는 변수에서(해당 인덱스의 값이 나타남)
 800193a:	200a      	movs	r0, #10
 800193c:	f000 f8ae 	bl	8001a9c <FND_DispDigit>
 8001940:	e002      	b.n	8001948 <FND_DispDataCallBack+0x140>
		}else {
			FND_DispDigit(11);
 8001942:	200b      	movs	r0, #11
 8001944:	f000 f8aa 	bl	8001a9c <FND_DispDigit>
		}
		FND_DispOn(digitPos%4);
 8001948:	4b31      	ldr	r3, [pc, #196]	@ (8001a10 <FND_DispDataCallBack+0x208>)
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	425a      	negs	r2, r3
 800194e:	f003 0303 	and.w	r3, r3, #3
 8001952:	f002 0203 	and.w	r2, r2, #3
 8001956:	bf58      	it	pl
 8001958:	4253      	negpl	r3, r2
 800195a:	4618      	mov	r0, r3
 800195c:	f000 f864 	bl	8001a28 <FND_DispOn>
		break;
 8001960:	e053      	b.n	8001a0a <FND_DispDataCallBack+0x202>
	case DIGIT_DP_10:
		FND_DispOffALL();
 8001962:	f000 f879 	bl	8001a58 <FND_DispOffALL>
		if (fndDispDp & (1<<1)) {
 8001966:	4b2f      	ldr	r3, [pc, #188]	@ (8001a24 <FND_DispDataCallBack+0x21c>)
 8001968:	781b      	ldrb	r3, [r3, #0]
 800196a:	f003 0302 	and.w	r3, r3, #2
 800196e:	2b00      	cmp	r3, #0
 8001970:	d003      	beq.n	800197a <FND_DispDataCallBack+0x172>
			FND_DispDigit(10);//불을 키고 싶으면 10을 넣고 아니라면 11으로 넣으면 됨 Digit에 해당하는 변수에서(해당 인덱스의 값이 나타남)
 8001972:	200a      	movs	r0, #10
 8001974:	f000 f892 	bl	8001a9c <FND_DispDigit>
 8001978:	e002      	b.n	8001980 <FND_DispDataCallBack+0x178>
		}else {
			FND_DispDigit(11);
 800197a:	200b      	movs	r0, #11
 800197c:	f000 f88e 	bl	8001a9c <FND_DispDigit>
		}
		FND_DispOn(digitPos%4);
 8001980:	4b23      	ldr	r3, [pc, #140]	@ (8001a10 <FND_DispDataCallBack+0x208>)
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	425a      	negs	r2, r3
 8001986:	f003 0303 	and.w	r3, r3, #3
 800198a:	f002 0203 	and.w	r2, r2, #3
 800198e:	bf58      	it	pl
 8001990:	4253      	negpl	r3, r2
 8001992:	4618      	mov	r0, r3
 8001994:	f000 f848 	bl	8001a28 <FND_DispOn>
		break;
 8001998:	e037      	b.n	8001a0a <FND_DispDataCallBack+0x202>
	case DIGIT_DP_100:
		FND_DispOffALL();
 800199a:	f000 f85d 	bl	8001a58 <FND_DispOffALL>
		if (fndDispDp & (1<<2)) {
 800199e:	4b21      	ldr	r3, [pc, #132]	@ (8001a24 <FND_DispDataCallBack+0x21c>)
 80019a0:	781b      	ldrb	r3, [r3, #0]
 80019a2:	f003 0304 	and.w	r3, r3, #4
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d003      	beq.n	80019b2 <FND_DispDataCallBack+0x1aa>
			FND_DispDigit(10);//불을 키고 싶으면 10을 넣고 아니라면 11으로 넣으면 됨 Digit에 해당하는 변수에서(해당 인덱스의 값이 나타남)
 80019aa:	200a      	movs	r0, #10
 80019ac:	f000 f876 	bl	8001a9c <FND_DispDigit>
 80019b0:	e002      	b.n	80019b8 <FND_DispDataCallBack+0x1b0>
		}else {
			FND_DispDigit(11);
 80019b2:	200b      	movs	r0, #11
 80019b4:	f000 f872 	bl	8001a9c <FND_DispDigit>
		}
		FND_DispOn(digitPos%4);
 80019b8:	4b15      	ldr	r3, [pc, #84]	@ (8001a10 <FND_DispDataCallBack+0x208>)
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	425a      	negs	r2, r3
 80019be:	f003 0303 	and.w	r3, r3, #3
 80019c2:	f002 0203 	and.w	r2, r2, #3
 80019c6:	bf58      	it	pl
 80019c8:	4253      	negpl	r3, r2
 80019ca:	4618      	mov	r0, r3
 80019cc:	f000 f82c 	bl	8001a28 <FND_DispOn>
		break;
 80019d0:	e01b      	b.n	8001a0a <FND_DispDataCallBack+0x202>
	case DIGIT_DP_1000:
		FND_DispOffALL();
 80019d2:	f000 f841 	bl	8001a58 <FND_DispOffALL>
		if (fndDispDp & (1<<3)) {
 80019d6:	4b13      	ldr	r3, [pc, #76]	@ (8001a24 <FND_DispDataCallBack+0x21c>)
 80019d8:	781b      	ldrb	r3, [r3, #0]
 80019da:	f003 0308 	and.w	r3, r3, #8
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d003      	beq.n	80019ea <FND_DispDataCallBack+0x1e2>
			FND_DispDigit(10);//불을 키고 싶으면 10을 넣고 아니라면 11으로 넣으면 됨 Digit에 해당하는 변수에서(해당 인덱스의 값이 나타남)
 80019e2:	200a      	movs	r0, #10
 80019e4:	f000 f85a 	bl	8001a9c <FND_DispDigit>
 80019e8:	e002      	b.n	80019f0 <FND_DispDataCallBack+0x1e8>
		}else {
			FND_DispDigit(11);
 80019ea:	200b      	movs	r0, #11
 80019ec:	f000 f856 	bl	8001a9c <FND_DispDigit>
		}
		FND_DispOn(digitPos%4);
 80019f0:	4b07      	ldr	r3, [pc, #28]	@ (8001a10 <FND_DispDataCallBack+0x208>)
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	425a      	negs	r2, r3
 80019f6:	f003 0303 	and.w	r3, r3, #3
 80019fa:	f002 0203 	and.w	r2, r2, #3
 80019fe:	bf58      	it	pl
 8001a00:	4253      	negpl	r3, r2
 8001a02:	4618      	mov	r0, r3
 8001a04:	f000 f810 	bl	8001a28 <FND_DispOn>
		break;
 8001a08:	bf00      	nop
	}
}
 8001a0a:	bf00      	nop
 8001a0c:	bd80      	pop	{r7, pc}
 8001a0e:	bf00      	nop
 8001a10:	20000284 	.word	0x20000284
 8001a14:	20000282 	.word	0x20000282
 8001a18:	cccccccd 	.word	0xcccccccd
 8001a1c:	51eb851f 	.word	0x51eb851f
 8001a20:	10624dd3 	.word	0x10624dd3
 8001a24:	20000280 	.word	0x20000280

08001a28 <FND_DispOn>:
//   // GPIO_WritePin(GPIOx, PiNum, SET); - Cathode type(Anode type은 반대)
//   HAL_GPIO_WritePin(fndDigitCom[fndPos].GPIOx, fndDigitCom[fndPos].pinNum, SET);
//}

void FND_DispOn(int fndPos)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b082      	sub	sp, #8
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]
	// GPIO_WritePin(GPIOx, PiNum, RESET); - Cathode type(Anode type은 반대)
	HAL_GPIO_WritePin(fndDigitCom[fndPos].GPIOx, fndDigitCom[fndPos].pinNum, SET);
 8001a30:	4a08      	ldr	r2, [pc, #32]	@ (8001a54 <FND_DispOn+0x2c>)
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8001a38:	4a06      	ldr	r2, [pc, #24]	@ (8001a54 <FND_DispOn+0x2c>)
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	00db      	lsls	r3, r3, #3
 8001a3e:	4413      	add	r3, r2
 8001a40:	685b      	ldr	r3, [r3, #4]
 8001a42:	b29b      	uxth	r3, r3
 8001a44:	2201      	movs	r2, #1
 8001a46:	4619      	mov	r1, r3
 8001a48:	f000 fdaa 	bl	80025a0 <HAL_GPIO_WritePin>
}
 8001a4c:	bf00      	nop
 8001a4e:	3708      	adds	r7, #8
 8001a50:	46bd      	mov	sp, r7
 8001a52:	bd80      	pop	{r7, pc}
 8001a54:	2000001c 	.word	0x2000001c

08001a58 <FND_DispOffALL>:

void FND_DispOffALL()
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b082      	sub	sp, #8
 8001a5c:	af00      	add	r7, sp, #0
	for(int i=0; i<4; i++){
 8001a5e:	2300      	movs	r3, #0
 8001a60:	607b      	str	r3, [r7, #4]
 8001a62:	e010      	b.n	8001a86 <FND_DispOffALL+0x2e>
		HAL_GPIO_WritePin(fndDigitCom[i].GPIOx, fndDigitCom[i].pinNum, RESET);
 8001a64:	4a0c      	ldr	r2, [pc, #48]	@ (8001a98 <FND_DispOffALL+0x40>)
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8001a6c:	4a0a      	ldr	r2, [pc, #40]	@ (8001a98 <FND_DispOffALL+0x40>)
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	00db      	lsls	r3, r3, #3
 8001a72:	4413      	add	r3, r2
 8001a74:	685b      	ldr	r3, [r3, #4]
 8001a76:	b29b      	uxth	r3, r3
 8001a78:	2200      	movs	r2, #0
 8001a7a:	4619      	mov	r1, r3
 8001a7c:	f000 fd90 	bl	80025a0 <HAL_GPIO_WritePin>
	for(int i=0; i<4; i++){
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	3301      	adds	r3, #1
 8001a84:	607b      	str	r3, [r7, #4]
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	2b03      	cmp	r3, #3
 8001a8a:	ddeb      	ble.n	8001a64 <FND_DispOffALL+0xc>
	}
}
 8001a8c:	bf00      	nop
 8001a8e:	bf00      	nop
 8001a90:	3708      	adds	r7, #8
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bd80      	pop	{r7, pc}
 8001a96:	bf00      	nop
 8001a98:	2000001c 	.word	0x2000001c

08001a9c <FND_DispDigit>:

void FND_DispDigit(uint16_t digit)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b086      	sub	sp, #24
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	4603      	mov	r3, r0
 8001aa4:	80fb      	strh	r3, [r7, #6]
	const uint8_t segFont[12] = {
 8001aa6:	4a1f      	ldr	r2, [pc, #124]	@ (8001b24 <FND_DispDigit+0x88>)
 8001aa8:	f107 0308 	add.w	r3, r7, #8
 8001aac:	ca07      	ldmia	r2, {r0, r1, r2}
 8001aae:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			0x7F, // 8
			0x6F,  // 9
			0x80, //dp => 10000000
			0x00 // dp => 00000000
	};
	for(int i=0; i<8; i++){
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	617b      	str	r3, [r7, #20]
 8001ab6:	e02c      	b.n	8001b12 <FND_DispDigit+0x76>
		if(!(segFont[digit] & (1<<i))){
 8001ab8:	88fb      	ldrh	r3, [r7, #6]
 8001aba:	3318      	adds	r3, #24
 8001abc:	443b      	add	r3, r7
 8001abe:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8001ac2:	461a      	mov	r2, r3
 8001ac4:	697b      	ldr	r3, [r7, #20]
 8001ac6:	fa42 f303 	asr.w	r3, r2, r3
 8001aca:	f003 0301 	and.w	r3, r3, #1
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d10e      	bne.n	8001af0 <FND_DispDigit+0x54>
			HAL_GPIO_WritePin(fndPin[i].GPIOx, fndPin[i].pinNum, SET);    // data = 0 -> offCathode type(Anode type은 반대)
 8001ad2:	4a15      	ldr	r2, [pc, #84]	@ (8001b28 <FND_DispDigit+0x8c>)
 8001ad4:	697b      	ldr	r3, [r7, #20]
 8001ad6:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8001ada:	4a13      	ldr	r2, [pc, #76]	@ (8001b28 <FND_DispDigit+0x8c>)
 8001adc:	697b      	ldr	r3, [r7, #20]
 8001ade:	00db      	lsls	r3, r3, #3
 8001ae0:	4413      	add	r3, r2
 8001ae2:	685b      	ldr	r3, [r3, #4]
 8001ae4:	b29b      	uxth	r3, r3
 8001ae6:	2201      	movs	r2, #1
 8001ae8:	4619      	mov	r1, r3
 8001aea:	f000 fd59 	bl	80025a0 <HAL_GPIO_WritePin>
 8001aee:	e00d      	b.n	8001b0c <FND_DispDigit+0x70>
		}
		else{
			HAL_GPIO_WritePin(fndPin[i].GPIOx, fndPin[i].pinNum, RESET);      // data = 1 -> onCathode type(Anode type은 반대)
 8001af0:	4a0d      	ldr	r2, [pc, #52]	@ (8001b28 <FND_DispDigit+0x8c>)
 8001af2:	697b      	ldr	r3, [r7, #20]
 8001af4:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8001af8:	4a0b      	ldr	r2, [pc, #44]	@ (8001b28 <FND_DispDigit+0x8c>)
 8001afa:	697b      	ldr	r3, [r7, #20]
 8001afc:	00db      	lsls	r3, r3, #3
 8001afe:	4413      	add	r3, r2
 8001b00:	685b      	ldr	r3, [r3, #4]
 8001b02:	b29b      	uxth	r3, r3
 8001b04:	2200      	movs	r2, #0
 8001b06:	4619      	mov	r1, r3
 8001b08:	f000 fd4a 	bl	80025a0 <HAL_GPIO_WritePin>
	for(int i=0; i<8; i++){
 8001b0c:	697b      	ldr	r3, [r7, #20]
 8001b0e:	3301      	adds	r3, #1
 8001b10:	617b      	str	r3, [r7, #20]
 8001b12:	697b      	ldr	r3, [r7, #20]
 8001b14:	2b07      	cmp	r3, #7
 8001b16:	ddcf      	ble.n	8001ab8 <FND_DispDigit+0x1c>
		}
	}
}
 8001b18:	bf00      	nop
 8001b1a:	bf00      	nop
 8001b1c:	3718      	adds	r7, #24
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bd80      	pop	{r7, pc}
 8001b22:	bf00      	nop
 8001b24:	080061a4 	.word	0x080061a4
 8001b28:	2000003c 	.word	0x2000003c

08001b2c <LCD_Init>:

static uint8_t lcdData = 0;
static I2C_HandleTypeDef *hLcdI2C;

void LCD_Init(I2C_HandleTypeDef *hI2C)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b082      	sub	sp, #8
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	6078      	str	r0, [r7, #4]
   hLcdI2C = hI2C;
 8001b34:	4a18      	ldr	r2, [pc, #96]	@ (8001b98 <LCD_Init+0x6c>)
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	6013      	str	r3, [r2, #0]
   HAL_Delay(50);
 8001b3a:	2032      	movs	r0, #50	@ 0x32
 8001b3c:	f000 f9cc 	bl	8001ed8 <HAL_Delay>
   LCD_cmdMode();
 8001b40:	f000 f852 	bl	8001be8 <LCD_cmdMode>
   LCD_writeMode();
 8001b44:	f000 f874 	bl	8001c30 <LCD_writeMode>
   LCD_sendNibbleData(0x30);
 8001b48:	2030      	movs	r0, #48	@ 0x30
 8001b4a:	f000 f8a7 	bl	8001c9c <LCD_sendNibbleData>
   HAL_Delay(5); // wait over 4.1ms
 8001b4e:	2005      	movs	r0, #5
 8001b50:	f000 f9c2 	bl	8001ed8 <HAL_Delay>
   LCD_sendNibbleData(0x30);
 8001b54:	2030      	movs	r0, #48	@ 0x30
 8001b56:	f000 f8a1 	bl	8001c9c <LCD_sendNibbleData>
   HAL_Delay(1); // wait over 100us
 8001b5a:	2001      	movs	r0, #1
 8001b5c:	f000 f9bc 	bl	8001ed8 <HAL_Delay>
   LCD_sendNibbleData(0x30);
 8001b60:	2030      	movs	r0, #48	@ 0x30
 8001b62:	f000 f89b 	bl	8001c9c <LCD_sendNibbleData>
   LCD_sendNibbleData(0x20);
 8001b66:	2020      	movs	r0, #32
 8001b68:	f000 f898 	bl	8001c9c <LCD_sendNibbleData>
   LCD_sendData(LCD_4BIT_FUNC_SET);
 8001b6c:	2028      	movs	r0, #40	@ 0x28
 8001b6e:	f000 f8b9 	bl	8001ce4 <LCD_sendData>
   LCD_sendData(LCD_DISP_OFF);
 8001b72:	2008      	movs	r0, #8
 8001b74:	f000 f8b6 	bl	8001ce4 <LCD_sendData>
   LCD_sendData(LCD_DISP_CLEAR);
 8001b78:	2001      	movs	r0, #1
 8001b7a:	f000 f8b3 	bl	8001ce4 <LCD_sendData>
   LCD_sendData(LCD_ENTRY_MODE_SET);
 8001b7e:	2006      	movs	r0, #6
 8001b80:	f000 f8b0 	bl	8001ce4 <LCD_sendData>
   LCD_sendData(LCD_DISP_ON);
 8001b84:	200c      	movs	r0, #12
 8001b86:	f000 f8ad 	bl	8001ce4 <LCD_sendData>
   LCD_backLightOn();
 8001b8a:	f000 f81d 	bl	8001bc8 <LCD_backLightOn>
}
 8001b8e:	bf00      	nop
 8001b90:	3708      	adds	r7, #8
 8001b92:	46bd      	mov	sp, r7
 8001b94:	bd80      	pop	{r7, pc}
 8001b96:	bf00      	nop
 8001b98:	2000028c 	.word	0x2000028c

08001b9c <LCD_sendI2C>:

void LCD_sendI2C(uint8_t data)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b084      	sub	sp, #16
 8001ba0:	af02      	add	r7, sp, #8
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	71fb      	strb	r3, [r7, #7]
   HAL_I2C_Master_Transmit(hLcdI2C, (LCD_DEV_ADDR<<1), &data, 1, 1000);
 8001ba6:	4b07      	ldr	r3, [pc, #28]	@ (8001bc4 <LCD_sendI2C+0x28>)
 8001ba8:	6818      	ldr	r0, [r3, #0]
 8001baa:	1dfa      	adds	r2, r7, #7
 8001bac:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001bb0:	9300      	str	r3, [sp, #0]
 8001bb2:	2301      	movs	r3, #1
 8001bb4:	214e      	movs	r1, #78	@ 0x4e
 8001bb6:	f000 fe51 	bl	800285c <HAL_I2C_Master_Transmit>
}
 8001bba:	bf00      	nop
 8001bbc:	3708      	adds	r7, #8
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	bd80      	pop	{r7, pc}
 8001bc2:	bf00      	nop
 8001bc4:	2000028c 	.word	0x2000028c

08001bc8 <LCD_backLightOn>:

void LCD_backLightOn()
{
 8001bc8:	b480      	push	{r7}
 8001bca:	af00      	add	r7, sp, #0
   lcdData |= (1<<LCD_BL);
 8001bcc:	4b05      	ldr	r3, [pc, #20]	@ (8001be4 <LCD_backLightOn+0x1c>)
 8001bce:	781b      	ldrb	r3, [r3, #0]
 8001bd0:	f043 0308 	orr.w	r3, r3, #8
 8001bd4:	b2da      	uxtb	r2, r3
 8001bd6:	4b03      	ldr	r3, [pc, #12]	@ (8001be4 <LCD_backLightOn+0x1c>)
 8001bd8:	701a      	strb	r2, [r3, #0]
}
 8001bda:	bf00      	nop
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be2:	4770      	bx	lr
 8001be4:	20000288 	.word	0x20000288

08001be8 <LCD_cmdMode>:
{
   lcdData &= ~(1<<LCD_BL);
}

void LCD_cmdMode()
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	af00      	add	r7, sp, #0
   lcdData &= ~(1<<LCD_RS);
 8001bec:	4b06      	ldr	r3, [pc, #24]	@ (8001c08 <LCD_cmdMode+0x20>)
 8001bee:	781b      	ldrb	r3, [r3, #0]
 8001bf0:	f023 0301 	bic.w	r3, r3, #1
 8001bf4:	b2da      	uxtb	r2, r3
 8001bf6:	4b04      	ldr	r3, [pc, #16]	@ (8001c08 <LCD_cmdMode+0x20>)
 8001bf8:	701a      	strb	r2, [r3, #0]
   LCD_sendI2C(lcdData);
 8001bfa:	4b03      	ldr	r3, [pc, #12]	@ (8001c08 <LCD_cmdMode+0x20>)
 8001bfc:	781b      	ldrb	r3, [r3, #0]
 8001bfe:	4618      	mov	r0, r3
 8001c00:	f7ff ffcc 	bl	8001b9c <LCD_sendI2C>
}
 8001c04:	bf00      	nop
 8001c06:	bd80      	pop	{r7, pc}
 8001c08:	20000288 	.word	0x20000288

08001c0c <LCD_charMode>:

void LCD_charMode()
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	af00      	add	r7, sp, #0
   lcdData |= (1<<LCD_RS);
 8001c10:	4b06      	ldr	r3, [pc, #24]	@ (8001c2c <LCD_charMode+0x20>)
 8001c12:	781b      	ldrb	r3, [r3, #0]
 8001c14:	f043 0301 	orr.w	r3, r3, #1
 8001c18:	b2da      	uxtb	r2, r3
 8001c1a:	4b04      	ldr	r3, [pc, #16]	@ (8001c2c <LCD_charMode+0x20>)
 8001c1c:	701a      	strb	r2, [r3, #0]
   LCD_sendI2C(lcdData);
 8001c1e:	4b03      	ldr	r3, [pc, #12]	@ (8001c2c <LCD_charMode+0x20>)
 8001c20:	781b      	ldrb	r3, [r3, #0]
 8001c22:	4618      	mov	r0, r3
 8001c24:	f7ff ffba 	bl	8001b9c <LCD_sendI2C>
}
 8001c28:	bf00      	nop
 8001c2a:	bd80      	pop	{r7, pc}
 8001c2c:	20000288 	.word	0x20000288

08001c30 <LCD_writeMode>:

void LCD_writeMode()
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	af00      	add	r7, sp, #0
   lcdData &= ~(1<<LCD_RW);
 8001c34:	4b06      	ldr	r3, [pc, #24]	@ (8001c50 <LCD_writeMode+0x20>)
 8001c36:	781b      	ldrb	r3, [r3, #0]
 8001c38:	f023 0302 	bic.w	r3, r3, #2
 8001c3c:	b2da      	uxtb	r2, r3
 8001c3e:	4b04      	ldr	r3, [pc, #16]	@ (8001c50 <LCD_writeMode+0x20>)
 8001c40:	701a      	strb	r2, [r3, #0]
   LCD_sendI2C(lcdData);
 8001c42:	4b03      	ldr	r3, [pc, #12]	@ (8001c50 <LCD_writeMode+0x20>)
 8001c44:	781b      	ldrb	r3, [r3, #0]
 8001c46:	4618      	mov	r0, r3
 8001c48:	f7ff ffa8 	bl	8001b9c <LCD_sendI2C>
}
 8001c4c:	bf00      	nop
 8001c4e:	bd80      	pop	{r7, pc}
 8001c50:	20000288 	.word	0x20000288

08001c54 <LCD_E_High>:

void LCD_E_High()
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	af00      	add	r7, sp, #0
   lcdData |= (1<<LCD_E);
 8001c58:	4b06      	ldr	r3, [pc, #24]	@ (8001c74 <LCD_E_High+0x20>)
 8001c5a:	781b      	ldrb	r3, [r3, #0]
 8001c5c:	f043 0304 	orr.w	r3, r3, #4
 8001c60:	b2da      	uxtb	r2, r3
 8001c62:	4b04      	ldr	r3, [pc, #16]	@ (8001c74 <LCD_E_High+0x20>)
 8001c64:	701a      	strb	r2, [r3, #0]
   LCD_sendI2C(lcdData);
 8001c66:	4b03      	ldr	r3, [pc, #12]	@ (8001c74 <LCD_E_High+0x20>)
 8001c68:	781b      	ldrb	r3, [r3, #0]
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	f7ff ff96 	bl	8001b9c <LCD_sendI2C>
}
 8001c70:	bf00      	nop
 8001c72:	bd80      	pop	{r7, pc}
 8001c74:	20000288 	.word	0x20000288

08001c78 <LCD_E_Low>:

void LCD_E_Low()
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	af00      	add	r7, sp, #0
   lcdData &= ~(1<<LCD_E);
 8001c7c:	4b06      	ldr	r3, [pc, #24]	@ (8001c98 <LCD_E_Low+0x20>)
 8001c7e:	781b      	ldrb	r3, [r3, #0]
 8001c80:	f023 0304 	bic.w	r3, r3, #4
 8001c84:	b2da      	uxtb	r2, r3
 8001c86:	4b04      	ldr	r3, [pc, #16]	@ (8001c98 <LCD_E_Low+0x20>)
 8001c88:	701a      	strb	r2, [r3, #0]
   LCD_sendI2C(lcdData);
 8001c8a:	4b03      	ldr	r3, [pc, #12]	@ (8001c98 <LCD_E_Low+0x20>)
 8001c8c:	781b      	ldrb	r3, [r3, #0]
 8001c8e:	4618      	mov	r0, r3
 8001c90:	f7ff ff84 	bl	8001b9c <LCD_sendI2C>
}
 8001c94:	bf00      	nop
 8001c96:	bd80      	pop	{r7, pc}
 8001c98:	20000288 	.word	0x20000288

08001c9c <LCD_sendNibbleData>:

// Nibble -> 4bit data를 전송
void LCD_sendNibbleData(uint8_t data)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	b082      	sub	sp, #8
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	71fb      	strb	r3, [r7, #7]
   LCD_E_High();
 8001ca6:	f7ff ffd5 	bl	8001c54 <LCD_E_High>
   lcdData = (data & 0xf0) | (lcdData & 0x0f);
 8001caa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cae:	f023 030f 	bic.w	r3, r3, #15
 8001cb2:	b25a      	sxtb	r2, r3
 8001cb4:	4b0a      	ldr	r3, [pc, #40]	@ (8001ce0 <LCD_sendNibbleData+0x44>)
 8001cb6:	781b      	ldrb	r3, [r3, #0]
 8001cb8:	b25b      	sxtb	r3, r3
 8001cba:	f003 030f 	and.w	r3, r3, #15
 8001cbe:	b25b      	sxtb	r3, r3
 8001cc0:	4313      	orrs	r3, r2
 8001cc2:	b25b      	sxtb	r3, r3
 8001cc4:	b2da      	uxtb	r2, r3
 8001cc6:	4b06      	ldr	r3, [pc, #24]	@ (8001ce0 <LCD_sendNibbleData+0x44>)
 8001cc8:	701a      	strb	r2, [r3, #0]
   LCD_sendI2C(lcdData);
 8001cca:	4b05      	ldr	r3, [pc, #20]	@ (8001ce0 <LCD_sendNibbleData+0x44>)
 8001ccc:	781b      	ldrb	r3, [r3, #0]
 8001cce:	4618      	mov	r0, r3
 8001cd0:	f7ff ff64 	bl	8001b9c <LCD_sendI2C>
   LCD_E_Low();
 8001cd4:	f7ff ffd0 	bl	8001c78 <LCD_E_Low>
}
 8001cd8:	bf00      	nop
 8001cda:	3708      	adds	r7, #8
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	bd80      	pop	{r7, pc}
 8001ce0:	20000288 	.word	0x20000288

08001ce4 <LCD_sendData>:

void LCD_sendData(uint8_t data)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b082      	sub	sp, #8
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	4603      	mov	r3, r0
 8001cec:	71fb      	strb	r3, [r7, #7]
   // High 4bit
   LCD_sendNibbleData(data);
 8001cee:	79fb      	ldrb	r3, [r7, #7]
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	f7ff ffd3 	bl	8001c9c <LCD_sendNibbleData>

   data = data << 4;
 8001cf6:	79fb      	ldrb	r3, [r7, #7]
 8001cf8:	011b      	lsls	r3, r3, #4
 8001cfa:	71fb      	strb	r3, [r7, #7]
   // Low 4bit
   LCD_sendNibbleData(data);
 8001cfc:	79fb      	ldrb	r3, [r7, #7]
 8001cfe:	4618      	mov	r0, r3
 8001d00:	f7ff ffcc 	bl	8001c9c <LCD_sendNibbleData>
}
 8001d04:	bf00      	nop
 8001d06:	3708      	adds	r7, #8
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	bd80      	pop	{r7, pc}

08001d0c <LCD_writeCmdData>:

void LCD_writeCmdData(uint8_t data)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b082      	sub	sp, #8
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	4603      	mov	r3, r0
 8001d14:	71fb      	strb	r3, [r7, #7]
   LCD_writeMode();
 8001d16:	f7ff ff8b 	bl	8001c30 <LCD_writeMode>
   LCD_cmdMode();
 8001d1a:	f7ff ff65 	bl	8001be8 <LCD_cmdMode>
   LCD_sendData(data);
 8001d1e:	79fb      	ldrb	r3, [r7, #7]
 8001d20:	4618      	mov	r0, r3
 8001d22:	f7ff ffdf 	bl	8001ce4 <LCD_sendData>
}
 8001d26:	bf00      	nop
 8001d28:	3708      	adds	r7, #8
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	bd80      	pop	{r7, pc}

08001d2e <LCD_writeCharData>:

void LCD_writeCharData(uint8_t data)
{
 8001d2e:	b580      	push	{r7, lr}
 8001d30:	b082      	sub	sp, #8
 8001d32:	af00      	add	r7, sp, #0
 8001d34:	4603      	mov	r3, r0
 8001d36:	71fb      	strb	r3, [r7, #7]
   LCD_writeMode();
 8001d38:	f7ff ff7a 	bl	8001c30 <LCD_writeMode>
   LCD_charMode();
 8001d3c:	f7ff ff66 	bl	8001c0c <LCD_charMode>
   LCD_sendData(data);
 8001d40:	79fb      	ldrb	r3, [r7, #7]
 8001d42:	4618      	mov	r0, r3
 8001d44:	f7ff ffce 	bl	8001ce4 <LCD_sendData>
}
 8001d48:	bf00      	nop
 8001d4a:	3708      	adds	r7, #8
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	bd80      	pop	{r7, pc}

08001d50 <LCD_writeStringData>:


void LCD_writeStringData(char* data)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b084      	sub	sp, #16
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
	for(int i = 0; data[i]; i++)
 8001d58:	2300      	movs	r3, #0
 8001d5a:	60fb      	str	r3, [r7, #12]
 8001d5c:	e009      	b.n	8001d72 <LCD_writeStringData+0x22>
		LCD_writeCharData(data[i]);
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	687a      	ldr	r2, [r7, #4]
 8001d62:	4413      	add	r3, r2
 8001d64:	781b      	ldrb	r3, [r3, #0]
 8001d66:	4618      	mov	r0, r3
 8001d68:	f7ff ffe1 	bl	8001d2e <LCD_writeCharData>
	for(int i = 0; data[i]; i++)
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	3301      	adds	r3, #1
 8001d70:	60fb      	str	r3, [r7, #12]
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	687a      	ldr	r2, [r7, #4]
 8001d76:	4413      	add	r3, r2
 8001d78:	781b      	ldrb	r3, [r3, #0]
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d1ef      	bne.n	8001d5e <LCD_writeStringData+0xe>
}
 8001d7e:	bf00      	nop
 8001d80:	bf00      	nop
 8001d82:	3710      	adds	r7, #16
 8001d84:	46bd      	mov	sp, r7
 8001d86:	bd80      	pop	{r7, pc}

08001d88 <LCD_gotoXY>:

void LCD_gotoXY(uint8_t row, uint8_t col) {
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b084      	sub	sp, #16
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	4603      	mov	r3, r0
 8001d90:	460a      	mov	r2, r1
 8001d92:	71fb      	strb	r3, [r7, #7]
 8001d94:	4613      	mov	r3, r2
 8001d96:	71bb      	strb	r3, [r7, #6]
	col %= 16;
 8001d98:	79bb      	ldrb	r3, [r7, #6]
 8001d9a:	f003 030f 	and.w	r3, r3, #15
 8001d9e:	71bb      	strb	r3, [r7, #6]
	row %= 2;
 8001da0:	79fb      	ldrb	r3, [r7, #7]
 8001da2:	f003 0301 	and.w	r3, r3, #1
 8001da6:	71fb      	strb	r3, [r7, #7]
	uint8_t lcdRegAddr = (0x40 * row) + col;
 8001da8:	79fb      	ldrb	r3, [r7, #7]
 8001daa:	019b      	lsls	r3, r3, #6
 8001dac:	b2da      	uxtb	r2, r3
 8001dae:	79bb      	ldrb	r3, [r7, #6]
 8001db0:	4413      	add	r3, r2
 8001db2:	73fb      	strb	r3, [r7, #15]
	uint8_t command = 0x80 + lcdRegAddr;
 8001db4:	7bfb      	ldrb	r3, [r7, #15]
 8001db6:	3b80      	subs	r3, #128	@ 0x80
 8001db8:	73bb      	strb	r3, [r7, #14]
	LCD_writeCmdData(command);
 8001dba:	7bbb      	ldrb	r3, [r7, #14]
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	f7ff ffa5 	bl	8001d0c <LCD_writeCmdData>
}
 8001dc2:	bf00      	nop
 8001dc4:	3710      	adds	r7, #16
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	bd80      	pop	{r7, pc}

08001dca <LCD_WriteStringXY>:

void LCD_WriteStringXY(uint8_t row, uint8_t col, char* str){
 8001dca:	b580      	push	{r7, lr}
 8001dcc:	b082      	sub	sp, #8
 8001dce:	af00      	add	r7, sp, #0
 8001dd0:	4603      	mov	r3, r0
 8001dd2:	603a      	str	r2, [r7, #0]
 8001dd4:	71fb      	strb	r3, [r7, #7]
 8001dd6:	460b      	mov	r3, r1
 8001dd8:	71bb      	strb	r3, [r7, #6]
	LCD_gotoXY(row, col);
 8001dda:	79ba      	ldrb	r2, [r7, #6]
 8001ddc:	79fb      	ldrb	r3, [r7, #7]
 8001dde:	4611      	mov	r1, r2
 8001de0:	4618      	mov	r0, r3
 8001de2:	f7ff ffd1 	bl	8001d88 <LCD_gotoXY>
	LCD_writeStringData(str);
 8001de6:	6838      	ldr	r0, [r7, #0]
 8001de8:	f7ff ffb2 	bl	8001d50 <LCD_writeStringData>
}
 8001dec:	bf00      	nop
 8001dee:	3708      	adds	r7, #8
 8001df0:	46bd      	mov	sp, r7
 8001df2:	bd80      	pop	{r7, pc}

08001df4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001df8:	4b0e      	ldr	r3, [pc, #56]	@ (8001e34 <HAL_Init+0x40>)
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	4a0d      	ldr	r2, [pc, #52]	@ (8001e34 <HAL_Init+0x40>)
 8001dfe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001e02:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001e04:	4b0b      	ldr	r3, [pc, #44]	@ (8001e34 <HAL_Init+0x40>)
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	4a0a      	ldr	r2, [pc, #40]	@ (8001e34 <HAL_Init+0x40>)
 8001e0a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001e0e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001e10:	4b08      	ldr	r3, [pc, #32]	@ (8001e34 <HAL_Init+0x40>)
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	4a07      	ldr	r2, [pc, #28]	@ (8001e34 <HAL_Init+0x40>)
 8001e16:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001e1a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e1c:	2003      	movs	r0, #3
 8001e1e:	f000 f94f 	bl	80020c0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001e22:	200f      	movs	r0, #15
 8001e24:	f000 f808 	bl	8001e38 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001e28:	f7fe fd6a 	bl	8000900 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001e2c:	2300      	movs	r3, #0
}
 8001e2e:	4618      	mov	r0, r3
 8001e30:	bd80      	pop	{r7, pc}
 8001e32:	bf00      	nop
 8001e34:	40023c00 	.word	0x40023c00

08001e38 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b082      	sub	sp, #8
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001e40:	4b12      	ldr	r3, [pc, #72]	@ (8001e8c <HAL_InitTick+0x54>)
 8001e42:	681a      	ldr	r2, [r3, #0]
 8001e44:	4b12      	ldr	r3, [pc, #72]	@ (8001e90 <HAL_InitTick+0x58>)
 8001e46:	781b      	ldrb	r3, [r3, #0]
 8001e48:	4619      	mov	r1, r3
 8001e4a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e4e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e52:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e56:	4618      	mov	r0, r3
 8001e58:	f000 f967 	bl	800212a <HAL_SYSTICK_Config>
 8001e5c:	4603      	mov	r3, r0
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d001      	beq.n	8001e66 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001e62:	2301      	movs	r3, #1
 8001e64:	e00e      	b.n	8001e84 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	2b0f      	cmp	r3, #15
 8001e6a:	d80a      	bhi.n	8001e82 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	6879      	ldr	r1, [r7, #4]
 8001e70:	f04f 30ff 	mov.w	r0, #4294967295
 8001e74:	f000 f92f 	bl	80020d6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001e78:	4a06      	ldr	r2, [pc, #24]	@ (8001e94 <HAL_InitTick+0x5c>)
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001e7e:	2300      	movs	r3, #0
 8001e80:	e000      	b.n	8001e84 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001e82:	2301      	movs	r3, #1
}
 8001e84:	4618      	mov	r0, r3
 8001e86:	3708      	adds	r7, #8
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	bd80      	pop	{r7, pc}
 8001e8c:	20000000 	.word	0x20000000
 8001e90:	20000080 	.word	0x20000080
 8001e94:	2000007c 	.word	0x2000007c

08001e98 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e98:	b480      	push	{r7}
 8001e9a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e9c:	4b06      	ldr	r3, [pc, #24]	@ (8001eb8 <HAL_IncTick+0x20>)
 8001e9e:	781b      	ldrb	r3, [r3, #0]
 8001ea0:	461a      	mov	r2, r3
 8001ea2:	4b06      	ldr	r3, [pc, #24]	@ (8001ebc <HAL_IncTick+0x24>)
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	4413      	add	r3, r2
 8001ea8:	4a04      	ldr	r2, [pc, #16]	@ (8001ebc <HAL_IncTick+0x24>)
 8001eaa:	6013      	str	r3, [r2, #0]
}
 8001eac:	bf00      	nop
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb4:	4770      	bx	lr
 8001eb6:	bf00      	nop
 8001eb8:	20000080 	.word	0x20000080
 8001ebc:	20000290 	.word	0x20000290

08001ec0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ec0:	b480      	push	{r7}
 8001ec2:	af00      	add	r7, sp, #0
  return uwTick;
 8001ec4:	4b03      	ldr	r3, [pc, #12]	@ (8001ed4 <HAL_GetTick+0x14>)
 8001ec6:	681b      	ldr	r3, [r3, #0]
}
 8001ec8:	4618      	mov	r0, r3
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed0:	4770      	bx	lr
 8001ed2:	bf00      	nop
 8001ed4:	20000290 	.word	0x20000290

08001ed8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b084      	sub	sp, #16
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ee0:	f7ff ffee 	bl	8001ec0 <HAL_GetTick>
 8001ee4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ef0:	d005      	beq.n	8001efe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001ef2:	4b0a      	ldr	r3, [pc, #40]	@ (8001f1c <HAL_Delay+0x44>)
 8001ef4:	781b      	ldrb	r3, [r3, #0]
 8001ef6:	461a      	mov	r2, r3
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	4413      	add	r3, r2
 8001efc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001efe:	bf00      	nop
 8001f00:	f7ff ffde 	bl	8001ec0 <HAL_GetTick>
 8001f04:	4602      	mov	r2, r0
 8001f06:	68bb      	ldr	r3, [r7, #8]
 8001f08:	1ad3      	subs	r3, r2, r3
 8001f0a:	68fa      	ldr	r2, [r7, #12]
 8001f0c:	429a      	cmp	r2, r3
 8001f0e:	d8f7      	bhi.n	8001f00 <HAL_Delay+0x28>
  {
  }
}
 8001f10:	bf00      	nop
 8001f12:	bf00      	nop
 8001f14:	3710      	adds	r7, #16
 8001f16:	46bd      	mov	sp, r7
 8001f18:	bd80      	pop	{r7, pc}
 8001f1a:	bf00      	nop
 8001f1c:	20000080 	.word	0x20000080

08001f20 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f20:	b480      	push	{r7}
 8001f22:	b085      	sub	sp, #20
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	f003 0307 	and.w	r3, r3, #7
 8001f2e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f30:	4b0c      	ldr	r3, [pc, #48]	@ (8001f64 <__NVIC_SetPriorityGrouping+0x44>)
 8001f32:	68db      	ldr	r3, [r3, #12]
 8001f34:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f36:	68ba      	ldr	r2, [r7, #8]
 8001f38:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001f3c:	4013      	ands	r3, r2
 8001f3e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f44:	68bb      	ldr	r3, [r7, #8]
 8001f46:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001f48:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001f4c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001f50:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001f52:	4a04      	ldr	r2, [pc, #16]	@ (8001f64 <__NVIC_SetPriorityGrouping+0x44>)
 8001f54:	68bb      	ldr	r3, [r7, #8]
 8001f56:	60d3      	str	r3, [r2, #12]
}
 8001f58:	bf00      	nop
 8001f5a:	3714      	adds	r7, #20
 8001f5c:	46bd      	mov	sp, r7
 8001f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f62:	4770      	bx	lr
 8001f64:	e000ed00 	.word	0xe000ed00

08001f68 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001f68:	b480      	push	{r7}
 8001f6a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f6c:	4b04      	ldr	r3, [pc, #16]	@ (8001f80 <__NVIC_GetPriorityGrouping+0x18>)
 8001f6e:	68db      	ldr	r3, [r3, #12]
 8001f70:	0a1b      	lsrs	r3, r3, #8
 8001f72:	f003 0307 	and.w	r3, r3, #7
}
 8001f76:	4618      	mov	r0, r3
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7e:	4770      	bx	lr
 8001f80:	e000ed00 	.word	0xe000ed00

08001f84 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f84:	b480      	push	{r7}
 8001f86:	b083      	sub	sp, #12
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	4603      	mov	r3, r0
 8001f8c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	db0b      	blt.n	8001fae <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f96:	79fb      	ldrb	r3, [r7, #7]
 8001f98:	f003 021f 	and.w	r2, r3, #31
 8001f9c:	4907      	ldr	r1, [pc, #28]	@ (8001fbc <__NVIC_EnableIRQ+0x38>)
 8001f9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fa2:	095b      	lsrs	r3, r3, #5
 8001fa4:	2001      	movs	r0, #1
 8001fa6:	fa00 f202 	lsl.w	r2, r0, r2
 8001faa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001fae:	bf00      	nop
 8001fb0:	370c      	adds	r7, #12
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb8:	4770      	bx	lr
 8001fba:	bf00      	nop
 8001fbc:	e000e100 	.word	0xe000e100

08001fc0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001fc0:	b480      	push	{r7}
 8001fc2:	b083      	sub	sp, #12
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	4603      	mov	r3, r0
 8001fc8:	6039      	str	r1, [r7, #0]
 8001fca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001fcc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	db0a      	blt.n	8001fea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fd4:	683b      	ldr	r3, [r7, #0]
 8001fd6:	b2da      	uxtb	r2, r3
 8001fd8:	490c      	ldr	r1, [pc, #48]	@ (800200c <__NVIC_SetPriority+0x4c>)
 8001fda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fde:	0112      	lsls	r2, r2, #4
 8001fe0:	b2d2      	uxtb	r2, r2
 8001fe2:	440b      	add	r3, r1
 8001fe4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001fe8:	e00a      	b.n	8002000 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fea:	683b      	ldr	r3, [r7, #0]
 8001fec:	b2da      	uxtb	r2, r3
 8001fee:	4908      	ldr	r1, [pc, #32]	@ (8002010 <__NVIC_SetPriority+0x50>)
 8001ff0:	79fb      	ldrb	r3, [r7, #7]
 8001ff2:	f003 030f 	and.w	r3, r3, #15
 8001ff6:	3b04      	subs	r3, #4
 8001ff8:	0112      	lsls	r2, r2, #4
 8001ffa:	b2d2      	uxtb	r2, r2
 8001ffc:	440b      	add	r3, r1
 8001ffe:	761a      	strb	r2, [r3, #24]
}
 8002000:	bf00      	nop
 8002002:	370c      	adds	r7, #12
 8002004:	46bd      	mov	sp, r7
 8002006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200a:	4770      	bx	lr
 800200c:	e000e100 	.word	0xe000e100
 8002010:	e000ed00 	.word	0xe000ed00

08002014 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002014:	b480      	push	{r7}
 8002016:	b089      	sub	sp, #36	@ 0x24
 8002018:	af00      	add	r7, sp, #0
 800201a:	60f8      	str	r0, [r7, #12]
 800201c:	60b9      	str	r1, [r7, #8]
 800201e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	f003 0307 	and.w	r3, r3, #7
 8002026:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002028:	69fb      	ldr	r3, [r7, #28]
 800202a:	f1c3 0307 	rsb	r3, r3, #7
 800202e:	2b04      	cmp	r3, #4
 8002030:	bf28      	it	cs
 8002032:	2304      	movcs	r3, #4
 8002034:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002036:	69fb      	ldr	r3, [r7, #28]
 8002038:	3304      	adds	r3, #4
 800203a:	2b06      	cmp	r3, #6
 800203c:	d902      	bls.n	8002044 <NVIC_EncodePriority+0x30>
 800203e:	69fb      	ldr	r3, [r7, #28]
 8002040:	3b03      	subs	r3, #3
 8002042:	e000      	b.n	8002046 <NVIC_EncodePriority+0x32>
 8002044:	2300      	movs	r3, #0
 8002046:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002048:	f04f 32ff 	mov.w	r2, #4294967295
 800204c:	69bb      	ldr	r3, [r7, #24]
 800204e:	fa02 f303 	lsl.w	r3, r2, r3
 8002052:	43da      	mvns	r2, r3
 8002054:	68bb      	ldr	r3, [r7, #8]
 8002056:	401a      	ands	r2, r3
 8002058:	697b      	ldr	r3, [r7, #20]
 800205a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800205c:	f04f 31ff 	mov.w	r1, #4294967295
 8002060:	697b      	ldr	r3, [r7, #20]
 8002062:	fa01 f303 	lsl.w	r3, r1, r3
 8002066:	43d9      	mvns	r1, r3
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800206c:	4313      	orrs	r3, r2
         );
}
 800206e:	4618      	mov	r0, r3
 8002070:	3724      	adds	r7, #36	@ 0x24
 8002072:	46bd      	mov	sp, r7
 8002074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002078:	4770      	bx	lr
	...

0800207c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	b082      	sub	sp, #8
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	3b01      	subs	r3, #1
 8002088:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800208c:	d301      	bcc.n	8002092 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800208e:	2301      	movs	r3, #1
 8002090:	e00f      	b.n	80020b2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002092:	4a0a      	ldr	r2, [pc, #40]	@ (80020bc <SysTick_Config+0x40>)
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	3b01      	subs	r3, #1
 8002098:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800209a:	210f      	movs	r1, #15
 800209c:	f04f 30ff 	mov.w	r0, #4294967295
 80020a0:	f7ff ff8e 	bl	8001fc0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80020a4:	4b05      	ldr	r3, [pc, #20]	@ (80020bc <SysTick_Config+0x40>)
 80020a6:	2200      	movs	r2, #0
 80020a8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80020aa:	4b04      	ldr	r3, [pc, #16]	@ (80020bc <SysTick_Config+0x40>)
 80020ac:	2207      	movs	r2, #7
 80020ae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80020b0:	2300      	movs	r3, #0
}
 80020b2:	4618      	mov	r0, r3
 80020b4:	3708      	adds	r7, #8
 80020b6:	46bd      	mov	sp, r7
 80020b8:	bd80      	pop	{r7, pc}
 80020ba:	bf00      	nop
 80020bc:	e000e010 	.word	0xe000e010

080020c0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b082      	sub	sp, #8
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80020c8:	6878      	ldr	r0, [r7, #4]
 80020ca:	f7ff ff29 	bl	8001f20 <__NVIC_SetPriorityGrouping>
}
 80020ce:	bf00      	nop
 80020d0:	3708      	adds	r7, #8
 80020d2:	46bd      	mov	sp, r7
 80020d4:	bd80      	pop	{r7, pc}

080020d6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80020d6:	b580      	push	{r7, lr}
 80020d8:	b086      	sub	sp, #24
 80020da:	af00      	add	r7, sp, #0
 80020dc:	4603      	mov	r3, r0
 80020de:	60b9      	str	r1, [r7, #8]
 80020e0:	607a      	str	r2, [r7, #4]
 80020e2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80020e4:	2300      	movs	r3, #0
 80020e6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80020e8:	f7ff ff3e 	bl	8001f68 <__NVIC_GetPriorityGrouping>
 80020ec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80020ee:	687a      	ldr	r2, [r7, #4]
 80020f0:	68b9      	ldr	r1, [r7, #8]
 80020f2:	6978      	ldr	r0, [r7, #20]
 80020f4:	f7ff ff8e 	bl	8002014 <NVIC_EncodePriority>
 80020f8:	4602      	mov	r2, r0
 80020fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80020fe:	4611      	mov	r1, r2
 8002100:	4618      	mov	r0, r3
 8002102:	f7ff ff5d 	bl	8001fc0 <__NVIC_SetPriority>
}
 8002106:	bf00      	nop
 8002108:	3718      	adds	r7, #24
 800210a:	46bd      	mov	sp, r7
 800210c:	bd80      	pop	{r7, pc}

0800210e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800210e:	b580      	push	{r7, lr}
 8002110:	b082      	sub	sp, #8
 8002112:	af00      	add	r7, sp, #0
 8002114:	4603      	mov	r3, r0
 8002116:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002118:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800211c:	4618      	mov	r0, r3
 800211e:	f7ff ff31 	bl	8001f84 <__NVIC_EnableIRQ>
}
 8002122:	bf00      	nop
 8002124:	3708      	adds	r7, #8
 8002126:	46bd      	mov	sp, r7
 8002128:	bd80      	pop	{r7, pc}

0800212a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800212a:	b580      	push	{r7, lr}
 800212c:	b082      	sub	sp, #8
 800212e:	af00      	add	r7, sp, #0
 8002130:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002132:	6878      	ldr	r0, [r7, #4]
 8002134:	f7ff ffa2 	bl	800207c <SysTick_Config>
 8002138:	4603      	mov	r3, r0
}
 800213a:	4618      	mov	r0, r3
 800213c:	3708      	adds	r7, #8
 800213e:	46bd      	mov	sp, r7
 8002140:	bd80      	pop	{r7, pc}

08002142 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002142:	b580      	push	{r7, lr}
 8002144:	b084      	sub	sp, #16
 8002146:	af00      	add	r7, sp, #0
 8002148:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800214e:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002150:	f7ff feb6 	bl	8001ec0 <HAL_GetTick>
 8002154:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800215c:	b2db      	uxtb	r3, r3
 800215e:	2b02      	cmp	r3, #2
 8002160:	d008      	beq.n	8002174 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	2280      	movs	r2, #128	@ 0x80
 8002166:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	2200      	movs	r2, #0
 800216c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002170:	2301      	movs	r3, #1
 8002172:	e052      	b.n	800221a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	681a      	ldr	r2, [r3, #0]
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	f022 0216 	bic.w	r2, r2, #22
 8002182:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	695a      	ldr	r2, [r3, #20]
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002192:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002198:	2b00      	cmp	r3, #0
 800219a:	d103      	bne.n	80021a4 <HAL_DMA_Abort+0x62>
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d007      	beq.n	80021b4 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	681a      	ldr	r2, [r3, #0]
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	f022 0208 	bic.w	r2, r2, #8
 80021b2:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	681a      	ldr	r2, [r3, #0]
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	f022 0201 	bic.w	r2, r2, #1
 80021c2:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80021c4:	e013      	b.n	80021ee <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80021c6:	f7ff fe7b 	bl	8001ec0 <HAL_GetTick>
 80021ca:	4602      	mov	r2, r0
 80021cc:	68bb      	ldr	r3, [r7, #8]
 80021ce:	1ad3      	subs	r3, r2, r3
 80021d0:	2b05      	cmp	r3, #5
 80021d2:	d90c      	bls.n	80021ee <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	2220      	movs	r2, #32
 80021d8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	2203      	movs	r2, #3
 80021de:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	2200      	movs	r2, #0
 80021e6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80021ea:	2303      	movs	r3, #3
 80021ec:	e015      	b.n	800221a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	f003 0301 	and.w	r3, r3, #1
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d1e4      	bne.n	80021c6 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002200:	223f      	movs	r2, #63	@ 0x3f
 8002202:	409a      	lsls	r2, r3
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	2201      	movs	r2, #1
 800220c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	2200      	movs	r2, #0
 8002214:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002218:	2300      	movs	r3, #0
}
 800221a:	4618      	mov	r0, r3
 800221c:	3710      	adds	r7, #16
 800221e:	46bd      	mov	sp, r7
 8002220:	bd80      	pop	{r7, pc}

08002222 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002222:	b480      	push	{r7}
 8002224:	b083      	sub	sp, #12
 8002226:	af00      	add	r7, sp, #0
 8002228:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002230:	b2db      	uxtb	r3, r3
 8002232:	2b02      	cmp	r3, #2
 8002234:	d004      	beq.n	8002240 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	2280      	movs	r2, #128	@ 0x80
 800223a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800223c:	2301      	movs	r3, #1
 800223e:	e00c      	b.n	800225a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	2205      	movs	r2, #5
 8002244:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	681a      	ldr	r2, [r3, #0]
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f022 0201 	bic.w	r2, r2, #1
 8002256:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002258:	2300      	movs	r3, #0
}
 800225a:	4618      	mov	r0, r3
 800225c:	370c      	adds	r7, #12
 800225e:	46bd      	mov	sp, r7
 8002260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002264:	4770      	bx	lr
	...

08002268 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002268:	b480      	push	{r7}
 800226a:	b089      	sub	sp, #36	@ 0x24
 800226c:	af00      	add	r7, sp, #0
 800226e:	6078      	str	r0, [r7, #4]
 8002270:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002272:	2300      	movs	r3, #0
 8002274:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002276:	2300      	movs	r3, #0
 8002278:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800227a:	2300      	movs	r3, #0
 800227c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800227e:	2300      	movs	r3, #0
 8002280:	61fb      	str	r3, [r7, #28]
 8002282:	e159      	b.n	8002538 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002284:	2201      	movs	r2, #1
 8002286:	69fb      	ldr	r3, [r7, #28]
 8002288:	fa02 f303 	lsl.w	r3, r2, r3
 800228c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800228e:	683b      	ldr	r3, [r7, #0]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	697a      	ldr	r2, [r7, #20]
 8002294:	4013      	ands	r3, r2
 8002296:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002298:	693a      	ldr	r2, [r7, #16]
 800229a:	697b      	ldr	r3, [r7, #20]
 800229c:	429a      	cmp	r2, r3
 800229e:	f040 8148 	bne.w	8002532 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80022a2:	683b      	ldr	r3, [r7, #0]
 80022a4:	685b      	ldr	r3, [r3, #4]
 80022a6:	f003 0303 	and.w	r3, r3, #3
 80022aa:	2b01      	cmp	r3, #1
 80022ac:	d005      	beq.n	80022ba <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80022ae:	683b      	ldr	r3, [r7, #0]
 80022b0:	685b      	ldr	r3, [r3, #4]
 80022b2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80022b6:	2b02      	cmp	r3, #2
 80022b8:	d130      	bne.n	800231c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	689b      	ldr	r3, [r3, #8]
 80022be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80022c0:	69fb      	ldr	r3, [r7, #28]
 80022c2:	005b      	lsls	r3, r3, #1
 80022c4:	2203      	movs	r2, #3
 80022c6:	fa02 f303 	lsl.w	r3, r2, r3
 80022ca:	43db      	mvns	r3, r3
 80022cc:	69ba      	ldr	r2, [r7, #24]
 80022ce:	4013      	ands	r3, r2
 80022d0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80022d2:	683b      	ldr	r3, [r7, #0]
 80022d4:	68da      	ldr	r2, [r3, #12]
 80022d6:	69fb      	ldr	r3, [r7, #28]
 80022d8:	005b      	lsls	r3, r3, #1
 80022da:	fa02 f303 	lsl.w	r3, r2, r3
 80022de:	69ba      	ldr	r2, [r7, #24]
 80022e0:	4313      	orrs	r3, r2
 80022e2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	69ba      	ldr	r2, [r7, #24]
 80022e8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	685b      	ldr	r3, [r3, #4]
 80022ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80022f0:	2201      	movs	r2, #1
 80022f2:	69fb      	ldr	r3, [r7, #28]
 80022f4:	fa02 f303 	lsl.w	r3, r2, r3
 80022f8:	43db      	mvns	r3, r3
 80022fa:	69ba      	ldr	r2, [r7, #24]
 80022fc:	4013      	ands	r3, r2
 80022fe:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002300:	683b      	ldr	r3, [r7, #0]
 8002302:	685b      	ldr	r3, [r3, #4]
 8002304:	091b      	lsrs	r3, r3, #4
 8002306:	f003 0201 	and.w	r2, r3, #1
 800230a:	69fb      	ldr	r3, [r7, #28]
 800230c:	fa02 f303 	lsl.w	r3, r2, r3
 8002310:	69ba      	ldr	r2, [r7, #24]
 8002312:	4313      	orrs	r3, r2
 8002314:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	69ba      	ldr	r2, [r7, #24]
 800231a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800231c:	683b      	ldr	r3, [r7, #0]
 800231e:	685b      	ldr	r3, [r3, #4]
 8002320:	f003 0303 	and.w	r3, r3, #3
 8002324:	2b03      	cmp	r3, #3
 8002326:	d017      	beq.n	8002358 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	68db      	ldr	r3, [r3, #12]
 800232c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800232e:	69fb      	ldr	r3, [r7, #28]
 8002330:	005b      	lsls	r3, r3, #1
 8002332:	2203      	movs	r2, #3
 8002334:	fa02 f303 	lsl.w	r3, r2, r3
 8002338:	43db      	mvns	r3, r3
 800233a:	69ba      	ldr	r2, [r7, #24]
 800233c:	4013      	ands	r3, r2
 800233e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002340:	683b      	ldr	r3, [r7, #0]
 8002342:	689a      	ldr	r2, [r3, #8]
 8002344:	69fb      	ldr	r3, [r7, #28]
 8002346:	005b      	lsls	r3, r3, #1
 8002348:	fa02 f303 	lsl.w	r3, r2, r3
 800234c:	69ba      	ldr	r2, [r7, #24]
 800234e:	4313      	orrs	r3, r2
 8002350:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	69ba      	ldr	r2, [r7, #24]
 8002356:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002358:	683b      	ldr	r3, [r7, #0]
 800235a:	685b      	ldr	r3, [r3, #4]
 800235c:	f003 0303 	and.w	r3, r3, #3
 8002360:	2b02      	cmp	r3, #2
 8002362:	d123      	bne.n	80023ac <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002364:	69fb      	ldr	r3, [r7, #28]
 8002366:	08da      	lsrs	r2, r3, #3
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	3208      	adds	r2, #8
 800236c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002370:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002372:	69fb      	ldr	r3, [r7, #28]
 8002374:	f003 0307 	and.w	r3, r3, #7
 8002378:	009b      	lsls	r3, r3, #2
 800237a:	220f      	movs	r2, #15
 800237c:	fa02 f303 	lsl.w	r3, r2, r3
 8002380:	43db      	mvns	r3, r3
 8002382:	69ba      	ldr	r2, [r7, #24]
 8002384:	4013      	ands	r3, r2
 8002386:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002388:	683b      	ldr	r3, [r7, #0]
 800238a:	691a      	ldr	r2, [r3, #16]
 800238c:	69fb      	ldr	r3, [r7, #28]
 800238e:	f003 0307 	and.w	r3, r3, #7
 8002392:	009b      	lsls	r3, r3, #2
 8002394:	fa02 f303 	lsl.w	r3, r2, r3
 8002398:	69ba      	ldr	r2, [r7, #24]
 800239a:	4313      	orrs	r3, r2
 800239c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800239e:	69fb      	ldr	r3, [r7, #28]
 80023a0:	08da      	lsrs	r2, r3, #3
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	3208      	adds	r2, #8
 80023a6:	69b9      	ldr	r1, [r7, #24]
 80023a8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80023b2:	69fb      	ldr	r3, [r7, #28]
 80023b4:	005b      	lsls	r3, r3, #1
 80023b6:	2203      	movs	r2, #3
 80023b8:	fa02 f303 	lsl.w	r3, r2, r3
 80023bc:	43db      	mvns	r3, r3
 80023be:	69ba      	ldr	r2, [r7, #24]
 80023c0:	4013      	ands	r3, r2
 80023c2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80023c4:	683b      	ldr	r3, [r7, #0]
 80023c6:	685b      	ldr	r3, [r3, #4]
 80023c8:	f003 0203 	and.w	r2, r3, #3
 80023cc:	69fb      	ldr	r3, [r7, #28]
 80023ce:	005b      	lsls	r3, r3, #1
 80023d0:	fa02 f303 	lsl.w	r3, r2, r3
 80023d4:	69ba      	ldr	r2, [r7, #24]
 80023d6:	4313      	orrs	r3, r2
 80023d8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	69ba      	ldr	r2, [r7, #24]
 80023de:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80023e0:	683b      	ldr	r3, [r7, #0]
 80023e2:	685b      	ldr	r3, [r3, #4]
 80023e4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	f000 80a2 	beq.w	8002532 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80023ee:	2300      	movs	r3, #0
 80023f0:	60fb      	str	r3, [r7, #12]
 80023f2:	4b57      	ldr	r3, [pc, #348]	@ (8002550 <HAL_GPIO_Init+0x2e8>)
 80023f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023f6:	4a56      	ldr	r2, [pc, #344]	@ (8002550 <HAL_GPIO_Init+0x2e8>)
 80023f8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80023fc:	6453      	str	r3, [r2, #68]	@ 0x44
 80023fe:	4b54      	ldr	r3, [pc, #336]	@ (8002550 <HAL_GPIO_Init+0x2e8>)
 8002400:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002402:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002406:	60fb      	str	r3, [r7, #12]
 8002408:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800240a:	4a52      	ldr	r2, [pc, #328]	@ (8002554 <HAL_GPIO_Init+0x2ec>)
 800240c:	69fb      	ldr	r3, [r7, #28]
 800240e:	089b      	lsrs	r3, r3, #2
 8002410:	3302      	adds	r3, #2
 8002412:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002416:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002418:	69fb      	ldr	r3, [r7, #28]
 800241a:	f003 0303 	and.w	r3, r3, #3
 800241e:	009b      	lsls	r3, r3, #2
 8002420:	220f      	movs	r2, #15
 8002422:	fa02 f303 	lsl.w	r3, r2, r3
 8002426:	43db      	mvns	r3, r3
 8002428:	69ba      	ldr	r2, [r7, #24]
 800242a:	4013      	ands	r3, r2
 800242c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	4a49      	ldr	r2, [pc, #292]	@ (8002558 <HAL_GPIO_Init+0x2f0>)
 8002432:	4293      	cmp	r3, r2
 8002434:	d019      	beq.n	800246a <HAL_GPIO_Init+0x202>
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	4a48      	ldr	r2, [pc, #288]	@ (800255c <HAL_GPIO_Init+0x2f4>)
 800243a:	4293      	cmp	r3, r2
 800243c:	d013      	beq.n	8002466 <HAL_GPIO_Init+0x1fe>
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	4a47      	ldr	r2, [pc, #284]	@ (8002560 <HAL_GPIO_Init+0x2f8>)
 8002442:	4293      	cmp	r3, r2
 8002444:	d00d      	beq.n	8002462 <HAL_GPIO_Init+0x1fa>
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	4a46      	ldr	r2, [pc, #280]	@ (8002564 <HAL_GPIO_Init+0x2fc>)
 800244a:	4293      	cmp	r3, r2
 800244c:	d007      	beq.n	800245e <HAL_GPIO_Init+0x1f6>
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	4a45      	ldr	r2, [pc, #276]	@ (8002568 <HAL_GPIO_Init+0x300>)
 8002452:	4293      	cmp	r3, r2
 8002454:	d101      	bne.n	800245a <HAL_GPIO_Init+0x1f2>
 8002456:	2304      	movs	r3, #4
 8002458:	e008      	b.n	800246c <HAL_GPIO_Init+0x204>
 800245a:	2307      	movs	r3, #7
 800245c:	e006      	b.n	800246c <HAL_GPIO_Init+0x204>
 800245e:	2303      	movs	r3, #3
 8002460:	e004      	b.n	800246c <HAL_GPIO_Init+0x204>
 8002462:	2302      	movs	r3, #2
 8002464:	e002      	b.n	800246c <HAL_GPIO_Init+0x204>
 8002466:	2301      	movs	r3, #1
 8002468:	e000      	b.n	800246c <HAL_GPIO_Init+0x204>
 800246a:	2300      	movs	r3, #0
 800246c:	69fa      	ldr	r2, [r7, #28]
 800246e:	f002 0203 	and.w	r2, r2, #3
 8002472:	0092      	lsls	r2, r2, #2
 8002474:	4093      	lsls	r3, r2
 8002476:	69ba      	ldr	r2, [r7, #24]
 8002478:	4313      	orrs	r3, r2
 800247a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800247c:	4935      	ldr	r1, [pc, #212]	@ (8002554 <HAL_GPIO_Init+0x2ec>)
 800247e:	69fb      	ldr	r3, [r7, #28]
 8002480:	089b      	lsrs	r3, r3, #2
 8002482:	3302      	adds	r3, #2
 8002484:	69ba      	ldr	r2, [r7, #24]
 8002486:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800248a:	4b38      	ldr	r3, [pc, #224]	@ (800256c <HAL_GPIO_Init+0x304>)
 800248c:	689b      	ldr	r3, [r3, #8]
 800248e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002490:	693b      	ldr	r3, [r7, #16]
 8002492:	43db      	mvns	r3, r3
 8002494:	69ba      	ldr	r2, [r7, #24]
 8002496:	4013      	ands	r3, r2
 8002498:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800249a:	683b      	ldr	r3, [r7, #0]
 800249c:	685b      	ldr	r3, [r3, #4]
 800249e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d003      	beq.n	80024ae <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80024a6:	69ba      	ldr	r2, [r7, #24]
 80024a8:	693b      	ldr	r3, [r7, #16]
 80024aa:	4313      	orrs	r3, r2
 80024ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80024ae:	4a2f      	ldr	r2, [pc, #188]	@ (800256c <HAL_GPIO_Init+0x304>)
 80024b0:	69bb      	ldr	r3, [r7, #24]
 80024b2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80024b4:	4b2d      	ldr	r3, [pc, #180]	@ (800256c <HAL_GPIO_Init+0x304>)
 80024b6:	68db      	ldr	r3, [r3, #12]
 80024b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024ba:	693b      	ldr	r3, [r7, #16]
 80024bc:	43db      	mvns	r3, r3
 80024be:	69ba      	ldr	r2, [r7, #24]
 80024c0:	4013      	ands	r3, r2
 80024c2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80024c4:	683b      	ldr	r3, [r7, #0]
 80024c6:	685b      	ldr	r3, [r3, #4]
 80024c8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d003      	beq.n	80024d8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80024d0:	69ba      	ldr	r2, [r7, #24]
 80024d2:	693b      	ldr	r3, [r7, #16]
 80024d4:	4313      	orrs	r3, r2
 80024d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80024d8:	4a24      	ldr	r2, [pc, #144]	@ (800256c <HAL_GPIO_Init+0x304>)
 80024da:	69bb      	ldr	r3, [r7, #24]
 80024dc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80024de:	4b23      	ldr	r3, [pc, #140]	@ (800256c <HAL_GPIO_Init+0x304>)
 80024e0:	685b      	ldr	r3, [r3, #4]
 80024e2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024e4:	693b      	ldr	r3, [r7, #16]
 80024e6:	43db      	mvns	r3, r3
 80024e8:	69ba      	ldr	r2, [r7, #24]
 80024ea:	4013      	ands	r3, r2
 80024ec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80024ee:	683b      	ldr	r3, [r7, #0]
 80024f0:	685b      	ldr	r3, [r3, #4]
 80024f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d003      	beq.n	8002502 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80024fa:	69ba      	ldr	r2, [r7, #24]
 80024fc:	693b      	ldr	r3, [r7, #16]
 80024fe:	4313      	orrs	r3, r2
 8002500:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002502:	4a1a      	ldr	r2, [pc, #104]	@ (800256c <HAL_GPIO_Init+0x304>)
 8002504:	69bb      	ldr	r3, [r7, #24]
 8002506:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002508:	4b18      	ldr	r3, [pc, #96]	@ (800256c <HAL_GPIO_Init+0x304>)
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800250e:	693b      	ldr	r3, [r7, #16]
 8002510:	43db      	mvns	r3, r3
 8002512:	69ba      	ldr	r2, [r7, #24]
 8002514:	4013      	ands	r3, r2
 8002516:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002518:	683b      	ldr	r3, [r7, #0]
 800251a:	685b      	ldr	r3, [r3, #4]
 800251c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002520:	2b00      	cmp	r3, #0
 8002522:	d003      	beq.n	800252c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002524:	69ba      	ldr	r2, [r7, #24]
 8002526:	693b      	ldr	r3, [r7, #16]
 8002528:	4313      	orrs	r3, r2
 800252a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800252c:	4a0f      	ldr	r2, [pc, #60]	@ (800256c <HAL_GPIO_Init+0x304>)
 800252e:	69bb      	ldr	r3, [r7, #24]
 8002530:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002532:	69fb      	ldr	r3, [r7, #28]
 8002534:	3301      	adds	r3, #1
 8002536:	61fb      	str	r3, [r7, #28]
 8002538:	69fb      	ldr	r3, [r7, #28]
 800253a:	2b0f      	cmp	r3, #15
 800253c:	f67f aea2 	bls.w	8002284 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002540:	bf00      	nop
 8002542:	bf00      	nop
 8002544:	3724      	adds	r7, #36	@ 0x24
 8002546:	46bd      	mov	sp, r7
 8002548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254c:	4770      	bx	lr
 800254e:	bf00      	nop
 8002550:	40023800 	.word	0x40023800
 8002554:	40013800 	.word	0x40013800
 8002558:	40020000 	.word	0x40020000
 800255c:	40020400 	.word	0x40020400
 8002560:	40020800 	.word	0x40020800
 8002564:	40020c00 	.word	0x40020c00
 8002568:	40021000 	.word	0x40021000
 800256c:	40013c00 	.word	0x40013c00

08002570 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002570:	b480      	push	{r7}
 8002572:	b085      	sub	sp, #20
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
 8002578:	460b      	mov	r3, r1
 800257a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	691a      	ldr	r2, [r3, #16]
 8002580:	887b      	ldrh	r3, [r7, #2]
 8002582:	4013      	ands	r3, r2
 8002584:	2b00      	cmp	r3, #0
 8002586:	d002      	beq.n	800258e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002588:	2301      	movs	r3, #1
 800258a:	73fb      	strb	r3, [r7, #15]
 800258c:	e001      	b.n	8002592 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800258e:	2300      	movs	r3, #0
 8002590:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002592:	7bfb      	ldrb	r3, [r7, #15]
}
 8002594:	4618      	mov	r0, r3
 8002596:	3714      	adds	r7, #20
 8002598:	46bd      	mov	sp, r7
 800259a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259e:	4770      	bx	lr

080025a0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80025a0:	b480      	push	{r7}
 80025a2:	b083      	sub	sp, #12
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
 80025a8:	460b      	mov	r3, r1
 80025aa:	807b      	strh	r3, [r7, #2]
 80025ac:	4613      	mov	r3, r2
 80025ae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80025b0:	787b      	ldrb	r3, [r7, #1]
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d003      	beq.n	80025be <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80025b6:	887a      	ldrh	r2, [r7, #2]
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80025bc:	e003      	b.n	80025c6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80025be:	887b      	ldrh	r3, [r7, #2]
 80025c0:	041a      	lsls	r2, r3, #16
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	619a      	str	r2, [r3, #24]
}
 80025c6:	bf00      	nop
 80025c8:	370c      	adds	r7, #12
 80025ca:	46bd      	mov	sp, r7
 80025cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d0:	4770      	bx	lr
	...

080025d4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b084      	sub	sp, #16
 80025d8:	af00      	add	r7, sp, #0
 80025da:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d101      	bne.n	80025e6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80025e2:	2301      	movs	r3, #1
 80025e4:	e12b      	b.n	800283e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80025ec:	b2db      	uxtb	r3, r3
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d106      	bne.n	8002600 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	2200      	movs	r2, #0
 80025f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80025fa:	6878      	ldr	r0, [r7, #4]
 80025fc:	f7fe f8b4 	bl	8000768 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	2224      	movs	r2, #36	@ 0x24
 8002604:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	681a      	ldr	r2, [r3, #0]
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	f022 0201 	bic.w	r2, r2, #1
 8002616:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	681a      	ldr	r2, [r3, #0]
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002626:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	681a      	ldr	r2, [r3, #0]
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002636:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002638:	f001 f8da 	bl	80037f0 <HAL_RCC_GetPCLK1Freq>
 800263c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	685b      	ldr	r3, [r3, #4]
 8002642:	4a81      	ldr	r2, [pc, #516]	@ (8002848 <HAL_I2C_Init+0x274>)
 8002644:	4293      	cmp	r3, r2
 8002646:	d807      	bhi.n	8002658 <HAL_I2C_Init+0x84>
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	4a80      	ldr	r2, [pc, #512]	@ (800284c <HAL_I2C_Init+0x278>)
 800264c:	4293      	cmp	r3, r2
 800264e:	bf94      	ite	ls
 8002650:	2301      	movls	r3, #1
 8002652:	2300      	movhi	r3, #0
 8002654:	b2db      	uxtb	r3, r3
 8002656:	e006      	b.n	8002666 <HAL_I2C_Init+0x92>
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	4a7d      	ldr	r2, [pc, #500]	@ (8002850 <HAL_I2C_Init+0x27c>)
 800265c:	4293      	cmp	r3, r2
 800265e:	bf94      	ite	ls
 8002660:	2301      	movls	r3, #1
 8002662:	2300      	movhi	r3, #0
 8002664:	b2db      	uxtb	r3, r3
 8002666:	2b00      	cmp	r3, #0
 8002668:	d001      	beq.n	800266e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800266a:	2301      	movs	r3, #1
 800266c:	e0e7      	b.n	800283e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	4a78      	ldr	r2, [pc, #480]	@ (8002854 <HAL_I2C_Init+0x280>)
 8002672:	fba2 2303 	umull	r2, r3, r2, r3
 8002676:	0c9b      	lsrs	r3, r3, #18
 8002678:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	685b      	ldr	r3, [r3, #4]
 8002680:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	68ba      	ldr	r2, [r7, #8]
 800268a:	430a      	orrs	r2, r1
 800268c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	6a1b      	ldr	r3, [r3, #32]
 8002694:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	685b      	ldr	r3, [r3, #4]
 800269c:	4a6a      	ldr	r2, [pc, #424]	@ (8002848 <HAL_I2C_Init+0x274>)
 800269e:	4293      	cmp	r3, r2
 80026a0:	d802      	bhi.n	80026a8 <HAL_I2C_Init+0xd4>
 80026a2:	68bb      	ldr	r3, [r7, #8]
 80026a4:	3301      	adds	r3, #1
 80026a6:	e009      	b.n	80026bc <HAL_I2C_Init+0xe8>
 80026a8:	68bb      	ldr	r3, [r7, #8]
 80026aa:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80026ae:	fb02 f303 	mul.w	r3, r2, r3
 80026b2:	4a69      	ldr	r2, [pc, #420]	@ (8002858 <HAL_I2C_Init+0x284>)
 80026b4:	fba2 2303 	umull	r2, r3, r2, r3
 80026b8:	099b      	lsrs	r3, r3, #6
 80026ba:	3301      	adds	r3, #1
 80026bc:	687a      	ldr	r2, [r7, #4]
 80026be:	6812      	ldr	r2, [r2, #0]
 80026c0:	430b      	orrs	r3, r1
 80026c2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	69db      	ldr	r3, [r3, #28]
 80026ca:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80026ce:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	685b      	ldr	r3, [r3, #4]
 80026d6:	495c      	ldr	r1, [pc, #368]	@ (8002848 <HAL_I2C_Init+0x274>)
 80026d8:	428b      	cmp	r3, r1
 80026da:	d819      	bhi.n	8002710 <HAL_I2C_Init+0x13c>
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	1e59      	subs	r1, r3, #1
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	685b      	ldr	r3, [r3, #4]
 80026e4:	005b      	lsls	r3, r3, #1
 80026e6:	fbb1 f3f3 	udiv	r3, r1, r3
 80026ea:	1c59      	adds	r1, r3, #1
 80026ec:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80026f0:	400b      	ands	r3, r1
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d00a      	beq.n	800270c <HAL_I2C_Init+0x138>
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	1e59      	subs	r1, r3, #1
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	685b      	ldr	r3, [r3, #4]
 80026fe:	005b      	lsls	r3, r3, #1
 8002700:	fbb1 f3f3 	udiv	r3, r1, r3
 8002704:	3301      	adds	r3, #1
 8002706:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800270a:	e051      	b.n	80027b0 <HAL_I2C_Init+0x1dc>
 800270c:	2304      	movs	r3, #4
 800270e:	e04f      	b.n	80027b0 <HAL_I2C_Init+0x1dc>
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	689b      	ldr	r3, [r3, #8]
 8002714:	2b00      	cmp	r3, #0
 8002716:	d111      	bne.n	800273c <HAL_I2C_Init+0x168>
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	1e58      	subs	r0, r3, #1
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	6859      	ldr	r1, [r3, #4]
 8002720:	460b      	mov	r3, r1
 8002722:	005b      	lsls	r3, r3, #1
 8002724:	440b      	add	r3, r1
 8002726:	fbb0 f3f3 	udiv	r3, r0, r3
 800272a:	3301      	adds	r3, #1
 800272c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002730:	2b00      	cmp	r3, #0
 8002732:	bf0c      	ite	eq
 8002734:	2301      	moveq	r3, #1
 8002736:	2300      	movne	r3, #0
 8002738:	b2db      	uxtb	r3, r3
 800273a:	e012      	b.n	8002762 <HAL_I2C_Init+0x18e>
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	1e58      	subs	r0, r3, #1
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	6859      	ldr	r1, [r3, #4]
 8002744:	460b      	mov	r3, r1
 8002746:	009b      	lsls	r3, r3, #2
 8002748:	440b      	add	r3, r1
 800274a:	0099      	lsls	r1, r3, #2
 800274c:	440b      	add	r3, r1
 800274e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002752:	3301      	adds	r3, #1
 8002754:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002758:	2b00      	cmp	r3, #0
 800275a:	bf0c      	ite	eq
 800275c:	2301      	moveq	r3, #1
 800275e:	2300      	movne	r3, #0
 8002760:	b2db      	uxtb	r3, r3
 8002762:	2b00      	cmp	r3, #0
 8002764:	d001      	beq.n	800276a <HAL_I2C_Init+0x196>
 8002766:	2301      	movs	r3, #1
 8002768:	e022      	b.n	80027b0 <HAL_I2C_Init+0x1dc>
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	689b      	ldr	r3, [r3, #8]
 800276e:	2b00      	cmp	r3, #0
 8002770:	d10e      	bne.n	8002790 <HAL_I2C_Init+0x1bc>
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	1e58      	subs	r0, r3, #1
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	6859      	ldr	r1, [r3, #4]
 800277a:	460b      	mov	r3, r1
 800277c:	005b      	lsls	r3, r3, #1
 800277e:	440b      	add	r3, r1
 8002780:	fbb0 f3f3 	udiv	r3, r0, r3
 8002784:	3301      	adds	r3, #1
 8002786:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800278a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800278e:	e00f      	b.n	80027b0 <HAL_I2C_Init+0x1dc>
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	1e58      	subs	r0, r3, #1
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	6859      	ldr	r1, [r3, #4]
 8002798:	460b      	mov	r3, r1
 800279a:	009b      	lsls	r3, r3, #2
 800279c:	440b      	add	r3, r1
 800279e:	0099      	lsls	r1, r3, #2
 80027a0:	440b      	add	r3, r1
 80027a2:	fbb0 f3f3 	udiv	r3, r0, r3
 80027a6:	3301      	adds	r3, #1
 80027a8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80027ac:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80027b0:	6879      	ldr	r1, [r7, #4]
 80027b2:	6809      	ldr	r1, [r1, #0]
 80027b4:	4313      	orrs	r3, r2
 80027b6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	69da      	ldr	r2, [r3, #28]
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	6a1b      	ldr	r3, [r3, #32]
 80027ca:	431a      	orrs	r2, r3
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	430a      	orrs	r2, r1
 80027d2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	689b      	ldr	r3, [r3, #8]
 80027da:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80027de:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80027e2:	687a      	ldr	r2, [r7, #4]
 80027e4:	6911      	ldr	r1, [r2, #16]
 80027e6:	687a      	ldr	r2, [r7, #4]
 80027e8:	68d2      	ldr	r2, [r2, #12]
 80027ea:	4311      	orrs	r1, r2
 80027ec:	687a      	ldr	r2, [r7, #4]
 80027ee:	6812      	ldr	r2, [r2, #0]
 80027f0:	430b      	orrs	r3, r1
 80027f2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	68db      	ldr	r3, [r3, #12]
 80027fa:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	695a      	ldr	r2, [r3, #20]
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	699b      	ldr	r3, [r3, #24]
 8002806:	431a      	orrs	r2, r3
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	430a      	orrs	r2, r1
 800280e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	681a      	ldr	r2, [r3, #0]
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f042 0201 	orr.w	r2, r2, #1
 800281e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	2200      	movs	r2, #0
 8002824:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	2220      	movs	r2, #32
 800282a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	2200      	movs	r2, #0
 8002832:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	2200      	movs	r2, #0
 8002838:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800283c:	2300      	movs	r3, #0
}
 800283e:	4618      	mov	r0, r3
 8002840:	3710      	adds	r7, #16
 8002842:	46bd      	mov	sp, r7
 8002844:	bd80      	pop	{r7, pc}
 8002846:	bf00      	nop
 8002848:	000186a0 	.word	0x000186a0
 800284c:	001e847f 	.word	0x001e847f
 8002850:	003d08ff 	.word	0x003d08ff
 8002854:	431bde83 	.word	0x431bde83
 8002858:	10624dd3 	.word	0x10624dd3

0800285c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800285c:	b580      	push	{r7, lr}
 800285e:	b088      	sub	sp, #32
 8002860:	af02      	add	r7, sp, #8
 8002862:	60f8      	str	r0, [r7, #12]
 8002864:	607a      	str	r2, [r7, #4]
 8002866:	461a      	mov	r2, r3
 8002868:	460b      	mov	r3, r1
 800286a:	817b      	strh	r3, [r7, #10]
 800286c:	4613      	mov	r3, r2
 800286e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002870:	f7ff fb26 	bl	8001ec0 <HAL_GetTick>
 8002874:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800287c:	b2db      	uxtb	r3, r3
 800287e:	2b20      	cmp	r3, #32
 8002880:	f040 80e0 	bne.w	8002a44 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002884:	697b      	ldr	r3, [r7, #20]
 8002886:	9300      	str	r3, [sp, #0]
 8002888:	2319      	movs	r3, #25
 800288a:	2201      	movs	r2, #1
 800288c:	4970      	ldr	r1, [pc, #448]	@ (8002a50 <HAL_I2C_Master_Transmit+0x1f4>)
 800288e:	68f8      	ldr	r0, [r7, #12]
 8002890:	f000 f964 	bl	8002b5c <I2C_WaitOnFlagUntilTimeout>
 8002894:	4603      	mov	r3, r0
 8002896:	2b00      	cmp	r3, #0
 8002898:	d001      	beq.n	800289e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800289a:	2302      	movs	r3, #2
 800289c:	e0d3      	b.n	8002a46 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80028a4:	2b01      	cmp	r3, #1
 80028a6:	d101      	bne.n	80028ac <HAL_I2C_Master_Transmit+0x50>
 80028a8:	2302      	movs	r3, #2
 80028aa:	e0cc      	b.n	8002a46 <HAL_I2C_Master_Transmit+0x1ea>
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	2201      	movs	r2, #1
 80028b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f003 0301 	and.w	r3, r3, #1
 80028be:	2b01      	cmp	r3, #1
 80028c0:	d007      	beq.n	80028d2 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	681a      	ldr	r2, [r3, #0]
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f042 0201 	orr.w	r2, r2, #1
 80028d0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	681a      	ldr	r2, [r3, #0]
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80028e0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	2221      	movs	r2, #33	@ 0x21
 80028e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	2210      	movs	r2, #16
 80028ee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	2200      	movs	r2, #0
 80028f6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	687a      	ldr	r2, [r7, #4]
 80028fc:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	893a      	ldrh	r2, [r7, #8]
 8002902:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002908:	b29a      	uxth	r2, r3
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	4a50      	ldr	r2, [pc, #320]	@ (8002a54 <HAL_I2C_Master_Transmit+0x1f8>)
 8002912:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002914:	8979      	ldrh	r1, [r7, #10]
 8002916:	697b      	ldr	r3, [r7, #20]
 8002918:	6a3a      	ldr	r2, [r7, #32]
 800291a:	68f8      	ldr	r0, [r7, #12]
 800291c:	f000 f89c 	bl	8002a58 <I2C_MasterRequestWrite>
 8002920:	4603      	mov	r3, r0
 8002922:	2b00      	cmp	r3, #0
 8002924:	d001      	beq.n	800292a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002926:	2301      	movs	r3, #1
 8002928:	e08d      	b.n	8002a46 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800292a:	2300      	movs	r3, #0
 800292c:	613b      	str	r3, [r7, #16]
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	695b      	ldr	r3, [r3, #20]
 8002934:	613b      	str	r3, [r7, #16]
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	699b      	ldr	r3, [r3, #24]
 800293c:	613b      	str	r3, [r7, #16]
 800293e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002940:	e066      	b.n	8002a10 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002942:	697a      	ldr	r2, [r7, #20]
 8002944:	6a39      	ldr	r1, [r7, #32]
 8002946:	68f8      	ldr	r0, [r7, #12]
 8002948:	f000 fa22 	bl	8002d90 <I2C_WaitOnTXEFlagUntilTimeout>
 800294c:	4603      	mov	r3, r0
 800294e:	2b00      	cmp	r3, #0
 8002950:	d00d      	beq.n	800296e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002956:	2b04      	cmp	r3, #4
 8002958:	d107      	bne.n	800296a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	681a      	ldr	r2, [r3, #0]
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002968:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800296a:	2301      	movs	r3, #1
 800296c:	e06b      	b.n	8002a46 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002972:	781a      	ldrb	r2, [r3, #0]
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800297e:	1c5a      	adds	r2, r3, #1
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002988:	b29b      	uxth	r3, r3
 800298a:	3b01      	subs	r3, #1
 800298c:	b29a      	uxth	r2, r3
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002996:	3b01      	subs	r3, #1
 8002998:	b29a      	uxth	r2, r3
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	695b      	ldr	r3, [r3, #20]
 80029a4:	f003 0304 	and.w	r3, r3, #4
 80029a8:	2b04      	cmp	r3, #4
 80029aa:	d11b      	bne.n	80029e4 <HAL_I2C_Master_Transmit+0x188>
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d017      	beq.n	80029e4 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029b8:	781a      	ldrb	r2, [r3, #0]
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029c4:	1c5a      	adds	r2, r3, #1
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80029ce:	b29b      	uxth	r3, r3
 80029d0:	3b01      	subs	r3, #1
 80029d2:	b29a      	uxth	r2, r3
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029dc:	3b01      	subs	r3, #1
 80029de:	b29a      	uxth	r2, r3
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80029e4:	697a      	ldr	r2, [r7, #20]
 80029e6:	6a39      	ldr	r1, [r7, #32]
 80029e8:	68f8      	ldr	r0, [r7, #12]
 80029ea:	f000 fa19 	bl	8002e20 <I2C_WaitOnBTFFlagUntilTimeout>
 80029ee:	4603      	mov	r3, r0
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d00d      	beq.n	8002a10 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029f8:	2b04      	cmp	r3, #4
 80029fa:	d107      	bne.n	8002a0c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	681a      	ldr	r2, [r3, #0]
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002a0a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002a0c:	2301      	movs	r3, #1
 8002a0e:	e01a      	b.n	8002a46 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d194      	bne.n	8002942 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	681a      	ldr	r2, [r3, #0]
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002a26:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	2220      	movs	r2, #32
 8002a2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	2200      	movs	r2, #0
 8002a34:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002a40:	2300      	movs	r3, #0
 8002a42:	e000      	b.n	8002a46 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002a44:	2302      	movs	r3, #2
  }
}
 8002a46:	4618      	mov	r0, r3
 8002a48:	3718      	adds	r7, #24
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	bd80      	pop	{r7, pc}
 8002a4e:	bf00      	nop
 8002a50:	00100002 	.word	0x00100002
 8002a54:	ffff0000 	.word	0xffff0000

08002a58 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b088      	sub	sp, #32
 8002a5c:	af02      	add	r7, sp, #8
 8002a5e:	60f8      	str	r0, [r7, #12]
 8002a60:	607a      	str	r2, [r7, #4]
 8002a62:	603b      	str	r3, [r7, #0]
 8002a64:	460b      	mov	r3, r1
 8002a66:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a6c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002a6e:	697b      	ldr	r3, [r7, #20]
 8002a70:	2b08      	cmp	r3, #8
 8002a72:	d006      	beq.n	8002a82 <I2C_MasterRequestWrite+0x2a>
 8002a74:	697b      	ldr	r3, [r7, #20]
 8002a76:	2b01      	cmp	r3, #1
 8002a78:	d003      	beq.n	8002a82 <I2C_MasterRequestWrite+0x2a>
 8002a7a:	697b      	ldr	r3, [r7, #20]
 8002a7c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002a80:	d108      	bne.n	8002a94 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	681a      	ldr	r2, [r3, #0]
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002a90:	601a      	str	r2, [r3, #0]
 8002a92:	e00b      	b.n	8002aac <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a98:	2b12      	cmp	r3, #18
 8002a9a:	d107      	bne.n	8002aac <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	681a      	ldr	r2, [r3, #0]
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002aaa:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002aac:	683b      	ldr	r3, [r7, #0]
 8002aae:	9300      	str	r3, [sp, #0]
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002ab8:	68f8      	ldr	r0, [r7, #12]
 8002aba:	f000 f84f 	bl	8002b5c <I2C_WaitOnFlagUntilTimeout>
 8002abe:	4603      	mov	r3, r0
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d00d      	beq.n	8002ae0 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ace:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002ad2:	d103      	bne.n	8002adc <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002ada:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002adc:	2303      	movs	r3, #3
 8002ade:	e035      	b.n	8002b4c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	691b      	ldr	r3, [r3, #16]
 8002ae4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002ae8:	d108      	bne.n	8002afc <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002aea:	897b      	ldrh	r3, [r7, #10]
 8002aec:	b2db      	uxtb	r3, r3
 8002aee:	461a      	mov	r2, r3
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002af8:	611a      	str	r2, [r3, #16]
 8002afa:	e01b      	b.n	8002b34 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002afc:	897b      	ldrh	r3, [r7, #10]
 8002afe:	11db      	asrs	r3, r3, #7
 8002b00:	b2db      	uxtb	r3, r3
 8002b02:	f003 0306 	and.w	r3, r3, #6
 8002b06:	b2db      	uxtb	r3, r3
 8002b08:	f063 030f 	orn	r3, r3, #15
 8002b0c:	b2da      	uxtb	r2, r3
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002b14:	683b      	ldr	r3, [r7, #0]
 8002b16:	687a      	ldr	r2, [r7, #4]
 8002b18:	490e      	ldr	r1, [pc, #56]	@ (8002b54 <I2C_MasterRequestWrite+0xfc>)
 8002b1a:	68f8      	ldr	r0, [r7, #12]
 8002b1c:	f000 f898 	bl	8002c50 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002b20:	4603      	mov	r3, r0
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d001      	beq.n	8002b2a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8002b26:	2301      	movs	r3, #1
 8002b28:	e010      	b.n	8002b4c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002b2a:	897b      	ldrh	r3, [r7, #10]
 8002b2c:	b2da      	uxtb	r2, r3
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002b34:	683b      	ldr	r3, [r7, #0]
 8002b36:	687a      	ldr	r2, [r7, #4]
 8002b38:	4907      	ldr	r1, [pc, #28]	@ (8002b58 <I2C_MasterRequestWrite+0x100>)
 8002b3a:	68f8      	ldr	r0, [r7, #12]
 8002b3c:	f000 f888 	bl	8002c50 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002b40:	4603      	mov	r3, r0
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d001      	beq.n	8002b4a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8002b46:	2301      	movs	r3, #1
 8002b48:	e000      	b.n	8002b4c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002b4a:	2300      	movs	r3, #0
}
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	3718      	adds	r7, #24
 8002b50:	46bd      	mov	sp, r7
 8002b52:	bd80      	pop	{r7, pc}
 8002b54:	00010008 	.word	0x00010008
 8002b58:	00010002 	.word	0x00010002

08002b5c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	b084      	sub	sp, #16
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	60f8      	str	r0, [r7, #12]
 8002b64:	60b9      	str	r1, [r7, #8]
 8002b66:	603b      	str	r3, [r7, #0]
 8002b68:	4613      	mov	r3, r2
 8002b6a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002b6c:	e048      	b.n	8002c00 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b6e:	683b      	ldr	r3, [r7, #0]
 8002b70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b74:	d044      	beq.n	8002c00 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b76:	f7ff f9a3 	bl	8001ec0 <HAL_GetTick>
 8002b7a:	4602      	mov	r2, r0
 8002b7c:	69bb      	ldr	r3, [r7, #24]
 8002b7e:	1ad3      	subs	r3, r2, r3
 8002b80:	683a      	ldr	r2, [r7, #0]
 8002b82:	429a      	cmp	r2, r3
 8002b84:	d302      	bcc.n	8002b8c <I2C_WaitOnFlagUntilTimeout+0x30>
 8002b86:	683b      	ldr	r3, [r7, #0]
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d139      	bne.n	8002c00 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002b8c:	68bb      	ldr	r3, [r7, #8]
 8002b8e:	0c1b      	lsrs	r3, r3, #16
 8002b90:	b2db      	uxtb	r3, r3
 8002b92:	2b01      	cmp	r3, #1
 8002b94:	d10d      	bne.n	8002bb2 <I2C_WaitOnFlagUntilTimeout+0x56>
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	695b      	ldr	r3, [r3, #20]
 8002b9c:	43da      	mvns	r2, r3
 8002b9e:	68bb      	ldr	r3, [r7, #8]
 8002ba0:	4013      	ands	r3, r2
 8002ba2:	b29b      	uxth	r3, r3
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	bf0c      	ite	eq
 8002ba8:	2301      	moveq	r3, #1
 8002baa:	2300      	movne	r3, #0
 8002bac:	b2db      	uxtb	r3, r3
 8002bae:	461a      	mov	r2, r3
 8002bb0:	e00c      	b.n	8002bcc <I2C_WaitOnFlagUntilTimeout+0x70>
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	699b      	ldr	r3, [r3, #24]
 8002bb8:	43da      	mvns	r2, r3
 8002bba:	68bb      	ldr	r3, [r7, #8]
 8002bbc:	4013      	ands	r3, r2
 8002bbe:	b29b      	uxth	r3, r3
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	bf0c      	ite	eq
 8002bc4:	2301      	moveq	r3, #1
 8002bc6:	2300      	movne	r3, #0
 8002bc8:	b2db      	uxtb	r3, r3
 8002bca:	461a      	mov	r2, r3
 8002bcc:	79fb      	ldrb	r3, [r7, #7]
 8002bce:	429a      	cmp	r2, r3
 8002bd0:	d116      	bne.n	8002c00 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	2220      	movs	r2, #32
 8002bdc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	2200      	movs	r2, #0
 8002be4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bec:	f043 0220 	orr.w	r2, r3, #32
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	2200      	movs	r2, #0
 8002bf8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002bfc:	2301      	movs	r3, #1
 8002bfe:	e023      	b.n	8002c48 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002c00:	68bb      	ldr	r3, [r7, #8]
 8002c02:	0c1b      	lsrs	r3, r3, #16
 8002c04:	b2db      	uxtb	r3, r3
 8002c06:	2b01      	cmp	r3, #1
 8002c08:	d10d      	bne.n	8002c26 <I2C_WaitOnFlagUntilTimeout+0xca>
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	695b      	ldr	r3, [r3, #20]
 8002c10:	43da      	mvns	r2, r3
 8002c12:	68bb      	ldr	r3, [r7, #8]
 8002c14:	4013      	ands	r3, r2
 8002c16:	b29b      	uxth	r3, r3
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	bf0c      	ite	eq
 8002c1c:	2301      	moveq	r3, #1
 8002c1e:	2300      	movne	r3, #0
 8002c20:	b2db      	uxtb	r3, r3
 8002c22:	461a      	mov	r2, r3
 8002c24:	e00c      	b.n	8002c40 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	699b      	ldr	r3, [r3, #24]
 8002c2c:	43da      	mvns	r2, r3
 8002c2e:	68bb      	ldr	r3, [r7, #8]
 8002c30:	4013      	ands	r3, r2
 8002c32:	b29b      	uxth	r3, r3
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	bf0c      	ite	eq
 8002c38:	2301      	moveq	r3, #1
 8002c3a:	2300      	movne	r3, #0
 8002c3c:	b2db      	uxtb	r3, r3
 8002c3e:	461a      	mov	r2, r3
 8002c40:	79fb      	ldrb	r3, [r7, #7]
 8002c42:	429a      	cmp	r2, r3
 8002c44:	d093      	beq.n	8002b6e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002c46:	2300      	movs	r3, #0
}
 8002c48:	4618      	mov	r0, r3
 8002c4a:	3710      	adds	r7, #16
 8002c4c:	46bd      	mov	sp, r7
 8002c4e:	bd80      	pop	{r7, pc}

08002c50 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002c50:	b580      	push	{r7, lr}
 8002c52:	b084      	sub	sp, #16
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	60f8      	str	r0, [r7, #12]
 8002c58:	60b9      	str	r1, [r7, #8]
 8002c5a:	607a      	str	r2, [r7, #4]
 8002c5c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002c5e:	e071      	b.n	8002d44 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	695b      	ldr	r3, [r3, #20]
 8002c66:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c6a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002c6e:	d123      	bne.n	8002cb8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	681a      	ldr	r2, [r3, #0]
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002c7e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002c88:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	2220      	movs	r2, #32
 8002c94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ca4:	f043 0204 	orr.w	r2, r3, #4
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	2200      	movs	r2, #0
 8002cb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002cb4:	2301      	movs	r3, #1
 8002cb6:	e067      	b.n	8002d88 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cbe:	d041      	beq.n	8002d44 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002cc0:	f7ff f8fe 	bl	8001ec0 <HAL_GetTick>
 8002cc4:	4602      	mov	r2, r0
 8002cc6:	683b      	ldr	r3, [r7, #0]
 8002cc8:	1ad3      	subs	r3, r2, r3
 8002cca:	687a      	ldr	r2, [r7, #4]
 8002ccc:	429a      	cmp	r2, r3
 8002cce:	d302      	bcc.n	8002cd6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d136      	bne.n	8002d44 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8002cd6:	68bb      	ldr	r3, [r7, #8]
 8002cd8:	0c1b      	lsrs	r3, r3, #16
 8002cda:	b2db      	uxtb	r3, r3
 8002cdc:	2b01      	cmp	r3, #1
 8002cde:	d10c      	bne.n	8002cfa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	695b      	ldr	r3, [r3, #20]
 8002ce6:	43da      	mvns	r2, r3
 8002ce8:	68bb      	ldr	r3, [r7, #8]
 8002cea:	4013      	ands	r3, r2
 8002cec:	b29b      	uxth	r3, r3
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	bf14      	ite	ne
 8002cf2:	2301      	movne	r3, #1
 8002cf4:	2300      	moveq	r3, #0
 8002cf6:	b2db      	uxtb	r3, r3
 8002cf8:	e00b      	b.n	8002d12 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	699b      	ldr	r3, [r3, #24]
 8002d00:	43da      	mvns	r2, r3
 8002d02:	68bb      	ldr	r3, [r7, #8]
 8002d04:	4013      	ands	r3, r2
 8002d06:	b29b      	uxth	r3, r3
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	bf14      	ite	ne
 8002d0c:	2301      	movne	r3, #1
 8002d0e:	2300      	moveq	r3, #0
 8002d10:	b2db      	uxtb	r3, r3
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d016      	beq.n	8002d44 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	2200      	movs	r2, #0
 8002d1a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	2220      	movs	r2, #32
 8002d20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	2200      	movs	r2, #0
 8002d28:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d30:	f043 0220 	orr.w	r2, r3, #32
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	2200      	movs	r2, #0
 8002d3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002d40:	2301      	movs	r3, #1
 8002d42:	e021      	b.n	8002d88 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002d44:	68bb      	ldr	r3, [r7, #8]
 8002d46:	0c1b      	lsrs	r3, r3, #16
 8002d48:	b2db      	uxtb	r3, r3
 8002d4a:	2b01      	cmp	r3, #1
 8002d4c:	d10c      	bne.n	8002d68 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	695b      	ldr	r3, [r3, #20]
 8002d54:	43da      	mvns	r2, r3
 8002d56:	68bb      	ldr	r3, [r7, #8]
 8002d58:	4013      	ands	r3, r2
 8002d5a:	b29b      	uxth	r3, r3
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	bf14      	ite	ne
 8002d60:	2301      	movne	r3, #1
 8002d62:	2300      	moveq	r3, #0
 8002d64:	b2db      	uxtb	r3, r3
 8002d66:	e00b      	b.n	8002d80 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	699b      	ldr	r3, [r3, #24]
 8002d6e:	43da      	mvns	r2, r3
 8002d70:	68bb      	ldr	r3, [r7, #8]
 8002d72:	4013      	ands	r3, r2
 8002d74:	b29b      	uxth	r3, r3
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	bf14      	ite	ne
 8002d7a:	2301      	movne	r3, #1
 8002d7c:	2300      	moveq	r3, #0
 8002d7e:	b2db      	uxtb	r3, r3
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	f47f af6d 	bne.w	8002c60 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8002d86:	2300      	movs	r3, #0
}
 8002d88:	4618      	mov	r0, r3
 8002d8a:	3710      	adds	r7, #16
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	bd80      	pop	{r7, pc}

08002d90 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002d90:	b580      	push	{r7, lr}
 8002d92:	b084      	sub	sp, #16
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	60f8      	str	r0, [r7, #12]
 8002d98:	60b9      	str	r1, [r7, #8]
 8002d9a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002d9c:	e034      	b.n	8002e08 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002d9e:	68f8      	ldr	r0, [r7, #12]
 8002da0:	f000 f886 	bl	8002eb0 <I2C_IsAcknowledgeFailed>
 8002da4:	4603      	mov	r3, r0
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d001      	beq.n	8002dae <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002daa:	2301      	movs	r3, #1
 8002dac:	e034      	b.n	8002e18 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002dae:	68bb      	ldr	r3, [r7, #8]
 8002db0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002db4:	d028      	beq.n	8002e08 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002db6:	f7ff f883 	bl	8001ec0 <HAL_GetTick>
 8002dba:	4602      	mov	r2, r0
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	1ad3      	subs	r3, r2, r3
 8002dc0:	68ba      	ldr	r2, [r7, #8]
 8002dc2:	429a      	cmp	r2, r3
 8002dc4:	d302      	bcc.n	8002dcc <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002dc6:	68bb      	ldr	r3, [r7, #8]
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d11d      	bne.n	8002e08 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	695b      	ldr	r3, [r3, #20]
 8002dd2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002dd6:	2b80      	cmp	r3, #128	@ 0x80
 8002dd8:	d016      	beq.n	8002e08 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	2200      	movs	r2, #0
 8002dde:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	2220      	movs	r2, #32
 8002de4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	2200      	movs	r2, #0
 8002dec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002df4:	f043 0220 	orr.w	r2, r3, #32
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	2200      	movs	r2, #0
 8002e00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002e04:	2301      	movs	r3, #1
 8002e06:	e007      	b.n	8002e18 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	695b      	ldr	r3, [r3, #20]
 8002e0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e12:	2b80      	cmp	r3, #128	@ 0x80
 8002e14:	d1c3      	bne.n	8002d9e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002e16:	2300      	movs	r3, #0
}
 8002e18:	4618      	mov	r0, r3
 8002e1a:	3710      	adds	r7, #16
 8002e1c:	46bd      	mov	sp, r7
 8002e1e:	bd80      	pop	{r7, pc}

08002e20 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002e20:	b580      	push	{r7, lr}
 8002e22:	b084      	sub	sp, #16
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	60f8      	str	r0, [r7, #12]
 8002e28:	60b9      	str	r1, [r7, #8]
 8002e2a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002e2c:	e034      	b.n	8002e98 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002e2e:	68f8      	ldr	r0, [r7, #12]
 8002e30:	f000 f83e 	bl	8002eb0 <I2C_IsAcknowledgeFailed>
 8002e34:	4603      	mov	r3, r0
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d001      	beq.n	8002e3e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002e3a:	2301      	movs	r3, #1
 8002e3c:	e034      	b.n	8002ea8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002e3e:	68bb      	ldr	r3, [r7, #8]
 8002e40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e44:	d028      	beq.n	8002e98 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e46:	f7ff f83b 	bl	8001ec0 <HAL_GetTick>
 8002e4a:	4602      	mov	r2, r0
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	1ad3      	subs	r3, r2, r3
 8002e50:	68ba      	ldr	r2, [r7, #8]
 8002e52:	429a      	cmp	r2, r3
 8002e54:	d302      	bcc.n	8002e5c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002e56:	68bb      	ldr	r3, [r7, #8]
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d11d      	bne.n	8002e98 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	695b      	ldr	r3, [r3, #20]
 8002e62:	f003 0304 	and.w	r3, r3, #4
 8002e66:	2b04      	cmp	r3, #4
 8002e68:	d016      	beq.n	8002e98 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	2220      	movs	r2, #32
 8002e74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	2200      	movs	r2, #0
 8002e7c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e84:	f043 0220 	orr.w	r2, r3, #32
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	2200      	movs	r2, #0
 8002e90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002e94:	2301      	movs	r3, #1
 8002e96:	e007      	b.n	8002ea8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	695b      	ldr	r3, [r3, #20]
 8002e9e:	f003 0304 	and.w	r3, r3, #4
 8002ea2:	2b04      	cmp	r3, #4
 8002ea4:	d1c3      	bne.n	8002e2e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002ea6:	2300      	movs	r3, #0
}
 8002ea8:	4618      	mov	r0, r3
 8002eaa:	3710      	adds	r7, #16
 8002eac:	46bd      	mov	sp, r7
 8002eae:	bd80      	pop	{r7, pc}

08002eb0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002eb0:	b480      	push	{r7}
 8002eb2:	b083      	sub	sp, #12
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	695b      	ldr	r3, [r3, #20]
 8002ebe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ec2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002ec6:	d11b      	bne.n	8002f00 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002ed0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	2200      	movs	r2, #0
 8002ed6:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	2220      	movs	r2, #32
 8002edc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	2200      	movs	r2, #0
 8002ee4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eec:	f043 0204 	orr.w	r2, r3, #4
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002efc:	2301      	movs	r3, #1
 8002efe:	e000      	b.n	8002f02 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002f00:	2300      	movs	r3, #0
}
 8002f02:	4618      	mov	r0, r3
 8002f04:	370c      	adds	r7, #12
 8002f06:	46bd      	mov	sp, r7
 8002f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0c:	4770      	bx	lr
	...

08002f10 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002f10:	b580      	push	{r7, lr}
 8002f12:	b086      	sub	sp, #24
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d101      	bne.n	8002f22 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002f1e:	2301      	movs	r3, #1
 8002f20:	e267      	b.n	80033f2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f003 0301 	and.w	r3, r3, #1
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d075      	beq.n	800301a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002f2e:	4b88      	ldr	r3, [pc, #544]	@ (8003150 <HAL_RCC_OscConfig+0x240>)
 8002f30:	689b      	ldr	r3, [r3, #8]
 8002f32:	f003 030c 	and.w	r3, r3, #12
 8002f36:	2b04      	cmp	r3, #4
 8002f38:	d00c      	beq.n	8002f54 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002f3a:	4b85      	ldr	r3, [pc, #532]	@ (8003150 <HAL_RCC_OscConfig+0x240>)
 8002f3c:	689b      	ldr	r3, [r3, #8]
 8002f3e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002f42:	2b08      	cmp	r3, #8
 8002f44:	d112      	bne.n	8002f6c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002f46:	4b82      	ldr	r3, [pc, #520]	@ (8003150 <HAL_RCC_OscConfig+0x240>)
 8002f48:	685b      	ldr	r3, [r3, #4]
 8002f4a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002f4e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002f52:	d10b      	bne.n	8002f6c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f54:	4b7e      	ldr	r3, [pc, #504]	@ (8003150 <HAL_RCC_OscConfig+0x240>)
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d05b      	beq.n	8003018 <HAL_RCC_OscConfig+0x108>
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	685b      	ldr	r3, [r3, #4]
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d157      	bne.n	8003018 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002f68:	2301      	movs	r3, #1
 8002f6a:	e242      	b.n	80033f2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	685b      	ldr	r3, [r3, #4]
 8002f70:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002f74:	d106      	bne.n	8002f84 <HAL_RCC_OscConfig+0x74>
 8002f76:	4b76      	ldr	r3, [pc, #472]	@ (8003150 <HAL_RCC_OscConfig+0x240>)
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	4a75      	ldr	r2, [pc, #468]	@ (8003150 <HAL_RCC_OscConfig+0x240>)
 8002f7c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f80:	6013      	str	r3, [r2, #0]
 8002f82:	e01d      	b.n	8002fc0 <HAL_RCC_OscConfig+0xb0>
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	685b      	ldr	r3, [r3, #4]
 8002f88:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002f8c:	d10c      	bne.n	8002fa8 <HAL_RCC_OscConfig+0x98>
 8002f8e:	4b70      	ldr	r3, [pc, #448]	@ (8003150 <HAL_RCC_OscConfig+0x240>)
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	4a6f      	ldr	r2, [pc, #444]	@ (8003150 <HAL_RCC_OscConfig+0x240>)
 8002f94:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002f98:	6013      	str	r3, [r2, #0]
 8002f9a:	4b6d      	ldr	r3, [pc, #436]	@ (8003150 <HAL_RCC_OscConfig+0x240>)
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	4a6c      	ldr	r2, [pc, #432]	@ (8003150 <HAL_RCC_OscConfig+0x240>)
 8002fa0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002fa4:	6013      	str	r3, [r2, #0]
 8002fa6:	e00b      	b.n	8002fc0 <HAL_RCC_OscConfig+0xb0>
 8002fa8:	4b69      	ldr	r3, [pc, #420]	@ (8003150 <HAL_RCC_OscConfig+0x240>)
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	4a68      	ldr	r2, [pc, #416]	@ (8003150 <HAL_RCC_OscConfig+0x240>)
 8002fae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002fb2:	6013      	str	r3, [r2, #0]
 8002fb4:	4b66      	ldr	r3, [pc, #408]	@ (8003150 <HAL_RCC_OscConfig+0x240>)
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	4a65      	ldr	r2, [pc, #404]	@ (8003150 <HAL_RCC_OscConfig+0x240>)
 8002fba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002fbe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	685b      	ldr	r3, [r3, #4]
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d013      	beq.n	8002ff0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fc8:	f7fe ff7a 	bl	8001ec0 <HAL_GetTick>
 8002fcc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fce:	e008      	b.n	8002fe2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002fd0:	f7fe ff76 	bl	8001ec0 <HAL_GetTick>
 8002fd4:	4602      	mov	r2, r0
 8002fd6:	693b      	ldr	r3, [r7, #16]
 8002fd8:	1ad3      	subs	r3, r2, r3
 8002fda:	2b64      	cmp	r3, #100	@ 0x64
 8002fdc:	d901      	bls.n	8002fe2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002fde:	2303      	movs	r3, #3
 8002fe0:	e207      	b.n	80033f2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fe2:	4b5b      	ldr	r3, [pc, #364]	@ (8003150 <HAL_RCC_OscConfig+0x240>)
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d0f0      	beq.n	8002fd0 <HAL_RCC_OscConfig+0xc0>
 8002fee:	e014      	b.n	800301a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ff0:	f7fe ff66 	bl	8001ec0 <HAL_GetTick>
 8002ff4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ff6:	e008      	b.n	800300a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ff8:	f7fe ff62 	bl	8001ec0 <HAL_GetTick>
 8002ffc:	4602      	mov	r2, r0
 8002ffe:	693b      	ldr	r3, [r7, #16]
 8003000:	1ad3      	subs	r3, r2, r3
 8003002:	2b64      	cmp	r3, #100	@ 0x64
 8003004:	d901      	bls.n	800300a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003006:	2303      	movs	r3, #3
 8003008:	e1f3      	b.n	80033f2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800300a:	4b51      	ldr	r3, [pc, #324]	@ (8003150 <HAL_RCC_OscConfig+0x240>)
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003012:	2b00      	cmp	r3, #0
 8003014:	d1f0      	bne.n	8002ff8 <HAL_RCC_OscConfig+0xe8>
 8003016:	e000      	b.n	800301a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003018:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	f003 0302 	and.w	r3, r3, #2
 8003022:	2b00      	cmp	r3, #0
 8003024:	d063      	beq.n	80030ee <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003026:	4b4a      	ldr	r3, [pc, #296]	@ (8003150 <HAL_RCC_OscConfig+0x240>)
 8003028:	689b      	ldr	r3, [r3, #8]
 800302a:	f003 030c 	and.w	r3, r3, #12
 800302e:	2b00      	cmp	r3, #0
 8003030:	d00b      	beq.n	800304a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003032:	4b47      	ldr	r3, [pc, #284]	@ (8003150 <HAL_RCC_OscConfig+0x240>)
 8003034:	689b      	ldr	r3, [r3, #8]
 8003036:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800303a:	2b08      	cmp	r3, #8
 800303c:	d11c      	bne.n	8003078 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800303e:	4b44      	ldr	r3, [pc, #272]	@ (8003150 <HAL_RCC_OscConfig+0x240>)
 8003040:	685b      	ldr	r3, [r3, #4]
 8003042:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003046:	2b00      	cmp	r3, #0
 8003048:	d116      	bne.n	8003078 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800304a:	4b41      	ldr	r3, [pc, #260]	@ (8003150 <HAL_RCC_OscConfig+0x240>)
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f003 0302 	and.w	r3, r3, #2
 8003052:	2b00      	cmp	r3, #0
 8003054:	d005      	beq.n	8003062 <HAL_RCC_OscConfig+0x152>
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	68db      	ldr	r3, [r3, #12]
 800305a:	2b01      	cmp	r3, #1
 800305c:	d001      	beq.n	8003062 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800305e:	2301      	movs	r3, #1
 8003060:	e1c7      	b.n	80033f2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003062:	4b3b      	ldr	r3, [pc, #236]	@ (8003150 <HAL_RCC_OscConfig+0x240>)
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	691b      	ldr	r3, [r3, #16]
 800306e:	00db      	lsls	r3, r3, #3
 8003070:	4937      	ldr	r1, [pc, #220]	@ (8003150 <HAL_RCC_OscConfig+0x240>)
 8003072:	4313      	orrs	r3, r2
 8003074:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003076:	e03a      	b.n	80030ee <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	68db      	ldr	r3, [r3, #12]
 800307c:	2b00      	cmp	r3, #0
 800307e:	d020      	beq.n	80030c2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003080:	4b34      	ldr	r3, [pc, #208]	@ (8003154 <HAL_RCC_OscConfig+0x244>)
 8003082:	2201      	movs	r2, #1
 8003084:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003086:	f7fe ff1b 	bl	8001ec0 <HAL_GetTick>
 800308a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800308c:	e008      	b.n	80030a0 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800308e:	f7fe ff17 	bl	8001ec0 <HAL_GetTick>
 8003092:	4602      	mov	r2, r0
 8003094:	693b      	ldr	r3, [r7, #16]
 8003096:	1ad3      	subs	r3, r2, r3
 8003098:	2b02      	cmp	r3, #2
 800309a:	d901      	bls.n	80030a0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800309c:	2303      	movs	r3, #3
 800309e:	e1a8      	b.n	80033f2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030a0:	4b2b      	ldr	r3, [pc, #172]	@ (8003150 <HAL_RCC_OscConfig+0x240>)
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	f003 0302 	and.w	r3, r3, #2
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d0f0      	beq.n	800308e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030ac:	4b28      	ldr	r3, [pc, #160]	@ (8003150 <HAL_RCC_OscConfig+0x240>)
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	691b      	ldr	r3, [r3, #16]
 80030b8:	00db      	lsls	r3, r3, #3
 80030ba:	4925      	ldr	r1, [pc, #148]	@ (8003150 <HAL_RCC_OscConfig+0x240>)
 80030bc:	4313      	orrs	r3, r2
 80030be:	600b      	str	r3, [r1, #0]
 80030c0:	e015      	b.n	80030ee <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80030c2:	4b24      	ldr	r3, [pc, #144]	@ (8003154 <HAL_RCC_OscConfig+0x244>)
 80030c4:	2200      	movs	r2, #0
 80030c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030c8:	f7fe fefa 	bl	8001ec0 <HAL_GetTick>
 80030cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80030ce:	e008      	b.n	80030e2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80030d0:	f7fe fef6 	bl	8001ec0 <HAL_GetTick>
 80030d4:	4602      	mov	r2, r0
 80030d6:	693b      	ldr	r3, [r7, #16]
 80030d8:	1ad3      	subs	r3, r2, r3
 80030da:	2b02      	cmp	r3, #2
 80030dc:	d901      	bls.n	80030e2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80030de:	2303      	movs	r3, #3
 80030e0:	e187      	b.n	80033f2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80030e2:	4b1b      	ldr	r3, [pc, #108]	@ (8003150 <HAL_RCC_OscConfig+0x240>)
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f003 0302 	and.w	r3, r3, #2
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d1f0      	bne.n	80030d0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	f003 0308 	and.w	r3, r3, #8
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d036      	beq.n	8003168 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	695b      	ldr	r3, [r3, #20]
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d016      	beq.n	8003130 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003102:	4b15      	ldr	r3, [pc, #84]	@ (8003158 <HAL_RCC_OscConfig+0x248>)
 8003104:	2201      	movs	r2, #1
 8003106:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003108:	f7fe feda 	bl	8001ec0 <HAL_GetTick>
 800310c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800310e:	e008      	b.n	8003122 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003110:	f7fe fed6 	bl	8001ec0 <HAL_GetTick>
 8003114:	4602      	mov	r2, r0
 8003116:	693b      	ldr	r3, [r7, #16]
 8003118:	1ad3      	subs	r3, r2, r3
 800311a:	2b02      	cmp	r3, #2
 800311c:	d901      	bls.n	8003122 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800311e:	2303      	movs	r3, #3
 8003120:	e167      	b.n	80033f2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003122:	4b0b      	ldr	r3, [pc, #44]	@ (8003150 <HAL_RCC_OscConfig+0x240>)
 8003124:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003126:	f003 0302 	and.w	r3, r3, #2
 800312a:	2b00      	cmp	r3, #0
 800312c:	d0f0      	beq.n	8003110 <HAL_RCC_OscConfig+0x200>
 800312e:	e01b      	b.n	8003168 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003130:	4b09      	ldr	r3, [pc, #36]	@ (8003158 <HAL_RCC_OscConfig+0x248>)
 8003132:	2200      	movs	r2, #0
 8003134:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003136:	f7fe fec3 	bl	8001ec0 <HAL_GetTick>
 800313a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800313c:	e00e      	b.n	800315c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800313e:	f7fe febf 	bl	8001ec0 <HAL_GetTick>
 8003142:	4602      	mov	r2, r0
 8003144:	693b      	ldr	r3, [r7, #16]
 8003146:	1ad3      	subs	r3, r2, r3
 8003148:	2b02      	cmp	r3, #2
 800314a:	d907      	bls.n	800315c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800314c:	2303      	movs	r3, #3
 800314e:	e150      	b.n	80033f2 <HAL_RCC_OscConfig+0x4e2>
 8003150:	40023800 	.word	0x40023800
 8003154:	42470000 	.word	0x42470000
 8003158:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800315c:	4b88      	ldr	r3, [pc, #544]	@ (8003380 <HAL_RCC_OscConfig+0x470>)
 800315e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003160:	f003 0302 	and.w	r3, r3, #2
 8003164:	2b00      	cmp	r3, #0
 8003166:	d1ea      	bne.n	800313e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	f003 0304 	and.w	r3, r3, #4
 8003170:	2b00      	cmp	r3, #0
 8003172:	f000 8097 	beq.w	80032a4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003176:	2300      	movs	r3, #0
 8003178:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800317a:	4b81      	ldr	r3, [pc, #516]	@ (8003380 <HAL_RCC_OscConfig+0x470>)
 800317c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800317e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003182:	2b00      	cmp	r3, #0
 8003184:	d10f      	bne.n	80031a6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003186:	2300      	movs	r3, #0
 8003188:	60bb      	str	r3, [r7, #8]
 800318a:	4b7d      	ldr	r3, [pc, #500]	@ (8003380 <HAL_RCC_OscConfig+0x470>)
 800318c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800318e:	4a7c      	ldr	r2, [pc, #496]	@ (8003380 <HAL_RCC_OscConfig+0x470>)
 8003190:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003194:	6413      	str	r3, [r2, #64]	@ 0x40
 8003196:	4b7a      	ldr	r3, [pc, #488]	@ (8003380 <HAL_RCC_OscConfig+0x470>)
 8003198:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800319a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800319e:	60bb      	str	r3, [r7, #8]
 80031a0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80031a2:	2301      	movs	r3, #1
 80031a4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031a6:	4b77      	ldr	r3, [pc, #476]	@ (8003384 <HAL_RCC_OscConfig+0x474>)
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d118      	bne.n	80031e4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80031b2:	4b74      	ldr	r3, [pc, #464]	@ (8003384 <HAL_RCC_OscConfig+0x474>)
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	4a73      	ldr	r2, [pc, #460]	@ (8003384 <HAL_RCC_OscConfig+0x474>)
 80031b8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80031bc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80031be:	f7fe fe7f 	bl	8001ec0 <HAL_GetTick>
 80031c2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031c4:	e008      	b.n	80031d8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80031c6:	f7fe fe7b 	bl	8001ec0 <HAL_GetTick>
 80031ca:	4602      	mov	r2, r0
 80031cc:	693b      	ldr	r3, [r7, #16]
 80031ce:	1ad3      	subs	r3, r2, r3
 80031d0:	2b02      	cmp	r3, #2
 80031d2:	d901      	bls.n	80031d8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80031d4:	2303      	movs	r3, #3
 80031d6:	e10c      	b.n	80033f2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031d8:	4b6a      	ldr	r3, [pc, #424]	@ (8003384 <HAL_RCC_OscConfig+0x474>)
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d0f0      	beq.n	80031c6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	689b      	ldr	r3, [r3, #8]
 80031e8:	2b01      	cmp	r3, #1
 80031ea:	d106      	bne.n	80031fa <HAL_RCC_OscConfig+0x2ea>
 80031ec:	4b64      	ldr	r3, [pc, #400]	@ (8003380 <HAL_RCC_OscConfig+0x470>)
 80031ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031f0:	4a63      	ldr	r2, [pc, #396]	@ (8003380 <HAL_RCC_OscConfig+0x470>)
 80031f2:	f043 0301 	orr.w	r3, r3, #1
 80031f6:	6713      	str	r3, [r2, #112]	@ 0x70
 80031f8:	e01c      	b.n	8003234 <HAL_RCC_OscConfig+0x324>
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	689b      	ldr	r3, [r3, #8]
 80031fe:	2b05      	cmp	r3, #5
 8003200:	d10c      	bne.n	800321c <HAL_RCC_OscConfig+0x30c>
 8003202:	4b5f      	ldr	r3, [pc, #380]	@ (8003380 <HAL_RCC_OscConfig+0x470>)
 8003204:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003206:	4a5e      	ldr	r2, [pc, #376]	@ (8003380 <HAL_RCC_OscConfig+0x470>)
 8003208:	f043 0304 	orr.w	r3, r3, #4
 800320c:	6713      	str	r3, [r2, #112]	@ 0x70
 800320e:	4b5c      	ldr	r3, [pc, #368]	@ (8003380 <HAL_RCC_OscConfig+0x470>)
 8003210:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003212:	4a5b      	ldr	r2, [pc, #364]	@ (8003380 <HAL_RCC_OscConfig+0x470>)
 8003214:	f043 0301 	orr.w	r3, r3, #1
 8003218:	6713      	str	r3, [r2, #112]	@ 0x70
 800321a:	e00b      	b.n	8003234 <HAL_RCC_OscConfig+0x324>
 800321c:	4b58      	ldr	r3, [pc, #352]	@ (8003380 <HAL_RCC_OscConfig+0x470>)
 800321e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003220:	4a57      	ldr	r2, [pc, #348]	@ (8003380 <HAL_RCC_OscConfig+0x470>)
 8003222:	f023 0301 	bic.w	r3, r3, #1
 8003226:	6713      	str	r3, [r2, #112]	@ 0x70
 8003228:	4b55      	ldr	r3, [pc, #340]	@ (8003380 <HAL_RCC_OscConfig+0x470>)
 800322a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800322c:	4a54      	ldr	r2, [pc, #336]	@ (8003380 <HAL_RCC_OscConfig+0x470>)
 800322e:	f023 0304 	bic.w	r3, r3, #4
 8003232:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	689b      	ldr	r3, [r3, #8]
 8003238:	2b00      	cmp	r3, #0
 800323a:	d015      	beq.n	8003268 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800323c:	f7fe fe40 	bl	8001ec0 <HAL_GetTick>
 8003240:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003242:	e00a      	b.n	800325a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003244:	f7fe fe3c 	bl	8001ec0 <HAL_GetTick>
 8003248:	4602      	mov	r2, r0
 800324a:	693b      	ldr	r3, [r7, #16]
 800324c:	1ad3      	subs	r3, r2, r3
 800324e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003252:	4293      	cmp	r3, r2
 8003254:	d901      	bls.n	800325a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003256:	2303      	movs	r3, #3
 8003258:	e0cb      	b.n	80033f2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800325a:	4b49      	ldr	r3, [pc, #292]	@ (8003380 <HAL_RCC_OscConfig+0x470>)
 800325c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800325e:	f003 0302 	and.w	r3, r3, #2
 8003262:	2b00      	cmp	r3, #0
 8003264:	d0ee      	beq.n	8003244 <HAL_RCC_OscConfig+0x334>
 8003266:	e014      	b.n	8003292 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003268:	f7fe fe2a 	bl	8001ec0 <HAL_GetTick>
 800326c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800326e:	e00a      	b.n	8003286 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003270:	f7fe fe26 	bl	8001ec0 <HAL_GetTick>
 8003274:	4602      	mov	r2, r0
 8003276:	693b      	ldr	r3, [r7, #16]
 8003278:	1ad3      	subs	r3, r2, r3
 800327a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800327e:	4293      	cmp	r3, r2
 8003280:	d901      	bls.n	8003286 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003282:	2303      	movs	r3, #3
 8003284:	e0b5      	b.n	80033f2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003286:	4b3e      	ldr	r3, [pc, #248]	@ (8003380 <HAL_RCC_OscConfig+0x470>)
 8003288:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800328a:	f003 0302 	and.w	r3, r3, #2
 800328e:	2b00      	cmp	r3, #0
 8003290:	d1ee      	bne.n	8003270 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003292:	7dfb      	ldrb	r3, [r7, #23]
 8003294:	2b01      	cmp	r3, #1
 8003296:	d105      	bne.n	80032a4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003298:	4b39      	ldr	r3, [pc, #228]	@ (8003380 <HAL_RCC_OscConfig+0x470>)
 800329a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800329c:	4a38      	ldr	r2, [pc, #224]	@ (8003380 <HAL_RCC_OscConfig+0x470>)
 800329e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80032a2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	699b      	ldr	r3, [r3, #24]
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	f000 80a1 	beq.w	80033f0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80032ae:	4b34      	ldr	r3, [pc, #208]	@ (8003380 <HAL_RCC_OscConfig+0x470>)
 80032b0:	689b      	ldr	r3, [r3, #8]
 80032b2:	f003 030c 	and.w	r3, r3, #12
 80032b6:	2b08      	cmp	r3, #8
 80032b8:	d05c      	beq.n	8003374 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	699b      	ldr	r3, [r3, #24]
 80032be:	2b02      	cmp	r3, #2
 80032c0:	d141      	bne.n	8003346 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032c2:	4b31      	ldr	r3, [pc, #196]	@ (8003388 <HAL_RCC_OscConfig+0x478>)
 80032c4:	2200      	movs	r2, #0
 80032c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032c8:	f7fe fdfa 	bl	8001ec0 <HAL_GetTick>
 80032cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80032ce:	e008      	b.n	80032e2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032d0:	f7fe fdf6 	bl	8001ec0 <HAL_GetTick>
 80032d4:	4602      	mov	r2, r0
 80032d6:	693b      	ldr	r3, [r7, #16]
 80032d8:	1ad3      	subs	r3, r2, r3
 80032da:	2b02      	cmp	r3, #2
 80032dc:	d901      	bls.n	80032e2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80032de:	2303      	movs	r3, #3
 80032e0:	e087      	b.n	80033f2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80032e2:	4b27      	ldr	r3, [pc, #156]	@ (8003380 <HAL_RCC_OscConfig+0x470>)
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d1f0      	bne.n	80032d0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	69da      	ldr	r2, [r3, #28]
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	6a1b      	ldr	r3, [r3, #32]
 80032f6:	431a      	orrs	r2, r3
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032fc:	019b      	lsls	r3, r3, #6
 80032fe:	431a      	orrs	r2, r3
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003304:	085b      	lsrs	r3, r3, #1
 8003306:	3b01      	subs	r3, #1
 8003308:	041b      	lsls	r3, r3, #16
 800330a:	431a      	orrs	r2, r3
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003310:	061b      	lsls	r3, r3, #24
 8003312:	491b      	ldr	r1, [pc, #108]	@ (8003380 <HAL_RCC_OscConfig+0x470>)
 8003314:	4313      	orrs	r3, r2
 8003316:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003318:	4b1b      	ldr	r3, [pc, #108]	@ (8003388 <HAL_RCC_OscConfig+0x478>)
 800331a:	2201      	movs	r2, #1
 800331c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800331e:	f7fe fdcf 	bl	8001ec0 <HAL_GetTick>
 8003322:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003324:	e008      	b.n	8003338 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003326:	f7fe fdcb 	bl	8001ec0 <HAL_GetTick>
 800332a:	4602      	mov	r2, r0
 800332c:	693b      	ldr	r3, [r7, #16]
 800332e:	1ad3      	subs	r3, r2, r3
 8003330:	2b02      	cmp	r3, #2
 8003332:	d901      	bls.n	8003338 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003334:	2303      	movs	r3, #3
 8003336:	e05c      	b.n	80033f2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003338:	4b11      	ldr	r3, [pc, #68]	@ (8003380 <HAL_RCC_OscConfig+0x470>)
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003340:	2b00      	cmp	r3, #0
 8003342:	d0f0      	beq.n	8003326 <HAL_RCC_OscConfig+0x416>
 8003344:	e054      	b.n	80033f0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003346:	4b10      	ldr	r3, [pc, #64]	@ (8003388 <HAL_RCC_OscConfig+0x478>)
 8003348:	2200      	movs	r2, #0
 800334a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800334c:	f7fe fdb8 	bl	8001ec0 <HAL_GetTick>
 8003350:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003352:	e008      	b.n	8003366 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003354:	f7fe fdb4 	bl	8001ec0 <HAL_GetTick>
 8003358:	4602      	mov	r2, r0
 800335a:	693b      	ldr	r3, [r7, #16]
 800335c:	1ad3      	subs	r3, r2, r3
 800335e:	2b02      	cmp	r3, #2
 8003360:	d901      	bls.n	8003366 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003362:	2303      	movs	r3, #3
 8003364:	e045      	b.n	80033f2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003366:	4b06      	ldr	r3, [pc, #24]	@ (8003380 <HAL_RCC_OscConfig+0x470>)
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800336e:	2b00      	cmp	r3, #0
 8003370:	d1f0      	bne.n	8003354 <HAL_RCC_OscConfig+0x444>
 8003372:	e03d      	b.n	80033f0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	699b      	ldr	r3, [r3, #24]
 8003378:	2b01      	cmp	r3, #1
 800337a:	d107      	bne.n	800338c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800337c:	2301      	movs	r3, #1
 800337e:	e038      	b.n	80033f2 <HAL_RCC_OscConfig+0x4e2>
 8003380:	40023800 	.word	0x40023800
 8003384:	40007000 	.word	0x40007000
 8003388:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800338c:	4b1b      	ldr	r3, [pc, #108]	@ (80033fc <HAL_RCC_OscConfig+0x4ec>)
 800338e:	685b      	ldr	r3, [r3, #4]
 8003390:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	699b      	ldr	r3, [r3, #24]
 8003396:	2b01      	cmp	r3, #1
 8003398:	d028      	beq.n	80033ec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80033a4:	429a      	cmp	r2, r3
 80033a6:	d121      	bne.n	80033ec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80033b2:	429a      	cmp	r2, r3
 80033b4:	d11a      	bne.n	80033ec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80033b6:	68fa      	ldr	r2, [r7, #12]
 80033b8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80033bc:	4013      	ands	r3, r2
 80033be:	687a      	ldr	r2, [r7, #4]
 80033c0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80033c2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80033c4:	4293      	cmp	r3, r2
 80033c6:	d111      	bne.n	80033ec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033d2:	085b      	lsrs	r3, r3, #1
 80033d4:	3b01      	subs	r3, #1
 80033d6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80033d8:	429a      	cmp	r2, r3
 80033da:	d107      	bne.n	80033ec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033e6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80033e8:	429a      	cmp	r2, r3
 80033ea:	d001      	beq.n	80033f0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80033ec:	2301      	movs	r3, #1
 80033ee:	e000      	b.n	80033f2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80033f0:	2300      	movs	r3, #0
}
 80033f2:	4618      	mov	r0, r3
 80033f4:	3718      	adds	r7, #24
 80033f6:	46bd      	mov	sp, r7
 80033f8:	bd80      	pop	{r7, pc}
 80033fa:	bf00      	nop
 80033fc:	40023800 	.word	0x40023800

08003400 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003400:	b580      	push	{r7, lr}
 8003402:	b084      	sub	sp, #16
 8003404:	af00      	add	r7, sp, #0
 8003406:	6078      	str	r0, [r7, #4]
 8003408:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	2b00      	cmp	r3, #0
 800340e:	d101      	bne.n	8003414 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003410:	2301      	movs	r3, #1
 8003412:	e0cc      	b.n	80035ae <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003414:	4b68      	ldr	r3, [pc, #416]	@ (80035b8 <HAL_RCC_ClockConfig+0x1b8>)
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f003 0307 	and.w	r3, r3, #7
 800341c:	683a      	ldr	r2, [r7, #0]
 800341e:	429a      	cmp	r2, r3
 8003420:	d90c      	bls.n	800343c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003422:	4b65      	ldr	r3, [pc, #404]	@ (80035b8 <HAL_RCC_ClockConfig+0x1b8>)
 8003424:	683a      	ldr	r2, [r7, #0]
 8003426:	b2d2      	uxtb	r2, r2
 8003428:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800342a:	4b63      	ldr	r3, [pc, #396]	@ (80035b8 <HAL_RCC_ClockConfig+0x1b8>)
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	f003 0307 	and.w	r3, r3, #7
 8003432:	683a      	ldr	r2, [r7, #0]
 8003434:	429a      	cmp	r2, r3
 8003436:	d001      	beq.n	800343c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003438:	2301      	movs	r3, #1
 800343a:	e0b8      	b.n	80035ae <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f003 0302 	and.w	r3, r3, #2
 8003444:	2b00      	cmp	r3, #0
 8003446:	d020      	beq.n	800348a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	f003 0304 	and.w	r3, r3, #4
 8003450:	2b00      	cmp	r3, #0
 8003452:	d005      	beq.n	8003460 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003454:	4b59      	ldr	r3, [pc, #356]	@ (80035bc <HAL_RCC_ClockConfig+0x1bc>)
 8003456:	689b      	ldr	r3, [r3, #8]
 8003458:	4a58      	ldr	r2, [pc, #352]	@ (80035bc <HAL_RCC_ClockConfig+0x1bc>)
 800345a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800345e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f003 0308 	and.w	r3, r3, #8
 8003468:	2b00      	cmp	r3, #0
 800346a:	d005      	beq.n	8003478 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800346c:	4b53      	ldr	r3, [pc, #332]	@ (80035bc <HAL_RCC_ClockConfig+0x1bc>)
 800346e:	689b      	ldr	r3, [r3, #8]
 8003470:	4a52      	ldr	r2, [pc, #328]	@ (80035bc <HAL_RCC_ClockConfig+0x1bc>)
 8003472:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003476:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003478:	4b50      	ldr	r3, [pc, #320]	@ (80035bc <HAL_RCC_ClockConfig+0x1bc>)
 800347a:	689b      	ldr	r3, [r3, #8]
 800347c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	689b      	ldr	r3, [r3, #8]
 8003484:	494d      	ldr	r1, [pc, #308]	@ (80035bc <HAL_RCC_ClockConfig+0x1bc>)
 8003486:	4313      	orrs	r3, r2
 8003488:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	f003 0301 	and.w	r3, r3, #1
 8003492:	2b00      	cmp	r3, #0
 8003494:	d044      	beq.n	8003520 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	685b      	ldr	r3, [r3, #4]
 800349a:	2b01      	cmp	r3, #1
 800349c:	d107      	bne.n	80034ae <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800349e:	4b47      	ldr	r3, [pc, #284]	@ (80035bc <HAL_RCC_ClockConfig+0x1bc>)
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d119      	bne.n	80034de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80034aa:	2301      	movs	r3, #1
 80034ac:	e07f      	b.n	80035ae <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	685b      	ldr	r3, [r3, #4]
 80034b2:	2b02      	cmp	r3, #2
 80034b4:	d003      	beq.n	80034be <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80034ba:	2b03      	cmp	r3, #3
 80034bc:	d107      	bne.n	80034ce <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80034be:	4b3f      	ldr	r3, [pc, #252]	@ (80035bc <HAL_RCC_ClockConfig+0x1bc>)
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d109      	bne.n	80034de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80034ca:	2301      	movs	r3, #1
 80034cc:	e06f      	b.n	80035ae <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80034ce:	4b3b      	ldr	r3, [pc, #236]	@ (80035bc <HAL_RCC_ClockConfig+0x1bc>)
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f003 0302 	and.w	r3, r3, #2
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d101      	bne.n	80034de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80034da:	2301      	movs	r3, #1
 80034dc:	e067      	b.n	80035ae <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80034de:	4b37      	ldr	r3, [pc, #220]	@ (80035bc <HAL_RCC_ClockConfig+0x1bc>)
 80034e0:	689b      	ldr	r3, [r3, #8]
 80034e2:	f023 0203 	bic.w	r2, r3, #3
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	685b      	ldr	r3, [r3, #4]
 80034ea:	4934      	ldr	r1, [pc, #208]	@ (80035bc <HAL_RCC_ClockConfig+0x1bc>)
 80034ec:	4313      	orrs	r3, r2
 80034ee:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80034f0:	f7fe fce6 	bl	8001ec0 <HAL_GetTick>
 80034f4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034f6:	e00a      	b.n	800350e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80034f8:	f7fe fce2 	bl	8001ec0 <HAL_GetTick>
 80034fc:	4602      	mov	r2, r0
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	1ad3      	subs	r3, r2, r3
 8003502:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003506:	4293      	cmp	r3, r2
 8003508:	d901      	bls.n	800350e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800350a:	2303      	movs	r3, #3
 800350c:	e04f      	b.n	80035ae <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800350e:	4b2b      	ldr	r3, [pc, #172]	@ (80035bc <HAL_RCC_ClockConfig+0x1bc>)
 8003510:	689b      	ldr	r3, [r3, #8]
 8003512:	f003 020c 	and.w	r2, r3, #12
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	685b      	ldr	r3, [r3, #4]
 800351a:	009b      	lsls	r3, r3, #2
 800351c:	429a      	cmp	r2, r3
 800351e:	d1eb      	bne.n	80034f8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003520:	4b25      	ldr	r3, [pc, #148]	@ (80035b8 <HAL_RCC_ClockConfig+0x1b8>)
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	f003 0307 	and.w	r3, r3, #7
 8003528:	683a      	ldr	r2, [r7, #0]
 800352a:	429a      	cmp	r2, r3
 800352c:	d20c      	bcs.n	8003548 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800352e:	4b22      	ldr	r3, [pc, #136]	@ (80035b8 <HAL_RCC_ClockConfig+0x1b8>)
 8003530:	683a      	ldr	r2, [r7, #0]
 8003532:	b2d2      	uxtb	r2, r2
 8003534:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003536:	4b20      	ldr	r3, [pc, #128]	@ (80035b8 <HAL_RCC_ClockConfig+0x1b8>)
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	f003 0307 	and.w	r3, r3, #7
 800353e:	683a      	ldr	r2, [r7, #0]
 8003540:	429a      	cmp	r2, r3
 8003542:	d001      	beq.n	8003548 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003544:	2301      	movs	r3, #1
 8003546:	e032      	b.n	80035ae <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f003 0304 	and.w	r3, r3, #4
 8003550:	2b00      	cmp	r3, #0
 8003552:	d008      	beq.n	8003566 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003554:	4b19      	ldr	r3, [pc, #100]	@ (80035bc <HAL_RCC_ClockConfig+0x1bc>)
 8003556:	689b      	ldr	r3, [r3, #8]
 8003558:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	68db      	ldr	r3, [r3, #12]
 8003560:	4916      	ldr	r1, [pc, #88]	@ (80035bc <HAL_RCC_ClockConfig+0x1bc>)
 8003562:	4313      	orrs	r3, r2
 8003564:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f003 0308 	and.w	r3, r3, #8
 800356e:	2b00      	cmp	r3, #0
 8003570:	d009      	beq.n	8003586 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003572:	4b12      	ldr	r3, [pc, #72]	@ (80035bc <HAL_RCC_ClockConfig+0x1bc>)
 8003574:	689b      	ldr	r3, [r3, #8]
 8003576:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	691b      	ldr	r3, [r3, #16]
 800357e:	00db      	lsls	r3, r3, #3
 8003580:	490e      	ldr	r1, [pc, #56]	@ (80035bc <HAL_RCC_ClockConfig+0x1bc>)
 8003582:	4313      	orrs	r3, r2
 8003584:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003586:	f000 f821 	bl	80035cc <HAL_RCC_GetSysClockFreq>
 800358a:	4602      	mov	r2, r0
 800358c:	4b0b      	ldr	r3, [pc, #44]	@ (80035bc <HAL_RCC_ClockConfig+0x1bc>)
 800358e:	689b      	ldr	r3, [r3, #8]
 8003590:	091b      	lsrs	r3, r3, #4
 8003592:	f003 030f 	and.w	r3, r3, #15
 8003596:	490a      	ldr	r1, [pc, #40]	@ (80035c0 <HAL_RCC_ClockConfig+0x1c0>)
 8003598:	5ccb      	ldrb	r3, [r1, r3]
 800359a:	fa22 f303 	lsr.w	r3, r2, r3
 800359e:	4a09      	ldr	r2, [pc, #36]	@ (80035c4 <HAL_RCC_ClockConfig+0x1c4>)
 80035a0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80035a2:	4b09      	ldr	r3, [pc, #36]	@ (80035c8 <HAL_RCC_ClockConfig+0x1c8>)
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	4618      	mov	r0, r3
 80035a8:	f7fe fc46 	bl	8001e38 <HAL_InitTick>

  return HAL_OK;
 80035ac:	2300      	movs	r3, #0
}
 80035ae:	4618      	mov	r0, r3
 80035b0:	3710      	adds	r7, #16
 80035b2:	46bd      	mov	sp, r7
 80035b4:	bd80      	pop	{r7, pc}
 80035b6:	bf00      	nop
 80035b8:	40023c00 	.word	0x40023c00
 80035bc:	40023800 	.word	0x40023800
 80035c0:	080061b0 	.word	0x080061b0
 80035c4:	20000000 	.word	0x20000000
 80035c8:	2000007c 	.word	0x2000007c

080035cc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80035cc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80035d0:	b094      	sub	sp, #80	@ 0x50
 80035d2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80035d4:	2300      	movs	r3, #0
 80035d6:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80035d8:	2300      	movs	r3, #0
 80035da:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80035dc:	2300      	movs	r3, #0
 80035de:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80035e0:	2300      	movs	r3, #0
 80035e2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80035e4:	4b79      	ldr	r3, [pc, #484]	@ (80037cc <HAL_RCC_GetSysClockFreq+0x200>)
 80035e6:	689b      	ldr	r3, [r3, #8]
 80035e8:	f003 030c 	and.w	r3, r3, #12
 80035ec:	2b08      	cmp	r3, #8
 80035ee:	d00d      	beq.n	800360c <HAL_RCC_GetSysClockFreq+0x40>
 80035f0:	2b08      	cmp	r3, #8
 80035f2:	f200 80e1 	bhi.w	80037b8 <HAL_RCC_GetSysClockFreq+0x1ec>
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d002      	beq.n	8003600 <HAL_RCC_GetSysClockFreq+0x34>
 80035fa:	2b04      	cmp	r3, #4
 80035fc:	d003      	beq.n	8003606 <HAL_RCC_GetSysClockFreq+0x3a>
 80035fe:	e0db      	b.n	80037b8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003600:	4b73      	ldr	r3, [pc, #460]	@ (80037d0 <HAL_RCC_GetSysClockFreq+0x204>)
 8003602:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003604:	e0db      	b.n	80037be <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003606:	4b73      	ldr	r3, [pc, #460]	@ (80037d4 <HAL_RCC_GetSysClockFreq+0x208>)
 8003608:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800360a:	e0d8      	b.n	80037be <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800360c:	4b6f      	ldr	r3, [pc, #444]	@ (80037cc <HAL_RCC_GetSysClockFreq+0x200>)
 800360e:	685b      	ldr	r3, [r3, #4]
 8003610:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003614:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003616:	4b6d      	ldr	r3, [pc, #436]	@ (80037cc <HAL_RCC_GetSysClockFreq+0x200>)
 8003618:	685b      	ldr	r3, [r3, #4]
 800361a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800361e:	2b00      	cmp	r3, #0
 8003620:	d063      	beq.n	80036ea <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003622:	4b6a      	ldr	r3, [pc, #424]	@ (80037cc <HAL_RCC_GetSysClockFreq+0x200>)
 8003624:	685b      	ldr	r3, [r3, #4]
 8003626:	099b      	lsrs	r3, r3, #6
 8003628:	2200      	movs	r2, #0
 800362a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800362c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800362e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003630:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003634:	633b      	str	r3, [r7, #48]	@ 0x30
 8003636:	2300      	movs	r3, #0
 8003638:	637b      	str	r3, [r7, #52]	@ 0x34
 800363a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800363e:	4622      	mov	r2, r4
 8003640:	462b      	mov	r3, r5
 8003642:	f04f 0000 	mov.w	r0, #0
 8003646:	f04f 0100 	mov.w	r1, #0
 800364a:	0159      	lsls	r1, r3, #5
 800364c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003650:	0150      	lsls	r0, r2, #5
 8003652:	4602      	mov	r2, r0
 8003654:	460b      	mov	r3, r1
 8003656:	4621      	mov	r1, r4
 8003658:	1a51      	subs	r1, r2, r1
 800365a:	6139      	str	r1, [r7, #16]
 800365c:	4629      	mov	r1, r5
 800365e:	eb63 0301 	sbc.w	r3, r3, r1
 8003662:	617b      	str	r3, [r7, #20]
 8003664:	f04f 0200 	mov.w	r2, #0
 8003668:	f04f 0300 	mov.w	r3, #0
 800366c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003670:	4659      	mov	r1, fp
 8003672:	018b      	lsls	r3, r1, #6
 8003674:	4651      	mov	r1, sl
 8003676:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800367a:	4651      	mov	r1, sl
 800367c:	018a      	lsls	r2, r1, #6
 800367e:	4651      	mov	r1, sl
 8003680:	ebb2 0801 	subs.w	r8, r2, r1
 8003684:	4659      	mov	r1, fp
 8003686:	eb63 0901 	sbc.w	r9, r3, r1
 800368a:	f04f 0200 	mov.w	r2, #0
 800368e:	f04f 0300 	mov.w	r3, #0
 8003692:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003696:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800369a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800369e:	4690      	mov	r8, r2
 80036a0:	4699      	mov	r9, r3
 80036a2:	4623      	mov	r3, r4
 80036a4:	eb18 0303 	adds.w	r3, r8, r3
 80036a8:	60bb      	str	r3, [r7, #8]
 80036aa:	462b      	mov	r3, r5
 80036ac:	eb49 0303 	adc.w	r3, r9, r3
 80036b0:	60fb      	str	r3, [r7, #12]
 80036b2:	f04f 0200 	mov.w	r2, #0
 80036b6:	f04f 0300 	mov.w	r3, #0
 80036ba:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80036be:	4629      	mov	r1, r5
 80036c0:	024b      	lsls	r3, r1, #9
 80036c2:	4621      	mov	r1, r4
 80036c4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80036c8:	4621      	mov	r1, r4
 80036ca:	024a      	lsls	r2, r1, #9
 80036cc:	4610      	mov	r0, r2
 80036ce:	4619      	mov	r1, r3
 80036d0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80036d2:	2200      	movs	r2, #0
 80036d4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80036d6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80036d8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80036dc:	f7fc fdd8 	bl	8000290 <__aeabi_uldivmod>
 80036e0:	4602      	mov	r2, r0
 80036e2:	460b      	mov	r3, r1
 80036e4:	4613      	mov	r3, r2
 80036e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80036e8:	e058      	b.n	800379c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80036ea:	4b38      	ldr	r3, [pc, #224]	@ (80037cc <HAL_RCC_GetSysClockFreq+0x200>)
 80036ec:	685b      	ldr	r3, [r3, #4]
 80036ee:	099b      	lsrs	r3, r3, #6
 80036f0:	2200      	movs	r2, #0
 80036f2:	4618      	mov	r0, r3
 80036f4:	4611      	mov	r1, r2
 80036f6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80036fa:	623b      	str	r3, [r7, #32]
 80036fc:	2300      	movs	r3, #0
 80036fe:	627b      	str	r3, [r7, #36]	@ 0x24
 8003700:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003704:	4642      	mov	r2, r8
 8003706:	464b      	mov	r3, r9
 8003708:	f04f 0000 	mov.w	r0, #0
 800370c:	f04f 0100 	mov.w	r1, #0
 8003710:	0159      	lsls	r1, r3, #5
 8003712:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003716:	0150      	lsls	r0, r2, #5
 8003718:	4602      	mov	r2, r0
 800371a:	460b      	mov	r3, r1
 800371c:	4641      	mov	r1, r8
 800371e:	ebb2 0a01 	subs.w	sl, r2, r1
 8003722:	4649      	mov	r1, r9
 8003724:	eb63 0b01 	sbc.w	fp, r3, r1
 8003728:	f04f 0200 	mov.w	r2, #0
 800372c:	f04f 0300 	mov.w	r3, #0
 8003730:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003734:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003738:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800373c:	ebb2 040a 	subs.w	r4, r2, sl
 8003740:	eb63 050b 	sbc.w	r5, r3, fp
 8003744:	f04f 0200 	mov.w	r2, #0
 8003748:	f04f 0300 	mov.w	r3, #0
 800374c:	00eb      	lsls	r3, r5, #3
 800374e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003752:	00e2      	lsls	r2, r4, #3
 8003754:	4614      	mov	r4, r2
 8003756:	461d      	mov	r5, r3
 8003758:	4643      	mov	r3, r8
 800375a:	18e3      	adds	r3, r4, r3
 800375c:	603b      	str	r3, [r7, #0]
 800375e:	464b      	mov	r3, r9
 8003760:	eb45 0303 	adc.w	r3, r5, r3
 8003764:	607b      	str	r3, [r7, #4]
 8003766:	f04f 0200 	mov.w	r2, #0
 800376a:	f04f 0300 	mov.w	r3, #0
 800376e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003772:	4629      	mov	r1, r5
 8003774:	028b      	lsls	r3, r1, #10
 8003776:	4621      	mov	r1, r4
 8003778:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800377c:	4621      	mov	r1, r4
 800377e:	028a      	lsls	r2, r1, #10
 8003780:	4610      	mov	r0, r2
 8003782:	4619      	mov	r1, r3
 8003784:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003786:	2200      	movs	r2, #0
 8003788:	61bb      	str	r3, [r7, #24]
 800378a:	61fa      	str	r2, [r7, #28]
 800378c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003790:	f7fc fd7e 	bl	8000290 <__aeabi_uldivmod>
 8003794:	4602      	mov	r2, r0
 8003796:	460b      	mov	r3, r1
 8003798:	4613      	mov	r3, r2
 800379a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800379c:	4b0b      	ldr	r3, [pc, #44]	@ (80037cc <HAL_RCC_GetSysClockFreq+0x200>)
 800379e:	685b      	ldr	r3, [r3, #4]
 80037a0:	0c1b      	lsrs	r3, r3, #16
 80037a2:	f003 0303 	and.w	r3, r3, #3
 80037a6:	3301      	adds	r3, #1
 80037a8:	005b      	lsls	r3, r3, #1
 80037aa:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80037ac:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80037ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80037b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80037b4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80037b6:	e002      	b.n	80037be <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80037b8:	4b05      	ldr	r3, [pc, #20]	@ (80037d0 <HAL_RCC_GetSysClockFreq+0x204>)
 80037ba:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80037bc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80037be:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80037c0:	4618      	mov	r0, r3
 80037c2:	3750      	adds	r7, #80	@ 0x50
 80037c4:	46bd      	mov	sp, r7
 80037c6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80037ca:	bf00      	nop
 80037cc:	40023800 	.word	0x40023800
 80037d0:	00f42400 	.word	0x00f42400
 80037d4:	007a1200 	.word	0x007a1200

080037d8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80037d8:	b480      	push	{r7}
 80037da:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80037dc:	4b03      	ldr	r3, [pc, #12]	@ (80037ec <HAL_RCC_GetHCLKFreq+0x14>)
 80037de:	681b      	ldr	r3, [r3, #0]
}
 80037e0:	4618      	mov	r0, r3
 80037e2:	46bd      	mov	sp, r7
 80037e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e8:	4770      	bx	lr
 80037ea:	bf00      	nop
 80037ec:	20000000 	.word	0x20000000

080037f0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80037f0:	b580      	push	{r7, lr}
 80037f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80037f4:	f7ff fff0 	bl	80037d8 <HAL_RCC_GetHCLKFreq>
 80037f8:	4602      	mov	r2, r0
 80037fa:	4b05      	ldr	r3, [pc, #20]	@ (8003810 <HAL_RCC_GetPCLK1Freq+0x20>)
 80037fc:	689b      	ldr	r3, [r3, #8]
 80037fe:	0a9b      	lsrs	r3, r3, #10
 8003800:	f003 0307 	and.w	r3, r3, #7
 8003804:	4903      	ldr	r1, [pc, #12]	@ (8003814 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003806:	5ccb      	ldrb	r3, [r1, r3]
 8003808:	fa22 f303 	lsr.w	r3, r2, r3
}
 800380c:	4618      	mov	r0, r3
 800380e:	bd80      	pop	{r7, pc}
 8003810:	40023800 	.word	0x40023800
 8003814:	080061c0 	.word	0x080061c0

08003818 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003818:	b580      	push	{r7, lr}
 800381a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800381c:	f7ff ffdc 	bl	80037d8 <HAL_RCC_GetHCLKFreq>
 8003820:	4602      	mov	r2, r0
 8003822:	4b05      	ldr	r3, [pc, #20]	@ (8003838 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003824:	689b      	ldr	r3, [r3, #8]
 8003826:	0b5b      	lsrs	r3, r3, #13
 8003828:	f003 0307 	and.w	r3, r3, #7
 800382c:	4903      	ldr	r1, [pc, #12]	@ (800383c <HAL_RCC_GetPCLK2Freq+0x24>)
 800382e:	5ccb      	ldrb	r3, [r1, r3]
 8003830:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003834:	4618      	mov	r0, r3
 8003836:	bd80      	pop	{r7, pc}
 8003838:	40023800 	.word	0x40023800
 800383c:	080061c0 	.word	0x080061c0

08003840 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003840:	b580      	push	{r7, lr}
 8003842:	b082      	sub	sp, #8
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	2b00      	cmp	r3, #0
 800384c:	d101      	bne.n	8003852 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800384e:	2301      	movs	r3, #1
 8003850:	e041      	b.n	80038d6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003858:	b2db      	uxtb	r3, r3
 800385a:	2b00      	cmp	r3, #0
 800385c:	d106      	bne.n	800386c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	2200      	movs	r2, #0
 8003862:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003866:	6878      	ldr	r0, [r7, #4]
 8003868:	f7fd f9c0 	bl	8000bec <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	2202      	movs	r2, #2
 8003870:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681a      	ldr	r2, [r3, #0]
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	3304      	adds	r3, #4
 800387c:	4619      	mov	r1, r3
 800387e:	4610      	mov	r0, r2
 8003880:	f000 fb8c 	bl	8003f9c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	2201      	movs	r2, #1
 8003888:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	2201      	movs	r2, #1
 8003890:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	2201      	movs	r2, #1
 8003898:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	2201      	movs	r2, #1
 80038a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	2201      	movs	r2, #1
 80038a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	2201      	movs	r2, #1
 80038b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	2201      	movs	r2, #1
 80038b8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	2201      	movs	r2, #1
 80038c0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	2201      	movs	r2, #1
 80038c8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	2201      	movs	r2, #1
 80038d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80038d4:	2300      	movs	r3, #0
}
 80038d6:	4618      	mov	r0, r3
 80038d8:	3708      	adds	r7, #8
 80038da:	46bd      	mov	sp, r7
 80038dc:	bd80      	pop	{r7, pc}
	...

080038e0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80038e0:	b480      	push	{r7}
 80038e2:	b085      	sub	sp, #20
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80038ee:	b2db      	uxtb	r3, r3
 80038f0:	2b01      	cmp	r3, #1
 80038f2:	d001      	beq.n	80038f8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80038f4:	2301      	movs	r3, #1
 80038f6:	e044      	b.n	8003982 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	2202      	movs	r2, #2
 80038fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	68da      	ldr	r2, [r3, #12]
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f042 0201 	orr.w	r2, r2, #1
 800390e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	4a1e      	ldr	r2, [pc, #120]	@ (8003990 <HAL_TIM_Base_Start_IT+0xb0>)
 8003916:	4293      	cmp	r3, r2
 8003918:	d018      	beq.n	800394c <HAL_TIM_Base_Start_IT+0x6c>
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003922:	d013      	beq.n	800394c <HAL_TIM_Base_Start_IT+0x6c>
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	4a1a      	ldr	r2, [pc, #104]	@ (8003994 <HAL_TIM_Base_Start_IT+0xb4>)
 800392a:	4293      	cmp	r3, r2
 800392c:	d00e      	beq.n	800394c <HAL_TIM_Base_Start_IT+0x6c>
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	4a19      	ldr	r2, [pc, #100]	@ (8003998 <HAL_TIM_Base_Start_IT+0xb8>)
 8003934:	4293      	cmp	r3, r2
 8003936:	d009      	beq.n	800394c <HAL_TIM_Base_Start_IT+0x6c>
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	4a17      	ldr	r2, [pc, #92]	@ (800399c <HAL_TIM_Base_Start_IT+0xbc>)
 800393e:	4293      	cmp	r3, r2
 8003940:	d004      	beq.n	800394c <HAL_TIM_Base_Start_IT+0x6c>
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	4a16      	ldr	r2, [pc, #88]	@ (80039a0 <HAL_TIM_Base_Start_IT+0xc0>)
 8003948:	4293      	cmp	r3, r2
 800394a:	d111      	bne.n	8003970 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	689b      	ldr	r3, [r3, #8]
 8003952:	f003 0307 	and.w	r3, r3, #7
 8003956:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	2b06      	cmp	r3, #6
 800395c:	d010      	beq.n	8003980 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	681a      	ldr	r2, [r3, #0]
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	f042 0201 	orr.w	r2, r2, #1
 800396c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800396e:	e007      	b.n	8003980 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	681a      	ldr	r2, [r3, #0]
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f042 0201 	orr.w	r2, r2, #1
 800397e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003980:	2300      	movs	r3, #0
}
 8003982:	4618      	mov	r0, r3
 8003984:	3714      	adds	r7, #20
 8003986:	46bd      	mov	sp, r7
 8003988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800398c:	4770      	bx	lr
 800398e:	bf00      	nop
 8003990:	40010000 	.word	0x40010000
 8003994:	40000400 	.word	0x40000400
 8003998:	40000800 	.word	0x40000800
 800399c:	40000c00 	.word	0x40000c00
 80039a0:	40014000 	.word	0x40014000

080039a4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80039a4:	b580      	push	{r7, lr}
 80039a6:	b082      	sub	sp, #8
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d101      	bne.n	80039b6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80039b2:	2301      	movs	r3, #1
 80039b4:	e041      	b.n	8003a3a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80039bc:	b2db      	uxtb	r3, r3
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d106      	bne.n	80039d0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	2200      	movs	r2, #0
 80039c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80039ca:	6878      	ldr	r0, [r7, #4]
 80039cc:	f000 f839 	bl	8003a42 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	2202      	movs	r2, #2
 80039d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681a      	ldr	r2, [r3, #0]
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	3304      	adds	r3, #4
 80039e0:	4619      	mov	r1, r3
 80039e2:	4610      	mov	r0, r2
 80039e4:	f000 fada 	bl	8003f9c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	2201      	movs	r2, #1
 80039ec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	2201      	movs	r2, #1
 80039f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	2201      	movs	r2, #1
 80039fc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	2201      	movs	r2, #1
 8003a04:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	2201      	movs	r2, #1
 8003a0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	2201      	movs	r2, #1
 8003a14:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	2201      	movs	r2, #1
 8003a1c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	2201      	movs	r2, #1
 8003a24:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	2201      	movs	r2, #1
 8003a2c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	2201      	movs	r2, #1
 8003a34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003a38:	2300      	movs	r3, #0
}
 8003a3a:	4618      	mov	r0, r3
 8003a3c:	3708      	adds	r7, #8
 8003a3e:	46bd      	mov	sp, r7
 8003a40:	bd80      	pop	{r7, pc}

08003a42 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003a42:	b480      	push	{r7}
 8003a44:	b083      	sub	sp, #12
 8003a46:	af00      	add	r7, sp, #0
 8003a48:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003a4a:	bf00      	nop
 8003a4c:	370c      	adds	r7, #12
 8003a4e:	46bd      	mov	sp, r7
 8003a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a54:	4770      	bx	lr

08003a56 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003a56:	b580      	push	{r7, lr}
 8003a58:	b084      	sub	sp, #16
 8003a5a:	af00      	add	r7, sp, #0
 8003a5c:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	68db      	ldr	r3, [r3, #12]
 8003a64:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	691b      	ldr	r3, [r3, #16]
 8003a6c:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003a6e:	68bb      	ldr	r3, [r7, #8]
 8003a70:	f003 0302 	and.w	r3, r3, #2
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d020      	beq.n	8003aba <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	f003 0302 	and.w	r3, r3, #2
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d01b      	beq.n	8003aba <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f06f 0202 	mvn.w	r2, #2
 8003a8a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	2201      	movs	r2, #1
 8003a90:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	699b      	ldr	r3, [r3, #24]
 8003a98:	f003 0303 	and.w	r3, r3, #3
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d003      	beq.n	8003aa8 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003aa0:	6878      	ldr	r0, [r7, #4]
 8003aa2:	f000 fa5c 	bl	8003f5e <HAL_TIM_IC_CaptureCallback>
 8003aa6:	e005      	b.n	8003ab4 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003aa8:	6878      	ldr	r0, [r7, #4]
 8003aaa:	f000 fa4e 	bl	8003f4a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003aae:	6878      	ldr	r0, [r7, #4]
 8003ab0:	f000 fa5f 	bl	8003f72 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	2200      	movs	r2, #0
 8003ab8:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003aba:	68bb      	ldr	r3, [r7, #8]
 8003abc:	f003 0304 	and.w	r3, r3, #4
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d020      	beq.n	8003b06 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	f003 0304 	and.w	r3, r3, #4
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d01b      	beq.n	8003b06 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f06f 0204 	mvn.w	r2, #4
 8003ad6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	2202      	movs	r2, #2
 8003adc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	699b      	ldr	r3, [r3, #24]
 8003ae4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d003      	beq.n	8003af4 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003aec:	6878      	ldr	r0, [r7, #4]
 8003aee:	f000 fa36 	bl	8003f5e <HAL_TIM_IC_CaptureCallback>
 8003af2:	e005      	b.n	8003b00 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003af4:	6878      	ldr	r0, [r7, #4]
 8003af6:	f000 fa28 	bl	8003f4a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003afa:	6878      	ldr	r0, [r7, #4]
 8003afc:	f000 fa39 	bl	8003f72 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	2200      	movs	r2, #0
 8003b04:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003b06:	68bb      	ldr	r3, [r7, #8]
 8003b08:	f003 0308 	and.w	r3, r3, #8
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d020      	beq.n	8003b52 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	f003 0308 	and.w	r3, r3, #8
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d01b      	beq.n	8003b52 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f06f 0208 	mvn.w	r2, #8
 8003b22:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	2204      	movs	r2, #4
 8003b28:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	69db      	ldr	r3, [r3, #28]
 8003b30:	f003 0303 	and.w	r3, r3, #3
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d003      	beq.n	8003b40 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003b38:	6878      	ldr	r0, [r7, #4]
 8003b3a:	f000 fa10 	bl	8003f5e <HAL_TIM_IC_CaptureCallback>
 8003b3e:	e005      	b.n	8003b4c <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b40:	6878      	ldr	r0, [r7, #4]
 8003b42:	f000 fa02 	bl	8003f4a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b46:	6878      	ldr	r0, [r7, #4]
 8003b48:	f000 fa13 	bl	8003f72 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	2200      	movs	r2, #0
 8003b50:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003b52:	68bb      	ldr	r3, [r7, #8]
 8003b54:	f003 0310 	and.w	r3, r3, #16
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d020      	beq.n	8003b9e <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	f003 0310 	and.w	r3, r3, #16
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d01b      	beq.n	8003b9e <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f06f 0210 	mvn.w	r2, #16
 8003b6e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	2208      	movs	r2, #8
 8003b74:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	69db      	ldr	r3, [r3, #28]
 8003b7c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d003      	beq.n	8003b8c <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003b84:	6878      	ldr	r0, [r7, #4]
 8003b86:	f000 f9ea 	bl	8003f5e <HAL_TIM_IC_CaptureCallback>
 8003b8a:	e005      	b.n	8003b98 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b8c:	6878      	ldr	r0, [r7, #4]
 8003b8e:	f000 f9dc 	bl	8003f4a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b92:	6878      	ldr	r0, [r7, #4]
 8003b94:	f000 f9ed 	bl	8003f72 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	2200      	movs	r2, #0
 8003b9c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003b9e:	68bb      	ldr	r3, [r7, #8]
 8003ba0:	f003 0301 	and.w	r3, r3, #1
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d00c      	beq.n	8003bc2 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	f003 0301 	and.w	r3, r3, #1
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d007      	beq.n	8003bc2 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f06f 0201 	mvn.w	r2, #1
 8003bba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003bbc:	6878      	ldr	r0, [r7, #4]
 8003bbe:	f7fd fc2b 	bl	8001418 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003bc2:	68bb      	ldr	r3, [r7, #8]
 8003bc4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d00c      	beq.n	8003be6 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d007      	beq.n	8003be6 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003bde:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003be0:	6878      	ldr	r0, [r7, #4]
 8003be2:	f000 fcff 	bl	80045e4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003be6:	68bb      	ldr	r3, [r7, #8]
 8003be8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d00c      	beq.n	8003c0a <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d007      	beq.n	8003c0a <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003c02:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003c04:	6878      	ldr	r0, [r7, #4]
 8003c06:	f000 f9be 	bl	8003f86 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003c0a:	68bb      	ldr	r3, [r7, #8]
 8003c0c:	f003 0320 	and.w	r3, r3, #32
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d00c      	beq.n	8003c2e <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	f003 0320 	and.w	r3, r3, #32
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d007      	beq.n	8003c2e <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	f06f 0220 	mvn.w	r2, #32
 8003c26:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003c28:	6878      	ldr	r0, [r7, #4]
 8003c2a:	f000 fcd1 	bl	80045d0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003c2e:	bf00      	nop
 8003c30:	3710      	adds	r7, #16
 8003c32:	46bd      	mov	sp, r7
 8003c34:	bd80      	pop	{r7, pc}
	...

08003c38 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003c38:	b580      	push	{r7, lr}
 8003c3a:	b086      	sub	sp, #24
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	60f8      	str	r0, [r7, #12]
 8003c40:	60b9      	str	r1, [r7, #8]
 8003c42:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003c44:	2300      	movs	r3, #0
 8003c46:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003c4e:	2b01      	cmp	r3, #1
 8003c50:	d101      	bne.n	8003c56 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003c52:	2302      	movs	r3, #2
 8003c54:	e0ae      	b.n	8003db4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	2201      	movs	r2, #1
 8003c5a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	2b0c      	cmp	r3, #12
 8003c62:	f200 809f 	bhi.w	8003da4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003c66:	a201      	add	r2, pc, #4	@ (adr r2, 8003c6c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003c68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c6c:	08003ca1 	.word	0x08003ca1
 8003c70:	08003da5 	.word	0x08003da5
 8003c74:	08003da5 	.word	0x08003da5
 8003c78:	08003da5 	.word	0x08003da5
 8003c7c:	08003ce1 	.word	0x08003ce1
 8003c80:	08003da5 	.word	0x08003da5
 8003c84:	08003da5 	.word	0x08003da5
 8003c88:	08003da5 	.word	0x08003da5
 8003c8c:	08003d23 	.word	0x08003d23
 8003c90:	08003da5 	.word	0x08003da5
 8003c94:	08003da5 	.word	0x08003da5
 8003c98:	08003da5 	.word	0x08003da5
 8003c9c:	08003d63 	.word	0x08003d63
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	68b9      	ldr	r1, [r7, #8]
 8003ca6:	4618      	mov	r0, r3
 8003ca8:	f000 f9fe 	bl	80040a8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	699a      	ldr	r2, [r3, #24]
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f042 0208 	orr.w	r2, r2, #8
 8003cba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	699a      	ldr	r2, [r3, #24]
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f022 0204 	bic.w	r2, r2, #4
 8003cca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	6999      	ldr	r1, [r3, #24]
 8003cd2:	68bb      	ldr	r3, [r7, #8]
 8003cd4:	691a      	ldr	r2, [r3, #16]
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	430a      	orrs	r2, r1
 8003cdc:	619a      	str	r2, [r3, #24]
      break;
 8003cde:	e064      	b.n	8003daa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	68b9      	ldr	r1, [r7, #8]
 8003ce6:	4618      	mov	r0, r3
 8003ce8:	f000 fa44 	bl	8004174 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	699a      	ldr	r2, [r3, #24]
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003cfa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	699a      	ldr	r2, [r3, #24]
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003d0a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	6999      	ldr	r1, [r3, #24]
 8003d12:	68bb      	ldr	r3, [r7, #8]
 8003d14:	691b      	ldr	r3, [r3, #16]
 8003d16:	021a      	lsls	r2, r3, #8
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	430a      	orrs	r2, r1
 8003d1e:	619a      	str	r2, [r3, #24]
      break;
 8003d20:	e043      	b.n	8003daa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	68b9      	ldr	r1, [r7, #8]
 8003d28:	4618      	mov	r0, r3
 8003d2a:	f000 fa8f 	bl	800424c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	69da      	ldr	r2, [r3, #28]
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f042 0208 	orr.w	r2, r2, #8
 8003d3c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	69da      	ldr	r2, [r3, #28]
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	f022 0204 	bic.w	r2, r2, #4
 8003d4c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	69d9      	ldr	r1, [r3, #28]
 8003d54:	68bb      	ldr	r3, [r7, #8]
 8003d56:	691a      	ldr	r2, [r3, #16]
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	430a      	orrs	r2, r1
 8003d5e:	61da      	str	r2, [r3, #28]
      break;
 8003d60:	e023      	b.n	8003daa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	68b9      	ldr	r1, [r7, #8]
 8003d68:	4618      	mov	r0, r3
 8003d6a:	f000 fad9 	bl	8004320 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	69da      	ldr	r2, [r3, #28]
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003d7c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	69da      	ldr	r2, [r3, #28]
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003d8c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	69d9      	ldr	r1, [r3, #28]
 8003d94:	68bb      	ldr	r3, [r7, #8]
 8003d96:	691b      	ldr	r3, [r3, #16]
 8003d98:	021a      	lsls	r2, r3, #8
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	430a      	orrs	r2, r1
 8003da0:	61da      	str	r2, [r3, #28]
      break;
 8003da2:	e002      	b.n	8003daa <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003da4:	2301      	movs	r3, #1
 8003da6:	75fb      	strb	r3, [r7, #23]
      break;
 8003da8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	2200      	movs	r2, #0
 8003dae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003db2:	7dfb      	ldrb	r3, [r7, #23]
}
 8003db4:	4618      	mov	r0, r3
 8003db6:	3718      	adds	r7, #24
 8003db8:	46bd      	mov	sp, r7
 8003dba:	bd80      	pop	{r7, pc}

08003dbc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003dbc:	b580      	push	{r7, lr}
 8003dbe:	b084      	sub	sp, #16
 8003dc0:	af00      	add	r7, sp, #0
 8003dc2:	6078      	str	r0, [r7, #4]
 8003dc4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003dc6:	2300      	movs	r3, #0
 8003dc8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003dd0:	2b01      	cmp	r3, #1
 8003dd2:	d101      	bne.n	8003dd8 <HAL_TIM_ConfigClockSource+0x1c>
 8003dd4:	2302      	movs	r3, #2
 8003dd6:	e0b4      	b.n	8003f42 <HAL_TIM_ConfigClockSource+0x186>
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	2201      	movs	r2, #1
 8003ddc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	2202      	movs	r2, #2
 8003de4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	689b      	ldr	r3, [r3, #8]
 8003dee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003df0:	68bb      	ldr	r3, [r7, #8]
 8003df2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003df6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003df8:	68bb      	ldr	r3, [r7, #8]
 8003dfa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003dfe:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	68ba      	ldr	r2, [r7, #8]
 8003e06:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003e08:	683b      	ldr	r3, [r7, #0]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003e10:	d03e      	beq.n	8003e90 <HAL_TIM_ConfigClockSource+0xd4>
 8003e12:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003e16:	f200 8087 	bhi.w	8003f28 <HAL_TIM_ConfigClockSource+0x16c>
 8003e1a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003e1e:	f000 8086 	beq.w	8003f2e <HAL_TIM_ConfigClockSource+0x172>
 8003e22:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003e26:	d87f      	bhi.n	8003f28 <HAL_TIM_ConfigClockSource+0x16c>
 8003e28:	2b70      	cmp	r3, #112	@ 0x70
 8003e2a:	d01a      	beq.n	8003e62 <HAL_TIM_ConfigClockSource+0xa6>
 8003e2c:	2b70      	cmp	r3, #112	@ 0x70
 8003e2e:	d87b      	bhi.n	8003f28 <HAL_TIM_ConfigClockSource+0x16c>
 8003e30:	2b60      	cmp	r3, #96	@ 0x60
 8003e32:	d050      	beq.n	8003ed6 <HAL_TIM_ConfigClockSource+0x11a>
 8003e34:	2b60      	cmp	r3, #96	@ 0x60
 8003e36:	d877      	bhi.n	8003f28 <HAL_TIM_ConfigClockSource+0x16c>
 8003e38:	2b50      	cmp	r3, #80	@ 0x50
 8003e3a:	d03c      	beq.n	8003eb6 <HAL_TIM_ConfigClockSource+0xfa>
 8003e3c:	2b50      	cmp	r3, #80	@ 0x50
 8003e3e:	d873      	bhi.n	8003f28 <HAL_TIM_ConfigClockSource+0x16c>
 8003e40:	2b40      	cmp	r3, #64	@ 0x40
 8003e42:	d058      	beq.n	8003ef6 <HAL_TIM_ConfigClockSource+0x13a>
 8003e44:	2b40      	cmp	r3, #64	@ 0x40
 8003e46:	d86f      	bhi.n	8003f28 <HAL_TIM_ConfigClockSource+0x16c>
 8003e48:	2b30      	cmp	r3, #48	@ 0x30
 8003e4a:	d064      	beq.n	8003f16 <HAL_TIM_ConfigClockSource+0x15a>
 8003e4c:	2b30      	cmp	r3, #48	@ 0x30
 8003e4e:	d86b      	bhi.n	8003f28 <HAL_TIM_ConfigClockSource+0x16c>
 8003e50:	2b20      	cmp	r3, #32
 8003e52:	d060      	beq.n	8003f16 <HAL_TIM_ConfigClockSource+0x15a>
 8003e54:	2b20      	cmp	r3, #32
 8003e56:	d867      	bhi.n	8003f28 <HAL_TIM_ConfigClockSource+0x16c>
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d05c      	beq.n	8003f16 <HAL_TIM_ConfigClockSource+0x15a>
 8003e5c:	2b10      	cmp	r3, #16
 8003e5e:	d05a      	beq.n	8003f16 <HAL_TIM_ConfigClockSource+0x15a>
 8003e60:	e062      	b.n	8003f28 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003e66:	683b      	ldr	r3, [r7, #0]
 8003e68:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003e6a:	683b      	ldr	r3, [r7, #0]
 8003e6c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003e6e:	683b      	ldr	r3, [r7, #0]
 8003e70:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003e72:	f000 fb1f 	bl	80044b4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	689b      	ldr	r3, [r3, #8]
 8003e7c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003e7e:	68bb      	ldr	r3, [r7, #8]
 8003e80:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003e84:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	68ba      	ldr	r2, [r7, #8]
 8003e8c:	609a      	str	r2, [r3, #8]
      break;
 8003e8e:	e04f      	b.n	8003f30 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003e94:	683b      	ldr	r3, [r7, #0]
 8003e96:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003e98:	683b      	ldr	r3, [r7, #0]
 8003e9a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003e9c:	683b      	ldr	r3, [r7, #0]
 8003e9e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003ea0:	f000 fb08 	bl	80044b4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	689a      	ldr	r2, [r3, #8]
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003eb2:	609a      	str	r2, [r3, #8]
      break;
 8003eb4:	e03c      	b.n	8003f30 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003eba:	683b      	ldr	r3, [r7, #0]
 8003ebc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003ebe:	683b      	ldr	r3, [r7, #0]
 8003ec0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003ec2:	461a      	mov	r2, r3
 8003ec4:	f000 fa7c 	bl	80043c0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	2150      	movs	r1, #80	@ 0x50
 8003ece:	4618      	mov	r0, r3
 8003ed0:	f000 fad5 	bl	800447e <TIM_ITRx_SetConfig>
      break;
 8003ed4:	e02c      	b.n	8003f30 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003eda:	683b      	ldr	r3, [r7, #0]
 8003edc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003ede:	683b      	ldr	r3, [r7, #0]
 8003ee0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003ee2:	461a      	mov	r2, r3
 8003ee4:	f000 fa9b 	bl	800441e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	2160      	movs	r1, #96	@ 0x60
 8003eee:	4618      	mov	r0, r3
 8003ef0:	f000 fac5 	bl	800447e <TIM_ITRx_SetConfig>
      break;
 8003ef4:	e01c      	b.n	8003f30 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003efa:	683b      	ldr	r3, [r7, #0]
 8003efc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003efe:	683b      	ldr	r3, [r7, #0]
 8003f00:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003f02:	461a      	mov	r2, r3
 8003f04:	f000 fa5c 	bl	80043c0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	2140      	movs	r1, #64	@ 0x40
 8003f0e:	4618      	mov	r0, r3
 8003f10:	f000 fab5 	bl	800447e <TIM_ITRx_SetConfig>
      break;
 8003f14:	e00c      	b.n	8003f30 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681a      	ldr	r2, [r3, #0]
 8003f1a:	683b      	ldr	r3, [r7, #0]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	4619      	mov	r1, r3
 8003f20:	4610      	mov	r0, r2
 8003f22:	f000 faac 	bl	800447e <TIM_ITRx_SetConfig>
      break;
 8003f26:	e003      	b.n	8003f30 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003f28:	2301      	movs	r3, #1
 8003f2a:	73fb      	strb	r3, [r7, #15]
      break;
 8003f2c:	e000      	b.n	8003f30 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003f2e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	2201      	movs	r2, #1
 8003f34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003f40:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f42:	4618      	mov	r0, r3
 8003f44:	3710      	adds	r7, #16
 8003f46:	46bd      	mov	sp, r7
 8003f48:	bd80      	pop	{r7, pc}

08003f4a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003f4a:	b480      	push	{r7}
 8003f4c:	b083      	sub	sp, #12
 8003f4e:	af00      	add	r7, sp, #0
 8003f50:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003f52:	bf00      	nop
 8003f54:	370c      	adds	r7, #12
 8003f56:	46bd      	mov	sp, r7
 8003f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f5c:	4770      	bx	lr

08003f5e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003f5e:	b480      	push	{r7}
 8003f60:	b083      	sub	sp, #12
 8003f62:	af00      	add	r7, sp, #0
 8003f64:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003f66:	bf00      	nop
 8003f68:	370c      	adds	r7, #12
 8003f6a:	46bd      	mov	sp, r7
 8003f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f70:	4770      	bx	lr

08003f72 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003f72:	b480      	push	{r7}
 8003f74:	b083      	sub	sp, #12
 8003f76:	af00      	add	r7, sp, #0
 8003f78:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003f7a:	bf00      	nop
 8003f7c:	370c      	adds	r7, #12
 8003f7e:	46bd      	mov	sp, r7
 8003f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f84:	4770      	bx	lr

08003f86 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003f86:	b480      	push	{r7}
 8003f88:	b083      	sub	sp, #12
 8003f8a:	af00      	add	r7, sp, #0
 8003f8c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003f8e:	bf00      	nop
 8003f90:	370c      	adds	r7, #12
 8003f92:	46bd      	mov	sp, r7
 8003f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f98:	4770      	bx	lr
	...

08003f9c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003f9c:	b480      	push	{r7}
 8003f9e:	b085      	sub	sp, #20
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	6078      	str	r0, [r7, #4]
 8003fa4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	4a37      	ldr	r2, [pc, #220]	@ (800408c <TIM_Base_SetConfig+0xf0>)
 8003fb0:	4293      	cmp	r3, r2
 8003fb2:	d00f      	beq.n	8003fd4 <TIM_Base_SetConfig+0x38>
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003fba:	d00b      	beq.n	8003fd4 <TIM_Base_SetConfig+0x38>
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	4a34      	ldr	r2, [pc, #208]	@ (8004090 <TIM_Base_SetConfig+0xf4>)
 8003fc0:	4293      	cmp	r3, r2
 8003fc2:	d007      	beq.n	8003fd4 <TIM_Base_SetConfig+0x38>
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	4a33      	ldr	r2, [pc, #204]	@ (8004094 <TIM_Base_SetConfig+0xf8>)
 8003fc8:	4293      	cmp	r3, r2
 8003fca:	d003      	beq.n	8003fd4 <TIM_Base_SetConfig+0x38>
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	4a32      	ldr	r2, [pc, #200]	@ (8004098 <TIM_Base_SetConfig+0xfc>)
 8003fd0:	4293      	cmp	r3, r2
 8003fd2:	d108      	bne.n	8003fe6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003fda:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003fdc:	683b      	ldr	r3, [r7, #0]
 8003fde:	685b      	ldr	r3, [r3, #4]
 8003fe0:	68fa      	ldr	r2, [r7, #12]
 8003fe2:	4313      	orrs	r3, r2
 8003fe4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	4a28      	ldr	r2, [pc, #160]	@ (800408c <TIM_Base_SetConfig+0xf0>)
 8003fea:	4293      	cmp	r3, r2
 8003fec:	d01b      	beq.n	8004026 <TIM_Base_SetConfig+0x8a>
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003ff4:	d017      	beq.n	8004026 <TIM_Base_SetConfig+0x8a>
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	4a25      	ldr	r2, [pc, #148]	@ (8004090 <TIM_Base_SetConfig+0xf4>)
 8003ffa:	4293      	cmp	r3, r2
 8003ffc:	d013      	beq.n	8004026 <TIM_Base_SetConfig+0x8a>
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	4a24      	ldr	r2, [pc, #144]	@ (8004094 <TIM_Base_SetConfig+0xf8>)
 8004002:	4293      	cmp	r3, r2
 8004004:	d00f      	beq.n	8004026 <TIM_Base_SetConfig+0x8a>
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	4a23      	ldr	r2, [pc, #140]	@ (8004098 <TIM_Base_SetConfig+0xfc>)
 800400a:	4293      	cmp	r3, r2
 800400c:	d00b      	beq.n	8004026 <TIM_Base_SetConfig+0x8a>
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	4a22      	ldr	r2, [pc, #136]	@ (800409c <TIM_Base_SetConfig+0x100>)
 8004012:	4293      	cmp	r3, r2
 8004014:	d007      	beq.n	8004026 <TIM_Base_SetConfig+0x8a>
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	4a21      	ldr	r2, [pc, #132]	@ (80040a0 <TIM_Base_SetConfig+0x104>)
 800401a:	4293      	cmp	r3, r2
 800401c:	d003      	beq.n	8004026 <TIM_Base_SetConfig+0x8a>
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	4a20      	ldr	r2, [pc, #128]	@ (80040a4 <TIM_Base_SetConfig+0x108>)
 8004022:	4293      	cmp	r3, r2
 8004024:	d108      	bne.n	8004038 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800402c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800402e:	683b      	ldr	r3, [r7, #0]
 8004030:	68db      	ldr	r3, [r3, #12]
 8004032:	68fa      	ldr	r2, [r7, #12]
 8004034:	4313      	orrs	r3, r2
 8004036:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800403e:	683b      	ldr	r3, [r7, #0]
 8004040:	695b      	ldr	r3, [r3, #20]
 8004042:	4313      	orrs	r3, r2
 8004044:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004046:	683b      	ldr	r3, [r7, #0]
 8004048:	689a      	ldr	r2, [r3, #8]
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800404e:	683b      	ldr	r3, [r7, #0]
 8004050:	681a      	ldr	r2, [r3, #0]
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	4a0c      	ldr	r2, [pc, #48]	@ (800408c <TIM_Base_SetConfig+0xf0>)
 800405a:	4293      	cmp	r3, r2
 800405c:	d103      	bne.n	8004066 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800405e:	683b      	ldr	r3, [r7, #0]
 8004060:	691a      	ldr	r2, [r3, #16]
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	f043 0204 	orr.w	r2, r3, #4
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	2201      	movs	r2, #1
 8004076:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	68fa      	ldr	r2, [r7, #12]
 800407c:	601a      	str	r2, [r3, #0]
}
 800407e:	bf00      	nop
 8004080:	3714      	adds	r7, #20
 8004082:	46bd      	mov	sp, r7
 8004084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004088:	4770      	bx	lr
 800408a:	bf00      	nop
 800408c:	40010000 	.word	0x40010000
 8004090:	40000400 	.word	0x40000400
 8004094:	40000800 	.word	0x40000800
 8004098:	40000c00 	.word	0x40000c00
 800409c:	40014000 	.word	0x40014000
 80040a0:	40014400 	.word	0x40014400
 80040a4:	40014800 	.word	0x40014800

080040a8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80040a8:	b480      	push	{r7}
 80040aa:	b087      	sub	sp, #28
 80040ac:	af00      	add	r7, sp, #0
 80040ae:	6078      	str	r0, [r7, #4]
 80040b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	6a1b      	ldr	r3, [r3, #32]
 80040b6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	6a1b      	ldr	r3, [r3, #32]
 80040bc:	f023 0201 	bic.w	r2, r3, #1
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	685b      	ldr	r3, [r3, #4]
 80040c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	699b      	ldr	r3, [r3, #24]
 80040ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80040d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	f023 0303 	bic.w	r3, r3, #3
 80040de:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80040e0:	683b      	ldr	r3, [r7, #0]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	68fa      	ldr	r2, [r7, #12]
 80040e6:	4313      	orrs	r3, r2
 80040e8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80040ea:	697b      	ldr	r3, [r7, #20]
 80040ec:	f023 0302 	bic.w	r3, r3, #2
 80040f0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80040f2:	683b      	ldr	r3, [r7, #0]
 80040f4:	689b      	ldr	r3, [r3, #8]
 80040f6:	697a      	ldr	r2, [r7, #20]
 80040f8:	4313      	orrs	r3, r2
 80040fa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	4a1c      	ldr	r2, [pc, #112]	@ (8004170 <TIM_OC1_SetConfig+0xc8>)
 8004100:	4293      	cmp	r3, r2
 8004102:	d10c      	bne.n	800411e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004104:	697b      	ldr	r3, [r7, #20]
 8004106:	f023 0308 	bic.w	r3, r3, #8
 800410a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800410c:	683b      	ldr	r3, [r7, #0]
 800410e:	68db      	ldr	r3, [r3, #12]
 8004110:	697a      	ldr	r2, [r7, #20]
 8004112:	4313      	orrs	r3, r2
 8004114:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004116:	697b      	ldr	r3, [r7, #20]
 8004118:	f023 0304 	bic.w	r3, r3, #4
 800411c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	4a13      	ldr	r2, [pc, #76]	@ (8004170 <TIM_OC1_SetConfig+0xc8>)
 8004122:	4293      	cmp	r3, r2
 8004124:	d111      	bne.n	800414a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004126:	693b      	ldr	r3, [r7, #16]
 8004128:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800412c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800412e:	693b      	ldr	r3, [r7, #16]
 8004130:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004134:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004136:	683b      	ldr	r3, [r7, #0]
 8004138:	695b      	ldr	r3, [r3, #20]
 800413a:	693a      	ldr	r2, [r7, #16]
 800413c:	4313      	orrs	r3, r2
 800413e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004140:	683b      	ldr	r3, [r7, #0]
 8004142:	699b      	ldr	r3, [r3, #24]
 8004144:	693a      	ldr	r2, [r7, #16]
 8004146:	4313      	orrs	r3, r2
 8004148:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	693a      	ldr	r2, [r7, #16]
 800414e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	68fa      	ldr	r2, [r7, #12]
 8004154:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004156:	683b      	ldr	r3, [r7, #0]
 8004158:	685a      	ldr	r2, [r3, #4]
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	697a      	ldr	r2, [r7, #20]
 8004162:	621a      	str	r2, [r3, #32]
}
 8004164:	bf00      	nop
 8004166:	371c      	adds	r7, #28
 8004168:	46bd      	mov	sp, r7
 800416a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800416e:	4770      	bx	lr
 8004170:	40010000 	.word	0x40010000

08004174 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004174:	b480      	push	{r7}
 8004176:	b087      	sub	sp, #28
 8004178:	af00      	add	r7, sp, #0
 800417a:	6078      	str	r0, [r7, #4]
 800417c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	6a1b      	ldr	r3, [r3, #32]
 8004182:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	6a1b      	ldr	r3, [r3, #32]
 8004188:	f023 0210 	bic.w	r2, r3, #16
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	685b      	ldr	r3, [r3, #4]
 8004194:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	699b      	ldr	r3, [r3, #24]
 800419a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80041a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80041aa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80041ac:	683b      	ldr	r3, [r7, #0]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	021b      	lsls	r3, r3, #8
 80041b2:	68fa      	ldr	r2, [r7, #12]
 80041b4:	4313      	orrs	r3, r2
 80041b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80041b8:	697b      	ldr	r3, [r7, #20]
 80041ba:	f023 0320 	bic.w	r3, r3, #32
 80041be:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80041c0:	683b      	ldr	r3, [r7, #0]
 80041c2:	689b      	ldr	r3, [r3, #8]
 80041c4:	011b      	lsls	r3, r3, #4
 80041c6:	697a      	ldr	r2, [r7, #20]
 80041c8:	4313      	orrs	r3, r2
 80041ca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	4a1e      	ldr	r2, [pc, #120]	@ (8004248 <TIM_OC2_SetConfig+0xd4>)
 80041d0:	4293      	cmp	r3, r2
 80041d2:	d10d      	bne.n	80041f0 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80041d4:	697b      	ldr	r3, [r7, #20]
 80041d6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80041da:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80041dc:	683b      	ldr	r3, [r7, #0]
 80041de:	68db      	ldr	r3, [r3, #12]
 80041e0:	011b      	lsls	r3, r3, #4
 80041e2:	697a      	ldr	r2, [r7, #20]
 80041e4:	4313      	orrs	r3, r2
 80041e6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80041e8:	697b      	ldr	r3, [r7, #20]
 80041ea:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80041ee:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	4a15      	ldr	r2, [pc, #84]	@ (8004248 <TIM_OC2_SetConfig+0xd4>)
 80041f4:	4293      	cmp	r3, r2
 80041f6:	d113      	bne.n	8004220 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80041f8:	693b      	ldr	r3, [r7, #16]
 80041fa:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80041fe:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004200:	693b      	ldr	r3, [r7, #16]
 8004202:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004206:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004208:	683b      	ldr	r3, [r7, #0]
 800420a:	695b      	ldr	r3, [r3, #20]
 800420c:	009b      	lsls	r3, r3, #2
 800420e:	693a      	ldr	r2, [r7, #16]
 8004210:	4313      	orrs	r3, r2
 8004212:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004214:	683b      	ldr	r3, [r7, #0]
 8004216:	699b      	ldr	r3, [r3, #24]
 8004218:	009b      	lsls	r3, r3, #2
 800421a:	693a      	ldr	r2, [r7, #16]
 800421c:	4313      	orrs	r3, r2
 800421e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	693a      	ldr	r2, [r7, #16]
 8004224:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	68fa      	ldr	r2, [r7, #12]
 800422a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800422c:	683b      	ldr	r3, [r7, #0]
 800422e:	685a      	ldr	r2, [r3, #4]
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	697a      	ldr	r2, [r7, #20]
 8004238:	621a      	str	r2, [r3, #32]
}
 800423a:	bf00      	nop
 800423c:	371c      	adds	r7, #28
 800423e:	46bd      	mov	sp, r7
 8004240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004244:	4770      	bx	lr
 8004246:	bf00      	nop
 8004248:	40010000 	.word	0x40010000

0800424c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800424c:	b480      	push	{r7}
 800424e:	b087      	sub	sp, #28
 8004250:	af00      	add	r7, sp, #0
 8004252:	6078      	str	r0, [r7, #4]
 8004254:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	6a1b      	ldr	r3, [r3, #32]
 800425a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	6a1b      	ldr	r3, [r3, #32]
 8004260:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	685b      	ldr	r3, [r3, #4]
 800426c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	69db      	ldr	r3, [r3, #28]
 8004272:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800427a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	f023 0303 	bic.w	r3, r3, #3
 8004282:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004284:	683b      	ldr	r3, [r7, #0]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	68fa      	ldr	r2, [r7, #12]
 800428a:	4313      	orrs	r3, r2
 800428c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800428e:	697b      	ldr	r3, [r7, #20]
 8004290:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004294:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004296:	683b      	ldr	r3, [r7, #0]
 8004298:	689b      	ldr	r3, [r3, #8]
 800429a:	021b      	lsls	r3, r3, #8
 800429c:	697a      	ldr	r2, [r7, #20]
 800429e:	4313      	orrs	r3, r2
 80042a0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	4a1d      	ldr	r2, [pc, #116]	@ (800431c <TIM_OC3_SetConfig+0xd0>)
 80042a6:	4293      	cmp	r3, r2
 80042a8:	d10d      	bne.n	80042c6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80042aa:	697b      	ldr	r3, [r7, #20]
 80042ac:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80042b0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80042b2:	683b      	ldr	r3, [r7, #0]
 80042b4:	68db      	ldr	r3, [r3, #12]
 80042b6:	021b      	lsls	r3, r3, #8
 80042b8:	697a      	ldr	r2, [r7, #20]
 80042ba:	4313      	orrs	r3, r2
 80042bc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80042be:	697b      	ldr	r3, [r7, #20]
 80042c0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80042c4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	4a14      	ldr	r2, [pc, #80]	@ (800431c <TIM_OC3_SetConfig+0xd0>)
 80042ca:	4293      	cmp	r3, r2
 80042cc:	d113      	bne.n	80042f6 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80042ce:	693b      	ldr	r3, [r7, #16]
 80042d0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80042d4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80042d6:	693b      	ldr	r3, [r7, #16]
 80042d8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80042dc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80042de:	683b      	ldr	r3, [r7, #0]
 80042e0:	695b      	ldr	r3, [r3, #20]
 80042e2:	011b      	lsls	r3, r3, #4
 80042e4:	693a      	ldr	r2, [r7, #16]
 80042e6:	4313      	orrs	r3, r2
 80042e8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80042ea:	683b      	ldr	r3, [r7, #0]
 80042ec:	699b      	ldr	r3, [r3, #24]
 80042ee:	011b      	lsls	r3, r3, #4
 80042f0:	693a      	ldr	r2, [r7, #16]
 80042f2:	4313      	orrs	r3, r2
 80042f4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	693a      	ldr	r2, [r7, #16]
 80042fa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	68fa      	ldr	r2, [r7, #12]
 8004300:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004302:	683b      	ldr	r3, [r7, #0]
 8004304:	685a      	ldr	r2, [r3, #4]
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	697a      	ldr	r2, [r7, #20]
 800430e:	621a      	str	r2, [r3, #32]
}
 8004310:	bf00      	nop
 8004312:	371c      	adds	r7, #28
 8004314:	46bd      	mov	sp, r7
 8004316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800431a:	4770      	bx	lr
 800431c:	40010000 	.word	0x40010000

08004320 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004320:	b480      	push	{r7}
 8004322:	b087      	sub	sp, #28
 8004324:	af00      	add	r7, sp, #0
 8004326:	6078      	str	r0, [r7, #4]
 8004328:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	6a1b      	ldr	r3, [r3, #32]
 800432e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	6a1b      	ldr	r3, [r3, #32]
 8004334:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	685b      	ldr	r3, [r3, #4]
 8004340:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	69db      	ldr	r3, [r3, #28]
 8004346:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800434e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004356:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004358:	683b      	ldr	r3, [r7, #0]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	021b      	lsls	r3, r3, #8
 800435e:	68fa      	ldr	r2, [r7, #12]
 8004360:	4313      	orrs	r3, r2
 8004362:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004364:	693b      	ldr	r3, [r7, #16]
 8004366:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800436a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800436c:	683b      	ldr	r3, [r7, #0]
 800436e:	689b      	ldr	r3, [r3, #8]
 8004370:	031b      	lsls	r3, r3, #12
 8004372:	693a      	ldr	r2, [r7, #16]
 8004374:	4313      	orrs	r3, r2
 8004376:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	4a10      	ldr	r2, [pc, #64]	@ (80043bc <TIM_OC4_SetConfig+0x9c>)
 800437c:	4293      	cmp	r3, r2
 800437e:	d109      	bne.n	8004394 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004380:	697b      	ldr	r3, [r7, #20]
 8004382:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004386:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004388:	683b      	ldr	r3, [r7, #0]
 800438a:	695b      	ldr	r3, [r3, #20]
 800438c:	019b      	lsls	r3, r3, #6
 800438e:	697a      	ldr	r2, [r7, #20]
 8004390:	4313      	orrs	r3, r2
 8004392:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	697a      	ldr	r2, [r7, #20]
 8004398:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	68fa      	ldr	r2, [r7, #12]
 800439e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80043a0:	683b      	ldr	r3, [r7, #0]
 80043a2:	685a      	ldr	r2, [r3, #4]
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	693a      	ldr	r2, [r7, #16]
 80043ac:	621a      	str	r2, [r3, #32]
}
 80043ae:	bf00      	nop
 80043b0:	371c      	adds	r7, #28
 80043b2:	46bd      	mov	sp, r7
 80043b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b8:	4770      	bx	lr
 80043ba:	bf00      	nop
 80043bc:	40010000 	.word	0x40010000

080043c0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80043c0:	b480      	push	{r7}
 80043c2:	b087      	sub	sp, #28
 80043c4:	af00      	add	r7, sp, #0
 80043c6:	60f8      	str	r0, [r7, #12]
 80043c8:	60b9      	str	r1, [r7, #8]
 80043ca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	6a1b      	ldr	r3, [r3, #32]
 80043d0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	6a1b      	ldr	r3, [r3, #32]
 80043d6:	f023 0201 	bic.w	r2, r3, #1
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	699b      	ldr	r3, [r3, #24]
 80043e2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80043e4:	693b      	ldr	r3, [r7, #16]
 80043e6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80043ea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	011b      	lsls	r3, r3, #4
 80043f0:	693a      	ldr	r2, [r7, #16]
 80043f2:	4313      	orrs	r3, r2
 80043f4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80043f6:	697b      	ldr	r3, [r7, #20]
 80043f8:	f023 030a 	bic.w	r3, r3, #10
 80043fc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80043fe:	697a      	ldr	r2, [r7, #20]
 8004400:	68bb      	ldr	r3, [r7, #8]
 8004402:	4313      	orrs	r3, r2
 8004404:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	693a      	ldr	r2, [r7, #16]
 800440a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	697a      	ldr	r2, [r7, #20]
 8004410:	621a      	str	r2, [r3, #32]
}
 8004412:	bf00      	nop
 8004414:	371c      	adds	r7, #28
 8004416:	46bd      	mov	sp, r7
 8004418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800441c:	4770      	bx	lr

0800441e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800441e:	b480      	push	{r7}
 8004420:	b087      	sub	sp, #28
 8004422:	af00      	add	r7, sp, #0
 8004424:	60f8      	str	r0, [r7, #12]
 8004426:	60b9      	str	r1, [r7, #8]
 8004428:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	6a1b      	ldr	r3, [r3, #32]
 800442e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	6a1b      	ldr	r3, [r3, #32]
 8004434:	f023 0210 	bic.w	r2, r3, #16
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	699b      	ldr	r3, [r3, #24]
 8004440:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004442:	693b      	ldr	r3, [r7, #16]
 8004444:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004448:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	031b      	lsls	r3, r3, #12
 800444e:	693a      	ldr	r2, [r7, #16]
 8004450:	4313      	orrs	r3, r2
 8004452:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004454:	697b      	ldr	r3, [r7, #20]
 8004456:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800445a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800445c:	68bb      	ldr	r3, [r7, #8]
 800445e:	011b      	lsls	r3, r3, #4
 8004460:	697a      	ldr	r2, [r7, #20]
 8004462:	4313      	orrs	r3, r2
 8004464:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	693a      	ldr	r2, [r7, #16]
 800446a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	697a      	ldr	r2, [r7, #20]
 8004470:	621a      	str	r2, [r3, #32]
}
 8004472:	bf00      	nop
 8004474:	371c      	adds	r7, #28
 8004476:	46bd      	mov	sp, r7
 8004478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800447c:	4770      	bx	lr

0800447e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800447e:	b480      	push	{r7}
 8004480:	b085      	sub	sp, #20
 8004482:	af00      	add	r7, sp, #0
 8004484:	6078      	str	r0, [r7, #4]
 8004486:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	689b      	ldr	r3, [r3, #8]
 800448c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004494:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004496:	683a      	ldr	r2, [r7, #0]
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	4313      	orrs	r3, r2
 800449c:	f043 0307 	orr.w	r3, r3, #7
 80044a0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	68fa      	ldr	r2, [r7, #12]
 80044a6:	609a      	str	r2, [r3, #8]
}
 80044a8:	bf00      	nop
 80044aa:	3714      	adds	r7, #20
 80044ac:	46bd      	mov	sp, r7
 80044ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b2:	4770      	bx	lr

080044b4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80044b4:	b480      	push	{r7}
 80044b6:	b087      	sub	sp, #28
 80044b8:	af00      	add	r7, sp, #0
 80044ba:	60f8      	str	r0, [r7, #12]
 80044bc:	60b9      	str	r1, [r7, #8]
 80044be:	607a      	str	r2, [r7, #4]
 80044c0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	689b      	ldr	r3, [r3, #8]
 80044c6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80044c8:	697b      	ldr	r3, [r7, #20]
 80044ca:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80044ce:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80044d0:	683b      	ldr	r3, [r7, #0]
 80044d2:	021a      	lsls	r2, r3, #8
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	431a      	orrs	r2, r3
 80044d8:	68bb      	ldr	r3, [r7, #8]
 80044da:	4313      	orrs	r3, r2
 80044dc:	697a      	ldr	r2, [r7, #20]
 80044de:	4313      	orrs	r3, r2
 80044e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	697a      	ldr	r2, [r7, #20]
 80044e6:	609a      	str	r2, [r3, #8]
}
 80044e8:	bf00      	nop
 80044ea:	371c      	adds	r7, #28
 80044ec:	46bd      	mov	sp, r7
 80044ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f2:	4770      	bx	lr

080044f4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80044f4:	b480      	push	{r7}
 80044f6:	b085      	sub	sp, #20
 80044f8:	af00      	add	r7, sp, #0
 80044fa:	6078      	str	r0, [r7, #4]
 80044fc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004504:	2b01      	cmp	r3, #1
 8004506:	d101      	bne.n	800450c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004508:	2302      	movs	r3, #2
 800450a:	e050      	b.n	80045ae <HAL_TIMEx_MasterConfigSynchronization+0xba>
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	2201      	movs	r2, #1
 8004510:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	2202      	movs	r2, #2
 8004518:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	685b      	ldr	r3, [r3, #4]
 8004522:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	689b      	ldr	r3, [r3, #8]
 800452a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004532:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004534:	683b      	ldr	r3, [r7, #0]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	68fa      	ldr	r2, [r7, #12]
 800453a:	4313      	orrs	r3, r2
 800453c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	68fa      	ldr	r2, [r7, #12]
 8004544:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	4a1c      	ldr	r2, [pc, #112]	@ (80045bc <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800454c:	4293      	cmp	r3, r2
 800454e:	d018      	beq.n	8004582 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004558:	d013      	beq.n	8004582 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	4a18      	ldr	r2, [pc, #96]	@ (80045c0 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004560:	4293      	cmp	r3, r2
 8004562:	d00e      	beq.n	8004582 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	4a16      	ldr	r2, [pc, #88]	@ (80045c4 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800456a:	4293      	cmp	r3, r2
 800456c:	d009      	beq.n	8004582 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	4a15      	ldr	r2, [pc, #84]	@ (80045c8 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004574:	4293      	cmp	r3, r2
 8004576:	d004      	beq.n	8004582 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	4a13      	ldr	r2, [pc, #76]	@ (80045cc <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800457e:	4293      	cmp	r3, r2
 8004580:	d10c      	bne.n	800459c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004582:	68bb      	ldr	r3, [r7, #8]
 8004584:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004588:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800458a:	683b      	ldr	r3, [r7, #0]
 800458c:	685b      	ldr	r3, [r3, #4]
 800458e:	68ba      	ldr	r2, [r7, #8]
 8004590:	4313      	orrs	r3, r2
 8004592:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	68ba      	ldr	r2, [r7, #8]
 800459a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	2201      	movs	r2, #1
 80045a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	2200      	movs	r2, #0
 80045a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80045ac:	2300      	movs	r3, #0
}
 80045ae:	4618      	mov	r0, r3
 80045b0:	3714      	adds	r7, #20
 80045b2:	46bd      	mov	sp, r7
 80045b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b8:	4770      	bx	lr
 80045ba:	bf00      	nop
 80045bc:	40010000 	.word	0x40010000
 80045c0:	40000400 	.word	0x40000400
 80045c4:	40000800 	.word	0x40000800
 80045c8:	40000c00 	.word	0x40000c00
 80045cc:	40014000 	.word	0x40014000

080045d0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80045d0:	b480      	push	{r7}
 80045d2:	b083      	sub	sp, #12
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80045d8:	bf00      	nop
 80045da:	370c      	adds	r7, #12
 80045dc:	46bd      	mov	sp, r7
 80045de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e2:	4770      	bx	lr

080045e4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80045e4:	b480      	push	{r7}
 80045e6:	b083      	sub	sp, #12
 80045e8:	af00      	add	r7, sp, #0
 80045ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80045ec:	bf00      	nop
 80045ee:	370c      	adds	r7, #12
 80045f0:	46bd      	mov	sp, r7
 80045f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f6:	4770      	bx	lr

080045f8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80045f8:	b580      	push	{r7, lr}
 80045fa:	b082      	sub	sp, #8
 80045fc:	af00      	add	r7, sp, #0
 80045fe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	2b00      	cmp	r3, #0
 8004604:	d101      	bne.n	800460a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004606:	2301      	movs	r3, #1
 8004608:	e042      	b.n	8004690 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004610:	b2db      	uxtb	r3, r3
 8004612:	2b00      	cmp	r3, #0
 8004614:	d106      	bne.n	8004624 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	2200      	movs	r2, #0
 800461a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800461e:	6878      	ldr	r0, [r7, #4]
 8004620:	f7fc fb84 	bl	8000d2c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	2224      	movs	r2, #36	@ 0x24
 8004628:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	68da      	ldr	r2, [r3, #12]
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800463a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800463c:	6878      	ldr	r0, [r7, #4]
 800463e:	f000 fdd3 	bl	80051e8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	691a      	ldr	r2, [r3, #16]
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004650:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	695a      	ldr	r2, [r3, #20]
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004660:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	68da      	ldr	r2, [r3, #12]
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004670:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	2200      	movs	r2, #0
 8004676:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	2220      	movs	r2, #32
 800467c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	2220      	movs	r2, #32
 8004684:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	2200      	movs	r2, #0
 800468c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800468e:	2300      	movs	r3, #0
}
 8004690:	4618      	mov	r0, r3
 8004692:	3708      	adds	r7, #8
 8004694:	46bd      	mov	sp, r7
 8004696:	bd80      	pop	{r7, pc}

08004698 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004698:	b580      	push	{r7, lr}
 800469a:	b08a      	sub	sp, #40	@ 0x28
 800469c:	af02      	add	r7, sp, #8
 800469e:	60f8      	str	r0, [r7, #12]
 80046a0:	60b9      	str	r1, [r7, #8]
 80046a2:	603b      	str	r3, [r7, #0]
 80046a4:	4613      	mov	r3, r2
 80046a6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80046a8:	2300      	movs	r3, #0
 80046aa:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80046b2:	b2db      	uxtb	r3, r3
 80046b4:	2b20      	cmp	r3, #32
 80046b6:	d175      	bne.n	80047a4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80046b8:	68bb      	ldr	r3, [r7, #8]
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d002      	beq.n	80046c4 <HAL_UART_Transmit+0x2c>
 80046be:	88fb      	ldrh	r3, [r7, #6]
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d101      	bne.n	80046c8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80046c4:	2301      	movs	r3, #1
 80046c6:	e06e      	b.n	80047a6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	2200      	movs	r2, #0
 80046cc:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	2221      	movs	r2, #33	@ 0x21
 80046d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80046d6:	f7fd fbf3 	bl	8001ec0 <HAL_GetTick>
 80046da:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	88fa      	ldrh	r2, [r7, #6]
 80046e0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	88fa      	ldrh	r2, [r7, #6]
 80046e6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	689b      	ldr	r3, [r3, #8]
 80046ec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80046f0:	d108      	bne.n	8004704 <HAL_UART_Transmit+0x6c>
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	691b      	ldr	r3, [r3, #16]
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d104      	bne.n	8004704 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80046fa:	2300      	movs	r3, #0
 80046fc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80046fe:	68bb      	ldr	r3, [r7, #8]
 8004700:	61bb      	str	r3, [r7, #24]
 8004702:	e003      	b.n	800470c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004704:	68bb      	ldr	r3, [r7, #8]
 8004706:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004708:	2300      	movs	r3, #0
 800470a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800470c:	e02e      	b.n	800476c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800470e:	683b      	ldr	r3, [r7, #0]
 8004710:	9300      	str	r3, [sp, #0]
 8004712:	697b      	ldr	r3, [r7, #20]
 8004714:	2200      	movs	r2, #0
 8004716:	2180      	movs	r1, #128	@ 0x80
 8004718:	68f8      	ldr	r0, [r7, #12]
 800471a:	f000 fb37 	bl	8004d8c <UART_WaitOnFlagUntilTimeout>
 800471e:	4603      	mov	r3, r0
 8004720:	2b00      	cmp	r3, #0
 8004722:	d005      	beq.n	8004730 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	2220      	movs	r2, #32
 8004728:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800472c:	2303      	movs	r3, #3
 800472e:	e03a      	b.n	80047a6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004730:	69fb      	ldr	r3, [r7, #28]
 8004732:	2b00      	cmp	r3, #0
 8004734:	d10b      	bne.n	800474e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004736:	69bb      	ldr	r3, [r7, #24]
 8004738:	881b      	ldrh	r3, [r3, #0]
 800473a:	461a      	mov	r2, r3
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004744:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004746:	69bb      	ldr	r3, [r7, #24]
 8004748:	3302      	adds	r3, #2
 800474a:	61bb      	str	r3, [r7, #24]
 800474c:	e007      	b.n	800475e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800474e:	69fb      	ldr	r3, [r7, #28]
 8004750:	781a      	ldrb	r2, [r3, #0]
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004758:	69fb      	ldr	r3, [r7, #28]
 800475a:	3301      	adds	r3, #1
 800475c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004762:	b29b      	uxth	r3, r3
 8004764:	3b01      	subs	r3, #1
 8004766:	b29a      	uxth	r2, r3
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004770:	b29b      	uxth	r3, r3
 8004772:	2b00      	cmp	r3, #0
 8004774:	d1cb      	bne.n	800470e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004776:	683b      	ldr	r3, [r7, #0]
 8004778:	9300      	str	r3, [sp, #0]
 800477a:	697b      	ldr	r3, [r7, #20]
 800477c:	2200      	movs	r2, #0
 800477e:	2140      	movs	r1, #64	@ 0x40
 8004780:	68f8      	ldr	r0, [r7, #12]
 8004782:	f000 fb03 	bl	8004d8c <UART_WaitOnFlagUntilTimeout>
 8004786:	4603      	mov	r3, r0
 8004788:	2b00      	cmp	r3, #0
 800478a:	d005      	beq.n	8004798 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	2220      	movs	r2, #32
 8004790:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004794:	2303      	movs	r3, #3
 8004796:	e006      	b.n	80047a6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	2220      	movs	r2, #32
 800479c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80047a0:	2300      	movs	r3, #0
 80047a2:	e000      	b.n	80047a6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80047a4:	2302      	movs	r3, #2
  }
}
 80047a6:	4618      	mov	r0, r3
 80047a8:	3720      	adds	r7, #32
 80047aa:	46bd      	mov	sp, r7
 80047ac:	bd80      	pop	{r7, pc}

080047ae <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80047ae:	b580      	push	{r7, lr}
 80047b0:	b084      	sub	sp, #16
 80047b2:	af00      	add	r7, sp, #0
 80047b4:	60f8      	str	r0, [r7, #12]
 80047b6:	60b9      	str	r1, [r7, #8]
 80047b8:	4613      	mov	r3, r2
 80047ba:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80047c2:	b2db      	uxtb	r3, r3
 80047c4:	2b20      	cmp	r3, #32
 80047c6:	d112      	bne.n	80047ee <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80047c8:	68bb      	ldr	r3, [r7, #8]
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d002      	beq.n	80047d4 <HAL_UART_Receive_IT+0x26>
 80047ce:	88fb      	ldrh	r3, [r7, #6]
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d101      	bne.n	80047d8 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80047d4:	2301      	movs	r3, #1
 80047d6:	e00b      	b.n	80047f0 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	2200      	movs	r2, #0
 80047dc:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80047de:	88fb      	ldrh	r3, [r7, #6]
 80047e0:	461a      	mov	r2, r3
 80047e2:	68b9      	ldr	r1, [r7, #8]
 80047e4:	68f8      	ldr	r0, [r7, #12]
 80047e6:	f000 fb2a 	bl	8004e3e <UART_Start_Receive_IT>
 80047ea:	4603      	mov	r3, r0
 80047ec:	e000      	b.n	80047f0 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80047ee:	2302      	movs	r3, #2
  }
}
 80047f0:	4618      	mov	r0, r3
 80047f2:	3710      	adds	r7, #16
 80047f4:	46bd      	mov	sp, r7
 80047f6:	bd80      	pop	{r7, pc}

080047f8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80047f8:	b580      	push	{r7, lr}
 80047fa:	b0ba      	sub	sp, #232	@ 0xe8
 80047fc:	af00      	add	r7, sp, #0
 80047fe:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	68db      	ldr	r3, [r3, #12]
 8004810:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	695b      	ldr	r3, [r3, #20]
 800481a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800481e:	2300      	movs	r3, #0
 8004820:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8004824:	2300      	movs	r3, #0
 8004826:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800482a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800482e:	f003 030f 	and.w	r3, r3, #15
 8004832:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8004836:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800483a:	2b00      	cmp	r3, #0
 800483c:	d10f      	bne.n	800485e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800483e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004842:	f003 0320 	and.w	r3, r3, #32
 8004846:	2b00      	cmp	r3, #0
 8004848:	d009      	beq.n	800485e <HAL_UART_IRQHandler+0x66>
 800484a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800484e:	f003 0320 	and.w	r3, r3, #32
 8004852:	2b00      	cmp	r3, #0
 8004854:	d003      	beq.n	800485e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004856:	6878      	ldr	r0, [r7, #4]
 8004858:	f000 fc07 	bl	800506a <UART_Receive_IT>
      return;
 800485c:	e273      	b.n	8004d46 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800485e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004862:	2b00      	cmp	r3, #0
 8004864:	f000 80de 	beq.w	8004a24 <HAL_UART_IRQHandler+0x22c>
 8004868:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800486c:	f003 0301 	and.w	r3, r3, #1
 8004870:	2b00      	cmp	r3, #0
 8004872:	d106      	bne.n	8004882 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004874:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004878:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800487c:	2b00      	cmp	r3, #0
 800487e:	f000 80d1 	beq.w	8004a24 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004882:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004886:	f003 0301 	and.w	r3, r3, #1
 800488a:	2b00      	cmp	r3, #0
 800488c:	d00b      	beq.n	80048a6 <HAL_UART_IRQHandler+0xae>
 800488e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004892:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004896:	2b00      	cmp	r3, #0
 8004898:	d005      	beq.n	80048a6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800489e:	f043 0201 	orr.w	r2, r3, #1
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80048a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80048aa:	f003 0304 	and.w	r3, r3, #4
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d00b      	beq.n	80048ca <HAL_UART_IRQHandler+0xd2>
 80048b2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80048b6:	f003 0301 	and.w	r3, r3, #1
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d005      	beq.n	80048ca <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048c2:	f043 0202 	orr.w	r2, r3, #2
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80048ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80048ce:	f003 0302 	and.w	r3, r3, #2
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d00b      	beq.n	80048ee <HAL_UART_IRQHandler+0xf6>
 80048d6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80048da:	f003 0301 	and.w	r3, r3, #1
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d005      	beq.n	80048ee <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048e6:	f043 0204 	orr.w	r2, r3, #4
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80048ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80048f2:	f003 0308 	and.w	r3, r3, #8
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d011      	beq.n	800491e <HAL_UART_IRQHandler+0x126>
 80048fa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80048fe:	f003 0320 	and.w	r3, r3, #32
 8004902:	2b00      	cmp	r3, #0
 8004904:	d105      	bne.n	8004912 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004906:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800490a:	f003 0301 	and.w	r3, r3, #1
 800490e:	2b00      	cmp	r3, #0
 8004910:	d005      	beq.n	800491e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004916:	f043 0208 	orr.w	r2, r3, #8
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004922:	2b00      	cmp	r3, #0
 8004924:	f000 820a 	beq.w	8004d3c <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004928:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800492c:	f003 0320 	and.w	r3, r3, #32
 8004930:	2b00      	cmp	r3, #0
 8004932:	d008      	beq.n	8004946 <HAL_UART_IRQHandler+0x14e>
 8004934:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004938:	f003 0320 	and.w	r3, r3, #32
 800493c:	2b00      	cmp	r3, #0
 800493e:	d002      	beq.n	8004946 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004940:	6878      	ldr	r0, [r7, #4]
 8004942:	f000 fb92 	bl	800506a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	695b      	ldr	r3, [r3, #20]
 800494c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004950:	2b40      	cmp	r3, #64	@ 0x40
 8004952:	bf0c      	ite	eq
 8004954:	2301      	moveq	r3, #1
 8004956:	2300      	movne	r3, #0
 8004958:	b2db      	uxtb	r3, r3
 800495a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004962:	f003 0308 	and.w	r3, r3, #8
 8004966:	2b00      	cmp	r3, #0
 8004968:	d103      	bne.n	8004972 <HAL_UART_IRQHandler+0x17a>
 800496a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800496e:	2b00      	cmp	r3, #0
 8004970:	d04f      	beq.n	8004a12 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004972:	6878      	ldr	r0, [r7, #4]
 8004974:	f000 fa9d 	bl	8004eb2 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	695b      	ldr	r3, [r3, #20]
 800497e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004982:	2b40      	cmp	r3, #64	@ 0x40
 8004984:	d141      	bne.n	8004a0a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	3314      	adds	r3, #20
 800498c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004990:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004994:	e853 3f00 	ldrex	r3, [r3]
 8004998:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800499c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80049a0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80049a4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	3314      	adds	r3, #20
 80049ae:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80049b2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80049b6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049ba:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80049be:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80049c2:	e841 2300 	strex	r3, r2, [r1]
 80049c6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80049ca:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d1d9      	bne.n	8004986 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d013      	beq.n	8004a02 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049de:	4a8a      	ldr	r2, [pc, #552]	@ (8004c08 <HAL_UART_IRQHandler+0x410>)
 80049e0:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049e6:	4618      	mov	r0, r3
 80049e8:	f7fd fc1b 	bl	8002222 <HAL_DMA_Abort_IT>
 80049ec:	4603      	mov	r3, r0
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d016      	beq.n	8004a20 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80049f8:	687a      	ldr	r2, [r7, #4]
 80049fa:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80049fc:	4610      	mov	r0, r2
 80049fe:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a00:	e00e      	b.n	8004a20 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004a02:	6878      	ldr	r0, [r7, #4]
 8004a04:	f000 f9ac 	bl	8004d60 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a08:	e00a      	b.n	8004a20 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004a0a:	6878      	ldr	r0, [r7, #4]
 8004a0c:	f000 f9a8 	bl	8004d60 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a10:	e006      	b.n	8004a20 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004a12:	6878      	ldr	r0, [r7, #4]
 8004a14:	f000 f9a4 	bl	8004d60 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	2200      	movs	r2, #0
 8004a1c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8004a1e:	e18d      	b.n	8004d3c <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a20:	bf00      	nop
    return;
 8004a22:	e18b      	b.n	8004d3c <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a28:	2b01      	cmp	r3, #1
 8004a2a:	f040 8167 	bne.w	8004cfc <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004a2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004a32:	f003 0310 	and.w	r3, r3, #16
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	f000 8160 	beq.w	8004cfc <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8004a3c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004a40:	f003 0310 	and.w	r3, r3, #16
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	f000 8159 	beq.w	8004cfc <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004a4a:	2300      	movs	r3, #0
 8004a4c:	60bb      	str	r3, [r7, #8]
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	60bb      	str	r3, [r7, #8]
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	685b      	ldr	r3, [r3, #4]
 8004a5c:	60bb      	str	r3, [r7, #8]
 8004a5e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	695b      	ldr	r3, [r3, #20]
 8004a66:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a6a:	2b40      	cmp	r3, #64	@ 0x40
 8004a6c:	f040 80ce 	bne.w	8004c0c <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	685b      	ldr	r3, [r3, #4]
 8004a78:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004a7c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	f000 80a9 	beq.w	8004bd8 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004a8a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004a8e:	429a      	cmp	r2, r3
 8004a90:	f080 80a2 	bcs.w	8004bd8 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004a9a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004aa0:	69db      	ldr	r3, [r3, #28]
 8004aa2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004aa6:	f000 8088 	beq.w	8004bba <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	330c      	adds	r3, #12
 8004ab0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ab4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004ab8:	e853 3f00 	ldrex	r3, [r3]
 8004abc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004ac0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004ac4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004ac8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	330c      	adds	r3, #12
 8004ad2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8004ad6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004ada:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ade:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004ae2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004ae6:	e841 2300 	strex	r3, r2, [r1]
 8004aea:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004aee:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d1d9      	bne.n	8004aaa <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	3314      	adds	r3, #20
 8004afc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004afe:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004b00:	e853 3f00 	ldrex	r3, [r3]
 8004b04:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004b06:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004b08:	f023 0301 	bic.w	r3, r3, #1
 8004b0c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	3314      	adds	r3, #20
 8004b16:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004b1a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004b1e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b20:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004b22:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004b26:	e841 2300 	strex	r3, r2, [r1]
 8004b2a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004b2c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d1e1      	bne.n	8004af6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	3314      	adds	r3, #20
 8004b38:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b3a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004b3c:	e853 3f00 	ldrex	r3, [r3]
 8004b40:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004b42:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004b44:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004b48:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	3314      	adds	r3, #20
 8004b52:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004b56:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004b58:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b5a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004b5c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004b5e:	e841 2300 	strex	r3, r2, [r1]
 8004b62:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004b64:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d1e3      	bne.n	8004b32 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	2220      	movs	r2, #32
 8004b6e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	2200      	movs	r2, #0
 8004b76:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	330c      	adds	r3, #12
 8004b7e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b80:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004b82:	e853 3f00 	ldrex	r3, [r3]
 8004b86:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004b88:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004b8a:	f023 0310 	bic.w	r3, r3, #16
 8004b8e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	330c      	adds	r3, #12
 8004b98:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8004b9c:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004b9e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ba0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004ba2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004ba4:	e841 2300 	strex	r3, r2, [r1]
 8004ba8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004baa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d1e3      	bne.n	8004b78 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004bb4:	4618      	mov	r0, r3
 8004bb6:	f7fd fac4 	bl	8002142 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	2202      	movs	r2, #2
 8004bbe:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004bc8:	b29b      	uxth	r3, r3
 8004bca:	1ad3      	subs	r3, r2, r3
 8004bcc:	b29b      	uxth	r3, r3
 8004bce:	4619      	mov	r1, r3
 8004bd0:	6878      	ldr	r0, [r7, #4]
 8004bd2:	f000 f8cf 	bl	8004d74 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8004bd6:	e0b3      	b.n	8004d40 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004bdc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004be0:	429a      	cmp	r2, r3
 8004be2:	f040 80ad 	bne.w	8004d40 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004bea:	69db      	ldr	r3, [r3, #28]
 8004bec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004bf0:	f040 80a6 	bne.w	8004d40 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	2202      	movs	r2, #2
 8004bf8:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004bfe:	4619      	mov	r1, r3
 8004c00:	6878      	ldr	r0, [r7, #4]
 8004c02:	f000 f8b7 	bl	8004d74 <HAL_UARTEx_RxEventCallback>
      return;
 8004c06:	e09b      	b.n	8004d40 <HAL_UART_IRQHandler+0x548>
 8004c08:	08004f79 	.word	0x08004f79
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004c14:	b29b      	uxth	r3, r3
 8004c16:	1ad3      	subs	r3, r2, r3
 8004c18:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004c20:	b29b      	uxth	r3, r3
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	f000 808e 	beq.w	8004d44 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8004c28:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	f000 8089 	beq.w	8004d44 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	330c      	adds	r3, #12
 8004c38:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c3c:	e853 3f00 	ldrex	r3, [r3]
 8004c40:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004c42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004c44:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004c48:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	330c      	adds	r3, #12
 8004c52:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8004c56:	647a      	str	r2, [r7, #68]	@ 0x44
 8004c58:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c5a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004c5c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004c5e:	e841 2300 	strex	r3, r2, [r1]
 8004c62:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004c64:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d1e3      	bne.n	8004c32 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	3314      	adds	r3, #20
 8004c70:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c74:	e853 3f00 	ldrex	r3, [r3]
 8004c78:	623b      	str	r3, [r7, #32]
   return(result);
 8004c7a:	6a3b      	ldr	r3, [r7, #32]
 8004c7c:	f023 0301 	bic.w	r3, r3, #1
 8004c80:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	3314      	adds	r3, #20
 8004c8a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004c8e:	633a      	str	r2, [r7, #48]	@ 0x30
 8004c90:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c92:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004c94:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004c96:	e841 2300 	strex	r3, r2, [r1]
 8004c9a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004c9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d1e3      	bne.n	8004c6a <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	2220      	movs	r2, #32
 8004ca6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	2200      	movs	r2, #0
 8004cae:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	330c      	adds	r3, #12
 8004cb6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cb8:	693b      	ldr	r3, [r7, #16]
 8004cba:	e853 3f00 	ldrex	r3, [r3]
 8004cbe:	60fb      	str	r3, [r7, #12]
   return(result);
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	f023 0310 	bic.w	r3, r3, #16
 8004cc6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	330c      	adds	r3, #12
 8004cd0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8004cd4:	61fa      	str	r2, [r7, #28]
 8004cd6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cd8:	69b9      	ldr	r1, [r7, #24]
 8004cda:	69fa      	ldr	r2, [r7, #28]
 8004cdc:	e841 2300 	strex	r3, r2, [r1]
 8004ce0:	617b      	str	r3, [r7, #20]
   return(result);
 8004ce2:	697b      	ldr	r3, [r7, #20]
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d1e3      	bne.n	8004cb0 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	2202      	movs	r2, #2
 8004cec:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004cee:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004cf2:	4619      	mov	r1, r3
 8004cf4:	6878      	ldr	r0, [r7, #4]
 8004cf6:	f000 f83d 	bl	8004d74 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004cfa:	e023      	b.n	8004d44 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004cfc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004d00:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d009      	beq.n	8004d1c <HAL_UART_IRQHandler+0x524>
 8004d08:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004d0c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d003      	beq.n	8004d1c <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8004d14:	6878      	ldr	r0, [r7, #4]
 8004d16:	f000 f940 	bl	8004f9a <UART_Transmit_IT>
    return;
 8004d1a:	e014      	b.n	8004d46 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004d1c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004d20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d00e      	beq.n	8004d46 <HAL_UART_IRQHandler+0x54e>
 8004d28:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004d2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d008      	beq.n	8004d46 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8004d34:	6878      	ldr	r0, [r7, #4]
 8004d36:	f000 f980 	bl	800503a <UART_EndTransmit_IT>
    return;
 8004d3a:	e004      	b.n	8004d46 <HAL_UART_IRQHandler+0x54e>
    return;
 8004d3c:	bf00      	nop
 8004d3e:	e002      	b.n	8004d46 <HAL_UART_IRQHandler+0x54e>
      return;
 8004d40:	bf00      	nop
 8004d42:	e000      	b.n	8004d46 <HAL_UART_IRQHandler+0x54e>
      return;
 8004d44:	bf00      	nop
  }
}
 8004d46:	37e8      	adds	r7, #232	@ 0xe8
 8004d48:	46bd      	mov	sp, r7
 8004d4a:	bd80      	pop	{r7, pc}

08004d4c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004d4c:	b480      	push	{r7}
 8004d4e:	b083      	sub	sp, #12
 8004d50:	af00      	add	r7, sp, #0
 8004d52:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004d54:	bf00      	nop
 8004d56:	370c      	adds	r7, #12
 8004d58:	46bd      	mov	sp, r7
 8004d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d5e:	4770      	bx	lr

08004d60 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004d60:	b480      	push	{r7}
 8004d62:	b083      	sub	sp, #12
 8004d64:	af00      	add	r7, sp, #0
 8004d66:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004d68:	bf00      	nop
 8004d6a:	370c      	adds	r7, #12
 8004d6c:	46bd      	mov	sp, r7
 8004d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d72:	4770      	bx	lr

08004d74 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004d74:	b480      	push	{r7}
 8004d76:	b083      	sub	sp, #12
 8004d78:	af00      	add	r7, sp, #0
 8004d7a:	6078      	str	r0, [r7, #4]
 8004d7c:	460b      	mov	r3, r1
 8004d7e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004d80:	bf00      	nop
 8004d82:	370c      	adds	r7, #12
 8004d84:	46bd      	mov	sp, r7
 8004d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d8a:	4770      	bx	lr

08004d8c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004d8c:	b580      	push	{r7, lr}
 8004d8e:	b086      	sub	sp, #24
 8004d90:	af00      	add	r7, sp, #0
 8004d92:	60f8      	str	r0, [r7, #12]
 8004d94:	60b9      	str	r1, [r7, #8]
 8004d96:	603b      	str	r3, [r7, #0]
 8004d98:	4613      	mov	r3, r2
 8004d9a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004d9c:	e03b      	b.n	8004e16 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d9e:	6a3b      	ldr	r3, [r7, #32]
 8004da0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004da4:	d037      	beq.n	8004e16 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004da6:	f7fd f88b 	bl	8001ec0 <HAL_GetTick>
 8004daa:	4602      	mov	r2, r0
 8004dac:	683b      	ldr	r3, [r7, #0]
 8004dae:	1ad3      	subs	r3, r2, r3
 8004db0:	6a3a      	ldr	r2, [r7, #32]
 8004db2:	429a      	cmp	r2, r3
 8004db4:	d302      	bcc.n	8004dbc <UART_WaitOnFlagUntilTimeout+0x30>
 8004db6:	6a3b      	ldr	r3, [r7, #32]
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d101      	bne.n	8004dc0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004dbc:	2303      	movs	r3, #3
 8004dbe:	e03a      	b.n	8004e36 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	68db      	ldr	r3, [r3, #12]
 8004dc6:	f003 0304 	and.w	r3, r3, #4
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d023      	beq.n	8004e16 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004dce:	68bb      	ldr	r3, [r7, #8]
 8004dd0:	2b80      	cmp	r3, #128	@ 0x80
 8004dd2:	d020      	beq.n	8004e16 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004dd4:	68bb      	ldr	r3, [r7, #8]
 8004dd6:	2b40      	cmp	r3, #64	@ 0x40
 8004dd8:	d01d      	beq.n	8004e16 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	f003 0308 	and.w	r3, r3, #8
 8004de4:	2b08      	cmp	r3, #8
 8004de6:	d116      	bne.n	8004e16 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004de8:	2300      	movs	r3, #0
 8004dea:	617b      	str	r3, [r7, #20]
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	617b      	str	r3, [r7, #20]
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	685b      	ldr	r3, [r3, #4]
 8004dfa:	617b      	str	r3, [r7, #20]
 8004dfc:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004dfe:	68f8      	ldr	r0, [r7, #12]
 8004e00:	f000 f857 	bl	8004eb2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	2208      	movs	r2, #8
 8004e08:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	2200      	movs	r2, #0
 8004e0e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004e12:	2301      	movs	r3, #1
 8004e14:	e00f      	b.n	8004e36 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	681a      	ldr	r2, [r3, #0]
 8004e1c:	68bb      	ldr	r3, [r7, #8]
 8004e1e:	4013      	ands	r3, r2
 8004e20:	68ba      	ldr	r2, [r7, #8]
 8004e22:	429a      	cmp	r2, r3
 8004e24:	bf0c      	ite	eq
 8004e26:	2301      	moveq	r3, #1
 8004e28:	2300      	movne	r3, #0
 8004e2a:	b2db      	uxtb	r3, r3
 8004e2c:	461a      	mov	r2, r3
 8004e2e:	79fb      	ldrb	r3, [r7, #7]
 8004e30:	429a      	cmp	r2, r3
 8004e32:	d0b4      	beq.n	8004d9e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004e34:	2300      	movs	r3, #0
}
 8004e36:	4618      	mov	r0, r3
 8004e38:	3718      	adds	r7, #24
 8004e3a:	46bd      	mov	sp, r7
 8004e3c:	bd80      	pop	{r7, pc}

08004e3e <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004e3e:	b480      	push	{r7}
 8004e40:	b085      	sub	sp, #20
 8004e42:	af00      	add	r7, sp, #0
 8004e44:	60f8      	str	r0, [r7, #12]
 8004e46:	60b9      	str	r1, [r7, #8]
 8004e48:	4613      	mov	r3, r2
 8004e4a:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	68ba      	ldr	r2, [r7, #8]
 8004e50:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	88fa      	ldrh	r2, [r7, #6]
 8004e56:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	88fa      	ldrh	r2, [r7, #6]
 8004e5c:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	2200      	movs	r2, #0
 8004e62:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	2222      	movs	r2, #34	@ 0x22
 8004e68:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	691b      	ldr	r3, [r3, #16]
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d007      	beq.n	8004e84 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	68da      	ldr	r2, [r3, #12]
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004e82:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	695a      	ldr	r2, [r3, #20]
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	f042 0201 	orr.w	r2, r2, #1
 8004e92:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	68da      	ldr	r2, [r3, #12]
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	f042 0220 	orr.w	r2, r2, #32
 8004ea2:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004ea4:	2300      	movs	r3, #0
}
 8004ea6:	4618      	mov	r0, r3
 8004ea8:	3714      	adds	r7, #20
 8004eaa:	46bd      	mov	sp, r7
 8004eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb0:	4770      	bx	lr

08004eb2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004eb2:	b480      	push	{r7}
 8004eb4:	b095      	sub	sp, #84	@ 0x54
 8004eb6:	af00      	add	r7, sp, #0
 8004eb8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	330c      	adds	r3, #12
 8004ec0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ec2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004ec4:	e853 3f00 	ldrex	r3, [r3]
 8004ec8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004eca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ecc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004ed0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	330c      	adds	r3, #12
 8004ed8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004eda:	643a      	str	r2, [r7, #64]	@ 0x40
 8004edc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ede:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004ee0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004ee2:	e841 2300 	strex	r3, r2, [r1]
 8004ee6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004ee8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d1e5      	bne.n	8004eba <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	3314      	adds	r3, #20
 8004ef4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ef6:	6a3b      	ldr	r3, [r7, #32]
 8004ef8:	e853 3f00 	ldrex	r3, [r3]
 8004efc:	61fb      	str	r3, [r7, #28]
   return(result);
 8004efe:	69fb      	ldr	r3, [r7, #28]
 8004f00:	f023 0301 	bic.w	r3, r3, #1
 8004f04:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	3314      	adds	r3, #20
 8004f0c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004f0e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004f10:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f12:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004f14:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004f16:	e841 2300 	strex	r3, r2, [r1]
 8004f1a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004f1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d1e5      	bne.n	8004eee <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f26:	2b01      	cmp	r3, #1
 8004f28:	d119      	bne.n	8004f5e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	330c      	adds	r3, #12
 8004f30:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	e853 3f00 	ldrex	r3, [r3]
 8004f38:	60bb      	str	r3, [r7, #8]
   return(result);
 8004f3a:	68bb      	ldr	r3, [r7, #8]
 8004f3c:	f023 0310 	bic.w	r3, r3, #16
 8004f40:	647b      	str	r3, [r7, #68]	@ 0x44
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	330c      	adds	r3, #12
 8004f48:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004f4a:	61ba      	str	r2, [r7, #24]
 8004f4c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f4e:	6979      	ldr	r1, [r7, #20]
 8004f50:	69ba      	ldr	r2, [r7, #24]
 8004f52:	e841 2300 	strex	r3, r2, [r1]
 8004f56:	613b      	str	r3, [r7, #16]
   return(result);
 8004f58:	693b      	ldr	r3, [r7, #16]
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d1e5      	bne.n	8004f2a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	2220      	movs	r2, #32
 8004f62:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	2200      	movs	r2, #0
 8004f6a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004f6c:	bf00      	nop
 8004f6e:	3754      	adds	r7, #84	@ 0x54
 8004f70:	46bd      	mov	sp, r7
 8004f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f76:	4770      	bx	lr

08004f78 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004f78:	b580      	push	{r7, lr}
 8004f7a:	b084      	sub	sp, #16
 8004f7c:	af00      	add	r7, sp, #0
 8004f7e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f84:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	2200      	movs	r2, #0
 8004f8a:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004f8c:	68f8      	ldr	r0, [r7, #12]
 8004f8e:	f7ff fee7 	bl	8004d60 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004f92:	bf00      	nop
 8004f94:	3710      	adds	r7, #16
 8004f96:	46bd      	mov	sp, r7
 8004f98:	bd80      	pop	{r7, pc}

08004f9a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004f9a:	b480      	push	{r7}
 8004f9c:	b085      	sub	sp, #20
 8004f9e:	af00      	add	r7, sp, #0
 8004fa0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004fa8:	b2db      	uxtb	r3, r3
 8004faa:	2b21      	cmp	r3, #33	@ 0x21
 8004fac:	d13e      	bne.n	800502c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	689b      	ldr	r3, [r3, #8]
 8004fb2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004fb6:	d114      	bne.n	8004fe2 <UART_Transmit_IT+0x48>
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	691b      	ldr	r3, [r3, #16]
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d110      	bne.n	8004fe2 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	6a1b      	ldr	r3, [r3, #32]
 8004fc4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	881b      	ldrh	r3, [r3, #0]
 8004fca:	461a      	mov	r2, r3
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004fd4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	6a1b      	ldr	r3, [r3, #32]
 8004fda:	1c9a      	adds	r2, r3, #2
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	621a      	str	r2, [r3, #32]
 8004fe0:	e008      	b.n	8004ff4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	6a1b      	ldr	r3, [r3, #32]
 8004fe6:	1c59      	adds	r1, r3, #1
 8004fe8:	687a      	ldr	r2, [r7, #4]
 8004fea:	6211      	str	r1, [r2, #32]
 8004fec:	781a      	ldrb	r2, [r3, #0]
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004ff8:	b29b      	uxth	r3, r3
 8004ffa:	3b01      	subs	r3, #1
 8004ffc:	b29b      	uxth	r3, r3
 8004ffe:	687a      	ldr	r2, [r7, #4]
 8005000:	4619      	mov	r1, r3
 8005002:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005004:	2b00      	cmp	r3, #0
 8005006:	d10f      	bne.n	8005028 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	68da      	ldr	r2, [r3, #12]
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005016:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	68da      	ldr	r2, [r3, #12]
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005026:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005028:	2300      	movs	r3, #0
 800502a:	e000      	b.n	800502e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800502c:	2302      	movs	r3, #2
  }
}
 800502e:	4618      	mov	r0, r3
 8005030:	3714      	adds	r7, #20
 8005032:	46bd      	mov	sp, r7
 8005034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005038:	4770      	bx	lr

0800503a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800503a:	b580      	push	{r7, lr}
 800503c:	b082      	sub	sp, #8
 800503e:	af00      	add	r7, sp, #0
 8005040:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	68da      	ldr	r2, [r3, #12]
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005050:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	2220      	movs	r2, #32
 8005056:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800505a:	6878      	ldr	r0, [r7, #4]
 800505c:	f7ff fe76 	bl	8004d4c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005060:	2300      	movs	r3, #0
}
 8005062:	4618      	mov	r0, r3
 8005064:	3708      	adds	r7, #8
 8005066:	46bd      	mov	sp, r7
 8005068:	bd80      	pop	{r7, pc}

0800506a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800506a:	b580      	push	{r7, lr}
 800506c:	b08c      	sub	sp, #48	@ 0x30
 800506e:	af00      	add	r7, sp, #0
 8005070:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8005072:	2300      	movs	r3, #0
 8005074:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8005076:	2300      	movs	r3, #0
 8005078:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005080:	b2db      	uxtb	r3, r3
 8005082:	2b22      	cmp	r3, #34	@ 0x22
 8005084:	f040 80aa 	bne.w	80051dc <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	689b      	ldr	r3, [r3, #8]
 800508c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005090:	d115      	bne.n	80050be <UART_Receive_IT+0x54>
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	691b      	ldr	r3, [r3, #16]
 8005096:	2b00      	cmp	r3, #0
 8005098:	d111      	bne.n	80050be <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800509e:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	685b      	ldr	r3, [r3, #4]
 80050a6:	b29b      	uxth	r3, r3
 80050a8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80050ac:	b29a      	uxth	r2, r3
 80050ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050b0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050b6:	1c9a      	adds	r2, r3, #2
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	629a      	str	r2, [r3, #40]	@ 0x28
 80050bc:	e024      	b.n	8005108 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	689b      	ldr	r3, [r3, #8]
 80050c8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80050cc:	d007      	beq.n	80050de <UART_Receive_IT+0x74>
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	689b      	ldr	r3, [r3, #8]
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d10a      	bne.n	80050ec <UART_Receive_IT+0x82>
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	691b      	ldr	r3, [r3, #16]
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d106      	bne.n	80050ec <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	685b      	ldr	r3, [r3, #4]
 80050e4:	b2da      	uxtb	r2, r3
 80050e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050e8:	701a      	strb	r2, [r3, #0]
 80050ea:	e008      	b.n	80050fe <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	685b      	ldr	r3, [r3, #4]
 80050f2:	b2db      	uxtb	r3, r3
 80050f4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80050f8:	b2da      	uxtb	r2, r3
 80050fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050fc:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005102:	1c5a      	adds	r2, r3, #1
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800510c:	b29b      	uxth	r3, r3
 800510e:	3b01      	subs	r3, #1
 8005110:	b29b      	uxth	r3, r3
 8005112:	687a      	ldr	r2, [r7, #4]
 8005114:	4619      	mov	r1, r3
 8005116:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005118:	2b00      	cmp	r3, #0
 800511a:	d15d      	bne.n	80051d8 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	68da      	ldr	r2, [r3, #12]
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	f022 0220 	bic.w	r2, r2, #32
 800512a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	68da      	ldr	r2, [r3, #12]
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800513a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	695a      	ldr	r2, [r3, #20]
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	f022 0201 	bic.w	r2, r2, #1
 800514a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	2220      	movs	r2, #32
 8005150:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	2200      	movs	r2, #0
 8005158:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800515e:	2b01      	cmp	r3, #1
 8005160:	d135      	bne.n	80051ce <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	2200      	movs	r2, #0
 8005166:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	330c      	adds	r3, #12
 800516e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005170:	697b      	ldr	r3, [r7, #20]
 8005172:	e853 3f00 	ldrex	r3, [r3]
 8005176:	613b      	str	r3, [r7, #16]
   return(result);
 8005178:	693b      	ldr	r3, [r7, #16]
 800517a:	f023 0310 	bic.w	r3, r3, #16
 800517e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	330c      	adds	r3, #12
 8005186:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005188:	623a      	str	r2, [r7, #32]
 800518a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800518c:	69f9      	ldr	r1, [r7, #28]
 800518e:	6a3a      	ldr	r2, [r7, #32]
 8005190:	e841 2300 	strex	r3, r2, [r1]
 8005194:	61bb      	str	r3, [r7, #24]
   return(result);
 8005196:	69bb      	ldr	r3, [r7, #24]
 8005198:	2b00      	cmp	r3, #0
 800519a:	d1e5      	bne.n	8005168 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	f003 0310 	and.w	r3, r3, #16
 80051a6:	2b10      	cmp	r3, #16
 80051a8:	d10a      	bne.n	80051c0 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80051aa:	2300      	movs	r3, #0
 80051ac:	60fb      	str	r3, [r7, #12]
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	60fb      	str	r3, [r7, #12]
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	685b      	ldr	r3, [r3, #4]
 80051bc:	60fb      	str	r3, [r7, #12]
 80051be:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80051c4:	4619      	mov	r1, r3
 80051c6:	6878      	ldr	r0, [r7, #4]
 80051c8:	f7ff fdd4 	bl	8004d74 <HAL_UARTEx_RxEventCallback>
 80051cc:	e002      	b.n	80051d4 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80051ce:	6878      	ldr	r0, [r7, #4]
 80051d0:	f7fc f936 	bl	8001440 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80051d4:	2300      	movs	r3, #0
 80051d6:	e002      	b.n	80051de <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80051d8:	2300      	movs	r3, #0
 80051da:	e000      	b.n	80051de <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80051dc:	2302      	movs	r3, #2
  }
}
 80051de:	4618      	mov	r0, r3
 80051e0:	3730      	adds	r7, #48	@ 0x30
 80051e2:	46bd      	mov	sp, r7
 80051e4:	bd80      	pop	{r7, pc}
	...

080051e8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80051e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80051ec:	b0c0      	sub	sp, #256	@ 0x100
 80051ee:	af00      	add	r7, sp, #0
 80051f0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80051f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	691b      	ldr	r3, [r3, #16]
 80051fc:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005200:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005204:	68d9      	ldr	r1, [r3, #12]
 8005206:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800520a:	681a      	ldr	r2, [r3, #0]
 800520c:	ea40 0301 	orr.w	r3, r0, r1
 8005210:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005212:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005216:	689a      	ldr	r2, [r3, #8]
 8005218:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800521c:	691b      	ldr	r3, [r3, #16]
 800521e:	431a      	orrs	r2, r3
 8005220:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005224:	695b      	ldr	r3, [r3, #20]
 8005226:	431a      	orrs	r2, r3
 8005228:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800522c:	69db      	ldr	r3, [r3, #28]
 800522e:	4313      	orrs	r3, r2
 8005230:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005234:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	68db      	ldr	r3, [r3, #12]
 800523c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005240:	f021 010c 	bic.w	r1, r1, #12
 8005244:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005248:	681a      	ldr	r2, [r3, #0]
 800524a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800524e:	430b      	orrs	r3, r1
 8005250:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005252:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	695b      	ldr	r3, [r3, #20]
 800525a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800525e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005262:	6999      	ldr	r1, [r3, #24]
 8005264:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005268:	681a      	ldr	r2, [r3, #0]
 800526a:	ea40 0301 	orr.w	r3, r0, r1
 800526e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005270:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005274:	681a      	ldr	r2, [r3, #0]
 8005276:	4b8f      	ldr	r3, [pc, #572]	@ (80054b4 <UART_SetConfig+0x2cc>)
 8005278:	429a      	cmp	r2, r3
 800527a:	d005      	beq.n	8005288 <UART_SetConfig+0xa0>
 800527c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005280:	681a      	ldr	r2, [r3, #0]
 8005282:	4b8d      	ldr	r3, [pc, #564]	@ (80054b8 <UART_SetConfig+0x2d0>)
 8005284:	429a      	cmp	r2, r3
 8005286:	d104      	bne.n	8005292 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005288:	f7fe fac6 	bl	8003818 <HAL_RCC_GetPCLK2Freq>
 800528c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005290:	e003      	b.n	800529a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005292:	f7fe faad 	bl	80037f0 <HAL_RCC_GetPCLK1Freq>
 8005296:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800529a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800529e:	69db      	ldr	r3, [r3, #28]
 80052a0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80052a4:	f040 810c 	bne.w	80054c0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80052a8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80052ac:	2200      	movs	r2, #0
 80052ae:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80052b2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80052b6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80052ba:	4622      	mov	r2, r4
 80052bc:	462b      	mov	r3, r5
 80052be:	1891      	adds	r1, r2, r2
 80052c0:	65b9      	str	r1, [r7, #88]	@ 0x58
 80052c2:	415b      	adcs	r3, r3
 80052c4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80052c6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80052ca:	4621      	mov	r1, r4
 80052cc:	eb12 0801 	adds.w	r8, r2, r1
 80052d0:	4629      	mov	r1, r5
 80052d2:	eb43 0901 	adc.w	r9, r3, r1
 80052d6:	f04f 0200 	mov.w	r2, #0
 80052da:	f04f 0300 	mov.w	r3, #0
 80052de:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80052e2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80052e6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80052ea:	4690      	mov	r8, r2
 80052ec:	4699      	mov	r9, r3
 80052ee:	4623      	mov	r3, r4
 80052f0:	eb18 0303 	adds.w	r3, r8, r3
 80052f4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80052f8:	462b      	mov	r3, r5
 80052fa:	eb49 0303 	adc.w	r3, r9, r3
 80052fe:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005302:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005306:	685b      	ldr	r3, [r3, #4]
 8005308:	2200      	movs	r2, #0
 800530a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800530e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005312:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005316:	460b      	mov	r3, r1
 8005318:	18db      	adds	r3, r3, r3
 800531a:	653b      	str	r3, [r7, #80]	@ 0x50
 800531c:	4613      	mov	r3, r2
 800531e:	eb42 0303 	adc.w	r3, r2, r3
 8005322:	657b      	str	r3, [r7, #84]	@ 0x54
 8005324:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005328:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800532c:	f7fa ffb0 	bl	8000290 <__aeabi_uldivmod>
 8005330:	4602      	mov	r2, r0
 8005332:	460b      	mov	r3, r1
 8005334:	4b61      	ldr	r3, [pc, #388]	@ (80054bc <UART_SetConfig+0x2d4>)
 8005336:	fba3 2302 	umull	r2, r3, r3, r2
 800533a:	095b      	lsrs	r3, r3, #5
 800533c:	011c      	lsls	r4, r3, #4
 800533e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005342:	2200      	movs	r2, #0
 8005344:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005348:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800534c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005350:	4642      	mov	r2, r8
 8005352:	464b      	mov	r3, r9
 8005354:	1891      	adds	r1, r2, r2
 8005356:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005358:	415b      	adcs	r3, r3
 800535a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800535c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005360:	4641      	mov	r1, r8
 8005362:	eb12 0a01 	adds.w	sl, r2, r1
 8005366:	4649      	mov	r1, r9
 8005368:	eb43 0b01 	adc.w	fp, r3, r1
 800536c:	f04f 0200 	mov.w	r2, #0
 8005370:	f04f 0300 	mov.w	r3, #0
 8005374:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005378:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800537c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005380:	4692      	mov	sl, r2
 8005382:	469b      	mov	fp, r3
 8005384:	4643      	mov	r3, r8
 8005386:	eb1a 0303 	adds.w	r3, sl, r3
 800538a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800538e:	464b      	mov	r3, r9
 8005390:	eb4b 0303 	adc.w	r3, fp, r3
 8005394:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005398:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800539c:	685b      	ldr	r3, [r3, #4]
 800539e:	2200      	movs	r2, #0
 80053a0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80053a4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80053a8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80053ac:	460b      	mov	r3, r1
 80053ae:	18db      	adds	r3, r3, r3
 80053b0:	643b      	str	r3, [r7, #64]	@ 0x40
 80053b2:	4613      	mov	r3, r2
 80053b4:	eb42 0303 	adc.w	r3, r2, r3
 80053b8:	647b      	str	r3, [r7, #68]	@ 0x44
 80053ba:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80053be:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80053c2:	f7fa ff65 	bl	8000290 <__aeabi_uldivmod>
 80053c6:	4602      	mov	r2, r0
 80053c8:	460b      	mov	r3, r1
 80053ca:	4611      	mov	r1, r2
 80053cc:	4b3b      	ldr	r3, [pc, #236]	@ (80054bc <UART_SetConfig+0x2d4>)
 80053ce:	fba3 2301 	umull	r2, r3, r3, r1
 80053d2:	095b      	lsrs	r3, r3, #5
 80053d4:	2264      	movs	r2, #100	@ 0x64
 80053d6:	fb02 f303 	mul.w	r3, r2, r3
 80053da:	1acb      	subs	r3, r1, r3
 80053dc:	00db      	lsls	r3, r3, #3
 80053de:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80053e2:	4b36      	ldr	r3, [pc, #216]	@ (80054bc <UART_SetConfig+0x2d4>)
 80053e4:	fba3 2302 	umull	r2, r3, r3, r2
 80053e8:	095b      	lsrs	r3, r3, #5
 80053ea:	005b      	lsls	r3, r3, #1
 80053ec:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80053f0:	441c      	add	r4, r3
 80053f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80053f6:	2200      	movs	r2, #0
 80053f8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80053fc:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005400:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005404:	4642      	mov	r2, r8
 8005406:	464b      	mov	r3, r9
 8005408:	1891      	adds	r1, r2, r2
 800540a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800540c:	415b      	adcs	r3, r3
 800540e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005410:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005414:	4641      	mov	r1, r8
 8005416:	1851      	adds	r1, r2, r1
 8005418:	6339      	str	r1, [r7, #48]	@ 0x30
 800541a:	4649      	mov	r1, r9
 800541c:	414b      	adcs	r3, r1
 800541e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005420:	f04f 0200 	mov.w	r2, #0
 8005424:	f04f 0300 	mov.w	r3, #0
 8005428:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800542c:	4659      	mov	r1, fp
 800542e:	00cb      	lsls	r3, r1, #3
 8005430:	4651      	mov	r1, sl
 8005432:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005436:	4651      	mov	r1, sl
 8005438:	00ca      	lsls	r2, r1, #3
 800543a:	4610      	mov	r0, r2
 800543c:	4619      	mov	r1, r3
 800543e:	4603      	mov	r3, r0
 8005440:	4642      	mov	r2, r8
 8005442:	189b      	adds	r3, r3, r2
 8005444:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005448:	464b      	mov	r3, r9
 800544a:	460a      	mov	r2, r1
 800544c:	eb42 0303 	adc.w	r3, r2, r3
 8005450:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005454:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005458:	685b      	ldr	r3, [r3, #4]
 800545a:	2200      	movs	r2, #0
 800545c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005460:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005464:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005468:	460b      	mov	r3, r1
 800546a:	18db      	adds	r3, r3, r3
 800546c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800546e:	4613      	mov	r3, r2
 8005470:	eb42 0303 	adc.w	r3, r2, r3
 8005474:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005476:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800547a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800547e:	f7fa ff07 	bl	8000290 <__aeabi_uldivmod>
 8005482:	4602      	mov	r2, r0
 8005484:	460b      	mov	r3, r1
 8005486:	4b0d      	ldr	r3, [pc, #52]	@ (80054bc <UART_SetConfig+0x2d4>)
 8005488:	fba3 1302 	umull	r1, r3, r3, r2
 800548c:	095b      	lsrs	r3, r3, #5
 800548e:	2164      	movs	r1, #100	@ 0x64
 8005490:	fb01 f303 	mul.w	r3, r1, r3
 8005494:	1ad3      	subs	r3, r2, r3
 8005496:	00db      	lsls	r3, r3, #3
 8005498:	3332      	adds	r3, #50	@ 0x32
 800549a:	4a08      	ldr	r2, [pc, #32]	@ (80054bc <UART_SetConfig+0x2d4>)
 800549c:	fba2 2303 	umull	r2, r3, r2, r3
 80054a0:	095b      	lsrs	r3, r3, #5
 80054a2:	f003 0207 	and.w	r2, r3, #7
 80054a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	4422      	add	r2, r4
 80054ae:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80054b0:	e106      	b.n	80056c0 <UART_SetConfig+0x4d8>
 80054b2:	bf00      	nop
 80054b4:	40011000 	.word	0x40011000
 80054b8:	40011400 	.word	0x40011400
 80054bc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80054c0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80054c4:	2200      	movs	r2, #0
 80054c6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80054ca:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80054ce:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80054d2:	4642      	mov	r2, r8
 80054d4:	464b      	mov	r3, r9
 80054d6:	1891      	adds	r1, r2, r2
 80054d8:	6239      	str	r1, [r7, #32]
 80054da:	415b      	adcs	r3, r3
 80054dc:	627b      	str	r3, [r7, #36]	@ 0x24
 80054de:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80054e2:	4641      	mov	r1, r8
 80054e4:	1854      	adds	r4, r2, r1
 80054e6:	4649      	mov	r1, r9
 80054e8:	eb43 0501 	adc.w	r5, r3, r1
 80054ec:	f04f 0200 	mov.w	r2, #0
 80054f0:	f04f 0300 	mov.w	r3, #0
 80054f4:	00eb      	lsls	r3, r5, #3
 80054f6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80054fa:	00e2      	lsls	r2, r4, #3
 80054fc:	4614      	mov	r4, r2
 80054fe:	461d      	mov	r5, r3
 8005500:	4643      	mov	r3, r8
 8005502:	18e3      	adds	r3, r4, r3
 8005504:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005508:	464b      	mov	r3, r9
 800550a:	eb45 0303 	adc.w	r3, r5, r3
 800550e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005512:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005516:	685b      	ldr	r3, [r3, #4]
 8005518:	2200      	movs	r2, #0
 800551a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800551e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005522:	f04f 0200 	mov.w	r2, #0
 8005526:	f04f 0300 	mov.w	r3, #0
 800552a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800552e:	4629      	mov	r1, r5
 8005530:	008b      	lsls	r3, r1, #2
 8005532:	4621      	mov	r1, r4
 8005534:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005538:	4621      	mov	r1, r4
 800553a:	008a      	lsls	r2, r1, #2
 800553c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005540:	f7fa fea6 	bl	8000290 <__aeabi_uldivmod>
 8005544:	4602      	mov	r2, r0
 8005546:	460b      	mov	r3, r1
 8005548:	4b60      	ldr	r3, [pc, #384]	@ (80056cc <UART_SetConfig+0x4e4>)
 800554a:	fba3 2302 	umull	r2, r3, r3, r2
 800554e:	095b      	lsrs	r3, r3, #5
 8005550:	011c      	lsls	r4, r3, #4
 8005552:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005556:	2200      	movs	r2, #0
 8005558:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800555c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005560:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005564:	4642      	mov	r2, r8
 8005566:	464b      	mov	r3, r9
 8005568:	1891      	adds	r1, r2, r2
 800556a:	61b9      	str	r1, [r7, #24]
 800556c:	415b      	adcs	r3, r3
 800556e:	61fb      	str	r3, [r7, #28]
 8005570:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005574:	4641      	mov	r1, r8
 8005576:	1851      	adds	r1, r2, r1
 8005578:	6139      	str	r1, [r7, #16]
 800557a:	4649      	mov	r1, r9
 800557c:	414b      	adcs	r3, r1
 800557e:	617b      	str	r3, [r7, #20]
 8005580:	f04f 0200 	mov.w	r2, #0
 8005584:	f04f 0300 	mov.w	r3, #0
 8005588:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800558c:	4659      	mov	r1, fp
 800558e:	00cb      	lsls	r3, r1, #3
 8005590:	4651      	mov	r1, sl
 8005592:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005596:	4651      	mov	r1, sl
 8005598:	00ca      	lsls	r2, r1, #3
 800559a:	4610      	mov	r0, r2
 800559c:	4619      	mov	r1, r3
 800559e:	4603      	mov	r3, r0
 80055a0:	4642      	mov	r2, r8
 80055a2:	189b      	adds	r3, r3, r2
 80055a4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80055a8:	464b      	mov	r3, r9
 80055aa:	460a      	mov	r2, r1
 80055ac:	eb42 0303 	adc.w	r3, r2, r3
 80055b0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80055b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055b8:	685b      	ldr	r3, [r3, #4]
 80055ba:	2200      	movs	r2, #0
 80055bc:	67bb      	str	r3, [r7, #120]	@ 0x78
 80055be:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80055c0:	f04f 0200 	mov.w	r2, #0
 80055c4:	f04f 0300 	mov.w	r3, #0
 80055c8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80055cc:	4649      	mov	r1, r9
 80055ce:	008b      	lsls	r3, r1, #2
 80055d0:	4641      	mov	r1, r8
 80055d2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80055d6:	4641      	mov	r1, r8
 80055d8:	008a      	lsls	r2, r1, #2
 80055da:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80055de:	f7fa fe57 	bl	8000290 <__aeabi_uldivmod>
 80055e2:	4602      	mov	r2, r0
 80055e4:	460b      	mov	r3, r1
 80055e6:	4611      	mov	r1, r2
 80055e8:	4b38      	ldr	r3, [pc, #224]	@ (80056cc <UART_SetConfig+0x4e4>)
 80055ea:	fba3 2301 	umull	r2, r3, r3, r1
 80055ee:	095b      	lsrs	r3, r3, #5
 80055f0:	2264      	movs	r2, #100	@ 0x64
 80055f2:	fb02 f303 	mul.w	r3, r2, r3
 80055f6:	1acb      	subs	r3, r1, r3
 80055f8:	011b      	lsls	r3, r3, #4
 80055fa:	3332      	adds	r3, #50	@ 0x32
 80055fc:	4a33      	ldr	r2, [pc, #204]	@ (80056cc <UART_SetConfig+0x4e4>)
 80055fe:	fba2 2303 	umull	r2, r3, r2, r3
 8005602:	095b      	lsrs	r3, r3, #5
 8005604:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005608:	441c      	add	r4, r3
 800560a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800560e:	2200      	movs	r2, #0
 8005610:	673b      	str	r3, [r7, #112]	@ 0x70
 8005612:	677a      	str	r2, [r7, #116]	@ 0x74
 8005614:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005618:	4642      	mov	r2, r8
 800561a:	464b      	mov	r3, r9
 800561c:	1891      	adds	r1, r2, r2
 800561e:	60b9      	str	r1, [r7, #8]
 8005620:	415b      	adcs	r3, r3
 8005622:	60fb      	str	r3, [r7, #12]
 8005624:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005628:	4641      	mov	r1, r8
 800562a:	1851      	adds	r1, r2, r1
 800562c:	6039      	str	r1, [r7, #0]
 800562e:	4649      	mov	r1, r9
 8005630:	414b      	adcs	r3, r1
 8005632:	607b      	str	r3, [r7, #4]
 8005634:	f04f 0200 	mov.w	r2, #0
 8005638:	f04f 0300 	mov.w	r3, #0
 800563c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005640:	4659      	mov	r1, fp
 8005642:	00cb      	lsls	r3, r1, #3
 8005644:	4651      	mov	r1, sl
 8005646:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800564a:	4651      	mov	r1, sl
 800564c:	00ca      	lsls	r2, r1, #3
 800564e:	4610      	mov	r0, r2
 8005650:	4619      	mov	r1, r3
 8005652:	4603      	mov	r3, r0
 8005654:	4642      	mov	r2, r8
 8005656:	189b      	adds	r3, r3, r2
 8005658:	66bb      	str	r3, [r7, #104]	@ 0x68
 800565a:	464b      	mov	r3, r9
 800565c:	460a      	mov	r2, r1
 800565e:	eb42 0303 	adc.w	r3, r2, r3
 8005662:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005664:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005668:	685b      	ldr	r3, [r3, #4]
 800566a:	2200      	movs	r2, #0
 800566c:	663b      	str	r3, [r7, #96]	@ 0x60
 800566e:	667a      	str	r2, [r7, #100]	@ 0x64
 8005670:	f04f 0200 	mov.w	r2, #0
 8005674:	f04f 0300 	mov.w	r3, #0
 8005678:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800567c:	4649      	mov	r1, r9
 800567e:	008b      	lsls	r3, r1, #2
 8005680:	4641      	mov	r1, r8
 8005682:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005686:	4641      	mov	r1, r8
 8005688:	008a      	lsls	r2, r1, #2
 800568a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800568e:	f7fa fdff 	bl	8000290 <__aeabi_uldivmod>
 8005692:	4602      	mov	r2, r0
 8005694:	460b      	mov	r3, r1
 8005696:	4b0d      	ldr	r3, [pc, #52]	@ (80056cc <UART_SetConfig+0x4e4>)
 8005698:	fba3 1302 	umull	r1, r3, r3, r2
 800569c:	095b      	lsrs	r3, r3, #5
 800569e:	2164      	movs	r1, #100	@ 0x64
 80056a0:	fb01 f303 	mul.w	r3, r1, r3
 80056a4:	1ad3      	subs	r3, r2, r3
 80056a6:	011b      	lsls	r3, r3, #4
 80056a8:	3332      	adds	r3, #50	@ 0x32
 80056aa:	4a08      	ldr	r2, [pc, #32]	@ (80056cc <UART_SetConfig+0x4e4>)
 80056ac:	fba2 2303 	umull	r2, r3, r2, r3
 80056b0:	095b      	lsrs	r3, r3, #5
 80056b2:	f003 020f 	and.w	r2, r3, #15
 80056b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	4422      	add	r2, r4
 80056be:	609a      	str	r2, [r3, #8]
}
 80056c0:	bf00      	nop
 80056c2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80056c6:	46bd      	mov	sp, r7
 80056c8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80056cc:	51eb851f 	.word	0x51eb851f

080056d0 <queInit>:
 */
#include "circled_que.h"

#define QUE_IS_FULL 1

void queInit(CircleQue_tpye* que){
 80056d0:	b480      	push	{r7}
 80056d2:	b083      	sub	sp, #12
 80056d4:	af00      	add	r7, sp, #0
 80056d6:	6078      	str	r0, [r7, #4]
	que->top = 0;
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	2200      	movs	r2, #0
 80056dc:	601a      	str	r2, [r3, #0]
	que->tail = 0;
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	2200      	movs	r2, #0
 80056e2:	605a      	str	r2, [r3, #4]
}
 80056e4:	bf00      	nop
 80056e6:	370c      	adds	r7, #12
 80056e8:	46bd      	mov	sp, r7
 80056ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ee:	4770      	bx	lr

080056f0 <isQueFull>:

int isQueFull(CircleQue_tpye* que) {
 80056f0:	b480      	push	{r7}
 80056f2:	b083      	sub	sp, #12
 80056f4:	af00      	add	r7, sp, #0
 80056f6:	6078      	str	r0, [r7, #4]
	return que->top == (que->tail + 1) % QUE_SIZE;
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681a      	ldr	r2, [r3, #0]
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	685b      	ldr	r3, [r3, #4]
 8005700:	3301      	adds	r3, #1
 8005702:	4259      	negs	r1, r3
 8005704:	f003 0303 	and.w	r3, r3, #3
 8005708:	f001 0103 	and.w	r1, r1, #3
 800570c:	bf58      	it	pl
 800570e:	424b      	negpl	r3, r1
 8005710:	429a      	cmp	r2, r3
 8005712:	bf0c      	ite	eq
 8005714:	2301      	moveq	r3, #1
 8005716:	2300      	movne	r3, #0
 8005718:	b2db      	uxtb	r3, r3
}
 800571a:	4618      	mov	r0, r3
 800571c:	370c      	adds	r7, #12
 800571e:	46bd      	mov	sp, r7
 8005720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005724:	4770      	bx	lr

08005726 <isQueEmpty>:

int isQueEmpty(CircleQue_tpye* que) {
 8005726:	b480      	push	{r7}
 8005728:	b083      	sub	sp, #12
 800572a:	af00      	add	r7, sp, #0
 800572c:	6078      	str	r0, [r7, #4]
	return que->top == que->tail;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681a      	ldr	r2, [r3, #0]
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	685b      	ldr	r3, [r3, #4]
 8005736:	429a      	cmp	r2, r3
 8005738:	bf0c      	ite	eq
 800573a:	2301      	moveq	r3, #1
 800573c:	2300      	movne	r3, #0
 800573e:	b2db      	uxtb	r3, r3
}
 8005740:	4618      	mov	r0, r3
 8005742:	370c      	adds	r7, #12
 8005744:	46bd      	mov	sp, r7
 8005746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800574a:	4770      	bx	lr

0800574c <enQue>:

int enQue(CircleQue_tpye* que, void* data) {
 800574c:	b580      	push	{r7, lr}
 800574e:	b082      	sub	sp, #8
 8005750:	af00      	add	r7, sp, #0
 8005752:	6078      	str	r0, [r7, #4]
 8005754:	6039      	str	r1, [r7, #0]
	if(isQueFull(que)) return QUE_IS_FULL;
 8005756:	6878      	ldr	r0, [r7, #4]
 8005758:	f7ff ffca 	bl	80056f0 <isQueFull>
 800575c:	4603      	mov	r3, r0
 800575e:	2b00      	cmp	r3, #0
 8005760:	d001      	beq.n	8005766 <enQue+0x1a>
 8005762:	2301      	movs	r3, #1
 8005764:	e013      	b.n	800578e <enQue+0x42>
	que->queData[que->tail] = data;
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	685a      	ldr	r2, [r3, #4]
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	3202      	adds	r2, #2
 800576e:	6839      	ldr	r1, [r7, #0]
 8005770:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	que->tail = (que->tail + 1) % QUE_SIZE;
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	685b      	ldr	r3, [r3, #4]
 8005778:	3301      	adds	r3, #1
 800577a:	425a      	negs	r2, r3
 800577c:	f003 0303 	and.w	r3, r3, #3
 8005780:	f002 0203 	and.w	r2, r2, #3
 8005784:	bf58      	it	pl
 8005786:	4253      	negpl	r3, r2
 8005788:	687a      	ldr	r2, [r7, #4]
 800578a:	6053      	str	r3, [r2, #4]
	return 0;
 800578c:	2300      	movs	r3, #0
}
 800578e:	4618      	mov	r0, r3
 8005790:	3708      	adds	r7, #8
 8005792:	46bd      	mov	sp, r7
 8005794:	bd80      	pop	{r7, pc}

08005796 <deQue>:

void* deQue(CircleQue_tpye* que) {
 8005796:	b580      	push	{r7, lr}
 8005798:	b084      	sub	sp, #16
 800579a:	af00      	add	r7, sp, #0
 800579c:	6078      	str	r0, [r7, #4]
	if(isQueEmpty(que)) return 0;
 800579e:	6878      	ldr	r0, [r7, #4]
 80057a0:	f7ff ffc1 	bl	8005726 <isQueEmpty>
 80057a4:	4603      	mov	r3, r0
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d001      	beq.n	80057ae <deQue+0x18>
 80057aa:	2300      	movs	r3, #0
 80057ac:	e013      	b.n	80057d6 <deQue+0x40>
	void* data = que->queData[que->top];
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681a      	ldr	r2, [r3, #0]
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	3202      	adds	r2, #2
 80057b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80057ba:	60fb      	str	r3, [r7, #12]
	que->top = (que->top + 1) % QUE_SIZE;
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	3301      	adds	r3, #1
 80057c2:	425a      	negs	r2, r3
 80057c4:	f003 0303 	and.w	r3, r3, #3
 80057c8:	f002 0203 	and.w	r2, r2, #3
 80057cc:	bf58      	it	pl
 80057ce:	4253      	negpl	r3, r2
 80057d0:	687a      	ldr	r2, [r7, #4]
 80057d2:	6013      	str	r3, [r2, #0]
	return data;
 80057d4:	68fb      	ldr	r3, [r7, #12]
}
 80057d6:	4618      	mov	r0, r3
 80057d8:	3710      	adds	r7, #16
 80057da:	46bd      	mov	sp, r7
 80057dc:	bd80      	pop	{r7, pc}
	...

080057e0 <siprintf>:
 80057e0:	b40e      	push	{r1, r2, r3}
 80057e2:	b510      	push	{r4, lr}
 80057e4:	b09d      	sub	sp, #116	@ 0x74
 80057e6:	ab1f      	add	r3, sp, #124	@ 0x7c
 80057e8:	9002      	str	r0, [sp, #8]
 80057ea:	9006      	str	r0, [sp, #24]
 80057ec:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80057f0:	480a      	ldr	r0, [pc, #40]	@ (800581c <siprintf+0x3c>)
 80057f2:	9107      	str	r1, [sp, #28]
 80057f4:	9104      	str	r1, [sp, #16]
 80057f6:	490a      	ldr	r1, [pc, #40]	@ (8005820 <siprintf+0x40>)
 80057f8:	f853 2b04 	ldr.w	r2, [r3], #4
 80057fc:	9105      	str	r1, [sp, #20]
 80057fe:	2400      	movs	r4, #0
 8005800:	a902      	add	r1, sp, #8
 8005802:	6800      	ldr	r0, [r0, #0]
 8005804:	9301      	str	r3, [sp, #4]
 8005806:	941b      	str	r4, [sp, #108]	@ 0x6c
 8005808:	f000 f994 	bl	8005b34 <_svfiprintf_r>
 800580c:	9b02      	ldr	r3, [sp, #8]
 800580e:	701c      	strb	r4, [r3, #0]
 8005810:	b01d      	add	sp, #116	@ 0x74
 8005812:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005816:	b003      	add	sp, #12
 8005818:	4770      	bx	lr
 800581a:	bf00      	nop
 800581c:	20000084 	.word	0x20000084
 8005820:	ffff0208 	.word	0xffff0208

08005824 <memset>:
 8005824:	4402      	add	r2, r0
 8005826:	4603      	mov	r3, r0
 8005828:	4293      	cmp	r3, r2
 800582a:	d100      	bne.n	800582e <memset+0xa>
 800582c:	4770      	bx	lr
 800582e:	f803 1b01 	strb.w	r1, [r3], #1
 8005832:	e7f9      	b.n	8005828 <memset+0x4>

08005834 <__errno>:
 8005834:	4b01      	ldr	r3, [pc, #4]	@ (800583c <__errno+0x8>)
 8005836:	6818      	ldr	r0, [r3, #0]
 8005838:	4770      	bx	lr
 800583a:	bf00      	nop
 800583c:	20000084 	.word	0x20000084

08005840 <__libc_init_array>:
 8005840:	b570      	push	{r4, r5, r6, lr}
 8005842:	4d0d      	ldr	r5, [pc, #52]	@ (8005878 <__libc_init_array+0x38>)
 8005844:	4c0d      	ldr	r4, [pc, #52]	@ (800587c <__libc_init_array+0x3c>)
 8005846:	1b64      	subs	r4, r4, r5
 8005848:	10a4      	asrs	r4, r4, #2
 800584a:	2600      	movs	r6, #0
 800584c:	42a6      	cmp	r6, r4
 800584e:	d109      	bne.n	8005864 <__libc_init_array+0x24>
 8005850:	4d0b      	ldr	r5, [pc, #44]	@ (8005880 <__libc_init_array+0x40>)
 8005852:	4c0c      	ldr	r4, [pc, #48]	@ (8005884 <__libc_init_array+0x44>)
 8005854:	f000 fc64 	bl	8006120 <_init>
 8005858:	1b64      	subs	r4, r4, r5
 800585a:	10a4      	asrs	r4, r4, #2
 800585c:	2600      	movs	r6, #0
 800585e:	42a6      	cmp	r6, r4
 8005860:	d105      	bne.n	800586e <__libc_init_array+0x2e>
 8005862:	bd70      	pop	{r4, r5, r6, pc}
 8005864:	f855 3b04 	ldr.w	r3, [r5], #4
 8005868:	4798      	blx	r3
 800586a:	3601      	adds	r6, #1
 800586c:	e7ee      	b.n	800584c <__libc_init_array+0xc>
 800586e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005872:	4798      	blx	r3
 8005874:	3601      	adds	r6, #1
 8005876:	e7f2      	b.n	800585e <__libc_init_array+0x1e>
 8005878:	08006204 	.word	0x08006204
 800587c:	08006204 	.word	0x08006204
 8005880:	08006204 	.word	0x08006204
 8005884:	08006208 	.word	0x08006208

08005888 <__retarget_lock_acquire_recursive>:
 8005888:	4770      	bx	lr

0800588a <__retarget_lock_release_recursive>:
 800588a:	4770      	bx	lr

0800588c <_free_r>:
 800588c:	b538      	push	{r3, r4, r5, lr}
 800588e:	4605      	mov	r5, r0
 8005890:	2900      	cmp	r1, #0
 8005892:	d041      	beq.n	8005918 <_free_r+0x8c>
 8005894:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005898:	1f0c      	subs	r4, r1, #4
 800589a:	2b00      	cmp	r3, #0
 800589c:	bfb8      	it	lt
 800589e:	18e4      	addlt	r4, r4, r3
 80058a0:	f000 f8e0 	bl	8005a64 <__malloc_lock>
 80058a4:	4a1d      	ldr	r2, [pc, #116]	@ (800591c <_free_r+0x90>)
 80058a6:	6813      	ldr	r3, [r2, #0]
 80058a8:	b933      	cbnz	r3, 80058b8 <_free_r+0x2c>
 80058aa:	6063      	str	r3, [r4, #4]
 80058ac:	6014      	str	r4, [r2, #0]
 80058ae:	4628      	mov	r0, r5
 80058b0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80058b4:	f000 b8dc 	b.w	8005a70 <__malloc_unlock>
 80058b8:	42a3      	cmp	r3, r4
 80058ba:	d908      	bls.n	80058ce <_free_r+0x42>
 80058bc:	6820      	ldr	r0, [r4, #0]
 80058be:	1821      	adds	r1, r4, r0
 80058c0:	428b      	cmp	r3, r1
 80058c2:	bf01      	itttt	eq
 80058c4:	6819      	ldreq	r1, [r3, #0]
 80058c6:	685b      	ldreq	r3, [r3, #4]
 80058c8:	1809      	addeq	r1, r1, r0
 80058ca:	6021      	streq	r1, [r4, #0]
 80058cc:	e7ed      	b.n	80058aa <_free_r+0x1e>
 80058ce:	461a      	mov	r2, r3
 80058d0:	685b      	ldr	r3, [r3, #4]
 80058d2:	b10b      	cbz	r3, 80058d8 <_free_r+0x4c>
 80058d4:	42a3      	cmp	r3, r4
 80058d6:	d9fa      	bls.n	80058ce <_free_r+0x42>
 80058d8:	6811      	ldr	r1, [r2, #0]
 80058da:	1850      	adds	r0, r2, r1
 80058dc:	42a0      	cmp	r0, r4
 80058de:	d10b      	bne.n	80058f8 <_free_r+0x6c>
 80058e0:	6820      	ldr	r0, [r4, #0]
 80058e2:	4401      	add	r1, r0
 80058e4:	1850      	adds	r0, r2, r1
 80058e6:	4283      	cmp	r3, r0
 80058e8:	6011      	str	r1, [r2, #0]
 80058ea:	d1e0      	bne.n	80058ae <_free_r+0x22>
 80058ec:	6818      	ldr	r0, [r3, #0]
 80058ee:	685b      	ldr	r3, [r3, #4]
 80058f0:	6053      	str	r3, [r2, #4]
 80058f2:	4408      	add	r0, r1
 80058f4:	6010      	str	r0, [r2, #0]
 80058f6:	e7da      	b.n	80058ae <_free_r+0x22>
 80058f8:	d902      	bls.n	8005900 <_free_r+0x74>
 80058fa:	230c      	movs	r3, #12
 80058fc:	602b      	str	r3, [r5, #0]
 80058fe:	e7d6      	b.n	80058ae <_free_r+0x22>
 8005900:	6820      	ldr	r0, [r4, #0]
 8005902:	1821      	adds	r1, r4, r0
 8005904:	428b      	cmp	r3, r1
 8005906:	bf04      	itt	eq
 8005908:	6819      	ldreq	r1, [r3, #0]
 800590a:	685b      	ldreq	r3, [r3, #4]
 800590c:	6063      	str	r3, [r4, #4]
 800590e:	bf04      	itt	eq
 8005910:	1809      	addeq	r1, r1, r0
 8005912:	6021      	streq	r1, [r4, #0]
 8005914:	6054      	str	r4, [r2, #4]
 8005916:	e7ca      	b.n	80058ae <_free_r+0x22>
 8005918:	bd38      	pop	{r3, r4, r5, pc}
 800591a:	bf00      	nop
 800591c:	200003d8 	.word	0x200003d8

08005920 <sbrk_aligned>:
 8005920:	b570      	push	{r4, r5, r6, lr}
 8005922:	4e0f      	ldr	r6, [pc, #60]	@ (8005960 <sbrk_aligned+0x40>)
 8005924:	460c      	mov	r4, r1
 8005926:	6831      	ldr	r1, [r6, #0]
 8005928:	4605      	mov	r5, r0
 800592a:	b911      	cbnz	r1, 8005932 <sbrk_aligned+0x12>
 800592c:	f000 fba4 	bl	8006078 <_sbrk_r>
 8005930:	6030      	str	r0, [r6, #0]
 8005932:	4621      	mov	r1, r4
 8005934:	4628      	mov	r0, r5
 8005936:	f000 fb9f 	bl	8006078 <_sbrk_r>
 800593a:	1c43      	adds	r3, r0, #1
 800593c:	d103      	bne.n	8005946 <sbrk_aligned+0x26>
 800593e:	f04f 34ff 	mov.w	r4, #4294967295
 8005942:	4620      	mov	r0, r4
 8005944:	bd70      	pop	{r4, r5, r6, pc}
 8005946:	1cc4      	adds	r4, r0, #3
 8005948:	f024 0403 	bic.w	r4, r4, #3
 800594c:	42a0      	cmp	r0, r4
 800594e:	d0f8      	beq.n	8005942 <sbrk_aligned+0x22>
 8005950:	1a21      	subs	r1, r4, r0
 8005952:	4628      	mov	r0, r5
 8005954:	f000 fb90 	bl	8006078 <_sbrk_r>
 8005958:	3001      	adds	r0, #1
 800595a:	d1f2      	bne.n	8005942 <sbrk_aligned+0x22>
 800595c:	e7ef      	b.n	800593e <sbrk_aligned+0x1e>
 800595e:	bf00      	nop
 8005960:	200003d4 	.word	0x200003d4

08005964 <_malloc_r>:
 8005964:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005968:	1ccd      	adds	r5, r1, #3
 800596a:	f025 0503 	bic.w	r5, r5, #3
 800596e:	3508      	adds	r5, #8
 8005970:	2d0c      	cmp	r5, #12
 8005972:	bf38      	it	cc
 8005974:	250c      	movcc	r5, #12
 8005976:	2d00      	cmp	r5, #0
 8005978:	4606      	mov	r6, r0
 800597a:	db01      	blt.n	8005980 <_malloc_r+0x1c>
 800597c:	42a9      	cmp	r1, r5
 800597e:	d904      	bls.n	800598a <_malloc_r+0x26>
 8005980:	230c      	movs	r3, #12
 8005982:	6033      	str	r3, [r6, #0]
 8005984:	2000      	movs	r0, #0
 8005986:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800598a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005a60 <_malloc_r+0xfc>
 800598e:	f000 f869 	bl	8005a64 <__malloc_lock>
 8005992:	f8d8 3000 	ldr.w	r3, [r8]
 8005996:	461c      	mov	r4, r3
 8005998:	bb44      	cbnz	r4, 80059ec <_malloc_r+0x88>
 800599a:	4629      	mov	r1, r5
 800599c:	4630      	mov	r0, r6
 800599e:	f7ff ffbf 	bl	8005920 <sbrk_aligned>
 80059a2:	1c43      	adds	r3, r0, #1
 80059a4:	4604      	mov	r4, r0
 80059a6:	d158      	bne.n	8005a5a <_malloc_r+0xf6>
 80059a8:	f8d8 4000 	ldr.w	r4, [r8]
 80059ac:	4627      	mov	r7, r4
 80059ae:	2f00      	cmp	r7, #0
 80059b0:	d143      	bne.n	8005a3a <_malloc_r+0xd6>
 80059b2:	2c00      	cmp	r4, #0
 80059b4:	d04b      	beq.n	8005a4e <_malloc_r+0xea>
 80059b6:	6823      	ldr	r3, [r4, #0]
 80059b8:	4639      	mov	r1, r7
 80059ba:	4630      	mov	r0, r6
 80059bc:	eb04 0903 	add.w	r9, r4, r3
 80059c0:	f000 fb5a 	bl	8006078 <_sbrk_r>
 80059c4:	4581      	cmp	r9, r0
 80059c6:	d142      	bne.n	8005a4e <_malloc_r+0xea>
 80059c8:	6821      	ldr	r1, [r4, #0]
 80059ca:	1a6d      	subs	r5, r5, r1
 80059cc:	4629      	mov	r1, r5
 80059ce:	4630      	mov	r0, r6
 80059d0:	f7ff ffa6 	bl	8005920 <sbrk_aligned>
 80059d4:	3001      	adds	r0, #1
 80059d6:	d03a      	beq.n	8005a4e <_malloc_r+0xea>
 80059d8:	6823      	ldr	r3, [r4, #0]
 80059da:	442b      	add	r3, r5
 80059dc:	6023      	str	r3, [r4, #0]
 80059de:	f8d8 3000 	ldr.w	r3, [r8]
 80059e2:	685a      	ldr	r2, [r3, #4]
 80059e4:	bb62      	cbnz	r2, 8005a40 <_malloc_r+0xdc>
 80059e6:	f8c8 7000 	str.w	r7, [r8]
 80059ea:	e00f      	b.n	8005a0c <_malloc_r+0xa8>
 80059ec:	6822      	ldr	r2, [r4, #0]
 80059ee:	1b52      	subs	r2, r2, r5
 80059f0:	d420      	bmi.n	8005a34 <_malloc_r+0xd0>
 80059f2:	2a0b      	cmp	r2, #11
 80059f4:	d917      	bls.n	8005a26 <_malloc_r+0xc2>
 80059f6:	1961      	adds	r1, r4, r5
 80059f8:	42a3      	cmp	r3, r4
 80059fa:	6025      	str	r5, [r4, #0]
 80059fc:	bf18      	it	ne
 80059fe:	6059      	strne	r1, [r3, #4]
 8005a00:	6863      	ldr	r3, [r4, #4]
 8005a02:	bf08      	it	eq
 8005a04:	f8c8 1000 	streq.w	r1, [r8]
 8005a08:	5162      	str	r2, [r4, r5]
 8005a0a:	604b      	str	r3, [r1, #4]
 8005a0c:	4630      	mov	r0, r6
 8005a0e:	f000 f82f 	bl	8005a70 <__malloc_unlock>
 8005a12:	f104 000b 	add.w	r0, r4, #11
 8005a16:	1d23      	adds	r3, r4, #4
 8005a18:	f020 0007 	bic.w	r0, r0, #7
 8005a1c:	1ac2      	subs	r2, r0, r3
 8005a1e:	bf1c      	itt	ne
 8005a20:	1a1b      	subne	r3, r3, r0
 8005a22:	50a3      	strne	r3, [r4, r2]
 8005a24:	e7af      	b.n	8005986 <_malloc_r+0x22>
 8005a26:	6862      	ldr	r2, [r4, #4]
 8005a28:	42a3      	cmp	r3, r4
 8005a2a:	bf0c      	ite	eq
 8005a2c:	f8c8 2000 	streq.w	r2, [r8]
 8005a30:	605a      	strne	r2, [r3, #4]
 8005a32:	e7eb      	b.n	8005a0c <_malloc_r+0xa8>
 8005a34:	4623      	mov	r3, r4
 8005a36:	6864      	ldr	r4, [r4, #4]
 8005a38:	e7ae      	b.n	8005998 <_malloc_r+0x34>
 8005a3a:	463c      	mov	r4, r7
 8005a3c:	687f      	ldr	r7, [r7, #4]
 8005a3e:	e7b6      	b.n	80059ae <_malloc_r+0x4a>
 8005a40:	461a      	mov	r2, r3
 8005a42:	685b      	ldr	r3, [r3, #4]
 8005a44:	42a3      	cmp	r3, r4
 8005a46:	d1fb      	bne.n	8005a40 <_malloc_r+0xdc>
 8005a48:	2300      	movs	r3, #0
 8005a4a:	6053      	str	r3, [r2, #4]
 8005a4c:	e7de      	b.n	8005a0c <_malloc_r+0xa8>
 8005a4e:	230c      	movs	r3, #12
 8005a50:	6033      	str	r3, [r6, #0]
 8005a52:	4630      	mov	r0, r6
 8005a54:	f000 f80c 	bl	8005a70 <__malloc_unlock>
 8005a58:	e794      	b.n	8005984 <_malloc_r+0x20>
 8005a5a:	6005      	str	r5, [r0, #0]
 8005a5c:	e7d6      	b.n	8005a0c <_malloc_r+0xa8>
 8005a5e:	bf00      	nop
 8005a60:	200003d8 	.word	0x200003d8

08005a64 <__malloc_lock>:
 8005a64:	4801      	ldr	r0, [pc, #4]	@ (8005a6c <__malloc_lock+0x8>)
 8005a66:	f7ff bf0f 	b.w	8005888 <__retarget_lock_acquire_recursive>
 8005a6a:	bf00      	nop
 8005a6c:	200003d0 	.word	0x200003d0

08005a70 <__malloc_unlock>:
 8005a70:	4801      	ldr	r0, [pc, #4]	@ (8005a78 <__malloc_unlock+0x8>)
 8005a72:	f7ff bf0a 	b.w	800588a <__retarget_lock_release_recursive>
 8005a76:	bf00      	nop
 8005a78:	200003d0 	.word	0x200003d0

08005a7c <__ssputs_r>:
 8005a7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005a80:	688e      	ldr	r6, [r1, #8]
 8005a82:	461f      	mov	r7, r3
 8005a84:	42be      	cmp	r6, r7
 8005a86:	680b      	ldr	r3, [r1, #0]
 8005a88:	4682      	mov	sl, r0
 8005a8a:	460c      	mov	r4, r1
 8005a8c:	4690      	mov	r8, r2
 8005a8e:	d82d      	bhi.n	8005aec <__ssputs_r+0x70>
 8005a90:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005a94:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005a98:	d026      	beq.n	8005ae8 <__ssputs_r+0x6c>
 8005a9a:	6965      	ldr	r5, [r4, #20]
 8005a9c:	6909      	ldr	r1, [r1, #16]
 8005a9e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005aa2:	eba3 0901 	sub.w	r9, r3, r1
 8005aa6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005aaa:	1c7b      	adds	r3, r7, #1
 8005aac:	444b      	add	r3, r9
 8005aae:	106d      	asrs	r5, r5, #1
 8005ab0:	429d      	cmp	r5, r3
 8005ab2:	bf38      	it	cc
 8005ab4:	461d      	movcc	r5, r3
 8005ab6:	0553      	lsls	r3, r2, #21
 8005ab8:	d527      	bpl.n	8005b0a <__ssputs_r+0x8e>
 8005aba:	4629      	mov	r1, r5
 8005abc:	f7ff ff52 	bl	8005964 <_malloc_r>
 8005ac0:	4606      	mov	r6, r0
 8005ac2:	b360      	cbz	r0, 8005b1e <__ssputs_r+0xa2>
 8005ac4:	6921      	ldr	r1, [r4, #16]
 8005ac6:	464a      	mov	r2, r9
 8005ac8:	f000 fae6 	bl	8006098 <memcpy>
 8005acc:	89a3      	ldrh	r3, [r4, #12]
 8005ace:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8005ad2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005ad6:	81a3      	strh	r3, [r4, #12]
 8005ad8:	6126      	str	r6, [r4, #16]
 8005ada:	6165      	str	r5, [r4, #20]
 8005adc:	444e      	add	r6, r9
 8005ade:	eba5 0509 	sub.w	r5, r5, r9
 8005ae2:	6026      	str	r6, [r4, #0]
 8005ae4:	60a5      	str	r5, [r4, #8]
 8005ae6:	463e      	mov	r6, r7
 8005ae8:	42be      	cmp	r6, r7
 8005aea:	d900      	bls.n	8005aee <__ssputs_r+0x72>
 8005aec:	463e      	mov	r6, r7
 8005aee:	6820      	ldr	r0, [r4, #0]
 8005af0:	4632      	mov	r2, r6
 8005af2:	4641      	mov	r1, r8
 8005af4:	f000 faa6 	bl	8006044 <memmove>
 8005af8:	68a3      	ldr	r3, [r4, #8]
 8005afa:	1b9b      	subs	r3, r3, r6
 8005afc:	60a3      	str	r3, [r4, #8]
 8005afe:	6823      	ldr	r3, [r4, #0]
 8005b00:	4433      	add	r3, r6
 8005b02:	6023      	str	r3, [r4, #0]
 8005b04:	2000      	movs	r0, #0
 8005b06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b0a:	462a      	mov	r2, r5
 8005b0c:	f000 fad2 	bl	80060b4 <_realloc_r>
 8005b10:	4606      	mov	r6, r0
 8005b12:	2800      	cmp	r0, #0
 8005b14:	d1e0      	bne.n	8005ad8 <__ssputs_r+0x5c>
 8005b16:	6921      	ldr	r1, [r4, #16]
 8005b18:	4650      	mov	r0, sl
 8005b1a:	f7ff feb7 	bl	800588c <_free_r>
 8005b1e:	230c      	movs	r3, #12
 8005b20:	f8ca 3000 	str.w	r3, [sl]
 8005b24:	89a3      	ldrh	r3, [r4, #12]
 8005b26:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005b2a:	81a3      	strh	r3, [r4, #12]
 8005b2c:	f04f 30ff 	mov.w	r0, #4294967295
 8005b30:	e7e9      	b.n	8005b06 <__ssputs_r+0x8a>
	...

08005b34 <_svfiprintf_r>:
 8005b34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b38:	4698      	mov	r8, r3
 8005b3a:	898b      	ldrh	r3, [r1, #12]
 8005b3c:	061b      	lsls	r3, r3, #24
 8005b3e:	b09d      	sub	sp, #116	@ 0x74
 8005b40:	4607      	mov	r7, r0
 8005b42:	460d      	mov	r5, r1
 8005b44:	4614      	mov	r4, r2
 8005b46:	d510      	bpl.n	8005b6a <_svfiprintf_r+0x36>
 8005b48:	690b      	ldr	r3, [r1, #16]
 8005b4a:	b973      	cbnz	r3, 8005b6a <_svfiprintf_r+0x36>
 8005b4c:	2140      	movs	r1, #64	@ 0x40
 8005b4e:	f7ff ff09 	bl	8005964 <_malloc_r>
 8005b52:	6028      	str	r0, [r5, #0]
 8005b54:	6128      	str	r0, [r5, #16]
 8005b56:	b930      	cbnz	r0, 8005b66 <_svfiprintf_r+0x32>
 8005b58:	230c      	movs	r3, #12
 8005b5a:	603b      	str	r3, [r7, #0]
 8005b5c:	f04f 30ff 	mov.w	r0, #4294967295
 8005b60:	b01d      	add	sp, #116	@ 0x74
 8005b62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b66:	2340      	movs	r3, #64	@ 0x40
 8005b68:	616b      	str	r3, [r5, #20]
 8005b6a:	2300      	movs	r3, #0
 8005b6c:	9309      	str	r3, [sp, #36]	@ 0x24
 8005b6e:	2320      	movs	r3, #32
 8005b70:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005b74:	f8cd 800c 	str.w	r8, [sp, #12]
 8005b78:	2330      	movs	r3, #48	@ 0x30
 8005b7a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8005d18 <_svfiprintf_r+0x1e4>
 8005b7e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005b82:	f04f 0901 	mov.w	r9, #1
 8005b86:	4623      	mov	r3, r4
 8005b88:	469a      	mov	sl, r3
 8005b8a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005b8e:	b10a      	cbz	r2, 8005b94 <_svfiprintf_r+0x60>
 8005b90:	2a25      	cmp	r2, #37	@ 0x25
 8005b92:	d1f9      	bne.n	8005b88 <_svfiprintf_r+0x54>
 8005b94:	ebba 0b04 	subs.w	fp, sl, r4
 8005b98:	d00b      	beq.n	8005bb2 <_svfiprintf_r+0x7e>
 8005b9a:	465b      	mov	r3, fp
 8005b9c:	4622      	mov	r2, r4
 8005b9e:	4629      	mov	r1, r5
 8005ba0:	4638      	mov	r0, r7
 8005ba2:	f7ff ff6b 	bl	8005a7c <__ssputs_r>
 8005ba6:	3001      	adds	r0, #1
 8005ba8:	f000 80a7 	beq.w	8005cfa <_svfiprintf_r+0x1c6>
 8005bac:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005bae:	445a      	add	r2, fp
 8005bb0:	9209      	str	r2, [sp, #36]	@ 0x24
 8005bb2:	f89a 3000 	ldrb.w	r3, [sl]
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	f000 809f 	beq.w	8005cfa <_svfiprintf_r+0x1c6>
 8005bbc:	2300      	movs	r3, #0
 8005bbe:	f04f 32ff 	mov.w	r2, #4294967295
 8005bc2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005bc6:	f10a 0a01 	add.w	sl, sl, #1
 8005bca:	9304      	str	r3, [sp, #16]
 8005bcc:	9307      	str	r3, [sp, #28]
 8005bce:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005bd2:	931a      	str	r3, [sp, #104]	@ 0x68
 8005bd4:	4654      	mov	r4, sl
 8005bd6:	2205      	movs	r2, #5
 8005bd8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005bdc:	484e      	ldr	r0, [pc, #312]	@ (8005d18 <_svfiprintf_r+0x1e4>)
 8005bde:	f7fa fb07 	bl	80001f0 <memchr>
 8005be2:	9a04      	ldr	r2, [sp, #16]
 8005be4:	b9d8      	cbnz	r0, 8005c1e <_svfiprintf_r+0xea>
 8005be6:	06d0      	lsls	r0, r2, #27
 8005be8:	bf44      	itt	mi
 8005bea:	2320      	movmi	r3, #32
 8005bec:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005bf0:	0711      	lsls	r1, r2, #28
 8005bf2:	bf44      	itt	mi
 8005bf4:	232b      	movmi	r3, #43	@ 0x2b
 8005bf6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005bfa:	f89a 3000 	ldrb.w	r3, [sl]
 8005bfe:	2b2a      	cmp	r3, #42	@ 0x2a
 8005c00:	d015      	beq.n	8005c2e <_svfiprintf_r+0xfa>
 8005c02:	9a07      	ldr	r2, [sp, #28]
 8005c04:	4654      	mov	r4, sl
 8005c06:	2000      	movs	r0, #0
 8005c08:	f04f 0c0a 	mov.w	ip, #10
 8005c0c:	4621      	mov	r1, r4
 8005c0e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005c12:	3b30      	subs	r3, #48	@ 0x30
 8005c14:	2b09      	cmp	r3, #9
 8005c16:	d94b      	bls.n	8005cb0 <_svfiprintf_r+0x17c>
 8005c18:	b1b0      	cbz	r0, 8005c48 <_svfiprintf_r+0x114>
 8005c1a:	9207      	str	r2, [sp, #28]
 8005c1c:	e014      	b.n	8005c48 <_svfiprintf_r+0x114>
 8005c1e:	eba0 0308 	sub.w	r3, r0, r8
 8005c22:	fa09 f303 	lsl.w	r3, r9, r3
 8005c26:	4313      	orrs	r3, r2
 8005c28:	9304      	str	r3, [sp, #16]
 8005c2a:	46a2      	mov	sl, r4
 8005c2c:	e7d2      	b.n	8005bd4 <_svfiprintf_r+0xa0>
 8005c2e:	9b03      	ldr	r3, [sp, #12]
 8005c30:	1d19      	adds	r1, r3, #4
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	9103      	str	r1, [sp, #12]
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	bfbb      	ittet	lt
 8005c3a:	425b      	neglt	r3, r3
 8005c3c:	f042 0202 	orrlt.w	r2, r2, #2
 8005c40:	9307      	strge	r3, [sp, #28]
 8005c42:	9307      	strlt	r3, [sp, #28]
 8005c44:	bfb8      	it	lt
 8005c46:	9204      	strlt	r2, [sp, #16]
 8005c48:	7823      	ldrb	r3, [r4, #0]
 8005c4a:	2b2e      	cmp	r3, #46	@ 0x2e
 8005c4c:	d10a      	bne.n	8005c64 <_svfiprintf_r+0x130>
 8005c4e:	7863      	ldrb	r3, [r4, #1]
 8005c50:	2b2a      	cmp	r3, #42	@ 0x2a
 8005c52:	d132      	bne.n	8005cba <_svfiprintf_r+0x186>
 8005c54:	9b03      	ldr	r3, [sp, #12]
 8005c56:	1d1a      	adds	r2, r3, #4
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	9203      	str	r2, [sp, #12]
 8005c5c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005c60:	3402      	adds	r4, #2
 8005c62:	9305      	str	r3, [sp, #20]
 8005c64:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8005d28 <_svfiprintf_r+0x1f4>
 8005c68:	7821      	ldrb	r1, [r4, #0]
 8005c6a:	2203      	movs	r2, #3
 8005c6c:	4650      	mov	r0, sl
 8005c6e:	f7fa fabf 	bl	80001f0 <memchr>
 8005c72:	b138      	cbz	r0, 8005c84 <_svfiprintf_r+0x150>
 8005c74:	9b04      	ldr	r3, [sp, #16]
 8005c76:	eba0 000a 	sub.w	r0, r0, sl
 8005c7a:	2240      	movs	r2, #64	@ 0x40
 8005c7c:	4082      	lsls	r2, r0
 8005c7e:	4313      	orrs	r3, r2
 8005c80:	3401      	adds	r4, #1
 8005c82:	9304      	str	r3, [sp, #16]
 8005c84:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005c88:	4824      	ldr	r0, [pc, #144]	@ (8005d1c <_svfiprintf_r+0x1e8>)
 8005c8a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005c8e:	2206      	movs	r2, #6
 8005c90:	f7fa faae 	bl	80001f0 <memchr>
 8005c94:	2800      	cmp	r0, #0
 8005c96:	d036      	beq.n	8005d06 <_svfiprintf_r+0x1d2>
 8005c98:	4b21      	ldr	r3, [pc, #132]	@ (8005d20 <_svfiprintf_r+0x1ec>)
 8005c9a:	bb1b      	cbnz	r3, 8005ce4 <_svfiprintf_r+0x1b0>
 8005c9c:	9b03      	ldr	r3, [sp, #12]
 8005c9e:	3307      	adds	r3, #7
 8005ca0:	f023 0307 	bic.w	r3, r3, #7
 8005ca4:	3308      	adds	r3, #8
 8005ca6:	9303      	str	r3, [sp, #12]
 8005ca8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005caa:	4433      	add	r3, r6
 8005cac:	9309      	str	r3, [sp, #36]	@ 0x24
 8005cae:	e76a      	b.n	8005b86 <_svfiprintf_r+0x52>
 8005cb0:	fb0c 3202 	mla	r2, ip, r2, r3
 8005cb4:	460c      	mov	r4, r1
 8005cb6:	2001      	movs	r0, #1
 8005cb8:	e7a8      	b.n	8005c0c <_svfiprintf_r+0xd8>
 8005cba:	2300      	movs	r3, #0
 8005cbc:	3401      	adds	r4, #1
 8005cbe:	9305      	str	r3, [sp, #20]
 8005cc0:	4619      	mov	r1, r3
 8005cc2:	f04f 0c0a 	mov.w	ip, #10
 8005cc6:	4620      	mov	r0, r4
 8005cc8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005ccc:	3a30      	subs	r2, #48	@ 0x30
 8005cce:	2a09      	cmp	r2, #9
 8005cd0:	d903      	bls.n	8005cda <_svfiprintf_r+0x1a6>
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d0c6      	beq.n	8005c64 <_svfiprintf_r+0x130>
 8005cd6:	9105      	str	r1, [sp, #20]
 8005cd8:	e7c4      	b.n	8005c64 <_svfiprintf_r+0x130>
 8005cda:	fb0c 2101 	mla	r1, ip, r1, r2
 8005cde:	4604      	mov	r4, r0
 8005ce0:	2301      	movs	r3, #1
 8005ce2:	e7f0      	b.n	8005cc6 <_svfiprintf_r+0x192>
 8005ce4:	ab03      	add	r3, sp, #12
 8005ce6:	9300      	str	r3, [sp, #0]
 8005ce8:	462a      	mov	r2, r5
 8005cea:	4b0e      	ldr	r3, [pc, #56]	@ (8005d24 <_svfiprintf_r+0x1f0>)
 8005cec:	a904      	add	r1, sp, #16
 8005cee:	4638      	mov	r0, r7
 8005cf0:	f3af 8000 	nop.w
 8005cf4:	1c42      	adds	r2, r0, #1
 8005cf6:	4606      	mov	r6, r0
 8005cf8:	d1d6      	bne.n	8005ca8 <_svfiprintf_r+0x174>
 8005cfa:	89ab      	ldrh	r3, [r5, #12]
 8005cfc:	065b      	lsls	r3, r3, #25
 8005cfe:	f53f af2d 	bmi.w	8005b5c <_svfiprintf_r+0x28>
 8005d02:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005d04:	e72c      	b.n	8005b60 <_svfiprintf_r+0x2c>
 8005d06:	ab03      	add	r3, sp, #12
 8005d08:	9300      	str	r3, [sp, #0]
 8005d0a:	462a      	mov	r2, r5
 8005d0c:	4b05      	ldr	r3, [pc, #20]	@ (8005d24 <_svfiprintf_r+0x1f0>)
 8005d0e:	a904      	add	r1, sp, #16
 8005d10:	4638      	mov	r0, r7
 8005d12:	f000 f879 	bl	8005e08 <_printf_i>
 8005d16:	e7ed      	b.n	8005cf4 <_svfiprintf_r+0x1c0>
 8005d18:	080061c8 	.word	0x080061c8
 8005d1c:	080061d2 	.word	0x080061d2
 8005d20:	00000000 	.word	0x00000000
 8005d24:	08005a7d 	.word	0x08005a7d
 8005d28:	080061ce 	.word	0x080061ce

08005d2c <_printf_common>:
 8005d2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005d30:	4616      	mov	r6, r2
 8005d32:	4698      	mov	r8, r3
 8005d34:	688a      	ldr	r2, [r1, #8]
 8005d36:	690b      	ldr	r3, [r1, #16]
 8005d38:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005d3c:	4293      	cmp	r3, r2
 8005d3e:	bfb8      	it	lt
 8005d40:	4613      	movlt	r3, r2
 8005d42:	6033      	str	r3, [r6, #0]
 8005d44:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005d48:	4607      	mov	r7, r0
 8005d4a:	460c      	mov	r4, r1
 8005d4c:	b10a      	cbz	r2, 8005d52 <_printf_common+0x26>
 8005d4e:	3301      	adds	r3, #1
 8005d50:	6033      	str	r3, [r6, #0]
 8005d52:	6823      	ldr	r3, [r4, #0]
 8005d54:	0699      	lsls	r1, r3, #26
 8005d56:	bf42      	ittt	mi
 8005d58:	6833      	ldrmi	r3, [r6, #0]
 8005d5a:	3302      	addmi	r3, #2
 8005d5c:	6033      	strmi	r3, [r6, #0]
 8005d5e:	6825      	ldr	r5, [r4, #0]
 8005d60:	f015 0506 	ands.w	r5, r5, #6
 8005d64:	d106      	bne.n	8005d74 <_printf_common+0x48>
 8005d66:	f104 0a19 	add.w	sl, r4, #25
 8005d6a:	68e3      	ldr	r3, [r4, #12]
 8005d6c:	6832      	ldr	r2, [r6, #0]
 8005d6e:	1a9b      	subs	r3, r3, r2
 8005d70:	42ab      	cmp	r3, r5
 8005d72:	dc26      	bgt.n	8005dc2 <_printf_common+0x96>
 8005d74:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005d78:	6822      	ldr	r2, [r4, #0]
 8005d7a:	3b00      	subs	r3, #0
 8005d7c:	bf18      	it	ne
 8005d7e:	2301      	movne	r3, #1
 8005d80:	0692      	lsls	r2, r2, #26
 8005d82:	d42b      	bmi.n	8005ddc <_printf_common+0xb0>
 8005d84:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005d88:	4641      	mov	r1, r8
 8005d8a:	4638      	mov	r0, r7
 8005d8c:	47c8      	blx	r9
 8005d8e:	3001      	adds	r0, #1
 8005d90:	d01e      	beq.n	8005dd0 <_printf_common+0xa4>
 8005d92:	6823      	ldr	r3, [r4, #0]
 8005d94:	6922      	ldr	r2, [r4, #16]
 8005d96:	f003 0306 	and.w	r3, r3, #6
 8005d9a:	2b04      	cmp	r3, #4
 8005d9c:	bf02      	ittt	eq
 8005d9e:	68e5      	ldreq	r5, [r4, #12]
 8005da0:	6833      	ldreq	r3, [r6, #0]
 8005da2:	1aed      	subeq	r5, r5, r3
 8005da4:	68a3      	ldr	r3, [r4, #8]
 8005da6:	bf0c      	ite	eq
 8005da8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005dac:	2500      	movne	r5, #0
 8005dae:	4293      	cmp	r3, r2
 8005db0:	bfc4      	itt	gt
 8005db2:	1a9b      	subgt	r3, r3, r2
 8005db4:	18ed      	addgt	r5, r5, r3
 8005db6:	2600      	movs	r6, #0
 8005db8:	341a      	adds	r4, #26
 8005dba:	42b5      	cmp	r5, r6
 8005dbc:	d11a      	bne.n	8005df4 <_printf_common+0xc8>
 8005dbe:	2000      	movs	r0, #0
 8005dc0:	e008      	b.n	8005dd4 <_printf_common+0xa8>
 8005dc2:	2301      	movs	r3, #1
 8005dc4:	4652      	mov	r2, sl
 8005dc6:	4641      	mov	r1, r8
 8005dc8:	4638      	mov	r0, r7
 8005dca:	47c8      	blx	r9
 8005dcc:	3001      	adds	r0, #1
 8005dce:	d103      	bne.n	8005dd8 <_printf_common+0xac>
 8005dd0:	f04f 30ff 	mov.w	r0, #4294967295
 8005dd4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005dd8:	3501      	adds	r5, #1
 8005dda:	e7c6      	b.n	8005d6a <_printf_common+0x3e>
 8005ddc:	18e1      	adds	r1, r4, r3
 8005dde:	1c5a      	adds	r2, r3, #1
 8005de0:	2030      	movs	r0, #48	@ 0x30
 8005de2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005de6:	4422      	add	r2, r4
 8005de8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005dec:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005df0:	3302      	adds	r3, #2
 8005df2:	e7c7      	b.n	8005d84 <_printf_common+0x58>
 8005df4:	2301      	movs	r3, #1
 8005df6:	4622      	mov	r2, r4
 8005df8:	4641      	mov	r1, r8
 8005dfa:	4638      	mov	r0, r7
 8005dfc:	47c8      	blx	r9
 8005dfe:	3001      	adds	r0, #1
 8005e00:	d0e6      	beq.n	8005dd0 <_printf_common+0xa4>
 8005e02:	3601      	adds	r6, #1
 8005e04:	e7d9      	b.n	8005dba <_printf_common+0x8e>
	...

08005e08 <_printf_i>:
 8005e08:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005e0c:	7e0f      	ldrb	r7, [r1, #24]
 8005e0e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005e10:	2f78      	cmp	r7, #120	@ 0x78
 8005e12:	4691      	mov	r9, r2
 8005e14:	4680      	mov	r8, r0
 8005e16:	460c      	mov	r4, r1
 8005e18:	469a      	mov	sl, r3
 8005e1a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005e1e:	d807      	bhi.n	8005e30 <_printf_i+0x28>
 8005e20:	2f62      	cmp	r7, #98	@ 0x62
 8005e22:	d80a      	bhi.n	8005e3a <_printf_i+0x32>
 8005e24:	2f00      	cmp	r7, #0
 8005e26:	f000 80d1 	beq.w	8005fcc <_printf_i+0x1c4>
 8005e2a:	2f58      	cmp	r7, #88	@ 0x58
 8005e2c:	f000 80b8 	beq.w	8005fa0 <_printf_i+0x198>
 8005e30:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005e34:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005e38:	e03a      	b.n	8005eb0 <_printf_i+0xa8>
 8005e3a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005e3e:	2b15      	cmp	r3, #21
 8005e40:	d8f6      	bhi.n	8005e30 <_printf_i+0x28>
 8005e42:	a101      	add	r1, pc, #4	@ (adr r1, 8005e48 <_printf_i+0x40>)
 8005e44:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005e48:	08005ea1 	.word	0x08005ea1
 8005e4c:	08005eb5 	.word	0x08005eb5
 8005e50:	08005e31 	.word	0x08005e31
 8005e54:	08005e31 	.word	0x08005e31
 8005e58:	08005e31 	.word	0x08005e31
 8005e5c:	08005e31 	.word	0x08005e31
 8005e60:	08005eb5 	.word	0x08005eb5
 8005e64:	08005e31 	.word	0x08005e31
 8005e68:	08005e31 	.word	0x08005e31
 8005e6c:	08005e31 	.word	0x08005e31
 8005e70:	08005e31 	.word	0x08005e31
 8005e74:	08005fb3 	.word	0x08005fb3
 8005e78:	08005edf 	.word	0x08005edf
 8005e7c:	08005f6d 	.word	0x08005f6d
 8005e80:	08005e31 	.word	0x08005e31
 8005e84:	08005e31 	.word	0x08005e31
 8005e88:	08005fd5 	.word	0x08005fd5
 8005e8c:	08005e31 	.word	0x08005e31
 8005e90:	08005edf 	.word	0x08005edf
 8005e94:	08005e31 	.word	0x08005e31
 8005e98:	08005e31 	.word	0x08005e31
 8005e9c:	08005f75 	.word	0x08005f75
 8005ea0:	6833      	ldr	r3, [r6, #0]
 8005ea2:	1d1a      	adds	r2, r3, #4
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	6032      	str	r2, [r6, #0]
 8005ea8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005eac:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005eb0:	2301      	movs	r3, #1
 8005eb2:	e09c      	b.n	8005fee <_printf_i+0x1e6>
 8005eb4:	6833      	ldr	r3, [r6, #0]
 8005eb6:	6820      	ldr	r0, [r4, #0]
 8005eb8:	1d19      	adds	r1, r3, #4
 8005eba:	6031      	str	r1, [r6, #0]
 8005ebc:	0606      	lsls	r6, r0, #24
 8005ebe:	d501      	bpl.n	8005ec4 <_printf_i+0xbc>
 8005ec0:	681d      	ldr	r5, [r3, #0]
 8005ec2:	e003      	b.n	8005ecc <_printf_i+0xc4>
 8005ec4:	0645      	lsls	r5, r0, #25
 8005ec6:	d5fb      	bpl.n	8005ec0 <_printf_i+0xb8>
 8005ec8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005ecc:	2d00      	cmp	r5, #0
 8005ece:	da03      	bge.n	8005ed8 <_printf_i+0xd0>
 8005ed0:	232d      	movs	r3, #45	@ 0x2d
 8005ed2:	426d      	negs	r5, r5
 8005ed4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005ed8:	4858      	ldr	r0, [pc, #352]	@ (800603c <_printf_i+0x234>)
 8005eda:	230a      	movs	r3, #10
 8005edc:	e011      	b.n	8005f02 <_printf_i+0xfa>
 8005ede:	6821      	ldr	r1, [r4, #0]
 8005ee0:	6833      	ldr	r3, [r6, #0]
 8005ee2:	0608      	lsls	r0, r1, #24
 8005ee4:	f853 5b04 	ldr.w	r5, [r3], #4
 8005ee8:	d402      	bmi.n	8005ef0 <_printf_i+0xe8>
 8005eea:	0649      	lsls	r1, r1, #25
 8005eec:	bf48      	it	mi
 8005eee:	b2ad      	uxthmi	r5, r5
 8005ef0:	2f6f      	cmp	r7, #111	@ 0x6f
 8005ef2:	4852      	ldr	r0, [pc, #328]	@ (800603c <_printf_i+0x234>)
 8005ef4:	6033      	str	r3, [r6, #0]
 8005ef6:	bf14      	ite	ne
 8005ef8:	230a      	movne	r3, #10
 8005efa:	2308      	moveq	r3, #8
 8005efc:	2100      	movs	r1, #0
 8005efe:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005f02:	6866      	ldr	r6, [r4, #4]
 8005f04:	60a6      	str	r6, [r4, #8]
 8005f06:	2e00      	cmp	r6, #0
 8005f08:	db05      	blt.n	8005f16 <_printf_i+0x10e>
 8005f0a:	6821      	ldr	r1, [r4, #0]
 8005f0c:	432e      	orrs	r6, r5
 8005f0e:	f021 0104 	bic.w	r1, r1, #4
 8005f12:	6021      	str	r1, [r4, #0]
 8005f14:	d04b      	beq.n	8005fae <_printf_i+0x1a6>
 8005f16:	4616      	mov	r6, r2
 8005f18:	fbb5 f1f3 	udiv	r1, r5, r3
 8005f1c:	fb03 5711 	mls	r7, r3, r1, r5
 8005f20:	5dc7      	ldrb	r7, [r0, r7]
 8005f22:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005f26:	462f      	mov	r7, r5
 8005f28:	42bb      	cmp	r3, r7
 8005f2a:	460d      	mov	r5, r1
 8005f2c:	d9f4      	bls.n	8005f18 <_printf_i+0x110>
 8005f2e:	2b08      	cmp	r3, #8
 8005f30:	d10b      	bne.n	8005f4a <_printf_i+0x142>
 8005f32:	6823      	ldr	r3, [r4, #0]
 8005f34:	07df      	lsls	r7, r3, #31
 8005f36:	d508      	bpl.n	8005f4a <_printf_i+0x142>
 8005f38:	6923      	ldr	r3, [r4, #16]
 8005f3a:	6861      	ldr	r1, [r4, #4]
 8005f3c:	4299      	cmp	r1, r3
 8005f3e:	bfde      	ittt	le
 8005f40:	2330      	movle	r3, #48	@ 0x30
 8005f42:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005f46:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005f4a:	1b92      	subs	r2, r2, r6
 8005f4c:	6122      	str	r2, [r4, #16]
 8005f4e:	f8cd a000 	str.w	sl, [sp]
 8005f52:	464b      	mov	r3, r9
 8005f54:	aa03      	add	r2, sp, #12
 8005f56:	4621      	mov	r1, r4
 8005f58:	4640      	mov	r0, r8
 8005f5a:	f7ff fee7 	bl	8005d2c <_printf_common>
 8005f5e:	3001      	adds	r0, #1
 8005f60:	d14a      	bne.n	8005ff8 <_printf_i+0x1f0>
 8005f62:	f04f 30ff 	mov.w	r0, #4294967295
 8005f66:	b004      	add	sp, #16
 8005f68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f6c:	6823      	ldr	r3, [r4, #0]
 8005f6e:	f043 0320 	orr.w	r3, r3, #32
 8005f72:	6023      	str	r3, [r4, #0]
 8005f74:	4832      	ldr	r0, [pc, #200]	@ (8006040 <_printf_i+0x238>)
 8005f76:	2778      	movs	r7, #120	@ 0x78
 8005f78:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005f7c:	6823      	ldr	r3, [r4, #0]
 8005f7e:	6831      	ldr	r1, [r6, #0]
 8005f80:	061f      	lsls	r7, r3, #24
 8005f82:	f851 5b04 	ldr.w	r5, [r1], #4
 8005f86:	d402      	bmi.n	8005f8e <_printf_i+0x186>
 8005f88:	065f      	lsls	r7, r3, #25
 8005f8a:	bf48      	it	mi
 8005f8c:	b2ad      	uxthmi	r5, r5
 8005f8e:	6031      	str	r1, [r6, #0]
 8005f90:	07d9      	lsls	r1, r3, #31
 8005f92:	bf44      	itt	mi
 8005f94:	f043 0320 	orrmi.w	r3, r3, #32
 8005f98:	6023      	strmi	r3, [r4, #0]
 8005f9a:	b11d      	cbz	r5, 8005fa4 <_printf_i+0x19c>
 8005f9c:	2310      	movs	r3, #16
 8005f9e:	e7ad      	b.n	8005efc <_printf_i+0xf4>
 8005fa0:	4826      	ldr	r0, [pc, #152]	@ (800603c <_printf_i+0x234>)
 8005fa2:	e7e9      	b.n	8005f78 <_printf_i+0x170>
 8005fa4:	6823      	ldr	r3, [r4, #0]
 8005fa6:	f023 0320 	bic.w	r3, r3, #32
 8005faa:	6023      	str	r3, [r4, #0]
 8005fac:	e7f6      	b.n	8005f9c <_printf_i+0x194>
 8005fae:	4616      	mov	r6, r2
 8005fb0:	e7bd      	b.n	8005f2e <_printf_i+0x126>
 8005fb2:	6833      	ldr	r3, [r6, #0]
 8005fb4:	6825      	ldr	r5, [r4, #0]
 8005fb6:	6961      	ldr	r1, [r4, #20]
 8005fb8:	1d18      	adds	r0, r3, #4
 8005fba:	6030      	str	r0, [r6, #0]
 8005fbc:	062e      	lsls	r6, r5, #24
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	d501      	bpl.n	8005fc6 <_printf_i+0x1be>
 8005fc2:	6019      	str	r1, [r3, #0]
 8005fc4:	e002      	b.n	8005fcc <_printf_i+0x1c4>
 8005fc6:	0668      	lsls	r0, r5, #25
 8005fc8:	d5fb      	bpl.n	8005fc2 <_printf_i+0x1ba>
 8005fca:	8019      	strh	r1, [r3, #0]
 8005fcc:	2300      	movs	r3, #0
 8005fce:	6123      	str	r3, [r4, #16]
 8005fd0:	4616      	mov	r6, r2
 8005fd2:	e7bc      	b.n	8005f4e <_printf_i+0x146>
 8005fd4:	6833      	ldr	r3, [r6, #0]
 8005fd6:	1d1a      	adds	r2, r3, #4
 8005fd8:	6032      	str	r2, [r6, #0]
 8005fda:	681e      	ldr	r6, [r3, #0]
 8005fdc:	6862      	ldr	r2, [r4, #4]
 8005fde:	2100      	movs	r1, #0
 8005fe0:	4630      	mov	r0, r6
 8005fe2:	f7fa f905 	bl	80001f0 <memchr>
 8005fe6:	b108      	cbz	r0, 8005fec <_printf_i+0x1e4>
 8005fe8:	1b80      	subs	r0, r0, r6
 8005fea:	6060      	str	r0, [r4, #4]
 8005fec:	6863      	ldr	r3, [r4, #4]
 8005fee:	6123      	str	r3, [r4, #16]
 8005ff0:	2300      	movs	r3, #0
 8005ff2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005ff6:	e7aa      	b.n	8005f4e <_printf_i+0x146>
 8005ff8:	6923      	ldr	r3, [r4, #16]
 8005ffa:	4632      	mov	r2, r6
 8005ffc:	4649      	mov	r1, r9
 8005ffe:	4640      	mov	r0, r8
 8006000:	47d0      	blx	sl
 8006002:	3001      	adds	r0, #1
 8006004:	d0ad      	beq.n	8005f62 <_printf_i+0x15a>
 8006006:	6823      	ldr	r3, [r4, #0]
 8006008:	079b      	lsls	r3, r3, #30
 800600a:	d413      	bmi.n	8006034 <_printf_i+0x22c>
 800600c:	68e0      	ldr	r0, [r4, #12]
 800600e:	9b03      	ldr	r3, [sp, #12]
 8006010:	4298      	cmp	r0, r3
 8006012:	bfb8      	it	lt
 8006014:	4618      	movlt	r0, r3
 8006016:	e7a6      	b.n	8005f66 <_printf_i+0x15e>
 8006018:	2301      	movs	r3, #1
 800601a:	4632      	mov	r2, r6
 800601c:	4649      	mov	r1, r9
 800601e:	4640      	mov	r0, r8
 8006020:	47d0      	blx	sl
 8006022:	3001      	adds	r0, #1
 8006024:	d09d      	beq.n	8005f62 <_printf_i+0x15a>
 8006026:	3501      	adds	r5, #1
 8006028:	68e3      	ldr	r3, [r4, #12]
 800602a:	9903      	ldr	r1, [sp, #12]
 800602c:	1a5b      	subs	r3, r3, r1
 800602e:	42ab      	cmp	r3, r5
 8006030:	dcf2      	bgt.n	8006018 <_printf_i+0x210>
 8006032:	e7eb      	b.n	800600c <_printf_i+0x204>
 8006034:	2500      	movs	r5, #0
 8006036:	f104 0619 	add.w	r6, r4, #25
 800603a:	e7f5      	b.n	8006028 <_printf_i+0x220>
 800603c:	080061d9 	.word	0x080061d9
 8006040:	080061ea 	.word	0x080061ea

08006044 <memmove>:
 8006044:	4288      	cmp	r0, r1
 8006046:	b510      	push	{r4, lr}
 8006048:	eb01 0402 	add.w	r4, r1, r2
 800604c:	d902      	bls.n	8006054 <memmove+0x10>
 800604e:	4284      	cmp	r4, r0
 8006050:	4623      	mov	r3, r4
 8006052:	d807      	bhi.n	8006064 <memmove+0x20>
 8006054:	1e43      	subs	r3, r0, #1
 8006056:	42a1      	cmp	r1, r4
 8006058:	d008      	beq.n	800606c <memmove+0x28>
 800605a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800605e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006062:	e7f8      	b.n	8006056 <memmove+0x12>
 8006064:	4402      	add	r2, r0
 8006066:	4601      	mov	r1, r0
 8006068:	428a      	cmp	r2, r1
 800606a:	d100      	bne.n	800606e <memmove+0x2a>
 800606c:	bd10      	pop	{r4, pc}
 800606e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006072:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006076:	e7f7      	b.n	8006068 <memmove+0x24>

08006078 <_sbrk_r>:
 8006078:	b538      	push	{r3, r4, r5, lr}
 800607a:	4d06      	ldr	r5, [pc, #24]	@ (8006094 <_sbrk_r+0x1c>)
 800607c:	2300      	movs	r3, #0
 800607e:	4604      	mov	r4, r0
 8006080:	4608      	mov	r0, r1
 8006082:	602b      	str	r3, [r5, #0]
 8006084:	f7fa fca8 	bl	80009d8 <_sbrk>
 8006088:	1c43      	adds	r3, r0, #1
 800608a:	d102      	bne.n	8006092 <_sbrk_r+0x1a>
 800608c:	682b      	ldr	r3, [r5, #0]
 800608e:	b103      	cbz	r3, 8006092 <_sbrk_r+0x1a>
 8006090:	6023      	str	r3, [r4, #0]
 8006092:	bd38      	pop	{r3, r4, r5, pc}
 8006094:	200003cc 	.word	0x200003cc

08006098 <memcpy>:
 8006098:	440a      	add	r2, r1
 800609a:	4291      	cmp	r1, r2
 800609c:	f100 33ff 	add.w	r3, r0, #4294967295
 80060a0:	d100      	bne.n	80060a4 <memcpy+0xc>
 80060a2:	4770      	bx	lr
 80060a4:	b510      	push	{r4, lr}
 80060a6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80060aa:	f803 4f01 	strb.w	r4, [r3, #1]!
 80060ae:	4291      	cmp	r1, r2
 80060b0:	d1f9      	bne.n	80060a6 <memcpy+0xe>
 80060b2:	bd10      	pop	{r4, pc}

080060b4 <_realloc_r>:
 80060b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80060b8:	4607      	mov	r7, r0
 80060ba:	4614      	mov	r4, r2
 80060bc:	460d      	mov	r5, r1
 80060be:	b921      	cbnz	r1, 80060ca <_realloc_r+0x16>
 80060c0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80060c4:	4611      	mov	r1, r2
 80060c6:	f7ff bc4d 	b.w	8005964 <_malloc_r>
 80060ca:	b92a      	cbnz	r2, 80060d8 <_realloc_r+0x24>
 80060cc:	f7ff fbde 	bl	800588c <_free_r>
 80060d0:	4625      	mov	r5, r4
 80060d2:	4628      	mov	r0, r5
 80060d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80060d8:	f000 f81a 	bl	8006110 <_malloc_usable_size_r>
 80060dc:	4284      	cmp	r4, r0
 80060de:	4606      	mov	r6, r0
 80060e0:	d802      	bhi.n	80060e8 <_realloc_r+0x34>
 80060e2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80060e6:	d8f4      	bhi.n	80060d2 <_realloc_r+0x1e>
 80060e8:	4621      	mov	r1, r4
 80060ea:	4638      	mov	r0, r7
 80060ec:	f7ff fc3a 	bl	8005964 <_malloc_r>
 80060f0:	4680      	mov	r8, r0
 80060f2:	b908      	cbnz	r0, 80060f8 <_realloc_r+0x44>
 80060f4:	4645      	mov	r5, r8
 80060f6:	e7ec      	b.n	80060d2 <_realloc_r+0x1e>
 80060f8:	42b4      	cmp	r4, r6
 80060fa:	4622      	mov	r2, r4
 80060fc:	4629      	mov	r1, r5
 80060fe:	bf28      	it	cs
 8006100:	4632      	movcs	r2, r6
 8006102:	f7ff ffc9 	bl	8006098 <memcpy>
 8006106:	4629      	mov	r1, r5
 8006108:	4638      	mov	r0, r7
 800610a:	f7ff fbbf 	bl	800588c <_free_r>
 800610e:	e7f1      	b.n	80060f4 <_realloc_r+0x40>

08006110 <_malloc_usable_size_r>:
 8006110:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006114:	1f18      	subs	r0, r3, #4
 8006116:	2b00      	cmp	r3, #0
 8006118:	bfbc      	itt	lt
 800611a:	580b      	ldrlt	r3, [r1, r0]
 800611c:	18c0      	addlt	r0, r0, r3
 800611e:	4770      	bx	lr

08006120 <_init>:
 8006120:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006122:	bf00      	nop
 8006124:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006126:	bc08      	pop	{r3}
 8006128:	469e      	mov	lr, r3
 800612a:	4770      	bx	lr

0800612c <_fini>:
 800612c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800612e:	bf00      	nop
 8006130:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006132:	bc08      	pop	{r3}
 8006134:	469e      	mov	lr, r3
 8006136:	4770      	bx	lr
