{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1495662635459 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1495662635459 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 24 22:50:35 2017 " "Processing started: Wed May 24 22:50:35 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1495662635459 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1495662635459 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off microProcessor -c microProcessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off microProcessor -c microProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1495662635459 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1495662636053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-ram_arch " "Found design unit 1: ram-ram_arch" {  } { { "ram.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ram.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495662636459 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ram.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495662636459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495662636459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microprocessor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file microprocessor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 microProcessor-microProcessor_arch " "Found design unit 1: microProcessor-microProcessor_arch" {  } { { "microProcessor.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/microProcessor.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495662636459 ""} { "Info" "ISGN_ENTITY_NAME" "1 microProcessor " "Found entity 1: microProcessor" {  } { { "microProcessor.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/microProcessor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495662636459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495662636459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ual.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ual.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ual-arch_ual " "Found design unit 1: ual-arch_ual" {  } { { "ual.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ual.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495662636459 ""} { "Info" "ISGN_ENTITY_NAME" "1 ual " "Found entity 1: ual" {  } { { "ual.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ual.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495662636459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495662636459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-cpu_arch " "Found design unit 1: cpu-cpu_arch" {  } { { "cpu.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/cpu.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495662636459 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/cpu.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495662636459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495662636459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_gen-register_gen_arch " "Found design unit 1: register_gen-register_gen_arch" {  } { { "register_gen.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/register_gen.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495662636475 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_gen " "Found entity 1: register_gen" {  } { { "register_gen.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/register_gen.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495662636475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495662636475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_inc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_inc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_inc-register_inc_arch " "Found design unit 1: register_inc-register_inc_arch" {  } { { "register_inc.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/register_inc.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495662636475 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_inc " "Found entity 1: register_inc" {  } { { "register_inc.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/register_inc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495662636475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495662636475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ctr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctr-ctr_arch " "Found design unit 1: ctr-ctr_arch" {  } { { "ctr.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ctr.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495662636475 ""} { "Info" "ISGN_ENTITY_NAME" "1 ctr " "Found entity 1: ctr" {  } { { "ctr.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ctr.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495662636475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495662636475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_ual.vhd 3 1 " "Found 3 design units, including 1 entities, in source file tb_ual.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_ual-tb " "Found design unit 1: tb_ual-tb" {  } { { "tb_ual.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/tb_ual.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495662636475 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 cfg_tb_ual " "Found design unit 2: cfg_tb_ual" {  } { { "tb_ual.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/tb_ual.vhd" 81 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495662636475 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_ual " "Found entity 1: tb_ual" {  } { { "tb_ual.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/tb_ual.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495662636475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495662636475 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "microProcessor " "Elaborating entity \"microProcessor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1495662636522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:com_cpu " "Elaborating entity \"cpu\" for hierarchy \"cpu:com_cpu\"" {  } { { "microProcessor.vhd" "com_cpu" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/microProcessor.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495662636522 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ACC_ADR\[0\] cpu.vhd(60) " "Inferred latch for \"ACC_ADR\[0\]\" at cpu.vhd(60)" {  } { { "cpu.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/cpu.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495662636522 "|microProcessor|cpu:com_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ACC_ADR\[1\] cpu.vhd(60) " "Inferred latch for \"ACC_ADR\[1\]\" at cpu.vhd(60)" {  } { { "cpu.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/cpu.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495662636522 "|microProcessor|cpu:com_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ACC_ADR\[2\] cpu.vhd(60) " "Inferred latch for \"ACC_ADR\[2\]\" at cpu.vhd(60)" {  } { { "cpu.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/cpu.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495662636522 "|microProcessor|cpu:com_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ACC_ADR\[3\] cpu.vhd(60) " "Inferred latch for \"ACC_ADR\[3\]\" at cpu.vhd(60)" {  } { { "cpu.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/cpu.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495662636522 "|microProcessor|cpu:com_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ACC_ADR\[4\] cpu.vhd(60) " "Inferred latch for \"ACC_ADR\[4\]\" at cpu.vhd(60)" {  } { { "cpu.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/cpu.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495662636522 "|microProcessor|cpu:com_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ACC_ADR\[5\] cpu.vhd(60) " "Inferred latch for \"ACC_ADR\[5\]\" at cpu.vhd(60)" {  } { { "cpu.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/cpu.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495662636522 "|microProcessor|cpu:com_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ACC_ADR\[6\] cpu.vhd(60) " "Inferred latch for \"ACC_ADR\[6\]\" at cpu.vhd(60)" {  } { { "cpu.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/cpu.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495662636522 "|microProcessor|cpu:com_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ACC_ADR\[7\] cpu.vhd(60) " "Inferred latch for \"ACC_ADR\[7\]\" at cpu.vhd(60)" {  } { { "cpu.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/cpu.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495662636522 "|microProcessor|cpu:com_cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_gen cpu:com_cpu\|register_gen:BZ_reg " "Elaborating entity \"register_gen\" for hierarchy \"cpu:com_cpu\|register_gen:BZ_reg\"" {  } { { "cpu.vhd" "BZ_reg" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/cpu.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495662636522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctr cpu:com_cpu\|ctr:seq " "Elaborating entity \"ctr\" for hierarchy \"cpu:com_cpu\|ctr:seq\"" {  } { { "cpu.vhd" "seq" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/cpu.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495662636522 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C ctr.vhd(91) " "VHDL Process Statement warning at ctr.vhd(91): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ctr.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ctr.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495662636522 "|microProcessor|cpu:com_cpu|ctr:seq"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z ctr.vhd(98) " "VHDL Process Statement warning at ctr.vhd(98): signal \"Z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ctr.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ctr.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495662636522 "|microProcessor|cpu:com_cpu|ctr:seq"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LOAD_AD ctr.vhd(140) " "VHDL Process Statement warning at ctr.vhd(140): inferring latch(es) for signal or variable \"LOAD_AD\", which holds its previous value in one or more paths through the process" {  } { { "ctr.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ctr.vhd" 140 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1495662636522 "|microProcessor|cpu:com_cpu|ctr:seq"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LOAD_BZ ctr.vhd(140) " "VHDL Process Statement warning at ctr.vhd(140): inferring latch(es) for signal or variable \"LOAD_BZ\", which holds its previous value in one or more paths through the process" {  } { { "ctr.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ctr.vhd" 140 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1495662636522 "|microProcessor|cpu:com_cpu|ctr:seq"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LOAD_PC ctr.vhd(140) " "VHDL Process Statement warning at ctr.vhd(140): inferring latch(es) for signal or variable \"LOAD_PC\", which holds its previous value in one or more paths through the process" {  } { { "ctr.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ctr.vhd" 140 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1495662636522 "|microProcessor|cpu:com_cpu|ctr:seq"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "INC_CO ctr.vhd(140) " "VHDL Process Statement warning at ctr.vhd(140): inferring latch(es) for signal or variable \"INC_CO\", which holds its previous value in one or more paths through the process" {  } { { "ctr.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ctr.vhd" 140 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1495662636522 "|microProcessor|cpu:com_cpu|ctr:seq"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SEL_ADR ctr.vhd(140) " "VHDL Process Statement warning at ctr.vhd(140): inferring latch(es) for signal or variable \"SEL_ADR\", which holds its previous value in one or more paths through the process" {  } { { "ctr.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ctr.vhd" 140 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1495662636522 "|microProcessor|cpu:com_cpu|ctr:seq"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SEL_ACC ctr.vhd(140) " "VHDL Process Statement warning at ctr.vhd(140): inferring latch(es) for signal or variable \"SEL_ACC\", which holds its previous value in one or more paths through the process" {  } { { "ctr.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ctr.vhd" 140 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1495662636522 "|microProcessor|cpu:com_cpu|ctr:seq"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LOAD_ACC ctr.vhd(140) " "VHDL Process Statement warning at ctr.vhd(140): inferring latch(es) for signal or variable \"LOAD_ACC\", which holds its previous value in one or more paths through the process" {  } { { "ctr.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ctr.vhd" 140 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1495662636522 "|microProcessor|cpu:com_cpu|ctr:seq"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LOAD_I ctr.vhd(140) " "VHDL Process Statement warning at ctr.vhd(140): inferring latch(es) for signal or variable \"LOAD_I\", which holds its previous value in one or more paths through the process" {  } { { "ctr.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ctr.vhd" 140 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1495662636522 "|microProcessor|cpu:com_cpu|ctr:seq"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wr ctr.vhd(140) " "VHDL Process Statement warning at ctr.vhd(140): inferring latch(es) for signal or variable \"wr\", which holds its previous value in one or more paths through the process" {  } { { "ctr.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ctr.vhd" 140 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1495662636522 "|microProcessor|cpu:com_cpu|ctr:seq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr ctr.vhd(140) " "Inferred latch for \"wr\" at ctr.vhd(140)" {  } { { "ctr.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ctr.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495662636522 "|microProcessor|cpu:com_cpu|ctr:seq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LOAD_I ctr.vhd(140) " "Inferred latch for \"LOAD_I\" at ctr.vhd(140)" {  } { { "ctr.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ctr.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495662636522 "|microProcessor|cpu:com_cpu|ctr:seq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LOAD_ACC ctr.vhd(140) " "Inferred latch for \"LOAD_ACC\" at ctr.vhd(140)" {  } { { "ctr.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ctr.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495662636522 "|microProcessor|cpu:com_cpu|ctr:seq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SEL_ACC ctr.vhd(140) " "Inferred latch for \"SEL_ACC\" at ctr.vhd(140)" {  } { { "ctr.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ctr.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495662636522 "|microProcessor|cpu:com_cpu|ctr:seq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SEL_ADR ctr.vhd(140) " "Inferred latch for \"SEL_ADR\" at ctr.vhd(140)" {  } { { "ctr.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ctr.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495662636522 "|microProcessor|cpu:com_cpu|ctr:seq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INC_CO ctr.vhd(140) " "Inferred latch for \"INC_CO\" at ctr.vhd(140)" {  } { { "ctr.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ctr.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495662636522 "|microProcessor|cpu:com_cpu|ctr:seq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LOAD_PC ctr.vhd(140) " "Inferred latch for \"LOAD_PC\" at ctr.vhd(140)" {  } { { "ctr.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ctr.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495662636522 "|microProcessor|cpu:com_cpu|ctr:seq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LOAD_BZ ctr.vhd(140) " "Inferred latch for \"LOAD_BZ\" at ctr.vhd(140)" {  } { { "ctr.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ctr.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495662636522 "|microProcessor|cpu:com_cpu|ctr:seq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LOAD_AD ctr.vhd(140) " "Inferred latch for \"LOAD_AD\" at ctr.vhd(140)" {  } { { "ctr.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ctr.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495662636522 "|microProcessor|cpu:com_cpu|ctr:seq"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_gen cpu:com_cpu\|register_gen:I_reg " "Elaborating entity \"register_gen\" for hierarchy \"cpu:com_cpu\|register_gen:I_reg\"" {  } { { "cpu.vhd" "I_reg" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/cpu.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495662636522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_inc cpu:com_cpu\|register_inc:PC_reg " "Elaborating entity \"register_inc\" for hierarchy \"cpu:com_cpu\|register_inc:PC_reg\"" {  } { { "cpu.vhd" "PC_reg" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/cpu.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495662636522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ual cpu:com_cpu\|ual:alu " "Elaborating entity \"ual\" for hierarchy \"cpu:com_cpu\|ual:alu\"" {  } { { "cpu.vhd" "alu" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/cpu.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495662636538 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp_res ual.vhd(18) " "VHDL Process Statement warning at ual.vhd(18): inferring latch(es) for signal or variable \"temp_res\", which holds its previous value in one or more paths through the process" {  } { { "ual.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ual.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1495662636538 "|microProcessor|cpu:com_cpu|ual:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_res\[0\] ual.vhd(18) " "Inferred latch for \"temp_res\[0\]\" at ual.vhd(18)" {  } { { "ual.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ual.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495662636538 "|microProcessor|cpu:com_cpu|ual:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_res\[1\] ual.vhd(18) " "Inferred latch for \"temp_res\[1\]\" at ual.vhd(18)" {  } { { "ual.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ual.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495662636538 "|microProcessor|cpu:com_cpu|ual:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_res\[2\] ual.vhd(18) " "Inferred latch for \"temp_res\[2\]\" at ual.vhd(18)" {  } { { "ual.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ual.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495662636538 "|microProcessor|cpu:com_cpu|ual:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_res\[3\] ual.vhd(18) " "Inferred latch for \"temp_res\[3\]\" at ual.vhd(18)" {  } { { "ual.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ual.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495662636538 "|microProcessor|cpu:com_cpu|ual:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_res\[4\] ual.vhd(18) " "Inferred latch for \"temp_res\[4\]\" at ual.vhd(18)" {  } { { "ual.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ual.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495662636538 "|microProcessor|cpu:com_cpu|ual:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_res\[5\] ual.vhd(18) " "Inferred latch for \"temp_res\[5\]\" at ual.vhd(18)" {  } { { "ual.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ual.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495662636538 "|microProcessor|cpu:com_cpu|ual:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_res\[6\] ual.vhd(18) " "Inferred latch for \"temp_res\[6\]\" at ual.vhd(18)" {  } { { "ual.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ual.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495662636538 "|microProcessor|cpu:com_cpu|ual:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_res\[7\] ual.vhd(18) " "Inferred latch for \"temp_res\[7\]\" at ual.vhd(18)" {  } { { "ual.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ual.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495662636538 "|microProcessor|cpu:com_cpu|ual:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_res\[8\] ual.vhd(18) " "Inferred latch for \"temp_res\[8\]\" at ual.vhd(18)" {  } { { "ual.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ual.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495662636538 "|microProcessor|cpu:com_cpu|ual:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:mem " "Elaborating entity \"ram\" for hierarchy \"ram:mem\"" {  } { { "microProcessor.vhd" "mem" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/microProcessor.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495662636538 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "ram:mem\|mem " "RAM logic \"ram:mem\|mem\" is uninferred due to asynchronous read logic" {  } { { "ram.vhd" "mem" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ram.vhd" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1495662636678 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1495662636678 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "cpu:com_cpu\|ual:alu\|Add0 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"cpu:com_cpu\|ual:alu\|Add0\"" {  } { { "ual.vhd" "Add0" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ual.vhd" 34 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495662637647 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1495662637647 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:com_cpu\|ual:alu\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"cpu:com_cpu\|ual:alu\|lpm_add_sub:Add0\"" {  } { { "ual.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ual.vhd" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495662637678 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:com_cpu\|ual:alu\|lpm_add_sub:Add0 " "Instantiated megafunction \"cpu:com_cpu\|ual:alu\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495662637678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495662637678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495662637678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495662637678 ""}  } { { "ual.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ual.vhd" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1495662637678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rpi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rpi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rpi " "Found entity 1: add_sub_rpi" {  } { { "db/add_sub_rpi.tdf" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/db/add_sub_rpi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495662637741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495662637741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:com_cpu\|ctr:seq\|SEL_ADR " "Latch cpu:com_cpu\|ctr:seq\|SEL_ADR has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:com_cpu\|ctr:seq\|etat_present.exec_alu1 " "Ports D and ENA on the latch are fed by the same signal cpu:com_cpu\|ctr:seq\|etat_present.exec_alu1" {  } { { "ctr.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ctr.vhd" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495662638209 ""}  } { { "ctr.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ctr.vhd" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495662638209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:com_cpu\|ctr:seq\|LOAD_BZ " "Latch cpu:com_cpu\|ctr:seq\|LOAD_BZ has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:com_cpu\|ctr:seq\|etat_present.exec_out " "Ports D and ENA on the latch are fed by the same signal cpu:com_cpu\|ctr:seq\|etat_present.exec_out" {  } { { "ctr.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ctr.vhd" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495662638209 ""}  } { { "ctr.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ctr.vhd" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495662638209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:com_cpu\|ctr:seq\|wr " "Latch cpu:com_cpu\|ctr:seq\|wr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:com_cpu\|ctr:seq\|etat_present.exec_sta2 " "Ports D and ENA on the latch are fed by the same signal cpu:com_cpu\|ctr:seq\|etat_present.exec_sta2" {  } { { "ctr.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ctr.vhd" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495662638209 ""}  } { { "ctr.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ctr.vhd" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495662638209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:com_cpu\|ctr:seq\|LOAD_PC " "Latch cpu:com_cpu\|ctr:seq\|LOAD_PC has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:com_cpu\|ctr:seq\|etat_present.exec_jmp " "Ports D and ENA on the latch are fed by the same signal cpu:com_cpu\|ctr:seq\|etat_present.exec_jmp" {  } { { "ctr.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ctr.vhd" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495662638209 ""}  } { { "ctr.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ctr.vhd" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495662638209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:com_cpu\|ctr:seq\|INC_CO " "Latch cpu:com_cpu\|ctr:seq\|INC_CO has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:com_cpu\|ctr:seq\|etat_present.fetch " "Ports D and ENA on the latch are fed by the same signal cpu:com_cpu\|ctr:seq\|etat_present.fetch" {  } { { "ctr.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ctr.vhd" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495662638209 ""}  } { { "ctr.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ctr.vhd" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495662638209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:com_cpu\|ctr:seq\|LOAD_AD " "Latch cpu:com_cpu\|ctr:seq\|LOAD_AD has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:com_cpu\|ctr:seq\|etat_present.fetch2 " "Ports D and ENA on the latch are fed by the same signal cpu:com_cpu\|ctr:seq\|etat_present.fetch2" {  } { { "ctr.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ctr.vhd" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495662638209 ""}  } { { "ctr.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ctr.vhd" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495662638209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:com_cpu\|ual:alu\|temp_res\[0\] " "Latch cpu:com_cpu\|ual:alu\|temp_res\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:com_cpu\|register_gen:I_reg\|o\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:com_cpu\|register_gen:I_reg\|o\[0\]" {  } { { "register_gen.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/register_gen.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495662638225 ""}  } { { "ual.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ual.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495662638225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:com_cpu\|ctr:seq\|SEL_ACC " "Latch cpu:com_cpu\|ctr:seq\|SEL_ACC has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:com_cpu\|ctr:seq\|etat_present.exec_lda2 " "Ports D and ENA on the latch are fed by the same signal cpu:com_cpu\|ctr:seq\|etat_present.exec_lda2" {  } { { "ctr.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ctr.vhd" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495662638225 ""}  } { { "ctr.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ctr.vhd" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495662638225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:com_cpu\|ctr:seq\|LOAD_ACC " "Latch cpu:com_cpu\|ctr:seq\|LOAD_ACC has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:com_cpu\|ctr:seq\|etat_present.exec_alu2 " "Ports D and ENA on the latch are fed by the same signal cpu:com_cpu\|ctr:seq\|etat_present.exec_alu2" {  } { { "ctr.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ctr.vhd" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495662638225 ""}  } { { "ctr.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ctr.vhd" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495662638225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:com_cpu\|ual:alu\|temp_res\[4\] " "Latch cpu:com_cpu\|ual:alu\|temp_res\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:com_cpu\|register_gen:I_reg\|o\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:com_cpu\|register_gen:I_reg\|o\[0\]" {  } { { "register_gen.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/register_gen.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495662638225 ""}  } { { "ual.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ual.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495662638225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:com_cpu\|ctr:seq\|LOAD_I " "Latch cpu:com_cpu\|ctr:seq\|LOAD_I has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:com_cpu\|ctr:seq\|etat_present.fetch " "Ports D and ENA on the latch are fed by the same signal cpu:com_cpu\|ctr:seq\|etat_present.fetch" {  } { { "ctr.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ctr.vhd" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495662638225 ""}  } { { "ctr.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ctr.vhd" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495662638225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:com_cpu\|ual:alu\|temp_res\[1\] " "Latch cpu:com_cpu\|ual:alu\|temp_res\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:com_cpu\|register_gen:I_reg\|o\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:com_cpu\|register_gen:I_reg\|o\[0\]" {  } { { "register_gen.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/register_gen.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495662638225 ""}  } { { "ual.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ual.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495662638225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:com_cpu\|ual:alu\|temp_res\[2\] " "Latch cpu:com_cpu\|ual:alu\|temp_res\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:com_cpu\|register_gen:I_reg\|o\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:com_cpu\|register_gen:I_reg\|o\[0\]" {  } { { "register_gen.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/register_gen.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495662638225 ""}  } { { "ual.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ual.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495662638225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:com_cpu\|ual:alu\|temp_res\[3\] " "Latch cpu:com_cpu\|ual:alu\|temp_res\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:com_cpu\|register_gen:I_reg\|o\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:com_cpu\|register_gen:I_reg\|o\[0\]" {  } { { "register_gen.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/register_gen.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495662638225 ""}  } { { "ual.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ual.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495662638225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:com_cpu\|ual:alu\|temp_res\[5\] " "Latch cpu:com_cpu\|ual:alu\|temp_res\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:com_cpu\|register_gen:I_reg\|o\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:com_cpu\|register_gen:I_reg\|o\[0\]" {  } { { "register_gen.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/register_gen.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495662638225 ""}  } { { "ual.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ual.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495662638225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:com_cpu\|ual:alu\|temp_res\[6\] " "Latch cpu:com_cpu\|ual:alu\|temp_res\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:com_cpu\|register_gen:I_reg\|o\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:com_cpu\|register_gen:I_reg\|o\[0\]" {  } { { "register_gen.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/register_gen.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495662638225 ""}  } { { "ual.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ual.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495662638225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:com_cpu\|ual:alu\|temp_res\[7\] " "Latch cpu:com_cpu\|ual:alu\|temp_res\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:com_cpu\|register_gen:I_reg\|o\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:com_cpu\|register_gen:I_reg\|o\[0\]" {  } { { "register_gen.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/register_gen.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495662638225 ""}  } { { "ual.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ual.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495662638225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:com_cpu\|ual:alu\|temp_res\[8\] " "Latch cpu:com_cpu\|ual:alu\|temp_res\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:com_cpu\|register_gen:I_reg\|o\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:com_cpu\|register_gen:I_reg\|o\[3\]" {  } { { "register_gen.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/register_gen.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495662638225 ""}  } { { "ual.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ual.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495662638225 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1495662641238 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495662641238 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3854 " "Implemented 3854 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1495662641488 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1495662641488 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3851 " "Implemented 3851 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1495662641488 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1495662641488 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 49 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "554 " "Peak virtual memory: 554 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1495662641566 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 24 22:50:41 2017 " "Processing ended: Wed May 24 22:50:41 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1495662641566 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1495662641566 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1495662641566 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1495662641566 ""}
