============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Chang/software/TD/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Admin
   Run Date =   Sun Sep 15 11:21:13 2024

   Run on =     DZ-CHANGRENWEI
============================================================
RUN-1002 : start command "open_project biss_test.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../01_src/03_ip/mypll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../01_src/03_ip/mypll.v(78)
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_test.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_control.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/led.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_crc6.v
RUN-1001 : Project manager successfully analyzed 5 source files.
RUN-1002 : start command "import_device eagle_20.db -package EG4X20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/M14  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/biss_test_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "read_sdc ../../01_src/04_pin/biss_test.sdc"
RUN-1002 : start command "get_ports sys_clk"
RUN-1002 : start command "create_clock -name clk_50MHz -period 20 -waveform 10 20 "
RUN-1102 : create_clock: clock name: clk_50MHz, type: 0, period: 20000, rise: 10000, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {U1_pll/pll_inst.clkc[0]} -source [get_ports {sys_clk}] -master_clock {clk_50MHz} -multiply_by 4.0000 [get_pins {U1_pll/pll_inst.clkc[0]}]
RUN-1002 : start command "get_ports sys_clk"
RUN-1002 : start command "get_pins U1_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name U1_pll/pll_inst.clkc[0] -source  -master_clock clk_50MHz -multiply_by 4.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {U1_pll/pll_inst.clkc[1]} -source [get_ports {sys_clk}] -master_clock {clk_50MHz} -divide_by 10.0000 [get_pins {U1_pll/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports sys_clk"
RUN-1002 : start command "get_pins U1_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name U1_pll/pll_inst.clkc[1] -source  -master_clock clk_50MHz -divide_by 10.0000 "
RUN-1002 : start command "config_chipwatcher ../../01_src/05_boot/biss_test.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model biss_test
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 10 view nodes, 62 trigger nets, 62 data nets.
KIT-1004 : Chipwatcher code = 0011100110111011
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/Chang/software/TD/cw/ -file biss_test_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\bus_det.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\register.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\tap.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\trigger.sv
HDL-1007 : analyze verilog file biss_test_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in biss_test_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=10,BUS_DIN_NUM=62,BUS_CTRL_NUM=164,BUS_WIDTH='{32'sb01,32'sb01,32'sb0110,32'sb01,32'sb01,32'sb01,32'sb01,32'sb011010,32'sb01000,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01000,32'sb01001,32'sb01010,32'sb01011,32'sb01100,32'sb0100110,32'sb0101110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb011100,32'sb0100010,32'sb0101000,32'sb0101110,32'sb0110100,32'sb01101100,32'sb010000000}) in D:/Chang/software/TD/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=186) in D:/Chang/software/TD/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=186) in D:/Chang/software/TD/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/Chang/software/TD/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=10,BUS_DIN_NUM=62,BUS_CTRL_NUM=164,BUS_WIDTH='{32'sb01,32'sb01,32'sb0110,32'sb01,32'sb01,32'sb01,32'sb01,32'sb011010,32'sb01000,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01000,32'sb01001,32'sb01010,32'sb01011,32'sb01100,32'sb0100110,32'sb0101110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb011100,32'sb0100010,32'sb0101000,32'sb0101110,32'sb0110100,32'sb01101100,32'sb010000000}) in D:/Chang/software/TD/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=10,BUS_DIN_NUM=62,BUS_CTRL_NUM=164,BUS_WIDTH='{32'sb01,32'sb01,32'sb0110,32'sb01,32'sb01,32'sb01,32'sb01,32'sb011010,32'sb01000,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01000,32'sb01001,32'sb01010,32'sb01011,32'sb01100,32'sb0100110,32'sb0101110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb011100,32'sb0100010,32'sb0101000,32'sb0101110,32'sb0110100,32'sb01101100,32'sb010000000}) in D:/Chang/software/TD/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0110) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb011010) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb010000) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/Chang/software/TD/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "biss_test"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=10,BUS_DIN_NUM=62,BUS_CTRL_NUM=164,BUS_WIDTH='{32'sb01,32'sb01,32'sb0110,32'sb01,32'sb01,32'sb01,32'sb01,32'sb011010,32'sb01000,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01000,32'sb01001,32'sb01010,32'sb01011,32'sb01100,32'sb0100110,32'sb0101110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb011100,32'sb0100010,32'sb0101000,32'sb0101110,32'sb0110100,32'sb01101100,32'sb010000000})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=186)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=186)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=10,BUS_DIN_NUM=62,BUS_CTRL_NUM=164,BUS_WIDTH='{32'sb01,32'sb01,32'sb0110,32'sb01,32'sb01,32'sb01,32'sb01,32'sb011010,32'sb01000,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01000,32'sb01001,32'sb01010,32'sb01011,32'sb01100,32'sb0100110,32'sb0101110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb011100,32'sb0100010,32'sb0101000,32'sb0101110,32'sb0110100,32'sb01101100,32'sb010000000})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=10,BUS_DIN_NUM=62,BUS_CTRL_NUM=164,BUS_WIDTH='{32'sb01,32'sb01,32'sb0110,32'sb01,32'sb01,32'sb01,32'sb01,32'sb011010,32'sb01000,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01000,32'sb01001,32'sb01010,32'sb01011,32'sb01100,32'sb0100110,32'sb0101110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb011100,32'sb0100010,32'sb0101000,32'sb0101110,32'sb0110100,32'sb01101100,32'sb010000000})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0110)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb011010)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb010000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model biss_test
SYN-1032 : 2513/40 useful/useless nets, 1314/26 useful/useless insts
SYN-1016 : Merged 48 instances.
SYN-1032 : 2058/12 useful/useless nets, 1873/12 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 2042/16 useful/useless nets, 1861/12 useful/useless insts
SYN-1021 : Optimized 4 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 4 mux instances.
SYN-1015 : Optimize round 1, 573 better
SYN-1014 : Optimize round 2
SYN-1032 : 1589/60 useful/useless nets, 1408/64 useful/useless insts
SYN-1015 : Optimize round 2, 128 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.696334s wall, 0.781250s user + 0.921875s system = 1.703125s CPU (100.4%)

RUN-1004 : used memory is 113 MB, reserved memory is 83 MB, peak memory is 115 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 11 IOs to PADs
RUN-1002 : start command "update_pll_param -module biss_test"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1613/228 useful/useless nets, 1459/66 useful/useless insts
SYN-1016 : Merged 22 instances.
SYN-2571 : Optimize after map_dsp, round 1, 316 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 56 instances.
SYN-2501 : Optimize round 1, 114 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 18 macro adder
SYN-1019 : Optimized 17 mux instances.
SYN-1016 : Merged 12 instances.
SYN-1032 : 2198/4 useful/useless nets, 2044/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 8586, tnet num: 2198, tinst num: 2043, tnode num: 10776, tedge num: 12754.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2198 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 319 (3.43), #lev = 7 (1.61)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 349 (3.38), #lev = 6 (1.57)
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 731 instances into 349 LUTs, name keeping = 65%.
SYN-1001 : Packing model "biss_test" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 537 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 164 adder to BLE ...
SYN-4008 : Packed 164 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model biss_test
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.671778s wall, 1.609375s user + 1.062500s system = 2.671875s CPU (100.0%)

RUN-1004 : used memory is 121 MB, reserved memory is 89 MB, peak memory is 139 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model biss_test
SYN-5055 WARNING: The kept net U2_control/error[1] will be merged to another kept net U2_control/crc_data[7]
SYN-5055 WARNING: The kept net U3_CRC/data_in_rev[1] will be merged to another kept net U2_control/crc_data[7]
SYN-5055 WARNING: The kept net U2_control/error[0] will be merged to another kept net U2_control/crc_data[6]
SYN-5055 WARNING: The kept net U3_CRC/data_in_rev[0] will be merged to another kept net U2_control/crc_data[6]
SYN-5055 WARNING: The kept net U2_control/data_crc[5] will be merged to another kept net U2_control/crc_data[5]
SYN-5055 WARNING: The kept net U2_control/data_crc[4] will be merged to another kept net U2_control/crc_data[4]
SYN-5055 WARNING: The kept net U2_control/data_crc[3] will be merged to another kept net U2_control/crc_data[3]
SYN-5055 WARNING: The kept net U2_control/data_crc[2] will be merged to another kept net U2_control/crc_data[2]
SYN-5055 WARNING: The kept net U2_control/data_crc[1] will be merged to another kept net U2_control/crc_data[1]
SYN-5055 WARNING: The kept net U2_control/data_crc[0] will be merged to another kept net U2_control/crc_data[0]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net U2_control/clk driven by BUFG (220 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (387 clock/control pins, 0 other pins).
SYN-4027 : Net U2_control/clk_5M is clkc1 of pll U1_pll/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll U1_pll/pll_inst.
SYN-4020 : Net sys_clk_dup_1 is fbclk of pll U1_pll/pll_inst.
SYN-4024 : Net "U2_control/clk_out_reg1" drives clk pins.
SYN-4025 : Tag rtl::Net U2_control/clk as clock net
SYN-4025 : Tag rtl::Net U2_control/clk_5M as clock net
SYN-4025 : Tag rtl::Net U2_control/clk_out_reg1 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sys_clk_dup_1 as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net U2_control/clk_out_reg1 to drive 35 clock pins.
PHY-1001 : Populate physical database on model biss_test.
RUN-1001 : There are total 1405 instances
RUN-0007 : 537 luts, 668 seqs, 101 mslices, 53 lslices, 11 pads, 28 brams, 0 dsps
RUN-1001 : There are total 1571 nets
RUN-1001 : 749 nets have 2 pins
RUN-1001 : 688 nets have [3 - 5] pins
RUN-1001 : 82 nets have [6 - 10] pins
RUN-1001 : 21 nets have [11 - 20] pins
RUN-1001 : 21 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      3      
RUN-1001 :   No   |  No   |  Yes  |     282     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     383     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    5    |   4   |     5      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 11
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1403 instances, 537 luts, 668 seqs, 154 slices, 22 macros(154 instances: 101 mslices 53 lslices)
PHY-0007 : Cell area utilization is 4%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 7235, tnet num: 1569, tinst num: 1403, tnode num: 9802, tedge num: 11952.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1569 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.150802s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (103.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 414196
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1403.
PHY-3001 : End clustering;  0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 332584, overlap = 63
PHY-3002 : Step(2): len = 280900, overlap = 63
PHY-3002 : Step(3): len = 252311, overlap = 63
PHY-3002 : Step(4): len = 232881, overlap = 63
PHY-3002 : Step(5): len = 209381, overlap = 63
PHY-3002 : Step(6): len = 186815, overlap = 63
PHY-3002 : Step(7): len = 171655, overlap = 63
PHY-3002 : Step(8): len = 158048, overlap = 63
PHY-3002 : Step(9): len = 140903, overlap = 63
PHY-3002 : Step(10): len = 127710, overlap = 63
PHY-3002 : Step(11): len = 118279, overlap = 63
PHY-3002 : Step(12): len = 107524, overlap = 63
PHY-3002 : Step(13): len = 99981.1, overlap = 63
PHY-3002 : Step(14): len = 94665.1, overlap = 63
PHY-3002 : Step(15): len = 89429.9, overlap = 63
PHY-3002 : Step(16): len = 81382.6, overlap = 63
PHY-3002 : Step(17): len = 78280.3, overlap = 63
PHY-3002 : Step(18): len = 73804.9, overlap = 63
PHY-3002 : Step(19): len = 68280.3, overlap = 63.125
PHY-3002 : Step(20): len = 66119.3, overlap = 63.1875
PHY-3002 : Step(21): len = 61937.4, overlap = 64.0625
PHY-3002 : Step(22): len = 57210.6, overlap = 65.0625
PHY-3002 : Step(23): len = 52453.6, overlap = 66.8125
PHY-3002 : Step(24): len = 49920.4, overlap = 67.2188
PHY-3002 : Step(25): len = 46944.7, overlap = 66.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.38415e-06
PHY-3002 : Step(26): len = 47134, overlap = 64.7188
PHY-3002 : Step(27): len = 46918, overlap = 64.8438
PHY-3002 : Step(28): len = 46010.3, overlap = 66.9375
PHY-3002 : Step(29): len = 46096.1, overlap = 64.6875
PHY-3002 : Step(30): len = 45556.9, overlap = 60.2812
PHY-3002 : Step(31): len = 44908.9, overlap = 60
PHY-3002 : Step(32): len = 44200.2, overlap = 58.0625
PHY-3002 : Step(33): len = 43509.4, overlap = 58.5625
PHY-3002 : Step(34): len = 42652.7, overlap = 57.5
PHY-3002 : Step(35): len = 41715.7, overlap = 57.5
PHY-3002 : Step(36): len = 40538.5, overlap = 57.6875
PHY-3002 : Step(37): len = 38795.6, overlap = 56.625
PHY-3002 : Step(38): len = 37327.6, overlap = 57.1562
PHY-3002 : Step(39): len = 36137.7, overlap = 57.375
PHY-3002 : Step(40): len = 35024.6, overlap = 57.5625
PHY-3002 : Step(41): len = 33873.2, overlap = 57.3125
PHY-3002 : Step(42): len = 32818.9, overlap = 57.7188
PHY-3002 : Step(43): len = 32153.4, overlap = 56.8125
PHY-3002 : Step(44): len = 31571.8, overlap = 57.3125
PHY-3002 : Step(45): len = 30890.3, overlap = 58.3438
PHY-3002 : Step(46): len = 30082.6, overlap = 59.4062
PHY-3002 : Step(47): len = 29187.9, overlap = 65.2188
PHY-3002 : Step(48): len = 28681.5, overlap = 67.1562
PHY-3002 : Step(49): len = 28043.5, overlap = 66.8125
PHY-3002 : Step(50): len = 27462, overlap = 67.375
PHY-3002 : Step(51): len = 27019.4, overlap = 69.0625
PHY-3002 : Step(52): len = 26419.2, overlap = 70.4375
PHY-3002 : Step(53): len = 26118.7, overlap = 71.4062
PHY-3002 : Step(54): len = 25793.4, overlap = 71.8438
PHY-3002 : Step(55): len = 25340.5, overlap = 74.5312
PHY-3002 : Step(56): len = 25131.5, overlap = 73.9375
PHY-3002 : Step(57): len = 24939.5, overlap = 74
PHY-3002 : Step(58): len = 24607, overlap = 73.7812
PHY-3002 : Step(59): len = 24499.3, overlap = 73.25
PHY-3002 : Step(60): len = 24317.3, overlap = 73.375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.7683e-06
PHY-3002 : Step(61): len = 24572.5, overlap = 73.4375
PHY-3002 : Step(62): len = 24649.5, overlap = 75.6875
PHY-3002 : Step(63): len = 24649.5, overlap = 75.6875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.35366e-05
PHY-3002 : Step(64): len = 25113.9, overlap = 66.625
PHY-3002 : Step(65): len = 25113.9, overlap = 66.625
PHY-3002 : Step(66): len = 25012.8, overlap = 71.1875
PHY-3002 : Step(67): len = 24997.1, overlap = 66.4375
PHY-3002 : Step(68): len = 25038.9, overlap = 66.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005112s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1569 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.029149s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (107.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.45717e-06
PHY-3002 : Step(69): len = 34738.8, overlap = 48.5312
PHY-3002 : Step(70): len = 34804.1, overlap = 48.5625
PHY-3002 : Step(71): len = 35042.1, overlap = 47.9062
PHY-3002 : Step(72): len = 35142.2, overlap = 47.9375
PHY-3002 : Step(73): len = 34996.2, overlap = 47.7188
PHY-3002 : Step(74): len = 35054.1, overlap = 47.5312
PHY-3002 : Step(75): len = 35149.1, overlap = 47.6562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.91435e-06
PHY-3002 : Step(76): len = 34902.5, overlap = 47.7812
PHY-3002 : Step(77): len = 34951.7, overlap = 47.5312
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.8287e-06
PHY-3002 : Step(78): len = 34872.3, overlap = 46.9062
PHY-3002 : Step(79): len = 34887.7, overlap = 46.7812
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.96574e-05
PHY-3002 : Step(80): len = 35035.9, overlap = 46.0625
PHY-3002 : Step(81): len = 35035.9, overlap = 46.0625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.77935e-05
PHY-3002 : Step(82): len = 35456.5, overlap = 45.2812
PHY-3002 : Step(83): len = 35627.2, overlap = 45.3438
PHY-3002 : Step(84): len = 36135.1, overlap = 41.0938
PHY-3002 : Step(85): len = 36890.4, overlap = 40.8438
PHY-3002 : Step(86): len = 37525.9, overlap = 39.5625
PHY-3002 : Step(87): len = 37695, overlap = 38.3125
PHY-3002 : Step(88): len = 37864.3, overlap = 35.25
PHY-3002 : Step(89): len = 38054.6, overlap = 34.4062
PHY-3002 : Step(90): len = 37903, overlap = 34
PHY-3002 : Step(91): len = 37843, overlap = 33.9062
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 7.55871e-05
PHY-3002 : Step(92): len = 37707.4, overlap = 33.875
PHY-3002 : Step(93): len = 37707.4, overlap = 33.875
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000151174
PHY-3002 : Step(94): len = 37637.7, overlap = 34.9062
PHY-3002 : Step(95): len = 37637.7, overlap = 34.9062
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1569 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.030010s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (104.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.52022e-05
PHY-3002 : Step(96): len = 37808.9, overlap = 73.2812
PHY-3002 : Step(97): len = 37963.8, overlap = 73.0625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.04043e-05
PHY-3002 : Step(98): len = 38141.7, overlap = 70.25
PHY-3002 : Step(99): len = 38592.4, overlap = 68.9062
PHY-3002 : Step(100): len = 39608.1, overlap = 60.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000100809
PHY-3002 : Step(101): len = 39652.7, overlap = 58.125
PHY-3002 : Step(102): len = 40561.6, overlap = 54.0312
PHY-3002 : Step(103): len = 42575.5, overlap = 45.2188
PHY-3002 : Step(104): len = 42174.6, overlap = 45
PHY-3002 : Step(105): len = 41871.9, overlap = 44.2812
PHY-3002 : Step(106): len = 41613.4, overlap = 44.5312
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000201617
PHY-3002 : Step(107): len = 41636.8, overlap = 43.8125
PHY-3002 : Step(108): len = 41837.8, overlap = 43.6875
PHY-3002 : Step(109): len = 42250.9, overlap = 42.5625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000403234
PHY-3002 : Step(110): len = 42180.6, overlap = 42.4688
PHY-3002 : Step(111): len = 42491.2, overlap = 41.6875
PHY-3002 : Step(112): len = 43315.6, overlap = 39.875
PHY-3002 : Step(113): len = 43207.7, overlap = 39.6875
PHY-3002 : Step(114): len = 43205.6, overlap = 39.75
PHY-3002 : Step(115): len = 43123.2, overlap = 41.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000806469
PHY-3002 : Step(116): len = 43107.6, overlap = 41.4062
PHY-3002 : Step(117): len = 43134.4, overlap = 41.0938
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00161294
PHY-3002 : Step(118): len = 43711.7, overlap = 39.625
PHY-3002 : Step(119): len = 43990.4, overlap = 38.5312
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00322588
PHY-3002 : Step(120): len = 44098.1, overlap = 37.9375
PHY-3002 : Step(121): len = 44152.5, overlap = 37.7812
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00645175
PHY-3002 : Step(122): len = 44471.8, overlap = 34.2188
PHY-3002 : Step(123): len = 44635.6, overlap = 33.875
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.0129035
PHY-3002 : Step(124): len = 44738.4, overlap = 33.5938
PHY-3002 : Step(125): len = 44789.7, overlap = 33.75
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.025807
PHY-3002 : Step(126): len = 44959, overlap = 32.0625
PHY-3002 : Step(127): len = 44950.2, overlap = 32.0625
PHY-3002 : Step(128): len = 44847.1, overlap = 32.5312
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.051614
PHY-3002 : Step(129): len = 44885.7, overlap = 34.4062
PHY-3002 : Step(130): len = 44883.6, overlap = 34.4062
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.103228
PHY-3002 : Step(131): len = 44846.7, overlap = 34.3438
PHY-3002 : Step(132): len = 44846.7, overlap = 34.3438
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 7235, tnet num: 1569, tinst num: 1403, tnode num: 9802, tedge num: 11952.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 75.72 peak overflow 3.53
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1571.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 57504, over cnt = 234(0%), over = 748, worst = 11
PHY-1001 : End global iterations;  0.141986s wall, 0.156250s user + 0.046875s system = 0.203125s CPU (143.1%)

PHY-1001 : Congestion index: top1 = 35.11, top5 = 23.26, top10 = 16.54, top15 = 12.02.
PHY-1001 : End incremental global routing;  0.176468s wall, 0.187500s user + 0.046875s system = 0.234375s CPU (132.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1569 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.028441s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (109.9%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 1386 has valid locations, 28 needs to be replaced
PHY-3001 : design contains 1430 instances, 537 luts, 695 seqs, 154 slices, 22 macros(154 instances: 101 mslices 53 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 45111.6
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 7343, tnet num: 1596, tinst num: 1430, tnode num: 9991, tedge num: 12114.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1596 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.103501s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (105.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(133): len = 45935.9, overlap = 4
PHY-3002 : Step(134): len = 46331.5, overlap = 4
PHY-3002 : Step(135): len = 46650.6, overlap = 4
PHY-3002 : Step(136): len = 46686.3, overlap = 4
PHY-3002 : Step(137): len = 46620, overlap = 4
PHY-3002 : Step(138): len = 46514, overlap = 4
PHY-3002 : Step(139): len = 46514, overlap = 4
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1596 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.026093s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (59.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00377582
PHY-3002 : Step(140): len = 46530.8, overlap = 34.4688
PHY-3002 : Step(141): len = 46530.8, overlap = 34.4688
PHY-3001 : Final: Len = 46530.8, Over = 34.4688
PHY-3001 : End incremental placement;  0.279806s wall, 0.281250s user + 0.281250s system = 0.562500s CPU (201.0%)

OPT-1001 : Total overflow 75.78 peak overflow 3.53
OPT-1001 : End high-fanout net optimization;  0.506748s wall, 0.515625s user + 0.328125s system = 0.843750s CPU (166.5%)

OPT-1001 : Current memory(MB): used = 184, reserve = 153, peak = 184.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1073/1598.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 59336, over cnt = 229(0%), over = 730, worst = 11
PHY-1002 : len = 64272, over cnt = 133(0%), over = 264, worst = 7
PHY-1002 : len = 66248, over cnt = 41(0%), over = 98, worst = 7
PHY-1002 : len = 67072, over cnt = 14(0%), over = 28, worst = 7
PHY-1002 : len = 67360, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.119181s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (91.8%)

PHY-1001 : Congestion index: top1 = 32.39, top5 = 22.86, top10 = 17.35, top15 = 13.00.
OPT-1001 : End congestion update;  0.151434s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (103.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1596 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.024365s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (64.1%)

OPT-0007 : Start: WNS 192 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 192 TNS 0 NUM_FEPS 0 with 3 cells processed and 0 slack improved
OPT-0007 : Iter 2: improved WNS 192 TNS 0 NUM_FEPS 0 with 2 cells processed and 0 slack improved
OPT-0007 : Iter 3: improved WNS 192 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End global optimization;  0.177553s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (96.8%)

OPT-1001 : Current memory(MB): used = 182, reserve = 151, peak = 185.
OPT-1001 : End physical optimization;  0.808120s wall, 0.796875s user + 0.343750s system = 1.140625s CPU (141.1%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 537 LUT to BLE ...
SYN-4008 : Packed 537 LUT and 168 SEQ to BLE.
SYN-4003 : Packing 527 remaining SEQ's ...
SYN-4005 : Packed 292 SEQ with LUT/SLICE
SYN-4006 : 100 single LUT's are left
SYN-4006 : 235 single SEQ's are left
SYN-4011 : Packing model "biss_test" (AL_USER_NORMAL) with 772/1052 primitive instances ...
PHY-3001 : End packing;  0.032032s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (97.6%)

PHY-1001 : Populate physical database on model biss_test.
RUN-1001 : There are total 631 instances
RUN-1001 : 293 mslices, 292 lslices, 11 pads, 28 brams, 0 dsps
RUN-1001 : There are total 1436 nets
RUN-1001 : 556 nets have 2 pins
RUN-1001 : 742 nets have [3 - 5] pins
RUN-1001 : 86 nets have [6 - 10] pins
RUN-1001 : 21 nets have [11 - 20] pins
RUN-1001 : 23 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
PHY-3001 : design contains 629 instances, 585 slices, 22 macros(154 instances: 101 mslices 53 lslices)
PHY-3001 : Cell area utilization is 7%
PHY-3001 : After packing: Len = 47730.2, Over = 47.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 6379, tnet num: 1434, tinst num: 629, tnode num: 8281, tedge num: 10817.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1434 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.120526s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (103.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.41646e-05
PHY-3002 : Step(142): len = 46766.8, overlap = 45.5
PHY-3002 : Step(143): len = 46332.3, overlap = 46.5
PHY-3002 : Step(144): len = 45931.9, overlap = 47.5
PHY-3002 : Step(145): len = 45733.6, overlap = 48.5
PHY-3002 : Step(146): len = 45610.7, overlap = 47.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000108329
PHY-3002 : Step(147): len = 46124.8, overlap = 46.5
PHY-3002 : Step(148): len = 46610.8, overlap = 42.75
PHY-3002 : Step(149): len = 46710.4, overlap = 39.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000216658
PHY-3002 : Step(150): len = 47327.9, overlap = 38.25
PHY-3002 : Step(151): len = 47983.4, overlap = 36
PHY-3002 : Step(152): len = 48189.5, overlap = 37
PHY-3002 : Step(153): len = 48292, overlap = 36.25
PHY-3002 : Step(154): len = 48408.1, overlap = 35.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.127322s wall, 0.093750s user + 0.406250s system = 0.500000s CPU (392.7%)

PHY-3001 : Trial Legalized: Len = 59283.7
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1434 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.024254s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (64.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00107143
PHY-3002 : Step(155): len = 56552.5, overlap = 2.5
PHY-3002 : Step(156): len = 54063.2, overlap = 7.25
PHY-3002 : Step(157): len = 52771.2, overlap = 12.5
PHY-3002 : Step(158): len = 52244.8, overlap = 13.5
PHY-3002 : Step(159): len = 51729.7, overlap = 16.25
PHY-3002 : Step(160): len = 51202, overlap = 17
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00214286
PHY-3002 : Step(161): len = 51380.2, overlap = 16.25
PHY-3002 : Step(162): len = 51409.6, overlap = 16
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00428572
PHY-3002 : Step(163): len = 51418.4, overlap = 15.75
PHY-3002 : Step(164): len = 51416.9, overlap = 15.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004564s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 56143.9, Over = 0
PHY-3001 : Spreading special nets. 9 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.004091s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (381.9%)

PHY-3001 : 14 instances has been re-located, deltaX = 2, deltaY = 12, maxDist = 1.
PHY-3001 : Final: Len = 56683.9, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 6379, tnet num: 1434, tinst num: 629, tnode num: 8281, tedge num: 10817.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 51/1436.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 73192, over cnt = 193(0%), over = 295, worst = 4
PHY-1002 : len = 74248, over cnt = 105(0%), over = 139, worst = 4
PHY-1002 : len = 75560, over cnt = 22(0%), over = 25, worst = 2
PHY-1002 : len = 75744, over cnt = 9(0%), over = 11, worst = 2
PHY-1002 : len = 75952, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.249697s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (106.4%)

PHY-1001 : Congestion index: top1 = 31.10, top5 = 24.16, top10 = 19.04, top15 = 14.96.
PHY-1001 : End incremental global routing;  0.290717s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (107.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1434 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.027362s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (57.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.335189s wall, 0.343750s user + 0.015625s system = 0.359375s CPU (107.2%)

OPT-1001 : Current memory(MB): used = 183, reserve = 152, peak = 185.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1265/1436.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 75952, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.003180s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 31.10, top5 = 24.16, top10 = 19.04, top15 = 14.96.
OPT-1001 : End congestion update;  0.045175s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (69.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1434 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.034198s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (137.1%)

OPT-0007 : Start: WNS 199 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 613 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 629 instances, 585 slices, 22 macros(154 instances: 101 mslices 53 lslices)
PHY-3001 : Cell area utilization is 7%
PHY-3001 : Initial: Len = 56654.2, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.004569s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 0, maxDist = 1.
PHY-3001 : Final: Len = 56646.2, Over = 0
PHY-3001 : End incremental legalization;  0.034691s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (135.1%)

OPT-0007 : Iter 1: improved WNS 249 TNS 0 NUM_FEPS 0 with 2 cells processed and 50 slack improved
OPT-0007 : Iter 2: improved WNS 249 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  0.122396s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (102.1%)

OPT-1001 : Current memory(MB): used = 188, reserve = 157, peak = 188.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1434 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.020572s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (151.9%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1250/1436.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 75920, over cnt = 6(0%), over = 7, worst = 2
PHY-1002 : len = 75928, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 75960, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.019782s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (158.0%)

PHY-1001 : Congestion index: top1 = 31.08, top5 = 24.18, top10 = 19.04, top15 = 14.96.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1434 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.034093s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (91.7%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 249 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 30.620690
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack 249ps with logic level 6 
RUN-1001 :       #2 path slack 328ps with logic level 6 
RUN-1001 :   extra opt step will be enabled to improve QoR
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 613 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 629 instances, 585 slices, 22 macros(154 instances: 101 mslices 53 lslices)
PHY-3001 : Cell area utilization is 7%
PHY-3001 : Initial: Len = 56646.2, Over = 0
PHY-3001 : End spreading;  0.003222s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 56646.2, Over = 0
PHY-3001 : End incremental legalization;  0.031282s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (99.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1434 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.021470s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (145.5%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1264/1436.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 75960, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.003300s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (473.5%)

PHY-1001 : Congestion index: top1 = 31.08, top5 = 24.18, top10 = 19.04, top15 = 14.96.
OPT-1001 : End congestion update;  0.048220s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (97.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1434 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.033525s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (93.2%)

OPT-0007 : Start: WNS 249 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 613 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 629 instances, 585 slices, 22 macros(154 instances: 101 mslices 53 lslices)
PHY-3001 : Cell area utilization is 7%
PHY-3001 : Initial: Len = 56786.2, Over = 0
PHY-3001 : End spreading;  0.003020s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 56786.2, Over = 0
PHY-3001 : End incremental legalization;  0.029967s wall, 0.015625s user + 0.078125s system = 0.093750s CPU (312.8%)

OPT-0007 : Iter 1: improved WNS 299 TNS 0 NUM_FEPS 0 with 2 cells processed and 52 slack improved
OPT-0007 : Iter 2: improved WNS 299 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  0.119320s wall, 0.093750s user + 0.078125s system = 0.171875s CPU (144.0%)

OPT-1001 : Current memory(MB): used = 190, reserve = 159, peak = 190.
OPT-1001 : Start bottleneck based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1256/1436.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 76072, over cnt = 3(0%), over = 5, worst = 2
PHY-1002 : len = 76120, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 76120, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.016260s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (96.1%)

PHY-1001 : Congestion index: top1 = 31.08, top5 = 24.23, top10 = 19.08, top15 = 14.98.
OPT-1001 : End congestion update;  0.056112s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (111.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1434 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.033890s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (92.2%)

OPT-0007 : Start: WNS 299 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 613 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 629 instances, 585 slices, 22 macros(154 instances: 101 mslices 53 lslices)
PHY-3001 : Cell area utilization is 7%
PHY-3001 : Initial: Len = 56808.2, Over = 0
PHY-3001 : End spreading;  0.003180s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 56808.2, Over = 0
PHY-3001 : End incremental legalization;  0.031218s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (300.3%)

OPT-0007 : Iter 1: improved WNS 299 TNS 0 NUM_FEPS 0 with 2 cells processed and 136 slack improved
OPT-0007 : Iter 2: improved WNS 299 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 614 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 630 instances, 586 slices, 22 macros(154 instances: 101 mslices 53 lslices)
PHY-3001 : Cell area utilization is 7%
PHY-3001 : Initial: Len = 56938.2, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.002968s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (526.4%)

PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 1, maxDist = 2.
PHY-3001 : Final: Len = 56958.2, Over = 0
PHY-3001 : End incremental legalization;  0.023869s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (130.9%)

OPT-0007 : Iter 3: improved WNS 299 TNS 0 NUM_FEPS 0 with 1 cells processed and 150 slack improved
OPT-0007 : Iter 4: improved WNS 299 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End bottleneck based optimization;  0.167338s wall, 0.234375s user + 0.031250s system = 0.265625s CPU (158.7%)

OPT-1001 : Current memory(MB): used = 191, reserve = 160, peak = 191.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1434 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.029662s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (105.4%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Current memory(MB): used = 191, reserve = 160, peak = 191.
OPT-1001 : Start congestion recovery ...
RUN-1002 : start command "set_param place ofv 80"
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1434 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.029619s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (105.5%)

RUN-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1255/1436.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 76368, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 76408, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.013522s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 31.23, top5 = 24.36, top10 = 19.17, top15 = 15.05.
RUN-1001 : End congestion update;  0.049583s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (94.5%)
 
RUN-1001 : design has 41 columns and 72 rows with 0 high-util (over 100 percentage) tiles versus total tile num 2952
OPT-1001 : End congestion recovery;  0.079405s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (98.4%)

OPT-1001 : Current memory(MB): used = 191, reserve = 160, peak = 191.
OPT-1001 : End physical optimization;  1.141729s wall, 1.187500s user + 0.140625s system = 1.328125s CPU (116.3%)

RUN-1003 : finish command "place" in  6.006166s wall, 8.937500s user + 8.921875s system = 17.859375s CPU (297.4%)

RUN-1004 : used memory is 169 MB, reserved memory is 138 MB, peak memory is 191 MB
RUN-1002 : start command "export_db biss_test_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 632 instances
RUN-1001 : 293 mslices, 293 lslices, 11 pads, 28 brams, 0 dsps
RUN-1001 : There are total 1436 nets
RUN-1001 : 555 nets have 2 pins
RUN-1001 : 742 nets have [3 - 5] pins
RUN-1001 : 87 nets have [6 - 10] pins
RUN-1001 : 21 nets have [11 - 20] pins
RUN-1001 : 23 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 6387, tnet num: 1434, tinst num: 630, tnode num: 8293, tedge num: 10828.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 293 mslices, 293 lslices, 11 pads, 28 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1434 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 72760, over cnt = 197(0%), over = 310, worst = 5
PHY-1002 : len = 74280, over cnt = 87(0%), over = 102, worst = 4
PHY-1002 : len = 75472, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 75576, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.239477s wall, 0.250000s user + 0.031250s system = 0.281250s CPU (117.4%)

PHY-1001 : Congestion index: top1 = 31.23, top5 = 24.31, top10 = 19.13, top15 = 14.89.
PHY-1001 : End global routing;  0.294481s wall, 0.312500s user + 0.031250s system = 0.343750s CPU (116.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 208, reserve = 177, peak = 220.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net U2_control/clk will be merged with clock U1_pll/clk0_buf
PHY-1001 : net U2_control/clk_5M will be routed on clock mesh
PHY-1001 : clock net U2_control/clk_out_reg1_syn_4 will be merged with clock U2_control/clk_out_reg1
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 472, reserve = 445, peak = 472.
PHY-1001 : End build detailed router design. 3.606380s wall, 3.546875s user + 0.062500s system = 3.609375s CPU (100.1%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 40296, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End initial clock net routed; 1.275262s wall, 1.265625s user + 0.000000s system = 1.265625s CPU (99.2%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 40288, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.324600s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (101.1%)

PHY-1001 : Current memory(MB): used = 504, reserve = 478, peak = 504.
PHY-1001 : End phase 1; 1.611805s wall, 1.609375s user + 0.000000s system = 1.609375s CPU (99.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 89% nets.
PHY-1022 : len = 305616, over cnt = 42(0%), over = 42, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 506, reserve = 480, peak = 506.
PHY-1001 : End initial routed; 3.227753s wall, 3.625000s user + 0.187500s system = 3.812500s CPU (118.1%)

PHY-1001 : Update timing.....
PHY-1001 : 122/1291(9%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -1.351   |  -3.049   |   4   
RUN-1001 :   Hold   |   0.171   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.196449s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (95.4%)

PHY-1001 : Current memory(MB): used = 507, reserve = 481, peak = 507.
PHY-1001 : End phase 2; 3.424251s wall, 3.812500s user + 0.187500s system = 4.000000s CPU (116.8%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 5 pins with SWNS -1.228ns STNS -2.926ns FEP 4.
PHY-1001 : End OPT Iter 1; 0.009703s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (161.0%)

PHY-1022 : len = 305632, over cnt = 44(0%), over = 44, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.018040s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (86.6%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 305184, over cnt = 8(0%), over = 8, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.052700s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (148.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 305280, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.021930s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (71.3%)

PHY-1001 : Update timing.....
PHY-1001 : 122/1291(9%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -1.302   |  -3.000   |   4   
RUN-1001 :   Hold   |   0.171   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.175985s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (97.7%)

PHY-1001 : Commit to database.....
PHY-1001 : 6 feed throughs used by 5 nets
PHY-1001 : End commit to database; 0.242570s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (103.1%)

PHY-1001 : Current memory(MB): used = 521, reserve = 495, peak = 521.
PHY-1001 : End phase 3; 0.668887s wall, 0.671875s user + 0.015625s system = 0.687500s CPU (102.8%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 8 pins with SWNS -1.050ns STNS -2.748ns FEP 4.
PHY-1001 : End OPT Iter 1; 0.034135s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (91.5%)

PHY-1022 : len = 305304, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.046823s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (100.1%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-1.050ns, -2.748ns, 4}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 305304, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.016479s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (94.8%)

PHY-1001 : Update timing.....
PHY-1001 : 120/1291(9%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -1.050   |  -2.748   |   4   
RUN-1001 :   Hold   |   0.171   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.176346s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (97.5%)

PHY-1001 : Commit to database.....
PHY-1001 : 9 feed throughs used by 8 nets
PHY-1001 : End commit to database; 0.249657s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (100.1%)

PHY-1001 : Current memory(MB): used = 522, reserve = 496, peak = 522.
PHY-1001 : End phase 4; 0.502610s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (99.5%)

PHY-1003 : Routed, final wirelength = 305304
PHY-1001 : Current memory(MB): used = 522, reserve = 496, peak = 522.
PHY-1001 : End export database. 0.011622s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (134.4%)

PHY-1001 : End detail routing;  10.043848s wall, 10.359375s user + 0.265625s system = 10.625000s CPU (105.8%)

RUN-1003 : finish command "route" in  10.590871s wall, 10.937500s user + 0.296875s system = 11.234375s CPU (106.1%)

RUN-1004 : used memory is 457 MB, reserved memory is 430 MB, peak memory is 522 MB
RUN-1002 : start command "report_area -io_info -file biss_test_phy.area"
RUN-1001 : standard
***Report Model: biss_test Device: EG4X20BG256***

IO Statistics
#IO                        11
  #input                    4
  #output                   7
  #inout                    0

Utilization Statistics
#lut                      875   out of  19600    4.46%
#reg                      695   out of  19600    3.55%
#le                      1110
  #lut only               415   out of   1110   37.39%
  #reg only               235   out of   1110   21.17%
  #lut&reg                460   out of   1110   41.44%
#dsp                        0   out of     29    0.00%
#bram                      28   out of     64   43.75%
  #bram9k                  28
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       11   out of    188    5.85%
  #ireg                     2
  #oreg                     5
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet                   Type               DriverType         Driver                                  Fanout
#1        config_inst_syn_9          GCLK               config             config_inst.jtck                        212
#2        U1_pll/clk0_buf            GCLK               pll                U1_pll/pll_inst.clkc0                   174
#3        sys_clk_dup_1              GCLK               io                 sys_clk_syn_2.di                        25
#4        U2_control/clk_out_reg1    GCLK               lslice             U2_control/clk_out_reg1_reg_syn_4.q0    23
#5        U2_control/clk_5M          GCLK               pll                U1_pll/pll_inst.clkc1                   12


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     key         INPUT         D3        LVCMOS25          N/A          PULLUP      IREG    
     sl          INPUT        M15        LVCMOS25          N/A          PULLUP      IREG    
   sys_clk       INPUT         T8        LVCMOS25          N/A          PULLUP      NONE    
  sys_rst_n      INPUT         C3        LVCMOS25          N/A          PULLUP      NONE    
     de         OUTPUT        T14        LVCMOS25           8            NONE       NONE    
   led[3]       OUTPUT         M6        LVCMOS25           8            NONE       OREG    
   led[2]       OUTPUT         P5        LVCMOS25           8            NONE       OREG    
   led[1]       OUTPUT         N5        LVCMOS25           8            NONE       OREG    
   led[0]       OUTPUT         P4        LVCMOS25           8            NONE       OREG    
     ma         OUTPUT        K16        LVCMOS25           8            NONE       OREG    
     re         OUTPUT        R15        LVCMOS25           8            NONE       NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------+
|Instance                            |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------+
|top                                 |biss_test      |1110   |721     |154     |702     |28      |0       |
|  U1_pll                            |mypll          |0      |0       |0       |0       |0       |0       |
|  U2_control                        |biss_control   |175    |146     |24      |88      |0       |0       |
|  U3_CRC                            |biss_crc6      |29     |29      |0       |8       |0       |0       |
|  U4_led                            |led            |65     |52      |9       |36      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER |837    |491     |121     |561     |0       |0       |
|    wrapper_cwc_top                 |cwc_top        |837    |491     |121     |561     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int    |369    |157     |0       |369     |0       |0       |
|        reg_inst                    |register       |367    |155     |0       |367     |0       |0       |
|        tap_inst                    |tap            |2      |2       |0       |2       |0       |0       |
|      trigger_inst                  |trigger        |468    |334     |121     |192     |0       |0       |
|        bus_inst                    |bus_top        |206    |141     |64      |79      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det        |2      |1       |0       |2       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det        |1      |1       |0       |1       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det        |24     |16      |8       |6       |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[5]$bus_nodes |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[6]$bus_nodes |bus_det        |4      |4       |0       |4       |0       |0       |
|          BUS_DETECTOR[7]$bus_nodes |bus_det        |84     |56      |28      |28      |0       |0       |
|          BUS_DETECTOR[8]$bus_nodes |bus_det        |29     |19      |10      |13      |0       |0       |
|          BUS_DETECTOR[9]$bus_nodes |bus_det        |58     |40      |18      |21      |0       |0       |
|        emb_ctrl_inst               |emb_ctrl       |164    |123     |29      |84      |0       |0       |
+---------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       544   
    #2          2       517   
    #3          3       138   
    #4          4        87   
    #5        5-10       89   
    #6        11-50      38   
    #7       51-100      3    
    #8       101-500     2    
  Average     3.17            

RUN-1002 : start command "export_db biss_test_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 6387, tnet num: 1434, tinst num: 630, tnode num: 8293, tedge num: 10828.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file biss_test_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 1434 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 3. Number of clock nets = 5 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
		U2_control/clk_out_reg1_syn_4
		config_inst_syn_10
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in biss_test_phy.timing, timing summary in biss_test_phy.tsm.
RUN-1002 : start command "export_bid biss_test_inst.bid"
PRG-1000 : <!-- HMAC is: b9e1b6948ea490352c5d314cc33577bbe8d1dd50c3059cedc3214bff25eb89eb -->
RUN-1002 : start command "bitgen -bit biss_test.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 630
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1436, pip num: 17352
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 9
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1479 valid insts, and 43884 bits set as '1'.
BIT-1004 : the usercode register value: 00000000001110100011100110111011
BIT-1004 : PLL setting string = 0010
BIT-1004 : Generate bits file biss_test.bit.
RUN-1003 : finish command "bitgen -bit biss_test.bit" in  2.521790s wall, 21.078125s user + 0.031250s system = 21.109375s CPU (837.1%)

RUN-1004 : used memory is 469 MB, reserved memory is 446 MB, peak memory is 666 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240915_112113.log"
