// Seed: 1684088165
module module_0;
  reg id_0;
  reg id_1;
  assign id_1 = 1;
  assign id_1 = id_0;
  always @(negedge 1) begin
    id_1 <= 1;
    if (id_0) begin
      id_1 <= id_1;
    end
  end
  logic id_2;
endmodule
