

================================================================
== Vitis HLS Report for 'LinearImageFilter_Pipeline_ker_rows_ker_cols6'
================================================================
* Date:           Thu May 30 21:28:08 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        work
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       67|      627|  0.670 us|  6.270 us|   67|  627|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- ker_rows_ker_cols  |       65|      625|        26|          5|          1|  9 ~ 121|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1528|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    220|    -|
|Register         |        -|    -|    1212|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1212|   1812|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln106_fu_628_p2                |         +|   0|  0|  30|          30|           2|
    |add_ln39_4_fu_353_p2               |         +|   0|  0|  39|          32|           1|
    |add_ln39_fu_336_p2                 |         +|   0|  0|  71|          64|           1|
    |add_ln43_fu_686_p2                 |         +|   0|  0|  39|          32|           1|
    |add_ln55_10_fu_717_p2              |         +|   0|  0|  39|          32|          32|
    |add_ln55_11_fu_648_p2              |         +|   0|  0|  37|          30|          30|
    |add_ln55_12_fu_661_p2              |         +|   0|  0|  39|          32|          32|
    |add_ln55_fu_704_p2                 |         +|   0|  0|  37|          30|          30|
    |add_ln98_fu_601_p2                 |         +|   0|  0|  30|          30|           2|
    |newCol_22_fu_543_p2                |         +|   0|  0|  39|          32|           2|
    |newCol_fu_431_p2                   |         +|   0|  0|  32|          32|          32|
    |newRow_22_fu_510_p2                |         +|   0|  0|  39|          32|           2|
    |newRow_fu_373_p2                   |         +|   0|  0|  39|          32|          32|
    |neg34_fu_493_p2                    |         -|   0|  0|  39|           1|          32|
    |neg37_fu_526_p2                    |         -|   0|  0|  39|           1|          32|
    |newCol_24_fu_633_p2                |         -|   0|  0|  30|          30|          30|
    |newRow_24_fu_606_p2                |         -|   0|  0|  30|          30|          30|
    |sub_ln48_fu_427_p2                 |         -|   0|  0|  32|          32|          32|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_00001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state14_pp0_stage3_iter2  |       and|   0|  0|   2|           1|           1|
    |ap_block_state17_pp0_stage1_iter3  |       and|   0|  0|   2|           1|           1|
    |ap_block_state6_io                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state9_io                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_456                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_466                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_820                   |       and|   0|  0|   2|           1|           1|
    |abscond35_fu_498_p2                |      icmp|   0|  0|  39|          32|           1|
    |abscond38_fu_531_p2                |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln104_fu_618_p2               |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln39_fu_331_p2                |      icmp|   0|  0|  71|          64|          64|
    |icmp_ln43_fu_348_p2                |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln69_fu_467_p2                |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln86_fu_573_p2                |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln96_fu_591_p2                |      icmp|   0|  0|  39|          32|          32|
    |ult43_fu_409_p2                    |      icmp|   0|  0|  39|          32|          32|
    |ult_fu_453_p2                      |      icmp|   0|  0|  39|          32|          32|
    |ap_block_pp0_stage3_11001          |        or|   0|  0|   2|           1|           1|
    |ap_predicate_op140_readreq_state6  |        or|   0|  0|   2|           1|           1|
    |ap_predicate_op155_readreq_state9  |        or|   0|  0|   2|           1|           1|
    |ap_predicate_op166_read_state14    |        or|   0|  0|   2|           1|           1|
    |ap_predicate_op169_read_state17    |        or|   0|  0|   2|           1|           1|
    |ap_predicate_op177_fadd_state22    |        or|   0|  0|   2|           1|           1|
    |ap_predicate_pred506_state27       |        or|   0|  0|   2|           1|           1|
    |or_ln69_7_fu_482_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln69_8_fu_487_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln69_fu_477_p2                  |        or|   0|  0|   2|           1|           1|
    |abs36_fu_503_p3                    |    select|   0|  0|  32|           1|          32|
    |abs39_fu_536_p3                    |    select|   0|  0|  32|           1|          32|
    |newCol_20_fu_559_p3                |    select|   0|  0|  31|           1|           1|
    |newCol_21_fu_584_p3                |    select|   0|  0|  30|           1|          30|
    |newCol_23_fu_549_p3                |    select|   0|  0|  32|           1|          32|
    |newCol_25_fu_638_p3                |    select|   0|  0|  30|           1|          30|
    |newRow_20_fu_393_p3                |    select|   0|  0|  31|           1|           1|
    |newRow_21_fu_420_p3                |    select|   0|  0|  30|           1|          30|
    |newRow_23_fu_516_p3                |    select|   0|  0|  32|           1|          32|
    |newRow_25_fu_611_p3                |    select|   0|  0|  30|           1|          30|
    |select_ln24_fu_367_p3              |    select|   0|  0|  32|           1|           1|
    |select_ln39_fu_359_p3              |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |rev42_fu_457_p2                    |       xor|   0|  0|   2|           1|           2|
    |rev44_fu_414_p2                    |       xor|   0|  0|   2|           1|           2|
    |xor_ln104_fu_622_p2                |       xor|   0|  0|   2|           1|           2|
    |xor_ln69_fu_471_p2                 |       xor|   0|  0|   2|           1|           2|
    |xor_ln86_fu_578_p2                 |       xor|   0|  0|   2|           1|           2|
    |xor_ln96_fu_595_p2                 |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|1528|         924|         961|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+----+-----------+-----+-----------+
    |                    Name                    | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                   |  31|          6|    1|          6|
    |ap_done_int                                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5                     |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg            |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg            |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg            |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg            |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter0_newCol_6_ph_6_reg_263  |   9|          2|   30|         60|
    |ap_phi_reg_pp0_iter0_newRow_6_ph_6_reg_275  |   9|          2|   30|         60|
    |ap_phi_reg_pp0_iter1_newCol_6_ph_6_reg_263  |   9|          2|   30|         60|
    |ap_phi_reg_pp0_iter1_newRow_6_ph_6_reg_275  |   9|          2|   30|         60|
    |ap_sig_allocacmp_sum_load_4                 |   9|          2|   32|         64|
    |i_fu_130                                    |   9|          2|   32|         64|
    |image_in_blk_n_AR                           |   9|          2|    1|          2|
    |image_in_blk_n_R                            |   9|          2|    1|          2|
    |indvar_flatten161_fu_134                    |   9|          2|   64|        128|
    |j_fu_126                                    |   9|          2|   32|         64|
    |kernel_blk_n_AR                             |   9|          2|    1|          2|
    |kernel_blk_n_R                              |   9|          2|    1|          2|
    |sum_fu_138                                  |   9|          2|   32|         64|
    +--------------------------------------------+----+-----------+-----+-----------+
    |Total                                       | 220|         48|  325|        654|
    +--------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |add_ln39_reg_874                            |  64|   0|   64|          0|
    |ap_CS_fsm                                   |   5|   0|    5|          0|
    |ap_done_reg                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg            |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_newCol_6_ph_6_reg_263  |  30|   0|   30|          0|
    |ap_phi_reg_pp0_iter0_newRow_6_ph_6_reg_275  |  30|   0|   30|          0|
    |ap_phi_reg_pp0_iter1_newCol_6_ph_6_reg_263  |  30|   0|   30|          0|
    |ap_phi_reg_pp0_iter1_newRow_6_ph_6_reg_275  |  30|   0|   30|          0|
    |ap_predicate_pred208_state6                 |   1|   0|    1|          0|
    |ap_predicate_pred231_state14                |   1|   0|    1|          0|
    |ap_predicate_pred247_state9                 |   1|   0|    1|          0|
    |ap_predicate_pred265_state17                |   1|   0|    1|          0|
    |ap_predicate_pred506_state27                |   1|   0|    1|          0|
    |empty_61_reg_911                            |  30|   0|   30|          0|
    |i_fu_130                                    |  32|   0|   32|          0|
    |icmp_ln39_reg_870                           |   1|   0|    1|          0|
    |icmp_ln43_reg_884                           |   1|   0|    1|          0|
    |image_in_addr_read_reg_1031                 |  32|   0|   32|          0|
    |indvar_flatten161_fu_134                    |  64|   0|   64|          0|
    |j_fu_126                                    |  32|   0|   32|          0|
    |j_load_reg_879                              |  32|   0|   32|          0|
    |kernel_addr_read_reg_1026                   |  32|   0|   32|          0|
    |mul21_6_reg_1046                            |  32|   0|   32|          0|
    |mul_ln55_reg_1010                           |  30|   0|   30|          0|
    |newCol_23_reg_973                           |  32|   0|   32|          0|
    |newCol_6_ph_6_reg_263                       |  30|   0|   30|          0|
    |newCol_reg_927                              |  32|   0|   32|          0|
    |newRow_21_reg_922                           |  30|   0|   30|          0|
    |newRow_23_reg_962                           |  32|   0|   32|          0|
    |newRow_reg_902                              |  32|   0|   32|          0|
    |or_ln69_8_reg_958                           |   1|   0|    1|          0|
    |p_cast_reg_865                              |  31|   0|   32|          1|
    |select_ln24_reg_896                         |  32|   0|   32|          0|
    |select_ln39_reg_889                         |  32|   0|   32|          0|
    |sum_4_reg_1056                              |  32|   0|   32|          0|
    |sum_fu_138                                  |  32|   0|   32|          0|
    |tmp_11_reg_916                              |   1|   0|    1|          0|
    |tmp_12_reg_946                              |   1|   0|    1|          0|
    |trunc_ln26_reg_967                          |  30|   0|   30|          0|
    |trunc_ln27_10_reg_941                       |  31|   0|   31|          0|
    |trunc_ln27_12_reg_978                       |  30|   0|   30|          0|
    |trunc_ln27_reg_936                          |  30|   0|   30|          0|
    |trunc_ln55_5_reg_999                        |  30|   0|   30|          0|
    |trunc_ln55_reg_953                          |  30|   0|   30|          0|
    |trunc_ln55_s_reg_1015                       |  30|   0|   30|          0|
    |icmp_ln39_reg_870                           |  64|  32|    1|          0|
    |or_ln69_8_reg_958                           |  64|  32|    1|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       |1212|  64| 1087|          1|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+-------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  LinearImageFilter_Pipeline_ker_rows_ker_cols6|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  LinearImageFilter_Pipeline_ker_rows_ker_cols6|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  LinearImageFilter_Pipeline_ker_rows_ker_cols6|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  LinearImageFilter_Pipeline_ker_rows_ker_cols6|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  LinearImageFilter_Pipeline_ker_rows_ker_cols6|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  LinearImageFilter_Pipeline_ker_rows_ker_cols6|  return value|
|grp_fu_2998_p_din0       |  out|   32|  ap_ctrl_hs|  LinearImageFilter_Pipeline_ker_rows_ker_cols6|  return value|
|grp_fu_2998_p_din1       |  out|   32|  ap_ctrl_hs|  LinearImageFilter_Pipeline_ker_rows_ker_cols6|  return value|
|grp_fu_2998_p_opcode     |  out|    2|  ap_ctrl_hs|  LinearImageFilter_Pipeline_ker_rows_ker_cols6|  return value|
|grp_fu_2998_p_dout0      |   in|   32|  ap_ctrl_hs|  LinearImageFilter_Pipeline_ker_rows_ker_cols6|  return value|
|grp_fu_2998_p_ce         |  out|    1|  ap_ctrl_hs|  LinearImageFilter_Pipeline_ker_rows_ker_cols6|  return value|
|grp_fu_3002_p_din0       |  out|   32|  ap_ctrl_hs|  LinearImageFilter_Pipeline_ker_rows_ker_cols6|  return value|
|grp_fu_3002_p_din1       |  out|   32|  ap_ctrl_hs|  LinearImageFilter_Pipeline_ker_rows_ker_cols6|  return value|
|grp_fu_3002_p_dout0      |   in|   32|  ap_ctrl_hs|  LinearImageFilter_Pipeline_ker_rows_ker_cols6|  return value|
|grp_fu_3002_p_ce         |  out|    1|  ap_ctrl_hs|  LinearImageFilter_Pipeline_ker_rows_ker_cols6|  return value|
|grp_fu_3006_p_din0       |  out|   30|  ap_ctrl_hs|  LinearImageFilter_Pipeline_ker_rows_ker_cols6|  return value|
|grp_fu_3006_p_din1       |  out|   30|  ap_ctrl_hs|  LinearImageFilter_Pipeline_ker_rows_ker_cols6|  return value|
|grp_fu_3006_p_dout0      |   in|   30|  ap_ctrl_hs|  LinearImageFilter_Pipeline_ker_rows_ker_cols6|  return value|
|grp_fu_3006_p_ce         |  out|    1|  ap_ctrl_hs|  LinearImageFilter_Pipeline_ker_rows_ker_cols6|  return value|
|grp_fu_939_p_din0        |  out|   32|  ap_ctrl_hs|  LinearImageFilter_Pipeline_ker_rows_ker_cols6|  return value|
|grp_fu_939_p_din1        |  out|   32|  ap_ctrl_hs|  LinearImageFilter_Pipeline_ker_rows_ker_cols6|  return value|
|grp_fu_939_p_dout0       |   in|   32|  ap_ctrl_hs|  LinearImageFilter_Pipeline_ker_rows_ker_cols6|  return value|
|grp_fu_939_p_ce          |  out|    1|  ap_ctrl_hs|  LinearImageFilter_Pipeline_ker_rows_ker_cols6|  return value|
|m_axi_kernel_AWVALID     |  out|    1|       m_axi|                                         kernel|       pointer|
|m_axi_kernel_AWREADY     |   in|    1|       m_axi|                                         kernel|       pointer|
|m_axi_kernel_AWADDR      |  out|   32|       m_axi|                                         kernel|       pointer|
|m_axi_kernel_AWID        |  out|    1|       m_axi|                                         kernel|       pointer|
|m_axi_kernel_AWLEN       |  out|   32|       m_axi|                                         kernel|       pointer|
|m_axi_kernel_AWSIZE      |  out|    3|       m_axi|                                         kernel|       pointer|
|m_axi_kernel_AWBURST     |  out|    2|       m_axi|                                         kernel|       pointer|
|m_axi_kernel_AWLOCK      |  out|    2|       m_axi|                                         kernel|       pointer|
|m_axi_kernel_AWCACHE     |  out|    4|       m_axi|                                         kernel|       pointer|
|m_axi_kernel_AWPROT      |  out|    3|       m_axi|                                         kernel|       pointer|
|m_axi_kernel_AWQOS       |  out|    4|       m_axi|                                         kernel|       pointer|
|m_axi_kernel_AWREGION    |  out|    4|       m_axi|                                         kernel|       pointer|
|m_axi_kernel_AWUSER      |  out|    1|       m_axi|                                         kernel|       pointer|
|m_axi_kernel_WVALID      |  out|    1|       m_axi|                                         kernel|       pointer|
|m_axi_kernel_WREADY      |   in|    1|       m_axi|                                         kernel|       pointer|
|m_axi_kernel_WDATA       |  out|   32|       m_axi|                                         kernel|       pointer|
|m_axi_kernel_WSTRB       |  out|    4|       m_axi|                                         kernel|       pointer|
|m_axi_kernel_WLAST       |  out|    1|       m_axi|                                         kernel|       pointer|
|m_axi_kernel_WID         |  out|    1|       m_axi|                                         kernel|       pointer|
|m_axi_kernel_WUSER       |  out|    1|       m_axi|                                         kernel|       pointer|
|m_axi_kernel_ARVALID     |  out|    1|       m_axi|                                         kernel|       pointer|
|m_axi_kernel_ARREADY     |   in|    1|       m_axi|                                         kernel|       pointer|
|m_axi_kernel_ARADDR      |  out|   32|       m_axi|                                         kernel|       pointer|
|m_axi_kernel_ARID        |  out|    1|       m_axi|                                         kernel|       pointer|
|m_axi_kernel_ARLEN       |  out|   32|       m_axi|                                         kernel|       pointer|
|m_axi_kernel_ARSIZE      |  out|    3|       m_axi|                                         kernel|       pointer|
|m_axi_kernel_ARBURST     |  out|    2|       m_axi|                                         kernel|       pointer|
|m_axi_kernel_ARLOCK      |  out|    2|       m_axi|                                         kernel|       pointer|
|m_axi_kernel_ARCACHE     |  out|    4|       m_axi|                                         kernel|       pointer|
|m_axi_kernel_ARPROT      |  out|    3|       m_axi|                                         kernel|       pointer|
|m_axi_kernel_ARQOS       |  out|    4|       m_axi|                                         kernel|       pointer|
|m_axi_kernel_ARREGION    |  out|    4|       m_axi|                                         kernel|       pointer|
|m_axi_kernel_ARUSER      |  out|    1|       m_axi|                                         kernel|       pointer|
|m_axi_kernel_RVALID      |   in|    1|       m_axi|                                         kernel|       pointer|
|m_axi_kernel_RREADY      |  out|    1|       m_axi|                                         kernel|       pointer|
|m_axi_kernel_RDATA       |   in|   32|       m_axi|                                         kernel|       pointer|
|m_axi_kernel_RLAST       |   in|    1|       m_axi|                                         kernel|       pointer|
|m_axi_kernel_RID         |   in|    1|       m_axi|                                         kernel|       pointer|
|m_axi_kernel_RFIFONUM    |   in|    9|       m_axi|                                         kernel|       pointer|
|m_axi_kernel_RUSER       |   in|    1|       m_axi|                                         kernel|       pointer|
|m_axi_kernel_RRESP       |   in|    2|       m_axi|                                         kernel|       pointer|
|m_axi_kernel_BVALID      |   in|    1|       m_axi|                                         kernel|       pointer|
|m_axi_kernel_BREADY      |  out|    1|       m_axi|                                         kernel|       pointer|
|m_axi_kernel_BRESP       |   in|    2|       m_axi|                                         kernel|       pointer|
|m_axi_kernel_BID         |   in|    1|       m_axi|                                         kernel|       pointer|
|m_axi_kernel_BUSER       |   in|    1|       m_axi|                                         kernel|       pointer|
|m_axi_image_in_AWVALID   |  out|    1|       m_axi|                                       image_in|       pointer|
|m_axi_image_in_AWREADY   |   in|    1|       m_axi|                                       image_in|       pointer|
|m_axi_image_in_AWADDR    |  out|   32|       m_axi|                                       image_in|       pointer|
|m_axi_image_in_AWID      |  out|    1|       m_axi|                                       image_in|       pointer|
|m_axi_image_in_AWLEN     |  out|   32|       m_axi|                                       image_in|       pointer|
|m_axi_image_in_AWSIZE    |  out|    3|       m_axi|                                       image_in|       pointer|
|m_axi_image_in_AWBURST   |  out|    2|       m_axi|                                       image_in|       pointer|
|m_axi_image_in_AWLOCK    |  out|    2|       m_axi|                                       image_in|       pointer|
|m_axi_image_in_AWCACHE   |  out|    4|       m_axi|                                       image_in|       pointer|
|m_axi_image_in_AWPROT    |  out|    3|       m_axi|                                       image_in|       pointer|
|m_axi_image_in_AWQOS     |  out|    4|       m_axi|                                       image_in|       pointer|
|m_axi_image_in_AWREGION  |  out|    4|       m_axi|                                       image_in|       pointer|
|m_axi_image_in_AWUSER    |  out|    1|       m_axi|                                       image_in|       pointer|
|m_axi_image_in_WVALID    |  out|    1|       m_axi|                                       image_in|       pointer|
|m_axi_image_in_WREADY    |   in|    1|       m_axi|                                       image_in|       pointer|
|m_axi_image_in_WDATA     |  out|   32|       m_axi|                                       image_in|       pointer|
|m_axi_image_in_WSTRB     |  out|    4|       m_axi|                                       image_in|       pointer|
|m_axi_image_in_WLAST     |  out|    1|       m_axi|                                       image_in|       pointer|
|m_axi_image_in_WID       |  out|    1|       m_axi|                                       image_in|       pointer|
|m_axi_image_in_WUSER     |  out|    1|       m_axi|                                       image_in|       pointer|
|m_axi_image_in_ARVALID   |  out|    1|       m_axi|                                       image_in|       pointer|
|m_axi_image_in_ARREADY   |   in|    1|       m_axi|                                       image_in|       pointer|
|m_axi_image_in_ARADDR    |  out|   32|       m_axi|                                       image_in|       pointer|
|m_axi_image_in_ARID      |  out|    1|       m_axi|                                       image_in|       pointer|
|m_axi_image_in_ARLEN     |  out|   32|       m_axi|                                       image_in|       pointer|
|m_axi_image_in_ARSIZE    |  out|    3|       m_axi|                                       image_in|       pointer|
|m_axi_image_in_ARBURST   |  out|    2|       m_axi|                                       image_in|       pointer|
|m_axi_image_in_ARLOCK    |  out|    2|       m_axi|                                       image_in|       pointer|
|m_axi_image_in_ARCACHE   |  out|    4|       m_axi|                                       image_in|       pointer|
|m_axi_image_in_ARPROT    |  out|    3|       m_axi|                                       image_in|       pointer|
|m_axi_image_in_ARQOS     |  out|    4|       m_axi|                                       image_in|       pointer|
|m_axi_image_in_ARREGION  |  out|    4|       m_axi|                                       image_in|       pointer|
|m_axi_image_in_ARUSER    |  out|    1|       m_axi|                                       image_in|       pointer|
|m_axi_image_in_RVALID    |   in|    1|       m_axi|                                       image_in|       pointer|
|m_axi_image_in_RREADY    |  out|    1|       m_axi|                                       image_in|       pointer|
|m_axi_image_in_RDATA     |   in|   32|       m_axi|                                       image_in|       pointer|
|m_axi_image_in_RLAST     |   in|    1|       m_axi|                                       image_in|       pointer|
|m_axi_image_in_RID       |   in|    1|       m_axi|                                       image_in|       pointer|
|m_axi_image_in_RFIFONUM  |   in|    9|       m_axi|                                       image_in|       pointer|
|m_axi_image_in_RUSER     |   in|    1|       m_axi|                                       image_in|       pointer|
|m_axi_image_in_RRESP     |   in|    2|       m_axi|                                       image_in|       pointer|
|m_axi_image_in_BVALID    |   in|    1|       m_axi|                                       image_in|       pointer|
|m_axi_image_in_BREADY    |  out|    1|       m_axi|                                       image_in|       pointer|
|m_axi_image_in_BRESP     |   in|    2|       m_axi|                                       image_in|       pointer|
|m_axi_image_in_BID       |   in|    1|       m_axi|                                       image_in|       pointer|
|m_axi_image_in_BUSER     |   in|    1|       m_axi|                                       image_in|       pointer|
|mul_ln7                  |   in|   64|     ap_none|                                        mul_ln7|        scalar|
|padding                  |   in|    8|     ap_none|                                        padding|        scalar|
|kernel_dim               |   in|   32|     ap_none|                                     kernel_dim|        scalar|
|add_0                    |   in|   32|     ap_none|                                          add_0|        scalar|
|rows                     |   in|   32|     ap_none|                                           rows|        scalar|
|newRow_2                 |   in|   30|     ap_none|                                       newRow_2|        scalar|
|col_6                    |   in|   32|     ap_none|                                          col_6|        scalar|
|empty_29                 |   in|   31|     ap_none|                                       empty_29|        scalar|
|cols                     |   in|   32|     ap_none|                                           cols|        scalar|
|empty                    |   in|   30|     ap_none|                                          empty|        scalar|
|image_in_offset          |   in|   32|     ap_none|                                image_in_offset|        scalar|
|kernel_offset            |   in|   32|     ap_none|                                  kernel_offset|        scalar|
|mul_i                    |   in|   30|     ap_none|                                          mul_i|        scalar|
|mul35_i                  |   in|   30|     ap_none|                                        mul35_i|        scalar|
|newCol_2                 |   in|   30|     ap_none|                                       newCol_2|        scalar|
|sum_18_out               |  out|   32|      ap_vld|                                     sum_18_out|       pointer|
|sum_18_out_ap_vld        |  out|    1|      ap_vld|                                     sum_18_out|       pointer|
+-------------------------+-----+-----+------------+-----------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 27


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 1
  Pipeline-0 : II = 5, D = 27, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 29 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 30 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten161 = alloca i32 1"   --->   Operation 31 'alloca' 'indvar_flatten161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%sum = alloca i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24]   --->   Operation 32 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%newCol_2_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %newCol_2"   --->   Operation 33 'read' 'newCol_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%mul35_i_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %mul35_i"   --->   Operation 34 'read' 'mul35_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%mul_i_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %mul_i"   --->   Operation 35 'read' 'mul_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%kernel_offset_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %kernel_offset"   --->   Operation 36 'read' 'kernel_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%image_in_offset_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %image_in_offset"   --->   Operation 37 'read' 'image_in_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %empty"   --->   Operation 38 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%cols_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cols"   --->   Operation 39 'read' 'cols_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_10 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %empty_29"   --->   Operation 40 'read' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%col_6_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %col_6"   --->   Operation 41 'read' 'col_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%newRow_2_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %newRow_2"   --->   Operation 42 'read' 'newRow_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%rows_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %rows"   --->   Operation 43 'read' 'rows_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%add_0_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add_0"   --->   Operation 44 'read' 'add_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%kernel_dim_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %kernel_dim"   --->   Operation 45 'read' 'kernel_dim_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%padding_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %padding"   --->   Operation 46 'read' 'padding_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%mul_ln7_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mul_ln7"   --->   Operation 47 'read' 'mul_ln7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_cast = zext i31 %tmp_10"   --->   Operation 48 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specmaxicache_ln0 = specmaxicache void @_ssdm_op_SpecMAXICache, i32 %image_in, i64 256, i64 128, i64 1, i64 1, i64 0, i64 0, void @empty_2"   --->   Operation 49 'specmaxicache' 'specmaxicache_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specmaxicache_ln0 = specmaxicache void @_ssdm_op_SpecMAXICache, i32 %kernel, i64 1, i64 128, i64 1, i64 1, i64 0, i64 0, void @empty_2"   --->   Operation 50 'specmaxicache' 'specmaxicache_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %kernel, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 1000, void @empty_6, void @empty_4, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %image_in, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 10000000, void @empty_5, void @empty_4, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln24 = store i32 0, i32 %sum" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24]   --->   Operation 53 'store' 'store_ln24' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 54 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 0, i64 %indvar_flatten161"   --->   Operation 54 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 55 [1/1] (1.58ns)   --->   "%store_ln39 = store i32 0, i32 %i" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 55 'store' 'store_ln39' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 56 [1/1] (1.58ns)   --->   "%store_ln43 = store i32 0, i32 %j" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 56 'store' 'store_ln43' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body12.6"   --->   Operation 57 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.52>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%indvar_flatten161_load = load i64 %indvar_flatten161" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 58 'load' 'indvar_flatten161_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %kernel"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %image_in"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (3.52ns)   --->   "%icmp_ln39 = icmp_eq  i64 %indvar_flatten161_load, i64 %mul_ln7_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 61 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (3.52ns)   --->   "%add_ln39 = add i64 %indvar_flatten161_load, i64 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 62 'add' 'add_ln39' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39, void %for.inc23.6, void %for.inc33.6.loopexit.exitStub" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 63 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%j_load = load i32 %j" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 64 'load' 'j_load' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%i_load = load i32 %i" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 65 'load' 'i_load' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (2.55ns)   --->   "%icmp_ln43 = icmp_eq  i32 %j_load, i32 %kernel_dim_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 66 'icmp' 'icmp_ln43' <Predicate = (!icmp_ln39)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (2.55ns)   --->   "%add_ln39_4 = add i32 %i_load, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 67 'add' 'add_ln39_4' <Predicate = (!icmp_ln39)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.69ns)   --->   "%select_ln39 = select i1 %icmp_ln43, i32 %add_ln39_4, i32 %i_load" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 68 'select' 'select_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 69 [1/1] (0.69ns)   --->   "%select_ln24 = select i1 %icmp_ln43, i32 0, i32 %j_load" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24]   --->   Operation 69 'select' 'select_ln24' <Predicate = (!icmp_ln39)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (2.55ns)   --->   "%newRow = add i32 %select_ln39, i32 %add_0_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 70 'add' 'newRow' <Predicate = (!icmp_ln39)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%empty_61 = trunc i32 %newRow" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 71 'trunc' 'empty_61' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%empty_62 = trunc i32 %newRow" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 72 'trunc' 'empty_62' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %newRow, i32 31" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 73 'bitselect' 'tmp_11' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 74 [2/2] (6.91ns)   --->   "%mul17_6 = mul i32 %select_ln39, i32 %kernel_dim_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 74 'mul' 'mul17_6' <Predicate = (!icmp_ln39)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.73ns)   --->   "%newRow_20 = select i1 %tmp_11, i31 0, i31 %empty_62" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 75 'select' 'newRow_20' <Predicate = (!icmp_ln39)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%newRow_44_cast74 = zext i31 %newRow_20" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 76 'zext' 'newRow_44_cast74' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node newRow_21)   --->   "%empty_63 = trunc i31 %newRow_20" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 77 'trunc' 'empty_63' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (2.55ns)   --->   "%ult43 = icmp_ult  i32 %newRow_44_cast74, i32 %rows_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 78 'icmp' 'ult43' <Predicate = (!icmp_ln39)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node newRow_21)   --->   "%rev44 = xor i1 %ult43, i1 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 79 'xor' 'rev44' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.97ns) (out node of the LUT)   --->   "%newRow_21 = select i1 %rev44, i30 %newRow_2_read, i30 %empty_63" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 80 'select' 'newRow_21' <Predicate = (!icmp_ln39)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln48 = sub i32 %col_6_read, i32 %p_cast" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 81 'sub' 'sub_ln48' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 82 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%newCol = add i32 %select_ln24, i32 %sub_ln48" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 82 'add' 'newCol' <Predicate = (!icmp_ln39)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i32 %newCol" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:27]   --->   Operation 83 'trunc' 'trunc_ln27' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln27_10 = trunc i32 %newCol" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:27]   --->   Operation 84 'trunc' 'trunc_ln27_10' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %newCol, i32 31" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:69->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 85 'bitselect' 'tmp_12' <Predicate = (!icmp_ln39)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ker_rows_ker_cols_str"   --->   Operation 86 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 121, i64 25"   --->   Operation 87 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (2.55ns)   --->   "%ult = icmp_ult  i32 %newRow, i32 %rows_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 88 'icmp' 'ult' <Predicate = (!icmp_ln39)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node or_ln69_8)   --->   "%rev42 = xor i1 %ult, i1 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 89 'xor' 'rev42' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/2] (6.91ns)   --->   "%mul17_6 = mul i32 %select_ln39, i32 %kernel_dim_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 90 'mul' 'mul17_6' <Predicate = (!icmp_ln39)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln55 = trunc i32 %mul17_6" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55]   --->   Operation 91 'trunc' 'trunc_ln55' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%specpipeline_ln24 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_2" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24]   --->   Operation 92 'specpipeline' 'specpipeline_ln24' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (2.55ns)   --->   "%icmp_ln69 = icmp_ult  i32 %newCol, i32 %cols_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:69->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 93 'icmp' 'icmp_ln69' <Predicate = (!icmp_ln39)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node or_ln69_8)   --->   "%xor_ln69 = xor i1 %icmp_ln69, i1 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:69->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 94 'xor' 'xor_ln69' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node or_ln69_8)   --->   "%or_ln69 = or i1 %tmp_12, i1 %xor_ln69" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:69->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 95 'or' 'or_ln69' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node or_ln69_8)   --->   "%or_ln69_7 = or i1 %rev42, i1 %tmp_11" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:69->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 96 'or' 'or_ln69_7' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln69_8 = or i1 %or_ln69_7, i1 %or_ln69" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:69->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 97 'or' 'or_ln69_8' <Predicate = (!icmp_ln39)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (1.70ns)   --->   "%br_ln69 = br i1 %or_ln69_8, void %if.end.6, void %if.then.i.6" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:69->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 98 'br' 'br_ln69' <Predicate = (!icmp_ln39)> <Delay = 1.70>
ST_4 : Operation 99 [1/1] (1.93ns)   --->   "%switch_ln71 = switch i8 %padding_read, void %for.inc.6, i8 1, void %sw.bb.i.6, i8 2, void %sw.bb18.i.6_ifconv" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:71->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 99 'switch' 'switch_ln71' <Predicate = (!icmp_ln39 & or_ln69_8)> <Delay = 1.93>
ST_4 : Operation 100 [1/1] (2.55ns)   --->   "%neg34 = sub i32 0, i32 %newRow" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 100 'sub' 'neg34' <Predicate = (!icmp_ln39 & or_ln69_8 & tmp_11 & padding_read == 2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (2.55ns)   --->   "%abscond35 = icmp_sgt  i32 %newRow, i32 0" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 101 'icmp' 'abscond35' <Predicate = (!icmp_ln39 & or_ln69_8 & tmp_11 & padding_read == 2)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node newRow_22)   --->   "%abs36 = select i1 %abscond35, i32 %newRow, i32 %neg34" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 102 'select' 'abs36' <Predicate = (!icmp_ln39 & or_ln69_8 & tmp_11 & padding_read == 2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (2.55ns) (out node of the LUT)   --->   "%newRow_22 = add i32 %abs36, i32 4294967295" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:94->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 103 'add' 'newRow_22' <Predicate = (!icmp_ln39 & or_ln69_8 & tmp_11 & padding_read == 2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.69ns)   --->   "%newRow_23 = select i1 %tmp_11, i32 %newRow_22, i32 %newRow" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 104 'select' 'newRow_23' <Predicate = (!icmp_ln39 & or_ln69_8 & padding_read == 2)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i32 %newRow_23" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:26]   --->   Operation 105 'trunc' 'trunc_ln26' <Predicate = (!icmp_ln39 & or_ln69_8 & padding_read == 2)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (2.55ns)   --->   "%neg37 = sub i32 0, i32 %newCol" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 106 'sub' 'neg37' <Predicate = (!icmp_ln39 & or_ln69_8 & tmp_12 & padding_read == 2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (2.55ns)   --->   "%abscond38 = icmp_sgt  i32 %newCol, i32 0" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 107 'icmp' 'abscond38' <Predicate = (!icmp_ln39 & or_ln69_8 & tmp_12 & padding_read == 2)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node newCol_22)   --->   "%abs39 = select i1 %abscond38, i32 %newCol, i32 %neg37" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 108 'select' 'abs39' <Predicate = (!icmp_ln39 & or_ln69_8 & tmp_12 & padding_read == 2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (2.55ns) (out node of the LUT)   --->   "%newCol_22 = add i32 %abs39, i32 4294967295" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:102->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 109 'add' 'newCol_22' <Predicate = (!icmp_ln39 & or_ln69_8 & tmp_12 & padding_read == 2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.69ns)   --->   "%newCol_23 = select i1 %tmp_12, i32 %newCol_22, i32 %newCol" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:69->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 110 'select' 'newCol_23' <Predicate = (!icmp_ln39 & or_ln69_8 & padding_read == 2)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln27_12 = trunc i32 %newCol_23" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:27]   --->   Operation 111 'trunc' 'trunc_ln27_12' <Predicate = (!icmp_ln39 & or_ln69_8 & padding_read == 2)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.73ns)   --->   "%newCol_20 = select i1 %tmp_12, i31 0, i31 %trunc_ln27_10" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:82->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 112 'select' 'newCol_20' <Predicate = (!icmp_ln39 & or_ln69_8 & padding_read == 1)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i31 %newCol_20" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:27]   --->   Operation 113 'zext' 'zext_ln27' <Predicate = (!icmp_ln39 & or_ln69_8 & padding_read == 1)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node newCol_21)   --->   "%trunc_ln27_11 = trunc i31 %newCol_20" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:27]   --->   Operation 114 'trunc' 'trunc_ln27_11' <Predicate = (!icmp_ln39 & or_ln69_8 & padding_read == 1)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (2.55ns)   --->   "%icmp_ln86 = icmp_ult  i32 %zext_ln27, i32 %cols_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:86->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 115 'icmp' 'icmp_ln86' <Predicate = (!icmp_ln39 & or_ln69_8 & padding_read == 1)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node newCol_21)   --->   "%xor_ln86 = xor i1 %icmp_ln86, i1 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:86->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 116 'xor' 'xor_ln86' <Predicate = (!icmp_ln39 & or_ln69_8 & padding_read == 1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.97ns) (out node of the LUT)   --->   "%newCol_21 = select i1 %xor_ln86, i30 %newCol_2_read, i30 %trunc_ln27_11" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:86->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 117 'select' 'newCol_21' <Predicate = (!icmp_ln39 & or_ln69_8 & padding_read == 1)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (1.70ns)   --->   "%br_ln90 = br void %if.end.6" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:90->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 118 'br' 'br_ln90' <Predicate = (!icmp_ln39 & or_ln69_8 & padding_read == 1)> <Delay = 1.70>

State 5 <SV = 4> <Delay = 6.99>
ST_5 : Operation 119 [1/1] (2.55ns)   --->   "%icmp_ln96 = icmp_ult  i32 %newRow_23, i32 %rows_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:96->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 119 'icmp' 'icmp_ln96' <Predicate = (!icmp_ln39 & or_ln69_8 & padding_read == 2)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node newRow_25)   --->   "%xor_ln96 = xor i1 %icmp_ln96, i1 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:96->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 120 'xor' 'xor_ln96' <Predicate = (!icmp_ln39 & or_ln69_8 & padding_read == 2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln98 = add i30 %mul_i_read, i30 1073741823" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:98->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 121 'add' 'add_ln98' <Predicate = (!icmp_ln39 & or_ln69_8 & padding_read == 2)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 122 [1/1] (4.31ns) (root node of TernaryAdder)   --->   "%newRow_24 = sub i30 %add_ln98, i30 %trunc_ln26" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:98->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 122 'sub' 'newRow_24' <Predicate = (!icmp_ln39 & or_ln69_8 & padding_read == 2)> <Delay = 4.31> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 123 [1/1] (0.97ns) (out node of the LUT)   --->   "%newRow_25 = select i1 %xor_ln96, i30 %newRow_24, i30 %trunc_ln26" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:96->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 123 'select' 'newRow_25' <Predicate = (!icmp_ln39 & or_ln69_8 & padding_read == 2)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (2.55ns)   --->   "%icmp_ln104 = icmp_ult  i32 %newCol_23, i32 %cols_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:104->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 124 'icmp' 'icmp_ln104' <Predicate = (!icmp_ln39 & or_ln69_8 & padding_read == 2)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node newCol_25)   --->   "%xor_ln104 = xor i1 %icmp_ln104, i1 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:104->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 125 'xor' 'xor_ln104' <Predicate = (!icmp_ln39 & or_ln69_8 & padding_read == 2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln106 = add i30 %mul35_i_read, i30 1073741823" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:106->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 126 'add' 'add_ln106' <Predicate = (!icmp_ln39 & or_ln69_8 & padding_read == 2)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 127 [1/1] (4.31ns) (root node of TernaryAdder)   --->   "%newCol_24 = sub i30 %add_ln106, i30 %trunc_ln27_12" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:106->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 127 'sub' 'newCol_24' <Predicate = (!icmp_ln39 & or_ln69_8 & padding_read == 2)> <Delay = 4.31> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 128 [1/1] (0.97ns) (out node of the LUT)   --->   "%newCol_25 = select i1 %xor_ln104, i30 %newCol_24, i30 %trunc_ln27_12" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:104->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 128 'select' 'newCol_25' <Predicate = (!icmp_ln39 & or_ln69_8 & padding_read == 2)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (1.70ns)   --->   "%br_ln108 = br void %if.end.6" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:108->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 129 'br' 'br_ln108' <Predicate = (!icmp_ln39 & or_ln69_8 & padding_read == 2)> <Delay = 1.70>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln55_4 = trunc i32 %select_ln24" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55]   --->   Operation 130 'trunc' 'trunc_ln55_4' <Predicate = (!icmp_ln39 & padding_read == 2) | (!icmp_ln39 & padding_read == 1) | (!icmp_ln39 & !or_ln69_8)> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (2.49ns)   --->   "%add_ln55_11 = add i30 %trunc_ln55_4, i30 %trunc_ln55" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55]   --->   Operation 131 'add' 'add_ln55_11' <Predicate = (!icmp_ln39 & padding_read == 2) | (!icmp_ln39 & padding_read == 1) | (!icmp_ln39 & !or_ln69_8)> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%shl_ln55_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %add_ln55_11, i2 0" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55]   --->   Operation 132 'bitconcatenate' 'shl_ln55_4' <Predicate = (!icmp_ln39 & padding_read == 2) | (!icmp_ln39 & padding_read == 1) | (!icmp_ln39 & !or_ln69_8)> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (2.55ns)   --->   "%add_ln55_12 = add i32 %shl_ln55_4, i32 %kernel_offset_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55]   --->   Operation 133 'add' 'add_ln55_12' <Predicate = (!icmp_ln39 & padding_read == 2) | (!icmp_ln39 & padding_read == 1) | (!icmp_ln39 & !or_ln69_8)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%trunc_ln55_5 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln55_12, i32 2, i32 31" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55]   --->   Operation 134 'partselect' 'trunc_ln55_5' <Predicate = (!icmp_ln39 & padding_read == 2) | (!icmp_ln39 & padding_read == 1) | (!icmp_ln39 & !or_ln69_8)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%newCol_6_ph_6 = phi i30 %newCol_21, void %sw.bb.i.6, i30 %newCol_25, void %sw.bb18.i.6_ifconv, i30 %trunc_ln27, void %for.inc23.6"   --->   Operation 135 'phi' 'newCol_6_ph_6' <Predicate = (!icmp_ln39 & padding_read == 2) | (!icmp_ln39 & padding_read == 1) | (!icmp_ln39 & !or_ln69_8)> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%newRow_6_ph_6 = phi i30 %newRow_21, void %sw.bb.i.6, i30 %newRow_25, void %sw.bb18.i.6_ifconv, i30 %empty_61, void %for.inc23.6"   --->   Operation 136 'phi' 'newRow_6_ph_6' <Predicate = (!icmp_ln39 & padding_read == 2) | (!icmp_ln39 & padding_read == 1) | (!icmp_ln39 & !or_ln69_8)> <Delay = 0.00>
ST_6 : Operation 137 [2/2] (6.91ns)   --->   "%mul_ln55 = mul i30 %newRow_6_ph_6, i30 %tmp" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55]   --->   Operation 137 'mul' 'mul_ln55' <Predicate = (!icmp_ln39 & padding_read == 2) | (!icmp_ln39 & padding_read == 1) | (!icmp_ln39 & !or_ln69_8)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln55_4 = sext i30 %trunc_ln55_5" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55]   --->   Operation 138 'sext' 'sext_ln55_4' <Predicate = (!icmp_ln39 & padding_read == 2) | (!icmp_ln39 & padding_read == 1) | (!icmp_ln39 & !or_ln69_8)> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%kernel_addr = getelementptr i32 %kernel, i32 %sext_ln55_4" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55]   --->   Operation 139 'getelementptr' 'kernel_addr' <Predicate = (!icmp_ln39 & padding_read == 2) | (!icmp_ln39 & padding_read == 1) | (!icmp_ln39 & !or_ln69_8)> <Delay = 0.00>
ST_6 : Operation 140 [8/8] (7.30ns)   --->   "%kernel_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %kernel_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55]   --->   Operation 140 'readreq' 'kernel_load_6_req' <Predicate = (!icmp_ln39 & padding_read == 2) | (!icmp_ln39 & padding_read == 1) | (!icmp_ln39 & !or_ln69_8)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 141 [1/1] (2.55ns)   --->   "%add_ln43 = add i32 %select_ln24, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 141 'add' 'add_ln43' <Predicate = (!icmp_ln39)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (1.58ns)   --->   "%store_ln39 = store i64 %add_ln39, i64 %indvar_flatten161" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 142 'store' 'store_ln39' <Predicate = (!icmp_ln39)> <Delay = 1.58>
ST_6 : Operation 143 [1/1] (1.58ns)   --->   "%store_ln39 = store i32 %select_ln39, i32 %i" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 143 'store' 'store_ln39' <Predicate = (!icmp_ln39)> <Delay = 1.58>
ST_6 : Operation 144 [1/1] (1.58ns)   --->   "%store_ln43 = store i32 %add_ln43, i32 %j" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 144 'store' 'store_ln43' <Predicate = (!icmp_ln39)> <Delay = 1.58>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln43 = br void %for.body12.6" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 145 'br' 'br_ln43' <Predicate = (!icmp_ln39)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 146 [1/2] (6.91ns)   --->   "%mul_ln55 = mul i30 %newRow_6_ph_6, i30 %tmp" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55]   --->   Operation 146 'mul' 'mul_ln55' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln69_8)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 147 [7/8] (7.30ns)   --->   "%kernel_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %kernel_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55]   --->   Operation 147 'readreq' 'kernel_load_6_req' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln69_8)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 148 [1/1] (2.49ns)   --->   "%add_ln55 = add i30 %mul_ln55, i30 %newCol_6_ph_6" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55]   --->   Operation 148 'add' 'add_ln55' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln69_8)> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 149 [1/1] (0.00ns)   --->   "%shl_ln55_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %add_ln55, i2 0" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55]   --->   Operation 149 'bitconcatenate' 'shl_ln55_s' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln69_8)> <Delay = 0.00>
ST_8 : Operation 150 [1/1] (2.55ns)   --->   "%add_ln55_10 = add i32 %shl_ln55_s, i32 %image_in_offset_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55]   --->   Operation 150 'add' 'add_ln55_10' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln69_8)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 151 [1/1] (0.00ns)   --->   "%trunc_ln55_s = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln55_10, i32 2, i32 31" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55]   --->   Operation 151 'partselect' 'trunc_ln55_s' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln69_8)> <Delay = 0.00>
ST_8 : Operation 152 [6/8] (7.30ns)   --->   "%kernel_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %kernel_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55]   --->   Operation 152 'readreq' 'kernel_load_6_req' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln69_8)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln55 = sext i30 %trunc_ln55_s" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55]   --->   Operation 153 'sext' 'sext_ln55' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln69_8)> <Delay = 0.00>
ST_9 : Operation 154 [1/1] (0.00ns)   --->   "%image_in_addr = getelementptr i32 %image_in, i32 %sext_ln55" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55]   --->   Operation 154 'getelementptr' 'image_in_addr' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln69_8)> <Delay = 0.00>
ST_9 : Operation 155 [8/8] (7.30ns)   --->   "%image_in_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %image_in_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55]   --->   Operation 155 'readreq' 'image_in_load_6_req' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln69_8)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 156 [5/8] (7.30ns)   --->   "%kernel_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %kernel_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55]   --->   Operation 156 'readreq' 'kernel_load_6_req' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln69_8)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 157 [7/8] (7.30ns)   --->   "%image_in_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %image_in_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55]   --->   Operation 157 'readreq' 'image_in_load_6_req' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln69_8)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 158 [4/8] (7.30ns)   --->   "%kernel_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %kernel_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55]   --->   Operation 158 'readreq' 'kernel_load_6_req' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln69_8)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 159 [6/8] (7.30ns)   --->   "%image_in_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %image_in_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55]   --->   Operation 159 'readreq' 'image_in_load_6_req' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln69_8)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 160 [3/8] (7.30ns)   --->   "%kernel_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %kernel_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55]   --->   Operation 160 'readreq' 'kernel_load_6_req' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln69_8)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 161 [5/8] (7.30ns)   --->   "%image_in_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %image_in_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55]   --->   Operation 161 'readreq' 'image_in_load_6_req' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln69_8)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 162 [2/8] (7.30ns)   --->   "%kernel_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %kernel_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55]   --->   Operation 162 'readreq' 'kernel_load_6_req' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln69_8)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 163 [4/8] (7.30ns)   --->   "%image_in_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %image_in_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55]   --->   Operation 163 'readreq' 'image_in_load_6_req' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln69_8)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 164 [1/8] (7.30ns)   --->   "%kernel_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %kernel_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55]   --->   Operation 164 'readreq' 'kernel_load_6_req' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln69_8)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 165 [3/8] (7.30ns)   --->   "%image_in_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %image_in_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55]   --->   Operation 165 'readreq' 'image_in_load_6_req' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln69_8)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 166 [1/1] (7.30ns)   --->   "%kernel_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %kernel_addr" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55]   --->   Operation 166 'read' 'kernel_addr_read' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln69_8)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 167 [2/8] (7.30ns)   --->   "%image_in_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %image_in_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55]   --->   Operation 167 'readreq' 'image_in_load_6_req' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln69_8)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 168 [1/8] (7.30ns)   --->   "%image_in_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %image_in_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55]   --->   Operation 168 'readreq' 'image_in_load_6_req' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln69_8)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 169 [1/1] (7.30ns)   --->   "%image_in_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %image_in_addr" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55]   --->   Operation 169 'read' 'image_in_addr_read' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln69_8)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 5.70>
ST_18 : Operation 170 [1/1] (0.00ns)   --->   "%bitcast_ln55 = bitcast i32 %image_in_addr_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55]   --->   Operation 170 'bitcast' 'bitcast_ln55' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln69_8)> <Delay = 0.00>
ST_18 : Operation 171 [1/1] (0.00ns)   --->   "%bitcast_ln55_4 = bitcast i32 %kernel_addr_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55]   --->   Operation 171 'bitcast' 'bitcast_ln55_4' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln69_8)> <Delay = 0.00>
ST_18 : Operation 172 [4/4] (5.70ns)   --->   "%mul21_6 = fmul i32 %bitcast_ln55, i32 %bitcast_ln55_4" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55]   --->   Operation 172 'fmul' 'mul21_6' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln69_8)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.70>
ST_19 : Operation 173 [3/4] (5.70ns)   --->   "%mul21_6 = fmul i32 %bitcast_ln55, i32 %bitcast_ln55_4" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55]   --->   Operation 173 'fmul' 'mul21_6' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln69_8)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.70>
ST_20 : Operation 174 [2/4] (5.70ns)   --->   "%mul21_6 = fmul i32 %bitcast_ln55, i32 %bitcast_ln55_4" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55]   --->   Operation 174 'fmul' 'mul21_6' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln69_8)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.70>
ST_21 : Operation 175 [1/4] (5.70ns)   --->   "%mul21_6 = fmul i32 %bitcast_ln55, i32 %bitcast_ln55_4" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55]   --->   Operation 175 'fmul' 'mul21_6' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln69_8)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.25>
ST_22 : Operation 176 [1/1] (0.00ns)   --->   "%sum_load_4 = load i32 %sum" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55]   --->   Operation 176 'load' 'sum_load_4' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln69_8)> <Delay = 0.00>
ST_22 : Operation 177 [5/5] (7.25ns)   --->   "%sum_4 = fadd i32 %sum_load_4, i32 %mul21_6" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55]   --->   Operation 177 'fadd' 'sum_4' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln69_8)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 184 [1/1] (0.00ns)   --->   "%sum_load = load i32 %sum"   --->   Operation 184 'load' 'sum_load' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_22 : Operation 185 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_18_out, i32 %sum_load"   --->   Operation 185 'write' 'write_ln0' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_22 : Operation 186 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 186 'ret' 'ret_ln0' <Predicate = (icmp_ln39)> <Delay = 0.00>

State 23 <SV = 22> <Delay = 7.25>
ST_23 : Operation 178 [4/5] (7.25ns)   --->   "%sum_4 = fadd i32 %sum_load_4, i32 %mul21_6" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55]   --->   Operation 178 'fadd' 'sum_4' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln69_8)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.25>
ST_24 : Operation 179 [3/5] (7.25ns)   --->   "%sum_4 = fadd i32 %sum_load_4, i32 %mul21_6" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55]   --->   Operation 179 'fadd' 'sum_4' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln69_8)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.25>
ST_25 : Operation 180 [2/5] (7.25ns)   --->   "%sum_4 = fadd i32 %sum_load_4, i32 %mul21_6" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55]   --->   Operation 180 'fadd' 'sum_4' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln69_8)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.25>
ST_26 : Operation 181 [1/5] (7.25ns)   --->   "%sum_4 = fadd i32 %sum_load_4, i32 %mul21_6" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55]   --->   Operation 181 'fadd' 'sum_4' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln69_8)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.58>
ST_27 : Operation 182 [1/1] (1.58ns)   --->   "%store_ln24 = store i32 %sum_4, i32 %sum" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24]   --->   Operation 182 'store' 'store_ln24' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln69_8)> <Delay = 1.58>
ST_27 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln56 = br void %for.inc.6" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:56]   --->   Operation 183 'br' 'br_ln56' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln69_8)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ kernel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ image_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ mul_ln7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ padding]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_dim]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ newRow_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ col_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty_29]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ image_in_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul35_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ newCol_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sum_18_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                      (alloca           ) [ 0111111000000000000000000000]
i                      (alloca           ) [ 0111111000000000000000000000]
indvar_flatten161      (alloca           ) [ 0111111000000000000000000000]
sum                    (alloca           ) [ 0111111111111111111111111111]
newCol_2_read          (read             ) [ 0011100000000000000000000000]
mul35_i_read           (read             ) [ 0011110000000000000000000000]
mul_i_read             (read             ) [ 0011110000000000000000000000]
kernel_offset_read     (read             ) [ 0011110000000000000000000000]
image_in_offset_read   (read             ) [ 0111111110000000000000000000]
tmp                    (read             ) [ 0111111100000000000000000000]
cols_read              (read             ) [ 0011110000000000000000000000]
tmp_10                 (read             ) [ 0000000000000000000000000000]
col_6_read             (read             ) [ 0011000000000000000000000000]
newRow_2_read          (read             ) [ 0011000000000000000000000000]
rows_read              (read             ) [ 0011110000000000000000000000]
add_0_read             (read             ) [ 0011000000000000000000000000]
kernel_dim_read        (read             ) [ 0011100000000000000000000000]
padding_read           (read             ) [ 0111111111111111111111111111]
mul_ln7_read           (read             ) [ 0010000000000000000000000000]
p_cast                 (zext             ) [ 0011000000000000000000000000]
specmaxicache_ln0      (specmaxicache    ) [ 0000000000000000000000000000]
specmaxicache_ln0      (specmaxicache    ) [ 0000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000]
store_ln24             (store            ) [ 0000000000000000000000000000]
store_ln0              (store            ) [ 0000000000000000000000000000]
store_ln39             (store            ) [ 0000000000000000000000000000]
store_ln43             (store            ) [ 0000000000000000000000000000]
br_ln0                 (br               ) [ 0000000000000000000000000000]
indvar_flatten161_load (load             ) [ 0000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000000000000]
icmp_ln39              (icmp             ) [ 0111111111111111111111111111]
add_ln39               (add              ) [ 0101111000000000000000000000]
br_ln39                (br               ) [ 0000000000000000000000000000]
j_load                 (load             ) [ 0001000000000000000000000000]
i_load                 (load             ) [ 0000000000000000000000000000]
icmp_ln43              (icmp             ) [ 0001000000000000000000000000]
add_ln39_4             (add              ) [ 0000000000000000000000000000]
select_ln39            (select           ) [ 0101111000000000000000000000]
select_ln24            (select           ) [ 0100111000000000000000000000]
newRow                 (add              ) [ 0000100000000000000000000000]
empty_61               (trunc            ) [ 0100111000000000000000000000]
empty_62               (trunc            ) [ 0000000000000000000000000000]
tmp_11                 (bitselect        ) [ 0000100000000000000000000000]
newRow_20              (select           ) [ 0000000000000000000000000000]
newRow_44_cast74       (zext             ) [ 0000000000000000000000000000]
empty_63               (trunc            ) [ 0000000000000000000000000000]
ult43                  (icmp             ) [ 0000000000000000000000000000]
rev44                  (xor              ) [ 0000000000000000000000000000]
newRow_21              (select           ) [ 0100111000000000000000000000]
sub_ln48               (sub              ) [ 0000000000000000000000000000]
newCol                 (add              ) [ 0000100000000000000000000000]
trunc_ln27             (trunc            ) [ 0100111000000000000000000000]
trunc_ln27_10          (trunc            ) [ 0000100000000000000000000000]
tmp_12                 (bitselect        ) [ 0000100000000000000000000000]
specloopname_ln0       (specloopname     ) [ 0000000000000000000000000000]
speclooptripcount_ln0  (speclooptripcount) [ 0000000000000000000000000000]
ult                    (icmp             ) [ 0000000000000000000000000000]
rev42                  (xor              ) [ 0000000000000000000000000000]
mul17_6                (mul              ) [ 0000000000000000000000000000]
trunc_ln55             (trunc            ) [ 0000010000000000000000000000]
specpipeline_ln24      (specpipeline     ) [ 0000000000000000000000000000]
icmp_ln69              (icmp             ) [ 0000000000000000000000000000]
xor_ln69               (xor              ) [ 0000000000000000000000000000]
or_ln69                (or               ) [ 0000000000000000000000000000]
or_ln69_7              (or               ) [ 0000000000000000000000000000]
or_ln69_8              (or               ) [ 0111111111111111111111111111]
br_ln69                (br               ) [ 0100111000000000000000000000]
switch_ln71            (switch           ) [ 0000000000000000000000000000]
neg34                  (sub              ) [ 0000000000000000000000000000]
abscond35              (icmp             ) [ 0000000000000000000000000000]
abs36                  (select           ) [ 0000000000000000000000000000]
newRow_22              (add              ) [ 0000000000000000000000000000]
newRow_23              (select           ) [ 0000010000000000000000000000]
trunc_ln26             (trunc            ) [ 0000010000000000000000000000]
neg37                  (sub              ) [ 0000000000000000000000000000]
abscond38              (icmp             ) [ 0000000000000000000000000000]
abs39                  (select           ) [ 0000000000000000000000000000]
newCol_22              (add              ) [ 0000000000000000000000000000]
newCol_23              (select           ) [ 0000010000000000000000000000]
trunc_ln27_12          (trunc            ) [ 0000010000000000000000000000]
newCol_20              (select           ) [ 0000000000000000000000000000]
zext_ln27              (zext             ) [ 0000000000000000000000000000]
trunc_ln27_11          (trunc            ) [ 0000000000000000000000000000]
icmp_ln86              (icmp             ) [ 0000000000000000000000000000]
xor_ln86               (xor              ) [ 0000000000000000000000000000]
newCol_21              (select           ) [ 0100111000000000000000000000]
br_ln90                (br               ) [ 0100111000000000000000000000]
icmp_ln96              (icmp             ) [ 0000000000000000000000000000]
xor_ln96               (xor              ) [ 0000000000000000000000000000]
add_ln98               (add              ) [ 0000000000000000000000000000]
newRow_24              (sub              ) [ 0000000000000000000000000000]
newRow_25              (select           ) [ 0100111000000000000000000000]
icmp_ln104             (icmp             ) [ 0000000000000000000000000000]
xor_ln104              (xor              ) [ 0000000000000000000000000000]
add_ln106              (add              ) [ 0000000000000000000000000000]
newCol_24              (sub              ) [ 0000000000000000000000000000]
newCol_25              (select           ) [ 0100111000000000000000000000]
br_ln108               (br               ) [ 0100111000000000000000000000]
trunc_ln55_4           (trunc            ) [ 0000000000000000000000000000]
add_ln55_11            (add              ) [ 0000000000000000000000000000]
shl_ln55_4             (bitconcatenate   ) [ 0000000000000000000000000000]
add_ln55_12            (add              ) [ 0000000000000000000000000000]
trunc_ln55_5           (partselect       ) [ 0100001000000000000000000000]
newCol_6_ph_6          (phi              ) [ 0111001110000000000000000000]
newRow_6_ph_6          (phi              ) [ 0110001100000000000000000000]
sext_ln55_4            (sext             ) [ 0000000000000000000000000000]
kernel_addr            (getelementptr    ) [ 0111110111111110000000000000]
add_ln43               (add              ) [ 0000000000000000000000000000]
store_ln39             (store            ) [ 0000000000000000000000000000]
store_ln39             (store            ) [ 0000000000000000000000000000]
store_ln43             (store            ) [ 0000000000000000000000000000]
br_ln43                (br               ) [ 0000000000000000000000000000]
mul_ln55               (mul              ) [ 0001000010000000000000000000]
add_ln55               (add              ) [ 0000000000000000000000000000]
shl_ln55_s             (bitconcatenate   ) [ 0000000000000000000000000000]
add_ln55_10            (add              ) [ 0000000000000000000000000000]
trunc_ln55_s           (partselect       ) [ 0000100001000000000000000000]
sext_ln55              (sext             ) [ 0000000000000000000000000000]
image_in_addr          (getelementptr    ) [ 0111110000111111110000000000]
kernel_load_6_req      (readreq          ) [ 0000000000000000000000000000]
kernel_addr_read       (read             ) [ 0111010000000001111000000000]
image_in_load_6_req    (readreq          ) [ 0000000000000000000000000000]
image_in_addr_read     (read             ) [ 0001000000000000001000000000]
bitcast_ln55           (bitcast          ) [ 0100110000000000000111000000]
bitcast_ln55_4         (bitcast          ) [ 0100110000000000000111000000]
mul21_6                (fmul             ) [ 0111110000000000000000111110]
sum_load_4             (load             ) [ 0101110000000000000000011110]
sum_4                  (fadd             ) [ 0010000000000000000000000001]
store_ln24             (store            ) [ 0000000000000000000000000000]
br_ln56                (br               ) [ 0000000000000000000000000000]
sum_load               (load             ) [ 0000000000000000000000000000]
write_ln0              (write            ) [ 0000000000000000000000000000]
ret_ln0                (ret              ) [ 0000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="kernel">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="image_in">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_in"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="mul_ln7">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln7"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="padding">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="padding"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="kernel_dim">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_dim"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="add_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_0"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="rows">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="newRow_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="newRow_2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="col_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_6"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="empty_29">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="cols">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="empty">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="image_in_offset">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_in_offset"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="kernel_offset">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_offset"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="mul_i">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_i"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="mul35_i">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul35_i"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="newCol_2">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="newCol_2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="sum_18_out">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_18_out"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i30"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMAXICache"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ker_rows_ker_cols_str"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i30.i2"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="126" class="1004" name="j_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="i_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="indvar_flatten161_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten161/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="sum_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="newCol_2_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="30" slack="0"/>
<pin id="144" dir="0" index="1" bw="30" slack="0"/>
<pin id="145" dir="1" index="2" bw="30" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="newCol_2_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="mul35_i_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="30" slack="0"/>
<pin id="150" dir="0" index="1" bw="30" slack="0"/>
<pin id="151" dir="1" index="2" bw="30" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul35_i_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="mul_i_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="30" slack="0"/>
<pin id="156" dir="0" index="1" bw="30" slack="0"/>
<pin id="157" dir="1" index="2" bw="30" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_i_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="kernel_offset_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_offset_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="image_in_offset_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="image_in_offset_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="tmp_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="30" slack="0"/>
<pin id="174" dir="0" index="1" bw="30" slack="0"/>
<pin id="175" dir="1" index="2" bw="30" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="cols_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_10_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="31" slack="0"/>
<pin id="186" dir="0" index="1" bw="31" slack="0"/>
<pin id="187" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_10/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="col_6_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="col_6_read/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="newRow_2_read_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="30" slack="0"/>
<pin id="198" dir="0" index="1" bw="30" slack="0"/>
<pin id="199" dir="1" index="2" bw="30" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="newRow_2_read/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="rows_read_read_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="add_0_read_read_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_0_read/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="kernel_dim_read_read_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_dim_read/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="padding_read_read_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="0"/>
<pin id="222" dir="0" index="1" bw="8" slack="0"/>
<pin id="223" dir="1" index="2" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="padding_read/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="mul_ln7_read_read_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="64" slack="0"/>
<pin id="228" dir="0" index="1" bw="64" slack="0"/>
<pin id="229" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln7_read/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_readreq_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="0"/>
<pin id="235" dir="0" index="2" bw="1" slack="0"/>
<pin id="236" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="kernel_load_6_req/6 "/>
</bind>
</comp>

<comp id="239" class="1004" name="grp_readreq_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="0"/>
<pin id="241" dir="0" index="1" bw="32" slack="0"/>
<pin id="242" dir="0" index="2" bw="1" slack="0"/>
<pin id="243" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="image_in_load_6_req/9 "/>
</bind>
</comp>

<comp id="246" class="1004" name="kernel_addr_read_read_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="8"/>
<pin id="249" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_addr_read/14 "/>
</bind>
</comp>

<comp id="251" class="1004" name="image_in_addr_read_read_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="0" index="1" bw="32" slack="8"/>
<pin id="254" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="image_in_addr_read/17 "/>
</bind>
</comp>

<comp id="256" class="1004" name="write_ln0_write_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="0" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="0"/>
<pin id="259" dir="0" index="2" bw="32" slack="0"/>
<pin id="260" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/22 "/>
</bind>
</comp>

<comp id="263" class="1005" name="newCol_6_ph_6_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="30" slack="2"/>
<pin id="265" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opset="newCol_6_ph_6 (phireg) "/>
</bind>
</comp>

<comp id="266" class="1004" name="newCol_6_ph_6_phi_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="30" slack="2"/>
<pin id="268" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="269" dir="0" index="2" bw="30" slack="1"/>
<pin id="270" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="271" dir="0" index="4" bw="30" slack="3"/>
<pin id="272" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="273" dir="1" index="6" bw="30" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="newCol_6_ph_6/6 "/>
</bind>
</comp>

<comp id="275" class="1005" name="newRow_6_ph_6_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="30" slack="1"/>
<pin id="277" dir="1" index="1" bw="30" slack="2147483647"/>
</pin_list>
<bind>
<opset="newRow_6_ph_6 (phireg) "/>
</bind>
</comp>

<comp id="278" class="1004" name="newRow_6_ph_6_phi_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="30" slack="3"/>
<pin id="280" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="30" slack="1"/>
<pin id="282" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="283" dir="0" index="4" bw="30" slack="3"/>
<pin id="284" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="285" dir="1" index="6" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="newRow_6_ph_6/6 "/>
</bind>
</comp>

<comp id="287" class="1004" name="grp_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="0"/>
<pin id="289" dir="0" index="1" bw="32" slack="1"/>
<pin id="290" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_4/22 "/>
</bind>
</comp>

<comp id="291" class="1004" name="grp_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="0"/>
<pin id="293" dir="0" index="1" bw="32" slack="0"/>
<pin id="294" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul21_6/18 "/>
</bind>
</comp>

<comp id="295" class="1004" name="grp_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="30" slack="0"/>
<pin id="297" dir="0" index="1" bw="30" slack="5"/>
<pin id="298" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln55/6 "/>
</bind>
</comp>

<comp id="300" class="1004" name="grp_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="1"/>
<pin id="302" dir="0" index="1" bw="32" slack="2"/>
<pin id="303" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul17_6/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="p_cast_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="31" slack="0"/>
<pin id="306" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="store_ln24_store_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="0"/>
<pin id="311" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="store_ln0_store_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="0"/>
<pin id="315" dir="0" index="1" bw="64" slack="0"/>
<pin id="316" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="store_ln39_store_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="32" slack="0"/>
<pin id="321" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="store_ln43_store_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="32" slack="0"/>
<pin id="326" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="indvar_flatten161_load_load_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="64" slack="1"/>
<pin id="330" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten161_load/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="icmp_ln39_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="64" slack="0"/>
<pin id="333" dir="0" index="1" bw="64" slack="1"/>
<pin id="334" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="add_ln39_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="64" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="j_load_load_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="1"/>
<pin id="344" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="i_load_load_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="1"/>
<pin id="347" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="icmp_ln43_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="0"/>
<pin id="350" dir="0" index="1" bw="32" slack="1"/>
<pin id="351" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="add_ln39_4_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="0"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39_4/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="select_ln39_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="0" index="1" bw="32" slack="0"/>
<pin id="362" dir="0" index="2" bw="32" slack="0"/>
<pin id="363" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="select_ln24_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="1"/>
<pin id="369" dir="0" index="1" bw="32" slack="0"/>
<pin id="370" dir="0" index="2" bw="32" slack="1"/>
<pin id="371" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24/3 "/>
</bind>
</comp>

<comp id="373" class="1004" name="newRow_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="1"/>
<pin id="375" dir="0" index="1" bw="32" slack="2"/>
<pin id="376" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="newRow/3 "/>
</bind>
</comp>

<comp id="377" class="1004" name="empty_61_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="0"/>
<pin id="379" dir="1" index="1" bw="30" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_61/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="empty_62_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="0"/>
<pin id="383" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_62/3 "/>
</bind>
</comp>

<comp id="385" class="1004" name="tmp_11_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="0"/>
<pin id="387" dir="0" index="1" bw="32" slack="0"/>
<pin id="388" dir="0" index="2" bw="6" slack="0"/>
<pin id="389" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/3 "/>
</bind>
</comp>

<comp id="393" class="1004" name="newRow_20_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="0"/>
<pin id="395" dir="0" index="1" bw="31" slack="0"/>
<pin id="396" dir="0" index="2" bw="31" slack="0"/>
<pin id="397" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newRow_20/3 "/>
</bind>
</comp>

<comp id="401" class="1004" name="newRow_44_cast74_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="31" slack="0"/>
<pin id="403" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="newRow_44_cast74/3 "/>
</bind>
</comp>

<comp id="405" class="1004" name="empty_63_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="31" slack="0"/>
<pin id="407" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_63/3 "/>
</bind>
</comp>

<comp id="409" class="1004" name="ult43_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="0"/>
<pin id="411" dir="0" index="1" bw="32" slack="2"/>
<pin id="412" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ult43/3 "/>
</bind>
</comp>

<comp id="414" class="1004" name="rev44_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev44/3 "/>
</bind>
</comp>

<comp id="420" class="1004" name="newRow_21_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="0" index="1" bw="30" slack="2"/>
<pin id="423" dir="0" index="2" bw="30" slack="0"/>
<pin id="424" dir="1" index="3" bw="30" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newRow_21/3 "/>
</bind>
</comp>

<comp id="427" class="1004" name="sub_ln48_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="2"/>
<pin id="429" dir="0" index="1" bw="31" slack="2"/>
<pin id="430" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln48/3 "/>
</bind>
</comp>

<comp id="431" class="1004" name="newCol_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="0"/>
<pin id="433" dir="0" index="1" bw="32" slack="0"/>
<pin id="434" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="newCol/3 "/>
</bind>
</comp>

<comp id="437" class="1004" name="trunc_ln27_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="0"/>
<pin id="439" dir="1" index="1" bw="30" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27/3 "/>
</bind>
</comp>

<comp id="441" class="1004" name="trunc_ln27_10_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="0"/>
<pin id="443" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27_10/3 "/>
</bind>
</comp>

<comp id="445" class="1004" name="tmp_12_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="0"/>
<pin id="447" dir="0" index="1" bw="32" slack="0"/>
<pin id="448" dir="0" index="2" bw="6" slack="0"/>
<pin id="449" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/3 "/>
</bind>
</comp>

<comp id="453" class="1004" name="ult_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="1"/>
<pin id="455" dir="0" index="1" bw="32" slack="3"/>
<pin id="456" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ult/4 "/>
</bind>
</comp>

<comp id="457" class="1004" name="rev42_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="0"/>
<pin id="459" dir="0" index="1" bw="1" slack="0"/>
<pin id="460" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev42/4 "/>
</bind>
</comp>

<comp id="463" class="1004" name="trunc_ln55_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="32" slack="0"/>
<pin id="465" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln55/4 "/>
</bind>
</comp>

<comp id="467" class="1004" name="icmp_ln69_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="32" slack="1"/>
<pin id="469" dir="0" index="1" bw="32" slack="3"/>
<pin id="470" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln69/4 "/>
</bind>
</comp>

<comp id="471" class="1004" name="xor_ln69_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="0"/>
<pin id="473" dir="0" index="1" bw="1" slack="0"/>
<pin id="474" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln69/4 "/>
</bind>
</comp>

<comp id="477" class="1004" name="or_ln69_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="1"/>
<pin id="479" dir="0" index="1" bw="1" slack="0"/>
<pin id="480" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln69/4 "/>
</bind>
</comp>

<comp id="482" class="1004" name="or_ln69_7_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="0"/>
<pin id="484" dir="0" index="1" bw="1" slack="1"/>
<pin id="485" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln69_7/4 "/>
</bind>
</comp>

<comp id="487" class="1004" name="or_ln69_8_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="0"/>
<pin id="489" dir="0" index="1" bw="1" slack="0"/>
<pin id="490" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln69_8/4 "/>
</bind>
</comp>

<comp id="493" class="1004" name="neg34_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="0"/>
<pin id="495" dir="0" index="1" bw="32" slack="1"/>
<pin id="496" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg34/4 "/>
</bind>
</comp>

<comp id="498" class="1004" name="abscond35_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="32" slack="1"/>
<pin id="500" dir="0" index="1" bw="32" slack="0"/>
<pin id="501" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="abscond35/4 "/>
</bind>
</comp>

<comp id="503" class="1004" name="abs36_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="0"/>
<pin id="505" dir="0" index="1" bw="32" slack="1"/>
<pin id="506" dir="0" index="2" bw="32" slack="0"/>
<pin id="507" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="abs36/4 "/>
</bind>
</comp>

<comp id="510" class="1004" name="newRow_22_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="0"/>
<pin id="512" dir="0" index="1" bw="1" slack="0"/>
<pin id="513" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="newRow_22/4 "/>
</bind>
</comp>

<comp id="516" class="1004" name="newRow_23_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="1"/>
<pin id="518" dir="0" index="1" bw="32" slack="0"/>
<pin id="519" dir="0" index="2" bw="32" slack="1"/>
<pin id="520" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newRow_23/4 "/>
</bind>
</comp>

<comp id="522" class="1004" name="trunc_ln26_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="0"/>
<pin id="524" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26/4 "/>
</bind>
</comp>

<comp id="526" class="1004" name="neg37_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="0"/>
<pin id="528" dir="0" index="1" bw="32" slack="1"/>
<pin id="529" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg37/4 "/>
</bind>
</comp>

<comp id="531" class="1004" name="abscond38_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="32" slack="1"/>
<pin id="533" dir="0" index="1" bw="32" slack="0"/>
<pin id="534" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="abscond38/4 "/>
</bind>
</comp>

<comp id="536" class="1004" name="abs39_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="0"/>
<pin id="538" dir="0" index="1" bw="32" slack="1"/>
<pin id="539" dir="0" index="2" bw="32" slack="0"/>
<pin id="540" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="abs39/4 "/>
</bind>
</comp>

<comp id="543" class="1004" name="newCol_22_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="32" slack="0"/>
<pin id="545" dir="0" index="1" bw="1" slack="0"/>
<pin id="546" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="newCol_22/4 "/>
</bind>
</comp>

<comp id="549" class="1004" name="newCol_23_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="1"/>
<pin id="551" dir="0" index="1" bw="32" slack="0"/>
<pin id="552" dir="0" index="2" bw="32" slack="1"/>
<pin id="553" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newCol_23/4 "/>
</bind>
</comp>

<comp id="555" class="1004" name="trunc_ln27_12_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="32" slack="0"/>
<pin id="557" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27_12/4 "/>
</bind>
</comp>

<comp id="559" class="1004" name="newCol_20_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="1"/>
<pin id="561" dir="0" index="1" bw="31" slack="0"/>
<pin id="562" dir="0" index="2" bw="31" slack="1"/>
<pin id="563" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newCol_20/4 "/>
</bind>
</comp>

<comp id="565" class="1004" name="zext_ln27_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="31" slack="0"/>
<pin id="567" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/4 "/>
</bind>
</comp>

<comp id="569" class="1004" name="trunc_ln27_11_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="31" slack="0"/>
<pin id="571" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27_11/4 "/>
</bind>
</comp>

<comp id="573" class="1004" name="icmp_ln86_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="32" slack="0"/>
<pin id="575" dir="0" index="1" bw="32" slack="3"/>
<pin id="576" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln86/4 "/>
</bind>
</comp>

<comp id="578" class="1004" name="xor_ln86_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="0"/>
<pin id="580" dir="0" index="1" bw="1" slack="0"/>
<pin id="581" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln86/4 "/>
</bind>
</comp>

<comp id="584" class="1004" name="newCol_21_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="0"/>
<pin id="586" dir="0" index="1" bw="30" slack="3"/>
<pin id="587" dir="0" index="2" bw="30" slack="0"/>
<pin id="588" dir="1" index="3" bw="30" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newCol_21/4 "/>
</bind>
</comp>

<comp id="591" class="1004" name="icmp_ln96_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="32" slack="1"/>
<pin id="593" dir="0" index="1" bw="32" slack="4"/>
<pin id="594" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln96/5 "/>
</bind>
</comp>

<comp id="595" class="1004" name="xor_ln96_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="1" slack="0"/>
<pin id="597" dir="0" index="1" bw="1" slack="0"/>
<pin id="598" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln96/5 "/>
</bind>
</comp>

<comp id="601" class="1004" name="add_ln98_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="30" slack="4"/>
<pin id="603" dir="0" index="1" bw="1" slack="0"/>
<pin id="604" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln98/5 "/>
</bind>
</comp>

<comp id="606" class="1004" name="newRow_24_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="30" slack="0"/>
<pin id="608" dir="0" index="1" bw="30" slack="1"/>
<pin id="609" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="newRow_24/5 "/>
</bind>
</comp>

<comp id="611" class="1004" name="newRow_25_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="1" slack="0"/>
<pin id="613" dir="0" index="1" bw="30" slack="0"/>
<pin id="614" dir="0" index="2" bw="30" slack="1"/>
<pin id="615" dir="1" index="3" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newRow_25/5 "/>
</bind>
</comp>

<comp id="618" class="1004" name="icmp_ln104_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="32" slack="1"/>
<pin id="620" dir="0" index="1" bw="32" slack="4"/>
<pin id="621" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln104/5 "/>
</bind>
</comp>

<comp id="622" class="1004" name="xor_ln104_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="1" slack="0"/>
<pin id="624" dir="0" index="1" bw="1" slack="0"/>
<pin id="625" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln104/5 "/>
</bind>
</comp>

<comp id="628" class="1004" name="add_ln106_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="30" slack="4"/>
<pin id="630" dir="0" index="1" bw="1" slack="0"/>
<pin id="631" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln106/5 "/>
</bind>
</comp>

<comp id="633" class="1004" name="newCol_24_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="30" slack="0"/>
<pin id="635" dir="0" index="1" bw="30" slack="1"/>
<pin id="636" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="newCol_24/5 "/>
</bind>
</comp>

<comp id="638" class="1004" name="newCol_25_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="1" slack="0"/>
<pin id="640" dir="0" index="1" bw="30" slack="0"/>
<pin id="641" dir="0" index="2" bw="30" slack="1"/>
<pin id="642" dir="1" index="3" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newCol_25/5 "/>
</bind>
</comp>

<comp id="645" class="1004" name="trunc_ln55_4_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="32" slack="2"/>
<pin id="647" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln55_4/5 "/>
</bind>
</comp>

<comp id="648" class="1004" name="add_ln55_11_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="30" slack="0"/>
<pin id="650" dir="0" index="1" bw="30" slack="1"/>
<pin id="651" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55_11/5 "/>
</bind>
</comp>

<comp id="653" class="1004" name="shl_ln55_4_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="32" slack="0"/>
<pin id="655" dir="0" index="1" bw="30" slack="0"/>
<pin id="656" dir="0" index="2" bw="1" slack="0"/>
<pin id="657" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln55_4/5 "/>
</bind>
</comp>

<comp id="661" class="1004" name="add_ln55_12_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="32" slack="0"/>
<pin id="663" dir="0" index="1" bw="32" slack="4"/>
<pin id="664" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55_12/5 "/>
</bind>
</comp>

<comp id="666" class="1004" name="trunc_ln55_5_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="30" slack="0"/>
<pin id="668" dir="0" index="1" bw="32" slack="0"/>
<pin id="669" dir="0" index="2" bw="3" slack="0"/>
<pin id="670" dir="0" index="3" bw="6" slack="0"/>
<pin id="671" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln55_5/5 "/>
</bind>
</comp>

<comp id="676" class="1004" name="sext_ln55_4_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="30" slack="1"/>
<pin id="678" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln55_4/6 "/>
</bind>
</comp>

<comp id="679" class="1004" name="kernel_addr_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="32" slack="0"/>
<pin id="681" dir="0" index="1" bw="32" slack="0"/>
<pin id="682" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr/6 "/>
</bind>
</comp>

<comp id="686" class="1004" name="add_ln43_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="32" slack="3"/>
<pin id="688" dir="0" index="1" bw="1" slack="0"/>
<pin id="689" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/6 "/>
</bind>
</comp>

<comp id="691" class="1004" name="store_ln39_store_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="64" slack="4"/>
<pin id="693" dir="0" index="1" bw="64" slack="5"/>
<pin id="694" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/6 "/>
</bind>
</comp>

<comp id="695" class="1004" name="store_ln39_store_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="32" slack="4"/>
<pin id="697" dir="0" index="1" bw="32" slack="5"/>
<pin id="698" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/6 "/>
</bind>
</comp>

<comp id="699" class="1004" name="store_ln43_store_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="32" slack="0"/>
<pin id="701" dir="0" index="1" bw="32" slack="5"/>
<pin id="702" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/6 "/>
</bind>
</comp>

<comp id="704" class="1004" name="add_ln55_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="30" slack="1"/>
<pin id="706" dir="0" index="1" bw="30" slack="2"/>
<pin id="707" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55/8 "/>
</bind>
</comp>

<comp id="709" class="1004" name="shl_ln55_s_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="32" slack="0"/>
<pin id="711" dir="0" index="1" bw="30" slack="0"/>
<pin id="712" dir="0" index="2" bw="1" slack="0"/>
<pin id="713" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln55_s/8 "/>
</bind>
</comp>

<comp id="717" class="1004" name="add_ln55_10_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="32" slack="0"/>
<pin id="719" dir="0" index="1" bw="32" slack="7"/>
<pin id="720" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55_10/8 "/>
</bind>
</comp>

<comp id="722" class="1004" name="trunc_ln55_s_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="30" slack="0"/>
<pin id="724" dir="0" index="1" bw="32" slack="0"/>
<pin id="725" dir="0" index="2" bw="3" slack="0"/>
<pin id="726" dir="0" index="3" bw="6" slack="0"/>
<pin id="727" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln55_s/8 "/>
</bind>
</comp>

<comp id="732" class="1004" name="sext_ln55_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="30" slack="1"/>
<pin id="734" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln55/9 "/>
</bind>
</comp>

<comp id="735" class="1004" name="image_in_addr_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="32" slack="0"/>
<pin id="737" dir="0" index="1" bw="32" slack="0"/>
<pin id="738" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_in_addr/9 "/>
</bind>
</comp>

<comp id="742" class="1004" name="bitcast_ln55_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="32" slack="1"/>
<pin id="744" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln55/18 "/>
</bind>
</comp>

<comp id="746" class="1004" name="bitcast_ln55_4_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="32" slack="4"/>
<pin id="748" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln55_4/18 "/>
</bind>
</comp>

<comp id="750" class="1004" name="sum_load_4_load_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="32" slack="21"/>
<pin id="752" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load_4/22 "/>
</bind>
</comp>

<comp id="754" class="1004" name="store_ln24_store_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="32" slack="1"/>
<pin id="756" dir="0" index="1" bw="32" slack="26"/>
<pin id="757" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/27 "/>
</bind>
</comp>

<comp id="758" class="1004" name="sum_load_load_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="32" slack="21"/>
<pin id="760" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load/22 "/>
</bind>
</comp>

<comp id="762" class="1005" name="j_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="32" slack="0"/>
<pin id="764" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="769" class="1005" name="i_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="32" slack="0"/>
<pin id="771" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="776" class="1005" name="indvar_flatten161_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="64" slack="0"/>
<pin id="778" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten161 "/>
</bind>
</comp>

<comp id="783" class="1005" name="sum_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="32" slack="0"/>
<pin id="785" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="791" class="1005" name="newCol_2_read_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="30" slack="3"/>
<pin id="793" dir="1" index="1" bw="30" slack="3"/>
</pin_list>
<bind>
<opset="newCol_2_read "/>
</bind>
</comp>

<comp id="796" class="1005" name="mul35_i_read_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="30" slack="4"/>
<pin id="798" dir="1" index="1" bw="30" slack="4"/>
</pin_list>
<bind>
<opset="mul35_i_read "/>
</bind>
</comp>

<comp id="801" class="1005" name="mul_i_read_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="30" slack="4"/>
<pin id="803" dir="1" index="1" bw="30" slack="4"/>
</pin_list>
<bind>
<opset="mul_i_read "/>
</bind>
</comp>

<comp id="806" class="1005" name="kernel_offset_read_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="32" slack="4"/>
<pin id="808" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="kernel_offset_read "/>
</bind>
</comp>

<comp id="811" class="1005" name="image_in_offset_read_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="32" slack="7"/>
<pin id="813" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="image_in_offset_read "/>
</bind>
</comp>

<comp id="816" class="1005" name="tmp_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="30" slack="5"/>
<pin id="818" dir="1" index="1" bw="30" slack="5"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="821" class="1005" name="cols_read_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="32" slack="3"/>
<pin id="823" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="cols_read "/>
</bind>
</comp>

<comp id="828" class="1005" name="col_6_read_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="32" slack="2"/>
<pin id="830" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="col_6_read "/>
</bind>
</comp>

<comp id="833" class="1005" name="newRow_2_read_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="30" slack="2"/>
<pin id="835" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opset="newRow_2_read "/>
</bind>
</comp>

<comp id="838" class="1005" name="rows_read_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="32" slack="2"/>
<pin id="840" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="rows_read "/>
</bind>
</comp>

<comp id="845" class="1005" name="add_0_read_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="32" slack="2"/>
<pin id="847" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add_0_read "/>
</bind>
</comp>

<comp id="850" class="1005" name="kernel_dim_read_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="32" slack="1"/>
<pin id="852" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_dim_read "/>
</bind>
</comp>

<comp id="856" class="1005" name="padding_read_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="8" slack="3"/>
<pin id="858" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="padding_read "/>
</bind>
</comp>

<comp id="860" class="1005" name="mul_ln7_read_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="64" slack="1"/>
<pin id="862" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln7_read "/>
</bind>
</comp>

<comp id="865" class="1005" name="p_cast_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="32" slack="2"/>
<pin id="867" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_cast "/>
</bind>
</comp>

<comp id="870" class="1005" name="icmp_ln39_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="1" slack="1"/>
<pin id="872" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln39 "/>
</bind>
</comp>

<comp id="874" class="1005" name="add_ln39_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="64" slack="4"/>
<pin id="876" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="add_ln39 "/>
</bind>
</comp>

<comp id="879" class="1005" name="j_load_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="32" slack="1"/>
<pin id="881" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j_load "/>
</bind>
</comp>

<comp id="884" class="1005" name="icmp_ln43_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="1" slack="1"/>
<pin id="886" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln43 "/>
</bind>
</comp>

<comp id="889" class="1005" name="select_ln39_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="32" slack="1"/>
<pin id="891" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln39 "/>
</bind>
</comp>

<comp id="896" class="1005" name="select_ln24_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="32" slack="2"/>
<pin id="898" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="select_ln24 "/>
</bind>
</comp>

<comp id="902" class="1005" name="newRow_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="32" slack="1"/>
<pin id="904" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="newRow "/>
</bind>
</comp>

<comp id="911" class="1005" name="empty_61_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="30" slack="3"/>
<pin id="913" dir="1" index="1" bw="30" slack="3"/>
</pin_list>
<bind>
<opset="empty_61 "/>
</bind>
</comp>

<comp id="916" class="1005" name="tmp_11_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="1" slack="1"/>
<pin id="918" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="922" class="1005" name="newRow_21_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="30" slack="3"/>
<pin id="924" dir="1" index="1" bw="30" slack="3"/>
</pin_list>
<bind>
<opset="newRow_21 "/>
</bind>
</comp>

<comp id="927" class="1005" name="newCol_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="32" slack="1"/>
<pin id="929" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="newCol "/>
</bind>
</comp>

<comp id="936" class="1005" name="trunc_ln27_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="30" slack="3"/>
<pin id="938" dir="1" index="1" bw="30" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln27 "/>
</bind>
</comp>

<comp id="941" class="1005" name="trunc_ln27_10_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="31" slack="1"/>
<pin id="943" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln27_10 "/>
</bind>
</comp>

<comp id="946" class="1005" name="tmp_12_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="1" slack="1"/>
<pin id="948" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="953" class="1005" name="trunc_ln55_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="30" slack="1"/>
<pin id="955" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln55 "/>
</bind>
</comp>

<comp id="958" class="1005" name="or_ln69_8_reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="1" slack="1"/>
<pin id="960" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln69_8 "/>
</bind>
</comp>

<comp id="962" class="1005" name="newRow_23_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="32" slack="1"/>
<pin id="964" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="newRow_23 "/>
</bind>
</comp>

<comp id="967" class="1005" name="trunc_ln26_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="30" slack="1"/>
<pin id="969" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln26 "/>
</bind>
</comp>

<comp id="973" class="1005" name="newCol_23_reg_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="32" slack="1"/>
<pin id="975" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="newCol_23 "/>
</bind>
</comp>

<comp id="978" class="1005" name="trunc_ln27_12_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="30" slack="1"/>
<pin id="980" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln27_12 "/>
</bind>
</comp>

<comp id="984" class="1005" name="newCol_21_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="30" slack="2"/>
<pin id="986" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opset="newCol_21 "/>
</bind>
</comp>

<comp id="989" class="1005" name="newRow_25_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="30" slack="1"/>
<pin id="991" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="newRow_25 "/>
</bind>
</comp>

<comp id="994" class="1005" name="newCol_25_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="30" slack="1"/>
<pin id="996" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="newCol_25 "/>
</bind>
</comp>

<comp id="999" class="1005" name="trunc_ln55_5_reg_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="30" slack="1"/>
<pin id="1001" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln55_5 "/>
</bind>
</comp>

<comp id="1004" class="1005" name="kernel_addr_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="32" slack="1"/>
<pin id="1006" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr "/>
</bind>
</comp>

<comp id="1010" class="1005" name="mul_ln55_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="30" slack="1"/>
<pin id="1012" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln55 "/>
</bind>
</comp>

<comp id="1015" class="1005" name="trunc_ln55_s_reg_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="30" slack="1"/>
<pin id="1017" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln55_s "/>
</bind>
</comp>

<comp id="1020" class="1005" name="image_in_addr_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="32" slack="1"/>
<pin id="1022" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="image_in_addr "/>
</bind>
</comp>

<comp id="1026" class="1005" name="kernel_addr_read_reg_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="32" slack="4"/>
<pin id="1028" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="kernel_addr_read "/>
</bind>
</comp>

<comp id="1031" class="1005" name="image_in_addr_read_reg_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="32" slack="1"/>
<pin id="1033" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="image_in_addr_read "/>
</bind>
</comp>

<comp id="1036" class="1005" name="bitcast_ln55_reg_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="32" slack="1"/>
<pin id="1038" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln55 "/>
</bind>
</comp>

<comp id="1041" class="1005" name="bitcast_ln55_4_reg_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="32" slack="1"/>
<pin id="1043" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln55_4 "/>
</bind>
</comp>

<comp id="1046" class="1005" name="mul21_6_reg_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="32" slack="1"/>
<pin id="1048" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul21_6 "/>
</bind>
</comp>

<comp id="1051" class="1005" name="sum_load_4_reg_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="32" slack="1"/>
<pin id="1053" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_load_4 "/>
</bind>
</comp>

<comp id="1056" class="1005" name="sum_4_reg_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="32" slack="1"/>
<pin id="1058" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="129"><net_src comp="36" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="36" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="36" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="36" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="146"><net_src comp="38" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="32" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="38" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="30" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="38" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="28" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="40" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="26" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="40" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="24" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="38" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="22" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="40" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="20" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="42" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="18" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="40" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="16" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="38" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="14" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="40" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="12" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="40" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="10" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="40" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="8" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="44" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="6" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="46" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="4" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="237"><net_src comp="120" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="36" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="244"><net_src comp="120" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="36" pin="0"/><net_sink comp="239" pin=2"/></net>

<net id="250"><net_src comp="122" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="255"><net_src comp="122" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="261"><net_src comp="124" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="34" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="274"><net_src comp="266" pin="6"/><net_sink comp="263" pin=0"/></net>

<net id="286"><net_src comp="278" pin="6"/><net_sink comp="275" pin=0"/></net>

<net id="299"><net_src comp="278" pin="6"/><net_sink comp="295" pin=0"/></net>

<net id="307"><net_src comp="184" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="312"><net_src comp="80" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="317"><net_src comp="56" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="322"><net_src comp="64" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="327"><net_src comp="64" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="335"><net_src comp="328" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="340"><net_src comp="328" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="54" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="352"><net_src comp="342" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="357"><net_src comp="345" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="36" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="364"><net_src comp="348" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="353" pin="2"/><net_sink comp="359" pin=1"/></net>

<net id="366"><net_src comp="345" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="372"><net_src comp="64" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="380"><net_src comp="373" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="384"><net_src comp="373" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="390"><net_src comp="84" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="373" pin="2"/><net_sink comp="385" pin=1"/></net>

<net id="392"><net_src comp="86" pin="0"/><net_sink comp="385" pin=2"/></net>

<net id="398"><net_src comp="385" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="399"><net_src comp="88" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="400"><net_src comp="381" pin="1"/><net_sink comp="393" pin=2"/></net>

<net id="404"><net_src comp="393" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="408"><net_src comp="393" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="413"><net_src comp="401" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="418"><net_src comp="409" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="90" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="425"><net_src comp="414" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="405" pin="1"/><net_sink comp="420" pin=2"/></net>

<net id="435"><net_src comp="367" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="427" pin="2"/><net_sink comp="431" pin=1"/></net>

<net id="440"><net_src comp="431" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="444"><net_src comp="431" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="450"><net_src comp="84" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="451"><net_src comp="431" pin="2"/><net_sink comp="445" pin=1"/></net>

<net id="452"><net_src comp="86" pin="0"/><net_sink comp="445" pin=2"/></net>

<net id="461"><net_src comp="453" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="90" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="466"><net_src comp="300" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="475"><net_src comp="467" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="90" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="481"><net_src comp="471" pin="2"/><net_sink comp="477" pin=1"/></net>

<net id="486"><net_src comp="457" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="491"><net_src comp="482" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="477" pin="2"/><net_sink comp="487" pin=1"/></net>

<net id="497"><net_src comp="64" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="502"><net_src comp="64" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="508"><net_src comp="498" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="509"><net_src comp="493" pin="2"/><net_sink comp="503" pin=2"/></net>

<net id="514"><net_src comp="503" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="74" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="521"><net_src comp="510" pin="2"/><net_sink comp="516" pin=1"/></net>

<net id="525"><net_src comp="516" pin="3"/><net_sink comp="522" pin=0"/></net>

<net id="530"><net_src comp="64" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="535"><net_src comp="64" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="541"><net_src comp="531" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="542"><net_src comp="526" pin="2"/><net_sink comp="536" pin=2"/></net>

<net id="547"><net_src comp="536" pin="3"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="74" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="554"><net_src comp="543" pin="2"/><net_sink comp="549" pin=1"/></net>

<net id="558"><net_src comp="549" pin="3"/><net_sink comp="555" pin=0"/></net>

<net id="564"><net_src comp="88" pin="0"/><net_sink comp="559" pin=1"/></net>

<net id="568"><net_src comp="559" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="572"><net_src comp="559" pin="3"/><net_sink comp="569" pin=0"/></net>

<net id="577"><net_src comp="565" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="582"><net_src comp="573" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="90" pin="0"/><net_sink comp="578" pin=1"/></net>

<net id="589"><net_src comp="578" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="590"><net_src comp="569" pin="1"/><net_sink comp="584" pin=2"/></net>

<net id="599"><net_src comp="591" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="600"><net_src comp="90" pin="0"/><net_sink comp="595" pin=1"/></net>

<net id="605"><net_src comp="110" pin="0"/><net_sink comp="601" pin=1"/></net>

<net id="610"><net_src comp="601" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="616"><net_src comp="595" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="617"><net_src comp="606" pin="2"/><net_sink comp="611" pin=1"/></net>

<net id="626"><net_src comp="618" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="627"><net_src comp="90" pin="0"/><net_sink comp="622" pin=1"/></net>

<net id="632"><net_src comp="110" pin="0"/><net_sink comp="628" pin=1"/></net>

<net id="637"><net_src comp="628" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="643"><net_src comp="622" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="644"><net_src comp="633" pin="2"/><net_sink comp="638" pin=1"/></net>

<net id="652"><net_src comp="645" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="658"><net_src comp="112" pin="0"/><net_sink comp="653" pin=0"/></net>

<net id="659"><net_src comp="648" pin="2"/><net_sink comp="653" pin=1"/></net>

<net id="660"><net_src comp="114" pin="0"/><net_sink comp="653" pin=2"/></net>

<net id="665"><net_src comp="653" pin="3"/><net_sink comp="661" pin=0"/></net>

<net id="672"><net_src comp="116" pin="0"/><net_sink comp="666" pin=0"/></net>

<net id="673"><net_src comp="661" pin="2"/><net_sink comp="666" pin=1"/></net>

<net id="674"><net_src comp="118" pin="0"/><net_sink comp="666" pin=2"/></net>

<net id="675"><net_src comp="86" pin="0"/><net_sink comp="666" pin=3"/></net>

<net id="683"><net_src comp="0" pin="0"/><net_sink comp="679" pin=0"/></net>

<net id="684"><net_src comp="676" pin="1"/><net_sink comp="679" pin=1"/></net>

<net id="685"><net_src comp="679" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="690"><net_src comp="36" pin="0"/><net_sink comp="686" pin=1"/></net>

<net id="703"><net_src comp="686" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="708"><net_src comp="263" pin="1"/><net_sink comp="704" pin=1"/></net>

<net id="714"><net_src comp="112" pin="0"/><net_sink comp="709" pin=0"/></net>

<net id="715"><net_src comp="704" pin="2"/><net_sink comp="709" pin=1"/></net>

<net id="716"><net_src comp="114" pin="0"/><net_sink comp="709" pin=2"/></net>

<net id="721"><net_src comp="709" pin="3"/><net_sink comp="717" pin=0"/></net>

<net id="728"><net_src comp="116" pin="0"/><net_sink comp="722" pin=0"/></net>

<net id="729"><net_src comp="717" pin="2"/><net_sink comp="722" pin=1"/></net>

<net id="730"><net_src comp="118" pin="0"/><net_sink comp="722" pin=2"/></net>

<net id="731"><net_src comp="86" pin="0"/><net_sink comp="722" pin=3"/></net>

<net id="739"><net_src comp="2" pin="0"/><net_sink comp="735" pin=0"/></net>

<net id="740"><net_src comp="732" pin="1"/><net_sink comp="735" pin=1"/></net>

<net id="741"><net_src comp="735" pin="2"/><net_sink comp="239" pin=1"/></net>

<net id="745"><net_src comp="742" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="749"><net_src comp="746" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="753"><net_src comp="750" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="761"><net_src comp="758" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="765"><net_src comp="126" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="767"><net_src comp="762" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="768"><net_src comp="762" pin="1"/><net_sink comp="699" pin=1"/></net>

<net id="772"><net_src comp="130" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="774"><net_src comp="769" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="775"><net_src comp="769" pin="1"/><net_sink comp="695" pin=1"/></net>

<net id="779"><net_src comp="134" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="781"><net_src comp="776" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="782"><net_src comp="776" pin="1"/><net_sink comp="691" pin=1"/></net>

<net id="786"><net_src comp="138" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="788"><net_src comp="783" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="789"><net_src comp="783" pin="1"/><net_sink comp="754" pin=1"/></net>

<net id="790"><net_src comp="783" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="794"><net_src comp="142" pin="2"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="799"><net_src comp="148" pin="2"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="804"><net_src comp="154" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="809"><net_src comp="160" pin="2"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="661" pin=1"/></net>

<net id="814"><net_src comp="166" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="717" pin=1"/></net>

<net id="819"><net_src comp="172" pin="2"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="824"><net_src comp="178" pin="2"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="826"><net_src comp="821" pin="1"/><net_sink comp="573" pin=1"/></net>

<net id="827"><net_src comp="821" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="831"><net_src comp="190" pin="2"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="836"><net_src comp="196" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="841"><net_src comp="202" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="843"><net_src comp="838" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="844"><net_src comp="838" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="848"><net_src comp="208" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="853"><net_src comp="214" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="855"><net_src comp="850" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="859"><net_src comp="220" pin="2"/><net_sink comp="856" pin=0"/></net>

<net id="863"><net_src comp="226" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="868"><net_src comp="304" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="873"><net_src comp="331" pin="2"/><net_sink comp="870" pin=0"/></net>

<net id="877"><net_src comp="336" pin="2"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="882"><net_src comp="342" pin="1"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="367" pin=2"/></net>

<net id="887"><net_src comp="348" pin="2"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="892"><net_src comp="359" pin="3"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="894"><net_src comp="889" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="895"><net_src comp="889" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="899"><net_src comp="367" pin="3"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="901"><net_src comp="896" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="905"><net_src comp="373" pin="2"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="907"><net_src comp="902" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="908"><net_src comp="902" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="909"><net_src comp="902" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="910"><net_src comp="902" pin="1"/><net_sink comp="516" pin=2"/></net>

<net id="914"><net_src comp="377" pin="1"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="278" pin=4"/></net>

<net id="919"><net_src comp="385" pin="3"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="921"><net_src comp="916" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="925"><net_src comp="420" pin="3"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="930"><net_src comp="431" pin="2"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="932"><net_src comp="927" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="933"><net_src comp="927" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="934"><net_src comp="927" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="935"><net_src comp="927" pin="1"/><net_sink comp="549" pin=2"/></net>

<net id="939"><net_src comp="437" pin="1"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="266" pin=4"/></net>

<net id="944"><net_src comp="441" pin="1"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="559" pin=2"/></net>

<net id="949"><net_src comp="445" pin="3"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="951"><net_src comp="946" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="952"><net_src comp="946" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="956"><net_src comp="463" pin="1"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="648" pin=1"/></net>

<net id="961"><net_src comp="487" pin="2"/><net_sink comp="958" pin=0"/></net>

<net id="965"><net_src comp="516" pin="3"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="970"><net_src comp="522" pin="1"/><net_sink comp="967" pin=0"/></net>

<net id="971"><net_src comp="967" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="972"><net_src comp="967" pin="1"/><net_sink comp="611" pin=2"/></net>

<net id="976"><net_src comp="549" pin="3"/><net_sink comp="973" pin=0"/></net>

<net id="977"><net_src comp="973" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="981"><net_src comp="555" pin="1"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="633" pin=1"/></net>

<net id="983"><net_src comp="978" pin="1"/><net_sink comp="638" pin=2"/></net>

<net id="987"><net_src comp="584" pin="3"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="992"><net_src comp="611" pin="3"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="997"><net_src comp="638" pin="3"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="1002"><net_src comp="666" pin="4"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="1007"><net_src comp="679" pin="2"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="1009"><net_src comp="1004" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="1013"><net_src comp="295" pin="2"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="1018"><net_src comp="722" pin="4"/><net_sink comp="1015" pin=0"/></net>

<net id="1019"><net_src comp="1015" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="1023"><net_src comp="735" pin="2"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="1025"><net_src comp="1020" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="1029"><net_src comp="246" pin="2"/><net_sink comp="1026" pin=0"/></net>

<net id="1030"><net_src comp="1026" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="1034"><net_src comp="251" pin="2"/><net_sink comp="1031" pin=0"/></net>

<net id="1035"><net_src comp="1031" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="1039"><net_src comp="742" pin="1"/><net_sink comp="1036" pin=0"/></net>

<net id="1040"><net_src comp="1036" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="1044"><net_src comp="746" pin="1"/><net_sink comp="1041" pin=0"/></net>

<net id="1045"><net_src comp="1041" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="1049"><net_src comp="291" pin="2"/><net_sink comp="1046" pin=0"/></net>

<net id="1050"><net_src comp="1046" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="1054"><net_src comp="750" pin="1"/><net_sink comp="1051" pin=0"/></net>

<net id="1055"><net_src comp="1051" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="1059"><net_src comp="287" pin="2"/><net_sink comp="1056" pin=0"/></net>

<net id="1060"><net_src comp="1056" pin="1"/><net_sink comp="754" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: kernel | {}
	Port: image_in | {}
	Port: sum_18_out | {22 }
 - Input state : 
	Port: LinearImageFilter_Pipeline_ker_rows_ker_cols6 : kernel | {6 7 8 9 10 11 12 13 14 }
	Port: LinearImageFilter_Pipeline_ker_rows_ker_cols6 : image_in | {9 10 11 12 13 14 15 16 17 }
	Port: LinearImageFilter_Pipeline_ker_rows_ker_cols6 : mul_ln7 | {1 }
	Port: LinearImageFilter_Pipeline_ker_rows_ker_cols6 : padding | {1 }
	Port: LinearImageFilter_Pipeline_ker_rows_ker_cols6 : kernel_dim | {1 }
	Port: LinearImageFilter_Pipeline_ker_rows_ker_cols6 : add_0 | {1 }
	Port: LinearImageFilter_Pipeline_ker_rows_ker_cols6 : rows | {1 }
	Port: LinearImageFilter_Pipeline_ker_rows_ker_cols6 : newRow_2 | {1 }
	Port: LinearImageFilter_Pipeline_ker_rows_ker_cols6 : col_6 | {1 }
	Port: LinearImageFilter_Pipeline_ker_rows_ker_cols6 : empty_29 | {1 }
	Port: LinearImageFilter_Pipeline_ker_rows_ker_cols6 : cols | {1 }
	Port: LinearImageFilter_Pipeline_ker_rows_ker_cols6 : empty | {1 }
	Port: LinearImageFilter_Pipeline_ker_rows_ker_cols6 : image_in_offset | {1 }
	Port: LinearImageFilter_Pipeline_ker_rows_ker_cols6 : kernel_offset | {1 }
	Port: LinearImageFilter_Pipeline_ker_rows_ker_cols6 : mul_i | {1 }
	Port: LinearImageFilter_Pipeline_ker_rows_ker_cols6 : mul35_i | {1 }
	Port: LinearImageFilter_Pipeline_ker_rows_ker_cols6 : newCol_2 | {1 }
  - Chain level:
	State 1
		store_ln24 : 1
		store_ln0 : 1
		store_ln39 : 1
		store_ln43 : 1
	State 2
		icmp_ln39 : 1
		add_ln39 : 1
		br_ln39 : 2
		icmp_ln43 : 1
		add_ln39_4 : 1
		select_ln39 : 2
	State 3
		empty_61 : 1
		empty_62 : 1
		tmp_11 : 1
		newRow_20 : 2
		newRow_44_cast74 : 3
		empty_63 : 3
		ult43 : 4
		rev44 : 5
		newRow_21 : 5
		newCol : 1
		trunc_ln27 : 2
		trunc_ln27_10 : 2
		tmp_12 : 2
	State 4
		rev42 : 1
		trunc_ln55 : 1
		xor_ln69 : 1
		or_ln69 : 1
		or_ln69_7 : 1
		or_ln69_8 : 1
		br_ln69 : 1
		abs36 : 1
		newRow_22 : 2
		newRow_23 : 3
		trunc_ln26 : 4
		abs39 : 1
		newCol_22 : 2
		newCol_23 : 3
		trunc_ln27_12 : 4
		zext_ln27 : 1
		trunc_ln27_11 : 1
		icmp_ln86 : 2
		xor_ln86 : 3
		newCol_21 : 3
	State 5
		xor_ln96 : 1
		newRow_24 : 1
		newRow_25 : 2
		xor_ln104 : 1
		newCol_24 : 1
		newCol_25 : 2
		add_ln55_11 : 1
		shl_ln55_4 : 2
		add_ln55_12 : 3
		trunc_ln55_5 : 4
	State 6
		mul_ln55 : 1
		kernel_addr : 1
		kernel_load_6_req : 2
		store_ln43 : 1
	State 7
	State 8
		shl_ln55_s : 1
		add_ln55_10 : 2
		trunc_ln55_s : 3
	State 9
		image_in_addr : 1
		image_in_load_6_req : 2
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		mul21_6 : 1
	State 19
	State 20
	State 21
	State 22
		sum_4 : 1
		write_ln0 : 1
	State 23
	State 24
	State 25
	State 26
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|   fadd   |            grp_fu_287            |    2    |   205   |   390   |
|----------|----------------------------------|---------|---------|---------|
|          |          add_ln39_fu_336         |    0    |    0    |    71   |
|          |         add_ln39_4_fu_353        |    0    |    0    |    39   |
|          |           newRow_fu_373          |    0    |    0    |    39   |
|          |           newCol_fu_431          |    0    |    0    |    32   |
|          |         newRow_22_fu_510         |    0    |    0    |    39   |
|          |         newCol_22_fu_543         |    0    |    0    |    39   |
|    add   |          add_ln98_fu_601         |    0    |    0    |    30   |
|          |         add_ln106_fu_628         |    0    |    0    |    30   |
|          |        add_ln55_11_fu_648        |    0    |    0    |    37   |
|          |        add_ln55_12_fu_661        |    0    |    0    |    39   |
|          |          add_ln43_fu_686         |    0    |    0    |    39   |
|          |          add_ln55_fu_704         |    0    |    0    |    37   |
|          |        add_ln55_10_fu_717        |    0    |    0    |    39   |
|----------|----------------------------------|---------|---------|---------|
|   fmul   |            grp_fu_291            |    3    |   143   |   321   |
|----------|----------------------------------|---------|---------|---------|
|          |         icmp_ln39_fu_331         |    0    |    0    |    71   |
|          |         icmp_ln43_fu_348         |    0    |    0    |    39   |
|          |           ult43_fu_409           |    0    |    0    |    39   |
|          |            ult_fu_453            |    0    |    0    |    39   |
|   icmp   |         icmp_ln69_fu_467         |    0    |    0    |    39   |
|          |         abscond35_fu_498         |    0    |    0    |    39   |
|          |         abscond38_fu_531         |    0    |    0    |    39   |
|          |         icmp_ln86_fu_573         |    0    |    0    |    39   |
|          |         icmp_ln96_fu_591         |    0    |    0    |    39   |
|          |         icmp_ln104_fu_618        |    0    |    0    |    39   |
|----------|----------------------------------|---------|---------|---------|
|    mul   |            grp_fu_295            |    3    |   118   |    47   |
|          |            grp_fu_300            |    3    |   165   |    50   |
|----------|----------------------------------|---------|---------|---------|
|          |        select_ln39_fu_359        |    0    |    0    |    32   |
|          |        select_ln24_fu_367        |    0    |    0    |    32   |
|          |         newRow_20_fu_393         |    0    |    0    |    31   |
|          |         newRow_21_fu_420         |    0    |    0    |    30   |
|          |           abs36_fu_503           |    0    |    0    |    32   |
|  select  |         newRow_23_fu_516         |    0    |    0    |    32   |
|          |           abs39_fu_536           |    0    |    0    |    32   |
|          |         newCol_23_fu_549         |    0    |    0    |    32   |
|          |         newCol_20_fu_559         |    0    |    0    |    31   |
|          |         newCol_21_fu_584         |    0    |    0    |    30   |
|          |         newRow_25_fu_611         |    0    |    0    |    30   |
|          |         newCol_25_fu_638         |    0    |    0    |    30   |
|----------|----------------------------------|---------|---------|---------|
|          |          sub_ln48_fu_427         |    0    |    0    |    32   |
|          |           neg34_fu_493           |    0    |    0    |    39   |
|    sub   |           neg37_fu_526           |    0    |    0    |    39   |
|          |         newRow_24_fu_606         |    0    |    0    |    30   |
|          |         newCol_24_fu_633         |    0    |    0    |    30   |
|----------|----------------------------------|---------|---------|---------|
|          |           rev44_fu_414           |    0    |    0    |    2    |
|          |           rev42_fu_457           |    0    |    0    |    2    |
|    xor   |          xor_ln69_fu_471         |    0    |    0    |    2    |
|          |          xor_ln86_fu_578         |    0    |    0    |    2    |
|          |          xor_ln96_fu_595         |    0    |    0    |    2    |
|          |         xor_ln104_fu_622         |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |          or_ln69_fu_477          |    0    |    0    |    2    |
|    or    |         or_ln69_7_fu_482         |    0    |    0    |    2    |
|          |         or_ln69_8_fu_487         |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |     newCol_2_read_read_fu_142    |    0    |    0    |    0    |
|          |     mul35_i_read_read_fu_148     |    0    |    0    |    0    |
|          |      mul_i_read_read_fu_154      |    0    |    0    |    0    |
|          |  kernel_offset_read_read_fu_160  |    0    |    0    |    0    |
|          | image_in_offset_read_read_fu_166 |    0    |    0    |    0    |
|          |          tmp_read_fu_172         |    0    |    0    |    0    |
|          |       cols_read_read_fu_178      |    0    |    0    |    0    |
|          |        tmp_10_read_fu_184        |    0    |    0    |    0    |
|   read   |      col_6_read_read_fu_190      |    0    |    0    |    0    |
|          |     newRow_2_read_read_fu_196    |    0    |    0    |    0    |
|          |       rows_read_read_fu_202      |    0    |    0    |    0    |
|          |      add_0_read_read_fu_208      |    0    |    0    |    0    |
|          |    kernel_dim_read_read_fu_214   |    0    |    0    |    0    |
|          |     padding_read_read_fu_220     |    0    |    0    |    0    |
|          |     mul_ln7_read_read_fu_226     |    0    |    0    |    0    |
|          |   kernel_addr_read_read_fu_246   |    0    |    0    |    0    |
|          |  image_in_addr_read_read_fu_251  |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|  readreq |        grp_readreq_fu_232        |    0    |    0    |    0    |
|          |        grp_readreq_fu_239        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   write  |      write_ln0_write_fu_256      |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           p_cast_fu_304          |    0    |    0    |    0    |
|   zext   |      newRow_44_cast74_fu_401     |    0    |    0    |    0    |
|          |         zext_ln27_fu_565         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |          empty_61_fu_377         |    0    |    0    |    0    |
|          |          empty_62_fu_381         |    0    |    0    |    0    |
|          |          empty_63_fu_405         |    0    |    0    |    0    |
|          |         trunc_ln27_fu_437        |    0    |    0    |    0    |
|   trunc  |       trunc_ln27_10_fu_441       |    0    |    0    |    0    |
|          |         trunc_ln55_fu_463        |    0    |    0    |    0    |
|          |         trunc_ln26_fu_522        |    0    |    0    |    0    |
|          |       trunc_ln27_12_fu_555       |    0    |    0    |    0    |
|          |       trunc_ln27_11_fu_569       |    0    |    0    |    0    |
|          |        trunc_ln55_4_fu_645       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
| bitselect|           tmp_11_fu_385          |    0    |    0    |    0    |
|          |           tmp_12_fu_445          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|bitconcatenate|         shl_ln55_4_fu_653        |    0    |    0    |    0    |
|          |         shl_ln55_s_fu_709        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|partselect|        trunc_ln55_5_fu_666       |    0    |    0    |    0    |
|          |        trunc_ln55_s_fu_722       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   sext   |        sext_ln55_4_fu_676        |    0    |    0    |    0    |
|          |         sext_ln55_fu_732         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    11   |   631   |   2302  |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     add_0_read_reg_845     |   32   |
|      add_ln39_reg_874      |   64   |
|   bitcast_ln55_4_reg_1041  |   32   |
|    bitcast_ln55_reg_1036   |   32   |
|     col_6_read_reg_828     |   32   |
|      cols_read_reg_821     |   32   |
|      empty_61_reg_911      |   30   |
|          i_reg_769         |   32   |
|      icmp_ln39_reg_870     |    1   |
|      icmp_ln43_reg_884     |    1   |
| image_in_addr_read_reg_1031|   32   |
|   image_in_addr_reg_1020   |   32   |
|image_in_offset_read_reg_811|   32   |
|  indvar_flatten161_reg_776 |   64   |
|       j_load_reg_879       |   32   |
|          j_reg_762         |   32   |
|  kernel_addr_read_reg_1026 |   32   |
|    kernel_addr_reg_1004    |   32   |
|   kernel_dim_read_reg_850  |   32   |
| kernel_offset_read_reg_806 |   32   |
|      mul21_6_reg_1046      |   32   |
|    mul35_i_read_reg_796    |   30   |
|     mul_i_read_reg_801     |   30   |
|      mul_ln55_reg_1010     |   30   |
|    mul_ln7_read_reg_860    |   64   |
|      newCol_21_reg_984     |   30   |
|      newCol_23_reg_973     |   32   |
|      newCol_25_reg_994     |   30   |
|    newCol_2_read_reg_791   |   30   |
|    newCol_6_ph_6_reg_263   |   30   |
|       newCol_reg_927       |   32   |
|      newRow_21_reg_922     |   30   |
|      newRow_23_reg_962     |   32   |
|      newRow_25_reg_989     |   30   |
|    newRow_2_read_reg_833   |   30   |
|    newRow_6_ph_6_reg_275   |   30   |
|       newRow_reg_902       |   32   |
|      or_ln69_8_reg_958     |    1   |
|       p_cast_reg_865       |   32   |
|    padding_read_reg_856    |    8   |
|      rows_read_reg_838     |   32   |
|     select_ln24_reg_896    |   32   |
|     select_ln39_reg_889    |   32   |
|       sum_4_reg_1056       |   32   |
|     sum_load_4_reg_1051    |   32   |
|         sum_reg_783        |   32   |
|       tmp_11_reg_916       |    1   |
|       tmp_12_reg_946       |    1   |
|         tmp_reg_816        |   30   |
|     trunc_ln26_reg_967     |   30   |
|    trunc_ln27_10_reg_941   |   31   |
|    trunc_ln27_12_reg_978   |   30   |
|     trunc_ln27_reg_936     |   30   |
|    trunc_ln55_5_reg_999    |   30   |
|     trunc_ln55_reg_953     |   30   |
|    trunc_ln55_s_reg_1015   |   30   |
+----------------------------+--------+
|            Total           |  1670  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_232 |  p1  |   2  |  32  |   64   ||    9    |
| grp_readreq_fu_239 |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_287     |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_291     |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_291     |  p1  |   2  |  32  |   64   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   320  ||   7.94  ||    45   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   11   |    -   |   631  |  2302  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   45   |
|  Register |    -   |    -   |  1670  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   11   |    7   |  2301  |  2347  |
+-----------+--------+--------+--------+--------+
