
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 256-bit Data Rate: 1600 MT/s

CPU 0 runs ../ipc1_public/spec_gcc_001.champsimtrace.xz
CPU 0 Bimodal branch predictor
Heartbeat CPU 0 instructions: 10000002 cycles: 4474330 heartbeat IPC: 2.23497 cumulative IPC: 2.23497 (Simulation time: 0 hr 0 min 10 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 8965132 heartbeat IPC: 2.22677 cumulative IPC: 2.23087 (Simulation time: 0 hr 0 min 21 sec) 

Warmup complete CPU 0 instructions: 25000004 cycles: 11183682 (Simulation time: 0 hr 0 min 26 sec) 

Heartbeat CPU 0 instructions: 30000003 cycles: 16853127 heartbeat IPC: 1.26775 cumulative IPC: 0.88192 (Simulation time: 0 hr 0 min 33 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 28616961 heartbeat IPC: 0.850063 cumulative IPC: 0.860423 (Simulation time: 0 hr 0 min 46 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 40403328 heartbeat IPC: 0.848438 cumulative IPC: 0.855589 (Simulation time: 0 hr 0 min 59 sec) 
Finished CPU 0 instructions: 25000001 cycles: 29219648 cumulative IPC: 0.855589 (Simulation time: 0 hr 0 min 59 sec) 

CPU 0 Branch Prediction Accuracy: 91.5318% MPKI: 20.1868

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.855589 instructions: 25000001 cycles: 29219648
L1D TOTAL     ACCESS:    6923792  HIT:    6783874  MISS:     139918
L1D LOAD      ACCESS:    4251867  HIT:    4153407  MISS:      98460
L1D RFO       ACCESS:    2671925  HIT:    2630467  MISS:      41458
L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I TOTAL     ACCESS:    5903654  HIT:    5728441  MISS:     175213
L1I LOAD      ACCESS:    5903654  HIT:    5728441  MISS:     175213
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC TOTAL     ACCESS:     550132  HIT:     518831  MISS:      31301
LLC LOAD      ACCESS:     273663  HIT:     256922  MISS:      16741
LLC RFO       ACCESS:      41456  HIT:      34528  MISS:       6928
LLC PREFETCH  ACCESS:     165776  HIT:     158145  MISS:       7631
LLC WRITEBACK ACCESS:      69237  HIT:      69236  MISS:          1
LLC PREFETCH  REQUESTED:     313482  ISSUED:     275008  USEFUL:      11014  USELESS:        715
Major fault: 0 Minor fault: 5183

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS_CONGESTED:          0
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


------------------------------------

=== CPU 0 Total Stats ===
* CPU 0 Total Accesses: 273663
* CPU 0 Total Misses: 16741
* CPU 0 Total Prefetches: 7631
* CPU 0 Total Prefetch Hits: 6849
* CPU 0 Total Non-useful Prefetches: 428
* CPU 0 Total Undecided Prefetches: 354

=== CPU 0 ROI Stats ===
* CPU 0 ROI Accesses: 273663
* CPU 0 ROI Misses: 16741
* CPU 0 ROI Prefetches: 7631
* CPU 0 ROI Prefetch Hits: 6849
* CPU 0 ROI Non-useful Prefetches: 428
* CPU 0 ROI Undecided Prefetches: 354

