Fitter report for ECTNew
Fri Feb 14 10:48:51 2020
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. Dual Purpose and Dedicated Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. PLL Summary
 20. PLL Usage
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Non-Global High Fan-Out Signals
 27. Fitter RAM Summary
 28. |ECTNew|SwitchCtrl:b2v_inst14|SwitchROM12eSemi:b2v_inst10|altsyncram:altsyncram_component|altsyncram_h6c1:auto_generated|ALTSYNCRAM
 29. |ECTNew|SwitchCtrl:b2v_inst14|SwitchROM12eS:b2v_inst6|altsyncram:altsyncram_component|altsyncram_smc1:auto_generated|ALTSYNCRAM
 30. |ECTNew|SwitchCtrl:b2v_inst14|SwitchROM12eTwin:b2v_inst9|altsyncram:altsyncram_component|altsyncram_n8c1:auto_generated|ALTSYNCRAM
 31. |ECTNew|SwitchCtrl:b2v_inst14|SwitchROM8eSemi:b2v_inst5|altsyncram:altsyncram_component|altsyncram_05c1:auto_generated|ALTSYNCRAM
 32. |ECTNew|SwitchCtrl:b2v_inst14|SwitchROM:b2v_inst3|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|ALTSYNCRAM
 33. |ECTNew|SwitchCtrl:b2v_inst14|SwitchROM8eTwin:b2v_inst8|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ALTSYNCRAM
 34. Fitter DSP Block Usage Summary
 35. DSP Block Details
 36. Routing Usage Summary
 37. LAB Logic Elements
 38. LAB-wide Signals
 39. LAB Signals Sourced
 40. LAB Signals Sourced Out
 41. LAB Distinct Inputs
 42. I/O Rules Summary
 43. I/O Rules Details
 44. I/O Rules Matrix
 45. Fitter Device Options
 46. Operating Settings and Conditions
 47. Estimated Delay Added for Hold Timing Summary
 48. Estimated Delay Added for Hold Timing Details
 49. Fitter Messages
 50. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Fri Feb 14 10:48:51 2020       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; ECTNew                                      ;
; Top-level Entity Name              ; ECTNew                                      ;
; Family                             ; Cyclone III                                 ;
; Device                             ; EP3C25F324C8                                ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 2,678 / 24,624 ( 11 % )                     ;
;     Total combinational functions  ; 2,483 / 24,624 ( 10 % )                     ;
;     Dedicated logic registers      ; 1,993 / 24,624 ( 8 % )                      ;
; Total registers                    ; 1993                                        ;
; Total pins                         ; 162 / 216 ( 75 % )                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 288,867 / 608,256 ( 47 % )                  ;
; Embedded Multiplier 9-bit elements ; 4 / 132 ( 3 % )                             ;
; Total PLLs                         ; 1 / 4 ( 25 % )                              ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP3C25F324C8                          ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; RAM Bit Reservation (Cyclone III)                                          ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.24        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   8.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------+
; I/O Assignment Warnings                               ;
+----------------+--------------------------------------+
; Pin Name       ; Reason                               ;
+----------------+--------------------------------------+
; DDSClk         ; Missing drive strength and slew rate ;
; LED1           ; Missing drive strength and slew rate ;
; LED2           ; Missing drive strength and slew rate ;
; LED3           ; Missing drive strength and slew rate ;
; LED4           ; Missing drive strength and slew rate ;
; CS             ; Missing drive strength and slew rate ;
; WR             ; Missing drive strength and slew rate ;
; ADCLK2         ; Missing drive strength and slew rate ;
; ADCLK1         ; Missing drive strength and slew rate ;
; IFClk          ; Missing drive strength and slew rate ;
; USBInt0        ; Missing drive strength and slew rate ;
; USBSloe        ; Missing drive strength and slew rate ;
; USBSlrd        ; Missing drive strength and slew rate ;
; USBSlwr        ; Missing drive strength and slew rate ;
; PKTEND         ; Missing drive strength and slew rate ;
; Sync           ; Missing drive strength and slew rate ;
; AD7524Out[0]   ; Missing drive strength and slew rate ;
; AD7524Out[1]   ; Missing drive strength and slew rate ;
; AD7524Out[2]   ; Missing drive strength and slew rate ;
; AD7524Out[3]   ; Missing drive strength and slew rate ;
; AD7524Out[4]   ; Missing drive strength and slew rate ;
; AD7524Out[5]   ; Missing drive strength and slew rate ;
; AD7524Out[6]   ; Missing drive strength and slew rate ;
; AD7524Out[7]   ; Missing drive strength and slew rate ;
; FIFOAdr[0]     ; Missing drive strength and slew rate ;
; FIFOAdr[1]     ; Missing drive strength and slew rate ;
; PGA1[0]        ; Missing drive strength and slew rate ;
; PGA1[1]        ; Missing drive strength and slew rate ;
; PGA1[2]        ; Missing drive strength and slew rate ;
; PGA2[0]        ; Missing drive strength and slew rate ;
; PGA2[1]        ; Missing drive strength and slew rate ;
; PGA2[2]        ; Missing drive strength and slew rate ;
; SineOut[0]     ; Missing drive strength and slew rate ;
; SineOut[1]     ; Missing drive strength and slew rate ;
; SineOut[2]     ; Missing drive strength and slew rate ;
; SineOut[3]     ; Missing drive strength and slew rate ;
; SineOut[4]     ; Missing drive strength and slew rate ;
; SineOut[5]     ; Missing drive strength and slew rate ;
; SineOut[6]     ; Missing drive strength and slew rate ;
; SineOut[7]     ; Missing drive strength and slew rate ;
; SineOut[8]     ; Missing drive strength and slew rate ;
; SineOut[9]     ; Missing drive strength and slew rate ;
; SineOut[10]    ; Missing drive strength and slew rate ;
; SineOut[11]    ; Missing drive strength and slew rate ;
; SineOut[12]    ; Missing drive strength and slew rate ;
; SineOut[13]    ; Missing drive strength and slew rate ;
; SwitchCtrl[0]  ; Missing drive strength and slew rate ;
; SwitchCtrl[1]  ; Missing drive strength and slew rate ;
; SwitchCtrl[2]  ; Missing drive strength and slew rate ;
; SwitchCtrl[3]  ; Missing drive strength and slew rate ;
; SwitchCtrl[4]  ; Missing drive strength and slew rate ;
; SwitchCtrl[5]  ; Missing drive strength and slew rate ;
; SwitchCtrl[6]  ; Missing drive strength and slew rate ;
; SwitchCtrl[7]  ; Missing drive strength and slew rate ;
; SwitchCtrl[8]  ; Missing drive strength and slew rate ;
; SwitchCtrl[9]  ; Missing drive strength and slew rate ;
; SwitchCtrl[10] ; Missing drive strength and slew rate ;
; SwitchCtrl[11] ; Missing drive strength and slew rate ;
; SwitchCtrl[12] ; Missing drive strength and slew rate ;
; SwitchCtrl[13] ; Missing drive strength and slew rate ;
; SwitchCtrl[14] ; Missing drive strength and slew rate ;
; SwitchCtrl[15] ; Missing drive strength and slew rate ;
; SwitchCtrl[16] ; Missing drive strength and slew rate ;
; SwitchCtrl[17] ; Missing drive strength and slew rate ;
; SwitchCtrl[18] ; Missing drive strength and slew rate ;
; SwitchCtrl[19] ; Missing drive strength and slew rate ;
; SwitchCtrl[20] ; Missing drive strength and slew rate ;
; SwitchCtrl[21] ; Missing drive strength and slew rate ;
; SwitchCtrl[22] ; Missing drive strength and slew rate ;
; SwitchCtrl[23] ; Missing drive strength and slew rate ;
; SwitchCtrl[24] ; Missing drive strength and slew rate ;
; SwitchCtrl[25] ; Missing drive strength and slew rate ;
; SwitchCtrl[26] ; Missing drive strength and slew rate ;
; SwitchCtrl[27] ; Missing drive strength and slew rate ;
; SwitchCtrl[28] ; Missing drive strength and slew rate ;
; SwitchCtrl[29] ; Missing drive strength and slew rate ;
; SwitchCtrl[30] ; Missing drive strength and slew rate ;
; SwitchCtrl[31] ; Missing drive strength and slew rate ;
; SwitchCtrl[32] ; Missing drive strength and slew rate ;
; SwitchCtrl[33] ; Missing drive strength and slew rate ;
; SwitchCtrl[34] ; Missing drive strength and slew rate ;
; SwitchCtrl[35] ; Missing drive strength and slew rate ;
; SwitchCtrl[36] ; Missing drive strength and slew rate ;
; SwitchCtrl[37] ; Missing drive strength and slew rate ;
; SwitchCtrl[38] ; Missing drive strength and slew rate ;
; SwitchCtrl[39] ; Missing drive strength and slew rate ;
; SwitchCtrl[40] ; Missing drive strength and slew rate ;
; SwitchCtrl[41] ; Missing drive strength and slew rate ;
; SwitchCtrl[42] ; Missing drive strength and slew rate ;
; SwitchCtrl[43] ; Missing drive strength and slew rate ;
; SwitchCtrl[44] ; Missing drive strength and slew rate ;
; SwitchCtrl[45] ; Missing drive strength and slew rate ;
; SwitchCtrl[46] ; Missing drive strength and slew rate ;
; SwitchCtrl[47] ; Missing drive strength and slew rate ;
; SwitchCtrl[48] ; Missing drive strength and slew rate ;
; SwitchCtrl[49] ; Missing drive strength and slew rate ;
; SwitchCtrl[50] ; Missing drive strength and slew rate ;
; SwitchCtrl[51] ; Missing drive strength and slew rate ;
; SwitchCtrl[52] ; Missing drive strength and slew rate ;
; SwitchCtrl[53] ; Missing drive strength and slew rate ;
; SwitchCtrl[54] ; Missing drive strength and slew rate ;
; SwitchCtrl[55] ; Missing drive strength and slew rate ;
; SwitchCtrl[56] ; Missing drive strength and slew rate ;
; SwitchCtrl[57] ; Missing drive strength and slew rate ;
; SwitchCtrl[58] ; Missing drive strength and slew rate ;
; SwitchCtrl[59] ; Missing drive strength and slew rate ;
; SwitchCtrl[60] ; Missing drive strength and slew rate ;
; SwitchCtrl[61] ; Missing drive strength and slew rate ;
; SwitchCtrl[62] ; Missing drive strength and slew rate ;
; SwitchCtrl[63] ; Missing drive strength and slew rate ;
; USBDat[0]      ; Missing drive strength and slew rate ;
; USBDat[1]      ; Missing drive strength and slew rate ;
; USBDat[2]      ; Missing drive strength and slew rate ;
; USBDat[3]      ; Missing drive strength and slew rate ;
; USBDat[4]      ; Missing drive strength and slew rate ;
; USBDat[5]      ; Missing drive strength and slew rate ;
; USBDat[6]      ; Missing drive strength and slew rate ;
; USBDat[7]      ; Missing drive strength and slew rate ;
; USBDat[8]      ; Missing drive strength and slew rate ;
; USBDat[9]      ; Missing drive strength and slew rate ;
; USBDat[10]     ; Missing drive strength and slew rate ;
; USBDat[11]     ; Missing drive strength and slew rate ;
; USBDat[12]     ; Missing drive strength and slew rate ;
; USBDat[13]     ; Missing drive strength and slew rate ;
; USBDat[14]     ; Missing drive strength and slew rate ;
; USBDat[15]     ; Missing drive strength and slew rate ;
+----------------+--------------------------------------+


+----------------------------------------------------------------------------------------+
; Ignored Assignments                                                                    ;
+----------+----------------+--------------+------------+---------------+----------------+
; Name     ; Ignored Entity ; Ignored From ; Ignored To ; Ignored Value ; Ignored Source ;
+----------+----------------+--------------+------------+---------------+----------------+
; Location ;                ;              ; RXD        ; PIN_T3        ; QSF Assignment ;
; Location ;                ;              ; TXD        ; PIN_T4        ; QSF Assignment ;
+----------+----------------+--------------+------------+---------------+----------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 5257 ) ; 0.00 % ( 0 / 5257 )        ; 0.00 % ( 0 / 5257 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 5257 ) ; 0.00 % ( 0 / 5257 )        ; 0.00 % ( 0 / 5257 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 5243 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 14 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/output_files/ECTNew.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 2,678 / 24,624 ( 11 % )    ;
;     -- Combinational with no register       ; 685                        ;
;     -- Register only                        ; 195                        ;
;     -- Combinational with a register        ; 1798                       ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 658                        ;
;     -- 3 input functions                    ; 813                        ;
;     -- <=2 input functions                  ; 1012                       ;
;     -- Register only                        ; 195                        ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 1193                       ;
;     -- arithmetic mode                      ; 1290                       ;
;                                             ;                            ;
; Total registers*                            ; 1,993 / 25,629 ( 8 % )     ;
;     -- Dedicated logic registers            ; 1,993 / 24,624 ( 8 % )     ;
;     -- I/O registers                        ; 0 / 1,005 ( 0 % )          ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 229 / 1,539 ( 15 % )       ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 162 / 216 ( 75 % )         ;
;     -- Clock pins                           ; 1 / 8 ( 13 % )             ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )              ;
;                                             ;                            ;
; Global signals                              ; 7                          ;
; M9Ks                                        ; 46 / 66 ( 70 % )           ;
; Total block memory bits                     ; 288,867 / 608,256 ( 47 % ) ;
; Total block memory implementation bits      ; 423,936 / 608,256 ( 70 % ) ;
; Embedded Multiplier 9-bit elements          ; 4 / 132 ( 3 % )            ;
; PLLs                                        ; 1 / 4 ( 25 % )             ;
; Global clocks                               ; 7 / 20 ( 35 % )            ;
; JTAGs                                       ; 0 / 1 ( 0 % )              ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 5% / 5% / 5%               ;
; Peak interconnect usage (total/H/V)         ; 23% / 20% / 28%            ;
; Maximum fan-out                             ; 1855                       ;
; Highest non-global fan-out                  ; 248                        ;
; Total fan-out                               ; 15123                      ;
; Average fan-out                             ; 3.00                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                          ;
+---------------------------------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                            ;
;                                             ;                       ;                                ;
; Total logic elements                        ; 2678 / 24624 ( 11 % ) ; 0 / 24624 ( 0 % )              ;
;     -- Combinational with no register       ; 685                   ; 0                              ;
;     -- Register only                        ; 195                   ; 0                              ;
;     -- Combinational with a register        ; 1798                  ; 0                              ;
;                                             ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                                ;
;     -- 4 input functions                    ; 658                   ; 0                              ;
;     -- 3 input functions                    ; 813                   ; 0                              ;
;     -- <=2 input functions                  ; 1012                  ; 0                              ;
;     -- Register only                        ; 195                   ; 0                              ;
;                                             ;                       ;                                ;
; Logic elements by mode                      ;                       ;                                ;
;     -- normal mode                          ; 1193                  ; 0                              ;
;     -- arithmetic mode                      ; 1290                  ; 0                              ;
;                                             ;                       ;                                ;
; Total registers                             ; 1993                  ; 0                              ;
;     -- Dedicated logic registers            ; 1993 / 24624 ( 8 % )  ; 0 / 24624 ( 0 % )              ;
;     -- I/O registers                        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Total LABs:  partially or completely used   ; 229 / 1539 ( 15 % )   ; 0 / 1539 ( 0 % )               ;
;                                             ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                              ;
; I/O pins                                    ; 162                   ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 4 / 132 ( 3 % )       ; 0 / 132 ( 0 % )                ;
; Total memory bits                           ; 288867                ; 0                              ;
; Total RAM block bits                        ; 423936                ; 0                              ;
; PLL                                         ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                 ;
; M9K                                         ; 46 / 66 ( 69 % )      ; 0 / 66 ( 0 % )                 ;
; Clock control block                         ; 2 / 24 ( 8 % )        ; 5 / 24 ( 20 % )                ;
;                                             ;                       ;                                ;
; Connections                                 ;                       ;                                ;
;     -- Input Connections                    ; 2066                  ; 1                              ;
;     -- Registered Input Connections         ; 2044                  ; 0                              ;
;     -- Output Connections                   ; 17                    ; 2050                           ;
;     -- Registered Output Connections        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Internal Connections                        ;                       ;                                ;
;     -- Total Connections                    ; 15356                 ; 2061                           ;
;     -- Registered Connections               ; 8527                  ; 0                              ;
;                                             ;                       ;                                ;
; External Connections                        ;                       ;                                ;
;     -- Top                                  ; 32                    ; 2051                           ;
;     -- hard_block:auto_generated_inst       ; 2051                  ; 0                              ;
;                                             ;                       ;                                ;
; Partition Interface                         ;                       ;                                ;
;     -- Input Ports                          ; 36                    ; 1                              ;
;     -- Output Ports                         ; 110                   ; 5                              ;
;     -- Bidir Ports                          ; 16                    ; 0                              ;
;                                             ;                       ;                                ;
; Registered Ports                            ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Port Connectivity                           ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 0                              ;
+---------------------------------------------+-----------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                         ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; AD9240In1[0]  ; U8    ; 3        ; 23           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; AD9240In1[10] ; R11   ; 4        ; 38           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; AD9240In1[11] ; T11   ; 4        ; 38           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; AD9240In1[12] ; P11   ; 4        ; 36           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; AD9240In1[13] ; P10   ; 4        ; 34           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; AD9240In1[1]  ; V7    ; 3        ; 23           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; AD9240In1[2]  ; U7    ; 3        ; 20           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; AD9240In1[3]  ; V6    ; 3        ; 20           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; AD9240In1[4]  ; U6    ; 3        ; 18           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; AD9240In1[5]  ; V5    ; 3        ; 14           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; AD9240In1[6]  ; U5    ; 3        ; 14           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; AD9240In1[7]  ; V4    ; 3        ; 14           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; AD9240In1[8]  ; U4    ; 3        ; 14           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; AD9240In1[9]  ; T13   ; 4        ; 43           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; AD9240In2[0]  ; U15   ; 4        ; 36           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; AD9240In2[10] ; U14   ; 4        ; 36           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; AD9240In2[11] ; V14   ; 4        ; 36           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; AD9240In2[12] ; U13   ; 4        ; 34           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; AD9240In2[13] ; V13   ; 4        ; 34           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; AD9240In2[1]  ; P12   ; 4        ; 38           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; AD9240In2[2]  ; N12   ; 4        ; 47           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; AD9240In2[3]  ; N11   ; 4        ; 40           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; AD9240In2[4]  ; N10   ; 4        ; 40           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; AD9240In2[5]  ; N9    ; 3        ; 11           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; AD9240In2[6]  ; N8    ; 3        ; 7            ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; AD9240In2[7]  ; N7    ; 3        ; 5            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; AD9240In2[8]  ; N6    ; 3        ; 1            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; AD9240In2[9]  ; V15   ; 4        ; 38           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; FIFOEmp       ; M5    ; 2        ; 0            ; 5            ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; FIFOFull      ; M3    ; 2        ; 0            ; 10           ; 21           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; FIFOPf        ; L6    ; 2        ; 0            ; 14           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; OTR1          ; P9    ; 3        ; 18           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; OTR2          ; U12   ; 4        ; 29           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; RstBtn        ; E1    ; 1        ; 0            ; 25           ; 7            ; 26                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; USBFlagD      ; K1    ; 2        ; 0            ; 15           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; inclk0        ; N2    ; 2        ; 0            ; 16           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; AD7524Out[0]   ; R13   ; 4        ; 45           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; AD7524Out[1]   ; R16   ; 5        ; 53           ; 6            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; AD7524Out[2]   ; P13   ; 4        ; 47           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; AD7524Out[3]   ; N13   ; 4        ; 51           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; AD7524Out[4]   ; M13   ; 4        ; 51           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; AD7524Out[5]   ; L13   ; 5        ; 53           ; 10           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; AD7524Out[6]   ; H13   ; 6        ; 53           ; 25           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; AD7524Out[7]   ; G13   ; 7        ; 51           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ADCLK1         ; V8    ; 3        ; 25           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ADCLK2         ; V16   ; 4        ; 40           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; CS             ; T16   ; 5        ; 53           ; 6            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DDSClk         ; L18   ; 5        ; 53           ; 15           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FIFOAdr[0]     ; K5    ; 2        ; 0            ; 14           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FIFOAdr[1]     ; L1    ; 2        ; 0            ; 13           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; IFClk          ; R1    ; 2        ; 0            ; 7            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED1           ; F6    ; 8        ; 5            ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED2           ; F7    ; 8        ; 7            ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED3           ; F13   ; 7        ; 51           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED4           ; F12   ; 7        ; 43           ; 34           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; PGA1[0]        ; R8    ; 3        ; 16           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; PGA1[1]        ; T8    ; 3        ; 18           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; PGA1[2]        ; P8    ; 3        ; 18           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; PGA2[0]        ; V11   ; 4        ; 29           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; PGA2[1]        ; U11   ; 4        ; 29           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; PGA2[2]        ; V12   ; 4        ; 29           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; PKTEND         ; K2    ; 2        ; 0            ; 15           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SineOut[0]     ; U16   ; 4        ; 40           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SineOut[10]    ; P18   ; 5        ; 53           ; 9            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SineOut[11]    ; M17   ; 5        ; 53           ; 12           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SineOut[12]    ; M18   ; 5        ; 53           ; 14           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SineOut[13]    ; L17   ; 5        ; 53           ; 14           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SineOut[1]     ; V17   ; 4        ; 43           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SineOut[2]     ; V18   ; 4        ; 49           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SineOut[3]     ; U17   ; 4        ; 43           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SineOut[4]     ; U18   ; 4        ; 49           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SineOut[5]     ; T17   ; 5        ; 53           ; 8            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SineOut[6]     ; T18   ; 5        ; 53           ; 7            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SineOut[7]     ; R17   ; 5        ; 53           ; 8            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SineOut[8]     ; R18   ; 5        ; 53           ; 8            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SineOut[9]     ; P17   ; 5        ; 53           ; 9            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SwitchCtrl[0]  ; K18   ; 5        ; 53           ; 15           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SwitchCtrl[10] ; G17   ; 6        ; 53           ; 20           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SwitchCtrl[11] ; E18   ; 6        ; 53           ; 21           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SwitchCtrl[12] ; H17   ; 6        ; 53           ; 19           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SwitchCtrl[13] ; G18   ; 6        ; 53           ; 20           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SwitchCtrl[14] ; H18   ; 6        ; 53           ; 19           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SwitchCtrl[15] ; J13   ; 6        ; 53           ; 21           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SwitchCtrl[16] ; E14   ; 7        ; 45           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SwitchCtrl[17] ; C17   ; 6        ; 53           ; 28           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SwitchCtrl[18] ; G14   ; 6        ; 53           ; 26           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SwitchCtrl[19] ; C18   ; 6        ; 53           ; 26           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SwitchCtrl[1]  ; L14   ; 5        ; 53           ; 11           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SwitchCtrl[20] ; H15   ; 6        ; 53           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SwitchCtrl[21] ; D17   ; 6        ; 53           ; 23           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SwitchCtrl[22] ; H16   ; 6        ; 53           ; 22           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SwitchCtrl[23] ; D18   ; 6        ; 53           ; 23           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SwitchCtrl[24] ; A16   ; 7        ; 38           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SwitchCtrl[25] ; C16   ; 7        ; 51           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SwitchCtrl[26] ; A17   ; 7        ; 49           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SwitchCtrl[27] ; B16   ; 7        ; 38           ; 34           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SwitchCtrl[28] ; A18   ; 7        ; 49           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SwitchCtrl[29] ; B17   ; 6        ; 53           ; 30           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SwitchCtrl[2]  ; K17   ; 5        ; 53           ; 16           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SwitchCtrl[30] ; B18   ; 6        ; 53           ; 30           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SwitchCtrl[31] ; D16   ; 7        ; 51           ; 34           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SwitchCtrl[32] ; A14   ; 7        ; 34           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SwitchCtrl[33] ; B13   ; 7        ; 31           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SwitchCtrl[34] ; B14   ; 7        ; 34           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SwitchCtrl[35] ; E13   ; 7        ; 45           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SwitchCtrl[36] ; A15   ; 7        ; 36           ; 34           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SwitchCtrl[37] ; C14   ; 7        ; 47           ; 34           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SwitchCtrl[38] ; B15   ; 7        ; 34           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SwitchCtrl[39] ; D14   ; 7        ; 45           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SwitchCtrl[3]  ; L16   ; 5        ; 53           ; 13           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SwitchCtrl[40] ; B11   ; 7        ; 29           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SwitchCtrl[41] ; F11   ; 7        ; 36           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SwitchCtrl[42] ; E12   ; 7        ; 40           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SwitchCtrl[43] ; A12   ; 7        ; 31           ; 34           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SwitchCtrl[44] ; C12   ; 7        ; 36           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SwitchCtrl[45] ; B12   ; 7        ; 29           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SwitchCtrl[46] ; D12   ; 7        ; 38           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SwitchCtrl[47] ; A13   ; 7        ; 31           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SwitchCtrl[48] ; F9    ; 8        ; 14           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SwitchCtrl[49] ; E9    ; 8        ; 23           ; 34           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SwitchCtrl[4]  ; M14   ; 5        ; 53           ; 10           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SwitchCtrl[50] ; F10   ; 7        ; 36           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SwitchCtrl[51] ; E10   ; 8        ; 23           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SwitchCtrl[52] ; D10   ; 7        ; 27           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SwitchCtrl[53] ; C10   ; 7        ; 27           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SwitchCtrl[54] ; E11   ; 7        ; 29           ; 34           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SwitchCtrl[55] ; A11   ; 7        ; 29           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SwitchCtrl[56] ; E7    ; 8        ; 9            ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SwitchCtrl[57] ; A7    ; 8        ; 20           ; 34           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SwitchCtrl[58] ; A8    ; 8        ; 20           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SwitchCtrl[59] ; B8    ; 8        ; 20           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SwitchCtrl[5]  ; L15   ; 5        ; 53           ; 11           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SwitchCtrl[60] ; F8    ; 8        ; 9            ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SwitchCtrl[61] ; E8    ; 8        ; 14           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SwitchCtrl[62] ; D9    ; 8        ; 23           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SwitchCtrl[63] ; C9    ; 8        ; 23           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SwitchCtrl[6]  ; N15   ; 5        ; 53           ; 5            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SwitchCtrl[7]  ; N16   ; 5        ; 53           ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SwitchCtrl[8]  ; H14   ; 6        ; 53           ; 25           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SwitchCtrl[9]  ; E17   ; 6        ; 53           ; 22           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; Sync           ; R5    ; 2        ; 0            ; 4            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; USBInt0        ; L3    ; 2        ; 0            ; 12           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; USBSloe        ; L2    ; 2        ; 0            ; 13           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; USBSlrd        ; G6    ; 8        ; 1            ; 34           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; USBSlwr        ; H6    ; 1        ; 0            ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; WR             ; T14   ; 4        ; 43           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+-------------------------------------------+---------------------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination                ; Termination Control Block ; Location assigned by ; Load ; Output Enable Source                      ; Output Enable Group ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+-------------------------------------------+---------------------+
; USBDat[0]  ; R2    ; 2        ; 0            ; 8            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; USBCtrl:b2v_inst15|StatW.WRITE (inverted) ; -                   ;
; USBDat[10] ; G1    ; 1        ; 0            ; 23           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; USBCtrl:b2v_inst15|StatW.WRITE (inverted) ; -                   ;
; USBDat[11] ; G2    ; 1        ; 0            ; 24           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; USBCtrl:b2v_inst15|StatW.WRITE (inverted) ; -                   ;
; USBDat[12] ; D2    ; 1        ; 0            ; 27           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; USBCtrl:b2v_inst15|StatW.WRITE (inverted) ; -                   ;
; USBDat[13] ; B1    ; 1        ; 0            ; 30           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; USBCtrl:b2v_inst15|StatW.WRITE (inverted) ; -                   ;
; USBDat[14] ; C2    ; 1        ; 0            ; 29           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; USBCtrl:b2v_inst15|StatW.WRITE (inverted) ; -                   ;
; USBDat[15] ; C1    ; 1        ; 0            ; 29           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; USBCtrl:b2v_inst15|StatW.WRITE (inverted) ; -                   ;
; USBDat[1]  ; T1    ; 2        ; 0            ; 6            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; USBCtrl:b2v_inst15|StatW.WRITE (inverted) ; -                   ;
; USBDat[2]  ; T2    ; 2        ; 0            ; 7            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; USBCtrl:b2v_inst15|StatW.WRITE (inverted) ; -                   ;
; USBDat[3]  ; U1    ; 3        ; 1            ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; USBCtrl:b2v_inst15|StatW.WRITE (inverted) ; -                   ;
; USBDat[4]  ; P2    ; 2        ; 0            ; 9            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; USBCtrl:b2v_inst15|StatW.WRITE (inverted) ; -                   ;
; USBDat[5]  ; P1    ; 2        ; 0            ; 8            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; USBCtrl:b2v_inst15|StatW.WRITE (inverted) ; -                   ;
; USBDat[6]  ; M2    ; 2        ; 0            ; 11           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; USBCtrl:b2v_inst15|StatW.WRITE (inverted) ; -                   ;
; USBDat[7]  ; M1    ; 2        ; 0            ; 11           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; USBCtrl:b2v_inst15|StatW.WRITE (inverted) ; -                   ;
; USBDat[8]  ; H1    ; 1        ; 0            ; 23           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; USBCtrl:b2v_inst15|StatW.WRITE (inverted) ; -                   ;
; USBDat[9]  ; H2    ; 1        ; 0            ; 23           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; USBCtrl:b2v_inst15|StatW.WRITE (inverted) ; -                   ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+-------------------------------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                      ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                                 ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+
; D1       ; DIFFIO_L3n, DATA1, ASDO                  ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; E2       ; DIFFIO_L4p, FLASH_nCE, nCSO              ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; G5       ; nSTATUS                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; H4       ; DCLK                                     ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H3       ; DATA0                                    ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; K6       ; nCE                                      ; -                        ; -                       ; Dedicated Programming Pin ;
; M18      ; DIFFIO_R9n, DEV_OE                       ; Use as regular IO        ; SineOut[12]             ; Dual Purpose Pin          ;
; L17      ; DIFFIO_R9p, DEV_CLRn                     ; Use as regular IO        ; SineOut[13]             ; Dual Purpose Pin          ;
; K14      ; CONF_DONE                                ; -                        ; -                       ; Dedicated Programming Pin ;
; K13      ; MSEL0                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; J18      ; MSEL1                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; J17      ; MSEL2                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; J14      ; MSEL3                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; G18      ; DIFFIO_R5n, INIT_DONE                    ; Use as regular IO        ; SwitchCtrl[13]          ; Dual Purpose Pin          ;
; G17      ; DIFFIO_R5p, CRC_ERROR                    ; Use as regular IO        ; SwitchCtrl[10]          ; Dual Purpose Pin          ;
; E18      ; DIFFIO_R4n, nCEO                         ; Use as programming pin   ; SwitchCtrl[11]          ; Dual Purpose Pin          ;
; E17      ; DIFFIO_R4p, CLKUSR                       ; Use as regular IO        ; SwitchCtrl[9]           ; Dual Purpose Pin          ;
; D18      ; DIFFIO_R3n, nWE                          ; Use as regular IO        ; SwitchCtrl[23]          ; Dual Purpose Pin          ;
; D17      ; DIFFIO_R3p, nOE                          ; Use as regular IO        ; SwitchCtrl[21]          ; Dual Purpose Pin          ;
; H14      ; nAVD                                     ; Use as regular IO        ; SwitchCtrl[8]           ; Dual Purpose Pin          ;
; H13      ;                                          ; Use as regular IO        ; AD7524Out[6]            ; Dual Purpose Pin          ;
; G14      ; PADD23                                   ; Use as regular IO        ; SwitchCtrl[18]          ; Dual Purpose Pin          ;
; C18      ; DIFFIO_R2n, PADD22                       ; Use as regular IO        ; SwitchCtrl[19]          ; Dual Purpose Pin          ;
; C17      ; DIFFIO_R2p, PADD21                       ; Use as regular IO        ; SwitchCtrl[17]          ; Dual Purpose Pin          ;
; B18      ; DIFFIO_R1n, PADD20, DQS2R/CQ3R,CDPCLK5   ; Use as regular IO        ; SwitchCtrl[30]          ; Dual Purpose Pin          ;
; E12      ; DIFFIO_T20p, PADD0                       ; Use as regular IO        ; SwitchCtrl[42]          ; Dual Purpose Pin          ;
; A16      ; DIFFIO_T19n, PADD1                       ; Use as regular IO        ; SwitchCtrl[24]          ; Dual Purpose Pin          ;
; B16      ; DIFFIO_T19p, PADD2                       ; Use as regular IO        ; SwitchCtrl[27]          ; Dual Purpose Pin          ;
; A15      ; DIFFIO_T17n, PADD3                       ; Use as regular IO        ; SwitchCtrl[36]          ; Dual Purpose Pin          ;
; B15      ; DIFFIO_T17p, PADD4, DQS2T/CQ3T,DPCLK8    ; Use as regular IO        ; SwitchCtrl[38]          ; Dual Purpose Pin          ;
; A14      ; DIFFIO_T16n, PADD5                       ; Use as regular IO        ; SwitchCtrl[32]          ; Dual Purpose Pin          ;
; B14      ; DIFFIO_T16p, PADD6                       ; Use as regular IO        ; SwitchCtrl[34]          ; Dual Purpose Pin          ;
; A13      ; DIFFIO_T15n, PADD7                       ; Use as regular IO        ; SwitchCtrl[47]          ; Dual Purpose Pin          ;
; B13      ; DIFFIO_T15p, PADD8                       ; Use as regular IO        ; SwitchCtrl[33]          ; Dual Purpose Pin          ;
; A12      ; DIFFIO_T14n, PADD9                       ; Use as regular IO        ; SwitchCtrl[43]          ; Dual Purpose Pin          ;
; B12      ; DIFFIO_T14p, PADD10                      ; Use as regular IO        ; SwitchCtrl[45]          ; Dual Purpose Pin          ;
; A11      ; DIFFIO_T13n, PADD11                      ; Use as regular IO        ; SwitchCtrl[55]          ; Dual Purpose Pin          ;
; B11      ; DIFFIO_T13p, PADD12, DQS4T/CQ5T,DPCLK9   ; Use as regular IO        ; SwitchCtrl[40]          ; Dual Purpose Pin          ;
; C10      ; DIFFIO_T12n, PADD13                      ; Use as regular IO        ; SwitchCtrl[53]          ; Dual Purpose Pin          ;
; D10      ; DIFFIO_T12p, PADD14                      ; Use as regular IO        ; SwitchCtrl[52]          ; Dual Purpose Pin          ;
; E10      ; PADD15                                   ; Use as regular IO        ; SwitchCtrl[51]          ; Dual Purpose Pin          ;
; C9       ; DIFFIO_T11n, PADD16                      ; Use as regular IO        ; SwitchCtrl[63]          ; Dual Purpose Pin          ;
; D9       ; DIFFIO_T11p, PADD17, DQS5T/CQ5T#,DPCLK10 ; Use as regular IO        ; SwitchCtrl[62]          ; Dual Purpose Pin          ;
; A8       ; DIFFIO_T10n, DATA2                       ; Use as regular IO        ; SwitchCtrl[58]          ; Dual Purpose Pin          ;
; B8       ; DIFFIO_T10p, DATA3                       ; Use as regular IO        ; SwitchCtrl[59]          ; Dual Purpose Pin          ;
; A7       ; DIFFIO_T9n, PADD18                       ; Use as regular IO        ; SwitchCtrl[57]          ; Dual Purpose Pin          ;
; E8       ; DIFFIO_T6p, DATA6                        ; Use as regular IO        ; SwitchCtrl[61]          ; Dual Purpose Pin          ;
; E7       ; DIFFIO_T4n, DATA9                        ; Use as regular IO        ; SwitchCtrl[56]          ; Dual Purpose Pin          ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 14 / 20 ( 70 % ) ; 2.5V          ; --           ;
; 2        ; 19 / 25 ( 76 % ) ; 2.5V          ; --           ;
; 3        ; 19 / 31 ( 61 % ) ; 2.5V          ; --           ;
; 4        ; 30 / 32 ( 94 % ) ; 2.5V          ; --           ;
; 5        ; 21 / 23 ( 91 % ) ; 2.5V          ; --           ;
; 6        ; 18 / 20 ( 90 % ) ; 2.5V          ; --           ;
; 7        ; 31 / 33 ( 94 % ) ; 2.5V          ; --           ;
; 8        ; 14 / 32 ( 44 % ) ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ; 245        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A2       ; 246        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 236        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 232        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 225        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 222        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 220        ; 8        ; SwitchCtrl[57]                                            ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A8       ; 218        ; 8        ; SwitchCtrl[58]                                            ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A9       ; 211        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A10      ; 209        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A11      ; 204        ; 7        ; SwitchCtrl[55]                                            ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A12      ; 202        ; 7        ; SwitchCtrl[43]                                            ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A13      ; 200        ; 7        ; SwitchCtrl[47]                                            ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A14      ; 198        ; 7        ; SwitchCtrl[32]                                            ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A15      ; 196        ; 7        ; SwitchCtrl[36]                                            ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A16      ; 191        ; 7        ; SwitchCtrl[24]                                            ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A17      ; 180        ; 7        ; SwitchCtrl[26]                                            ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A18      ; 179        ; 7        ; SwitchCtrl[28]                                            ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B1       ; 1          ; 1        ; USBDat[13]                                                ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; B2       ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B3       ; 237        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 233        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 226        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 223        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 221        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 219        ; 8        ; SwitchCtrl[59]                                            ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B9       ; 212        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B10      ; 210        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B11      ; 205        ; 7        ; SwitchCtrl[40]                                            ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B12      ; 203        ; 7        ; SwitchCtrl[45]                                            ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B13      ; 201        ; 7        ; SwitchCtrl[33]                                            ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B14      ; 199        ; 7        ; SwitchCtrl[34]                                            ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B15      ; 197        ; 7        ; SwitchCtrl[38]                                            ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B16      ; 192        ; 7        ; SwitchCtrl[27]                                            ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B17      ; 174        ; 6        ; SwitchCtrl[29]                                            ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; B18      ; 173        ; 6        ; SwitchCtrl[30]                                            ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C1       ; 3          ; 1        ; USBDat[15]                                                ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C2       ; 2          ; 1        ; USBDat[14]                                                ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C3       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C5       ; 227        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C7       ; 224        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C9       ; 214        ; 8        ; SwitchCtrl[63]                                            ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C10      ; 207        ; 7        ; SwitchCtrl[53]                                            ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C12      ; 195        ; 7        ; SwitchCtrl[44]                                            ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C14      ; 181        ; 7        ; SwitchCtrl[37]                                            ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C16      ; 177        ; 7        ; SwitchCtrl[25]                                            ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C17      ; 172        ; 6        ; SwitchCtrl[17]                                            ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C18      ; 171        ; 6        ; SwitchCtrl[19]                                            ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D1       ; 7          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D2       ; 6          ; 1        ; USBDat[12]                                                ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D3       ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D5       ; 242        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D7       ; 228        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D8       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D9       ; 215        ; 8        ; SwitchCtrl[62]                                            ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D10      ; 208        ; 7        ; SwitchCtrl[52]                                            ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D11      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D12      ; 190        ; 7        ; SwitchCtrl[46]                                            ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D14      ; 182        ; 7        ; SwitchCtrl[39]                                            ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D15      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D16      ; 178        ; 7        ; SwitchCtrl[31]                                            ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D17      ; 166        ; 6        ; SwitchCtrl[21]                                            ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D18      ; 165        ; 6        ; SwitchCtrl[23]                                            ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E1       ; 10         ; 1        ; RstBtn                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ; 9          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; E3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E4       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E5       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 238        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 234        ; 8        ; SwitchCtrl[56]                                            ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E8       ; 231        ; 8        ; SwitchCtrl[61]                                            ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E9       ; 216        ; 8        ; SwitchCtrl[49]                                            ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E10      ; 213        ; 8        ; SwitchCtrl[51]                                            ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E11      ; 206        ; 7        ; SwitchCtrl[54]                                            ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E12      ; 189        ; 7        ; SwitchCtrl[42]                                            ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E13      ; 184        ; 7        ; SwitchCtrl[35]                                            ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E14      ; 183        ; 7        ; SwitchCtrl[16]                                            ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E15      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; E16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E17      ; 163        ; 6        ; SwitchCtrl[9]                                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E18      ; 162        ; 6        ; SwitchCtrl[11]                                            ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F1       ; 26         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F2       ; 25         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F3       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F5       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F6       ; 241        ; 8        ; LED1                                                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F7       ; 239        ; 8        ; LED2                                                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F8       ; 235        ; 8        ; SwitchCtrl[60]                                            ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F9       ; 230        ; 8        ; SwitchCtrl[48]                                            ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F10      ; 194        ; 7        ; SwitchCtrl[50]                                            ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F11      ; 193        ; 7        ; SwitchCtrl[41]                                            ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F12      ; 187        ; 7        ; LED4                                                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F13      ; 175        ; 7        ; LED3                                                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F14      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F15      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F16      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F17      ; 151        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F18      ; 150        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; G1       ; 14         ; 1        ; USBDat[10]                                                ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G2       ; 13         ; 1        ; USBDat[11]                                                ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G5       ; 11         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G6       ; 247        ; 8        ; USBSlrd                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G13      ; 176        ; 7        ; AD7524Out[7]                                              ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G14      ; 170        ; 6        ; SwitchCtrl[18]                                            ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G15      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G17      ; 160        ; 6        ; SwitchCtrl[10]                                            ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G18      ; 159        ; 6        ; SwitchCtrl[13]                                            ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H1       ; 16         ; 1        ; USBDat[8]                                                 ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H2       ; 15         ; 1        ; USBDat[9]                                                 ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H3       ; 18         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H4       ; 17         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H5       ; 19         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ; 12         ; 1        ; USBSlwr                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H13      ; 169        ; 6        ; AD7524Out[6]                                              ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H14      ; 168        ; 6        ; SwitchCtrl[8]                                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H15      ; 167        ; 6        ; SwitchCtrl[20]                                            ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H16      ; 164        ; 6        ; SwitchCtrl[22]                                            ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H17      ; 158        ; 6        ; SwitchCtrl[12]                                            ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H18      ; 157        ; 6        ; SwitchCtrl[14]                                            ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J1       ; 21         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; J2       ; 22         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; J3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J5       ; 23         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ; 20         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ; 161        ; 6        ; SwitchCtrl[15]                                            ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J14      ; 156        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J15      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J17      ; 155        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J18      ; 154        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K1       ; 30         ; 2        ; USBFlagD                                                  ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K2       ; 29         ; 2        ; PKTEND                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K5       ; 31         ; 2        ; FIFOAdr[0]                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K6       ; 24         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K13      ; 153        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ; 152        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K15      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K17      ; 146        ; 5        ; SwitchCtrl[2]                                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K18      ; 145        ; 5        ; SwitchCtrl[0]                                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L1       ; 35         ; 2        ; FIFOAdr[1]                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L2       ; 34         ; 2        ; USBSloe                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L3       ; 37         ; 2        ; USBInt0                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L4       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ; 32         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L6       ; 33         ; 2        ; FIFOPf                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L13      ; 136        ; 5        ; AD7524Out[5]                                              ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L14      ; 138        ; 5        ; SwitchCtrl[1]                                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L15      ; 137        ; 5        ; SwitchCtrl[5]                                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L16      ; 141        ; 5        ; SwitchCtrl[3]                                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L17      ; 143        ; 5        ; SineOut[13]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L18      ; 144        ; 5        ; DDSClk                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M1       ; 39         ; 2        ; USBDat[7]                                                 ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M2       ; 38         ; 2        ; USBDat[6]                                                 ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M3       ; 40         ; 2        ; FIFOFull                                                  ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M5       ; 49         ; 2        ; FIFOEmp                                                   ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M6       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M13      ; 121        ; 4        ; AD7524Out[4]                                              ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; M14      ; 135        ; 5        ; SwitchCtrl[4]                                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M15      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M17      ; 140        ; 5        ; SineOut[11]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M18      ; 142        ; 5        ; SineOut[12]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N1       ; 28         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N2       ; 27         ; 2        ; inclk0                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N6       ; 55         ; 3        ; AD9240In2[8]                                              ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N7       ; 63         ; 3        ; AD9240In2[7]                                              ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N8       ; 64         ; 3        ; AD9240In2[6]                                              ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N9       ; 70         ; 3        ; AD9240In2[5]                                              ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N10      ; 109        ; 4        ; AD9240In2[4]                                              ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N11      ; 110        ; 4        ; AD9240In2[3]                                              ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N12      ; 118        ; 4        ; AD9240In2[2]                                              ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N13      ; 122        ; 4        ; AD7524Out[3]                                              ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N14      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N15      ; 125        ; 5        ; SwitchCtrl[6]                                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N16      ; 134        ; 5        ; SwitchCtrl[7]                                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N17      ; 149        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N18      ; 148        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; P1       ; 42         ; 2        ; USBDat[5]                                                 ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P2       ; 41         ; 2        ; USBDat[4]                                                 ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 59         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P7       ; 66         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P8       ; 78         ; 3        ; PGA1[2]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P9       ; 79         ; 3        ; OTR1                                                      ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P10      ; 98         ; 4        ; AD9240In1[13]                                             ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P11      ; 99         ; 4        ; AD9240In1[12]                                             ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P12      ; 105        ; 4        ; AD9240In2[1]                                              ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P13      ; 117        ; 4        ; AD7524Out[2]                                              ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P14      ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P15      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P17      ; 133        ; 5        ; SineOut[9]                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P18      ; 132        ; 5        ; SineOut[10]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R1       ; 44         ; 2        ; IFClk                                                     ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R2       ; 43         ; 2        ; USBDat[0]                                                 ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R3       ; 48         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R4       ; 51         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R5       ; 50         ; 2        ; Sync                                                      ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R6       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; R7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; R8       ; 76         ; 3        ; PGA1[0]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R9       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; R10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; R11      ; 104        ; 4        ; AD9240In1[10]                                             ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R12      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; R13      ; 116        ; 4        ; AD7524Out[0]                                              ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R14      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; R15      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; R16      ; 127        ; 5        ; AD7524Out[1]                                              ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R17      ; 131        ; 5        ; SineOut[7]                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R18      ; 130        ; 5        ; SineOut[8]                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T1       ; 46         ; 2        ; USBDat[1]                                                 ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T2       ; 45         ; 2        ; USBDat[2]                                                 ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T3       ; 47         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T4       ; 56         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T6       ; 67         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T8       ; 77         ; 3        ; PGA1[1]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T11      ; 106        ; 4        ; AD9240In1[11]                                             ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T13      ; 111        ; 4        ; AD9240In1[9]                                              ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T14      ; 112        ; 4        ; WR                                                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T16      ; 126        ; 5        ; CS                                                        ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T17      ; 129        ; 5        ; SineOut[5]                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T18      ; 128        ; 5        ; SineOut[6]                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U1       ; 52         ; 3        ; USBDat[3]                                                 ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; U2       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U3       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U4       ; 71         ; 3        ; AD9240In1[8]                                              ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; U5       ; 73         ; 3        ; AD9240In1[6]                                              ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; U6       ; 80         ; 3        ; AD9240In1[4]                                              ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; U7       ; 82         ; 3        ; AD9240In1[2]                                              ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; U8       ; 84         ; 3        ; AD9240In1[0]                                              ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; U9       ; 86         ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; U10      ; 88         ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; U11      ; 90         ; 4        ; PGA2[1]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; U12      ; 92         ; 4        ; OTR2                                                      ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; U13      ; 96         ; 4        ; AD9240In2[12]                                             ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; U14      ; 100        ; 4        ; AD9240In2[10]                                             ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; U15      ; 102        ; 4        ; AD9240In2[0]                                              ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; U16      ; 107        ; 4        ; SineOut[0]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; U17      ; 113        ; 4        ; SineOut[3]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; U18      ; 119        ; 4        ; SineOut[4]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; V1       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V2       ; 61         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V3       ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V4       ; 72         ; 3        ; AD9240In1[7]                                              ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; V5       ; 74         ; 3        ; AD9240In1[5]                                              ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; V6       ; 81         ; 3        ; AD9240In1[3]                                              ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; V7       ; 83         ; 3        ; AD9240In1[1]                                              ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; V8       ; 85         ; 3        ; ADCLK1                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; V9       ; 87         ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; V10      ; 89         ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; V11      ; 91         ; 4        ; PGA2[0]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; V12      ; 93         ; 4        ; PGA2[2]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; V13      ; 97         ; 4        ; AD9240In2[13]                                             ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; V14      ; 101        ; 4        ; AD9240In2[11]                                             ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; V15      ; 103        ; 4        ; AD9240In2[9]                                              ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; V16      ; 108        ; 4        ; ADCLK2                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; V17      ; 114        ; 4        ; SineOut[1]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; V18      ; 120        ; 4        ; SineOut[2]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+----------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                    ;
+-------------------------------+--------------------------------------------------------------------------------+
; Name                          ; altpll0:b2v_inst16|altpll:altpll_component|altpll0_altpll3:auto_generated|pll1 ;
+-------------------------------+--------------------------------------------------------------------------------+
; SDC pin name                  ; b2v_inst16|altpll_component|auto_generated|pll1                                ;
; PLL mode                      ; Normal                                                                         ;
; Compensate clock              ; clock0                                                                         ;
; Compensated input/output pins ; --                                                                             ;
; Switchover type               ; --                                                                             ;
; Input frequency 0             ; 20.0 MHz                                                                       ;
; Input frequency 1             ; --                                                                             ;
; Nominal PFD frequency         ; 20.0 MHz                                                                       ;
; Nominal VCO frequency         ; 300.0 MHz                                                                      ;
; VCO post scale K counter      ; 2                                                                              ;
; VCO frequency control         ; Auto                                                                           ;
; VCO phase shift step          ; 416 ps                                                                         ;
; VCO multiply                  ; --                                                                             ;
; VCO divide                    ; --                                                                             ;
; Freq min lock                 ; 20.0 MHz                                                                       ;
; Freq max lock                 ; 43.35 MHz                                                                      ;
; M VCO Tap                     ; 0                                                                              ;
; M Initial                     ; 1                                                                              ;
; M value                       ; 15                                                                             ;
; N value                       ; 1                                                                              ;
; Charge pump current           ; setting 1                                                                      ;
; Loop filter resistance        ; setting 27                                                                     ;
; Loop filter capacitance       ; setting 0                                                                      ;
; Bandwidth                     ; 680 kHz to 980 kHz                                                             ;
; Bandwidth type                ; Medium                                                                         ;
; Real time reconfigurable      ; Off                                                                            ;
; Scan chain MIF file           ; --                                                                             ;
; Preserve PLL counter order    ; Off                                                                            ;
; PLL location                  ; PLL_1                                                                          ;
; Inclk0 signal                 ; inclk0                                                                         ;
; Inclk1 signal                 ; --                                                                             ;
; Inclk0 signal type            ; Dedicated Pin                                                                  ;
; Inclk1 signal type            ; --                                                                             ;
+-------------------------------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+--------------------------------------------------------+
; Name                                                                                       ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift    ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low   ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                           ;
+--------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+--------------------------------------------------------+
; altpll0:b2v_inst16|altpll:altpll_component|altpll0_altpll3:auto_generated|wire_pll1_clk[0] ; clock0       ; 3    ; 2   ; 30.0 MHz         ; 0 (0 ps)       ; 4.50 (416 ps)    ; 50/50      ; C0      ; 10            ; 5/5 Even     ; --            ; 1       ; 0       ; b2v_inst16|altpll_component|auto_generated|pll1|clk[0] ;
; altpll0:b2v_inst16|altpll:altpll_component|altpll0_altpll3:auto_generated|wire_pll1_clk[1] ; clock1       ; 5    ; 2   ; 50.0 MHz         ; 0 (0 ps)       ; 7.50 (416 ps)    ; 50/50      ; C4      ; 6             ; 3/3 Even     ; --            ; 1       ; 0       ; b2v_inst16|altpll_component|auto_generated|pll1|clk[1] ;
; altpll0:b2v_inst16|altpll:altpll_component|altpll0_altpll3:auto_generated|wire_pll1_clk[2] ; clock2       ; 1    ; 2   ; 10.0 MHz         ; 0 (0 ps)       ; 1.50 (416 ps)    ; 50/50      ; C1      ; 30            ; 15/15 Even   ; --            ; 1       ; 0       ; b2v_inst16|altpll_component|auto_generated|pll1|clk[2] ;
; altpll0:b2v_inst16|altpll:altpll_component|altpll0_altpll3:auto_generated|wire_pll1_clk[3] ; clock3       ; 1    ; 20  ; 1.0 MHz          ; 0 (0 ps)       ; 0.15 (416 ps)    ; 50/50      ; C3      ; 300           ; 150/150 Even ; --            ; 1       ; 0       ; b2v_inst16|altpll_component|auto_generated|pll1|clk[3] ;
; altpll0:b2v_inst16|altpll:altpll_component|altpll0_altpll3:auto_generated|wire_pll1_clk[4] ; clock4       ; 3    ; 2   ; 30.0 MHz         ; 180 (16667 ps) ; 4.50 (416 ps)    ; 50/50      ; C2      ; 10            ; 5/5 Even     ; --            ; 6       ; 0       ; b2v_inst16|altpll_component|auto_generated|pll1|clk[4] ;
+--------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+--------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                    ; Library Name ;
+-----------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |ECTNew                                                   ; 2678 (2)    ; 1993 (0)                  ; 0 (0)         ; 288867      ; 46   ; 4            ; 0       ; 2         ; 162  ; 0            ; 685 (2)      ; 195 (0)           ; 1798 (1)         ; |ECTNew                                                                                                                                                                ; work         ;
;    |DDS:b2v_inst4|                                        ; 1488 (0)    ; 1443 (0)                  ; 0 (0)         ; 99          ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 45 (0)       ; 82 (0)            ; 1361 (0)         ; |ECTNew|DDS:b2v_inst4                                                                                                                                                  ; work         ;
;       |NCO:inst|                                          ; 1488 (0)    ; 1443 (0)                  ; 0 (0)         ; 99          ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 45 (0)       ; 82 (0)            ; 1361 (0)         ; |ECTNew|DDS:b2v_inst4|NCO:inst                                                                                                                                         ; work         ;
;          |NCO_st:NCO_st_inst|                             ; 1488 (0)    ; 1443 (0)                  ; 0 (0)         ; 99          ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 45 (0)       ; 82 (0)            ; 1361 (0)         ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst                                                                                                                      ; work         ;
;             |asj_altqmcpipe:ux000|                        ; 32 (1)      ; 32 (1)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 31 (0)           ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000                                                                                                 ; work         ;
;                |lpm_add_sub:acc|                          ; 31 (0)      ; 31 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 31 (0)           ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc                                                                                 ; work         ;
;                   |add_sub_m3i:auto_generated|            ; 31 (31)     ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 31 (31)          ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_m3i:auto_generated                                                      ; work         ;
;             |asj_crd:ux005|                               ; 41 (41)     ; 28 (28)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 41 (41)          ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_crd:ux005                                                                                                        ; work         ;
;             |asj_dxx:ux002|                               ; 50 (1)      ; 33 (1)                    ; 0 (0)         ; 99          ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (0)       ; 3 (1)             ; 30 (0)           ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx:ux002                                                                                                        ; work         ;
;                |altshift_taps:dxxpdo_rtl_0|               ; 19 (0)      ; 11 (0)                    ; 0 (0)         ; 60          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 1 (0)             ; 10 (0)           ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0                                                                             ; work         ;
;                   |shift_taps_2jm:auto_generated|         ; 19 (1)      ; 11 (1)                    ; 0 (0)         ; 60          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 1 (1)             ; 10 (0)           ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_2jm:auto_generated                                               ; work         ;
;                      |altsyncram_j0b1:altsyncram2|        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 60          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_2jm:auto_generated|altsyncram_j0b1:altsyncram2                   ; work         ;
;                      |cntr_69h:cntr3|                     ; 6 (6)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_2jm:auto_generated|cntr_69h:cntr3                                ; work         ;
;                      |cntr_gpf:cntr1|                     ; 12 (11)     ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (6)        ; 0 (0)             ; 5 (5)            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_2jm:auto_generated|cntr_gpf:cntr1                                ; work         ;
;                         |cmpr_ifc:cmpr6|                  ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_2jm:auto_generated|cntr_gpf:cntr1|cmpr_ifc:cmpr6                 ; work         ;
;                |altshift_taps:dxxpdo_rtl_1|               ; 9 (0)       ; 5 (0)                     ; 0 (0)         ; 39          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 1 (0)             ; 4 (0)            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1                                                                             ; work         ;
;                   |shift_taps_4jm:auto_generated|         ; 9 (1)       ; 5 (1)                     ; 0 (0)         ; 39          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 1 (1)             ; 4 (0)            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_4jm:auto_generated                                               ; work         ;
;                      |altsyncram_h0b1:altsyncram2|        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 39          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_4jm:auto_generated|altsyncram_h0b1:altsyncram2                   ; work         ;
;                      |cntr_j7h:cntr3|                     ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_4jm:auto_generated|cntr_j7h:cntr3                                ; work         ;
;                      |cntr_tnf:cntr1|                     ; 5 (5)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 2 (2)            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_4jm:auto_generated|cntr_tnf:cntr1                                ; work         ;
;                |lpm_add_sub:ux014|                        ; 21 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 16 (0)           ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx:ux002|lpm_add_sub:ux014                                                                                      ; work         ;
;                   |add_sub_hsh:auto_generated|            ; 21 (21)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 16 (16)          ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_hsh:auto_generated                                                           ; work         ;
;             |asj_dxx_g:ux001|                             ; 21 (21)     ; 21 (21)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 16 (16)          ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx_g:ux001                                                                                                      ; work         ;
;             |asj_nco_fxx:ux003|                           ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_fxx:ux003                                                                                                    ; work         ;
;                |lpm_add_sub:acc|                          ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_fxx:ux003|lpm_add_sub:acc                                                                                    ; work         ;
;                   |add_sub_v6h:auto_generated|            ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_fxx:ux003|lpm_add_sub:acc|add_sub_v6h:auto_generated                                                         ; work         ;
;             |asj_nco_pxx:ux004|                           ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004                                                                                                    ; work         ;
;                |lpm_add_sub:acc|                          ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|lpm_add_sub:acc                                                                                    ; work         ;
;                   |add_sub_17h:auto_generated|            ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|lpm_add_sub:acc|add_sub_17h:auto_generated                                                         ; work         ;
;             |cord_2c:cordinv|                             ; 65 (65)     ; 54 (54)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 26 (26)           ; 28 (28)          ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cord_2c:cordinv                                                                                                      ; work         ;
;             |cord_init_pm:ci|                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cord_init_pm:ci                                                                                                      ; work         ;
;             |cordic_axor_1p_lpm:u11|                      ; 39 (25)     ; 39 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 39 (25)          ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u11                                                                                               ; work         ;
;                |lpm_add_sub:u0|                           ; 14 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (0)           ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u11|lpm_add_sub:u0                                                                                ; work         ;
;                   |add_sub_07h:auto_generated|            ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u11|lpm_add_sub:u0|add_sub_07h:auto_generated                                                     ; work         ;
;             |cordic_axor_1p_lpm:u14|                      ; 38 (24)     ; 38 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 38 (24)          ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u14                                                                                               ; work         ;
;                |lpm_add_sub:u0|                           ; 14 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (0)           ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u14|lpm_add_sub:u0                                                                                ; work         ;
;                   |add_sub_07h:auto_generated|            ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u14|lpm_add_sub:u0|add_sub_07h:auto_generated                                                     ; work         ;
;             |cordic_axor_1p_lpm:u17|                      ; 37 (23)     ; 37 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 37 (23)          ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u17                                                                                               ; work         ;
;                |lpm_add_sub:u0|                           ; 14 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (0)           ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u17|lpm_add_sub:u0                                                                                ; work         ;
;                   |add_sub_07h:auto_generated|            ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u17|lpm_add_sub:u0|add_sub_07h:auto_generated                                                     ; work         ;
;             |cordic_axor_1p_lpm:u20|                      ; 36 (22)     ; 36 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 36 (22)          ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u20                                                                                               ; work         ;
;                |lpm_add_sub:u0|                           ; 14 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (0)           ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u20|lpm_add_sub:u0                                                                                ; work         ;
;                   |add_sub_07h:auto_generated|            ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u20|lpm_add_sub:u0|add_sub_07h:auto_generated                                                     ; work         ;
;             |cordic_axor_1p_lpm:u23|                      ; 35 (21)     ; 35 (21)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 35 (21)          ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u23                                                                                               ; work         ;
;                |lpm_add_sub:u0|                           ; 14 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (0)           ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u23|lpm_add_sub:u0                                                                                ; work         ;
;                   |add_sub_07h:auto_generated|            ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u23|lpm_add_sub:u0|add_sub_07h:auto_generated                                                     ; work         ;
;             |cordic_axor_1p_lpm:u26|                      ; 34 (20)     ; 34 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 34 (20)          ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u26                                                                                               ; work         ;
;                |lpm_add_sub:u0|                           ; 14 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (0)           ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u26|lpm_add_sub:u0                                                                                ; work         ;
;                   |add_sub_07h:auto_generated|            ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u26|lpm_add_sub:u0|add_sub_07h:auto_generated                                                     ; work         ;
;             |cordic_axor_1p_lpm:u29|                      ; 33 (19)     ; 33 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 33 (19)          ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u29                                                                                               ; work         ;
;                |lpm_add_sub:u0|                           ; 14 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (0)           ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u29|lpm_add_sub:u0                                                                                ; work         ;
;                   |add_sub_07h:auto_generated|            ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u29|lpm_add_sub:u0|add_sub_07h:auto_generated                                                     ; work         ;
;             |cordic_axor_1p_lpm:u32|                      ; 32 (18)     ; 32 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (18)          ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u32                                                                                               ; work         ;
;                |lpm_add_sub:u0|                           ; 14 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (0)           ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u32|lpm_add_sub:u0                                                                                ; work         ;
;                   |add_sub_07h:auto_generated|            ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u32|lpm_add_sub:u0|add_sub_07h:auto_generated                                                     ; work         ;
;             |cordic_axor_1p_lpm:u35|                      ; 31 (17)     ; 31 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 31 (17)          ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u35                                                                                               ; work         ;
;                |lpm_add_sub:u0|                           ; 14 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (0)           ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u35|lpm_add_sub:u0                                                                                ; work         ;
;                   |add_sub_07h:auto_generated|            ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u35|lpm_add_sub:u0|add_sub_07h:auto_generated                                                     ; work         ;
;             |cordic_axor_1p_lpm:u38|                      ; 30 (16)     ; 30 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 30 (16)          ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u38                                                                                               ; work         ;
;                |lpm_add_sub:u0|                           ; 14 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (0)           ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u38|lpm_add_sub:u0                                                                                ; work         ;
;                   |add_sub_07h:auto_generated|            ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u38|lpm_add_sub:u0|add_sub_07h:auto_generated                                                     ; work         ;
;             |cordic_axor_1p_lpm:u41|                      ; 29 (15)     ; 29 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 29 (15)          ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u41                                                                                               ; work         ;
;                |lpm_add_sub:u0|                           ; 14 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (0)           ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u41|lpm_add_sub:u0                                                                                ; work         ;
;                   |add_sub_07h:auto_generated|            ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u41|lpm_add_sub:u0|add_sub_07h:auto_generated                                                     ; work         ;
;             |cordic_axor_1p_lpm:u5|                       ; 12 (2)      ; 12 (2)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 9 (1)            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u5                                                                                                ; work         ;
;                |lpm_add_sub:u0|                           ; 11 (0)      ; 10 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 8 (0)            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u5|lpm_add_sub:u0                                                                                 ; work         ;
;                   |add_sub_07h:auto_generated|            ; 11 (11)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 8 (8)            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_07h:auto_generated                                                      ; work         ;
;             |cordic_axor_1p_lpm:u8|                       ; 40 (26)     ; 40 (26)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 40 (26)          ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u8                                                                                                ; work         ;
;                |lpm_add_sub:u0|                           ; 14 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (0)           ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u8|lpm_add_sub:u0                                                                                 ; work         ;
;                   |add_sub_07h:auto_generated|            ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u8|lpm_add_sub:u0|add_sub_07h:auto_generated                                                      ; work         ;
;             |cordic_sxor_1p_lpm:u10|                      ; 39 (25)     ; 39 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 39 (25)          ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u10                                                                                               ; work         ;
;                |lpm_add_sub:u0|                           ; 14 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (0)           ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u10|lpm_add_sub:u0                                                                                ; work         ;
;                   |add_sub_iqg:auto_generated|            ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u10|lpm_add_sub:u0|add_sub_iqg:auto_generated                                                     ; work         ;
;             |cordic_sxor_1p_lpm:u13|                      ; 38 (24)     ; 38 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 38 (24)          ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u13                                                                                               ; work         ;
;                |lpm_add_sub:u0|                           ; 14 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (0)           ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u13|lpm_add_sub:u0                                                                                ; work         ;
;                   |add_sub_iqg:auto_generated|            ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u13|lpm_add_sub:u0|add_sub_iqg:auto_generated                                                     ; work         ;
;             |cordic_sxor_1p_lpm:u16|                      ; 37 (23)     ; 37 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 37 (23)          ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u16                                                                                               ; work         ;
;                |lpm_add_sub:u0|                           ; 14 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (0)           ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u16|lpm_add_sub:u0                                                                                ; work         ;
;                   |add_sub_iqg:auto_generated|            ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u16|lpm_add_sub:u0|add_sub_iqg:auto_generated                                                     ; work         ;
;             |cordic_sxor_1p_lpm:u19|                      ; 36 (22)     ; 36 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 36 (22)          ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u19                                                                                               ; work         ;
;                |lpm_add_sub:u0|                           ; 14 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (0)           ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u19|lpm_add_sub:u0                                                                                ; work         ;
;                   |add_sub_iqg:auto_generated|            ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u19|lpm_add_sub:u0|add_sub_iqg:auto_generated                                                     ; work         ;
;             |cordic_sxor_1p_lpm:u22|                      ; 35 (21)     ; 35 (21)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 35 (21)          ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u22                                                                                               ; work         ;
;                |lpm_add_sub:u0|                           ; 14 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (0)           ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u22|lpm_add_sub:u0                                                                                ; work         ;
;                   |add_sub_iqg:auto_generated|            ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u22|lpm_add_sub:u0|add_sub_iqg:auto_generated                                                     ; work         ;
;             |cordic_sxor_1p_lpm:u25|                      ; 34 (20)     ; 34 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 34 (20)          ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u25                                                                                               ; work         ;
;                |lpm_add_sub:u0|                           ; 14 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (0)           ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u25|lpm_add_sub:u0                                                                                ; work         ;
;                   |add_sub_iqg:auto_generated|            ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u25|lpm_add_sub:u0|add_sub_iqg:auto_generated                                                     ; work         ;
;             |cordic_sxor_1p_lpm:u28|                      ; 33 (19)     ; 33 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 33 (19)          ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u28                                                                                               ; work         ;
;                |lpm_add_sub:u0|                           ; 14 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (0)           ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u28|lpm_add_sub:u0                                                                                ; work         ;
;                   |add_sub_iqg:auto_generated|            ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u28|lpm_add_sub:u0|add_sub_iqg:auto_generated                                                     ; work         ;
;             |cordic_sxor_1p_lpm:u31|                      ; 32 (18)     ; 32 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (18)          ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u31                                                                                               ; work         ;
;                |lpm_add_sub:u0|                           ; 14 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (0)           ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u31|lpm_add_sub:u0                                                                                ; work         ;
;                   |add_sub_iqg:auto_generated|            ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u31|lpm_add_sub:u0|add_sub_iqg:auto_generated                                                     ; work         ;
;             |cordic_sxor_1p_lpm:u34|                      ; 31 (17)     ; 31 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 31 (17)          ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u34                                                                                               ; work         ;
;                |lpm_add_sub:u0|                           ; 14 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (0)           ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u34|lpm_add_sub:u0                                                                                ; work         ;
;                   |add_sub_iqg:auto_generated|            ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u34|lpm_add_sub:u0|add_sub_iqg:auto_generated                                                     ; work         ;
;             |cordic_sxor_1p_lpm:u37|                      ; 30 (16)     ; 30 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 30 (16)          ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u37                                                                                               ; work         ;
;                |lpm_add_sub:u0|                           ; 14 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (0)           ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u37|lpm_add_sub:u0                                                                                ; work         ;
;                   |add_sub_iqg:auto_generated|            ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u37|lpm_add_sub:u0|add_sub_iqg:auto_generated                                                     ; work         ;
;             |cordic_sxor_1p_lpm:u40|                      ; 29 (15)     ; 29 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 29 (15)          ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u40                                                                                               ; work         ;
;                |lpm_add_sub:u0|                           ; 14 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (0)           ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u40|lpm_add_sub:u0                                                                                ; work         ;
;                   |add_sub_iqg:auto_generated|            ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u40|lpm_add_sub:u0|add_sub_iqg:auto_generated                                                     ; work         ;
;             |cordic_sxor_1p_lpm:u4|                       ; 17 (2)      ; 16 (2)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 14 (2)           ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u4                                                                                                ; work         ;
;                |lpm_add_sub:u0|                           ; 15 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 12 (0)           ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0                                                                                 ; work         ;
;                   |add_sub_iqg:auto_generated|            ; 15 (15)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 12 (12)          ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0|add_sub_iqg:auto_generated                                                      ; work         ;
;             |cordic_sxor_1p_lpm:u7|                       ; 38 (24)     ; 38 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 38 (24)          ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u7                                                                                                ; work         ;
;                |lpm_add_sub:u0|                           ; 14 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (0)           ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u7|lpm_add_sub:u0                                                                                 ; work         ;
;                   |add_sub_iqg:auto_generated|            ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u7|lpm_add_sub:u0|add_sub_iqg:auto_generated                                                      ; work         ;
;             |cordic_zxor_1p_lpm:u12|                      ; 33 (18)     ; 32 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 31 (16)          ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u12                                                                                               ; work         ;
;                |lpm_add_sub:u0|                           ; 15 (0)      ; 15 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 15 (0)           ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u12|lpm_add_sub:u0                                                                                ; work         ;
;                   |add_sub_kqg:auto_generated|            ; 15 (15)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 15 (15)          ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u12|lpm_add_sub:u0|add_sub_kqg:auto_generated                                                     ; work         ;
;             |cordic_zxor_1p_lpm:u15|                      ; 34 (18)     ; 34 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 33 (17)          ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u15                                                                                               ; work         ;
;                |lpm_add_sub:u0|                           ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u15|lpm_add_sub:u0                                                                                ; work         ;
;                   |add_sub_kqg:auto_generated|            ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u15|lpm_add_sub:u0|add_sub_kqg:auto_generated                                                     ; work         ;
;             |cordic_zxor_1p_lpm:u18|                      ; 34 (18)     ; 34 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 33 (17)          ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u18                                                                                               ; work         ;
;                |lpm_add_sub:u0|                           ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u18|lpm_add_sub:u0                                                                                ; work         ;
;                   |add_sub_kqg:auto_generated|            ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u18|lpm_add_sub:u0|add_sub_kqg:auto_generated                                                     ; work         ;
;             |cordic_zxor_1p_lpm:u21|                      ; 34 (18)     ; 34 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 33 (17)          ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u21                                                                                               ; work         ;
;                |lpm_add_sub:u0|                           ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u21|lpm_add_sub:u0                                                                                ; work         ;
;                   |add_sub_kqg:auto_generated|            ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u21|lpm_add_sub:u0|add_sub_kqg:auto_generated                                                     ; work         ;
;             |cordic_zxor_1p_lpm:u24|                      ; 34 (18)     ; 34 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 33 (17)          ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u24                                                                                               ; work         ;
;                |lpm_add_sub:u0|                           ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u24|lpm_add_sub:u0                                                                                ; work         ;
;                   |add_sub_kqg:auto_generated|            ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u24|lpm_add_sub:u0|add_sub_kqg:auto_generated                                                     ; work         ;
;             |cordic_zxor_1p_lpm:u27|                      ; 34 (18)     ; 34 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 33 (17)          ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u27                                                                                               ; work         ;
;                |lpm_add_sub:u0|                           ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u27|lpm_add_sub:u0                                                                                ; work         ;
;                   |add_sub_kqg:auto_generated|            ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u27|lpm_add_sub:u0|add_sub_kqg:auto_generated                                                     ; work         ;
;             |cordic_zxor_1p_lpm:u30|                      ; 34 (18)     ; 34 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 33 (17)          ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u30                                                                                               ; work         ;
;                |lpm_add_sub:u0|                           ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u30|lpm_add_sub:u0                                                                                ; work         ;
;                   |add_sub_kqg:auto_generated|            ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u30|lpm_add_sub:u0|add_sub_kqg:auto_generated                                                     ; work         ;
;             |cordic_zxor_1p_lpm:u33|                      ; 34 (18)     ; 34 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 33 (17)          ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u33                                                                                               ; work         ;
;                |lpm_add_sub:u0|                           ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u33|lpm_add_sub:u0                                                                                ; work         ;
;                   |add_sub_kqg:auto_generated|            ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u33|lpm_add_sub:u0|add_sub_kqg:auto_generated                                                     ; work         ;
;             |cordic_zxor_1p_lpm:u36|                      ; 34 (18)     ; 34 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 33 (17)          ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u36                                                                                               ; work         ;
;                |lpm_add_sub:u0|                           ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u36|lpm_add_sub:u0                                                                                ; work         ;
;                   |add_sub_kqg:auto_generated|            ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u36|lpm_add_sub:u0|add_sub_kqg:auto_generated                                                     ; work         ;
;             |cordic_zxor_1p_lpm:u39|                      ; 33 (32)     ; 19 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 19 (3)           ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u39                                                                                               ; work         ;
;                |lpm_add_sub:u0|                           ; 16 (0)      ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u39|lpm_add_sub:u0                                                                                ; work         ;
;                   |add_sub_kqg:auto_generated|            ; 16 (16)     ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u39|lpm_add_sub:u0|add_sub_kqg:auto_generated                                                     ; work         ;
;             |cordic_zxor_1p_lpm:u3|                       ; 3 (1)       ; 3 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (0)            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u3                                                                                                ; work         ;
;                |lpm_add_sub:u0|                           ; 2 (0)       ; 2 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (0)            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0                                                                                 ; work         ;
;                   |add_sub_kqg:auto_generated|            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0|add_sub_kqg:auto_generated                                                      ; work         ;
;             |cordic_zxor_1p_lpm:u6|                       ; 33 (18)     ; 32 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 32 (17)          ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u6                                                                                                ; work         ;
;                |lpm_add_sub:u0|                           ; 15 (0)      ; 15 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 15 (0)           ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u6|lpm_add_sub:u0                                                                                 ; work         ;
;                   |add_sub_kqg:auto_generated|            ; 15 (15)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 15 (15)          ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u6|lpm_add_sub:u0|add_sub_kqg:auto_generated                                                      ; work         ;
;             |cordic_zxor_1p_lpm:u9|                       ; 33 (18)     ; 32 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 31 (16)          ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u9                                                                                                ; work         ;
;                |lpm_add_sub:u0|                           ; 15 (0)      ; 15 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 15 (0)           ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u9|lpm_add_sub:u0                                                                                 ; work         ;
;                   |add_sub_kqg:auto_generated|            ; 15 (15)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 15 (15)          ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u9|lpm_add_sub:u0|add_sub_kqg:auto_generated                                                      ; work         ;
;             |dop_reg:dop|                                 ; 28 (28)     ; 28 (28)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 28 (28)           ; 0 (0)            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|dop_reg:dop                                                                                                          ; work         ;
;    |DDSRef:b2v_inst6|                                     ; 26 (26)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 15 (15)          ; |ECTNew|DDSRef:b2v_inst6                                                                                                                                               ; work         ;
;    |DigitalDemodulation:b2v_inst7|                        ; 54 (0)      ; 24 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (0)       ; 1 (0)             ; 23 (0)           ; |ECTNew|DigitalDemodulation:b2v_inst7                                                                                                                                  ; work         ;
;       |DemodCtrl:b2v_inst1|                               ; 54 (54)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (30)      ; 1 (1)             ; 23 (23)          ; |ECTNew|DigitalDemodulation:b2v_inst7|DemodCtrl:b2v_inst1                                                                                                              ; work         ;
;    |DigitalDemodulation:b2v_inst9|                        ; 159 (0)     ; 104 (0)                   ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 55 (0)       ; 5 (0)             ; 99 (0)           ; |ECTNew|DigitalDemodulation:b2v_inst9                                                                                                                                  ; work         ;
;       |Altmult_accum0:b2v_inst9|                          ; 32 (0)      ; 32 (0)                    ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (0)           ; |ECTNew|DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst9                                                                                                         ; work         ;
;          |altmult_accum:altmult_accum_component|          ; 32 (0)      ; 32 (0)                    ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (0)           ; |ECTNew|DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst9|altmult_accum:altmult_accum_component                                                                   ; work         ;
;             |mult_accum_ojp2:auto_generated|              ; 32 (0)      ; 32 (0)                    ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (0)           ; |ECTNew|DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst9|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated                                    ; work         ;
;                |ded_mult_ef81:ded_mult1|                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ECTNew|DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst9|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|ded_mult_ef81:ded_mult1            ; work         ;
;                |zaccum_92l:zaccum2|                       ; 32 (0)      ; 32 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (0)           ; |ECTNew|DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst9|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|zaccum_92l:zaccum2                 ; work         ;
;                   |accum_bcl:accum|                       ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; |ECTNew|DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst9|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|zaccum_92l:zaccum2|accum_bcl:accum ; work         ;
;       |Altmult_accum0:b2v_inst|                           ; 52 (0)      ; 32 (0)                    ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 20 (0)       ; 1 (0)             ; 31 (0)           ; |ECTNew|DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst                                                                                                          ; work         ;
;          |altmult_accum:altmult_accum_component|          ; 52 (0)      ; 32 (0)                    ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 20 (0)       ; 1 (0)             ; 31 (0)           ; |ECTNew|DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst|altmult_accum:altmult_accum_component                                                                    ; work         ;
;             |mult_accum_ojp2:auto_generated|              ; 52 (0)      ; 32 (0)                    ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 20 (0)       ; 1 (0)             ; 31 (0)           ; |ECTNew|DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated                                     ; work         ;
;                |ded_mult_ef81:ded_mult1|                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ECTNew|DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|ded_mult_ef81:ded_mult1             ; work         ;
;                |zaccum_92l:zaccum2|                       ; 52 (0)      ; 32 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (0)       ; 1 (0)             ; 31 (0)           ; |ECTNew|DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|zaccum_92l:zaccum2                  ; work         ;
;                   |accum_bcl:accum|                       ; 52 (52)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (20)      ; 1 (1)             ; 31 (31)          ; |ECTNew|DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|zaccum_92l:zaccum2|accum_bcl:accum  ; work         ;
;       |DemodCtrl:b2v_inst1|                               ; 75 (75)     ; 40 (40)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (35)      ; 4 (4)             ; 36 (36)          ; |ECTNew|DigitalDemodulation:b2v_inst9|DemodCtrl:b2v_inst1                                                                                                              ; work         ;
;    |HoldZeroCtrl:b2v_inst20|                              ; 9 (9)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; |ECTNew|HoldZeroCtrl:b2v_inst20                                                                                                                                        ; work         ;
;    |MasterStateMachine:b2v_inst8|                         ; 54 (54)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (28)      ; 2 (2)             ; 24 (24)          ; |ECTNew|MasterStateMachine:b2v_inst8                                                                                                                                   ; work         ;
;    |PGACtrl:b2v_inst12|                                   ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 4 (4)            ; |ECTNew|PGACtrl:b2v_inst12                                                                                                                                             ; work         ;
;    |SamplingCtrl:b2v_inst13|                              ; 137 (137)   ; 70 (70)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 48 (48)      ; 2 (2)             ; 87 (87)          ; |ECTNew|SamplingCtrl:b2v_inst13                                                                                                                                        ; work         ;
;    |SwitchCtrl:b2v_inst14|                                ; 437 (0)     ; 29 (0)                    ; 0 (0)         ; 26624       ; 12   ; 0            ; 0       ; 0         ; 0    ; 0            ; 407 (0)      ; 0 (0)             ; 30 (0)           ; |ECTNew|SwitchCtrl:b2v_inst14                                                                                                                                          ; work         ;
;       |SwitchArray:b2v_inst|                              ; 75 (75)     ; 29 (29)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 45 (45)      ; 0 (0)             ; 30 (30)          ; |ECTNew|SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst                                                                                                                     ; work         ;
;       |SwitchMux:b2v_inst14|                              ; 362 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 362 (0)      ; 0 (0)             ; 0 (0)            ; |ECTNew|SwitchCtrl:b2v_inst14|SwitchMux:b2v_inst14                                                                                                                     ; work         ;
;          |lpm_mux:LPM_MUX_component|                      ; 362 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 362 (0)      ; 0 (0)             ; 0 (0)            ; |ECTNew|SwitchCtrl:b2v_inst14|SwitchMux:b2v_inst14|lpm_mux:LPM_MUX_component                                                                                           ; work         ;
;             |mux_9tc:auto_generated|                      ; 362 (362)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 362 (362)    ; 0 (0)             ; 0 (0)            ; |ECTNew|SwitchCtrl:b2v_inst14|SwitchMux:b2v_inst14|lpm_mux:LPM_MUX_component|mux_9tc:auto_generated                                                                    ; work         ;
;       |SwitchROM12eS:b2v_inst6|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ECTNew|SwitchCtrl:b2v_inst14|SwitchROM12eS:b2v_inst6                                                                                                                  ; work         ;
;          |altsyncram:altsyncram_component|                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ECTNew|SwitchCtrl:b2v_inst14|SwitchROM12eS:b2v_inst6|altsyncram:altsyncram_component                                                                                  ; work         ;
;             |altsyncram_smc1:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ECTNew|SwitchCtrl:b2v_inst14|SwitchROM12eS:b2v_inst6|altsyncram:altsyncram_component|altsyncram_smc1:auto_generated                                                   ; work         ;
;       |SwitchROM12eSemi:b2v_inst10|                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ECTNew|SwitchCtrl:b2v_inst14|SwitchROM12eSemi:b2v_inst10                                                                                                              ; work         ;
;          |altsyncram:altsyncram_component|                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ECTNew|SwitchCtrl:b2v_inst14|SwitchROM12eSemi:b2v_inst10|altsyncram:altsyncram_component                                                                              ; work         ;
;             |altsyncram_h6c1:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ECTNew|SwitchCtrl:b2v_inst14|SwitchROM12eSemi:b2v_inst10|altsyncram:altsyncram_component|altsyncram_h6c1:auto_generated                                               ; work         ;
;       |SwitchROM12eTwin:b2v_inst9|                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ECTNew|SwitchCtrl:b2v_inst14|SwitchROM12eTwin:b2v_inst9                                                                                                               ; work         ;
;          |altsyncram:altsyncram_component|                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ECTNew|SwitchCtrl:b2v_inst14|SwitchROM12eTwin:b2v_inst9|altsyncram:altsyncram_component                                                                               ; work         ;
;             |altsyncram_n8c1:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ECTNew|SwitchCtrl:b2v_inst14|SwitchROM12eTwin:b2v_inst9|altsyncram:altsyncram_component|altsyncram_n8c1:auto_generated                                                ; work         ;
;       |SwitchROM8eSemi:b2v_inst5|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 6    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ECTNew|SwitchCtrl:b2v_inst14|SwitchROM8eSemi:b2v_inst5                                                                                                                ; work         ;
;          |altsyncram:altsyncram_component|                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 6    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ECTNew|SwitchCtrl:b2v_inst14|SwitchROM8eSemi:b2v_inst5|altsyncram:altsyncram_component                                                                                ; work         ;
;             |altsyncram_05c1:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 6    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ECTNew|SwitchCtrl:b2v_inst14|SwitchROM8eSemi:b2v_inst5|altsyncram:altsyncram_component|altsyncram_05c1:auto_generated                                                 ; work         ;
;       |SwitchROM8eTwin:b2v_inst8|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ECTNew|SwitchCtrl:b2v_inst14|SwitchROM8eTwin:b2v_inst8                                                                                                                ; work         ;
;          |altsyncram:altsyncram_component|                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ECTNew|SwitchCtrl:b2v_inst14|SwitchROM8eTwin:b2v_inst8|altsyncram:altsyncram_component                                                                                ; work         ;
;             |altsyncram_k5c1:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ECTNew|SwitchCtrl:b2v_inst14|SwitchROM8eTwin:b2v_inst8|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated                                                 ; work         ;
;       |SwitchROM:b2v_inst3|                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ECTNew|SwitchCtrl:b2v_inst14|SwitchROM:b2v_inst3                                                                                                                      ; work         ;
;          |altsyncram:altsyncram_component|                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ECTNew|SwitchCtrl:b2v_inst14|SwitchROM:b2v_inst3|altsyncram:altsyncram_component                                                                                      ; work         ;
;             |altsyncram_pjc1:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ECTNew|SwitchCtrl:b2v_inst14|SwitchROM:b2v_inst3|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated                                                       ; work         ;
;    |SysIndicators:b2v_inst|                               ; 32 (32)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 24 (24)          ; |ECTNew|SysIndicators:b2v_inst                                                                                                                                         ; work         ;
;    |SysInit:b2v_inst3|                                    ; 35 (35)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 1 (1)             ; 24 (24)          ; |ECTNew|SysInit:b2v_inst3                                                                                                                                              ; work         ;
;    |USBCtrl:b2v_inst15|                                   ; 79 (79)     ; 63 (63)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 30 (30)           ; 33 (33)          ; |ECTNew|USBCtrl:b2v_inst15                                                                                                                                             ; work         ;
;    |USBFIFO:b2v_inst21|                                   ; 201 (0)     ; 160 (0)                   ; 0 (0)         ; 262144      ; 32   ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (0)       ; 70 (0)            ; 107 (0)          ; |ECTNew|USBFIFO:b2v_inst21                                                                                                                                             ; work         ;
;       |dcfifo_mixed_widths:dcfifo_mixed_widths_component| ; 201 (0)     ; 160 (0)                   ; 0 (0)         ; 262144      ; 32   ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (0)       ; 70 (0)            ; 107 (0)          ; |ECTNew|USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                           ; work         ;
;          |dcfifo_bpl1:auto_generated|                     ; 201 (55)    ; 160 (41)                  ; 0 (0)         ; 262144      ; 32   ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (11)      ; 70 (27)           ; 107 (8)          ; |ECTNew|USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated                                                                ; work         ;
;             |a_gray2bin_0hb:rdptr_g_gray2bin|             ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 9 (9)            ; |ECTNew|USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|a_gray2bin_0hb:rdptr_g_gray2bin                                ; work         ;
;             |a_gray2bin_0hb:rs_dgwp_gray2bin|             ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |ECTNew|USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|a_gray2bin_0hb:rs_dgwp_gray2bin                                ; work         ;
;             |a_graycounter_rjc:wrptr_g1p|                 ; 25 (25)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 1 (1)             ; 21 (21)          ; |ECTNew|USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|a_graycounter_rjc:wrptr_g1p                                    ; work         ;
;             |a_graycounter_u57:rdptr_g1p|                 ; 25 (25)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 1 (1)             ; 20 (20)          ; |ECTNew|USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|a_graycounter_u57:rdptr_g1p                                    ; work         ;
;             |alt_synch_pipe_4md:rs_dgwp|                  ; 26 (0)      ; 26 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 21 (0)            ; 5 (0)            ; |ECTNew|USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|alt_synch_pipe_4md:rs_dgwp                                     ; work         ;
;                |dffpipe_8f9:dffpipe9|                     ; 26 (26)     ; 26 (26)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 21 (21)           ; 5 (5)            ; |ECTNew|USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|alt_synch_pipe_4md:rs_dgwp|dffpipe_8f9:dffpipe9                ; work         ;
;             |alt_synch_pipe_5md:ws_dgrp|                  ; 26 (0)      ; 26 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (0)            ; 11 (0)           ; |ECTNew|USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|alt_synch_pipe_5md:ws_dgrp                                     ; work         ;
;                |dffpipe_9f9:dffpipe12|                    ; 26 (26)     ; 26 (26)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (15)           ; 11 (11)          ; |ECTNew|USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_9f9:dffpipe12               ; work         ;
;             |altsyncram_el31:fifo_ram|                    ; 21 (3)      ; 3 (3)                     ; 0 (0)         ; 262144      ; 32   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 19 (1)           ; |ECTNew|USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|altsyncram_el31:fifo_ram                                       ; work         ;
;                |decode_177:wren_decode_a|                 ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |ECTNew|USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|altsyncram_el31:fifo_ram|decode_177:wren_decode_a              ; work         ;
;                |mux_038:mux7|                             ; 16 (16)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |ECTNew|USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|altsyncram_el31:fifo_ram|mux_038:mux7                          ; work         ;
;             |cmpr_h66:rdempty_eq_comp|                    ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; |ECTNew|USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|cmpr_h66:rdempty_eq_comp                                       ; work         ;
;             |cmpr_h66:wrfull_eq_comp|                     ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; |ECTNew|USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|cmpr_h66:wrfull_eq_comp                                        ; work         ;
;             |cntr_t2e:cntr_b|                             ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |ECTNew|USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|cntr_t2e:cntr_b                                                ; work         ;
;             |dffpipe_3dc:wraclr|                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |ECTNew|USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|dffpipe_3dc:wraclr                                             ; work         ;
;             |dffpipe_7f9:rs_brp|                          ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 10 (10)          ; |ECTNew|USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|dffpipe_7f9:rs_brp                                             ; work         ;
;             |dffpipe_se9:rs_bwp|                          ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |ECTNew|USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|dffpipe_se9:rs_bwp                                             ; work         ;
;    |altpll0:b2v_inst16|                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ECTNew|altpll0:b2v_inst16                                                                                                                                             ; work         ;
;       |altpll:altpll_component|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ECTNew|altpll0:b2v_inst16|altpll:altpll_component                                                                                                                     ; work         ;
;          |altpll0_altpll3:auto_generated|                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ECTNew|altpll0:b2v_inst16|altpll:altpll_component|altpll0_altpll3:auto_generated                                                                                      ; work         ;
+-----------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                            ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+
; Name           ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+
; FIFOPf         ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; USBFlagD       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; AD9240In2[0]   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; AD9240In2[1]   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; AD9240In2[2]   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; AD9240In2[3]   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; AD9240In2[4]   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; AD9240In2[5]   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; AD9240In2[6]   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; AD9240In2[7]   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; AD9240In2[8]   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; AD9240In2[9]   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; AD9240In2[10]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; AD9240In2[11]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; AD9240In2[12]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; AD9240In2[13]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; DDSClk         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED1           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED2           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED3           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED4           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CS             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; WR             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ADCLK2         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ADCLK1         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; IFClk          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; USBInt0        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; USBSloe        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; USBSlrd        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; USBSlwr        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PKTEND         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Sync           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; AD7524Out[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; AD7524Out[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; AD7524Out[2]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; AD7524Out[3]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; AD7524Out[4]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; AD7524Out[5]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; AD7524Out[6]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; AD7524Out[7]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FIFOAdr[0]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FIFOAdr[1]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PGA1[0]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PGA1[1]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PGA1[2]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PGA2[0]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PGA2[1]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PGA2[2]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SineOut[0]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SineOut[1]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SineOut[2]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SineOut[3]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SineOut[4]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SineOut[5]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SineOut[6]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SineOut[7]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SineOut[8]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SineOut[9]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SineOut[10]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SineOut[11]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SineOut[12]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SineOut[13]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SwitchCtrl[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SwitchCtrl[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SwitchCtrl[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SwitchCtrl[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SwitchCtrl[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SwitchCtrl[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SwitchCtrl[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SwitchCtrl[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SwitchCtrl[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SwitchCtrl[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SwitchCtrl[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SwitchCtrl[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SwitchCtrl[12] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SwitchCtrl[13] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SwitchCtrl[14] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SwitchCtrl[15] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SwitchCtrl[16] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SwitchCtrl[17] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SwitchCtrl[18] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SwitchCtrl[19] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SwitchCtrl[20] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SwitchCtrl[21] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SwitchCtrl[22] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SwitchCtrl[23] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SwitchCtrl[24] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SwitchCtrl[25] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SwitchCtrl[26] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SwitchCtrl[27] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SwitchCtrl[28] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SwitchCtrl[29] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SwitchCtrl[30] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SwitchCtrl[31] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SwitchCtrl[32] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SwitchCtrl[33] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SwitchCtrl[34] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SwitchCtrl[35] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SwitchCtrl[36] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SwitchCtrl[37] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SwitchCtrl[38] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SwitchCtrl[39] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SwitchCtrl[40] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SwitchCtrl[41] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SwitchCtrl[42] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SwitchCtrl[43] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SwitchCtrl[44] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SwitchCtrl[45] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SwitchCtrl[46] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SwitchCtrl[47] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SwitchCtrl[48] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SwitchCtrl[49] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SwitchCtrl[50] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SwitchCtrl[51] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SwitchCtrl[52] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SwitchCtrl[53] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SwitchCtrl[54] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SwitchCtrl[55] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SwitchCtrl[56] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SwitchCtrl[57] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SwitchCtrl[58] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SwitchCtrl[59] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SwitchCtrl[60] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SwitchCtrl[61] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SwitchCtrl[62] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SwitchCtrl[63] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; USBDat[0]      ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; USBDat[1]      ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; USBDat[2]      ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; USBDat[3]      ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; USBDat[4]      ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; USBDat[5]      ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; USBDat[6]      ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; USBDat[7]      ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; USBDat[8]      ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; USBDat[9]      ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; USBDat[10]     ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; USBDat[11]     ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; USBDat[12]     ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; USBDat[13]     ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; USBDat[14]     ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; USBDat[15]     ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; OTR1           ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; OTR2           ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; inclk0         ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; RstBtn         ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; FIFOFull       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; FIFOEmp        ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; AD9240In1[0]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; AD9240In1[1]   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; AD9240In1[2]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; AD9240In1[3]   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; AD9240In1[4]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; AD9240In1[5]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; AD9240In1[6]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; AD9240In1[7]   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; AD9240In1[8]   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; AD9240In1[9]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; AD9240In1[10]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; AD9240In1[11]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; AD9240In1[12]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; AD9240In1[13]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+


+-----------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                      ;
+-----------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                   ; Pad To Core Index ; Setting ;
+-----------------------------------------------------------------------+-------------------+---------+
; FIFOPf                                                                ;                   ;         ;
; USBFlagD                                                              ;                   ;         ;
; AD9240In2[0]                                                          ;                   ;         ;
; AD9240In2[1]                                                          ;                   ;         ;
; AD9240In2[2]                                                          ;                   ;         ;
; AD9240In2[3]                                                          ;                   ;         ;
; AD9240In2[4]                                                          ;                   ;         ;
; AD9240In2[5]                                                          ;                   ;         ;
; AD9240In2[6]                                                          ;                   ;         ;
; AD9240In2[7]                                                          ;                   ;         ;
; AD9240In2[8]                                                          ;                   ;         ;
; AD9240In2[9]                                                          ;                   ;         ;
; AD9240In2[10]                                                         ;                   ;         ;
; AD9240In2[11]                                                         ;                   ;         ;
; AD9240In2[12]                                                         ;                   ;         ;
; AD9240In2[13]                                                         ;                   ;         ;
; USBDat[0]                                                             ;                   ;         ;
;      - USBCtrl:b2v_inst15|Receive[0]                                  ; 1                 ; 6       ;
; USBDat[1]                                                             ;                   ;         ;
;      - USBCtrl:b2v_inst15|Receive[1]                                  ; 0                 ; 6       ;
; USBDat[2]                                                             ;                   ;         ;
;      - USBCtrl:b2v_inst15|Receive[2]~feeder                           ; 1                 ; 6       ;
; USBDat[3]                                                             ;                   ;         ;
;      - USBCtrl:b2v_inst15|Receive[3]~feeder                           ; 1                 ; 6       ;
; USBDat[4]                                                             ;                   ;         ;
;      - USBCtrl:b2v_inst15|Receive[4]~feeder                           ; 1                 ; 6       ;
; USBDat[5]                                                             ;                   ;         ;
;      - USBCtrl:b2v_inst15|Receive[5]~feeder                           ; 0                 ; 6       ;
; USBDat[6]                                                             ;                   ;         ;
;      - USBCtrl:b2v_inst15|Receive[6]                                  ; 0                 ; 6       ;
; USBDat[7]                                                             ;                   ;         ;
;      - USBCtrl:b2v_inst15|Receive[7]                                  ; 1                 ; 6       ;
; USBDat[8]                                                             ;                   ;         ;
;      - USBCtrl:b2v_inst15|Receive[8]~feeder                           ; 0                 ; 6       ;
; USBDat[9]                                                             ;                   ;         ;
;      - USBCtrl:b2v_inst15|Receive[9]~feeder                           ; 1                 ; 6       ;
; USBDat[10]                                                            ;                   ;         ;
;      - USBCtrl:b2v_inst15|Receive[10]~feeder                          ; 0                 ; 6       ;
; USBDat[11]                                                            ;                   ;         ;
;      - USBCtrl:b2v_inst15|Receive[11]                                 ; 1                 ; 6       ;
; USBDat[12]                                                            ;                   ;         ;
;      - USBCtrl:b2v_inst15|Receive[12]~feeder                          ; 1                 ; 6       ;
; USBDat[13]                                                            ;                   ;         ;
;      - USBCtrl:b2v_inst15|Receive[13]                                 ; 1                 ; 6       ;
; USBDat[14]                                                            ;                   ;         ;
;      - USBCtrl:b2v_inst15|Receive[14]                                 ; 1                 ; 6       ;
; USBDat[15]                                                            ;                   ;         ;
;      - USBCtrl:b2v_inst15|Receive[15]                                 ; 1                 ; 6       ;
; OTR1                                                                  ;                   ;         ;
;      - SYNTHESIZED_WIRE_10                                            ; 0                 ; 6       ;
; OTR2                                                                  ;                   ;         ;
;      - SYNTHESIZED_WIRE_10                                            ; 1                 ; 6       ;
; inclk0                                                                ;                   ;         ;
; RstBtn                                                                ;                   ;         ;
;      - SysInit:b2v_inst3|Cnt[3]                                       ; 0                 ; 6       ;
;      - SysInit:b2v_inst3|Cnt[4]                                       ; 0                 ; 6       ;
;      - SysInit:b2v_inst3|Cnt[5]                                       ; 0                 ; 6       ;
;      - SysInit:b2v_inst3|Cnt[6]                                       ; 0                 ; 6       ;
;      - SysInit:b2v_inst3|Cnt[7]                                       ; 0                 ; 6       ;
;      - SysInit:b2v_inst3|Cnt[8]                                       ; 0                 ; 6       ;
;      - SysInit:b2v_inst3|Cnt[9]                                       ; 0                 ; 6       ;
;      - SysInit:b2v_inst3|Cnt[10]                                      ; 0                 ; 6       ;
;      - SysInit:b2v_inst3|Cnt[11]                                      ; 0                 ; 6       ;
;      - SysInit:b2v_inst3|Cnt[12]                                      ; 0                 ; 6       ;
;      - SysInit:b2v_inst3|Cnt[13]                                      ; 0                 ; 6       ;
;      - SysInit:b2v_inst3|Cnt[14]                                      ; 0                 ; 6       ;
;      - SysInit:b2v_inst3|Cnt[15]                                      ; 0                 ; 6       ;
;      - SysInit:b2v_inst3|Temp[0]                                      ; 0                 ; 6       ;
;      - SysInit:b2v_inst3|Temp[1]                                      ; 0                 ; 6       ;
;      - SysInit:b2v_inst3|Temp[2]                                      ; 0                 ; 6       ;
;      - SysInit:b2v_inst3|Temp[3]                                      ; 0                 ; 6       ;
;      - SysInit:b2v_inst3|Temp[4]                                      ; 0                 ; 6       ;
;      - SysInit:b2v_inst3|Cnt[2]                                       ; 0                 ; 6       ;
;      - SysInit:b2v_inst3|Cnt[1]                                       ; 0                 ; 6       ;
;      - SysInit:b2v_inst3|Cnt[0]                                       ; 0                 ; 6       ;
;      - SysInit:b2v_inst3|AutoRst                                      ; 0                 ; 6       ;
;      - SysInit:b2v_inst3|TrigOut                                      ; 0                 ; 6       ;
;      - SysInit:b2v_inst3|Stat[2]                                      ; 0                 ; 6       ;
;      - SysInit:b2v_inst3|Stat[1]                                      ; 0                 ; 6       ;
;      - SysInit:b2v_inst3|Stat[0]                                      ; 0                 ; 6       ;
; FIFOFull                                                              ;                   ;         ;
;      - USBCtrl:b2v_inst15|StatW~14                                    ; 0                 ; 6       ;
;      - USBCtrl:b2v_inst15|Selector2~0                                 ; 0                 ; 6       ;
;      - USBCtrl:b2v_inst15|StatW~15                                    ; 0                 ; 6       ;
; FIFOEmp                                                               ;                   ;         ;
;      - USBCtrl:b2v_inst15|StatR~12                                    ; 0                 ; 6       ;
;      - USBCtrl:b2v_inst15|Selector5~0                                 ; 0                 ; 6       ;
; AD9240In1[0]                                                          ;                   ;         ;
;      - DigitalDemodulation:b2v_inst9|DemodCtrl:b2v_inst1|Selector13~0 ; 0                 ; 6       ;
; AD9240In1[1]                                                          ;                   ;         ;
;      - DigitalDemodulation:b2v_inst9|DemodCtrl:b2v_inst1|Selector12~0 ; 1                 ; 6       ;
; AD9240In1[2]                                                          ;                   ;         ;
;      - DigitalDemodulation:b2v_inst9|DemodCtrl:b2v_inst1|Selector11~0 ; 0                 ; 6       ;
; AD9240In1[3]                                                          ;                   ;         ;
;      - DigitalDemodulation:b2v_inst9|DemodCtrl:b2v_inst1|Selector10~0 ; 1                 ; 6       ;
; AD9240In1[4]                                                          ;                   ;         ;
;      - DigitalDemodulation:b2v_inst9|DemodCtrl:b2v_inst1|Selector9~0  ; 0                 ; 6       ;
; AD9240In1[5]                                                          ;                   ;         ;
;      - DigitalDemodulation:b2v_inst9|DemodCtrl:b2v_inst1|Selector8~0  ; 0                 ; 6       ;
; AD9240In1[6]                                                          ;                   ;         ;
;      - DigitalDemodulation:b2v_inst9|DemodCtrl:b2v_inst1|Selector7~0  ; 0                 ; 6       ;
; AD9240In1[7]                                                          ;                   ;         ;
;      - DigitalDemodulation:b2v_inst9|DemodCtrl:b2v_inst1|Selector6~0  ; 1                 ; 6       ;
; AD9240In1[8]                                                          ;                   ;         ;
;      - DigitalDemodulation:b2v_inst9|DemodCtrl:b2v_inst1|Selector5~0  ; 1                 ; 6       ;
; AD9240In1[9]                                                          ;                   ;         ;
;      - DigitalDemodulation:b2v_inst9|DemodCtrl:b2v_inst1|Selector4~0  ; 0                 ; 6       ;
; AD9240In1[10]                                                         ;                   ;         ;
;      - DigitalDemodulation:b2v_inst9|DemodCtrl:b2v_inst1|Selector3~0  ; 0                 ; 6       ;
; AD9240In1[11]                                                         ;                   ;         ;
;      - DigitalDemodulation:b2v_inst9|DemodCtrl:b2v_inst1|Selector2~0  ; 0                 ; 6       ;
; AD9240In1[12]                                                         ;                   ;         ;
;      - DigitalDemodulation:b2v_inst9|DemodCtrl:b2v_inst1|Selector1~0  ; 1                 ; 6       ;
; AD9240In1[13]                                                         ;                   ;         ;
;      - DigitalDemodulation:b2v_inst9|DemodCtrl:b2v_inst1|Selector0~0  ; 0                 ; 6       ;
+-----------------------------------------------------------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                         ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_2jm:auto_generated|altsyncram_j0b1:altsyncram2|ram_block5a1    ; M9K_X22_Y8_N0      ; 28      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_2jm:auto_generated|cntr_69h:cntr3|counter_comb_bita4~0         ; LCCOMB_X21_Y8_N26  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_2jm:auto_generated|dffe4                                       ; FF_X21_Y8_N29      ; 1       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_4jm:auto_generated|cntr_j7h:cntr3|counter_comb_bita1~0         ; LCCOMB_X25_Y13_N8  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_4jm:auto_generated|dffe4                                       ; FF_X25_Y13_N31     ; 1       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|dop_reg:dop|sin_o[13]                                                                                              ; FF_X43_Y17_N17     ; 29      ; Clock                      ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; DDSRef:b2v_inst6|Decoder0~0                                                                                                                                  ; LCCOMB_X45_Y1_N18  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; DigitalDemodulation:b2v_inst7|DemodCtrl:b2v_inst1|DemodEn                                                                                                    ; FF_X37_Y22_N7      ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; DigitalDemodulation:b2v_inst7|DemodCtrl:b2v_inst1|DemodEn~2                                                                                                  ; LCCOMB_X37_Y19_N30 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; DigitalDemodulation:b2v_inst9|DemodCtrl:b2v_inst1|Aclr                                                                                                       ; FF_X38_Y18_N3      ; 69      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; DigitalDemodulation:b2v_inst9|DemodCtrl:b2v_inst1|ClkMultEn                                                                                                  ; FF_X38_Y18_N5      ; 69      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; DigitalDemodulation:b2v_inst9|DemodCtrl:b2v_inst1|DemodEn                                                                                                    ; FF_X37_Y18_N15     ; 39      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; EnExcit~0                                                                                                                                                    ; LCCOMB_X32_Y19_N6  ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; HoldZeroCtrl:b2v_inst20|periodCnt[4]~10                                                                                                                      ; LCCOMB_X36_Y19_N28 ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; MasterStateMachine:b2v_inst8|EnReserve                                                                                                                       ; FF_X32_Y20_N5      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MasterStateMachine:b2v_inst8|EnSingle~3                                                                                                                      ; LCCOMB_X32_Y19_N26 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MasterStateMachine:b2v_inst8|Stat[0]                                                                                                                         ; FF_X32_Y20_N17     ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; MasterStateMachine:b2v_inst8|tempUSBDat[4]~8                                                                                                                 ; LCCOMB_X30_Y19_N18 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MasterStateMachine:b2v_inst8|tempUSBDat[9]~5                                                                                                                 ; LCCOMB_X31_Y20_N0  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; RstBtn                                                                                                                                                       ; PIN_E1             ; 26      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; SamplingCtrl:b2v_inst13|Stat.0000                                                                                                                            ; FF_X35_Y23_N17     ; 34      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; SamplingCtrl:b2v_inst13|USBWrite[22]~2                                                                                                                       ; LCCOMB_X32_Y23_N18 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SamplingCtrl:b2v_inst13|always0~0                                                                                                                            ; LCCOMB_X35_Y23_N26 ; 41      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|switchAddr[6]~15                                                                                                  ; LCCOMB_X34_Y16_N2  ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|switchAddr[6]~17                                                                                                  ; LCCOMB_X34_Y16_N4  ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|tempIndex[5]~18                                                                                                   ; LCCOMB_X36_Y19_N20 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|tempIndex[5]~31                                                                                                   ; LCCOMB_X35_Y19_N26 ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; SysIndicators:b2v_inst|Cnt[1]~55                                                                                                                             ; LCCOMB_X9_Y26_N2   ; 20      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; SysInit:b2v_inst3|Selector2~0                                                                                                                                ; LCCOMB_X51_Y17_N12 ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SysInit:b2v_inst3|Stat[0]                                                                                                                                    ; FF_X51_Y17_N13     ; 22      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; SysInit:b2v_inst3|Stat[1]                                                                                                                                    ; FF_X51_Y17_N3      ; 10      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; SysInit:b2v_inst3|Temp[0]~11                                                                                                                                 ; LCCOMB_X51_Y17_N4  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SysInit:b2v_inst3|TrigOut                                                                                                                                    ; LCCOMB_X52_Y17_N6  ; 4       ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; SysInit:b2v_inst3|TrigOut                                                                                                                                    ; LCCOMB_X52_Y17_N6  ; 1855    ; Async. clear               ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; USBCtrl:b2v_inst15|StatR.READ                                                                                                                                ; FF_X29_Y22_N5      ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; USBCtrl:b2v_inst15|StatW.WRITE                                                                                                                               ; FF_X28_Y23_N25     ; 22      ; Output enable              ; no     ; --                   ; --               ; --                        ;
; USBCtrl:b2v_inst15|StatW~17                                                                                                                                  ; LCCOMB_X28_Y23_N22 ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; USBCtrl:b2v_inst15|tempData[15]~0                                                                                                                            ; LCCOMB_X28_Y23_N18 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|_~0                                                          ; LCCOMB_X29_Y24_N12 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|altsyncram_el31:fifo_ram|decode_177:wren_decode_a|eq_node[0] ; LCCOMB_X30_Y23_N6  ; 16      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|altsyncram_el31:fifo_ram|decode_177:wren_decode_a|eq_node[1] ; LCCOMB_X30_Y23_N0  ; 16      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; FF_X30_Y23_N5      ; 73      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|valid_rdreq~0                                                ; LCCOMB_X29_Y24_N30 ; 51      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|valid_wrreq~0                                                ; LCCOMB_X30_Y23_N4  ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; altpll0:b2v_inst16|altpll:altpll_component|altpll0_altpll3:auto_generated|wire_pll1_clk[0]                                                                   ; PLL_1              ; 183     ; Clock                      ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; altpll0:b2v_inst16|altpll:altpll_component|altpll0_altpll3:auto_generated|wire_pll1_clk[1]                                                                   ; PLL_1              ; 264     ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; altpll0:b2v_inst16|altpll:altpll_component|altpll0_altpll3:auto_generated|wire_pll1_clk[2]                                                                   ; PLL_1              ; 1578    ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; altpll0:b2v_inst16|altpll:altpll_component|altpll0_altpll3:auto_generated|wire_pll1_clk[3]                                                                   ; PLL_1              ; 24      ; Clock                      ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; inclk0                                                                                                                                                       ; PIN_N2             ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                       ; Location          ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|dop_reg:dop|sin_o[13]                            ; FF_X43_Y17_N17    ; 29      ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
; SysInit:b2v_inst3|TrigOut                                                                  ; LCCOMB_X52_Y17_N6 ; 1855    ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
; altpll0:b2v_inst16|altpll:altpll_component|altpll0_altpll3:auto_generated|wire_pll1_clk[0] ; PLL_1             ; 183     ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; altpll0:b2v_inst16|altpll:altpll_component|altpll0_altpll3:auto_generated|wire_pll1_clk[1] ; PLL_1             ; 264     ; 26                                   ; Global Clock         ; GCLK2            ; --                        ;
; altpll0:b2v_inst16|altpll:altpll_component|altpll0_altpll3:auto_generated|wire_pll1_clk[2] ; PLL_1             ; 1578    ; 63                                   ; Global Clock         ; GCLK4            ; --                        ;
; altpll0:b2v_inst16|altpll:altpll_component|altpll0_altpll3:auto_generated|wire_pll1_clk[3] ; PLL_1             ; 24      ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; altpll0:b2v_inst16|altpll:altpll_component|altpll0_altpll3:auto_generated|wire_pll1_clk[4] ; PLL_1             ; 1       ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
+--------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                       ; Fan-Out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|switchSel[1]                                                                                                                    ; 248     ;
; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|switchSel[0]                                                                                                                    ; 243     ;
; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|switchSel[2]                                                                                                                    ; 160     ;
; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|switchSel[3]                                                                                                                    ; 95      ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|valid_rdreq~0                                                              ; 83      ;
; ~GND                                                                                                                                                                       ; 80      ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                              ; 73      ;
; DigitalDemodulation:b2v_inst9|DemodCtrl:b2v_inst1|Aclr                                                                                                                     ; 69      ;
; DigitalDemodulation:b2v_inst9|DemodCtrl:b2v_inst1|ClkMultEn                                                                                                                ; 69      ;
; SamplingCtrl:b2v_inst13|always0~0                                                                                                                                          ; 41      ;
; DigitalDemodulation:b2v_inst9|DemodCtrl:b2v_inst1|DemodEn                                                                                                                  ; 39      ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[2]                                   ; 39      ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[5]                                   ; 39      ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_2jm:auto_generated|altsyncram_j0b1:altsyncram2|ram_block5a0                  ; 39      ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[0]                                   ; 38      ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[3]                                   ; 38      ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[6]                                   ; 38      ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[8]                                   ; 38      ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[1]                                   ; 37      ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[4]                                   ; 37      ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[7]                                   ; 37      ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[9]                                   ; 37      ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[10]                                  ; 37      ;
; SamplingCtrl:b2v_inst13|Busy                                                                                                                                               ; 36      ;
; DigitalDemodulation:b2v_inst9|DemodCtrl:b2v_inst1|Stat.0010                                                                                                                ; 35      ;
; SamplingCtrl:b2v_inst13|Stat.0000                                                                                                                                          ; 34      ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|cntr_t2e:cntr_b|counter_reg_bit[1]                                         ; 34      ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|wrptr_g[1]                                                                 ; 34      ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|wrptr_g[0]                                                                 ; 34      ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|wrptr_g[3]                                                                 ; 34      ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|wrptr_g[2]                                                                 ; 34      ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|wrptr_g[5]                                                                 ; 34      ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|wrptr_g[4]                                                                 ; 34      ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|wrptr_g[7]                                                                 ; 34      ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|wrptr_g[6]                                                                 ; 34      ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|wrptr_g[9]                                                                 ; 34      ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|wrptr_g[8]                                                                 ; 34      ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|wrptr_g[10]                                                                ; 34      ;
; DigitalDemodulation:b2v_inst9|DemodCtrl:b2v_inst1|DemodRdy                                                                                                                 ; 34      ;
; DigitalDemodulation:b2v_inst7|DemodCtrl:b2v_inst1|DemodRdy                                                                                                                 ; 34      ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|cntr_t2e:cntr_b|counter_reg_bit[0]~_wirecell                               ; 32      ;
; SamplingCtrl:b2v_inst13|USBWrite[22]~2                                                                                                                                     ; 32      ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|altsyncram_el31:fifo_ram|decode_177:wren_decode_a|eq_node[0]               ; 32      ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|altsyncram_el31:fifo_ram|decode_177:wren_decode_a|eq_node[1]               ; 32      ;
; MasterStateMachine:b2v_inst8|Stat[0]                                                                                                                                       ; 32      ;
; DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|zaccum_92l:zaccum2|accum_bcl:accum|acc_ffa[31]  ; 31      ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u6|a[0]                                                                                                       ; 29      ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u6|lpm_add_sub:u0|add_sub_kqg:auto_generated|pipeline_dffe[15]                                                ; 28      ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u9|lpm_add_sub:u0|add_sub_kqg:auto_generated|pipeline_dffe[15]                                                ; 28      ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_2jm:auto_generated|altsyncram_j0b1:altsyncram2|ram_block5a1                  ; 28      ;
; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|FrameEnd                                                                                                                        ; 27      ;
; RstBtn~input                                                                                                                                                               ; 26      ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u12|lpm_add_sub:u0|add_sub_kqg:auto_generated|pipeline_dffe[15]                                               ; 26      ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|valid_wrreq~0                                                              ; 24      ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u15|lpm_add_sub:u0|add_sub_kqg:auto_generated|pipeline_dffe[15]                                               ; 24      ;
; DigitalDemodulation:b2v_inst7|DemodCtrl:b2v_inst1|DemodEn                                                                                                                  ; 23      ;
; SysInit:b2v_inst3|Stat[0]                                                                                                                                                  ; 22      ;
; USBCtrl:b2v_inst15|StatW.WRITE                                                                                                                                             ; 22      ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u18|lpm_add_sub:u0|add_sub_kqg:auto_generated|pipeline_dffe[15]                                               ; 22      ;
; MasterStateMachine:b2v_inst8|always0~0                                                                                                                                     ; 21      ;
; DigitalDemodulation:b2v_inst7|DemodCtrl:b2v_inst1|Stat.0010                                                                                                                ; 21      ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u5|xordvalue[0]                                                                                               ; 20      ;
; SysIndicators:b2v_inst|Cnt[1]~55                                                                                                                                           ; 20      ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u21|lpm_add_sub:u0|add_sub_kqg:auto_generated|pipeline_dffe[15]                                               ; 20      ;
; DigitalDemodulation:b2v_inst9|DemodCtrl:b2v_inst1|Selector35~0                                                                                                             ; 19      ;
; MasterStateMachine:b2v_inst8|tempUSBDat[1]                                                                                                                                 ; 19      ;
; USBCtrl:b2v_inst15|StatR.READ                                                                                                                                              ; 19      ;
; EnExcit~0                                                                                                                                                                  ; 18      ;
; MasterStateMachine:b2v_inst8|tempUSBDat[0]                                                                                                                                 ; 18      ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u24|lpm_add_sub:u0|add_sub_kqg:auto_generated|pipeline_dffe[15]                                               ; 18      ;
; DigitalDemodulation:b2v_inst9|DemodCtrl:b2v_inst1|Stat.0001                                                                                                                ; 18      ;
; DigitalDemodulation:b2v_inst7|DemodCtrl:b2v_inst1|Stat.0001                                                                                                                ; 18      ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[11]                                                                                         ; 17      ;
; DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst9|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|zaccum_92l:zaccum2|accum_bcl:accum|acc_ffa[31] ; 17      ;
; SysInit:b2v_inst3|Selector2~0                                                                                                                                              ; 17      ;
; USBCtrl:b2v_inst15|StatW~17                                                                                                                                                ; 17      ;
; MasterStateMachine:b2v_inst8|tempUSBDat[2]                                                                                                                                 ; 17      ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx_g:ux001|dxxrv[4]                                                                                                         ; 17      ;
; USBCtrl:b2v_inst15|tempData[15]~0                                                                                                                                          ; 16      ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|altsyncram_el31:fifo_ram|out_address_reg_b[0]                              ; 16      ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u27|lpm_add_sub:u0|add_sub_kqg:auto_generated|pipeline_dffe[15]                                               ; 16      ;
; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|switchAddr[1]                                                                                                                   ; 15      ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u30|xordvalue[15]                                                                                             ; 14      ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u33|xordvalue[15]                                                                                             ; 14      ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u36|xordvalue[15]                                                                                             ; 14      ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u39|xordvalue[15]                                                                                             ; 14      ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u40|xordvalue[13]                                                                                             ; 14      ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u41|xordvalue[13]                                                                                             ; 14      ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u30|lpm_add_sub:u0|add_sub_kqg:auto_generated|pipeline_dffe[15]                                               ; 14      ;
; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|switchAddr[4]                                                                                                                   ; 14      ;
; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|switchAddr[3]                                                                                                                   ; 14      ;
; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|switchAddr[2]                                                                                                                   ; 14      ;
; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|switchAddr[0]                                                                                                                   ; 14      ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u24|xordvalue[15]                                                                                             ; 13      ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u27|xordvalue[15]                                                                                             ; 13      ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u38|xordvalue[13]                                                                                             ; 13      ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u37|xordvalue[13]                                                                                             ; 13      ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u21|xordvalue[15]                                                                                             ; 12      ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u35|xordvalue[13]                                                                                             ; 12      ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u34|xordvalue[13]                                                                                             ; 12      ;
; USBCtrl:b2v_inst15|WEnable                                                                                                                                                 ; 12      ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u33|lpm_add_sub:u0|add_sub_kqg:auto_generated|pipeline_dffe[15]                                               ; 12      ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u12|xordvalue[15]                                                                                             ; 11      ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u15|xordvalue[15]                                                                                             ; 11      ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u18|xordvalue[15]                                                                                             ; 11      ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u32|xordvalue[13]                                                                                             ; 11      ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u31|xordvalue[13]                                                                                             ; 11      ;
; MasterStateMachine:b2v_inst8|tempUSBDat[10]                                                                                                                                ; 11      ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u4|a[13]                                                                                                      ; 10      ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u29|xordvalue[13]                                                                                             ; 10      ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u28|xordvalue[13]                                                                                             ; 10      ;
; SysInit:b2v_inst3|Stat[1]                                                                                                                                                  ; 10      ;
; DDSRef:b2v_inst6|Stat[3]                                                                                                                                                   ; 10      ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u36|lpm_add_sub:u0|add_sub_kqg:auto_generated|pipeline_dffe[15]                                               ; 10      ;
; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|tempIndex[5]~31                                                                                                                 ; 9       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u4|a[12]                                                                                                      ; 9       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u9|xordvalue[12]                                                                                              ; 9       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u26|xordvalue[13]                                                                                             ; 9       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u25|xordvalue[13]                                                                                             ; 9       ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|_~0                                                                        ; 9       ;
; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|tempIndex[5]~18                                                                                                                 ; 9       ;
; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|switchAddr[6]~17                                                                                                                ; 9       ;
; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|switchAddr[6]~15                                                                                                                ; 9       ;
; MasterStateMachine:b2v_inst8|tempUSBDat[8]                                                                                                                                 ; 9       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u5|a[12]                                                                                                      ; 8       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u23|xordvalue[13]                                                                                             ; 8       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u22|xordvalue[13]                                                                                             ; 8       ;
; HoldZeroCtrl:b2v_inst20|periodCnt[4]~10                                                                                                                                    ; 8       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_2jm:auto_generated|cntr_gpf:cntr1|counter_reg_bit[0]                         ; 8       ;
; MasterStateMachine:b2v_inst8|tempUSBDat[4]~8                                                                                                                               ; 8       ;
; MasterStateMachine:b2v_inst8|tempUSBDat[9]~5                                                                                                                               ; 8       ;
; DDSRef:b2v_inst6|Decoder0~0                                                                                                                                                ; 8       ;
; DDSRef:b2v_inst6|Stat[0]                                                                                                                                                   ; 8       ;
; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|switchAddr[5]                                                                                                                   ; 8       ;
; MasterStateMachine:b2v_inst8|EnReserve                                                                                                                                     ; 8       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0|add_sub_kqg:auto_generated|pipeline_dffe[15]                                                ; 7       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u20|xordvalue[13]                                                                                             ; 7       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u19|xordvalue[13]                                                                                             ; 7       ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter8a2                                     ; 7       ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter8a5                                     ; 7       ;
; MasterStateMachine:b2v_inst8|tempUSBDat[12]                                                                                                                                ; 7       ;
; HoldZeroCtrl:b2v_inst20|periodCnt[2]                                                                                                                                       ; 7       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u6|xordvalue[13]                                                                                              ; 6       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u9|a[0]                                                                                                       ; 6       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u17|xordvalue[13]                                                                                             ; 6       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u16|xordvalue[13]                                                                                             ; 6       ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter8a0                                     ; 6       ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter8a3                                     ; 6       ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter8a6                                     ; 6       ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter8a8                                     ; 6       ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|wrfull~0                                                                   ; 6       ;
; MasterStateMachine:b2v_inst8|Selector12~0                                                                                                                                  ; 6       ;
; MasterStateMachine:b2v_inst8|tempUSBDat[3]                                                                                                                                 ; 6       ;
; MasterStateMachine:b2v_inst8|tempUSBDat[9]~2                                                                                                                               ; 6       ;
; MasterStateMachine:b2v_inst8|tempUSBDat[13]                                                                                                                                ; 6       ;
; DDSRef:b2v_inst6|Stat[2]                                                                                                                                                   ; 6       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_2jm:auto_generated|cntr_69h:cntr3|counter_comb_bita4~0                       ; 6       ;
; HoldZeroCtrl:b2v_inst20|periodCnt[1]                                                                                                                                       ; 6       ;
; HoldZeroCtrl:b2v_inst20|periodCnt[3]                                                                                                                                       ; 6       ;
; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|switchAddr[6]                                                                                                                   ; 6       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_4jm:auto_generated|cntr_tnf:cntr1|counter_reg_bit[1]                         ; 5       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_4jm:auto_generated|cntr_tnf:cntr1|counter_reg_bit[0]                         ; 5       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u14|xordvalue[13]                                                                                             ; 5       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u15|xordvalue[10]                                                                                             ; 5       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u13|xordvalue[13]                                                                                             ; 5       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u18|xordvalue[9]                                                                                              ; 5       ;
; DigitalDemodulation:b2v_inst7|DemodCtrl:b2v_inst1|Selector35~0                                                                                                             ; 5       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_2jm:auto_generated|cntr_gpf:cntr1|cmpr_ifc:cmpr6|aneb_result_wire[0]~0       ; 5       ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter8a1                                     ; 5       ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter8a4                                     ; 5       ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter8a7                                     ; 5       ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter8a9                                     ; 5       ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter8a10                                    ; 5       ;
; SamplingCtrl:b2v_inst13|Stat.0001                                                                                                                                          ; 5       ;
; SysInit:b2v_inst3|Temp[0]~11                                                                                                                                               ; 5       ;
; DigitalDemodulation:b2v_inst9|DemodCtrl:b2v_inst1|Equal0~1                                                                                                                 ; 5       ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|rdptr_g[2]                                                                 ; 5       ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|rdptr_g[5]                                                                 ; 5       ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|rdptr_g[8]                                                                 ; 5       ;
; SysInit:b2v_inst3|Stat[2]                                                                                                                                                  ; 5       ;
; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|Equal13~1                                                                                                                       ; 5       ;
; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|Equal3~1                                                                                                                        ; 5       ;
; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|Equal2~0                                                                                                                        ; 5       ;
; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|Equal1~4                                                                                                                        ; 5       ;
; MasterStateMachine:b2v_inst8|tempUSBDat[14]                                                                                                                                ; 5       ;
; DDSRef:b2v_inst6|Stat[4]                                                                                                                                                   ; 5       ;
; DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|ded_mult_ef81:ded_mult1|mac_out4~DATAOUT27      ; 5       ;
; DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst9|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|ded_mult_ef81:ded_mult1|mac_out4~DATAOUT27     ; 5       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_2jm:auto_generated|cntr_gpf:cntr1|counter_comb_bita4~0                       ; 5       ;
; HoldZeroCtrl:b2v_inst20|periodCnt[0]                                                                                                                                       ; 5       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[12]                                                ; 4       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u11|xordvalue[13]                                                                                             ; 4       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u12|xordvalue[11]                                                                                             ; 4       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u10|xordvalue[13]                                                                                             ; 4       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u21|xordvalue[8]                                                                                              ; 4       ;
; DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|zaccum_92l:zaccum2|accum_bcl:accum|acc_ffa[17]  ; 4       ;
; DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|zaccum_92l:zaccum2|accum_bcl:accum|acc_ffa[18]  ; 4       ;
; DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|zaccum_92l:zaccum2|accum_bcl:accum|acc_ffa[19]  ; 4       ;
; DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|zaccum_92l:zaccum2|accum_bcl:accum|acc_ffa[20]  ; 4       ;
; DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|zaccum_92l:zaccum2|accum_bcl:accum|acc_ffa[21]  ; 4       ;
; DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|zaccum_92l:zaccum2|accum_bcl:accum|acc_ffa[22]  ; 4       ;
; DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|zaccum_92l:zaccum2|accum_bcl:accum|acc_ffa[23]  ; 4       ;
; DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|zaccum_92l:zaccum2|accum_bcl:accum|acc_ffa[24]  ; 4       ;
; DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|zaccum_92l:zaccum2|accum_bcl:accum|acc_ffa[25]  ; 4       ;
; DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|zaccum_92l:zaccum2|accum_bcl:accum|acc_ffa[26]  ; 4       ;
; DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|zaccum_92l:zaccum2|accum_bcl:accum|acc_ffa[27]  ; 4       ;
; DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|zaccum_92l:zaccum2|accum_bcl:accum|acc_ffa[28]  ; 4       ;
; DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|zaccum_92l:zaccum2|accum_bcl:accum|acc_ffa[29]  ; 4       ;
; DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|zaccum_92l:zaccum2|accum_bcl:accum|acc_ffa[30]  ; 4       ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|a_graycounter_rjc:wrptr_g1p|_~1                                            ; 4       ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|a_graycounter_rjc:wrptr_g1p|_~0                                            ; 4       ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|a_graycounter_rjc:wrptr_g1p|parity9                                        ; 4       ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|a_graycounter_u57:rdptr_g1p|_~1                                            ; 4       ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|a_graycounter_u57:rdptr_g1p|_~0                                            ; 4       ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|a_graycounter_u57:rdptr_g1p|parity5                                        ; 4       ;
; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|WideOr3                                                                                                                         ; 4       ;
; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|WideNor0~3                                                                                                                      ; 4       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_2jm:auto_generated|cntr_gpf:cntr1|counter_reg_bit[4]                         ; 4       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_2jm:auto_generated|cntr_gpf:cntr1|counter_reg_bit[3]                         ; 4       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_2jm:auto_generated|cntr_gpf:cntr1|counter_reg_bit[2]                         ; 4       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_2jm:auto_generated|cntr_gpf:cntr1|counter_reg_bit[1]                         ; 4       ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|wrptr_g[11]                                                                ; 4       ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|wrptr_g[12]                                                                ; 4       ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|a_gray2bin_0hb:rdptr_g_gray2bin|xor3                                       ; 4       ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|a_gray2bin_0hb:rs_dgwp_gray2bin|xor3                                       ; 4       ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|a_gray2bin_0hb:rdptr_g_gray2bin|xor6                                       ; 4       ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|a_gray2bin_0hb:rdptr_g_gray2bin|xor9                                       ; 4       ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|a_gray2bin_0hb:rs_dgwp_gray2bin|xor6                                       ; 4       ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|a_gray2bin_0hb:rs_dgwp_gray2bin|xor9                                       ; 4       ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[11]                                  ; 4       ;
; USBCtrl:b2v_inst15|USBRreq                                                                                                                                                 ; 4       ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[12]                                  ; 4       ;
; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|measNum[2]                                                                                                                      ; 4       ;
; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|measNum[1]                                                                                                                      ; 4       ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|rdptr_g[1]                                                                 ; 4       ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|alt_synch_pipe_4md:rs_dgwp|dffpipe_8f9:dffpipe9|dffe11a[2]                 ; 4       ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|alt_synch_pipe_4md:rs_dgwp|dffpipe_8f9:dffpipe9|dffe11a[5]                 ; 4       ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|rdptr_g[4]                                                                 ; 4       ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|rdptr_g[7]                                                                 ; 4       ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|alt_synch_pipe_4md:rs_dgwp|dffpipe_8f9:dffpipe9|dffe11a[8]                 ; 4       ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|rdptr_g[11]                                                                ; 4       ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|rdptr_g[10]                                                                ; 4       ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|rdptr_g[12]                                                                ; 4       ;
; USBCtrl:b2v_inst15|RReady                                                                                                                                                  ; 4       ;
; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|Equal0~1                                                                                                                        ; 4       ;
; MasterStateMachine:b2v_inst8|tempUSBDat[15]                                                                                                                                ; 4       ;
; MasterStateMachine:b2v_inst8|tempUSBDat[9]                                                                                                                                 ; 4       ;
; DDSRef:b2v_inst6|Stat[1]                                                                                                                                                   ; 4       ;
; USBCtrl:b2v_inst15|PKTEND                                                                                                                                                  ; 4       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u39|lpm_add_sub:u0|add_sub_kqg:auto_generated|pipeline_dffe[15]                                               ; 4       ;
; FIFOFull~input                                                                                                                                                             ; 3       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_07h:auto_generated|op_1~2                                                           ; 3       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[9]                                                 ; 3       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u8|xordvalue[13]                                                                                              ; 3       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u7|xordvalue[13]                                                                                              ; 3       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u24|xordvalue[7]                                                                                              ; 3       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u27|xordvalue[6]                                                                                              ; 3       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_fxx:ux003|lpm_add_sub:acc|add_sub_v6h:auto_generated|pipeline_dffe[11]                                                   ; 3       ;
; DigitalDemodulation:b2v_inst9|DemodCtrl:b2v_inst1|Stat.0000                                                                                                                ; 3       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[12]                                                                                                     ; 3       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[14]                                                                                                     ; 3       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[15]                                                                                                     ; 3       ;
; DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|zaccum_92l:zaccum2|accum_bcl:accum|acc_ffa[16]  ; 3       ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|a_graycounter_rjc:wrptr_g1p|_~2                                            ; 3       ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter8a11                                    ; 3       ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter8a12                                    ; 3       ;
; SamplingCtrl:b2v_inst13|Stat1.0001                                                                                                                                         ; 3       ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|a_graycounter_u57:rdptr_g1p|_~2                                            ; 3       ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|cntr_t2e:cntr_b|counter_reg_bit[0]                                         ; 3       ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|cmpr_h66:wrfull_eq_comp|aneb_result_wire[0]~7                              ; 3       ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|cmpr_h66:wrfull_eq_comp|aneb_result_wire[0]~4                              ; 3       ;
; SysInit:b2v_inst3|LessThan0~3                                                                                                                                              ; 3       ;
; DigitalDemodulation:b2v_inst9|DemodCtrl:b2v_inst1|Equal0~0                                                                                                                 ; 3       ;
; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|measNum[5]                                                                                                                      ; 3       ;
; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|measNum[4]                                                                                                                      ; 3       ;
; MasterStateMachine:b2v_inst8|EnSingle~3                                                                                                                                    ; 3       ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|cmpr_h66:rdempty_eq_comp|aneb_result_wire[0]~7                             ; 3       ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|alt_synch_pipe_4md:rs_dgwp|dffpipe_8f9:dffpipe9|dffe11a[1]                 ; 3       ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|rdptr_g[0]                                                                 ; 3       ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|rdptr_g[3]                                                                 ; 3       ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|cmpr_h66:rdempty_eq_comp|aneb_result_wire[0]~4                             ; 3       ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|alt_synch_pipe_4md:rs_dgwp|dffpipe_8f9:dffpipe9|dffe11a[4]                 ; 3       ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|alt_synch_pipe_4md:rs_dgwp|dffpipe_8f9:dffpipe9|dffe11a[7]                 ; 3       ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|rdptr_g[6]                                                                 ; 3       ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|rdptr_g[9]                                                                 ; 3       ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|alt_synch_pipe_4md:rs_dgwp|dffpipe_8f9:dffpipe9|dffe11a[11]                ; 3       ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|alt_synch_pipe_4md:rs_dgwp|dffpipe_8f9:dffpipe9|dffe11a[10]                ; 3       ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|alt_synch_pipe_4md:rs_dgwp|dffpipe_8f9:dffpipe9|dffe11a[12]                ; 3       ;
; DDSRef:b2v_inst6|Stat[0]~1                                                                                                                                                 ; 3       ;
; MasterStateMachine:b2v_inst8|always0~1                                                                                                                                     ; 3       ;
; SysIndicators:b2v_inst|Equal0~6                                                                                                                                            ; 3       ;
; SysIndicators:b2v_inst|Stat.0001                                                                                                                                           ; 3       ;
; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|Selector4~1                                                                                                                     ; 3       ;
; MasterStateMachine:b2v_inst8|EnData                                                                                                                                        ; 3       ;
; MasterStateMachine:b2v_inst8|EnTwin                                                                                                                                        ; 3       ;
; MasterStateMachine:b2v_inst8|EnSingle                                                                                                                                      ; 3       ;
; USBCtrl:b2v_inst15|StatW.0010                                                                                                                                              ; 3       ;
; USBCtrl:b2v_inst15|StatR.0001                                                                                                                                              ; 3       ;
; USBCtrl:b2v_inst15|StatW.0011                                                                                                                                              ; 3       ;
; DDSRef:b2v_inst6|Stat[0]~0                                                                                                                                                 ; 3       ;
; SysInit:b2v_inst3|TrigOut                                                                                                                                                  ; 3       ;
; SysIndicators:b2v_inst|Trig                                                                                                                                                ; 3       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|dop_reg:dop|sin_o[13]                                                                                                            ; 3       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_4jm:auto_generated|cntr_j7h:cntr3|counter_comb_bita1~0                       ; 3       ;
; DigitalDemodulation:b2v_inst9|DemodCtrl:b2v_inst1|DataOut[13]                                                                                                              ; 3       ;
; DigitalDemodulation:b2v_inst9|DemodCtrl:b2v_inst1|DataOut[12]                                                                                                              ; 3       ;
; DigitalDemodulation:b2v_inst9|DemodCtrl:b2v_inst1|DataOut[11]                                                                                                              ; 3       ;
; DigitalDemodulation:b2v_inst9|DemodCtrl:b2v_inst1|DataOut[10]                                                                                                              ; 3       ;
; DigitalDemodulation:b2v_inst9|DemodCtrl:b2v_inst1|DataOut[9]                                                                                                               ; 3       ;
; DigitalDemodulation:b2v_inst9|DemodCtrl:b2v_inst1|DataOut[8]                                                                                                               ; 3       ;
; DigitalDemodulation:b2v_inst9|DemodCtrl:b2v_inst1|DataOut[7]                                                                                                               ; 3       ;
; DigitalDemodulation:b2v_inst9|DemodCtrl:b2v_inst1|DataOut[6]                                                                                                               ; 3       ;
; DigitalDemodulation:b2v_inst9|DemodCtrl:b2v_inst1|DataOut[5]                                                                                                               ; 3       ;
; DigitalDemodulation:b2v_inst9|DemodCtrl:b2v_inst1|DataOut[4]                                                                                                               ; 3       ;
; DigitalDemodulation:b2v_inst9|DemodCtrl:b2v_inst1|DataOut[3]                                                                                                               ; 3       ;
; DigitalDemodulation:b2v_inst9|DemodCtrl:b2v_inst1|DataOut[2]                                                                                                               ; 3       ;
; DigitalDemodulation:b2v_inst9|DemodCtrl:b2v_inst1|DataOut[1]                                                                                                               ; 3       ;
; DigitalDemodulation:b2v_inst9|DemodCtrl:b2v_inst1|DataOut[0]                                                                                                               ; 3       ;
; DigitalDemodulation:b2v_inst9|DemodCtrl:b2v_inst1|Cnt[0]                                                                                                                   ; 3       ;
; DigitalDemodulation:b2v_inst9|DemodCtrl:b2v_inst1|Cnt[1]                                                                                                                   ; 3       ;
; DigitalDemodulation:b2v_inst9|DemodCtrl:b2v_inst1|Cnt[2]                                                                                                                   ; 3       ;
; DigitalDemodulation:b2v_inst9|DemodCtrl:b2v_inst1|Cnt[4]                                                                                                                   ; 3       ;
; DigitalDemodulation:b2v_inst9|DemodCtrl:b2v_inst1|Cnt[5]                                                                                                                   ; 3       ;
; DigitalDemodulation:b2v_inst9|DemodCtrl:b2v_inst1|Cnt[3]                                                                                                                   ; 3       ;
; DigitalDemodulation:b2v_inst9|DemodCtrl:b2v_inst1|Cnt[6]                                                                                                                   ; 3       ;
; DigitalDemodulation:b2v_inst9|DemodCtrl:b2v_inst1|Cnt[8]                                                                                                                   ; 3       ;
; DigitalDemodulation:b2v_inst9|DemodCtrl:b2v_inst1|Cnt[9]                                                                                                                   ; 3       ;
; DigitalDemodulation:b2v_inst9|DemodCtrl:b2v_inst1|Cnt[10]                                                                                                                  ; 3       ;
; DigitalDemodulation:b2v_inst9|DemodCtrl:b2v_inst1|Cnt[7]                                                                                                                   ; 3       ;
; DigitalDemodulation:b2v_inst7|DemodCtrl:b2v_inst1|Cnt[0]                                                                                                                   ; 3       ;
; DigitalDemodulation:b2v_inst7|DemodCtrl:b2v_inst1|Cnt[1]                                                                                                                   ; 3       ;
; DigitalDemodulation:b2v_inst7|DemodCtrl:b2v_inst1|Cnt[2]                                                                                                                   ; 3       ;
; DigitalDemodulation:b2v_inst7|DemodCtrl:b2v_inst1|Cnt[4]                                                                                                                   ; 3       ;
; DigitalDemodulation:b2v_inst7|DemodCtrl:b2v_inst1|Cnt[5]                                                                                                                   ; 3       ;
; DigitalDemodulation:b2v_inst7|DemodCtrl:b2v_inst1|Cnt[3]                                                                                                                   ; 3       ;
; DigitalDemodulation:b2v_inst7|DemodCtrl:b2v_inst1|Cnt[6]                                                                                                                   ; 3       ;
; DigitalDemodulation:b2v_inst7|DemodCtrl:b2v_inst1|Cnt[8]                                                                                                                   ; 3       ;
; DigitalDemodulation:b2v_inst7|DemodCtrl:b2v_inst1|Cnt[9]                                                                                                                   ; 3       ;
; DigitalDemodulation:b2v_inst7|DemodCtrl:b2v_inst1|Cnt[10]                                                                                                                  ; 3       ;
; DigitalDemodulation:b2v_inst7|DemodCtrl:b2v_inst1|Cnt[7]                                                                                                                   ; 3       ;
; SamplingCtrl:b2v_inst13|tempUSBData[16]~30                                                                                                                                 ; 3       ;
; DigitalDemodulation:b2v_inst9|DemodCtrl:b2v_inst1|Cnt1[0]                                                                                                                  ; 3       ;
; DigitalDemodulation:b2v_inst9|DemodCtrl:b2v_inst1|Cnt1[1]                                                                                                                  ; 3       ;
; DigitalDemodulation:b2v_inst9|DemodCtrl:b2v_inst1|Cnt1[3]                                                                                                                  ; 3       ;
; DigitalDemodulation:b2v_inst9|DemodCtrl:b2v_inst1|Cnt1[2]                                                                                                                  ; 3       ;
; DigitalDemodulation:b2v_inst9|DemodCtrl:b2v_inst1|Cnt1[4]                                                                                                                  ; 3       ;
; DigitalDemodulation:b2v_inst9|DemodCtrl:b2v_inst1|Cnt1[5]                                                                                                                  ; 3       ;
; DigitalDemodulation:b2v_inst9|DemodCtrl:b2v_inst1|Cnt1[6]                                                                                                                  ; 3       ;
; DigitalDemodulation:b2v_inst9|DemodCtrl:b2v_inst1|Cnt1[7]                                                                                                                  ; 3       ;
; DigitalDemodulation:b2v_inst7|DemodCtrl:b2v_inst1|Cnt1[0]                                                                                                                  ; 3       ;
; DigitalDemodulation:b2v_inst7|DemodCtrl:b2v_inst1|Cnt1[1]                                                                                                                  ; 3       ;
; DigitalDemodulation:b2v_inst7|DemodCtrl:b2v_inst1|Cnt1[3]                                                                                                                  ; 3       ;
; DigitalDemodulation:b2v_inst7|DemodCtrl:b2v_inst1|Cnt1[2]                                                                                                                  ; 3       ;
; DigitalDemodulation:b2v_inst7|DemodCtrl:b2v_inst1|Cnt1[4]                                                                                                                  ; 3       ;
; DigitalDemodulation:b2v_inst7|DemodCtrl:b2v_inst1|Cnt1[5]                                                                                                                  ; 3       ;
; DigitalDemodulation:b2v_inst7|DemodCtrl:b2v_inst1|Cnt1[6]                                                                                                                  ; 3       ;
; DigitalDemodulation:b2v_inst7|DemodCtrl:b2v_inst1|Cnt1[7]                                                                                                                  ; 3       ;
; SysInit:b2v_inst3|Temp[4]                                                                                                                                                  ; 3       ;
; FIFOEmp~input                                                                                                                                                              ; 2       ;
; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|switchSel~8                                                                                                                     ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u3|a[14]                                                                                                      ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0|add_sub_iqg:auto_generated|op_1~4                                                           ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0|add_sub_iqg:auto_generated|op_1~2                                                           ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[2]                                                 ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[4]                                                 ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[5]                                                 ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[7]                                                 ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[8]                                                 ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[10]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[11]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[13]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[0]                                                 ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[2]                                                 ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[3]                                                 ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[4]                                                 ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[5]                                                 ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[6]                                                 ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[7]                                                 ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[8]                                                 ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[9]                                                 ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[10]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[11]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[12]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[13]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u7|xordvalue[7]                                                                                               ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u7|xordvalue[10]                                                                                              ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[3]                                                                                                      ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u30|xordvalue[5]                                                                                              ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u33|xordvalue[4]                                                                                              ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u36|xordvalue[3]                                                                                              ; 2       ;
; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|WideNor0                                                                                                                        ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u39|xordvalue[2]                                                                                              ; 2       ;
; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|Ch1En                                                                                                                           ; 2       ;
; DigitalDemodulation:b2v_inst9|DemodCtrl:b2v_inst1|Equal2~2                                                                                                                 ; 2       ;
; DigitalDemodulation:b2v_inst9|DemodCtrl:b2v_inst1|Equal2~1                                                                                                                 ; 2       ;
; DigitalDemodulation:b2v_inst9|DemodCtrl:b2v_inst1|Equal2~0                                                                                                                 ; 2       ;
; DigitalDemodulation:b2v_inst7|DemodCtrl:b2v_inst1|DemodEn~2                                                                                                                ; 2       ;
; DigitalDemodulation:b2v_inst9|DemodCtrl:b2v_inst1|Equal0~2                                                                                                                 ; 2       ;
; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|Ch2En                                                                                                                           ; 2       ;
; DigitalDemodulation:b2v_inst7|DemodCtrl:b2v_inst1|Equal2~2                                                                                                                 ; 2       ;
; DigitalDemodulation:b2v_inst7|DemodCtrl:b2v_inst1|Equal2~1                                                                                                                 ; 2       ;
; DigitalDemodulation:b2v_inst7|DemodCtrl:b2v_inst1|Equal2~0                                                                                                                 ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[11]                                                                                                     ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[13]                                                                                                     ; 2       ;
; DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst9|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|zaccum_92l:zaccum2|accum_bcl:accum|acc_ffa[16] ; 2       ;
; DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst9|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|zaccum_92l:zaccum2|accum_bcl:accum|acc_ffa[18] ; 2       ;
; DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst9|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|zaccum_92l:zaccum2|accum_bcl:accum|acc_ffa[17] ; 2       ;
; DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst9|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|zaccum_92l:zaccum2|accum_bcl:accum|acc_ffa[19] ; 2       ;
; DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst9|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|zaccum_92l:zaccum2|accum_bcl:accum|acc_ffa[20] ; 2       ;
; DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst9|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|zaccum_92l:zaccum2|accum_bcl:accum|acc_ffa[21] ; 2       ;
; DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst9|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|zaccum_92l:zaccum2|accum_bcl:accum|acc_ffa[22] ; 2       ;
; DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst9|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|zaccum_92l:zaccum2|accum_bcl:accum|acc_ffa[23] ; 2       ;
; DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst9|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|zaccum_92l:zaccum2|accum_bcl:accum|acc_ffa[24] ; 2       ;
; DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst9|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|zaccum_92l:zaccum2|accum_bcl:accum|acc_ffa[26] ; 2       ;
; DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst9|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|zaccum_92l:zaccum2|accum_bcl:accum|acc_ffa[25] ; 2       ;
; DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst9|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|zaccum_92l:zaccum2|accum_bcl:accum|acc_ffa[27] ; 2       ;
; DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst9|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|zaccum_92l:zaccum2|accum_bcl:accum|acc_ffa[28] ; 2       ;
; DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst9|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|zaccum_92l:zaccum2|accum_bcl:accum|acc_ffa[29] ; 2       ;
; DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|zaccum_92l:zaccum2|accum_bcl:accum|acc_ffa[1]   ; 2       ;
; DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|zaccum_92l:zaccum2|accum_bcl:accum|acc_ffa[0]   ; 2       ;
; DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|zaccum_92l:zaccum2|accum_bcl:accum|acc_ffa[2]   ; 2       ;
; DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|zaccum_92l:zaccum2|accum_bcl:accum|acc_ffa[3]   ; 2       ;
; DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|zaccum_92l:zaccum2|accum_bcl:accum|acc_ffa[4]   ; 2       ;
; DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|zaccum_92l:zaccum2|accum_bcl:accum|acc_ffa[5]   ; 2       ;
; DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|zaccum_92l:zaccum2|accum_bcl:accum|acc_ffa[6]   ; 2       ;
; DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|zaccum_92l:zaccum2|accum_bcl:accum|acc_ffa[7]   ; 2       ;
; DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|zaccum_92l:zaccum2|accum_bcl:accum|acc_ffa[8]   ; 2       ;
; DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|zaccum_92l:zaccum2|accum_bcl:accum|acc_ffa[9]   ; 2       ;
; DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|zaccum_92l:zaccum2|accum_bcl:accum|acc_ffa[10]  ; 2       ;
; DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|zaccum_92l:zaccum2|accum_bcl:accum|acc_ffa[11]  ; 2       ;
; DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|zaccum_92l:zaccum2|accum_bcl:accum|acc_ffa[12]  ; 2       ;
; DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|zaccum_92l:zaccum2|accum_bcl:accum|acc_ffa[13]  ; 2       ;
; DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|zaccum_92l:zaccum2|accum_bcl:accum|acc_ffa[14]  ; 2       ;
; DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|zaccum_92l:zaccum2|accum_bcl:accum|acc_ffa[15]  ; 2       ;
; DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst9|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|zaccum_92l:zaccum2|accum_bcl:accum|acc_ffa[30] ; 2       ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|a_graycounter_rjc:wrptr_g1p|_~3                                            ; 2       ;
; SamplingCtrl:b2v_inst13|Stat.0010                                                                                                                                          ; 2       ;
; DigitalDemodulation:b2v_inst9|DemodCtrl:b2v_inst1|Equal3~2                                                                                                                 ; 2       ;
; DigitalDemodulation:b2v_inst7|DemodCtrl:b2v_inst1|Equal3~2                                                                                                                 ; 2       ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|ram_address_b[13]                                                          ; 2       ;
; SamplingCtrl:b2v_inst13|tempUSBData[31]                                                                                                                                    ; 2       ;
; SamplingCtrl:b2v_inst13|tempUSBData[15]                                                                                                                                    ; 2       ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|a_graycounter_u57:rdptr_g1p|_~3                                            ; 2       ;
; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|WideNor0~6                                                                                                                      ; 2       ;
; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|WideNor0~5                                                                                                                      ; 2       ;
; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|WideNor0~4                                                                                                                      ; 2       ;
; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|Equal0~2                                                                                                                        ; 2       ;
; SamplingCtrl:b2v_inst13|USBWrite[16]                                                                                                                                       ; 2       ;
; SamplingCtrl:b2v_inst13|USBWrite[0]                                                                                                                                        ; 2       ;
; SamplingCtrl:b2v_inst13|USBWrite[18]                                                                                                                                       ; 2       ;
; SamplingCtrl:b2v_inst13|USBWrite[2]                                                                                                                                        ; 2       ;
; SamplingCtrl:b2v_inst13|USBWrite[17]                                                                                                                                       ; 2       ;
; SamplingCtrl:b2v_inst13|USBWrite[1]                                                                                                                                        ; 2       ;
; SamplingCtrl:b2v_inst13|USBWrite[19]                                                                                                                                       ; 2       ;
; SamplingCtrl:b2v_inst13|USBWrite[3]                                                                                                                                        ; 2       ;
; SamplingCtrl:b2v_inst13|USBWrite[20]                                                                                                                                       ; 2       ;
; SamplingCtrl:b2v_inst13|USBWrite[4]                                                                                                                                        ; 2       ;
; SamplingCtrl:b2v_inst13|USBWrite[21]                                                                                                                                       ; 2       ;
; SamplingCtrl:b2v_inst13|USBWrite[5]                                                                                                                                        ; 2       ;
; SamplingCtrl:b2v_inst13|USBWrite[22]                                                                                                                                       ; 2       ;
; SamplingCtrl:b2v_inst13|USBWrite[6]                                                                                                                                        ; 2       ;
; SamplingCtrl:b2v_inst13|USBWrite[23]                                                                                                                                       ; 2       ;
; SamplingCtrl:b2v_inst13|USBWrite[7]                                                                                                                                        ; 2       ;
; SamplingCtrl:b2v_inst13|USBWrite[24]                                                                                                                                       ; 2       ;
; SamplingCtrl:b2v_inst13|USBWrite[8]                                                                                                                                        ; 2       ;
; SamplingCtrl:b2v_inst13|USBWrite[26]                                                                                                                                       ; 2       ;
; SamplingCtrl:b2v_inst13|USBWrite[10]                                                                                                                                       ; 2       ;
; SamplingCtrl:b2v_inst13|USBWrite[25]                                                                                                                                       ; 2       ;
; SamplingCtrl:b2v_inst13|USBWrite[9]                                                                                                                                        ; 2       ;
; SamplingCtrl:b2v_inst13|USBWrite[27]                                                                                                                                       ; 2       ;
; SamplingCtrl:b2v_inst13|USBWrite[11]                                                                                                                                       ; 2       ;
; SamplingCtrl:b2v_inst13|USBWrite[28]                                                                                                                                       ; 2       ;
; SamplingCtrl:b2v_inst13|USBWrite[12]                                                                                                                                       ; 2       ;
; SamplingCtrl:b2v_inst13|USBWrite[29]                                                                                                                                       ; 2       ;
; SamplingCtrl:b2v_inst13|USBWrite[13]                                                                                                                                       ; 2       ;
; SamplingCtrl:b2v_inst13|USBWrite[30]                                                                                                                                       ; 2       ;
; SamplingCtrl:b2v_inst13|USBWrite[14]                                                                                                                                       ; 2       ;
; SamplingCtrl:b2v_inst13|USBWrite[31]                                                                                                                                       ; 2       ;
; SamplingCtrl:b2v_inst13|USBWrite[15]                                                                                                                                       ; 2       ;
; SamplingCtrl:b2v_inst13|USBWRreq                                                                                                                                           ; 2       ;
; SysInit:b2v_inst3|Temp[0]~5                                                                                                                                                ; 2       ;
; USBCtrl:b2v_inst15|StatR.RDONE                                                                                                                                             ; 2       ;
; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|Equal19~4                                                                                                                       ; 2       ;
; DigitalDemodulation:b2v_inst9|DemodCtrl:b2v_inst1|Equal1~0                                                                                                                 ; 2       ;
; MasterStateMachine:b2v_inst8|tempUSBDat[4]~6                                                                                                                               ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_crd:ux005|Mux1~0                                                                                                             ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cord_2c:cordinv|cordic_y_res_d[12]                                                                                               ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_crd:ux005|Mux2~0                                                                                                             ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cord_2c:cordinv|cordic_y_res_d[11]                                                                                               ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_crd:ux005|Mux3~0                                                                                                             ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cord_2c:cordinv|cordic_y_res_d[10]                                                                                               ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_crd:ux005|Mux4~0                                                                                                             ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cord_2c:cordinv|cordic_y_res_d[9]                                                                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_crd:ux005|Mux5~0                                                                                                             ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cord_2c:cordinv|cordic_y_res_d[8]                                                                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_crd:ux005|Mux6~0                                                                                                             ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cord_2c:cordinv|cordic_y_res_d[7]                                                                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_crd:ux005|Mux7~0                                                                                                             ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cord_2c:cordinv|cordic_y_res_d[6]                                                                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_crd:ux005|Mux8~0                                                                                                             ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cord_2c:cordinv|cordic_y_res_d[5]                                                                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_crd:ux005|Mux9~0                                                                                                             ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cord_2c:cordinv|cordic_y_res_d[4]                                                                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_crd:ux005|Mux10~0                                                                                                            ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cord_2c:cordinv|cordic_y_res_d[3]                                                                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_crd:ux005|Mux11~0                                                                                                            ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cord_2c:cordinv|cordic_y_res_d[2]                                                                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_crd:ux005|Mux12~0                                                                                                            ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cord_2c:cordinv|cordic_y_res_d[1]                                                                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cord_2c:cordinv|cordic_y_res_2c[0]                                                                                               ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cord_2c:cordinv|cordic_x_res_d[0]                                                                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_crd:ux005|Mux0~0                                                                                                             ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cord_2c:cordinv|cordic_y_res_d[13]                                                                                               ; 2       ;
; USBCtrl:b2v_inst15|StatW~16                                                                                                                                                ; 2       ;
; USBCtrl:b2v_inst15|USBRreq~0                                                                                                                                               ; 2       ;
; USBCtrl:b2v_inst15|StatW.0000                                                                                                                                              ; 2       ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|dffpipe_7f9:rs_brp|dffe8a[0]                                               ; 2       ;
; USBCtrl:b2v_inst15|Done                                                                                                                                                    ; 2       ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|cmpr_h66:rdempty_eq_comp|aneb_result_wire[0]                               ; 2       ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|alt_synch_pipe_4md:rs_dgwp|dffpipe_8f9:dffpipe9|dffe11a[0]                 ; 2       ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|alt_synch_pipe_4md:rs_dgwp|dffpipe_8f9:dffpipe9|dffe11a[3]                 ; 2       ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|alt_synch_pipe_4md:rs_dgwp|dffpipe_8f9:dffpipe9|dffe11a[6]                 ; 2       ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|alt_synch_pipe_4md:rs_dgwp|dffpipe_8f9:dffpipe9|dffe11a[9]                 ; 2       ;
; DDSRef:b2v_inst6|WideOr0~0                                                                                                                                                 ; 2       ;
; USBCtrl:b2v_inst15|Receive[0]                                                                                                                                              ; 2       ;
; USBCtrl:b2v_inst15|Receive[1]                                                                                                                                              ; 2       ;
; USBCtrl:b2v_inst15|Receive[2]                                                                                                                                              ; 2       ;
; USBCtrl:b2v_inst15|Receive[7]                                                                                                                                              ; 2       ;
; USBCtrl:b2v_inst15|Receive[3]                                                                                                                                              ; 2       ;
; USBCtrl:b2v_inst15|Receive[4]                                                                                                                                              ; 2       ;
; USBCtrl:b2v_inst15|Receive[5]                                                                                                                                              ; 2       ;
; USBCtrl:b2v_inst15|Receive[6]                                                                                                                                              ; 2       ;
; MasterStateMachine:b2v_inst8|preDatReady                                                                                                                                   ; 2       ;
; MasterStateMachine:b2v_inst8|Selector36~0                                                                                                                                  ; 2       ;
; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|Selector2~0                                                                                                                     ; 2       ;
; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|Selector4~2                                                                                                                     ; 2       ;
; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|Selector5~1                                                                                                                     ; 2       ;
; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|Selector4~0                                                                                                                     ; 2       ;
; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|Selector5~0                                                                                                                     ; 2       ;
; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|Equal1~3                                                                                                                        ; 2       ;
; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|Equal1~1                                                                                                                        ; 2       ;
; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|Equal13~0                                                                                                                       ; 2       ;
; MasterStateMachine:b2v_inst8|tempUSBDat[11]                                                                                                                                ; 2       ;
; USBCtrl:b2v_inst15|StatW.WDONE                                                                                                                                             ; 2       ;
; USBCtrl:b2v_inst15|StatW.0001                                                                                                                                              ; 2       ;
; USBCtrl:b2v_inst15|Equal0~4                                                                                                                                                ; 2       ;
; USBCtrl:b2v_inst15|tempData[0]                                                                                                                                             ; 2       ;
; USBCtrl:b2v_inst15|tempData[2]                                                                                                                                             ; 2       ;
; USBCtrl:b2v_inst15|tempData[1]                                                                                                                                             ; 2       ;
; USBCtrl:b2v_inst15|tempData[3]                                                                                                                                             ; 2       ;
; USBCtrl:b2v_inst15|tempData[4]                                                                                                                                             ; 2       ;
; USBCtrl:b2v_inst15|tempData[5]                                                                                                                                             ; 2       ;
; USBCtrl:b2v_inst15|tempData[6]                                                                                                                                             ; 2       ;
; USBCtrl:b2v_inst15|tempData[7]                                                                                                                                             ; 2       ;
; USBCtrl:b2v_inst15|tempData[8]                                                                                                                                             ; 2       ;
; USBCtrl:b2v_inst15|tempData[10]                                                                                                                                            ; 2       ;
; USBCtrl:b2v_inst15|tempData[9]                                                                                                                                             ; 2       ;
; USBCtrl:b2v_inst15|tempData[11]                                                                                                                                            ; 2       ;
; USBCtrl:b2v_inst15|tempData[12]                                                                                                                                            ; 2       ;
; USBCtrl:b2v_inst15|tempData[13]                                                                                                                                            ; 2       ;
; USBCtrl:b2v_inst15|tempData[14]                                                                                                                                            ; 2       ;
; USBCtrl:b2v_inst15|tempData[15]                                                                                                                                            ; 2       ;
; DDSRef:b2v_inst6|CS~0                                                                                                                                                      ; 2       ;
; SysInit:b2v_inst3|AutoRst                                                                                                                                                  ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|dop_reg:dop|sin_o[12]                                                                                                            ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|dop_reg:dop|sin_o[11]                                                                                                            ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|dop_reg:dop|sin_o[10]                                                                                                            ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|dop_reg:dop|sin_o[9]                                                                                                             ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|dop_reg:dop|sin_o[8]                                                                                                             ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|dop_reg:dop|sin_o[7]                                                                                                             ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|dop_reg:dop|sin_o[6]                                                                                                             ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|dop_reg:dop|sin_o[5]                                                                                                             ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|dop_reg:dop|sin_o[4]                                                                                                             ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|dop_reg:dop|sin_o[3]                                                                                                             ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|dop_reg:dop|sin_o[2]                                                                                                             ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|dop_reg:dop|sin_o[1]                                                                                                             ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|dop_reg:dop|sin_o[0]                                                                                                             ; 2       ;
; USBCtrl:b2v_inst15|USBSloe~0                                                                                                                                               ; 2       ;
; DDSRef:b2v_inst6|WR                                                                                                                                                        ; 2       ;
; DDSRef:b2v_inst6|CS                                                                                                                                                        ; 2       ;
; SysIndicators:b2v_inst|LED2                                                                                                                                                ; 2       ;
; SysIndicators:b2v_inst|LED1                                                                                                                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_4jm:auto_generated|cntr_tnf:cntr1|add_sub6_result_int[2]~4                   ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u8|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[3]                                                 ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u8|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[4]                                                 ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u8|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[5]                                                 ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u8|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[6]                                                 ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u8|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[7]                                                 ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u8|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[8]                                                 ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u8|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[9]                                                 ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u8|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[10]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u8|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[11]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u8|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[12]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u8|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[13]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u7|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[3]                                                 ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u7|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[4]                                                 ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u7|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[5]                                                 ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u7|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[6]                                                 ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u7|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[7]                                                 ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u7|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[8]                                                 ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u7|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[9]                                                 ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u7|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[10]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u7|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[11]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u7|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[12]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u7|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[13]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u11|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[4]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u11|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[5]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u11|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[6]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u11|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[7]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u11|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[8]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u11|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[9]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u11|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[10]                                               ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u11|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[11]                                               ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u11|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[12]                                               ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u11|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[13]                                               ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u10|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[4]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u10|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[5]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u10|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[6]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u10|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[7]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u10|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[8]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u10|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[9]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u10|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[10]                                               ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u10|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[11]                                               ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u10|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[12]                                               ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u10|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[13]                                               ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u14|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[5]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u14|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[6]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u14|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[7]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u14|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[8]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u14|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[9]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u14|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[10]                                               ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u14|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[11]                                               ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u14|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[12]                                               ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u14|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[13]                                               ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u13|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[5]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u13|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[6]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u13|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[7]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u13|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[8]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u13|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[9]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u13|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[10]                                               ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u13|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[11]                                               ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u13|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[12]                                               ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u13|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[13]                                               ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u17|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[6]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u17|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[7]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u17|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[8]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u17|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[9]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u17|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[10]                                               ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u17|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[11]                                               ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u17|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[12]                                               ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u17|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[13]                                               ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u16|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[6]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u16|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[7]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u16|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[8]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u16|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[9]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u16|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[10]                                               ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u16|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[11]                                               ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u16|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[12]                                               ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u16|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[13]                                               ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u20|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[7]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u20|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[8]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u20|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[9]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u20|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[10]                                               ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u20|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[11]                                               ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u20|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[12]                                               ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u20|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[13]                                               ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u19|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[7]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u19|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[8]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u19|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[9]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u19|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[10]                                               ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u19|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[11]                                               ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u19|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[12]                                               ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u19|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[13]                                               ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u23|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[8]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u23|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[9]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u23|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[10]                                               ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u23|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[11]                                               ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u23|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[12]                                               ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u23|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[13]                                               ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u22|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[8]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u22|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[9]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u22|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[10]                                               ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u22|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[11]                                               ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u22|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[12]                                               ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u22|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[13]                                               ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u26|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[9]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u26|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[10]                                               ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u26|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[11]                                               ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u26|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[12]                                               ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u26|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[13]                                               ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u25|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[9]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u25|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[10]                                               ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u25|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[11]                                               ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u25|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[12]                                               ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u25|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[13]                                               ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u29|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[10]                                               ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u29|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[11]                                               ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u29|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[12]                                               ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u29|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[13]                                               ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u28|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[10]                                               ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u28|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[11]                                               ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u28|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[12]                                               ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u28|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[13]                                               ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u32|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[11]                                               ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u32|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[12]                                               ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u32|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[13]                                               ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u31|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[11]                                               ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u31|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[12]                                               ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u31|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[13]                                               ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u35|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[12]                                               ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u35|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[13]                                               ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u34|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[12]                                               ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u34|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[13]                                               ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u38|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[13]                                               ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u37|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[13]                                               ; 2       ;
; SamplingCtrl:b2v_inst13|Add2~28                                                                                                                                            ; 2       ;
; SamplingCtrl:b2v_inst13|Add2~26                                                                                                                                            ; 2       ;
; SamplingCtrl:b2v_inst13|Add2~24                                                                                                                                            ; 2       ;
; SamplingCtrl:b2v_inst13|Add2~22                                                                                                                                            ; 2       ;
; SamplingCtrl:b2v_inst13|Add2~20                                                                                                                                            ; 2       ;
; SamplingCtrl:b2v_inst13|Add2~18                                                                                                                                            ; 2       ;
; SamplingCtrl:b2v_inst13|Add2~16                                                                                                                                            ; 2       ;
; SamplingCtrl:b2v_inst13|Add2~14                                                                                                                                            ; 2       ;
; SamplingCtrl:b2v_inst13|Add2~12                                                                                                                                            ; 2       ;
; SamplingCtrl:b2v_inst13|Add2~10                                                                                                                                            ; 2       ;
; SamplingCtrl:b2v_inst13|Add2~8                                                                                                                                             ; 2       ;
; SamplingCtrl:b2v_inst13|Add2~6                                                                                                                                             ; 2       ;
; SamplingCtrl:b2v_inst13|Add2~4                                                                                                                                             ; 2       ;
; SamplingCtrl:b2v_inst13|Add2~2                                                                                                                                             ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_m3i:auto_generated|pipeline_dffe[11]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_m3i:auto_generated|pipeline_dffe[12]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_m3i:auto_generated|pipeline_dffe[13]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_m3i:auto_generated|pipeline_dffe[14]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_m3i:auto_generated|pipeline_dffe[15]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_m3i:auto_generated|pipeline_dffe[16]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_m3i:auto_generated|pipeline_dffe[17]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_m3i:auto_generated|pipeline_dffe[18]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_m3i:auto_generated|pipeline_dffe[19]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_m3i:auto_generated|pipeline_dffe[20]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_m3i:auto_generated|pipeline_dffe[21]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_m3i:auto_generated|pipeline_dffe[22]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_m3i:auto_generated|pipeline_dffe[23]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_m3i:auto_generated|pipeline_dffe[24]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_m3i:auto_generated|pipeline_dffe[25]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_m3i:auto_generated|pipeline_dffe[26]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_m3i:auto_generated|pipeline_dffe[27]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_m3i:auto_generated|pipeline_dffe[28]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_m3i:auto_generated|pipeline_dffe[29]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_m3i:auto_generated|pipeline_dffe[30]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_m3i:auto_generated|pipeline_dffe[31]                                                ; 2       ;
; SamplingCtrl:b2v_inst13|tempUSBData[16]                                                                                                                                    ; 2       ;
; SamplingCtrl:b2v_inst13|tempUSBData[0]                                                                                                                                     ; 2       ;
; SamplingCtrl:b2v_inst13|tempUSBData[18]                                                                                                                                    ; 2       ;
; SamplingCtrl:b2v_inst13|tempUSBData[2]                                                                                                                                     ; 2       ;
; SamplingCtrl:b2v_inst13|tempUSBData[17]                                                                                                                                    ; 2       ;
; SamplingCtrl:b2v_inst13|tempUSBData[1]                                                                                                                                     ; 2       ;
; SamplingCtrl:b2v_inst13|tempUSBData[19]                                                                                                                                    ; 2       ;
; SamplingCtrl:b2v_inst13|tempUSBData[3]                                                                                                                                     ; 2       ;
; SamplingCtrl:b2v_inst13|tempUSBData[20]                                                                                                                                    ; 2       ;
; SamplingCtrl:b2v_inst13|tempUSBData[4]                                                                                                                                     ; 2       ;
; SamplingCtrl:b2v_inst13|tempUSBData[21]                                                                                                                                    ; 2       ;
; SamplingCtrl:b2v_inst13|tempUSBData[5]                                                                                                                                     ; 2       ;
; SamplingCtrl:b2v_inst13|tempUSBData[22]                                                                                                                                    ; 2       ;
; SamplingCtrl:b2v_inst13|tempUSBData[6]                                                                                                                                     ; 2       ;
; SamplingCtrl:b2v_inst13|tempUSBData[23]                                                                                                                                    ; 2       ;
; SamplingCtrl:b2v_inst13|tempUSBData[7]                                                                                                                                     ; 2       ;
; SamplingCtrl:b2v_inst13|tempUSBData[24]                                                                                                                                    ; 2       ;
; SamplingCtrl:b2v_inst13|tempUSBData[8]                                                                                                                                     ; 2       ;
; SamplingCtrl:b2v_inst13|tempUSBData[26]                                                                                                                                    ; 2       ;
; SamplingCtrl:b2v_inst13|tempUSBData[10]                                                                                                                                    ; 2       ;
; SamplingCtrl:b2v_inst13|tempUSBData[25]                                                                                                                                    ; 2       ;
; SamplingCtrl:b2v_inst13|tempUSBData[9]                                                                                                                                     ; 2       ;
; SamplingCtrl:b2v_inst13|tempUSBData[27]                                                                                                                                    ; 2       ;
; SamplingCtrl:b2v_inst13|tempUSBData[11]                                                                                                                                    ; 2       ;
; SamplingCtrl:b2v_inst13|tempUSBData[28]                                                                                                                                    ; 2       ;
; SamplingCtrl:b2v_inst13|tempUSBData[12]                                                                                                                                    ; 2       ;
; SamplingCtrl:b2v_inst13|tempUSBData[29]                                                                                                                                    ; 2       ;
; SamplingCtrl:b2v_inst13|tempUSBData[13]                                                                                                                                    ; 2       ;
; SamplingCtrl:b2v_inst13|tempUSBData[30]                                                                                                                                    ; 2       ;
; SamplingCtrl:b2v_inst13|tempUSBData[14]                                                                                                                                    ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u40|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[1]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u40|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[0]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u40|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[2]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u40|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[3]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u40|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[4]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u40|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[5]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u40|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[6]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u40|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[7]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u40|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[8]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u40|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[9]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u40|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[10]                                               ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u40|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[11]                                               ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u40|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[12]                                               ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u40|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[13]                                               ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u41|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[1]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u41|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[0]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u41|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[2]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u41|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[3]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u41|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[4]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u41|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[5]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u41|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[6]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u41|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[7]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u41|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[8]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u41|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[9]                                                ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u41|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[10]                                               ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u41|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[11]                                               ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u41|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[12]                                               ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u41|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[13]                                               ; 2       ;
; SysInit:b2v_inst3|Cnt[14]                                                                                                                                                  ; 2       ;
; SysInit:b2v_inst3|Cnt[13]                                                                                                                                                  ; 2       ;
; SysInit:b2v_inst3|Cnt[12]                                                                                                                                                  ; 2       ;
; SysInit:b2v_inst3|Cnt[11]                                                                                                                                                  ; 2       ;
; SysInit:b2v_inst3|Cnt[15]                                                                                                                                                  ; 2       ;
; SysInit:b2v_inst3|Cnt[10]                                                                                                                                                  ; 2       ;
; SysInit:b2v_inst3|Cnt[9]                                                                                                                                                   ; 2       ;
; SysInit:b2v_inst3|Cnt[8]                                                                                                                                                   ; 2       ;
; SysInit:b2v_inst3|Cnt[7]                                                                                                                                                   ; 2       ;
; SysInit:b2v_inst3|Cnt[4]                                                                                                                                                   ; 2       ;
; SysInit:b2v_inst3|Cnt[3]                                                                                                                                                   ; 2       ;
; SysInit:b2v_inst3|Cnt[5]                                                                                                                                                   ; 2       ;
; SysInit:b2v_inst3|Cnt[6]                                                                                                                                                   ; 2       ;
; SysInit:b2v_inst3|Temp[3]                                                                                                                                                  ; 2       ;
; SysInit:b2v_inst3|Temp[0]                                                                                                                                                  ; 2       ;
; SysInit:b2v_inst3|Temp[2]                                                                                                                                                  ; 2       ;
; SysInit:b2v_inst3|Temp[1]                                                                                                                                                  ; 2       ;
; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|tempIndex[8]                                                                                                                    ; 2       ;
; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|tempIndex[7]                                                                                                                    ; 2       ;
; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|tempIndex[0]                                                                                                                    ; 2       ;
; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|tempIndex[6]                                                                                                                    ; 2       ;
; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|tempIndex[5]                                                                                                                    ; 2       ;
; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|tempIndex[3]                                                                                                                    ; 2       ;
; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|tempIndex[4]                                                                                                                    ; 2       ;
; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|tempIndex[1]                                                                                                                    ; 2       ;
; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|tempIndex[2]                                                                                                                    ; 2       ;
; HoldZeroCtrl:b2v_inst20|periodCnt[7]                                                                                                                                       ; 2       ;
; HoldZeroCtrl:b2v_inst20|periodCnt[6]                                                                                                                                       ; 2       ;
; HoldZeroCtrl:b2v_inst20|periodCnt[5]                                                                                                                                       ; 2       ;
; HoldZeroCtrl:b2v_inst20|periodCnt[4]                                                                                                                                       ; 2       ;
; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|switchAddr[7]                                                                                                                   ; 2       ;
; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|switchAddr[8]                                                                                                                   ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cord_2c:cordinv|cordic_y_res_2c[12]                                                                                              ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cord_2c:cordinv|cordic_y_res_2c[11]                                                                                              ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cord_2c:cordinv|cordic_y_res_2c[10]                                                                                              ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cord_2c:cordinv|cordic_y_res_2c[9]                                                                                               ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cord_2c:cordinv|cordic_y_res_2c[8]                                                                                               ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cord_2c:cordinv|cordic_y_res_2c[7]                                                                                               ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cord_2c:cordinv|cordic_y_res_2c[6]                                                                                               ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cord_2c:cordinv|cordic_y_res_2c[5]                                                                                               ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cord_2c:cordinv|cordic_y_res_2c[4]                                                                                               ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cord_2c:cordinv|cordic_y_res_2c[3]                                                                                               ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cord_2c:cordinv|cordic_y_res_2c[2]                                                                                               ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cord_2c:cordinv|cordic_y_res_2c[1]                                                                                               ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cord_2c:cordinv|cordic_y_res_2c[13]                                                                                              ; 2       ;
; SysIndicators:b2v_inst|Cnt[14]                                                                                                                                             ; 2       ;
; SysIndicators:b2v_inst|Cnt[15]                                                                                                                                             ; 2       ;
; SysIndicators:b2v_inst|Cnt[13]                                                                                                                                             ; 2       ;
; SysIndicators:b2v_inst|Cnt[12]                                                                                                                                             ; 2       ;
; SysIndicators:b2v_inst|Cnt[9]                                                                                                                                              ; 2       ;
; SysIndicators:b2v_inst|Cnt[11]                                                                                                                                             ; 2       ;
; SysIndicators:b2v_inst|Cnt[10]                                                                                                                                             ; 2       ;
; SysIndicators:b2v_inst|Cnt[8]                                                                                                                                              ; 2       ;
; SysIndicators:b2v_inst|Cnt[6]                                                                                                                                              ; 2       ;
; SysIndicators:b2v_inst|Cnt[7]                                                                                                                                              ; 2       ;
; SysIndicators:b2v_inst|Cnt[5]                                                                                                                                              ; 2       ;
; SysIndicators:b2v_inst|Cnt[4]                                                                                                                                              ; 2       ;
; SysIndicators:b2v_inst|Cnt[3]                                                                                                                                              ; 2       ;
; SysIndicators:b2v_inst|Cnt[2]                                                                                                                                              ; 2       ;
; SysIndicators:b2v_inst|Cnt[1]                                                                                                                                              ; 2       ;
; SysIndicators:b2v_inst|Cnt[0]                                                                                                                                              ; 2       ;
; SysIndicators:b2v_inst|Cnt[19]                                                                                                                                             ; 2       ;
; SysIndicators:b2v_inst|Cnt[18]                                                                                                                                             ; 2       ;
; SysIndicators:b2v_inst|Cnt[17]                                                                                                                                             ; 2       ;
; SysIndicators:b2v_inst|Cnt[16]                                                                                                                                             ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_fxx:ux003|lpm_add_sub:acc|add_sub_v6h:auto_generated|pipeline_dffe[11]~feeder                                            ; 1       ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]~feeder                                       ; 1       ;
; DDSRef:b2v_inst6|AD7524Out[7]~feeder                                                                                                                                       ; 1       ;
; DDSRef:b2v_inst6|AD7524Out[6]~feeder                                                                                                                                       ; 1       ;
; DDSRef:b2v_inst6|AD7524Out[5]~feeder                                                                                                                                       ; 1       ;
; DDSRef:b2v_inst6|AD7524Out[4]~feeder                                                                                                                                       ; 1       ;
; DDSRef:b2v_inst6|AD7524Out[3]~feeder                                                                                                                                       ; 1       ;
; DDSRef:b2v_inst6|AD7524Out[2]~feeder                                                                                                                                       ; 1       ;
; DDSRef:b2v_inst6|AD7524Out[1]~feeder                                                                                                                                       ; 1       ;
; DDSRef:b2v_inst6|AD7524Out[0]~feeder                                                                                                                                       ; 1       ;
; AD9240In1[13]~input                                                                                                                                                        ; 1       ;
; AD9240In1[12]~input                                                                                                                                                        ; 1       ;
; AD9240In1[11]~input                                                                                                                                                        ; 1       ;
; AD9240In1[10]~input                                                                                                                                                        ; 1       ;
; AD9240In1[9]~input                                                                                                                                                         ; 1       ;
; AD9240In1[8]~input                                                                                                                                                         ; 1       ;
; AD9240In1[7]~input                                                                                                                                                         ; 1       ;
; AD9240In1[6]~input                                                                                                                                                         ; 1       ;
; AD9240In1[5]~input                                                                                                                                                         ; 1       ;
; AD9240In1[4]~input                                                                                                                                                         ; 1       ;
; AD9240In1[3]~input                                                                                                                                                         ; 1       ;
; AD9240In1[2]~input                                                                                                                                                         ; 1       ;
; AD9240In1[1]~input                                                                                                                                                         ; 1       ;
; AD9240In1[0]~input                                                                                                                                                         ; 1       ;
; inclk0~input                                                                                                                                                               ; 1       ;
; OTR2~input                                                                                                                                                                 ; 1       ;
; OTR1~input                                                                                                                                                                 ; 1       ;
; USBDat[15]~input                                                                                                                                                           ; 1       ;
; USBDat[14]~input                                                                                                                                                           ; 1       ;
; USBDat[13]~input                                                                                                                                                           ; 1       ;
; USBDat[12]~input                                                                                                                                                           ; 1       ;
; USBDat[11]~input                                                                                                                                                           ; 1       ;
; USBDat[10]~input                                                                                                                                                           ; 1       ;
; USBDat[9]~input                                                                                                                                                            ; 1       ;
; USBDat[8]~input                                                                                                                                                            ; 1       ;
; USBDat[7]~input                                                                                                                                                            ; 1       ;
; USBDat[6]~input                                                                                                                                                            ; 1       ;
; USBDat[5]~input                                                                                                                                                            ; 1       ;
; USBDat[4]~input                                                                                                                                                            ; 1       ;
; USBDat[3]~input                                                                                                                                                            ; 1       ;
; USBDat[2]~input                                                                                                                                                            ; 1       ;
; USBDat[1]~input                                                                                                                                                            ; 1       ;
; USBDat[0]~input                                                                                                                                                            ; 1       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u6|xordvalue[13]~0                                                                                            ; 1       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u9|xordvalue[12]~0                                                                                            ; 1       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u12|xordvalue[11]~0                                                                                           ; 1       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u15|xordvalue[10]~0                                                                                           ; 1       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u18|xordvalue[9]~0                                                                                            ; 1       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u21|xordvalue[8]~0                                                                                            ; 1       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u24|xordvalue[7]~0                                                                                            ; 1       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[1]~10                                                                                                   ; 1       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[2]~9                                                                                                    ; 1       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u27|xordvalue[6]~0                                                                                            ; 1       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u30|xordvalue[5]~0                                                                                            ; 1       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[5]~8                                                                                                    ; 1       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[6]~7                                                                                                    ; 1       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u33|xordvalue[4]~0                                                                                            ; 1       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[8]~6                                                                                                    ; 1       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u36|xordvalue[3]~0                                                                                            ; 1       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[9]~5                                                                                                    ; 1       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[10]~4                                                                                                   ; 1       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u39|xordvalue[2]~0                                                                                            ; 1       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[11]~3                                                                                                   ; 1       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[13]~2                                                                                                   ; 1       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[15]~1                                                                                                   ; 1       ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|wrptr_g[0]~0                                                               ; 1       ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|rdptr_b[0]~0                                                               ; 1       ;
; USBCtrl:b2v_inst15|StatR.0000~0                                                                                                                                            ; 1       ;
; PGACtrl:b2v_inst12|PGA2[1]~1                                                                                                                                               ; 1       ;
; PGACtrl:b2v_inst12|PGA2[0]~0                                                                                                                                               ; 1       ;
; PGACtrl:b2v_inst12|PGA1[1]~1                                                                                                                                               ; 1       ;
; PGACtrl:b2v_inst12|PGA1[0]~0                                                                                                                                               ; 1       ;
; SwitchCtrl:b2v_inst14|SwitchMux:b2v_inst14|lpm_mux:LPM_MUX_component|mux_9tc:auto_generated|muxlut_result2w~3                                                              ; 1       ;
; SwitchCtrl:b2v_inst14|SwitchMux:b2v_inst14|lpm_mux:LPM_MUX_component|mux_9tc:auto_generated|muxlut_result2w~2                                                              ; 1       ;
; SwitchCtrl:b2v_inst14|SwitchMux:b2v_inst14|lpm_mux:LPM_MUX_component|mux_9tc:auto_generated|muxlut_result3w~4                                                              ; 1       ;
; SwitchCtrl:b2v_inst14|SwitchMux:b2v_inst14|lpm_mux:LPM_MUX_component|mux_9tc:auto_generated|muxlut_result3w~3                                                              ; 1       ;
; SwitchCtrl:b2v_inst14|SwitchMux:b2v_inst14|lpm_mux:LPM_MUX_component|mux_9tc:auto_generated|muxlut_result4w~3                                                              ; 1       ;
; SwitchCtrl:b2v_inst14|SwitchMux:b2v_inst14|lpm_mux:LPM_MUX_component|mux_9tc:auto_generated|muxlut_result4w~2                                                              ; 1       ;
; SwitchCtrl:b2v_inst14|SwitchMux:b2v_inst14|lpm_mux:LPM_MUX_component|mux_9tc:auto_generated|muxlut_result6w~3                                                              ; 1       ;
; SwitchCtrl:b2v_inst14|SwitchMux:b2v_inst14|lpm_mux:LPM_MUX_component|mux_9tc:auto_generated|muxlut_result6w~2                                                              ; 1       ;
; SwitchCtrl:b2v_inst14|SwitchMux:b2v_inst14|lpm_mux:LPM_MUX_component|mux_9tc:auto_generated|muxlut_result10w~3                                                             ; 1       ;
; SwitchCtrl:b2v_inst14|SwitchMux:b2v_inst14|lpm_mux:LPM_MUX_component|mux_9tc:auto_generated|muxlut_result10w~2                                                             ; 1       ;
; SwitchCtrl:b2v_inst14|SwitchMux:b2v_inst14|lpm_mux:LPM_MUX_component|mux_9tc:auto_generated|muxlut_result12w~3                                                             ; 1       ;
; SwitchCtrl:b2v_inst14|SwitchMux:b2v_inst14|lpm_mux:LPM_MUX_component|mux_9tc:auto_generated|muxlut_result12w~2                                                             ; 1       ;
; SwitchCtrl:b2v_inst14|SwitchMux:b2v_inst14|lpm_mux:LPM_MUX_component|mux_9tc:auto_generated|muxlut_result16w~3                                                             ; 1       ;
; SwitchCtrl:b2v_inst14|SwitchMux:b2v_inst14|lpm_mux:LPM_MUX_component|mux_9tc:auto_generated|muxlut_result16w~2                                                             ; 1       ;
; SwitchCtrl:b2v_inst14|SwitchMux:b2v_inst14|lpm_mux:LPM_MUX_component|mux_9tc:auto_generated|muxlut_result18w~3                                                             ; 1       ;
; SwitchCtrl:b2v_inst14|SwitchMux:b2v_inst14|lpm_mux:LPM_MUX_component|mux_9tc:auto_generated|muxlut_result18w~2                                                             ; 1       ;
; SwitchCtrl:b2v_inst14|SwitchMux:b2v_inst14|lpm_mux:LPM_MUX_component|mux_9tc:auto_generated|muxlut_result20w~3                                                             ; 1       ;
; SwitchCtrl:b2v_inst14|SwitchMux:b2v_inst14|lpm_mux:LPM_MUX_component|mux_9tc:auto_generated|muxlut_result20w~2                                                             ; 1       ;
; SwitchCtrl:b2v_inst14|SwitchMux:b2v_inst14|lpm_mux:LPM_MUX_component|mux_9tc:auto_generated|muxlut_result22w~4                                                             ; 1       ;
; SwitchCtrl:b2v_inst14|SwitchMux:b2v_inst14|lpm_mux:LPM_MUX_component|mux_9tc:auto_generated|muxlut_result22w~3                                                             ; 1       ;
; SwitchCtrl:b2v_inst14|SwitchMux:b2v_inst14|lpm_mux:LPM_MUX_component|mux_9tc:auto_generated|muxlut_result28w~4                                                             ; 1       ;
; SwitchCtrl:b2v_inst14|SwitchMux:b2v_inst14|lpm_mux:LPM_MUX_component|mux_9tc:auto_generated|muxlut_result28w~3                                                             ; 1       ;
; SwitchCtrl:b2v_inst14|SwitchMux:b2v_inst14|lpm_mux:LPM_MUX_component|mux_9tc:auto_generated|muxlut_result34w~3                                                             ; 1       ;
; SwitchCtrl:b2v_inst14|SwitchMux:b2v_inst14|lpm_mux:LPM_MUX_component|mux_9tc:auto_generated|muxlut_result34w~2                                                             ; 1       ;
; SwitchCtrl:b2v_inst14|SwitchMux:b2v_inst14|lpm_mux:LPM_MUX_component|mux_9tc:auto_generated|muxlut_result42w~3                                                             ; 1       ;
; SwitchCtrl:b2v_inst14|SwitchMux:b2v_inst14|lpm_mux:LPM_MUX_component|mux_9tc:auto_generated|muxlut_result42w~2                                                             ; 1       ;
; SwitchCtrl:b2v_inst14|SwitchMux:b2v_inst14|lpm_mux:LPM_MUX_component|mux_9tc:auto_generated|muxlut_result46w~4                                                             ; 1       ;
; SwitchCtrl:b2v_inst14|SwitchMux:b2v_inst14|lpm_mux:LPM_MUX_component|mux_9tc:auto_generated|muxlut_result46w~3                                                             ; 1       ;
; SwitchCtrl:b2v_inst14|SwitchMux:b2v_inst14|lpm_mux:LPM_MUX_component|mux_9tc:auto_generated|muxlut_result48w~3                                                             ; 1       ;
; SwitchCtrl:b2v_inst14|SwitchMux:b2v_inst14|lpm_mux:LPM_MUX_component|mux_9tc:auto_generated|muxlut_result48w~2                                                             ; 1       ;
; SwitchCtrl:b2v_inst14|SwitchMux:b2v_inst14|lpm_mux:LPM_MUX_component|mux_9tc:auto_generated|muxlut_result50w~3                                                             ; 1       ;
; SwitchCtrl:b2v_inst14|SwitchMux:b2v_inst14|lpm_mux:LPM_MUX_component|mux_9tc:auto_generated|muxlut_result50w~2                                                             ; 1       ;
; SwitchCtrl:b2v_inst14|SwitchMux:b2v_inst14|lpm_mux:LPM_MUX_component|mux_9tc:auto_generated|muxlut_result52w~4                                                             ; 1       ;
; SwitchCtrl:b2v_inst14|SwitchMux:b2v_inst14|lpm_mux:LPM_MUX_component|mux_9tc:auto_generated|muxlut_result52w~3                                                             ; 1       ;
; SwitchCtrl:b2v_inst14|SwitchMux:b2v_inst14|lpm_mux:LPM_MUX_component|mux_9tc:auto_generated|muxlut_result54w~4                                                             ; 1       ;
; SwitchCtrl:b2v_inst14|SwitchMux:b2v_inst14|lpm_mux:LPM_MUX_component|mux_9tc:auto_generated|muxlut_result54w~3                                                             ; 1       ;
; SwitchCtrl:b2v_inst14|SwitchMux:b2v_inst14|lpm_mux:LPM_MUX_component|mux_9tc:auto_generated|muxlut_result56w~4                                                             ; 1       ;
; SwitchCtrl:b2v_inst14|SwitchMux:b2v_inst14|lpm_mux:LPM_MUX_component|mux_9tc:auto_generated|muxlut_result56w~3                                                             ; 1       ;
; SwitchCtrl:b2v_inst14|SwitchMux:b2v_inst14|lpm_mux:LPM_MUX_component|mux_9tc:auto_generated|muxlut_result60w~3                                                             ; 1       ;
; SwitchCtrl:b2v_inst14|SwitchMux:b2v_inst14|lpm_mux:LPM_MUX_component|mux_9tc:auto_generated|muxlut_result60w~2                                                             ; 1       ;
; SwitchCtrl:b2v_inst14|SwitchMux:b2v_inst14|lpm_mux:LPM_MUX_component|mux_9tc:auto_generated|muxlut_result62w~3                                                             ; 1       ;
; SwitchCtrl:b2v_inst14|SwitchMux:b2v_inst14|lpm_mux:LPM_MUX_component|mux_9tc:auto_generated|muxlut_result62w~2                                                             ; 1       ;
; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|WideNor0~7                                                                                                                      ; 1       ;
; SamplingCtrl:b2v_inst13|USBWRreq~4                                                                                                                                         ; 1       ;
; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|Selector1~2                                                                                                                     ; 1       ;
; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|WideOr3~2                                                                                                                       ; 1       ;
; MasterStateMachine:b2v_inst8|tempUSBDat[4]~19                                                                                                                              ; 1       ;
; MasterStateMachine:b2v_inst8|EnReserve~5                                                                                                                                   ; 1       ;
; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|switchSel~9                                                                                                                     ; 1       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo[18]                                                                                                         ; 1       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|lpm_add_sub:acc|add_sub_17h:auto_generated|pipeline_dffe[13]                                                   ; 1       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_4jm:auto_generated|cntr_tnf:cntr1|trigger_mux_w[1]~1                         ; 1       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_4jm:auto_generated|cntr_tnf:cntr1|trigger_mux_w[0]~0                         ; 1       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_4jm:auto_generated|cntr_j7h:cntr3|counter_reg_bit[0]                         ; 1       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_4jm:auto_generated|cntr_j7h:cntr3|counter_reg_bit[1]                         ; 1       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+---------------+
; Name                                                                                                                                                    ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                                     ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; Fits in MLABs ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+---------------+
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_2jm:auto_generated|altsyncram_j0b1:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 30           ; 2            ; 30           ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 60     ; 30                          ; 2                           ; 30                          ; 2                           ; 60                  ; 1    ; None                                    ; M9K_X22_Y8_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Old data             ; Old data        ; Old data        ; No - Unknown  ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_4jm:auto_generated|altsyncram_h0b1:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 3            ; 13           ; 3            ; 13           ; yes                    ; no                      ; yes                    ; yes                     ; 39     ; 3                           ; 13                          ; 3                           ; 13                          ; 39                  ; 1    ; None                                    ; M9K_X22_Y12_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Old data             ; Old data        ; Old data        ; No - Unknown  ;
; SwitchCtrl:b2v_inst14|SwitchROM12eS:b2v_inst6|altsyncram:altsyncram_component|altsyncram_smc1:auto_generated|ALTSYNCRAM                                 ; AUTO ; ROM              ; Single Clock ; 128          ; 64           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 8192   ; 128                         ; 64                          ; --                          ; --                          ; 8192                ; 4    ; ./switchFile/switchDataSeries12eCh1.mif ; M9K_X22_Y14_N0, M9K_X33_Y17_N0, M9K_X33_Y16_N0, M9K_X33_Y9_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; SwitchCtrl:b2v_inst14|SwitchROM12eSemi:b2v_inst10|altsyncram:altsyncram_component|altsyncram_h6c1:auto_generated|ALTSYNCRAM                             ; AUTO ; ROM              ; Single Clock ; 64           ; 64           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4096   ; 64                          ; 64                          ; --                          ; --                          ; 4096                ; 2    ; ./switchFile/switchDataSemi12e.mif      ; M9K_X33_Y11_N0, M9K_X33_Y18_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; SwitchCtrl:b2v_inst14|SwitchROM12eTwin:b2v_inst9|altsyncram:altsyncram_component|altsyncram_n8c1:auto_generated|ALTSYNCRAM                              ; AUTO ; ROM              ; Single Clock ; 128          ; 64           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 8192   ; 128                         ; 64                          ; --                          ; --                          ; 8192                ; 4    ; ./switchFile/switchDataTwin12e.mif      ; M9K_X22_Y14_N0, M9K_X33_Y17_N0, M9K_X33_Y16_N0, M9K_X33_Y9_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; SwitchCtrl:b2v_inst14|SwitchROM8eSemi:b2v_inst5|altsyncram:altsyncram_component|altsyncram_05c1:auto_generated|ALTSYNCRAM                               ; AUTO ; ROM              ; Single Clock ; 32           ; 64           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 2048   ; 32                          ; 64                          ; --                          ; --                          ; 2048                ; 6    ; ./switchFile/switchDataSemi8e.mif       ; M9K_X33_Y14_N0, M9K_X33_Y10_N0, M9K_X33_Y15_N0, M9K_X33_Y13_N0, M9K_X33_Y12_N0, M9K_X22_Y16_N0                                                                                                                                                                                                                                                                                                                                                                                                                              ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; SwitchCtrl:b2v_inst14|SwitchROM8eTwin:b2v_inst8|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ALTSYNCRAM                               ; AUTO ; ROM              ; Single Clock ; 32           ; 64           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 2048   ; 32                          ; 64                          ; --                          ; --                          ; 2048                ; 6    ; ./switchFile/switchDataTwin8e.mif       ; M9K_X33_Y14_N0, M9K_X33_Y10_N0, M9K_X33_Y15_N0, M9K_X33_Y13_N0, M9K_X33_Y12_N0, M9K_X22_Y16_N0                                                                                                                                                                                                                                                                                                                                                                                                                              ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; SwitchCtrl:b2v_inst14|SwitchROM:b2v_inst3|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|ALTSYNCRAM                                     ; AUTO ; ROM              ; Single Clock ; 32           ; 64           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 2048   ; 32                          ; 64                          ; --                          ; --                          ; 2048                ; 6    ; ./switchFile/switchDataSeries8eCh1.mif  ; M9K_X33_Y14_N0, M9K_X33_Y10_N0, M9K_X33_Y15_N0, M9K_X33_Y13_N0, M9K_X33_Y12_N0, M9K_X22_Y16_N0                                                                                                                                                                                                                                                                                                                                                                                                                              ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|altsyncram_el31:fifo_ram|ALTSYNCRAM                     ; AUTO ; Simple Dual Port ; Dual Clocks  ; 4096         ; 64           ; 16384        ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 262144 ; 4096                        ; 64                          ; 16384                       ; 16                          ; 262144              ; 32   ; None                                    ; M9K_X22_Y30_N0, M9K_X22_Y28_N0, M9K_X33_Y24_N0, M9K_X33_Y23_N0, M9K_X33_Y27_N0, M9K_X33_Y26_N0, M9K_X22_Y22_N0, M9K_X22_Y23_N0, M9K_X22_Y25_N0, M9K_X22_Y24_N0, M9K_X22_Y13_N0, M9K_X22_Y10_N0, M9K_X22_Y27_N0, M9K_X22_Y26_N0, M9K_X22_Y21_N0, M9K_X22_Y17_N0, M9K_X33_Y30_N0, M9K_X33_Y29_N0, M9K_X22_Y15_N0, M9K_X33_Y7_N0, M9K_X33_Y20_N0, M9K_X33_Y6_N0, M9K_X22_Y18_N0, M9K_X33_Y8_N0, M9K_X22_Y11_N0, M9K_X22_Y20_N0, M9K_X33_Y19_N0, M9K_X22_Y19_N0, M9K_X33_Y21_N0, M9K_X33_Y22_N0, M9K_X33_Y28_N0, M9K_X33_Y25_N0 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |ECTNew|SwitchCtrl:b2v_inst14|SwitchROM12eSemi:b2v_inst10|altsyncram:altsyncram_component|altsyncram_h6c1:auto_generated|ALTSYNCRAM                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)    ;(1010101010101010101010101010101010101010101010101010100010100011) (-377769887) (-1431656285) (-5-5-5-5-5-7-5-13)   ;(1010101010101010101010101010101010101010101010101010001010001011) (-377772917) (-1431657845) (-5-5-5-5-5-13-7-5)   ;(1010101010101010101010101010101010101010101010101000101000101011) (-377789077) (-1431664085) (-5-5-5-5-7-5-13-5)   ;(1010101010101010101010101010101010101010101010000010101010101011) (-378268877) (-1431819605) (-5-5-5-7-13-5-5-5)   ;(1010101010101010101010101010101010101010101000101010101010101011) (-379768877) (-1432180053) (-5-5-5-13-5-5-5-5)   ;(1010101010101010101010101010101010101010100010101010101010101011) (-387768877) (-1433752917) (-5-5-7-5-5-5-5-5)   ;(1010101010101010101010101010101010101010001010101010101010101011) (-417768877) (-1440044373) (-5-5-13-5-5-5-5-5)   ;
;8;(1010101010101010101010101010101010101010101010101010100010001110) (-377769914) (-1431656306) (-5-5-5-5-5-7-7-2)    ;(1010101010101010101010101010101010101010101010101010001000101110) (-377773074) (-1431657938) (-5-5-5-5-5-13-13-2)   ;(1010101010101010101010101010101010101010101010001000101010101110) (-378188874) (-1431795026) (-5-5-5-7-7-5-5-2)   ;(1010101010101010101010101010101010101010101000100010101010101110) (-379868874) (-1432212818) (-5-5-5-13-13-5-5-2)   ;(1010101010101010101010101010101010101010100010101010101010101110) (-387768874) (-1433752914) (-5-5-7-5-5-5-5-2)   ;(1010101010101010101010101010101010101010001010101010101010101110) (-417768874) (-1440044370) (-5-5-13-5-5-5-5-2)   ;(1010101010101010101010101010101010101010101010101010100000111010) (-377770058) (-1431656390) (-5-5-5-5-5-7-12-6)   ;(1010101010101010101010101010101010101010101010001010001010111010) (-378172858) (-1431788870) (-5-5-5-7-5-13-4-6)   ;
;16;(1010101010101010101010101010101010101010101000101000101010111010) (-379788858) (-1432188230) (-5-5-5-13-7-5-4-6)    ;(1010101010101010101010101010101010101010100010100010101010111010) (-387868858) (-1433785670) (-5-5-7-5-13-5-4-6)   ;(1010101010101010101010101010101010101010001010101010101010111010) (-417768858) (-1440044358) (-5-5-13-5-5-5-4-6)   ;(1010101010101010101010101010101010101010101010001010100011101010) (-378169778) (-1431787286) (-5-5-5-7-5-7-1-6)   ;(1010101010101010101010101010101010101010101000101010001011101010) (-379772778) (-1432182038) (-5-5-5-13-5-13-1-6)   ;(1010101010101010101010101010101010101010100010101000101011101010) (-387788778) (-1433761046) (-5-5-7-5-7-5-1-6)   ;(1010101010101010101010101010101010101010001010100010101011101010) (-417868778) (-1440077078) (-5-5-13-5-13-5-1-6)   ;(1010101010101010101010101010101010101010101010001010001110101010) (-378172478) (-1431788630) (-5-5-5-7-5-12-5-6)   ;
;24;(1010101010101010101010101010101010101010101000101000101110101010) (-379788478) (-1432187990) (-5-5-5-13-7-4-5-6)    ;(1010101010101010101010101010101010101010100010100010101110101010) (-387868478) (-1433785430) (-5-5-7-5-13-4-5-6)   ;(1010101010101010101010101010101010101010001010101010101110101010) (-417768478) (-1440044118) (-5-5-13-5-5-4-5-6)   ;(1010101010101010101010101010101010101010101010001000111010101010) (-378186878) (-1431794006) (-5-5-5-7-7-1-5-6)   ;(1010101010101010101010101010101010101010101000100010111010101010) (-379866878) (-1432211798) (-5-5-5-13-13-1-5-6)   ;(1010101010101010101010101010101010101010100010101010111010101010) (-387766878) (-1433751894) (-5-5-7-5-5-1-5-6)   ;(1010101010101010101010101010101010101010001010101010111010101010) (-417766878) (-1440043350) (-5-5-13-5-5-1-5-6)   ;(1010101010101010101010101010101010101010101010000011101010101010) (-378258878) (-1431815510) (-5-5-5-7-12-5-5-6)   ;
;32;(1010101010101010101010101010101010101010101000101011101010101010) (-379758878) (-1432175958) (-5-5-5-13-4-5-5-6)    ;(1010101010101010101010101010101010101010100010101011101010101010) (-387758878) (-1433748822) (-5-5-7-5-4-5-5-6)   ;(1010101010101010101010101010101010101010001010101011101010101010) (-417758878) (-1440040278) (-5-5-13-5-4-5-5-6)   ;(1010101010101010101010101010101010101010101010001110101010101010) (-378128878) (-1431770454) (-5-5-5-7-1-5-5-6)   ;(1010101010101010101010101010101010101010101000101110101010101010) (-379728878) (-1432163670) (-5-5-5-13-1-5-5-6)   ;(1010101010101010101010101010101010101010100010101110101010101010) (-387728878) (-1433736534) (-5-5-7-5-1-5-5-6)   ;(1010101010101010101010101010101010101010001010101110101010101010) (-417728878) (-1440027990) (-5-5-13-5-1-5-5-6)   ;(1010101010101010101010101010101010101010101000111010101010101010) (-379568878) (-1432114518) (-5-5-5-12-5-5-5-6)   ;
;40;(1010101010101010101010101010101010101010100010111010101010101010) (-387568878) (-1433687382) (-5-5-7-4-5-5-5-6)    ;(1010101010101010101010101010101010101010001010111010101010101010) (-417568878) (-1439978838) (-5-5-13-4-5-5-5-6)   ;(1010101010101010101010101010101010101010100011101010101010101010) (-386768878) (-1433490774) (-5-5-7-1-5-5-5-6)   ;(1010101010101010101010101010101010101010001011101010101010101010) (-416768878) (-1439782230) (-5-5-13-1-5-5-5-6)   ;(1010101010101010101010101010101010101010001110101010101010101010) (-413768878) (-1438995798) (-5-5-12-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;
;48;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)    ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;
;56;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)    ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |ECTNew|SwitchCtrl:b2v_inst14|SwitchROM12eS:b2v_inst6|altsyncram:altsyncram_component|altsyncram_smc1:auto_generated|ALTSYNCRAM                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)    ;(1010101010101010101010101010101010101010101010101010101010100011) (-377768887) (-1431655773) (-5-5-5-5-5-5-5-13)   ;(1010101010101010101010101010101010101010101010101010101010001011) (-377768917) (-1431655797) (-5-5-5-5-5-5-7-5)   ;(1010101010101010101010101010101010101010101010101010101000101011) (-377769077) (-1431655893) (-5-5-5-5-5-5-13-5)   ;(1010101010101010101010101010101010101010101010001010101010101011) (-378168877) (-1431786837) (-5-5-5-7-5-5-5-5)   ;(1010101010101010101010101010101010101010101000101010101010101011) (-379768877) (-1432180053) (-5-5-5-13-5-5-5-5)   ;(1010101010101010101010101010101010101010100010101010101010101011) (-387768877) (-1433752917) (-5-5-7-5-5-5-5-5)   ;(1010101010101010101010101010101010101010001010101010101010101011) (-417768877) (-1440044373) (-5-5-13-5-5-5-5-5)   ;
;8;(1010101010101010101010101010100010101010101010101010101010101011) (957557957) (715827883) (2AAAAAAB)    ;(1010101010101010101010101010001010101010101010101010101010101011) (957557957) (715827883) (2AAAAAAB)   ;(1010101010101010101010101000101010101010101010101010101010101011) (957557957) (715827883) (2AAAAAAB)   ;(1010101010101010101010100010101010101010101010101010101010101011) (957557957) (715827883) (2AAAAAAB)   ;(1010101010101010101010101010101010101010101010101010101010001110) (-377768914) (-1431655794) (-5-5-5-5-5-5-7-2)   ;(1010101010101010101010101010101010101010101010101010101000101110) (-377769074) (-1431655890) (-5-5-5-5-5-5-13-2)   ;(1010101010101010101010101010101010101010101010001010101010101110) (-378168874) (-1431786834) (-5-5-5-7-5-5-5-2)   ;(1010101010101010101010101010101010101010101000101010101010101110) (-379768874) (-1432180050) (-5-5-5-13-5-5-5-2)   ;
;16;(1010101010101010101010101010101010101010100010101010101010101110) (-387768874) (-1433752914) (-5-5-7-5-5-5-5-2)    ;(1010101010101010101010101010101010101010001010101010101010101110) (-417768874) (-1440044370) (-5-5-13-5-5-5-5-2)   ;(1010101010101010101010101010100010101010101010101010101010101110) (957557960) (715827886) (2AAAAAAE)   ;(1010101010101010101010101010001010101010101010101010101010101110) (957557960) (715827886) (2AAAAAAE)   ;(1010101010101010101010101000101010101010101010101010101010101110) (957557960) (715827886) (2AAAAAAE)   ;(1010101010101010101010100010101010101010101010101010101010101110) (957557960) (715827886) (2AAAAAAE)   ;(1010101010101010101010101010101010101010101010101010101000111010) (-377769058) (-1431655878) (-5-5-5-5-5-5-12-6)   ;(1010101010101010101010101010101010101010101010001010101010111010) (-378168858) (-1431786822) (-5-5-5-7-5-5-4-6)   ;
;24;(1010101010101010101010101010101010101010101000101010101010111010) (-379768858) (-1432180038) (-5-5-5-13-5-5-4-6)    ;(1010101010101010101010101010101010101010100010101010101010111010) (-387768858) (-1433752902) (-5-5-7-5-5-5-4-6)   ;(1010101010101010101010101010101010101010001010101010101010111010) (-417768858) (-1440044358) (-5-5-13-5-5-5-4-6)   ;(1010101010101010101010101010100010101010101010101010101010111010) (957557976) (715827898) (2AAAAABA)   ;(1010101010101010101010101010001010101010101010101010101010111010) (957557976) (715827898) (2AAAAABA)   ;(1010101010101010101010101000101010101010101010101010101010111010) (957557976) (715827898) (2AAAAABA)   ;(1010101010101010101010100010101010101010101010101010101010111010) (957557976) (715827898) (2AAAAABA)   ;(1010101010101010101010101010101010101010101010001010101011101010) (-378168778) (-1431786774) (-5-5-5-7-5-5-1-6)   ;
;32;(1010101010101010101010101010101010101010101000101010101011101010) (-379768778) (-1432179990) (-5-5-5-13-5-5-1-6)    ;(1010101010101010101010101010101010101010100010101010101011101010) (-387768778) (-1433752854) (-5-5-7-5-5-5-1-6)   ;(1010101010101010101010101010101010101010001010101010101011101010) (-417768778) (-1440044310) (-5-5-13-5-5-5-1-6)   ;(1010101010101010101010101010100010101010101010101010101011101010) (957558056) (715827946) (2AAAAAEA)   ;(1010101010101010101010101010001010101010101010101010101011101010) (957558056) (715827946) (2AAAAAEA)   ;(1010101010101010101010101000101010101010101010101010101011101010) (957558056) (715827946) (2AAAAAEA)   ;(1010101010101010101010100010101010101010101010101010101011101010) (957558056) (715827946) (2AAAAAEA)   ;(1010101010101010101010101010101010101010101000111010101010101010) (-379568878) (-1432114518) (-5-5-5-12-5-5-5-6)   ;
;40;(1010101010101010101010101010101010101010100010111010101010101010) (-387568878) (-1433687382) (-5-5-7-4-5-5-5-6)    ;(1010101010101010101010101010101010101010001010111010101010101010) (-417568878) (-1439978838) (-5-5-13-4-5-5-5-6)   ;(1010101010101010101010101010100010101010101010111010101010101010) (957757956) (715893418) (2AABAAAA)   ;(1010101010101010101010101010001010101010101010111010101010101010) (957757956) (715893418) (2AABAAAA)   ;(1010101010101010101010101000101010101010101010111010101010101010) (957757956) (715893418) (2AABAAAA)   ;(1010101010101010101010100010101010101010101010111010101010101010) (957757956) (715893418) (2AABAAAA)   ;(1010101010101010101010101010101010101010100011101010101010101010) (-386768878) (-1433490774) (-5-5-7-1-5-5-5-6)   ;(1010101010101010101010101010101010101010001011101010101010101010) (-416768878) (-1439782230) (-5-5-13-1-5-5-5-6)   ;
;48;(1010101010101010101010101010100010101010101011101010101010101010) (958557956) (716090026) (2AAEAAAA)    ;(1010101010101010101010101010001010101010101011101010101010101010) (958557956) (716090026) (2AAEAAAA)   ;(1010101010101010101010101000101010101010101011101010101010101010) (958557956) (716090026) (2AAEAAAA)   ;(1010101010101010101010100010101010101010101011101010101010101010) (958557956) (716090026) (2AAEAAAA)   ;(1010101010101010101010101010101010101010001110101010101010101010) (-413768878) (-1438995798) (-5-5-12-5-5-5-5-6)   ;(1010101010101010101010101010100010101010101110101010101010101010) (961557956) (716876458) (2ABAAAAA)   ;(1010101010101010101010101010001010101010101110101010101010101010) (961557956) (716876458) (2ABAAAAA)   ;(1010101010101010101010101000101010101010101110101010101010101010) (961557956) (716876458) (2ABAAAAA)   ;
;56;(1010101010101010101010100010101010101010101110101010101010101010) (961557956) (716876458) (2ABAAAAA)    ;(1010101010101010101010101010100010101010111010101010101010101010) (977557956) (720022186) (2AEAAAAA)   ;(1010101010101010101010101010001010101010111010101010101010101010) (977557956) (720022186) (2AEAAAAA)   ;(1010101010101010101010101000101010101010111010101010101010101010) (977557956) (720022186) (2AEAAAAA)   ;(1010101010101010101010100010101010101010111010101010101010101010) (977557956) (720022186) (2AEAAAAA)   ;(1010101010101010101010101010001110101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101000101110101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010100010101110101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;
;64;(1010101010101010101010101000111010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)    ;(1010101010101010101010100010111010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010100011101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;
;72;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)    ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;
;80;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)    ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;
;88;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)    ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;
;96;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)    ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;
;104;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)    ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;
;112;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)    ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;
;120;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)    ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |ECTNew|SwitchCtrl:b2v_inst14|SwitchROM12eTwin:b2v_inst9|altsyncram:altsyncram_component|altsyncram_n8c1:auto_generated|ALTSYNCRAM                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)    ;(1010101010101010101010101010101010101010101010101010001110100011) (-377772487) (-1431657565) (-5-5-5-5-5-12-5-13)   ;(1010101010101010101010101010101010101010101010101000101110001011) (-377788517) (-1431663733) (-5-5-5-5-7-4-7-5)   ;(1010101010101010101010101010101010101010101010100010101100101011) (-377868677) (-1431688405) (-5-5-5-5-13-4-13-5)   ;(1010101010101010101010101010101010101000101010001010101110101011) (-578168477) (-1465341013) (-5-7-5-7-5-4-5-5)   ;(1010101010101010101010101010101010100010101000101010101110101011) (-1379768477) (-1566397525) (-5-13-5-13-5-4-5-5)   ;(1010101010101010101010101010101010001010100010101010101110101011) (-92801181) (-1970623573) (-7-5-7-5-5-4-5-5)   ;(1010101010101010101010101010101000101010001010101010101110101011) (917558357) (707439531) (2A2AABAB)   ;
;8;(1010101010101010101010001010100010101010101010101010101110101011) (-377768477) (-1431655509) (-5-5-5-5-5-4-5-5)    ;(1010101010101010101000101010001010101010101010101010101110101011) (-377768477) (-1431655509) (-5-5-5-5-5-4-5-5)   ;(1010101010101010100010101000101010101010101010101010101110101011) (-377768477) (-1431655509) (-5-5-5-5-5-4-5-5)   ;(1010101010101010001010100010101010101010101010101010101110101011) (-377768477) (-1431655509) (-5-5-5-5-5-4-5-5)   ;(1010101010101010101010101010101010101010101010101000111010001110) (-377786914) (-1431662962) (-5-5-5-5-7-1-7-2)   ;(1010101010101010101010101010101010101010101010100010111000101110) (-377867074) (-1431687634) (-5-5-5-5-13-1-13-2)   ;(1010101010101010101010101010101010101000101010001010111010101110) (-578166874) (-1465340242) (-5-7-5-7-5-1-5-2)   ;(1010101010101010101010101010101010100010101000101010111010101110) (-1379766874) (-1566396754) (-5-13-5-13-5-1-5-2)   ;
;16;(1010101010101010101010101010101010001010100010101010111010101110) (-92799578) (-1970622802) (-7-5-7-5-5-1-5-2)    ;(1010101010101010101010101010101000101010001010101010111010101110) (917559960) (707440302) (2A2AAEAE)   ;(1010101010101010101010001010100010101010101010101010111010101110) (-377766874) (-1431654738) (-5-5-5-5-5-1-5-2)   ;(1010101010101010101000101010001010101010101010101010111010101110) (-377766874) (-1431654738) (-5-5-5-5-5-1-5-2)   ;(1010101010101010100010101000101010101010101010101010111010101110) (-377766874) (-1431654738) (-5-5-5-5-5-1-5-2)   ;(1010101010101010001010100010101010101010101010101010111010101110) (-377766874) (-1431654738) (-5-5-5-5-5-1-5-2)   ;(1010101010101010101010101010101010101010101010100011101000111010) (-377859058) (-1431684550) (-5-5-5-5-12-5-12-6)   ;(1010101010101010101010101010101010101000101010001011101010111010) (-578158858) (-1465337158) (-5-7-5-7-4-5-4-6)   ;
;24;(1010101010101010101010101010101010100010101000101011101010111010) (-1379758858) (-1566393670) (-5-13-5-13-4-5-4-6)    ;(1010101010101010101010101010101010001010100010101011101010111010) (-92791562) (-1970619718) (-7-5-7-5-4-5-4-6)   ;(1010101010101010101010101010101000101010001010101011101010111010) (917567976) (707443386) (2A2ABABA)   ;(1010101010101010101010001010100010101010101010101011101010111010) (-377758858) (-1431651654) (-5-5-5-5-4-5-4-6)   ;(1010101010101010101000101010001010101010101010101011101010111010) (-377758858) (-1431651654) (-5-5-5-5-4-5-4-6)   ;(1010101010101010100010101000101010101010101010101011101010111010) (-377758858) (-1431651654) (-5-5-5-5-4-5-4-6)   ;(1010101010101010001010100010101010101010101010101011101010111010) (-377758858) (-1431651654) (-5-5-5-5-4-5-4-6)   ;(1010101010101010101010101010101010101000101010001110101011101010) (-578128778) (-1465324822) (-5-7-5-7-1-5-1-6)   ;
;32;(1010101010101010101010101010101010100010101000101110101011101010) (-1379728778) (-1566381334) (-5-13-5-13-1-5-1-6)    ;(1010101010101010101010101010101010001010100010101110101011101010) (-92761482) (-1970607382) (-7-5-7-5-1-5-1-6)   ;(1010101010101010101010101010101000101010001010101110101011101010) (917598056) (707455722) (2A2AEAEA)   ;(1010101010101010101010001010100010101010101010101110101011101010) (-377728778) (-1431639318) (-5-5-5-5-1-5-1-6)   ;(1010101010101010101000101010001010101010101010101110101011101010) (-377728778) (-1431639318) (-5-5-5-5-1-5-1-6)   ;(1010101010101010100010101000101010101010101010101110101011101010) (-377728778) (-1431639318) (-5-5-5-5-1-5-1-6)   ;(1010101010101010001010100010101010101010101010101110101011101010) (-377728778) (-1431639318) (-5-5-5-5-1-5-1-6)   ;(1010101010101010101010101010101010100011101000111010101010101010) (-1279568878) (-1549555030) (-5-12-5-12-5-5-5-6)   ;
;40;(1010101010101010101010101010101010001011100010111010101010101010) (7398418) (-1953781078) (-7-4-7-4-5-5-5-6)    ;(1010101010101010101010101010101000101011001010111010101010101010) (1017757956) (724282026) (2B2BAAAA)   ;(1010101010101010101010001010100010101011101010111010101010101010) (-277568878) (-1414813014) (-5-4-5-4-5-5-5-6)   ;(1010101010101010101000101010001010101011101010111010101010101010) (-277568878) (-1414813014) (-5-4-5-4-5-5-5-6)   ;(1010101010101010100010101000101010101011101010111010101010101010) (-277568878) (-1414813014) (-5-4-5-4-5-5-5-6)   ;(1010101010101010001010100010101010101011101010111010101010101010) (-277568878) (-1414813014) (-5-4-5-4-5-5-5-6)   ;(1010101010101010101010101010101010001110100011101010101010101010) (308198418) (-1903252822) (-7-1-7-1-5-5-5-6)   ;(1010101010101010101010101010101000101110001011101010101010101010) (1318557956) (774810282) (2E2EAAAA)   ;
;48;(1010101010101010101010001010100010101110101011101010101010101010) (23231122) (-1364284758) (-5-1-5-1-5-5-5-6)    ;(1010101010101010101000101010001010101110101011101010101010101010) (23231122) (-1364284758) (-5-1-5-1-5-5-5-6)   ;(1010101010101010100010101000101010101110101011101010101010101010) (23231122) (-1364284758) (-5-1-5-1-5-5-5-6)   ;(1010101010101010001010100010101010101110101011101010101010101010) (23231122) (-1364284758) (-5-1-5-1-5-5-5-6)   ;(1010101010101010101010101010101000111010001110101010101010101010) (-1373409340) (976923306) (3A3AAAAA)   ;(1010101010101010101010001010100010111010101110101010101010101010) (1626231122) (-1162171734) (-4-5-4-5-5-5-5-6)   ;(1010101010101010101000101010001010111010101110101010101010101010) (1626231122) (-1162171734) (-4-5-4-5-5-5-5-6)   ;(1010101010101010100010101000101010111010101110101010101010101010) (1626231122) (-1162171734) (-4-5-4-5-5-5-5-6)   ;
;56;(1010101010101010001010100010101010111010101110101010101010101010) (1626231122) (-1162171734) (-4-5-4-5-5-5-5-6)    ;(1010101010101010101010001010100011101010111010101010101010101010) (1789714770) (-353719638) (-1-5-1-5-5-5-5-6)   ;(1010101010101010101000101010001011101010111010101010101010101010) (1789714770) (-353719638) (-1-5-1-5-5-5-5-6)   ;(1010101010101010100010101000101011101010111010101010101010101010) (1789714770) (-353719638) (-1-5-1-5-5-5-5-6)   ;(1010101010101010001010100010101011101010111010101010101010101010) (1789714770) (-353719638) (-1-5-1-5-5-5-5-6)   ;(1010101010101010101000111010001110101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010100010111000101110101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010001010110010101110101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;
;64;(1010101010101010100011101000111010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)    ;(1010101010101010001011100010111010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010001110100011101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;
;72;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)    ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;
;80;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)    ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;
;88;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)    ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;
;96;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)    ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;
;104;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)    ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;
;112;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)    ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;
;120;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)    ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |ECTNew|SwitchCtrl:b2v_inst14|SwitchROM8eSemi:b2v_inst5|altsyncram:altsyncram_component|altsyncram_05c1:auto_generated|ALTSYNCRAM                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)    ;(1010101010101010101010101010101010101010101010101010100010101011) (-377769877) (-1431656277) (-5-5-5-5-5-7-5-5)   ;(1010101010101010101010101010101010101010101010101010001010100011) (-377772887) (-1431657821) (-5-5-5-5-5-13-5-13)   ;(1010101010101010101010101010101010101010101010101000101010001011) (-377788917) (-1431663989) (-5-5-5-5-7-5-7-5)   ;(1010101010101010101010101010101010101010101010100010101000101011) (-377869077) (-1431688661) (-5-5-5-5-13-5-13-5)   ;(1010101010101010101010101010101010101010101010101010001110100010) (-377772488) (-1431657566) (-5-5-5-5-5-12-5-14)   ;(1010101010101010101010101010101010101010101010101000101110001010) (-377788518) (-1431663734) (-5-5-5-5-7-4-7-6)   ;(1010101010101010101010101010101010101010101010100010101100101010) (-377868678) (-1431688406) (-5-5-5-5-13-4-13-6)   ;
;8;(1010101010101010101010101010101010101010101010101010001010101110) (-377772874) (-1431657810) (-5-5-5-5-5-13-5-2)    ;(1010101010101010101010101010101010101010101010101000101010001110) (-377788914) (-1431663986) (-5-5-5-5-7-5-7-2)   ;(1010101010101010101010101010101010101010101010100010101000101110) (-377869074) (-1431688658) (-5-5-5-5-13-5-13-2)   ;(1010101010101010101010101010101010101010101010101000111010001010) (-377786918) (-1431662966) (-5-5-5-5-7-1-7-6)   ;(1010101010101010101010101010101010101010101010100010111000101010) (-377867078) (-1431687638) (-5-5-5-5-13-1-13-6)   ;(1010101010101010101010101010101010101010101010101000101010111010) (-377788858) (-1431663942) (-5-5-5-5-7-5-4-6)   ;(1010101010101010101010101010101010101010101010100010101000111010) (-377869058) (-1431688646) (-5-5-5-5-13-5-12-6)   ;(1010101010101010101010101010101010101010101010100011101000101010) (-377859078) (-1431684566) (-5-5-5-5-12-5-13-6)   ;
;16;(1010101010101010101010101010101010101010101010100010101011101010) (-377868778) (-1431688470) (-5-5-5-5-13-5-1-6)    ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;
;24;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)    ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |ECTNew|SwitchCtrl:b2v_inst14|SwitchROM:b2v_inst3|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|ALTSYNCRAM                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)    ;(1010101010101010101010101010101010101010101010101010101010100011) (-377768887) (-1431655773) (-5-5-5-5-5-5-5-13)   ;(1010101010101010101010101010101010101010101010101010101010001011) (-377768917) (-1431655797) (-5-5-5-5-5-5-7-5)   ;(1010101010101010101010101010101010101010101010101010101000101011) (-377769077) (-1431655893) (-5-5-5-5-5-5-13-5)   ;(1010101010101010101010101010101010101010101010001010101010101011) (-378168877) (-1431786837) (-5-5-5-7-5-5-5-5)   ;(1010101010101010101010101010101010101010101000101010101010101011) (-379768877) (-1432180053) (-5-5-5-13-5-5-5-5)   ;(1010101010101010101010101010101010101010100010101010101010101011) (-387768877) (-1433752917) (-5-5-7-5-5-5-5-5)   ;(1010101010101010101010101010101010101010001010101010101010101011) (-417768877) (-1440044373) (-5-5-13-5-5-5-5-5)   ;
;8;(1010101010101010101010101010101010101010101010101010101010001110) (-377768914) (-1431655794) (-5-5-5-5-5-5-7-2)    ;(1010101010101010101010101010101010101010101010101010101000101110) (-377769074) (-1431655890) (-5-5-5-5-5-5-13-2)   ;(1010101010101010101010101010101010101010101010001010101010101110) (-378168874) (-1431786834) (-5-5-5-7-5-5-5-2)   ;(1010101010101010101010101010101010101010101000101010101010101110) (-379768874) (-1432180050) (-5-5-5-13-5-5-5-2)   ;(1010101010101010101010101010101010101010100010101010101010101110) (-387768874) (-1433752914) (-5-5-7-5-5-5-5-2)   ;(1010101010101010101010101010101010101010001010101010101010101110) (-417768874) (-1440044370) (-5-5-13-5-5-5-5-2)   ;(1010101010101010101010101010101010101010101010101010101000111010) (-377769058) (-1431655878) (-5-5-5-5-5-5-12-6)   ;(1010101010101010101010101010101010101010101010001010101010111010) (-378168858) (-1431786822) (-5-5-5-7-5-5-4-6)   ;
;16;(1010101010101010101010101010101010101010101000101010101010111010) (-379768858) (-1432180038) (-5-5-5-13-5-5-4-6)    ;(1010101010101010101010101010101010101010100010101010101010111010) (-387768858) (-1433752902) (-5-5-7-5-5-5-4-6)   ;(1010101010101010101010101010101010101010001010101010101010111010) (-417768858) (-1440044358) (-5-5-13-5-5-5-4-6)   ;(1010101010101010101010101010101010101010101010001010101011101010) (-378168778) (-1431786774) (-5-5-5-7-5-5-1-6)   ;(1010101010101010101010101010101010101010101000101010101011101010) (-379768778) (-1432179990) (-5-5-5-13-5-5-1-6)   ;(1010101010101010101010101010101010101010100010101010101011101010) (-387768778) (-1433752854) (-5-5-7-5-5-5-1-6)   ;(1010101010101010101010101010101010101010001010101010101011101010) (-417768778) (-1440044310) (-5-5-13-5-5-5-1-6)   ;(1010101010101010101010101010101010101010101000111010101010101010) (-379568878) (-1432114518) (-5-5-5-12-5-5-5-6)   ;
;24;(1010101010101010101010101010101010101010100010111010101010101010) (-387568878) (-1433687382) (-5-5-7-4-5-5-5-6)    ;(1010101010101010101010101010101010101010001010111010101010101010) (-417568878) (-1439978838) (-5-5-13-4-5-5-5-6)   ;(1010101010101010101010101010101010101010100011101010101010101010) (-386768878) (-1433490774) (-5-5-7-1-5-5-5-6)   ;(1010101010101010101010101010101010101010001011101010101010101010) (-416768878) (-1439782230) (-5-5-13-1-5-5-5-6)   ;(1010101010101010101010101010101010101010001110101010101010101010) (-413768878) (-1438995798) (-5-5-12-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |ECTNew|SwitchCtrl:b2v_inst14|SwitchROM8eTwin:b2v_inst8|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ALTSYNCRAM                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)    ;(1010101010101010101010101010101010101010101010101010001110100011) (-377772487) (-1431657565) (-5-5-5-5-5-12-5-13)   ;(1010101010101010101010101010101010101010101010101000101110001011) (-377788517) (-1431663733) (-5-5-5-5-7-4-7-5)   ;(1010101010101010101010101010101010101010101010100010101100101011) (-377868677) (-1431688405) (-5-5-5-5-13-4-13-5)   ;(1010101010101010101010101010101010101000101010001010101110101011) (-578168477) (-1465341013) (-5-7-5-7-5-4-5-5)   ;(1010101010101010101010101010101010100010101000101010101110101011) (-1379768477) (-1566397525) (-5-13-5-13-5-4-5-5)   ;(1010101010101010101010101010101010001010100010101010101110101011) (-92801181) (-1970623573) (-7-5-7-5-5-4-5-5)   ;(1010101010101010101010101010101000101010001010101010101110101011) (917558357) (707439531) (2A2AABAB)   ;
;8;(1010101010101010101010101010101010101010101010101000111010001110) (-377786914) (-1431662962) (-5-5-5-5-7-1-7-2)    ;(1010101010101010101010101010101010101010101010100010111000101110) (-377867074) (-1431687634) (-5-5-5-5-13-1-13-2)   ;(1010101010101010101010101010101010101000101010001010111010101110) (-578166874) (-1465340242) (-5-7-5-7-5-1-5-2)   ;(1010101010101010101010101010101010100010101000101010111010101110) (-1379766874) (-1566396754) (-5-13-5-13-5-1-5-2)   ;(1010101010101010101010101010101010001010100010101010111010101110) (-92799578) (-1970622802) (-7-5-7-5-5-1-5-2)   ;(1010101010101010101010101010101000101010001010101010111010101110) (917559960) (707440302) (2A2AAEAE)   ;(1010101010101010101010101010101010101010101010100011101000111010) (-377859058) (-1431684550) (-5-5-5-5-12-5-12-6)   ;(1010101010101010101010101010101010101000101010001011101010111010) (-578158858) (-1465337158) (-5-7-5-7-4-5-4-6)   ;
;16;(1010101010101010101010101010101010100010101000101011101010111010) (-1379758858) (-1566393670) (-5-13-5-13-4-5-4-6)    ;(1010101010101010101010101010101010001010100010101011101010111010) (-92791562) (-1970619718) (-7-5-7-5-4-5-4-6)   ;(1010101010101010101010101010101000101010001010101011101010111010) (917567976) (707443386) (2A2ABABA)   ;(1010101010101010101010101010101010101000101010001110101011101010) (-578128778) (-1465324822) (-5-7-5-7-1-5-1-6)   ;(1010101010101010101010101010101010100010101000101110101011101010) (-1379728778) (-1566381334) (-5-13-5-13-1-5-1-6)   ;(1010101010101010101010101010101010001010100010101110101011101010) (-92761482) (-1970607382) (-7-5-7-5-1-5-1-6)   ;(1010101010101010101010101010101000101010001010101110101011101010) (917598056) (707455722) (2A2AEAEA)   ;(1010101010101010101010101010101010100011101000111010101010101010) (-1279568878) (-1549555030) (-5-12-5-12-5-5-5-6)   ;
;24;(1010101010101010101010101010101010001011100010111010101010101010) (7398418) (-1953781078) (-7-4-7-4-5-5-5-6)    ;(1010101010101010101010101010101000101011001010111010101010101010) (1017757956) (724282026) (2B2BAAAA)   ;(1010101010101010101010101010101010001110100011101010101010101010) (308198418) (-1903252822) (-7-1-7-1-5-5-5-6)   ;(1010101010101010101010101010101000101110001011101010101010101010) (1318557956) (774810282) (2E2EAAAA)   ;(1010101010101010101010101010101000111010001110101010101010101010) (-1373409340) (976923306) (3A3AAAAA)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;(1010101010101010101010101010101010101010101010101010101010101010) (-377768878) (-1431655766) (-5-5-5-5-5-5-5-6)   ;


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 0           ; 2                   ; 132               ;
; Simple Multipliers (18-bit)           ; 2           ; 1                   ; 66                ;
; Embedded Multiplier Blocks            ; 2           ; --                  ; 66                ;
; Embedded Multiplier 9-bit elements    ; 4           ; 2                   ; 132               ;
; Signed Embedded Multipliers           ; 0           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 0           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 2           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                                                                             ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst9|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|ded_mult_ef81:ded_mult1|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y20_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst9|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|ded_mult_ef81:ded_mult1|mac_mult3 ;                            ; DSPMULT_X42_Y20_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|ded_mult_ef81:ded_mult1|mac_out4      ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y17_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|ded_mult_ef81:ded_mult1|mac_mult3  ;                            ; DSPMULT_X42_Y17_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+------------------------------------------------+
; Routing Usage Summary                          ;
+-----------------------+------------------------+
; Routing Resource Type ; Usage                  ;
+-----------------------+------------------------+
; Block interconnects   ; 4,489 / 71,559 ( 6 % ) ;
; C16 interconnects     ; 171 / 2,597 ( 7 % )    ;
; C4 interconnects      ; 2,373 / 46,848 ( 5 % ) ;
; Direct links          ; 754 / 71,559 ( 1 % )   ;
; Global clocks         ; 7 / 20 ( 35 % )        ;
; Local interconnects   ; 783 / 24,624 ( 3 % )   ;
; R24 interconnects     ; 144 / 2,496 ( 6 % )    ;
; R4 interconnects      ; 2,896 / 62,424 ( 5 % ) ;
+-----------------------+------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 11.69) ; Number of LABs  (Total = 229) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 22                            ;
; 2                                           ; 11                            ;
; 3                                           ; 8                             ;
; 4                                           ; 6                             ;
; 5                                           ; 5                             ;
; 6                                           ; 4                             ;
; 7                                           ; 5                             ;
; 8                                           ; 3                             ;
; 9                                           ; 3                             ;
; 10                                          ; 5                             ;
; 11                                          ; 5                             ;
; 12                                          ; 7                             ;
; 13                                          ; 4                             ;
; 14                                          ; 10                            ;
; 15                                          ; 26                            ;
; 16                                          ; 105                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.77) ; Number of LABs  (Total = 229) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 174                           ;
; 1 Clock                            ; 165                           ;
; 1 Clock enable                     ; 27                            ;
; 1 Sync. clear                      ; 10                            ;
; 1 Sync. load                       ; 7                             ;
; 2 Async. clears                    ; 3                             ;
; 2 Clock enables                    ; 4                             ;
; 2 Clocks                           ; 15                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 20.04) ; Number of LABs  (Total = 229) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 15                            ;
; 2                                            ; 9                             ;
; 3                                            ; 8                             ;
; 4                                            ; 5                             ;
; 5                                            ; 3                             ;
; 6                                            ; 2                             ;
; 7                                            ; 3                             ;
; 8                                            ; 5                             ;
; 9                                            ; 0                             ;
; 10                                           ; 3                             ;
; 11                                           ; 4                             ;
; 12                                           ; 9                             ;
; 13                                           ; 3                             ;
; 14                                           ; 5                             ;
; 15                                           ; 8                             ;
; 16                                           ; 14                            ;
; 17                                           ; 3                             ;
; 18                                           ; 5                             ;
; 19                                           ; 2                             ;
; 20                                           ; 5                             ;
; 21                                           ; 2                             ;
; 22                                           ; 4                             ;
; 23                                           ; 3                             ;
; 24                                           ; 7                             ;
; 25                                           ; 1                             ;
; 26                                           ; 3                             ;
; 27                                           ; 1                             ;
; 28                                           ; 8                             ;
; 29                                           ; 4                             ;
; 30                                           ; 20                            ;
; 31                                           ; 6                             ;
; 32                                           ; 59                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 9.23) ; Number of LABs  (Total = 229) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 1                             ;
; 1                                               ; 26                            ;
; 2                                               ; 13                            ;
; 3                                               ; 20                            ;
; 4                                               ; 10                            ;
; 5                                               ; 11                            ;
; 6                                               ; 12                            ;
; 7                                               ; 9                             ;
; 8                                               ; 7                             ;
; 9                                               ; 9                             ;
; 10                                              ; 5                             ;
; 11                                              ; 6                             ;
; 12                                              ; 1                             ;
; 13                                              ; 6                             ;
; 14                                              ; 23                            ;
; 15                                              ; 23                            ;
; 16                                              ; 43                            ;
; 17                                              ; 1                             ;
; 18                                              ; 1                             ;
; 19                                              ; 2                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 14.90) ; Number of LABs  (Total = 229) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 2                             ;
; 2                                            ; 3                             ;
; 3                                            ; 11                            ;
; 4                                            ; 22                            ;
; 5                                            ; 9                             ;
; 6                                            ; 7                             ;
; 7                                            ; 7                             ;
; 8                                            ; 6                             ;
; 9                                            ; 3                             ;
; 10                                           ; 5                             ;
; 11                                           ; 4                             ;
; 12                                           ; 7                             ;
; 13                                           ; 4                             ;
; 14                                           ; 3                             ;
; 15                                           ; 7                             ;
; 16                                           ; 5                             ;
; 17                                           ; 21                            ;
; 18                                           ; 19                            ;
; 19                                           ; 11                            ;
; 20                                           ; 22                            ;
; 21                                           ; 7                             ;
; 22                                           ; 5                             ;
; 23                                           ; 3                             ;
; 24                                           ; 10                            ;
; 25                                           ; 7                             ;
; 26                                           ; 6                             ;
; 27                                           ; 4                             ;
; 28                                           ; 5                             ;
; 29                                           ; 1                             ;
; 30                                           ; 1                             ;
; 31                                           ; 0                             ;
; 32                                           ; 2                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 162       ; 0            ; 162       ; 0            ; 0            ; 162       ; 162       ; 0            ; 162       ; 162       ; 0            ; 126          ; 0            ; 0            ; 52           ; 0            ; 126          ; 52           ; 0            ; 0            ; 0            ; 126          ; 0            ; 0            ; 0            ; 0            ; 0            ; 162       ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 162          ; 0         ; 162          ; 162          ; 0         ; 0         ; 162          ; 0         ; 0         ; 162          ; 36           ; 162          ; 162          ; 110          ; 162          ; 36           ; 110          ; 162          ; 162          ; 162          ; 36           ; 162          ; 162          ; 162          ; 162          ; 162          ; 0         ; 162          ; 162          ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; FIFOPf             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USBFlagD           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD9240In2[0]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD9240In2[1]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD9240In2[2]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD9240In2[3]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD9240In2[4]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD9240In2[5]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD9240In2[6]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD9240In2[7]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD9240In2[8]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD9240In2[9]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD9240In2[10]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD9240In2[11]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD9240In2[12]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD9240In2[13]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DDSClk             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED1               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED2               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED3               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED4               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CS                 ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; WR                 ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADCLK2             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADCLK1             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IFClk              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USBInt0            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USBSloe            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USBSlrd            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USBSlwr            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PKTEND             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Sync               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD7524Out[0]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD7524Out[1]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD7524Out[2]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD7524Out[3]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD7524Out[4]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD7524Out[5]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD7524Out[6]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD7524Out[7]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FIFOAdr[0]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FIFOAdr[1]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PGA1[0]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PGA1[1]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PGA1[2]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PGA2[0]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PGA2[1]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PGA2[2]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SineOut[0]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SineOut[1]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SineOut[2]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SineOut[3]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SineOut[4]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SineOut[5]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SineOut[6]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SineOut[7]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SineOut[8]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SineOut[9]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SineOut[10]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SineOut[11]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SineOut[12]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SineOut[13]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SwitchCtrl[0]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SwitchCtrl[1]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SwitchCtrl[2]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SwitchCtrl[3]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SwitchCtrl[4]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SwitchCtrl[5]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SwitchCtrl[6]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SwitchCtrl[7]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SwitchCtrl[8]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SwitchCtrl[9]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SwitchCtrl[10]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SwitchCtrl[11]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SwitchCtrl[12]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SwitchCtrl[13]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SwitchCtrl[14]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SwitchCtrl[15]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SwitchCtrl[16]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SwitchCtrl[17]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SwitchCtrl[18]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SwitchCtrl[19]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SwitchCtrl[20]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SwitchCtrl[21]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SwitchCtrl[22]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SwitchCtrl[23]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SwitchCtrl[24]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SwitchCtrl[25]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SwitchCtrl[26]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SwitchCtrl[27]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SwitchCtrl[28]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SwitchCtrl[29]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SwitchCtrl[30]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SwitchCtrl[31]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SwitchCtrl[32]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SwitchCtrl[33]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SwitchCtrl[34]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SwitchCtrl[35]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SwitchCtrl[36]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SwitchCtrl[37]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SwitchCtrl[38]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SwitchCtrl[39]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SwitchCtrl[40]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SwitchCtrl[41]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SwitchCtrl[42]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SwitchCtrl[43]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SwitchCtrl[44]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SwitchCtrl[45]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SwitchCtrl[46]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SwitchCtrl[47]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SwitchCtrl[48]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SwitchCtrl[49]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SwitchCtrl[50]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SwitchCtrl[51]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SwitchCtrl[52]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SwitchCtrl[53]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SwitchCtrl[54]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SwitchCtrl[55]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SwitchCtrl[56]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SwitchCtrl[57]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SwitchCtrl[58]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SwitchCtrl[59]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SwitchCtrl[60]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SwitchCtrl[61]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SwitchCtrl[62]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SwitchCtrl[63]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USBDat[0]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USBDat[1]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USBDat[2]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USBDat[3]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USBDat[4]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USBDat[5]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USBDat[6]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USBDat[7]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USBDat[8]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USBDat[9]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USBDat[10]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USBDat[11]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USBDat[12]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USBDat[13]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USBDat[14]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USBDat[15]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; OTR1               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; OTR2               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inclk0             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RstBtn             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FIFOFull           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FIFOEmp            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD9240In1[0]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD9240In1[1]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD9240In1[2]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD9240In1[3]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD9240In1[4]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD9240In1[5]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD9240In1[6]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD9240In1[7]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD9240In1[8]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD9240In1[9]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD9240In1[10]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD9240In1[11]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD9240In1[12]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD9240In1[13]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; Unreserved               ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-------------------+
; Source Clock(s)                                                                                                        ; Destination Clock(s)                                            ; Delay Added in ns ;
+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-------------------+
; b2v_inst16|altpll_component|auto_generated|pll1|clk[1]                                                                 ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|dop_reg:dop|sin_o[13] ; 17.6              ;
; b2v_inst16|altpll_component|auto_generated|pll1|clk[2]                                                                 ; b2v_inst16|altpll_component|auto_generated|pll1|clk[2]          ; 2.8               ;
; b2v_inst16|altpll_component|auto_generated|pll1|clk[1],DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|dop_reg:dop|sin_o[13] ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|dop_reg:dop|sin_o[13] ; 1.9               ;
; b2v_inst16|altpll_component|auto_generated|pll1|clk[0]                                                                 ; b2v_inst16|altpll_component|auto_generated|pll1|clk[1]          ; 1.9               ;
+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                    ; Destination Register                                                                                                                                      ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; SamplingCtrl:b2v_inst13|Busy                                                                                                                       ; DigitalDemodulation:b2v_inst7|DemodCtrl:b2v_inst1|DemodEn                                                                                                 ; 1.762             ;
; MasterStateMachine:b2v_inst8|EnTwin                                                                                                                ; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|FrameEnd                                                                                                       ; 1.714             ;
; MasterStateMachine:b2v_inst8|EnSingle                                                                                                              ; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|FrameEnd                                                                                                       ; 1.713             ;
; MasterStateMachine:b2v_inst8|EnData                                                                                                                ; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|FrameEnd                                                                                                       ; 1.705             ;
; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|Ch2En                                                                                                   ; DigitalDemodulation:b2v_inst7|DemodCtrl:b2v_inst1|DemodEn                                                                                                 ; 1.447             ;
; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|Ch1En                                                                                                   ; DigitalDemodulation:b2v_inst9|DemodCtrl:b2v_inst1|DemodEn                                                                                                 ; 1.350             ;
; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|measNum[2]                                                                                              ; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|FrameEnd                                                                                                       ; 0.960             ;
; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|measNum[4]                                                                                              ; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|FrameEnd                                                                                                       ; 0.726             ;
; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|measNum[1]                                                                                              ; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|FrameEnd                                                                                                       ; 0.712             ;
; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|measNum[5]                                                                                              ; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|FrameEnd                                                                                                       ; 0.625             ;
; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|tempIndex[4]                                                                                            ; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|FrameEnd                                                                                                       ; 0.578             ;
; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|tempIndex[3]                                                                                            ; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|FrameEnd                                                                                                       ; 0.578             ;
; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|tempIndex[2]                                                                                            ; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|FrameEnd                                                                                                       ; 0.571             ;
; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|tempIndex[1]                                                                                            ; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|FrameEnd                                                                                                       ; 0.571             ;
; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|tempIndex[6]                                                                                            ; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|FrameEnd                                                                                                       ; 0.522             ;
; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|tempIndex[5]                                                                                            ; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|FrameEnd                                                                                                       ; 0.522             ;
; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|tempIndex[7]                                                                                            ; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|FrameEnd                                                                                                       ; 0.424             ;
; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|tempIndex[0]                                                                                            ; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|FrameEnd                                                                                                       ; 0.424             ;
; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|tempIndex[8]                                                                                            ; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|FrameEnd                                                                                                       ; 0.424             ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[2]           ; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|altsyncram_el31:fifo_ram|ram_block5a30~portb_address_reg0 ; 0.344             ;
; USBCtrl:b2v_inst15|Receive[3]                                                                                                                      ; MasterStateMachine:b2v_inst8|tempUSBDat[3]                                                                                                                ; 0.311             ;
; USBCtrl:b2v_inst15|Receive[7]                                                                                                                      ; MasterStateMachine:b2v_inst8|tempUSBDat[7]                                                                                                                ; 0.311             ;
; USBCtrl:b2v_inst15|Receive[6]                                                                                                                      ; MasterStateMachine:b2v_inst8|tempUSBDat[6]                                                                                                                ; 0.311             ;
; USBCtrl:b2v_inst15|Receive[5]                                                                                                                      ; MasterStateMachine:b2v_inst8|tempUSBDat[5]                                                                                                                ; 0.311             ;
; USBCtrl:b2v_inst15|Receive[4]                                                                                                                      ; MasterStateMachine:b2v_inst8|tempUSBDat[4]                                                                                                                ; 0.311             ;
; USBCtrl:b2v_inst15|Receive[13]                                                                                                                     ; MasterStateMachine:b2v_inst8|tempUSBDat[13]                                                                                                               ; 0.311             ;
; HoldZeroCtrl:b2v_inst20|periodCnt[6]                                                                                                               ; HoldZeroCtrl:b2v_inst20|periodCnt[2]                                                                                                                      ; 0.280             ;
; HoldZeroCtrl:b2v_inst20|periodCnt[5]                                                                                                               ; HoldZeroCtrl:b2v_inst20|periodCnt[2]                                                                                                                      ; 0.280             ;
; HoldZeroCtrl:b2v_inst20|periodCnt[4]                                                                                                               ; HoldZeroCtrl:b2v_inst20|periodCnt[2]                                                                                                                      ; 0.280             ;
; HoldZeroCtrl:b2v_inst20|periodCnt[3]                                                                                                               ; HoldZeroCtrl:b2v_inst20|periodCnt[2]                                                                                                                      ; 0.280             ;
; HoldZeroCtrl:b2v_inst20|periodCnt[7]                                                                                                               ; HoldZeroCtrl:b2v_inst20|periodCnt[2]                                                                                                                      ; 0.280             ;
; HoldZeroCtrl:b2v_inst20|periodCnt[0]                                                                                                               ; HoldZeroCtrl:b2v_inst20|periodCnt[2]                                                                                                                      ; 0.280             ;
; HoldZeroCtrl:b2v_inst20|periodCnt[1]                                                                                                               ; HoldZeroCtrl:b2v_inst20|periodCnt[2]                                                                                                                      ; 0.280             ;
; HoldZeroCtrl:b2v_inst20|periodCnt[2]                                                                                                               ; HoldZeroCtrl:b2v_inst20|periodCnt[2]                                                                                                                      ; 0.280             ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_2jm:auto_generated|cntr_gpf:cntr1|counter_reg_bit[2] ; HoldZeroCtrl:b2v_inst20|periodCnt[2]                                                                                                                      ; 0.267             ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_2jm:auto_generated|cntr_gpf:cntr1|counter_reg_bit[3] ; HoldZeroCtrl:b2v_inst20|periodCnt[2]                                                                                                                      ; 0.267             ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_2jm:auto_generated|cntr_gpf:cntr1|counter_reg_bit[1] ; HoldZeroCtrl:b2v_inst20|periodCnt[2]                                                                                                                      ; 0.267             ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_2jm:auto_generated|cntr_gpf:cntr1|counter_reg_bit[4] ; HoldZeroCtrl:b2v_inst20|periodCnt[2]                                                                                                                      ; 0.267             ;
; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|switchAddr[4]                                                                                           ; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|switchAddr[8]                                                                                                  ; 0.266             ;
; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|switchAddr[1]                                                                                           ; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|switchAddr[8]                                                                                                  ; 0.266             ;
; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|switchAddr[8]                                                                                           ; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|switchAddr[8]                                                                                                  ; 0.211             ;
; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|switchAddr[3]                                                                                           ; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|switchAddr[8]                                                                                                  ; 0.211             ;
; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|switchAddr[2]                                                                                           ; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|switchAddr[8]                                                                                                  ; 0.211             ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|wrptr_g[0]                                         ; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|altsyncram_el31:fifo_ram|ram_block5a2~porta_address_reg0  ; 0.129             ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_2jm:auto_generated|cntr_gpf:cntr1|counter_reg_bit[0] ; HoldZeroCtrl:b2v_inst20|periodCnt[2]                                                                                                                      ; 0.114             ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[5]           ; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|altsyncram_el31:fifo_ram|ram_block5a30~portb_address_reg0 ; 0.085             ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[4]           ; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|altsyncram_el31:fifo_ram|ram_block5a30~portb_address_reg0 ; 0.079             ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[6]           ; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|altsyncram_el31:fifo_ram|ram_block5a30~portb_address_reg0 ; 0.071             ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|altsyncram_el31:fifo_ram|addr_store_b[0]           ; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|altsyncram_el31:fifo_ram|address_reg_b[0]                 ; 0.049             ;
; SamplingCtrl:b2v_inst13|USBWrite[30]                                                                                                               ; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|altsyncram_el31:fifo_ram|ram_block5a14~porta_datain_reg0  ; 0.043             ;
; SamplingCtrl:b2v_inst13|USBWrite[14]                                                                                                               ; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|altsyncram_el31:fifo_ram|ram_block5a14~porta_datain_reg0  ; 0.037             ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[0]           ; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[1]                  ; 0.031             ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u40|xordvalue[13]                                                                     ; HoldZeroCtrl:b2v_inst20|periodCnt[2]                                                                                                                      ; 0.030             ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u28|xordvalue[13]                                                                     ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u28|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[13]                              ; 0.030             ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u25|xordvalue[13]                                                                     ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u25|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[13]                              ; 0.030             ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[13]                        ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u8|a[13]                                                                                     ; 0.030             ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter8a11            ; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter8a12                   ; 0.028             ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter8a6             ; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|a_graycounter_rjc:wrptr_g1p|sub_parity10a[1]              ; 0.028             ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter8a7             ; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|a_graycounter_rjc:wrptr_g1p|sub_parity10a[1]              ; 0.028             ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u41|xordvalue[13]                                                                     ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u41|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[13]                              ; 0.028             ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u35|xordvalue[13]                                                                     ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u35|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[13]                              ; 0.028             ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u26|xordvalue[13]                                                                     ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u26|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[13]                              ; 0.028             ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u11|xordvalue[13]                                                                     ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u11|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[13]                              ; 0.028             ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u12|xordvalue[15]                                                                     ; HoldZeroCtrl:b2v_inst20|periodCnt[2]                                                                                                                      ; 0.028             ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter8a2             ; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter8a12                   ; 0.025             ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter8a1             ; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter8a12                   ; 0.024             ;
; SamplingCtrl:b2v_inst13|USBWrite[18]                                                                                                               ; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|altsyncram_el31:fifo_ram|ram_block5a2~porta_datain_reg0   ; 0.016             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 67 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device EP3C25F324C8 for design "ECTNew"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "altpll0:b2v_inst16|altpll:altpll_component|altpll0_altpll3:auto_generated|pll1" as Cyclone III PLL type
    Info (15099): Implementing clock multiplication of 3, clock division of 2, and phase shift of 0 degrees (0 ps) for altpll0:b2v_inst16|altpll:altpll_component|altpll0_altpll3:auto_generated|wire_pll1_clk[0] port
    Info (15099): Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for altpll0:b2v_inst16|altpll:altpll_component|altpll0_altpll3:auto_generated|wire_pll1_clk[1] port
    Info (15099): Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for altpll0:b2v_inst16|altpll:altpll_component|altpll0_altpll3:auto_generated|wire_pll1_clk[2] port
    Info (15099): Implementing clock multiplication of 1, clock division of 20, and phase shift of 0 degrees (0 ps) for altpll0:b2v_inst16|altpll:altpll_component|altpll0_altpll3:auto_generated|wire_pll1_clk[3] port
    Info (15099): Implementing clock multiplication of 3, clock division of 2, and phase shift of 180 degrees (16667 ps) for altpll0:b2v_inst16|altpll:altpll_component|altpll0_altpll3:auto_generated|wire_pll1_clk[4] port
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP3C40F324C8 is compatible
Info (169124): Fitter converted 4 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H4
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H3
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_bpl1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_9f9:dffpipe12|dffe13a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_8f9:dffpipe9|dffe10a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'ECTNew.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained generated clocks found in the design
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node altpll0:b2v_inst16|altpll:altpll_component|altpll0_altpll3:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node altpll0:b2v_inst16|altpll:altpll_component|altpll0_altpll3:auto_generated|wire_pll1_clk[1] (placed in counter C4 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node altpll0:b2v_inst16|altpll:altpll_component|altpll0_altpll3:auto_generated|wire_pll1_clk[2] (placed in counter C1 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node altpll0:b2v_inst16|altpll:altpll_component|altpll0_altpll3:auto_generated|wire_pll1_clk[3] (placed in counter C3 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1
Info (176353): Automatically promoted node altpll0:b2v_inst16|altpll:altpll_component|altpll0_altpll3:auto_generated|wire_pll1_clk[4] (placed in counter C2 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0
Info (176353): Automatically promoted node DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|dop_reg:dop|sin_o[13] 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|ded_mult_ef81:ded_mult1|mac_mult3
        Info (176357): Destination node Sync~output
        Info (176357): Destination node SineOut[13]~output
Info (176353): Automatically promoted node SysInit:b2v_inst3|TrigOut 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|altsyncram_el31:fifo_ram|address_reg_b[0]
        Info (176357): Destination node USBCtrl:b2v_inst15|Done
        Info (176357): Destination node USBCtrl:b2v_inst15|USBRreq~1
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15064): PLL "altpll0:b2v_inst16|altpll:altpll_component|altpll0_altpll3:auto_generated|pll1" output port clk[2] feeds output pin "ADCLK1~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Warning (15064): PLL "altpll0:b2v_inst16|altpll:altpll_component|altpll0_altpll3:auto_generated|pll1" output port clk[2] feeds output pin "ADCLK2~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Warning (15064): PLL "altpll0:b2v_inst16|altpll:altpll_component|altpll0_altpll3:auto_generated|pll1" output port clk[2] feeds output pin "DDSClk~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Warning (15064): PLL "altpll0:b2v_inst16|altpll:altpll_component|altpll0_altpll3:auto_generated|pll1" output port clk[4] feeds output pin "IFClk~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "RXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TXD" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:06
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:04
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 5% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22
Info (170194): Fitter routing operations ending: elapsed time is 00:00:05
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 5.35 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:03
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/output_files/ECTNew.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 1197 megabytes
    Info: Processing ended: Fri Feb 14 10:48:52 2020
    Info: Elapsed time: 00:00:26
    Info: Total CPU time (on all processors): 00:00:32


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/output_files/ECTNew.fit.smsg.


