

================================================================
== Vivado HLS Report for 'sin_or_cos_double_s'
================================================================
* Date:           Wed Jul 12 21:20:04 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        fft_sw.proj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.635 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       22|       25| 0.220 us | 0.250 us |   22|   25|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------+-------------------+---------+---------+----------+----------+-----+-----+---------+
        |                              |                   |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |           Instance           |       Module      |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------+-------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_scaled_fixed2ieee_fu_268  |scaled_fixed2ieee  |       14|       17| 0.140 us | 0.170 us |   14|   17|   none  |
        +------------------------------+-------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|     64|      73|    2934|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|     30|     974|    2005|    -|
|Memory           |        8|      -|     213|     852|    -|
|Multiplexer      |        -|      -|       -|      56|    -|
|Register         |        -|      -|     818|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        8|     94|    2078|    5847|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      288|   1248|  234240|  117120|   64|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        2|      7|   ~0   |       4|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+----------------------+---------+-------+-----+------+-----+
    |           Instance           |        Module        | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +------------------------------+----------------------+---------+-------+-----+------+-----+
    |fft_mul_170ns_53nhbi_U8       |fft_mul_170ns_53nhbi  |        0|     30|  361|   178|    0|
    |fft_mux_164_1_1_1_U10         |fft_mux_164_1_1_1     |        0|      0|    0|    65|    0|
    |fft_mux_164_1_1_1_U11         |fft_mux_164_1_1_1     |        0|      0|    0|    65|    0|
    |fft_mux_83_1_1_1_U9           |fft_mux_83_1_1_1      |        0|      0|    0|    65|    0|
    |grp_scaled_fixed2ieee_fu_268  |scaled_fixed2ieee     |        0|      0|  613|  1632|    0|
    +------------------------------+----------------------+---------+-------+-----+------+-----+
    |Total                         |                      |        0|     30|  974|  2005|    0|
    +------------------------------+----------------------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-------------------------+----------------------+---------+----+-----+-----+------+-----+------+-------------+
    |          Memory         |        Module        | BRAM_18K| FF | LUT | URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+----------------------+---------+----+-----+-----+------+-----+------+-------------+
    |ref_4oPi_table_256_V_U   |sin_or_cos_doublebkb  |        8|   0|    0|    0|    10|  256|     1|         2560|
    |fourth_order_double_4_U  |sin_or_cos_doublecud  |        0|  59|  236|    0|   256|   59|     1|        15104|
    |fourth_order_double_5_U  |sin_or_cos_doubledEe  |        0|  52|  208|    0|   256|   52|     1|        13312|
    |fourth_order_double_6_U  |sin_or_cos_doubleeOg  |        0|  44|  176|    0|   256|   44|     1|        11264|
    |fourth_order_double_7_U  |sin_or_cos_doublefYi  |        0|  33|  132|    0|   256|   33|     1|         8448|
    |fourth_order_double_s_U  |sin_or_cos_doubleg8j  |        0|  25|  100|    0|   256|   25|     1|         6400|
    +-------------------------+----------------------+---------+----+-----+-----+------+-----+------+-------------+
    |Total                    |                      |        8| 213|  852|    0|  1290|  469|     6|        57088|
    +-------------------------+----------------------+---------+----+-----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+----+-----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF | LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+----+-----+------------+------------+
    |r_V_20_fu_624_p2           |     *    |      9|   0|   20|          49|          49|
    |r_V_21_fu_672_p2           |     *    |      9|   0|   20|          49|          49|
    |r_V_22_fu_687_p2           |     *    |      9|   0|   20|          49|          49|
    |r_V_23_fu_718_p2           |     *    |      9|   0|   32|          56|          52|
    |r_V_24_fu_741_p2           |     *    |      6|   0|   20|          49|          44|
    |r_V_25_fu_811_p2           |     *    |      4|   0|   25|          42|          33|
    |r_V_26_fu_765_p2           |     *    |      2|   0|   23|          35|          25|
    |r_V_27_fu_877_p2           |     *    |     16|   0|   45|          64|          63|
    |add_ln114_1_fu_306_p2      |     +    |      0|   0|   18|          11|          11|
    |add_ln114_fu_404_p2        |     +    |      0|   0|   18|          11|          11|
    |ret_V_13_fu_789_p2         |     +    |      0|   0|   64|          64|          64|
    |ret_V_14_fu_799_p2         |     +    |      0|   0|   64|          64|          64|
    |ret_V_15_fu_831_p2         |     +    |      0|   0|   64|          64|          64|
    |ret_V_8_fu_839_p2          |     +    |      0|   0|   64|          64|          64|
    |Ex_V_fu_510_p2             |     -    |      0|   0|   18|          11|          11|
    |Mx_bits_V_1_fu_426_p2      |     -    |      0|   0|  131|           1|         124|
    |ret_V_fu_898_p2            |     -    |      0|   0|   19|           1|          12|
    |sub_ln1311_fu_537_p2       |     -    |      0|   0|   19|           1|          12|
    |and_ln300_1_fu_1076_p2     |    and   |      0|   0|    2|           1|           1|
    |and_ln300_fu_1020_p2       |    and   |      0|   0|    2|           1|           1|
    |and_ln307_fu_1024_p2       |    and   |      0|   0|    2|           1|           1|
    |tmp_i_i_fu_474_p3          |   cttz   |      0|  73|   71|          64|           0|
    |closepath_fu_300_p2        |   icmp   |      0|   0|   13|          11|          10|
    |icmp_ln833_1_fu_379_p2     |   icmp   |      0|   0|   29|          52|           1|
    |icmp_ln833_2_fu_529_p2     |   icmp   |      0|   0|   13|          11|           2|
    |icmp_ln833_fu_524_p2       |   icmp   |      0|   0|   13|          11|           1|
    |r_V_fu_558_p2              |   lshr   |      0|   0|  176|          63|          63|
    |or_ln300_fu_1094_p2        |    or    |      0|   0|    2|           1|           1|
    |or_ln311_fu_1040_p2        |    or    |      0|   0|    2|           1|           1|
    |addr_V_fu_312_p3           |  select  |      0|   0|   11|           1|           7|
    |cos_basis_fu_850_p3        |  select  |      0|   0|    2|           1|           1|
    |p_Repl2_3_fu_1060_p3       |  select  |      0|   0|    2|           1|           1|
    |p_Val2_30_fu_416_p3        |  select  |      0|   0|    3|           1|           1|
    |p_Val2_7_fu_431_p3         |  select  |      0|   0|  122|           1|         124|
    |r_V_19_fu_568_p3           |  select  |      0|   0|   56|           1|          63|
    |ret_V_10_fu_1099_p3        |  select  |      0|   0|   55|           1|          52|
    |ret_V_9_fu_1068_p3         |  select  |      0|   0|   11|           1|          11|
    |select_ln271_fu_1013_p3    |  select  |      0|   0|    2|           1|           1|
    |select_ln272_1_fu_863_p3   |  select  |      0|   0|   56|           1|           2|
    |select_ln272_fu_856_p3     |  select  |      0|   0|   11|           1|           1|
    |select_ln300_2_fu_1086_p3  |  select  |      0|   0|    2|           1|           2|
    |select_ln307_fu_1028_p3    |  select  |      0|   0|    9|           1|          10|
    |select_ln311_1_fu_1053_p3  |  select  |      0|   0|   11|           1|           2|
    |select_ln311_fu_1045_p3    |  select  |      0|   0|    2|           1|           1|
    |select_ln482_fu_409_p3     |  select  |      0|   0|   11|           1|          11|
    |ush_fu_543_p3              |  select  |      0|   0|   12|           1|          12|
    |r_V_17_fu_349_p2           |    shl   |      0|   0|  950|         256|         256|
    |r_V_18_fu_490_p2           |    shl   |      0|   0|  411|         124|         124|
    |r_V_3_fu_563_p2            |    shl   |      0|   0|  176|          63|          63|
    |sin_basis_fu_646_p2        |    xor   |      0|   0|    2|           1|           1|
    |xor_ln271_fu_845_p2        |    xor   |      0|   0|    2|           1|           2|
    |xor_ln29_fu_640_p2         |    xor   |      0|   0|    2|           1|           2|
    |xor_ln300_fu_1080_p2       |    xor   |      0|   0|    2|           2|           1|
    |xor_ln311_fu_1035_p2       |    xor   |      0|   0|    2|           1|           2|
    +---------------------------+----------+-------+----+-----+------------+------------+
    |Total                      |          |     64|  73| 2934|        1368|        1636|
    +---------------------------+----------+-------+----+-----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  47|         10|    1|         10|
    |ap_return  |   9|          2|   64|        128|
    +-----------+----+-----------+-----+-----------+
    |Total      |  56|         12|   65|        138|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+-----+----+-----+-----------+
    |                    Name                   |  FF | LUT| Bits| Const Bits|
    +-------------------------------------------+-----+----+-----+-----------+
    |B_V_reg_1234                               |   56|   0|   56|          0|
    |B_squared_V_reg_1244                       |   49|   0|   49|          0|
    |B_third_power_V_reg_1280                   |   42|   0|   42|          0|
    |Ex_V_reg_1196                              |   11|   0|   11|          0|
    |Mx_V_reg_1189                              |   63|   0|   63|          0|
    |ap_CS_fsm                                  |    9|   0|    9|          0|
    |ap_return_preg                             |   64|   0|   64|          0|
    |closepath_reg_1140                         |    1|   0|    1|          0|
    |cos_basis_reg_1305                         |    1|   0|    1|          0|
    |fourth_order_double_14_reg_1285            |   33|   0|   33|          0|
    |grp_scaled_fixed2ieee_fu_268_ap_start_reg  |    1|   0|    1|          0|
    |icmp_ln833_1_reg_1166                      |    1|   0|    1|          0|
    |icmp_ln833_2_reg_1214                      |    1|   0|    1|          0|
    |icmp_ln833_reg_1208                        |    1|   0|    1|          0|
    |isNeg_reg_1202                             |    1|   0|    1|          0|
    |p_Result_s_reg_1121                        |    1|   0|    1|          0|
    |p_Val2_29_reg_1172                         |  124|   0|  124|          0|
    |p_Val2_30_reg_1183                         |    3|   0|    3|          0|
    |r_V_5_reg_1239                             |   49|   0|   98|         49|
    |result_V_reg_1310                          |   63|   0|   63|          0|
    |ret_V_14_reg_1295                          |   64|   0|   64|          0|
    |ret_V_8_reg_1300                           |   64|   0|   64|          0|
    |ret_V_reg_1315                             |   12|   0|   12|          0|
    |tmp_4_reg_1290                             |   29|   0|   29|          0|
    |tmp_V_1_reg_1134                           |   52|   0|   52|          0|
    |tmp_V_reg_1127                             |   11|   0|   11|          0|
    |tmp_reg_1228                               |    1|   0|    1|          0|
    |trunc_ln601_reg_1151                       |    7|   0|    7|          0|
    |trunc_ln_i_reg_1178                        |    3|   0|    3|          0|
    |xor_ln29_reg_1250                          |    1|   0|    1|          0|
    +-------------------------------------------+-----+----+-----+-----------+
    |Total                                      |  818|   0|  867|         49|
    +-------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------+-----+-----+------------+--------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | sin_or_cos<double> | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | sin_or_cos<double> | return value |
|ap_start   |  in |    1| ap_ctrl_hs | sin_or_cos<double> | return value |
|ap_done    | out |    1| ap_ctrl_hs | sin_or_cos<double> | return value |
|ap_idle    | out |    1| ap_ctrl_hs | sin_or_cos<double> | return value |
|ap_ready   | out |    1| ap_ctrl_hs | sin_or_cos<double> | return value |
|ap_return  | out |   64| ap_ctrl_hs | sin_or_cos<double> | return value |
|t_in       |  in |   64|   ap_none  |        t_in        |    scalar    |
|do_cos     |  in |    1|   ap_none  |       do_cos       |    scalar    |
+-----------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.75>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%t_in_read = call double @_ssdm_op_Read.ap_auto.double(double %t_in) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:238]   --->   Operation 10 'read' 't_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast double %t_in_read to i64" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:475->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:252]   --->   Operation 11 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 63)" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:476->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:252]   --->   Operation 12 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62)" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:477->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:252]   --->   Operation 13 'partselect' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_V_1 = trunc i64 %p_Val2_s to i52" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:478->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:252]   --->   Operation 14 'trunc' 'tmp_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.85ns)   --->   "%closepath = icmp ult i11 %tmp_V, 1022" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:480->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:268]   --->   Operation 15 'icmp' 'closepath' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.94ns)   --->   "%add_ln114_1 = add i11 -947, %tmp_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:425->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:268]   --->   Operation 16 'add' 'add_ln114_1' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.45ns)   --->   "%addr_V = select i1 %closepath, i11 74, i11 %add_ln114_1" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:425->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:268]   --->   Operation 17 'select' 'addr_V' <Predicate = true> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_Result_i_i = call i4 @_ssdm_op_PartSelect.i4.i11.i32.i32(i11 %addr_V, i32 7, i32 10)" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:426->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:268]   --->   Operation 18 'partselect' 'p_Result_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln635 = zext i4 %p_Result_i_i to i64" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:426->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:268]   --->   Operation 19 'zext' 'zext_ln635' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%ref_4oPi_table_256_V_1 = getelementptr [10 x i256]* @ref_4oPi_table_256_V, i64 0, i64 %zext_ln635" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:426->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:268]   --->   Operation 20 'getelementptr' 'ref_4oPi_table_256_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (1.35ns)   --->   "%table_256_V = load i256* %ref_4oPi_table_256_V_1, align 32" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:426->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:268]   --->   Operation 21 'load' 'table_256_V' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 256> <Depth = 10> <ROM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln601 = trunc i11 %addr_V to i7" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:427->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:268]   --->   Operation 22 'trunc' 'trunc_ln601' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.71>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%p_Result_15 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_V_1) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:495->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:268]   --->   Operation 23 'bitconcatenate' 'p_Result_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/2] (1.35ns)   --->   "%table_256_V = load i256* %ref_4oPi_table_256_V_1, align 32" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:426->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:268]   --->   Operation 24 'load' 'table_256_V' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 256> <Depth = 10> <ROM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln744 = zext i7 %trunc_ln601 to i256" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:427->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:268]   --->   Operation 25 'zext' 'zext_ln744' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.73ns)   --->   "%r_V_17 = shl i256 %table_256_V, %zext_ln744" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:427->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:268]   --->   Operation 26 'shl' 'r_V_17' <Predicate = true> <Delay = 1.73> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%ret_V_11 = call i170 @_ssdm_op_PartSelect.i170.i256.i32.i32(i256 %r_V_17, i32 86, i32 255) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:427->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:268]   --->   Operation 27 'partselect' 'ret_V_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%lhs_V = zext i170 %ret_V_11 to i223" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:497->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:268]   --->   Operation 28 'zext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%rhs_V_1 = zext i53 %p_Result_15 to i223" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:497->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:268]   --->   Operation 29 'zext' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (4.62ns)   --->   "%ret_V_12 = mul i223 %lhs_V, %rhs_V_1" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:497->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:268]   --->   Operation 30 'mul' 'ret_V_12' <Predicate = true> <Delay = 4.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 4.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (1.34ns)   --->   "%icmp_ln833_1 = icmp eq i52 %tmp_V_1, 0" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 31 'icmp' 'icmp_ln833_1' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.62>
ST_3 : Operation 32 [1/2] (4.62ns)   --->   "%ret_V_12 = mul i223 %lhs_V, %rhs_V_1" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:497->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:268]   --->   Operation 32 'mul' 'ret_V_12' <Predicate = true> <Delay = 4.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 4.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%p_Val2_29 = call i124 @_ssdm_op_PartSelect.i124.i223.i32.i32(i223 %ret_V_12, i32 43, i32 166)" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:512->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:268]   --->   Operation 33 'partselect' 'p_Val2_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln_i = call i3 @_ssdm_op_PartSelect.i3.i223.i32.i32(i223 %ret_V_12, i32 167, i32 169) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:516->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:268]   --->   Operation 34 'partselect' 'trunc_ln_i' <Predicate = (!closepath)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.89>
ST_4 : Operation 35 [1/1] (0.94ns)   --->   "%add_ln114 = add i11 -1021, %tmp_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:483->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:268]   --->   Operation 35 'add' 'add_ln114' <Predicate = (closepath)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node Ex_V)   --->   "%select_ln482 = select i1 %closepath, i11 %add_ln114, i11 0" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:482->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:268]   --->   Operation 36 'select' 'select_ln482' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.27ns)   --->   "%p_Val2_30 = select i1 %closepath, i3 0, i3 %trunc_ln_i" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:480->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:268]   --->   Operation 37 'select' 'p_Val2_30' <Predicate = true> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln745 = trunc i3 %p_Val2_30 to i1" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:520->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:268]   --->   Operation 38 'trunc' 'trunc_ln745' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (1.70ns)   --->   "%Mx_bits_V_1 = sub i124 0, %p_Val2_29" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:521->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:268]   --->   Operation 39 'sub' 'Mx_bits_V_1' <Predicate = true> <Delay = 1.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.46ns)   --->   "%p_Val2_7 = select i1 %trunc_ln745, i124 %Mx_bits_V_1, i124 %p_Val2_29" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:520->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:268]   --->   Operation 40 'select' 'p_Val2_7' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%p_Result_i_i_41 = call i61 @_ssdm_op_PartSelect.i61.i124.i32.i32(i124 %p_Val2_7, i32 63, i32 123) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_normalize.h:101->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:524->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:268]   --->   Operation 41 'partselect' 'p_Result_i_i_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%p_Result_16 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %p_Result_i_i_41, i1 true) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_normalize.h:102->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:524->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:268]   --->   Operation 42 'bitconcatenate' 'p_Result_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%p_Result_8 = call i62 @llvm.part.select.i62(i62 %p_Result_16, i32 61, i32 0) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_normalize.h:104->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:524->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:268]   --->   Operation 43 'partselect' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%p_Result_17 = call i64 @_ssdm_op_BitConcatenate.i64.i2.i62(i2 -1, i62 %p_Result_8) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_normalize.h:104->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:524->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:268]   --->   Operation 44 'bitconcatenate' 'p_Result_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (2.00ns)   --->   "%tmp_i_i = call i64 @llvm.cttz.i64(i64 %p_Result_17, i1 true) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_normalize.h:104->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:524->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:268]   --->   Operation 45 'cttz' 'tmp_i_i' <Predicate = true> <Delay = 2.00> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%Mx_zeros_V = trunc i64 %tmp_i_i to i6" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:524->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:268]   --->   Operation 46 'trunc' 'Mx_zeros_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln1253 = zext i6 %Mx_zeros_V to i124" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:533->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:268]   --->   Operation 47 'zext' 'zext_ln1253' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (1.71ns)   --->   "%r_V_18 = shl i124 %p_Val2_7, %zext_ln1253" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:533->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:268]   --->   Operation 48 'shl' 'r_V_18' <Predicate = true> <Delay = 1.71> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%Mx_V = call i63 @_ssdm_op_PartSelect.i63.i124.i32.i32(i124 %r_V_18, i32 61, i32 123)" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:533->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:268]   --->   Operation 49 'partselect' 'Mx_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node Ex_V)   --->   "%zext_ln655 = zext i6 %Mx_zeros_V to i11" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:534->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:268]   --->   Operation 50 'zext' 'zext_ln655' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.94ns) (out node of the LUT)   --->   "%Ex_V = sub i11 %select_ln482, %zext_ln655" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:534->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:268]   --->   Operation 51 'sub' 'Ex_V' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %Ex_V, i32 10)" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:535->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:268]   --->   Operation 52 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.85ns)   --->   "%icmp_ln833 = icmp eq i11 %tmp_V, 0" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 53 'icmp' 'icmp_ln833' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.85ns)   --->   "%icmp_ln833_2 = icmp eq i11 %tmp_V, -1" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:311]   --->   Operation 54 'icmp' 'icmp_ln833_2' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.77>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%do_cos_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %do_cos) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:238]   --->   Operation 55 'read' 'do_cos_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln1334 = sext i11 %Ex_V to i12" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:535->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:268]   --->   Operation 56 'sext' 'sext_ln1334' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.94ns)   --->   "%sub_ln1311 = sub i12 0, %sext_ln1334" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:535->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:268]   --->   Operation 57 'sub' 'sub_ln1311' <Predicate = (isNeg)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.43ns)   --->   "%ush = select i1 %isNeg, i12 %sub_ln1311, i12 %sext_ln1334" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:535->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:268]   --->   Operation 58 'select' 'ush' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i12 %ush to i32" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:535->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:268]   --->   Operation 59 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln1287 = zext i32 %sext_ln1311 to i63" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:535->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:268]   --->   Operation 60 'zext' 'zext_ln1287' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node r_V_19)   --->   "%r_V = lshr i63 %Mx_V, %zext_ln1287" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:535->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:268]   --->   Operation 61 'lshr' 'r_V' <Predicate = (isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node r_V_19)   --->   "%r_V_3 = shl i63 %Mx_V, %zext_ln1287" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:535->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:268]   --->   Operation 62 'shl' 'r_V_3' <Predicate = (!isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (1.71ns) (out node of the LUT)   --->   "%r_V_19 = select i1 %isNeg, i63 %r_V, i63 %r_V_3" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:535->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:268]   --->   Operation 63 'select' 'r_V_19' <Predicate = true> <Delay = 1.71> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.54ns)   --->   "%tmp = call i1 @_ssdm_op_Mux.ap_auto.8i1.i3(i1 false, i1 true, i1 true, i1 false, i1 false, i1 true, i1 true, i1 false, i3 %p_Val2_30) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:271]   --->   Operation 64 'mux' 'tmp' <Predicate = true> <Delay = 0.54> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%p_Result_i = call i7 @_ssdm_op_PartSelect.i7.i63.i32.i32(i63 %r_V_19, i32 56, i32 62) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:22->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279]   --->   Operation 65 'partselect' 'p_Result_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%B_V = trunc i63 %r_V_19 to i56" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:23->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279]   --->   Operation 66 'trunc' 'B_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%B_trunc_V = call i49 @_ssdm_op_PartSelect.i49.i63.i32.i32(i63 %r_V_19, i32 7, i32 55)" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:24->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279]   --->   Operation 67 'partselect' 'B_trunc_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%r_V_5 = zext i49 %B_trunc_V to i98" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:25->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279]   --->   Operation 68 'zext' 'r_V_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (4.68ns)   --->   "%r_V_20 = mul i98 %r_V_5, %r_V_5" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:25->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279]   --->   Operation 69 'mul' 'r_V_20' <Predicate = true> <Delay = 4.68> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%B_squared_V = call i49 @_ssdm_op_PartSelect.i49.i98.i32.i32(i98 %r_V_20, i32 49, i32 97)" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:25->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279]   --->   Operation 70 'partselect' 'B_squared_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.33ns)   --->   "%xor_ln29 = xor i1 %do_cos_read, true" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:29->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279]   --->   Operation 71 'xor' 'xor_ln29' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.33ns)   --->   "%sin_basis = xor i1 %tmp, %xor_ln29" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:29->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279]   --->   Operation 72 'xor' 'sin_basis' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%p_Result_18 = call i8 @_ssdm_op_BitConcatenate.i8.i1.i7(i1 %sin_basis, i7 %p_Result_i) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:30->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279]   --->   Operation 73 'bitconcatenate' 'p_Result_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln498 = zext i8 %p_Result_18 to i64" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:32->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279]   --->   Operation 74 'zext' 'zext_ln498' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%fourth_order_double_8 = getelementptr [256 x i59]* @fourth_order_double_4, i64 0, i64 %zext_ln498" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:32->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279]   --->   Operation 75 'getelementptr' 'fourth_order_double_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [2/2] (1.35ns)   --->   "%p_Val2_15 = load i59* %fourth_order_double_8, align 8" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:32->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279]   --->   Operation 76 'load' 'p_Val2_15' <Predicate = true> <Delay = 1.35> <Core = "ROM_1P_LUTRAM">   --->   Core 60 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 25> <Depth = 256> <ROM>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%fourth_order_double_9 = getelementptr [256 x i52]* @fourth_order_double_5, i64 0, i64 %zext_ln498" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:33->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279]   --->   Operation 77 'getelementptr' 'fourth_order_double_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [2/2] (1.35ns)   --->   "%fourth_order_double_10 = load i52* %fourth_order_double_9, align 8" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:33->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279]   --->   Operation 78 'load' 'fourth_order_double_10' <Predicate = true> <Delay = 1.35> <Core = "ROM_1P_LUTRAM">   --->   Core 60 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 25> <Depth = 256> <ROM>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%fourth_order_double_11 = getelementptr [256 x i44]* @fourth_order_double_6, i64 0, i64 %zext_ln498" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:34->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279]   --->   Operation 79 'getelementptr' 'fourth_order_double_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [2/2] (1.35ns)   --->   "%fourth_order_double_12 = load i44* %fourth_order_double_11, align 8" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:34->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279]   --->   Operation 80 'load' 'fourth_order_double_12' <Predicate = true> <Delay = 1.35> <Core = "ROM_1P_LUTRAM">   --->   Core 60 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 25> <Depth = 256> <ROM>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%fourth_order_double_13 = getelementptr [256 x i33]* @fourth_order_double_7, i64 0, i64 %zext_ln498" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:35->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279]   --->   Operation 81 'getelementptr' 'fourth_order_double_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [2/2] (1.35ns)   --->   "%fourth_order_double_14 = load i33* %fourth_order_double_13, align 8" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:35->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279]   --->   Operation 82 'load' 'fourth_order_double_14' <Predicate = true> <Delay = 1.35> <Core = "ROM_1P_LUTRAM">   --->   Core 60 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 25> <Depth = 256> <ROM>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%fourth_order_double_15 = getelementptr [256 x i25]* @fourth_order_double_s, i64 0, i64 %zext_ln498" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:36->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279]   --->   Operation 83 'getelementptr' 'fourth_order_double_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [2/2] (1.35ns)   --->   "%fourth_order_double_16 = load i25* %fourth_order_double_15, align 4" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:36->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279]   --->   Operation 84 'load' 'fourth_order_double_16' <Predicate = true> <Delay = 1.35> <Core = "ROM_1P_LUTRAM">   --->   Core 60 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 25> <Depth = 256> <ROM>

State 6 <SV = 5> <Delay = 8.63>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%r_V_8 = zext i49 %B_squared_V to i98" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:26->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279]   --->   Operation 85 'zext' 'r_V_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (4.68ns)   --->   "%r_V_21 = mul i98 %r_V_5, %r_V_8" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:26->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279]   --->   Operation 86 'mul' 'r_V_21' <Predicate = true> <Delay = 4.68> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%B_third_power_V = call i42 @_ssdm_op_PartSelect.i42.i98.i32.i32(i98 %r_V_21, i32 56, i32 97)" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:26->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279]   --->   Operation 87 'partselect' 'B_third_power_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (4.68ns)   --->   "%r_V_22 = mul i98 %r_V_8, %r_V_8" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:27->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279]   --->   Operation 88 'mul' 'r_V_22' <Predicate = true> <Delay = 4.68> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%B_fourth_power_V = call i35 @_ssdm_op_PartSelect.i35.i98.i32.i32(i98 %r_V_22, i32 63, i32 97)" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:27->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279]   --->   Operation 89 'partselect' 'B_fourth_power_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/2] (1.35ns)   --->   "%p_Val2_15 = load i59* %fourth_order_double_8, align 8" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:32->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279]   --->   Operation 90 'load' 'p_Val2_15' <Predicate = true> <Delay = 1.35> <Core = "ROM_1P_LUTRAM">   --->   Core 60 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 25> <Depth = 256> <ROM>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%t1_V = call i63 @_ssdm_op_BitConcatenate.i63.i59.i4(i59 %p_Val2_15, i4 0)" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:32->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279]   --->   Operation 91 'bitconcatenate' 't1_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%r_V_10 = zext i56 %B_V to i108" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:33->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279]   --->   Operation 92 'zext' 'r_V_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/2] (1.35ns)   --->   "%fourth_order_double_10 = load i52* %fourth_order_double_9, align 8" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:33->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279]   --->   Operation 93 'load' 'fourth_order_double_10' <Predicate = true> <Delay = 1.35> <Core = "ROM_1P_LUTRAM">   --->   Core 60 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 25> <Depth = 256> <ROM>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln1072 = sext i52 %fourth_order_double_10 to i108" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:33->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279]   --->   Operation 94 'sext' 'sext_ln1072' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (4.79ns)   --->   "%r_V_23 = mul nsw i108 %r_V_10, %sext_ln1072" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:33->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279]   --->   Operation 95 'mul' 'r_V_23' <Predicate = true> <Delay = 4.79> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln1 = call i56 @_ssdm_op_PartSelect.i56.i108.i32.i32(i108 %r_V_23, i32 52, i32 107)" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:33->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279]   --->   Operation 96 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%r_V_12 = zext i49 %B_squared_V to i93" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:34->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279]   --->   Operation 97 'zext' 'r_V_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/2] (1.35ns)   --->   "%fourth_order_double_12 = load i44* %fourth_order_double_11, align 8" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:34->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279]   --->   Operation 98 'load' 'fourth_order_double_12' <Predicate = true> <Delay = 1.35> <Core = "ROM_1P_LUTRAM">   --->   Core 60 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 25> <Depth = 256> <ROM>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln1072_1 = sext i44 %fourth_order_double_12 to i93" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:34->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279]   --->   Operation 99 'sext' 'sext_ln1072_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (4.68ns)   --->   "%r_V_24 = mul nsw i93 %r_V_12, %sext_ln1072_1" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:34->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279]   --->   Operation 100 'mul' 'r_V_24' <Predicate = true> <Delay = 4.68> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln662_1 = call i48 @_ssdm_op_PartSelect.i48.i93.i32.i32(i93 %r_V_24, i32 45, i32 92)" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:34->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279]   --->   Operation 101 'partselect' 'trunc_ln662_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [1/2] (1.35ns)   --->   "%fourth_order_double_14 = load i33* %fourth_order_double_13, align 8" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:35->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279]   --->   Operation 102 'load' 'fourth_order_double_14' <Predicate = true> <Delay = 1.35> <Core = "ROM_1P_LUTRAM">   --->   Core 60 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 25> <Depth = 256> <ROM>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln1070_1 = zext i35 %B_fourth_power_V to i60" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:36->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279]   --->   Operation 103 'zext' 'zext_ln1070_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 104 [1/2] (1.35ns)   --->   "%fourth_order_double_16 = load i25* %fourth_order_double_15, align 4" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:36->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279]   --->   Operation 104 'load' 'fourth_order_double_16' <Predicate = true> <Delay = 1.35> <Core = "ROM_1P_LUTRAM">   --->   Core 60 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 25> <Depth = 256> <ROM>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln1072_1 = zext i25 %fourth_order_double_16 to i60" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:36->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279]   --->   Operation 105 'zext' 'zext_ln1072_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (3.95ns)   --->   "%r_V_26 = mul i60 %zext_ln1070_1, %zext_ln1072_1" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:36->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279]   --->   Operation 106 'mul' 'r_V_26' <Predicate = true> <Delay = 3.95> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_4 = call i29 @_ssdm_op_PartSelect.i29.i60.i32.i32(i60 %r_V_26, i32 31, i32 59)" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:36->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279]   --->   Operation 107 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%lhs_V_1 = sext i63 %t1_V to i64" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:37->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279]   --->   Operation 108 'sext' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%rhs_V_2 = sext i56 %trunc_ln1 to i64" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:37->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279]   --->   Operation 109 'sext' 'rhs_V_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_13 = add nsw i64 %lhs_V_1, %rhs_V_2" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:37->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279]   --->   Operation 110 'add' 'ret_V_13' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln657 = sext i48 %trunc_ln662_1 to i64" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:37->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279]   --->   Operation 111 'sext' 'sext_ln657' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (1.00ns) (root node of TernaryAdder)   --->   "%ret_V_14 = add i64 %ret_V_13, %sext_ln657" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:37->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279]   --->   Operation 112 'add' 'ret_V_14' <Predicate = true> <Delay = 1.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 5.27>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln1070 = zext i42 %B_third_power_V to i75" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:35->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279]   --->   Operation 113 'zext' 'zext_ln1070' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln1072 = zext i33 %fourth_order_double_14 to i75" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:35->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279]   --->   Operation 114 'zext' 'zext_ln1072' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (4.26ns)   --->   "%r_V_25 = mul i75 %zext_ln1070, %zext_ln1072" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:35->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279]   --->   Operation 115 'mul' 'r_V_25' <Predicate = true> <Delay = 4.26> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_3 = call i37 @_ssdm_op_PartSelect.i37.i75.i32.i32(i75 %r_V_25, i32 38, i32 74)" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:35->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279]   --->   Operation 116 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln657 = zext i37 %tmp_3 to i64" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:37->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279]   --->   Operation 117 'zext' 'zext_ln657' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_15 = add i64 %ret_V_14, %zext_ln657" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:37->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279]   --->   Operation 118 'add' 'ret_V_15' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln657_1 = zext i29 %tmp_4 to i64" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:37->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279]   --->   Operation 119 'zext' 'zext_ln657_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (1.00ns) (root node of TernaryAdder)   --->   "%ret_V_8 = add i64 %ret_V_15, %zext_ln657_1" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:37->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279]   --->   Operation 120 'add' 'ret_V_8' <Predicate = true> <Delay = 1.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 6.36>
ST_8 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node cos_basis)   --->   "%xor_ln271 = xor i1 %tmp, true" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:271]   --->   Operation 121 'xor' 'xor_ln271' <Predicate = (do_cos_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 122 [1/1] (0.33ns) (out node of the LUT)   --->   "%cos_basis = select i1 %do_cos_read, i1 %xor_ln271, i1 %tmp" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:271]   --->   Operation 122 'select' 'cos_basis' <Predicate = true> <Delay = 0.33> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%select_ln272 = select i1 %cos_basis, i11 0, i11 %Ex_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:272]   --->   Operation 123 'select' 'select_ln272' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 124 [1/1] (0.48ns)   --->   "%select_ln272_1 = select i1 %cos_basis, i63 -1, i63 %Mx_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:272]   --->   Operation 124 'select' 'select_ln272_1' <Predicate = true> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln1070_2 = zext i63 %select_ln272_1 to i126" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:37->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279]   --->   Operation 125 'zext' 'zext_ln1070_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln1072_2 = sext i64 %ret_V_8 to i126" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:37->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279]   --->   Operation 126 'sext' 'sext_ln1072_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (5.55ns)   --->   "%r_V_27 = mul i126 %sext_ln1072_2, %zext_ln1070_2" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:37->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279]   --->   Operation 127 'mul' 'r_V_27' <Predicate = true> <Delay = 5.55> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%result_V = call i63 @_ssdm_op_PartSelect.i63.i126.i32.i32(i126 %r_V_27, i32 63, i32 125)" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:37->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279]   --->   Operation 128 'partselect' 'result_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%rhs_V = sext i11 %select_ln272 to i12" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:281]   --->   Operation 129 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (0.94ns) (out node of the LUT)   --->   "%ret_V = sub i12 0, %rhs_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:281]   --->   Operation 130 'sub' 'ret_V' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 131 [2/2] (0.00ns)   --->   "%resultf = call fastcc double @scaled_fixed2ieee(i63 %result_V, i12 %ret_V) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:281]   --->   Operation 131 'call' 'resultf' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 7.74>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([256 x i59]* @fourth_order_double_4, [1 x i8]* @p_str2525, [14 x i8]* @p_str2526, [1 x i8]* @p_str2525, i32 -1, [1 x i8]* @p_str2525, [1 x i8]* @p_str2525, [1 x i8]* @p_str2525, [1 x i8]* @p_str2525, [1 x i8]* @p_str2525) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:16->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279]   --->   Operation 132 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([256 x i52]* @fourth_order_double_5, [1 x i8]* @p_str2525, [14 x i8]* @p_str2526, [1 x i8]* @p_str2525, i32 -1, [1 x i8]* @p_str2525, [1 x i8]* @p_str2525, [1 x i8]* @p_str2525, [1 x i8]* @p_str2525, [1 x i8]* @p_str2525) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:17->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279]   --->   Operation 133 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([256 x i44]* @fourth_order_double_6, [1 x i8]* @p_str2525, [14 x i8]* @p_str2526, [1 x i8]* @p_str2525, i32 -1, [1 x i8]* @p_str2525, [1 x i8]* @p_str2525, [1 x i8]* @p_str2525, [1 x i8]* @p_str2525, [1 x i8]* @p_str2525) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:18->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279]   --->   Operation 134 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([256 x i33]* @fourth_order_double_7, [1 x i8]* @p_str2525, [14 x i8]* @p_str2526, [1 x i8]* @p_str2525, i32 -1, [1 x i8]* @p_str2525, [1 x i8]* @p_str2525, [1 x i8]* @p_str2525, [1 x i8]* @p_str2525, [1 x i8]* @p_str2525) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:19->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279]   --->   Operation 135 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([256 x i25]* @fourth_order_double_s, [1 x i8]* @p_str2525, [14 x i8]* @p_str2526, [1 x i8]* @p_str2525, i32 -1, [1 x i8]* @p_str2525, [1 x i8]* @p_str2525, [1 x i8]* @p_str2525, [1 x i8]* @p_str2525, [1 x i8]* @p_str2525) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:20->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279]   --->   Operation 136 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 137 [1/2] (6.84ns)   --->   "%resultf = call fastcc double @scaled_fixed2ieee(i63 %result_V, i12 %ret_V) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:281]   --->   Operation 137 'call' 'resultf' <Predicate = true> <Delay = 6.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 138 [1/1] (0.00ns)   --->   "%p_Val2_25 = bitcast double %resultf to i64" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:475->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:288]   --->   Operation 138 'bitcast' 'p_Val2_25' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln311)   --->   "%p_Result_19 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_25, i32 63)" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:476->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:288]   --->   Operation 139 'bitselect' 'p_Result_19' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node ret_V_9)   --->   "%tmp_V_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_25, i32 52, i32 62)" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:477->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:288]   --->   Operation 140 'partselect' 'tmp_V_2' <Predicate = (!icmp_ln833_2)> <Delay = 0.00>
ST_9 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node ret_V_10)   --->   "%tmp_V_3 = trunc i64 %p_Val2_25 to i52" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:478->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:288]   --->   Operation 141 'trunc' 'tmp_V_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 142 [1/1] (0.00ns)   --->   "%p_Result_20 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %p_Result_s, i3 %p_Val2_30)" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:295]   --->   Operation 142 'bitconcatenate' 'p_Result_20' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln311)   --->   "%tmp_1 = call i1 @_ssdm_op_Mux.ap_auto.16i1.i4(i1 false, i1 false, i1 false, i1 true, i1 true, i1 true, i1 true, i1 false, i1 false, i1 true, i1 true, i1 true, i1 true, i1 false, i1 false, i1 false, i4 %p_Result_20) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:296]   --->   Operation 143 'mux' 'tmp_1' <Predicate = (cos_basis)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln311)   --->   "%tmp_2 = call i1 @_ssdm_op_Mux.ap_auto.16i1.i4(i1 false, i1 false, i1 true, i1 false, i1 true, i1 true, i1 false, i1 true, i1 true, i1 false, i1 true, i1 true, i1 false, i1 true, i1 false, i1 false, i4 %p_Result_20) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:296]   --->   Operation 144 'mux' 'tmp_2' <Predicate = (!cos_basis)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln311)   --->   "%select_ln271 = select i1 %cos_basis, i1 %tmp_1, i1 %tmp_2" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:271]   --->   Operation 145 'select' 'select_ln271' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 146 [1/1] (0.33ns)   --->   "%and_ln300 = and i1 %icmp_ln833, %icmp_ln833_1" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 146 'and' 'and_ln300' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_3)   --->   "%and_ln307 = and i1 %p_Result_s, %xor_ln29" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:307]   --->   Operation 147 'and' 'and_ln307' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node ret_V_9)   --->   "%select_ln307 = select i1 %do_cos_read, i11 1023, i11 0" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:307]   --->   Operation 148 'select' 'select_ln307' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node select_ln311)   --->   "%xor_ln311 = xor i1 %icmp_ln833_2, true" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:311]   --->   Operation 149 'xor' 'xor_ln311' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node select_ln311)   --->   "%or_ln311 = or i1 %icmp_ln833_2, %select_ln271" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:311]   --->   Operation 150 'or' 'or_ln311' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 151 [1/1] (0.57ns) (out node of the LUT)   --->   "%select_ln311 = select i1 %or_ln311, i1 %xor_ln311, i1 %p_Result_19" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:311]   --->   Operation 151 'select' 'select_ln311' <Predicate = true> <Delay = 0.57> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node ret_V_9)   --->   "%select_ln311_1 = select i1 %icmp_ln833_2, i11 -1, i11 %tmp_V_2" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:311]   --->   Operation 152 'select' 'select_ln311_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 153 [1/1] (0.33ns) (out node of the LUT)   --->   "%p_Repl2_3 = select i1 %and_ln300, i1 %and_ln307, i1 %select_ln311" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 153 'select' 'p_Repl2_3' <Predicate = true> <Delay = 0.33> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 154 [1/1] (0.45ns) (out node of the LUT)   --->   "%ret_V_9 = select i1 %and_ln300, i11 %select_ln307, i11 %select_ln311_1" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 154 'select' 'ret_V_9' <Predicate = true> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node ret_V_10)   --->   "%and_ln300_1 = and i1 %icmp_ln833, %icmp_ln833_1" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 155 'and' 'and_ln300_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node ret_V_10)   --->   "%xor_ln300 = xor i1 %and_ln300_1, true" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 156 'xor' 'xor_ln300' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node ret_V_10)   --->   "%select_ln300_2 = select i1 %xor_ln300, i52 -1, i52 0" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 157 'select' 'select_ln300_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node ret_V_10)   --->   "%or_ln300 = or i1 %and_ln300, %icmp_ln833_2" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 158 'or' 'or_ln300' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 159 [1/1] (0.40ns) (out node of the LUT)   --->   "%ret_V_10 = select i1 %or_ln300, i52 %select_ln300_2, i52 %tmp_V_3" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 159 'select' 'ret_V_10' <Predicate = true> <Delay = 0.40> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 160 [1/1] (0.00ns)   --->   "%p_Result_21 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52(i1 %p_Repl2_3, i11 %ret_V_9, i52 %ret_V_10) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:495->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:316]   --->   Operation 160 'bitconcatenate' 'p_Result_21' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 161 [1/1] (0.00ns)   --->   "%bitcast_ln512 = bitcast i64 %p_Result_21 to double" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:316]   --->   Operation 161 'bitcast' 'bitcast_ln512' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 162 [1/1] (0.00ns)   --->   "ret double %bitcast_ln512" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:316]   --->   Operation 162 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ t_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ do_cos]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ref_4oPi_table_256_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t_in_read              (read          ) [ 0000000000]
p_Val2_s               (bitcast       ) [ 0000000000]
p_Result_s             (bitselect     ) [ 0011111111]
tmp_V                  (partselect    ) [ 0011100000]
tmp_V_1                (trunc         ) [ 0010000000]
closepath              (icmp          ) [ 0011100000]
add_ln114_1            (add           ) [ 0000000000]
addr_V                 (select        ) [ 0000000000]
p_Result_i_i           (partselect    ) [ 0000000000]
zext_ln635             (zext          ) [ 0000000000]
ref_4oPi_table_256_V_1 (getelementptr ) [ 0010000000]
trunc_ln601            (trunc         ) [ 0010000000]
p_Result_15            (bitconcatenate) [ 0000000000]
table_256_V            (load          ) [ 0000000000]
zext_ln744             (zext          ) [ 0000000000]
r_V_17                 (shl           ) [ 0000000000]
ret_V_11               (partselect    ) [ 0000000000]
lhs_V                  (zext          ) [ 0001000000]
rhs_V_1                (zext          ) [ 0001000000]
icmp_ln833_1           (icmp          ) [ 0001111111]
ret_V_12               (mul           ) [ 0000000000]
p_Val2_29              (partselect    ) [ 0000100000]
trunc_ln_i             (partselect    ) [ 0000100000]
add_ln114              (add           ) [ 0000000000]
select_ln482           (select        ) [ 0000000000]
p_Val2_30              (select        ) [ 0000011111]
trunc_ln745            (trunc         ) [ 0000000000]
Mx_bits_V_1            (sub           ) [ 0000000000]
p_Val2_7               (select        ) [ 0000000000]
p_Result_i_i_41        (partselect    ) [ 0000000000]
p_Result_16            (bitconcatenate) [ 0000000000]
p_Result_8             (partselect    ) [ 0000000000]
p_Result_17            (bitconcatenate) [ 0000000000]
tmp_i_i                (cttz          ) [ 0000000000]
Mx_zeros_V             (trunc         ) [ 0000000000]
zext_ln1253            (zext          ) [ 0000000000]
r_V_18                 (shl           ) [ 0000000000]
Mx_V                   (partselect    ) [ 0000011110]
zext_ln655             (zext          ) [ 0000000000]
Ex_V                   (sub           ) [ 0000011110]
isNeg                  (bitselect     ) [ 0000010000]
icmp_ln833             (icmp          ) [ 0000011111]
icmp_ln833_2           (icmp          ) [ 0000011111]
do_cos_read            (read          ) [ 0000001111]
sext_ln1334            (sext          ) [ 0000000000]
sub_ln1311             (sub           ) [ 0000000000]
ush                    (select        ) [ 0000000000]
sext_ln1311            (sext          ) [ 0000000000]
zext_ln1287            (zext          ) [ 0000000000]
r_V                    (lshr          ) [ 0000000000]
r_V_3                  (shl           ) [ 0000000000]
r_V_19                 (select        ) [ 0000000000]
tmp                    (mux           ) [ 0000001110]
p_Result_i             (partselect    ) [ 0000000000]
B_V                    (trunc         ) [ 0000001000]
B_trunc_V              (partselect    ) [ 0000000000]
r_V_5                  (zext          ) [ 0000001000]
r_V_20                 (mul           ) [ 0000000000]
B_squared_V            (partselect    ) [ 0000001000]
xor_ln29               (xor           ) [ 0000001111]
sin_basis              (xor           ) [ 0000000000]
p_Result_18            (bitconcatenate) [ 0000000000]
zext_ln498             (zext          ) [ 0000000000]
fourth_order_double_8  (getelementptr ) [ 0000001000]
fourth_order_double_9  (getelementptr ) [ 0000001000]
fourth_order_double_11 (getelementptr ) [ 0000001000]
fourth_order_double_13 (getelementptr ) [ 0000001000]
fourth_order_double_15 (getelementptr ) [ 0000001000]
r_V_8                  (zext          ) [ 0000000000]
r_V_21                 (mul           ) [ 0000000000]
B_third_power_V        (partselect    ) [ 0000000100]
r_V_22                 (mul           ) [ 0000000000]
B_fourth_power_V       (partselect    ) [ 0000000000]
p_Val2_15              (load          ) [ 0000000000]
t1_V                   (bitconcatenate) [ 0000000000]
r_V_10                 (zext          ) [ 0000000000]
fourth_order_double_10 (load          ) [ 0000000000]
sext_ln1072            (sext          ) [ 0000000000]
r_V_23                 (mul           ) [ 0000000000]
trunc_ln1              (partselect    ) [ 0000000000]
r_V_12                 (zext          ) [ 0000000000]
fourth_order_double_12 (load          ) [ 0000000000]
sext_ln1072_1          (sext          ) [ 0000000000]
r_V_24                 (mul           ) [ 0000000000]
trunc_ln662_1          (partselect    ) [ 0000000000]
fourth_order_double_14 (load          ) [ 0000000100]
zext_ln1070_1          (zext          ) [ 0000000000]
fourth_order_double_16 (load          ) [ 0000000000]
zext_ln1072_1          (zext          ) [ 0000000000]
r_V_26                 (mul           ) [ 0000000000]
tmp_4                  (partselect    ) [ 0000000100]
lhs_V_1                (sext          ) [ 0000000000]
rhs_V_2                (sext          ) [ 0000000000]
ret_V_13               (add           ) [ 0000000000]
sext_ln657             (sext          ) [ 0000000000]
ret_V_14               (add           ) [ 0000000100]
zext_ln1070            (zext          ) [ 0000000000]
zext_ln1072            (zext          ) [ 0000000000]
r_V_25                 (mul           ) [ 0000000000]
tmp_3                  (partselect    ) [ 0000000000]
zext_ln657             (zext          ) [ 0000000000]
ret_V_15               (add           ) [ 0000000000]
zext_ln657_1           (zext          ) [ 0000000000]
ret_V_8                (add           ) [ 0000000010]
xor_ln271              (xor           ) [ 0000000000]
cos_basis              (select        ) [ 0000000001]
select_ln272           (select        ) [ 0000000000]
select_ln272_1         (select        ) [ 0000000000]
zext_ln1070_2          (zext          ) [ 0000000000]
sext_ln1072_2          (sext          ) [ 0000000000]
r_V_27                 (mul           ) [ 0000000000]
result_V               (partselect    ) [ 0000000001]
rhs_V                  (sext          ) [ 0000000000]
ret_V                  (sub           ) [ 0000000001]
specmemcore_ln16       (specmemcore   ) [ 0000000000]
specmemcore_ln17       (specmemcore   ) [ 0000000000]
specmemcore_ln18       (specmemcore   ) [ 0000000000]
specmemcore_ln19       (specmemcore   ) [ 0000000000]
specmemcore_ln20       (specmemcore   ) [ 0000000000]
resultf                (call          ) [ 0000000000]
p_Val2_25              (bitcast       ) [ 0000000000]
p_Result_19            (bitselect     ) [ 0000000000]
tmp_V_2                (partselect    ) [ 0000000000]
tmp_V_3                (trunc         ) [ 0000000000]
p_Result_20            (bitconcatenate) [ 0000000000]
tmp_1                  (mux           ) [ 0000000000]
tmp_2                  (mux           ) [ 0000000000]
select_ln271           (select        ) [ 0000000000]
and_ln300              (and           ) [ 0000000000]
and_ln307              (and           ) [ 0000000000]
select_ln307           (select        ) [ 0000000000]
xor_ln311              (xor           ) [ 0000000000]
or_ln311               (or            ) [ 0000000000]
select_ln311           (select        ) [ 0000000000]
select_ln311_1         (select        ) [ 0000000000]
p_Repl2_3              (select        ) [ 0000000000]
ret_V_9                (select        ) [ 0000000000]
and_ln300_1            (and           ) [ 0000000000]
xor_ln300              (xor           ) [ 0000000000]
select_ln300_2         (select        ) [ 0000000000]
or_ln300               (or            ) [ 0000000000]
ret_V_10               (select        ) [ 0000000000]
p_Result_21            (bitconcatenate) [ 0000000000]
bitcast_ln512          (bitcast       ) [ 0000000000]
ret_ln316              (ret           ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="t_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_in"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="do_cos">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="do_cos"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ref_4oPi_table_256_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ref_4oPi_table_256_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="fourth_order_double_4">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="fourth_order_double_5">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="fourth_order_double_6">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="fourth_order_double_7">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="fourth_order_double_s">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i170.i256.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i124.i223.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i223.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i61.i124.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i62.i61.i1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i62"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i2.i62"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i64"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i124.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i1.i3"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i63.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i49.i63.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i49.i98.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i1.i7"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i42.i98.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i35.i98.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i63.i59.i4"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i56.i108.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i48.i93.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i60.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i37.i75.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i126.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scaled_fixed2ieee"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2525"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2526"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.16i1.i4"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i11.i52"/></StgValue>
</bind>
</comp>

<comp id="178" class="1004" name="t_in_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="64" slack="0"/>
<pin id="180" dir="0" index="1" bw="64" slack="0"/>
<pin id="181" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="t_in_read/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="do_cos_read_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="do_cos_read/5 "/>
</bind>
</comp>

<comp id="190" class="1004" name="ref_4oPi_table_256_V_1_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="256" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="4" slack="0"/>
<pin id="194" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ref_4oPi_table_256_V_1/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_access_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="4" slack="0"/>
<pin id="199" dir="0" index="1" bw="256" slack="2147483647"/>
<pin id="200" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="3" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="table_256_V/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="fourth_order_double_8_gep_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="59" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="8" slack="0"/>
<pin id="207" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fourth_order_double_8/5 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_access_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="0"/>
<pin id="212" dir="0" index="1" bw="59" slack="2147483647"/>
<pin id="213" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="3" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_15/5 "/>
</bind>
</comp>

<comp id="216" class="1004" name="fourth_order_double_9_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="52" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="8" slack="0"/>
<pin id="220" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fourth_order_double_9/5 "/>
</bind>
</comp>

<comp id="223" class="1004" name="grp_access_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="8" slack="0"/>
<pin id="225" dir="0" index="1" bw="52" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fourth_order_double_10/5 "/>
</bind>
</comp>

<comp id="229" class="1004" name="fourth_order_double_11_gep_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="44" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="8" slack="0"/>
<pin id="233" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fourth_order_double_11/5 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_access_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="8" slack="0"/>
<pin id="238" dir="0" index="1" bw="44" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="3" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fourth_order_double_12/5 "/>
</bind>
</comp>

<comp id="242" class="1004" name="fourth_order_double_13_gep_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="33" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="8" slack="0"/>
<pin id="246" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fourth_order_double_13/5 "/>
</bind>
</comp>

<comp id="249" class="1004" name="grp_access_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="8" slack="0"/>
<pin id="251" dir="0" index="1" bw="33" slack="2147483647"/>
<pin id="252" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="3" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fourth_order_double_14/5 "/>
</bind>
</comp>

<comp id="255" class="1004" name="fourth_order_double_15_gep_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="25" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="0" index="2" bw="8" slack="0"/>
<pin id="259" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fourth_order_double_15/5 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_access_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="8" slack="0"/>
<pin id="264" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="265" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fourth_order_double_16/5 "/>
</bind>
</comp>

<comp id="268" class="1004" name="grp_scaled_fixed2ieee_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="64" slack="0"/>
<pin id="270" dir="0" index="1" bw="63" slack="0"/>
<pin id="271" dir="0" index="2" bw="12" slack="0"/>
<pin id="272" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="resultf/8 "/>
</bind>
</comp>

<comp id="274" class="1004" name="p_Val2_s_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="64" slack="0"/>
<pin id="276" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="p_Result_s_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="64" slack="0"/>
<pin id="281" dir="0" index="2" bw="7" slack="0"/>
<pin id="282" dir="1" index="3" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_V_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="11" slack="0"/>
<pin id="288" dir="0" index="1" bw="64" slack="0"/>
<pin id="289" dir="0" index="2" bw="7" slack="0"/>
<pin id="290" dir="0" index="3" bw="7" slack="0"/>
<pin id="291" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_V_1_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="64" slack="0"/>
<pin id="298" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V_1/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="closepath_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="11" slack="0"/>
<pin id="302" dir="0" index="1" bw="11" slack="0"/>
<pin id="303" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="closepath/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="add_ln114_1_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="11" slack="0"/>
<pin id="308" dir="0" index="1" bw="11" slack="0"/>
<pin id="309" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114_1/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="addr_V_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="11" slack="0"/>
<pin id="315" dir="0" index="2" bw="11" slack="0"/>
<pin id="316" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="addr_V/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="p_Result_i_i_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="4" slack="0"/>
<pin id="322" dir="0" index="1" bw="11" slack="0"/>
<pin id="323" dir="0" index="2" bw="4" slack="0"/>
<pin id="324" dir="0" index="3" bw="5" slack="0"/>
<pin id="325" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_i_i/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="zext_ln635_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="4" slack="0"/>
<pin id="332" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln635/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="trunc_ln601_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="11" slack="0"/>
<pin id="337" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln601/1 "/>
</bind>
</comp>

<comp id="339" class="1004" name="p_Result_15_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="53" slack="0"/>
<pin id="341" dir="0" index="1" bw="1" slack="0"/>
<pin id="342" dir="0" index="2" bw="52" slack="1"/>
<pin id="343" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_15/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="zext_ln744_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="7" slack="1"/>
<pin id="348" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln744/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="r_V_17_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="256" slack="0"/>
<pin id="351" dir="0" index="1" bw="7" slack="0"/>
<pin id="352" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_17/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="ret_V_11_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="170" slack="0"/>
<pin id="357" dir="0" index="1" bw="256" slack="0"/>
<pin id="358" dir="0" index="2" bw="8" slack="0"/>
<pin id="359" dir="0" index="3" bw="9" slack="0"/>
<pin id="360" dir="1" index="4" bw="170" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ret_V_11/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="lhs_V_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="170" slack="0"/>
<pin id="367" dir="1" index="1" bw="223" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="rhs_V_1_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="53" slack="0"/>
<pin id="371" dir="1" index="1" bw="223" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_1/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="grp_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="170" slack="0"/>
<pin id="375" dir="0" index="1" bw="53" slack="0"/>
<pin id="376" dir="1" index="2" bw="223" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_V_12/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="icmp_ln833_1_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="52" slack="1"/>
<pin id="381" dir="0" index="1" bw="52" slack="0"/>
<pin id="382" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln833_1/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="p_Val2_29_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="124" slack="0"/>
<pin id="386" dir="0" index="1" bw="223" slack="0"/>
<pin id="387" dir="0" index="2" bw="7" slack="0"/>
<pin id="388" dir="0" index="3" bw="9" slack="0"/>
<pin id="389" dir="1" index="4" bw="124" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_29/3 "/>
</bind>
</comp>

<comp id="394" class="1004" name="trunc_ln_i_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="3" slack="0"/>
<pin id="396" dir="0" index="1" bw="223" slack="0"/>
<pin id="397" dir="0" index="2" bw="9" slack="0"/>
<pin id="398" dir="0" index="3" bw="9" slack="0"/>
<pin id="399" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln_i/3 "/>
</bind>
</comp>

<comp id="404" class="1004" name="add_ln114_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="11" slack="0"/>
<pin id="406" dir="0" index="1" bw="11" slack="3"/>
<pin id="407" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114/4 "/>
</bind>
</comp>

<comp id="409" class="1004" name="select_ln482_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="3"/>
<pin id="411" dir="0" index="1" bw="11" slack="0"/>
<pin id="412" dir="0" index="2" bw="11" slack="0"/>
<pin id="413" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln482/4 "/>
</bind>
</comp>

<comp id="416" class="1004" name="p_Val2_30_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="3"/>
<pin id="418" dir="0" index="1" bw="3" slack="0"/>
<pin id="419" dir="0" index="2" bw="3" slack="1"/>
<pin id="420" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_30/4 "/>
</bind>
</comp>

<comp id="422" class="1004" name="trunc_ln745_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="3" slack="0"/>
<pin id="424" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln745/4 "/>
</bind>
</comp>

<comp id="426" class="1004" name="Mx_bits_V_1_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="0"/>
<pin id="428" dir="0" index="1" bw="124" slack="1"/>
<pin id="429" dir="1" index="2" bw="124" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="Mx_bits_V_1/4 "/>
</bind>
</comp>

<comp id="431" class="1004" name="p_Val2_7_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="0"/>
<pin id="433" dir="0" index="1" bw="124" slack="0"/>
<pin id="434" dir="0" index="2" bw="124" slack="1"/>
<pin id="435" dir="1" index="3" bw="124" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_7/4 "/>
</bind>
</comp>

<comp id="438" class="1004" name="p_Result_i_i_41_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="61" slack="0"/>
<pin id="440" dir="0" index="1" bw="124" slack="0"/>
<pin id="441" dir="0" index="2" bw="7" slack="0"/>
<pin id="442" dir="0" index="3" bw="8" slack="0"/>
<pin id="443" dir="1" index="4" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_i_i_41/4 "/>
</bind>
</comp>

<comp id="448" class="1004" name="p_Result_16_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="62" slack="0"/>
<pin id="450" dir="0" index="1" bw="61" slack="0"/>
<pin id="451" dir="0" index="2" bw="1" slack="0"/>
<pin id="452" dir="1" index="3" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_16/4 "/>
</bind>
</comp>

<comp id="456" class="1004" name="p_Result_8_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="62" slack="0"/>
<pin id="458" dir="0" index="1" bw="62" slack="0"/>
<pin id="459" dir="0" index="2" bw="7" slack="0"/>
<pin id="460" dir="0" index="3" bw="1" slack="0"/>
<pin id="461" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_8/4 "/>
</bind>
</comp>

<comp id="466" class="1004" name="p_Result_17_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="64" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="0" index="2" bw="62" slack="0"/>
<pin id="470" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_17/4 "/>
</bind>
</comp>

<comp id="474" class="1004" name="tmp_i_i_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="64" slack="0"/>
<pin id="476" dir="0" index="1" bw="64" slack="0"/>
<pin id="477" dir="0" index="2" bw="1" slack="0"/>
<pin id="478" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="tmp_i_i/4 "/>
</bind>
</comp>

<comp id="482" class="1004" name="Mx_zeros_V_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="64" slack="0"/>
<pin id="484" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="Mx_zeros_V/4 "/>
</bind>
</comp>

<comp id="486" class="1004" name="zext_ln1253_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="6" slack="0"/>
<pin id="488" dir="1" index="1" bw="124" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1253/4 "/>
</bind>
</comp>

<comp id="490" class="1004" name="r_V_18_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="124" slack="0"/>
<pin id="492" dir="0" index="1" bw="6" slack="0"/>
<pin id="493" dir="1" index="2" bw="124" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_18/4 "/>
</bind>
</comp>

<comp id="496" class="1004" name="Mx_V_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="63" slack="0"/>
<pin id="498" dir="0" index="1" bw="124" slack="0"/>
<pin id="499" dir="0" index="2" bw="7" slack="0"/>
<pin id="500" dir="0" index="3" bw="8" slack="0"/>
<pin id="501" dir="1" index="4" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Mx_V/4 "/>
</bind>
</comp>

<comp id="506" class="1004" name="zext_ln655_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="6" slack="0"/>
<pin id="508" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln655/4 "/>
</bind>
</comp>

<comp id="510" class="1004" name="Ex_V_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="11" slack="0"/>
<pin id="512" dir="0" index="1" bw="6" slack="0"/>
<pin id="513" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="Ex_V/4 "/>
</bind>
</comp>

<comp id="516" class="1004" name="isNeg_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="0"/>
<pin id="518" dir="0" index="1" bw="11" slack="0"/>
<pin id="519" dir="0" index="2" bw="5" slack="0"/>
<pin id="520" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/4 "/>
</bind>
</comp>

<comp id="524" class="1004" name="icmp_ln833_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="11" slack="3"/>
<pin id="526" dir="0" index="1" bw="11" slack="0"/>
<pin id="527" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln833/4 "/>
</bind>
</comp>

<comp id="529" class="1004" name="icmp_ln833_2_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="11" slack="3"/>
<pin id="531" dir="0" index="1" bw="11" slack="0"/>
<pin id="532" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln833_2/4 "/>
</bind>
</comp>

<comp id="534" class="1004" name="sext_ln1334_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="11" slack="1"/>
<pin id="536" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1334/5 "/>
</bind>
</comp>

<comp id="537" class="1004" name="sub_ln1311_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="0"/>
<pin id="539" dir="0" index="1" bw="11" slack="0"/>
<pin id="540" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311/5 "/>
</bind>
</comp>

<comp id="543" class="1004" name="ush_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="1"/>
<pin id="545" dir="0" index="1" bw="12" slack="0"/>
<pin id="546" dir="0" index="2" bw="12" slack="0"/>
<pin id="547" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/5 "/>
</bind>
</comp>

<comp id="550" class="1004" name="sext_ln1311_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="12" slack="0"/>
<pin id="552" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311/5 "/>
</bind>
</comp>

<comp id="554" class="1004" name="zext_ln1287_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="12" slack="0"/>
<pin id="556" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1287/5 "/>
</bind>
</comp>

<comp id="558" class="1004" name="r_V_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="63" slack="1"/>
<pin id="560" dir="0" index="1" bw="32" slack="0"/>
<pin id="561" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/5 "/>
</bind>
</comp>

<comp id="563" class="1004" name="r_V_3_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="63" slack="1"/>
<pin id="565" dir="0" index="1" bw="32" slack="0"/>
<pin id="566" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_3/5 "/>
</bind>
</comp>

<comp id="568" class="1004" name="r_V_19_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="1"/>
<pin id="570" dir="0" index="1" bw="63" slack="0"/>
<pin id="571" dir="0" index="2" bw="63" slack="0"/>
<pin id="572" dir="1" index="3" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_V_19/5 "/>
</bind>
</comp>

<comp id="575" class="1004" name="tmp_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="0"/>
<pin id="577" dir="0" index="1" bw="1" slack="0"/>
<pin id="578" dir="0" index="2" bw="1" slack="0"/>
<pin id="579" dir="0" index="3" bw="1" slack="0"/>
<pin id="580" dir="0" index="4" bw="1" slack="0"/>
<pin id="581" dir="0" index="5" bw="1" slack="0"/>
<pin id="582" dir="0" index="6" bw="1" slack="0"/>
<pin id="583" dir="0" index="7" bw="1" slack="0"/>
<pin id="584" dir="0" index="8" bw="1" slack="0"/>
<pin id="585" dir="0" index="9" bw="3" slack="1"/>
<pin id="586" dir="1" index="10" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="596" class="1004" name="p_Result_i_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="7" slack="0"/>
<pin id="598" dir="0" index="1" bw="63" slack="0"/>
<pin id="599" dir="0" index="2" bw="7" slack="0"/>
<pin id="600" dir="0" index="3" bw="7" slack="0"/>
<pin id="601" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_i/5 "/>
</bind>
</comp>

<comp id="606" class="1004" name="B_V_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="63" slack="0"/>
<pin id="608" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="B_V/5 "/>
</bind>
</comp>

<comp id="610" class="1004" name="B_trunc_V_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="49" slack="0"/>
<pin id="612" dir="0" index="1" bw="63" slack="0"/>
<pin id="613" dir="0" index="2" bw="4" slack="0"/>
<pin id="614" dir="0" index="3" bw="7" slack="0"/>
<pin id="615" dir="1" index="4" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="B_trunc_V/5 "/>
</bind>
</comp>

<comp id="620" class="1004" name="r_V_5_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="49" slack="0"/>
<pin id="622" dir="1" index="1" bw="98" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_5/5 "/>
</bind>
</comp>

<comp id="624" class="1004" name="r_V_20_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="49" slack="0"/>
<pin id="626" dir="0" index="1" bw="49" slack="0"/>
<pin id="627" dir="1" index="2" bw="98" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_20/5 "/>
</bind>
</comp>

<comp id="630" class="1004" name="B_squared_V_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="49" slack="0"/>
<pin id="632" dir="0" index="1" bw="98" slack="0"/>
<pin id="633" dir="0" index="2" bw="7" slack="0"/>
<pin id="634" dir="0" index="3" bw="8" slack="0"/>
<pin id="635" dir="1" index="4" bw="49" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="B_squared_V/5 "/>
</bind>
</comp>

<comp id="640" class="1004" name="xor_ln29_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="0"/>
<pin id="642" dir="0" index="1" bw="1" slack="0"/>
<pin id="643" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln29/5 "/>
</bind>
</comp>

<comp id="646" class="1004" name="sin_basis_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="1" slack="0"/>
<pin id="648" dir="0" index="1" bw="1" slack="0"/>
<pin id="649" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sin_basis/5 "/>
</bind>
</comp>

<comp id="652" class="1004" name="p_Result_18_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="8" slack="0"/>
<pin id="654" dir="0" index="1" bw="1" slack="0"/>
<pin id="655" dir="0" index="2" bw="7" slack="0"/>
<pin id="656" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_18/5 "/>
</bind>
</comp>

<comp id="660" class="1004" name="zext_ln498_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="8" slack="0"/>
<pin id="662" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln498/5 "/>
</bind>
</comp>

<comp id="669" class="1004" name="r_V_8_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="49" slack="1"/>
<pin id="671" dir="1" index="1" bw="98" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_8/6 "/>
</bind>
</comp>

<comp id="672" class="1004" name="r_V_21_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="49" slack="1"/>
<pin id="674" dir="0" index="1" bw="49" slack="0"/>
<pin id="675" dir="1" index="2" bw="98" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_21/6 "/>
</bind>
</comp>

<comp id="677" class="1004" name="B_third_power_V_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="42" slack="0"/>
<pin id="679" dir="0" index="1" bw="98" slack="0"/>
<pin id="680" dir="0" index="2" bw="7" slack="0"/>
<pin id="681" dir="0" index="3" bw="8" slack="0"/>
<pin id="682" dir="1" index="4" bw="42" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="B_third_power_V/6 "/>
</bind>
</comp>

<comp id="687" class="1004" name="r_V_22_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="49" slack="0"/>
<pin id="689" dir="0" index="1" bw="49" slack="0"/>
<pin id="690" dir="1" index="2" bw="98" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_22/6 "/>
</bind>
</comp>

<comp id="693" class="1004" name="B_fourth_power_V_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="35" slack="0"/>
<pin id="695" dir="0" index="1" bw="98" slack="0"/>
<pin id="696" dir="0" index="2" bw="7" slack="0"/>
<pin id="697" dir="0" index="3" bw="8" slack="0"/>
<pin id="698" dir="1" index="4" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="B_fourth_power_V/6 "/>
</bind>
</comp>

<comp id="703" class="1004" name="t1_V_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="63" slack="0"/>
<pin id="705" dir="0" index="1" bw="59" slack="0"/>
<pin id="706" dir="0" index="2" bw="1" slack="0"/>
<pin id="707" dir="1" index="3" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t1_V/6 "/>
</bind>
</comp>

<comp id="711" class="1004" name="r_V_10_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="56" slack="1"/>
<pin id="713" dir="1" index="1" bw="108" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_10/6 "/>
</bind>
</comp>

<comp id="714" class="1004" name="sext_ln1072_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="52" slack="0"/>
<pin id="716" dir="1" index="1" bw="108" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1072/6 "/>
</bind>
</comp>

<comp id="718" class="1004" name="r_V_23_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="56" slack="0"/>
<pin id="720" dir="0" index="1" bw="52" slack="0"/>
<pin id="721" dir="1" index="2" bw="108" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_23/6 "/>
</bind>
</comp>

<comp id="724" class="1004" name="trunc_ln1_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="56" slack="0"/>
<pin id="726" dir="0" index="1" bw="108" slack="0"/>
<pin id="727" dir="0" index="2" bw="7" slack="0"/>
<pin id="728" dir="0" index="3" bw="8" slack="0"/>
<pin id="729" dir="1" index="4" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/6 "/>
</bind>
</comp>

<comp id="734" class="1004" name="r_V_12_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="49" slack="1"/>
<pin id="736" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_12/6 "/>
</bind>
</comp>

<comp id="737" class="1004" name="sext_ln1072_1_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="44" slack="0"/>
<pin id="739" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1072_1/6 "/>
</bind>
</comp>

<comp id="741" class="1004" name="r_V_24_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="49" slack="0"/>
<pin id="743" dir="0" index="1" bw="44" slack="0"/>
<pin id="744" dir="1" index="2" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_24/6 "/>
</bind>
</comp>

<comp id="747" class="1004" name="trunc_ln662_1_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="48" slack="0"/>
<pin id="749" dir="0" index="1" bw="93" slack="0"/>
<pin id="750" dir="0" index="2" bw="7" slack="0"/>
<pin id="751" dir="0" index="3" bw="8" slack="0"/>
<pin id="752" dir="1" index="4" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln662_1/6 "/>
</bind>
</comp>

<comp id="757" class="1004" name="zext_ln1070_1_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="35" slack="0"/>
<pin id="759" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1070_1/6 "/>
</bind>
</comp>

<comp id="761" class="1004" name="zext_ln1072_1_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="25" slack="0"/>
<pin id="763" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1072_1/6 "/>
</bind>
</comp>

<comp id="765" class="1004" name="r_V_26_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="35" slack="0"/>
<pin id="767" dir="0" index="1" bw="25" slack="0"/>
<pin id="768" dir="1" index="2" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_26/6 "/>
</bind>
</comp>

<comp id="771" class="1004" name="tmp_4_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="29" slack="0"/>
<pin id="773" dir="0" index="1" bw="60" slack="0"/>
<pin id="774" dir="0" index="2" bw="6" slack="0"/>
<pin id="775" dir="0" index="3" bw="7" slack="0"/>
<pin id="776" dir="1" index="4" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/6 "/>
</bind>
</comp>

<comp id="781" class="1004" name="lhs_V_1_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="63" slack="0"/>
<pin id="783" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_1/6 "/>
</bind>
</comp>

<comp id="785" class="1004" name="rhs_V_2_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="56" slack="0"/>
<pin id="787" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_2/6 "/>
</bind>
</comp>

<comp id="789" class="1004" name="ret_V_13_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="63" slack="0"/>
<pin id="791" dir="0" index="1" bw="56" slack="0"/>
<pin id="792" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_13/6 "/>
</bind>
</comp>

<comp id="795" class="1004" name="sext_ln657_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="48" slack="0"/>
<pin id="797" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln657/6 "/>
</bind>
</comp>

<comp id="799" class="1004" name="ret_V_14_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="64" slack="0"/>
<pin id="801" dir="0" index="1" bw="48" slack="0"/>
<pin id="802" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_14/6 "/>
</bind>
</comp>

<comp id="805" class="1004" name="zext_ln1070_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="42" slack="1"/>
<pin id="807" dir="1" index="1" bw="75" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1070/7 "/>
</bind>
</comp>

<comp id="808" class="1004" name="zext_ln1072_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="33" slack="1"/>
<pin id="810" dir="1" index="1" bw="75" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1072/7 "/>
</bind>
</comp>

<comp id="811" class="1004" name="r_V_25_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="42" slack="0"/>
<pin id="813" dir="0" index="1" bw="33" slack="0"/>
<pin id="814" dir="1" index="2" bw="75" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_25/7 "/>
</bind>
</comp>

<comp id="817" class="1004" name="tmp_3_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="37" slack="0"/>
<pin id="819" dir="0" index="1" bw="75" slack="0"/>
<pin id="820" dir="0" index="2" bw="7" slack="0"/>
<pin id="821" dir="0" index="3" bw="8" slack="0"/>
<pin id="822" dir="1" index="4" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/7 "/>
</bind>
</comp>

<comp id="827" class="1004" name="zext_ln657_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="37" slack="0"/>
<pin id="829" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657/7 "/>
</bind>
</comp>

<comp id="831" class="1004" name="ret_V_15_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="64" slack="1"/>
<pin id="833" dir="0" index="1" bw="37" slack="0"/>
<pin id="834" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_15/7 "/>
</bind>
</comp>

<comp id="836" class="1004" name="zext_ln657_1_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="29" slack="1"/>
<pin id="838" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657_1/7 "/>
</bind>
</comp>

<comp id="839" class="1004" name="ret_V_8_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="64" slack="0"/>
<pin id="841" dir="0" index="1" bw="29" slack="0"/>
<pin id="842" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_8/7 "/>
</bind>
</comp>

<comp id="845" class="1004" name="xor_ln271_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="1" slack="3"/>
<pin id="847" dir="0" index="1" bw="1" slack="0"/>
<pin id="848" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln271/8 "/>
</bind>
</comp>

<comp id="850" class="1004" name="cos_basis_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="1" slack="3"/>
<pin id="852" dir="0" index="1" bw="1" slack="0"/>
<pin id="853" dir="0" index="2" bw="1" slack="3"/>
<pin id="854" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cos_basis/8 "/>
</bind>
</comp>

<comp id="856" class="1004" name="select_ln272_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="1" slack="0"/>
<pin id="858" dir="0" index="1" bw="11" slack="0"/>
<pin id="859" dir="0" index="2" bw="11" slack="4"/>
<pin id="860" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln272/8 "/>
</bind>
</comp>

<comp id="863" class="1004" name="select_ln272_1_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="1" slack="0"/>
<pin id="865" dir="0" index="1" bw="63" slack="0"/>
<pin id="866" dir="0" index="2" bw="63" slack="4"/>
<pin id="867" dir="1" index="3" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln272_1/8 "/>
</bind>
</comp>

<comp id="870" class="1004" name="zext_ln1070_2_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="63" slack="0"/>
<pin id="872" dir="1" index="1" bw="126" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1070_2/8 "/>
</bind>
</comp>

<comp id="874" class="1004" name="sext_ln1072_2_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="64" slack="1"/>
<pin id="876" dir="1" index="1" bw="126" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1072_2/8 "/>
</bind>
</comp>

<comp id="877" class="1004" name="r_V_27_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="64" slack="0"/>
<pin id="879" dir="0" index="1" bw="63" slack="0"/>
<pin id="880" dir="1" index="2" bw="126" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_27/8 "/>
</bind>
</comp>

<comp id="883" class="1004" name="result_V_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="63" slack="0"/>
<pin id="885" dir="0" index="1" bw="126" slack="0"/>
<pin id="886" dir="0" index="2" bw="7" slack="0"/>
<pin id="887" dir="0" index="3" bw="8" slack="0"/>
<pin id="888" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="result_V/8 "/>
</bind>
</comp>

<comp id="894" class="1004" name="rhs_V_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="11" slack="0"/>
<pin id="896" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V/8 "/>
</bind>
</comp>

<comp id="898" class="1004" name="ret_V_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="1" slack="0"/>
<pin id="900" dir="0" index="1" bw="11" slack="0"/>
<pin id="901" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V/8 "/>
</bind>
</comp>

<comp id="905" class="1004" name="p_Val2_25_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="64" slack="0"/>
<pin id="907" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_25/9 "/>
</bind>
</comp>

<comp id="909" class="1004" name="p_Result_19_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="1" slack="0"/>
<pin id="911" dir="0" index="1" bw="64" slack="0"/>
<pin id="912" dir="0" index="2" bw="7" slack="0"/>
<pin id="913" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_19/9 "/>
</bind>
</comp>

<comp id="917" class="1004" name="tmp_V_2_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="11" slack="0"/>
<pin id="919" dir="0" index="1" bw="64" slack="0"/>
<pin id="920" dir="0" index="2" bw="7" slack="0"/>
<pin id="921" dir="0" index="3" bw="7" slack="0"/>
<pin id="922" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V_2/9 "/>
</bind>
</comp>

<comp id="927" class="1004" name="tmp_V_3_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="64" slack="0"/>
<pin id="929" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V_3/9 "/>
</bind>
</comp>

<comp id="931" class="1004" name="p_Result_20_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="4" slack="0"/>
<pin id="933" dir="0" index="1" bw="1" slack="8"/>
<pin id="934" dir="0" index="2" bw="3" slack="5"/>
<pin id="935" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_20/9 "/>
</bind>
</comp>

<comp id="937" class="1004" name="tmp_1_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="1" slack="0"/>
<pin id="939" dir="0" index="1" bw="1" slack="0"/>
<pin id="940" dir="0" index="2" bw="1" slack="0"/>
<pin id="941" dir="0" index="3" bw="1" slack="0"/>
<pin id="942" dir="0" index="4" bw="1" slack="0"/>
<pin id="943" dir="0" index="5" bw="1" slack="0"/>
<pin id="944" dir="0" index="6" bw="1" slack="0"/>
<pin id="945" dir="0" index="7" bw="1" slack="0"/>
<pin id="946" dir="0" index="8" bw="1" slack="0"/>
<pin id="947" dir="0" index="9" bw="1" slack="0"/>
<pin id="948" dir="0" index="10" bw="1" slack="0"/>
<pin id="949" dir="0" index="11" bw="1" slack="0"/>
<pin id="950" dir="0" index="12" bw="1" slack="0"/>
<pin id="951" dir="0" index="13" bw="1" slack="0"/>
<pin id="952" dir="0" index="14" bw="1" slack="0"/>
<pin id="953" dir="0" index="15" bw="1" slack="0"/>
<pin id="954" dir="0" index="16" bw="1" slack="0"/>
<pin id="955" dir="0" index="17" bw="4" slack="0"/>
<pin id="956" dir="1" index="18" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/9 "/>
</bind>
</comp>

<comp id="975" class="1004" name="tmp_2_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="1" slack="0"/>
<pin id="977" dir="0" index="1" bw="1" slack="0"/>
<pin id="978" dir="0" index="2" bw="1" slack="0"/>
<pin id="979" dir="0" index="3" bw="1" slack="0"/>
<pin id="980" dir="0" index="4" bw="1" slack="0"/>
<pin id="981" dir="0" index="5" bw="1" slack="0"/>
<pin id="982" dir="0" index="6" bw="1" slack="0"/>
<pin id="983" dir="0" index="7" bw="1" slack="0"/>
<pin id="984" dir="0" index="8" bw="1" slack="0"/>
<pin id="985" dir="0" index="9" bw="1" slack="0"/>
<pin id="986" dir="0" index="10" bw="1" slack="0"/>
<pin id="987" dir="0" index="11" bw="1" slack="0"/>
<pin id="988" dir="0" index="12" bw="1" slack="0"/>
<pin id="989" dir="0" index="13" bw="1" slack="0"/>
<pin id="990" dir="0" index="14" bw="1" slack="0"/>
<pin id="991" dir="0" index="15" bw="1" slack="0"/>
<pin id="992" dir="0" index="16" bw="1" slack="0"/>
<pin id="993" dir="0" index="17" bw="4" slack="0"/>
<pin id="994" dir="1" index="18" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_2/9 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="select_ln271_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="1" slack="1"/>
<pin id="1015" dir="0" index="1" bw="1" slack="0"/>
<pin id="1016" dir="0" index="2" bw="1" slack="0"/>
<pin id="1017" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln271/9 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="and_ln300_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="1" slack="5"/>
<pin id="1022" dir="0" index="1" bw="1" slack="7"/>
<pin id="1023" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln300/9 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="and_ln307_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="1" slack="8"/>
<pin id="1026" dir="0" index="1" bw="1" slack="4"/>
<pin id="1027" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln307/9 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="select_ln307_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="1" slack="4"/>
<pin id="1030" dir="0" index="1" bw="11" slack="0"/>
<pin id="1031" dir="0" index="2" bw="11" slack="0"/>
<pin id="1032" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln307/9 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="xor_ln311_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="1" slack="5"/>
<pin id="1037" dir="0" index="1" bw="1" slack="0"/>
<pin id="1038" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln311/9 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="or_ln311_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="1" slack="5"/>
<pin id="1042" dir="0" index="1" bw="1" slack="0"/>
<pin id="1043" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln311/9 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="select_ln311_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="1" slack="0"/>
<pin id="1047" dir="0" index="1" bw="1" slack="0"/>
<pin id="1048" dir="0" index="2" bw="1" slack="0"/>
<pin id="1049" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln311/9 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="select_ln311_1_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="1" slack="5"/>
<pin id="1055" dir="0" index="1" bw="11" slack="0"/>
<pin id="1056" dir="0" index="2" bw="11" slack="0"/>
<pin id="1057" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln311_1/9 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="p_Repl2_3_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="1" slack="0"/>
<pin id="1062" dir="0" index="1" bw="1" slack="0"/>
<pin id="1063" dir="0" index="2" bw="1" slack="0"/>
<pin id="1064" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Repl2_3/9 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="ret_V_9_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="1" slack="0"/>
<pin id="1070" dir="0" index="1" bw="11" slack="0"/>
<pin id="1071" dir="0" index="2" bw="11" slack="0"/>
<pin id="1072" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ret_V_9/9 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="and_ln300_1_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="1" slack="5"/>
<pin id="1078" dir="0" index="1" bw="1" slack="7"/>
<pin id="1079" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln300_1/9 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="xor_ln300_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="1" slack="0"/>
<pin id="1082" dir="0" index="1" bw="1" slack="0"/>
<pin id="1083" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln300/9 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="select_ln300_2_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="1" slack="0"/>
<pin id="1088" dir="0" index="1" bw="52" slack="0"/>
<pin id="1089" dir="0" index="2" bw="52" slack="0"/>
<pin id="1090" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln300_2/9 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="or_ln300_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="1" slack="0"/>
<pin id="1096" dir="0" index="1" bw="1" slack="5"/>
<pin id="1097" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln300/9 "/>
</bind>
</comp>

<comp id="1099" class="1004" name="ret_V_10_fu_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="1" slack="0"/>
<pin id="1101" dir="0" index="1" bw="52" slack="0"/>
<pin id="1102" dir="0" index="2" bw="52" slack="0"/>
<pin id="1103" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ret_V_10/9 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="p_Result_21_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="64" slack="0"/>
<pin id="1109" dir="0" index="1" bw="1" slack="0"/>
<pin id="1110" dir="0" index="2" bw="11" slack="0"/>
<pin id="1111" dir="0" index="3" bw="52" slack="0"/>
<pin id="1112" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_21/9 "/>
</bind>
</comp>

<comp id="1117" class="1004" name="bitcast_ln512_fu_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="64" slack="0"/>
<pin id="1119" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln512/9 "/>
</bind>
</comp>

<comp id="1121" class="1005" name="p_Result_s_reg_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="1" slack="8"/>
<pin id="1123" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="1127" class="1005" name="tmp_V_reg_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="11" slack="3"/>
<pin id="1129" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="1134" class="1005" name="tmp_V_1_reg_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="52" slack="1"/>
<pin id="1136" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_1 "/>
</bind>
</comp>

<comp id="1140" class="1005" name="closepath_reg_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="1" slack="2"/>
<pin id="1142" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="closepath "/>
</bind>
</comp>

<comp id="1146" class="1005" name="ref_4oPi_table_256_V_1_reg_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="4" slack="1"/>
<pin id="1148" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ref_4oPi_table_256_V_1 "/>
</bind>
</comp>

<comp id="1151" class="1005" name="trunc_ln601_reg_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="7" slack="1"/>
<pin id="1153" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln601 "/>
</bind>
</comp>

<comp id="1156" class="1005" name="lhs_V_reg_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="223" slack="1"/>
<pin id="1158" dir="1" index="1" bw="223" slack="1"/>
</pin_list>
<bind>
<opset="lhs_V "/>
</bind>
</comp>

<comp id="1161" class="1005" name="rhs_V_1_reg_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="223" slack="1"/>
<pin id="1163" dir="1" index="1" bw="223" slack="1"/>
</pin_list>
<bind>
<opset="rhs_V_1 "/>
</bind>
</comp>

<comp id="1166" class="1005" name="icmp_ln833_1_reg_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="1" slack="7"/>
<pin id="1168" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="icmp_ln833_1 "/>
</bind>
</comp>

<comp id="1172" class="1005" name="p_Val2_29_reg_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="124" slack="1"/>
<pin id="1174" dir="1" index="1" bw="124" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_29 "/>
</bind>
</comp>

<comp id="1178" class="1005" name="trunc_ln_i_reg_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="3" slack="1"/>
<pin id="1180" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln_i "/>
</bind>
</comp>

<comp id="1183" class="1005" name="p_Val2_30_reg_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="3" slack="1"/>
<pin id="1185" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_30 "/>
</bind>
</comp>

<comp id="1189" class="1005" name="Mx_V_reg_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="63" slack="1"/>
<pin id="1191" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="Mx_V "/>
</bind>
</comp>

<comp id="1196" class="1005" name="Ex_V_reg_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="11" slack="1"/>
<pin id="1198" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="Ex_V "/>
</bind>
</comp>

<comp id="1202" class="1005" name="isNeg_reg_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="1" slack="1"/>
<pin id="1204" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg "/>
</bind>
</comp>

<comp id="1208" class="1005" name="icmp_ln833_reg_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="1" slack="5"/>
<pin id="1210" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="icmp_ln833 "/>
</bind>
</comp>

<comp id="1214" class="1005" name="icmp_ln833_2_reg_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="1" slack="5"/>
<pin id="1216" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="icmp_ln833_2 "/>
</bind>
</comp>

<comp id="1222" class="1005" name="do_cos_read_reg_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="1" slack="3"/>
<pin id="1224" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="do_cos_read "/>
</bind>
</comp>

<comp id="1228" class="1005" name="tmp_reg_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="1" slack="3"/>
<pin id="1230" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1234" class="1005" name="B_V_reg_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="56" slack="1"/>
<pin id="1236" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="B_V "/>
</bind>
</comp>

<comp id="1239" class="1005" name="r_V_5_reg_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="98" slack="1"/>
<pin id="1241" dir="1" index="1" bw="98" slack="1"/>
</pin_list>
<bind>
<opset="r_V_5 "/>
</bind>
</comp>

<comp id="1244" class="1005" name="B_squared_V_reg_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="49" slack="1"/>
<pin id="1246" dir="1" index="1" bw="49" slack="1"/>
</pin_list>
<bind>
<opset="B_squared_V "/>
</bind>
</comp>

<comp id="1250" class="1005" name="xor_ln29_reg_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="1" slack="4"/>
<pin id="1252" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="xor_ln29 "/>
</bind>
</comp>

<comp id="1255" class="1005" name="fourth_order_double_8_reg_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="8" slack="1"/>
<pin id="1257" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="fourth_order_double_8 "/>
</bind>
</comp>

<comp id="1260" class="1005" name="fourth_order_double_9_reg_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="8" slack="1"/>
<pin id="1262" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="fourth_order_double_9 "/>
</bind>
</comp>

<comp id="1265" class="1005" name="fourth_order_double_11_reg_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="8" slack="1"/>
<pin id="1267" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="fourth_order_double_11 "/>
</bind>
</comp>

<comp id="1270" class="1005" name="fourth_order_double_13_reg_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="8" slack="1"/>
<pin id="1272" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="fourth_order_double_13 "/>
</bind>
</comp>

<comp id="1275" class="1005" name="fourth_order_double_15_reg_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="8" slack="1"/>
<pin id="1277" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="fourth_order_double_15 "/>
</bind>
</comp>

<comp id="1280" class="1005" name="B_third_power_V_reg_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="42" slack="1"/>
<pin id="1282" dir="1" index="1" bw="42" slack="1"/>
</pin_list>
<bind>
<opset="B_third_power_V "/>
</bind>
</comp>

<comp id="1285" class="1005" name="fourth_order_double_14_reg_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="33" slack="1"/>
<pin id="1287" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="fourth_order_double_14 "/>
</bind>
</comp>

<comp id="1290" class="1005" name="tmp_4_reg_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="29" slack="1"/>
<pin id="1292" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1295" class="1005" name="ret_V_14_reg_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="64" slack="1"/>
<pin id="1297" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_14 "/>
</bind>
</comp>

<comp id="1300" class="1005" name="ret_V_8_reg_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="64" slack="1"/>
<pin id="1302" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_8 "/>
</bind>
</comp>

<comp id="1305" class="1005" name="cos_basis_reg_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="1" slack="1"/>
<pin id="1307" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cos_basis "/>
</bind>
</comp>

<comp id="1310" class="1005" name="result_V_reg_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="63" slack="1"/>
<pin id="1312" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="result_V "/>
</bind>
</comp>

<comp id="1315" class="1005" name="ret_V_reg_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="12" slack="1"/>
<pin id="1317" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="ret_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="182"><net_src comp="16" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="0" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="98" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="2" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="195"><net_src comp="4" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="40" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="202"><net_src comp="190" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="208"><net_src comp="6" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="40" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="215"><net_src comp="203" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="221"><net_src comp="8" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="40" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="228"><net_src comp="216" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="234"><net_src comp="10" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="40" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="241"><net_src comp="229" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="247"><net_src comp="12" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="40" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="254"><net_src comp="242" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="260"><net_src comp="14" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="40" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="267"><net_src comp="255" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="273"><net_src comp="158" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="277"><net_src comp="178" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="283"><net_src comp="18" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="274" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="285"><net_src comp="20" pin="0"/><net_sink comp="278" pin=2"/></net>

<net id="292"><net_src comp="22" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="274" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="294"><net_src comp="24" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="295"><net_src comp="26" pin="0"/><net_sink comp="286" pin=3"/></net>

<net id="299"><net_src comp="274" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="304"><net_src comp="286" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="28" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="30" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="286" pin="4"/><net_sink comp="306" pin=1"/></net>

<net id="317"><net_src comp="300" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="32" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="319"><net_src comp="306" pin="2"/><net_sink comp="312" pin=2"/></net>

<net id="326"><net_src comp="34" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="312" pin="3"/><net_sink comp="320" pin=1"/></net>

<net id="328"><net_src comp="36" pin="0"/><net_sink comp="320" pin=2"/></net>

<net id="329"><net_src comp="38" pin="0"/><net_sink comp="320" pin=3"/></net>

<net id="333"><net_src comp="320" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="338"><net_src comp="312" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="344"><net_src comp="42" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="345"><net_src comp="44" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="353"><net_src comp="197" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="346" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="361"><net_src comp="46" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="362"><net_src comp="349" pin="2"/><net_sink comp="355" pin=1"/></net>

<net id="363"><net_src comp="48" pin="0"/><net_sink comp="355" pin=2"/></net>

<net id="364"><net_src comp="50" pin="0"/><net_sink comp="355" pin=3"/></net>

<net id="368"><net_src comp="355" pin="4"/><net_sink comp="365" pin=0"/></net>

<net id="372"><net_src comp="339" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="377"><net_src comp="365" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="369" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="383"><net_src comp="52" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="390"><net_src comp="54" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="391"><net_src comp="373" pin="2"/><net_sink comp="384" pin=1"/></net>

<net id="392"><net_src comp="56" pin="0"/><net_sink comp="384" pin=2"/></net>

<net id="393"><net_src comp="58" pin="0"/><net_sink comp="384" pin=3"/></net>

<net id="400"><net_src comp="60" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="401"><net_src comp="373" pin="2"/><net_sink comp="394" pin=1"/></net>

<net id="402"><net_src comp="62" pin="0"/><net_sink comp="394" pin=2"/></net>

<net id="403"><net_src comp="64" pin="0"/><net_sink comp="394" pin=3"/></net>

<net id="408"><net_src comp="66" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="414"><net_src comp="404" pin="2"/><net_sink comp="409" pin=1"/></net>

<net id="415"><net_src comp="68" pin="0"/><net_sink comp="409" pin=2"/></net>

<net id="421"><net_src comp="70" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="425"><net_src comp="416" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="430"><net_src comp="72" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="436"><net_src comp="422" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="437"><net_src comp="426" pin="2"/><net_sink comp="431" pin=1"/></net>

<net id="444"><net_src comp="74" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="445"><net_src comp="431" pin="3"/><net_sink comp="438" pin=1"/></net>

<net id="446"><net_src comp="20" pin="0"/><net_sink comp="438" pin=2"/></net>

<net id="447"><net_src comp="76" pin="0"/><net_sink comp="438" pin=3"/></net>

<net id="453"><net_src comp="78" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="438" pin="4"/><net_sink comp="448" pin=1"/></net>

<net id="455"><net_src comp="44" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="462"><net_src comp="80" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="463"><net_src comp="448" pin="3"/><net_sink comp="456" pin=1"/></net>

<net id="464"><net_src comp="82" pin="0"/><net_sink comp="456" pin=2"/></net>

<net id="465"><net_src comp="84" pin="0"/><net_sink comp="456" pin=3"/></net>

<net id="471"><net_src comp="86" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="472"><net_src comp="88" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="473"><net_src comp="456" pin="4"/><net_sink comp="466" pin=2"/></net>

<net id="479"><net_src comp="90" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="480"><net_src comp="466" pin="3"/><net_sink comp="474" pin=1"/></net>

<net id="481"><net_src comp="44" pin="0"/><net_sink comp="474" pin=2"/></net>

<net id="485"><net_src comp="474" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="489"><net_src comp="482" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="494"><net_src comp="431" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="486" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="502"><net_src comp="92" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="503"><net_src comp="490" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="504"><net_src comp="82" pin="0"/><net_sink comp="496" pin=2"/></net>

<net id="505"><net_src comp="76" pin="0"/><net_sink comp="496" pin=3"/></net>

<net id="509"><net_src comp="482" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="514"><net_src comp="409" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="506" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="521"><net_src comp="94" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="522"><net_src comp="510" pin="2"/><net_sink comp="516" pin=1"/></net>

<net id="523"><net_src comp="38" pin="0"/><net_sink comp="516" pin=2"/></net>

<net id="528"><net_src comp="68" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="533"><net_src comp="96" pin="0"/><net_sink comp="529" pin=1"/></net>

<net id="541"><net_src comp="100" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="534" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="548"><net_src comp="537" pin="2"/><net_sink comp="543" pin=1"/></net>

<net id="549"><net_src comp="534" pin="1"/><net_sink comp="543" pin=2"/></net>

<net id="553"><net_src comp="543" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="557"><net_src comp="550" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="562"><net_src comp="554" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="567"><net_src comp="554" pin="1"/><net_sink comp="563" pin=1"/></net>

<net id="573"><net_src comp="558" pin="2"/><net_sink comp="568" pin=1"/></net>

<net id="574"><net_src comp="563" pin="2"/><net_sink comp="568" pin=2"/></net>

<net id="587"><net_src comp="102" pin="0"/><net_sink comp="575" pin=0"/></net>

<net id="588"><net_src comp="104" pin="0"/><net_sink comp="575" pin=1"/></net>

<net id="589"><net_src comp="44" pin="0"/><net_sink comp="575" pin=2"/></net>

<net id="590"><net_src comp="44" pin="0"/><net_sink comp="575" pin=3"/></net>

<net id="591"><net_src comp="104" pin="0"/><net_sink comp="575" pin=4"/></net>

<net id="592"><net_src comp="104" pin="0"/><net_sink comp="575" pin=5"/></net>

<net id="593"><net_src comp="44" pin="0"/><net_sink comp="575" pin=6"/></net>

<net id="594"><net_src comp="44" pin="0"/><net_sink comp="575" pin=7"/></net>

<net id="595"><net_src comp="104" pin="0"/><net_sink comp="575" pin=8"/></net>

<net id="602"><net_src comp="106" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="603"><net_src comp="568" pin="3"/><net_sink comp="596" pin=1"/></net>

<net id="604"><net_src comp="108" pin="0"/><net_sink comp="596" pin=2"/></net>

<net id="605"><net_src comp="26" pin="0"/><net_sink comp="596" pin=3"/></net>

<net id="609"><net_src comp="568" pin="3"/><net_sink comp="606" pin=0"/></net>

<net id="616"><net_src comp="110" pin="0"/><net_sink comp="610" pin=0"/></net>

<net id="617"><net_src comp="568" pin="3"/><net_sink comp="610" pin=1"/></net>

<net id="618"><net_src comp="36" pin="0"/><net_sink comp="610" pin=2"/></net>

<net id="619"><net_src comp="112" pin="0"/><net_sink comp="610" pin=3"/></net>

<net id="623"><net_src comp="610" pin="4"/><net_sink comp="620" pin=0"/></net>

<net id="628"><net_src comp="620" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="620" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="636"><net_src comp="114" pin="0"/><net_sink comp="630" pin=0"/></net>

<net id="637"><net_src comp="624" pin="2"/><net_sink comp="630" pin=1"/></net>

<net id="638"><net_src comp="116" pin="0"/><net_sink comp="630" pin=2"/></net>

<net id="639"><net_src comp="118" pin="0"/><net_sink comp="630" pin=3"/></net>

<net id="644"><net_src comp="184" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="645"><net_src comp="44" pin="0"/><net_sink comp="640" pin=1"/></net>

<net id="650"><net_src comp="575" pin="10"/><net_sink comp="646" pin=0"/></net>

<net id="651"><net_src comp="640" pin="2"/><net_sink comp="646" pin=1"/></net>

<net id="657"><net_src comp="120" pin="0"/><net_sink comp="652" pin=0"/></net>

<net id="658"><net_src comp="646" pin="2"/><net_sink comp="652" pin=1"/></net>

<net id="659"><net_src comp="596" pin="4"/><net_sink comp="652" pin=2"/></net>

<net id="663"><net_src comp="652" pin="3"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="665"><net_src comp="660" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="666"><net_src comp="660" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="667"><net_src comp="660" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="668"><net_src comp="660" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="676"><net_src comp="669" pin="1"/><net_sink comp="672" pin=1"/></net>

<net id="683"><net_src comp="122" pin="0"/><net_sink comp="677" pin=0"/></net>

<net id="684"><net_src comp="672" pin="2"/><net_sink comp="677" pin=1"/></net>

<net id="685"><net_src comp="108" pin="0"/><net_sink comp="677" pin=2"/></net>

<net id="686"><net_src comp="118" pin="0"/><net_sink comp="677" pin=3"/></net>

<net id="691"><net_src comp="669" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="692"><net_src comp="669" pin="1"/><net_sink comp="687" pin=1"/></net>

<net id="699"><net_src comp="124" pin="0"/><net_sink comp="693" pin=0"/></net>

<net id="700"><net_src comp="687" pin="2"/><net_sink comp="693" pin=1"/></net>

<net id="701"><net_src comp="20" pin="0"/><net_sink comp="693" pin=2"/></net>

<net id="702"><net_src comp="118" pin="0"/><net_sink comp="693" pin=3"/></net>

<net id="708"><net_src comp="126" pin="0"/><net_sink comp="703" pin=0"/></net>

<net id="709"><net_src comp="210" pin="3"/><net_sink comp="703" pin=1"/></net>

<net id="710"><net_src comp="128" pin="0"/><net_sink comp="703" pin=2"/></net>

<net id="717"><net_src comp="223" pin="3"/><net_sink comp="714" pin=0"/></net>

<net id="722"><net_src comp="711" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="723"><net_src comp="714" pin="1"/><net_sink comp="718" pin=1"/></net>

<net id="730"><net_src comp="130" pin="0"/><net_sink comp="724" pin=0"/></net>

<net id="731"><net_src comp="718" pin="2"/><net_sink comp="724" pin=1"/></net>

<net id="732"><net_src comp="24" pin="0"/><net_sink comp="724" pin=2"/></net>

<net id="733"><net_src comp="132" pin="0"/><net_sink comp="724" pin=3"/></net>

<net id="740"><net_src comp="236" pin="3"/><net_sink comp="737" pin=0"/></net>

<net id="745"><net_src comp="734" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="746"><net_src comp="737" pin="1"/><net_sink comp="741" pin=1"/></net>

<net id="753"><net_src comp="134" pin="0"/><net_sink comp="747" pin=0"/></net>

<net id="754"><net_src comp="741" pin="2"/><net_sink comp="747" pin=1"/></net>

<net id="755"><net_src comp="136" pin="0"/><net_sink comp="747" pin=2"/></net>

<net id="756"><net_src comp="138" pin="0"/><net_sink comp="747" pin=3"/></net>

<net id="760"><net_src comp="693" pin="4"/><net_sink comp="757" pin=0"/></net>

<net id="764"><net_src comp="262" pin="3"/><net_sink comp="761" pin=0"/></net>

<net id="769"><net_src comp="757" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="770"><net_src comp="761" pin="1"/><net_sink comp="765" pin=1"/></net>

<net id="777"><net_src comp="140" pin="0"/><net_sink comp="771" pin=0"/></net>

<net id="778"><net_src comp="765" pin="2"/><net_sink comp="771" pin=1"/></net>

<net id="779"><net_src comp="142" pin="0"/><net_sink comp="771" pin=2"/></net>

<net id="780"><net_src comp="144" pin="0"/><net_sink comp="771" pin=3"/></net>

<net id="784"><net_src comp="703" pin="3"/><net_sink comp="781" pin=0"/></net>

<net id="788"><net_src comp="724" pin="4"/><net_sink comp="785" pin=0"/></net>

<net id="793"><net_src comp="781" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="794"><net_src comp="785" pin="1"/><net_sink comp="789" pin=1"/></net>

<net id="798"><net_src comp="747" pin="4"/><net_sink comp="795" pin=0"/></net>

<net id="803"><net_src comp="789" pin="2"/><net_sink comp="799" pin=0"/></net>

<net id="804"><net_src comp="795" pin="1"/><net_sink comp="799" pin=1"/></net>

<net id="815"><net_src comp="805" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="816"><net_src comp="808" pin="1"/><net_sink comp="811" pin=1"/></net>

<net id="823"><net_src comp="146" pin="0"/><net_sink comp="817" pin=0"/></net>

<net id="824"><net_src comp="811" pin="2"/><net_sink comp="817" pin=1"/></net>

<net id="825"><net_src comp="148" pin="0"/><net_sink comp="817" pin=2"/></net>

<net id="826"><net_src comp="150" pin="0"/><net_sink comp="817" pin=3"/></net>

<net id="830"><net_src comp="817" pin="4"/><net_sink comp="827" pin=0"/></net>

<net id="835"><net_src comp="827" pin="1"/><net_sink comp="831" pin=1"/></net>

<net id="843"><net_src comp="831" pin="2"/><net_sink comp="839" pin=0"/></net>

<net id="844"><net_src comp="836" pin="1"/><net_sink comp="839" pin=1"/></net>

<net id="849"><net_src comp="44" pin="0"/><net_sink comp="845" pin=1"/></net>

<net id="855"><net_src comp="845" pin="2"/><net_sink comp="850" pin=1"/></net>

<net id="861"><net_src comp="850" pin="3"/><net_sink comp="856" pin=0"/></net>

<net id="862"><net_src comp="68" pin="0"/><net_sink comp="856" pin=1"/></net>

<net id="868"><net_src comp="850" pin="3"/><net_sink comp="863" pin=0"/></net>

<net id="869"><net_src comp="152" pin="0"/><net_sink comp="863" pin=1"/></net>

<net id="873"><net_src comp="863" pin="3"/><net_sink comp="870" pin=0"/></net>

<net id="881"><net_src comp="874" pin="1"/><net_sink comp="877" pin=0"/></net>

<net id="882"><net_src comp="870" pin="1"/><net_sink comp="877" pin=1"/></net>

<net id="889"><net_src comp="154" pin="0"/><net_sink comp="883" pin=0"/></net>

<net id="890"><net_src comp="877" pin="2"/><net_sink comp="883" pin=1"/></net>

<net id="891"><net_src comp="20" pin="0"/><net_sink comp="883" pin=2"/></net>

<net id="892"><net_src comp="156" pin="0"/><net_sink comp="883" pin=3"/></net>

<net id="893"><net_src comp="883" pin="4"/><net_sink comp="268" pin=1"/></net>

<net id="897"><net_src comp="856" pin="3"/><net_sink comp="894" pin=0"/></net>

<net id="902"><net_src comp="100" pin="0"/><net_sink comp="898" pin=0"/></net>

<net id="903"><net_src comp="894" pin="1"/><net_sink comp="898" pin=1"/></net>

<net id="904"><net_src comp="898" pin="2"/><net_sink comp="268" pin=2"/></net>

<net id="908"><net_src comp="268" pin="3"/><net_sink comp="905" pin=0"/></net>

<net id="914"><net_src comp="18" pin="0"/><net_sink comp="909" pin=0"/></net>

<net id="915"><net_src comp="905" pin="1"/><net_sink comp="909" pin=1"/></net>

<net id="916"><net_src comp="20" pin="0"/><net_sink comp="909" pin=2"/></net>

<net id="923"><net_src comp="22" pin="0"/><net_sink comp="917" pin=0"/></net>

<net id="924"><net_src comp="905" pin="1"/><net_sink comp="917" pin=1"/></net>

<net id="925"><net_src comp="24" pin="0"/><net_sink comp="917" pin=2"/></net>

<net id="926"><net_src comp="26" pin="0"/><net_sink comp="917" pin=3"/></net>

<net id="930"><net_src comp="905" pin="1"/><net_sink comp="927" pin=0"/></net>

<net id="936"><net_src comp="168" pin="0"/><net_sink comp="931" pin=0"/></net>

<net id="957"><net_src comp="170" pin="0"/><net_sink comp="937" pin=0"/></net>

<net id="958"><net_src comp="104" pin="0"/><net_sink comp="937" pin=1"/></net>

<net id="959"><net_src comp="104" pin="0"/><net_sink comp="937" pin=2"/></net>

<net id="960"><net_src comp="104" pin="0"/><net_sink comp="937" pin=3"/></net>

<net id="961"><net_src comp="44" pin="0"/><net_sink comp="937" pin=4"/></net>

<net id="962"><net_src comp="44" pin="0"/><net_sink comp="937" pin=5"/></net>

<net id="963"><net_src comp="44" pin="0"/><net_sink comp="937" pin=6"/></net>

<net id="964"><net_src comp="44" pin="0"/><net_sink comp="937" pin=7"/></net>

<net id="965"><net_src comp="104" pin="0"/><net_sink comp="937" pin=8"/></net>

<net id="966"><net_src comp="104" pin="0"/><net_sink comp="937" pin=9"/></net>

<net id="967"><net_src comp="44" pin="0"/><net_sink comp="937" pin=10"/></net>

<net id="968"><net_src comp="44" pin="0"/><net_sink comp="937" pin=11"/></net>

<net id="969"><net_src comp="44" pin="0"/><net_sink comp="937" pin=12"/></net>

<net id="970"><net_src comp="44" pin="0"/><net_sink comp="937" pin=13"/></net>

<net id="971"><net_src comp="104" pin="0"/><net_sink comp="937" pin=14"/></net>

<net id="972"><net_src comp="104" pin="0"/><net_sink comp="937" pin=15"/></net>

<net id="973"><net_src comp="104" pin="0"/><net_sink comp="937" pin=16"/></net>

<net id="974"><net_src comp="931" pin="3"/><net_sink comp="937" pin=17"/></net>

<net id="995"><net_src comp="170" pin="0"/><net_sink comp="975" pin=0"/></net>

<net id="996"><net_src comp="104" pin="0"/><net_sink comp="975" pin=1"/></net>

<net id="997"><net_src comp="104" pin="0"/><net_sink comp="975" pin=2"/></net>

<net id="998"><net_src comp="44" pin="0"/><net_sink comp="975" pin=3"/></net>

<net id="999"><net_src comp="104" pin="0"/><net_sink comp="975" pin=4"/></net>

<net id="1000"><net_src comp="44" pin="0"/><net_sink comp="975" pin=5"/></net>

<net id="1001"><net_src comp="44" pin="0"/><net_sink comp="975" pin=6"/></net>

<net id="1002"><net_src comp="104" pin="0"/><net_sink comp="975" pin=7"/></net>

<net id="1003"><net_src comp="44" pin="0"/><net_sink comp="975" pin=8"/></net>

<net id="1004"><net_src comp="44" pin="0"/><net_sink comp="975" pin=9"/></net>

<net id="1005"><net_src comp="104" pin="0"/><net_sink comp="975" pin=10"/></net>

<net id="1006"><net_src comp="44" pin="0"/><net_sink comp="975" pin=11"/></net>

<net id="1007"><net_src comp="44" pin="0"/><net_sink comp="975" pin=12"/></net>

<net id="1008"><net_src comp="104" pin="0"/><net_sink comp="975" pin=13"/></net>

<net id="1009"><net_src comp="44" pin="0"/><net_sink comp="975" pin=14"/></net>

<net id="1010"><net_src comp="104" pin="0"/><net_sink comp="975" pin=15"/></net>

<net id="1011"><net_src comp="104" pin="0"/><net_sink comp="975" pin=16"/></net>

<net id="1012"><net_src comp="931" pin="3"/><net_sink comp="975" pin=17"/></net>

<net id="1018"><net_src comp="937" pin="18"/><net_sink comp="1013" pin=1"/></net>

<net id="1019"><net_src comp="975" pin="18"/><net_sink comp="1013" pin=2"/></net>

<net id="1033"><net_src comp="172" pin="0"/><net_sink comp="1028" pin=1"/></net>

<net id="1034"><net_src comp="68" pin="0"/><net_sink comp="1028" pin=2"/></net>

<net id="1039"><net_src comp="44" pin="0"/><net_sink comp="1035" pin=1"/></net>

<net id="1044"><net_src comp="1013" pin="3"/><net_sink comp="1040" pin=1"/></net>

<net id="1050"><net_src comp="1040" pin="2"/><net_sink comp="1045" pin=0"/></net>

<net id="1051"><net_src comp="1035" pin="2"/><net_sink comp="1045" pin=1"/></net>

<net id="1052"><net_src comp="909" pin="3"/><net_sink comp="1045" pin=2"/></net>

<net id="1058"><net_src comp="96" pin="0"/><net_sink comp="1053" pin=1"/></net>

<net id="1059"><net_src comp="917" pin="4"/><net_sink comp="1053" pin=2"/></net>

<net id="1065"><net_src comp="1020" pin="2"/><net_sink comp="1060" pin=0"/></net>

<net id="1066"><net_src comp="1024" pin="2"/><net_sink comp="1060" pin=1"/></net>

<net id="1067"><net_src comp="1045" pin="3"/><net_sink comp="1060" pin=2"/></net>

<net id="1073"><net_src comp="1020" pin="2"/><net_sink comp="1068" pin=0"/></net>

<net id="1074"><net_src comp="1028" pin="3"/><net_sink comp="1068" pin=1"/></net>

<net id="1075"><net_src comp="1053" pin="3"/><net_sink comp="1068" pin=2"/></net>

<net id="1084"><net_src comp="1076" pin="2"/><net_sink comp="1080" pin=0"/></net>

<net id="1085"><net_src comp="44" pin="0"/><net_sink comp="1080" pin=1"/></net>

<net id="1091"><net_src comp="1080" pin="2"/><net_sink comp="1086" pin=0"/></net>

<net id="1092"><net_src comp="174" pin="0"/><net_sink comp="1086" pin=1"/></net>

<net id="1093"><net_src comp="52" pin="0"/><net_sink comp="1086" pin=2"/></net>

<net id="1098"><net_src comp="1020" pin="2"/><net_sink comp="1094" pin=0"/></net>

<net id="1104"><net_src comp="1094" pin="2"/><net_sink comp="1099" pin=0"/></net>

<net id="1105"><net_src comp="1086" pin="3"/><net_sink comp="1099" pin=1"/></net>

<net id="1106"><net_src comp="927" pin="1"/><net_sink comp="1099" pin=2"/></net>

<net id="1113"><net_src comp="176" pin="0"/><net_sink comp="1107" pin=0"/></net>

<net id="1114"><net_src comp="1060" pin="3"/><net_sink comp="1107" pin=1"/></net>

<net id="1115"><net_src comp="1068" pin="3"/><net_sink comp="1107" pin=2"/></net>

<net id="1116"><net_src comp="1099" pin="3"/><net_sink comp="1107" pin=3"/></net>

<net id="1120"><net_src comp="1107" pin="4"/><net_sink comp="1117" pin=0"/></net>

<net id="1124"><net_src comp="278" pin="3"/><net_sink comp="1121" pin=0"/></net>

<net id="1125"><net_src comp="1121" pin="1"/><net_sink comp="931" pin=1"/></net>

<net id="1126"><net_src comp="1121" pin="1"/><net_sink comp="1024" pin=0"/></net>

<net id="1130"><net_src comp="286" pin="4"/><net_sink comp="1127" pin=0"/></net>

<net id="1131"><net_src comp="1127" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="1132"><net_src comp="1127" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="1133"><net_src comp="1127" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="1137"><net_src comp="296" pin="1"/><net_sink comp="1134" pin=0"/></net>

<net id="1138"><net_src comp="1134" pin="1"/><net_sink comp="339" pin=2"/></net>

<net id="1139"><net_src comp="1134" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="1143"><net_src comp="300" pin="2"/><net_sink comp="1140" pin=0"/></net>

<net id="1144"><net_src comp="1140" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="1145"><net_src comp="1140" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="1149"><net_src comp="190" pin="3"/><net_sink comp="1146" pin=0"/></net>

<net id="1150"><net_src comp="1146" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="1154"><net_src comp="335" pin="1"/><net_sink comp="1151" pin=0"/></net>

<net id="1155"><net_src comp="1151" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="1159"><net_src comp="365" pin="1"/><net_sink comp="1156" pin=0"/></net>

<net id="1160"><net_src comp="1156" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="1164"><net_src comp="369" pin="1"/><net_sink comp="1161" pin=0"/></net>

<net id="1165"><net_src comp="1161" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="1169"><net_src comp="379" pin="2"/><net_sink comp="1166" pin=0"/></net>

<net id="1170"><net_src comp="1166" pin="1"/><net_sink comp="1020" pin=1"/></net>

<net id="1171"><net_src comp="1166" pin="1"/><net_sink comp="1076" pin=1"/></net>

<net id="1175"><net_src comp="384" pin="4"/><net_sink comp="1172" pin=0"/></net>

<net id="1176"><net_src comp="1172" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="1177"><net_src comp="1172" pin="1"/><net_sink comp="431" pin=2"/></net>

<net id="1181"><net_src comp="394" pin="4"/><net_sink comp="1178" pin=0"/></net>

<net id="1182"><net_src comp="1178" pin="1"/><net_sink comp="416" pin=2"/></net>

<net id="1186"><net_src comp="416" pin="3"/><net_sink comp="1183" pin=0"/></net>

<net id="1187"><net_src comp="1183" pin="1"/><net_sink comp="575" pin=9"/></net>

<net id="1188"><net_src comp="1183" pin="1"/><net_sink comp="931" pin=2"/></net>

<net id="1192"><net_src comp="496" pin="4"/><net_sink comp="1189" pin=0"/></net>

<net id="1193"><net_src comp="1189" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="1194"><net_src comp="1189" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="1195"><net_src comp="1189" pin="1"/><net_sink comp="863" pin=2"/></net>

<net id="1199"><net_src comp="510" pin="2"/><net_sink comp="1196" pin=0"/></net>

<net id="1200"><net_src comp="1196" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="1201"><net_src comp="1196" pin="1"/><net_sink comp="856" pin=2"/></net>

<net id="1205"><net_src comp="516" pin="3"/><net_sink comp="1202" pin=0"/></net>

<net id="1206"><net_src comp="1202" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="1207"><net_src comp="1202" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="1211"><net_src comp="524" pin="2"/><net_sink comp="1208" pin=0"/></net>

<net id="1212"><net_src comp="1208" pin="1"/><net_sink comp="1020" pin=0"/></net>

<net id="1213"><net_src comp="1208" pin="1"/><net_sink comp="1076" pin=0"/></net>

<net id="1217"><net_src comp="529" pin="2"/><net_sink comp="1214" pin=0"/></net>

<net id="1218"><net_src comp="1214" pin="1"/><net_sink comp="1035" pin=0"/></net>

<net id="1219"><net_src comp="1214" pin="1"/><net_sink comp="1040" pin=0"/></net>

<net id="1220"><net_src comp="1214" pin="1"/><net_sink comp="1053" pin=0"/></net>

<net id="1221"><net_src comp="1214" pin="1"/><net_sink comp="1094" pin=1"/></net>

<net id="1225"><net_src comp="184" pin="2"/><net_sink comp="1222" pin=0"/></net>

<net id="1226"><net_src comp="1222" pin="1"/><net_sink comp="850" pin=0"/></net>

<net id="1227"><net_src comp="1222" pin="1"/><net_sink comp="1028" pin=0"/></net>

<net id="1231"><net_src comp="575" pin="10"/><net_sink comp="1228" pin=0"/></net>

<net id="1232"><net_src comp="1228" pin="1"/><net_sink comp="845" pin=0"/></net>

<net id="1233"><net_src comp="1228" pin="1"/><net_sink comp="850" pin=2"/></net>

<net id="1237"><net_src comp="606" pin="1"/><net_sink comp="1234" pin=0"/></net>

<net id="1238"><net_src comp="1234" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="1242"><net_src comp="620" pin="1"/><net_sink comp="1239" pin=0"/></net>

<net id="1243"><net_src comp="1239" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="1247"><net_src comp="630" pin="4"/><net_sink comp="1244" pin=0"/></net>

<net id="1248"><net_src comp="1244" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="1249"><net_src comp="1244" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="1253"><net_src comp="640" pin="2"/><net_sink comp="1250" pin=0"/></net>

<net id="1254"><net_src comp="1250" pin="1"/><net_sink comp="1024" pin=1"/></net>

<net id="1258"><net_src comp="203" pin="3"/><net_sink comp="1255" pin=0"/></net>

<net id="1259"><net_src comp="1255" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="1263"><net_src comp="216" pin="3"/><net_sink comp="1260" pin=0"/></net>

<net id="1264"><net_src comp="1260" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="1268"><net_src comp="229" pin="3"/><net_sink comp="1265" pin=0"/></net>

<net id="1269"><net_src comp="1265" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="1273"><net_src comp="242" pin="3"/><net_sink comp="1270" pin=0"/></net>

<net id="1274"><net_src comp="1270" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="1278"><net_src comp="255" pin="3"/><net_sink comp="1275" pin=0"/></net>

<net id="1279"><net_src comp="1275" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="1283"><net_src comp="677" pin="4"/><net_sink comp="1280" pin=0"/></net>

<net id="1284"><net_src comp="1280" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="1288"><net_src comp="249" pin="3"/><net_sink comp="1285" pin=0"/></net>

<net id="1289"><net_src comp="1285" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="1293"><net_src comp="771" pin="4"/><net_sink comp="1290" pin=0"/></net>

<net id="1294"><net_src comp="1290" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="1298"><net_src comp="799" pin="2"/><net_sink comp="1295" pin=0"/></net>

<net id="1299"><net_src comp="1295" pin="1"/><net_sink comp="831" pin=0"/></net>

<net id="1303"><net_src comp="839" pin="2"/><net_sink comp="1300" pin=0"/></net>

<net id="1304"><net_src comp="1300" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="1308"><net_src comp="850" pin="3"/><net_sink comp="1305" pin=0"/></net>

<net id="1309"><net_src comp="1305" pin="1"/><net_sink comp="1013" pin=0"/></net>

<net id="1313"><net_src comp="883" pin="4"/><net_sink comp="1310" pin=0"/></net>

<net id="1314"><net_src comp="1310" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="1318"><net_src comp="898" pin="2"/><net_sink comp="1315" pin=0"/></net>

<net id="1319"><net_src comp="1315" pin="1"/><net_sink comp="268" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ref_4oPi_table_256_V | {}
	Port: fourth_order_double_4 | {}
	Port: fourth_order_double_5 | {}
	Port: fourth_order_double_6 | {}
	Port: fourth_order_double_7 | {}
	Port: fourth_order_double_s | {}
 - Input state : 
	Port: sin_or_cos<double> : t_in | {1 }
	Port: sin_or_cos<double> : do_cos | {5 }
	Port: sin_or_cos<double> : ref_4oPi_table_256_V | {1 2 }
	Port: sin_or_cos<double> : fourth_order_double_4 | {5 6 }
	Port: sin_or_cos<double> : fourth_order_double_5 | {5 6 }
	Port: sin_or_cos<double> : fourth_order_double_6 | {5 6 }
	Port: sin_or_cos<double> : fourth_order_double_7 | {5 6 }
	Port: sin_or_cos<double> : fourth_order_double_s | {5 6 }
  - Chain level:
	State 1
		p_Result_s : 1
		tmp_V : 1
		tmp_V_1 : 1
		closepath : 2
		add_ln114_1 : 2
		addr_V : 3
		p_Result_i_i : 4
		zext_ln635 : 5
		ref_4oPi_table_256_V_1 : 6
		table_256_V : 7
		trunc_ln601 : 4
	State 2
		r_V_17 : 1
		ret_V_11 : 2
		lhs_V : 3
		rhs_V_1 : 1
		ret_V_12 : 4
	State 3
		p_Val2_29 : 1
		trunc_ln_i : 1
	State 4
		select_ln482 : 1
		trunc_ln745 : 1
		p_Val2_7 : 2
		p_Result_i_i_41 : 3
		p_Result_16 : 4
		p_Result_8 : 5
		p_Result_17 : 6
		tmp_i_i : 7
		Mx_zeros_V : 8
		zext_ln1253 : 9
		r_V_18 : 10
		Mx_V : 11
		zext_ln655 : 9
		Ex_V : 10
		isNeg : 11
	State 5
		sub_ln1311 : 1
		ush : 2
		sext_ln1311 : 3
		zext_ln1287 : 4
		r_V : 5
		r_V_3 : 5
		r_V_19 : 6
		p_Result_i : 7
		B_V : 7
		B_trunc_V : 7
		r_V_5 : 8
		r_V_20 : 9
		B_squared_V : 10
		p_Result_18 : 8
		zext_ln498 : 9
		fourth_order_double_8 : 10
		p_Val2_15 : 11
		fourth_order_double_9 : 10
		fourth_order_double_10 : 11
		fourth_order_double_11 : 10
		fourth_order_double_12 : 11
		fourth_order_double_13 : 10
		fourth_order_double_14 : 11
		fourth_order_double_15 : 10
		fourth_order_double_16 : 11
	State 6
		r_V_21 : 1
		B_third_power_V : 2
		r_V_22 : 1
		B_fourth_power_V : 2
		t1_V : 1
		sext_ln1072 : 1
		r_V_23 : 2
		trunc_ln1 : 3
		sext_ln1072_1 : 1
		r_V_24 : 2
		trunc_ln662_1 : 3
		zext_ln1070_1 : 3
		zext_ln1072_1 : 1
		r_V_26 : 4
		tmp_4 : 5
		lhs_V_1 : 2
		rhs_V_2 : 4
		ret_V_13 : 5
		sext_ln657 : 4
		ret_V_14 : 6
	State 7
		r_V_25 : 1
		tmp_3 : 2
		zext_ln657 : 3
		ret_V_15 : 4
		ret_V_8 : 5
	State 8
		select_ln272 : 1
		select_ln272_1 : 1
		zext_ln1070_2 : 2
		r_V_27 : 3
		result_V : 4
		rhs_V : 2
		ret_V : 3
		resultf : 5
	State 9
		p_Val2_25 : 1
		p_Result_19 : 2
		tmp_V_2 : 2
		tmp_V_3 : 2
		tmp_1 : 1
		tmp_2 : 1
		select_ln271 : 2
		or_ln311 : 3
		select_ln311 : 3
		select_ln311_1 : 3
		p_Repl2_3 : 4
		ret_V_9 : 4
		ret_V_10 : 1
		p_Result_21 : 5
		bitcast_ln512 : 6
		ret_ln316 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|---------|
|   call   | grp_scaled_fixed2ieee_fu_268 |    0    |  0.755  |   816   |   1346  |
|----------|------------------------------|---------|---------|---------|---------|
|          |         r_V_17_fu_349        |    0    |    0    |    0    |   950   |
|    shl   |         r_V_18_fu_490        |    0    |    0    |    0    |   411   |
|          |         r_V_3_fu_563         |    0    |    0    |    0    |   176   |
|----------|------------------------------|---------|---------|---------|---------|
|          |          grp_fu_373          |    30   |    0    |   361   |   178   |
|          |         r_V_20_fu_624        |    9    |    0    |    0    |    20   |
|          |         r_V_21_fu_672        |    9    |    0    |    0    |    20   |
|          |         r_V_22_fu_687        |    9    |    0    |    0    |    20   |
|    mul   |         r_V_23_fu_718        |    9    |    0    |    0    |    32   |
|          |         r_V_24_fu_741        |    6    |    0    |    0    |    20   |
|          |         r_V_26_fu_765        |    2    |    0    |    0    |    23   |
|          |         r_V_25_fu_811        |    4    |    0    |    0    |    25   |
|          |         r_V_27_fu_877        |    16   |    0    |    0    |    45   |
|----------|------------------------------|---------|---------|---------|---------|
|          |         addr_V_fu_312        |    0    |    0    |    0    |    11   |
|          |      select_ln482_fu_409     |    0    |    0    |    0    |    11   |
|          |       p_Val2_30_fu_416       |    0    |    0    |    0    |    3    |
|          |        p_Val2_7_fu_431       |    0    |    0    |    0    |   122   |
|          |          ush_fu_543          |    0    |    0    |    0    |    12   |
|          |         r_V_19_fu_568        |    0    |    0    |    0    |    56   |
|          |       cos_basis_fu_850       |    0    |    0    |    0    |    2    |
|          |      select_ln272_fu_856     |    0    |    0    |    0    |    11   |
|  select  |     select_ln272_1_fu_863    |    0    |    0    |    0    |    56   |
|          |     select_ln271_fu_1013     |    0    |    0    |    0    |    2    |
|          |     select_ln307_fu_1028     |    0    |    0    |    0    |    11   |
|          |     select_ln311_fu_1045     |    0    |    0    |    0    |    2    |
|          |    select_ln311_1_fu_1053    |    0    |    0    |    0    |    11   |
|          |       p_Repl2_3_fu_1060      |    0    |    0    |    0    |    2    |
|          |        ret_V_9_fu_1068       |    0    |    0    |    0    |    11   |
|          |    select_ln300_2_fu_1086    |    0    |    0    |    0    |    55   |
|          |       ret_V_10_fu_1099       |    0    |    0    |    0    |    55   |
|----------|------------------------------|---------|---------|---------|---------|
|          |      add_ln114_1_fu_306      |    0    |    0    |    0    |    18   |
|          |       add_ln114_fu_404       |    0    |    0    |    0    |    18   |
|    add   |        ret_V_13_fu_789       |    0    |    0    |    0    |    64   |
|          |        ret_V_14_fu_799       |    0    |    0    |    0    |    64   |
|          |        ret_V_15_fu_831       |    0    |    0    |    0    |    64   |
|          |        ret_V_8_fu_839        |    0    |    0    |    0    |    64   |
|----------|------------------------------|---------|---------|---------|---------|
|          |          tmp_fu_575          |    0    |    0    |    0    |    65   |
|    mux   |         tmp_1_fu_937         |    0    |    0    |    0    |    65   |
|          |         tmp_2_fu_975         |    0    |    0    |    0    |    65   |
|----------|------------------------------|---------|---------|---------|---------|
|          |      Mx_bits_V_1_fu_426      |    0    |    0    |    0    |   131   |
|    sub   |          Ex_V_fu_510         |    0    |    0    |    0    |    18   |
|          |       sub_ln1311_fu_537      |    0    |    0    |    0    |    18   |
|          |         ret_V_fu_898         |    0    |    0    |    0    |    18   |
|----------|------------------------------|---------|---------|---------|---------|
|   lshr   |          r_V_fu_558          |    0    |    0    |    0    |   176   |
|----------|------------------------------|---------|---------|---------|---------|
|   cttz   |        tmp_i_i_fu_474        |    0    |    0    |    73   |    71   |
|----------|------------------------------|---------|---------|---------|---------|
|          |       closepath_fu_300       |    0    |    0    |    0    |    13   |
|   icmp   |      icmp_ln833_1_fu_379     |    0    |    0    |    0    |    29   |
|          |       icmp_ln833_fu_524      |    0    |    0    |    0    |    13   |
|          |      icmp_ln833_2_fu_529     |    0    |    0    |    0    |    13   |
|----------|------------------------------|---------|---------|---------|---------|
|          |        xor_ln29_fu_640       |    0    |    0    |    0    |    2    |
|          |       sin_basis_fu_646       |    0    |    0    |    0    |    2    |
|    xor   |       xor_ln271_fu_845       |    0    |    0    |    0    |    2    |
|          |       xor_ln311_fu_1035      |    0    |    0    |    0    |    2    |
|          |       xor_ln300_fu_1080      |    0    |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|---------|
|          |       and_ln300_fu_1020      |    0    |    0    |    0    |    2    |
|    and   |       and_ln307_fu_1024      |    0    |    0    |    0    |    2    |
|          |      and_ln300_1_fu_1076     |    0    |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|---------|
|    or    |       or_ln311_fu_1040       |    0    |    0    |    0    |    2    |
|          |       or_ln300_fu_1094       |    0    |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|---------|
|   read   |     t_in_read_read_fu_178    |    0    |    0    |    0    |    0    |
|          |    do_cos_read_read_fu_184   |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|          |       p_Result_s_fu_278      |    0    |    0    |    0    |    0    |
| bitselect|         isNeg_fu_516         |    0    |    0    |    0    |    0    |
|          |      p_Result_19_fu_909      |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|          |         tmp_V_fu_286         |    0    |    0    |    0    |    0    |
|          |      p_Result_i_i_fu_320     |    0    |    0    |    0    |    0    |
|          |        ret_V_11_fu_355       |    0    |    0    |    0    |    0    |
|          |       p_Val2_29_fu_384       |    0    |    0    |    0    |    0    |
|          |       trunc_ln_i_fu_394      |    0    |    0    |    0    |    0    |
|          |    p_Result_i_i_41_fu_438    |    0    |    0    |    0    |    0    |
|          |       p_Result_8_fu_456      |    0    |    0    |    0    |    0    |
|          |          Mx_V_fu_496         |    0    |    0    |    0    |    0    |
|          |       p_Result_i_fu_596      |    0    |    0    |    0    |    0    |
|partselect|       B_trunc_V_fu_610       |    0    |    0    |    0    |    0    |
|          |      B_squared_V_fu_630      |    0    |    0    |    0    |    0    |
|          |    B_third_power_V_fu_677    |    0    |    0    |    0    |    0    |
|          |    B_fourth_power_V_fu_693   |    0    |    0    |    0    |    0    |
|          |       trunc_ln1_fu_724       |    0    |    0    |    0    |    0    |
|          |     trunc_ln662_1_fu_747     |    0    |    0    |    0    |    0    |
|          |         tmp_4_fu_771         |    0    |    0    |    0    |    0    |
|          |         tmp_3_fu_817         |    0    |    0    |    0    |    0    |
|          |        result_V_fu_883       |    0    |    0    |    0    |    0    |
|          |        tmp_V_2_fu_917        |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|          |        tmp_V_1_fu_296        |    0    |    0    |    0    |    0    |
|          |      trunc_ln601_fu_335      |    0    |    0    |    0    |    0    |
|   trunc  |      trunc_ln745_fu_422      |    0    |    0    |    0    |    0    |
|          |       Mx_zeros_V_fu_482      |    0    |    0    |    0    |    0    |
|          |          B_V_fu_606          |    0    |    0    |    0    |    0    |
|          |        tmp_V_3_fu_927        |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|          |       zext_ln635_fu_330      |    0    |    0    |    0    |    0    |
|          |       zext_ln744_fu_346      |    0    |    0    |    0    |    0    |
|          |         lhs_V_fu_365         |    0    |    0    |    0    |    0    |
|          |        rhs_V_1_fu_369        |    0    |    0    |    0    |    0    |
|          |      zext_ln1253_fu_486      |    0    |    0    |    0    |    0    |
|          |       zext_ln655_fu_506      |    0    |    0    |    0    |    0    |
|          |      zext_ln1287_fu_554      |    0    |    0    |    0    |    0    |
|          |         r_V_5_fu_620         |    0    |    0    |    0    |    0    |
|          |       zext_ln498_fu_660      |    0    |    0    |    0    |    0    |
|   zext   |         r_V_8_fu_669         |    0    |    0    |    0    |    0    |
|          |         r_V_10_fu_711        |    0    |    0    |    0    |    0    |
|          |         r_V_12_fu_734        |    0    |    0    |    0    |    0    |
|          |     zext_ln1070_1_fu_757     |    0    |    0    |    0    |    0    |
|          |     zext_ln1072_1_fu_761     |    0    |    0    |    0    |    0    |
|          |      zext_ln1070_fu_805      |    0    |    0    |    0    |    0    |
|          |      zext_ln1072_fu_808      |    0    |    0    |    0    |    0    |
|          |       zext_ln657_fu_827      |    0    |    0    |    0    |    0    |
|          |      zext_ln657_1_fu_836     |    0    |    0    |    0    |    0    |
|          |     zext_ln1070_2_fu_870     |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|          |      p_Result_15_fu_339      |    0    |    0    |    0    |    0    |
|          |      p_Result_16_fu_448      |    0    |    0    |    0    |    0    |
|          |      p_Result_17_fu_466      |    0    |    0    |    0    |    0    |
|bitconcatenate|      p_Result_18_fu_652      |    0    |    0    |    0    |    0    |
|          |          t1_V_fu_703         |    0    |    0    |    0    |    0    |
|          |      p_Result_20_fu_931      |    0    |    0    |    0    |    0    |
|          |      p_Result_21_fu_1107     |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|          |      sext_ln1334_fu_534      |    0    |    0    |    0    |    0    |
|          |      sext_ln1311_fu_550      |    0    |    0    |    0    |    0    |
|          |      sext_ln1072_fu_714      |    0    |    0    |    0    |    0    |
|          |     sext_ln1072_1_fu_737     |    0    |    0    |    0    |    0    |
|   sext   |        lhs_V_1_fu_781        |    0    |    0    |    0    |    0    |
|          |        rhs_V_2_fu_785        |    0    |    0    |    0    |    0    |
|          |       sext_ln657_fu_795      |    0    |    0    |    0    |    0    |
|          |     sext_ln1072_2_fu_874     |    0    |    0    |    0    |    0    |
|          |         rhs_V_fu_894         |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|   Total  |                              |    94   |  0.755  |   1250  |   4706  |
|----------|------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|          B_V_reg_1234         |   56   |
|      B_squared_V_reg_1244     |   49   |
|    B_third_power_V_reg_1280   |   42   |
|         Ex_V_reg_1196         |   11   |
|         Mx_V_reg_1189         |   63   |
|       closepath_reg_1140      |    1   |
|       cos_basis_reg_1305      |    1   |
|      do_cos_read_reg_1222     |    1   |
|fourth_order_double_11_reg_1265|    8   |
|fourth_order_double_13_reg_1270|    8   |
|fourth_order_double_14_reg_1285|   33   |
|fourth_order_double_15_reg_1275|    8   |
| fourth_order_double_8_reg_1255|    8   |
| fourth_order_double_9_reg_1260|    8   |
|     icmp_ln833_1_reg_1166     |    1   |
|     icmp_ln833_2_reg_1214     |    1   |
|      icmp_ln833_reg_1208      |    1   |
|         isNeg_reg_1202        |    1   |
|         lhs_V_reg_1156        |   223  |
|      p_Result_s_reg_1121      |    1   |
|       p_Val2_29_reg_1172      |   124  |
|       p_Val2_30_reg_1183      |    3   |
|         r_V_5_reg_1239        |   98   |
|ref_4oPi_table_256_V_1_reg_1146|    4   |
|       result_V_reg_1310       |   63   |
|       ret_V_14_reg_1295       |   64   |
|        ret_V_8_reg_1300       |   64   |
|         ret_V_reg_1315        |   12   |
|        rhs_V_1_reg_1161       |   223  |
|         tmp_4_reg_1290        |   29   |
|        tmp_V_1_reg_1134       |   52   |
|         tmp_V_reg_1127        |   11   |
|          tmp_reg_1228         |    1   |
|      trunc_ln601_reg_1151     |    7   |
|      trunc_ln_i_reg_1178      |    3   |
|       xor_ln29_reg_1250       |    1   |
+-------------------------------+--------+
|             Total             |  1284  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------|------|------|------|--------||---------||---------|
|             Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------|------|------|------|--------||---------||---------|
|       grp_access_fu_197      |  p0  |   2  |   4  |    8   ||    9    |
|       grp_access_fu_210      |  p0  |   2  |   8  |   16   ||    9    |
|       grp_access_fu_223      |  p0  |   2  |   8  |   16   ||    9    |
|       grp_access_fu_236      |  p0  |   2  |   8  |   16   ||    9    |
|       grp_access_fu_249      |  p0  |   2  |   8  |   16   ||    9    |
|       grp_access_fu_262      |  p0  |   2  |   8  |   16   ||    9    |
| grp_scaled_fixed2ieee_fu_268 |  p1  |   2  |  63  |   126  ||    9    |
| grp_scaled_fixed2ieee_fu_268 |  p2  |   2  |  12  |   24   ||    9    |
|          grp_fu_373          |  p0  |   2  |  170 |   340  ||    9    |
|          grp_fu_373          |  p1  |   2  |  53  |   106  ||    9    |
|------------------------------|------|------|------|--------||---------||---------|
|             Total            |      |      |      |   684  ||   7.55  ||    90   |
|------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   94   |    0   |  1250  |  4706  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   90   |
|  Register |    -   |    -   |  1284  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   94   |    8   |  2534  |  4796  |
+-----------+--------+--------+--------+--------+
