DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "gates"
unitName "gates"
)
]
libraryRefs [
"ieee"
"gates"
]
)
version "29.1"
appVersion "2009.2 (Build 10)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "D:\\Labs\\FPGA\\ELN_kart\\Prefs\\..\\Kart\\hdl"
)
(vvPair
variable "HDSDir"
value "D:\\Labs\\FPGA\\ELN_kart\\Prefs\\..\\Kart\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "D:\\Labs\\FPGA\\ELN_kart\\Prefs\\..\\Kart\\hds\\coil@control\\student@version.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "D:\\Labs\\FPGA\\ELN_kart\\Prefs\\..\\Kart\\hds\\coil@control\\student@version.bd.user"
)
(vvPair
variable "SourceDir"
value "D:\\Labs\\FPGA\\ELN_kart\\Prefs\\..\\Kart\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "studentVersion"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "D:\\Labs\\FPGA\\ELN_kart\\Prefs\\..\\Kart\\hds\\coil@control"
)
(vvPair
variable "d_logical"
value "D:\\Labs\\FPGA\\ELN_kart\\Prefs\\..\\Kart\\hds\\coilControl"
)
(vvPair
variable "date"
value "17.08.2012"
)
(vvPair
variable "day"
value "ven."
)
(vvPair
variable "day_long"
value "vendredi"
)
(vvPair
variable "dd"
value "17"
)
(vvPair
variable "designName"
value "$DESIGN_NAME"
)
(vvPair
variable "entity_name"
value "coilControl"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "student@version.bd"
)
(vvPair
variable "f_logical"
value "studentVersion.bd"
)
(vvPair
variable "f_noext"
value "student@version"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "WE3673"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "Kart"
)
(vvPair
variable "library_downstream_Generic_1_file"
value "D:\\Users\\Syslo\\Kart\\generic"
)
(vvPair
variable "library_downstream_ModelSim"
value "D:\\Users\\ELN_labs\\VHDL_comp"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/Kart/Kart/work"
)
(vvPair
variable "library_downstream_SpyGlass"
value "D:\\Users\\Syslo\\Kart\\generic"
)
(vvPair
variable "mm"
value "08"
)
(vvPair
variable "module_name"
value "coilControl"
)
(vvPair
variable "month"
value "août"
)
(vvPair
variable "month_long"
value "août"
)
(vvPair
variable "p"
value "D:\\Labs\\FPGA\\ELN_kart\\Prefs\\..\\Kart\\hds\\coil@control\\student@version.bd"
)
(vvPair
variable "p_logical"
value "D:\\Labs\\FPGA\\ELN_kart\\Prefs\\..\\Kart\\hds\\coilControl\\studentVersion.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ADMS"
value "<TBD>"
)
(vvPair
variable "task_ActelPath"
value "$ACTEL_HOME"
)
(vvPair
variable "task_ActelProjectPath"
value "$SCRATCH_DIR\\$DESIGN_NAME\\$ACTEL_WORK_DIR"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_HDSPath"
value "$HDS_HOME"
)
(vvPair
variable "task_ISEPath"
value "D:\\Labs\\ElN\\Kart\\Board\\ise"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$MODELSIM_HOME\\win32"
)
(vvPair
variable "task_NC"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "student@version"
)
(vvPair
variable "this_file_logical"
value "studentVersion"
)
(vvPair
variable "time"
value "10:14:01"
)
(vvPair
variable "unit"
value "coilControl"
)
(vvPair
variable "user"
value "francois"
)
(vvPair
variable "version"
value "2009.2 (Build 10)"
)
(vvPair
variable "view"
value "studentVersion"
)
(vvPair
variable "year"
value "2012"
)
(vvPair
variable "yy"
value "12"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 167,0
optionalChildren [
*1 (PortIoIn
uid 9,0
shape (CompositeShape
uid 10,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 11,0
sl 0
ro 270
xt "13000,27625,14500,28375"
)
(Line
uid 12,0
sl 0
ro 270
xt "14500,28000,15000,28000"
pts [
"14500,28000"
"15000,28000"
]
)
]
)
tg (WTG
uid 13,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "8200,27300,12000,28700"
st "clock"
ju 2
blo "12000,28500"
tm "WireNameMgr"
)
)
)
*2 (Net
uid 21,0
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 1,0
)
declText (MLText
uid 22,0
va (VaSet
font "Courier New,8,0"
)
xt "-1000,7800,11500,8600"
st "clock     : std_ulogic"
)
)
*3 (PortIoOut
uid 23,0
shape (CompositeShape
uid 24,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 25,0
sl 0
ro 270
xt "83500,22625,85000,23375"
)
(Line
uid 26,0
sl 0
ro 270
xt "83000,23000,83500,23000"
pts [
"83000,23000"
"83500,23000"
]
)
]
)
tg (WTG
uid 27,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "86000,22300,89600,23700"
st "coil1"
blo "86000,23500"
tm "WireNameMgr"
)
)
)
*4 (Net
uid 35,0
decl (Decl
n "coil1"
t "std_ulogic"
o 6
suid 2,0
)
declText (MLText
uid 36,0
va (VaSet
font "Courier New,8,0"
)
xt "-1000,11800,11500,12600"
st "coil1     : std_ulogic"
)
)
*5 (PortIoOut
uid 37,0
shape (CompositeShape
uid 38,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 39,0
sl 0
ro 270
xt "83500,24625,85000,25375"
)
(Line
uid 40,0
sl 0
ro 270
xt "83000,25000,83500,25000"
pts [
"83000,25000"
"83500,25000"
]
)
]
)
tg (WTG
uid 41,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 42,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "86000,24300,89600,25700"
st "coil2"
blo "86000,25500"
tm "WireNameMgr"
)
)
)
*6 (Net
uid 49,0
decl (Decl
n "coil2"
t "std_uLogic"
o 7
suid 3,0
)
declText (MLText
uid 50,0
va (VaSet
font "Courier New,8,0"
)
xt "-1000,12600,11500,13400"
st "coil2     : std_uLogic"
)
)
*7 (PortIoOut
uid 51,0
shape (CompositeShape
uid 52,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 53,0
sl 0
ro 270
xt "83500,26625,85000,27375"
)
(Line
uid 54,0
sl 0
ro 270
xt "83000,27000,83500,27000"
pts [
"83000,27000"
"83500,27000"
]
)
]
)
tg (WTG
uid 55,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 56,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "86000,26300,89600,27700"
st "coil3"
blo "86000,27500"
tm "WireNameMgr"
)
)
)
*8 (Net
uid 63,0
decl (Decl
n "coil3"
t "std_uLogic"
o 8
suid 4,0
)
declText (MLText
uid 64,0
va (VaSet
font "Courier New,8,0"
)
xt "-1000,13400,11500,14200"
st "coil3     : std_uLogic"
)
)
*9 (PortIoOut
uid 65,0
shape (CompositeShape
uid 66,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 67,0
sl 0
ro 270
xt "83500,28625,85000,29375"
)
(Line
uid 68,0
sl 0
ro 270
xt "83000,29000,83500,29000"
pts [
"83000,29000"
"83500,29000"
]
)
]
)
tg (WTG
uid 69,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 70,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "86000,28300,89600,29700"
st "coil4"
blo "86000,29500"
tm "WireNameMgr"
)
)
)
*10 (Net
uid 77,0
decl (Decl
n "coil4"
t "std_uLogic"
o 9
suid 5,0
)
declText (MLText
uid 78,0
va (VaSet
font "Courier New,8,0"
)
xt "-1000,14200,11500,15000"
st "coil4     : std_uLogic"
)
)
*11 (PortIoIn
uid 79,0
shape (CompositeShape
uid 80,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 81,0
sl 0
ro 270
xt "13000,21625,14500,22375"
)
(Line
uid 82,0
sl 0
ro 270
xt "14500,22000,15000,22000"
pts [
"14500,22000"
"15000,22000"
]
)
]
)
tg (WTG
uid 83,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 84,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "5800,21300,12000,22700"
st "direction"
ju 2
blo "12000,22500"
tm "WireNameMgr"
)
)
)
*12 (Net
uid 91,0
decl (Decl
n "direction"
t "std_ulogic"
o 2
suid 6,0
)
declText (MLText
uid 92,0
va (VaSet
font "Courier New,8,0"
)
xt "-1000,8600,11500,9400"
st "direction : std_ulogic"
)
)
*13 (PortIoIn
uid 93,0
shape (CompositeShape
uid 94,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 95,0
sl 0
ro 270
xt "13000,25625,14500,26375"
)
(Line
uid 96,0
sl 0
ro 270
xt "14500,26000,15000,26000"
pts [
"14500,26000"
"15000,26000"
]
)
]
)
tg (WTG
uid 97,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 98,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "6600,25300,12000,26700"
st "enCoils"
ju 2
blo "12000,26500"
tm "WireNameMgr"
)
)
)
*14 (Net
uid 105,0
decl (Decl
n "enCoils"
t "std_ulogic"
o 3
suid 7,0
)
declText (MLText
uid 106,0
va (VaSet
font "Courier New,8,0"
)
xt "-1000,9400,11500,10200"
st "enCoils   : std_ulogic"
)
)
*15 (PortIoIn
uid 107,0
shape (CompositeShape
uid 108,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 109,0
sl 0
ro 270
xt "13000,29625,14500,30375"
)
(Line
uid 110,0
sl 0
ro 270
xt "14500,30000,15000,30000"
pts [
"14500,30000"
"15000,30000"
]
)
]
)
tg (WTG
uid 111,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 112,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "7900,29300,12000,30700"
st "reset"
ju 2
blo "12000,30500"
tm "WireNameMgr"
)
)
)
*16 (Net
uid 119,0
decl (Decl
n "reset"
t "std_ulogic"
o 4
suid 8,0
)
declText (MLText
uid 120,0
va (VaSet
font "Courier New,8,0"
)
xt "-1000,10200,11500,11000"
st "reset     : std_ulogic"
)
)
*17 (PortIoIn
uid 121,0
shape (CompositeShape
uid 122,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 123,0
sl 0
ro 270
xt "13000,23625,14500,24375"
)
(Line
uid 124,0
sl 0
ro 270
xt "14500,24000,15000,24000"
pts [
"14500,24000"
"15000,24000"
]
)
]
)
tg (WTG
uid 125,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 126,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "8400,23300,12000,24700"
st "step"
ju 2
blo "12000,24500"
tm "WireNameMgr"
)
)
)
*18 (Net
uid 133,0
decl (Decl
n "step"
t "std_ulogic"
o 5
suid 9,0
)
declText (MLText
uid 134,0
va (VaSet
font "Courier New,8,0"
)
xt "-1000,11000,11500,11800"
st "step      : std_ulogic"
)
)
*19 (Grouping
uid 135,0
optionalChildren [
*20 (CommentText
uid 137,0
shape (Rectangle
uid 138,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "58000,65000,75000,66000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 139,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "58200,65500,58200,65500"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
)
*21 (CommentText
uid 140,0
shape (Rectangle
uid 141,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "75000,61000,79000,62000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 142,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "75200,61500,75200,61500"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*22 (CommentText
uid 143,0
shape (Rectangle
uid 144,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "58000,63000,75000,64000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 145,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "58200,63500,58200,63500"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
)
*23 (CommentText
uid 146,0
shape (Rectangle
uid 147,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "54000,63000,58000,64000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 148,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "54200,63500,54200,63500"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*24 (CommentText
uid 149,0
shape (Rectangle
uid 150,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "75000,62000,95000,66000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 151,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "75200,62200,89300,63400"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
)
*25 (CommentText
uid 152,0
shape (Rectangle
uid 153,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "79000,61000,95000,62000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 154,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "79200,61500,79200,61500"
st "
<enter project name here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
)
*26 (CommentText
uid 155,0
shape (Rectangle
uid 156,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "54000,61000,75000,63000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 157,0
va (VaSet
fg "32768,0,0"
)
xt "59350,61400,69650,62600"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
)
*27 (CommentText
uid 158,0
shape (Rectangle
uid 159,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "54000,64000,58000,65000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 160,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "54200,64500,54200,64500"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*28 (CommentText
uid 161,0
shape (Rectangle
uid 162,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "54000,65000,58000,66000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 163,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "54200,65500,54200,65500"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*29 (CommentText
uid 164,0
shape (Rectangle
uid 165,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "58000,64000,75000,65000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 166,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "58200,64500,58200,64500"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
)
]
shape (GroupingShape
uid 136,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "54000,61000,95000,66000"
)
oxt "14000,66000,55000,71000"
)
*30 (Wire
uid 15,0
shape (OrthoPolyLine
uid 16,0
va (VaSet
vasetType 3
)
xt "15000,28000,23000,28000"
pts [
"15000,28000"
"23000,28000"
]
)
start &1
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20,0
va (VaSet
font "Verdana,12,0"
)
xt "15000,26600,18800,28000"
st "clock"
blo "15000,27800"
tm "WireNameMgr"
)
)
on &2
)
*31 (Wire
uid 85,0
shape (OrthoPolyLine
uid 86,0
va (VaSet
vasetType 3
)
xt "15000,22000,23000,22000"
pts [
"15000,22000"
"23000,22000"
]
)
start &11
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 89,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 90,0
va (VaSet
font "Verdana,12,0"
)
xt "15000,20600,21200,22000"
st "direction"
blo "15000,21800"
tm "WireNameMgr"
)
)
on &12
)
*32 (Wire
uid 99,0
shape (OrthoPolyLine
uid 100,0
va (VaSet
vasetType 3
)
xt "15000,26000,23000,26000"
pts [
"15000,26000"
"23000,26000"
]
)
start &13
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 103,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 104,0
va (VaSet
font "Verdana,12,0"
)
xt "15000,24600,20400,26000"
st "enCoils"
blo "15000,25800"
tm "WireNameMgr"
)
)
on &14
)
*33 (Wire
uid 113,0
shape (OrthoPolyLine
uid 114,0
va (VaSet
vasetType 3
)
xt "15000,30000,23000,30000"
pts [
"15000,30000"
"23000,30000"
]
)
start &15
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 117,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 118,0
va (VaSet
font "Verdana,12,0"
)
xt "15000,28600,19100,30000"
st "reset"
blo "15000,29800"
tm "WireNameMgr"
)
)
on &16
)
*34 (Wire
uid 127,0
shape (OrthoPolyLine
uid 128,0
va (VaSet
vasetType 3
)
xt "15000,24000,23000,24000"
pts [
"15000,24000"
"23000,24000"
]
)
start &17
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 131,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 132,0
va (VaSet
font "Verdana,12,0"
)
xt "15000,22600,18600,24000"
st "step"
blo "15000,23800"
tm "WireNameMgr"
)
)
on &18
)
*35 (Wire
uid 828,0
shape (OrthoPolyLine
uid 829,0
va (VaSet
vasetType 3
)
xt "75000,23000,83000,23000"
pts [
"83000,23000"
"75000,23000"
]
)
start &3
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 834,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 835,0
va (VaSet
font "Verdana,12,0"
)
xt "80000,21600,83600,23000"
st "coil1"
blo "80000,22800"
tm "WireNameMgr"
)
)
on &4
)
*36 (Wire
uid 877,0
shape (OrthoPolyLine
uid 878,0
va (VaSet
vasetType 3
)
xt "75000,25000,83000,25000"
pts [
"83000,25000"
"75000,25000"
]
)
start &5
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 883,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 884,0
va (VaSet
font "Verdana,12,0"
)
xt "80000,23600,83600,25000"
st "coil2"
blo "80000,24800"
tm "WireNameMgr"
)
)
on &6
)
*37 (Wire
uid 913,0
shape (OrthoPolyLine
uid 914,0
va (VaSet
vasetType 3
)
xt "75000,27000,83000,27000"
pts [
"83000,27000"
"75000,27000"
]
)
start &7
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 919,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 920,0
va (VaSet
font "Verdana,12,0"
)
xt "80000,25600,83600,27000"
st "coil3"
blo "80000,26800"
tm "WireNameMgr"
)
)
on &8
)
*38 (Wire
uid 949,0
shape (OrthoPolyLine
uid 950,0
va (VaSet
vasetType 3
)
xt "75000,29000,83000,29000"
pts [
"83000,29000"
"75000,29000"
]
)
start &9
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 955,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 956,0
va (VaSet
font "Verdana,12,0"
)
xt "80000,27600,83600,29000"
st "coil4"
blo "80000,28800"
tm "WireNameMgr"
)
)
on &10
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *39 (PackageList
uid 168,0
stg "VerticalLayoutStrategy"
textVec [
*40 (Text
uid 169,0
va (VaSet
font "arial,8,1"
)
xt "-3000,0,2400,1000"
st "Package List"
blo "-3000,800"
)
*41 (MLText
uid 170,0
va (VaSet
)
xt "-3000,1000,14500,7000"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;
LIBRARY gates;
  USE gates.gates.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 171,0
stg "VerticalLayoutStrategy"
textVec [
*42 (Text
uid 172,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*43 (Text
uid 173,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*44 (MLText
uid 174,0
va (VaSet
isHidden 1
)
xt "20000,2000,32100,4400"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*45 (Text
uid 175,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*46 (MLText
uid 176,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*47 (Text
uid 177,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*48 (MLText
uid 178,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "118,32,1375,900"
viewArea "-4459,-1423,98126,67758"
cachedDiagramExtent "-3000,0,95000,66000"
pageSetupInfo (PageSetupInfo
ptrCmd "\\\\SUN\\PREA309_HPLJ3005DN.PRINTERS.SYSTEM.SION.HEVs,winspool,"
fileName "\\\\EIV\\a309_hplj4050.electro.eiv"
toPrinter 1
xMargin 48
yMargin 48
paperWidth 761
paperHeight 1077
windowsPaperWidth 761
windowsPaperHeight 1077
paperType "A4"
windowsPaperName "A4"
windowsPaperType 9
scale 75
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
)
hasePageBreakOrigin 1
pageBreakOrigin "-3000,0"
lastUid 1323,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "65535,0,0"
)
xt "200,200,3200,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "arial,10,1"
)
xt "1000,1000,4400,2200"
st "Panel0"
blo "1000,2000"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "40000,56832,65535"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*49 (Text
va (VaSet
)
xt "1700,3200,6300,4400"
st "<library>"
blo "1700,4200"
tm "BdLibraryNameMgr"
)
*50 (Text
va (VaSet
)
xt "1700,4400,5800,5600"
st "<block>"
blo "1700,5400"
tm "BlkNameMgr"
)
*51 (Text
va (VaSet
)
xt "1700,5600,2900,6800"
st "I0"
blo "1700,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "1700,13200,1700,13200"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*52 (Text
va (VaSet
)
xt "1000,3500,3300,4500"
st "Library"
blo "1000,4300"
)
*53 (Text
va (VaSet
)
xt "1000,4500,7000,5500"
st "MWComponent"
blo "1000,5300"
)
*54 (Text
va (VaSet
)
xt "1000,5500,1600,6500"
st "I0"
blo "1000,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-6000,1500,-6000,1500"
)
header ""
)
elements [
]
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*55 (Text
va (VaSet
)
xt "1250,3500,3550,4500"
st "Library"
blo "1250,4300"
tm "BdLibraryNameMgr"
)
*56 (Text
va (VaSet
)
xt "1250,4500,6750,5500"
st "SaComponent"
blo "1250,5300"
tm "CptNameMgr"
)
*57 (Text
va (VaSet
)
xt "1250,5500,1850,6500"
st "I0"
blo "1250,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-5750,1500,-5750,1500"
)
header ""
)
elements [
]
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*58 (Text
va (VaSet
)
xt "950,3500,3250,4500"
st "Library"
blo "950,4300"
)
*59 (Text
va (VaSet
)
xt "950,4500,7050,5500"
st "VhdlComponent"
blo "950,5300"
)
*60 (Text
va (VaSet
)
xt "950,5500,1550,6500"
st "I0"
blo "950,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-6050,1500,-6050,1500"
)
header ""
)
elements [
]
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-50,0,8050,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*61 (Text
va (VaSet
)
xt "450,3500,2750,4500"
st "Library"
blo "450,4300"
)
*62 (Text
va (VaSet
)
xt "450,4500,7550,5500"
st "VerilogComponent"
blo "450,5300"
)
*63 (Text
va (VaSet
)
xt "450,5500,1050,6500"
st "I0"
blo "450,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-6550,1500,-6550,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,32768"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*64 (Text
va (VaSet
)
xt "3400,4000,4600,5000"
st "eb1"
blo "3400,4800"
tm "HdlTextNameMgr"
)
*65 (Text
va (VaSet
)
xt "3400,5000,3800,6000"
st "1"
blo "3400,5800"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,3200,1400"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
)
xt "-300,-500,300,500"
st "G"
blo "-300,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,2600,1400"
st "sig0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,3900,1400"
st "dbus0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineStyle 3
lineWidth 1
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,2600,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1500,2200"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,50000"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
xt "0,0,5000,1200"
st "Auto list"
)
second (MLText
va (VaSet
)
xt "0,1000,9600,2200"
st "User defined list"
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "28160,28160,28160"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,18500,100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1450"
)
num (Text
va (VaSet
)
xt "350,250,750,1250"
st "1"
blo "350,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*66 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*67 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "28160,28160,28160"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,11000,100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1450"
)
num (Text
va (VaSet
)
xt "350,250,750,1250"
st "1"
blo "350,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*68 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*69 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1400,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1400,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Arial,8,1"
)
xt "-3000,5800,2400,6800"
st "Declarations"
blo "-3000,6600"
)
portLabel (Text
uid 3,0
va (VaSet
font "Arial,8,1"
)
xt "-3000,6800,-300,7800"
st "Ports:"
blo "-3000,7600"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "-3000,5800,800,6800"
st "Pre User:"
blo "-3000,6600"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-3000,5800,-3000,5800"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Arial,8,1"
)
xt "-3000,15000,4100,16000"
st "Diagram Signals:"
blo "-3000,15800"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "-3000,5800,1700,6800"
st "Post User:"
blo "-3000,6600"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-3000,5800,-3000,5800"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 9,0
usingSuid 1
emptyRow *70 (LEmptyRow
)
uid 1169,0
optionalChildren [
*71 (RefLabelRowHdr
)
*72 (TitleRowHdr
)
*73 (FilterRowHdr
)
*74 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*75 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*76 (GroupColHdr
tm "GroupColHdrMgr"
)
*77 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*78 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*79 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*80 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*81 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*82 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*83 (LeafLogPort
port (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 1,0
)
)
uid 1150,0
)
*84 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "coil1"
t "std_ulogic"
o 6
suid 2,0
)
)
uid 1152,0
)
*85 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "coil2"
t "std_uLogic"
o 7
suid 3,0
)
)
uid 1154,0
)
*86 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "coil3"
t "std_uLogic"
o 8
suid 4,0
)
)
uid 1156,0
)
*87 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "coil4"
t "std_uLogic"
o 9
suid 5,0
)
)
uid 1158,0
)
*88 (LeafLogPort
port (LogicalPort
decl (Decl
n "direction"
t "std_ulogic"
o 2
suid 6,0
)
)
uid 1160,0
)
*89 (LeafLogPort
port (LogicalPort
decl (Decl
n "enCoils"
t "std_ulogic"
o 3
suid 7,0
)
)
uid 1162,0
)
*90 (LeafLogPort
port (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 4
suid 8,0
)
)
uid 1164,0
)
*91 (LeafLogPort
port (LogicalPort
decl (Decl
n "step"
t "std_ulogic"
o 5
suid 9,0
)
)
uid 1166,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 1182,0
optionalChildren [
*92 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *93 (MRCItem
litem &70
pos 9
dimension 20
)
uid 1184,0
optionalChildren [
*94 (MRCItem
litem &71
pos 0
dimension 20
uid 1185,0
)
*95 (MRCItem
litem &72
pos 1
dimension 23
uid 1186,0
)
*96 (MRCItem
litem &73
pos 2
hidden 1
dimension 20
uid 1187,0
)
*97 (MRCItem
litem &83
pos 0
dimension 20
uid 1151,0
)
*98 (MRCItem
litem &84
pos 1
dimension 20
uid 1153,0
)
*99 (MRCItem
litem &85
pos 2
dimension 20
uid 1155,0
)
*100 (MRCItem
litem &86
pos 3
dimension 20
uid 1157,0
)
*101 (MRCItem
litem &87
pos 4
dimension 20
uid 1159,0
)
*102 (MRCItem
litem &88
pos 5
dimension 20
uid 1161,0
)
*103 (MRCItem
litem &89
pos 6
dimension 20
uid 1163,0
)
*104 (MRCItem
litem &90
pos 7
dimension 20
uid 1165,0
)
*105 (MRCItem
litem &91
pos 8
dimension 20
uid 1167,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 1188,0
optionalChildren [
*106 (MRCItem
litem &74
pos 0
dimension 20
uid 1189,0
)
*107 (MRCItem
litem &76
pos 1
dimension 50
uid 1190,0
)
*108 (MRCItem
litem &77
pos 2
dimension 100
uid 1191,0
)
*109 (MRCItem
litem &78
pos 3
dimension 50
uid 1192,0
)
*110 (MRCItem
litem &79
pos 4
dimension 100
uid 1193,0
)
*111 (MRCItem
litem &80
pos 5
dimension 100
uid 1194,0
)
*112 (MRCItem
litem &81
pos 6
dimension 50
uid 1195,0
)
*113 (MRCItem
litem &82
pos 7
dimension 80
uid 1196,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 1183,0
vaOverrides [
]
)
]
)
uid 1168,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *114 (LEmptyRow
)
uid 1198,0
optionalChildren [
*115 (RefLabelRowHdr
)
*116 (TitleRowHdr
)
*117 (FilterRowHdr
)
*118 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*119 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*120 (GroupColHdr
tm "GroupColHdrMgr"
)
*121 (NameColHdr
tm "GenericNameColHdrMgr"
)
*122 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*123 (InitColHdr
tm "GenericValueColHdrMgr"
)
*124 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*125 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
uid 1210,0
optionalChildren [
*126 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *127 (MRCItem
litem &114
pos 0
dimension 20
)
uid 1212,0
optionalChildren [
*128 (MRCItem
litem &115
pos 0
dimension 20
uid 1213,0
)
*129 (MRCItem
litem &116
pos 1
dimension 23
uid 1214,0
)
*130 (MRCItem
litem &117
pos 2
hidden 1
dimension 20
uid 1215,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 1216,0
optionalChildren [
*131 (MRCItem
litem &118
pos 0
dimension 20
uid 1217,0
)
*132 (MRCItem
litem &120
pos 1
dimension 50
uid 1218,0
)
*133 (MRCItem
litem &121
pos 2
dimension 100
uid 1219,0
)
*134 (MRCItem
litem &122
pos 3
dimension 100
uid 1220,0
)
*135 (MRCItem
litem &123
pos 4
dimension 50
uid 1221,0
)
*136 (MRCItem
litem &124
pos 5
dimension 50
uid 1222,0
)
*137 (MRCItem
litem &125
pos 6
dimension 80
uid 1223,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 1211,0
vaOverrides [
]
)
]
)
uid 1197,0
type 1
)
activeModelName "BlockDiag"
)
