#! /home/mathieu/embedded_system_design/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-498-g52d049b51)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/home/mathieu/embedded_system_design/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/home/mathieu/embedded_system_design/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home/mathieu/embedded_system_design/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home/mathieu/embedded_system_design/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/home/mathieu/embedded_system_design/oss-cad-suite/lib/ivl/va_math.vpi";
S_0x555556eedd00 .scope module, "ramDmaCi_tb" "ramDmaCi_tb" 2 3;
 .timescale -12 -12;
v0x555556f2e210_0 .var "clock", 0 0;
v0x555556f2e320_0 .net "done", 0 0, L_0x555556f3fa10;  1 drivers
v0x555556f2e3e0_0 .net "result", 31 0, L_0x555556f3fba0;  1 drivers
v0x555556f2e4b0_0 .var "s_ciN", 7 0;
v0x555556f2e580_0 .var "s_reset", 0 0;
v0x555556f2e670_0 .var "s_start", 0 0;
v0x555556f2e740_0 .var "s_valueA", 31 0;
v0x555556f2e810_0 .var "s_valueB", 31 0;
E_0x555556f09a40 .event negedge, v0x555556f2b6d0_0;
S_0x555556ef4a10 .scope module, "DUT" "ramDmaCi" 2 20, 3 1 0, S_0x555556eedd00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "start";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "valueA";
    .port_info 4 /INPUT 32 "valueB";
    .port_info 5 /INPUT 8 "ciN";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /OUTPUT 32 "result";
P_0x555556ef15a0 .param/l "customId" 0 3 2, C4<00001110>;
L_0x555556ef50a0 .functor AND 1, L_0x555556f2ea70, L_0x555556f3ee70, C4<1>, C4<1>;
L_0x555556f3efb0 .functor AND 1, L_0x555556ef50a0, L_0x555556f3ed00, C4<1>, C4<1>;
L_0x555556f3f290 .functor AND 1, L_0x555556f2ea70, L_0x555556f3f1f0, C4<1>, C4<1>;
L_0x555556f3f350 .functor AND 1, L_0x555556f3f290, L_0x555556f3ed00, C4<1>, C4<1>;
L_0x555556f3f440 .functor AND 1, L_0x555556f2ea70, L_0x555556f3ed00, C4<1>, C4<1>;
L_0x73677626d018 .functor BUFT 1, C4<00001110>, C4<0>, C4<0>, C4<0>;
v0x555556f2bfe0_0 .net/2u *"_ivl_0", 7 0, L_0x73677626d018;  1 drivers
L_0x73677626d0a8 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555556f2c0e0_0 .net/2u *"_ivl_10", 21 0, L_0x73677626d0a8;  1 drivers
v0x555556f2c1c0_0 .net *"_ivl_15", 0 0, L_0x555556f3ee70;  1 drivers
v0x555556f2c280_0 .net *"_ivl_16", 0 0, L_0x555556ef50a0;  1 drivers
v0x555556f2c360_0 .net *"_ivl_2", 0 0, L_0x555556f2e900;  1 drivers
v0x555556f2c420_0 .net *"_ivl_21", 0 0, L_0x555556f3f110;  1 drivers
v0x555556f2c500_0 .net *"_ivl_23", 0 0, L_0x555556f3f1f0;  1 drivers
v0x555556f2c5c0_0 .net *"_ivl_24", 0 0, L_0x555556f3f290;  1 drivers
v0x555556f2c6a0_0 .net *"_ivl_28", 0 0, L_0x555556f3f440;  1 drivers
v0x555556f2c810_0 .net *"_ivl_31", 8 0, L_0x555556f3f5d0;  1 drivers
L_0x73677626d0f0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x555556f2c8f0_0 .net/2u *"_ivl_32", 8 0, L_0x73677626d0f0;  1 drivers
L_0x73677626d060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555556f2c9d0_0 .net/2u *"_ivl_4", 0 0, L_0x73677626d060;  1 drivers
L_0x73677626d258 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555556f2cab0_0 .net/2u *"_ivl_44", 0 0, L_0x73677626d258;  1 drivers
v0x555556f2cb90_0 .net *"_ivl_46", 0 0, L_0x555556f3f910;  1 drivers
L_0x73677626d2a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555556f2cc70_0 .net/2u *"_ivl_48", 0 0, L_0x73677626d2a0;  1 drivers
L_0x73677626d2e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555556f2cd50_0 .net/2u *"_ivl_52", 31 0, L_0x73677626d2e8;  1 drivers
v0x555556f2ce30_0 .net *"_ivl_9", 21 0, L_0x555556f2ec00;  1 drivers
v0x555556f2cf10_0 .net "active", 0 0, L_0x555556f2ea70;  1 drivers
v0x555556f2cfd0_0 .net "address_A", 8 0, L_0x555556f3f6c0;  1 drivers
v0x555556f2d090_0 .net "address_A_valid", 0 0, L_0x555556f3ed00;  1 drivers
v0x555556f2d130_0 .net "ciN", 7 0, v0x555556f2e4b0_0;  1 drivers
v0x555556f2d210_0 .net "clock", 0 0, v0x555556f2e210_0;  1 drivers
v0x555556f2d2b0_0 .net "data_out_A", 31 0, v0x555556f2ba40_0;  1 drivers
v0x555556f2d350_0 .var "data_ready", 0 0;
v0x555556f2d3f0_0 .net "done", 0 0, L_0x555556f3fa10;  alias, 1 drivers
v0x555556f2d4b0_0 .net "read_enable", 0 0, L_0x555556f3f350;  1 drivers
v0x555556f2d570_0 .net "reset", 0 0, v0x555556f2e580_0;  1 drivers
v0x555556f2d630_0 .net "result", 31 0, L_0x555556f3fba0;  alias, 1 drivers
v0x555556f2d710_0 .net "start", 0 0, v0x555556f2e670_0;  1 drivers
v0x555556f2d7d0_0 .net "valueA", 31 0, v0x555556f2e740_0;  1 drivers
v0x555556f2d8b0_0 .net "valueB", 31 0, v0x555556f2e810_0;  1 drivers
v0x555556f2d970_0 .net "write_enable", 0 0, L_0x555556f3efb0;  1 drivers
L_0x555556f2e900 .cmp/eq 8, v0x555556f2e4b0_0, L_0x73677626d018;
L_0x555556f2ea70 .functor MUXZ 1, L_0x73677626d060, v0x555556f2e670_0, L_0x555556f2e900, C4<>;
L_0x555556f2ec00 .part v0x555556f2e740_0, 10, 22;
L_0x555556f3ed00 .cmp/eq 22, L_0x555556f2ec00, L_0x73677626d0a8;
L_0x555556f3ee70 .part v0x555556f2e740_0, 9, 1;
L_0x555556f3f110 .part v0x555556f2e740_0, 9, 1;
L_0x555556f3f1f0 .reduce/nor L_0x555556f3f110;
L_0x555556f3f5d0 .part v0x555556f2e740_0, 0, 9;
L_0x555556f3f6c0 .functor MUXZ 9, L_0x73677626d0f0, L_0x555556f3f5d0, L_0x555556f3f440, C4<>;
L_0x555556f3f910 .functor MUXZ 1, L_0x73677626d258, v0x555556f2d350_0, L_0x555556f3f350, C4<>;
L_0x555556f3fa10 .functor MUXZ 1, L_0x73677626d2a0, L_0x555556f3f910, L_0x555556f2ea70, C4<>;
L_0x555556f3fba0 .functor MUXZ 32, L_0x73677626d2e8, v0x555556f2ba40_0, L_0x555556f3f350, C4<>;
S_0x555556ef4120 .scope module, "ssram" "dualPortSSRAM" 3 27, 4 1 0, S_0x555556ef4a10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clockA";
    .port_info 1 /INPUT 1 "clockB";
    .port_info 2 /INPUT 1 "writeEnableA";
    .port_info 3 /INPUT 1 "writeEnableB";
    .port_info 4 /INPUT 9 "addressA";
    .port_info 5 /INPUT 9 "addressB";
    .port_info 6 /INPUT 32 "dataInA";
    .port_info 7 /INPUT 32 "dataInB";
    .port_info 8 /OUTPUT 32 "dataOutA";
    .port_info 9 /OUTPUT 32 "dataOutB";
P_0x555556ed1a30 .param/l "bitwidth" 0 4 2, +C4<00000000000000000000000000100000>;
P_0x555556ed1a70 .param/l "nrOfEntries" 0 4 3, +C4<00000000000000000000001000000000>;
P_0x555556ed1ab0 .param/l "readAfterWrite" 0 4 4, +C4<00000000000000000000000000000000>;
v0x555556ef51b0_0 .net "addressA", 8 0, L_0x555556f3f6c0;  alias, 1 drivers
L_0x73677626d1c8 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x555556f2b5f0_0 .net "addressB", 8 0, L_0x73677626d1c8;  1 drivers
v0x555556f2b6d0_0 .net "clockA", 0 0, v0x555556f2e210_0;  alias, 1 drivers
L_0x73677626d138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555556f2b770_0 .net "clockB", 0 0, L_0x73677626d138;  1 drivers
v0x555556f2b830_0 .net "dataInA", 31 0, v0x555556f2e810_0;  alias, 1 drivers
L_0x73677626d210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555556f2b960_0 .net "dataInB", 31 0, L_0x73677626d210;  1 drivers
v0x555556f2ba40_0 .var "dataOutA", 31 0;
v0x555556f2bb20_0 .var "dataOutB", 31 0;
v0x555556f2bc00 .array "memoryContent", 511 0, 31 0;
v0x555556f2bcc0_0 .net "writeEnableA", 0 0, L_0x555556f3efb0;  alias, 1 drivers
L_0x73677626d180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555556f2bd80_0 .net "writeEnableB", 0 0, L_0x73677626d180;  1 drivers
E_0x555556f0a070 .event posedge, v0x555556f2b770_0;
E_0x555556f07eb0 .event posedge, v0x555556f2b6d0_0;
S_0x555556f2db00 .scope autotask, "test" "test" 2 31, 2 31 0, S_0x555556eedd00;
 .timescale -12 -12;
v0x555556f2dcb0_0 .var "ciN", 7 0;
v0x555556f2dd90_0 .var "expDone", 0 0;
v0x555556f2de50_0 .var "expRes", 31 0;
v0x555556f2df40_0 .var "start", 0 0;
v0x555556f2e000_0 .var "valA", 31 0;
v0x555556f2e130_0 .var "valB", 31 0;
TD_ramDmaCi_tb.test ;
    %load/vec4 v0x555556f2df40_0;
    %store/vec4 v0x555556f2e670_0, 0, 1;
    %load/vec4 v0x555556f2dcb0_0;
    %store/vec4 v0x555556f2e4b0_0, 0, 8;
    %load/vec4 v0x555556f2e000_0;
    %store/vec4 v0x555556f2e740_0, 0, 32;
    %load/vec4 v0x555556f2e130_0;
    %store/vec4 v0x555556f2e810_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x555556f2e320_0;
    %load/vec4 v0x555556f2dd90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_0.2, 4;
    %load/vec4 v0x555556f2e3e0_0;
    %load/vec4 v0x555556f2de50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_call 2 43 "$write", "\033[1;32m" {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 44 "$write", "\033[1;31m" {0 0 0};
T_0.1 ;
    %load/vec4 v0x555556f2e320_0;
    %load/vec4 v0x555556f2dd90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_0.5, 4;
    %load/vec4 v0x555556f2e3e0_0;
    %load/vec4 v0x555556f2de50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.5;
    %flag_set/vec4 8;
    %jmp/0 T_0.3, 8;
    %pushi/vec4 5196576, 0, 24; draw_string_vec4
    %jmp/1 T_0.4, 8;
T_0.3 ; End of true expr.
    %pushi/vec4 4543058, 0, 24; draw_string_vec4
    %jmp/0 T_0.4, 8;
 ; End of false expr.
    %blend;
T_0.4;
    %vpi_call 2 45 "$display", "[%s] start=%b, ciN=%0d, valueA=%0h, valueB=%0h => done=%b (exp %b), result=%0h (exp %0h)", S<0,vec4,u24>, v0x555556f2e670_0, v0x555556f2e4b0_0, v0x555556f2e740_0, v0x555556f2e810_0, v0x555556f2e320_0, v0x555556f2dd90_0, v0x555556f2e3e0_0, v0x555556f2de50_0 {1 0 0};
    %vpi_call 2 49 "$write", "\033[0m" {0 0 0};
    %end;
    .scope S_0x555556ef4120;
T_1 ;
    %wait E_0x555556f07eb0;
    %load/vec4 v0x555556f2bcc0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x555556f2b830_0;
    %load/vec4 v0x555556ef51b0_0;
    %pad/u 11;
    %ix/vec4 4;
    %store/vec4a v0x555556f2bc00, 4, 0;
T_1.0 ;
    %load/vec4 v0x555556ef51b0_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x555556f2bc00, 4;
    %assign/vec4 v0x555556f2ba40_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x555556ef4120;
T_2 ;
    %wait E_0x555556f0a070;
    %load/vec4 v0x555556f2bd80_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x555556f2b960_0;
    %load/vec4 v0x555556f2b5f0_0;
    %pad/u 11;
    %ix/vec4 4;
    %store/vec4a v0x555556f2bc00, 4, 0;
T_2.0 ;
    %load/vec4 v0x555556f2b5f0_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x555556f2bc00, 4;
    %assign/vec4 v0x555556f2bb20_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x555556ef4a10;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556f2d350_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x555556ef4a10;
T_4 ;
    %wait E_0x555556f07eb0;
    %load/vec4 v0x555556f2d4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556f2d350_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x555556eedd00;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556f2e210_0, 0, 1;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x555556f2e210_0;
    %inv;
    %store/vec4 v0x555556f2e210_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x555556eedd00;
T_6 ;
    %alloc S_0x555556f2db00;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556f2df40_0, 0, 1;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0x555556f2dcb0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556f2e000_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556f2e130_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556f2dd90_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556f2de50_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555556f2db00;
    %join;
    %free S_0x555556f2db00;
    %alloc S_0x555556f2db00;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555556f2df40_0, 0, 1;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0x555556f2dcb0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556f2e000_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556f2e130_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556f2dd90_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556f2de50_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555556f2db00;
    %join;
    %free S_0x555556f2db00;
    %alloc S_0x555556f2db00;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556f2df40_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x555556f2dcb0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556f2e000_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556f2e130_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556f2dd90_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556f2de50_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555556f2db00;
    %join;
    %free S_0x555556f2db00;
    %alloc S_0x555556f2db00;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555556f2df40_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x555556f2dcb0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556f2e000_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556f2e130_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556f2dd90_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556f2de50_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555556f2db00;
    %join;
    %free S_0x555556f2db00;
    %wait E_0x555556f09a40;
    %alloc S_0x555556f2db00;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555556f2df40_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x555556f2dcb0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556f2e000_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556f2e130_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555556f2dd90_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556f2de50_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555556f2db00;
    %join;
    %free S_0x555556f2db00;
    %vpi_call 2 75 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "ramDmaCi_tb.v";
    "ramDmaCi.v";
    "dualPortSSRAM.v";
