<HTML><HEAD><TITLE>Device Usage Statistics Report</TITLE></HEAD>
<BODY TEXT='#000000' BGCOLOR='#FFFFFF' LINK='#0000EE' VLINK='#551A8B' ALINK='#FF0000'><H3>Device Usage Page (usage_statistics_webtalk.html)</H3>This HTML page displays the device usage statistics that will be sent to Xilinx.<BR>To see the actual file transmitted to Xilinx, please click <A HREF="./usage_statistics_webtalk.xml">here</A>.<BR><BR><HR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>software_version_and_target_device</B></TD></TR>
<TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>beta</B></TD><TD>FALSE</TD>
  <TD BGCOLOR='#DBE5F1'><B>build_version</B></TD><TD>2729669</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>date_generated</B></TD><TD>Tue Mar 31 23:32:40 2020</TD>
  <TD BGCOLOR='#DBE5F1'><B>os_platform</B></TD><TD>LIN64</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>product_version</B></TD><TD>Vivado v2019.2.1 (64-bit)</TD>
  <TD BGCOLOR='#DBE5F1'><B>project_id</B></TD><TD>93c7c878687b4249bae14b947f1a56d6</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>project_iteration</B></TD><TD>243</TD>
  <TD BGCOLOR='#DBE5F1'><B>random_id</B></TD><TD>9a50032e2d165ce1ab5bd227b067fae3</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>registration_id</B></TD><TD>9a50032e2d165ce1ab5bd227b067fae3</TD>
  <TD BGCOLOR='#DBE5F1'><B>route_design</B></TD><TD>TRUE</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>target_device</B></TD><TD>xc7z010</TD>
  <TD BGCOLOR='#DBE5F1'><B>target_family</B></TD><TD>zynq</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>target_package</B></TD><TD>clg400</TD>
  <TD BGCOLOR='#DBE5F1'><B>target_speed</B></TD><TD>-1</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>tool_flow</B></TD><TD>Vivado</TD>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>user_environment</B></TD></TR>
<TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>cpu_name</B></TD><TD>Intel(R) Core(TM) i7-2640M CPU @ 2.80GHz</TD>
  <TD BGCOLOR='#DBE5F1'><B>cpu_speed</B></TD><TD>829.836 MHz</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>os_name</B></TD><TD>Ubuntu</TD>
  <TD BGCOLOR='#DBE5F1'><B>os_release</B></TD><TD>Ubuntu 18.04.4 LTS</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>system_ram</B></TD><TD>8.000 GB</TD>
  <TD BGCOLOR='#DBE5F1'><B>total_processors</B></TD><TD>1</TD>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>vivado_usage</B></TD></TR>
<TR ALIGN='LEFT'>  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>gui_handlers</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>abstractcombinedpanel_move_selected_element_up=1</TD>
   <TD>abstractcombinedpanel_remove_selected_elements=11</TD>
   <TD>abstractfileview_reload=14</TD>
   <TD>abstractsaveasdialog_name=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>abstractsearchablepanel_show_search=10</TD>
   <TD>addhdlwrapperdialog_added_file_would_automatically_be_updated=1</TD>
   <TD>addhdlwrapperdialog_this_option_will_make_copy=3</TD>
   <TD>addrepositoryinfodialog_ok=12</TD>
</TR><TR ALIGN='LEFT'>   <TD>addresstreetablepanel_address_tree_table=45</TD>
   <TD>addsrcwizard_specify_simulation_specific_hdl_files=1</TD>
   <TD>alertsetupdebugdialog_set_up_debug=1</TD>
   <TD>applyrsbmultiautomationdialog_checkbox_tree=58</TD>
</TR><TR ALIGN='LEFT'>   <TD>basedialog_apply=20</TD>
   <TD>basedialog_cancel=281</TD>
   <TD>basedialog_no=8</TD>
   <TD>basedialog_ok=2068</TD>
</TR><TR ALIGN='LEFT'>   <TD>basedialog_yes=325</TD>
   <TD>basereporttab_rerun=137</TD>
   <TD>boardchooser_board_rev=2</TD>
   <TD>boardchooser_board_table=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>boardinterfaceconnectiondialog_tree_table=34</TD>
   <TD>boardtreepanel_board_tree_panel=141</TD>
   <TD>boardtreepanel_connect_board_component=3</TD>
   <TD>boardtreepanel_disconnect_board_component=11</TD>
</TR><TR ALIGN='LEFT'>   <TD>clkconfigmainpanel_tabbed_pane=2</TD>
   <TD>clkconfigtreetablepanel_clk_config_tree_table=261</TD>
   <TD>closeplanner_yes=12</TD>
   <TD>cmdmsgdialog_copy_message=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>cmdmsgdialog_messages=10</TD>
   <TD>cmdmsgdialog_ok=560</TD>
   <TD>cmdmsgdialog_open_messages_view=21</TD>
   <TD>codeview_toggle_column_selection_mode=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>commandsinput_type_tcl_command_here=132</TD>
   <TD>commonoptionschooserpanel_specify_generics_parameters=1</TD>
   <TD>configruntablepanel_choose_report_strategy=1</TD>
   <TD>configruntablepanel_config_run_table=12</TD>
</TR><TR ALIGN='LEFT'>   <TD>confirmsavetexteditsdialog_no=2</TD>
   <TD>coretreetablepanel_core_tree_table=125</TD>
   <TD>createconstraintsfilepanel_file_name=1</TD>
   <TD>createnewdiagramdialog_specify_source_set=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>creatersbportdialog_direction=9</TD>
   <TD>creatersbportdialog_port_name=11</TD>
   <TD>creatersbportdialog_type=4</TD>
   <TD>createsrcfiledialog_file_name=3</TD>
</TR><TR ALIGN='LEFT'>   <TD>createsrcfiledialog_file_type=3</TD>
   <TD>customizecoredialog_documentation=14</TD>
   <TD>customizecoredialog_ip_location=2</TD>
   <TD>ddrconfigtreetablepanel_ddr_config_tree_table=4</TD>
</TR><TR ALIGN='LEFT'>   <TD>debugmenu_disconnect_debug_port=1</TD>
   <TD>debugview_debug_cores_tree_table=22</TD>
   <TD>debugwizard_advanced_trigger=3</TD>
   <TD>debugwizard_capture_control=5</TD>
</TR><TR ALIGN='LEFT'>   <TD>debugwizard_chipscope_tree_table=39</TD>
   <TD>debugwizard_disconnect_all_nets_and_remove_debug=3</TD>
   <TD>debugwizard_find_nets_to_add=6</TD>
   <TD>debugwizard_netlist_view=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>debugwizard_remove_nets=7</TD>
   <TD>debugwizard_select_clock_domain=6</TD>
   <TD>debugwizard_set_probe_type=2</TD>
   <TD>definemodulesdialog_define_modules_and_specify_io_ports=19</TD>
</TR><TR ALIGN='LEFT'>   <TD>designaheadwizard_both=1</TD>
   <TD>editinterfacedialog_tabbed_pane=29</TD>
   <TD>exploreaheadview_launch_selected_runs=1</TD>
   <TD>expreporttreepanel_exp_report_tree_table=31</TD>
</TR><TR ALIGN='LEFT'>   <TD>expreporttreepanel_open_report=1</TD>
   <TD>exprunmenu_change_run_settings=1</TD>
   <TD>exprunmenu_launch_step=4</TD>
   <TD>exprunmenu_make_active=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>expruntreepanel_exp_run_tree_table=29</TD>
   <TD>filegroupfacettable_file_group_facet_table=2</TD>
   <TD>filegroupfacettable_refresh=9</TD>
   <TD>filesetpanel_file_set_panel_tree=2309</TD>
</TR><TR ALIGN='LEFT'>   <TD>filesetview_collapse_all=1</TD>
   <TD>findandpicknetsdialog_nets_tree_table_panel=4</TD>
   <TD>findandreplacealldialog_close=4</TD>
   <TD>findandreplacealldialog_find=3</TD>
</TR><TR ALIGN='LEFT'>   <TD>finder_add_new_criterion=1</TD>
   <TD>findinfilesview_root=6</TD>
   <TD>floatingtopdialog_select_top_module_of_your_design=2</TD>
   <TD>floatingtopdialog_specify_new_top_module=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>flownavigatortreepanel_flow_navigator_tree=2049</TD>
   <TD>gensettingtreetablepanel_gen_setting_tree_table=10</TD>
   <TD>gettingstartedview_manage_ip=1</TD>
   <TD>gettingstartedview_open_project=9</TD>
</TR><TR ALIGN='LEFT'>   <TD>gictreetablepanel_gic_tree_table=3</TD>
   <TD>graphicalview_zoom_fit=394</TD>
   <TD>graphicalview_zoom_in=1004</TD>
   <TD>graphicalview_zoom_out=612</TD>
</TR><TR ALIGN='LEFT'>   <TD>hardwaredashboardoptionspanel_layer_tree=7</TD>
   <TD>hardwaredashboardview_show_dashboard_options=1</TD>
   <TD>hardwaretreepanel_hardware_tree_table=74</TD>
   <TD>hardwarevioproppanels_refresh_rate=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>hcodeeditor_blank_operations=2</TD>
   <TD>hcodeeditor_commands_to_fold_text=1</TD>
   <TD>hcodeeditor_diff_with=3</TD>
   <TD>hcodeeditor_search_text_combo_box=59</TD>
</TR><TR ALIGN='LEFT'>   <TD>hinputhandler_toggle_line_comments=3</TD>
   <TD>hpopuptitle_close=81</TD>
   <TD>htoolbar_mark_selected_objects=2</TD>
   <TD>instancemenu_floorplanning=15</TD>
</TR><TR ALIGN='LEFT'>   <TD>interfaceconfigurationpanel_display_name=5</TD>
   <TD>interfaceconfigurationpanel_name=13</TD>
   <TD>interfacedefinitionchooser_interface_definition_chooser=14</TD>
   <TD>interfacedefinitionchooserdialog_interface_definition_chooser_list=3</TD>
</TR><TR ALIGN='LEFT'>   <TD>interfacedefinitiontreetable_interfaces_tree_table=62</TD>
   <TD>interfaceportmappingpanel_filter_incompatible_physical_ports=2</TD>
   <TD>interfaceportmappingpanel_interfaces_logical_ports=32</TD>
   <TD>interfaceportmappingpanel_ips_physical_ports=37</TD>
</TR><TR ALIGN='LEFT'>   <TD>interfaceportmappingpanel_map_ports=33</TD>
   <TD>interfaceportmappingpanel_table=5</TD>
   <TD>interfaceportmappingpanel_un_map_all_ports=2</TD>
   <TD>interfaceportmappingpanel_un_map_ports=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>ipstatussectionpanel_re_run_report=3</TD>
   <TD>ipstatussectionpanel_upgrade_selected=407</TD>
   <TD>ipstatustablepanel_ip_status_table=212</TD>
   <TD>ipstatustablepanel_more_info=242</TD>
</TR><TR ALIGN='LEFT'>   <TD>labtoolsmenu_jtag_scan_rate=3</TD>
   <TD>labtoolsmenu_led=1</TD>
   <TD>labtoolsmenu_text=1</TD>
   <TD>languageoptionspanel_loop_count=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>launchpanel_configure_hosts=1</TD>
   <TD>launchpanel_dont_show_this_dialog_again=1</TD>
   <TD>launchrunmsgdialog_cancel_run=1</TD>
   <TD>ledlowhighcolordialog_high_value_color=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>ledlowhighcolordialog_ok=1</TD>
   <TD>logmonitor_monitor=2</TD>
   <TD>mainmenumgr_checkpoint=387</TD>
   <TD>mainmenumgr_constraints=140</TD>
</TR><TR ALIGN='LEFT'>   <TD>mainmenumgr_design_hubs=6</TD>
   <TD>mainmenumgr_edit=254</TD>
   <TD>mainmenumgr_export=873</TD>
   <TD>mainmenumgr_file=1342</TD>
</TR><TR ALIGN='LEFT'>   <TD>mainmenumgr_floorplanning=29</TD>
   <TD>mainmenumgr_flow=287</TD>
   <TD>mainmenumgr_help=106</TD>
   <TD>mainmenumgr_highlight=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>mainmenumgr_import=286</TD>
   <TD>mainmenumgr_io_planning=26</TD>
   <TD>mainmenumgr_ip=378</TD>
   <TD>mainmenumgr_mark=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>mainmenumgr_open=7</TD>
   <TD>mainmenumgr_open_block_design=20</TD>
   <TD>mainmenumgr_open_recent_file=225</TD>
   <TD>mainmenumgr_open_recent_project=117</TD>
</TR><TR ALIGN='LEFT'>   <TD>mainmenumgr_project=413</TD>
   <TD>mainmenumgr_report=235</TD>
   <TD>mainmenumgr_reports=713</TD>
   <TD>mainmenumgr_run=62</TD>
</TR><TR ALIGN='LEFT'>   <TD>mainmenumgr_settings=37</TD>
   <TD>mainmenumgr_simulation_waveform=9</TD>
   <TD>mainmenumgr_text_editor=359</TD>
   <TD>mainmenumgr_timing=8</TD>
</TR><TR ALIGN='LEFT'>   <TD>mainmenumgr_tools=757</TD>
   <TD>mainmenumgr_unselect_type=2</TD>
   <TD>mainmenumgr_view=241</TD>
   <TD>mainmenumgr_window=658</TD>
</TR><TR ALIGN='LEFT'>   <TD>maintoolbarmgr_open=2</TD>
   <TD>maintoolbarmgr_run=3</TD>
   <TD>mainwinmenumgr_layout=532</TD>
   <TD>mainwinmenumgr_load=6</TD>
</TR><TR ALIGN='LEFT'>   <TD>mainwintoolbarmgr_select_or_save_window_layout=1</TD>
   <TD>messagebanner_changes_detected_in_vivado_project_that=5</TD>
   <TD>messagewithoptiondialog_dont_show_this_dialog_again=8</TD>
   <TD>mioconfigmainpanel_expand_all=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>mioconfigmainpanel_switch_to_block_design_page=1</TD>
   <TD>mioconfigtreetablepanel_mio_config_tree_table=105</TD>
   <TD>miotable_expand_all=2</TD>
   <TD>miotable_switch_to_block_design_page=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>miotablepagepanel_mio_table=37</TD>
   <TD>modifiedconstraintswithouttargetdialog_update=2</TD>
   <TD>msgtreepanel_message_severity=12</TD>
   <TD>msgtreepanel_message_view_tree=133</TD>
</TR><TR ALIGN='LEFT'>   <TD>msgutils_no=1</TD>
   <TD>msgutils_yes=1</TD>
   <TD>msgview_critical_warnings=34</TD>
   <TD>msgview_error_messages=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>msgview_information_messages=7</TD>
   <TD>msgview_warning_messages=11</TD>
   <TD>namevaluepanel_add_value=1</TD>
   <TD>netlistschematicview_show_io_ports_in_this_schematic=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>netlisttreeview_netlist_tree=140</TD>
   <TD>newexporthardwaredialog_export_to=16</TD>
   <TD>newexporthardwaredialog_include_bitstream=145</TD>
   <TD>newipwizard_create_new_axi4_ip_create_axi4=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>newipwizard_description_my_new_axi_ip=1</TD>
   <TD>newipwizard_name_myip=1</TD>
   <TD>newipwizard_package_block_design_from_current=1</TD>
   <TD>newlaunchhardwaredialog_location_of_hardware_description_file=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>newlaunchhardwaredialog_workspace=1</TD>
   <TD>numjobschooser_number_of_jobs=2</TD>
   <TD>ofobjectsdialog_specify_of_objects_option=1</TD>
   <TD>openfileaction_cancel=15</TD>
</TR><TR ALIGN='LEFT'>   <TD>openfileaction_ok=2</TD>
   <TD>openfileaction_open_directory=1</TD>
   <TD>openipexampledesign_example_project_directory=2</TD>
   <TD>optionsview_close=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>packagerstepcontentpanel_messages=6</TD>
   <TD>packagerstepspanel_packager_steps_list=41</TD>
   <TD>packagetreepanel_package_tree_panel=7</TD>
   <TD>pacommandnames_about=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_add_sources=11</TD>
   <TD>pacommandnames_archive_project=1</TD>
   <TD>pacommandnames_auto_connect_ports=63</TD>
   <TD>pacommandnames_auto_connect_target=5</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_auto_fit_selection=2</TD>
   <TD>pacommandnames_auto_update_hier=117</TD>
   <TD>pacommandnames_close_project=3</TD>
   <TD>pacommandnames_collapse_all_rsb_block=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_core_gen=1</TD>
   <TD>pacommandnames_create_hardware_dashboards=4</TD>
   <TD>pacommandnames_create_port_interface=1</TD>
   <TD>pacommandnames_create_top_hdl=46</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_design_ahead=2</TD>
   <TD>pacommandnames_diff_bd_designs=1</TD>
   <TD>pacommandnames_disconnect_rsb_pin=36</TD>
   <TD>pacommandnames_doc_and_tutorial_help=9</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_edit_in_ip_packager=41</TD>
   <TD>pacommandnames_elaboration_settings=2</TD>
   <TD>pacommandnames_elf_file_association=2</TD>
   <TD>pacommandnames_exit=8</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_expand_all_rsb_block=2</TD>
   <TD>pacommandnames_export_bd_tcl=6</TD>
   <TD>pacommandnames_export_bitstream_files=3</TD>
   <TD>pacommandnames_export_constraints=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_export_hardware=257</TD>
   <TD>pacommandnames_generate_composite_file=9</TD>
   <TD>pacommandnames_goto_implemented_design=3</TD>
   <TD>pacommandnames_goto_netlist_design=3</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_goto_source=1</TD>
   <TD>pacommandnames_import_all_srcs=1</TD>
   <TD>pacommandnames_ip_packager_wizard=1</TD>
   <TD>pacommandnames_ip_settings=7</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_launch_hardware=186</TD>
   <TD>pacommandnames_log_window=1</TD>
   <TD>pacommandnames_make_active_simset=2</TD>
   <TD>pacommandnames_make_connection=8</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_move_to_design_set=1</TD>
   <TD>pacommandnames_new_file=1</TD>
   <TD>pacommandnames_new_project=4</TD>
   <TD>pacommandnames_open_example_project=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_open_hardware_manager=2</TD>
   <TD>pacommandnames_open_hierarchy_block=2</TD>
   <TD>pacommandnames_open_ip_example_design=2</TD>
   <TD>pacommandnames_open_project=6</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_open_target_wizard=1</TD>
   <TD>pacommandnames_packager_add_bus_interface=12</TD>
   <TD>pacommandnames_packager_create_interface_definition=1</TD>
   <TD>pacommandnames_place_ports_bank_mode=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_regenerate_layout=12</TD>
   <TD>pacommandnames_report_ip_status=266</TD>
   <TD>pacommandnames_report_methodology=4</TD>
   <TD>pacommandnames_report_timing_summary=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_reports_window=12</TD>
   <TD>pacommandnames_reset_composite_file=14</TD>
   <TD>pacommandnames_reset_run_to_previous_step=1</TD>
   <TD>pacommandnames_reset_runs=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_run_bitgen=8</TD>
   <TD>pacommandnames_run_implementation=4</TD>
   <TD>pacommandnames_run_synthesis=2</TD>
   <TD>pacommandnames_save_design=32</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_save_rsb_design=88</TD>
   <TD>pacommandnames_schematic=4</TD>
   <TD>pacommandnames_select_area=2</TD>
   <TD>pacommandnames_select_driver_pin=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_sequential_place_ports_mode=1</TD>
   <TD>pacommandnames_set_as_top=13</TD>
   <TD>pacommandnames_set_used_in_prop=5</TD>
   <TD>pacommandnames_show_hierarchy=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_show_product_guide_src=7</TD>
   <TD>pacommandnames_show_product_webpage_src=4</TD>
   <TD>pacommandnames_simulation_compile_libraries=2</TD>
   <TD>pacommandnames_simulation_live_break=265</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_simulation_live_restart=68</TD>
   <TD>pacommandnames_simulation_live_run=3607</TD>
   <TD>pacommandnames_simulation_live_run_all=454</TD>
   <TD>pacommandnames_simulation_live_step=8</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_simulation_objects_window=2</TD>
   <TD>pacommandnames_simulation_relaunch=270</TD>
   <TD>pacommandnames_simulation_reset=33</TD>
   <TD>pacommandnames_simulation_reset_behavioral=17</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_simulation_reset_post_implementation_functional=1</TD>
   <TD>pacommandnames_simulation_reset_post_implementation_timing=1</TD>
   <TD>pacommandnames_simulation_reset_post_synthesis_functional=2</TD>
   <TD>pacommandnames_simulation_reset_post_synthesis_timing=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_simulation_run=62</TD>
   <TD>pacommandnames_simulation_run_behavioral=249</TD>
   <TD>pacommandnames_simulation_run_post_implementation_functional=5</TD>
   <TD>pacommandnames_simulation_run_post_synthesis_functional=27</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_simulation_settings=2</TD>
   <TD>pacommandnames_src_disable=2</TD>
   <TD>pacommandnames_src_replace_file=4</TD>
   <TD>pacommandnames_synth_settings=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_toggle_view_nav=1</TD>
   <TD>pacommandnames_unmark_all=1</TD>
   <TD>pacommandnames_unpin_all_rsb_on_canvas=1</TD>
   <TD>pacommandnames_unplace=3</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_validate_rsb_design=66</TD>
   <TD>pacommandnames_view_inst_templ=3</TD>
   <TD>pacommandnames_write_config_memory_file=1</TD>
   <TD>pacommandnames_zoom_fit=47</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_zoom_in=649</TD>
   <TD>pacommandnames_zoom_out=181</TD>
   <TD>partchooser_board_rev_chooser=15</TD>
   <TD>partchooser_boards=23</TD>
</TR><TR ALIGN='LEFT'>   <TD>partchooser_parts=1</TD>
   <TD>partchooser_reset_all_filters=2</TD>
   <TD>paviews_address_editor=6</TD>
   <TD>paviews_code=140</TD>
</TR><TR ALIGN='LEFT'>   <TD>paviews_dashboard=4</TD>
   <TD>paviews_device=13</TD>
   <TD>paviews_flow_navigator=1</TD>
   <TD>paviews_hierarchy=19</TD>
</TR><TR ALIGN='LEFT'>   <TD>paviews_ip_catalog=1</TD>
   <TD>paviews_package=6</TD>
   <TD>paviews_package_ip=15</TD>
   <TD>paviews_par_report=4</TD>
</TR><TR ALIGN='LEFT'>   <TD>paviews_project_summary=212</TD>
   <TD>paviews_schematic=62</TD>
   <TD>paviews_system=8</TD>
   <TD>pickclockdomainnetdialog_clock_domain_nets_tree=8</TD>
</TR><TR ALIGN='LEFT'>   <TD>planaheadtab_refresh_ip_catalog=55</TD>
   <TD>planaheadtab_show_flow_navigator=1</TD>
   <TD>portandinterfacecontentpanel_refresh=23</TD>
   <TD>portandinterfacefacettable_create_interface_definition=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>portandinterfacefacettable_edit_port=1</TD>
   <TD>portandinterfacefacettable_port_and_interface_facet_table=69</TD>
   <TD>portandinterfacefacettable_remove_interface=1</TD>
   <TD>portmenu_assign_to_interface=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>portmenu_configure_io_ports=1</TD>
   <TD>portmenu_reset_port_properties=2</TD>
   <TD>primitivesmenu_highlight_leaf_cells=21</TD>
   <TD>probesview_probes_tree=10</TD>
</TR><TR ALIGN='LEFT'>   <TD>programdebugtab_open_target=4</TD>
   <TD>programdebugtab_program_device=6</TD>
   <TD>programdebugtab_refresh_device=7</TD>
   <TD>programfpgadialog_program=8</TD>
</TR><TR ALIGN='LEFT'>   <TD>programfpgadialog_specify_bitstream_file=1</TD>
   <TD>programfpgadialog_specify_debug_probes_file=3</TD>
   <TD>programoptionspanelimpl_save_strategy_as=2</TD>
   <TD>programoptionspanelimpl_strategy=6</TD>
</TR><TR ALIGN='LEFT'>   <TD>progressdialog_background=7</TD>
   <TD>progressdialog_cancel=15</TD>
   <TD>project_save_project_as=1</TD>
   <TD>projectnamechooser_choose_project_location=5</TD>
</TR><TR ALIGN='LEFT'>   <TD>projectnamechooser_project_name=3</TD>
   <TD>projectsettingsgadget_project_location=2</TD>
   <TD>projectsettingssimulationpanel_select_testbench_top_module=5</TD>
   <TD>projectsettingssimulationpanel_simulation_set=4</TD>
</TR><TR ALIGN='LEFT'>   <TD>projectsettingssimulationpanel_tabbed_pane=16</TD>
   <TD>projectsummarydrcpanel_open_drc_report=1</TD>
   <TD>projecttab_close_design=5</TD>
   <TD>projecttab_reload=48</TD>
</TR><TR ALIGN='LEFT'>   <TD>rdicommands_copy=4</TD>
   <TD>rdicommands_custom_commands=72</TD>
   <TD>rdicommands_delete=61</TD>
   <TD>rdicommands_line_comment=27</TD>
</TR><TR ALIGN='LEFT'>   <TD>rdicommands_paste=73</TD>
   <TD>rdicommands_properties=33</TD>
   <TD>rdicommands_redo=2</TD>
   <TD>rdicommands_reset_layout=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>rdicommands_save_file=73</TD>
   <TD>rdicommands_settings=3</TD>
   <TD>rdicommands_waveform_open_configuration=2</TD>
   <TD>rdicommands_waveform_save_configuration=25</TD>
</TR><TR ALIGN='LEFT'>   <TD>rdicommands_waveform_save_configuration_as=1</TD>
   <TD>rdiviews_waveform_viewer=371</TD>
   <TD>refreshdevicedialog_specify_debug_probes_file=2</TD>
   <TD>reportipstatusinfodialog_ignore=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>reportipstatusinfodialog_report_ip_status=7</TD>
   <TD>reporttimingsummarydialog_report_timing_summary_dialog_tabbed=2</TD>
   <TD>reviewcontentpanel_re_package_ip=9</TD>
   <TD>rsbaddrsegmentproppanels_name=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>rsbapplyautomationbar_run_block_automation=10</TD>
   <TD>rsbapplyautomationbar_run_connection_automation=88</TD>
   <TD>rsbbaseporttablepanel_pins_table=6</TD>
   <TD>rsbblockportproppanels_interface_pin_table=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>rsbexternalportproppanels_name=15</TD>
   <TD>rsbnetproppanels_name=2</TD>
   <TD>rsbsaveaspdfdialog_specify_output_pdf_file=1</TD>
   <TD>rsbselectpinsdialog_hide_pins_belonging_to_interfaces=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>rsbselectpinsdialog_pins_tree=2</TD>
   <TD>rtloptionspanel_select_top_module_of_your_design=1</TD>
   <TD>rungadget_show_error_and_critical_warning_messages=1</TD>
   <TD>saveprojectasdialog_import_all_files_to_new_project=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>saveprojectutils_cancel=2</TD>
   <TD>saveprojectutils_reload=1</TD>
   <TD>saveprojectutils_save=119</TD>
   <TD>schematicview_previous=4</TD>
</TR><TR ALIGN='LEFT'>   <TD>schematicview_regenerate=3</TD>
   <TD>schematicview_remove=10</TD>
   <TD>selectmenu_highlight=96</TD>
   <TD>selectmenu_mark=16</TD>
</TR><TR ALIGN='LEFT'>   <TD>selecttopmoduledialog_select_top_module=5</TD>
   <TD>settingsdialog_options_tree=35</TD>
   <TD>settingsdialog_project_tree=166</TD>
   <TD>settingsprojectgeneralpage_choose_device_for_your_project=20</TD>
</TR><TR ALIGN='LEFT'>   <TD>settingsprojectgeneralpage_target_language=1</TD>
   <TD>settingsprojectippage_use_core_containers_for_ip=3</TD>
   <TD>settingsprojectiprepositorypage_add_repository=13</TD>
   <TD>settingsprojectiprepositorypage_refresh_all=4</TD>
</TR><TR ALIGN='LEFT'>   <TD>settingsprojectiprepositorypage_repository_chooser=16</TD>
   <TD>settingsprojectrunpage_choose_report_strategy=2</TD>
   <TD>signaltablepanel_signal_table=1</TD>
   <TD>signaltreepanel_signal_tree_table=432</TD>
</TR><TR ALIGN='LEFT'>   <TD>simpleoutputproductdialog_close_dialog_unsaved_changes_will=32</TD>
   <TD>simpleoutputproductdialog_generate_output_products_immediately=369</TD>
   <TD>simpleoutputproductdialog_output_product_tree=1</TD>
   <TD>simpleoutputproductdialog_reset_output_products=15</TD>
</TR><TR ALIGN='LEFT'>   <TD>simpleoutputproductdialog_synthesize_design_globally=3</TD>
   <TD>simulationcompilelibrariesdialog_compile=1</TD>
   <TD>simulationforcesettingsdialog_cancel_after_time_offset=1</TD>
   <TD>simulationforcesettingsdialog_duty_cycle=5</TD>
</TR><TR ALIGN='LEFT'>   <TD>simulationforcesettingsdialog_force_value=185</TD>
   <TD>simulationforcesettingsdialog_leading_edge_value=85</TD>
   <TD>simulationforcesettingsdialog_period=3</TD>
   <TD>simulationforcesettingsdialog_trailing_edge_value=83</TD>
</TR><TR ALIGN='LEFT'>   <TD>simulationliverunforcomp_specify_time_and_units=34</TD>
   <TD>simulationlocalspanel_simulate_locals_table=3</TD>
   <TD>simulationobjectspanel_simulation_objects_tree_table=315</TD>
   <TD>simulationscopespanel_simulate_scope_table=952</TD>
</TR><TR ALIGN='LEFT'>   <TD>srcchooserpanel_add_directories=3</TD>
   <TD>srcchooserpanel_add_hdl_and_netlist_files_to_your_project=4</TD>
   <TD>srcchooserpanel_add_or_create_source_file=2</TD>
   <TD>srcchooserpanel_create_file=3</TD>
</TR><TR ALIGN='LEFT'>   <TD>srcchooserpanel_make_local_copy_of_these_files_into=1</TD>
   <TD>srcchoosertable_src_chooser_table=1</TD>
   <TD>srcmenu_ip_hierarchy=80</TD>
   <TD>srcmenu_open_selected_source_files=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>srcmenu_refresh_hierarchy=18</TD>
   <TD>stalemoreaction_out_of_date_details=1</TD>
   <TD>stalerundialog_more_info=1</TD>
   <TD>stalerundialog_no=3</TD>
</TR><TR ALIGN='LEFT'>   <TD>stalerundialog_run_synthesis=1</TD>
   <TD>stalerundialog_yes=1</TD>
   <TD>statemonitor_reset_run=4</TD>
   <TD>syntheticagettingstartedview_recent_projects=308</TD>
</TR><TR ALIGN='LEFT'>   <TD>syntheticastatemonitor_cancel=10</TD>
   <TD>sysmonplotpanel_cancel=1</TD>
   <TD>sysmonview_add_selected_sensor=1</TD>
   <TD>systemboardview_disconnect_board_component=3</TD>
</TR><TR ALIGN='LEFT'>   <TD>systembuildermenu_add_ip=9</TD>
   <TD>systembuildermenu_add_module=1</TD>
   <TD>systembuildermenu_clear_debug=11</TD>
   <TD>systembuildermenu_create_comment=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>systembuildermenu_create_interface_port=3</TD>
   <TD>systembuildermenu_create_port=12</TD>
   <TD>systembuildermenu_debug=14</TD>
   <TD>systembuildermenu_ip_documentation=151</TD>
</TR><TR ALIGN='LEFT'>   <TD>systembuildermenu_save_as_pdf_file=1</TD>
   <TD>systembuildermenu_start_connection_mode=3</TD>
   <TD>systembuilderview_add_ip=15</TD>
   <TD>systembuilderview_expand_collapse=124</TD>
</TR><TR ALIGN='LEFT'>   <TD>systembuilderview_optimize_routing=8</TD>
   <TD>systembuilderview_orientation=166</TD>
   <TD>systembuilderview_pin_blocks_and_ports_to_location=2</TD>
   <TD>systembuilderview_pinning=233</TD>
</TR><TR ALIGN='LEFT'>   <TD>systembuilderview_search=1</TD>
   <TD>systemtab_report_ip_status=66</TD>
   <TD>systemtab_show_ip_status=51</TD>
   <TD>systemtab_upgrade_later=16</TD>
</TR><TR ALIGN='LEFT'>   <TD>systemtreeview_system_tree=125</TD>
   <TD>taskbanner_close=14</TD>
   <TD>tclconsoleview_clear_all_output=11</TD>
   <TD>tclconsoleview_copy=6</TD>
</TR><TR ALIGN='LEFT'>   <TD>tclconsoleview_pause_automatic_scrolling=1</TD>
   <TD>tclconsoleview_tcl_console_code_editor=118</TD>
   <TD>tclfinddialog_result_name=1</TD>
   <TD>tclfinddialog_specify_of_objects_option=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>tclobjecttreetable_treetable=5</TD>
   <TD>timingdialogutils_results_name=1</TD>
   <TD>touchpointsurveydialog_remind_me_later=17</TD>
   <TD>touchpointsurveydialog_yes=3</TD>
</TR><TR ALIGN='LEFT'>   <TD>vioprobestreetablepanel_add_probe=5</TD>
   <TD>vioprobestreetablepanel_add_probes=3</TD>
   <TD>vioprobestreetablepanel_cancel=2</TD>
   <TD>vioprobestreetablepanel_ok=4</TD>
</TR><TR ALIGN='LEFT'>   <TD>vioprobestreetablepanel_remove_selected_probe=3</TD>
   <TD>vioprobestreetablepanel_show_probes_for_this_vio_or_all_vios=3</TD>
   <TD>vioprobestreetablepanel_specify_probes_file_and_refresh=3</TD>
   <TD>vioprobestreetablepanel_vio_probes_tree_table=80</TD>
</TR><TR ALIGN='LEFT'>   <TD>waveformfindbar_find_by=1</TD>
   <TD>waveformnametree_waveform_name_tree=978</TD>
   <TD>waveformview_add_marker=4</TD>
   <TD>waveformview_find=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>waveformview_goto_cursor=3</TD>
   <TD>waveformview_goto_last_time=6</TD>
   <TD>waveformview_goto_time_0=19</TD>
   <TD>waveformview_next_marker=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>waveformview_next_transition=303</TD>
   <TD>waveformview_previous_marker=3</TD>
   <TD>waveformview_previous_transition=122</TD>
   <TD>xdcviewertreetablepanel_xdc_viewer_tree_table=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>xpg_ipsymbol_show_disabled_ports=6</TD>
   <TD>xpg_tabbedpane_tabbed_pane=3</TD>
</TR>  </TABLE>
  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>java_command_handlers</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>addbusinterfacehandler=12</TD>
   <TD>addcfgmem=2</TD>
   <TD>addsources=11</TD>
   <TD>autoconnectboardcomp=8</TD>
</TR><TR ALIGN='LEFT'>   <TD>autoconnectport=65</TD>
   <TD>autoconnecttarget=5</TD>
   <TD>closeproject=31</TD>
   <TD>coreview=15</TD>
</TR><TR ALIGN='LEFT'>   <TD>createblockdesign=3</TD>
   <TD>createinterfacedefinitionhandler=1</TD>
   <TD>createportinterface=1</TD>
   <TD>createtophdl=47</TD>
</TR><TR ALIGN='LEFT'>   <TD>customizecore=2</TD>
   <TD>customizersbblock=122</TD>
   <TD>debugwizardcmdhandler=16</TD>
   <TD>diffbddesigns=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>disconnectrsbpin=42</TD>
   <TD>editconstraintsets=1</TD>
   <TD>editcopy=4</TD>
   <TD>editdelete=177</TD>
</TR><TR ALIGN='LEFT'>   <TD>editinippackagerhandler=43</TD>
   <TD>editpaste=14</TD>
   <TD>editproperties=48</TD>
   <TD>editundo=40</TD>
</TR><TR ALIGN='LEFT'>   <TD>editunplace=3</TD>
   <TD>elffileassociation=2</TD>
   <TD>expandcollapsersbblock=3</TD>
   <TD>exportbitfile=4</TD>
</TR><TR ALIGN='LEFT'>   <TD>exportrsbtclscript=3</TD>
   <TD>fileexit=8</TD>
   <TD>fliptoviewtaskimplementation=3</TD>
   <TD>fliptoviewtaskrtlanalysis=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>fliptoviewtasksynthesis=3</TD>
   <TD>generateoutputforbdfile=5</TD>
   <TD>helpabout=2</TD>
   <TD>ippackagerhandler=46</TD>
</TR><TR ALIGN='LEFT'>   <TD>ippackagerwizardhandler=1</TD>
   <TD>launchopentarget=1</TD>
   <TD>launchprogramfpga=8</TD>
   <TD>launchvitis=40</TD>
</TR><TR ALIGN='LEFT'>   <TD>makeactivesimset=2</TD>
   <TD>makersbconnection=8</TD>
   <TD>managecompositetargets=30</TD>
   <TD>movetodesignset=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>newexporthardware=272</TD>
   <TD>newfile=1</TD>
   <TD>newhardwaredashboard=5</TD>
   <TD>newlaunchhardware=213</TD>
</TR><TR ALIGN='LEFT'>   <TD>newproject=3</TD>
   <TD>openblockdesign=438</TD>
   <TD>opendeviceview=1</TD>
   <TD>openexampleproject=4</TD>
</TR><TR ALIGN='LEFT'>   <TD>openexistingreport=1</TD>
   <TD>openhardwaredashboard=2</TD>
   <TD>openhardwaremanager=14</TD>
   <TD>openipexampledesign=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>openproject=16</TD>
   <TD>openrecenttarget=20</TD>
   <TD>openrsbhierarchyblock=2</TD>
   <TD>programdevice=3</TD>
</TR><TR ALIGN='LEFT'>   <TD>recustomizecore=21</TD>
   <TD>refreshdevice=3</TD>
   <TD>regeneratersblayout=17</TD>
   <TD>reportdrc=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>reportipstatus=338</TD>
   <TD>reportmethodology=7</TD>
   <TD>reporttimingsummary=2</TD>
   <TD>resetlayout=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>rotatersbblock=1</TD>
   <TD>runbitgen=395</TD>
   <TD>rundesignahead=2</TD>
   <TD>runimplementation=68</TD>
</TR><TR ALIGN='LEFT'>   <TD>runnoiseanalysis=1</TD>
   <TD>runschematic=126</TD>
   <TD>runsynthesis=95</TD>
   <TD>savedesign=27</TD>
</TR><TR ALIGN='LEFT'>   <TD>savefileproxyhandler=2</TD>
   <TD>saveprojectas=1</TD>
   <TD>saversbdesign=101</TD>
   <TD>selectdriverpins=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>setsourceenabled=7</TD>
   <TD>settopnode=13</TD>
   <TD>setviovaluedisplaymode=2</TD>
   <TD>showhierarchy=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>showproductguide=7</TD>
   <TD>showproductwebpage=4</TD>
   <TD>showsource=1</TD>
   <TD>showview=178</TD>
</TR><TR ALIGN='LEFT'>   <TD>simulationbreak=250</TD>
   <TD>simulationcompilelibraries=2</TD>
   <TD>simulationrelaunch=258</TD>
   <TD>simulationrestart=62</TD>
</TR><TR ALIGN='LEFT'>   <TD>simulationrun=304</TD>
   <TD>simulationrunall=426</TD>
   <TD>simulationrunfortime=3103</TD>
   <TD>simulationstep=511</TD>
</TR><TR ALIGN='LEFT'>   <TD>tclfind=1</TD>
   <TD>timingconstraintswizard=1</TD>
   <TD>toggleautofitselection=1</TD>
   <TD>toggleplaceportsbankmode=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>toggleselectareamode=2</TD>
   <TD>togglesequentialplaceportsmode=1</TD>
   <TD>toggleviewnavigator=1</TD>
   <TD>toolssettings=93</TD>
</TR><TR ALIGN='LEFT'>   <TD>ui.views.c.ap=1</TD>
   <TD>ui.views.c.h.f=2</TD>
   <TD>unpinallrsbincanvas=1</TD>
   <TD>updatesourcefiles=4</TD>
</TR><TR ALIGN='LEFT'>   <TD>upgradeip=374</TD>
   <TD>validatersbdesign=90</TD>
   <TD>viewinsttempl=3</TD>
   <TD>viewlayoutcmd=10</TD>
</TR><TR ALIGN='LEFT'>   <TD>viewtaskimplementation=118</TD>
   <TD>viewtaskipintegrator=3</TD>
   <TD>viewtaskprogramanddebug=1</TD>
   <TD>viewtaskprojectmanager=5</TD>
</TR><TR ALIGN='LEFT'>   <TD>viewtaskrtlanalysis=15</TD>
   <TD>viewtasksimulation=3</TD>
   <TD>viewtasksynthesis=9</TD>
   <TD>waveformopenconfiguration=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>waveformsaveconfiguration=26</TD>
   <TD>waveformsaveconfigurationas=1</TD>
   <TD>writecfgmemfile=2</TD>
   <TD>zoomfit=49</TD>
</TR><TR ALIGN='LEFT'>   <TD>zoomin=669</TD>
   <TD>zoomout=191</TD>
</TR>  </TABLE>
</TR><TR ALIGN='LEFT'>  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>other_data</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>guimode=1035</TD>
</TR>  </TABLE>
  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>project_data</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>constraintsetcount=1</TD>
   <TD>core_container=false</TD>
   <TD>currentimplrun=impl_2</TD>
   <TD>currentsynthesisrun=synth_5</TD>
</TR><TR ALIGN='LEFT'>   <TD>default_library=xil_defaultlib</TD>
   <TD>designmode=RTL</TD>
   <TD>export_simulation_activehdl=344</TD>
   <TD>export_simulation_ies=344</TD>
</TR><TR ALIGN='LEFT'>   <TD>export_simulation_modelsim=344</TD>
   <TD>export_simulation_questa=344</TD>
   <TD>export_simulation_riviera=344</TD>
   <TD>export_simulation_vcs=344</TD>
</TR><TR ALIGN='LEFT'>   <TD>export_simulation_xsim=344</TD>
   <TD>implstrategy=Vivado Implementation Defaults</TD>
   <TD>launch_simulation_activehdl=0</TD>
   <TD>launch_simulation_ies=0</TD>
</TR><TR ALIGN='LEFT'>   <TD>launch_simulation_modelsim=0</TD>
   <TD>launch_simulation_questa=0</TD>
   <TD>launch_simulation_riviera=0</TD>
   <TD>launch_simulation_vcs=0</TD>
</TR><TR ALIGN='LEFT'>   <TD>launch_simulation_xsim=1101</TD>
   <TD>simulator_language=Mixed</TD>
   <TD>srcsetcount=4</TD>
   <TD>synthesisstrategy=Vivado Synthesis Defaults</TD>
</TR><TR ALIGN='LEFT'>   <TD>target_language=VHDL</TD>
   <TD>target_simulator=XSim</TD>
   <TD>totalimplruns=1</TD>
   <TD>totalsynthesisruns=1</TD>
</TR>  </TABLE>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>unisim_transformation</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>post_unisim_transformation</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bibuf=130</TD>
    <TD>bufg=4</TD>
    <TD>carry4=206</TD>
    <TD>dsp48e1=24</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdce=116</TD>
    <TD>fdre=2363</TD>
    <TD>fdse=29</TD>
    <TD>gnd=76</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibuf=6</TD>
    <TD>ldce=2</TD>
    <TD>lut1=94</TD>
    <TD>lut2=1042</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut3=312</TD>
    <TD>lut4=413</TD>
    <TD>lut5=265</TD>
    <TD>lut6=497</TD>
</TR><TR ALIGN='LEFT'>    <TD>obuf=15</TD>
    <TD>ps7=1</TD>
    <TD>ramb18e1=8</TD>
    <TD>srl16e=19</TD>
</TR><TR ALIGN='LEFT'>    <TD>srlc32e=47</TD>
    <TD>vcc=73</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>pre_unisim_transformation</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bibuf=130</TD>
    <TD>bufg=4</TD>
    <TD>carry4=206</TD>
    <TD>dsp48e1=24</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdce=116</TD>
    <TD>fdre=2363</TD>
    <TD>fdse=29</TD>
    <TD>gnd=76</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibuf=6</TD>
    <TD>ldce=2</TD>
    <TD>lut1=94</TD>
    <TD>lut2=1042</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut3=312</TD>
    <TD>lut4=413</TD>
    <TD>lut5=265</TD>
    <TD>lut6=497</TD>
</TR><TR ALIGN='LEFT'>    <TD>obuf=15</TD>
    <TD>ps7=1</TD>
    <TD>ramb18e1=8</TD>
    <TD>srl16e=19</TD>
</TR><TR ALIGN='LEFT'>    <TD>srlc32e=47</TD>
    <TD>vcc=73</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>power_opt_design</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options_spo</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-cell_types=default::all</TD>
    <TD>-clocks=default::[not_specified]</TD>
    <TD>-exclude_cells=default::[not_specified]</TD>
    <TD>-include_cells=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bram_ports_augmented=8</TD>
    <TD>bram_ports_newly_gated=8</TD>
    <TD>bram_ports_total=16</TD>
    <TD>flow_state=default</TD>
</TR><TR ALIGN='LEFT'>    <TD>slice_registers_augmented=0</TD>
    <TD>slice_registers_newly_gated=0</TD>
    <TD>slice_registers_total=2352</TD>
    <TD>srls_augmented=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>srls_newly_gated=0</TD>
    <TD>srls_total=66</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>ip_statistics</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>IP_Integrator/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bdsource=USER</TD>
    <TD>core_container=NA</TD>
    <TD>da_axi4_cnt=56</TD>
    <TD>da_board_cnt=6</TD>
</TR><TR ALIGN='LEFT'>    <TD>da_clkrst_cnt=11</TD>
    <TD>da_ps7_cnt=1</TD>
    <TD>iptotal=1</TD>
    <TD>maxhierdepth=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>numblks=25</TD>
    <TD>numhdlrefblks=0</TD>
    <TD>numhierblks=10</TD>
    <TD>numhlsblks=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>numnonxlnxblks=9</TD>
    <TD>numpkgbdblks=0</TD>
    <TD>numreposblks=15</TD>
    <TD>numsysgenblks=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>synth_mode=Global</TD>
    <TD>x_iplanguage=VHDL</TD>
    <TD>x_iplibrary=BlockDiagram</TD>
    <TD>x_ipname=design_1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.00.a</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_crossbar_v2_1_21_axi_crossbar/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_axi_addr_width=32</TD>
    <TD>c_axi_aruser_width=1</TD>
    <TD>c_axi_awuser_width=1</TD>
    <TD>c_axi_buser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_data_width=32</TD>
    <TD>c_axi_id_width=1</TD>
    <TD>c_axi_protocol=2</TD>
    <TD>c_axi_ruser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_supports_user_signals=0</TD>
    <TD>c_axi_wuser_width=1</TD>
    <TD>c_connectivity_mode=0</TD>
    <TD>c_family=zynq</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_addr_width=0x000000100000001000000010000000100000000c000000100000001000000010</TD>
    <TD>c_m_axi_base_addr=0x0000000043c700000000000043c500000000000043c400000000000043c300000000000043c200000000000043c600000000000043c100000000000043c00000</TD>
    <TD>c_m_axi_read_connectivity=0x0000000100000001000000010000000100000001000000010000000100000001</TD>
    <TD>c_m_axi_read_issuing=0x0000000100000001000000010000000100000001000000010000000100000001</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_secure=0x0000000000000000000000000000000000000000000000000000000000000000</TD>
    <TD>c_m_axi_write_connectivity=0x0000000100000001000000010000000100000001000000010000000100000001</TD>
    <TD>c_m_axi_write_issuing=0x0000000100000001000000010000000100000001000000010000000100000001</TD>
    <TD>c_num_addr_ranges=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_num_master_slots=8</TD>
    <TD>c_num_slave_slots=1</TD>
    <TD>c_r_register=1</TD>
    <TD>c_s_axi_arb_priority=0x00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_base_id=0x00000000</TD>
    <TD>c_s_axi_read_acceptance=0x00000001</TD>
    <TD>c_s_axi_single_thread=0x00000001</TD>
    <TD>c_s_axi_thread_id_width=0x0000000c</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_write_acceptance=0x00000001</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=21</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VHDL</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axi_crossbar</TD>
    <TD>x_ipproduct=Vivado 2019.2.1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_protocol_converter_v2_1_20_axi_protocol_converter/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_axi_addr_width=32</TD>
    <TD>c_axi_aruser_width=1</TD>
    <TD>c_axi_awuser_width=1</TD>
    <TD>c_axi_buser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_data_width=32</TD>
    <TD>c_axi_id_width=12</TD>
    <TD>c_axi_ruser_width=1</TD>
    <TD>c_axi_supports_read=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_supports_user_signals=0</TD>
    <TD>c_axi_supports_write=1</TD>
    <TD>c_axi_wuser_width=1</TD>
    <TD>c_family=zynq</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_ignore_id=0</TD>
    <TD>c_m_axi_protocol=2</TD>
    <TD>c_s_axi_protocol=1</TD>
    <TD>c_translation_mode=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=20</TD>
    <TD>x_iplanguage=VHDL</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axi_protocol_converter</TD>
    <TD>x_ipproduct=Vivado 2019.2.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>pmod_audio_v1_0/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_s00_axi_addr_width=4</TD>
    <TD>c_s00_axi_data_width=32</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipcorerevision=15</TD>
    <TD>x_iplanguage=VHDL</TD>
    <TD>x_iplibrary=user</TD>
    <TD>x_ipname=pmod_audio</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipproduct=Vivado 2019.2.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.4</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>pmod_audio_v1_0/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_s00_axi_addr_width=4</TD>
    <TD>c_s00_axi_data_width=32</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipcorerevision=15</TD>
    <TD>x_iplanguage=VHDL</TD>
    <TD>x_iplibrary=user</TD>
    <TD>x_ipname=pmod_audio</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipproduct=Vivado 2019.2.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.4</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>proc_sys_reset/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_aux_reset_high=0</TD>
    <TD>c_aux_rst_width=4</TD>
    <TD>c_ext_reset_high=0</TD>
    <TD>c_ext_rst_width=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_family=zynq</TD>
    <TD>c_num_bus_rst=1</TD>
    <TD>c_num_interconnect_aresetn=1</TD>
    <TD>c_num_perp_aresetn=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_num_perp_rst=1</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=13</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VHDL</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=proc_sys_reset</TD>
    <TD>x_ipproduct=Vivado 2019.2.1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=5.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>processing_system7_v5.5_user_configuration/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>pcw_apu_clk_ratio_enable=6:2:1</TD>
    <TD>pcw_apu_peripheral_freqmhz=650</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcw_armpll_ctrl_fbdiv=26</TD>
    <TD>pcw_can0_grp_clk_enable=0</TD>
    <TD>pcw_can0_peripheral_clksrc=External</TD>
    <TD>pcw_can0_peripheral_enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcw_can0_peripheral_freqmhz=-1</TD>
    <TD>pcw_can1_grp_clk_enable=0</TD>
    <TD>pcw_can1_peripheral_clksrc=External</TD>
    <TD>pcw_can1_peripheral_enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcw_can1_peripheral_freqmhz=-1</TD>
    <TD>pcw_can_peripheral_clksrc=IO PLL</TD>
    <TD>pcw_can_peripheral_freqmhz=100</TD>
    <TD>pcw_cpu_cpu_pll_freqmhz=1300</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcw_cpu_peripheral_clksrc=ARM PLL</TD>
    <TD>pcw_crystal_peripheral_freqmhz=50.000000</TD>
    <TD>pcw_dci_peripheral_clksrc=DDR PLL</TD>
    <TD>pcw_dci_peripheral_freqmhz=10.159</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcw_ddr_ddr_pll_freqmhz=1050</TD>
    <TD>pcw_ddr_hpr_to_critical_priority_level=15</TD>
    <TD>pcw_ddr_hprlpr_queue_partition=HPR(0)/LPR(32)</TD>
    <TD>pcw_ddr_lpr_to_critical_priority_level=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcw_ddr_peripheral_clksrc=DDR PLL</TD>
    <TD>pcw_ddr_port0_hpr_enable=0</TD>
    <TD>pcw_ddr_port1_hpr_enable=0</TD>
    <TD>pcw_ddr_port2_hpr_enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcw_ddr_port3_hpr_enable=0</TD>
    <TD>pcw_ddr_write_to_critical_priority_level=2</TD>
    <TD>pcw_ddrpll_ctrl_fbdiv=21</TD>
    <TD>pcw_enet0_enet0_io=EMIO</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcw_enet0_grp_mdio_enable=1</TD>
    <TD>pcw_enet0_peripheral_clksrc=External</TD>
    <TD>pcw_enet0_peripheral_enable=1</TD>
    <TD>pcw_enet0_peripheral_freqmhz=100 Mbps</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcw_enet0_reset_enable=0</TD>
    <TD>pcw_enet1_grp_mdio_enable=0</TD>
    <TD>pcw_enet1_peripheral_clksrc=IO PLL</TD>
    <TD>pcw_enet1_peripheral_enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcw_enet1_peripheral_freqmhz=1000 Mbps</TD>
    <TD>pcw_enet1_reset_enable=0</TD>
    <TD>pcw_enet_reset_polarity=Active Low</TD>
    <TD>pcw_fclk0_peripheral_clksrc=IO PLL</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcw_fclk1_peripheral_clksrc=IO PLL</TD>
    <TD>pcw_fclk2_peripheral_clksrc=IO PLL</TD>
    <TD>pcw_fclk3_peripheral_clksrc=IO PLL</TD>
    <TD>pcw_fpga0_peripheral_freqmhz=0.1</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcw_fpga1_peripheral_freqmhz=20</TD>
    <TD>pcw_fpga2_peripheral_freqmhz=20</TD>
    <TD>pcw_fpga3_peripheral_freqmhz=100</TD>
    <TD>pcw_fpga_fclk0_enable=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcw_fpga_fclk1_enable=1</TD>
    <TD>pcw_fpga_fclk2_enable=1</TD>
    <TD>pcw_fpga_fclk3_enable=1</TD>
    <TD>pcw_gpio_emio_gpio_enable=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcw_gpio_emio_gpio_io=4</TD>
    <TD>pcw_gpio_mio_gpio_enable=1</TD>
    <TD>pcw_gpio_mio_gpio_io=MIO</TD>
    <TD>pcw_gpio_peripheral_enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcw_i2c0_grp_int_enable=0</TD>
    <TD>pcw_i2c0_peripheral_enable=0</TD>
    <TD>pcw_i2c0_reset_enable=0</TD>
    <TD>pcw_i2c1_grp_int_enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcw_i2c1_peripheral_enable=0</TD>
    <TD>pcw_i2c1_reset_enable=0</TD>
    <TD>pcw_i2c_reset_polarity=Active Low</TD>
    <TD>pcw_io_io_pll_freqmhz=1000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcw_iopll_ctrl_fbdiv=20</TD>
    <TD>pcw_irq_f2p_mode=DIRECT</TD>
    <TD>pcw_m_axi_gp0_freqmhz=100</TD>
    <TD>pcw_m_axi_gp1_freqmhz=10</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcw_nand_cycles_t_ar=1</TD>
    <TD>pcw_nand_cycles_t_clr=1</TD>
    <TD>pcw_nand_cycles_t_rc=11</TD>
    <TD>pcw_nand_cycles_t_rea=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcw_nand_cycles_t_rr=1</TD>
    <TD>pcw_nand_cycles_t_wc=11</TD>
    <TD>pcw_nand_cycles_t_wp=1</TD>
    <TD>pcw_nand_grp_d8_enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcw_nand_peripheral_enable=0</TD>
    <TD>pcw_nor_cs0_t_ceoe=1</TD>
    <TD>pcw_nor_cs0_t_pc=1</TD>
    <TD>pcw_nor_cs0_t_rc=11</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcw_nor_cs0_t_tr=1</TD>
    <TD>pcw_nor_cs0_t_wc=11</TD>
    <TD>pcw_nor_cs0_t_wp=1</TD>
    <TD>pcw_nor_cs0_we_time=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcw_nor_cs1_t_ceoe=1</TD>
    <TD>pcw_nor_cs1_t_pc=1</TD>
    <TD>pcw_nor_cs1_t_rc=11</TD>
    <TD>pcw_nor_cs1_t_tr=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcw_nor_cs1_t_wc=11</TD>
    <TD>pcw_nor_cs1_t_wp=1</TD>
    <TD>pcw_nor_cs1_we_time=0</TD>
    <TD>pcw_nor_grp_a25_enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcw_nor_grp_cs0_enable=0</TD>
    <TD>pcw_nor_grp_cs1_enable=0</TD>
    <TD>pcw_nor_grp_sram_cs0_enable=0</TD>
    <TD>pcw_nor_grp_sram_cs1_enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcw_nor_grp_sram_int_enable=0</TD>
    <TD>pcw_nor_peripheral_enable=0</TD>
    <TD>pcw_nor_sram_cs0_t_ceoe=1</TD>
    <TD>pcw_nor_sram_cs0_t_pc=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcw_nor_sram_cs0_t_rc=11</TD>
    <TD>pcw_nor_sram_cs0_t_tr=1</TD>
    <TD>pcw_nor_sram_cs0_t_wc=11</TD>
    <TD>pcw_nor_sram_cs0_t_wp=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcw_nor_sram_cs0_we_time=0</TD>
    <TD>pcw_nor_sram_cs1_t_ceoe=1</TD>
    <TD>pcw_nor_sram_cs1_t_pc=1</TD>
    <TD>pcw_nor_sram_cs1_t_rc=11</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcw_nor_sram_cs1_t_tr=1</TD>
    <TD>pcw_nor_sram_cs1_t_wc=11</TD>
    <TD>pcw_nor_sram_cs1_t_wp=1</TD>
    <TD>pcw_nor_sram_cs1_we_time=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcw_override_basic_clock=0</TD>
    <TD>pcw_pcap_peripheral_clksrc=IO PLL</TD>
    <TD>pcw_pcap_peripheral_freqmhz=200</TD>
    <TD>pcw_pjtag_peripheral_enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcw_preset_bank0_voltage=LVCMOS 3.3V</TD>
    <TD>pcw_preset_bank1_voltage=LVCMOS 1.8V</TD>
    <TD>pcw_qspi_grp_fbclk_enable=1</TD>
    <TD>pcw_qspi_grp_fbclk_io=MIO 8</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcw_qspi_grp_io1_enable=0</TD>
    <TD>pcw_qspi_grp_single_ss_enable=1</TD>
    <TD>pcw_qspi_grp_single_ss_io=MIO 1 .. 6</TD>
    <TD>pcw_qspi_grp_ss1_enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcw_qspi_internal_highaddress=0xFCFFFFFF</TD>
    <TD>pcw_qspi_peripheral_clksrc=IO PLL</TD>
    <TD>pcw_qspi_peripheral_enable=1</TD>
    <TD>pcw_qspi_peripheral_freqmhz=200</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcw_qspi_qspi_io=MIO 1 .. 6</TD>
    <TD>pcw_s_axi_acp_freqmhz=10</TD>
    <TD>pcw_s_axi_gp0_freqmhz=10</TD>
    <TD>pcw_s_axi_gp1_freqmhz=10</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcw_s_axi_hp0_data_width=64</TD>
    <TD>pcw_s_axi_hp0_freqmhz=10</TD>
    <TD>pcw_s_axi_hp1_data_width=64</TD>
    <TD>pcw_s_axi_hp1_freqmhz=10</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcw_s_axi_hp2_data_width=64</TD>
    <TD>pcw_s_axi_hp2_freqmhz=10</TD>
    <TD>pcw_s_axi_hp3_data_width=64</TD>
    <TD>pcw_s_axi_hp3_freqmhz=10</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcw_sd0_grp_cd_enable=1</TD>
    <TD>pcw_sd0_grp_cd_io=MIO 47</TD>
    <TD>pcw_sd0_grp_pow_enable=0</TD>
    <TD>pcw_sd0_grp_wp_enable=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcw_sd0_grp_wp_io=EMIO</TD>
    <TD>pcw_sd0_peripheral_enable=1</TD>
    <TD>pcw_sd0_sd0_io=MIO 40 .. 45</TD>
    <TD>pcw_sd1_grp_cd_enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcw_sd1_grp_pow_enable=0</TD>
    <TD>pcw_sd1_grp_wp_enable=0</TD>
    <TD>pcw_sd1_peripheral_enable=0</TD>
    <TD>pcw_sdio_peripheral_clksrc=IO PLL</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcw_sdio_peripheral_freqmhz=50</TD>
    <TD>pcw_single_qspi_data_mode=x4</TD>
    <TD>pcw_smc_peripheral_clksrc=IO PLL</TD>
    <TD>pcw_smc_peripheral_freqmhz=100</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcw_spi0_grp_ss0_enable=0</TD>
    <TD>pcw_spi0_grp_ss1_enable=0</TD>
    <TD>pcw_spi0_grp_ss2_enable=0</TD>
    <TD>pcw_spi0_peripheral_enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcw_spi1_grp_ss0_enable=0</TD>
    <TD>pcw_spi1_grp_ss1_enable=0</TD>
    <TD>pcw_spi1_grp_ss2_enable=0</TD>
    <TD>pcw_spi1_peripheral_enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcw_spi_peripheral_clksrc=IO PLL</TD>
    <TD>pcw_spi_peripheral_freqmhz=166.666666</TD>
    <TD>pcw_tpiu_peripheral_clksrc=External</TD>
    <TD>pcw_tpiu_peripheral_freqmhz=200</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcw_trace_grp_16bit_enable=0</TD>
    <TD>pcw_trace_grp_2bit_enable=0</TD>
    <TD>pcw_trace_grp_32bit_enable=0</TD>
    <TD>pcw_trace_grp_4bit_enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcw_trace_grp_8bit_enable=0</TD>
    <TD>pcw_trace_peripheral_enable=0</TD>
    <TD>pcw_ttc0_clk0_peripheral_clksrc=CPU_1X</TD>
    <TD>pcw_ttc0_clk0_peripheral_freqmhz=133.333333</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcw_ttc0_clk1_peripheral_clksrc=CPU_1X</TD>
    <TD>pcw_ttc0_clk1_peripheral_freqmhz=133.333333</TD>
    <TD>pcw_ttc0_clk2_peripheral_clksrc=CPU_1X</TD>
    <TD>pcw_ttc0_clk2_peripheral_freqmhz=133.333333</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcw_ttc0_peripheral_enable=1</TD>
    <TD>pcw_ttc0_ttc0_io=EMIO</TD>
    <TD>pcw_ttc1_clk0_peripheral_clksrc=CPU_1X</TD>
    <TD>pcw_ttc1_clk0_peripheral_freqmhz=133.333333</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcw_ttc1_clk1_peripheral_clksrc=CPU_1X</TD>
    <TD>pcw_ttc1_clk1_peripheral_freqmhz=133.333333</TD>
    <TD>pcw_ttc1_clk2_peripheral_clksrc=CPU_1X</TD>
    <TD>pcw_ttc1_clk2_peripheral_freqmhz=133.333333</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcw_ttc1_peripheral_enable=0</TD>
    <TD>pcw_ttc_peripheral_freqmhz=50</TD>
    <TD>pcw_uart0_baud_rate=115200</TD>
    <TD>pcw_uart0_grp_full_enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcw_uart0_peripheral_enable=0</TD>
    <TD>pcw_uart1_baud_rate=115200</TD>
    <TD>pcw_uart1_grp_full_enable=0</TD>
    <TD>pcw_uart1_peripheral_enable=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcw_uart1_uart1_io=MIO 48 .. 49</TD>
    <TD>pcw_uart_peripheral_clksrc=IO PLL</TD>
    <TD>pcw_uart_peripheral_freqmhz=100</TD>
    <TD>pcw_uiparam_ddr_adv_enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcw_uiparam_ddr_al=0</TD>
    <TD>pcw_uiparam_ddr_bank_addr_count=3</TD>
    <TD>pcw_uiparam_ddr_bl=8</TD>
    <TD>pcw_uiparam_ddr_board_delay0=0.176</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcw_uiparam_ddr_board_delay1=0.159</TD>
    <TD>pcw_uiparam_ddr_board_delay2=0.162</TD>
    <TD>pcw_uiparam_ddr_board_delay3=0.187</TD>
    <TD>pcw_uiparam_ddr_bus_width=32 Bit</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcw_uiparam_ddr_cl=7</TD>
    <TD>pcw_uiparam_ddr_clock_0_length_mm=0</TD>
    <TD>pcw_uiparam_ddr_clock_0_package_length=54.563</TD>
    <TD>pcw_uiparam_ddr_clock_0_propogation_delay=160</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcw_uiparam_ddr_clock_1_length_mm=0</TD>
    <TD>pcw_uiparam_ddr_clock_1_package_length=54.563</TD>
    <TD>pcw_uiparam_ddr_clock_1_propogation_delay=160</TD>
    <TD>pcw_uiparam_ddr_clock_2_length_mm=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcw_uiparam_ddr_clock_2_package_length=54.563</TD>
    <TD>pcw_uiparam_ddr_clock_2_propogation_delay=160</TD>
    <TD>pcw_uiparam_ddr_clock_3_length_mm=0</TD>
    <TD>pcw_uiparam_ddr_clock_3_package_length=54.563</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcw_uiparam_ddr_clock_3_propogation_delay=160</TD>
    <TD>pcw_uiparam_ddr_clock_stop_en=0</TD>
    <TD>pcw_uiparam_ddr_col_addr_count=10</TD>
    <TD>pcw_uiparam_ddr_cwl=6</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcw_uiparam_ddr_device_capacity=2048 MBits</TD>
    <TD>pcw_uiparam_ddr_dq_0_length_mm=0</TD>
    <TD>pcw_uiparam_ddr_dq_0_package_length=104.5365</TD>
    <TD>pcw_uiparam_ddr_dq_0_propogation_delay=160</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcw_uiparam_ddr_dq_1_length_mm=0</TD>
    <TD>pcw_uiparam_ddr_dq_1_package_length=70.676</TD>
    <TD>pcw_uiparam_ddr_dq_1_propogation_delay=160</TD>
    <TD>pcw_uiparam_ddr_dq_2_length_mm=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcw_uiparam_ddr_dq_2_package_length=59.1615</TD>
    <TD>pcw_uiparam_ddr_dq_2_propogation_delay=160</TD>
    <TD>pcw_uiparam_ddr_dq_3_length_mm=0</TD>
    <TD>pcw_uiparam_ddr_dq_3_package_length=81.319</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcw_uiparam_ddr_dq_3_propogation_delay=160</TD>
    <TD>pcw_uiparam_ddr_dqs_0_length_mm=0</TD>
    <TD>pcw_uiparam_ddr_dqs_0_package_length=101.239</TD>
    <TD>pcw_uiparam_ddr_dqs_0_propogation_delay=160</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcw_uiparam_ddr_dqs_1_length_mm=0</TD>
    <TD>pcw_uiparam_ddr_dqs_1_package_length=79.5025</TD>
    <TD>pcw_uiparam_ddr_dqs_1_propogation_delay=160</TD>
    <TD>pcw_uiparam_ddr_dqs_2_length_mm=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcw_uiparam_ddr_dqs_2_package_length=60.536</TD>
    <TD>pcw_uiparam_ddr_dqs_2_propogation_delay=160</TD>
    <TD>pcw_uiparam_ddr_dqs_3_length_mm=0</TD>
    <TD>pcw_uiparam_ddr_dqs_3_package_length=71.7715</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcw_uiparam_ddr_dqs_3_propogation_delay=160</TD>
    <TD>pcw_uiparam_ddr_dqs_to_clk_delay_0=-0.073</TD>
    <TD>pcw_uiparam_ddr_dqs_to_clk_delay_1=-0.034</TD>
    <TD>pcw_uiparam_ddr_dqs_to_clk_delay_2=-0.03</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcw_uiparam_ddr_dqs_to_clk_delay_3=-0.082</TD>
    <TD>pcw_uiparam_ddr_dram_width=16 Bits</TD>
    <TD>pcw_uiparam_ddr_ecc=Disabled</TD>
    <TD>pcw_uiparam_ddr_enable=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcw_uiparam_ddr_freq_mhz=525</TD>
    <TD>pcw_uiparam_ddr_high_temp=Normal (0-85)</TD>
    <TD>pcw_uiparam_ddr_memory_type=DDR 3</TD>
    <TD>pcw_uiparam_ddr_partno=MT41K128M16 JT-125</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcw_uiparam_ddr_row_addr_count=14</TD>
    <TD>pcw_uiparam_ddr_speed_bin=DDR3_1066F</TD>
    <TD>pcw_uiparam_ddr_t_faw=40.0</TD>
    <TD>pcw_uiparam_ddr_t_ras_min=35.0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcw_uiparam_ddr_t_rc=48.75</TD>
    <TD>pcw_uiparam_ddr_t_rcd=7</TD>
    <TD>pcw_uiparam_ddr_t_rp=7</TD>
    <TD>pcw_uiparam_ddr_train_data_eye=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcw_uiparam_ddr_train_read_gate=1</TD>
    <TD>pcw_uiparam_ddr_train_write_level=1</TD>
    <TD>pcw_uiparam_ddr_use_internal_vref=0</TD>
    <TD>pcw_usb0_peripheral_enable=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcw_usb0_peripheral_freqmhz=60</TD>
    <TD>pcw_usb0_reset_enable=1</TD>
    <TD>pcw_usb0_reset_io=MIO 46</TD>
    <TD>pcw_usb0_usb0_io=MIO 28 .. 39</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcw_usb1_peripheral_enable=0</TD>
    <TD>pcw_usb1_peripheral_freqmhz=60</TD>
    <TD>pcw_usb1_reset_enable=0</TD>
    <TD>pcw_usb_reset_polarity=Active Low</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcw_use_cross_trigger=0</TD>
    <TD>pcw_use_m_axi_gp0=1</TD>
    <TD>pcw_use_m_axi_gp1=0</TD>
    <TD>pcw_use_s_axi_acp=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcw_use_s_axi_gp0=0</TD>
    <TD>pcw_use_s_axi_gp1=0</TD>
    <TD>pcw_use_s_axi_hp0=0</TD>
    <TD>pcw_use_s_axi_hp1=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcw_use_s_axi_hp2=0</TD>
    <TD>pcw_use_s_axi_hp3=0</TD>
    <TD>pcw_wdt_peripheral_clksrc=CPU_1X</TD>
    <TD>pcw_wdt_peripheral_enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcw_wdt_peripheral_freqmhz=133.333333</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>processing_system7_v5_5_processing_system7/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_dm_width=4</TD>
    <TD>c_dq_width=32</TD>
    <TD>c_dqs_width=4</TD>
    <TD>c_emio_gpio_width=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_en_emio_enet0=1</TD>
    <TD>c_en_emio_enet1=0</TD>
    <TD>c_en_emio_pjtag=0</TD>
    <TD>c_en_emio_trace=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_fclk_clk0_buf=TRUE</TD>
    <TD>c_fclk_clk1_buf=TRUE</TD>
    <TD>c_fclk_clk2_buf=TRUE</TD>
    <TD>c_fclk_clk3_buf=TRUE</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_gp0_en_modifiable_txn=1</TD>
    <TD>c_gp1_en_modifiable_txn=1</TD>
    <TD>c_include_acp_trans_check=0</TD>
    <TD>c_include_trace_buffer=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_irq_f2p_mode=DIRECT</TD>
    <TD>c_m_axi_gp0_enable_static_remap=0</TD>
    <TD>c_m_axi_gp0_id_width=12</TD>
    <TD>c_m_axi_gp0_thread_id_width=12</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_gp1_enable_static_remap=0</TD>
    <TD>c_m_axi_gp1_id_width=12</TD>
    <TD>c_m_axi_gp1_thread_id_width=12</TD>
    <TD>c_mio_primitive=54</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_num_f2p_intr_inputs=1</TD>
    <TD>c_package_name=clg400</TD>
    <TD>c_ps7_si_rev=PRODUCTION</TD>
    <TD>c_s_axi_acp_aruser_val=31</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_acp_awuser_val=31</TD>
    <TD>c_s_axi_acp_id_width=3</TD>
    <TD>c_s_axi_gp0_id_width=6</TD>
    <TD>c_s_axi_gp1_id_width=6</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_hp0_data_width=64</TD>
    <TD>c_s_axi_hp0_id_width=6</TD>
    <TD>c_s_axi_hp1_data_width=64</TD>
    <TD>c_s_axi_hp1_id_width=6</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_hp2_data_width=64</TD>
    <TD>c_s_axi_hp2_id_width=6</TD>
    <TD>c_s_axi_hp3_data_width=64</TD>
    <TD>c_s_axi_hp3_id_width=6</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_trace_buffer_clock_delay=12</TD>
    <TD>c_trace_buffer_fifo_size=128</TD>
    <TD>c_trace_internal_width=2</TD>
    <TD>c_trace_pipeline_width=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_axi_nonsecure=0</TD>
    <TD>c_use_default_acp_user_val=0</TD>
    <TD>c_use_m_axi_gp0=1</TD>
    <TD>c_use_m_axi_gp1=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_s_axi_acp=0</TD>
    <TD>c_use_s_axi_gp0=0</TD>
    <TD>c_use_s_axi_gp1=0</TD>
    <TD>c_use_s_axi_hp0=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_s_axi_hp1=0</TD>
    <TD>c_use_s_axi_hp2=0</TD>
    <TD>c_use_s_axi_hp3=0</TD>
    <TD>core_container=NA</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>use_trace_data_edge_detector=0</TD>
    <TD>x_ipcorerevision=6</TD>
    <TD>x_iplanguage=VHDL</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=processing_system7</TD>
    <TD>x_ipproduct=Vivado 2019.2.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=5.5</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_drc</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-append=default::[not_specified]</TD>
    <TD>-checks=default::[not_specified]</TD>
    <TD>-fail_on=default::[not_specified]</TD>
    <TD>-force=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-format=default::[not_specified]</TD>
    <TD>-internal=default::[not_specified]</TD>
    <TD>-internal_only=default::[not_specified]</TD>
    <TD>-messages=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-name=default::[not_specified]</TD>
    <TD>-no_waivers=default::[not_specified]</TD>
    <TD>-return_string=default::[not_specified]</TD>
    <TD>-ruledecks=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-upgrade_cw=default::[not_specified]</TD>
    <TD>-waived=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>results</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>check-3=1</TD>
    <TD>dpip-1=1</TD>
    <TD>dpop-1=16</TD>
    <TD>dpop-2=20</TD>
</TR><TR ALIGN='LEFT'>    <TD>reqp-1840=20</TD>
    <TD>reqp-24=1</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_methodology</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-append=default::[not_specified]</TD>
    <TD>-checks=default::[not_specified]</TD>
    <TD>-fail_on=default::[not_specified]</TD>
    <TD>-force=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-format=default::[not_specified]</TD>
    <TD>-messages=default::[not_specified]</TD>
    <TD>-name=default::[not_specified]</TD>
    <TD>-return_string=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-slack_lesser_than=default::[not_specified]</TD>
    <TD>-waived=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>results</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>timing-16=967</TD>
    <TD>timing-18=10</TD>
    <TD>timing-20=2</TD>
    <TD>timing-6=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>timing-7=2</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_power</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-advisory=default::[not_specified]</TD>
    <TD>-append=default::[not_specified]</TD>
    <TD>-file=[specified]</TD>
    <TD>-format=default::text</TD>
</TR><TR ALIGN='LEFT'>    <TD>-hier=default::power</TD>
    <TD>-hierarchical_depth=default::4</TD>
    <TD>-l=default::[not_specified]</TD>
    <TD>-name=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-no_propagation=default::[not_specified]</TD>
    <TD>-return_string=default::[not_specified]</TD>
    <TD>-rpx=[specified]</TD>
    <TD>-verbose=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-vid=default::[not_specified]</TD>
    <TD>-xpe=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>airflow=250 (LFM)</TD>
    <TD>ambient_temp=25.0 (C)</TD>
    <TD>bi-dir_toggle=12.500000</TD>
    <TD>bidir_output_enable=1.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>board_layers=8to11 (8 to 11 Layers)</TD>
    <TD>board_selection=medium (10&quot;x10&quot;)</TD>
    <TD>bram=0.001179</TD>
    <TD>clocks=0.004914</TD>
</TR><TR ALIGN='LEFT'>    <TD>confidence_level_clock_activity=High</TD>
    <TD>confidence_level_design_state=High</TD>
    <TD>confidence_level_device_models=High</TD>
    <TD>confidence_level_internal_activity=Medium</TD>
</TR><TR ALIGN='LEFT'>    <TD>confidence_level_io_activity=Low</TD>
    <TD>confidence_level_overall=Low</TD>
    <TD>customer=TBD</TD>
    <TD>customer_class=TBD</TD>
</TR><TR ALIGN='LEFT'>    <TD>devstatic=0.123485</TD>
    <TD>die=xc7z010clg400-1</TD>
    <TD>dsp=0.001152</TD>
    <TD>dsp_output_toggle=12.500000</TD>
</TR><TR ALIGN='LEFT'>    <TD>dynamic=1.529997</TD>
    <TD>effective_thetaja=11.5</TD>
    <TD>enable_probability=0.990000</TD>
    <TD>family=zynq</TD>
</TR><TR ALIGN='LEFT'>    <TD>ff_toggle=12.500000</TD>
    <TD>flow_state=routed</TD>
    <TD>heatsink=none</TD>
    <TD>i/o=0.009684</TD>
</TR><TR ALIGN='LEFT'>    <TD>input_toggle=12.500000</TD>
    <TD>junction_temp=44.1 (C)</TD>
    <TD>logic=0.001894</TD>
    <TD>mgtavcc_dynamic_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>mgtavcc_static_current=0.000000</TD>
    <TD>mgtavcc_total_current=0.000000</TD>
    <TD>mgtavcc_voltage=1.000000</TD>
    <TD>mgtavtt_dynamic_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>mgtavtt_static_current=0.000000</TD>
    <TD>mgtavtt_total_current=0.000000</TD>
    <TD>mgtavtt_voltage=1.200000</TD>
    <TD>mgtvccaux_dynamic_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>mgtvccaux_static_current=0.000000</TD>
    <TD>mgtvccaux_total_current=0.000000</TD>
    <TD>mgtvccaux_voltage=1.800000</TD>
    <TD>netlist_net_matched=NA</TD>
</TR><TR ALIGN='LEFT'>    <TD>off-chip_power=0.000000</TD>
    <TD>on-chip_power=1.653482</TD>
    <TD>output_enable=1.000000</TD>
    <TD>output_load=5.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>output_toggle=12.500000</TD>
    <TD>package=clg400</TD>
    <TD>pct_clock_constrained=3.710000</TD>
    <TD>pct_inputs_defined=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>platform=lin64</TD>
    <TD>process=typical</TD>
    <TD>ps7=1.508414</TD>
    <TD>ram_enable=50.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>ram_write=50.000000</TD>
    <TD>read_saif=False</TD>
    <TD>set/reset_probability=0.000000</TD>
    <TD>signal_rate=False</TD>
</TR><TR ALIGN='LEFT'>    <TD>signals=0.002761</TD>
    <TD>simulation_file=None</TD>
    <TD>speedgrade=-1</TD>
    <TD>static_prob=False</TD>
</TR><TR ALIGN='LEFT'>    <TD>temp_grade=commercial</TD>
    <TD>thetajb=9.3 (C/W)</TD>
    <TD>thetasa=0.0 (C/W)</TD>
    <TD>toggle_rate=False</TD>
</TR><TR ALIGN='LEFT'>    <TD>user_board_temp=25.0 (C)</TD>
    <TD>user_effective_thetaja=11.5</TD>
    <TD>user_junc_temp=44.1 (C)</TD>
    <TD>user_thetajb=9.3 (C/W)</TD>
</TR><TR ALIGN='LEFT'>    <TD>user_thetasa=0.0 (C/W)</TD>
    <TD>vccadc_dynamic_current=0.000000</TD>
    <TD>vccadc_static_current=0.020000</TD>
    <TD>vccadc_total_current=0.020000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccadc_voltage=1.800000</TD>
    <TD>vccaux_dynamic_current=0.000354</TD>
    <TD>vccaux_io_dynamic_current=0.000000</TD>
    <TD>vccaux_io_static_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccaux_io_total_current=0.000000</TD>
    <TD>vccaux_io_voltage=1.800000</TD>
    <TD>vccaux_static_current=0.008069</TD>
    <TD>vccaux_total_current=0.008423</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccaux_voltage=1.800000</TD>
    <TD>vccbram_dynamic_current=0.000042</TD>
    <TD>vccbram_static_current=0.000677</TD>
    <TD>vccbram_total_current=0.000719</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccbram_voltage=1.000000</TD>
    <TD>vccint_dynamic_current=0.011876</TD>
    <TD>vccint_static_current=0.007187</TD>
    <TD>vccint_total_current=0.019063</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccint_voltage=1.000000</TD>
    <TD>vcco12_dynamic_current=0.000000</TD>
    <TD>vcco12_static_current=0.000000</TD>
    <TD>vcco12_total_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco12_voltage=1.200000</TD>
    <TD>vcco135_dynamic_current=0.000000</TD>
    <TD>vcco135_static_current=0.000000</TD>
    <TD>vcco135_total_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco135_voltage=1.350000</TD>
    <TD>vcco15_dynamic_current=0.000000</TD>
    <TD>vcco15_static_current=0.000000</TD>
    <TD>vcco15_total_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco15_voltage=1.500000</TD>
    <TD>vcco18_dynamic_current=0.000000</TD>
    <TD>vcco18_static_current=0.000000</TD>
    <TD>vcco18_total_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco18_voltage=1.800000</TD>
    <TD>vcco25_dynamic_current=0.000000</TD>
    <TD>vcco25_static_current=0.000000</TD>
    <TD>vcco25_total_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco25_voltage=2.500000</TD>
    <TD>vcco33_dynamic_current=0.002736</TD>
    <TD>vcco33_static_current=0.001000</TD>
    <TD>vcco33_total_current=0.003736</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco33_voltage=3.300000</TD>
    <TD>vcco_ddr_dynamic_current=0.455616</TD>
    <TD>vcco_ddr_static_current=0.002000</TD>
    <TD>vcco_ddr_total_current=0.457616</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco_ddr_voltage=1.500000</TD>
    <TD>vcco_mio0_dynamic_current=0.001750</TD>
    <TD>vcco_mio0_static_current=0.001000</TD>
    <TD>vcco_mio0_total_current=0.002750</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco_mio0_voltage=3.300000</TD>
    <TD>vcco_mio1_dynamic_current=0.000900</TD>
    <TD>vcco_mio1_static_current=0.001000</TD>
    <TD>vcco_mio1_total_current=0.001900</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco_mio1_voltage=1.800000</TD>
    <TD>vccpaux_dynamic_current=0.049966</TD>
    <TD>vccpaux_static_current=0.010330</TD>
    <TD>vccpaux_total_current=0.060296</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccpaux_voltage=1.800000</TD>
    <TD>vccpint_dynamic_current=0.702908</TD>
    <TD>vccpint_static_current=0.029704</TD>
    <TD>vccpint_total_current=0.732611</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccpint_voltage=1.000000</TD>
    <TD>vccpll_dynamic_current=0.013749</TD>
    <TD>vccpll_static_current=0.003000</TD>
    <TD>vccpll_total_current=0.016749</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccpll_voltage=1.800000</TD>
    <TD>version=2019.2.1</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_utilization</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>clocking</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufgctrl_available=32</TD>
    <TD>bufgctrl_fixed=0</TD>
    <TD>bufgctrl_used=2</TD>
    <TD>bufgctrl_util_percentage=6.25</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufhce_available=48</TD>
    <TD>bufhce_fixed=0</TD>
    <TD>bufhce_used=0</TD>
    <TD>bufhce_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufio_available=8</TD>
    <TD>bufio_fixed=0</TD>
    <TD>bufio_used=0</TD>
    <TD>bufio_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufmrce_available=4</TD>
    <TD>bufmrce_fixed=0</TD>
    <TD>bufmrce_used=0</TD>
    <TD>bufmrce_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufr_available=8</TD>
    <TD>bufr_fixed=0</TD>
    <TD>bufr_used=0</TD>
    <TD>bufr_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>mmcme2_adv_available=2</TD>
    <TD>mmcme2_adv_fixed=0</TD>
    <TD>mmcme2_adv_used=0</TD>
    <TD>mmcme2_adv_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>plle2_adv_available=2</TD>
    <TD>plle2_adv_fixed=0</TD>
    <TD>plle2_adv_used=0</TD>
    <TD>plle2_adv_util_percentage=0.00</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>dsp</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>dsp48e1_only_used=24</TD>
    <TD>dsps_available=80</TD>
    <TD>dsps_fixed=0</TD>
    <TD>dsps_used=24</TD>
</TR><TR ALIGN='LEFT'>    <TD>dsps_util_percentage=30.00</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>io_standard</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>blvds_25=0</TD>
    <TD>diff_hstl_i=0</TD>
    <TD>diff_hstl_i_18=0</TD>
    <TD>diff_hstl_ii=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_hstl_ii_18=0</TD>
    <TD>diff_hsul_12=0</TD>
    <TD>diff_mobile_ddr=0</TD>
    <TD>diff_sstl135=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl135_r=0</TD>
    <TD>diff_sstl15=1</TD>
    <TD>diff_sstl15_r=0</TD>
    <TD>diff_sstl18_i=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl18_ii=0</TD>
    <TD>hstl_i=0</TD>
    <TD>hstl_i_18=1</TD>
    <TD>hstl_ii=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>hstl_ii_18=0</TD>
    <TD>hsul_12=0</TD>
    <TD>lvcmos12=0</TD>
    <TD>lvcmos15=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lvcmos18=1</TD>
    <TD>lvcmos25=0</TD>
    <TD>lvcmos33=1</TD>
    <TD>lvds_25=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lvttl=0</TD>
    <TD>mini_lvds_25=0</TD>
    <TD>mobile_ddr=0</TD>
    <TD>pci33_3=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>ppds_25=0</TD>
    <TD>rsds_25=0</TD>
    <TD>sstl135=0</TD>
    <TD>sstl135_r=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>sstl15=1</TD>
    <TD>sstl15_r=0</TD>
    <TD>sstl18_i=0</TD>
    <TD>sstl18_ii=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>tmds_33=0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>memory</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>block_ram_tile_available=60</TD>
    <TD>block_ram_tile_fixed=0</TD>
    <TD>block_ram_tile_used=4</TD>
    <TD>block_ram_tile_util_percentage=6.67</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb18_available=120</TD>
    <TD>ramb18_fixed=0</TD>
    <TD>ramb18_used=8</TD>
    <TD>ramb18_util_percentage=6.67</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb18e1_only_used=8</TD>
    <TD>ramb36_fifo_available=60</TD>
    <TD>ramb36_fifo_fixed=0</TD>
    <TD>ramb36_fifo_used=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb36_fifo_util_percentage=0.00</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>primitives</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bibuf_functional_category=IO</TD>
    <TD>bibuf_used=130</TD>
    <TD>bufg_functional_category=Clock</TD>
    <TD>bufg_used=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>carry4_functional_category=CarryLogic</TD>
    <TD>carry4_used=192</TD>
    <TD>dsp48e1_functional_category=Block Arithmetic</TD>
    <TD>dsp48e1_used=24</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdce_functional_category=Flop &amp; Latch</TD>
    <TD>fdce_used=124</TD>
    <TD>fdre_functional_category=Flop &amp; Latch</TD>
    <TD>fdre_used=2227</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdse_functional_category=Flop &amp; Latch</TD>
    <TD>fdse_used=28</TD>
    <TD>ibuf_functional_category=IO</TD>
    <TD>ibuf_used=6</TD>
</TR><TR ALIGN='LEFT'>    <TD>ldce_functional_category=Flop &amp; Latch</TD>
    <TD>ldce_used=2</TD>
    <TD>lut1_functional_category=LUT</TD>
    <TD>lut1_used=33</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut2_functional_category=LUT</TD>
    <TD>lut2_used=1058</TD>
    <TD>lut3_functional_category=LUT</TD>
    <TD>lut3_used=306</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut4_functional_category=LUT</TD>
    <TD>lut4_used=366</TD>
    <TD>lut5_functional_category=LUT</TD>
    <TD>lut5_used=212</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut6_functional_category=LUT</TD>
    <TD>lut6_used=412</TD>
    <TD>obuf_functional_category=IO</TD>
    <TD>obuf_used=15</TD>
</TR><TR ALIGN='LEFT'>    <TD>ps7_functional_category=Specialized Resource</TD>
    <TD>ps7_used=1</TD>
    <TD>ramb18e1_functional_category=Block Memory</TD>
    <TD>ramb18e1_used=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>srl16e_functional_category=Distributed Memory</TD>
    <TD>srl16e_used=19</TD>
    <TD>srlc32e_functional_category=Distributed Memory</TD>
    <TD>srlc32e_used=47</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>slice_logic</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>f7_muxes_available=8800</TD>
    <TD>f7_muxes_fixed=0</TD>
    <TD>f7_muxes_used=0</TD>
    <TD>f7_muxes_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>f8_muxes_available=4400</TD>
    <TD>f8_muxes_fixed=0</TD>
    <TD>f8_muxes_used=0</TD>
    <TD>f8_muxes_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_distributed_ram_fixed=0</TD>
    <TD>lut_as_distributed_ram_used=0</TD>
    <TD>lut_as_logic_available=17600</TD>
    <TD>lut_as_logic_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_logic_used=1856</TD>
    <TD>lut_as_logic_util_percentage=10.55</TD>
    <TD>lut_as_memory_available=6000</TD>
    <TD>lut_as_memory_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_memory_used=62</TD>
    <TD>lut_as_memory_util_percentage=1.03</TD>
    <TD>lut_as_shift_register_fixed=0</TD>
    <TD>lut_as_shift_register_used=62</TD>
</TR><TR ALIGN='LEFT'>    <TD>register_as_flip_flop_available=35200</TD>
    <TD>register_as_flip_flop_fixed=0</TD>
    <TD>register_as_flip_flop_used=2379</TD>
    <TD>register_as_flip_flop_util_percentage=6.76</TD>
</TR><TR ALIGN='LEFT'>    <TD>register_as_latch_available=35200</TD>
    <TD>register_as_latch_fixed=0</TD>
    <TD>register_as_latch_used=2</TD>
    <TD>register_as_latch_util_percentage=&lt;0.01</TD>
</TR><TR ALIGN='LEFT'>    <TD>slice_luts_available=17600</TD>
    <TD>slice_luts_fixed=0</TD>
    <TD>slice_luts_used=1918</TD>
    <TD>slice_luts_util_percentage=10.90</TD>
</TR><TR ALIGN='LEFT'>    <TD>slice_registers_available=35200</TD>
    <TD>slice_registers_fixed=0</TD>
    <TD>slice_registers_used=2381</TD>
    <TD>slice_registers_util_percentage=6.76</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_distributed_ram_fixed=0</TD>
    <TD>lut_as_distributed_ram_used=0</TD>
    <TD>lut_as_logic_available=17600</TD>
    <TD>lut_as_logic_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_logic_used=1856</TD>
    <TD>lut_as_logic_util_percentage=10.55</TD>
    <TD>lut_as_memory_available=6000</TD>
    <TD>lut_as_memory_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_memory_used=62</TD>
    <TD>lut_as_memory_util_percentage=1.03</TD>
    <TD>lut_as_shift_register_fixed=0</TD>
    <TD>lut_as_shift_register_used=62</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_in_front_of_the_register_is_unused_fixed=62</TD>
    <TD>lut_in_front_of_the_register_is_unused_used=1000</TD>
    <TD>lut_in_front_of_the_register_is_used_fixed=1000</TD>
    <TD>lut_in_front_of_the_register_is_used_used=317</TD>
</TR><TR ALIGN='LEFT'>    <TD>register_driven_from_outside_the_slice_fixed=317</TD>
    <TD>register_driven_from_outside_the_slice_used=1317</TD>
    <TD>register_driven_from_within_the_slice_fixed=1317</TD>
    <TD>register_driven_from_within_the_slice_used=1064</TD>
</TR><TR ALIGN='LEFT'>    <TD>slice_available=4400</TD>
    <TD>slice_fixed=0</TD>
    <TD>slice_registers_available=35200</TD>
    <TD>slice_registers_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>slice_registers_used=2381</TD>
    <TD>slice_registers_util_percentage=6.76</TD>
    <TD>slice_used=857</TD>
    <TD>slice_util_percentage=19.48</TD>
</TR><TR ALIGN='LEFT'>    <TD>slicel_fixed=0</TD>
    <TD>slicel_used=548</TD>
    <TD>slicem_fixed=0</TD>
    <TD>slicem_used=309</TD>
</TR><TR ALIGN='LEFT'>    <TD>unique_control_sets_available=4400</TD>
    <TD>unique_control_sets_fixed=4400</TD>
    <TD>unique_control_sets_used=165</TD>
    <TD>unique_control_sets_util_percentage=3.75</TD>
</TR><TR ALIGN='LEFT'>    <TD>using_o5_and_o6_fixed=3.75</TD>
    <TD>using_o5_and_o6_used=4</TD>
    <TD>using_o5_output_only_fixed=4</TD>
    <TD>using_o5_output_only_used=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>using_o6_output_only_fixed=0</TD>
    <TD>using_o6_output_only_used=58</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>specific_feature</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bscane2_available=4</TD>
    <TD>bscane2_fixed=0</TD>
    <TD>bscane2_used=0</TD>
    <TD>bscane2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>capturee2_available=1</TD>
    <TD>capturee2_fixed=0</TD>
    <TD>capturee2_used=0</TD>
    <TD>capturee2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>dna_port_available=1</TD>
    <TD>dna_port_fixed=0</TD>
    <TD>dna_port_used=0</TD>
    <TD>dna_port_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>efuse_usr_available=1</TD>
    <TD>efuse_usr_fixed=0</TD>
    <TD>efuse_usr_used=0</TD>
    <TD>efuse_usr_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>frame_ecce2_available=1</TD>
    <TD>frame_ecce2_fixed=0</TD>
    <TD>frame_ecce2_used=0</TD>
    <TD>frame_ecce2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>icape2_available=2</TD>
    <TD>icape2_fixed=0</TD>
    <TD>icape2_used=0</TD>
    <TD>icape2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>startupe2_available=1</TD>
    <TD>startupe2_fixed=0</TD>
    <TD>startupe2_used=0</TD>
    <TD>startupe2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>xadc_available=1</TD>
    <TD>xadc_fixed=0</TD>
    <TD>xadc_used=0</TD>
    <TD>xadc_util_percentage=0.00</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>synthesis</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-assert=default::[not_specified]</TD>
    <TD>-bufg=default::12</TD>
    <TD>-cascade_dsp=default::auto</TD>
    <TD>-constrset=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-control_set_opt_threshold=default::auto</TD>
    <TD>-directive=default::default</TD>
    <TD>-fanout_limit=default::10000</TD>
    <TD>-flatten_hierarchy=default::rebuilt</TD>
</TR><TR ALIGN='LEFT'>    <TD>-fsm_extraction=default::auto</TD>
    <TD>-gated_clock_conversion=default::off</TD>
    <TD>-generic=default::[not_specified]</TD>
    <TD>-include_dirs=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-keep_equivalent_registers=default::[not_specified]</TD>
    <TD>-max_bram=default::-1</TD>
    <TD>-max_bram_cascade_height=default::-1</TD>
    <TD>-max_dsp=default::-1</TD>
</TR><TR ALIGN='LEFT'>    <TD>-max_uram=default::-1</TD>
    <TD>-max_uram_cascade_height=default::-1</TD>
    <TD>-mode=default::default</TD>
    <TD>-name=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-no_lc=default::[not_specified]</TD>
    <TD>-no_srlextract=default::[not_specified]</TD>
    <TD>-no_timing_driven=default::[not_specified]</TD>
    <TD>-part=xc7z010clg400-1</TD>
</TR><TR ALIGN='LEFT'>    <TD>-resource_sharing=default::auto</TD>
    <TD>-retiming=default::[not_specified]</TD>
    <TD>-rtl=default::[not_specified]</TD>
    <TD>-rtl_skip_constraints=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-rtl_skip_ip=default::[not_specified]</TD>
    <TD>-seu_protect=default::none</TD>
    <TD>-sfcu=default::[not_specified]</TD>
    <TD>-shreg_min_size=default::3</TD>
</TR><TR ALIGN='LEFT'>    <TD>-top=design_1_wrapper</TD>
    <TD>-verilog_define=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>elapsed=00:01:23s</TD>
    <TD>hls_ip=0</TD>
    <TD>memory_gain=844.398MB</TD>
    <TD>memory_peak=2385.895MB</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>xsim</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-sim_mode=default::behavioral</TD>
    <TD>-sim_type=default::</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
</BODY>
</HTML>
