$date
	Sun Dec 28 19:58:29 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module clkdivideby2_tb $end
$var wire 1 ! clk_out $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var reg 1 ! clk_out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1#
0"
0!
$end
#5
1"
#10
0"
0#
#15
1!
1"
#20
0"
#25
0!
1"
#30
0"
#35
1!
1"
#40
0"
#45
0!
1"
#50
0"
#55
1!
1"
#60
0"
#65
0!
1"
#70
0"
#75
1!
1"
#80
0"
#85
0!
1"
#90
0"
#95
1!
1"
#100
0"
#105
0!
1"
#110
0"
