Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Jul 17 02:55:53 2019
| Host         : DESKTOP-0PTRBG6 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file m3_for_arty_a7_wrapper_control_sets_placed.rpt
| Design       : m3_for_arty_a7_wrapper
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |  1626 |
| Unused register locations in slices containing registers |  4004 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |           95 |
|      4 |           55 |
|      6 |           39 |
|      8 |          172 |
|     10 |          101 |
|     12 |          110 |
|     14 |           37 |
|    16+ |         1017 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           13552 |         1770 |
| No           | No                    | Yes                    |            1876 |          467 |
| No           | Yes                   | No                     |            8866 |         1459 |
| Yes          | No                    | No                     |           18188 |         2720 |
| Yes          | No                    | Yes                    |            7818 |         1440 |
| Yes          | Yes                   | No                     |           13648 |         1990 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                              Clock Signal                                             |                                                                                                                                                       Enable Signal                                                                                                                                                      |                                                                                                                                 Set/Reset Signal                                                                                                                                 | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/region_attrs_tex_reg[0]_2[0]                                                                                                                                                                               | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/base_addr_reg[30]                                                                                                                                                                    |                1 |              2 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/region_attrs_tex_reg[0]_4[0]                                                                                                                                                                               | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/base_addr_reg[30]                                                                                                                                                                    |                1 |              2 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/region_attrs_tex_reg[0]_3[0]                                                                                                                                                                               | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/base_addr_reg[30]                                                                                                                                                                    |                1 |              2 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/region_attrs_tex_reg[0]_1[0]                                                                                                                                                                               | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/vto_tbloff_reg[12]_0                                                                                                                                                                 |                1 |              2 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/region_attrs_tex_reg[0]_0[0]                                                                                                                                                                               | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/vto_tbloff_reg[12]_0                                                                                                                                                                 |                1 |              2 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              2 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                                                             | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[2]_i_1_n_0                                                           |                1 |              2 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                                                                                                               | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                                      |                1 |              2 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                                                           | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                              |                1 |              2 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                                | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep_n_0                                                                                                                                  |                1 |              2 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/E[1]                                                                                                                                                                                                                    | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_sysresetreq_i_3_n_0                                                                                                                                                             |                1 |              2 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                                | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                  |                1 |              2 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bhandshake                                                                                                                                                                                      | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                  |                1 |              2 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              2 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/trans_buf_out_r_reg[2][0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                1 |              2 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/trans_buf_out_r1_reg[6][0]                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                1 |              2 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                1 |              2 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/vto_tbloff_reg[24][1]                                                                                                                                                                                                   | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/irq_en_reg_reg[2]_0                                                                                                                                                                  |                1 |              2 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                                                                            | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                                      |                1 |              2 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_sync_habort/data_valid_reg_0[0]                                                                                                                                                                                      | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/slv_req_trans_reg_reg_0                                                                                                                                                  |                1 |              2 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/vto_tbloff_reg[24][2]                                                                                                                                                                                                   | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/slp_sleep_type_reg[0]_0                                                                                                                                                              |                1 |              2 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/ccr_unalign_trp_reg                                                                                                                                                                                                     | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/vto_tbloff_reg[12]_0                                                                                                                                                                 |                1 |              2 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/data_valid_reg[0]                                                                                                                                                                                                            | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/irq_en_reg_reg[5]_0                                                                                                                                                                  |                1 |              2 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/E[3]                                                                                                                                                                                                                    | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/irq_en_reg_reg[2]_0                                                                                                                                                                  |                1 |              2 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_ppb_decoder/access_we                                                                                                                                                                                                                            | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/slv_req_trans_reg_reg_0                                                                                                                                                  |                1 |              2 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/E[3]                                                                                                                                                                                                                    | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/slp_sleep_type_reg[0]_0                                                                                                                                                              |                1 |              2 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/E[3]                                                                                                                                                                                                                    | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_sysresetreq_i_3_n_0                                                                                                                                                             |                1 |              2 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we                                                                                                                                                                                            | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/vto_tbloff_reg[12]_0                                                                                                                                                                 |                1 |              2 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/E[2]                                                                                                                                                                                                                    | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_sysresetreq_i_3_n_0                                                                                                                                                             |                1 |              2 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/flags_ex_reg[4][0]                                                                                                                                                                                                          | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/flags_ex_reg[4]                                                                                                                                                                      |                1 |              2 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/flags_ex_reg[4][0]                                                                                                                                                                                                          | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/flags_ex_reg[0]_0                                                                                                                                                                    |                1 |              2 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                           | m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/Serial_Dout_24_out                                                                                                                                                | m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                 |                1 |              2 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                           | m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/Serial_Dout_018_out                                                                                                                                               | m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                 |                1 |              2 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                           | m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/Serial_Dout_30_out                                                                                                                                                | m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                 |                1 |              2 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/binary_image_swell_0/inst/U_LINE3X3/HDL1.buffer_inst[0].line_inst/fifo_linebuffer/waddr_reg[0]_1[0]                                                                                                                                                                                     | m3_for_arty_a7_i/ov5640/LPR_PROJ/binary_image_swell_0/inst/U_LINE3X3/HDL1.buffer_inst[1].line_inst/fifo_linebuffer/raddr_reg[0]_0                                                                                                                                                |                1 |              2 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/region_attrs_xn_reg_1[0]                                                                                                                                                                                   | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/base_addr_reg[30]                                                                                                                                                                    |                1 |              2 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/alu_de_2_ex_en                                                                                                                                                                                       | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_wr_isr_reg_0                                                                                                                                                                     |                1 |              2 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/vto_tbloff_reg[24][1]                                                                                                                                                                                                   | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/vto_tbloff_reg[12]_0                                                                                                                                                                 |                1 |              2 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/E[0]                                                                                                                                                                                                                                       | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/ppb_rd_reg_0                                                                                                                                                                    |                1 |              2 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                           | m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/Serial_Dout_113_out                                                           | m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                 |                1 |              2 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_nodes/s02_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                           |                1 |              2 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/alu_de_2_ex_en                                                                                                                                                                                       | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/flags_ex_reg[0]_0                                                                                                                                                                    |                1 |              2 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                                     | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                  |                1 |              2 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_nodes/s02_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                           |                1 |              2 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              2 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_emit/ts_capture                                                                                                                                                                                                                        | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_if/haddr_reg[11]_0                                                                                                                                                                             |                1 |              2 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_de_2_ex_en                                                                                                                                                                                                              | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/rf_rd_b_data_ex_reg[3]                                                                                                                                                               |                1 |              2 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_emit/ts_packet_state_we                                                                                                                                                                                                                | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_if/haddr_reg[11]_0                                                                                                                                                                             |                1 |              2 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              2 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_output_stage_ppb/airc_we                                                                                                                                                                                                    | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_sysresetreq_i_3_n_0                                                                                                                                                             |                1 |              2 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_output_stage_ppb/p_39_in                                                                                                                                                                                                    | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_fifo/u_itm_fifo_byte_3/read_pointer_reg[0]_0                                                                                                                                                   |                1 |              2 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/region_attrs_xn_reg_5[0]                                                                                                                                                                                   | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/base_addr_reg[30]                                                                                                                                                                    |                1 |              2 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_de_2_ex_en                                                                                                                                                                                                              | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/it_reg_ex_reg[7]                                                                                                                                                                     |                1 |              2 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/idelay_tap_cnt_r_reg[0][1][4]                                                                                                                                       | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                 |                1 |              2 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/alu_rf_de_2_ex_en                                                                                                                                                                                            | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_wr_isr_reg_0                                                                                                                                                                     |                1 |              2 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_cond_code_ex_reg[0]                                                                                                                                                                            | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/flags_ex_reg[0]_0                                                                                                                                                                    |                1 |              2 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/opt_dwt_function3[3]_i_1_n_0                                                                                                                                                                                                    | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/slv_req_trans_reg_reg_0                                                                                                                                                  |                1 |              2 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2                                    |                1 |              2 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/vto_tbloff_reg[24][0]                                                                                                                                                                                                   | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/irq_en_reg_reg[2]_0                                                                                                                                                                  |                1 |              2 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/opt_dwt_function2[3]_i_1_n_0                                                                                                                                                                                                    | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_emit/FSM_onehot_emit_state_reg[0]_0                                                                                                                                                            |                1 |              2 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/opt_dwt_function1[3]_i_1_n_0                                                                                                                                                                                                    | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/slv_req_trans_reg_reg_0                                                                                                                                                  |                1 |              2 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2          |                1 |              2 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/region_attrs_xn_reg_6[0]                                                                                                                                                                                   | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/region_attrs_xn_reg                                                                                                                                                                  |                1 |              2 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                          |                1 |              2 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              2 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                          |                1 |              2 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/dwt_function0[3]_i_1_n_0                                                                                                                                                                                                        | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/slv_req_trans_reg_reg_0                                                                                                                                                  |                1 |              2 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_nodes/s02_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                           |                1 |              2 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/dwt_ctrl[22]_i_1_n_0                                                                                                                                                                                                            | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_atb_fifo1/fifo_data1_reg[5]_0                                                                                                                                                                      |                1 |              2 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/region_attrs_xn_reg[0]                                                                                                                                                                                     | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/base_addr_reg[30]                                                                                                                                                                    |                1 |              2 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/dwt_ctrl[22]_i_1_n_0                                                                                                                                                                                                            | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/ppb_rd_reg_0                                                                                                                                                                    |                1 |              2 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              2 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/dwt_ctrl[22]_i_1_n_0                                                                                                                                                                                                            | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_fifo/u_itm_fifo_byte_3/read_pointer_reg[0]_0                                                                                                                                                   |                1 |              2 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              2 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/dwt_ctrl[22]_i_1_n_0                                                                                                                                                                                                            | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/slv_req_trans_reg_reg_0                                                                                                                                                  |                1 |              2 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/region_attrs_xn_reg_2[0]                                                                                                                                                                                   | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/base_addr_reg[30]                                                                                                                                                                    |                1 |              2 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                1 |              2 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/region_attrs_xn_reg_2[0]                                                                                                                                                                                   | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/slp_sleep_type_reg[0]_0                                                                                                                                                              |                1 |              2 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              2 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/E[0]                                                                                                                                                                                                                        | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/flags_ex_reg[0]_0                                                                                                                                                                    |                1 |              2 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/addr_adder_in2_ex_reg[31]_2[0]                                                                                                                                                                               | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/flags_ex_reg[0]_0                                                                                                                                                                    |                1 |              2 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/R                                                                                                                                 |                1 |              2 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/region_attrs_xn_reg_0[0]                                                                                                                                                                                   | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/base_addr_reg[30]                                                                                                                                                                    |                1 |              2 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              2 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              2 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/alu_rf_de_2_ex_en                                                                                                                                                                                            | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/flags_ex_reg[0]_0                                                                                                                                                                    |                1 |              2 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/E[1]                                                                                                                                                                                                                    | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/irq_en_reg_reg[2]_0                                                                                                                                                                  |                1 |              2 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/region_attrs_xn_reg_3[0]                                                                                                                                                                                   | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/base_addr_reg[30]                                                                                                                                                                    |                1 |              2 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/E[1]                                                                                                                                                                                                                    | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/irq_en_reg_reg[5]_0                                                                                                                                                                  |                1 |              2 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              2 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              2 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/region_attrs_xn_reg_4[0]                                                                                                                                                                                   | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/region_attrs_xn_reg                                                                                                                                                                  |                1 |              2 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_if/ahb_we                                                                                                                                                                                                                              | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_emit/FSM_onehot_emit_state_reg[0]_0                                                                                                                                                            |                1 |              2 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/region_attrs_tex_reg[0]_5[0]                                                                                                                                                                               | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/base_addr_reg[30]                                                                                                                                                                    |                1 |              2 |
|  DAPLink_tri_o_IBUF_BUFG[15]                                                                          |                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                1 |              2 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/base_addr_reg[16][0]                                                                                                                                                                                       | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/region_attrs_xn_reg                                                                                                                                                                  |                2 |              4 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/base_addr_reg[16][0]                                                                                                                                                                                       | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/region_srd_reg[4]                                                                                                                                                                    |                1 |              4 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/base_addr_reg[24]_4[0]                                                                                                                                                                                     | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/region_attrs_xn_reg                                                                                                                                                                  |                1 |              4 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/base_addr_reg[16]_3[0]                                                                                                                                                                                     | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/region_attrs_xn_reg                                                                                                                                                                  |                1 |              4 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/base_addr_reg[16]_3[0]                                                                                                                                                                                     | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/region_srd_reg[4]                                                                                                                                                                    |                2 |              4 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/base_addr_reg[24]_3[0]                                                                                                                                                                                     | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/vto_tbloff_reg[12]_0                                                                                                                                                                 |                2 |              4 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/base_addr_reg[24]_3[0]                                                                                                                                                                                     | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/region_attrs_xn_reg                                                                                                                                                                  |                1 |              4 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                                                            |                                                                                                                                                                                                                                                                                  |                1 |              4 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/region_srd_reg[0]_3[0]                                                                                                                                                                                     | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/region_srd_reg[4]                                                                                                                                                                    |                2 |              4 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                |                                                                                                                                                                                                                                                                                  |                1 |              4 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/base_addr_reg[24]_2[0]                                                                                                                                                                                     | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/region_attrs_xn_reg                                                                                                                                                                  |                2 |              4 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/base_addr_reg[24]_1[0]                                                                                                                                                                                     | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/base_addr_reg[30]                                                                                                                                                                    |                1 |              4 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/base_addr_reg[24]_1[0]                                                                                                                                                                                     | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/region_attrs_xn_reg                                                                                                                                                                  |                1 |              4 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/base_addr_en[2]                                                                                                                                                                                            | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/base_addr_reg[30]                                                                                                                                                                    |                1 |              4 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/base_addr_reg[8]_5[0]                                                                                                                                                                                      | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/region_srd_reg[4]                                                                                                                                                                    |                1 |              4 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/base_addr_reg[24]_7[0]                                                                                                                                                                                     | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/base_addr_reg[30]                                                                                                                                                                    |                1 |              4 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/base_addr_reg[16]_0[0]                                                                                                                                                                                     | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/region_attrs_xn_reg                                                                                                                                                                  |                2 |              4 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/base_addr_reg[16]_0[0]                                                                                                                                                                                     | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/region_srd_reg[4]                                                                                                                                                                    |                1 |              4 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_csw_reg_size_reg[1][0]                                                                                                                                                                                                                 | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_fifo/u_itm_fifo_byte_3/read_pointer_reg[0]_0                                                                                                                                                   |                2 |              4 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/region_attrs_xn_reg_2[0]                                                                                                                                                                                   | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/region_srd_reg[4]                                                                                                                                                                    |                1 |              4 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/car_id_0/inst/o_de                                                                                                                                                                                                                                                                      | m3_for_arty_a7_i/ov5640/LPR_PROJ/binary_image_swell_0/inst/U_LINE3X3/HDL1.buffer_inst[1].line_inst/fifo_linebuffer/raddr_reg[0]_0                                                                                                                                                |                1 |              4 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/base_addr_reg[16]_2[0]                                                                                                                                                                                     | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/region_attrs_xn_reg                                                                                                                                                                  |                1 |              4 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/E[1]                                                                                                                                                                                                                    | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/vto_tbloff_reg[12]_0                                                                                                                                                                 |                1 |              4 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/base_addr_reg[16]_1[0]                                                                                                                                                                                     | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/region_attrs_xn_reg                                                                                                                                                                  |                2 |              4 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/base_addr_reg[16]_4[0]                                                                                                                                                                                     | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/region_attrs_xn_reg                                                                                                                                                                  |                1 |              4 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/base_addr_reg[16]_4[0]                                                                                                                                                                                     | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/region_srd_reg[4]                                                                                                                                                                    |                2 |              4 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_apb_if/format_frame_data_reg[0][0]                                                                                                                                                                                                         | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_tpiu_formatter/format_frame_data_reg[0]_0                                                                                                                                                                   |                1 |              4 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[0]                                                                                                                                                                      | m3_for_arty_a7_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                        |                1 |              4 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_atb_fifo1/fifo_data_we_3                                                                                                                                                                                                                   | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_atb_fifo1/fifo_data1_reg[5]_0                                                                                                                                                                      |                1 |              4 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/region_srd_reg[0]_4[0]                                                                                                                                                                                     | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/region_srd_reg[4]                                                                                                                                                                    |                2 |              4 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/fe_address_reg[31][0]                                                                                                                                                                                    | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/fe_address_reg[30]                                                                                                                                                                   |                2 |              4 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/vto_tbloff_reg[24][0]                                                                                                                                                                                                   | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/irq_en_reg_reg[5]_0                                                                                                                                                                  |                1 |              4 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/idelay_tap_cnt_r_reg[0][1][4]                                                                                                                                       | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                  |                1 |              4 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/idelay_tap_cnt_r_reg[0][1][4]                                                                                                                                       | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                  |                1 |              4 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit_nosync_reg                                                                                                                                                                           |                1 |              4 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_ppb_ahb_to_apb/claim_tag_reg[0][0]                                                                                                                                                                                                               | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_fifo/u_itm_fifo_byte_3/read_pointer_reg[0]_0                                                                                                                                                   |                2 |              4 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/s_axis_fifo_ainit_nosync_reg                                                                                                                                                                           |                1 |              4 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/region_srd_reg[0]_5[0]                                                                                                                                                                                     | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/region_srd_reg[4]                                                                                                                                                                    |                2 |              4 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O[1]_i_1_n_0                                                                                                                        |                1 |              4 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3                                           |                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                2 |              4 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                |                                                                                                                                                                                                                                                                                  |                1 |              4 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[0]                                                                                                                                                                      | m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                        |                1 |              4 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_we                                                                                                                                                                                                     | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/flags_ex_reg[0]_0                                                                                                                                                                    |                1 |              4 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_if/ahb_we                                                                                                                                                                                                                              | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/ppb_rd_reg_0                                                                                                                                                                    |                2 |              4 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_sync_htrans/req_trans_pulse                                                                                                                                                                                          | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_fifo/u_itm_fifo_byte_3/read_pointer_reg[0]_0                                                                                                                                                   |                1 |              4 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/region_srd_reg[0]_2[0]                                                                                                                                                                                     | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/region_srd_reg[4]                                                                                                                                                                    |                2 |              4 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/E[2]                                                                                                                                                                                                                    | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/slp_sleep_type_reg[0]_0                                                                                                                                                              |                2 |              4 |
|  DAPLink_tri_o_IBUF_BUFG[15]                                                                          |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/mb_reset                                                                                                                                                                                                               |                1 |              4 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/vto_tbloff_reg[24][2]                                                                                                                                                                                                   | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/irq_en_reg_reg[2]_0                                                                                                                                                                  |                2 |              4 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[0]                                                                                                                                                         | m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                           |                1 |              4 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[2].srl_nx1/shift                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                1 |              4 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/region_srd_reg[0]_1[0]                                                                                                                                                                                     | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/region_srd_reg[4]                                                                                                                                                                    |                2 |              4 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_ppb_ahb_to_apb/claim_tag_reg[0][0]                                                                                                                                                                                                               | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_atb_fifo1/fifo_data1_reg[5]_0                                                                                                                                                                      |                2 |              4 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/region_srd_reg[0]_0[0]                                                                                                                                                                                     | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/region_srd_reg[4]                                                                                                                                                                    |                2 |              4 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                1 |              4 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/base_addr_reg[24]_2[0]                                                                                                                                                                                     | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/base_addr_reg[30]                                                                                                                                                                    |                1 |              6 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/base_addr_reg[24]_2[0]                                                                                                                                                                                     | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/vto_tbloff_reg[12]_0                                                                                                                                                                 |                3 |              6 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/base_addr_en[0]                                                                                                                                                                                            | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/region_srd_reg[4]                                                                                                                                                                    |                2 |              6 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                          |                1 |              6 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/locked                                                                                                                                                                                                                                                                 | m3_for_arty_a7_i/ov5640/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                                                   |                1 |              6 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                    |                1 |              6 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mul_input_sel_we                                                                                                                                                                                             | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_wr_isr_reg_0                                                                                                                                                                     |                2 |              6 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mul_input_sel_we                                                                                                                                                                                             | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/flags_ex_reg[0]_0                                                                                                                                                                    |                3 |              6 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_emit/emit_state_we                                                                                                                                                                                                                     | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_emit/FSM_onehot_emit_state_reg[0]_0                                                                                                                                                            |                1 |              6 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                            |                1 |              6 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/alu_rf_de_2_ex_en                                                                                                                                                                                            | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/flags_ex_reg[4]                                                                                                                                                                      |                1 |              6 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_lite_sm_cs[5]_i_1_n_0                                                                                                                                                                                                  | m3_for_arty_a7_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/SS[0]                                                                                                                                                                                     |                1 |              6 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/E[0]                                                                                                                                                                                                                    | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_sysresetreq_i_3_n_0                                                                                                                                                             |                1 |              6 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_sync_htrans/req_trans_pulse                                                                                                                                                                                          | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/slv_req_trans_reg_reg_0                                                                                                                                                  |                2 |              6 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/E[1]                                                                                                                                                                                                                    | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/slp_sleep_type_reg[0]_0                                                                                                                                                              |                2 |              6 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                                         | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                  |                1 |              6 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/flags_ex_reg[4][0]                                                                                                                                                                                                          | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/it_reg_ex_reg[7]                                                                                                                                                                     |                2 |              6 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_cond_code_ex_reg[0]                                                                                                                                                                            | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/flags_ex_reg[4]                                                                                                                                                                      |                3 |              6 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                   |                2 |              6 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                  |                3 |              6 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/ccr_unalign_trp_reg                                                                                                                                                                                                     | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/slp_sleep_type_reg[0]_0                                                                                                                                                              |                2 |              6 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_output_stage_ppb/p_39_in                                                                                                                                                                                                    | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/ppb_rd_reg_0                                                                                                                                                                    |                2 |              6 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/region_attrs_xn_reg_0[0]                                                                                                                                                                                   | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/region_srd_reg[4]                                                                                                                                                                    |                1 |              6 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_output_stage_ppb/airc_we                                                                                                                                                                                                    | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/slp_sleep_type_reg[0]_0                                                                                                                                                              |                1 |              6 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/region_attrs_xn_reg_3[0]                                                                                                                                                                                   | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/region_srd_reg[4]                                                                                                                                                                    |                1 |              6 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                   |                2 |              6 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/region_attrs_xn_reg[0]                                                                                                                                                                                     | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/region_srd_reg[4]                                                                                                                                                                    |                1 |              6 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                  |                2 |              6 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/fe_address_reg[30]                                                                                                                                                                   |                2 |              6 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/addrbuf_write_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                2 |              6 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/region_attrs_xn_reg_4[0]                                                                                                                                                                                   | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/slp_sleep_type_reg[0]_0                                                                                                                                                              |                1 |              6 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/region_attrs_xn_reg_5[0]                                                                                                                                                                                   | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/slp_sleep_type_reg[0]_0                                                                                                                                                              |                1 |              6 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/alu_de_2_ex_en                                                                                                                                                                                       | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/it_reg_ex_reg[7]                                                                                                                                                                     |                3 |              6 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/region_attrs_xn_reg_1[0]                                                                                                                                                                                   | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/region_srd_reg[4]                                                                                                                                                                    |                1 |              6 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/region_attrs_xn_reg_6[0]                                                                                                                                                                                   | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/slp_sleep_type_reg[0]_0                                                                                                                                                              |                1 |              6 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/region_srd_reg[0]_6[0]                                                                                                                                                                                     | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/region_attrs_xn_reg                                                                                                                                                                  |                1 |              6 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_output_stage_ppb/fsr_min_reg[0][0]                                                                                                                                                                                          | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/slp_sleep_type_reg[0]_0                                                                                                                                                              |                2 |              6 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                   |                3 |              6 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/region_srd_reg[0][0]                                                                                                                                                                                       | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/region_attrs_xn_reg                                                                                                                                                                  |                2 |              6 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_3/digital_recognition_2/inst/x3[3]_i_1_n_0                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_3/digital_recognition_2/inst/fifo_y_inst/waddr_reg[10]_0                                                                                                                                                                    |                1 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                1 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                1 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/lcd_spi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                    | m3_for_arty_a7_i/lcd_spi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                               |                1 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/lcd_spi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                                  | m3_for_arty_a7_i/lcd_spi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                               |                1 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/dwt_mask0[3]_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                2 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/opt_dwt_mask3[3]_i_1_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                1 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/opt_dwt_mask2[3]_i_1_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                1 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/opt_dwt_function1[3]_i_1_n_0                                                                                                                                                                                                    | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_emit/FSM_onehot_emit_state_reg[0]_0                                                                                                                                                            |                1 |              8 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                       | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                                   |                2 |              8 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                           | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                                   |                1 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                           | m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/cmd_addr_cntr                                                                                                                                                                                              | m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/QUAD_MODE_CONTROL_GEN.SP_MEM_QUAD_MD_GEN.CMD_ADDR_NM_24_BIT_GEN.cmd_addr_cntr_reg[3][0]                                                     |                2 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/opt_dwt_function2[3]_i_1_n_0                                                                                                                                                                                                    | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/slv_req_trans_reg_reg_0                                                                                                                                                  |                1 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/opt_dwt_mask1[3]_i_1_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                2 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/opt_dwt_function3[3]_i_1_n_0                                                                                                                                                                                                    | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_emit/FSM_onehot_emit_state_reg[0]_0                                                                                                                                                            |                1 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_emit/ts_packet_state_we                                                                                                                                                                                                                | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_emit/FSM_onehot_emit_state_reg[0]_0                                                                                                                                                            |                2 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Rdbuff_cdc_check_reg[31][0]                                                                                                                                                                                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check[5]_i_2_n_0                                                                                                                                                                        |                4 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                1 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/base_addr_reg[16]_4[0]                                                                                                                                                                                     | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/base_addr_reg[30]                                                                                                                                                                    |                2 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/base_addr_reg[24]_6[0]                                                                                                                                                                                     | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/region_attrs_xn_reg                                                                                                                                                                  |                3 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/base_addr_reg[24]_6[0]                                                                                                                                                                                     | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/base_addr_reg[30]                                                                                                                                                                    |                3 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/base_addr_reg[16]_0[0]                                                                                                                                                                                     | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/vto_tbloff_reg[12]_0                                                                                                                                                                 |                3 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/base_addr_reg[24]_1[0]                                                                                                                                                                                     | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/vto_tbloff_reg[12]_0                                                                                                                                                                 |                2 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/base_addr_reg[24]_3[0]                                                                                                                                                                                     | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/base_addr_reg[30]                                                                                                                                                                    |                2 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/base_addr_reg[16]_3[0]                                                                                                                                                                                     | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/base_addr_reg[30]                                                                                                                                                                    |                2 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                                                                                                                                                         |                1 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/base_addr_reg[16][0]                                                                                                                                                                                       | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/vto_tbloff_reg[12]_0                                                                                                                                                                 |                3 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/base_addr_reg[24]_5[0]                                                                                                                                                                                     | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/region_attrs_xn_reg                                                                                                                                                                  |                3 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/base_addr_reg[24]_5[0]                                                                                                                                                                                     | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/base_addr_reg[30]                                                                                                                                                                    |                1 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/FSM_onehot_APBcurr[3]_i_1_n_0                                                                                                                                                                                                              | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/ppb_rd_reg_0                                                                                                                                                                    |                1 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/ignore_seq_we                                                                                                                                                                                                                | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/ppb_rd_reg_0                                                                                                                                                                    |                2 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/Vertical_Projection8_0/inst/h_pedge_cnt[3]_i_1_n_0                                                                                                                                                                                                                                      | m3_for_arty_a7_i/ov5640/LPR_PROJ/Vertical_Projection8_0/inst/frame_cnt[2]_i_2_n_0                                                                                                                                                                                                |                1 |              8 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[0][0]_0                                                                                 |                                                                                                                                                                                                                                                                                  |                1 |              8 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[1]                                                                                                                                          | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_RST_MODULE/prmry_reset2_2                                                                                                                                                                                                                |                1 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/Vertical_Projection8_0/inst/h_nedge_cnt[3]_i_1_n_0                                                                                                                                                                                                                                      | m3_for_arty_a7_i/ov5640/LPR_PROJ/Vertical_Projection8_0/inst/frame_cnt[2]_i_2_n_0                                                                                                                                                                                                |                2 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r                                                       |                3 |              8 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                                                               | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                                             |                2 |              8 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                                                                 |                1 |              8 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                                                               | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                                             |                2 |              8 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                                                        | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                                                                      |                2 |              8 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                                                       | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/wait_cnt_r_reg[3][0]                                                                                                                                                            |                2 |              8 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                                                                 |                2 |              8 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                                                                  |                3 |              8 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                              | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                  |                2 |              8 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/pop_si_data                                                                                                                                  | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                              |                1 |              8 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_shift_r1540_out                                                                                                                               | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/cnt_shift_r_reg[0][0]                                                                                                                                                           |                1 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/Vertical_Projection8_0/inst/v_nedge_cnt[3]_i_1_n_0                                                                                                                                                                                                                                      | m3_for_arty_a7_i/ov5640/LPR_PROJ/Vertical_Projection8_0/inst/frame_cnt[2]_i_2_n_0                                                                                                                                                                                                |                2 |              8 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                                                        | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                  |                3 |              8 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[3]_i_1__0_n_0                                        | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                               |                1 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/Vertical_Projection8_0/inst/v_pedge_cnt[3]_i_1_n_0                                                                                                                                                                                                                                      | m3_for_arty_a7_i/ov5640/LPR_PROJ/Vertical_Projection8_0/inst/frame_cnt[2]_i_2_n_0                                                                                                                                                                                                |                1 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5                                           | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                                                                           | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_strb                                                                    |                1 |              8 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[7]_i_1_n_0                                                                                                                                            | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                    |                2 |              8 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[8]_i_1__0_n_0                                        | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                               |                1 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5                                           | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                                                                       | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                               |                1 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/Vertical_Projection_0/inst/h_pedge_cnt[3]_i_1_n_0                                                                                                                                                                                                                                       | m3_for_arty_a7_i/ov5640/LPR_PROJ/Vertical_Projection_0/inst/hcount_l1_r[9]_i_3_n_0                                                                                                                                                                                               |                3 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/Vertical_Projection_0/inst/h_nedge_cnt[3]_i_1_n_0                                                                                                                                                                                                                                       | m3_for_arty_a7_i/ov5640/LPR_PROJ/Vertical_Projection_0/inst/hcount_l1_r[9]_i_3_n_0                                                                                                                                                                                               |                2 |              8 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r                                                                                                                                                       | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr2_pre_flag_r                                                                                                              |                2 |              8 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/E[0]                                                                                                                                                                                                         | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                       |                2 |              8 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                                                         | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                                                                       |                2 |              8 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                                                | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                       |                1 |              8 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in1_in                                                                                                                                                           | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                                                                      |                2 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/Vertical_Projection_0/inst/v_nedge_cnt[3]_i_1_n_0                                                                                                                                                                                                                                       | m3_for_arty_a7_i/ov5640/LPR_PROJ/Vertical_Projection_0/inst/hcount_l1_r[9]_i_3_n_0                                                                                                                                                                                               |                2 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/Vertical_Projection_0/inst/v_pedge_cnt[3]_i_1_n_0                                                                                                                                                                                                                                       | m3_for_arty_a7_i/ov5640/LPR_PROJ/Vertical_Projection_0/inst/hcount_l1_r[9]_i_3_n_0                                                                                                                                                                                               |                1 |              8 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in0_in                                                                                                                                                           | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                                                                       |                3 |              8 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le                                                                                                                                                                     | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                       |                1 |              8 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                                               | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/sync_cntr0__4                                                                                                                                                              |                2 |              8 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                                                 | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                                                                        |                2 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                2 |              8 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                                                             |                                                                                                                                                                                                                                                                                  |                3 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_5/digital_recognition_4/inst/v_7_r                                                                                                                                                                                                                                  | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_5/digital_recognition_4/inst/fifo_y_inst/waddr_reg[10]_0                                                                                                                                                                    |                2 |              8 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                                                     | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                  |                2 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_5/digital_recognition_4/inst/x1[3]_i_1_n_0                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_5/digital_recognition_4/inst/fifo_y_inst/waddr_reg[10]_0                                                                                                                                                                    |                2 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_5/digital_recognition_4/inst/x3[3]_i_1_n_0                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_5/digital_recognition_4/inst/fifo_y_inst/waddr_reg[10]_0                                                                                                                                                                    |                2 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_5/digital_recognition_4/inst/x2[3]_i_1_n_0                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_5/digital_recognition_4/inst/fifo_y_inst/waddr_reg[10]_0                                                                                                                                                                    |                2 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_5/digital_recognition_4/inst/y[3]_i_1_n_0                                                                                                                                                                                                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_5/digital_recognition_4/inst/fifo_y_inst/waddr_reg[10]_0                                                                                                                                                                    |                1 |              8 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/E[0]                                                                                                                                                                                              | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                   |                2 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5                                           | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                                                                | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                             |                1 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5                                           | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                                                                | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                             |                1 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_1/digital_recognition_0/inst/v_7_r                                                                                                                                                                                                                                  | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_1/digital_recognition_0/inst/fifo_y_inst/waddr_reg[10]_0                                                                                                                                                                    |                1 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_1/digital_recognition_0/inst/x1[3]_i_1_n_0                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_1/digital_recognition_0/inst/fifo_y_inst/waddr_reg[10]_0                                                                                                                                                                    |                2 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_1/digital_recognition_0/inst/x2[3]_i_1_n_0                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_1/digital_recognition_0/inst/fifo_y_inst/waddr_reg[10]_0                                                                                                                                                                    |                1 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_1/digital_recognition_0/inst/y[3]_i_1_n_0                                                                                                                                                                                                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_1/digital_recognition_0/inst/fifo_y_inst/waddr_reg[10]_0                                                                                                                                                                    |                2 |              8 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/E[0]                                                                                                                                                                                              | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                   |                2 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_1/digital_recognition_0/inst/x3[3]_i_1_n_0                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_1/digital_recognition_0/inst/fifo_y_inst/waddr_reg[10]_0                                                                                                                                                                    |                1 |              8 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[3]_i_1__0_n_0                                        | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                               |                1 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5                                           | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/p_0_in1_in                                                                                                       | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/r0_reg_sel[3]_i_1_n_0                                                    |                1 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_2/digital_recognition_1/inst/y[3]_i_1_n_0                                                                                                                                                                                                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_2/digital_recognition_1/inst/fifo_y_inst/waddr_reg[10]_0                                                                                                                                                                    |                3 |              8 |
|  cmos_pclk_i_0_IBUF_BUFG                                                                              | m3_for_arty_a7_i/ov5640/OV_Sensor_ML_2/inst/cmos_decode_u0/cmos_fps[3]_i_2_n_0                                                                                                                                                                                                                                           | m3_for_arty_a7_i/ov5640/OV_Sensor_ML_2/inst/cmos_decode_u0/cmos_fps[3]_i_1_n_0                                                                                                                                                                                                   |                2 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_2/digital_recognition_1/inst/v_7_r                                                                                                                                                                                                                                  | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_2/digital_recognition_1/inst/fifo_y_inst/waddr_reg[10]_0                                                                                                                                                                    |                1 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_2/digital_recognition_1/inst/x1[3]_i_1_n_0                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_2/digital_recognition_1/inst/fifo_y_inst/waddr_reg[10]_0                                                                                                                                                                    |                2 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_2/digital_recognition_1/inst/x3[3]_i_1_n_0                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_2/digital_recognition_1/inst/fifo_y_inst/waddr_reg[10]_0                                                                                                                                                                    |                3 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_2/digital_recognition_1/inst/x2[3]_i_1_n_0                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_2/digital_recognition_1/inst/fifo_y_inst/waddr_reg[10]_0                                                                                                                                                                    |                3 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                2 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5                                           | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                                                      | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                           |                1 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_3/digital_recognition_2/inst/v_7_r                                                                                                                                                                                                                                  | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_3/digital_recognition_2/inst/fifo_y_inst/waddr_reg[10]_0                                                                                                                                                                    |                2 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/read_offset_reg[0]                                                                                                                                                                 | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                                      |                2 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_3/digital_recognition_2/inst/x1[3]_i_1_n_0                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_3/digital_recognition_2/inst/fifo_y_inst/waddr_reg[10]_0                                                                                                                                                                    |                1 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_3/digital_recognition_2/inst/y[3]_i_1_n_0                                                                                                                                                                                                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_3/digital_recognition_2/inst/fifo_y_inst/waddr_reg[10]_0                                                                                                                                                                    |                2 |              8 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                                                               |                1 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_3/digital_recognition_2/inst/x2[3]_i_1_n_0                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_3/digital_recognition_2/inst/fifo_y_inst/waddr_reg[10]_0                                                                                                                                                                    |                2 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/daplink_if_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                             |                1 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_4/digital_recognition_3/inst/x2[3]_i_1_n_0                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_4/digital_recognition_3/inst/fifo_y_inst/waddr_reg[10]_0                                                                                                                                                                    |                2 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_4/digital_recognition_3/inst/y[3]_i_1_n_0                                                                                                                                                                                                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_4/digital_recognition_3/inst/fifo_y_inst/waddr_reg[10]_0                                                                                                                                                                    |                1 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_4/digital_recognition_3/inst/x3[3]_i_1_n_0                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_4/digital_recognition_3/inst/fifo_y_inst/waddr_reg[10]_0                                                                                                                                                                    |                2 |              8 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[3]_i_1_n_0                                           | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                               |                1 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                                      |                1 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_4/digital_recognition_3/inst/v_7_r                                                                                                                                                                                                                                  | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_4/digital_recognition_3/inst/fifo_y_inst/waddr_reg[10]_0                                                                                                                                                                    |                1 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/read_offset_reg[0]                                                                                                                                              | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                                      |                2 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                                                                | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                             |                1 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_4/digital_recognition_3/inst/x1[3]_i_1_n_0                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_4/digital_recognition_3/inst/fifo_y_inst/waddr_reg[10]_0                                                                                                                                                                    |                2 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.XIP_SR_I/XIPSR_data_int[4]_i_1_n_0                                                                                                                                                |                1 |              8 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[3]_i_1_n_0                                           | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                               |                1 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                                                                | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                             |                1 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                               | m3_for_arty_a7_i/ov5640/LPR_PROJ/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                            |                1 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/irq_en_reg_reg[0][0]                                                                                                                                                                                                    | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/irq_en_reg_reg[2]_0                                                                                                                                                                  |                4 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                          |                2 |              8 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[8]_i_1_n_0                                           | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                               |                1 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                 | m3_for_arty_a7_i/ov5640/LPR_PROJ/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                            |                1 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                             | m3_for_arty_a7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                        |                1 |              8 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                   |                3 |              8 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                   |                2 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                2 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/icount_out_reg[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                1 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/irq_en_reg_reg[0][0]                                                                                                                                                                                                    | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/irq_en_reg_reg[5]_0                                                                                                                                                                  |                4 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/rf_rd_b_data_ex_reg[3]                                                                                                                                                               |                3 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/base_addr_reg[30]                                                                                                                                                                    |                2 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_sysresetreq_i_3_n_0                                                                                                                                                             |                4 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/lcd_spi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                             |                1 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/apb_paddr_reg[19][0]                                                                                                                                                                                             | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_atb_fifo1/fifo_data1_reg[5]_0                                                                                                                                                                      |                1 |              8 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                              |                1 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_recongize_5thing_0/inst/char_recongize_5thing_v1_0_S00_AXI_inst/axi_arready0                                                                                                                                                                                        | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_recongize_5thing_0/inst/char_recongize_5thing_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                      |                1 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/Hcount_Send_0/inst/Hcount_Send_v1_0_S00_AXI_inst/axi_arready0                                                                                                                                                                                                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/Hcount_Send_0/inst/Hcount_Send_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                                         |                2 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_csw_reg_size_reg[1][0]                                                                                                                                                                                                                 | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/ppb_rd_reg_0                                                                                                                                                                    |                2 |              8 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                              |                3 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/LPR_PROJ/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                          |                1 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                1 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                1 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/daplink_if_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                  | m3_for_arty_a7_i/daplink_if_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                               |                1 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/daplink_if_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                    | m3_for_arty_a7_i/daplink_if_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                               |                1 |              8 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                              |                4 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                1 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                1 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                1 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                2 |              8 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                             |                2 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                                            | m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                                        |                2 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/push                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                1 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                          | m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                            |                1 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ip2bus_rdack_core_reg_d2                                                                                                                                                                                                               | m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/bus2ip_reset_ipif_inverted                                                                                                                                                                     |                1 |              8 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                             |                3 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/iWSTRB[3]_i_1_n_0                                                                                                                                                                                                                                      | m3_for_arty_a7_i/Clocks_and_Resets/i_sysresetn_or/Res[0]                                                                                                                                                                                                                         |                1 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/bm_state_we                                                                                                                                                                                                      | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/vto_tbloff_reg[12]_0                                                                                                                                                                 |                2 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                1 |              8 |
|  DAPLink_tri_o_IBUF_BUFG[15]                                                                          | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WireCtrlEn                                                                                                                                                                                                                            | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DBGDOReg_reg_0                                                                                                                                                                                |                2 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_output_stage_ppb/actv_state_reg[16]_0[0]                                                                                                                                                                                    | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/irq_en_reg_reg[5]_0                                                                                                                                                                  |                2 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                1 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/alu_mcyc_state_we                                                                                                                                                                                            | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/flags_ex_reg[4]                                                                                                                                                                      |                4 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/FSM_onehot_state[13]_i_1_n_0                                                                                                                                                                             | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/flags_ex_reg[0]_0                                                                                                                                                                    |                1 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                1 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/rf_rd_b_data_ex_reg[31][0]                                                                                                                                                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/rf_rd_b_data_ex_reg[3]                                                                                                                                                               |                4 |              8 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/cmd_pipe_plus.mc_data_offset_reg[0]                                                                                        |                1 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                1 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_cond_code_ex_reg[0]                                                                                                                                                                            | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/rf_rd_b_data_ex_reg[3]                                                                                                                                                               |                2 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/D[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                3 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                1 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_if/priv_control_we                                                                                                                                                                                                                     | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_if/haddr_reg[11]_0                                                                                                                                                                             |                1 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                1 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/lsm_ici_remaining_ex[3]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                4 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                1 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/str_stat_ex_reg[2]_0[0]                                                                                                                                                                                      | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/flags_ex_reg[0]_0                                                                                                                                                                    |                4 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/scaled_count_we                                                                                                                                                                                                                 | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/slv_req_trans_reg_reg_0                                                                                                                                                  |                2 |              8 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                2 |              8 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4][0]                                                                                                                                                                    | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_0                                                                                                                                    |                2 |             10 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                           | m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2_n_0                                                                                                                           | m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                                                   |                3 |             10 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/valid_frame_sync_d2                                                                                                                                                                                                                       | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0][0]                                                                                                                              |                3 |             10 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_nxt_isr_we                                                                                                                                                                                                               | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/irq_en_reg_reg[5]_0                                                                                                                                                                  |                1 |             10 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                   |                5 |             10 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/dwt_function0[3]_i_1_n_0                                                                                                                                                                                                        | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_emit/FSM_onehot_emit_state_reg[0]_0                                                                                                                                                            |                2 |             10 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/demc_vc_chkerr_reg                                                                                                                                                                                                      | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/ppb_rd_reg_0                                                                                                                                                                    |                2 |             10 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dpu_ahb_hsize_reg_reg[0]_0[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                2 |             10 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/mtx_mpu_ahb_hreadyouti                                                                                                                                                                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/vto_tbloff_reg[12]_0                                                                                                                                                                 |                3 |             10 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/region_srd_reg[0][0]                                                                                                                                                                                       | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/region_srd_reg[4]                                                                                                                                                                    |                2 |             10 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_RST_MODULE/DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out_reg[0][0]                                                                                                                                                                         |                1 |             10 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/vto_tbloff_reg[24][2]                                                                                                                                                                                                   | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/irq_en_reg_reg[5]_0                                                                                                                                                                  |                2 |             10 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/region_srd_reg[0]_6[0]                                                                                                                                                                                     | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/region_srd_reg[4]                                                                                                                                                                    |                2 |             10 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/region_attrs_tex_reg[0]_5[0]                                                                                                                                                                               | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/region_attrs_xn_reg                                                                                                                                                                  |                2 |             10 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                     | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                                   |                1 |             10 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/region_attrs_tex_reg[0]_2[0]                                                                                                                                                                               | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/region_attrs_xn_reg                                                                                                                                                                  |                2 |             10 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                           | m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/RATIO_OF_2_GENERATE.Count_reg[0][0]                                                                                                                                                 | m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.Count[4]_i_1_n_0                                                                                                                               |                3 |             10 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/region_attrs_tex_reg[0]_4[0]                                                                                                                                                                               | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/region_attrs_xn_reg                                                                                                                                                                  |                3 |             10 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_sync_dappwrup/DAPCLKEN                                                                                                                                                                                                                                     | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/ppb_rd_reg_0                                                                                                                                                                    |                2 |             10 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/E[3]                                                                                                                                                                                                                    | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/irq_en_reg_reg[5]_0                                                                                                                                                                  |                4 |             10 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/clk_map/psr_aclk1/U0/EXT_LPF/seq_cnt_en_reg                                                                                                                                                                                          |                1 |             10 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_RST_MODULE/DYNAMIC_GENLOCK_FOR_MASTER.slv_frame_ref_out_reg[0][0]                                                                                                                                                                        |                1 |             10 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                                             | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_i_1_n_0                                                                                                                                             |                3 |             10 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                              |                2 |             10 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                      |                2 |             10 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_rd_sts_slverr_reg_reg                                                                    |                2 |             10 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[4]_i_1_n_0                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                          |                2 |             10 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                           | m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/E[0]                                                                                                                                                                                   | m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/p_6_out                                                                                                                   |                2 |             10 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/region_attrs_tex_reg[0]_3[0]                                                                                                                                                                               | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/region_attrs_xn_reg                                                                                                                                                                  |                2 |             10 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_trace_out/serial_state_we                                                                                                                                                                                                                  | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_tpiu_formatter/format_frame_data_reg[0]_0                                                                                                                                                                   |                3 |             10 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/region_attrs_tex_reg[0]_1[0]                                                                                                                                                                               | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/region_attrs_xn_reg                                                                                                                                                                  |                2 |             10 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/base_addr_en[0]                                                                                                                                                                                            | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/region_attrs_xn_reg                                                                                                                                                                  |                2 |             10 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/ahb_rd_i_1_n_0                                                                                                                                                                                             | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/vto_tbloff_reg[12]_0                                                                                                                                                                 |                2 |             10 |
|  DAPLink_tri_o_IBUF_BUFG[15]                                                                          | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SerCntEn                                                                                                                                                                                                                              | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DBGDOReg_reg_0                                                                                                                                                                                |                2 |             10 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_de_2_ex_en                                                                                                                                                                                                              | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_wr_isr_reg_0                                                                                                                                                                     |                3 |             10 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                           | m3_for_arty_a7_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2_n_0                                                                                                                                          | m3_for_arty_a7_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                                                                  |                2 |             10 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/lsm_reg_valid_ex                                                                                                                                                                                             | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/it_reg_ex_reg[7]                                                                                                                                                                     |                4 |             10 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/Vertical_Projection8_0/inst/p_0_in__0                                                                                                                                                                                                                                                   | m3_for_arty_a7_i/ov5640/LPR_PROJ/Vertical_Projection8_0/inst/frame_cnt[2]_i_2_n_0                                                                                                                                                                                                |                2 |             10 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/region_attrs_tex_reg[0]_0[0]                                                                                                                                                                               | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/region_attrs_xn_reg                                                                                                                                                                  |                2 |             10 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/ahb_rd_i_1_n_0                                                                                                                                                                                             | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/irq_en_reg_reg[5]_0                                                                                                                                                                  |                1 |             10 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[7]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                2 |             10 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                2 |             10 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                                                                          |                                                                                                                                                                                                                                                                                  |                2 |             10 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/Vertical_Projection_0/inst/p_0_in__0                                                                                                                                                                                                                                                    | m3_for_arty_a7_i/ov5640/LPR_PROJ/Vertical_Projection_0/inst/hcount_l1_r[9]_i_3_n_0                                                                                                                                                                                               |                2 |             10 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                                                                                                                 | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                                      |                4 |             10 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                                                      | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                                                                             |                3 |             10 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                                                    | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                                                                        |                2 |             10 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/E[0]                                                                                                                                                                                                                    | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/slp_sleep_type_reg[0]_0                                                                                                                                                              |                4 |             10 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                                                                |                2 |             10 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_emit/read_pointer_we                                                                                                                                                                                                                   | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_fifo/u_itm_fifo_byte_3/read_pointer_reg[0]_0                                                                                                                                                   |                1 |             10 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                                                               |                2 |             10 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[8]_i_1__0_n_0                                        | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                               |                1 |             10 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0                                       | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                               |                2 |             10 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                                       | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/SR[0]                                                                                                                                     |                2 |             10 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/vto_tbloff_reg[24][0]                                                                                                                                                                                                   | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/vto_tbloff_reg[12]_0                                                                                                                                                                 |                1 |             10 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                                       | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/SR[0]                                                                                                                                     |                2 |             10 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/rd_accepted                                                                                                                                                                                                | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                       |                3 |             10 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_cond_code_ex_reg[0]                                                                                                                                                                            | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/it_reg_ex_reg[7]                                                                                                                                                                     |                4 |             10 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/req_data_buf_addr_r_reg[4]                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                2 |             10 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                                          | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                               |                2 |             10 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/E[2]                                                                                                                                                                                                                    | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/irq_en_reg_reg[2]_0                                                                                                                                                                  |                3 |             10 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[8]_i_1_n_0                                           | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                               |                1 |             10 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                                                  | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___12_n_0                                                                                                                                                           |                2 |             10 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/req_data_buf_addr_r_reg[4]                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                1 |             10 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full02_out__0                                              | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full[5]_i_1__1_n_0 |                1 |             10 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                2 |             10 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/E[0]                                                                                                                                                                                        | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                                      |                2 |             10 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/req_data_buf_addr_r_reg[4]                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                2 |             10 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/req_data_buf_addr_r_reg[4]                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                1 |             10 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                                               | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                  |                2 |             10 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/int_lr_exit_code_we                                                                                                                                                                                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_wr_isr_reg_0                                                                                                                                                                     |                2 |             10 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full02_out__0                                              | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full[5]_i_1__2_n_0 |                1 |             10 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/I2C_OV5640_Init_RGB5_0/inst/u_I2C_Controller/E[0]                                                                                                                                                                                                                                                | m3_for_arty_a7_i/ov5640/I2C_OV5640_Init_RGB5_0/inst/u_I2C_Controller/i2c_bit_reg_0                                                                                                                                                                                               |                2 |             10 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                                            | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0                                                    |                2 |             10 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                                            | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0                                                    |                2 |             10 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                                            | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0                                                    |                2 |             10 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/pop_si_data                                                                                                                                  | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__2_n_0                                                                                                                               |                2 |             10 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                                | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__1_n_0                                                                                                                               |                2 |             10 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                                                 | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0                                                    |                2 |             10 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                                                 | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                     |                1 |             10 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                                            | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0                                                    |                2 |             10 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                                           | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                  |                3 |             10 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/instr_reg_we                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                2 |             10 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_output_stage_ppb/fsr_min_reg[0][0]                                                                                                                                                                                          | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/vto_tbloff_reg[12]_0                                                                                                                                                                 |                2 |             10 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                                            | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0                                                    |                2 |             10 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                                            | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0                                                    |                2 |             10 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_fifo/u_itm_fifo_byte_0/E[0]                                                                                                                                                                                                            | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_fifo/u_itm_fifo_byte_3/read_pointer_reg[0]_0                                                                                                                                                   |                2 |             10 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                                            | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0                                                    |                2 |             10 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                                                                                                                    | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                                      |                4 |             10 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/s2mm_cdc2dmac_fsync                                                                                                                                                                                              | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_RST_MODULE/prmry_reset2_2                                                                                                                                                                                                                |                1 |             10 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0                                                                                                                                                                                    | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_RST_MODULE/prmry_reset2_2                                                                                                                                                                                                                |                1 |             10 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/seq_cnt_en_reg                                                                                                                                                                                           |                1 |             10 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                           | m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/sck_count0__10                                                                                                                                                                                                                                               | m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ss_o[0]                                                                                                                                                            |                2 |             10 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                      |                2 |             10 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___54_n_0                                                                                                                                                           |                3 |             10 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/p_1_in                                                                                                                                                                                                                     | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                                                        |                1 |             10 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                           | m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/E[0]                                                                                                                                                                      | m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/p_3_out                                                                                                      |                2 |             10 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[2]                                                                                                                                          | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                                                        |                1 |             10 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/p_24_out                                                                                                                                                                                                                              | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_RST_MODULE/prmry_reset2_2                                                                                                                                                                                                                |                1 |             10 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/frame_number_i                                                                                                                                                                                                                        | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_1_n_0                                                                                                                |                3 |             10 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[0]                                                                                                                                          | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_RST_MODULE/prmry_reset2_2                                                                                                                                                                                                                |                1 |             10 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/clk_map/psr0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                               | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/clk_map/psr0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                |                2 |             12 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/clk_map/psr_aclk1/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/clk_map/psr_aclk1/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1__0_n_0                                                                                                                                                                             |                2 |             12 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/region_size_reg[0]_4[0]                                                                                                                                                                                    | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/region_srd_reg[4]                                                                                                                                                                    |                2 |             12 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/region_size_reg[0]_3[0]                                                                                                                                                                                    | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/region_srd_reg[4]                                                                                                                                                                    |                2 |             12 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/region_size_reg[0][0]                                                                                                                                                                                      | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/region_srd_reg[4]                                                                                                                                                                    |                1 |             12 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/region_srd_reg[0]_0[0]                                                                                                                                                                                     | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/vto_tbloff_reg[12]_0                                                                                                                                                                 |                4 |             12 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                          |                2 |             12 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/region_srd_reg[0]_1[0]                                                                                                                                                                                     | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/vto_tbloff_reg[12]_0                                                                                                                                                                 |                2 |             12 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/region_size_reg[0]_1[0]                                                                                                                                                                                    | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/region_srd_reg[4]                                                                                                                                                                    |                2 |             12 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/b_sreg/E[0]                                                                                                                                                                                                                                  | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                               |                3 |             12 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/E[0]                                                                                                                                                                                                                                  | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                               |                2 |             12 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                                                           | m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                        |                1 |             12 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                      |                2 |             12 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/vto_tbloff_reg[24][1]                                                                                                                                                                                                   | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/irq_en_reg_reg[5]_0                                                                                                                                                                  |                3 |             12 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                                 | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                               |                3 |             12 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_ppb_ahb_to_apb/addr_reg_reg[5][0]                                                                                                                                                                                                                | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_atb_fifo1/fifo_data1_reg[5]_0                                                                                                                                                                      |                2 |             12 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                                                             | m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                          |                2 |             12 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/fe_buf_status_we                                                                                                                                                                                     | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_wr_isr_reg_0                                                                                                                                                                     |                2 |             12 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/FSM_onehot_dmacntrl_cs[5]_i_1_n_0                                                                                                                                                                                                    | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                                                        |                3 |             12 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/FSM_onehot_dmacntrl_cs_reg[0][0]                                                                                                     | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_RST_MODULE/prmry_reset2_2                                                                                                                                                                                                                |                3 |             12 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                                                                          | m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                       |                2 |             12 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/E[0]                                                                                                                                                                                           | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                  |                3 |             12 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1_n_0                               | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                               |                1 |             12 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                                                   | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0                                                             |                2 |             12 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt[5]_i_2_n_0                                                                                                               | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                  |                2 |             12 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                                     | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                  |                3 |             12 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_0_in22_out                                                                                                                          | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                  |                1 |             12 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                                                    | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                  |                4 |             12 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_onehot_fine_adj_state_r_reg_n_0_[6]                                                                                               | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                  |                2 |             12 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_1_out[5]                                                                                                                            |                                                                                                                                                                                                                                                                                  |                1 |             12 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_en_stg2_f                                                                                                                                     | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_delay_cnt_r[5]_i_1_n_0                                                                                |                3 |             12 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_en_stg2_c                                                                                                                                     | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/delay_cnt_r[5]_i_1_n_0                                                                                   |                3 |             12 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/E[0]                                                                                                                                                                 | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                  |                3 |             12 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                        |                2 |             12 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push60_out                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                3 |             12 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                                           | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                  |                2 |             12 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                                                      | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                  |                3 |             12 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                                               | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                  |                1 |             12 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                                              | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                  |                2 |             12 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                                     | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                                                                             |                2 |             12 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full02_out                                                 | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full[5]_i_1__0_n_0 |                1 |             12 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                                                     | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/tap_cnt_cpt_r_reg[0][0]                                                                                                                                                         |                2 |             12 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full02_out                                                 | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full[5]_i_1_n_0    |                1 |             12 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/EXT_LPF/lpf_int                                                                                                                                                                                                        |                4 |             12 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                                  | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__1_n_0                                                                                                                               |                3 |             12 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_DAPLink/U0/EXT_LPF/lpf_int                                                                                                                                                                                                     |                2 |             12 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                                                      | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                                                              |                1 |             12 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_0                                                                                                                                                     | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___13_n_0                                                                                                                                                           |                3 |             12 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/cnt_read_reg[0][0]                                                                                                                                                                                     | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                  |                2 |             12 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                           | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1__1_n_0                                                                                                                                                                              |                2 |             12 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                               | m3_for_arty_a7_i/ov5640/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                |                2 |             12 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                 | m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                  |                2 |             12 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                   | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                             |                4 |             12 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                   | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                             |                3 |             12 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                              |                3 |             12 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_if/E[0]                                                                                                                                                                                                                                | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_if/haddr_reg[11]_0                                                                                                                                                                             |                3 |             12 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                                 | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                               |                3 |             12 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                               | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                             |                3 |             12 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                              |                3 |             12 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/E[0]                                                                                                                                                                                                                                  | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                               |                3 |             12 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/E[0]                                                                                                                                                                                                                                  | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                               |                3 |             12 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                               |                3 |             12 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                               | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                             |                3 |             12 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                              |                3 |             12 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                                         | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                   |                2 |             12 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                                        | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                             |                3 |             12 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                                        | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                             |                3 |             12 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                                         | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                   |                2 |             12 |
|  DAPLink_tri_o_IBUF_BUFG[15]                                                                          | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountEn                                                                                                                                                                                                                          | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DBGDOReg_reg_0                                                                                                                                                                                |                3 |             12 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_we                                                                                                                                                                                                     | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/it_reg_ex_reg[7]                                                                                                                                                                     |                6 |             12 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/fp_id_addr_reg_reg[0]                                                                                                                                                                                        | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_atb_fifo1/fifo_data1_reg[5]_0                                                                                                                                                                      |                3 |             12 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/clz_res_reg_we                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                2 |             12 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                          |                2 |             12 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/div_cnt_we                                                                                                                                                                                                   | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/flags_ex_reg[4]                                                                                                                                                                      |                4 |             12 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/event_packet_data_reg[5][0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                4 |             12 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                       |                3 |             12 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                       |                3 |             12 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/lsu_exit_we                                                                                                                                                                                              | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/flags_ex_reg[0]_0                                                                                                                                                                    |                3 |             12 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                                                     |                                                                                                                                                                                                                                                                                  |                3 |             12 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_apb_if/prg_formatter_on                                                                                                                                                                                                                    | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_tpiu_formatter/format_frame_data_reg[0]_0                                                                                                                                                                   |                2 |             12 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/E[0]                                                                                                                                                                                                                                       | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_fifo/u_itm_fifo_byte_3/read_pointer_reg[0]_0                                                                                                                                                   |                2 |             12 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/base_addr_reg[16]_1[0]                                                                                                                                                                                     | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/base_addr_reg[30]                                                                                                                                                                    |                1 |             12 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                                                                           |                2 |             12 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/base_addr_reg[16]_2[0]                                                                                                                                                                                     | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/base_addr_reg[30]                                                                                                                                                                    |                2 |             12 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/fe_buf_rd_ptr_reg[0]_0                                                                                                                                                                                   | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_wr_isr_reg_0                                                                                                                                                                     |                4 |             12 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                     |                2 |             12 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/base_addr_reg[24]_7[0]                                                                                                                                                                                     | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/region_attrs_xn_reg                                                                                                                                                                  |                1 |             12 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                     |                2 |             12 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/base_addr_reg[8]_5[0]                                                                                                                                                                                      | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/region_attrs_xn_reg                                                                                                                                                                  |                2 |             12 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/base_addr_en[2]                                                                                                                                                                                            | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/region_attrs_xn_reg                                                                                                                                                                  |                5 |             12 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_recongize_5thing_0/inst/char_recongize_5thing_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                      |                2 |             12 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/LPR_PROJ/Hcount_Send_0/inst/Hcount_Send_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                                         |                3 |             12 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/base_addr_reg[24]_4[0]                                                                                                                                                                                     | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/base_addr_reg[30]                                                                                                                                                                    |                2 |             12 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/it_skid_ex_reg[5][0]                                                                                                                                                                                 | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/it_reg_ex_reg[7]                                                                                                                                                                     |                2 |             12 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/E[0]                                                                                                                                                                                                       | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/region_srd_reg[4]                                                                                                                                                                    |                2 |             12 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/region_attrs_tex_reg[0][0]                                                                                                                                                                                 | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/region_attrs_xn_reg                                                                                                                                                                  |                4 |             12 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/region_attrs_tex_reg[0]_6[0]                                                                                                                                                                               | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/region_attrs_xn_reg                                                                                                                                                                  |                4 |             12 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/region_srd_reg[0]_2[0]                                                                                                                                                                                     | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/base_addr_reg[30]                                                                                                                                                                    |                2 |             12 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/region_size_reg[0]_0[0]                                                                                                                                                                                    | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/region_srd_reg[4]                                                                                                                                                                    |                2 |             12 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/region_size_reg[0]_2[0]                                                                                                                                                                                    | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/region_srd_reg[4]                                                                                                                                                                    |                2 |             12 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_DAPLink/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                              | m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_DAPLink/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                               |                2 |             12 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/region_srd_reg[0]_5[0]                                                                                                                                                                                     | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/base_addr_reg[30]                                                                                                                                                                    |                4 |             12 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/lcd_spi/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                                                             |                2 |             12 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/region_srd_reg[0]_4[0]                                                                                                                                                                                     | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/base_addr_reg[30]                                                                                                                                                                    |                3 |             12 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                                                                          | m3_for_arty_a7_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                       |                2 |             12 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/region_srd_reg[0]_3[0]                                                                                                                                                                                     | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/base_addr_reg[30]                                                                                                                                                                    |                2 |             12 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/region_size_reg[0]_5[0]                                                                                                                                                                                    | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/region_srd_reg[4]                                                                                                                                                                    |                3 |             12 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                                                                     | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                         |                1 |             12 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                                                                     | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                         |                2 |             12 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                            |                2 |             12 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                             |                4 |             14 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                             |                4 |             14 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                              |                3 |             14 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                              |                3 |             14 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_sync_habort/data_valid_reg_0[0]                                                                                                                                                                                      | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_fifo/u_itm_fifo_byte_3/read_pointer_reg[0]_0                                                                                                                                                   |                3 |             14 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/I2C_OV5640_Init_RGB5_0/inst/u_I2C_Controller/sd_counter                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/I2C_OV5640_Init_RGB5_0/inst/u_I2C_Controller/i2c_bit_reg_0                                                                                                                                                                                               |                2 |             14 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                             |                4 |             14 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                              |                3 |             14 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                                               | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                              |                3 |             14 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                             |                3 |             14 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                1 |             14 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_1_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |             14 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_byte_cntr_reg[6][0]                                                                                                             | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                                                       |                3 |             14 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                1 |             14 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                1 |             14 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                                                 | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                                   |                3 |             14 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                2 |             14 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                2 |             14 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                           | m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/E[0]                                                                          | m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                 |                2 |             14 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                         |                2 |             14 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ahb_ctl/fpb_matched_addrd_reg[2][0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                6 |             14 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                3 |             14 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/data_valid_reg[0]                                                                                                                                                                                                            | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/vto_tbloff_reg[12]_0                                                                                                                                                                 |                2 |             14 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                           | m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/E[0]                                                             | m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                    |                2 |             14 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                3 |             14 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[6]_i_1_n_0                                                                                                                                              | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                  |                7 |             14 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                2 |             14 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                                               | m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                                                       |                2 |             14 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift_qual                                                                                                     |                                                                                                                                                                                                                                                                                  |                3 |             14 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/it_reg_ex_reg[7]                                                                                                                                                                     |                7 |             14 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_ppb_decoder/ppb_sel_data_we                                                                                                                                                                                                                      | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_atb_fifo1/fifo_data1_reg[5]_0                                                                                                                                                                      |                3 |             14 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_0                                                                                                            |                                                                                                                                                                                                                                                                                  |                2 |             14 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                                                                         |                2 |             14 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_ppb_decoder/access_we                                                                                                                                                                                                                            | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_emit/FSM_onehot_emit_state_reg[0]_0                                                                                                                                                            |                1 |             14 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_ex_br_imm_ex_reg[0][0]                                                                                                                                                                         | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_wr_isr_reg_0                                                                                                                                                                     |                4 |             14 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                           | m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LEN_CNTR_24_BIT_GEN.length_cntr_reg[0]_0                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                4 |             14 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                              |                4 |             14 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0_en_clk         |                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                1 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0_en_clk         |                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                1 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/shared_rwdata2_we                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                6 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/LPR_PROJ/Vertical_Projection8_0/inst/frame_cnt[2]_i_2_n_0                                                                                                                                                                                                |                2 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/LPR_PROJ/Vertical_Projection_0/inst/hcount_l1_r[9]_i_3_n_0                                                                                                                                                                                               |                2 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/shared_rwdata1_we                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                6 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/opt_dwt_lsu_count_reg[0]_0[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                5 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_5/digital_recognition_4/inst/fifo_y_inst/waddr_reg[10]_0                                                                                                                                                                    |                3 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_1/digital_recognition_0/inst/fifo_y_inst/waddr_reg[10]_0                                                                                                                                                                    |                3 |             16 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.rd_buf_we_r1                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                1 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_2/digital_recognition_1/inst/fifo_y_inst/waddr_reg[10]_0                                                                                                                                                                    |                4 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_3/digital_recognition_2/inst/fifo_y_inst/waddr_reg[10]_0                                                                                                                                                                    |                3 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_4/digital_recognition_3/inst/fifo_y_inst/waddr_reg[10]_0                                                                                                                                                                    |                4 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/base_addr_reg[8]_3[0]                                                                                                                                                                                      | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/base_addr_reg[30]                                                                                                                                                                    |                5 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/send_line_data_0/inst/send_line_data_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                               | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/send_line_data_0/inst/send_line_data_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                      |                1 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/send_line_data_0/inst/send_line_data_v1_0_S00_AXI_inst/slv_reg1[5]_i_1_n_0                                                                                                                                                                                               | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/send_line_data_0/inst/send_line_data_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                      |                3 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/stick_reload_en[2]                                                                                                                                                                                                      | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/irq_en_reg_reg[2]_0                                                                                                                                                                  |                4 |             16 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dbeat_cntr_reg[0][0]                                                                                  | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                          |                4 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                           | m3_for_arty_a7_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                               |                4 |             16 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                                               | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                                                                            |                6 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/beat_cnt_reg[0][0]                                                                                                                                                                 | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                                      |                3 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_cmsdk_ahb_to_itcm/buf_data_reg022_out                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                5 |             16 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                1 |             16 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                 | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0                                                                                                                                |                2 |             16 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                 | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                 |                2 |             16 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                       | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                               |                2 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/dbg_dcrd_reg[24]_0[1]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                6 |             16 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                       | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                               |                2 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/dbg_dcrd_reg[24]_0[2]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                6 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/dbg_dcrd_reg[24]_0[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                7 |             16 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                                       | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                              |                5 |             16 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                                    | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                               |                2 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/opt_dcrs_regsel_reg[0][0]                                                                                                                                                                                               | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/irq_en_reg_reg[2]_0                                                                                                                                                                  |                5 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/stick_reload_en[0]                                                                                                                                                                                                      | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/irq_en_reg_reg[2]_0                                                                                                                                                                  |                5 |             16 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                              |                3 |             16 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                1 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/fifo_eol_cnt_dly_reg[12][0]                                                                                                                                                                                | m3_for_arty_a7_i/ov5640/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                            |                3 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt                                                                                                                                                                                                                                                     | m3_for_arty_a7_i/ov5640/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                            |                3 |             16 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                              |                4 |             16 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                1 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/it_reg_ex_reg[7][0]                                                                                                                                                                                  | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/it_reg_ex_reg[7]                                                                                                                                                                     |                4 |             16 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                               |                3 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                2 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/wrap_around_d10                                                                                                                             |                1 |             16 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                                  |                3 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/SR[0]                                                                                                                                                         |                3 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                           | m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.TXFIFO_ADDR_BITS_GENERATE[0].TXFIFO_FIRST_ENTRY_REG_I                                                                   | m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/R                                                                                                                             |                2 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                           | m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Shift_Reg[0]_i_1_n_0                                                                    | m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                    |                4 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                           | m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/receive_Data_int                                                                                                                                     | m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                    |                2 |             16 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                               |                2 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                           | m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                                                                                       | m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                  |                2 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                           | m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_22_out                                                                                                                                                        | m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                  |                1 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                           | m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_19_out20_out                                                                                                                                                  | m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                  |                1 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                           | m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                3 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/send_line_data_0/inst/send_line_data_v1_0_S00_AXI_inst/p_1_in[5]                                                                                                                                                                                                         | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/send_line_data_0/inst/send_line_data_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                      |                2 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/shared_rwdata3_we                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                4 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                           | m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/rx_shft_reg_mode_0011                                                                                                                                                                                                                  | m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                            |                3 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5_m3_for_arty_a7_clk_wiz_0_0_en_clk         |                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                1 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                           | m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/E[2]                                                                                                                                                                                | m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/SR[0]                                                                                                                                       |                3 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                           | m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/E[0]                                                                                                                                                                                | m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/SR[0]                                                                                                                                       |                3 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                           | m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/E[3]                                                                                                                                                                                | m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/SR[0]                                                                                                                                       |                1 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                           | m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/QUAD_MODE_CONTROL_GEN.SP_MEM_QUAD_MD_GEN.receive_Data_int[7]_i_2_n_0                                                                                                                                       | m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/SR[0]                                                                                                                                       |                2 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                           | m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.QSPI_SP_MEM_DATA_CAP_GEN.Shift_Reg[0]_i_1_n_0                                                                                                                                          | m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                            |                3 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                           | m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/E[1]                                                                                                                                                                                | m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/SR[0]                                                                                                                                       |                3 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/masked_write_buff_we[2]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                8 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                           | m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/CE                                                                                                                                                                | m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/R                                                                                                                                          |                1 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                           | m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[0]_2[0]                         | m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                 |                2 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                           | m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Shift_Reg_reg[0][0] | m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                 |                3 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                           | m3_for_arty_a7_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                       | m3_for_arty_a7_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]                               |                1 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                           | m3_for_arty_a7_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                                                                              |                                                                                                                                                                                                                                                                                  |                1 |             16 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                      | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                              |                5 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                           | m3_for_arty_a7_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                                                                                                      | m3_for_arty_a7_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                 |                3 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                           | m3_for_arty_a7_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                3 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                           | m3_for_arty_a7_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_18_out                                                                                                                                                                       | m3_for_arty_a7_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                 |                1 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                           | m3_for_arty_a7_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_20_out                                                                                                                                                                       | m3_for_arty_a7_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                 |                1 |             16 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                1 |             16 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                1 |             16 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                             |                3 |             16 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                               |                4 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0_en_clk         |                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                1 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                1 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/E[0]                                                                                                                                                                       | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                                      |                4 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[data][31][2]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                5 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[data][31][3]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                4 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/SR[0]                                                                                                                                                         |                2 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/fault_lsu_bus_we                                                                                                                                                                                         | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/flags_ex_reg[0]_0                                                                                                                                                                    |                5 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                3 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/masked_write_buff_we[3]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                8 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/SR[0]                                                                                                                                                         |                2 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                           | m3_for_arty_a7_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                               |                3 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                4 |             16 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                1 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                2 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/icount_out_reg[7]                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                3 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_beat_cnt_reg[7][0]                                                                                                                                                                        | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                                      |                4 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/send_line_data_0/inst/send_line_data_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                                        | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/send_line_data_0/inst/send_line_data_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                      |                2 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                           | m3_for_arty_a7_i/axi_interconnect_0/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                               |                4 |             16 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[0]                                                                                                                                          | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17][0]                                                                             |                2 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                4 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                                                        | m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                           |                2 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                           | m3_for_arty_a7_i/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                               |                3 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                           | m3_for_arty_a7_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                               |                3 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_we                                                                                                                                                                                            | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/flags_ex_reg[4]                                                                                                                                                                      |                4 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_if/stimulus_mask_we[0]                                                                                                                                                                                                                 | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_if/haddr_reg[11]_0                                                                                                                                                                             |                2 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_if/stimulus_mask_we[3]                                                                                                                                                                                                                 | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_if/haddr_reg[11]_0                                                                                                                                                                             |                3 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_if/stimulus_mask_we[2]                                                                                                                                                                                                                 | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_if/haddr_reg[11]_0                                                                                                                                                                             |                2 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_if/stimulus_mask_we[1]                                                                                                                                                                                                                 | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_if/haddr_reg[11]_0                                                                                                                                                                             |                2 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/bm_trans_state_we                                                                                                                                                                                                | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/vto_tbloff_reg[12]_0                                                                                                                                                                 |                6 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_OE_reg[0][0]                                                                                                                                                                                                                      | m3_for_arty_a7_i/axi_gpio_1/U0/bus2ip_reset                                                                                                                                                                                                                                      |                1 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                2 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                               | m3_for_arty_a7_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                            |                3 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/masked_write_buff_we[1]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                8 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/SR[0]                                                                                                                                                         |                2 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/SR[0]                                                                                                                                                         |                2 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_cmsdk_ahb_to_itcm/buf_data_reg020_out                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                3 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                                                                     | m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                        |                2 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_num_wr                                                                                                                                                                                                 | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/slp_sleep_type_reg[0]_0                                                                                                                                                              |                5 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/base_addr_reg[16]_5[0]                                                                                                                                                                                     | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/region_attrs_xn_reg                                                                                                                                                                  |                3 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/axi_interconnect_0/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/SR[0]                                                                                                                                                         |                2 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/SR[0]                                                                                                                                                         |                2 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_cmsdk_ahb_to_dtcm/buf_data_reg0                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                3 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/send_line_data_0/inst/send_line_data_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                              | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/send_line_data_0/inst/send_line_data_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                      |                1 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/send_line_data_0/inst/send_line_data_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                              | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/send_line_data_0/inst/send_line_data_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                      |                1 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                       | m3_for_arty_a7_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]                               |                1 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/icount_out_reg[7]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                3 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                                                                     | m3_for_arty_a7_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                        |                3 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/send_line_data_0/inst/send_line_data_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                               | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/send_line_data_0/inst/send_line_data_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                      |                2 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                                                                              |                                                                                                                                                                                                                                                                                  |                1 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_atb_fifo1/fifo_data_we_1                                                                                                                                                                                                                   | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_atb_fifo1/fifo_data1_reg[5]_0                                                                                                                                                                      |                2 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/send_line_data_0/inst/send_line_data_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                              | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/send_line_data_0/inst/send_line_data_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                      |                1 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                1 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/SR[0]                                                                                                                                                         |                3 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                1 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/send_line_data_0/inst/send_line_data_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                                        | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/send_line_data_0/inst/send_line_data_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                      |                1 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_cmsdk_ahb_to_dtcm/buf_data_reg020_out                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                3 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/p_107_in                                                                                                                                                                                                         | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/flags_ex_reg[0]_0                                                                                                                                                                    |                4 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                           | m3_for_arty_a7_i/axi_interconnect_0/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                               |                4 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/send_line_data_0/inst/send_line_data_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                              | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/send_line_data_0/inst/send_line_data_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                      |                1 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                               |                4 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/E[0]                                                                                                                                             | m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/bus2ip_reset_ipif4_inverted                                                                                                                                                                    |                5 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                           | m3_for_arty_a7_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                               |                3 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/send_line_data_0/inst/send_line_data_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                              | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/send_line_data_0/inst/send_line_data_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                      |                1 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/base_addr_reg[8][0]                                                                                                                                                                                        | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/vto_tbloff_reg[12]_0                                                                                                                                                                 |                2 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/base_addr_reg[8]_1[0]                                                                                                                                                                                      | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/base_addr_reg[30]                                                                                                                                                                    |                4 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/base_addr_reg[8]_4[0]                                                                                                                                                                                      | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/base_addr_reg[30]                                                                                                                                                                    |                4 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/fold_count_we                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                4 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_atb_fifo1/fifo_data_we_2                                                                                                                                                                                                                   | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_atb_fifo1/fifo_data1_reg[5]_0                                                                                                                                                                      |                4 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/send_line_data_0/inst/send_line_data_v1_0_S00_AXI_inst/p_1_in[17]                                                                                                                                                                                                        | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/send_line_data_0/inst/send_line_data_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                      |                2 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/int_count_we                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                6 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/send_line_data_0/inst/send_line_data_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                              | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/send_line_data_0/inst/send_line_data_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                      |                1 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                           | m3_for_arty_a7_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                               |                4 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                2 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/dbg_dcrd_reg[24]_0[3]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                6 |             16 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr_reg[0]_0[0]                                                                                                                                                                                      | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                                   |                4 |             16 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0                                                                                                                                                                           | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0                                                                                                                                                       |                3 |             16 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0                                                                                                                                                                           | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7][0]                                                                                                                 |                2 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_cmsdk_ahb_to_dtcm/buf_data_reg022_out                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                3 |             16 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                                                                              | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/cmnds_queued_reg[7][0]                                                                                                                                                                             |                3 |             16 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/cmnds_queued[7]_i_2__0_n_0                                                                                                                                                                                                       | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/cmnds_queued_reg[7][0]                                                                                                                                                                             |                3 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_cmsdk_ahb_to_dtcm/buf_data_reg018_out                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                2 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                3 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_cmsdk_ahb_to_itcm/buf_data_reg0                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                4 |             16 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/dmacr_i_reg[1]                                                                                                                                               | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21][0]                                                                             |                2 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                3 |             16 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7][0]                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_RST_MODULE/prmry_reset2_2                                                                                                                                                                                                                |                3 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_cmsdk_ahb_to_itcm/buf_data_reg018_out                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                3 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                           | m3_for_arty_a7_i/axi_interconnect_0/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                               |                4 |             16 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/E[0]                                                                                                                                                                                                                       | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                                                        |                4 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/cpi_count_we                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                5 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                                                      | m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                       |                3 |             16 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/int_addr_reg[3][0]                                                                                                                                                                | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                  |                4 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/send_line_data_0/inst/send_line_data_v1_0_S00_AXI_inst/slv_reg1[11]_i_1_n_0                                                                                                                                                                                              | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/send_line_data_0/inst/send_line_data_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                      |                5 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/beat_cnt_reg[0][0]                                                                                                                                              | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                                      |                3 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/sleep_count_we                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                5 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/stick_reload_en[1]                                                                                                                                                                                                      | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/irq_en_reg_reg[2]_0                                                                                                                                                                  |                6 |             16 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/int_addr_reg[3][0]                                                                                                                                                                | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                  |                5 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/axi_interconnect_0/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/SR[0]                                                                                                                                                         |                3 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/masked_write_buff_we[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                7 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                           | m3_for_arty_a7_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                               |                4 |             16 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                                              |                                                                                                                                                                                                                                                                                  |                2 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/axi_interconnect_0/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/SR[0]                                                                                                                                                         |                3 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/send_line_data_0/inst/send_line_data_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                              | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/send_line_data_0/inst/send_line_data_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                      |                2 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/icount_out_reg[7]                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                3 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/base_addr_en[1]                                                                                                                                                                                            | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/region_attrs_xn_reg                                                                                                                                                                  |                3 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                3 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/base_addr_reg[8]_2[0]                                                                                                                                                                                      | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/base_addr_reg[30]                                                                                                                                                                    |                4 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/SR[0]                                                                                                                                                         |                3 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/send_line_data_0/inst/send_line_data_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                              | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/send_line_data_0/inst/send_line_data_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                      |                1 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                           | m3_for_arty_a7_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                               |                4 |             16 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                                                           | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__2_n_0                                                                                                                               |                2 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/SR[0]                                                                                                                                                         |                4 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                           | m3_for_arty_a7_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                               |                4 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0_en_clk         |                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                1 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_atb_fifo1/fifo_data_we_0                                                                                                                                                                                                                   | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_atb_fifo1/fifo_data1_reg[5]_0                                                                                                                                                                      |                2 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                                                      | m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                         |                1 |             16 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                                    | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                               |                2 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/shared_rwdata0_we                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                5 |             16 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/base_addr_reg[8]_0[0]                                                                                                                                                                                      | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/vto_tbloff_reg[12]_0                                                                                                                                                                 |                2 |             16 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                           | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                          |                4 |             18 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                       | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                          |                3 |             18 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[8]_0[0]                                                                                                             |                                                                                                                                                                                                                                                                                  |                3 |             18 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                      |                                                                                                                                                                                                                                                                                  |                2 |             18 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                   | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                           |                2 |             18 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                   | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                           |                4 |             18 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                            | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                           |                3 |             18 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                            |                                                                                                                                                                                                                                                                                  |                2 |             18 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                       |                3 |             18 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                                           | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                 |                3 |             18 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_fifo/u_itm_fifo_byte_0/data_1_reg[0]_3[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                2 |             18 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0][0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                4 |             18 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/SR[0]                                                                                                                                                                              |                4 |             18 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0][0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                3 |             18 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_fifo/u_itm_fifo_byte_4/final_we                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                5 |             18 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_fifo/u_itm_fifo_byte_3/final_we                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                3 |             18 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0][0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                4 |             18 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                              |                5 |             18 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                              |                5 |             18 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_fifo/u_itm_fifo_byte_0/data_1_reg[0]_1[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                3 |             18 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_fifo/u_itm_fifo_byte_0/data_1_reg[0]_0[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                3 |             18 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                              |                3 |             18 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/p_4_out                                                                                                                                                                            |                4 |             18 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                           | m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/sck_o                                                                                                                                                                                                      | m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ss_o[0]                                                                                                                                                            |                3 |             18 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/RD_PRI_REG.wr_starve_cnt_reg[8][0]                                                                                                                                                              | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SS[0]                                                                                                                                                 |                3 |             18 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                           | m3_for_arty_a7_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                                                                              | m3_for_arty_a7_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]                               |                4 |             18 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                                                                        |                3 |             18 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r[7]_i_1_n_0                                                                                                 |                3 |             18 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[data][31][0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                3 |             18 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0][0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                4 |             18 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0][0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                3 |             18 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_fifo/u_itm_fifo_byte_0/data_1[8]_i_1__3_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                3 |             18 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_fifo/u_itm_fifo_byte_0/data_0_we                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                3 |             18 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_fifo/u_itm_fifo_byte_0/final_we                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                3 |             18 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_fifo/u_itm_fifo_byte_0/data_0_reg[8]_3[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                2 |             18 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_fifo/u_itm_fifo_byte_0/data_1_reg[0]_2[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                2 |             18 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_fifo/u_itm_fifo_byte_0/data_0_reg[8]_2[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                3 |             18 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_fifo/u_itm_fifo_byte_0/data_0_reg[8]_0[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                3 |             18 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0][0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                5 |             18 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_fifo/u_itm_fifo_byte_2/final_we                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                4 |             18 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[data][31][1]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                5 |             18 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/E[0]                                                                                                                                                                                                                        | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/it_reg_ex_reg[7]                                                                                                                                                                     |                2 |             18 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_fifo/u_itm_fifo_byte_1/final_we                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                4 |             18 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/RD_PRI_REG.rd_starve_cnt_reg[8]_0[0]                                                                                                                                             | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SR[0]                                                                                                                                                 |                3 |             18 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_fifo/u_itm_fifo_byte_0/data_0_reg[8]_1[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                4 |             18 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                    | m3_for_arty_a7_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                        |                2 |             18 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                     | m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                         |                2 |             18 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                      | m3_for_arty_a7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                        |                3 |             18 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                                                                              | m3_for_arty_a7_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]                               |                3 |             18 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0][0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                4 |             18 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/int_curr_isr_reg[8]_0[0]                                                                                                                                                                                     | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/irq_en_reg_reg[5]_0                                                                                                                                                                  |                6 |             18 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/mb_reset                                                                                                                                                                                                               |                7 |             18 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_output_stage_ppb/fsr_min_reg[0][0]                                                                                                                                                                                          | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/irq_en_reg_reg[5]_0                                                                                                                                                                  |                5 |             18 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0][0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                5 |             18 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_emit/emit_we                                                                                                                                                                                                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_if/haddr_reg[11]_0                                                                                                                                                                             |                4 |             18 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_de_2_ex_en                                                                                                                                                                                                              | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/flags_ex_reg[0]_0                                                                                                                                                                    |                6 |             18 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0][0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                4 |             18 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0][0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                4 |             18 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0][0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                6 |             18 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0][0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                5 |             18 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0][0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                5 |             18 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0][0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                5 |             18 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                3 |             18 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0][0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                5 |             18 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/lsu_flag_wr_ex                                                                                                                                                                                                              | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_wr_isr_reg_0                                                                                                                                                                     |                2 |             18 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0][0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                4 |             18 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0][0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                4 |             18 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                               |                3 |             18 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0][0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                5 |             18 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                 |                3 |             18 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0][0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                5 |             18 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0][0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                4 |             18 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0][0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                5 |             18 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0][0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                5 |             18 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/Vertical_Projection_0/inst/hcount_l1_r                                                                                                                                                                                                                                                  | m3_for_arty_a7_i/ov5640/LPR_PROJ/Vertical_Projection_0/inst/hcount_l1_r[9]_i_3_n_0                                                                                                                                                                                               |                3 |             20 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                                                     | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                  |                3 |             20 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                      |                4 |             20 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                               |                4 |             20 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                   |                6 |             20 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                             |                3 |             20 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                           |                4 |             20 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                          |                4 |             20 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                           | m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/SHIFT_TX_REG_24_BIT_GEN.Tx_Data_d1_reg[8]_0                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                7 |             20 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/binary_image_swell_0/inst/U_LINE3X3/HDL1.buffer_inst[0].line_inst/fifo_linebuffer/waddr_reg[0]_1[0]                                                                                                                                                                                     | m3_for_arty_a7_i/ov5640/LPR_PROJ/binary_image_swell_0/inst/U_LINE3X3/HDL1.buffer_inst[0].line_inst/fifo_linebuffer/raddr_reg[0]_1                                                                                                                                                |                3 |             20 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                3 |             20 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_apb_if/packet_count_reg[0]                                                                                                                                                                                                                 | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_tpiu_formatter/format_frame_data_reg[0]_0                                                                                                                                                                   |                3 |             20 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                2 |             20 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/send_line_data_0/inst/send_line_data_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                      |                5 |             20 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                        |                4 |             20 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/stick_count_we                                                                                                                                                                                                               | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/irq_en_reg_reg[2]_0                                                                                                                                                                  |                7 |             20 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/m_payload_i_reg[0][0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                3 |             20 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/slv_state_enable                                                                                                                                                                                                                      | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/ppb_rd_reg_0                                                                                                                                                                    |                5 |             20 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                2 |             20 |
|  cmos_pclk_i_0_IBUF_BUFG                                                                              |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/OV_Sensor_ML_2/inst/cmos_decode_u0/cmos_fps[3]_i_1_n_0                                                                                                                                                                                                   |                3 |             20 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_emit/emit_state_we                                                                                                                                                                                                                     | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_if/haddr_reg[11]_0                                                                                                                                                                             |                4 |             20 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                                                                                                                     | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                                      |                5 |             20 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_ppb_ahb_to_apb/ppb_pseltpiu                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                5 |             20 |
|  DAPLink_tri_o_IBUF_BUFG[15]                                                                          | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlStatEn                                                                                                                                                                                                                            | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DBGDOReg_reg_0                                                                                                                                                                                |                2 |             20 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/lsu_isld_wr_reg[0]                                                                                                                                                                                               | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/it_reg_ex_reg[7]                                                                                                                                                                     |                5 |             20 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/FSM_onehot_state[13]_i_1_n_0                                                                                                                                                                             | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/rf_rd_b_data_ex_reg[3]                                                                                                                                                               |                6 |             20 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_de_2_ex_en                                                                                                                                                                                                              | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/flags_ex_reg[4]                                                                                                                                                                      |                4 |             20 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/swell_etch/binary_image_etch_0/inst/U_LINE3X3/HDL1.buffer_inst[0].line_inst/cnt                                                                                                                                                                                                         | m3_for_arty_a7_i/ov5640/LPR_PROJ/swell_etch/binary_image_etch_0/inst/U_LINE3X3/HDL1.buffer_inst[2].line_inst/fifo_linebuffer/raddr_reg[0]_0                                                                                                                                      |                4 |             22 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/swell_etch/binary_image_etch_1/inst/U_LINE3X3/HDL1.buffer_inst[0].line_inst/fifo_linebuffer/E[0]                                                                                                                                                                                        | m3_for_arty_a7_i/ov5640/LPR_PROJ/swell_etch/binary_image_etch_1/inst/U_LINE3X3/HDL1.buffer_inst[2].line_inst/fifo_linebuffer/raddr_reg[0]_0                                                                                                                                      |                3 |             22 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/swell_etch/binary_image_etch_1/inst/U_LINE3X3/HDL1.buffer_inst[0].line_inst/cnt                                                                                                                                                                                                         | m3_for_arty_a7_i/ov5640/LPR_PROJ/swell_etch/binary_image_etch_1/inst/U_LINE3X3/HDL1.buffer_inst[2].line_inst/fifo_linebuffer/raddr_reg[0]_0                                                                                                                                      |                3 |             22 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]                               |                4 |             22 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                   |                5 |             22 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5                                           | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0                                                                                                                                    |                6 |             22 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/daplink_if_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                               |                6 |             22 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                          |                5 |             22 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                        |                5 |             22 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/bus2ip_reset_ipif4_inverted                                                                                                                                                                    |                4 |             22 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                            |                5 |             22 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/lcd_spi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                               |                4 |             22 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                       |                4 |             22 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                       |                5 |             22 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_2_n_0                                                                                                                                         | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                  |                7 |             22 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/LPR_PROJ/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                            |                5 |             22 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_etmintf/emit_int_trace                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |                4 |             22 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                3 |             22 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                4 |             22 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                4 |             22 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                3 |             22 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                4 |             22 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                4 |             22 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                3 |             22 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                3 |             22 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                2 |             22 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                3 |             22 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                3 |             22 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                2 |             22 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                2 |             22 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                3 |             22 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                4 |             22 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                2 |             22 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                  |                5 |             22 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                                                  |                2 |             22 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2_1                                                                                                                                                |                2 |             22 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__0_n_0                            | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                               |                2 |             22 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/LPR_PROJ/rgb2ycbcr_1/inst/sign_cr_carry__1_n_7                                                                                                                                                                                                           |                3 |             22 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/LPR_PROJ/rgb2ycbcr_1/inst/sign_cb_carry__1_n_7                                                                                                                                                                                                           |                3 |             22 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/LPR_PROJ/rgb2ycbcr_0/inst/sign_cr_carry__1_n_7                                                                                                                                                                                                           |                4 |             22 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/LPR_PROJ/rgb2ycbcr_0/inst/sign_cb_carry__1_n_7                                                                                                                                                                                                           |                3 |             22 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_5/digital_recognition_4/inst/rd_y_en                                                                                                                                                                                                                                | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_5/digital_recognition_4/inst/fifo_y_inst/waddr_reg[10]_0                                                                                                                                                                    |                4 |             22 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_5/digital_recognition_4/inst/wr_y_en_reg_n_0                                                                                                                                                                                                                        | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_5/digital_recognition_4/inst/fifo_y_inst/waddr_reg[10]_0                                                                                                                                                                    |                3 |             22 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_2/digital_recognition_1/inst/rd_y_en                                                                                                                                                                                                                                | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_2/digital_recognition_1/inst/fifo_y_inst/waddr_reg[10]_0                                                                                                                                                                    |                4 |             22 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_1/digital_recognition_0/inst/rd_y_en                                                                                                                                                                                                                                | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_1/digital_recognition_0/inst/fifo_y_inst/waddr_reg[10]_0                                                                                                                                                                    |                3 |             22 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_1/digital_recognition_0/inst/wr_y_en_reg_n_0                                                                                                                                                                                                                        | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_1/digital_recognition_0/inst/fifo_y_inst/waddr_reg[10]_0                                                                                                                                                                    |                3 |             22 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_2/digital_recognition_1/inst/wr_y_en_reg_n_0                                                                                                                                                                                                                        | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_2/digital_recognition_1/inst/fifo_y_inst/waddr_reg[10]_0                                                                                                                                                                    |                4 |             22 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_3/digital_recognition_2/inst/rd_y_en                                                                                                                                                                                                                                | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_3/digital_recognition_2/inst/fifo_y_inst/waddr_reg[10]_0                                                                                                                                                                    |                4 |             22 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_3/digital_recognition_2/inst/wr_y_en_reg_n_0                                                                                                                                                                                                                        | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_3/digital_recognition_2/inst/fifo_y_inst/waddr_reg[10]_0                                                                                                                                                                    |                3 |             22 |
|  cmos_pclk_i_0_IBUF_BUFG                                                                              |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                    |                5 |             22 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_4/digital_recognition_3/inst/rd_y_en                                                                                                                                                                                                                                | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_4/digital_recognition_3/inst/fifo_y_inst/waddr_reg[10]_0                                                                                                                                                                    |                5 |             22 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_4/digital_recognition_3/inst/wr_y_en_reg_n_0                                                                                                                                                                                                                        | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_4/digital_recognition_3/inst/fifo_y_inst/waddr_reg[10]_0                                                                                                                                                                    |                4 |             22 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/binary_image_etch_0/inst/U_LINE3X3/HDL1.buffer_inst[0].line_inst/fifo_linebuffer/E[0]                                                                                                                                                                                                   | m3_for_arty_a7_i/ov5640/LPR_PROJ/binary_image_etch_0/inst/U_LINE3X3/HDL1.buffer_inst[2].line_inst/fifo_linebuffer/raddr_reg[0]_0                                                                                                                                                 |                4 |             22 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/binary_image_etch_0/inst/U_LINE3X3/HDL1.buffer_inst[0].line_inst/cnt                                                                                                                                                                                                                    | m3_for_arty_a7_i/ov5640/LPR_PROJ/binary_image_etch_0/inst/U_LINE3X3/HDL1.buffer_inst[2].line_inst/fifo_linebuffer/raddr_reg[0]_0                                                                                                                                                 |                4 |             22 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/binary_image_swell_0/inst/U_LINE3X3/HDL1.buffer_inst[0].line_inst/cnt                                                                                                                                                                                                                   | m3_for_arty_a7_i/ov5640/LPR_PROJ/binary_image_swell_0/inst/U_LINE3X3/HDL1.buffer_inst[2].line_inst/fifo_linebuffer/raddr_reg[0]_0                                                                                                                                                |                4 |             22 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/binary_image_swell_0/inst/U_LINE3X3/HDL1.buffer_inst[0].line_inst/cnt_reg[10]_0[0]                                                                                                                                                                                                      | m3_for_arty_a7_i/ov5640/LPR_PROJ/binary_image_swell_0/inst/U_LINE3X3/HDL1.buffer_inst[2].line_inst/fifo_linebuffer/raddr_reg[0]_0                                                                                                                                                |                4 |             22 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/swell_etch/binary_image_etch_0/inst/U_LINE3X3/HDL1.buffer_inst[0].line_inst/fifo_linebuffer/E[0]                                                                                                                                                                                        | m3_for_arty_a7_i/ov5640/LPR_PROJ/swell_etch/binary_image_etch_0/inst/U_LINE3X3/HDL1.buffer_inst[2].line_inst/fifo_linebuffer/raddr_reg[0]_0                                                                                                                                      |                4 |             22 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/Vertical_Projection8_0/inst/hcount_l5_r                                                                                                                                                                                                                                                 | m3_for_arty_a7_i/ov5640/LPR_PROJ/Vertical_Projection8_0/inst/hcount_l4_r[11]_i_2_n_0                                                                                                                                                                                             |                3 |             24 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/Vertical_Projection8_0/inst/hcount_r8_r                                                                                                                                                                                                                                                 | m3_for_arty_a7_i/ov5640/LPR_PROJ/Vertical_Projection8_0/inst/hcount_l4_r[11]_i_2_n_0                                                                                                                                                                                             |                4 |             24 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_we                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                6 |             24 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                                     | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                   |                5 |             24 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/HVcount_1/inst/vcount_r                                                                                                                                                                                                                                                                 | m3_for_arty_a7_i/ov5640/LPR_PROJ/HVcount_1/inst/hcount_r[11]_i_2_n_0                                                                                                                                                                                                             |                4 |             24 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                                | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                  |                4 |             24 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                     | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                   |                4 |             24 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/HVcount_0/inst/vcount_r                                                                                                                                                                                                                                                                 | m3_for_arty_a7_i/ov5640/LPR_PROJ/HVcount_0/inst/hcount_r[11]_i_2_n_0                                                                                                                                                                                                             |                5 |             24 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                     | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                   |                4 |             24 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/Vertical_Projection_0/inst/vcount_r1_r                                                                                                                                                                                                                                                  | m3_for_arty_a7_i/ov5640/LPR_PROJ/Vertical_Projection_0/inst/hcount_l1_r[9]_i_3_n_0                                                                                                                                                                                               |                3 |             24 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                     | m3_for_arty_a7_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                       |                2 |             24 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/display_lpr_boundary_0/inst/rgb_r[23]_i_2_n_0                                                                                                                                                                                    |                3 |             24 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/s_sc_valid                                                                                                                                               | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                   |                6 |             24 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                4 |             24 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                    | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                  |                4 |             24 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                                                 | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                  |                4 |             24 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                                                 | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                  |                6 |             24 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                    | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                  |                4 |             24 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                4 |             24 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                4 |             24 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               12 |             24 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbSync/uSyncBusAbort/Buscnt_cdc_check_reg[11][0]                                                                                                                                                                                                | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/ppb_rd_reg_0                                                                                                                                                                    |                5 |             24 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/Vertical_Projection_0/inst/vcount_l1_r                                                                                                                                                                                                                                                  | m3_for_arty_a7_i/ov5640/LPR_PROJ/Vertical_Projection_0/inst/hcount_l1_r[9]_i_3_n_0                                                                                                                                                                                               |                3 |             24 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/Vertical_Projection_0/inst/hcount_r1_r                                                                                                                                                                                                                                                  | m3_for_arty_a7_i/ov5640/LPR_PROJ/Vertical_Projection_0/inst/hcount_l1_r[9]_i_3_n_0                                                                                                                                                                                               |                4 |             24 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/LPR_PROJ/HVcount_0/inst/hcount_r[11]_i_2_n_0                                                                                                                                                                                                             |                3 |             24 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                4 |             24 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/Vertical_Projection8_0/inst/hcount_r5_r                                                                                                                                                                                                                                                 | m3_for_arty_a7_i/ov5640/LPR_PROJ/Vertical_Projection8_0/inst/hcount_l4_r[11]_i_2_n_0                                                                                                                                                                                             |                3 |             24 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                3 |             24 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                      | m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                        |                4 |             24 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_rep[3]_i_1_n_0                                         | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                               |                3 |             24 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                4 |             24 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/Vertical_Projection8_0/inst/hcount_r4_r                                                                                                                                                                                                                                                 | m3_for_arty_a7_i/ov5640/LPR_PROJ/Vertical_Projection8_0/inst/hcount_l4_r[11]_i_2_n_0                                                                                                                                                                                             |                3 |             24 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/sp_offset_sel_ex_reg[1][0]                                                                                                                                                                                   | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/flags_ex_reg[0]_0                                                                                                                                                                    |                5 |             24 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                4 |             24 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_5/digital_recognition_4/inst/y_cnt[11]_i_1_n_0                                                                                                                                                                                                                      | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_5/digital_recognition_4/inst/fifo_y_inst/waddr_reg[10]_0                                                                                                                                                                    |                3 |             24 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/Vertical_Projection8_0/inst/hcount_l4_r                                                                                                                                                                                                                                                 | m3_for_arty_a7_i/ov5640/LPR_PROJ/Vertical_Projection8_0/inst/hcount_l4_r[11]_i_2_n_0                                                                                                                                                                                             |                3 |             24 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/Vertical_Projection_0/inst/i[11]_i_1_n_0                                                                                                                                                                                                                                                | m3_for_arty_a7_i/ov5640/LPR_PROJ/Vertical_Projection_0/inst/hcount_l1_r[9]_i_3_n_0                                                                                                                                                                                               |                5 |             24 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/Vertical_Projection8_0/inst/hcount_l2_r                                                                                                                                                                                                                                                 | m3_for_arty_a7_i/ov5640/LPR_PROJ/Vertical_Projection8_0/inst/hcount_l1_r[11]_i_2_n_0                                                                                                                                                                                             |                4 |             24 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5                                           | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature                                                                                                                                                                              | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                           |                4 |             24 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/LPR_PROJ/HVcount_1/inst/hcount_r[11]_i_2_n_0                                                                                                                                                                                                             |                3 |             24 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/count_r_reg[3]                                                                                                                                                                                    | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                   |                4 |             24 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/count_r_reg[3]                                                                                                                                                                                    | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                   |                5 |             24 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                               | m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]                              |                4 |             24 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                                     | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                   |                7 |             24 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                3 |             24 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/Vertical_Projection8_0/inst/hcount_l6_r                                                                                                                                                                                                                                                 | m3_for_arty_a7_i/ov5640/LPR_PROJ/Vertical_Projection8_0/inst/hcount_l4_r[11]_i_2_n_0                                                                                                                                                                                             |                3 |             24 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/Vertical_Projection8_0/inst/hcount_l1_r                                                                                                                                                                                                                                                 | m3_for_arty_a7_i/ov5640/LPR_PROJ/Vertical_Projection8_0/inst/hcount_l1_r[11]_i_2_n_0                                                                                                                                                                                             |                3 |             24 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/Vertical_Projection8_0/inst/hcount_l3_r                                                                                                                                                                                                                                                 | m3_for_arty_a7_i/ov5640/LPR_PROJ/Vertical_Projection8_0/inst/hcount_l1_r[11]_i_2_n_0                                                                                                                                                                                             |                4 |             24 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                4 |             24 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/Vertical_Projection8_0/inst/hcount_r1_r                                                                                                                                                                                                                                                 | m3_for_arty_a7_i/ov5640/LPR_PROJ/Vertical_Projection8_0/inst/hcount_l1_r[11]_i_2_n_0                                                                                                                                                                                             |                5 |             24 |
|  DAPLink_tri_o_IBUF_BUFG[15]                                                                          | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCntEn                                                                                                                                                                                                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DBGDOReg_reg_0                                                                                                                                                                                |                6 |             24 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_1/digital_recognition_0/inst/y_cnt[11]_i_1_n_0                                                                                                                                                                                                                      | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_1/digital_recognition_0/inst/fifo_y_inst/waddr_reg[10]_0                                                                                                                                                                    |                3 |             24 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/Vertical_Projection8_0/inst/hcount_l7_r                                                                                                                                                                                                                                                 | m3_for_arty_a7_i/ov5640/LPR_PROJ/Vertical_Projection8_0/inst/hcount_l4_r[11]_i_2_n_0                                                                                                                                                                                             |                4 |             24 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/Hcount_Send_0/inst/Hcount_Send_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                                                                                                        | m3_for_arty_a7_i/ov5640/LPR_PROJ/Hcount_Send_0/inst/Hcount_Send_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                                         |                6 |             24 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_2/digital_recognition_1/inst/y_cnt[11]_i_1_n_0                                                                                                                                                                                                                      | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_2/digital_recognition_1/inst/fifo_y_inst/waddr_reg[10]_0                                                                                                                                                                    |                6 |             24 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/bus2ip_reset_ipif_inverted                                                                                                                                                                     |                3 |             24 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/Vertical_Projection8_0/inst/hcount_l8_r                                                                                                                                                                                                                                                 | m3_for_arty_a7_i/ov5640/LPR_PROJ/Vertical_Projection8_0/inst/hcount_l4_r[11]_i_2_n_0                                                                                                                                                                                             |                2 |             24 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_rep[3]_i_1__1_n_0                                      | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                               |                2 |             24 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                                                                    |                                                                                                                                                                                                                                                                                  |                2 |             24 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                4 |             24 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_3/digital_recognition_2/inst/y_cnt[11]_i_1_n_0                                                                                                                                                                                                                      | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_3/digital_recognition_2/inst/fifo_y_inst/waddr_reg[10]_0                                                                                                                                                                    |                4 |             24 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_rep[3]_i_1__0_n_0                                      | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                               |                2 |             24 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                     | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                   |                4 |             24 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                                                       | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/samp_edge_cnt0_r_reg[11]                                                                                                                                                        |                3 |             24 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                                               | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/samp_edge_cnt0_r_reg[11]                                                                                                                                                        |                3 |             24 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_4/digital_recognition_3/inst/y_cnt[11]_i_1_n_0                                                                                                                                                                                                                      | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_4/digital_recognition_3/inst/fifo_y_inst/waddr_reg[10]_0                                                                                                                                                                    |                4 |             24 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/Vertical_Projection8_0/inst/hcount_r3_r                                                                                                                                                                                                                                                 | m3_for_arty_a7_i/ov5640/LPR_PROJ/Vertical_Projection8_0/inst/hcount_l1_r[11]_i_2_n_0                                                                                                                                                                                             |                2 |             24 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                4 |             24 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_rep[3]_i_1__2_n_0                                      | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                               |                2 |             24 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/rgb2vga_0/U0/int_pData[23]_i_1_n_0                                                                                                                                                                                                                       |               10 |             24 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_ce                                                                                                                                                                                                                                                 | m3_for_arty_a7_i/ov5640/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0                                                                                                                                                                                             |                3 |             24 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count058_out__0                                                                                                                                                                                                                                      | m3_for_arty_a7_i/ov5640/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0                                                                                                                                                                                             |                3 |             24 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/Vertical_Projection8_0/inst/vcount_r1_r                                                                                                                                                                                                                                                 | m3_for_arty_a7_i/ov5640/LPR_PROJ/Vertical_Projection8_0/inst/hcount_l1_r[11]_i_2_n_0                                                                                                                                                                                             |                4 |             24 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/Vertical_Projection8_0/inst/vcount_l1_r                                                                                                                                                                                                                                                 | m3_for_arty_a7_i/ov5640/LPR_PROJ/Vertical_Projection8_0/inst/hcount_l1_r[11]_i_2_n_0                                                                                                                                                                                             |                3 |             24 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/Vertical_Projection8_0/inst/i[11]_i_1_n_0                                                                                                                                                                                                                                               | m3_for_arty_a7_i/ov5640/LPR_PROJ/Vertical_Projection8_0/inst/frame_cnt[2]_i_2_n_0                                                                                                                                                                                                |                4 |             24 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/LPR_PROJ/display_0/inst/rgb_r[23]_i_2_n_0                                                                                                                                                                                                                |                3 |             24 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/Vertical_Projection8_0/inst/hcount_r2_r                                                                                                                                                                                                                                                 | m3_for_arty_a7_i/ov5640/LPR_PROJ/Vertical_Projection8_0/inst/hcount_l1_r[11]_i_2_n_0                                                                                                                                                                                             |                4 |             24 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/Vertical_Projection8_0/inst/hcount_r7_r                                                                                                                                                                                                                                                 | m3_for_arty_a7_i/ov5640/LPR_PROJ/Vertical_Projection8_0/inst/hcount_l4_r[11]_i_2_n_0                                                                                                                                                                                             |                3 |             24 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/Vertical_Projection8_0/inst/hcount_r6_r                                                                                                                                                                                                                                                 | m3_for_arty_a7_i/ov5640/LPR_PROJ/Vertical_Projection8_0/inst/hcount_l4_r[11]_i_2_n_0                                                                                                                                                                                             |                3 |             24 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                4 |             24 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/m_payload_i_reg[0]_10[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                5 |             26 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/m_payload_i_reg[0]_11[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                4 |             26 |
|  DAPLink_tri_o_IBUF_BUFG[15]                                                                          | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSelEn                                                                                                                                                                                                                               | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DBGDOReg_reg_0                                                                                                                                                                                |                4 |             26 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/fe_address_reg[31][0]                                                                                                                                                                                    | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/flags_ex_reg[0]_0                                                                                                                                                                    |               12 |             26 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                2 |             26 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_immed_we                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                4 |             26 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we                                                                                                                                                                                            | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/irq_en_reg_reg[5]_0                                                                                                                                                                  |                5 |             26 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                      |                8 |             26 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                           |                5 |             26 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                5 |             26 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                2 |             26 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                4 |             26 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[3]                                                                                                                                          | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                                                        |                2 |             26 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                                                                 | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/SS[0]                                                                                                                                                                       |                7 |             26 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/areset_r                                                                                                        |                6 |             26 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[12].reg_slice_mi/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                2 |             26 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/E[0]                                                                                                                                 | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_RST_MODULE/prmry_reset2_2                                                                                                                                                                                                                |                4 |             26 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                            |                5 |             26 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/vert_count_reg[12][0]                                                                                                                                                                                                            | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                                                        |                4 |             26 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/addr_adder_in2_ex_reg[31]_2[0]                                                                                                                                                                               | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_wr_isr_reg_0                                                                                                                                                                     |                6 |             26 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                           |                7 |             26 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt                                                                                                                                                                                                                                                    | m3_for_arty_a7_i/ov5640/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0                                                                                                                                                                                                 |                4 |             26 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_output_stage_ppb/actv_state_reg[16]_0[0]                                                                                                                                                                                    | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/irq_en_reg_reg[2]_0                                                                                                                                                                  |               11 |             26 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[2]                                                                                                                                          | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_RST_MODULE/prmry_reset2_2                                                                                                                                                                                                                |                2 |             26 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                                                                   | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_clr_dqual_reg                                                                                                                                                       |                4 |             26 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[11].reg_slice_mi/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                3 |             26 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                     |                5 |             26 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/E[0]              | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0][0]                                                                                                                                              |                6 |             28 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                       | m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                           |                3 |             28 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_apb_if/prg_baud_div_we                                                                                                                                                                                                                     | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_atb_fifo1/fifo_data1_reg[5]_0                                                                                                                                                                      |                4 |             28 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                     | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                             |                5 |             28 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5                                           | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0                                                                                                                                                                                                   | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_RST_MODULE/GEN_LINEBUF_NO_SOF.vsize_counter_reg[12][0]                                                                                                                                                                                   |                5 |             28 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/stick_count_we                                                                                                                                                                                                               | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/slp_sleep_type_reg[0]_0                                                                                                                                                              |                8 |             28 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                         |                6 |             28 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_int                                                                                                                                                           |                5 |             28 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_trace_out/baud_count_we                                                                                                                                                                                                                    | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_tpiu_formatter/format_frame_data_reg[0]_0                                                                                                                                                                   |                5 |             28 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5                                           | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_1_n_0                                                                                                                                                               | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_RST_MODULE/GEN_LINEBUF_NO_SOF.vsize_counter_reg[12][0]                                                                                                                                                                                   |                5 |             28 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                    | m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                        |                2 |             28 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                  |               10 |             28 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/areset_r                                                                                                           |                6 |             28 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_int                                                                                                                                                           |                7 |             28 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]                              |                4 |             28 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.mux_resp_single_thread/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                5 |             28 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.mux_resp_single_thread/E[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                5 |             28 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/apb_paddr_reg[19][0]                                                                                                                                                                                             | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_fifo/u_itm_fifo_byte_3/read_pointer_reg[0]_0                                                                                                                                                   |                5 |             28 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                              | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                             |                5 |             28 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_if/haddr_reg[11]_0                                                                                                                                                                             |                9 |             30 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                4 |             30 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                4 |             30 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                5 |             30 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                4 |             30 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                4 |             30 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                5 |             30 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]                                                                                         |                5 |             30 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                6 |             30 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                4 |             30 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_iodelay_ctrl/AS[0]                                                                                                                                                                                  |                3 |             30 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                5 |             30 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                5 |             30 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]                               |                5 |             30 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]                |                5 |             30 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]                  |                5 |             30 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                4 |             30 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                6 |             30 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                      | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                     |                6 |             30 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                             | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                     |                6 |             30 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_onehot_fine_adj_state_r[15]_i_2_n_0                                                                                               | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                  |                8 |             30 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_emit/FSM_onehot_emit_state_reg[0]_0                                                                                                                                                            |               13 |             30 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]                               |                6 |             32 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                     | m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                       |                4 |             32 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[0]_i_1_n_0                                                                                                                                                                  | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                                                                                                               |                4 |             32 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                5 |             32 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                                                   | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                       |                4 |             32 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                        | m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                          |                3 |             32 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[5]                                                                                                                                          | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                                                        |                2 |             32 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                3 |             32 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_if/ahb_we                                                                                                                                                                                                                              | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_if/haddr_reg[11]_0                                                                                                                                                                             |                6 |             32 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/mc_app_wdf_mask_reg_reg[0]                                                                                                                                                                             | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                  |                5 |             32 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[3]                                                                                                                                          | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_RST_MODULE/prmry_reset2_2                                                                                                                                                                                                                |                3 |             32 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                                                       | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                                                                                                               |                4 |             32 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                4 |             32 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/pointer_ram.pointer_we                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                2 |             32 |
|  cmos_pclk_i_0_IBUF_BUFG                                                                              | m3_for_arty_a7_i/ov5640/OV_Sensor_ML_2/inst/cmos_decode_u0/rgb565_o[15]_i_1_n_0                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                5 |             32 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0                                               |                2 |             32 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                                                       | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                                                                                                               |                4 |             32 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_ce                                                                                                                                                                                                                                                 | m3_for_arty_a7_i/ov5640/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                                                                                                                                                         |                3 |             32 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5                                           | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0                                                                                                                                                     | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/SR[0]                                                                                                                                                                         |                6 |             32 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/capture_pc_sample                                                                                                                                                                                            | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/pc_packet_data_reg[31]                                                                                                                                                                  |                6 |             32 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                                                    | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/SS[0]                                                                                                                                                                       |                4 |             32 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[4]                                                                                                                                          | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_RST_MODULE/prmry_reset2_2                                                                                                                                                                                                                |                3 |             32 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                       |                                                                                                                                                                                                                                                                                  |                2 |             32 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/SS[0]                                                                                                                                                                       |                4 |             32 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                               |                8 |             32 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_if/p_31_in                                                                                                                                                                                                                             | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_if/haddr_reg[11]_0                                                                                                                                                                             |                6 |             32 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                3 |             32 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                                         | m3_for_arty_a7_i/axi_gpio_1/U0/bus2ip_reset                                                                                                                                                                                                                                      |                6 |             32 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                           | m3_for_arty_a7_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                       |                                                                                                                                                                                                                                                                                  |                2 |             32 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                   |                                                                                                                                                                                                                                                                                  |                2 |             32 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                       |                5 |             32 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                7 |             32 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[4]                                                                                                                                          | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                                                        |                3 |             32 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                          |                5 |             32 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                5 |             32 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                6 |             32 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_rf_rd_c_addr_ex_reg[0]_0[0]                                                                                                                                                                    | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/it_reg_ex_reg[7]                                                                                                                                                                     |                4 |             32 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/ppb_en                                                                                                                                                                                                                  | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/ppb_rd_reg_0                                                                                                                                                                    |                7 |             32 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLOUT0_ND_G1.READ_REG_GEN[0].reg1_reg[24]_0                                                                                                                                                    |                3 |             32 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                           | m3_for_arty_a7_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                       | m3_for_arty_a7_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                          |                5 |             34 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                           | m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                   | m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]                  |                6 |             34 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                           | m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                | m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]                               |                7 |             34 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/fe_address_reg[31][0]                                                                                                                                                                                    | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_wr_isr_reg_0                                                                                                                                                                     |               15 |             34 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                5 |             34 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                | m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]                               |                5 |             34 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                       | m3_for_arty_a7_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                          |                7 |             34 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                           | m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                 | m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]                |                6 |             34 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/m_payload_i_reg[0]_3[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |                5 |             34 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                   | m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]                  |                7 |             34 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                  |                8 |             34 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                3 |             34 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                5 |             34 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/buf_we_reg[3]_0[0]                                                                                                                                                                                               | m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/mb_reset                                                                                                                                                                                                               |                5 |             34 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/ahb_write                                                                                                                                                                                                        | m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/mb_reset                                                                                                                                                                                                               |                5 |             34 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state                                                                                                                                                                                      | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/irq_en_reg_reg[5]_0                                                                                                                                                                  |                6 |             34 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                 | m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]                |                6 |             34 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                                                 | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                  |                7 |             36 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/I2C_OV5640_Init_RGB5_0/inst/lut_index_rep[8]_i_1_n_0                                                                                                                                                                                                                                             | m3_for_arty_a7_i/ov5640/I2C_OV5640_Init_RGB5_0/inst/u_I2C_Controller/i2c_bit_reg_0                                                                                                                                                                                               |                3 |             36 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                  |                5 |             36 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                                                 | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                  |                8 |             36 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                           | m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/SPI_24_WRAP_ADDR_REG_GEN.spi_addr_wrap_reg[20]                                                                                                                                      | m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                            |                6 |             36 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                           | m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                    | m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                         |                8 |             36 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/locked                                                                                                                                                                                                                                                                 | m3_for_arty_a7_i/ov5640/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                  |                8 |             38 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                               |                9 |             38 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/alu_de_2_ex_en                                                                                                                                                                                       | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/flags_ex_reg[4]                                                                                                                                                                      |                8 |             38 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/bus2ip_reset_ipif_inverted                                                                                                                                                                         |                6 |             38 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                                                   |                                                                                                                                                                                                                                                                                  |                3 |             38 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                                 | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/SS[0]                                                                                                                                                                       |                3 |             38 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/dwt_ctrl[22]_i_1_n_0                                                                                                                                                                                                            | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_emit/FSM_onehot_emit_state_reg[0]_0                                                                                                                                                            |               13 |             38 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_immed_we                                                                                                                                                                                       | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_immed_ex_reg[31]                                                                                                                                       |                5 |             38 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/bus2ip_reset_ipif_inverted                                                                                                                                                                                      |                5 |             38 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/capture_pc_sample                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                8 |             38 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/bus2ip_reset_ipif_inverted                                                                                                                                                                       |                5 |             38 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/bus2ip_reset_ipif_inverted                                                                                                                                                                                      |                6 |             38 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                     |                6 |             40 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_tra_reg_reg[12]                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                9 |             40 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/OV_Sensor_ML_2/inst/nolabel_line82/clear                                                                                                                                                                                                                 |                5 |             40 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_single_thread.active_target_hot_reg[0]                                                                                                                                                                                          | m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                       |                7 |             40 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/gen_single_thread.active_region_reg[0][0]                                                                                                                                                            | m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                       |                4 |             40 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/region_srd_reg[4]                                                                                                                                                                    |               13 |             40 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_ts/ts_count_we                                                                                                                                                                                                                         | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_ts/ts_count[20]_i_1_n_0                                                                                                                                                                        |                6 |             42 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/ram_rd_en_i                                                                                                                                                  | m3_for_arty_a7_i/ov5640/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]                                                                                        |                6 |             42 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5                                           | m3_for_arty_a7_i/ov5640/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/ram_rd_en_i                                                                                                                                                   | m3_for_arty_a7_i/ov5640/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]                                                                                         |                6 |             42 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                 | m3_for_arty_a7_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                            |                6 |             42 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[0]                                                                                                                                          | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                                                        |                4 |             42 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/flags_ex_reg[4]                                                                                                                                                                      |               20 |             44 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg[0]                                                            | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg                                                      |                5 |             44 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/Vertical_Projection8_0/inst/h_raddr[9]_i_1_n_0                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/LPR_PROJ/Vertical_Projection8_0/inst/frame_cnt[2]_i_2_n_0                                                                                                                                                                                                |                7 |             44 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                           | m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/SHIFT_TX_REG_24_BIT_GEN.Tx_Data_d1_reg[8]_0                                                                                                                                         | m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                            |               10 |             44 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/dmacr_i_reg[1]                                                                                                                                               | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_RST_MODULE/prmry_reset2_2                                                                                                                                                                                                                |                5 |             44 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                6 |             44 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                  |               11 |             44 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/binary_image_swell_0/inst/U_LINE3X3/HDL1.buffer_inst[0].line_inst/fifo_linebuffer/E[0]                                                                                                                                                                                                  | m3_for_arty_a7_i/ov5640/LPR_PROJ/binary_image_swell_0/inst/U_LINE3X3/HDL1.buffer_inst[0].line_inst/fifo_linebuffer/raddr_reg[0]_1                                                                                                                                                |                7 |             44 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                                                 | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                             |                6 |             44 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                                         | m3_for_arty_a7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                      |                7 |             44 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                                                                   | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_reg                                        |                8 |             44 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_recongize_5thing_0/inst/char_recongize_5thing_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                                                                     | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_recongize_5thing_0/inst/char_recongize_5thing_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                      |                7 |             44 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/Vertical_Projection_0/inst/h_raddr[9]_i_1_n_0                                                                                                                                                                                                                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/Vertical_Projection_0/inst/hcount_l1_r[9]_i_3_n_0                                                                                                                                                                                               |                7 |             44 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/E[0]                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                       |               14 |             46 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                                       | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                       |                7 |             46 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/m_payload_i_reg[0]_5[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |                7 |             46 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                6 |             46 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                8 |             46 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                8 |             46 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_RST_MODULE/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0[0]                                                                                                                                                                      |                4 |             46 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]                               |                8 |             48 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/binary_image_swell_0/inst/data_out_en1                                                                                                                                                                                                                                                  | m3_for_arty_a7_i/ov5640/LPR_PROJ/binary_image_swell_0/inst/U_LINE3X3/HDL1.buffer_inst[1].line_inst/fifo_linebuffer/raddr_reg[0]_0                                                                                                                                                |                4 |             48 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                                                  | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                   |                9 |             48 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]                  |                7 |             48 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/LPR_PROJ/ycbcr_location_0/inst/binary_r[23]_i_2_n_0                                                                                                                                                                                                      |                4 |             48 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_fpb/fp_remap_remap[23]_i_1_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |               13 |             48 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_1/capture_single_0/inst/rgb_r[23]_i_2_n_0                                                                                                                                                                                   |                9 |             48 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/swell_etch/binary_image_etch_1/inst/data_out_en0                                                                                                                                                                                                                                        | m3_for_arty_a7_i/ov5640/LPR_PROJ/swell_etch/binary_image_etch_1/inst/data_out[23]_i_2_n_0                                                                                                                                                                                        |                3 |             48 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_3/capture_single_2/inst/rgb_r[23]_i_2_n_0                                                                                                                                                                                   |                7 |             48 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/v_axi4s_vid_out_0/inst/SYNC_INST/E[0]                                                                                                                                                                                                                                                            | m3_for_arty_a7_i/ov5640/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                                                   |                5 |             48 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/swell_etch/binary_image_etch_0/inst/data_out_en0                                                                                                                                                                                                                                        | m3_for_arty_a7_i/ov5640/LPR_PROJ/swell_etch/binary_image_etch_0/inst/data_out[23]_i_2_n_0                                                                                                                                                                                        |                6 |             48 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_5/capture_single_4/inst/rgb_r[23]_i_2_n_0                                                                                                                                                                                   |                7 |             48 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5                                           | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                                                                        |                                                                                                                                                                                                                                                                                  |                3 |             48 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                                                  | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                   |               10 |             48 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_4/capture_single_3/inst/rgb_r[23]_i_2_n_0                                                                                                                                                                                   |                8 |             48 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]                |                8 |             48 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                           | m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/wrap_around_reg_n_0                                                                                                                                                                                        | m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                            |               13 |             48 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                                                 | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                  |                9 |             48 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/E[0]                                                                                                                                                                                      | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                   |                9 |             48 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/binary_image_etch_0/inst/data_out_en0                                                                                                                                                                                                                                                   | m3_for_arty_a7_i/ov5640/LPR_PROJ/binary_image_etch_0/inst/data_out[23]_i_2_n_0                                                                                                                                                                                                   |                3 |             48 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/LPR_PROJ/capture_lpr_0/inst/rgb_r[23]_i_2_n_0                                                                                                                                                                                                            |                7 |             48 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                                                 | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                  |                9 |             48 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                                                  | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                   |                9 |             48 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5                                           | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                                                                    |                                                                                                                                                                                                                                                                                  |                3 |             48 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5                                           | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[2]                                                                                                    |                                                                                                                                                                                                                                                                                  |                3 |             48 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_2_n_0                                                                                                               | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                  |               11 |             48 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_2/capture_single_1/inst/rgb_r[23]_i_2_n_0                                                                                                                                                                                   |                7 |             48 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_detect_edge_setup                                                                                      |               16 |             50 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/I2C_OV5640_Init_RGB5_0/inst/u_I2C_Controller/i2c_bit_reg_0                                                                                                                                                                                               |                9 |             50 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5                                           | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_load                                                                                                         |                                                                                                                                                                                                                                                                                  |               13 |             52 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]                                                                                        |                8 |             52 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_tpiu_formatter/format_frame_data_reg[0]_0                                                                                                                                                                   |               13 |             52 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/Vertical_Projection8_0/inst/h_waddr[10]_i_1_n_0                                                                                                                                                                                                                                         | m3_for_arty_a7_i/ov5640/LPR_PROJ/Vertical_Projection8_0/inst/frame_cnt[2]_i_2_n_0                                                                                                                                                                                                |                7 |             52 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                8 |             52 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                7 |             52 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                6 |             52 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                                                           |                8 |             52 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrdq_div2_4to1_rdlvl_first.phy_wrdata_reg[123]                                                                                                                      | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wrdq_div2_4to1_rdlvl_first.phy_wrdata_reg[109]                                                            |               16 |             52 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                5 |             52 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/Vertical_Projection_0/inst/h_waddr[10]_i_1_n_0                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/LPR_PROJ/Vertical_Projection_0/inst/hcount_l1_r[9]_i_3_n_0                                                                                                                                                                                               |                8 |             52 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/vto_tbloff_reg[12]_0                                                                                                                                                                 |               20 |             52 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/axi_length_reg[0][0]                                                                                                                                                                | m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/bus2ip_reset_ipif4_inverted                                                                                                                                                                    |                8 |             54 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_fpb/fp_comp6_comp[26]_i_1_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |               11 |             54 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                4 |             54 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/APROT_reg[0]_1[0]                                                                                                                                                                                                | m3_for_arty_a7_i/Clocks_and_Resets/i_sysresetn_or/Res[0]                                                                                                                                                                                                                         |                9 |             54 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_fpb/fp_comp7_we                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |               11 |             54 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5                                           | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                                                    |                                                                                                                                                                                                                                                                                  |                4 |             54 |
|  DAPLink_tri_o_IBUF_BUFG[15]                                                                          | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DbgClkEn                                                                                                                                                                                                                              | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DBGDOReg_reg_0                                                                                                                                                                                |               16 |             54 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/slv_req_trans_reg_reg_0                                                                                                                                                  |               14 |             56 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[7]_i_1_n_0                                                                         |               11 |             56 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                           |                9 |             56 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/I2C_OV5640_Init_RGB5_0/inst/i2c_data[38]_i_1_n_0                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |               11 |             56 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/rf_rd_b_data_ex_reg[31][0]                                                                                                                                                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/it_reg_ex_reg[7]                                                                                                                                                                     |               20 |             56 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5                                           | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/r0_keep_reg[2]_0                                                                                                 |                                                                                                                                                                                                                                                                                  |                5 |             56 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Rdbuff_cdc_check_reg[31][0]                                                                                                                                                                                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_fifo/u_itm_fifo_byte_3/read_pointer_reg[0]_0                                                                                                                                                   |               11 |             56 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                             |                9 |             56 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                          |               11 |             56 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                                               | m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                                                           |                4 |             56 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/irq_en_reg_reg[5]_0                                                                                                                                                                  |               17 |             56 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_iodelay_ctrl/rst_tmp                                                                                                                                                                                |               11 |             58 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/p_0_in6_out                                                                                                                                                                                              | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/slp_sleep_type_reg[0]_0                                                                                                                                                              |               10 |             58 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_fpb/fp_comp4_we                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                8 |             58 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                                                |                                                                                                                                                                                                                                                                                  |                8 |             58 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_fpb/fp_comp5_we                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |               11 |             58 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_fpb/fp_comp1_we                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |               11 |             58 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_fpb/fp_comp2_comp[26]_i_1_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                6 |             58 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5                                           | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_s_ready_dup                                                                                                                                                                                                       | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I/s2mm_axis_linebuf_reset_out_inv                                                                                                    |                4 |             58 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_fpb/fp_comp3_comp[26]_i_1_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                9 |             58 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5                                           | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/sig_user_reg_out_reg[0][0]                                                                                       | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I/s2mm_axis_linebuf_reset_out_inv                                                                                                    |                9 |             58 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_fpb/fp_comp0_we                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |               10 |             58 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                          |               10 |             58 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/reg13_reg[31][0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                7 |             60 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                                              |                                                                                                                                                                                                                                                                                  |                8 |             60 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/reg15_reg[2][0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |                9 |             60 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/etm_ia_reg[31]_0[0]                                                                                                                                                                                      | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/flags_ex_reg[4]                                                                                                                                                                      |                8 |             62 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/reg6_reg[1][0]                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |               10 |             62 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dpu_etm_ia_reg_reg[1]_0[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                7 |             62 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/reg0_reg[1][0]                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |               10 |             62 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                9 |             62 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/reg4_reg[1][0]                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                7 |             62 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/reg9_reg[31][0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |                7 |             62 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/reg8_reg[1][0]                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                9 |             62 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/reg7_reg[1][0]                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |               12 |             62 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/reg3_reg[1][0]                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |               11 |             62 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                6 |             62 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/reg2_reg[1][0]                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                8 |             62 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                5 |             62 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/reg12_reg[1][0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |                7 |             62 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/reg11_reg[1][0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |               12 |             62 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                9 |             62 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/reg14_reg[1][0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |                8 |             62 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/reg1_reg[31][0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |                9 |             62 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5                                           | m3_for_arty_a7_i/ov5640/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                                                              | m3_for_arty_a7_i/ov5640/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                   |                9 |             62 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/reg5_reg[31][0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |               10 |             62 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/reg10_reg[1][0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |                9 |             62 |
|  cmos_pclk_i_0_IBUF_BUFG                                                                              | m3_for_arty_a7_i/ov5640/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                                                               | m3_for_arty_a7_i/ov5640/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                    |               10 |             62 |
|  DAPLink_tri_o_IBUF_BUFG[15]                                                                          | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg                                                                                                                                                                                                                              | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg[30]_i_1_n_0                                                                                                                                                                          |               15 |             62 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[31]_0[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |               28 |             64 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[5]                                                                                                                                          | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_RST_MODULE/prmry_reset2_2                                                                                                                                                                                                                |                6 |             64 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[6]                                                                                                                                          | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                                                        |                6 |             64 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[8]                                                                                                                                          | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                                                        |                6 |             64 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[31]_0[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |               26 |             64 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                                                 |                                                                                                                                                                                                                                                                                  |                9 |             64 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                     |                                                                                                                                                                                                                                                                                  |                4 |             64 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                                                 | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_cntr_dup_reg[0][0]                                                                  |                8 |             64 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/emit_pc_periodic                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |               13 |             64 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                            | m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                       |               11 |             64 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/opt_dwt_comp3[31]_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |               13 |             64 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |               24 |             64 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/opt_dwt_comp2[31]_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |               14 |             64 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                          | m3_for_arty_a7_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                            |                6 |             64 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/send_line_data_0/inst/send_line_data_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                                                                                   | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/send_line_data_0/inst/send_line_data_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                      |                9 |             64 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                                                   | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/SS[0]                                                                                                                                                                       |               10 |             64 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/fe_buf_word_2_we                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |               17 |             64 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/VFLIP_DISABLE.dm_address_reg_0_sn_1                                                                                                  | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_RST_MODULE/prmry_reset2_2                                                                                                                                                                                                                |                8 |             64 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                8 |             64 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5                                           | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                                                                       |                                                                                                                                                                                                                                                                                  |                5 |             64 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/E[0]                                                                                                                                                                                                                | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/SS[0]                                                                                                                                                                       |                6 |             64 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/opt_dwt_comp1[31]_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |               14 |             64 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/fe_buf_word_0_we                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |               12 |             64 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/LPR_PROJ/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                                                                                       |               11 |             64 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[7]                                                                                                                                          | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_RST_MODULE/prmry_reset2_2                                                                                                                                                                                                                |                5 |             64 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/slv_haddr_reg_we                                                                                                                                                                                                 | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/slv_req_trans_reg_reg_0                                                                                                                                                  |               15 |             64 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                8 |             64 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5                                           | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                                                                           |                                                                                                                                                                                                                                                                                  |                5 |             64 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                8 |             64 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/fe_buf_word_1_we                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |               12 |             64 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                                                                                 | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                                                        |                8 |             64 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/dwt_comp0[31]_i_1_n_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |               15 |             64 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                8 |             64 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/E[0]                                                                                                                                                                                                          | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/rf_rd_b_data_ex_reg[3]                                                                                                                                                               |               22 |             64 |
|  DAPLink_tri_o_IBUF_BUFG[15]                                                                          | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdataEn                                                                                                                                                                                                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DBGDOReg_reg_0                                                                                                                                                                                |                8 |             64 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/addrbuf_addr[31]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |               22 |             64 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/rf_pc_fwd_ex_reg[31][0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |               13 |             64 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/flags_ex_reg[0]_0                                                                                                                                                                    |               23 |             64 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                8 |             64 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/daplink_if_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                            | m3_for_arty_a7_i/daplink_if_0/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                                                         |                4 |             64 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[7]                                                                                                                                          | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                                                        |                4 |             64 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/daplink_if_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out_reg[0][0]                                                                                                                                                                                                | m3_for_arty_a7_i/daplink_if_0/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                                                         |                6 |             64 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/daplink_if_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                             | m3_for_arty_a7_i/daplink_if_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                               |                9 |             64 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/LPR_PROJ/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                            |                9 |             64 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[6]                                                                                                                                          | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_RST_MODULE/prmry_reset2_2                                                                                                                                                                                                                |                4 |             64 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/lcd_spi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                             | m3_for_arty_a7_i/lcd_spi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                               |                6 |             64 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                                                                                                                                                                                         | m3_for_arty_a7_i/ov5640/v_axi4s_vid_out_0/inst/SYNC_INST/sof_ignore0                                                                                                                                                                                                             |                8 |             64 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                            | m3_for_arty_a7_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                       |               10 |             64 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                9 |             64 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                             | m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                        |               11 |             64 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                              | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                  |               13 |             64 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/axaddr_incr_reg[0]_0[0]                                                                                                                                             | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                  |               11 |             64 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/data_reg_ex_reg[0][0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |               26 |             64 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                               | m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                          |               11 |             64 |
|  DAPLink_tri_o_IBUF_BUFG[15]                                                                          | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg[31]_i_1_n_0                                                                                                                                                                                                                  | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DBGDOReg_reg_0                                                                                                                                                                                |                8 |             64 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                         | m3_for_arty_a7_i/ov5640/LPR_PROJ/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                                                      |               13 |             64 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                9 |             66 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                9 |             66 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                6 |             66 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |               10 |             66 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                     | m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                          |               13 |             66 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[39].srl_nx1/push                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                9 |             66 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/mesg_reg_reg[39][0]                                                                                                                                             |                                                                                                                                                                                                                                                                                  |                9 |             66 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                6 |             66 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                           | m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                     | m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                          |               12 |             66 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                           | m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                      | m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                           |               12 |             66 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                           | m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                        | m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                             |               13 |             66 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                9 |             66 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                9 |             66 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                8 |             66 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                                                                 | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/SS[0]                                                                                                                                                                       |               11 |             66 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |               10 |             66 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/cycle_count_we                                                                                                                                                                                                                  | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/slv_req_trans_reg_reg_0                                                                                                                                                  |               13 |             66 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                9 |             66 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                9 |             66 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                5 |             66 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                7 |             66 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/m_payload_i_reg[0]_0[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |               10 |             66 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/m_payload_i_reg[0]_6[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |               10 |             66 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/m_payload_i_reg[0]_9[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |               10 |             66 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                        | m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                             |               11 |             66 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |               11 |             66 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                9 |             66 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |               10 |             66 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |               10 |             66 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                      | m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                           |               12 |             66 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |               10 |             66 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/m_payload_i_reg[0]_1[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |               11 |             66 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |               11 |             66 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/m_payload_i_reg[0]_2[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |               10 |             66 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/m_payload_i_reg[0]_8[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |               10 |             66 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[10].reg_slice_mi/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                9 |             66 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                7 |             68 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/m_payload_i_reg[0]_4[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |               12 |             68 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/m_payload_i_reg[0]_7[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |               10 |             68 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |               11 |             68 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                9 |             68 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5                                           | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                                                       |                                                                                                                                                                                                                                                                                  |                5 |             68 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                6 |             68 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |               10 |             68 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                8 |             68 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                8 |             68 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_wr_isr_reg_0                                                                                                                                                                     |               24 |             68 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/slp_sleep_type_reg[0]_0                                                                                                                                                              |               23 |             68 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                5 |             70 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                  |               23 |             70 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                                                                                 | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_cache_type_reg0                                                                                                                        |               12 |             70 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |               10 |             70 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                9 |             70 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/E[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |               27 |             70 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                9 |             70 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                5 |             70 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                5 |             70 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                5 |             72 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |               10 |             72 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                                                     | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_tag_reg0                                                                                                                               |                5 |             72 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/USE_REGISTER.M_AXI_AQOS_q_reg[0][0]                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                7 |             72 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                 |               10 |             72 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/LPR_PROJ/car_id_0/inst/skin_binary_r[23]_i_2_n_0                                                                                                                                                                                                         |                6 |             72 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                  |               17 |             72 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/daplink_if_0/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                                                         |               11 |             72 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/USE_REGISTER.M_AXI_AQOS_q_reg[0][0]                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                7 |             72 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |               10 |             72 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__2_n_0                                                                                                                               |               13 |             72 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][strb]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                8 |             72 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][4][strb]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                7 |             72 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/LPR_PROJ/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                                                      |               10 |             72 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |               11 |             74 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |                8 |             74 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |               12 |             74 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                                              | m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                       |                6 |             74 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/APROT_reg[0]_0[0]                                                                                                                                                                                                | m3_for_arty_a7_i/Clocks_and_Resets/i_sysresetn_or/Res[0]                                                                                                                                                                                                                         |                9 |             74 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_cm3_dwt_comp0/E[0]                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |               19 |             74 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |               10 |             74 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5                                           | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_data[31]_i_1_n_0                                                                                          |                                                                                                                                                                                                                                                                                  |               17 |             74 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/Clocks_and_Resets/i_sysresetn_or/Res[0]                                                                                                                                                                                                                         |               17 |             74 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/axi_interconnect_0/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                     |               11 |             74 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                                                                                                                                |                                                                                                                                                                                                                                                                                  |               11 |             74 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |               12 |             74 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                5 |             74 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/i___4_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                6 |             74 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                  |               11 |             74 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_fifo/u_itm_fifo_byte_3/read_pointer_reg[0]_0                                                                                                                                                   |               20 |             74 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                                              | m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                       |                8 |             74 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                6 |             74 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5                                           | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                                                                                  | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/SR[0]                                                                                                                                                      |                6 |             76 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5                                           | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/r0_last_reg_0                                                                                                       |                                                                                                                                                                                                                                                                                  |                7 |             76 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/E[0]                                                                                                          | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                                   |               11 |             76 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0][0]                                             | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                                   |               12 |             76 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5                                           | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/sig_user_reg_out_reg[0][0]                                                                                          | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/SR[0]                                                                                                                                                      |               12 |             76 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/rid_wrap_buffer_reg[3][0]                                                                                                                      | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__2_n_0                                                                                                                               |                7 |             76 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                7 |             76 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_atb_fifo1/fifo_data1_reg[5]_0                                                                                                                                                                      |               23 |             76 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                  |               12 |             76 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |               11 |             76 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |               10 |             78 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |                6 |             78 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |               11 |             78 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                5 |             78 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |               12 |             78 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                7 |             78 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |               11 |             78 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/i___4_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                7 |             78 |
|  DAPLink_tri_o_IBUF_BUFG[15]                                                                          |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DBGDOReg_reg_0                                                                                                                                                                                |               21 |             78 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                  |               12 |             80 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                              |                7 |             80 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_if/buffer_we                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |               17 |             80 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_addr_reg_empty_reg                                                                                            | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                              |               10 |             80 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                  |               20 |             80 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                                                                 |                                                                                                                                                                                                                                                                                  |                6 |             80 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                                                                                                               |               14 |             80 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                              | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                                           |               12 |             82 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                  |                7 |             82 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/lcd_spi/U0/bus2ip_reset                                                                                                                                                                                                                                         |               10 |             84 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1[65]_i_1_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                7 |             84 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                     |               11 |             84 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                     |                8 |             84 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                     |               11 |             84 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/axi_interconnect_0/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                     |                9 |             84 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1[65]_i_1__0_n_0                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                9 |             84 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/ppb_rd_reg_0                                                                                                                                                                    |               23 |             86 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                 |               11 |             90 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                 |               14 |             92 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                     |               14 |             94 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/irq_en_reg_reg[2]_0                                                                                                                                                                  |               32 |             94 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                     |               10 |             94 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                     |               12 |             94 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                     |               10 |             94 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                     |                9 |             94 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/axi_interconnect_0/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                     |               13 |             94 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/axi_interconnect_0/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                     |               11 |             94 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                     | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                             |               12 |             94 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                 |               10 |             94 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_emit/ts_capture                                                                                                                                                                                                                        | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_emit/FSM_onehot_emit_state_reg[0]_0                                                                                                                                                            |               10 |             94 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_4/digital_recognition_3/inst/v_7                                                                                                                                                                                                                                    | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_4/digital_recognition_3/inst/fifo_y_inst/waddr_reg[10]_0                                                                                                                                                                    |               14 |             96 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_1/digital_recognition_0/inst/hcount_l_r[17]_i_1_n_0                                                                                                                                                                                                                 | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_1/digital_recognition_0/inst/fifo_y_inst/waddr_reg[10]_0                                                                                                                                                                    |               13 |             96 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_1/digital_recognition_0/inst/v_7                                                                                                                                                                                                                                    | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_1/digital_recognition_0/inst/fifo_y_inst/waddr_reg[10]_0                                                                                                                                                                    |               13 |             96 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[63]                                                                                              | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_RST_MODULE/prmry_reset2_2                                                                                                                                                                                                                |                8 |             96 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_2/digital_recognition_1/inst/hcount_l_r[17]_i_1_n_0                                                                                                                                                                                                                 | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_2/digital_recognition_1/inst/fifo_y_inst/waddr_reg[10]_0                                                                                                                                                                    |               13 |             96 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]                                                                                                                                                                                           | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                                                        |                7 |             96 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_2/digital_recognition_1/inst/v_7                                                                                                                                                                                                                                    | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_2/digital_recognition_1/inst/fifo_y_inst/waddr_reg[10]_0                                                                                                                                                                    |               16 |             96 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_5/digital_recognition_4/inst/v_7                                                                                                                                                                                                                                    | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_5/digital_recognition_4/inst/fifo_y_inst/waddr_reg[10]_0                                                                                                                                                                    |               14 |             96 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/enablecnt                                                                                                                                                                                                                    | m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/mb_reset                                                                                                                                                                                                               |               12 |             96 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_3/digital_recognition_2/inst/hcount_l_r[17]_i_1_n_0                                                                                                                                                                                                                 | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_3/digital_recognition_2/inst/fifo_y_inst/waddr_reg[10]_0                                                                                                                                                                    |                9 |             96 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_5/digital_recognition_4/inst/hcount_l_r[17]_i_1_n_0                                                                                                                                                                                                                 | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_5/digital_recognition_4/inst/fifo_y_inst/waddr_reg[10]_0                                                                                                                                                                    |               11 |             96 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_4/digital_recognition_3/inst/hcount_l_r[17]_i_1_n_0                                                                                                                                                                                                                 | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_4/digital_recognition_3/inst/fifo_y_inst/waddr_reg[10]_0                                                                                                                                                                    |               10 |             96 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_3/digital_recognition_2/inst/v_7                                                                                                                                                                                                                                    | m3_for_arty_a7_i/ov5640/LPR_PROJ/char_recgonize/char_3/digital_recognition_2/inst/fifo_y_inst/waddr_reg[10]_0                                                                                                                                                                    |               13 |             96 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/car_id_0/inst/o_de                                                                                                                                                                                                                                                                      | m3_for_arty_a7_i/ov5640/LPR_PROJ/binary_image_etch_0/inst/data_out[23]_i_2_n_0                                                                                                                                                                                                   |                8 |             98 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/ycbcr_location_0/inst/o_de                                                                                                                                                                                                                                                              | m3_for_arty_a7_i/ov5640/LPR_PROJ/swell_etch/binary_image_etch_1/inst/data_out[23]_i_2_n_0                                                                                                                                                                                        |                8 |             98 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/ycbcr_location_0/inst/o_de                                                                                                                                                                                                                                                              | m3_for_arty_a7_i/ov5640/LPR_PROJ/swell_etch/binary_image_etch_0/inst/data_out[23]_i_2_n_0                                                                                                                                                                                        |               10 |             98 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                    |               10 |             98 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/addr_adder_in2_ex_reg[31]_2[0]                                                                                                                                                                               | m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/rf_rd_b_data_ex_reg[3]                                                                                                                                                               |               29 |            104 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/s_axis_cmd_tvalid_reg[0]                                                                                                                                     | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/SR[0]                                                                                                                                                                              |               13 |            104 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                                         | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/s_axis_cmd_tdata_reg[0]_0[0]                                                                                                                                                       |               15 |            104 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                         |               17 |            106 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                     | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                             |               12 |            108 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_RST_MODULE/prmry_reset2_3                                                                                                                                                                                                                |               12 |            108 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_ce                                                                                                                                                                                                                                                 | m3_for_arty_a7_i/ov5640/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0                                                                                                                                                                                             |               17 |            112 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_master_slots[13].reg_slice_mi/reset                                                                                                                                                                                            |               12 |            112 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                     | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                             |               11 |            118 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/ycbcr_location_0/inst/o_de                                                                                                                                                                                                                                                              | m3_for_arty_a7_i/ov5640/LPR_PROJ/swell_etch/binary_image_etch_0/inst/U_LINE3X3/HDL1.buffer_inst[2].line_inst/fifo_linebuffer/raddr_reg[0]_0                                                                                                                                      |               13 |            118 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/car_id_0/inst/o_de                                                                                                                                                                                                                                                                      | m3_for_arty_a7_i/ov5640/LPR_PROJ/binary_image_etch_0/inst/U_LINE3X3/HDL1.buffer_inst[2].line_inst/fifo_linebuffer/raddr_reg[0]_0                                                                                                                                                 |                9 |            118 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                     | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                             |                8 |            118 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/ycbcr_location_0/inst/o_de                                                                                                                                                                                                                                                              | m3_for_arty_a7_i/ov5640/LPR_PROJ/swell_etch/binary_image_etch_1/inst/U_LINE3X3/HDL1.buffer_inst[2].line_inst/fifo_linebuffer/raddr_reg[0]_0                                                                                                                                      |                9 |            118 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                                      |               32 |            124 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                              |                                                                                                                                                                                                                                                                                  |               44 |            124 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |               10 |            128 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                                                |                                                                                                                                                                                                                                                                                  |               10 |            128 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/daplink_if_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLOUT0_ND.READ_REG_GEN[0].reg2_reg[0]                                                                                                                                         |               17 |            128 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |               17 |            128 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                                                       |                                                                                                                                                                                                                                                                                  |               12 |            128 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_shift_r1540_out                                                                                                                               |                                                                                                                                                                                                                                                                                  |                9 |            128 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                     | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                             |                9 |            130 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                9 |            130 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                     | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                             |               13 |            130 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |               17 |            130 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/car_id_0/inst/o_de                                                                                                                                                                                                                                                                      | m3_for_arty_a7_i/ov5640/LPR_PROJ/binary_image_swell_0/inst/U_LINE3X3/HDL1.buffer_inst[2].line_inst/fifo_linebuffer/raddr_reg[0]_0                                                                                                                                                |               11 |            132 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |               18 |            134 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1122]_i_1_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |               19 |            134 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                                   |               25 |            142 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                9 |            144 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                9 |            144 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                9 |            144 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                       |               39 |            144 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/axi_gpio_1/U0/bus2ip_reset                                                                                                                                                                                                                                      |               19 |            144 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/car_id_0/inst/o_de                                                                                                                                                                                                                                                                      | m3_for_arty_a7_i/ov5640/LPR_PROJ/binary_image_swell_0/inst/line0_data0[23]_i_1_n_0                                                                                                                                                                                               |               17 |            144 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer[2056]_i_1_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |               13 |            146 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                      | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                              |               14 |            146 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |               11 |            146 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                      | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                              |               15 |            146 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |               19 |            146 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |               21 |            146 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                                                                  | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                                   |               24 |            156 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                                       | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                              |               17 |            156 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                                      | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                                   |               13 |            156 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                      | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                              |               16 |            158 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__1_n_0                                                                                                                               |               24 |            160 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |               10 |            160 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |               10 |            160 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |               10 |            160 |
|  cmos_pclk_i_0_IBUF_BUFG                                                                              | m3_for_arty_a7_i/ov5640/OV_Sensor_ML_2/inst/cmos_decode_u0/vid_clk_ce                                                                                                                                                                                                                                                    | m3_for_arty_a7_i/ov5640/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/VID_RESET0                                                                                                                                                          |               13 |            160 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                                                             |                                                                                                                                                                                                                                                                                  |               14 |            160 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                                                                    |                                                                                                                                                                                                                                                                                  |               14 |            160 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                        |               20 |            164 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                      | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                              |               11 |            164 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                      | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                              |               16 |            164 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                           |               23 |            170 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                                                        |               16 |            172 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                              |               27 |            172 |
|  cmos_pclk_i_0_IBUF_BUFG                                                                              |                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               19 |            172 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                             |                                                                                                                                                                                                                                                                                  |               11 |            176 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                            |               27 |            176 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                        |               30 |            176 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                         |               24 |            178 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           | m3_for_arty_a7_i/ov5640/LPR_PROJ/car_id_0/inst/o_de                                                                                                                                                                                                                                                                      | m3_for_arty_a7_i/ov5640/LPR_PROJ/binary_image_swell_0/inst/U_LINE3X3/HDL1.buffer_inst[0].line_inst/fifo_linebuffer/raddr_reg[0]_1                                                                                                                                                |               16 |            178 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep_n_0                                                                                                                                  |               32 |            180 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/rid_wrap_buffer_reg[3][0]                                                                                                                      | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__3_n_0                                                                                                                               |               20 |            180 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__0_n_0                                                                                                                               |               29 |            182 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                                                                 |                                                                                                                                                                                                                                                                                  |               13 |            184 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               12 |            192 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                         |                                                                                                                                                                                                                                                                                  |               12 |            192 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                             |                                                                                                                                                                                                                                                                                  |               12 |            192 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5                                           | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_load                                                                                                         |                                                                                                                                                                                                                                                                                  |               13 |            196 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               13 |            208 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               13 |            208 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               13 |            208 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               13 |            208 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5                                           | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_load                                                                                                      |                                                                                                                                                                                                                                                                                  |               15 |            218 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                         |                                                                                                                                                                                                                                                                                  |               14 |            224 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                         |                                                                                                                                                                                                                                                                                  |               14 |            224 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                         |                                                                                                                                                                                                                                                                                  |               14 |            224 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                                          | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_RST_MODULE/prmry_reset2_2                                                                                                                                                                                                                |               25 |            232 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               15 |            240 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/mc_app_wdf_mask_reg_reg[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |               33 |            256 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/app_rd_data_valid                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |               33 |            256 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               20 |            258 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/load_s1                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |               38 |            258 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                                                         | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                                                        |               24 |            282 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                                                     | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_RST_MODULE/prmry_reset2_2                                                                                                                                                                                                                |               24 |            282 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |              136 |            288 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                                                                         |                                                                                                                                                                                                                                                                                  |               22 |            296 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                                                                         |                                                                                                                                                                                                                                                                                  |               21 |            304 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.status_ram.rd_buf_we_r1_reg       |                                                                                                                                                                                                                                                                                  |               22 |            352 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |               24 |            384 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                  |               37 |            400 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | m3_for_arty_a7_i/ov5640/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                  |               47 |            400 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5                                           |                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               71 |            660 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2                                           |                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |              128 |            892 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4                                           |                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |              248 |           1646 |
|  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1                                           |                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |              454 |           3518 |
|  m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |              862 |           6656 |
+-------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


