
---------- Begin Simulation Statistics ----------
host_inst_rate                                 402151                       # Simulator instruction rate (inst/s)
host_mem_usage                                 385020                       # Number of bytes of host memory used
host_seconds                                    49.73                       # Real time elapsed on the host
host_tick_rate                              466394451                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000004                       # Number of instructions simulated
sim_seconds                                  0.023196                       # Number of seconds simulated
sim_ticks                                 23195740000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            2956325                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 60510.050164                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 61481.852831                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                2783691                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    10446092000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.058395                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               172634                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            120422                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   3210090500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.017661                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses           52212                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1252170                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 68643.886994                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 65027.510510                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               1055401                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   13506989000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.157142                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              196769                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           118508                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   5089118000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.062500                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses          78261                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 53661.256324                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  51.041469                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           54556                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   2927543500                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             4208495                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 64842.681299                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 63608.627839                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 3839092                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     23953081000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.087776                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                369403                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             238930                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency   8299208500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.031002                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           130473                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.990922                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1014.704483                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            4208495                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 64842.681299                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 63608.627839                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                3839092                       # number of overall hits
system.cpu.dcache.overall_miss_latency    23953081000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.087776                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               369403                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            238930                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency   8299208500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.031002                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          130473                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                  77275                       # number of replacements
system.cpu.dcache.sampled_refs                  78299                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1014.704483                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  3996496                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           500430265000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                    77244                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13470850                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency        59980                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 58555.555556                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13470800                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency        2999000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                   50                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                 4                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency      2635000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses              45                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               292843.478261                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13470850                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency        59980                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 58555.555556                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13470800                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency         2999000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000004                       # miss rate for demand accesses
system.cpu.icache.demand_misses                    50                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                  4                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency      2635000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses               45                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.079321                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0             40.612535                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13470850                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency        59980                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 58555.555556                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13470800                       # number of overall hits
system.cpu.icache.overall_miss_latency        2999000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000004                       # miss rate for overall accesses
system.cpu.icache.overall_misses                   50                       # number of overall misses
system.cpu.icache.overall_mshr_hits                 4                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency      2635000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses              45                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.sampled_refs                     46                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                 40.612535                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13470800                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 33964.702215                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency      2350391358                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 69201                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    26088                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     56134.690591                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 40000.517598                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                            6                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           1464105000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.999770                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      26082                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency      1043293500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.999770                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 26082                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                      52257                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       60521.891100                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  44827.089558                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                             44                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             3160029500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.999158                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                        52213                       # number of ReadReq misses
system.l2.ReadReq_mshr_miss_latency        2340512000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.999139                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                   52212                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   52173                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    67814.779675                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 52255.381136                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency          3538100500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     52173                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     2726320000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                52173                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                    77244                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                        77244                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.877928                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                       78345                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        59060.406156                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   43219.218586                       # average overall mshr miss latency
system.l2.demand_hits                              50                       # number of demand (read+write) hits
system.l2.demand_miss_latency              4624134500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.999362                       # miss rate for demand accesses
system.l2.demand_misses                         78295                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                          0                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         3383805500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.999349                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    78294                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.433643                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.030242                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   7104.808468                       # Average occupied blocks per context
system.l2.occ_blocks::1                    495.488495                       # Average occupied blocks per context
system.l2.overall_accesses                      78345                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       59060.406156                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  38877.228774                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                             50                       # number of overall hits
system.l2.overall_miss_latency             4624134500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.999362                       # miss rate for overall accesses
system.l2.overall_misses                        78295                       # number of overall misses
system.l2.overall_mshr_hits                         0                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        5734196858                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             1.882635                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  147495                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.988526                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                         68407                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher            0                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified        69201                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued            69201                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit            0                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                          69891                       # number of replacements
system.l2.sampled_refs                          78085                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       7600.296963                       # Cycle average of tags in use
system.l2.total_refs                            68553                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            69839                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2101668                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2101344                       # DTB hits
system.switch_cpus.dtb.data_misses                324                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          1481486                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              1481268                       # DTB read hits
system.switch_cpus.dtb.read_misses                218                       # DTB read misses
system.switch_cpus.dtb.write_accesses          620182                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              620076                       # DTB write hits
system.switch_cpus.dtb.write_misses               106                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10000330                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10000326                       # ITB hits
system.switch_cpus.itb.fetch_misses                 4                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 32070270                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2170562                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        1441069                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      2890841                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       165455                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      2542318                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        3445558                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS         358116                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1390146                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       528814                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     12896446                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.790385                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.896225                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      9852013     76.39%     76.39% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       969454      7.52%     83.91% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       726117      5.63%     89.54% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       282697      2.19%     91.73% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       260583      2.02%     93.75% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        81808      0.63%     94.39% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       123230      0.96%     95.34% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        71730      0.56%     95.90% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       528814      4.10%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     12896446                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10193153                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         1580244                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          2212344                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       165444                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10193153                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      6029153                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000001                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     1.432139                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.432139                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      1381960                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred           11                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved       534839                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     24460624                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7151774                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      4339282                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1241769                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           46                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        23429                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        3430524                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            3428862                       # DTB hits
system.switch_cpus_1.dtb.data_misses             1662                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        2744400                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            2743172                       # DTB read hits
system.switch_cpus_1.dtb.read_misses             1228                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        686124                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            685690                       # DTB write hits
system.switch_cpus_1.dtb.write_misses             434                       # DTB write misses
system.switch_cpus_1.fetch.Branches           3445558                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3470522                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             7981550                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        60841                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             25287701                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        742086                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.240588                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3470522                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      1799185                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.765729                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     14138215                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.788606                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.931184                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        9627195     68.09%     68.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         228443      1.62%     69.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         257764      1.82%     71.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3         669390      4.73%     76.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         551270      3.90%     80.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         256794      1.82%     81.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         566636      4.01%     85.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         199090      1.41%     87.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1781633     12.60%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     14138215                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                183177                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1864285                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              309842                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.917858                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            3505807                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           686124                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         9370691                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            12156187                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.680621                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6377886                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.848813                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             12168559                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       187549                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles        612555                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      2991954                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      2769063                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts       809204                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     16228397                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      2819683                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       391771                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     13145009                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       142160                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1241769                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       149614                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       958040                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads       323264                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation          121                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      1411687                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       177098                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents          121                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        43162                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       144387                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.698256                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.698256                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      5326395     39.35%     39.35% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult        35128      0.26%     39.61% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     39.61% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      2338644     17.28%     56.88% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp       262553      1.94%     58.82% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt       106548      0.79%     59.61% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      1473117     10.88%     70.49% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv       353644      2.61%     73.10% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt        35119      0.26%     73.36% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      2916758     21.55%     94.91% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       688876      5.09%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     13536782                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       446678                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.032997                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu        15624      3.50%      3.50% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      3.50% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      3.50% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd         9665      2.16%      5.66% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            8      0.00%      5.66% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      5.66% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult       250928     56.18%     61.84% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv       110369     24.71%     86.55% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     86.55% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        59227     13.26%     99.81% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite          857      0.19%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     14138215                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.957460                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.511460                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      8567419     60.60%     60.60% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      1892469     13.39%     73.98% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1577613     11.16%     85.14% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       847224      5.99%     91.13% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       696692      4.93%     96.06% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       276394      1.95%     98.02% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       198726      1.41%     99.42% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        67103      0.47%     99.90% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        14575      0.10%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     14138215                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.945214                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         15918555                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        13536782                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      5918376                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        73967                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      5302377                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3470530                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3470522                       # ITB hits
system.switch_cpus_1.itb.fetch_misses               8                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       583713                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       172379                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      2991954                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores       809204                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               14321392                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      1049972                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8012869                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       162101                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      7338764                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       166597                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents         2250                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     36012007                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     23784586                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     19525413                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      4197145                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1241769                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       310564                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     11512443                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts       836998                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 13576                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
