# DGT2010-in-FPGA-DE10-lite-using-VHDL
Professional Chess Clock DGT2010 implemented in VHDL on DE10-lite FPGA.

# â™Ÿï¸ FPGA Chess Clock â€“ DE10-Lite (VHDL)

Professional chess clock implemented on an Intel DE10-Lite FPGA using VHDL.

## ğŸ”§ Hardware
- FPGA: Intel DE10-Lite (MAX 10)
- Inputs: Push buttons (player switch, reset)
- Outputs: 7-segment displays / LEDs

## ğŸ§  Features
- Independent timers for each player
- Start / pause / reset control
- Accurate time counting using FPGA clock
- Debounce logic for buttons
- Modular VHDL design

## ğŸ“ Project Structure
