\subsection{arch Architecture Reference}
\label{classLMS7002__DIQ2__sim_1_1arch}\index{arch@{arch}}


Collaboration diagram for arch\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=184pt]{db/d4a/classLMS7002__DIQ2__sim_1_1arch__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+343}{\bfseries  ( {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+344}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf inst0\+\_\+\+AI}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf inst0\+\_\+\+AQ}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+345}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf inst0\+\_\+\+AI}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf inst0\+\_\+\+AQ}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf inst0\+\_\+\+BI}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf inst0\+\_\+\+BQ}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf inst0\+\_\+en}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+346}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+347}{\bfseries  ( {\bfseries {\bfseries {\bf inst0\+\_\+en}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf inst0\+\_\+\+AI}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf inst0\+\_\+\+AQ}} \textcolor{vhdlchar}{ }} )}
\end{DoxyCompactItemize}
\subsubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
{\bf my\+\_\+sig\+\_\+name} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst0\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst0\+\_\+en\+\_\+dly} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst0\+\_\+\+AI} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf data\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst0\+\_\+\+AQ} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf data\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst0\+\_\+\+BI} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf data\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst0\+\_\+\+BQ} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf data\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf S\+D\+R\+\_\+\+S\+I\+S\+O\+\_\+\+D\+IQ} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf data\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf D\+D\+R\+\_\+\+M\+I\+M\+O\+\_\+\+D\+IQ} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf data\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf D\+D\+R\+\_\+\+S\+I\+S\+O\+\_\+\+D\+IQ} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf data\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf fsync\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf trxiqpulse\+\_\+fsync} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsubsection*{Instantiations}
 \begin{DoxyCompactItemize}
\item 
{\bf adc\+\_\+data\+\_\+inst0}  {\bfseries entity adc\+\_\+data\+\_\+sim}   
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 40} of file {\bf L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim.\+vhd}.



\subsubsection{Member Function Documentation}
\index{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim\+::arch@{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+343@{P\+R\+O\+C\+E\+S\+S\+\_\+343}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+343@{P\+R\+O\+C\+E\+S\+S\+\_\+343}!L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim\+::arch@{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+343reset\+\_\+n,clk}]{\setlength{\rightskip}{0pt plus 5cm}P\+R\+O\+C\+E\+S\+S\+\_\+343 (
\begin{DoxyParamCaption}
\item[{}]{reset\+\_\+n, }
\item[{}]{clk}
\end{DoxyParamCaption}
)}\label{classLMS7002__DIQ2__sim_1_1arch_ab93d38538440a9cf21161f4d0789dfe7}


Definition at line {\bf 82} of file {\bf L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim.\+vhd}.

\index{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim\+::arch@{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+344@{P\+R\+O\+C\+E\+S\+S\+\_\+344}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+344@{P\+R\+O\+C\+E\+S\+S\+\_\+344}!L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim\+::arch@{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+344clk,inst0\+\_\+\+A\+I,inst0\+\_\+\+AQ}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+344(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf inst0\+\_\+\+AI}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf inst0\+\_\+\+AQ}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classLMS7002__DIQ2__sim_1_1arch_a4d505556596882061487c5ae31948eff}


Definition at line {\bf 101} of file {\bf L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim.\+vhd}.

\index{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim\+::arch@{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+345@{P\+R\+O\+C\+E\+S\+S\+\_\+345}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+345@{P\+R\+O\+C\+E\+S\+S\+\_\+345}!L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim\+::arch@{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+345clk,inst0\+\_\+\+A\+I,inst0\+\_\+\+A\+Q,inst0\+\_\+\+B\+I,inst0\+\_\+\+B\+Q,inst0\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+345(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf inst0\+\_\+\+AI}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf inst0\+\_\+\+AQ}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf inst0\+\_\+\+BI}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf inst0\+\_\+\+BQ}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf inst0\+\_\+en}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classLMS7002__DIQ2__sim_1_1arch_af81dde9e695758c119fdb38710c75ba6}


Definition at line {\bf 114} of file {\bf L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim.\+vhd}.

\index{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim\+::arch@{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+346@{P\+R\+O\+C\+E\+S\+S\+\_\+346}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+346@{P\+R\+O\+C\+E\+S\+S\+\_\+346}!L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim\+::arch@{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+346clk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+346(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classLMS7002__DIQ2__sim_1_1arch_ad2429182cca3c3d60d42eddac5ee89b4}


Definition at line {\bf 131} of file {\bf L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim.\+vhd}.

\index{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim\+::arch@{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+347@{P\+R\+O\+C\+E\+S\+S\+\_\+347}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+347@{P\+R\+O\+C\+E\+S\+S\+\_\+347}!L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim\+::arch@{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+347inst0\+\_\+en,inst0\+\_\+\+A\+I,inst0\+\_\+\+AQ}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+347(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf inst0\+\_\+en}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf inst0\+\_\+\+AI}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf inst0\+\_\+\+AQ}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classLMS7002__DIQ2__sim_1_1arch_acdaf8669be46d62c3fafbc0175d040a7}


Definition at line {\bf 147} of file {\bf L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim.\+vhd}.



\subsubsection{Member Data Documentation}
\index{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim\+::arch@{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim\+::arch}!adc\+\_\+data\+\_\+inst0@{adc\+\_\+data\+\_\+inst0}}
\index{adc\+\_\+data\+\_\+inst0@{adc\+\_\+data\+\_\+inst0}!L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim\+::arch@{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim\+::arch}}
\paragraph[{adc\+\_\+data\+\_\+inst0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf adc\+\_\+data\+\_\+inst0} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{adc\+\_\+data\+\_\+sim}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classLMS7002__DIQ2__sim_1_1arch_a810796ea12a38c6c31dfc2a208c04389}


Definition at line {\bf 77} of file {\bf L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim.\+vhd}.

\index{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim\+::arch@{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim\+::arch}!D\+D\+R\+\_\+\+M\+I\+M\+O\+\_\+\+D\+IQ@{D\+D\+R\+\_\+\+M\+I\+M\+O\+\_\+\+D\+IQ}}
\index{D\+D\+R\+\_\+\+M\+I\+M\+O\+\_\+\+D\+IQ@{D\+D\+R\+\_\+\+M\+I\+M\+O\+\_\+\+D\+IQ}!L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim\+::arch@{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim\+::arch}}
\paragraph[{D\+D\+R\+\_\+\+M\+I\+M\+O\+\_\+\+D\+IQ}]{\setlength{\rightskip}{0pt plus 5cm}{\bf D\+D\+R\+\_\+\+M\+I\+M\+O\+\_\+\+D\+IQ} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf data\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classLMS7002__DIQ2__sim_1_1arch_afcdd7a22db657aa132b8163acf21e1f9}


Definition at line {\bf 54} of file {\bf L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim.\+vhd}.

\index{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim\+::arch@{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim\+::arch}!D\+D\+R\+\_\+\+S\+I\+S\+O\+\_\+\+D\+IQ@{D\+D\+R\+\_\+\+S\+I\+S\+O\+\_\+\+D\+IQ}}
\index{D\+D\+R\+\_\+\+S\+I\+S\+O\+\_\+\+D\+IQ@{D\+D\+R\+\_\+\+S\+I\+S\+O\+\_\+\+D\+IQ}!L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim\+::arch@{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim\+::arch}}
\paragraph[{D\+D\+R\+\_\+\+S\+I\+S\+O\+\_\+\+D\+IQ}]{\setlength{\rightskip}{0pt plus 5cm}{\bf D\+D\+R\+\_\+\+S\+I\+S\+O\+\_\+\+D\+IQ} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf data\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classLMS7002__DIQ2__sim_1_1arch_aa1021d9ce38b99803f051aa4df875eda}


Definition at line {\bf 55} of file {\bf L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim.\+vhd}.

\index{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim\+::arch@{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim\+::arch}!fsync\+\_\+reg@{fsync\+\_\+reg}}
\index{fsync\+\_\+reg@{fsync\+\_\+reg}!L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim\+::arch@{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim\+::arch}}
\paragraph[{fsync\+\_\+reg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fsync\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classLMS7002__DIQ2__sim_1_1arch_a9ec30ce0b5a650667d49bef8cc98fd2c}


Definition at line {\bf 57} of file {\bf L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim.\+vhd}.

\index{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim\+::arch@{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim\+::arch}!inst0\+\_\+\+AI@{inst0\+\_\+\+AI}}
\index{inst0\+\_\+\+AI@{inst0\+\_\+\+AI}!L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim\+::arch@{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim\+::arch}}
\paragraph[{inst0\+\_\+\+AI}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0\+\_\+\+AI} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf data\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classLMS7002__DIQ2__sim_1_1arch_afe0678db6ea3aa54becd739cade66d5c}


Definition at line {\bf 47} of file {\bf L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim.\+vhd}.

\index{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim\+::arch@{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim\+::arch}!inst0\+\_\+\+AQ@{inst0\+\_\+\+AQ}}
\index{inst0\+\_\+\+AQ@{inst0\+\_\+\+AQ}!L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim\+::arch@{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim\+::arch}}
\paragraph[{inst0\+\_\+\+AQ}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0\+\_\+\+AQ} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf data\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classLMS7002__DIQ2__sim_1_1arch_ad2cb790831c3b89d1c36bdd1d7070b80}


Definition at line {\bf 48} of file {\bf L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim.\+vhd}.

\index{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim\+::arch@{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim\+::arch}!inst0\+\_\+\+BI@{inst0\+\_\+\+BI}}
\index{inst0\+\_\+\+BI@{inst0\+\_\+\+BI}!L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim\+::arch@{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim\+::arch}}
\paragraph[{inst0\+\_\+\+BI}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0\+\_\+\+BI} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf data\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classLMS7002__DIQ2__sim_1_1arch_ae3cad8a03948e1ba4705b5212c005353}


Definition at line {\bf 49} of file {\bf L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim.\+vhd}.

\index{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim\+::arch@{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim\+::arch}!inst0\+\_\+\+BQ@{inst0\+\_\+\+BQ}}
\index{inst0\+\_\+\+BQ@{inst0\+\_\+\+BQ}!L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim\+::arch@{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim\+::arch}}
\paragraph[{inst0\+\_\+\+BQ}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0\+\_\+\+BQ} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf data\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classLMS7002__DIQ2__sim_1_1arch_ac0ba326d7ae836aa9598d6913a5fd8bb}


Definition at line {\bf 50} of file {\bf L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim.\+vhd}.

\index{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim\+::arch@{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim\+::arch}!inst0\+\_\+en@{inst0\+\_\+en}}
\index{inst0\+\_\+en@{inst0\+\_\+en}!L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim\+::arch@{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim\+::arch}}
\paragraph[{inst0\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classLMS7002__DIQ2__sim_1_1arch_a675d800253d3d20d14d4ca7e9a519f06}


Definition at line {\bf 45} of file {\bf L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim.\+vhd}.

\index{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim\+::arch@{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim\+::arch}!inst0\+\_\+en\+\_\+dly@{inst0\+\_\+en\+\_\+dly}}
\index{inst0\+\_\+en\+\_\+dly@{inst0\+\_\+en\+\_\+dly}!L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim\+::arch@{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim\+::arch}}
\paragraph[{inst0\+\_\+en\+\_\+dly}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0\+\_\+en\+\_\+dly} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classLMS7002__DIQ2__sim_1_1arch_a4cacacf1af67a8ae7c29c79ae65e6e08}


Definition at line {\bf 46} of file {\bf L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim.\+vhd}.

\index{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim\+::arch@{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim\+::arch}!my\+\_\+sig\+\_\+name@{my\+\_\+sig\+\_\+name}}
\index{my\+\_\+sig\+\_\+name@{my\+\_\+sig\+\_\+name}!L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim\+::arch@{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim\+::arch}}
\paragraph[{my\+\_\+sig\+\_\+name}]{\setlength{\rightskip}{0pt plus 5cm}{\bf my\+\_\+sig\+\_\+name} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classLMS7002__DIQ2__sim_1_1arch_a492cbcfcb7826219bab98e0519497def}


Definition at line {\bf 42} of file {\bf L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim.\+vhd}.

\index{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim\+::arch@{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim\+::arch}!S\+D\+R\+\_\+\+S\+I\+S\+O\+\_\+\+D\+IQ@{S\+D\+R\+\_\+\+S\+I\+S\+O\+\_\+\+D\+IQ}}
\index{S\+D\+R\+\_\+\+S\+I\+S\+O\+\_\+\+D\+IQ@{S\+D\+R\+\_\+\+S\+I\+S\+O\+\_\+\+D\+IQ}!L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim\+::arch@{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim\+::arch}}
\paragraph[{S\+D\+R\+\_\+\+S\+I\+S\+O\+\_\+\+D\+IQ}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+D\+R\+\_\+\+S\+I\+S\+O\+\_\+\+D\+IQ} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf data\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classLMS7002__DIQ2__sim_1_1arch_a480badb01134a2120093a34200508e37}


Definition at line {\bf 53} of file {\bf L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim.\+vhd}.

\index{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim\+::arch@{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim\+::arch}!trxiqpulse\+\_\+fsync@{trxiqpulse\+\_\+fsync}}
\index{trxiqpulse\+\_\+fsync@{trxiqpulse\+\_\+fsync}!L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim\+::arch@{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim\+::arch}}
\paragraph[{trxiqpulse\+\_\+fsync}]{\setlength{\rightskip}{0pt plus 5cm}{\bf trxiqpulse\+\_\+fsync} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classLMS7002__DIQ2__sim_1_1arch_a7616d99ac64a74271e02257d14ceb046}


Definition at line {\bf 59} of file {\bf L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/rx\+\_\+path\+\_\+top/diq2fifo/sim/{\bf L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim.\+vhd}\end{DoxyCompactItemize}
