//
// Verilog Module Visibal_Watermarking_lib.divider_sigma
//
// Created:
//          by - Ruben.UNKNOWN (RUBEN-LAPTOP)
//          at - 10:59:16 11/19/2020
//
// using Mentor Graphics HDL Designer(TM) 2018.2 (Build 19)
//

`resetall
`timescale 1ns/10ps
module divider_sigma ;


// ### Please start your Verilog code here ### 

endmodule
