Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "H:/Siddhartha/Hardware Security Course/combinational_reg/test_isim_beh.exe" -prj "H:/Siddhartha/Hardware Security Course/combinational_reg/test_beh.prj" "work.test" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "H:/Siddhartha/Hardware Security Course/combinational_reg/half_addr.v" into library work
Analyzing Verilog file "H:/Siddhartha/Hardware Security Course/combinational_reg/full_addr.v" into library work
Analyzing Verilog file "H:/Siddhartha/Hardware Security Course/combinational_reg/adder_struct.v" into library work
Analyzing Verilog file "H:/Siddhartha/Hardware Security Course/combinational_reg/wrapper.v" into library work
Analyzing Verilog file "H:/Siddhartha/Hardware Security Course/combinational_reg/test.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module half_addr
Compiling module full_addr
Compiling module adder_struct
Compiling module wrapper
Compiling module test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 Verilog Units
Built simulation executable H:/Siddhartha/Hardware Security Course/combinational_reg/test_isim_beh.exe
Fuse Memory Usage: 28004 KB
Fuse CPU Usage: 312 ms
