/* Includes */
#include "xparameters.h"    // Contains macros that define addresses of different devices
#include "xil_printf.h"     // Xilinx's printf function
#include "xil_io.h"         // Contains functions for AXI I/O
#include "FILTER_IIR.h"   // Contains IP specific I/O functions and register address definitions
#include "Volume_Pregain.h"

int main(){
	 u32 vol_gain = 80;

    /* Write into input registers */
	 VOLUME_PREGAIN_mWriteReg(XPAR_VOLUME_PREGAIN_0_S00_AXI_BASEADDR, VOLUME_PREGAIN_S00_AXI_SLV_REG0_OFFSET, vol_gain );
	 VOLUME_PREGAIN_mWriteReg(XPAR_VOLUME_PREGAIN_0_S00_AXI_BASEADDR, VOLUME_PREGAIN_S00_AXI_SLV_REG1_OFFSET, vol_gain );

    FILTER_IIR_mWriteReg(XPAR_FILTER_IIR_0_S00_AXI_BASEADDR, FILTER_IIR_S00_AXI_SLV_REG0_OFFSET, 0x00002CB6 );
    FILTER_IIR_mWriteReg(XPAR_FILTER_IIR_0_S00_AXI_BASEADDR, FILTER_IIR_S00_AXI_SLV_REG1_OFFSET, 0x0000596C );
    FILTER_IIR_mWriteReg(XPAR_FILTER_IIR_0_S00_AXI_BASEADDR, FILTER_IIR_S00_AXI_SLV_REG2_OFFSET, 0x00002CB6 );
    FILTER_IIR_mWriteReg(XPAR_FILTER_IIR_0_S00_AXI_BASEADDR, FILTER_IIR_S00_AXI_SLV_REG3_OFFSET, 0x8097A63A );
    FILTER_IIR_mWriteReg(XPAR_FILTER_IIR_0_S00_AXI_BASEADDR, FILTER_IIR_S00_AXI_SLV_REG4_OFFSET, 0x3F690C9D );
    FILTER_IIR_mWriteReg(XPAR_FILTER_IIR_0_S00_AXI_BASEADDR, FILTER_IIR_S00_AXI_SLV_REG5_OFFSET, 0x074D9236 );
    FILTER_IIR_mWriteReg(XPAR_FILTER_IIR_0_S00_AXI_BASEADDR, FILTER_IIR_S00_AXI_SLV_REG6_OFFSET, 0x00000000 );
    FILTER_IIR_mWriteReg(XPAR_FILTER_IIR_0_S00_AXI_BASEADDR, FILTER_IIR_S00_AXI_SLV_REG7_OFFSET, 0xF8B26DCA );
    FILTER_IIR_mWriteReg(XPAR_FILTER_IIR_0_S00_AXI_BASEADDR, FILTER_IIR_S00_AXI_SLV_REG8_OFFSET, 0x9464B81B );
    FILTER_IIR_mWriteReg(XPAR_FILTER_IIR_0_S00_AXI_BASEADDR, FILTER_IIR_S00_AXI_SLV_REG9_OFFSET, 0x3164DB93 );
    FILTER_IIR_mWriteReg(XPAR_FILTER_IIR_0_S00_AXI_BASEADDR, FILTER_IIR_S00_AXI_SLV_REG10_OFFSET, 0x12BEC333 );
    FILTER_IIR_mWriteReg(XPAR_FILTER_IIR_0_S00_AXI_BASEADDR, FILTER_IIR_S00_AXI_SLV_REG11_OFFSET, 0xDA82799A );
    FILTER_IIR_mWriteReg(XPAR_FILTER_IIR_0_S00_AXI_BASEADDR, FILTER_IIR_S00_AXI_SLV_REG12_OFFSET, 0x12BEC333 );
    FILTER_IIR_mWriteReg(XPAR_FILTER_IIR_0_S00_AXI_BASEADDR, FILTER_IIR_S00_AXI_SLV_REG13_OFFSET, 0x00000000 );
    FILTER_IIR_mWriteReg(XPAR_FILTER_IIR_0_S00_AXI_BASEADDR, FILTER_IIR_S00_AXI_SLV_REG14_OFFSET, 0x0AFB0CCC );
    FILTER_IIR_mWriteReg(XPAR_FILTER_IIR_0_S00_AXI_BASEADDR, FILTER_IIR_S00_AXI_SLV_REG15_OFFSET, 0x00000000 );
    FILTER_IIR_mWriteReg(XPAR_FILTER_IIR_0_S00_AXI_BASEADDR, FILTER_IIR_S00_AXI_SLV_REG16_OFFSET, 0x00000001 );
    FILTER_IIR_mWriteReg(XPAR_FILTER_IIR_0_S00_AXI_BASEADDR, FILTER_IIR_S00_AXI_SLV_REG17_OFFSET, 0x00000000 );
    FILTER_IIR_mWriteReg(XPAR_FILTER_IIR_0_S00_AXI_BASEADDR, FILTER_IIR_S00_AXI_SLV_REG18_OFFSET, 0x00000000 );
    FILTER_IIR_mWriteReg(XPAR_FILTER_IIR_0_S00_AXI_BASEADDR, FILTER_IIR_S00_AXI_SLV_REG19_OFFSET, 0x00000000 );

    return 0;
}
