// Seed: 647993906
module module_0 (
    output wor id_0,
    output uwire id_1,
    output tri0 id_2,
    input supply0 id_3,
    output uwire id_4,
    input supply0 id_5,
    output tri1 id_6,
    input supply0 id_7,
    input tri1 id_8,
    output tri id_9,
    input tri id_10
    , id_26,
    output tri0 id_11,
    input uwire id_12,
    input wor id_13,
    output tri id_14,
    input wand id_15,
    output tri0 id_16,
    input tri id_17,
    output tri id_18,
    input tri1 id_19,
    input tri id_20,
    input uwire id_21,
    input supply0 id_22,
    output supply0 id_23
    , id_27,
    output supply1 id_24
);
  wire id_28;
  wire id_29;
endmodule
module module_1 (
    output wand id_0,
    output wire id_1,
    input supply0 id_2,
    input tri0 id_3,
    input wor id_4,
    output supply0 id_5
);
  wire id_7;
  module_0(
      id_0,
      id_5,
      id_5,
      id_2,
      id_5,
      id_3,
      id_1,
      id_4,
      id_2,
      id_5,
      id_3,
      id_1,
      id_4,
      id_2,
      id_1,
      id_2,
      id_1,
      id_3,
      id_1,
      id_3,
      id_3,
      id_3,
      id_2,
      id_0,
      id_1
  );
endmodule
