Analysis & Synthesis report for Test_3
Wed Nov  2 20:37:11 2022
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |all_blocks|current_state
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Registers Packed Into Inferred Megafunctions
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for buffer:buffer_1|altshift_taps:shifter_rtl_0|shift_taps_21m:auto_generated|altsyncram_ql71:altsyncram2
 15. Parameter Settings for User Entity Instance: Top-level Entity: |all_blocks
 16. Parameter Settings for User Entity Instance: buffer:buffer_1
 17. Parameter Settings for User Entity Instance: RAM:RAM_1
 18. Parameter Settings for User Entity Instance: ROM:ROM_1
 19. Parameter Settings for User Entity Instance: wire_hz:wire_hz_out_buffer
 20. Parameter Settings for User Entity Instance: wire_hz:wire_hz_out_ram
 21. Parameter Settings for User Entity Instance: wire_hz:wire_hz_out_rom
 22. Parameter Settings for User Entity Instance: wire_hz:wire_hz_in_buffer
 23. Parameter Settings for User Entity Instance: wire_hz:wire_hz_in_ram
 24. Parameter Settings for Inferred Entity Instance: buffer:buffer_1|altshift_taps:shifter_rtl_0
 25. altshift_taps Parameter Settings by Entity Instance
 26. Post-Synthesis Netlist Statistics for Top Partition
 27. Elapsed Time Per Partition
 28. Analysis & Synthesis Messages
 29. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Nov  2 20:37:11 2022       ;
; Quartus Prime Version              ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                      ; Test_3                                      ;
; Top-level Entity Name              ; all_blocks                                  ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 531                                         ;
;     Total combinational functions  ; 283                                         ;
;     Dedicated logic registers      ; 276                                         ;
; Total registers                    ; 276                                         ;
; Total pins                         ; 16                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 24                                          ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M08DAF484C8G     ;                    ;
; Top-level entity name                                            ; all_blocks         ; Test_3             ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; All                ;                    ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-12        ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                  ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                              ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------+---------+
; src/wire_hz.v                    ; yes             ; User Verilog HDL File        ; /home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/src/wire_hz.v                                ;         ;
; src/buffer.v                     ; yes             ; User Verilog HDL File        ; /home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/src/buffer.v                                 ;         ;
; src/RAM.v                        ; yes             ; User Verilog HDL File        ; /home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/src/RAM.v                                    ;         ;
; src/ROM.v                        ; yes             ; User Verilog HDL File        ; /home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/src/ROM.v                                    ;         ;
; src/all_blocks.v                 ; yes             ; User Verilog HDL File        ; /home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/src/all_blocks.v                             ;         ;
; altshift_taps.tdf                ; yes             ; Megafunction                 ; /home/dimuki_ken/Quartus/Installed_21.1/quartus/libraries/megafunctions/altshift_taps.tdf ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; /home/dimuki_ken/Quartus/Installed_21.1/quartus/libraries/megafunctions/altdpram.inc      ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; /home/dimuki_ken/Quartus/Installed_21.1/quartus/libraries/megafunctions/lpm_counter.inc   ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; /home/dimuki_ken/Quartus/Installed_21.1/quartus/libraries/megafunctions/lpm_compare.inc   ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; /home/dimuki_ken/Quartus/Installed_21.1/quartus/libraries/megafunctions/lpm_constant.inc  ;         ;
; db/shift_taps_21m.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/db/shift_taps_21m.tdf                        ;         ;
; db/altsyncram_ql71.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/db/altsyncram_ql71.tdf                       ;         ;
; db/cntr_s3f.tdf                  ; yes             ; Auto-Generated Megafunction  ; /home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/db/cntr_s3f.tdf                              ;         ;
; db/cmpr_erb.tdf                  ; yes             ; Auto-Generated Megafunction  ; /home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/db/cmpr_erb.tdf                              ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 531       ;
;                                             ;           ;
; Total combinational functions               ; 283       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 245       ;
;     -- 3 input functions                    ; 21        ;
;     -- <=2 input functions                  ; 17        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 281       ;
;     -- arithmetic mode                      ; 2         ;
;                                             ;           ;
; Total registers                             ; 276       ;
;     -- Dedicated logic registers            ; 276       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 16        ;
; Total memory bits                           ; 24        ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 284       ;
; Total fan-out                               ; 1964      ;
; Average fan-out                             ; 3.28      ;
+---------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                               ; Entity Name     ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |all_blocks                               ; 283 (31)            ; 276 (18)                  ; 24          ; 0          ; 0            ; 0       ; 0         ; 16   ; 0            ; 0          ; |all_blocks                                                                                                       ; all_blocks      ; work         ;
;    |RAM:RAM_1|                            ; 208 (208)           ; 256 (256)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |all_blocks|RAM:RAM_1                                                                                             ; RAM             ; work         ;
;    |ROM:ROM_1|                            ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |all_blocks|ROM:ROM_1                                                                                             ; ROM             ; work         ;
;    |buffer:buffer_1|                      ; 5 (0)               ; 2 (0)                     ; 24          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |all_blocks|buffer:buffer_1                                                                                       ; buffer          ; work         ;
;       |altshift_taps:shifter_rtl_0|       ; 5 (0)               ; 2 (0)                     ; 24          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |all_blocks|buffer:buffer_1|altshift_taps:shifter_rtl_0                                                           ; altshift_taps   ; work         ;
;          |shift_taps_21m:auto_generated|  ; 5 (0)               ; 2 (0)                     ; 24          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |all_blocks|buffer:buffer_1|altshift_taps:shifter_rtl_0|shift_taps_21m:auto_generated                             ; shift_taps_21m  ; work         ;
;             |altsyncram_ql71:altsyncram2| ; 0 (0)               ; 0 (0)                     ; 24          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |all_blocks|buffer:buffer_1|altshift_taps:shifter_rtl_0|shift_taps_21m:auto_generated|altsyncram_ql71:altsyncram2 ; altsyncram_ql71 ; work         ;
;             |cntr_s3f:cntr1|              ; 5 (5)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |all_blocks|buffer:buffer_1|altshift_taps:shifter_rtl_0|shift_taps_21m:auto_generated|cntr_s3f:cntr1              ; cntr_s3f        ; work         ;
;    |wire_hz:wire_hz_in_buffer|            ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |all_blocks|wire_hz:wire_hz_in_buffer                                                                             ; wire_hz         ; work         ;
;    |wire_hz:wire_hz_out_buffer|           ; 14 (14)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |all_blocks|wire_hz:wire_hz_out_buffer                                                                            ; wire_hz         ; work         ;
;    |wire_hz:wire_hz_out_ram|              ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |all_blocks|wire_hz:wire_hz_out_ram                                                                               ; wire_hz         ; work         ;
;    |wire_hz:wire_hz_out_rom|              ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |all_blocks|wire_hz:wire_hz_out_rom                                                                               ; wire_hz         ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; buffer:buffer_1|altshift_taps:shifter_rtl_0|shift_taps_21m:auto_generated|altsyncram_ql71:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 3            ; 8            ; 3            ; 8            ; 24   ; None ;
+------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |all_blocks|current_state                                                                                                         ;
+------------------------+------------------------+------------------------+-----------------------+------------------------+-----------------------+
; Name                   ; current_state.write_st ; current_state.delay_st ; current_state.read_st ; current_state.start_st ; current_state.calm_st ;
+------------------------+------------------------+------------------------+-----------------------+------------------------+-----------------------+
; current_state.start_st ; 0                      ; 0                      ; 0                     ; 0                      ; 0                     ;
; current_state.read_st  ; 0                      ; 0                      ; 1                     ; 1                      ; 0                     ;
; current_state.delay_st ; 0                      ; 1                      ; 0                     ; 1                      ; 0                     ;
; current_state.write_st ; 1                      ; 0                      ; 0                     ; 1                      ; 0                     ;
; current_state.calm_st  ; 0                      ; 0                      ; 0                     ; 1                      ; 1                     ;
+------------------------+------------------------+------------------------+-----------------------+------------------------+-----------------------+


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; current_state~7                       ; Lost fanout        ;
; current_state~8                       ; Lost fanout        ;
; Total Number of Removed Registers = 2 ;                    ;
+---------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 276   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 265   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                     ;
+-------------------------------------+-------------------------------+------------+
; Register Name                       ; Megafunction                  ; Type       ;
+-------------------------------------+-------------------------------+------------+
; buffer:buffer_1|shifter[0..4][0..7] ; buffer:buffer_1|shifter_rtl_0 ; SHIFT_TAPS ;
+-------------------------------------+-------------------------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------+
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |all_blocks|address_counter[4]    ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |all_blocks|read_write_counter[0] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for buffer:buffer_1|altshift_taps:shifter_rtl_0|shift_taps_21m:auto_generated|altsyncram_ql71:altsyncram2 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |all_blocks ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; ADDRESS_WIDTH  ; 5     ; Signed Integer                                    ;
; DATA_WIDTH     ; 8     ; Signed Integer                                    ;
; BUFFER_LENGTH  ; 5     ; Signed Integer                                    ;
; DATA_DELAY     ; 3     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: buffer:buffer_1 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                      ;
; BUFFER_LENGTH  ; 5     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM:RAM_1 ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; ADDRESS_WIDTH  ; 5     ; Signed Integer                ;
; DATA_WIDTH     ; 8     ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM:ROM_1 ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; ADDRESS_WIDTH  ; 5     ; Signed Integer                ;
; DATA_WIDTH     ; 8     ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wire_hz:wire_hz_out_buffer ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wire_hz:wire_hz_out_ram ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wire_hz:wire_hz_out_rom ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wire_hz:wire_hz_in_buffer ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wire_hz:wire_hz_in_ram ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: buffer:buffer_1|altshift_taps:shifter_rtl_0 ;
+----------------+----------------+------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                       ;
+----------------+----------------+------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                    ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                    ;
; TAP_DISTANCE   ; 5              ; Untyped                                                    ;
; WIDTH          ; 8              ; Untyped                                                    ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                    ;
; CBXI_PARAMETER ; shift_taps_21m ; Untyped                                                    ;
+----------------+----------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                      ;
+----------------------------+---------------------------------------------+
; Name                       ; Value                                       ;
+----------------------------+---------------------------------------------+
; Number of entity instances ; 1                                           ;
; Entity Instance            ; buffer:buffer_1|altshift_taps:shifter_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                           ;
;     -- TAP_DISTANCE        ; 5                                           ;
;     -- WIDTH               ; 8                                           ;
+----------------------------+---------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 16                          ;
; cycloneiii_ff         ; 276                         ;
;     ENA               ; 265                         ;
;     plain             ; 11                          ;
; cycloneiii_io_obuf    ; 8                           ;
; cycloneiii_lcell_comb ; 283                         ;
;     arith             ; 2                           ;
;         2 data inputs ; 2                           ;
;     normal            ; 281                         ;
;         0 data inputs ; 1                           ;
;         2 data inputs ; 14                          ;
;         3 data inputs ; 21                          ;
;         4 data inputs ; 245                         ;
; cycloneiii_ram_block  ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 4.88                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Wed Nov  2 20:37:03 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SIFO_Lab_3 -c Test_3
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 5 design units, including 5 entities, in source file src/all_blocks.v
    Info (12023): Found entity 1: RAM File: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/src/RAM.v Line: 1
    Info (12023): Found entity 2: ROM File: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/src/ROM.v Line: 1
    Info (12023): Found entity 3: wire_hz File: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/src/wire_hz.v Line: 1
    Info (12023): Found entity 4: buffer File: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/src/buffer.v Line: 2
    Info (12023): Found entity 5: all_blocks File: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/src/all_blocks.v Line: 6
Info (12127): Elaborating entity "all_blocks" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at all_blocks.v(32): truncated value with size 32 to match size of target (13) File: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/src/all_blocks.v Line: 32
Info (12128): Elaborating entity "buffer" for hierarchy "buffer:buffer_1" File: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/src/all_blocks.v Line: 47
Info (12128): Elaborating entity "RAM" for hierarchy "RAM:RAM_1" File: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/src/all_blocks.v Line: 60
Info (12128): Elaborating entity "ROM" for hierarchy "ROM:ROM_1" File: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/src/all_blocks.v Line: 70
Warning (10030): Net "memory.data_a" at ROM.v(13) has no driver or initial value, using a default initial value '0' File: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/src/ROM.v Line: 13
Warning (10030): Net "memory.waddr_a" at ROM.v(13) has no driver or initial value, using a default initial value '0' File: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/src/ROM.v Line: 13
Warning (10030): Net "memory.we_a" at ROM.v(13) has no driver or initial value, using a default initial value '0' File: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/src/ROM.v Line: 13
Info (12128): Elaborating entity "wire_hz" for hierarchy "wire_hz:wire_hz_out_buffer" File: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/src/all_blocks.v Line: 78
Warning (10230): Verilog HDL assignment warning at wire_hz.v(12): truncated value with size 32 to match size of target (8) File: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/src/wire_hz.v Line: 12
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276007): RAM logic "RAM:RAM_1|memory" is uninferred due to asynchronous read logic File: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/src/RAM.v Line: 15
    Info (276013): RAM logic "ROM:ROM_1|memory" is uninferred because MIF is not supported for the selected family File: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/src/ROM.v Line: 13
Info (19000): Inferred 1 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "buffer:buffer_1|shifter_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 5
        Info (286033): Parameter WIDTH set to 8
Info (12130): Elaborated megafunction instantiation "buffer:buffer_1|altshift_taps:shifter_rtl_0"
Info (12133): Instantiated megafunction "buffer:buffer_1|altshift_taps:shifter_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "5"
    Info (12134): Parameter "WIDTH" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_21m.tdf
    Info (12023): Found entity 1: shift_taps_21m File: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/db/shift_taps_21m.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ql71.tdf
    Info (12023): Found entity 1: altsyncram_ql71 File: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/db/altsyncram_ql71.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_s3f.tdf
    Info (12023): Found entity 1: cntr_s3f File: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/db/cntr_s3f.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_erb.tdf
    Info (12023): Found entity 1: cmpr_erb File: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/db/cmpr_erb.tdf Line: 23
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "wire_hz:wire_hz_in_buffer|out_data[0]" to the node "buffer:buffer_1|altshift_taps:shifter_rtl_0|shift_taps_21m:auto_generated|altsyncram_ql71:altsyncram2|ram_block3a0" into an OR gate File: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/src/wire_hz.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "wire_hz:wire_hz_in_ram|out_data[0]" to the node "RAM:RAM_1|memory" into an OR gate File: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/src/wire_hz.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "wire_hz:wire_hz_in_buffer|out_data[1]" to the node "buffer:buffer_1|altshift_taps:shifter_rtl_0|shift_taps_21m:auto_generated|altsyncram_ql71:altsyncram2|ram_block3a1" into an OR gate File: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/src/wire_hz.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "wire_hz:wire_hz_in_ram|out_data[1]" to the node "RAM:RAM_1|memory" into an OR gate File: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/src/wire_hz.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "wire_hz:wire_hz_in_buffer|out_data[2]" to the node "buffer:buffer_1|altshift_taps:shifter_rtl_0|shift_taps_21m:auto_generated|altsyncram_ql71:altsyncram2|ram_block3a2" into an OR gate File: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/src/wire_hz.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "wire_hz:wire_hz_in_ram|out_data[2]" to the node "RAM:RAM_1|memory" into an OR gate File: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/src/wire_hz.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "wire_hz:wire_hz_in_buffer|out_data[3]" to the node "buffer:buffer_1|altshift_taps:shifter_rtl_0|shift_taps_21m:auto_generated|altsyncram_ql71:altsyncram2|ram_block3a3" into an OR gate File: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/src/wire_hz.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "wire_hz:wire_hz_in_ram|out_data[3]" to the node "RAM:RAM_1|memory" into an OR gate File: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/src/wire_hz.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "wire_hz:wire_hz_in_buffer|out_data[4]" to the node "buffer:buffer_1|altshift_taps:shifter_rtl_0|shift_taps_21m:auto_generated|altsyncram_ql71:altsyncram2|ram_block3a4" into an OR gate File: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/src/wire_hz.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "wire_hz:wire_hz_in_ram|out_data[4]" to the node "RAM:RAM_1|memory" into an OR gate File: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/src/wire_hz.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "wire_hz:wire_hz_in_buffer|out_data[5]" to the node "buffer:buffer_1|altshift_taps:shifter_rtl_0|shift_taps_21m:auto_generated|altsyncram_ql71:altsyncram2|ram_block3a5" into an OR gate File: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/src/wire_hz.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "wire_hz:wire_hz_in_ram|out_data[5]" to the node "RAM:RAM_1|memory" into an OR gate File: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/src/wire_hz.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "wire_hz:wire_hz_in_buffer|out_data[6]" to the node "buffer:buffer_1|altshift_taps:shifter_rtl_0|shift_taps_21m:auto_generated|altsyncram_ql71:altsyncram2|ram_block3a6" into an OR gate File: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/src/wire_hz.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "wire_hz:wire_hz_in_ram|out_data[6]" to the node "RAM:RAM_1|memory" into an OR gate File: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/src/wire_hz.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "wire_hz:wire_hz_in_buffer|out_data[7]" to the node "buffer:buffer_1|altshift_taps:shifter_rtl_0|shift_taps_21m:auto_generated|altsyncram_ql71:altsyncram2|ram_block3a7" into an OR gate File: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/src/wire_hz.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "wire_hz:wire_hz_in_ram|out_data[7]" to the node "RAM:RAM_1|memory" into an OR gate File: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/src/wire_hz.v Line: 9
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "wire_hz:wire_hz_out_buffer|out_data[0]" to the node "wire_hz:wire_hz_in_buffer|out_data[0]" into an OR gate File: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/src/wire_hz.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "wire_hz:wire_hz_out_buffer|out_data[1]" to the node "wire_hz:wire_hz_in_buffer|out_data[1]" into an OR gate File: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/src/wire_hz.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "wire_hz:wire_hz_out_buffer|out_data[2]" to the node "wire_hz:wire_hz_in_buffer|out_data[2]" into an OR gate File: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/src/wire_hz.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "wire_hz:wire_hz_out_buffer|out_data[3]" to the node "wire_hz:wire_hz_in_buffer|out_data[3]" into an OR gate File: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/src/wire_hz.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "wire_hz:wire_hz_out_buffer|out_data[4]" to the node "wire_hz:wire_hz_in_buffer|out_data[4]" into an OR gate File: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/src/wire_hz.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "wire_hz:wire_hz_out_buffer|out_data[5]" to the node "wire_hz:wire_hz_in_buffer|out_data[5]" into an OR gate File: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/src/wire_hz.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "wire_hz:wire_hz_out_rom|out_data[6]" to the node "wire_hz:wire_hz_in_buffer|out_data[6]" into an OR gate File: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/src/wire_hz.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "wire_hz:wire_hz_out_rom|out_data[7]" to the node "wire_hz:wire_hz_in_buffer|out_data[7]" into an OR gate File: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/src/wire_hz.v Line: 9
Info (286030): Timing-Driven Synthesis is running
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/output_files/Test_3.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 564 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 8 output pins
    Info (21061): Implemented 540 logic cells
    Info (21064): Implemented 8 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings
    Info: Peak virtual memory: 484 megabytes
    Info: Processing ended: Wed Nov  2 20:37:11 2022
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:22


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/dimuki_ken/Quartus/Projects/SIFO_Lab_3/output_files/Test_3.map.smsg.


