{
  "schema": "xilinx.com:schema:json_instance:1.0",
  "ip_inst": {
    "xci_name": "pwm_controller_configmap_pwm_0_0",
    "cell_name": "DPWM_SLICE/configmap_pwm_0",
    "component_reference": "xilinx.com:module_ref:configmap_pwm:1.0",
    "ip_revision": "1",
    "gen_directory": ".",
    "parameters": {
      "component_parameters": {
        "RESETN_BIT": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "SAWTRI_BIT": [ { "value": "1", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "ASYNC_BIT": [ { "value": "2", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "UPD_PEAK_BIT": [ { "value": "3", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "UPD_VALLEY_BIT": [ { "value": "4", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "ACQ_FREE_BIT": [ { "value": "5", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "ACQ_MAX_BIT": [ { "value": "6", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "ACQ_CMP_BIT": [ { "value": "7", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "ACQ_HALF_BIT": [ { "value": "8", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "ACQ_ZERO_BIT": [ { "value": "9", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "EN_SNOOP_BIT": [ { "value": "10", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "DSP_START_BIT": [ { "value": "11", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "DSP_BYPASS_BIT": [ { "value": "12", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "DATA_WIDTH": [ { "value": "32", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "Component_Name": [ { "value": "pwm_controller_configmap_pwm_0_0", "resolve_type": "user", "usage": "all" } ]
      },
      "model_parameters": {
        "RESETN_BIT": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "SAWTRI_BIT": [ { "value": "1", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "ASYNC_BIT": [ { "value": "2", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "UPD_PEAK_BIT": [ { "value": "3", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "UPD_VALLEY_BIT": [ { "value": "4", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "ACQ_FREE_BIT": [ { "value": "5", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "ACQ_MAX_BIT": [ { "value": "6", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "ACQ_CMP_BIT": [ { "value": "7", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "ACQ_HALF_BIT": [ { "value": "8", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "ACQ_ZERO_BIT": [ { "value": "9", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "EN_SNOOP_BIT": [ { "value": "10", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "DSP_START_BIT": [ { "value": "11", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "DSP_BYPASS_BIT": [ { "value": "12", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "DATA_WIDTH": [ { "value": "32", "resolve_type": "generated", "format": "long", "usage": "all" } ]
      },
      "project_parameters": {
        "ARCHITECTURE": [ { "value": "zynq" } ],
        "BASE_BOARD_PART": [ { "value": "tul.com.tw:pynq-z2:part0:1.0" } ],
        "BOARD_CONNECTIONS": [ { "value": "" } ],
        "DEVICE": [ { "value": "xc7z020" } ],
        "PACKAGE": [ { "value": "clg400" } ],
        "PREFHDL": [ { "value": "VHDL" } ],
        "SILICON_REVISION": [ { "value": "" } ],
        "SIMULATOR_LANGUAGE": [ { "value": "VHDL" } ],
        "SPEEDGRADE": [ { "value": "-1" } ],
        "STATIC_POWER": [ { "value": "" } ],
        "TEMPERATURE_GRADE": [ { "value": "" } ],
        "USE_RDI_CUSTOMIZATION": [ { "value": "TRUE" } ],
        "USE_RDI_GENERATION": [ { "value": "TRUE" } ]
      },
      "runtime_parameters": {
        "IPCONTEXT": [ { "value": "IP_Integrator" } ],
        "IPREVISION": [ { "value": "1" } ],
        "MANAGED": [ { "value": "TRUE" } ],
        "OUTPUTDIR": [ { "value": "." } ],
        "SELECTEDSIMMODEL": [ { "value": "" } ],
        "SHAREDDIR": [ { "value": "../../ipshared" } ],
        "SWVERSION": [ { "value": "2022.2" } ],
        "SYNTHESISFLOW": [ { "value": "OOC_HIERARCHICAL" } ]
      }
    },
    "boundary": {
      "ports": {
        "resetn_o": [ { "direction": "out" } ],
        "sawtri_o": [ { "direction": "out" } ],
        "async_o": [ { "direction": "out" } ],
        "upd_peak_o": [ { "direction": "out" } ],
        "upd_valley_o": [ { "direction": "out" } ],
        "acq_free_o": [ { "direction": "out" } ],
        "acq_max_o": [ { "direction": "out" } ],
        "acq_cmp_o": [ { "direction": "out" } ],
        "acq_half_o": [ { "direction": "out" } ],
        "acq_zero_o": [ { "direction": "out" } ],
        "en_snoop_o": [ { "direction": "out" } ],
        "dsp_start_o": [ { "direction": "out" } ],
        "dsp_bypass_o": [ { "direction": "out" } ],
        "data_i": [ { "direction": "in", "size_left": "31", "size_right": "0" } ]
      }
    }
  }
}