include $(TEST_DIR)/../Makefile.in
TOP_FILE := \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_abstract_prim_pkg_0.1/prim_pkg.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_alert_0/rtl/prim_alert_pkg.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_util_0.1/rtl/prim_util_pkg.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_ip_lc_ctrl_state_pkg_0.1/rtl/lc_ctrl_state_pkg.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_ip_lc_ctrl_pkg_0.1/rtl/lc_ctrl_pkg.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_constants_top_pkg_0/rtl/top_pkg.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_secded_0.1/rtl/prim_secded_pkg.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_tlul_headers_0.1/rtl/tlul_pkg.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_subreg_0/rtl/prim_subreg_pkg.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_ip_spi_device_pkg_0.1/rtl/spi_device_reg_pkg.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_ip_spi_device_pkg_0.1/rtl/spi_device_pkg.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_ram_2p_pkg_0/rtl/prim_ram_2p_pkg.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_generic_flop_0/rtl/prim_generic_flop.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_xilinx_flop_0/rtl/prim_xilinx_flop.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_abstract_flop_0/prim_flop.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_generic_flop_2sync_0/rtl/prim_generic_flop_2sync.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_abstract_flop_2sync_0/prim_flop_2sync.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_fifo_0/rtl/prim_fifo_async.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_generic_buf_0/rtl/prim_generic_buf.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_abstract_buf_0/prim_buf.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_lc_sync_0.1/rtl/prim_lc_sync.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_all_0.1/rtl/prim_pulse_sync.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_generic_clock_inv_0/rtl/prim_generic_clock_inv.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_generic_clock_mux2_0/rtl/prim_generic_clock_mux2.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_abstract_clock_mux2_0/prim_clock_mux2.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_abstract_clock_inv_0/prim_clock_inv.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_generic_clock_buf_0/rtl/prim_generic_clock_buf.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_abstract_clock_buf_0/prim_clock_buf.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_tree.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_ppc.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_all_0.1/rtl/prim_sram_arbiter.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_subreg_0/rtl/prim_subreg_arb.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_subreg_0/rtl/prim_subreg_ext.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_subreg_0/rtl/prim_subreg.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_subreg_0/rtl/prim_subreg_shadow.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_tlul_common_0.1/rtl/tlul_fifo_sync.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_tlul_socket_1n_0.1/rtl/tlul_err_resp.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_tlul_socket_1n_0.1/rtl/tlul_socket_1n.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_tlul_adapter_reg_0.1/rtl/tlul_adapter_reg.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_ip_spi_device_0.1/rtl/spi_s2p.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_ip_spi_device_0.1/rtl/spi_p2s.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_ip_spi_device_0.1/rtl/spi_fwmode.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_ip_spi_device_0.1/rtl/spi_fwm_rxf_ctrl.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_ip_spi_device_0.1/rtl/spi_fwm_txf_ctrl.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_ip_spi_device_0.1/rtl/spi_device_reg_top.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_tlul_common_0.1/rtl/tlul_err.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_secded_0.1/rtl/prim_secded_39_32_enc.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_secded_0.1/rtl/prim_secded_64_57_enc.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_secded_0.1/rtl/prim_secded_39_32_dec.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_secded_0.1/rtl/prim_secded_64_57_dec.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_tlul_trans_intg_0.1/rtl/tlul_data_integ_enc.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_tlul_trans_intg_0.1/rtl/tlul_data_integ_dec.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_tlul_trans_intg_0.1/rtl/tlul_rsp_intg_gen.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_tlul_trans_intg_0.1/rtl/tlul_cmd_intg_chk.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_tlul_trans_intg_0.1/rtl/tlul_cmd_intg_gen.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_tlul_adapter_sram_0.1/rtl/tlul_sram_byte.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_tlul_adapter_sram_0.1/rtl/tlul_adapter_sram.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_generic_ram_2p_0/rtl/prim_generic_ram_2p.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_abstract_ram_2p_0/prim_ram_2p.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_ram_2p_async_adv_0.1/rtl/prim_ram_2p_async_adv.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_ram_2p_adv_0.1/rtl/prim_ram_2p_adv.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_all_0.1/rtl/prim_intr_hw.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_abstract_clock_gating_0/prim_clock_gating.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_diff_decode_0/rtl/prim_diff_decode.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_alert_0/rtl/prim_alert_sender.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_ip_spi_device_0.1/rtl/spi_cmdparse.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_ip_spi_device_0.1/rtl/spid_readsram.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_ip_spi_device_0.1/rtl/spid_readbuffer.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_ip_spi_device_0.1/rtl/spi_readcmd.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_edge_detector_0.1/rtl/prim_edge_detector.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_all_0.1/rtl/prim_slicer.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_ip_spi_device_0.1/rtl/spi_tpm.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_ip_spi_device_0.1/rtl/spid_status.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_ip_spi_device_0.1/rtl/spid_jedec.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_fifo_0/rtl/prim_fifo_async_sram_adapter.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_ip_spi_device_0.1/rtl/spid_fifo2sram_adapter.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_ip_spi_device_0.1/rtl/spid_upload.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_ip_spi_device_0.1/rtl/spi_passthrough.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_ip_spi_device_0.1/rtl/spi_device.sv 

INCLUDE := -I$(OPENTITAN_BUILD)/src/lowrisc_prim_assert_0.1/rtl/ \
   -I$(OPENTITAN_BUILD)/src/lowrisc_prim_util_memload_0/rtl/

TOP_MODULE := spi_device

VERILATOR_FLAGS := $(TEST_DIR)/spi_device.vlt
