<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-s5p64x0 › include › mach › irqs.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>irqs.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* linux/arch/arm/mach-s5p64x0/include/mach/irqs.h</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright 2009-2010 Samsung Electronics Co., Ltd.</span>
<span class="cm"> *		http://www.samsung.com</span>
<span class="cm"> *</span>
<span class="cm"> * S5P64X0 - IRQ definitions</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm">*/</span>

<span class="cp">#ifndef __ASM_ARCH_IRQS_H</span>
<span class="cp">#define __ASM_ARCH_IRQS_H __FILE__</span>

<span class="cp">#include &lt;plat/irqs.h&gt;</span>

<span class="cm">/* VIC0 */</span>

<span class="cp">#define IRQ_EINT0_3		S5P_IRQ_VIC0(0)</span>
<span class="cp">#define IRQ_EINT4_11		S5P_IRQ_VIC0(1)</span>
<span class="cp">#define IRQ_RTC_TIC		S5P_IRQ_VIC0(2)</span>
<span class="cp">#define IRQ_IIS1		S5P_IRQ_VIC0(3)	</span><span class="cm">/* for only S5P6450 */</span><span class="cp"></span>
<span class="cp">#define IRQ_IIS2		S5P_IRQ_VIC0(4)	</span><span class="cm">/* for only S5P6450 */</span><span class="cp"></span>
<span class="cp">#define IRQ_IIC1		S5P_IRQ_VIC0(5)</span>
<span class="cp">#define IRQ_I2SV40		S5P_IRQ_VIC0(6)</span>
<span class="cp">#define IRQ_GPS			S5P_IRQ_VIC0(7)	</span><span class="cm">/* for only S5P6450 */</span><span class="cp"></span>

<span class="cp">#define IRQ_2D			S5P_IRQ_VIC0(11)</span>
<span class="cp">#define IRQ_TIMER0_VIC		S5P_IRQ_VIC0(23)</span>
<span class="cp">#define IRQ_TIMER1_VIC		S5P_IRQ_VIC0(24)</span>
<span class="cp">#define IRQ_TIMER2_VIC		S5P_IRQ_VIC0(25)</span>
<span class="cp">#define IRQ_WDT			S5P_IRQ_VIC0(26)</span>
<span class="cp">#define IRQ_TIMER3_VIC		S5P_IRQ_VIC0(27)</span>
<span class="cp">#define IRQ_TIMER4_VIC		S5P_IRQ_VIC0(28)</span>
<span class="cp">#define IRQ_DISPCON0		S5P_IRQ_VIC0(29)</span>
<span class="cp">#define IRQ_DISPCON1		S5P_IRQ_VIC0(30)</span>
<span class="cp">#define IRQ_DISPCON2		S5P_IRQ_VIC0(31)</span>

<span class="cm">/* VIC1 */</span>

<span class="cp">#define IRQ_EINT12_15		S5P_IRQ_VIC1(0)</span>
<span class="cp">#define IRQ_PCM0		S5P_IRQ_VIC1(2)</span>
<span class="cp">#define IRQ_PCM1		S5P_IRQ_VIC1(3)	</span><span class="cm">/* for only S5P6450 */</span><span class="cp"></span>
<span class="cp">#define IRQ_PCM2		S5P_IRQ_VIC1(4)	</span><span class="cm">/* for only S5P6450 */</span><span class="cp"></span>
<span class="cp">#define IRQ_UART0		S5P_IRQ_VIC1(5)</span>
<span class="cp">#define IRQ_UART1		S5P_IRQ_VIC1(6)</span>
<span class="cp">#define IRQ_UART2		S5P_IRQ_VIC1(7)</span>
<span class="cp">#define IRQ_UART3		S5P_IRQ_VIC1(8)</span>
<span class="cp">#define IRQ_DMA0		S5P_IRQ_VIC1(9)</span>
<span class="cp">#define IRQ_UART4		S5P_IRQ_VIC1(10)	</span><span class="cm">/* S5P6450 */</span><span class="cp"></span>
<span class="cp">#define IRQ_UART5		S5P_IRQ_VIC1(11)	</span><span class="cm">/* S5P6450 */</span><span class="cp"></span>
<span class="cp">#define IRQ_NFC			S5P_IRQ_VIC1(13)</span>
<span class="cp">#define IRQ_USI			S5P_IRQ_VIC1(15)	</span><span class="cm">/* S5P6450 */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPI0		S5P_IRQ_VIC1(16)</span>
<span class="cp">#define IRQ_SPI1		S5P_IRQ_VIC1(17)</span>
<span class="cp">#define IRQ_HSMMC2		S5P_IRQ_VIC1(17)	</span><span class="cm">/* Shared */</span><span class="cp"></span>
<span class="cp">#define IRQ_IIC			S5P_IRQ_VIC1(18)</span>
<span class="cp">#define IRQ_DISPCON3		S5P_IRQ_VIC1(19)</span>
<span class="cp">#define IRQ_EINT_GROUPS		S5P_IRQ_VIC1(21)</span>
<span class="cp">#define IRQ_PMU			S5P_IRQ_VIC1(23)	</span><span class="cm">/* S5P6440 */</span><span class="cp"></span>
<span class="cp">#define IRQ_HSMMC0		S5P_IRQ_VIC1(24)</span>
<span class="cp">#define IRQ_HSMMC1		S5P_IRQ_VIC1(25)</span>
<span class="cp">#define IRQ_OTG			S5P_IRQ_VIC1(26)</span>
<span class="cp">#define IRQ_DSI			S5P_IRQ_VIC1(27)</span>
<span class="cp">#define IRQ_RTC_ALARM		S5P_IRQ_VIC1(28)</span>
<span class="cp">#define IRQ_TSI			S5P_IRQ_VIC1(29)</span>
<span class="cp">#define IRQ_PENDN		S5P_IRQ_VIC1(30)</span>
<span class="cp">#define IRQ_TC			IRQ_PENDN</span>
<span class="cp">#define IRQ_ADC			S5P_IRQ_VIC1(31)</span>

<span class="cm">/* UART interrupts, S5P6450 has 5 UARTs */</span>
<span class="cp">#define IRQ_S5P_UART_BASE4	(96)</span>
<span class="cp">#define IRQ_S5P_UART_BASE5	(100)</span>

<span class="cp">#define IRQ_S5P_UART_RX4	(IRQ_S5P_UART_BASE4 + UART_IRQ_RXD)</span>
<span class="cp">#define IRQ_S5P_UART_TX4	(IRQ_S5P_UART_BASE4 + UART_IRQ_TXD)</span>
<span class="cp">#define IRQ_S5P_UART_ERR4	(IRQ_S5P_UART_BASE4 + UART_IRQ_ERR)</span>

<span class="cp">#define IRQ_S5P_UART_RX5	(IRQ_S5P_UART_BASE5 + UART_IRQ_RXD)</span>
<span class="cp">#define IRQ_S5P_UART_TX5	(IRQ_S5P_UART_BASE5 + UART_IRQ_TXD)</span>
<span class="cp">#define IRQ_S5P_UART_ERR5	(IRQ_S5P_UART_BASE5 + UART_IRQ_ERR)</span>

<span class="cm">/* S3C compatibilty defines */</span>
<span class="cp">#define IRQ_S3CUART_RX4		IRQ_S5P_UART_RX4</span>
<span class="cp">#define IRQ_S3CUART_RX5		IRQ_S5P_UART_RX5</span>

<span class="cp">#define IRQ_I2S0		IRQ_I2SV40</span>

<span class="cp">#define IRQ_LCD_FIFO		IRQ_DISPCON0</span>
<span class="cp">#define IRQ_LCD_VSYNC		IRQ_DISPCON1</span>
<span class="cp">#define IRQ_LCD_SYSTEM		IRQ_DISPCON2</span>

<span class="cm">/* S5P6450 EINT feature will be added */</span>

<span class="cm">/*</span>
<span class="cm"> * Since the IRQ_EINT(x) are a linear mapping on s5p6440 we just defined</span>
<span class="cm"> * them as an IRQ_EINT(x) macro from S5P_IRQ_EINT_BASE which we place</span>
<span class="cm"> * after the pair of VICs.</span>
<span class="cm"> */</span>

<span class="cp">#define S5P_IRQ_EINT_BASE	(S5P_IRQ_VIC1(31) + 6)</span>

<span class="cp">#define S5P_EINT(x)		((x) + S5P_IRQ_EINT_BASE)</span>

<span class="cp">#define S5P_EINT_BASE1		(S5P_IRQ_EINT_BASE)</span>
<span class="cm">/*</span>
<span class="cm"> * S5P6440 has 0-15 external interrupts in group 0. Only these can be used</span>
<span class="cm"> * to wake up from sleep. If request is beyond this range, by mistake, a large</span>
<span class="cm"> * return value for an irq number should be indication of something amiss.</span>
<span class="cm"> */</span>
<span class="cp">#define S5P_EINT_BASE2		(0xf0000000)</span>

<span class="cm">/*</span>
<span class="cm"> * Next the external interrupt groups. These are similar to the IRQ_EINT(x)</span>
<span class="cm"> * that they are sourced from the GPIO pins but with a different scheme for</span>
<span class="cm"> * priority and source indication.</span>
<span class="cm"> *</span>
<span class="cm"> * The IRQ_EINT(x) can be thought of as &#39;group 0&#39; of the available GPIO</span>
<span class="cm"> * interrupts, but for historical reasons they are kept apart from these</span>
<span class="cm"> * next interrupts.</span>
<span class="cm"> *</span>
<span class="cm"> * Use IRQ_EINT_GROUP(group, offset) to get the number for use in the</span>
<span class="cm"> * machine specific support files.</span>
<span class="cm"> */</span>

<span class="cm">/* Actually, #6 and #7 are missing in the EINT_GROUP1 */</span>
<span class="cp">#define IRQ_EINT_GROUP1_NR	(15)</span>
<span class="cp">#define IRQ_EINT_GROUP2_NR	(8)</span>
<span class="cp">#define IRQ_EINT_GROUP5_NR	(7)</span>
<span class="cp">#define IRQ_EINT_GROUP6_NR	(10)</span>
<span class="cm">/* Actually, #0, #1 and #2 are missing in the EINT_GROUP8 */</span>
<span class="cp">#define IRQ_EINT_GROUP8_NR	(11)</span>

<span class="cp">#define IRQ_EINT_GROUP_BASE	S5P_EINT(16)</span>
<span class="cp">#define IRQ_EINT_GROUP1_BASE	(IRQ_EINT_GROUP_BASE + 0)</span>
<span class="cp">#define IRQ_EINT_GROUP2_BASE	(IRQ_EINT_GROUP1_BASE + IRQ_EINT_GROUP1_NR)</span>
<span class="cp">#define IRQ_EINT_GROUP5_BASE	(IRQ_EINT_GROUP2_BASE + IRQ_EINT_GROUP2_NR)</span>
<span class="cp">#define IRQ_EINT_GROUP6_BASE	(IRQ_EINT_GROUP5_BASE + IRQ_EINT_GROUP5_NR)</span>
<span class="cp">#define IRQ_EINT_GROUP8_BASE	(IRQ_EINT_GROUP6_BASE + IRQ_EINT_GROUP6_NR)</span>

<span class="cp">#define IRQ_EINT_GROUP(grp, x)	(IRQ_EINT_GROUP##grp##_BASE + (x))</span>

<span class="cp">#define IRQ_TIMER_BASE		(11)</span>

<span class="cm">/* Set the default NR_IRQS */</span>

<span class="cp">#define NR_IRQS			(IRQ_EINT_GROUP8_BASE + IRQ_EINT_GROUP8_NR + 1)</span>

<span class="cp">#endif </span><span class="cm">/* __ASM_ARCH_IRQS_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
