{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1588515805481 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588515805498 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 03 23:23:25 2020 " "Processing started: Sun May 03 23:23:25 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588515805498 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588515805498 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off synthesis -c synthesis " "Command: quartus_map --read_settings_files=on --write_settings_files=off synthesis -c synthesis" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588515805499 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1588515806617 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1588515806617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modelsim/hw.sv 16 16 " "Found 16 design units, including 16 entities, in source file modelsim/hw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "modelsim/hw.sv" "" { Text "C:/DDCA/ch4/synthesis/modelsim/hw.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588515826717 ""} { "Info" "ISGN_ENTITY_NAME" "2 top " "Found entity 2: top" {  } { { "modelsim/hw.sv" "" { Text "C:/DDCA/ch4/synthesis/modelsim/hw.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588515826717 ""} { "Info" "ISGN_ENTITY_NAME" "3 dmem " "Found entity 3: dmem" {  } { { "modelsim/hw.sv" "" { Text "C:/DDCA/ch4/synthesis/modelsim/hw.sv" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588515826717 ""} { "Info" "ISGN_ENTITY_NAME" "4 imem " "Found entity 4: imem" {  } { { "modelsim/hw.sv" "" { Text "C:/DDCA/ch4/synthesis/modelsim/hw.sv" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588515826717 ""} { "Info" "ISGN_ENTITY_NAME" "5 hw " "Found entity 5: hw" {  } { { "modelsim/hw.sv" "" { Text "C:/DDCA/ch4/synthesis/modelsim/hw.sv" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588515826717 ""} { "Info" "ISGN_ENTITY_NAME" "6 controller " "Found entity 6: controller" {  } { { "modelsim/hw.sv" "" { Text "C:/DDCA/ch4/synthesis/modelsim/hw.sv" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588515826717 ""} { "Info" "ISGN_ENTITY_NAME" "7 maindec " "Found entity 7: maindec" {  } { { "modelsim/hw.sv" "" { Text "C:/DDCA/ch4/synthesis/modelsim/hw.sv" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588515826717 ""} { "Info" "ISGN_ENTITY_NAME" "8 aludec " "Found entity 8: aludec" {  } { { "modelsim/hw.sv" "" { Text "C:/DDCA/ch4/synthesis/modelsim/hw.sv" 143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588515826717 ""} { "Info" "ISGN_ENTITY_NAME" "9 datapath " "Found entity 9: datapath" {  } { { "modelsim/hw.sv" "" { Text "C:/DDCA/ch4/synthesis/modelsim/hw.sv" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588515826717 ""} { "Info" "ISGN_ENTITY_NAME" "10 regfile " "Found entity 10: regfile" {  } { { "modelsim/hw.sv" "" { Text "C:/DDCA/ch4/synthesis/modelsim/hw.sv" 201 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588515826717 ""} { "Info" "ISGN_ENTITY_NAME" "11 adder " "Found entity 11: adder" {  } { { "modelsim/hw.sv" "" { Text "C:/DDCA/ch4/synthesis/modelsim/hw.sv" 223 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588515826717 ""} { "Info" "ISGN_ENTITY_NAME" "12 sl2 " "Found entity 12: sl2" {  } { { "modelsim/hw.sv" "" { Text "C:/DDCA/ch4/synthesis/modelsim/hw.sv" 229 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588515826717 ""} { "Info" "ISGN_ENTITY_NAME" "13 signext " "Found entity 13: signext" {  } { { "modelsim/hw.sv" "" { Text "C:/DDCA/ch4/synthesis/modelsim/hw.sv" 236 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588515826717 ""} { "Info" "ISGN_ENTITY_NAME" "14 flopr " "Found entity 14: flopr" {  } { { "modelsim/hw.sv" "" { Text "C:/DDCA/ch4/synthesis/modelsim/hw.sv" 242 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588515826717 ""} { "Info" "ISGN_ENTITY_NAME" "15 mux2 " "Found entity 15: mux2" {  } { { "modelsim/hw.sv" "" { Text "C:/DDCA/ch4/synthesis/modelsim/hw.sv" 252 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588515826717 ""} { "Info" "ISGN_ENTITY_NAME" "16 alu " "Found entity 16: alu" {  } { { "modelsim/hw.sv" "" { Text "C:/DDCA/ch4/synthesis/modelsim/hw.sv" 260 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588515826717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588515826717 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "hw " "Elaborating entity \"hw\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1588515826946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:c " "Elaborating entity \"controller\" for hierarchy \"controller:c\"" {  } { { "modelsim/hw.sv" "c" { Text "C:/DDCA/ch4/synthesis/modelsim/hw.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588515827016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maindec controller:c\|maindec:md " "Elaborating entity \"maindec\" for hierarchy \"controller:c\|maindec:md\"" {  } { { "modelsim/hw.sv" "md" { Text "C:/DDCA/ch4/synthesis/modelsim/hw.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588515827063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aludec controller:c\|aludec:ad " "Elaborating entity \"aludec\" for hierarchy \"controller:c\|aludec:ad\"" {  } { { "modelsim/hw.sv" "ad" { Text "C:/DDCA/ch4/synthesis/modelsim/hw.sv" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588515827103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"datapath:dp\"" {  } { { "modelsim/hw.sv" "dp" { Text "C:/DDCA/ch4/synthesis/modelsim/hw.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588515827141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr datapath:dp\|flopr:pcreg " "Elaborating entity \"flopr\" for hierarchy \"datapath:dp\|flopr:pcreg\"" {  } { { "modelsim/hw.sv" "pcreg" { Text "C:/DDCA/ch4/synthesis/modelsim/hw.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588515827189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder datapath:dp\|adder:pcadd1 " "Elaborating entity \"adder\" for hierarchy \"datapath:dp\|adder:pcadd1\"" {  } { { "modelsim/hw.sv" "pcadd1" { Text "C:/DDCA/ch4/synthesis/modelsim/hw.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588515827222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sl2 datapath:dp\|sl2:immsh " "Elaborating entity \"sl2\" for hierarchy \"datapath:dp\|sl2:immsh\"" {  } { { "modelsim/hw.sv" "immsh" { Text "C:/DDCA/ch4/synthesis/modelsim/hw.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588515827258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 datapath:dp\|mux2:pcbrmux " "Elaborating entity \"mux2\" for hierarchy \"datapath:dp\|mux2:pcbrmux\"" {  } { { "modelsim/hw.sv" "pcbrmux" { Text "C:/DDCA/ch4/synthesis/modelsim/hw.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588515827294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile datapath:dp\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"datapath:dp\|regfile:rf\"" {  } { { "modelsim/hw.sv" "rf" { Text "C:/DDCA/ch4/synthesis/modelsim/hw.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588515827322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 datapath:dp\|mux2:wrmux " "Elaborating entity \"mux2\" for hierarchy \"datapath:dp\|mux2:wrmux\"" {  } { { "modelsim/hw.sv" "wrmux" { Text "C:/DDCA/ch4/synthesis/modelsim/hw.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588515827363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signext datapath:dp\|signext:se " "Elaborating entity \"signext\" for hierarchy \"datapath:dp\|signext:se\"" {  } { { "modelsim/hw.sv" "se" { Text "C:/DDCA/ch4/synthesis/modelsim/hw.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588515827399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:dp\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"datapath:dp\|alu:alu\"" {  } { { "modelsim/hw.sv" "alu" { Text "C:/DDCA/ch4/synthesis/modelsim/hw.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588515827436 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "datapath:dp\|regfile:rf\|rf " "RAM logic \"datapath:dp\|regfile:rf\|rf\" is uninferred due to asynchronous read logic" {  } { { "modelsim/hw.sv" "rf" { Text "C:/DDCA/ch4/synthesis/modelsim/hw.sv" 207 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1588515828286 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1588515828286 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[0\] GND " "Pin \"pc\[0\]\" is stuck at GND" {  } { { "modelsim/hw.sv" "" { Text "C:/DDCA/ch4/synthesis/modelsim/hw.sv" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588515829981 "|hw|pc[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[1\] GND " "Pin \"pc\[1\]\" is stuck at GND" {  } { { "modelsim/hw.sv" "" { Text "C:/DDCA/ch4/synthesis/modelsim/hw.sv" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588515829981 "|hw|pc[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1588515829981 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1588515830214 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1588515833983 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588515833983 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2900 " "Implemented 2900 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "66 " "Implemented 66 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1588515834549 ""} { "Info" "ICUT_CUT_TM_OPINS" "97 " "Implemented 97 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1588515834549 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2737 " "Implemented 2737 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1588515834549 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1588515834549 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4759 " "Peak virtual memory: 4759 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588515834626 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 03 23:23:54 2020 " "Processing ended: Sun May 03 23:23:54 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588515834626 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588515834626 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588515834626 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1588515834626 ""}
