

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-32a5e88e7f0bd0281e1f3b1056e517909662bd85_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                            8MB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        0 # Select page eviction policy
-invalidate_clean                       0 # Should directly invalidate clean pages
-reserve_accessed_page_percent                    0 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwidth                  16.0GB/s # PCI-e bandwidth per direction, in GB/s.
-enable_dma                             0 # Enable direct access to CPU memory
-multiply_dma_penalty                    2 # Oversubscription Multiplicative Penalty Factor for Adaptive DMA
-migrate_threshold                      8 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     1 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_smart_runtime                    1 # Enable access pattern detection, policy engine, and adaptive memory management.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
fef64894a8fcd4e7e9448392c758f2b9  /root/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /root/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs
Running md5sum using "md5sum /root/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs "
Parsing file _cuobjdump_complete_output_FYina3
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x401649, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x060 (_1.ptx:42) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x090 (_1.ptx:49) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0d8 (_1.ptx:59) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x160 (_1.ptx:79) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (_1.ptx:93) mov.u32 %r24, %r25;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:98) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x240 (_1.ptx:129) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x270 (_1.ptx:136) @%p2 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_XkwAI0"
Running: cat _ptx_XkwAI0 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_RSoOgY
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_RSoOgY --output-file  /dev/null 2> _ptx_XkwAI0info"
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=15, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_XkwAI0 _ptx2_RSoOgY _ptx_XkwAI0info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x401519, fat_cubin_handle = 1
Reading File
Read File
Copied Everything to GPU memory
Start traversing the tree

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 184798
gpu_sim_insn = 4970238
gpu_ipc =      26.8955
gpu_tot_sim_cycle = 409484
gpu_tot_sim_insn = 4970238
gpu_tot_ipc =      12.1378
gpu_tot_issued_cta = 511
max_total_param_size = 0
gpu_stall_dramfull = 87
gpu_stall_icnt2sh    = 5713
partiton_reqs_in_parallel = 4065469
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.9995
partiton_level_parallism_total  =       9.9283
partiton_reqs_in_parallel_util = 4065469
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 184798
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.9995
partiton_level_parallism_util_total  =      21.9995
partiton_replys_in_parallel = 8336
partiton_replys_in_parallel_total    = 0
L2_BW  =       4.2756 GB/Sec
L2_BW_total  =       1.9295 GB/Sec
gpu_total_sim_rate=26578

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 90013
	L1I_total_cache_misses = 2778
	L1I_total_cache_miss_rate = 0.0309
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 57232
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0313
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 55440
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 87235
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2778
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 57232
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 90013
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
115, 115, 114, 115, 114, 115, 114, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 
gpgpu_n_tot_thrd_icount = 5237440
gpgpu_n_tot_w_icount = 163670
gpgpu_n_stall_shd_mem = 5731
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8208
gpgpu_n_mem_write_global = 15
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 261481
gpgpu_n_store_insn = 15
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1831424
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 845
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:33925	W0_Idle:7738305	W0_Scoreboard:2430278	W1:180	W2:0	W3:0	W4:6	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:163484
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 65664 {8:8208,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 600 {40:15,}
traffic_breakdown_coretomem[INST_ACC_R] = 680 {8:85,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 328320 {40:8208,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 120 {8:15,}
traffic_breakdown_memtocore[INST_ACC_R] = 11560 {136:85,}
maxmrqlatency = 83 
maxdqlatency = 0 
maxmflatency = 32067 
averagemflatency = 7389 
max_icnt2mem_latency = 31815 
max_icnt2sh_latency = 367098 
mrq_lat_table:983 	145 	158 	258 	208 	283 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1042 	2426 	0 	0 	896 	128 	2567 	1192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1116 	29 	24 	0 	2384 	0 	0 	0 	0 	896 	128 	2567 	1192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3274 	3543 	1400 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	3 	0 	0 	5 	2 	11 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0        10         0         0         2         0         0         0 
dram[1]:         0         0         0         0         0         1         0         0         0         0        11         0         0         0         0         2 
dram[2]:         0         0         1         0         0         0         0         0         0        10         0         0         0         0         0         0 
dram[3]:         0         0         1         0         0         0         0         0         0         0         0        10         0         0         0         0 
dram[4]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         1         1 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         1 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         2         0         0         0 
dram[7]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0        11         0         0         0         2         0         0         0 
maximum service time to same row:
dram[0]:    147751    183498    184262    184267    184656    184659         0         0      4581    137814     11447     11452     96084    164844    165058    165044 
dram[1]:    183502    183504    184159    184158    184672    114810     65670         0      4580      4581    126954     11459    164840    164843    165053    101055 
dram[2]:    183501    183504    136746    184047    184709    184714         0         0      4580     76138     11447     11452    164840    164844    165031    165044 
dram[3]:    183492    183495    137468    184063     82115    184714         0         0      4580      4584     11455     80736    164840    164843    165032    165045 
dram[4]:    101913    183499    184058    184061    184663    184670         0         0      4580      4584     11447     11452    164840    164844    164803    164255 
dram[5]:    183501    183504    184065    184077    184646    184652         0         0      4580      4584     11455     11459    164840    164843    150713    160206 
dram[6]:    183490    183492    184124    184152    184653    184668     82972         0      4580      4584     11447     11452     88762    164844    165056    165044 
dram[7]:    183495    183499    101768    184209    184694    184730         0         0      4580      4584     11455     11459    164840    164843    165038    165044 
dram[8]:    183492    183496    184108    184123    102622    184728     65672         0      4580      4584     11475     11479    164840    164844    165031    165044 
dram[9]:    183500    183504    135990    184165    184730    184735         0         0      4580      4584     11470     11473    164840    164843    165032    165044 
dram[10]:    183500    183504    184265    184269     57430    184683         0         0    125355      4582     11468     11472     82958    164844    165038    165044 
average row accesses per activate:
dram[0]:  9.000000 16.000000 16.000000 16.000000  3.000000  3.000000      -nan      -nan 10.000000  6.000000 16.000000 16.000000  9.000000 16.000000 16.000000 16.000000 
dram[1]: 16.000000 16.000000 16.000000 16.000000  3.000000  2.000000  2.000000      -nan 10.000000 10.000000  4.500000 16.000000 16.000000 16.000000 16.000000  9.000000 
dram[2]: 16.000000 16.000000  8.500000 16.000000  3.000000  3.000000      -nan      -nan 10.000000  5.500000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[3]: 16.000000 16.000000  8.500000 16.000000  5.000000  3.000000      -nan      -nan 10.000000 10.000000 16.000000  6.000000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  8.500000 16.000000 16.000000 16.000000  3.000000  3.000000      -nan      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000  8.500000  8.500000 
dram[5]: 16.000000 16.000000 16.000000 16.000000  3.000000  3.000000      -nan      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000  8.500000  8.500000 
dram[6]: 16.000000 16.000000 16.000000 16.000000  3.000000  3.000000  2.000000      -nan 10.000000 10.000000 16.000000 16.000000  9.000000 16.000000 16.000000 16.000000 
dram[7]: 16.000000 16.000000  8.500000 16.000000  3.000000  2.000000      -nan      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[8]: 16.000000 16.000000 16.000000 16.000000  2.000000  2.000000  2.000000      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[9]: 16.000000 16.000000  8.500000 16.000000  2.000000  2.000000      -nan      -nan 11.000000 11.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[10]: 16.000000 16.000000 16.000000 16.000000  4.000000  2.000000      -nan      -nan  6.500000 11.000000 16.000000 16.000000  9.000000 16.000000 16.000000 16.000000 
average row locality = 2084/181 = 11.513812
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        18        16        16        16         3         3         0         0        10        11        16        16        17        16        16        16 
dram[1]:        16        16        16        16         3         4         1         0        10        10        18        16        16        16        16        17 
dram[2]:        16        16        17        16         3         3         0         0        10        11        16        16        16        16        16        16 
dram[3]:        16        16        17        16         4         3         0         0        10        10        16        17        16        16        16        16 
dram[4]:        17        16        16        16         3         3         0         0        10        10        16        16        16        16        17        17 
dram[5]:        16        16        16        16         3         3         0         0        10        10        16        16        16        16        17        17 
dram[6]:        16        16        16        16         3         3         1         0        10        10        16        16        17        16        16        16 
dram[7]:        16        16        17        16         3         2         0         0        10        10        16        16        16        16        16        16 
dram[8]:        16        16        16        16         3         2         1         0        10        10        16        16        16        16        16        16 
dram[9]:        16        16        17        16         2         2         0         0        11        11        16        16        16        16        16        16 
dram[10]:        16        16        16        16         3         2         0         0        12        11        16        16        17        16        16        16 
total reads: 2071
min_bank_accesses = 0!
chip skew: 191/186 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         1         0         0         1         0         0         0 
dram[1]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         0         0         0         0         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         1         0         0         0         0         0         1         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         1         0         0         0         1         0         0         0         1         0         0         0 
total reads: 13
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      21825     23414      1185      1153      1202      1160    none      none       25935     23921     31411     31468     45104     49521     38979     38966
dram[1]:      23443     23395      1171      1119      1169      8885      9089    none       25930     26005     29729     32077     49363     49476     38959     35730
dram[2]:      23415     23382      1099      1100      1258      1255    none      none       25928     26534     29428     29483     49335     49438     38862     38851
dram[3]:      23432     23388      1776      1107       802      1217    none      none       25939     25987     29441     26833     49324     49425     42670     42702
dram[4]:      22059     23396      1156      1124      1242      1183    none      none       25920     25971     29420     29464     49324     49402     40833     40830
dram[5]:      23410     23371      1156      1136      1191      1133    none      none       25917     25979     29420     29475     49268     49398     40787     40806
dram[6]:      23430     23380      1159      1141      1213      1178       170    none       25901     25970     30053     30098     42576     46207     43364     43361
dram[7]:      23434     23413      1144      1156      1135      1217    none      none       28645     28708     30075     30127     46107     46193     43349     43339
dram[8]:      18981     18983      1106      1081       731      1200      8662    none       28665     28754     30088     30126     46088     46189     43399     43378
dram[9]:      19004     18969      1082      1086      1275      1247    none      none       27488     27531     30085     30126     46079     46175     43375     43364
dram[10]:      18984     18934      1165      1136      3297      1162    none      none       24364     27509     30080     30130     41016     46287     43386     43381
maximum mf latency per bank:
dram[0]:      18192     18205       356       368       353       354         0         0     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163       360       364       352     31869     18179         0     10616     10630     10647     10689     13300     13318     18301     20137
dram[2]:      18149     18175       369       363       359       372         0         0     10607     32067     10648     10682     13306     13318     18268     18283
dram[3]:      18164     18198     10825       371       360       362         0         0     10612     10627     10645     11297     13300     13310     18309     18339
dram[4]:      18159     18181       365       371       352       355         0         0     10603     10616     10657     10691     13300     13301     18277     18308
dram[5]:      18169     18189       355       360       353       352         0         0     10607     10623     10640     10678     13300     13310     18268     18300
dram[6]:      18170     18183       360       373       352       350       341         0     10601     10618     10644     10682     27745     13322     18274     18306
dram[7]:      18158     18197       363       367       352       353         0         0     10616     10646     10643     10679     13300     13316     18256     18268
dram[8]:      18166     18213       365       366       362       352     17325         0     10633     10673     10670     10703     13300     13301     18291     18242
dram[9]:      18177     18204       352       359       363       366         0         0     10643     10643     10680     10705     13300     13316     18328     18353
dram[10]:      18175     18207       357       364     10795       367         0         0     14952     10662     10672     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342357 n_act=18 n_pre=4 n_req=192 n_rd=760 n_write=2 bw_util=0.004441
n_activity=2182 dram_eff=0.6984
bk0: 72a 342892i bk1: 64a 342893i bk2: 64a 343009i bk3: 64a 342961i bk4: 12a 343105i bk5: 12a 343103i bk6: 0a 343142i bk7: 0a 343146i bk8: 40a 343048i bk9: 44a 342946i bk10: 64a 342950i bk11: 64a 342854i bk12: 68a 342962i bk13: 64a 342881i bk14: 64a 342994i bk15: 64a 342886i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0145684
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342350 n_act=20 n_pre=5 n_req=193 n_rd=764 n_write=2 bw_util=0.004465
n_activity=2195 dram_eff=0.6979
bk0: 64a 342959i bk1: 64a 342912i bk2: 64a 343000i bk3: 64a 342974i bk4: 12a 343107i bk5: 16a 343073i bk6: 4a 343115i bk7: 0a 343142i bk8: 40a 343052i bk9: 40a 342980i bk10: 72a 342887i bk11: 64a 342858i bk12: 64a 342997i bk13: 64a 342889i bk14: 64a 342997i bk15: 68a 342862i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0124905
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342371 n_act=16 n_pre=2 n_req=188 n_rd=752 n_write=0 bw_util=0.004383
n_activity=2034 dram_eff=0.7394
bk0: 64a 342962i bk1: 64a 342913i bk2: 68a 342935i bk3: 64a 342966i bk4: 12a 343106i bk5: 12a 343090i bk6: 0a 343141i bk7: 0a 343143i bk8: 40a 343052i bk9: 44a 342950i bk10: 64a 342952i bk11: 64a 342860i bk12: 64a 342997i bk13: 64a 342889i bk14: 64a 343005i bk15: 64a 342914i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0113831
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342363 n_act=17 n_pre=3 n_req=191 n_rd=756 n_write=2 bw_util=0.004418
n_activity=2083 dram_eff=0.7278
bk0: 64a 342927i bk1: 64a 342888i bk2: 68a 342974i bk3: 64a 342969i bk4: 16a 343094i bk5: 12a 343099i bk6: 0a 343142i bk7: 0a 343143i bk8: 40a 343053i bk9: 40a 342984i bk10: 64a 342975i bk11: 68a 342820i bk12: 64a 342992i bk13: 64a 342885i bk14: 64a 342985i bk15: 64a 342905i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0127236
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342365 n_act=17 n_pre=3 n_req=189 n_rd=756 n_write=0 bw_util=0.004406
n_activity=2098 dram_eff=0.7207
bk0: 68a 342916i bk1: 64a 342892i bk2: 64a 343010i bk3: 64a 342959i bk4: 12a 343107i bk5: 12a 343104i bk6: 0a 343142i bk7: 0a 343142i bk8: 40a 343051i bk9: 40a 342985i bk10: 64a 342956i bk11: 64a 342853i bk12: 64a 342995i bk13: 64a 342889i bk14: 68a 342952i bk15: 68a 342862i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0126916
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342371 n_act=16 n_pre=2 n_req=188 n_rd=752 n_write=0 bw_util=0.004383
n_activity=2054 dram_eff=0.7322
bk0: 64a 342942i bk1: 64a 342893i bk2: 64a 343007i bk3: 64a 342970i bk4: 12a 343106i bk5: 12a 343108i bk6: 0a 343142i bk7: 0a 343142i bk8: 40a 343050i bk9: 40a 342981i bk10: 64a 342964i bk11: 64a 342870i bk12: 64a 343005i bk13: 64a 342890i bk14: 68a 342961i bk15: 68a 342872i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0118785
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342370 n_act=16 n_pre=1 n_req=190 n_rd=752 n_write=2 bw_util=0.004395
n_activity=2036 dram_eff=0.7407
bk0: 64a 342925i bk1: 64a 342877i bk2: 64a 342986i bk3: 64a 342938i bk4: 12a 343105i bk5: 12a 343105i bk6: 4a 343117i bk7: 0a 343142i bk8: 40a 343053i bk9: 40a 342988i bk10: 64a 342950i bk11: 64a 342854i bk12: 68a 342962i bk13: 64a 342887i bk14: 64a 342990i bk15: 64a 342858i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0134435
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342381 n_act=15 n_pre=1 n_req=186 n_rd=744 n_write=0 bw_util=0.004336
n_activity=1962 dram_eff=0.7584
bk0: 64a 342936i bk1: 64a 342884i bk2: 68a 342976i bk3: 64a 342942i bk4: 12a 343106i bk5: 8a 343112i bk6: 0a 343138i bk7: 0a 343139i bk8: 40a 343050i bk9: 40a 342979i bk10: 64a 342951i bk11: 64a 342856i bk12: 64a 343006i bk13: 64a 342898i bk14: 64a 342996i bk15: 64a 342898i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0131753
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342378 n_act=16 n_pre=1 n_req=188 n_rd=744 n_write=2 bw_util=0.004348
n_activity=1998 dram_eff=0.7467
bk0: 64a 342927i bk1: 64a 342877i bk2: 64a 343001i bk3: 64a 342962i bk4: 12a 343071i bk5: 8a 343106i bk6: 4a 343114i bk7: 0a 343140i bk8: 40a 343050i bk9: 40a 342981i bk10: 64a 342994i bk11: 64a 342890i bk12: 64a 342996i bk13: 64a 342900i bk14: 64a 342990i bk15: 64a 342888i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0128402
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342377 n_act=15 n_pre=1 n_req=187 n_rd=748 n_write=0 bw_util=0.00436
n_activity=2001 dram_eff=0.7476
bk0: 64a 342942i bk1: 64a 342890i bk2: 68a 342983i bk3: 64a 342969i bk4: 8a 343113i bk5: 8a 343105i bk6: 0a 343140i bk7: 0a 343141i bk8: 44a 343035i bk9: 44a 342967i bk10: 64a 342980i bk11: 64a 342882i bk12: 64a 343006i bk13: 64a 342898i bk14: 64a 343004i bk15: 64a 342909i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0116133
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342364 n_act=16 n_pre=2 n_req=192 n_rd=756 n_write=3 bw_util=0.004424
n_activity=2063 dram_eff=0.7358
bk0: 64a 342944i bk1: 64a 342919i bk2: 64a 343011i bk3: 64a 342969i bk4: 12a 343102i bk5: 8a 343102i bk6: 0a 343139i bk7: 0a 343142i bk8: 48a 343000i bk9: 44a 342965i bk10: 64a 342981i bk11: 64a 342877i bk12: 68a 342961i bk13: 64a 342890i bk14: 64a 342989i bk15: 64a 342899i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0125021

========= L2 cache stats =========
L2_cache_bank[0]: Access = 402, Miss = 96, Miss_rate = 0.239, Pending_hits = 305, Reservation_fails = 0
L2_cache_bank[1]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 275, Reservation_fails = 0
L2_cache_bank[2]: Access = 396, Miss = 96, Miss_rate = 0.242, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[3]: Access = 374, Miss = 95, Miss_rate = 0.254, Pending_hits = 275, Reservation_fails = 0
L2_cache_bank[4]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[5]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[6]: Access = 381, Miss = 95, Miss_rate = 0.249, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[7]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[8]: Access = 401, Miss = 95, Miss_rate = 0.237, Pending_hits = 304, Reservation_fails = 0
L2_cache_bank[9]: Access = 400, Miss = 94, Miss_rate = 0.235, Pending_hits = 301, Reservation_fails = 0
L2_cache_bank[10]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[11]: Access = 400, Miss = 94, Miss_rate = 0.235, Pending_hits = 303, Reservation_fails = 0
L2_cache_bank[12]: Access = 374, Miss = 95, Miss_rate = 0.254, Pending_hits = 274, Reservation_fails = 0
L2_cache_bank[13]: Access = 372, Miss = 93, Miss_rate = 0.250, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[14]: Access = 372, Miss = 94, Miss_rate = 0.253, Pending_hits = 278, Reservation_fails = 0
L2_cache_bank[15]: Access = 368, Miss = 92, Miss_rate = 0.250, Pending_hits = 274, Reservation_fails = 0
L2_cache_bank[16]: Access = 370, Miss = 94, Miss_rate = 0.254, Pending_hits = 272, Reservation_fails = 0
L2_cache_bank[17]: Access = 368, Miss = 92, Miss_rate = 0.250, Pending_hits = 269, Reservation_fails = 0
L2_cache_bank[18]: Access = 374, Miss = 94, Miss_rate = 0.251, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[19]: Access = 372, Miss = 93, Miss_rate = 0.250, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[20]: Access = 375, Miss = 96, Miss_rate = 0.256, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[21]: Access = 372, Miss = 93, Miss_rate = 0.250, Pending_hits = 276, Reservation_fails = 0
L2_total_cache_accesses = 8336
L2_total_cache_misses = 2071
L2_total_cache_miss_rate = 0.2484
L2_total_cache_pending_hits = 6164
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 99
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6056
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2053
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 13
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 81
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8208
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 85
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=16940
icnt_total_pkts_simt_to_mem=8351
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 21.511
	minimum = 6
	maximum = 96
Network latency average = 15.5411
	minimum = 6
	maximum = 60
Slowest packet = 27
Flit latency average = 14.4738
	minimum = 6
	maximum = 60
Slowest flit = 27
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000902179
	minimum = 0.000746765 (at node 10)
	maximum = 0.00108768 (at node 28)
Accepted packet rate average = 0.000902179
	minimum = 0.000746765 (at node 10)
	maximum = 0.00108768 (at node 28)
Injected flit rate average = 0.00136858
	minimum = 0.000746765 (at node 10)
	maximum = 0.00239723 (at node 36)
Accepted flit rate average= 0.00136858
	minimum = 0.000995687 (at node 43)
	maximum = 0.00194808 (at node 1)
Injected packet length average = 1.51697
Accepted packet length average = 1.51697
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.511 (1 samples)
	minimum = 6 (1 samples)
	maximum = 96 (1 samples)
Network latency average = 15.5411 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Flit latency average = 14.4738 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.000902179 (1 samples)
	minimum = 0.000746765 (1 samples)
	maximum = 0.00108768 (1 samples)
Accepted packet rate average = 0.000902179 (1 samples)
	minimum = 0.000746765 (1 samples)
	maximum = 0.00108768 (1 samples)
Injected flit rate average = 0.00136858 (1 samples)
	minimum = 0.000746765 (1 samples)
	maximum = 0.00239723 (1 samples)
Accepted flit rate average = 0.00136858 (1 samples)
	minimum = 0.000995687 (1 samples)
	maximum = 0.00194808 (1 samples)
Injected packet size average = 1.51697 (1 samples)
Accepted packet size average = 1.51697 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 7 sec (187 sec)
gpgpu_simulation_rate = 26578 (inst/sec)
gpgpu_simulation_rate = 2189 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 4197
gpu_sim_insn = 4446874
gpu_ipc =    1059.5364
gpu_tot_sim_cycle = 635831
gpu_tot_sim_insn = 9417112
gpu_tot_ipc =      14.8107
gpu_tot_issued_cta = 1022
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14384
partiton_reqs_in_parallel = 92222
partiton_reqs_in_parallel_total    = 4065469
partiton_level_parallism =      21.9733
partiton_level_parallism_total  =       6.5390
partiton_reqs_in_parallel_util = 92222
partiton_reqs_in_parallel_util_total    = 4065469
gpu_sim_cycle_parition_util = 4197
gpu_tot_sim_cycle_parition_util    = 184798
partiton_level_parallism_util =      21.9733
partiton_level_parallism_util_total  =      21.9989
partiton_replys_in_parallel = 8255
partiton_replys_in_parallel_total    = 8336
L2_BW  =     186.4289 GB/Sec
L2_BW_total  =       2.4732 GB/Sec
gpu_total_sim_rate=46389

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 171793
	L1I_total_cache_misses = 5466
	L1I_total_cache_miss_rate = 0.0318
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 98112
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0183
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 96320
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 166327
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5466
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 98112
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 171793
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
220, 220, 219, 220, 219, 220, 219, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 191, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 
gpgpu_n_tot_thrd_icount = 9948320
gpgpu_n_tot_w_icount = 310885
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16379
gpgpu_n_mem_write_global = 43
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 522925
gpgpu_n_store_insn = 43
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3139584
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:51482	W0_Idle:7762351	W0_Scoreboard:2492463	W1:257	W2:0	W3:0	W4:12	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:310616
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 131032 {8:16379,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1720 {40:43,}
traffic_breakdown_coretomem[INST_ACC_R] = 1128 {8:141,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 655160 {40:16379,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 344 {8:43,}
traffic_breakdown_memtocore[INST_ACC_R] = 19176 {136:141,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 32067 
averagemflatency = 3673 
max_icnt2mem_latency = 31815 
max_icnt2sh_latency = 635602 
mrq_lat_table:2437 	267 	270 	377 	299 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2585 	9046 	36 	0 	896 	128 	2567 	1192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3028 	229 	109 	3 	8388 	51 	0 	0 	0 	896 	128 	2567 	1192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	6136 	6218 	3692 	361 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	28 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10 	10 	0 	0 	5 	2 	11 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[1]:         0         0         0         0         0         1         0         0        10        10        11        16        16        16        16        16 
dram[2]:         0         0         1         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[3]:         0         0         1         0         0         0         0         0        10        10        16        10        16        16        16        16 
dram[4]:         1         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[5]:         0         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[6]:         0         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[7]:         0         0         1         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[8]:         0         0         0         0         2         0         0         0        10        10        16        16        16        16        16        16 
dram[9]:         0         0         1         0         0         0         0         0        11        11        16        16        16        16        16        16 
dram[10]:         0         0         0         0         0         0         0         0        11        11        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    147751    183498    184262    184267    184656    184659       971       975      4581    137814     11447     11452     96084    164844    165058    165044 
dram[1]:    183502    183504    184159    184158    184672    114810     65670      1018      4580      4581    126954     11459    164840    164843    165053    101055 
dram[2]:    183501    183504    136746    184047    184709    184714      1018      1024      4580     76138     11447     11452    164840    164844    165031    165044 
dram[3]:    183492    183495    137468    184063     82115    184714      1019      1021      4580      4584     11455     80736    164840    164843    165032    165045 
dram[4]:    101913    183499    184058    184061    184663    184670      1021      1028      4580      4584     11447     11452    164840    164844    164803    164255 
dram[5]:    183501    183504    184065    184077    184646    184652      1022      1024      4580      4584     11455     11459    164840    164843    150713    160206 
dram[6]:    183490    183492    184124    184152    184653    184668     82972       987      4580      4584     11447     11452     88762    164844    165056    165044 
dram[7]:    183495    183499    101768    184209    184694    184730       991       995      4580      4584     11455     11459    164840    164843    165038    165044 
dram[8]:    183492    183496    184108    184123    102622    184728     65672       984      4580      4584     11475     11479    164840    164844    165031    165044 
dram[9]:    183500    183504    135990    184165    184730    184735       987       990      4580      4584     11470     11473    164840    164843    165032    165044 
dram[10]:    183500    183504    184265    184269     57430    184683       903       966    125355      4582     11468     11472     82958    164844    165038    165044 
average row accesses per activate:
dram[0]:  9.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000 13.500000 16.000000 16.000000 11.333333 16.000000 16.000000 16.000000 
dram[1]: 16.000000 16.000000 16.000000 16.000000 16.000000  8.500000 17.000000 16.000000 13.000000 13.000000  6.800000 16.000000 16.000000 16.000000 16.000000 11.000000 
dram[2]: 16.000000 16.000000  8.500000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000  9.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[3]: 16.000000 16.000000  8.500000 16.000000 17.000000 16.000000 16.000000 16.000000 13.000000 13.000000 16.000000  8.500000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  8.500000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000 13.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[5]: 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000 13.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[6]: 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 17.000000 16.000000 13.000000 13.000000 16.000000 16.000000 11.333333 16.000000 11.000000 11.000000 
dram[7]: 16.000000 16.000000  8.500000 16.000000 16.000000 15.000000 16.000000 16.000000 13.000000 13.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[8]: 16.000000 16.000000 16.000000 16.000000  8.500000 15.000000 17.000000 16.000000 13.000000 13.000000 16.000000 16.000000 12.333333 16.000000 16.000000 15.500000 
dram[9]: 16.000000 16.000000  8.500000 16.000000 15.000000 15.000000 16.000000 16.000000 13.500000 13.500000 16.000000 16.000000 16.000000 16.000000 15.500000 15.500000 
dram[10]: 16.000000 16.000000 16.000000 16.000000 17.000000 16.000000 16.000000 16.000000  9.666667 13.500000 16.000000 16.000000 11.333333 16.000000 15.500000 15.500000 
average row locality = 4127/290 = 14.231034
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        18        16        16        16        16        16        16        16        26        26        32        32        33        32        32        32 
dram[1]:        16        16        16        16        16        17        16        16        26        26        34        32        32        32        32        32 
dram[2]:        16        16        17        16        16        16        16        16        26        27        32        32        32        32        32        32 
dram[3]:        16        16        17        16        16        16        16        16        26        26        32        33        32        32        32        32 
dram[4]:        17        16        16        16        16        16        16        16        26        26        32        32        32        32        33        33 
dram[5]:        16        16        16        16        16        16        16        16        26        26        32        32        32        32        33        33 
dram[6]:        16        16        16        16        16        16        16        16        26        26        32        32        33        32        33        33 
dram[7]:        16        16        17        16        16        15        16        16        26        26        32        32        32        32        32        32 
dram[8]:        16        16        16        16        16        15        16        16        26        26        32        32        33        32        32        31 
dram[9]:        16        16        17        16        15        15        16        16        27        27        32        32        32        32        31        31 
dram[10]:        16        16        16        16        16        16        16        16        28        27        32        32        33        32        31        31 
total reads: 4110
bank skew: 34/15 = 2.27
chip skew: 375/371 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         1         0         0         1         0         0         0 
dram[1]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         0         0         0         0         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         1         0         0         0         0         0         1         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         1         0         1         0         0         0         0         0         4         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         1         0         0         0         1         0         0         0         1         0         0         0 
total reads: 17
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      21838     23414      1185      1168      1326      1322      1350      1378     10741     11352     16359     16380     24458     25345     20130     20120
dram[1]:      23443     23395      1171      1119      1325      3168      2293      1404     10683     10719     16356     16709     25291     25325     20115     20088
dram[2]:      23415     23382      1113      1100      1435      1331      1412      1378     10717     11519     15398     15408     25277     25302     20057     20035
dram[3]:      23432     23388      1776      1107      1365      1467      1295      1419     10707     10731     15372     14816     25274     25315     21976     21980
dram[4]:      22072     23396      1156      1124      1450      1405      1427      1467     10751     10736     15371     15390     25293     25311     21682     21666
dram[5]:      23410     23371      1156      1136      1332      1405      1372      1408     10691     10726     15365     15385     25259     25309     21651     21641
dram[6]:      23430     23380      1159      1141      1313      1407      1202      1294     10674     10709     15678     15710     23119     23701     21643     21643
dram[7]:      23434     23413      1158      1156      1281      1389      1273      1253     11745     11785     15704     15721     23662     23669     22317     22307
dram[8]:      18981     18983      1106      1081      1249      1368      2282      1329     11740     11777     15697     15713     20494     23696     22321     22980
dram[9]:      19004     18969      1096      1086      1321      1330      1298      1334     11943     11910     15707     15714     23656     23689     22999     22973
dram[10]:      18984     18934      1165      1136      1848      1338      1220      1283     11601     11932     15692     15711     22308     23754     23026     23016
maximum mf latency per bank:
dram[0]:      18192     18205       356       368       412       423       502       490     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163       360       364       407     31869     18179       492     10616     10630     10647     10689     13300     13318     18301     20137
dram[2]:      18149     18175       369       363       458       410       496       474     10607     32067     10648     10682     13306     13318     18268     18283
dram[3]:      18164     18198     10825       371       479       499       491       556     10612     10627     10645     11297     13300     13310     18309     18339
dram[4]:      18159     18181       365       371       497       463       548       526     10603     10616     10657     10691     13300     13301     18277     18308
dram[5]:      18169     18189       355       360       411       441       480       518     10607     10623     10640     10678     13300     13310     18268     18300
dram[6]:      18170     18183       360       373       412       444       463       512     10601     10618     10644     10682     27745     13322     18274     18306
dram[7]:      18158     18197       363       367       405       413       473       437     10616     10646     10643     10679     13300     13316     18256     18268
dram[8]:      18166     18213       365       366       460       441     17325       489     10633     10673     10670     10703     13300     13301     18291     18242
dram[9]:      18177     18204       352       359       402       418       440       501     10643     10643     10680     10705     13300     13316     18328     18353
dram[10]:      18175     18207       357       364     10795       430       472       489     14952     10662     10672     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349393 n_act=27 n_pre=11 n_req=377 n_rd=1500 n_write=2 bw_util=0.00856
n_activity=4275 dram_eff=0.7027
bk0: 72a 350682i bk1: 64a 350685i bk2: 64a 350801i bk3: 64a 350754i bk4: 64a 350781i bk5: 64a 350669i bk6: 64a 350606i bk7: 64a 350522i bk8: 104a 350679i bk9: 104a 350547i bk10: 128a 350599i bk11: 128a 350442i bk12: 132a 350611i bk13: 128a 350510i bk14: 128a 350648i bk15: 128a 350506i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0206564
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349389 n_act=29 n_pre=13 n_req=377 n_rd=1500 n_write=2 bw_util=0.00856
n_activity=4320 dram_eff=0.6954
bk0: 64a 350748i bk1: 64a 350704i bk2: 64a 350792i bk3: 64a 350767i bk4: 64a 350779i bk5: 68a 350665i bk6: 64a 350620i bk7: 64a 350553i bk8: 104a 350660i bk9: 104a 350540i bk10: 136a 350523i bk11: 128a 350435i bk12: 128a 350650i bk13: 128a 350516i bk14: 128a 350648i bk15: 128a 350474i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0194425
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349401 n_act=26 n_pre=10 n_req=374 n_rd=1496 n_write=0 bw_util=0.008526
n_activity=4129 dram_eff=0.7246
bk0: 64a 350752i bk1: 64a 350706i bk2: 68a 350728i bk3: 64a 350760i bk4: 64a 350778i bk5: 64a 350681i bk6: 64a 350637i bk7: 64a 350553i bk8: 104a 350646i bk9: 108a 350475i bk10: 128a 350592i bk11: 128a 350464i bk12: 128a 350648i bk13: 128a 350500i bk14: 128a 350655i bk15: 128a 350517i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0184822
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349397 n_act=27 n_pre=11 n_req=376 n_rd=1496 n_write=2 bw_util=0.008537
n_activity=4230 dram_eff=0.7083
bk0: 64a 350717i bk1: 64a 350680i bk2: 68a 350766i bk3: 64a 350761i bk4: 64a 350780i bk5: 64a 350730i bk6: 64a 350682i bk7: 64a 350577i bk8: 104a 350694i bk9: 104a 350518i bk10: 128a 350627i bk11: 132a 350438i bk12: 128a 350633i bk13: 128a 350497i bk14: 128a 350619i bk15: 128a 350526i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0171115
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349395 n_act=27 n_pre=11 n_req=375 n_rd=1500 n_write=0 bw_util=0.008549
n_activity=4208 dram_eff=0.7129
bk0: 68a 350705i bk1: 64a 350684i bk2: 64a 350802i bk3: 64a 350754i bk4: 64a 350775i bk5: 64a 350714i bk6: 64a 350622i bk7: 64a 350541i bk8: 104a 350621i bk9: 104a 350502i bk10: 128a 350594i bk11: 128a 350442i bk12: 128a 350646i bk13: 128a 350504i bk14: 132a 350600i bk15: 132a 350452i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0191176
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349401 n_act=26 n_pre=10 n_req=374 n_rd=1496 n_write=0 bw_util=0.008526
n_activity=4149 dram_eff=0.7211
bk0: 64a 350730i bk1: 64a 350684i bk2: 64a 350799i bk3: 64a 350763i bk4: 64a 350781i bk5: 64a 350682i bk6: 64a 350590i bk7: 64a 350530i bk8: 104a 350681i bk9: 104a 350546i bk10: 128a 350613i bk11: 128a 350468i bk12: 128a 350656i bk13: 128a 350501i bk14: 132a 350608i bk15: 132a 350483i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0204426
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349393 n_act=27 n_pre=11 n_req=377 n_rd=1500 n_write=2 bw_util=0.00856
n_activity=4268 dram_eff=0.7038
bk0: 64a 350711i bk1: 64a 350667i bk2: 64a 350776i bk3: 64a 350730i bk4: 64a 350778i bk5: 64a 350689i bk6: 64a 350638i bk7: 64a 350577i bk8: 104a 350688i bk9: 104a 350525i bk10: 128a 350602i bk11: 128a 350438i bk12: 132a 350610i bk13: 128a 350506i bk14: 132a 350608i bk15: 132a 350375i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.01928
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349411 n_act=25 n_pre=9 n_req=372 n_rd=1488 n_write=0 bw_util=0.00848
n_activity=4041 dram_eff=0.7365
bk0: 64a 350724i bk1: 64a 350676i bk2: 68a 350768i bk3: 64a 350734i bk4: 64a 350790i bk5: 60a 350688i bk6: 64a 350605i bk7: 64a 350640i bk8: 104a 350682i bk9: 104a 350528i bk10: 128a 350600i bk11: 128a 350437i bk12: 128a 350649i bk13: 128a 350496i bk14: 128a 350645i bk15: 128a 350508i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0179778
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349407 n_act=26 n_pre=10 n_req=377 n_rd=1484 n_write=6 bw_util=0.008492
n_activity=4183 dram_eff=0.7124
bk0: 64a 350716i bk1: 64a 350668i bk2: 64a 350793i bk3: 64a 350754i bk4: 64a 350740i bk5: 60a 350668i bk6: 64a 350579i bk7: 64a 350539i bk8: 104a 350664i bk9: 104a 350540i bk10: 128a 350635i bk11: 128a 350485i bk12: 132a 350598i bk13: 128a 350515i bk14: 128a 350637i bk15: 124a 350505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0185933
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349415 n_act=25 n_pre=9 n_req=371 n_rd=1484 n_write=0 bw_util=0.008457
n_activity=4093 dram_eff=0.7251
bk0: 64a 350732i bk1: 64a 350682i bk2: 68a 350775i bk3: 64a 350762i bk4: 60a 350807i bk5: 60a 350707i bk6: 64a 350615i bk7: 64a 350519i bk8: 108a 350629i bk9: 108a 350524i bk10: 128a 350628i bk11: 128a 350467i bk12: 128a 350656i bk13: 128a 350516i bk14: 124a 350662i bk15: 124a 350550i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0156953
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349398 n_act=26 n_pre=10 n_req=377 n_rd=1496 n_write=3 bw_util=0.008543
n_activity=4230 dram_eff=0.7087
bk0: 64a 350734i bk1: 64a 350710i bk2: 64a 350804i bk3: 64a 350763i bk4: 64a 350785i bk5: 64a 350674i bk6: 64a 350599i bk7: 64a 350540i bk8: 112a 350635i bk9: 108a 350552i bk10: 128a 350631i bk11: 128a 350448i bk12: 132a 350614i bk13: 128a 350510i bk14: 124a 350635i bk15: 124a 350497i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0164932

========= L2 cache stats =========
L2_cache_bank[0]: Access = 776, Miss = 189, Miss_rate = 0.244, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 747, Miss = 186, Miss_rate = 0.249, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 769, Miss = 188, Miss_rate = 0.244, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 748, Miss = 187, Miss_rate = 0.250, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 747, Miss = 187, Miss_rate = 0.250, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 746, Miss = 187, Miss_rate = 0.251, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 754, Miss = 187, Miss_rate = 0.248, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 745, Miss = 187, Miss_rate = 0.251, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 774, Miss = 188, Miss_rate = 0.243, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 772, Miss = 187, Miss_rate = 0.242, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 746, Miss = 187, Miss_rate = 0.251, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 772, Miss = 187, Miss_rate = 0.242, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 775, Miss = 188, Miss_rate = 0.243, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 772, Miss = 187, Miss_rate = 0.242, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 746, Miss = 187, Miss_rate = 0.251, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 740, Miss = 185, Miss_rate = 0.250, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 749, Miss = 187, Miss_rate = 0.250, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 736, Miss = 184, Miss_rate = 0.250, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 744, Miss = 186, Miss_rate = 0.250, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 740, Miss = 185, Miss_rate = 0.250, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 748, Miss = 188, Miss_rate = 0.251, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 745, Miss = 186, Miss_rate = 0.250, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 16591
L2_total_cache_misses = 4110
L2_total_cache_miss_rate = 0.2477
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 161
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4089
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 26
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16379
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 43
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 141
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=33590
icnt_total_pkts_simt_to_mem=16634
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.7335
	minimum = 6
	maximum = 113
Network latency average = 13.295
	minimum = 6
	maximum = 80
Slowest packet = 16689
Flit latency average = 14.2378
	minimum = 6
	maximum = 79
Slowest flit = 30257
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.039347
	minimum = 0.0326501 (at node 9)
	maximum = 0.0477836 (at node 40)
Accepted packet rate average = 0.039347
	minimum = 0.0326501 (at node 9)
	maximum = 0.0477836 (at node 40)
Injected flit rate average = 0.0594209
	minimum = 0.0326501 (at node 9)
	maximum = 0.105458 (at node 40)
Accepted flit rate average= 0.0594209
	minimum = 0.0438513 (at node 45)
	maximum = 0.0774547 (at node 1)
Injected packet length average = 1.51018
Accepted packet length average = 1.51018
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.1222 (2 samples)
	minimum = 6 (2 samples)
	maximum = 104.5 (2 samples)
Network latency average = 14.418 (2 samples)
	minimum = 6 (2 samples)
	maximum = 70 (2 samples)
Flit latency average = 14.3558 (2 samples)
	minimum = 6 (2 samples)
	maximum = 69.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0201246 (2 samples)
	minimum = 0.0166985 (2 samples)
	maximum = 0.0244356 (2 samples)
Accepted packet rate average = 0.0201246 (2 samples)
	minimum = 0.0166985 (2 samples)
	maximum = 0.0244356 (2 samples)
Injected flit rate average = 0.0303947 (2 samples)
	minimum = 0.0166985 (2 samples)
	maximum = 0.0539274 (2 samples)
Accepted flit rate average = 0.0303947 (2 samples)
	minimum = 0.0224235 (2 samples)
	maximum = 0.0397014 (2 samples)
Injected packet size average = 1.51033 (2 samples)
Accepted packet size average = 1.51033 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 23 sec (203 sec)
gpgpu_simulation_rate = 46389 (inst/sec)
gpgpu_simulation_rate = 3132 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 221982
gpu_sim_insn = 4971019
gpu_ipc =      22.3938
gpu_tot_sim_cycle = 1085035
gpu_tot_sim_insn = 14388131
gpu_tot_ipc =      13.2605
gpu_tot_issued_cta = 1533
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14384
partiton_reqs_in_parallel = 4883604
partiton_reqs_in_parallel_total    = 4157691
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.3327
partiton_reqs_in_parallel_util = 4883604
partiton_reqs_in_parallel_util_total    = 4157691
gpu_sim_cycle_parition_util = 221982
gpu_tot_sim_cycle_parition_util    = 188995
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9995
partiton_replys_in_parallel = 8451
partiton_replys_in_parallel_total    = 16591
L2_BW  =       3.6085 GB/Sec
L2_BW_total  =       2.1876 GB/Sec
gpu_total_sim_rate=33774

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 262234
	L1I_total_cache_misses = 5473
	L1I_total_cache_miss_rate = 0.0209
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 155344
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0115
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 153552
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 256761
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5473
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 155344
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 262234
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
358, 358, 357, 358, 357, 358, 357, 358, 358, 358, 358, 358, 358, 358, 358, 358, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 457, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 
gpgpu_n_tot_thrd_icount = 15212192
gpgpu_n_tot_w_icount = 475381
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 24748
gpgpu_n_mem_write_global = 118
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 784567
gpgpu_n_store_insn = 118
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4971008
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:74464	W0_Idle:19530948	W0_Scoreboard:2933263	W1:1263	W2:0	W3:0	W4:18	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:474100
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 197984 {8:24748,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4720 {40:118,}
traffic_breakdown_coretomem[INST_ACC_R] = 1184 {8:148,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 989920 {40:24748,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 944 {8:118,}
traffic_breakdown_memtocore[INST_ACC_R] = 20128 {136:148,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 128582 
averagemflatency = 2509 
max_icnt2mem_latency = 128341 
max_icnt2sh_latency = 1085034 
mrq_lat_table:2514 	267 	270 	410 	301 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	10951 	9095 	36 	0 	899 	128 	2570 	1197 	4 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	8049 	237 	109 	3 	11781 	51 	0 	0 	0 	899 	128 	2570 	1197 	4 	14 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	14100 	6622 	3693 	361 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	17 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	70 	21 	1 	3 	5 	3 	15 	9 	3 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16         0         0        16         0        16         0        16        10        17        16        16        16        16        16        16 
dram[1]:         0         0        16         0         0        16         0         0        16        16        11        16        16        16        16        16 
dram[2]:         0        16         1         0        16         0         0         0        16        10        16        16        16        16        16        16 
dram[3]:         0        16         1         0        17        16        16        16        16        16        16        10        16        16        16        16 
dram[4]:        16        16         0         0         0         0        16         0        10        16        16        16        16        16        16        16 
dram[5]:         0        16         0         0        16         0        16         0        16        10        16        16        16        16        16        16 
dram[6]:         0        16        16         0        16         0         0        16        16        10        16        16        16        16        16        16 
dram[7]:         0        16         1        16         0         0         0         0        16        10        16        16        16        16        16        16 
dram[8]:         0        16         0         0        15         0         0         0        16        10        16        16        16        16        16        16 
dram[9]:        16         0         1        16        15         0         0         0        11        11        16        16        16        16        16        16 
dram[10]:        16         0         0         0         0        16        16         0        11        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    147751    183498    184262    184267    184656    184659       971    198350      4581    137814    217900     11452     96084    164844    165058    165044 
dram[1]:    183502    183504    184159    184158    184672    114810     65670      1018    127965    109967    126954     11459    164840    164843    165053    101055 
dram[2]:    183501    183504    136746    184047    184709    184714      1018      1024    105242     76138    201991     89399    164840    164844    165031    165044 
dram[3]:    183492    183495    137468    184063     82115    184714     92204    220942    127933      4584     11455     80736    164840    164843    165032    165045 
dram[4]:    101913    183499    184058    184061    184663    184670    181522      1028      4580     92129     11447     11452    164840    164844    164803    164255 
dram[5]:    183501    183504    184065    184077    184646    184652    115552      1024     47801      4584     31553     11459    196814    175486    150713    160206 
dram[6]:    183490    183492    184124    184152    184653    184668     82972    110085     98670      4584     11447     11452     88762    164844    165056    165044 
dram[7]:    183495    183499    101768    184209    184694    184730       991       995     49625      4584     11455     11459    164840    164843    165038    165044 
dram[8]:    183492    183496    184108    184123    171335    184728     65672       984    198246      4584     11475     11479    164840    164844    165031    165044 
dram[9]:    183500    183504    135990    184165    184730    184735       987       990      4580      4584     11470     11473    164840    164843    165032    165044 
dram[10]:    183500    183504    184265    184269     57430    184683     96221       966    125355     89487    175851     11472     82958    164844    165038    165044 
average row accesses per activate:
dram[0]:  6.333333 16.000000 16.000000  6.666667 16.000000  9.000000 16.000000  8.500000 13.000000  6.400000 11.000000 16.000000 11.333333 16.000000 11.000000 16.000000 
dram[1]: 16.000000 16.000000  9.000000 16.000000 16.000000  6.000000 17.000000 16.000000  9.333333  9.000000  6.800000 16.000000 16.000000 16.000000 16.000000 11.000000 
dram[2]: 16.000000  8.500000  8.500000 16.000000  7.000000 16.000000 16.000000 16.000000  7.250000  9.000000 11.000000 11.333333 16.000000 11.000000 16.000000 16.000000 
dram[3]: 16.000000  9.000000  8.500000 16.000000  9.500000  8.500000  8.500000  9.000000  7.250000  9.000000 16.000000  8.500000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  6.000000  6.000000 16.000000 16.000000 16.000000 16.000000  8.500000 16.000000 13.000000  9.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[5]: 16.000000  8.500000 16.000000 16.000000  9.000000 16.000000  9.000000 16.000000  9.000000 13.000000 11.333333 16.000000 11.333333 11.333333 11.000000 11.000000 
dram[6]: 16.000000  8.500000  5.000000 16.000000  9.000000 16.000000 17.000000  6.333333  7.250000 13.000000 11.000000 16.000000  8.750000 16.000000  8.750000 11.000000 
dram[7]: 16.000000  8.500000  8.500000  6.333333 16.000000 15.000000 16.000000 16.000000  9.333333 13.000000 11.000000 11.333333 16.000000 16.000000 11.000000 16.000000 
dram[8]: 16.000000  8.500000 16.000000 16.000000  5.000000 15.000000 17.000000 16.000000  9.000000 13.000000 16.000000 16.000000 12.333333 11.333333 16.000000 15.500000 
dram[9]:  8.500000 16.000000  8.500000  8.500000  6.000000 15.000000 16.000000 16.000000 13.500000 13.500000 16.000000 16.000000 11.333333 16.000000 15.500000 11.000000 
dram[10]:  8.500000 16.000000 16.000000 16.000000 17.000000  8.500000  8.500000 16.000000  9.666667  9.333333 11.333333 16.000000 11.333333 16.000000 15.500000 15.500000 
average row locality = 4239/367 = 11.550408
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        19        16        16        18        16        17        16        17        26        29        33        32        33        32        33        32 
dram[1]:        16        16        17        16        16        18        16        16        27        27        34        32        32        32        32        32 
dram[2]:        16        17        17        16        19        16        16        16        28        27        33        33        32        33        32        32 
dram[3]:        16        17        17        16        17        17        17        17        28        27        32        33        32        32        32        32 
dram[4]:        18        18        16        16        16        16        17        16        26        27        32        32        32        32        33        33 
dram[5]:        16        17        16        16        17        16        17        16        27        26        33        32        33        33        33        33 
dram[6]:        16        17        19        16        17        16        16        18        28        26        33        32        34        32        34        33 
dram[7]:        16        17        17        18        16        15        16        16        27        26        33        33        32        32        33        32 
dram[8]:        16        17        16        16        18        15        16        16        27        26        32        32        33        33        32        31 
dram[9]:        17        16        17        17        17        15        16        16        27        27        32        32        33        32        31        32 
dram[10]:        17        16        16        16        16        17        17        16        28        28        33        32        33        32        31        31 
total reads: 4188
bank skew: 34/15 = 2.27
chip skew: 387/376 = 1.03
number of total write accesses:
dram[0]:         0         0         0         2         0         1         0         0         0         3         0         0         1         0         0         0 
dram[1]:         0         0         1         0         0         0         1         0         1         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         2         0         0         0         1         0         0         1         0         0         0         0 
dram[3]:         0         1         0         0         2         0         0         1         1         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         1         0         1         0         0         0         1         0         1         1         0         0 
dram[6]:         0         0         1         0         1         0         1         1         1         0         0         0         1         0         1         0 
dram[7]:         0         0         0         1         0         0         0         0         1         0         0         1         0         0         0         0 
dram[8]:         0         0         0         0         2         0         1         0         0         0         0         0         4         1         0         0 
dram[9]:         0         0         0         0         1         0         0         0         0         0         0         0         1         0         0         1 
dram[10]:         0         0         0         0         1         0         0         0         1         0         1         0         1         0         0         0 
total reads: 51
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      21363     24071      1837      4080      1482      5978      1350      1318     11051      9858     16216     16726     24806     25681     19972     20439
dram[1]:      24152     24085      8762      1764      1461      3141      2293      1404     11597     10613     16797     17073     25630     25654     20444     20401
dram[2]:      24143     22678      1736      1764     10251      1455      1412      1378      9918     11812     15433     14839     25613     27301     20409     20386
dram[3]:      24175     21434      2452      1764      1361      1532      1240      1280     11462     10627     15745     15164     25600     25642     22309     22314
dram[4]:      21514     22955      1847      1813      1579      1543      1630      1467     11062     10635     15748     15751     25626     25627     21993     21977
dram[5]:      24126     22668      1806      1780      5672      1542      5030      1408     10602     11015     15699     15735     24110     26637     21982     21964
dram[6]:      24147     23458      9079      1792      5116      1545      1209      1127      9873     11007     15574     16068     23241     24032     21516     21948
dram[7]:      24115     22684      1851      5134      1409      1488      1273      1253     11210     12072     15586     15134     23997     23993     22619     22624
dram[8]:      19672     18518      1814      1756      1197      1451      2282      1343     11624     12072     16052     16058     20784     22618     22646     23310
dram[9]:      18599     19672      1738      1648      1222      1413      1298      1334     12281     12231     16058     16056     22586     24017     23329     24010
dram[10]:      18532     19612      1828      1787      1953      1366      5609      1283     11929     11814     17623     16054     22646     24095     23366     23351
maximum mf latency per bank:
dram[0]:      18192     18205       356     52123       412     84262       502       490     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163    128582       364       407     31869     18179       492     39113     10630     10647     10689     13300     13318     18301     20137
dram[2]:      18149     18175       369       363     98251       410       496       474     10607     32067     10648     10682     13306     79960     18268     18283
dram[3]:      18164     18198     10825       371       479       499       491       556     31713     10627     10645     11297     13300     13310     18309     18339
dram[4]:      18159     25583       365       371       497       463      3445       526     10603     10616     10657     10691     13300     13301     18277     18308
dram[5]:      18169     18189       355       360     78590       441     68354       518     10607     10623     30159     10678     13300     85125     18268     18300
dram[6]:      18170     18183     77721       373     69001       444       463       512     10601     10618     10644     10682     27745     13322     28241     18306
dram[7]:      18158     18197       363     67274       405       413       473       437     10616     10646     10643     10679     13300     13316     20756     18268
dram[8]:      18166     18213       365       366       460       441     17325       489     10633     10673     10670     10703     13300     13301     18291     18242
dram[9]:      18177     18204       352       359       402       418       440       501     10643     10643     10680     10705     13300     13316     18328     69677
dram[10]:      18175     18207       357       364     10795       430     75319       489     14952     10662     85985     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761515 n_act=37 n_pre=21 n_req=392 n_rd=1540 n_write=7 bw_util=0.004054
n_activity=4795 dram_eff=0.6453
bk0: 76a 762840i bk1: 64a 762873i bk2: 64a 762990i bk3: 72a 762867i bk4: 64a 762967i bk5: 68a 762817i bk6: 64a 762793i bk7: 68a 762677i bk8: 104a 762866i bk9: 116a 762628i bk10: 132a 762750i bk11: 128a 762624i bk12: 132a 762797i bk13: 128a 762697i bk14: 132a 762805i bk15: 128a 762694i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00961841
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761550 n_act=33 n_pre=17 n_req=383 n_rd=1516 n_write=4 bw_util=0.003984
n_activity=4528 dram_eff=0.6714
bk0: 64a 762937i bk1: 64a 762893i bk2: 68a 762943i bk3: 64a 762954i bk4: 64a 762966i bk5: 72a 762820i bk6: 64a 762805i bk7: 64a 762740i bk8: 108a 762809i bk9: 108a 762693i bk10: 136a 762706i bk11: 128a 762621i bk12: 128a 762836i bk13: 128a 762703i bk14: 128a 762837i bk15: 128a 762663i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0089881
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761532 n_act=34 n_pre=18 n_req=387 n_rd=1532 n_write=4 bw_util=0.004026
n_activity=4570 dram_eff=0.6722
bk0: 64a 762940i bk1: 68a 762862i bk2: 68a 762915i bk3: 64a 762949i bk4: 76a 762868i bk5: 64a 762866i bk6: 64a 762823i bk7: 64a 762740i bk8: 112a 762764i bk9: 108a 762660i bk10: 132a 762748i bk11: 132a 762614i bk12: 128a 762834i bk13: 132a 762655i bk14: 128a 762841i bk15: 128a 762705i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0086736
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0xc08d6080, atomic=0 1 entries : 0x7f81464252b0 :  mf: uid=463971, sid23:w63, part=3, addr=0xc08d60e0, load , size=32, unknown  status = IN_PARTITION_DRAM (1085034), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761533 n_act=35 n_pre=19 n_req=388 n_rd=1527 n_write=6 bw_util=0.004018
n_activity=4629 dram_eff=0.6623
bk0: 64a 762904i bk1: 68a 762831i bk2: 68a 762954i bk3: 64a 762951i bk4: 68a 762933i bk5: 68a 762887i bk6: 68a 762837i bk7: 67a 762728i bk8: 112a 762810i bk9: 108a 762668i bk10: 128a 762809i bk11: 132a 762624i bk12: 128a 762820i bk13: 128a 762684i bk14: 128a 762806i bk15: 128a 762713i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00796336
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761552 n_act=32 n_pre=16 n_req=380 n_rd=1520 n_write=0 bw_util=0.003984
n_activity=4468 dram_eff=0.6804
bk0: 72a 762861i bk1: 72a 762808i bk2: 64a 762986i bk3: 64a 762942i bk4: 64a 762963i bk5: 64a 762902i bk6: 68a 762778i bk7: 64a 762727i bk8: 104a 762808i bk9: 108a 762657i bk10: 128a 762779i bk11: 128a 762628i bk12: 128a 762833i bk13: 128a 762691i bk14: 132a 762787i bk15: 132a 762640i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00879154
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761541 n_act=33 n_pre=17 n_req=386 n_rd=1524 n_write=5 bw_util=0.004007
n_activity=4471 dram_eff=0.684
bk0: 64a 762917i bk1: 68a 762839i bk2: 64a 762985i bk3: 64a 762951i bk4: 68a 762918i bk5: 64a 762868i bk6: 68a 762738i bk7: 64a 762715i bk8: 108a 762836i bk9: 104a 762732i bk10: 132a 762763i bk11: 128a 762656i bk12: 132a 762807i bk13: 132a 762644i bk14: 132a 762794i bk15: 132a 762670i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00952668
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761503 n_act=39 n_pre=23 n_req=394 n_rd=1548 n_write=7 bw_util=0.004075
n_activity=4850 dram_eff=0.6412
bk0: 64a 762900i bk1: 68a 762826i bk2: 76a 762856i bk3: 64a 762913i bk4: 68a 762916i bk5: 64a 762874i bk6: 64a 762824i bk7: 72a 762695i bk8: 112a 762805i bk9: 104a 762709i bk10: 132a 762756i bk11: 128a 762622i bk12: 136a 762766i bk13: 128a 762693i bk14: 136a 762760i bk15: 132a 762564i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00898679
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761553 n_act=32 n_pre=16 n_req=382 n_rd=1516 n_write=3 bw_util=0.003981
n_activity=4405 dram_eff=0.6897
bk0: 64a 762911i bk1: 68a 762832i bk2: 68a 762956i bk3: 72a 762853i bk4: 64a 762975i bk5: 60a 762875i bk6: 64a 762792i bk7: 64a 762827i bk8: 108a 762831i bk9: 104a 762715i bk10: 132a 762756i bk11: 132a 762586i bk12: 128a 762835i bk13: 128a 762682i bk14: 132a 762800i bk15: 128a 762694i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00833945
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761562 n_act=31 n_pre=15 n_req=384 n_rd=1504 n_write=8 bw_util=0.003963
n_activity=4443 dram_eff=0.6806
bk0: 64a 762905i bk1: 68a 762825i bk2: 64a 762980i bk3: 64a 762942i bk4: 72a 762859i bk5: 60a 762853i bk6: 64a 762765i bk7: 64a 762726i bk8: 108a 762819i bk9: 104a 762725i bk10: 128a 762821i bk11: 128a 762671i bk12: 132a 762785i bk13: 132a 762665i bk14: 128a 762824i bk15: 124a 762692i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0085976
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761563 n_act=31 n_pre=15 n_req=380 n_rd=1508 n_write=3 bw_util=0.00396
n_activity=4405 dram_eff=0.686
bk0: 68a 762888i bk1: 64a 762868i bk2: 68a 762962i bk3: 68a 762917i bk4: 68a 762922i bk5: 60a 762890i bk6: 64a 762799i bk7: 64a 762704i bk8: 108a 762815i bk9: 108a 762710i bk10: 128a 762815i bk11: 128a 762657i bk12: 132a 762808i bk13: 128a 762705i bk14: 124a 762851i bk15: 128a 762702i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0072885
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761554 n_act=31 n_pre=15 n_req=383 n_rd=1516 n_write=4 bw_util=0.003984
n_activity=4490 dram_eff=0.6771
bk0: 68a 762889i bk1: 64a 762895i bk2: 64a 762991i bk3: 64a 762951i bk4: 64a 762975i bk5: 68a 762832i bk6: 68a 762755i bk7: 64a 762727i bk8: 112a 762823i bk9: 112a 762708i bk10: 132a 762779i bk11: 128a 762633i bk12: 132a 762799i bk13: 128a 762695i bk14: 124a 762821i bk15: 124a 762684i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00760824

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1174, Miss = 192, Miss_rate = 0.164, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 1130, Miss = 193, Miss_rate = 0.171, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 1165, Miss = 190, Miss_rate = 0.163, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 1123, Miss = 189, Miss_rate = 0.168, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 1138, Miss = 193, Miss_rate = 0.170, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 1129, Miss = 190, Miss_rate = 0.168, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 1140, Miss = 191, Miss_rate = 0.168, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 1126, Miss = 191, Miss_rate = 0.170, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 1160, Miss = 190, Miss_rate = 0.164, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 1161, Miss = 190, Miss_rate = 0.164, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 1134, Miss = 192, Miss_rate = 0.169, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 1147, Miss = 189, Miss_rate = 0.165, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 1181, Miss = 197, Miss_rate = 0.167, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 1154, Miss = 190, Miss_rate = 0.165, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 1133, Miss = 190, Miss_rate = 0.168, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 1113, Miss = 189, Miss_rate = 0.170, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 1126, Miss = 190, Miss_rate = 0.169, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 1107, Miss = 186, Miss_rate = 0.168, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 1122, Miss = 190, Miss_rate = 0.169, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 1116, Miss = 187, Miss_rate = 0.168, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 1140, Miss = 191, Miss_rate = 0.168, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 1123, Miss = 188, Miss_rate = 0.167, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 25042
L2_total_cache_misses = 4188
L2_total_cache_miss_rate = 0.1672
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8486
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4133
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 21
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 24748
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 118
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 148
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=50438
icnt_total_pkts_simt_to_mem=25160
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.4419
	minimum = 6
	maximum = 30
Network latency average = 7.42918
	minimum = 6
	maximum = 26
Slowest packet = 42240
Flit latency average = 7.08867
	minimum = 6
	maximum = 25
Slowest flit = 63700
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000761417
	minimum = 0.000648704 (at node 1)
	maximum = 0.000914493 (at node 40)
Accepted packet rate average = 0.000761417
	minimum = 0.000648704 (at node 1)
	maximum = 0.000914493 (at node 40)
Injected flit rate average = 0.00114307
	minimum = 0.000648704 (at node 1)
	maximum = 0.00181547 (at node 40)
Accepted flit rate average= 0.00114307
	minimum = 0.000840162 (at node 45)
	maximum = 0.00149112 (at node 0)
Injected packet length average = 1.50124
Accepted packet length average = 1.50124
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.2288 (3 samples)
	minimum = 6 (3 samples)
	maximum = 79.6667 (3 samples)
Network latency average = 12.0884 (3 samples)
	minimum = 6 (3 samples)
	maximum = 55.3333 (3 samples)
Flit latency average = 11.9334 (3 samples)
	minimum = 6 (3 samples)
	maximum = 54.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0136702 (3 samples)
	minimum = 0.0113485 (3 samples)
	maximum = 0.0165953 (3 samples)
Accepted packet rate average = 0.0136702 (3 samples)
	minimum = 0.0113485 (3 samples)
	maximum = 0.0165953 (3 samples)
Injected flit rate average = 0.0206442 (3 samples)
	minimum = 0.0113485 (3 samples)
	maximum = 0.0365568 (3 samples)
Accepted flit rate average = 0.0206442 (3 samples)
	minimum = 0.015229 (3 samples)
	maximum = 0.0269646 (3 samples)
Injected packet size average = 1.51016 (3 samples)
Accepted packet size average = 1.51016 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 6 sec (426 sec)
gpgpu_simulation_rate = 33774 (inst/sec)
gpgpu_simulation_rate = 2547 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 3406
gpu_sim_insn = 4447144
gpu_ipc =    1305.6794
gpu_tot_sim_cycle = 1310591
gpu_tot_sim_insn = 18835275
gpu_tot_ipc =      14.3716
gpu_tot_issued_cta = 2044
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14446
partiton_reqs_in_parallel = 74932
partiton_reqs_in_parallel_total    = 9041295
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.9558
partiton_reqs_in_parallel_util = 74932
partiton_reqs_in_parallel_util_total    = 9041295
gpu_sim_cycle_parition_util = 3406
gpu_tot_sim_cycle_parition_util    = 410977
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9995
partiton_replys_in_parallel = 8307
partiton_replys_in_parallel_total    = 25042
L2_BW  =     231.1717 GB/Sec
L2_BW_total  =       2.4119 GB/Sec
gpu_total_sim_rate=42613

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 344149
	L1I_total_cache_misses = 5473
	L1I_total_cache_miss_rate = 0.0159
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 196224
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0091
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 194432
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 338676
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5473
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 196224
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 344149
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
463, 463, 462, 463, 462, 463, 462, 463, 463, 463, 463, 463, 463, 463, 463, 463, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 541, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 
gpgpu_n_tot_thrd_icount = 19932576
gpgpu_n_tot_w_icount = 622893
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 32919
gpgpu_n_mem_write_global = 254
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1046011
gpgpu_n_store_insn = 254
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6279168
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:90937	W0_Idle:19534447	W0_Scoreboard:2966224	W1:1637	W2:0	W3:0	W4:24	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:621232
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 263352 {8:32919,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10160 {40:254,}
traffic_breakdown_coretomem[INST_ACC_R] = 1184 {8:148,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1316760 {40:32919,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2032 {8:254,}
traffic_breakdown_memtocore[INST_ACC_R] = 20128 {136:148,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 128582 
averagemflatency = 1952 
max_icnt2mem_latency = 128341 
max_icnt2sh_latency = 1310590 
mrq_lat_table:2514 	267 	270 	410 	301 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19249 	9104 	36 	0 	899 	128 	2570 	1197 	4 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	11926 	352 	109 	3 	16096 	51 	0 	0 	0 	899 	128 	2570 	1197 	4 	14 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	20992 	7804 	3788 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	153 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	77 	21 	1 	3 	5 	3 	15 	9 	3 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16         0         0        16         0        16         0        16        10        17        16        16        16        16        16        16 
dram[1]:         0         0        16         0         0        16         0         0        16        16        11        16        16        16        16        16 
dram[2]:         0        16         1         0        16         0         0         0        16        10        16        16        16        16        16        16 
dram[3]:         0        16         1         0        17        16        16        16        16        16        16        10        16        16        16        16 
dram[4]:        16        16         0         0         0         0        16         0        10        16        16        16        16        16        16        16 
dram[5]:         0        16         0         0        16         0        16         0        16        10        16        16        16        16        16        16 
dram[6]:         0        16        16         0        16         0         0        16        16        10        16        16        16        16        16        16 
dram[7]:         0        16         1        16         0         0         0         0        16        10        16        16        16        16        16        16 
dram[8]:         0        16         0         0        15         0         0         0        16        10        16        16        16        16        16        16 
dram[9]:        16         0         1        16        15         0         0         0        11        11        16        16        16        16        16        16 
dram[10]:        16         0         0         0         0        16        16         0        11        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    147751    183498    184262    184267    184656    184659       971    198350      4581    137814    217900     11452     96084    164844    165058    165044 
dram[1]:    183502    183504    184159    184158    184672    114810     65670      1018    127965    109967    126954     11459    164840    164843    165053    101055 
dram[2]:    183501    183504    136746    184047    184709    184714      1018      1024    105242     76138    201991     89399    164840    164844    165031    165044 
dram[3]:    183492    183495    137468    184063     82115    184714     92204    220942    127933      4584     11455     80736    164840    164843    165032    165045 
dram[4]:    101913    183499    184058    184061    184663    184670    181522      1028      4580     92129     11447     11452    164840    164844    164803    164255 
dram[5]:    183501    183504    184065    184077    184646    184652    115552      1024     47801      4584     31553     11459    196814    175486    150713    160206 
dram[6]:    183490    183492    184124    184152    184653    184668     82972    110085     98670      4584     11447     11452     88762    164844    165056    165044 
dram[7]:    183495    183499    101768    184209    184694    184730       991       995     49625      4584     11455     11459    164840    164843    165038    165044 
dram[8]:    183492    183496    184108    184123    171335    184728     65672       984    198246      4584     11475     11479    164840    164844    165031    165044 
dram[9]:    183500    183504    135990    184165    184730    184735       987       990      4580      4584     11470     11473    164840    164843    165032    165044 
dram[10]:    183500    183504    184265    184269     57430    184683     96221       966    125355     89487    175851     11472     82958    164844    165038    165044 
average row accesses per activate:
dram[0]:  6.333333 16.000000 16.000000  6.666667 16.000000  9.000000 16.000000  8.500000 13.000000  6.400000 11.000000 16.000000 11.333333 16.000000 11.000000 16.000000 
dram[1]: 16.000000 16.000000  9.000000 16.000000 16.000000  6.000000 17.000000 16.000000  9.333333  9.000000  6.800000 16.000000 16.000000 16.000000 16.000000 11.000000 
dram[2]: 16.000000  8.500000  8.500000 16.000000  7.000000 16.000000 16.000000 16.000000  7.250000  9.000000 11.000000 11.333333 16.000000 11.000000 16.000000 16.000000 
dram[3]: 16.000000  9.000000  8.500000 16.000000  9.500000  8.500000  8.500000  9.000000  7.250000  9.000000 16.000000  8.500000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  6.000000  6.000000 16.000000 16.000000 16.000000 16.000000  8.500000 16.000000 13.000000  9.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[5]: 16.000000  8.500000 16.000000 16.000000  9.000000 16.000000  9.000000 16.000000  9.000000 13.000000 11.333333 16.000000 11.333333 11.333333 11.000000 11.000000 
dram[6]: 16.000000  8.500000  5.000000 16.000000  9.000000 16.000000 17.000000  6.333333  7.250000 13.000000 11.000000 16.000000  8.750000 16.000000  8.750000 11.000000 
dram[7]: 16.000000  8.500000  8.500000  6.333333 16.000000 15.000000 16.000000 16.000000  9.333333 13.000000 11.000000 11.333333 16.000000 16.000000 11.000000 16.000000 
dram[8]: 16.000000  8.500000 16.000000 16.000000  5.000000 15.000000 17.000000 16.000000  9.000000 13.000000 16.000000 16.000000 12.333333 11.333333 16.000000 15.500000 
dram[9]:  8.500000 16.000000  8.500000  8.500000  6.000000 15.000000 16.000000 16.000000 13.500000 13.500000 16.000000 16.000000 11.333333 16.000000 15.500000 11.000000 
dram[10]:  8.500000 16.000000 16.000000 16.000000 17.000000  8.500000  8.500000 16.000000  9.666667  9.333333 11.333333 16.000000 11.333333 16.000000 15.500000 15.500000 
average row locality = 4239/367 = 11.550408
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        19        16        16        18        16        17        16        17        26        29        33        32        33        32        33        32 
dram[1]:        16        16        17        16        16        18        16        16        27        27        34        32        32        32        32        32 
dram[2]:        16        17        17        16        19        16        16        16        28        27        33        33        32        33        32        32 
dram[3]:        16        17        17        16        17        17        17        17        28        27        32        33        32        32        32        32 
dram[4]:        18        18        16        16        16        16        17        16        26        27        32        32        32        32        33        33 
dram[5]:        16        17        16        16        17        16        17        16        27        26        33        32        33        33        33        33 
dram[6]:        16        17        19        16        17        16        16        18        28        26        33        32        34        32        34        33 
dram[7]:        16        17        17        18        16        15        16        16        27        26        33        33        32        32        33        32 
dram[8]:        16        17        16        16        18        15        16        16        27        26        32        32        33        33        32        31 
dram[9]:        17        16        17        17        17        15        16        16        27        27        32        32        33        32        31        32 
dram[10]:        17        16        16        16        16        17        17        16        28        28        33        32        33        32        31        31 
total reads: 4188
bank skew: 34/15 = 2.27
chip skew: 387/376 = 1.03
number of total write accesses:
dram[0]:         0         0         0         2         0         1         0         0         0         3         0         0         1         0         0         0 
dram[1]:         0         0         1         0         0         0         1         0         1         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         2         0         0         0         1         0         0         1         0         0         0         0 
dram[3]:         0         1         0         0         2         0         0         1         1         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         1         0         1         0         0         0         1         0         1         1         0         0 
dram[6]:         0         0         1         0         1         0         1         1         1         0         0         0         1         0         1         0 
dram[7]:         0         0         0         1         0         0         0         0         1         0         0         1         0         0         0         0 
dram[8]:         0         0         0         0         2         0         1         0         0         0         0         0         4         1         0         0 
dram[9]:         0         0         0         0         1         0         0         0         0         0         0         0         1         0         0         1 
dram[10]:         0         0         0         0         1         0         0         0         1         0         1         0         1         0         0         0 
total reads: 51
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      21375     24071      1852      4080      2047      6466      2094      1988     11508     10241     16609     17123     25146     26032     20372     20842
dram[1]:      24152     24085      8762      1778      2028      3652      2919      2025     12025     11058     17189     17480     25992     26014     20870     20796
dram[2]:      24143     22700      1736      1764     10673      1995      2123      2069     10353     12265     15833     15210     26013     27676     20809     20788
dram[3]:      24183     21434      2452      1764      1844      2088      1950      1901     11873     11057     16122     15509     26004     26036     22680     22681
dram[4]:      21534     22975      1862      1813      2126      2090      2368      2235     11495     11060     16150     16138     26007     25986     22354     22325
dram[5]:      24126     22676      1814      1780      6160      2089      5710      2127     11011     11428     16086     16139     24463     26985     22358     22321
dram[6]:      24147     23458      9102      1792      5615      2096      1898      1728     10263     11431     15950     16435     23593     24386     21868     22301
dram[7]:      24115     22698      1864      5141      1945      2062      2035      1991     11657     12529     15943     15470     24407     24381     22982     22978
dram[8]:      19672     18532      1814      1771      1658      2037      3000      2063     12109     12542     16443     16436     21270     23009     23019     23669
dram[9]:      18613     19689      1738      1662      1753      2009      2065      2083     12747     12685     16450     16432     22934     24358     23742     24392
dram[10]:      18540     19626      1828      1787      2511      1927      6360      2047     12371     12255     17981     16424     22987     24463     23771     23747
maximum mf latency per bank:
dram[0]:      18192     18205       356     52123       412     84262       502       490     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163    128582       364       407     31869     18179       492     39113     10630     10647     10689     13300     13318     18301     20137
dram[2]:      18149     18175       369       363     98251       410       496       474     10607     32067     10648     10682     13306     79960     18268     18283
dram[3]:      18164     18198     10825       371       479       499       491       556     31713     10627     10645     11297     13300     13310     18309     18339
dram[4]:      18159     25583       365       371       497       463      3445       526     10603     10616     10657     10691     13300     13301     18277     18308
dram[5]:      18169     18189       355       360     78590       441     68354       518     10607     10623     30159     10678     13300     85125     18268     18300
dram[6]:      18170     18183     77721       373     69001       444       463       512     10601     10618     10644     10682     27745     13322     28241     18306
dram[7]:      18158     18197       363     67274       405       413       473       437     10616     10646     10643     10679     13300     13316     20756     18268
dram[8]:      18166     18213       365       366       460       441     17325       489     10633     10673     10670     10703     13300     13301     18291     18242
dram[9]:      18177     18204       352       359       402       418       440       501     10643     10643     10680     10705     13300     13316     18328     69677
dram[10]:      18175     18207       357       364     10795       430     75319       489     14952     10662     85985     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767838 n_act=37 n_pre=21 n_req=392 n_rd=1540 n_write=7 bw_util=0.004021
n_activity=4795 dram_eff=0.6453
bk0: 76a 769163i bk1: 64a 769196i bk2: 64a 769313i bk3: 72a 769190i bk4: 64a 769290i bk5: 68a 769140i bk6: 64a 769116i bk7: 68a 769000i bk8: 104a 769189i bk9: 116a 768951i bk10: 132a 769073i bk11: 128a 768947i bk12: 132a 769120i bk13: 128a 769020i bk14: 132a 769128i bk15: 128a 769017i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00953937
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767873 n_act=33 n_pre=17 n_req=383 n_rd=1516 n_write=4 bw_util=0.003951
n_activity=4528 dram_eff=0.6714
bk0: 64a 769260i bk1: 64a 769216i bk2: 68a 769266i bk3: 64a 769277i bk4: 64a 769289i bk5: 72a 769143i bk6: 64a 769128i bk7: 64a 769063i bk8: 108a 769132i bk9: 108a 769016i bk10: 136a 769029i bk11: 128a 768944i bk12: 128a 769159i bk13: 128a 769026i bk14: 128a 769160i bk15: 128a 768986i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00891424
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767855 n_act=34 n_pre=18 n_req=387 n_rd=1532 n_write=4 bw_util=0.003992
n_activity=4570 dram_eff=0.6722
bk0: 64a 769263i bk1: 68a 769185i bk2: 68a 769238i bk3: 64a 769272i bk4: 76a 769191i bk5: 64a 769189i bk6: 64a 769146i bk7: 64a 769063i bk8: 112a 769087i bk9: 108a 768983i bk10: 132a 769071i bk11: 132a 768937i bk12: 128a 769157i bk13: 132a 768978i bk14: 128a 769164i bk15: 128a 769028i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00860233
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767855 n_act=35 n_pre=19 n_req=388 n_rd=1528 n_write=6 bw_util=0.003987
n_activity=4646 dram_eff=0.6604
bk0: 64a 769227i bk1: 68a 769154i bk2: 68a 769277i bk3: 64a 769274i bk4: 68a 769256i bk5: 68a 769210i bk6: 68a 769160i bk7: 68a 769049i bk8: 112a 769133i bk9: 108a 768991i bk10: 128a 769132i bk11: 132a 768947i bk12: 128a 769143i bk13: 128a 769007i bk14: 128a 769129i bk15: 128a 769036i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00789792
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767875 n_act=32 n_pre=16 n_req=380 n_rd=1520 n_write=0 bw_util=0.003951
n_activity=4468 dram_eff=0.6804
bk0: 72a 769184i bk1: 72a 769131i bk2: 64a 769309i bk3: 64a 769265i bk4: 64a 769286i bk5: 64a 769225i bk6: 68a 769101i bk7: 64a 769050i bk8: 104a 769131i bk9: 108a 768980i bk10: 128a 769102i bk11: 128a 768951i bk12: 128a 769156i bk13: 128a 769014i bk14: 132a 769110i bk15: 132a 768963i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00871929
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767864 n_act=33 n_pre=17 n_req=386 n_rd=1524 n_write=5 bw_util=0.003974
n_activity=4471 dram_eff=0.684
bk0: 64a 769240i bk1: 68a 769162i bk2: 64a 769308i bk3: 64a 769274i bk4: 68a 769241i bk5: 64a 769191i bk6: 68a 769061i bk7: 64a 769038i bk8: 108a 769159i bk9: 104a 769055i bk10: 132a 769086i bk11: 128a 768979i bk12: 132a 769130i bk13: 132a 768967i bk14: 132a 769117i bk15: 132a 768993i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00944839
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767826 n_act=39 n_pre=23 n_req=394 n_rd=1548 n_write=7 bw_util=0.004042
n_activity=4850 dram_eff=0.6412
bk0: 64a 769223i bk1: 68a 769149i bk2: 76a 769179i bk3: 64a 769236i bk4: 68a 769239i bk5: 64a 769197i bk6: 64a 769147i bk7: 72a 769018i bk8: 112a 769128i bk9: 104a 769032i bk10: 132a 769079i bk11: 128a 768945i bk12: 136a 769089i bk13: 128a 769016i bk14: 136a 769083i bk15: 132a 768887i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00891294
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767876 n_act=32 n_pre=16 n_req=382 n_rd=1516 n_write=3 bw_util=0.003948
n_activity=4405 dram_eff=0.6897
bk0: 64a 769234i bk1: 68a 769155i bk2: 68a 769279i bk3: 72a 769176i bk4: 64a 769298i bk5: 60a 769198i bk6: 64a 769115i bk7: 64a 769150i bk8: 108a 769154i bk9: 104a 769038i bk10: 132a 769079i bk11: 132a 768909i bk12: 128a 769158i bk13: 128a 769005i bk14: 132a 769123i bk15: 128a 769017i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00827092
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767885 n_act=31 n_pre=15 n_req=384 n_rd=1504 n_write=8 bw_util=0.00393
n_activity=4443 dram_eff=0.6806
bk0: 64a 769228i bk1: 68a 769148i bk2: 64a 769303i bk3: 64a 769265i bk4: 72a 769182i bk5: 60a 769176i bk6: 64a 769088i bk7: 64a 769049i bk8: 108a 769142i bk9: 104a 769048i bk10: 128a 769144i bk11: 128a 768994i bk12: 132a 769108i bk13: 132a 768988i bk14: 128a 769147i bk15: 124a 769015i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00852695
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767886 n_act=31 n_pre=15 n_req=380 n_rd=1508 n_write=3 bw_util=0.003928
n_activity=4405 dram_eff=0.686
bk0: 68a 769211i bk1: 64a 769191i bk2: 68a 769285i bk3: 68a 769240i bk4: 68a 769245i bk5: 60a 769213i bk6: 64a 769122i bk7: 64a 769027i bk8: 108a 769138i bk9: 108a 769033i bk10: 128a 769138i bk11: 128a 768980i bk12: 132a 769131i bk13: 128a 769028i bk14: 124a 769174i bk15: 128a 769025i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00722861
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767877 n_act=31 n_pre=15 n_req=383 n_rd=1516 n_write=4 bw_util=0.003951
n_activity=4490 dram_eff=0.6771
bk0: 68a 769212i bk1: 64a 769218i bk2: 64a 769314i bk3: 64a 769274i bk4: 64a 769298i bk5: 68a 769155i bk6: 68a 769078i bk7: 64a 769050i bk8: 112a 769146i bk9: 112a 769031i bk10: 132a 769102i bk11: 128a 768956i bk12: 132a 769122i bk13: 128a 769018i bk14: 124a 769144i bk15: 124a 769007i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00754572

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1549, Miss = 192, Miss_rate = 0.124, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 1508, Miss = 193, Miss_rate = 0.128, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 1539, Miss = 190, Miss_rate = 0.123, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 1500, Miss = 189, Miss_rate = 0.126, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 1513, Miss = 193, Miss_rate = 0.128, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 1506, Miss = 190, Miss_rate = 0.126, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 1515, Miss = 191, Miss_rate = 0.126, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 1503, Miss = 191, Miss_rate = 0.127, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 1537, Miss = 190, Miss_rate = 0.124, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 1537, Miss = 190, Miss_rate = 0.124, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 1512, Miss = 192, Miss_rate = 0.127, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 1523, Miss = 189, Miss_rate = 0.124, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 1560, Miss = 197, Miss_rate = 0.126, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 1530, Miss = 190, Miss_rate = 0.124, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 1511, Miss = 190, Miss_rate = 0.126, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 1489, Miss = 189, Miss_rate = 0.127, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 1536, Miss = 190, Miss_rate = 0.124, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 1479, Miss = 186, Miss_rate = 0.126, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 1495, Miss = 190, Miss_rate = 0.127, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 1490, Miss = 187, Miss_rate = 0.126, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 1515, Miss = 191, Miss_rate = 0.126, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 1502, Miss = 188, Miss_rate = 0.125, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 33349
L2_total_cache_misses = 4188
L2_total_cache_miss_rate = 0.1256
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16657
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4133
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 21
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 32919
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 254
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 148
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=66916
icnt_total_pkts_simt_to_mem=33603
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.45793
	minimum = 6
	maximum = 66
Network latency average = 8.32888
	minimum = 6
	maximum = 50
Slowest packet = 51514
Flit latency average = 8.18603
	minimum = 6
	maximum = 49
Slowest flit = 85037
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.048793
	minimum = 0.0422907 (at node 0)
	maximum = 0.0602056 (at node 44)
Accepted packet rate average = 0.048793
	minimum = 0.0422907 (at node 0)
	maximum = 0.0602056 (at node 44)
Injected flit rate average = 0.0731894
	minimum = 0.0422907 (at node 0)
	maximum = 0.114684 (at node 44)
Accepted flit rate average= 0.0731894
	minimum = 0.0552129 (at node 30)
	maximum = 0.09163 (at node 11)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.5361 (4 samples)
	minimum = 6 (4 samples)
	maximum = 76.25 (4 samples)
Network latency average = 11.1485 (4 samples)
	minimum = 6 (4 samples)
	maximum = 54 (4 samples)
Flit latency average = 10.9966 (4 samples)
	minimum = 6 (4 samples)
	maximum = 53.25 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0224509 (4 samples)
	minimum = 0.0190841 (4 samples)
	maximum = 0.0274978 (4 samples)
Accepted packet rate average = 0.0224509 (4 samples)
	minimum = 0.0190841 (4 samples)
	maximum = 0.0274978 (4 samples)
Injected flit rate average = 0.0337805 (4 samples)
	minimum = 0.0190841 (4 samples)
	maximum = 0.0560886 (4 samples)
Accepted flit rate average = 0.0337805 (4 samples)
	minimum = 0.025225 (4 samples)
	maximum = 0.043131 (4 samples)
Injected packet size average = 1.50464 (4 samples)
Accepted packet size average = 1.50464 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 22 sec (442 sec)
gpgpu_simulation_rate = 42613 (inst/sec)
gpgpu_simulation_rate = 2965 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 754207
gpu_sim_insn = 4974794
gpu_ipc =       6.5961
gpu_tot_sim_cycle = 2292020
gpu_tot_sim_insn = 23810069
gpu_tot_ipc =      10.3882
gpu_tot_issued_cta = 2555
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14446
partiton_reqs_in_parallel = 16592554
partiton_reqs_in_parallel_total    = 9116227
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      11.2166
partiton_reqs_in_parallel_util = 16592554
partiton_reqs_in_parallel_util_total    = 9116227
gpu_sim_cycle_parition_util = 754207
gpu_tot_sim_cycle_parition_util    = 414383
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 9545
partiton_replys_in_parallel_total    = 33349
L2_BW  =       1.1996 GB/Sec
L2_BW_total  =       1.7738 GB/Sec
gpu_total_sim_rate=21567

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 436654
	L1I_total_cache_misses = 5487
	L1I_total_cache_miss_rate = 0.0126
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 253456
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0071
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 251664
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 431167
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5487
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 253456
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 436654
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
601, 601, 600, 601, 600, 601, 849, 601, 601, 601, 601, 601, 601, 601, 601, 601, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 465, 465, 465, 465, 465, 465, 714, 465, 465, 465, 465, 465, 465, 465, 465, 465, 633, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 
gpgpu_n_tot_thrd_icount = 25324192
gpgpu_n_tot_w_icount = 791381
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 42076
gpgpu_n_mem_write_global = 628
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1308441
gpgpu_n_store_insn = 628
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8110592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:113885	W0_Idle:53145591	W0_Scoreboard:7901050	W1:6635	W2:0	W3:0	W4:30	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:784716
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 336608 {8:42076,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 25120 {40:628,}
traffic_breakdown_coretomem[INST_ACC_R] = 1296 {8:162,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1683040 {40:42076,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5024 {8:628,}
traffic_breakdown_memtocore[INST_ACC_R] = 22032 {136:162,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 1658 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 2292019 
mrq_lat_table:2933 	267 	270 	562 	302 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	28389 	9458 	36 	0 	899 	129 	2571 	1205 	6 	17 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	18792 	365 	109 	3 	18725 	51 	0 	0 	0 	899 	129 	2571 	1205 	6 	17 	22 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	29959 	7994 	3788 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	62 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	301 	64 	1 	3 	6 	4 	15 	13 	7 	11 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16         0        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16         0        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    228805    199832    478896    403510    184656    184659    468563    198350    278201    431495    332834    513748     96084    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    202531    263728    219296      4511    127965    181665    246719    496733    164840    164843    212028    746041 
dram[2]:    428347    183504    260748    336633    184709    184714    266664    216360    105242    275627    201991    201344    164840    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    172398    306908    271712    301586    184663    184670    181522    293141    349571     92129    289887    446124    381675    164844    252585    215109 
dram[5]:    237690    203007    376647    458191    358050    336072    115552    387904    402845    267494    184045    216411    196814    265856    471366    160206 
dram[6]:    183490    307636    308929    184152    268224    329934    301590    233602    254644    387833     11447    251938    421221    363717    165056    289203 
dram[7]:    477618    183499    206112    184209    184694    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    183492    183496    211781    184123    171335    267354     65672    217263    198246    579987    584718    248614    164840    250109    278163    165044 
dram[9]:    183500    210163    135990    184165    335491    471074    291452       990    516484    496384     11470    503333    164840    496868    493711    210553 
dram[10]:    443420    183504    249074    222505    416755    184683    246211    289556    276797    290418    175851    281505     82958    281056    473219    548809 
average row accesses per activate:
dram[0]:  3.571429  8.500000  6.333333  5.250000  9.000000  6.666667  9.500000  8.500000  7.750000  4.625000  8.750000  7.400000 11.333333  9.000000  9.000000 11.333333 
dram[1]:  4.200000  5.000000  6.333333  5.000000  8.500000  4.400000  6.666667  9.000000  9.333333  3.888889  4.555555  9.000000 16.000000 11.000000 11.333333  9.250000 
dram[2]:  3.833333  9.000000  3.125000  4.600000  5.500000  6.333333  4.600000  9.500000  6.200000  6.600000  7.200000  7.400000 16.000000  9.250000 11.333333  8.500000 
dram[3]:  4.400000  5.400000  6.000000  8.500000  5.250000  4.600000  7.000000  9.000000  6.000000  4.571429 11.333333  6.166667  9.250000  8.750000 11.333333 12.000000 
dram[4]:  3.571429  3.833333  4.600000  6.333333 16.000000  8.500000  4.333333  9.500000  7.500000  9.333333  8.500000 11.000000  9.000000 16.000000  5.857143  7.400000 
dram[5]:  6.333333  4.400000  3.833333  6.666667  5.250000  9.000000  9.000000  9.500000  6.400000  5.000000  5.857143  7.400000 12.000000  7.400000  7.200000 11.000000 
dram[6]: 10.000000  6.333333  4.200000  8.500000  5.750000  6.000000  7.000000  5.750000  5.428571  7.500000 11.000000  8.750000  7.200000  8.750000  9.250000  6.166667 
dram[7]:  6.666667 10.000000  5.250000  6.333333  8.500000  6.333333  5.250000  4.166667  7.250000  9.333333  6.166667  5.000000  5.714286  8.750000  6.333333  8.500000 
dram[8]:  8.500000  9.500000  5.200000 11.500000  4.400000  8.000000  9.000000  4.400000  9.000000  9.333333 11.000000 11.333333 12.333333  6.500000  8.750000 15.500000 
dram[9]:  9.000000  6.333333  6.000000  9.500000  4.750000  5.000000  4.750000 16.000000  9.333333  7.250000 11.333333 11.000000 11.333333 11.333333 11.000000  6.333333 
dram[10]:  5.500000  6.333333  4.600000  6.000000  6.666667  5.250000  5.500000  6.333333  4.857143  4.857143  8.750000  7.600000 11.333333  7.600000  8.500000 11.000000 
average row locality = 4811/690 = 6.972464
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        17        19        19        17        19        19        17        30        32        34        35        33        34        35        33 
dram[1]:        20        19        18        19        17        21        18        17        27        33        38        35        32        33        33        34 
dram[2]:        21        18        23        22        20        18        21        19        30        30        35        35        32        35        33        34 
dram[3]:        20        23        18        17        19        21        20        17        29        31        33        35        35        34        33        34 
dram[4]:        22        21        21        18        16        17        22        19        28        28        34        33        34        32        37        35 
dram[5]:        18        21        21        19        19        17        17        19        30        32        37        36        34        35        35        33 
dram[6]:        20        18        20        17        20        18        20        20        34        29        33        34        35        34        35        36 
dram[7]:        19        20        19        18        17        18        19        22        28        27        37        38        37        34        36        34 
dram[8]:        17        19        23        23        19        16        17        20        27        28        33        34        33        36        34        31 
dram[9]:        18        18        18        19        18        18        19        16        28        29        33        33        33        33        32        35 
dram[10]:        22        19        20        18        18        20        20        18        32        32        34        35        33        35        33        32 
total reads: 4592
bank skew: 38/16 = 2.38
chip skew: 426/400 = 1.07
number of total write accesses:
dram[0]:         2         0         0         2         1         1         0         0         1         5         1         2         1         2         1         1 
dram[1]:         1         1         1         1         0         1         2         1         1         2         3         1         0         0         1         3 
dram[2]:         2         0         2         1         2         1         2         0         1         3         1         2         0         2         1         0 
dram[3]:         2         4         0         0         2         2         1         1         1         1         1         2         2         1         1         2 
dram[4]:         3         2         2         1         0         0         4         0         2         0         0         0         2         0         4         2 
dram[5]:         1         1         2         1         2         1         1         0         2         3         4         1         2         2         1         0 
dram[6]:         0         1         1         0         3         0         1         3         4         1         0         1         1         1         2         1 
dram[7]:         1         0         2         1         0         1         2         3         1         1         0         2         3         1         2         0 
dram[8]:         0         0         3         0         3         0         1         2         0         0         0         0         4         3         1         0 
dram[9]:         0         1         0         0         1         2         0         0         0         0         1         0         1         1         1         3 
dram[10]:         0         0         3         0         2         1         2         1         2         2         1         3         1         3         1         1 
total reads: 219
min_bank_accesses = 0!
chip skew: 24/11 = 2.18
average mf latency per bank:
dram[0]:      26028     23302      2159      4456      1963      5985      1838      2025      9903      9087     15954     15127     25436     23433     19003     19919
dram[1]:      19113     19887      8892      1983      2058      3189      2553      1847     12277     12326     20615     15858     26320     25566     19961     18840
dram[2]:      17441     22057     10268      3258     10395      1875      1632      1793      9925     10259     14813     14272     26328     24975     19895     26688
dram[3]:      29871     14786      2925      2287     11038      3170      1640      1983     11699     14924     15452     14527     27051     30090     21650     20459
dram[4]:      16050     18501     12355      2156      2295      2150      1629      1944     10195     10894     20021     15942     23412     26311     18286     20226
dram[5]:      20937     18146      2186      2014      5485      2009      5779      1841      9510      8717     13643     14261     23420     25135     20841     22645
dram[6]:      19941     21556      9234     14873      6972      2051      4556      1507      8057     10143     16256     15333     27229     26141     21011     22029
dram[7]:      19875     19855      2085      5717      2090      1767     12084      4119     11491     11856     18307     24708     19860     22620     20300     29571
dram[8]:      19248     17150      1611      1791      1611      2006      4757      1572     12324     11875     16247     15762     21531     20408     28460     24002
dram[9]:      18206     17168      2263      2044      1833      1643      3567      2098     12558     20023     15784     16255     23246     23233     22651     26262
dram[10]:      15630     17349      1777     16580      3889      1681      4983      1768     10838     10375     17834     14103     23296     20892     22005     22632
maximum mf latency per bank:
dram[0]:     230680     18205       358     52123       412     84262       502       490     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163    128582       364       407     31869     18179       492     39113     90833    248804     10689     13300     13318     18301     20137
dram[2]:      18149     18175    213550     32738     98251       410       496       474     10607     32067     10648     10682     13306     79960     18268    230279
dram[3]:     257915     18198     10825       371    193082     32575       491       556     31713    171042     10645     11297    157904    208804     18309     18339
dram[4]:      18159     25583    240381       371       497       463      3445       526     10603     10616    151099     10691     13300     13301     18277     18308
dram[5]:      18169     18189      6771       360     78590       441     68354       518     10607     10623     30159     10678     13300     85125     18268     18300
dram[6]:      18170     18183     77721    213540     69001       444     61562       512     10601     10618     10644     10682    143804    124249     28241     66251
dram[7]:      18158     18197       363     67274       405       413    219375     32761     10616     10646    137045    248157     13300     13316     20756    257910
dram[8]:      18166     18213       365       366       460       441     32701       489     10633     10673     10670     10703     13300     13301    248288     18242
dram[9]:      18177     18204       359       359       402       418     32618       501     10643    230458     10680     10705     13300     13316     18328    180433
dram[10]:      18175     18207       359    258751     32574       430     75319       489     14952     10662     85985     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168104 n_act=61 n_pre=45 n_req=436 n_rd=1664 n_write=20 bw_util=0.001552
n_activity=6169 dram_eff=0.546
bk0: 92a 2169472i bk1: 68a 2169610i bk2: 76a 2169689i bk3: 76a 2169608i bk4: 68a 2169703i bk5: 76a 2169554i bk6: 76a 2169521i bk7: 68a 2169455i bk8: 120a 2169561i bk9: 128a 2169297i bk10: 136a 2169486i bk11: 140a 2169294i bk12: 132a 2169570i bk13: 136a 2169396i bk14: 140a 2169533i bk15: 132a 2169428i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00349049
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168105 n_act=65 n_pre=49 n_req=433 n_rd=1656 n_write=19 bw_util=0.001544
n_activity=6242 dram_eff=0.5367
bk0: 80a 2169578i bk1: 76a 2169561i bk2: 72a 2169682i bk3: 76a 2169628i bk4: 68a 2169708i bk5: 84a 2169519i bk6: 72a 2169512i bk7: 68a 2169478i bk8: 108a 2169587i bk9: 132a 2169271i bk10: 152a 2169332i bk11: 140a 2169314i bk12: 128a 2169605i bk13: 132a 2169444i bk14: 132a 2169573i bk15: 136a 2169383i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00327804
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168050 n_act=68 n_pre=52 n_req=446 n_rd=1704 n_write=20 bw_util=0.001589
n_activity=6522 dram_eff=0.5287
bk0: 84a 2169546i bk1: 72a 2169627i bk2: 92a 2169488i bk3: 88a 2169571i bk4: 80a 2169604i bk5: 72a 2169569i bk6: 84a 2169453i bk7: 76a 2169464i bk8: 120a 2169497i bk9: 120a 2169340i bk10: 140a 2169453i bk11: 140a 2169317i bk12: 128a 2169608i bk13: 140a 2169377i bk14: 132a 2169582i bk15: 136a 2169420i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00316744
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168083 n_act=64 n_pre=48 n_req=442 n_rd=1676 n_write=23 bw_util=0.001566
n_activity=6342 dram_eff=0.5358
bk0: 80a 2169541i bk1: 92a 2169464i bk2: 72a 2169692i bk3: 68a 2169692i bk4: 76a 2169641i bk5: 84a 2169540i bk6: 80a 2169557i bk7: 68a 2169501i bk8: 116a 2169557i bk9: 124a 2169312i bk10: 132a 2169544i bk11: 140a 2169329i bk12: 140a 2169507i bk13: 136a 2169388i bk14: 132a 2169542i bk15: 136a 2169434i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0029089
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168092 n_act=64 n_pre=48 n_req=439 n_rd=1668 n_write=22 bw_util=0.001558
n_activity=6229 dram_eff=0.5426
bk0: 88a 2169488i bk1: 84a 2169472i bk2: 84a 2169606i bk3: 72a 2169638i bk4: 64a 2169734i bk5: 68a 2169646i bk6: 88a 2169391i bk7: 76a 2169451i bk8: 112a 2169504i bk9: 112a 2169425i bk10: 136a 2169492i bk11: 132a 2169372i bk12: 136a 2169536i bk13: 128a 2169468i bk14: 148a 2169412i bk15: 140a 2169340i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00325822
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168060 n_act=67 n_pre=51 n_req=447 n_rd=1692 n_write=24 bw_util=0.001582
n_activity=6394 dram_eff=0.5368
bk0: 72a 2169628i bk1: 84a 2169508i bk2: 84a 2169589i bk3: 76a 2169645i bk4: 76a 2169621i bk5: 68a 2169604i bk6: 68a 2169513i bk7: 76a 2169446i bk8: 120a 2169532i bk9: 128a 2169323i bk10: 148a 2169385i bk11: 144a 2169315i bk12: 136a 2169557i bk13: 140a 2169347i bk14: 140a 2169498i bk15: 132a 2169446i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00350063
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168072 n_act=63 n_pre=47 n_req=443 n_rd=1692 n_write=20 bw_util=0.001578
n_activity=6369 dram_eff=0.5376
bk0: 80a 2169616i bk1: 72a 2169562i bk2: 80a 2169597i bk3: 68a 2169654i bk4: 80a 2169604i bk5: 72a 2169587i bk6: 80a 2169522i bk7: 80a 2169416i bk8: 136a 2169439i bk9: 116a 2169405i bk10: 132a 2169527i bk11: 136a 2169330i bk12: 140a 2169509i bk13: 136a 2169397i bk14: 140a 2169514i bk15: 144a 2169236i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00322735
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168060 n_act=69 n_pre=53 n_req=443 n_rd=1692 n_write=20 bw_util=0.001578
n_activity=6437 dram_eff=0.5319
bk0: 76a 2169603i bk1: 80a 2169586i bk2: 76a 2169658i bk3: 72a 2169629i bk4: 68a 2169720i bk5: 72a 2169577i bk6: 76a 2169465i bk7: 88a 2169420i bk8: 112a 2169570i bk9: 108a 2169451i bk10: 148a 2169429i bk11: 152a 2169197i bk12: 148a 2169429i bk13: 136a 2169379i bk14: 144a 2169459i bk15: 136a 2169399i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00308771
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168149 n_act=52 n_pre=36 n_req=427 n_rd=1640 n_write=17 bw_util=0.001527
n_activity=5769 dram_eff=0.5744
bk0: 68a 2169648i bk1: 76a 2169586i bk2: 92a 2169590i bk3: 92a 2169637i bk4: 76a 2169592i bk5: 64a 2169593i bk6: 68a 2169507i bk7: 80a 2169363i bk8: 108a 2169589i bk9: 112a 2169460i bk10: 132a 2169565i bk11: 136a 2169410i bk12: 132a 2169562i bk13: 144a 2169335i bk14: 136a 2169526i bk15: 124a 2169464i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00309831
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168197 n_act=51 n_pre=35 n_req=411 n_rd=1600 n_write=11 bw_util=0.001485
n_activity=5499 dram_eff=0.5859
bk0: 72a 2169651i bk1: 72a 2169571i bk2: 72a 2169705i bk3: 76a 2169678i bk4: 72a 2169667i bk5: 72a 2169559i bk6: 76a 2169475i bk7: 64a 2169472i bk8: 112a 2169556i bk9: 116a 2169421i bk10: 132a 2169549i bk11: 132a 2169399i bk12: 132a 2169583i bk13: 132a 2169445i bk14: 128a 2169589i bk15: 140a 2169369i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00262962
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents
MSHR: tag=0xc08dbf00, atomic=0 1 entries : 0x7f813a801160 :  mf: uid=754509, sid09:w17, part=10, addr=0xc08dbf20, load , size=32, unknown  status = IN_PARTITION_DRAM (2292019), 

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168070 n_act=67 n_pre=51 n_req=444 n_rd=1683 n_write=23 bw_util=0.001572
n_activity=6457 dram_eff=0.5284
bk0: 88a 2169577i bk1: 76a 2169599i bk2: 80a 2169621i bk3: 72a 2169660i bk4: 72a 2169677i bk5: 80a 2169529i bk6: 79a 2169444i bk7: 72a 2169433i bk8: 128a 2169466i bk9: 128a 2169343i bk10: 136a 2169518i bk11: 140a 2169295i bk12: 132a 2169573i bk13: 140a 2169357i bk14: 132a 2169525i bk15: 128a 2169417i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00282548

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1967, Miss = 210, Miss_rate = 0.107, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 1934, Miss = 206, Miss_rate = 0.107, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 1966, Miss = 203, Miss_rate = 0.103, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 1935, Miss = 211, Miss_rate = 0.109, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 1968, Miss = 215, Miss_rate = 0.109, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 1942, Miss = 211, Miss_rate = 0.109, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 1925, Miss = 207, Miss_rate = 0.108, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 1947, Miss = 212, Miss_rate = 0.109, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 1978, Miss = 214, Miss_rate = 0.108, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 1936, Miss = 203, Miss_rate = 0.105, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 1972, Miss = 211, Miss_rate = 0.107, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 1952, Miss = 212, Miss_rate = 0.109, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 1995, Miss = 217, Miss_rate = 0.109, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 1953, Miss = 206, Miss_rate = 0.105, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 1992, Miss = 212, Miss_rate = 0.106, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 1966, Miss = 211, Miss_rate = 0.107, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 1958, Miss = 203, Miss_rate = 0.104, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 1895, Miss = 207, Miss_rate = 0.109, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 1909, Miss = 199, Miss_rate = 0.104, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 1898, Miss = 201, Miss_rate = 0.106, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 1961, Miss = 212, Miss_rate = 0.108, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 1945, Miss = 209, Miss_rate = 0.107, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 42894
L2_total_cache_misses = 4592
L2_total_cache_miss_rate = 0.1071
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25578
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4369
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 409
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 35
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 42076
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 628
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 162
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=85674
icnt_total_pkts_simt_to_mem=43522
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.11414
	minimum = 6
	maximum = 29
Network latency average = 7.11016
	minimum = 6
	maximum = 29
Slowest packet = 81016
Flit latency average = 6.70876
	minimum = 6
	maximum = 28
Slowest flit = 121795
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000253114
	minimum = 0.000190929 (at node 18)
	maximum = 0.000318878 (at node 42)
Accepted packet rate average = 0.000253114
	minimum = 0.000190929 (at node 18)
	maximum = 0.000318878 (at node 42)
Injected flit rate average = 0.000380228
	minimum = 0.000190929 (at node 18)
	maximum = 0.000625824 (at node 42)
Accepted flit rate average= 0.000380228
	minimum = 0.000277113 (at node 37)
	maximum = 0.000546933 (at node 21)
Injected packet length average = 1.5022
Accepted packet length average = 1.5022
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.2517 (5 samples)
	minimum = 6 (5 samples)
	maximum = 66.8 (5 samples)
Network latency average = 10.3409 (5 samples)
	minimum = 6 (5 samples)
	maximum = 49 (5 samples)
Flit latency average = 10.139 (5 samples)
	minimum = 6 (5 samples)
	maximum = 48.2 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0180113 (5 samples)
	minimum = 0.0153055 (5 samples)
	maximum = 0.022062 (5 samples)
Accepted packet rate average = 0.0180113 (5 samples)
	minimum = 0.0153055 (5 samples)
	maximum = 0.022062 (5 samples)
Injected flit rate average = 0.0271004 (5 samples)
	minimum = 0.0153055 (5 samples)
	maximum = 0.0449961 (5 samples)
Accepted flit rate average = 0.0271004 (5 samples)
	minimum = 0.0202354 (5 samples)
	maximum = 0.0346142 (5 samples)
Injected packet size average = 1.50463 (5 samples)
Accepted packet size average = 1.50463 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 18 min, 24 sec (1104 sec)
gpgpu_simulation_rate = 21567 (inst/sec)
gpgpu_simulation_rate = 2076 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 3560
gpu_sim_insn = 4448504
gpu_ipc =    1249.5798
gpu_tot_sim_cycle = 2517730
gpu_tot_sim_insn = 28258573
gpu_tot_ipc =      11.2238
gpu_tot_issued_cta = 3066
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14463
partiton_reqs_in_parallel = 78320
partiton_reqs_in_parallel_total    = 25708781
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.2422
partiton_reqs_in_parallel_util = 78320
partiton_reqs_in_parallel_util_total    = 25708781
gpu_sim_cycle_parition_util = 3560
gpu_tot_sim_cycle_parition_util    = 1168590
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 8843
partiton_replys_in_parallel_total    = 42894
L2_BW  =     235.4424 GB/Sec
L2_BW_total  =       1.9477 GB/Sec
gpu_total_sim_rate=25208

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 519239
	L1I_total_cache_misses = 5487
	L1I_total_cache_miss_rate = 0.0106
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 294336
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0061
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 292544
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 513752
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5487
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 294336
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 519239
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
706, 706, 705, 706, 705, 706, 954, 706, 706, 721, 706, 706, 706, 706, 706, 721, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 570, 570, 570, 570, 570, 570, 819, 570, 570, 570, 570, 570, 570, 570, 570, 570, 717, 505, 505, 505, 505, 505, 520, 505, 505, 505, 505, 505, 505, 505, 505, 505, 
gpgpu_n_tot_thrd_icount = 30091744
gpgpu_n_tot_w_icount = 940367
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 50247
gpgpu_n_mem_write_global = 1300
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1569885
gpgpu_n_store_insn = 1308
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 9418752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:130440	W0_Idle:53152913	W0_Scoreboard:7936318	W1:8461	W2:22	W3:0	W4:36	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:931848
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 401976 {8:50247,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 52000 {40:1300,}
traffic_breakdown_coretomem[INST_ACC_R] = 1296 {8:162,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2009880 {40:50247,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 10400 {8:1300,}
traffic_breakdown_memtocore[INST_ACC_R] = 22032 {136:162,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 1403 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 2517729 
mrq_lat_table:2933 	267 	270 	562 	302 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	37229 	9461 	36 	0 	899 	129 	2571 	1205 	6 	17 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	24242 	423 	109 	3 	22060 	51 	0 	0 	0 	899 	129 	2571 	1205 	6 	17 	22 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	37165 	8933 	3814 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	734 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	309 	64 	1 	3 	6 	4 	15 	13 	7 	11 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16         0        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16         0        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    228805    199832    478896    403510    184656    184659    468563    198350    278201    431495    332834    513748     96084    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    202531    263728    219296      4511    127965    181665    246719    496733    164840    164843    212028    746041 
dram[2]:    428347    183504    260748    336633    184709    184714    266664    216360    105242    275627    201991    201344    164840    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    172398    306908    271712    301586    184663    184670    181522    293141    349571     92129    289887    446124    381675    164844    252585    215109 
dram[5]:    237690    203007    376647    458191    358050    336072    115552    387904    402845    267494    184045    216411    196814    265856    471366    160206 
dram[6]:    183490    307636    308929    184152    268224    329934    301590    233602    254644    387833     11447    251938    421221    363717    165056    289203 
dram[7]:    477618    183499    206112    184209    184694    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    183492    183496    211781    184123    171335    267354     65672    217263    198246    579987    584718    248614    164840    250109    278163    165044 
dram[9]:    183500    210163    135990    184165    335491    471074    291452       990    516484    496384     11470    503333    164840    496868    493711    210553 
dram[10]:    443420    183504    249074    222505    416755    184683    246211    289556    276797    290418    175851    281505     82958    281056    473219    548809 
average row accesses per activate:
dram[0]:  3.571429  8.500000  6.333333  5.250000  9.000000  6.666667  9.500000  8.500000  7.750000  4.625000  8.750000  7.400000 11.333333  9.000000  9.000000 11.333333 
dram[1]:  4.200000  5.000000  6.333333  5.000000  8.500000  4.400000  6.666667  9.000000  9.333333  3.888889  4.555555  9.000000 16.000000 11.000000 11.333333  9.250000 
dram[2]:  3.833333  9.000000  3.125000  4.600000  5.500000  6.333333  4.600000  9.500000  6.200000  6.600000  7.200000  7.400000 16.000000  9.250000 11.333333  8.500000 
dram[3]:  4.400000  5.400000  6.000000  8.500000  5.250000  4.600000  7.000000  9.000000  6.000000  4.571429 11.333333  6.166667  9.250000  8.750000 11.333333 12.000000 
dram[4]:  3.571429  3.833333  4.600000  6.333333 16.000000  8.500000  4.333333  9.500000  7.500000  9.333333  8.500000 11.000000  9.000000 16.000000  5.857143  7.400000 
dram[5]:  6.333333  4.400000  3.833333  6.666667  5.250000  9.000000  9.000000  9.500000  6.400000  5.000000  5.857143  7.400000 12.000000  7.400000  7.200000 11.000000 
dram[6]: 10.000000  6.333333  4.200000  8.500000  5.750000  6.000000  7.000000  5.750000  5.428571  7.500000 11.000000  8.750000  7.200000  8.750000  9.250000  6.166667 
dram[7]:  6.666667 10.000000  5.250000  6.333333  8.500000  6.333333  5.250000  4.166667  7.250000  9.333333  6.166667  5.000000  5.714286  8.750000  6.333333  8.500000 
dram[8]:  8.500000  9.500000  5.200000 11.500000  4.400000  8.000000  9.000000  4.400000  9.000000  9.333333 11.000000 11.333333 12.333333  6.500000  8.750000 15.500000 
dram[9]:  9.000000  6.333333  6.000000  9.500000  4.750000  5.000000  4.750000 16.000000  9.333333  7.250000 11.333333 11.000000 11.333333 11.333333 11.000000  6.333333 
dram[10]:  5.500000  6.333333  4.600000  6.000000  6.666667  5.250000  5.500000  6.333333  4.857143  4.857143  8.750000  7.600000 11.333333  7.600000  8.500000 11.000000 
average row locality = 4811/690 = 6.972464
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        17        19        19        17        19        19        17        30        32        34        35        33        34        35        33 
dram[1]:        20        19        18        19        17        21        18        17        27        33        38        35        32        33        33        34 
dram[2]:        21        18        23        22        20        18        21        19        30        30        35        35        32        35        33        34 
dram[3]:        20        23        18        17        19        21        20        17        29        31        33        35        35        34        33        34 
dram[4]:        22        21        21        18        16        17        22        19        28        28        34        33        34        32        37        35 
dram[5]:        18        21        21        19        19        17        17        19        30        32        37        36        34        35        35        33 
dram[6]:        20        18        20        17        20        18        20        20        34        29        33        34        35        34        35        36 
dram[7]:        19        20        19        18        17        18        19        22        28        27        37        38        37        34        36        34 
dram[8]:        17        19        23        23        19        16        17        20        27        28        33        34        33        36        34        31 
dram[9]:        18        18        18        19        18        18        19        16        28        29        33        33        33        33        32        35 
dram[10]:        22        19        20        18        18        20        20        18        32        32        34        35        33        35        33        32 
total reads: 4592
bank skew: 38/16 = 2.38
chip skew: 426/400 = 1.07
number of total write accesses:
dram[0]:         2         0         0         2         1         1         0         0         1         5         1         2         1         2         1         1 
dram[1]:         1         1         1         1         0         1         2         1         1         2         3         1         0         0         1         3 
dram[2]:         2         0         2         1         2         1         2         0         1         3         1         2         0         2         1         0 
dram[3]:         2         4         0         0         2         2         1         1         1         1         1         2         2         1         1         2 
dram[4]:         3         2         2         1         0         0         4         0         2         0         0         0         2         0         4         2 
dram[5]:         1         1         2         1         2         1         1         0         2         3         4         1         2         2         1         0 
dram[6]:         0         1         1         0         3         0         1         3         4         1         0         1         1         1         2         1 
dram[7]:         1         0         2         1         0         1         2         3         1         1         0         2         3         1         2         0 
dram[8]:         0         0         3         0         3         0         1         2         0         0         0         0         4         3         1         0 
dram[9]:         0         1         0         0         1         2         0         0         0         0         1         0         1         1         1         3 
dram[10]:         0         0         3         0         2         1         2         1         2         2         1         3         1         3         1         1 
total reads: 219
min_bank_accesses = 0!
chip skew: 24/11 = 2.18
average mf latency per bank:
dram[0]:      26057     23323      2203      4467      2440      6440      2430      2649     10284      9389     16260     15423     25735     23721     19341     20281
dram[1]:      19142     19934      8905      2007      2568      3595      3134      2461     12706     12685     20911     16205     26695     25922     20312     19156
dram[2]:      17451     22083     10296      3295     10770      2320      2148      2395     10329     10608     15166     14591     26694     25275     20236     27038
dram[3]:      29887     14839      2951      2336     11442      3533      2215      2600     12113     15298     15782     14839     27351     30405     21986     20774
dram[4]:      16070     18517     12397      2187      2811      2654      2100      2576     10620     11329     20383     16305     23731     26672     18575     20546
dram[5]:      20956     18162      2212      2038      5920      2463      6453      2477      9887      9062     13935     14585     23740     25429     21157     22985
dram[6]:      19989     21568      9257     14896      7331      2521      5173      2018      8400     10582     16573     15645     27546     26466     21300     22331
dram[7]:      19899     19891      2085      5724      2594      2231     12659      4602     11954     12313     18619     25008     20126     22919     20582     29879
dram[8]:      19256     17174      1661      1863      1996      2550      5420      2128     12787     12304     16623     16103     22409     20682     28765     24342
dram[9]:      18259     17180      2270      2076      2302      2067      4148      2748     12974     20431     16141     16624     23549     23536     22962     26514
dram[10]:      15672     17375      1787     16613      4337      2130      5463      2308     11197     10710     18161     14391     23589     21155     22321     22951
maximum mf latency per bank:
dram[0]:     230680     18205       358     52123       412     84262       502       490     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163    128582       364       407     31869     18179       492     39113     90833    248804     10689     13300     13318     18301     20137
dram[2]:      18149     18175    213550     32738     98251       410       496       474     10607     32067     10648     10682     13306     79960     18268    230279
dram[3]:     257915     18198     10825       371    193082     32575       491       556     31713    171042     10645     11297    157904    208804     18309     18339
dram[4]:      18159     25583    240381       371       497       463      3445       526     10603     10616    151099     10691     13300     13301     18277     18308
dram[5]:      18169     18189      6771       360     78590       441     68354       518     10607     10623     30159     10678     13300     85125     18268     18300
dram[6]:      18170     18183     77721    213540     69001       444     61562       512     10601     10618     10644     10682    143804    124249     28241     66251
dram[7]:      18158     18197       363     67274       405       413    219375     32761     10616     10646    137045    248157     13300     13316     20756    257910
dram[8]:      18166     18213       365       366       460       441     32701       489     10633     10673     10670     10703     13300     13301    248288     18242
dram[9]:      18177     18204       359       359       402       418     32618       501     10643    230458     10680     10705     13300     13316     18328    180433
dram[10]:      18175     18207       359    258751     32574       430     75319       489     14952     10662     85985     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174713 n_act=61 n_pre=45 n_req=436 n_rd=1664 n_write=20 bw_util=0.001547
n_activity=6169 dram_eff=0.546
bk0: 92a 2176081i bk1: 68a 2176219i bk2: 76a 2176298i bk3: 76a 2176217i bk4: 68a 2176312i bk5: 76a 2176163i bk6: 76a 2176130i bk7: 68a 2176064i bk8: 120a 2176170i bk9: 128a 2175906i bk10: 136a 2176095i bk11: 140a 2175903i bk12: 132a 2176179i bk13: 136a 2176005i bk14: 140a 2176142i bk15: 132a 2176037i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00347989
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174714 n_act=65 n_pre=49 n_req=433 n_rd=1656 n_write=19 bw_util=0.001539
n_activity=6242 dram_eff=0.5367
bk0: 80a 2176187i bk1: 76a 2176170i bk2: 72a 2176291i bk3: 76a 2176237i bk4: 68a 2176317i bk5: 84a 2176128i bk6: 72a 2176121i bk7: 68a 2176087i bk8: 108a 2176196i bk9: 132a 2175880i bk10: 152a 2175941i bk11: 140a 2175923i bk12: 128a 2176214i bk13: 132a 2176053i bk14: 132a 2176182i bk15: 136a 2175992i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00326809
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174659 n_act=68 n_pre=52 n_req=446 n_rd=1704 n_write=20 bw_util=0.001584
n_activity=6522 dram_eff=0.5287
bk0: 84a 2176155i bk1: 72a 2176236i bk2: 92a 2176097i bk3: 88a 2176180i bk4: 80a 2176213i bk5: 72a 2176178i bk6: 84a 2176062i bk7: 76a 2176073i bk8: 120a 2176106i bk9: 120a 2175949i bk10: 140a 2176062i bk11: 140a 2175926i bk12: 128a 2176217i bk13: 140a 2175986i bk14: 132a 2176191i bk15: 136a 2176029i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00315782
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174692 n_act=64 n_pre=48 n_req=442 n_rd=1676 n_write=23 bw_util=0.001561
n_activity=6342 dram_eff=0.5358
bk0: 80a 2176150i bk1: 92a 2176073i bk2: 72a 2176301i bk3: 68a 2176301i bk4: 76a 2176250i bk5: 84a 2176149i bk6: 80a 2176166i bk7: 68a 2176110i bk8: 116a 2176166i bk9: 124a 2175921i bk10: 132a 2176153i bk11: 140a 2175938i bk12: 140a 2176116i bk13: 136a 2175997i bk14: 132a 2176151i bk15: 136a 2176043i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00290006
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174701 n_act=64 n_pre=48 n_req=439 n_rd=1668 n_write=22 bw_util=0.001553
n_activity=6229 dram_eff=0.5426
bk0: 88a 2176097i bk1: 84a 2176081i bk2: 84a 2176215i bk3: 72a 2176247i bk4: 64a 2176343i bk5: 68a 2176255i bk6: 88a 2176000i bk7: 76a 2176060i bk8: 112a 2176113i bk9: 112a 2176034i bk10: 136a 2176101i bk11: 132a 2175981i bk12: 136a 2176145i bk13: 128a 2176077i bk14: 148a 2176021i bk15: 140a 2175949i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00324833
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174669 n_act=67 n_pre=51 n_req=447 n_rd=1692 n_write=24 bw_util=0.001577
n_activity=6394 dram_eff=0.5368
bk0: 72a 2176237i bk1: 84a 2176117i bk2: 84a 2176198i bk3: 76a 2176254i bk4: 76a 2176230i bk5: 68a 2176213i bk6: 68a 2176122i bk7: 76a 2176055i bk8: 120a 2176141i bk9: 128a 2175932i bk10: 148a 2175994i bk11: 144a 2175924i bk12: 136a 2176166i bk13: 140a 2175956i bk14: 140a 2176107i bk15: 132a 2176055i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00349
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174681 n_act=63 n_pre=47 n_req=443 n_rd=1692 n_write=20 bw_util=0.001573
n_activity=6369 dram_eff=0.5376
bk0: 80a 2176225i bk1: 72a 2176171i bk2: 80a 2176206i bk3: 68a 2176263i bk4: 80a 2176213i bk5: 72a 2176196i bk6: 80a 2176131i bk7: 80a 2176025i bk8: 136a 2176048i bk9: 116a 2176014i bk10: 132a 2176136i bk11: 136a 2175939i bk12: 140a 2176118i bk13: 136a 2176006i bk14: 140a 2176123i bk15: 144a 2175845i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00321755
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174669 n_act=69 n_pre=53 n_req=443 n_rd=1692 n_write=20 bw_util=0.001573
n_activity=6437 dram_eff=0.5319
bk0: 76a 2176212i bk1: 80a 2176195i bk2: 76a 2176267i bk3: 72a 2176238i bk4: 68a 2176329i bk5: 72a 2176186i bk6: 76a 2176074i bk7: 88a 2176029i bk8: 112a 2176179i bk9: 108a 2176060i bk10: 148a 2176038i bk11: 152a 2175806i bk12: 148a 2176038i bk13: 136a 2175988i bk14: 144a 2176068i bk15: 136a 2176008i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00307833
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174758 n_act=52 n_pre=36 n_req=427 n_rd=1640 n_write=17 bw_util=0.001523
n_activity=5769 dram_eff=0.5744
bk0: 68a 2176257i bk1: 76a 2176195i bk2: 92a 2176199i bk3: 92a 2176246i bk4: 76a 2176201i bk5: 64a 2176202i bk6: 68a 2176116i bk7: 80a 2175972i bk8: 108a 2176198i bk9: 112a 2176069i bk10: 132a 2176174i bk11: 136a 2176019i bk12: 132a 2176171i bk13: 144a 2175944i bk14: 136a 2176135i bk15: 124a 2176073i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0030889
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174806 n_act=51 n_pre=35 n_req=411 n_rd=1600 n_write=11 bw_util=0.00148
n_activity=5499 dram_eff=0.5859
bk0: 72a 2176260i bk1: 72a 2176180i bk2: 72a 2176314i bk3: 76a 2176287i bk4: 72a 2176276i bk5: 72a 2176168i bk6: 76a 2176084i bk7: 64a 2176081i bk8: 112a 2176165i bk9: 116a 2176030i bk10: 132a 2176158i bk11: 132a 2176008i bk12: 132a 2176192i bk13: 132a 2176054i bk14: 128a 2176198i bk15: 140a 2175978i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00262164
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174678 n_act=67 n_pre=51 n_req=444 n_rd=1684 n_write=23 bw_util=0.001569
n_activity=6470 dram_eff=0.5277
bk0: 88a 2176186i bk1: 76a 2176208i bk2: 80a 2176230i bk3: 72a 2176269i bk4: 72a 2176286i bk5: 80a 2176138i bk6: 80a 2176051i bk7: 72a 2176042i bk8: 128a 2176075i bk9: 128a 2175952i bk10: 136a 2176127i bk11: 140a 2175904i bk12: 132a 2176182i bk13: 140a 2175966i bk14: 132a 2176134i bk15: 128a 2176026i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0028169

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2363, Miss = 210, Miss_rate = 0.089, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 2330, Miss = 206, Miss_rate = 0.088, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 2359, Miss = 203, Miss_rate = 0.086, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 2334, Miss = 211, Miss_rate = 0.090, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 2360, Miss = 215, Miss_rate = 0.091, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 2339, Miss = 211, Miss_rate = 0.090, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 2313, Miss = 207, Miss_rate = 0.089, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 2348, Miss = 212, Miss_rate = 0.090, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 2373, Miss = 214, Miss_rate = 0.090, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 2333, Miss = 203, Miss_rate = 0.087, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 2368, Miss = 211, Miss_rate = 0.089, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 2348, Miss = 212, Miss_rate = 0.090, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 2391, Miss = 217, Miss_rate = 0.091, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 2352, Miss = 206, Miss_rate = 0.088, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 2379, Miss = 212, Miss_rate = 0.089, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 2367, Miss = 211, Miss_rate = 0.089, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 2515, Miss = 203, Miss_rate = 0.081, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 2291, Miss = 207, Miss_rate = 0.090, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 2298, Miss = 199, Miss_rate = 0.087, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 2283, Miss = 201, Miss_rate = 0.088, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 2355, Miss = 212, Miss_rate = 0.090, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 2338, Miss = 209, Miss_rate = 0.089, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 51737
L2_total_cache_misses = 4592
L2_total_cache_miss_rate = 0.0888
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 33749
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4369
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1081
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 35
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 50247
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1300
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 162
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=102688
icnt_total_pkts_simt_to_mem=53037
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.97863
	minimum = 6
	maximum = 46
Network latency average = 7.93243
	minimum = 6
	maximum = 39
Slowest packet = 87629
Flit latency average = 7.70643
	minimum = 6
	maximum = 38
Slowest flit = 154042
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0496937
	minimum = 0.0410228 (at node 25)
	maximum = 0.0782523 (at node 44)
Accepted packet rate average = 0.0496937
	minimum = 0.0410228 (at node 25)
	maximum = 0.0782523 (at node 44)
Injected flit rate average = 0.0745406
	minimum = 0.0415847 (at node 25)
	maximum = 0.130374 (at node 44)
Accepted flit rate average= 0.0745406
	minimum = 0.0564765 (at node 42)
	maximum = 0.104383 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.5395 (6 samples)
	minimum = 6 (6 samples)
	maximum = 63.3333 (6 samples)
Network latency average = 9.93945 (6 samples)
	minimum = 6 (6 samples)
	maximum = 47.3333 (6 samples)
Flit latency average = 9.73358 (6 samples)
	minimum = 6 (6 samples)
	maximum = 46.5 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0232917 (6 samples)
	minimum = 0.0195917 (6 samples)
	maximum = 0.0314271 (6 samples)
Accepted packet rate average = 0.0232917 (6 samples)
	minimum = 0.0195917 (6 samples)
	maximum = 0.0314271 (6 samples)
Injected flit rate average = 0.0350071 (6 samples)
	minimum = 0.0196853 (6 samples)
	maximum = 0.0592257 (6 samples)
Accepted flit rate average = 0.0350071 (6 samples)
	minimum = 0.0262756 (6 samples)
	maximum = 0.0462423 (6 samples)
Injected packet size average = 1.50299 (6 samples)
Accepted packet size average = 1.50299 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 18 min, 41 sec (1121 sec)
gpgpu_simulation_rate = 25208 (inst/sec)
gpgpu_simulation_rate = 2245 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 80364
gpu_sim_insn = 4995458
gpu_ipc =      62.1604
gpu_tot_sim_cycle = 2825316
gpu_tot_sim_insn = 33254031
gpu_tot_ipc =      11.7700
gpu_tot_issued_cta = 3577
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14463
partiton_reqs_in_parallel = 1768008
partiton_reqs_in_parallel_total    = 25787101
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       9.7529
partiton_reqs_in_parallel_util = 1768008
partiton_reqs_in_parallel_util_total    = 25787101
gpu_sim_cycle_parition_util = 80364
gpu_tot_sim_cycle_parition_util    = 1172150
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 15509
partiton_replys_in_parallel_total    = 51737
L2_BW  =      18.2918 GB/Sec
L2_BW_total  =       2.2560 GB/Sec
gpu_total_sim_rate=27369

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 622936
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0088
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 351568
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0051
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 349776
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 617440
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 351568
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 622936
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
867, 867, 866, 867, 866, 867, 1115, 867, 867, 882, 1038, 867, 1011, 867, 867, 882, 1076, 775, 775, 775, 775, 775, 775, 775, 775, 775, 775, 775, 775, 775, 775, 775, 639, 639, 639, 639, 639, 639, 888, 639, 639, 861, 639, 1005, 639, 639, 639, 639, 809, 597, 597, 597, 597, 597, 612, 597, 597, 597, 597, 597, 597, 597, 597, 597, 
gpgpu_n_tot_thrd_icount = 36175520
gpgpu_n_tot_w_icount = 1130485
gpgpu_n_stall_shd_mem = 5762
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 63722
gpgpu_n_mem_write_global = 3328
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1836659
gpgpu_n_store_insn = 3338
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 11250176
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 28
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:153634	W0_Idle:56299511	W0_Scoreboard:8911213	W1:34887	W2:224	W3:0	W4:42	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1095332
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 509776 {8:63722,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 133120 {40:3328,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2549808 {40:63709,72:5,136:8,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 26624 {8:3328,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 1125 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 2825315 
mrq_lat_table:4974 	272 	279 	1255 	337 	383 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	51046 	11099 	36 	1 	904 	149 	2588 	1208 	8 	17 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	35475 	436 	109 	3 	26274 	51 	0 	1 	0 	904 	151 	2586 	1208 	8 	17 	22 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	50292 	9281 	3814 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	2762 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	411 	81 	5 	3 	6 	5 	17 	15 	8 	11 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    228805    199832    478896    403510    184656    184659    468563    198350    278201    431495    332834    513748     96084    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    202531    263728    219296     36391    127965    181665    246719    496733    164840    164843    212028    746041 
dram[2]:    428347    183504    260748    336633    184709    184714    266664    216360    105242    275627    201991    201344    164840    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    172398    306908    271712    301586    184663    184670    181522    293141    349571     92129    289887    446124    381675    164844    252585    215109 
dram[5]:    237690    203007    376647    458191    358050    336072    115552    387904    402845    267494    184045    216411    196814    265856    471366    160206 
dram[6]:    183490    307636    308929    184152    268224    329934    301590    233602    254644    387833     55072    251938    421221    363717    165056    289203 
dram[7]:    477618    183499    206112    184209    184694    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    183492    183496    211781    184123    171335    267354     65672    217263    198246    579987    584718    248614    164840    250109    278163    165044 
dram[9]:    183500    210163    135990    184165    335491    471074    291452     31888    516484    496384     38116    503333    164840    496868    493711    210553 
dram[10]:    443420    183504    249074    222505    416755    184683    246211    289556    276797    290418    175851    281505     82958    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.529412  2.384615  3.500000  3.777778  3.727273  2.578947  2.611111  3.000000  3.642857  2.944444  3.588235  3.714286  4.363636  4.666667  4.700000  7.333333 
dram[1]:  2.500000  2.846154  2.846154  3.100000  2.916667  3.083333  2.857143  3.250000  3.400000  2.823529  4.272727  4.500000  7.333333  5.571429  4.818182  4.727273 
dram[2]:  2.086957  3.777778  2.294118  2.750000  2.923077  2.846154  2.714286  3.181818  3.437500  3.500000  3.411765  3.500000  6.666667  5.875000  7.400000  5.375000 
dram[3]:  2.941176  3.000000  3.400000  3.083333  2.368421  2.625000  2.916667  2.368421  3.846154  2.736842  5.111111  4.250000  5.222222  5.875000  5.714286  4.818182 
dram[4]:  2.687500  2.785714  3.363636  3.333333  3.333333  2.909091  3.153846  3.285714  3.333333  4.090909  4.153846  4.166667  4.727273  7.000000  5.222222  4.888889 
dram[5]:  3.583333  2.625000  2.500000  4.444445  3.000000  3.875000  3.714286  3.222222  4.272727  3.352941  3.588235  3.769231  6.142857  3.450000  4.083333  4.545455 
dram[6]:  3.142857  4.428571  2.846154  3.222222  3.454545  2.818182  2.900000  2.533333  3.687500  3.176471  4.272727  3.250000  3.235294  4.900000  4.454545  4.500000 
dram[7]:  3.545455  3.333333  3.714286  3.200000  2.500000  3.100000  2.785714  3.416667  4.200000  4.888889  3.933333  3.600000  4.636364  7.800000  4.250000  4.666667 
dram[8]:  3.857143  3.300000  3.900000  4.333333  3.181818  3.111111  3.000000  2.466667  4.600000  3.416667  3.187500  3.666667  4.727273  4.363636  5.200000  5.125000 
dram[9]:  3.625000  2.777778  2.375000  3.083333  2.157895  3.181818  3.400000  3.875000  3.538461  4.000000  3.714286  4.000000  5.222222  4.900000  5.100000  3.846154 
dram[10]:  4.714286  3.230769  2.529412  3.625000  3.416667  3.000000  2.764706  2.523809  2.842105  3.294118  4.181818  4.000000  6.250000  5.000000  3.923077  6.833333 
average row locality = 7596/2134 = 3.559513
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        34        28        29        29        33        36        39        27        43        43        50        47        42        39        42        38 
dram[1]:        34        31        29        28        29        33        31        32        42        45        44        43        38        37        43        42 
dram[2]:        39        31        33        36        31        32        32        31        47        48        50        44        37        41        35        40 
dram[3]:        38        32        32        30        37        33        32        35        43        44        41        45        41        40        37        44 
dram[4]:        32        34        33        26        26        30        33        35        42        41        46        45        43        37        40        39 
dram[5]:        35        34        35        32        31        26        24        27        41        47        53        45        39        54        43        44 
dram[6]:        36        28        32        27        32        28        28        32        48        45        43        47        47        41        42        41 
dram[7]:        34        34        23        26        36        27        33        34        37        37        51        48        43        36        43        39 
dram[8]:        25        31        32        35        29        24        31        31        41        38        47        47        43        41        43        37 
dram[9]:        26        24        33        32        34        30        28        27        41        37        46        44        40        41        42        42 
dram[10]:        29        33        37        26        32        33        35        40        47        48        41        44        41        39        43        36 
total reads: 6507
bank skew: 54/23 = 2.35
chip skew: 610/567 = 1.08
number of total write accesses:
dram[0]:         9         3         6         5         8        13         8         3         8        10        11         5         6         3         5         6 
dram[1]:         6         6         8         3         6         4         9         7         9         3         3         2         6         2        10        10 
dram[2]:         9         3         6         8         7         5         6         4         8         8         8         5         3         6         2         3 
dram[3]:        12         7         2         7         8         9         3        10         7         8         5         6         6         7         3         9 
dram[4]:        11         5         4         4         4         2         8        11         8         4         8         5         9         5         7         5 
dram[5]:         8         8        10         8         8         5         2         2         6        10         8         4         4        15         6         6 
dram[6]:         8         3         5         2         6         3         1         6        11         9         4         5         8         8         7         4 
dram[7]:         5         6         3         6         9         4         6         7         5         7         8         6         8         3         8         3 
dram[8]:         2         2         7         4         6         4         5         6         5         3         4         8         9         7         9         4 
dram[9]:         3         1         5         5         7         5         6         4         5         3         6         4         7         8         9         8 
dram[10]:         4         9         6         3         9         9        12        13         7         8         5         8         9         6         8         5 
total reads: 1089
bank skew: 15/1 = 15.00
chip skew: 121/85 = 1.42
average mf latency per bank:
dram[0]:      15574     13713      1591      3172      1351      3088      1442      1921      6542      7103      9667     11516     18814     21160     15320     16001
dram[1]:      10541     11189      4954      1787      1658      2460      1748      1372      7275     10692     18596     13770     19739     22330     13380     13967
dram[2]:       8772     12134      7087      2081      6402      1495      1520      1657      6097      6563      9753     11591     21797     20247     18975     21809
dram[3]:      13512     10872      2107      1532      5699      2283      1644      1298      7568      9723     11992     11099     22294     22981     19028     14466
dram[4]:       9734     11650      8188      1890      1822      1777      1568      1239      6693      7394     13348     11058     16834     20666     16540     17607
dram[5]:       9663     10061      1613      1364      4274      1641      5091      1880      7096      5897      9811     11376     20330     14137     15885     15548
dram[6]:       9538     13715      5683      9271      4749      1711      4270      1503      5676      6225     11994     11030     18386     19227     16371     19152
dram[7]:      10670     10390      2178      3868      1303      1857      7046      3046      8532      8152     12026     18885     16133     20904     15663     24546
dram[8]:      12600     10427      1522      1565      1739      1863      2972      1547      7864      8984     11411     10436     16642     17139     19655     18982
dram[9]:      11846     13687      1680      1575      1533      1463      2460      1575      8248     15198     11226     11808     17417     16716     15185     20441
dram[10]:      10916      8258      1522     10962      2352      1301      2747      1246      7409      6854     14136     10871     16369     18420     15242     18798
maximum mf latency per bank:
dram[0]:     230680     18205       359     52123       412     84262      8763      4960     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163    128582       364      2795     31869     18179       492     39113     90833    248804     18904     13300     13318     18301     20137
dram[2]:      18149     18175    213550     32738     98251       410       496      5336     10607     32067     10648     10682     13306     79960     18268    230279
dram[3]:     257915     18198     10825       371    193082     32575       491       556     31713    171042     10645     11297    157904    208804     18309     18339
dram[4]:      18159     25583    240381       371       497       463      3445       526     10603     10616    151099     10691     13300     13301     18277     18308
dram[5]:      18169     18189      6771       360     78590       441     68354       518     10607     10623     30159     10678     13300     85125     18268     18300
dram[6]:      18170     18183     77721    213540     69001       444     61562       512     10601     10618     10644     10682    143804    124249     28241     66251
dram[7]:      18158     18197       364     67274       405      5920    219375     32761     10616     10646    137045    248157     13300     13316     20756    257910
dram[8]:      18166     18213       365       366      8253      4766     32701       489     10633     10673     10670     10703     13300     13301    248288     18242
dram[9]:      18177     18204      6488       359      5525       418     32618       501     10643    230458     10680     10705     13300     13316     18328    180433
dram[10]:      18175     18207       362    258751     32574       430     75319     10839     14952     10662     85985     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2325726 n_nop=2322823 n_act=207 n_pre=191 n_req=708 n_rd=2396 n_write=109 bw_util=0.002154
n_activity=13916 dram_eff=0.36
bk0: 136a 2324955i bk1: 112a 2325082i bk2: 116a 2325233i bk3: 116a 2325235i bk4: 132a 2325156i bk5: 144a 2324798i bk6: 156a 2324719i bk7: 108a 2324975i bk8: 172a 2324980i bk9: 172a 2324761i bk10: 200a 2324804i bk11: 188a 2324768i bk12: 168a 2325086i bk13: 156a 2325046i bk14: 168a 2325130i bk15: 152a 2325123i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00386847
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents
MSHR: tag=0xc08d1c00, atomic=0 1 entries : 0x7f8138aef050 :  mf: uid=1064119, sid12:w17, part=1, addr=0xc08d1c00, load , size=32, unknown  status = IN_PARTITION_DRAM (2825315), 

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2325726 n_nop=2322945 n_act=190 n_pre=174 n_req=675 n_rd=2323 n_write=94 bw_util=0.002078
n_activity=13080 dram_eff=0.3696
bk0: 136a 2325001i bk1: 124a 2325042i bk2: 116a 2325141i bk3: 112a 2325219i bk4: 116a 2325156i bk5: 132a 2325073i bk6: 123a 2324930i bk7: 128a 2324908i bk8: 168a 2324940i bk9: 180a 2324793i bk10: 176a 2325057i bk11: 172a 2324935i bk12: 152a 2325223i bk13: 148a 2325143i bk14: 172a 2325066i bk15: 168a 2324955i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.003592
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2325726 n_nop=2322811 n_act=206 n_pre=190 n_req=698 n_rd=2428 n_write=91 bw_util=0.002166
n_activity=14096 dram_eff=0.3574
bk0: 156a 2324796i bk1: 124a 2325165i bk2: 132a 2325006i bk3: 144a 2324971i bk4: 124a 2325095i bk5: 128a 2325031i bk6: 128a 2324959i bk7: 124a 2324959i bk8: 188a 2324873i bk9: 192a 2324729i bk10: 200a 2324812i bk11: 176a 2324825i bk12: 148a 2325269i bk13: 164a 2325036i bk14: 140a 2325342i bk15: 160a 2325081i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00349998
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2325726 n_nop=2322805 n_act=206 n_pre=190 n_req=713 n_rd=2416 n_write=109 bw_util=0.002171
n_activity=14001 dram_eff=0.3607
bk0: 152a 2324871i bk1: 128a 2324992i bk2: 128a 2325199i bk3: 120a 2325145i bk4: 148a 2324948i bk5: 132a 2324958i bk6: 128a 2325051i bk7: 140a 2324725i bk8: 172a 2325031i bk9: 176a 2324676i bk10: 164a 2325134i bk11: 180a 2324913i bk12: 164a 2325137i bk13: 160a 2325028i bk14: 148a 2325241i bk15: 176a 2324947i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00335938
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2325726 n_nop=2322948 n_act=183 n_pre=167 n_req=682 n_rd=2328 n_write=100 bw_util=0.002088
n_activity=12957 dram_eff=0.3748
bk0: 128a 2324984i bk1: 136a 2324992i bk2: 132a 2325185i bk3: 104a 2325247i bk4: 104a 2325258i bk5: 120a 2325157i bk6: 132a 2324943i bk7: 140a 2324796i bk8: 168a 2324922i bk9: 164a 2324905i bk10: 184a 2324896i bk11: 180a 2324851i bk12: 172a 2325066i bk13: 148a 2325116i bk14: 160a 2325150i bk15: 156a 2325033i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00357652
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2325726 n_nop=2322792 n_act=200 n_pre=184 n_req=720 n_rd=2440 n_write=110 bw_util=0.002193
n_activity=14034 dram_eff=0.3634
bk0: 140a 2325057i bk1: 136a 2324924i bk2: 140a 2324958i bk3: 128a 2325159i bk4: 124a 2325088i bk5: 104a 2325194i bk6: 96a 2325151i bk7: 108a 2325042i bk8: 164a 2325113i bk9: 188a 2324761i bk10: 212a 2324832i bk11: 180a 2324858i bk12: 156a 2325238i bk13: 216a 2324588i bk14: 172a 2325045i bk15: 176a 2324950i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00377001
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2325726 n_nop=2322868 n_act=198 n_pre=182 n_req=687 n_rd=2388 n_write=90 bw_util=0.002131
n_activity=13727 dram_eff=0.361
bk0: 144a 2324991i bk1: 112a 2325205i bk2: 128a 2325120i bk3: 108a 2325230i bk4: 128a 2325140i bk5: 112a 2325141i bk6: 112a 2325131i bk7: 128a 2324880i bk8: 192a 2324895i bk9: 180a 2324751i bk10: 172a 2325041i bk11: 188a 2324729i bk12: 188a 2324893i bk13: 164a 2324956i bk14: 168a 2325083i bk15: 164a 2324911i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00350471
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2325726 n_nop=2322964 n_act=180 n_pre=164 n_req=675 n_rd=2324 n_write=94 bw_util=0.002079
n_activity=12632 dram_eff=0.3828
bk0: 136a 2325110i bk1: 136a 2325035i bk2: 92a 2325368i bk3: 104a 2325177i bk4: 144a 2324959i bk5: 108a 2325123i bk6: 132a 2324911i bk7: 136a 2324958i bk8: 148a 2325149i bk9: 148a 2325011i bk10: 204a 2324864i bk11: 192a 2324731i bk12: 172a 2325059i bk13: 144a 2325156i bk14: 172a 2325044i bk15: 156a 2325062i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00336153
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2325726 n_nop=2323005 n_act=176 n_pre=160 n_req=660 n_rd=2300 n_write=85 bw_util=0.002051
n_activity=12620 dram_eff=0.378
bk0: 100a 2325291i bk1: 124a 2325129i bk2: 128a 2325191i bk3: 140a 2325165i bk4: 116a 2325183i bk5: 96a 2325175i bk6: 124a 2324964i bk7: 124a 2324846i bk8: 164a 2325105i bk9: 152a 2324970i bk10: 188a 2324942i bk11: 188a 2324786i bk12: 172a 2325071i bk13: 164a 2324967i bk14: 172a 2325075i bk15: 148a 2325070i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00334691
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2325726 n_nop=2323020 n_act=184 n_pre=168 n_req=653 n_rd=2268 n_write=86 bw_util=0.002024
n_activity=12554 dram_eff=0.375
bk0: 104a 2325266i bk1: 96a 2325213i bk2: 132a 2325066i bk3: 128a 2325117i bk4: 136a 2324962i bk5: 120a 2325085i bk6: 112a 2325048i bk7: 108a 2325027i bk8: 164a 2325024i bk9: 148a 2325032i bk10: 184a 2324992i bk11: 176a 2324898i bk12: 160a 2325143i bk13: 164a 2324976i bk14: 168a 2325121i bk15: 168a 2324938i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00300938
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2325726 n_nop=2322795 n_act=205 n_pre=189 n_req=725 n_rd=2416 n_write=121 bw_util=0.002182
n_activity=14041 dram_eff=0.3614
bk0: 116a 2325269i bk1: 132a 2325034i bk2: 148a 2325030i bk3: 104a 2325282i bk4: 128a 2325152i bk5: 132a 2324955i bk6: 140a 2324721i bk7: 160a 2324549i bk8: 188a 2324842i bk9: 192a 2324726i bk10: 164a 2325076i bk11: 176a 2324820i bk12: 164a 2325145i bk13: 156a 2325036i bk14: 172a 2325013i bk15: 144a 2325116i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00332713

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3090, Miss = 312, Miss_rate = 0.101, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 3052, Miss = 287, Miss_rate = 0.094, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[2]: Access = 3024, Miss = 290, Miss_rate = 0.096, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 3040, Miss = 291, Miss_rate = 0.096, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 3040, Miss = 304, Miss_rate = 0.100, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 3058, Miss = 303, Miss_rate = 0.099, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 3044, Miss = 301, Miss_rate = 0.099, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 3104, Miss = 303, Miss_rate = 0.098, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 3109, Miss = 295, Miss_rate = 0.095, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 3007, Miss = 287, Miss_rate = 0.095, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 3164, Miss = 301, Miss_rate = 0.095, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[11]: Access = 3093, Miss = 309, Miss_rate = 0.100, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 3101, Miss = 308, Miss_rate = 0.099, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 3048, Miss = 289, Miss_rate = 0.095, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 3072, Miss = 300, Miss_rate = 0.098, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 3030, Miss = 281, Miss_rate = 0.093, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 3196, Miss = 291, Miss_rate = 0.091, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 2957, Miss = 284, Miss_rate = 0.096, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 2977, Miss = 290, Miss_rate = 0.097, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 2961, Miss = 277, Miss_rate = 0.094, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 3069, Miss = 305, Miss_rate = 0.099, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[21]: Access = 3010, Miss = 299, Miss_rate = 0.099, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 67246
L2_total_cache_misses = 6507
L2_total_cache_miss_rate = 0.0968
L2_total_cache_pending_hits = 12283
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 46176
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12131
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5415
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2239
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1085
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 63722
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3328
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=131725
icnt_total_pkts_simt_to_mem=70574
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.04462
	minimum = 6
	maximum = 28
Network latency average = 7.03591
	minimum = 6
	maximum = 24
Slowest packet = 103721
Flit latency average = 6.59995
	minimum = 6
	maximum = 24
Slowest flit = 155972
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00385971
	minimum = 0.00258202 (at node 5)
	maximum = 0.0049525 (at node 38)
Accepted packet rate average = 0.00385971
	minimum = 0.00258202 (at node 5)
	maximum = 0.0049525 (at node 38)
Injected flit rate average = 0.00579542
	minimum = 0.00276867 (at node 5)
	maximum = 0.00950058 (at node 38)
Accepted flit rate average= 0.00579542
	minimum = 0.00464763 (at node 43)
	maximum = 0.00805092 (at node 25)
Injected packet length average = 1.50152
Accepted packet length average = 1.50152
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.8974 (7 samples)
	minimum = 6 (7 samples)
	maximum = 58.2857 (7 samples)
Network latency average = 9.52466 (7 samples)
	minimum = 6 (7 samples)
	maximum = 44 (7 samples)
Flit latency average = 9.28592 (7 samples)
	minimum = 6 (7 samples)
	maximum = 43.2857 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.0205157 (7 samples)
	minimum = 0.0171617 (7 samples)
	maximum = 0.027645 (7 samples)
Accepted packet rate average = 0.0205157 (7 samples)
	minimum = 0.0171617 (7 samples)
	maximum = 0.027645 (7 samples)
Injected flit rate average = 0.030834 (7 samples)
	minimum = 0.0172687 (7 samples)
	maximum = 0.0521221 (7 samples)
Accepted flit rate average = 0.030834 (7 samples)
	minimum = 0.0231859 (7 samples)
	maximum = 0.0407864 (7 samples)
Injected packet size average = 1.50295 (7 samples)
Accepted packet size average = 1.50295 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 20 min, 15 sec (1215 sec)
gpgpu_simulation_rate = 27369 (inst/sec)
gpgpu_simulation_rate = 2325 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 3947
gpu_sim_insn = 4456084
gpu_ipc =    1128.9800
gpu_tot_sim_cycle = 3051413
gpu_tot_sim_insn = 37710115
gpu_tot_ipc =      12.3582
gpu_tot_issued_cta = 4088
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14482
partiton_reqs_in_parallel = 86834
partiton_reqs_in_parallel_total    = 27555109
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       9.0587
partiton_reqs_in_parallel_util = 86834
partiton_reqs_in_parallel_util_total    = 27555109
gpu_sim_cycle_parition_util = 3947
gpu_tot_sim_cycle_parition_util    = 1252514
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 11731
partiton_replys_in_parallel_total    = 67246
L2_BW  =     281.7104 GB/Sec
L2_BW_total  =       2.4532 GB/Sec
gpu_total_sim_rate=30584

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 709131
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0078
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 392448
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0046
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 390656
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 703635
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 392448
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 709131
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
972, 987, 971, 987, 986, 972, 1220, 1002, 972, 987, 1143, 972, 1116, 972, 987, 987, 1196, 880, 880, 880, 880, 910, 895, 880, 910, 910, 880, 880, 880, 880, 895, 895, 738, 723, 723, 723, 723, 738, 972, 723, 723, 960, 738, 1089, 768, 723, 723, 738, 914, 702, 702, 717, 702, 717, 717, 717, 702, 702, 702, 702, 717, 717, 702, 717, 
gpgpu_n_tot_thrd_icount = 41197216
gpgpu_n_tot_w_icount = 1287413
gpgpu_n_stall_shd_mem = 7903
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 71893
gpgpu_n_mem_write_global = 6888
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2098103
gpgpu_n_store_insn = 7050
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 12558336
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2046
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 971
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:171682	W0_Idle:56314950	W0_Scoreboard:8954601	W1:44259	W2:642	W3:0	W4:48	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1242464
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 575144 {8:71893,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 275520 {40:6888,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2876648 {40:71880,72:5,136:8,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 55104 {8:6888,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 985 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 3051412 
mrq_lat_table:4974 	272 	279 	1255 	337 	383 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	62726 	11150 	36 	1 	904 	149 	2588 	1208 	8 	17 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	44217 	1028 	310 	319 	28102 	93 	10 	1 	0 	904 	151 	2586 	1208 	8 	17 	22 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	57720 	10015 	3823 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	6322 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	419 	81 	5 	3 	6 	5 	17 	15 	8 	11 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    228805    199832    478896    403510    184656    184659    468563    198350    278201    431495    332834    513748     96084    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    202531    263728    219296     36391    127965    181665    246719    496733    164840    164843    212028    746041 
dram[2]:    428347    183504    260748    336633    184709    184714    266664    216360    105242    275627    201991    201344    164840    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    172398    306908    271712    301586    184663    184670    181522    293141    349571     92129    289887    446124    381675    164844    252585    215109 
dram[5]:    237690    203007    376647    458191    358050    336072    115552    387904    402845    267494    184045    216411    196814    265856    471366    160206 
dram[6]:    183490    307636    308929    184152    268224    329934    301590    233602    254644    387833     55072    251938    421221    363717    165056    289203 
dram[7]:    477618    183499    206112    184209    184694    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    183492    183496    211781    184123    171335    267354     65672    217263    198246    579987    584718    248614    164840    250109    278163    165044 
dram[9]:    183500    210163    135990    184165    335491    471074    291452     31888    516484    496384     38116    503333    164840    496868    493711    210553 
dram[10]:    443420    183504    249074    222505    416755    184683    246211    289556    276797    290418    175851    281505     82958    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.529412  2.384615  3.500000  3.777778  3.727273  2.578947  2.611111  3.000000  3.642857  2.944444  3.588235  3.714286  4.363636  4.666667  4.700000  7.333333 
dram[1]:  2.500000  2.846154  2.846154  3.100000  2.916667  3.083333  2.857143  3.250000  3.400000  2.823529  4.272727  4.500000  7.333333  5.571429  4.818182  4.727273 
dram[2]:  2.086957  3.777778  2.294118  2.750000  2.923077  2.846154  2.714286  3.181818  3.437500  3.500000  3.411765  3.500000  6.666667  5.875000  7.400000  5.375000 
dram[3]:  2.941176  3.000000  3.400000  3.083333  2.368421  2.625000  2.916667  2.368421  3.846154  2.736842  5.111111  4.250000  5.222222  5.875000  5.714286  4.818182 
dram[4]:  2.687500  2.785714  3.363636  3.333333  3.333333  2.909091  3.153846  3.285714  3.333333  4.090909  4.153846  4.166667  4.727273  7.000000  5.222222  4.888889 
dram[5]:  3.583333  2.625000  2.500000  4.444445  3.000000  3.875000  3.714286  3.222222  4.272727  3.352941  3.588235  3.769231  6.142857  3.450000  4.083333  4.545455 
dram[6]:  3.142857  4.428571  2.846154  3.222222  3.454545  2.818182  2.900000  2.533333  3.687500  3.176471  4.272727  3.250000  3.235294  4.900000  4.454545  4.500000 
dram[7]:  3.545455  3.333333  3.714286  3.200000  2.500000  3.100000  2.785714  3.416667  4.200000  4.888889  3.933333  3.600000  4.636364  7.800000  4.250000  4.666667 
dram[8]:  3.857143  3.300000  3.900000  4.333333  3.181818  3.111111  3.000000  2.466667  4.600000  3.416667  3.187500  3.666667  4.727273  4.363636  5.200000  5.125000 
dram[9]:  3.625000  2.777778  2.375000  3.083333  2.157895  3.181818  3.400000  3.875000  3.538461  4.000000  3.714286  4.000000  5.222222  4.900000  5.100000  3.846154 
dram[10]:  4.714286  3.230769  2.529412  3.625000  3.416667  3.000000  2.764706  2.523809  2.842105  3.294118  4.181818  4.000000  6.250000  5.000000  3.923077  6.833333 
average row locality = 7596/2134 = 3.559513
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        34        28        29        29        33        36        39        27        43        43        50        47        42        39        42        38 
dram[1]:        34        31        29        28        29        33        31        32        42        45        44        43        38        37        43        42 
dram[2]:        39        31        33        36        31        32        32        31        47        48        50        44        37        41        35        40 
dram[3]:        38        32        32        30        37        33        32        35        43        44        41        45        41        40        37        44 
dram[4]:        32        34        33        26        26        30        33        35        42        41        46        45        43        37        40        39 
dram[5]:        35        34        35        32        31        26        24        27        41        47        53        45        39        54        43        44 
dram[6]:        36        28        32        27        32        28        28        32        48        45        43        47        47        41        42        41 
dram[7]:        34        34        23        26        36        27        33        34        37        37        51        48        43        36        43        39 
dram[8]:        25        31        32        35        29        24        31        31        41        38        47        47        43        41        43        37 
dram[9]:        26        24        33        32        34        30        28        27        41        37        46        44        40        41        42        42 
dram[10]:        29        33        37        26        32        33        35        40        47        48        41        44        41        39        43        36 
total reads: 6507
bank skew: 54/23 = 2.35
chip skew: 610/567 = 1.08
number of total write accesses:
dram[0]:         9         3         6         5         8        13         8         3         8        10        11         5         6         3         5         6 
dram[1]:         6         6         8         3         6         4         9         7         9         3         3         2         6         2        10        10 
dram[2]:         9         3         6         8         7         5         6         4         8         8         8         5         3         6         2         3 
dram[3]:        12         7         2         7         8         9         3        10         7         8         5         6         6         7         3         9 
dram[4]:        11         5         4         4         4         2         8        11         8         4         8         5         9         5         7         5 
dram[5]:         8         8        10         8         8         5         2         2         6        10         8         4         4        15         6         6 
dram[6]:         8         3         5         2         6         3         1         6        11         9         4         5         8         8         7         4 
dram[7]:         5         6         3         6         9         4         6         7         5         7         8         6         8         3         8         3 
dram[8]:         2         2         7         4         6         4         5         6         5         3         4         8         9         7         9         4 
dram[9]:         3         1         5         5         7         5         6         4         5         3         6         4         7         8         9         8 
dram[10]:         4         9         6         3         9         9        12        13         7         8         5         8         9         6         8         5 
total reads: 1089
bank skew: 15/1 = 15.00
chip skew: 121/85 = 1.42
average mf latency per bank:
dram[0]:      15622     13788      1651      3238      1602      3261      1690      2283      6769      7345      9882     11773     19026     21427     15581     16306
dram[1]:      10624     11231      4997      1861      1897      2773      2021      1641      7497     10947     18863     14052     20012     22619     13615     14185
dram[2]:       8825     12232      7128      2145      6633      1729      1823      1974      6338      6800      9991     11840     22102     20491     19292     22109
dram[3]:      13554     10921      2187      1566      5922      2488      1987      1566      7858      9975     12254     11360     22529     23237     19330     14698
dram[4]:       9767     11719      8260      1938      2145      2087      1823      1474      6938      7678     13594     11357     17058     20929     16798     17859
dram[5]:       9718     10105      1657      1420      4506      1936      5494      2277      7366      6104     10032     11638     20578     14302     16114     15754
dram[6]:       9620     13816      5754      9345      5039      2029      4634      1792      5892      6484     12299     11300     18570     19430     16606     19387
dram[7]:      10761     10470      2240      3912      1503      2167      7332      3319      8823      8416     12274     19146     16369     21184     15885     24821
dram[8]:      12713     10546      1566      1624      1989      2174      3309      1869      8172      9274     11673     10659     19303     17366     19868     19252
dram[9]:      11948     13767      1740      1656      1768      1727      2781      1931      8504     15459     11449     12067     17687     16970     15391     20632
dram[10]:      11008      8316      1586     11042      2582      1512      2966      1479      7659      7076     14411     11086     16581     18671     15481     19103
maximum mf latency per bank:
dram[0]:     230680     18205       359     52123       412     84262      8763      4960     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163    128582       364      2795     31869     18179       492     39113     90833    248804     18904     13300     13318     18301     20137
dram[2]:      18149     18175    213550     32738     98251       410       496      5336     10607     32067     10648     10682     13306     79960     18268    230279
dram[3]:     257915     18198     10825       371    193082     32575       491       556     31713    171042     10645     11297    157904    208804     18309     18339
dram[4]:      18159     25583    240381       371       497       463      3445       526     10603     10616    151099     10691     13300     13301     18277     18308
dram[5]:      18169     18189      6771       360     78590       441     68354       518     10607     10623     30159     10678     13300     85125     18268     18300
dram[6]:      18170     18183     77721    213540     69001       444     61562       512     10601     10618     10644     10682    143804    124249     28241     66251
dram[7]:      18158     18197       364     67274       405      5920    219375     32761     10616     10646    137045    248157     13300     13316     20756    257910
dram[8]:      18166     18213       365       366      8253      4766     32701       489     10633     10673     10670     10703     13300     13301    248288     18242
dram[9]:      18177     18204      6488       359      5525       418     32618       501     10643    230458     10680     10705     13300     13316     18328    180433
dram[10]:      18175     18207       362    258751     32574       430     75319     10839     14952     10662     85985     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2333054 n_nop=2330151 n_act=207 n_pre=191 n_req=708 n_rd=2396 n_write=109 bw_util=0.002147
n_activity=13916 dram_eff=0.36
bk0: 136a 2332283i bk1: 112a 2332410i bk2: 116a 2332561i bk3: 116a 2332563i bk4: 132a 2332484i bk5: 144a 2332126i bk6: 156a 2332047i bk7: 108a 2332303i bk8: 172a 2332308i bk9: 172a 2332089i bk10: 200a 2332132i bk11: 188a 2332096i bk12: 168a 2332414i bk13: 156a 2332374i bk14: 168a 2332458i bk15: 152a 2332451i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00385632
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2333054 n_nop=2330272 n_act=190 n_pre=174 n_req=675 n_rd=2324 n_write=94 bw_util=0.002073
n_activity=13093 dram_eff=0.3694
bk0: 136a 2332329i bk1: 124a 2332370i bk2: 116a 2332469i bk3: 112a 2332547i bk4: 116a 2332484i bk5: 132a 2332401i bk6: 124a 2332256i bk7: 128a 2332236i bk8: 168a 2332268i bk9: 180a 2332121i bk10: 176a 2332385i bk11: 172a 2332263i bk12: 152a 2332551i bk13: 148a 2332471i bk14: 172a 2332394i bk15: 168a 2332283i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00358071
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2333054 n_nop=2330139 n_act=206 n_pre=190 n_req=698 n_rd=2428 n_write=91 bw_util=0.002159
n_activity=14096 dram_eff=0.3574
bk0: 156a 2332124i bk1: 124a 2332493i bk2: 132a 2332334i bk3: 144a 2332299i bk4: 124a 2332423i bk5: 128a 2332359i bk6: 128a 2332287i bk7: 124a 2332287i bk8: 188a 2332201i bk9: 192a 2332057i bk10: 200a 2332140i bk11: 176a 2332153i bk12: 148a 2332597i bk13: 164a 2332364i bk14: 140a 2332670i bk15: 160a 2332409i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00348899
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2333054 n_nop=2330133 n_act=206 n_pre=190 n_req=713 n_rd=2416 n_write=109 bw_util=0.002165
n_activity=14001 dram_eff=0.3607
bk0: 152a 2332199i bk1: 128a 2332320i bk2: 128a 2332527i bk3: 120a 2332473i bk4: 148a 2332276i bk5: 132a 2332286i bk6: 128a 2332379i bk7: 140a 2332053i bk8: 172a 2332359i bk9: 176a 2332004i bk10: 164a 2332462i bk11: 180a 2332241i bk12: 164a 2332465i bk13: 160a 2332356i bk14: 148a 2332569i bk15: 176a 2332275i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00334883
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2333054 n_nop=2330276 n_act=183 n_pre=167 n_req=682 n_rd=2328 n_write=100 bw_util=0.002081
n_activity=12957 dram_eff=0.3748
bk0: 128a 2332312i bk1: 136a 2332320i bk2: 132a 2332513i bk3: 104a 2332575i bk4: 104a 2332586i bk5: 120a 2332485i bk6: 132a 2332271i bk7: 140a 2332124i bk8: 168a 2332250i bk9: 164a 2332233i bk10: 184a 2332224i bk11: 180a 2332179i bk12: 172a 2332394i bk13: 148a 2332444i bk14: 160a 2332478i bk15: 156a 2332361i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00356528
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2333054 n_nop=2330120 n_act=200 n_pre=184 n_req=720 n_rd=2440 n_write=110 bw_util=0.002186
n_activity=14034 dram_eff=0.3634
bk0: 140a 2332385i bk1: 136a 2332252i bk2: 140a 2332286i bk3: 128a 2332487i bk4: 124a 2332416i bk5: 104a 2332522i bk6: 96a 2332479i bk7: 108a 2332370i bk8: 164a 2332441i bk9: 188a 2332089i bk10: 212a 2332160i bk11: 180a 2332186i bk12: 156a 2332566i bk13: 216a 2331916i bk14: 172a 2332373i bk15: 176a 2332278i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00375816
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2333054 n_nop=2330196 n_act=198 n_pre=182 n_req=687 n_rd=2388 n_write=90 bw_util=0.002124
n_activity=13727 dram_eff=0.361
bk0: 144a 2332319i bk1: 112a 2332533i bk2: 128a 2332448i bk3: 108a 2332558i bk4: 128a 2332468i bk5: 112a 2332469i bk6: 112a 2332459i bk7: 128a 2332208i bk8: 192a 2332223i bk9: 180a 2332079i bk10: 172a 2332369i bk11: 188a 2332057i bk12: 188a 2332221i bk13: 164a 2332284i bk14: 168a 2332411i bk15: 164a 2332239i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0034937
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2333054 n_nop=2330292 n_act=180 n_pre=164 n_req=675 n_rd=2324 n_write=94 bw_util=0.002073
n_activity=12632 dram_eff=0.3828
bk0: 136a 2332438i bk1: 136a 2332363i bk2: 92a 2332696i bk3: 104a 2332505i bk4: 144a 2332287i bk5: 108a 2332451i bk6: 132a 2332239i bk7: 136a 2332286i bk8: 148a 2332477i bk9: 148a 2332339i bk10: 204a 2332192i bk11: 192a 2332059i bk12: 172a 2332387i bk13: 144a 2332484i bk14: 172a 2332372i bk15: 156a 2332390i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00335097
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2333054 n_nop=2330333 n_act=176 n_pre=160 n_req=660 n_rd=2300 n_write=85 bw_util=0.002045
n_activity=12620 dram_eff=0.378
bk0: 100a 2332619i bk1: 124a 2332457i bk2: 128a 2332519i bk3: 140a 2332493i bk4: 116a 2332511i bk5: 96a 2332503i bk6: 124a 2332292i bk7: 124a 2332174i bk8: 164a 2332433i bk9: 152a 2332298i bk10: 188a 2332270i bk11: 188a 2332114i bk12: 172a 2332399i bk13: 164a 2332295i bk14: 172a 2332403i bk15: 148a 2332398i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0033364
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2333054 n_nop=2330348 n_act=184 n_pre=168 n_req=653 n_rd=2268 n_write=86 bw_util=0.002018
n_activity=12554 dram_eff=0.375
bk0: 104a 2332594i bk1: 96a 2332541i bk2: 132a 2332394i bk3: 128a 2332445i bk4: 136a 2332290i bk5: 120a 2332413i bk6: 112a 2332376i bk7: 108a 2332355i bk8: 164a 2332352i bk9: 148a 2332360i bk10: 184a 2332320i bk11: 176a 2332226i bk12: 160a 2332471i bk13: 164a 2332304i bk14: 168a 2332449i bk15: 168a 2332266i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00299993
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2333054 n_nop=2330123 n_act=205 n_pre=189 n_req=725 n_rd=2416 n_write=121 bw_util=0.002175
n_activity=14041 dram_eff=0.3614
bk0: 116a 2332597i bk1: 132a 2332362i bk2: 148a 2332358i bk3: 104a 2332610i bk4: 128a 2332480i bk5: 132a 2332283i bk6: 140a 2332049i bk7: 160a 2331877i bk8: 188a 2332170i bk9: 192a 2332054i bk10: 164a 2332404i bk11: 176a 2332148i bk12: 164a 2332473i bk13: 156a 2332364i bk14: 172a 2332341i bk15: 144a 2332444i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00331668

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3578, Miss = 312, Miss_rate = 0.087, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 3559, Miss = 287, Miss_rate = 0.081, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[2]: Access = 3524, Miss = 290, Miss_rate = 0.082, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 3548, Miss = 291, Miss_rate = 0.082, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 3540, Miss = 304, Miss_rate = 0.086, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 3566, Miss = 303, Miss_rate = 0.085, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 3539, Miss = 301, Miss_rate = 0.085, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 3590, Miss = 303, Miss_rate = 0.084, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 3590, Miss = 295, Miss_rate = 0.082, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 3498, Miss = 287, Miss_rate = 0.082, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 3653, Miss = 301, Miss_rate = 0.082, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[11]: Access = 3573, Miss = 309, Miss_rate = 0.086, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 3600, Miss = 308, Miss_rate = 0.086, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 3538, Miss = 289, Miss_rate = 0.082, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 3571, Miss = 300, Miss_rate = 0.084, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 3518, Miss = 281, Miss_rate = 0.080, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 4586, Miss = 291, Miss_rate = 0.063, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 3440, Miss = 284, Miss_rate = 0.083, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 3466, Miss = 290, Miss_rate = 0.084, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 3437, Miss = 277, Miss_rate = 0.081, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 3560, Miss = 305, Miss_rate = 0.086, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[21]: Access = 3503, Miss = 299, Miss_rate = 0.085, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 78977
L2_total_cache_misses = 6507
L2_total_cache_miss_rate = 0.0824
L2_total_cache_pending_hits = 12283
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 54347
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12131
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5415
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5799
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1085
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 71893
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6888
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=151627
icnt_total_pkts_simt_to_mem=85865
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.3615
	minimum = 6
	maximum = 341
Network latency average = 9.95448
	minimum = 6
	maximum = 214
Slowest packet = 137238
Flit latency average = 9.78507
	minimum = 6
	maximum = 213
Slowest flit = 206220
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0594577
	minimum = 0.0486569 (at node 2)
	maximum = 0.176128 (at node 44)
Accepted packet rate average = 0.0594577
	minimum = 0.0486569 (at node 2)
	maximum = 0.176128 (at node 44)
Injected flit rate average = 0.0891865
	minimum = 0.0628485 (at node 2)
	maximum = 0.223137 (at node 44)
Accepted flit rate average= 0.0891865
	minimum = 0.073999 (at node 47)
	maximum = 0.305246 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.9554 (8 samples)
	minimum = 6 (8 samples)
	maximum = 93.625 (8 samples)
Network latency average = 9.57839 (8 samples)
	minimum = 6 (8 samples)
	maximum = 65.25 (8 samples)
Flit latency average = 9.34831 (8 samples)
	minimum = 6 (8 samples)
	maximum = 64.5 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.0253835 (8 samples)
	minimum = 0.0210986 (8 samples)
	maximum = 0.0462053 (8 samples)
Accepted packet rate average = 0.0253835 (8 samples)
	minimum = 0.0210986 (8 samples)
	maximum = 0.0462053 (8 samples)
Injected flit rate average = 0.0381281 (8 samples)
	minimum = 0.0229661 (8 samples)
	maximum = 0.073499 (8 samples)
Accepted flit rate average = 0.0381281 (8 samples)
	minimum = 0.0295375 (8 samples)
	maximum = 0.0738439 (8 samples)
Injected packet size average = 1.50208 (8 samples)
Accepted packet size average = 1.50208 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 20 min, 33 sec (1233 sec)
gpgpu_simulation_rate = 30584 (inst/sec)
gpgpu_simulation_rate = 2474 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 642366
gpu_sim_insn = 5111858
gpu_ipc =       7.9579
gpu_tot_sim_cycle = 3921001
gpu_tot_sim_insn = 42821973
gpu_tot_ipc =      10.9212
gpu_tot_issued_cta = 4599
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14482
partiton_reqs_in_parallel = 14132052
partiton_reqs_in_parallel_total    = 27641943
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.6539
partiton_reqs_in_parallel_util = 14132052
partiton_reqs_in_parallel_util_total    = 27641943
gpu_sim_cycle_parition_util = 642366
gpu_tot_sim_cycle_parition_util    = 1256461
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 48888
partiton_replys_in_parallel_total    = 78977
L2_BW  =       7.2136 GB/Sec
L2_BW_total  =       3.0909 GB/Sec
gpu_total_sim_rate=23122

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 874044
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0063
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 449680
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0040
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 447888
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 868548
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 449680
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 874044
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1087, 1102, 1086, 1247, 1101, 1258, 1335, 1340, 1087, 1221, 1258, 1388, 1231, 1087, 1102, 1299, 1311, 995, 995, 995, 995, 1393, 1010, 995, 1025, 1025, 995, 995, 995, 995, 1232, 1403, 830, 815, 986, 815, 815, 975, 1365, 1064, 1012, 1052, 1053, 1430, 1254, 1131, 815, 830, 1200, 1092, 817, 977, 962, 832, 1054, 832, 817, 1092, 817, 1006, 825, 825, 810, 825, 
gpgpu_n_tot_thrd_icount = 51067424
gpgpu_n_tot_w_icount = 1595857
gpgpu_n_stall_shd_mem = 8694
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 109457
gpgpu_n_mem_write_global = 18212
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2389360
gpgpu_n_store_insn = 18412
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 14389760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2837
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 971
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:196646	W0_Idle:73211207	W0_Scoreboard:27597322	W1:184376	W2:5479	W3:0	W4:54	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1405948
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 875656 {8:109457,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 728480 {40:18212,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4400648 {40:109138,72:129,136:190,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 145696 {8:18212,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 267132 
averagemflatency = 973 
max_icnt2mem_latency = 266880 
max_icnt2sh_latency = 3920733 
mrq_lat_table:11810 	301 	343 	3761 	649 	417 	97 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	106783 	15587 	36 	1 	907 	152 	2615 	1260 	57 	94 	201 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	7 	85955 	1077 	310 	319 	34803 	93 	10 	1 	0 	910 	155 	2609 	1260 	57 	94 	201 	4 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	95061 	10238 	3823 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	17646 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	691 	83 	7 	4 	8 	12 	19 	20 	11 	11 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    228805    263639    478896    403510    184656    184659    468563    198350    278201    431495    332834    513748    226580    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    202531    263728    219296    180819    144600    184162    246719    496733    164840    164843    212028    746041 
dram[2]:    428347    183504    260748    336633    184709    184714    266664    216360    201838    275627    201991    201344    168214    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    184202    306908    271712    301586    184663    184670    181522    293141    349571    145314    289887    446124    381675    164844    252585    215109 
dram[5]:    237690    203007    376647    458191    358050    336072    144263    387904    402845    267494    184045    216411    196814    265856    471366    264338 
dram[6]:    183490    307636    308929    184152    268224    329934    301590    233602    254644    387833    200427    251938    421221    363717    183307    289203 
dram[7]:    477618    183499    206112    184209    184694    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    183492    192532    211781    184123    171335    267354    164220    242851    198246    579987    584718    248614    166407    250109    278163    257969 
dram[9]:    183500    210163    160792    184165    335491    471074    291452    164205    516484    496384    201740    503333    164840    496868    493711    210553 
dram[10]:    443420    183504    249074    222505    416755    184683    246211    289556    276797    290418    175851    281505    147538    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.148936  2.230769  2.302325  2.733333  2.414634  2.061224  2.127660  2.513514  2.304348  2.346939  2.530612  2.681818  2.538461  2.864865  2.705882  2.969697 
dram[1]:  2.119048  2.142857  2.315789  2.315789  2.195122  2.150000  2.828571  2.341463  2.369565  2.523809  2.511111  2.787879  3.031250  2.742857  3.181818  3.096774 
dram[2]:  1.924528  2.411765  2.146342  2.113636  2.275000  2.062500  2.100000  2.250000  2.536585  2.312500  2.511111  2.333333  2.882353  2.937500  2.857143  3.166667 
dram[3]:  2.340909  2.285714  2.257143  2.048780  1.905660  2.039216  2.325000  2.175000  2.842105  2.277778  2.682927  2.380952  2.702703  2.947368  2.700000  2.939394 
dram[4]:  2.133333  2.333333  2.085106  2.179487  2.257143  2.238095  2.410256  2.363636  2.365854  2.204545  2.531915  2.707317  3.520000  2.939394  2.641026  2.705882 
dram[5]:  2.358974  2.145833  1.941176  2.870968  2.217391  2.395349  2.418605  2.128205  2.521739  2.268293  2.644444  2.589744  2.878788  2.675000  2.622222  3.028571 
dram[6]:  2.421053  2.195122  2.244444  2.081081  2.447368  2.333333  2.243902  2.150943  2.446809  2.520833  2.560976  2.200000  2.690476  3.133333  2.950000  2.882353 
dram[7]:  2.264706  2.487180  2.222222  2.068182  1.951613  2.305556  2.457143  2.279070  2.405406  2.625000  2.613636  2.466667  2.666667  3.846154  2.743590  2.473684 
dram[8]:  2.133333  2.186047  2.119048  2.484848  1.933333  2.222222  2.266667  2.111111  2.500000  2.188679  2.534884  2.769231  2.852941  2.631579  3.290323  3.121212 
dram[9]:  2.315789  2.111111  2.088889  2.000000  2.019608  2.133333  2.500000  2.687500  2.234043  2.404762  2.404762  3.088235  2.787879  3.121212  2.944444  2.763158 
dram[10]:  2.838710  2.190476  2.078947  2.200000  2.302325  2.418605  2.265306  2.217391  2.255319  2.380000  2.340909  2.731707  3.310345  2.848485  2.935484  2.852941 
average row locality = 17378/7130 = 2.437307
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        74        63        72        61        70        72        72        67        80        83        90        88        73        78        69        72 
dram[1]:        64        68        64        64        68        65        72        70        81        81        85        72        70        72        73        68 
dram[2]:        76        62        67        73        67        75        75        68        81        84        86        77        73        71        64        73 
dram[3]:        76        61        64        66        75        77        69        63        79        93        82        79        75        80        77        74 
dram[4]:        72        64        75        68        59        73        68        72        73        75        92        85        65        70        76        68 
dram[5]:        67        74        73        66        76        69        75        64        88        73        90        79        70        79        84        77 
dram[6]:        69        68        72        61        69        76        69        83        85        89        83        86        82        69        85        72 
dram[7]:        58        71        61        67        88        63        66        71        69        79        89        85        75        72        78        74 
dram[8]:        73        71        67        62        67        71        74        72        76        87        81        79        71        73        73        73 
dram[9]:        66        71        70        72        73        69        61        63        82        76        78        78        68        74        75        74 
dram[10]:        62        69        63        67        70        72        82        72        82        89        78        84        70        68        67        70 
total reads: 12911
bank skew: 93/58 = 1.60
chip skew: 1218/1137 = 1.07
number of total write accesses:
dram[0]:        27        24        27        21        29        29        28        26        26        32        34        30        26        28        23        26 
dram[1]:        25        22        24        24        22        21        27        26        28        25        28        20        27        24        32        28 
dram[2]:        26        20        21        20        24        24        30        22        23        27        27        21        25        23        16        22 
dram[3]:        27        19        15        18        26        27        24        24        29        30        28        21        25        32        31        23 
dram[4]:        24        20        23        17        20        21        26        32        24        22        27        26        23        27        27        24 
dram[5]:        25        29        26        23        26        34        29        19        28        20        29        22        25        28        34        29 
dram[6]:        23        22        29        16        24        29        23        31        30        32        22        24        31        25        33        26 
dram[7]:        19        26        19        24        33        20        20        27        20        26        26        26        29        28        29        20 
dram[8]:        23        23        22        20        20        29        28        23        24        29        28        29        26        27        29        30 
dram[9]:        22        24        24        24        30        27        24        23        23        25        23        27        24        29        31        31 
dram[10]:        26        23        16        21        29        32        29        30        24        30        25        28        26        26        24        27 
total reads: 4467
bank skew: 34/15 = 2.27
chip skew: 436/371 = 1.18
average mf latency per bank:
dram[0]:       9987      5307      1469      1821      1068      3464      4720      1106      5327      7989      7773      6364     15927     11169     11956     11496
dram[1]:       7979      6324      3061      5165      4146      6549      2801      3685      6063      5849      9791      7287     11490     13096      7332      8097
dram[2]:       7882      5566      5578      2830      7043      6328      2975      9055      4162      6269      6825      8366     10533     13486     13646     11402
dram[3]:       9092      6863      8226      4225      6115      7613      1221      1329      6210      7890      5551      8547     16309     15294      9745      9698
dram[4]:       5816      7871      6870      3020      4188      1429      3921      2835      4473      7840      7874     11912     16181     12504     11670     13913
dram[5]:       4967      7953      3392      3074      4356       919      5410      3478      5427      6198      5606      9469     10962     10006      8629      9416
dram[6]:       8787      7575      5576      8787      4047      4155      3413      4532      7568      5636      7383      8390      9444     13127      8766     10056
dram[7]:       8596      6299      5045      4764      5415      5022      6849      4537      8308      4026     13019     10614      8674     14174     12018     16656
dram[8]:       6024      4188      2191      3056      3722      5808      3997      1242      6053      6738      9154      7369     12543     10058     10981      8083
dram[9]:       4381      5829      2961      2460      2665      4460      1502      2822      9066      7580      7690      5891     14923     11816      9782     12670
dram[10]:       4577      7024      3651      8883      2903      1585      3280      2615      8657      7230      8267      5843     11329     11183      9953     10645
maximum mf latency per bank:
dram[0]:     230680     18205     40051     52123       412    143770    144072      4960    166216    166213    165951     70283    166020    165874    166200    165966
dram[1]:     166277     83028    128582    143888    144207    144230    146377    166165    166213     90833    248804     18904    166078    166314     18301     20137
dram[2]:     166058     18175    213550     70620    166305    166133     70579    166268     19277    166220     70294    166017     70122    166146    166215    230279
dram[3]:     257915     83060    166286    166252    193082    166232      4153     10273    166221    171042     10645     70322    165905    208804    166125     72517
dram[4]:      82974    166199    240381    144150    166110     19330    166273    166267     32400    166266    151099    166110    166312    144172    166290    166067
dram[5]:      18169    143982    143817    166232    143836       441    166291    166242     70415    166203     30159    165822     63440     85125    166268    166258
dram[6]:     165592    166229    166248    213540    143808    166173     70402    166310    166159    267067     70305    166264    143804    166118    166169     72571
dram[7]:     165780    143958    166081    144023    166263    166343    267107    146567    166285     10646    166147    248157     21875    166087    166275    257910
dram[8]:     165753     18213     83033    143855    144165    166297    166291       489    166297    267132    166105    165875    165935     72564    248288     18242
dram[9]:      18177    165995    166172     82978    166051    166050     32618    143779    266891    230458     70234     10705    166261    165889    166138    180433
dram[10]:      18175    165693    143800    258751    143787     63297    166232    143657    166207    166174    144243     19210    144138    165918     72541    166141
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3525832 n_nop=3519346 n_act=665 n_pre=649 n_req=1620 n_rd=4736 n_write=436 bw_util=0.002934
n_activity=35322 dram_eff=0.2928
bk0: 296a 3523839i bk1: 252a 3524008i bk2: 288a 3524001i bk3: 244a 3524418i bk4: 280a 3524067i bk5: 288a 3523684i bk6: 288a 3523653i bk7: 268a 3523881i bk8: 320a 3523766i bk9: 332a 3523504i bk10: 360a 3523553i bk11: 352a 3523594i bk12: 292a 3524001i bk13: 312a 3523853i bk14: 276a 3524235i bk15: 288a 3524055i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00421376
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3525832 n_nop=3519669 n_act=614 n_pre=598 n_req=1540 n_rd=4548 n_write=403 bw_util=0.002808
n_activity=33570 dram_eff=0.295
bk0: 256a 3524118i bk1: 272a 3524000i bk2: 256a 3524171i bk3: 256a 3524136i bk4: 272a 3524031i bk5: 260a 3524050i bk6: 288a 3523978i bk7: 280a 3523816i bk8: 324a 3523769i bk9: 324a 3523768i bk10: 340a 3523792i bk11: 288a 3524043i bk12: 280a 3524247i bk13: 288a 3524068i bk14: 292a 3524186i bk15: 272a 3524174i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00387398
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3525832 n_nop=3519489 n_act=650 n_pre=634 n_req=1543 n_rd=4688 n_write=371 bw_util=0.00287
n_activity=34419 dram_eff=0.294
bk0: 304a 3523700i bk1: 248a 3524218i bk2: 268a 3524080i bk3: 292a 3524018i bk4: 268a 3524038i bk5: 300a 3523712i bk6: 300a 3523625i bk7: 272a 3523782i bk8: 324a 3523966i bk9: 336a 3523534i bk10: 344a 3523794i bk11: 308a 3523775i bk12: 292a 3524203i bk13: 284a 3524083i bk14: 256a 3524486i bk15: 292a 3524221i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00370664
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3525832 n_nop=3519365 n_act=662 n_pre=646 n_req=1589 n_rd=4760 n_write=399 bw_util=0.002926
n_activity=35259 dram_eff=0.2926
bk0: 304a 3523807i bk1: 244a 3524210i bk2: 256a 3524279i bk3: 264a 3524134i bk4: 300a 3523710i bk5: 308a 3523655i bk6: 276a 3523974i bk7: 252a 3523972i bk8: 316a 3524028i bk9: 372a 3523245i bk10: 328a 3523963i bk11: 316a 3523861i bk12: 300a 3524045i bk13: 320a 3523713i bk14: 308a 3523922i bk15: 296a 3524123i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00375543
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3525832 n_nop=3519583 n_act=631 n_pre=615 n_req=1538 n_rd=4620 n_write=383 bw_util=0.002838
n_activity=33987 dram_eff=0.2944
bk0: 288a 3524002i bk1: 256a 3524165i bk2: 300a 3523866i bk3: 272a 3524141i bk4: 236a 3524263i bk5: 292a 3524009i bk6: 272a 3523900i bk7: 288a 3523534i bk8: 292a 3524016i bk9: 300a 3523766i bk10: 368a 3523651i bk11: 340a 3523603i bk12: 260a 3524461i bk13: 280a 3524038i bk14: 304a 3524082i bk15: 272a 3524069i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00381499
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3525832 n_nop=3519278 n_act=664 n_pre=648 n_req=1630 n_rd=4816 n_write=426 bw_util=0.002973
n_activity=35756 dram_eff=0.2932
bk0: 268a 3524133i bk1: 296a 3523760i bk2: 292a 3523810i bk3: 264a 3524290i bk4: 304a 3523831i bk5: 276a 3523816i bk6: 300a 3523601i bk7: 256a 3523903i bk8: 352a 3523704i bk9: 292a 3523927i bk10: 360a 3523755i bk11: 316a 3523841i bk12: 280a 3524314i bk13: 316a 3523879i bk14: 336a 3523700i bk15: 308a 3524043i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0041057
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3525832 n_nop=3519216 n_act=670 n_pre=654 n_req=1638 n_rd=4872 n_write=420 bw_util=0.003002
n_activity=36014 dram_eff=0.2939
bk0: 276a 3524071i bk1: 272a 3523999i bk2: 288a 3523854i bk3: 244a 3524170i bk4: 276a 3524170i bk5: 304a 3523633i bk6: 276a 3523901i bk7: 332a 3523272i bk8: 340a 3523692i bk9: 356a 3523503i bk10: 332a 3523937i bk11: 344a 3523391i bk12: 328a 3523823i bk13: 276a 3524054i bk14: 340a 3523716i bk15: 288a 3523965i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00414994
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3525832 n_nop=3519518 n_act=637 n_pre=621 n_req=1558 n_rd=4664 n_write=392 bw_util=0.002868
n_activity=33334 dram_eff=0.3034
bk0: 232a 3524288i bk1: 284a 3523910i bk2: 244a 3524250i bk3: 268a 3523890i bk4: 352a 3523270i bk5: 252a 3524115i bk6: 264a 3524027i bk7: 284a 3523860i bk8: 276a 3524119i bk9: 316a 3523849i bk10: 356a 3523715i bk11: 340a 3523600i bk12: 300a 3524033i bk13: 288a 3524104i bk14: 312a 3523963i bk15: 296a 3524042i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00387823
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3525832 n_nop=3519450 n_act=654 n_pre=638 n_req=1580 n_rd=4680 n_write=410 bw_util=0.002887
n_activity=34599 dram_eff=0.2942
bk0: 292a 3523881i bk1: 284a 3523899i bk2: 268a 3524138i bk3: 248a 3524301i bk4: 268a 3524017i bk5: 284a 3523750i bk6: 296a 3523659i bk7: 288a 3523724i bk8: 304a 3524001i bk9: 348a 3523433i bk10: 324a 3523867i bk11: 316a 3523835i bk12: 284a 3524193i bk13: 292a 3523903i bk14: 292a 3524236i bk15: 292a 3524051i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00377953
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3525832 n_nop=3519551 n_act=643 n_pre=627 n_req=1561 n_rd=4600 n_write=411 bw_util=0.002842
n_activity=34757 dram_eff=0.2883
bk0: 264a 3524202i bk1: 284a 3523888i bk2: 280a 3524009i bk3: 288a 3523855i bk4: 292a 3523731i bk5: 276a 3523827i bk6: 244a 3524151i bk7: 252a 3524068i bk8: 328a 3523823i bk9: 304a 3523780i bk10: 312a 3523974i bk11: 312a 3523929i bk12: 272a 3524244i bk13: 296a 3524050i bk14: 300a 3524119i bk15: 296a 3524025i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00362836
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3525832 n_nop=3519490 n_act=641 n_pre=625 n_req=1581 n_rd=4660 n_write=416 bw_util=0.002879
n_activity=34328 dram_eff=0.2957
bk0: 248a 3524266i bk1: 276a 3523948i bk2: 252a 3524324i bk3: 268a 3524138i bk4: 280a 3523974i bk5: 288a 3523786i bk6: 328a 3523446i bk7: 288a 3523539i bk8: 328a 3523821i bk9: 356a 3523515i bk10: 312a 3523838i bk11: 336a 3523730i bk12: 280a 3524254i bk13: 272a 3524079i bk14: 268a 3524330i bk15: 280a 3524022i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00363233

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5846, Miss = 600, Miss_rate = 0.103, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 5673, Miss = 584, Miss_rate = 0.103, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[2]: Access = 5765, Miss = 577, Miss_rate = 0.100, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[3]: Access = 5544, Miss = 560, Miss_rate = 0.101, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[4]: Access = 5883, Miss = 589, Miss_rate = 0.100, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[5]: Access = 5849, Miss = 583, Miss_rate = 0.100, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[6]: Access = 5696, Miss = 597, Miss_rate = 0.105, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 5939, Miss = 593, Miss_rate = 0.100, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[8]: Access = 5845, Miss = 580, Miss_rate = 0.099, Pending_hits = 584, Reservation_fails = 0
L2_cache_bank[9]: Access = 5747, Miss = 575, Miss_rate = 0.100, Pending_hits = 580, Reservation_fails = 0
L2_cache_bank[10]: Access = 5990, Miss = 623, Miss_rate = 0.104, Pending_hits = 560, Reservation_fails = 0
L2_cache_bank[11]: Access = 5749, Miss = 581, Miss_rate = 0.101, Pending_hits = 584, Reservation_fails = 0
L2_cache_bank[12]: Access = 5978, Miss = 614, Miss_rate = 0.103, Pending_hits = 578, Reservation_fails = 0
L2_cache_bank[13]: Access = 5799, Miss = 604, Miss_rate = 0.104, Pending_hits = 566, Reservation_fails = 0
L2_cache_bank[14]: Access = 5720, Miss = 584, Miss_rate = 0.102, Pending_hits = 559, Reservation_fails = 0
L2_cache_bank[15]: Access = 5671, Miss = 582, Miss_rate = 0.103, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[16]: Access = 6874, Miss = 582, Miss_rate = 0.085, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[17]: Access = 5655, Miss = 588, Miss_rate = 0.104, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 5582, Miss = 573, Miss_rate = 0.103, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[19]: Access = 5517, Miss = 577, Miss_rate = 0.105, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[20]: Access = 5761, Miss = 574, Miss_rate = 0.100, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[21]: Access = 5782, Miss = 591, Miss_rate = 0.102, Pending_hits = 558, Reservation_fails = 0
L2_total_cache_accesses = 127865
L2_total_cache_misses = 12911
L2_total_cache_miss_rate = 0.1010
L2_total_cache_pending_hits = 12321
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 88847
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12156
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8454
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13745
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4450
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 109457
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18212
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=238749
icnt_total_pkts_simt_to_mem=146077
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.92354
	minimum = 6
	maximum = 28
Network latency average = 6.92069
	minimum = 6
	maximum = 26
Slowest packet = 161209
Flit latency average = 6.41441
	minimum = 6
	maximum = 25
Slowest flit = 242227
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00152213
	minimum = 0.00100255 (at node 24)
	maximum = 0.00185097 (at node 40)
Accepted packet rate average = 0.00152213
	minimum = 0.00100255 (at node 24)
	maximum = 0.00185097 (at node 40)
Injected flit rate average = 0.00229362
	minimum = 0.00121426 (at node 24)
	maximum = 0.00334 (at node 35)
Accepted flit rate average= 0.00229362
	minimum = 0.00180505 (at node 24)
	maximum = 0.0031781 (at node 27)
Injected packet length average = 1.50685
Accepted packet length average = 1.50685
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.5074 (9 samples)
	minimum = 6 (9 samples)
	maximum = 86.3333 (9 samples)
Network latency average = 9.28309 (9 samples)
	minimum = 6 (9 samples)
	maximum = 60.8889 (9 samples)
Flit latency average = 9.02232 (9 samples)
	minimum = 6 (9 samples)
	maximum = 60.1111 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.0227322 (9 samples)
	minimum = 0.0188657 (9 samples)
	maximum = 0.0412771 (9 samples)
Accepted packet rate average = 0.0227322 (9 samples)
	minimum = 0.0188657 (9 samples)
	maximum = 0.0412771 (9 samples)
Injected flit rate average = 0.0341465 (9 samples)
	minimum = 0.0205493 (9 samples)
	maximum = 0.0657036 (9 samples)
Accepted flit rate average = 0.0341465 (9 samples)
	minimum = 0.0264562 (9 samples)
	maximum = 0.0659921 (9 samples)
Injected packet size average = 1.50212 (9 samples)
Accepted packet size average = 1.50212 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 30 min, 52 sec (1852 sec)
gpgpu_simulation_rate = 23122 (inst/sec)
gpgpu_simulation_rate = 2117 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 7712
gpu_sim_insn = 4498644
gpu_ipc =     583.3304
gpu_tot_sim_cycle = 4150863
gpu_tot_sim_insn = 47320617
gpu_tot_ipc =      11.4002
gpu_tot_issued_cta = 5110
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14525
partiton_reqs_in_parallel = 169664
partiton_reqs_in_parallel_total    = 41773995
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.1048
partiton_reqs_in_parallel_util = 169664
partiton_reqs_in_parallel_util_total    = 41773995
gpu_sim_cycle_parition_util = 7712
gpu_tot_sim_cycle_parition_util    = 1898827
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 23703
partiton_replys_in_parallel_total    = 127865
L2_BW  =     291.3207 GB/Sec
L2_BW_total  =       3.4610 GB/Sec
gpu_total_sim_rate=25103

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 975204
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0056
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 490560
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0037
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 488768
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 969708
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 490560
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 975204
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1237, 1222, 1236, 1412, 1236, 1408, 1470, 1520, 1252, 1371, 1393, 1538, 1366, 1222, 1267, 1434, 1476, 1115, 1145, 1145, 1130, 1498, 1160, 1130, 1160, 1130, 1115, 1115, 1130, 1130, 1397, 1538, 950, 950, 1136, 965, 965, 1110, 1530, 1199, 1147, 1172, 1203, 1565, 1404, 1266, 980, 965, 1320, 1257, 952, 1097, 1082, 967, 1189, 997, 922, 1227, 967, 1126, 960, 945, 945, 960, 
gpgpu_n_tot_thrd_icount = 57142656
gpgpu_n_tot_w_icount = 1785708
gpgpu_n_stall_shd_mem = 127508
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 117628
gpgpu_n_mem_write_global = 33744
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2650804
gpgpu_n_store_insn = 39148
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 15697920
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 121219
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1403
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:387030	W0_Idle:73247764	W0_Scoreboard:27640333	W1:215187	W2:15236	W3:1881	W4:324	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1553080
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 941024 {8:117628,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1349760 {40:33744,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4727488 {40:117309,72:129,136:190,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 269952 {8:33744,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 267132 
averagemflatency = 852 
max_icnt2mem_latency = 266880 
max_icnt2sh_latency = 4150862 
mrq_lat_table:11810 	301 	343 	3761 	649 	417 	97 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	128619 	17401 	89 	1 	907 	152 	2615 	1260 	57 	94 	201 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	7 	90042 	2201 	1787 	5416 	44731 	1972 	93 	29 	0 	910 	155 	2609 	1260 	57 	94 	201 	4 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	102261 	11195 	3837 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	33178 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	707 	83 	7 	4 	8 	12 	19 	20 	11 	11 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    228805    263639    478896    403510    184656    184659    468563    198350    278201    431495    332834    513748    226580    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    202531    263728    219296    180819    144600    184162    246719    496733    164840    164843    212028    746041 
dram[2]:    428347    183504    260748    336633    184709    184714    266664    216360    201838    275627    201991    201344    168214    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    184202    306908    271712    301586    184663    184670    181522    293141    349571    145314    289887    446124    381675    164844    252585    215109 
dram[5]:    237690    203007    376647    458191    358050    336072    144263    387904    402845    267494    184045    216411    196814    265856    471366    264338 
dram[6]:    183490    307636    308929    184152    268224    329934    301590    233602    254644    387833    200427    251938    421221    363717    183307    289203 
dram[7]:    477618    183499    206112    184209    184694    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    183492    192532    211781    184123    171335    267354    164220    242851    198246    579987    584718    248614    166407    250109    278163    257969 
dram[9]:    183500    210163    160792    184165    335491    471074    291452    164205    516484    496384    201740    503333    164840    496868    493711    210553 
dram[10]:    443420    183504    249074    222505    416755    184683    246211    289556    276797    290418    175851    281505    147538    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.148936  2.230769  2.302325  2.733333  2.414634  2.061224  2.127660  2.513514  2.304348  2.346939  2.530612  2.681818  2.538461  2.864865  2.705882  2.969697 
dram[1]:  2.119048  2.142857  2.315789  2.315789  2.195122  2.150000  2.828571  2.341463  2.369565  2.523809  2.511111  2.787879  3.031250  2.742857  3.181818  3.096774 
dram[2]:  1.924528  2.411765  2.146342  2.113636  2.275000  2.062500  2.100000  2.250000  2.536585  2.312500  2.511111  2.333333  2.882353  2.937500  2.857143  3.166667 
dram[3]:  2.340909  2.285714  2.257143  2.048780  1.905660  2.039216  2.325000  2.175000  2.842105  2.277778  2.682927  2.380952  2.702703  2.947368  2.700000  2.939394 
dram[4]:  2.133333  2.333333  2.085106  2.179487  2.257143  2.238095  2.410256  2.363636  2.365854  2.204545  2.531915  2.707317  3.520000  2.939394  2.641026  2.705882 
dram[5]:  2.358974  2.145833  1.941176  2.870968  2.217391  2.395349  2.418605  2.128205  2.521739  2.268293  2.644444  2.589744  2.878788  2.675000  2.622222  3.028571 
dram[6]:  2.421053  2.195122  2.244444  2.081081  2.447368  2.333333  2.243902  2.150943  2.446809  2.520833  2.560976  2.200000  2.690476  3.133333  2.950000  2.882353 
dram[7]:  2.264706  2.487180  2.222222  2.068182  1.951613  2.305556  2.457143  2.279070  2.405406  2.625000  2.613636  2.466667  2.666667  3.846154  2.743590  2.473684 
dram[8]:  2.133333  2.186047  2.119048  2.484848  1.933333  2.222222  2.266667  2.111111  2.500000  2.188679  2.534884  2.769231  2.852941  2.631579  3.290323  3.121212 
dram[9]:  2.315789  2.111111  2.088889  2.000000  2.019608  2.133333  2.500000  2.687500  2.234043  2.404762  2.404762  3.088235  2.787879  3.121212  2.944444  2.763158 
dram[10]:  2.838710  2.190476  2.078947  2.200000  2.302325  2.418605  2.265306  2.217391  2.255319  2.380000  2.340909  2.731707  3.310345  2.848485  2.935484  2.852941 
average row locality = 17378/7130 = 2.437307
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        74        63        72        61        70        72        72        67        80        83        90        88        73        78        69        72 
dram[1]:        64        68        64        64        68        65        72        70        81        81        85        72        70        72        73        68 
dram[2]:        76        62        67        73        67        75        75        68        81        84        86        77        73        71        64        73 
dram[3]:        76        61        64        66        75        77        69        63        79        93        82        79        75        80        77        74 
dram[4]:        72        64        75        68        59        73        68        72        73        75        92        85        65        70        76        68 
dram[5]:        67        74        73        66        76        69        75        64        88        73        90        79        70        79        84        77 
dram[6]:        69        68        72        61        69        76        69        83        85        89        83        86        82        69        85        72 
dram[7]:        58        71        61        67        88        63        66        71        69        79        89        85        75        72        78        74 
dram[8]:        73        71        67        62        67        71        74        72        76        87        81        79        71        73        73        73 
dram[9]:        66        71        70        72        73        69        61        63        82        76        78        78        68        74        75        74 
dram[10]:        62        69        63        67        70        72        82        72        82        89        78        84        70        68        67        70 
total reads: 12911
bank skew: 93/58 = 1.60
chip skew: 1218/1137 = 1.07
number of total write accesses:
dram[0]:        27        24        27        21        29        29        28        26        26        32        34        30        26        28        23        26 
dram[1]:        25        22        24        24        22        21        27        26        28        25        28        20        27        24        32        28 
dram[2]:        26        20        21        20        24        24        30        22        23        27        27        21        25        23        16        22 
dram[3]:        27        19        15        18        26        27        24        24        29        30        28        21        25        32        31        23 
dram[4]:        24        20        23        17        20        21        26        32        24        22        27        26        23        27        27        24 
dram[5]:        25        29        26        23        26        34        29        19        28        20        29        22        25        28        34        29 
dram[6]:        23        22        29        16        24        29        23        31        30        32        22        24        31        25        33        26 
dram[7]:        19        26        19        24        33        20        20        27        20        26        26        26        29        28        29        20 
dram[8]:        23        23        22        20        20        29        28        23        24        29        28        29        26        27        29        30 
dram[9]:        22        24        24        24        30        27        24        23        23        25        23        27        24        29        31        31 
dram[10]:        26        23        16        21        29        32        29        30        24        30        25        28        26        26        24        27 
total reads: 4467
bank skew: 34/15 = 2.27
chip skew: 436/371 = 1.18
average mf latency per bank:
dram[0]:      10097      5451      1581      1962      1266      3680      4946      1339      5560      8211      8006      6592     16155     11370     12218     11750
dram[1]:       8107      6473      3203      5308      4356      6748      3028      3914      6306      6122     10025      7589     11733     13347      7548      8323
dram[2]:       7997      5687      5687      2951      7241      6527      3181      9301      4421      6520      7063      8627     10767     13733     13917     11644
dram[3]:       9202      7002      8365      4382      6290      7782      1467      1564      6453      8115      5778      8827     16536     15492      9935      9935
dram[4]:       5948      7983      6987      3165      4429      1645      4133      3059      4747      8133      8097     12158     16430     12720     11892     14159
dram[5]:       5089      8082      3507      3237      4554      1103      5616      3740      5650      6475      5831      9747     11218     10202      8795      9638
dram[6]:       8915      7714      5686      8944      4240      4329      3646      4737      7809      5838      7632      8641      9649     13377      8943     10283
dram[7]:       8750      6427      5220      4891      5578      5246      7095      4754      8626      4277     13267     10877      8915     14403     12244     16901
dram[8]:       6171      4313      2350      3216      3942      6006      4244      1505      6370      7009      9478      7676     21363     10335     11257      8295
dram[9]:       4492      5971      3097      2575      2861      4670      1798      3106      9348      7867      7990      6156     15192     12050      9998     12887
dram[10]:       4725      7163      3837      9052      3110      1781      3474      2833      8917      7472      8549      6096     11544     11435     10213     10880
maximum mf latency per bank:
dram[0]:     230680     18205     40051     52123       546    143770    144072      4960    166216    166213    165951     70283    166020    165874    166200    165966
dram[1]:     166277     83028    128582    143888    144207    144230    146377    166165    166213     90833    248804     18904    166078    166314     18301     20137
dram[2]:     166058     18175    213550     70620    166305    166133     70579    166268     19277    166220     70294    166017     70122    166146    166215    230279
dram[3]:     257915     83060    166286    166252    193082    166232      4153     10273    166221    171042     10645     70322    165905    208804    166125     72517
dram[4]:      82974    166199    240381    144150    166110     19330    166273    166267     32400    166266    151099    166110    166312    144172    166290    166067
dram[5]:      18169    143982    143817    166232    143836       441    166291    166242     70415    166203     30159    165822     63440     85125    166268    166258
dram[6]:     165592    166229    166248    213540    143808    166173     70402    166310    166159    267067     70305    166264    143804    166118    166169     72571
dram[7]:     165780    143958    166081    144023    166263    166343    267107    146567    166285     10646    166147    248157     21875    166087    166275    257910
dram[8]:     165753     18213     83033    143855    144165    166297    166291       489    166297    267132    166105    165875    165935     72564    248288     18242
dram[9]:      18177    165995    166172     82978    166051    166050     32618    143779    266891    230458     70234     10705    166261    165889    166138    180433
dram[10]:      18175    165693    143800    258751    143787     63297    166232    143657    166207    166174    144243     19210    144138    165918     72541    166141
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3540151 n_nop=3533665 n_act=665 n_pre=649 n_req=1620 n_rd=4736 n_write=436 bw_util=0.002922
n_activity=35322 dram_eff=0.2928
bk0: 296a 3538158i bk1: 252a 3538327i bk2: 288a 3538320i bk3: 244a 3538737i bk4: 280a 3538386i bk5: 288a 3538003i bk6: 288a 3537972i bk7: 268a 3538200i bk8: 320a 3538085i bk9: 332a 3537823i bk10: 360a 3537872i bk11: 352a 3537913i bk12: 292a 3538320i bk13: 312a 3538172i bk14: 276a 3538554i bk15: 288a 3538374i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00419671
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3540151 n_nop=3533988 n_act=614 n_pre=598 n_req=1540 n_rd=4548 n_write=403 bw_util=0.002797
n_activity=33570 dram_eff=0.295
bk0: 256a 3538437i bk1: 272a 3538319i bk2: 256a 3538490i bk3: 256a 3538455i bk4: 272a 3538350i bk5: 260a 3538369i bk6: 288a 3538297i bk7: 280a 3538135i bk8: 324a 3538088i bk9: 324a 3538087i bk10: 340a 3538111i bk11: 288a 3538362i bk12: 280a 3538566i bk13: 288a 3538387i bk14: 292a 3538505i bk15: 272a 3538493i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00385831
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3540151 n_nop=3533808 n_act=650 n_pre=634 n_req=1543 n_rd=4688 n_write=371 bw_util=0.002858
n_activity=34419 dram_eff=0.294
bk0: 304a 3538019i bk1: 248a 3538537i bk2: 268a 3538399i bk3: 292a 3538337i bk4: 268a 3538357i bk5: 300a 3538031i bk6: 300a 3537944i bk7: 272a 3538101i bk8: 324a 3538285i bk9: 336a 3537853i bk10: 344a 3538113i bk11: 308a 3538094i bk12: 292a 3538522i bk13: 284a 3538402i bk14: 256a 3538805i bk15: 292a 3538540i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00369165
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3540151 n_nop=3533684 n_act=662 n_pre=646 n_req=1589 n_rd=4760 n_write=399 bw_util=0.002915
n_activity=35259 dram_eff=0.2926
bk0: 304a 3538126i bk1: 244a 3538529i bk2: 256a 3538598i bk3: 264a 3538453i bk4: 300a 3538029i bk5: 308a 3537974i bk6: 276a 3538293i bk7: 252a 3538291i bk8: 316a 3538347i bk9: 372a 3537564i bk10: 328a 3538282i bk11: 316a 3538180i bk12: 300a 3538364i bk13: 320a 3538032i bk14: 308a 3538241i bk15: 296a 3538442i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00374024
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3540151 n_nop=3533902 n_act=631 n_pre=615 n_req=1538 n_rd=4620 n_write=383 bw_util=0.002826
n_activity=33987 dram_eff=0.2944
bk0: 288a 3538321i bk1: 256a 3538484i bk2: 300a 3538185i bk3: 272a 3538460i bk4: 236a 3538582i bk5: 292a 3538328i bk6: 272a 3538219i bk7: 288a 3537853i bk8: 292a 3538335i bk9: 300a 3538085i bk10: 368a 3537970i bk11: 340a 3537922i bk12: 260a 3538780i bk13: 280a 3538357i bk14: 304a 3538401i bk15: 272a 3538388i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00379956
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3540151 n_nop=3533597 n_act=664 n_pre=648 n_req=1630 n_rd=4816 n_write=426 bw_util=0.002961
n_activity=35756 dram_eff=0.2932
bk0: 268a 3538452i bk1: 296a 3538079i bk2: 292a 3538129i bk3: 264a 3538609i bk4: 304a 3538150i bk5: 276a 3538135i bk6: 300a 3537920i bk7: 256a 3538222i bk8: 352a 3538023i bk9: 292a 3538246i bk10: 360a 3538074i bk11: 316a 3538160i bk12: 280a 3538633i bk13: 316a 3538198i bk14: 336a 3538019i bk15: 308a 3538362i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00408909
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3540151 n_nop=3533535 n_act=670 n_pre=654 n_req=1638 n_rd=4872 n_write=420 bw_util=0.00299
n_activity=36014 dram_eff=0.2939
bk0: 276a 3538390i bk1: 272a 3538318i bk2: 288a 3538173i bk3: 244a 3538489i bk4: 276a 3538489i bk5: 304a 3537952i bk6: 276a 3538220i bk7: 332a 3537591i bk8: 340a 3538011i bk9: 356a 3537822i bk10: 332a 3538256i bk11: 344a 3537710i bk12: 328a 3538142i bk13: 276a 3538373i bk14: 340a 3538035i bk15: 288a 3538284i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00413316
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3540151 n_nop=3533837 n_act=637 n_pre=621 n_req=1558 n_rd=4664 n_write=392 bw_util=0.002856
n_activity=33334 dram_eff=0.3034
bk0: 232a 3538607i bk1: 284a 3538229i bk2: 244a 3538569i bk3: 268a 3538209i bk4: 352a 3537589i bk5: 252a 3538434i bk6: 264a 3538346i bk7: 284a 3538179i bk8: 276a 3538438i bk9: 316a 3538168i bk10: 356a 3538034i bk11: 340a 3537919i bk12: 300a 3538352i bk13: 288a 3538423i bk14: 312a 3538282i bk15: 296a 3538361i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00386255
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3540151 n_nop=3533769 n_act=654 n_pre=638 n_req=1580 n_rd=4680 n_write=410 bw_util=0.002876
n_activity=34599 dram_eff=0.2942
bk0: 292a 3538200i bk1: 284a 3538218i bk2: 268a 3538457i bk3: 248a 3538620i bk4: 268a 3538336i bk5: 284a 3538069i bk6: 296a 3537978i bk7: 288a 3538043i bk8: 304a 3538320i bk9: 348a 3537752i bk10: 324a 3538186i bk11: 316a 3538154i bk12: 284a 3538512i bk13: 292a 3538222i bk14: 292a 3538555i bk15: 292a 3538370i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00376425
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3540151 n_nop=3533870 n_act=643 n_pre=627 n_req=1561 n_rd=4600 n_write=411 bw_util=0.002831
n_activity=34757 dram_eff=0.2883
bk0: 264a 3538521i bk1: 284a 3538207i bk2: 280a 3538328i bk3: 288a 3538174i bk4: 292a 3538050i bk5: 276a 3538146i bk6: 244a 3538470i bk7: 252a 3538387i bk8: 328a 3538142i bk9: 304a 3538099i bk10: 312a 3538293i bk11: 312a 3538248i bk12: 272a 3538563i bk13: 296a 3538369i bk14: 300a 3538438i bk15: 296a 3538344i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00361369
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3540151 n_nop=3533809 n_act=641 n_pre=625 n_req=1581 n_rd=4660 n_write=416 bw_util=0.002868
n_activity=34328 dram_eff=0.2957
bk0: 248a 3538585i bk1: 276a 3538267i bk2: 252a 3538643i bk3: 268a 3538457i bk4: 280a 3538293i bk5: 288a 3538105i bk6: 328a 3537765i bk7: 288a 3537858i bk8: 328a 3538140i bk9: 356a 3537834i bk10: 312a 3538157i bk11: 336a 3538049i bk12: 280a 3538573i bk13: 272a 3538398i bk14: 268a 3538649i bk15: 280a 3538341i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00361764

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6746, Miss = 600, Miss_rate = 0.089, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 6582, Miss = 584, Miss_rate = 0.089, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[2]: Access = 6669, Miss = 577, Miss_rate = 0.087, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[3]: Access = 6461, Miss = 560, Miss_rate = 0.087, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[4]: Access = 6773, Miss = 589, Miss_rate = 0.087, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[5]: Access = 6745, Miss = 583, Miss_rate = 0.086, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[6]: Access = 6578, Miss = 597, Miss_rate = 0.091, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 6858, Miss = 593, Miss_rate = 0.086, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[8]: Access = 6733, Miss = 580, Miss_rate = 0.086, Pending_hits = 584, Reservation_fails = 0
L2_cache_bank[9]: Access = 6644, Miss = 575, Miss_rate = 0.087, Pending_hits = 580, Reservation_fails = 0
L2_cache_bank[10]: Access = 6886, Miss = 623, Miss_rate = 0.090, Pending_hits = 560, Reservation_fails = 0
L2_cache_bank[11]: Access = 6654, Miss = 581, Miss_rate = 0.087, Pending_hits = 584, Reservation_fails = 0
L2_cache_bank[12]: Access = 6861, Miss = 614, Miss_rate = 0.089, Pending_hits = 578, Reservation_fails = 0
L2_cache_bank[13]: Access = 6689, Miss = 604, Miss_rate = 0.090, Pending_hits = 566, Reservation_fails = 0
L2_cache_bank[14]: Access = 6618, Miss = 584, Miss_rate = 0.088, Pending_hits = 559, Reservation_fails = 0
L2_cache_bank[15]: Access = 6563, Miss = 582, Miss_rate = 0.089, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[16]: Access = 11663, Miss = 582, Miss_rate = 0.050, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[17]: Access = 6549, Miss = 588, Miss_rate = 0.090, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 6485, Miss = 573, Miss_rate = 0.088, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[19]: Access = 6429, Miss = 577, Miss_rate = 0.090, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[20]: Access = 6664, Miss = 574, Miss_rate = 0.086, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[21]: Access = 6718, Miss = 591, Miss_rate = 0.088, Pending_hits = 558, Reservation_fails = 0
L2_total_cache_accesses = 151568
L2_total_cache_misses = 12911
L2_total_cache_miss_rate = 0.0852
L2_total_cache_pending_hits = 12321
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 97018
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12156
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8454
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 29277
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4450
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 117628
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 33744
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=270623
icnt_total_pkts_simt_to_mem=185312
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 64.9383
	minimum = 6
	maximum = 579
Network latency average = 36.2653
	minimum = 6
	maximum = 364
Slowest packet = 258494
Flit latency average = 41.0619
	minimum = 6
	maximum = 363
Slowest flit = 416755
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0614744
	minimum = 0.0487583 (at node 4)
	maximum = 0.31051 (at node 44)
Accepted packet rate average = 0.0614744
	minimum = 0.0487583 (at node 4)
	maximum = 0.31051 (at node 44)
Injected flit rate average = 0.0922116
	minimum = 0.0809181 (at node 4)
	maximum = 0.334565 (at node 44)
Accepted flit rate average= 0.0922116
	minimum = 0.0653569 (at node 4)
	maximum = 0.596966 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.9505 (10 samples)
	minimum = 6 (10 samples)
	maximum = 135.6 (10 samples)
Network latency average = 11.9813 (10 samples)
	minimum = 6 (10 samples)
	maximum = 91.2 (10 samples)
Flit latency average = 12.2263 (10 samples)
	minimum = 6 (10 samples)
	maximum = 90.4 (10 samples)
Fragmentation average = 0 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0 (10 samples)
Injected packet rate average = 0.0266064 (10 samples)
	minimum = 0.021855 (10 samples)
	maximum = 0.0682004 (10 samples)
Accepted packet rate average = 0.0266064 (10 samples)
	minimum = 0.021855 (10 samples)
	maximum = 0.0682004 (10 samples)
Injected flit rate average = 0.039953 (10 samples)
	minimum = 0.0265862 (10 samples)
	maximum = 0.0925897 (10 samples)
Accepted flit rate average = 0.039953 (10 samples)
	minimum = 0.0303462 (10 samples)
	maximum = 0.119089 (10 samples)
Injected packet size average = 1.50163 (10 samples)
Accepted packet size average = 1.50163 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 31 min, 25 sec (1885 sec)
gpgpu_simulation_rate = 25103 (inst/sec)
gpgpu_simulation_rate = 2202 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 787507
gpu_sim_insn = 5750033
gpu_ipc =       7.3016
gpu_tot_sim_cycle = 5165592
gpu_tot_sim_insn = 53070650
gpu_tot_ipc =      10.2739
gpu_tot_issued_cta = 5621
max_total_param_size = 0
gpu_stall_dramfull = 575
gpu_stall_icnt2sh    = 21075
partiton_reqs_in_parallel = 17324778
partiton_reqs_in_parallel_total    = 41943659
partiton_level_parallism =      21.9995
partiton_level_parallism_total  =      11.4737
partiton_reqs_in_parallel_util = 17324778
partiton_reqs_in_parallel_util_total    = 41943659
gpu_sim_cycle_parition_util = 787507
gpu_tot_sim_cycle_parition_util    = 1906539
partiton_level_parallism_util =      21.9995
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 218704
partiton_replys_in_parallel_total    = 151568
L2_BW  =      26.3231 GB/Sec
L2_BW_total  =       6.7942 GB/Sec
gpu_total_sim_rate=18569

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1401869
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0039
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 547792
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0033
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 546000
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1396373
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 547792
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1401869
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1939, 2211, 1712, 1758, 1545, 1914, 2444, 2551, 2228, 1825, 2163, 2095, 1741, 2394, 1970, 2591, 2014, 1430, 1842, 1800, 1552, 1958, 1999, 1522, 1449, 1312, 1429, 1957, 1512, 1445, 1883, 2090, 1513, 1410, 1373, 1332, 1440, 1766, 1927, 1918, 1384, 1708, 1923, 1890, 1641, 1972, 1321, 1057, 2133, 1597, 1240, 1423, 1880, 1569, 1556, 1519, 1211, 1540, 1453, 1478, 1052, 1377, 1390, 1301, 
gpgpu_n_tot_thrd_icount = 83218880
gpgpu_n_tot_w_icount = 2600590
gpgpu_n_stall_shd_mem = 158043
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 275821
gpgpu_n_mem_write_global = 94255
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 3075588
gpgpu_n_store_insn = 100960
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 17529344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 151740
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1417
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:419397	W0_Idle:82311445	W0_Scoreboard:61903007	W1:720464	W2:137593	W3:23073	W4:2896	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1716564
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2206568 {8:275821,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3770200 {40:94255,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 11798888 {40:265690,72:3227,136:6904,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 754040 {8:94255,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 336 
maxdqlatency = 0 
maxmflatency = 267132 
averagemflatency = 1340 
max_icnt2mem_latency = 266880 
max_icnt2sh_latency = 5165554 
mrq_lat_table:23912 	511 	653 	7378 	1974 	1200 	739 	341 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	336909 	24403 	108 	1 	952 	154 	2814 	1708 	598 	1153 	1300 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	8 	284701 	13606 	3787 	5506 	51854 	2005 	93 	29 	0 	957 	155 	2808 	1708 	598 	1153 	1300 	4 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	243393 	25618 	6440 	398 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	33178 	60511 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1143 	86 	10 	9 	11 	19 	27 	27 	18 	13 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    228805    263639    478896    403510    184656    184659    468563    198350    278201    431495    332834    513748    226580    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    202531    263728    219296    180819    144600    184162    246719    496733    164840    164843    212028    746041 
dram[2]:    428347    183504    260748    336633    184709    184714    266664    216360    201838    275627    201991    201344    168214    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    184202    306908    271712    301586    184663    184670    181522    293141    349571    145314    289887    446124    381675    164844    252585    215109 
dram[5]:    237690    203007    376647    458191    358050    336072    144263    387904    402845    267494    184045    216411    196814    265856    471366    264338 
dram[6]:    183490    307636    308929    184152    268224    329934    301590    233602    254644    387833    200427    251938    421221    363717    183307    289203 
dram[7]:    477618    183499    206112    184209    184694    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    183492    192532    211781    184123    171335    267354    164220    242851    198246    579987    584718    248614    166407    250109    278163    257969 
dram[9]:    183500    210163    160792    184165    335491    471074    291452    164205    516484    496384    201740    503333    164840    496868    493711    210553 
dram[10]:    443420    183504    249074    222505    416755    184683    246211    289556    276797    290418    175851    281505    147538    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.289157  2.233333  2.309524  2.385542  2.367816  2.067961  2.040000  2.333333  2.202128  2.145631  2.204082  2.336735  2.282609  2.482759  2.414634  2.750000 
dram[1]:  2.157895  2.377778  2.162791  2.177778  2.352941  2.393258  2.410256  2.386364  2.104762  2.347368  2.393258  2.411111  2.447368  2.344445  3.059701  2.379310 
dram[2]:  2.100000  2.575000  2.117647  2.110000  2.388235  2.186275  2.258065  2.447059  2.395604  2.190909  2.244681  2.225490  2.290698  2.662500  2.488095  2.512500 
dram[3]:  2.280000  2.280488  2.311828  1.883495  2.104762  2.177778  2.355556  2.063830  2.381443  2.230000  2.395833  2.417583  2.531646  2.551282  2.437500  2.650000 
dram[4]:  2.255814  2.192308  2.108696  2.215909  2.353658  2.217391  2.326087  2.241758  2.333333  2.321839  2.170213  2.441860  2.905406  2.400000  2.443182  2.445652 
dram[5]:  2.385542  2.264368  2.094737  2.423529  2.336957  2.206522  2.193182  2.161290  2.323232  2.224490  2.500000  2.322581  2.409091  2.516484  2.421687  2.658823 
dram[6]:  2.376344  2.225490  2.239130  2.121212  2.191011  2.125000  2.400000  2.202020  2.254902  2.425532  2.310000  2.260000  2.360465  2.670732  2.435294  2.443182 
dram[7]:  2.200000  2.200000  2.111111  2.191489  2.076190  2.393258  2.300000  2.263736  2.224490  2.372340  2.382022  2.310000  2.292135  2.734940  2.494118  2.402439 
dram[8]:  2.163043  2.356322  2.168317  2.341463  2.230000  2.212766  2.397727  2.173469  2.393617  2.149533  2.245098  2.440476  2.444444  2.344445  2.465116  2.540540 
dram[9]:  2.273809  2.200000  2.063830  2.152941  2.056075  2.087379  2.662500  2.406977  2.157895  2.148515  2.358696  2.488095  2.472528  2.336842  2.415730  2.581395 
dram[10]:  2.487180  2.111111  2.265060  2.082474  2.284091  2.223529  2.258065  2.413793  2.104762  2.311828  2.260870  2.318681  2.732394  2.609756  2.459770  2.537500 
average row locality = 36746/15874 = 2.314854
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       142       150       143       147       151       155       149       152       153       157       157       166       157       158       146       155 
dram[1]:       153       164       141       147       150       161       138       155       159       163       157       159       137       154       155       149 
dram[2]:       161       157       138       157       152       167       157       158       153       173       157       167       144       159       157       153 
dram[3]:       173       140       165       147       168       144       160       141       166       165       170       160       148       146       142       158 
dram[4]:       148       129       147       151       141       157       158       148       142       148       151       153       160       150       160       168 
dram[5]:       150       151       148       157       162       151       143       153       169       159       161       154       155       169       151       170 
dram[6]:       170       170       157       159       141       138       171       164       166       166       170       165       151       161       150       159 
dram[7]:       141       148       141       156       163       158       154       156       162       165       158       168       152       168       158       147 
dram[8]:       151       157       166       145       168       156       156       159       169       166       163       150       159       155       156       140 
dram[9]:       147       149       147       135       163       163       159       153       146       156       161       154       164       164       161       161 
dram[10]:       147       144       141       152       148       139       159       160       162       159       152       156       145       156       157       149 
total reads: 27275
bank skew: 173/129 = 1.34
chip skew: 2558/2411 = 1.06
number of total write accesses:
dram[0]:        48        51        51        51        55        58        55        51        54        64        59        63        53        58        52        54 
dram[1]:        52        50        45        49        50        52        50        55        62        60        56        58        49        57        50        58 
dram[2]:        49        49        42        54        51        56        53        50        65        68        54        60        53        54        52        48 
dram[3]:        55        47        50        47        53        52        52        53        65        58        60        60        52        53        53        54 
dram[4]:        46        42        47        44        52        47        56        56        54        54        53        57        55        54        55        57 
dram[5]:        48        46        51        49        53        52        50        48        61        59        59        62        57        60        50        56 
dram[6]:        51        57        49        51        54        49        57        54        64        62        61        61        52        58        57        56 
dram[7]:        46        50        49        50        55        55        53        50        56        58        54        63        52        59        54        50 
dram[8]:        48        48        53        47        55        52        55        54        56        64        66        55        61        56        56        48 
dram[9]:        44        49        47        48        57        52        54        54        59        61        56        55        61        58        54        61 
dram[10]:        47        46        47        50        53        50        51        50        59        56        56        55        49        58        57        54 
total reads: 9471
bank skew: 68/42 = 1.62
chip skew: 893/829 = 1.08
average mf latency per bank:
dram[0]:      16465     13710      6500     10465      8034     11688     14461     11627     15059      9231     16061     14796     17412     17400     17665     14257
dram[1]:      12861     14353     11646     13335     10344     13685      6170     13727     14296     11083     13573     12444     13591     14890     12436     13274
dram[2]:      11841     13232     11645     12073     14520     18350     12109     17708     13096     12433     13084     15163     13341     16673     14272     13757
dram[3]:      16285     10855     14922      9643     16314     14188     11113     12981     10511     12572      9796     12461     13519     16630     12726     14338
dram[4]:      10550     14449      9980     12240     10499     11227     13778     13272     10333     10860     14194     16615     22766     15538     15569     18617
dram[5]:      14052     15189     11253      6615     10133     12251     14841     12744     13422      9985     10438     14462     12939     14075     11161     13815
dram[6]:      16212     11992     11120     12362      8232     11751     13144     12393     16001     14641     11870     13834     15356     17303     16485     14974
dram[7]:      14062     11296      8666      8707      8952      9612     13168     14736     12837     10914     17486     14719     15962     18842     15441     16559
dram[8]:      10119     12489     11911     10902     16385     14907     15909     13028     15135      9025     13144     12095     20537     16662     15809     13274
dram[9]:      16153     11047      9900     14820     13023     13487     12237     19142     13823     17081     15117     12488     17089     17113     14578     14605
dram[10]:      11982     12227     10976     12862      9966     12783     14022     14671     13224     15204     13704     13182     13760     16453     16751     17477
maximum mf latency per bank:
dram[0]:     230680    185283    185238    185291    260397    260353    260301    260430    260390    166213    185285    185120    185245    185319    185311    185123
dram[1]:     185350    185369    185364    185276    260257    185319    185110    260395    260382    185010    248804    185218    185134    185295    185312    185316
dram[2]:     185232    185361    213550    185369    260364    260332    185230    260326    185346    185183    185226    185192    185297    185330    185267    230279
dram[3]:     257915    185393    166286    185440    260385    185274    260405    260350    185133    185063    185162    185159    185261    208804    185267    185151
dram[4]:     185329    185304    240381    185230    185312    260415    260381    185242    185223    185163    185194    185297    185253    185302    185283    185229
dram[5]:     185320    185327    185334    166232    260297    260444    260424    260394    185244    185201    185298    185189    185186    185119    185363    185156
dram[6]:     185310    185362    185346    213540    260354    260441    260361    260398    185346    267067    185182    185149    185248    185265    185375    185137
dram[7]:     185151    185252    166081    185302    260340    185396    267107    185403    260343    260442    185231    248157    185230    185301    185280    257910
dram[8]:     185100    185298    185298    185323    260470    260298    260390    260400    260304    267132    185406    165875    185345    185316    248288    185245
dram[9]:     165719    185535    185346    185379    260426    260363    260429    260426    266891    260375    185309    185193    185585    185076    185209    185257
dram[10]:     185356    165727    185255    258751    260294    260286    260352    260346    260355    260345    185303    185118    165656    185213    185181    185067
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5002435 n_nop=4988638 n_act=1448 n_pre=1432 n_req=3315 n_rd=9752 n_write=1165 bw_util=0.004365
n_activity=64520 dram_eff=0.3384
bk0: 568a 4997821i bk1: 600a 4996964i bk2: 572a 4997052i bk3: 588a 4997227i bk4: 604a 4997570i bk5: 620a 4996449i bk6: 596a 4997140i bk7: 608a 4997146i bk8: 612a 4996894i bk9: 628a 4996446i bk10: 628a 4996485i bk11: 664a 4996315i bk12: 628a 4996615i bk13: 632a 4996966i bk14: 584a 4997755i bk15: 620a 4997590i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.0101341
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5002435 n_nop=4988742 n_act=1400 n_pre=1384 n_req=3295 n_rd=9768 n_write=1141 bw_util=0.004361
n_activity=63451 dram_eff=0.3439
bk0: 612a 4997258i bk1: 656a 4996956i bk2: 564a 4997030i bk3: 588a 4996577i bk4: 600a 4997409i bk5: 644a 4996527i bk6: 552a 4997701i bk7: 620a 4996609i bk8: 636a 4995862i bk9: 652a 4996429i bk10: 628a 4996973i bk11: 636a 4996318i bk12: 548a 4997703i bk13: 616a 4996673i bk14: 620a 4998119i bk15: 596a 4997237i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.0105397
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5002435 n_nop=4988369 n_act=1457 n_pre=1441 n_req=3368 n_rd=10040 n_write=1128 bw_util=0.004465
n_activity=65613 dram_eff=0.3404
bk0: 644a 4996879i bk1: 628a 4997180i bk2: 552a 4997514i bk3: 628a 4996476i bk4: 608a 4997290i bk5: 668a 4996230i bk6: 628a 4997121i bk7: 632a 4996827i bk8: 612a 4996569i bk9: 692a 4995620i bk10: 628a 4996870i bk11: 668a 4995974i bk12: 576a 4997457i bk13: 636a 4997510i bk14: 628a 4997548i bk15: 612a 4997527i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.0117371
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5002435 n_nop=4988420 n_act=1458 n_pre=1442 n_req=3357 n_rd=9972 n_write=1143 bw_util=0.004444
n_activity=66218 dram_eff=0.3357
bk0: 692a 4996037i bk1: 560a 4997098i bk2: 660a 4996716i bk3: 588a 4996718i bk4: 672a 4996954i bk5: 576a 4997077i bk6: 640a 4996995i bk7: 564a 4996866i bk8: 664a 4996000i bk9: 660a 4995838i bk10: 680a 4996105i bk11: 640a 4996248i bk12: 592a 4997541i bk13: 584a 4997162i bk14: 568a 4997807i bk15: 632a 4997252i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.0108043
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5002435 n_nop=4988977 n_act=1391 n_pre=1375 n_req=3240 n_rd=9644 n_write=1048 bw_util=0.004275
n_activity=63733 dram_eff=0.3355
bk0: 592a 4997101i bk1: 516a 4997970i bk2: 588a 4997482i bk3: 604a 4997306i bk4: 564a 4997537i bk5: 628a 4997374i bk6: 632a 4996788i bk7: 592a 4996500i bk8: 568a 4997622i bk9: 592a 4997197i bk10: 604a 4997512i bk11: 612a 4997011i bk12: 640a 4997477i bk13: 600a 4997175i bk14: 640a 4997448i bk15: 672a 4996662i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.00873694
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5002435 n_nop=4988431 n_act=1440 n_pre=1424 n_req=3364 n_rd=10012 n_write=1128 bw_util=0.004454
n_activity=65415 dram_eff=0.3406
bk0: 600a 4997548i bk1: 604a 4997255i bk2: 592a 4997202i bk3: 628a 4997176i bk4: 648a 4997017i bk5: 604a 4997275i bk6: 572a 4997058i bk7: 612a 4996869i bk8: 676a 4996321i bk9: 636a 4996231i bk10: 644a 4996984i bk11: 616a 4996082i bk12: 620a 4996674i bk13: 676a 4996360i bk14: 604a 4997009i bk15: 680a 4996857i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=0.0113045
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5002435 n_nop=4988011 n_act=1494 n_pre=1478 n_req=3451 n_rd=10232 n_write=1220 bw_util=0.004579
n_activity=67565 dram_eff=0.339
bk0: 680a 4996494i bk1: 680a 4995638i bk2: 628a 4996596i bk3: 636a 4996011i bk4: 564a 4997300i bk5: 552a 4997633i bk6: 684a 4996176i bk7: 656a 4996827i bk8: 664a 4996105i bk9: 664a 4995685i bk10: 680a 4996279i bk11: 660a 4996107i bk12: 604a 4997560i bk13: 644a 4996971i bk14: 600a 4996865i bk15: 636a 4996370i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.0115918
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5002435 n_nop=4988433 n_act=1454 n_pre=1438 n_req=3349 n_rd=9980 n_write=1130 bw_util=0.004442
n_activity=63972 dram_eff=0.3473
bk0: 564a 4997429i bk1: 592a 4997110i bk2: 564a 4997524i bk3: 624a 4997053i bk4: 652a 4997012i bk5: 632a 4997279i bk6: 616a 4997383i bk7: 624a 4996846i bk8: 648a 4996446i bk9: 660a 4996692i bk10: 632a 4997186i bk11: 672a 4996461i bk12: 608a 4996970i bk13: 672a 4995768i bk14: 632a 4996972i bk15: 588a 4997175i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.00947878
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5002435 n_nop=4988281 n_act=1469 n_pre=1453 n_req=3390 n_rd=10064 n_write=1168 bw_util=0.004491
n_activity=65787 dram_eff=0.3415
bk0: 604a 4997126i bk1: 628a 4997423i bk2: 664a 4996130i bk3: 580a 4996943i bk4: 672a 4996739i bk5: 624a 4996514i bk6: 624a 4997190i bk7: 636a 4996354i bk8: 676a 4996936i bk9: 664a 4996350i bk10: 652a 4996468i bk11: 600a 4997402i bk12: 636a 4996741i bk13: 620a 4996672i bk14: 624a 4997139i bk15: 560a 4997397i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.0108585
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5002435 n_nop=4988449 n_act=1462 n_pre=1446 n_req=3353 n_rd=9932 n_write=1146 bw_util=0.004429
n_activity=64856 dram_eff=0.3416
bk0: 588a 4997534i bk1: 596a 4996953i bk2: 588a 4997518i bk3: 540a 4997234i bk4: 652a 4996733i bk5: 652a 4996844i bk6: 636a 4997104i bk7: 612a 4996983i bk8: 584a 4996838i bk9: 624a 4996388i bk10: 644a 4996819i bk11: 616a 4996761i bk12: 656a 4996483i bk13: 656a 4996171i bk14: 644a 4997038i bk15: 644a 4996893i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=0.0112861
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5002435 n_nop=4988874 n_act=1402 n_pre=1386 n_req=3264 n_rd=9704 n_write=1069 bw_util=0.004307
n_activity=63339 dram_eff=0.3402
bk0: 588a 4997497i bk1: 576a 4997551i bk2: 564a 4997799i bk3: 608a 4997045i bk4: 592a 4997612i bk5: 556a 4997432i bk6: 636a 4997107i bk7: 640a 4997003i bk8: 648a 4996149i bk9: 636a 4997088i bk10: 608a 4997218i bk11: 624a 4996848i bk12: 580a 4997785i bk13: 624a 4997222i bk14: 628a 4997093i bk15: 596a 4997503i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.00909757

========= L2 cache stats =========
L2_cache_bank[0]: Access = 16317, Miss = 1198, Miss_rate = 0.073, Pending_hits = 612, Reservation_fails = 0
L2_cache_bank[1]: Access = 16506, Miss = 1240, Miss_rate = 0.075, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[2]: Access = 16389, Miss = 1190, Miss_rate = 0.073, Pending_hits = 569, Reservation_fails = 0
L2_cache_bank[3]: Access = 16534, Miss = 1252, Miss_rate = 0.076, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[4]: Access = 16391, Miss = 1219, Miss_rate = 0.074, Pending_hits = 576, Reservation_fails = 0
L2_cache_bank[5]: Access = 16844, Miss = 1291, Miss_rate = 0.077, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[6]: Access = 17014, Miss = 1292, Miss_rate = 0.076, Pending_hits = 594, Reservation_fails = 0
L2_cache_bank[7]: Access = 16424, Miss = 1201, Miss_rate = 0.073, Pending_hits = 571, Reservation_fails = 0
L2_cache_bank[8]: Access = 16401, Miss = 1207, Miss_rate = 0.074, Pending_hits = 600, Reservation_fails = 0
L2_cache_bank[9]: Access = 16510, Miss = 1204, Miss_rate = 0.073, Pending_hits = 594, Reservation_fails = 0
L2_cache_bank[10]: Access = 16697, Miss = 1239, Miss_rate = 0.074, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[11]: Access = 16975, Miss = 1264, Miss_rate = 0.074, Pending_hits = 609, Reservation_fails = 0
L2_cache_bank[12]: Access = 16863, Miss = 1276, Miss_rate = 0.076, Pending_hits = 607, Reservation_fails = 0
L2_cache_bank[13]: Access = 16931, Miss = 1282, Miss_rate = 0.076, Pending_hits = 592, Reservation_fails = 0
L2_cache_bank[14]: Access = 16578, Miss = 1229, Miss_rate = 0.074, Pending_hits = 587, Reservation_fails = 0
L2_cache_bank[15]: Access = 16670, Miss = 1266, Miss_rate = 0.076, Pending_hits = 585, Reservation_fails = 0
L2_cache_bank[16]: Access = 22051, Miss = 1288, Miss_rate = 0.058, Pending_hits = 585, Reservation_fails = 0
L2_cache_bank[17]: Access = 16380, Miss = 1228, Miss_rate = 0.075, Pending_hits = 570, Reservation_fails = 0
L2_cache_bank[18]: Access = 16627, Miss = 1248, Miss_rate = 0.075, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[19]: Access = 16195, Miss = 1235, Miss_rate = 0.076, Pending_hits = 574, Reservation_fails = 0
L2_cache_bank[20]: Access = 16350, Miss = 1211, Miss_rate = 0.074, Pending_hits = 571, Reservation_fails = 0
L2_cache_bank[21]: Access = 16625, Miss = 1215, Miss_rate = 0.073, Pending_hits = 582, Reservation_fails = 0
L2_total_cache_accesses = 370272
L2_total_cache_misses = 27275
L2_total_cache_miss_rate = 0.0737
L2_total_cache_pending_hits = 12874
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 244293
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12657
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18871
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 85789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 69
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8397
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 275821
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 94255
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=670760
icnt_total_pkts_simt_to_mem=464527
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.71785
	minimum = 6
	maximum = 176
Network latency average = 8.4343
	minimum = 6
	maximum = 176
Slowest packet = 550941
Flit latency average = 7.90057
	minimum = 6
	maximum = 176
Slowest flit = 840642
Fragmentation average = 9.14478e-06
	minimum = 0
	maximum = 1
Injected packet rate average = 0.00555434
	minimum = 0.00432886 (at node 4)
	maximum = 0.00662598 (at node 34)
Accepted packet rate average = 0.00555434
	minimum = 0.00432886 (at node 4)
	maximum = 0.00662598 (at node 34)
Injected flit rate average = 0.00862663
	minimum = 0.0055225 (at node 4)
	maximum = 0.0123313 (at node 34)
Accepted flit rate average= 0.00862663
	minimum = 0.00781962 (at node 28)
	maximum = 0.0105809 (at node 2)
Injected packet length average = 1.55313
Accepted packet length average = 1.55313
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.293 (11 samples)
	minimum = 6 (11 samples)
	maximum = 139.273 (11 samples)
Network latency average = 11.6589 (11 samples)
	minimum = 6 (11 samples)
	maximum = 98.9091 (11 samples)
Flit latency average = 11.833 (11 samples)
	minimum = 6 (11 samples)
	maximum = 98.1818 (11 samples)
Fragmentation average = 8.31344e-07 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.0909091 (11 samples)
Injected packet rate average = 0.0246926 (11 samples)
	minimum = 0.0202617 (11 samples)
	maximum = 0.0626027 (11 samples)
Accepted packet rate average = 0.0246926 (11 samples)
	minimum = 0.0202617 (11 samples)
	maximum = 0.0626027 (11 samples)
Injected flit rate average = 0.0371051 (11 samples)
	minimum = 0.0246713 (11 samples)
	maximum = 0.0852935 (11 samples)
Accepted flit rate average = 0.0371051 (11 samples)
	minimum = 0.0282984 (11 samples)
	maximum = 0.109225 (11 samples)
Injected packet size average = 1.50268 (11 samples)
Accepted packet size average = 1.50268 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 47 min, 38 sec (2858 sec)
gpgpu_simulation_rate = 18569 (inst/sec)
gpgpu_simulation_rate = 1807 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 14761
gpu_sim_insn = 4715414
gpu_ipc =     319.4508
gpu_tot_sim_cycle = 5402503
gpu_tot_sim_insn = 57786064
gpu_tot_ipc =      10.6962
gpu_tot_issued_cta = 6132
max_total_param_size = 0
gpu_stall_dramfull = 711
gpu_stall_icnt2sh    = 21252
partiton_reqs_in_parallel = 324606
partiton_reqs_in_parallel_total    = 59268437
partiton_level_parallism =      21.9908
partiton_level_parallism_total  =      11.0306
partiton_reqs_in_parallel_util = 324606
partiton_reqs_in_parallel_util_total    = 59268437
gpu_sim_cycle_parition_util = 14761
gpu_tot_sim_cycle_parition_util    = 2694046
partiton_level_parallism_util =      21.9908
partiton_level_parallism_util_total  =      21.9997
partiton_replys_in_parallel = 39739
partiton_replys_in_parallel_total    = 370272
L2_BW  =     255.1739 GB/Sec
L2_BW_total  =       7.1934 GB/Sec
gpu_total_sim_rate=19803

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1523074
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0036
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 588672
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0030
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 586880
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1517578
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 588672
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1523074
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2119, 2391, 1877, 1938, 1725, 2094, 2624, 2731, 2408, 2005, 2343, 2275, 1921, 2574, 2150, 2756, 2194, 1610, 2022, 1965, 1732, 2123, 2179, 1702, 1629, 1492, 1579, 2137, 1692, 1625, 2063, 2270, 1642, 1554, 1517, 1461, 1584, 1910, 2071, 2062, 1528, 1837, 2052, 2034, 1785, 2116, 1465, 1201, 2277, 1741, 1384, 1552, 2024, 1713, 1685, 1663, 1355, 1669, 1597, 1622, 1196, 1521, 1534, 1445, 
gpgpu_n_tot_thrd_icount = 90705280
gpgpu_n_tot_w_icount = 2834540
gpgpu_n_stall_shd_mem = 452926
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 283992
gpgpu_n_mem_write_global = 125823
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 3337032
gpgpu_n_store_insn = 208404
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 18837504
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 446302
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1738
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:914632	W0_Idle:82385131	W0_Scoreboard:61960357	W1:730221	W2:156150	W3:44314	W4:19336	W5:11264	W6:5808	W7:2431	W8:1034	W9:209	W10:44	W11:33	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1863696
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2271936 {8:283992,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5032920 {40:125823,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 12125728 {40:273861,72:3227,136:6904,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1006584 {8:125823,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 336 
maxdqlatency = 0 
maxmflatency = 267132 
averagemflatency = 1230 
max_icnt2mem_latency = 266880 
max_icnt2sh_latency = 5402502 
mrq_lat_table:24565 	521 	714 	7580 	2114 	1335 	883 	375 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	372062 	28903 	177 	18 	952 	154 	2814 	1708 	598 	1153 	1300 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	8 	288456 	14970 	5102 	13318 	73229 	5877 	283 	79 	6 	957 	155 	2808 	1708 	598 	1153 	1300 	4 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	250796 	26375 	6451 	398 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	33178 	92079 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1171 	87 	10 	9 	11 	19 	27 	27 	18 	13 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        23        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        30        16        23        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        18        27        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        20        20        16        16        16        18        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        18        16        16        82        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    228805    263639    478896    403510    184656    184659    468563    198350    278201    431495    332834    513748    226580    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    202531    263728    219296    180819    144600    184162    246719    496733    164840    164843    212028    746041 
dram[2]:    428347    183504    260748    336633    184709    184714    266664    216360    201838    275627    201991    201344    168214    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    184202    306908    271712    301586    184663    184670    181522    293141    349571    145314    289887    446124    381675    164844    252585    215109 
dram[5]:    237690    203007    376647    458191    358050    336072    144263    387904    402845    267494    184045    216411    196814    265856    471366    264338 
dram[6]:    183490    307636    308929    184152    268224    329934    301590    233602    254644    387833    200427    251938    421221    363717    183307    289203 
dram[7]:    477618    183499    206112    184209    184694    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    183492    192532    211781    184123    171335    267354    164220    242851    198246    579987    584718    248614    166407    250109    278163    257969 
dram[9]:    183500    210163    160792    184165    335491    471074    291452    164205    516484    496384    201740    503333    164840    496868    493711    210553 
dram[10]:    443420    183504    249074    222505    416755    184683    246211    289556    276797    290418    175851    281505    147538    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.289157  2.266667  2.279070  2.369048  2.367816  2.067961  2.040000  2.333333  2.329787  2.278846  2.323232  2.575758  2.311828  2.613636  2.421687  2.753247 
dram[1]:  2.166667  2.362637  2.162791  2.177778  2.352941  2.393258  2.392405  2.386364  2.289720  2.589474  2.510870  2.615385  2.443038  2.434783  3.058824  2.436782 
dram[2]:  2.100000  2.567901  2.117647  2.099010  2.388235  2.174757  2.244681  2.447059  2.586957  2.427273  2.381443  2.446602  2.441860  2.850000  2.494118  2.512500 
dram[3]:  2.280000  2.280488  2.311828  1.893204  2.104762  2.177778  2.355556  2.052632  2.646465  2.326733  2.574257  2.652174  2.670886  2.658228  2.444444  2.687500 
dram[4]:  2.235955  2.192308  2.108696  2.215909  2.353658  2.217391  2.326087  2.228261  2.488372  2.494253  2.268041  2.678161  3.040000  2.476744  2.438202  2.483871 
dram[5]:  2.385542  2.272727  2.094737  2.406977  2.322581  2.193548  2.179775  2.148936  2.540000  2.333333  2.677778  2.572917  2.528090  2.597826  2.428571  2.662791 
dram[6]:  2.425532  2.271845  2.239130  2.121212  2.191011  2.112360  2.400000  2.202020  2.413461  2.577320  2.514563  2.446602  2.402299  2.855422  2.430233  2.483146 
dram[7]:  2.223529  2.186813  2.111111  2.191489  2.076190  2.393258  2.300000  2.263736  2.343434  2.526316  2.505618  2.560000  2.344445  2.903615  2.488372  2.397590 
dram[8]:  2.163043  2.370786  2.168317  2.341463  2.217822  2.212766  2.409091  2.173469  2.547369  2.284404  2.470588  2.600000  3.468085  2.462366  2.488636  2.540540 
dram[9]:  2.273809  2.215054  2.063830  2.152941  2.056075  2.076923  2.621951  2.390805  2.354167  2.303921  2.452631  2.611765  2.553191  2.428571  2.444444  2.586207 
dram[10]:  2.512820  2.111111  2.265060  2.082474  2.269663  2.223529  2.258065  2.413793  2.273585  2.468085  2.400000  2.500000  2.805556  2.686747  2.465909  2.530864 
average row locality = 38125/16024 = 2.379244
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       142       151       143       147       151       155       149       152       157       162       162       175       159       163       147       156 
dram[1]:       154       164       141       147       150       161       138       155       168       171       164       167       139       158       156       151 
dram[2]:       161       157       138       157       152       167       157       158       160       182       164       176       148       164       158       153 
dram[3]:       173       140       165       147       168       144       160       141       176       169       181       169       152       150       143       159 
dram[4]:       149       129       147       151       141       157       158       148       148       153       156       161       164       153       161       170 
dram[5]:       150       152       148       157       162       151       143       153       177       164       168       165       160       173       152       171 
dram[6]:       173       172       157       159       141       138       171       164       173       173       180       175       153       167       151       161 
dram[7]:       142       148       141       156       163       158       154       156       167       171       163       178       155       173       159       148 
dram[8]:       151       159       166       145       168       156       156       159       175       172       173       156       166       161       158       140 
dram[9]:       147       151       147       135       163       163       159       153       153       162       167       159       169       169       163       162 
dram[10]:       147       144       141       152       148       139       159       160       169       165       159       163       148       159       158       150 
total reads: 27720
bank skew: 182/129 = 1.41
chip skew: 2608/2446 = 1.07
number of total write accesses:
dram[0]:        48        53        53        52        55        58        55        51        62        75        68        80        56        67        54        56 
dram[1]:        54        51        45        49        50        52        51        55        77        75        67        71        54        66        52        61 
dram[2]:        49        51        42        55        51        57        54        50        78        85        67        76        62        64        54        48 
dram[3]:        55        47        50        48        53        52        52        54        86        66        79        75        59        60        55        56 
dram[4]:        50        42        47        44        52        47        56        57        66        64        64        72        64        60        56        61 
dram[5]:        48        48        51        50        54        53        51        49        77        67        73        82        65        66        52        58 
dram[6]:        55        62        49        51        54        50        57        54        78        77        79        77        56        70        58        60 
dram[7]:        47        51        49        50        55        55        53        50        65        69        60        78        56        68        55        51 
dram[8]:        48        52        53        47        56        52        56        54        67        77        79        65       160        68        61        48 
dram[9]:        44        55        47        48        57        53        56        55        73        73        66        63        71        69        57        63 
dram[10]:        49        46        47        50        54        50        51        50        72        67        69        67        54        64        59        55 
total reads: 10405
bank skew: 160/42 = 3.81
chip skew: 1043/902 = 1.16
average mf latency per bank:
dram[0]:      16595     13630      6554     10529      8190     11843     14634     11802     14443      8795     15296     13482     17178     16507     17587     14226
dram[1]:      12799     14403     11772     13457     10507     13836      6322     13898     13080     10238     12727     11554     13288     14189     12433     13138
dram[2]:      11960     13225     11784     12134     14676     18416     12218     17886     12189     11394     12155     13848     12690     15746     14240     13935
dram[3]:      16400     11016     15038      9719     16456     14348     11276     13099      9447     12122      8850     11431     12995     15938     12714     14303
dram[4]:      10429     14611     10097     12361     10665     11384     13947     13377      9675     10313     13378     15184     21633     15064     15595     18296
dram[5]:      14183     15093     11378      6698     10232     12345     14943     12858     12336      9618      9724     12847     12358     13641     11177     13798
dram[6]:      15833     11757     11232     12485      8396     11862     13298     12554     14845     13544     10783     12605     15092     16150     16497     14736
dram[7]:      14057     11369      8797      8834      9102      9763     13358     14918     12270     10339     16847     13481     15625     17918     15478     16582
dram[8]:      10283     12274     12051     11045     16485     15079     16042     13224     14304      8553     12176     11468     19584     15546     15499     13487
dram[9]:      16291     10751     10025     14963     13176     13580     12303     19241     12760     15982     14293     11970     16188     16127     14412     14570
dram[10]:      11996     12365     11112     12987     10096     12972     14200     14841     12323     14297     12718     12302     13403     15952     16688     17486
maximum mf latency per bank:
dram[0]:     230680    185283    185238    185291    260397    260353    260301    260430    260390    166213    185285    185120    185245    185319    185311    185123
dram[1]:     185350    185369    185364    185276    260257    185319    185110    260395    260382    185010    248804    185218    185134    185295    185312    185316
dram[2]:     185232    185361    213550    185369    260364    260332    185230    260326    185346    185183    185226    185192    185297    185330    185267    230279
dram[3]:     257915    185393    166286    185440    260385    185274    260405    260350    185133    185063    185162    185159    185261    208804    185267    185151
dram[4]:     185329    185304    240381    185230    185312    260415    260381    185242    185223    185163    185194    185297    185253    185302    185283    185229
dram[5]:     185320    185327    185334    166232    260297    260444    260424    260394    185244    185201    185298    185189    185186    185119    185363    185156
dram[6]:     185310    185362    185346    213540    260354    260441    260361    260398    185346    267067    185182    185149    185248    185265    185375    185137
dram[7]:     185151    185252    166081    185302    260340    185396    267107    185403    260343    260442    185231    248157    185230    185301    185280    257910
dram[8]:     185100    185298    185298    185323    260470    260298    260390    260400    260304    267132    185406    165875    185345    185316    248288    185245
dram[9]:     165719    185535    185346    185379    260426    260363    260429    260426    266891    260375    185309    185193    185585    185076    185209    185257
dram[10]:     185356    165727    185255    258751    260294    260286    260352    260346    260355    260345    185303    185118    165656    185213    185181    185067
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5029843 n_nop=5015816 n_act=1458 n_pre=1442 n_req=3414 n_rd=9884 n_write=1243 bw_util=0.004424
n_activity=65766 dram_eff=0.3384
bk0: 568a 5025226i bk1: 604a 5024355i bk2: 572a 5024357i bk3: 588a 5024596i bk4: 604a 5024975i bk5: 620a 5023856i bk6: 596a 5024548i bk7: 608a 5024556i bk8: 628a 5024130i bk9: 648a 5023617i bk10: 648a 5023709i bk11: 700a 5023462i bk12: 636a 5023956i bk13: 652a 5024241i bk14: 588a 5025111i bk15: 624a 5024946i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.0104562
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5029843 n_nop=5015857 n_act=1415 n_pre=1399 n_req=3414 n_rd=9936 n_write=1236 bw_util=0.004442
n_activity=65158 dram_eff=0.3429
bk0: 616a 5024625i bk1: 656a 5024311i bk2: 564a 5024436i bk3: 588a 5023983i bk4: 600a 5024819i bk5: 644a 5023938i bk6: 552a 5025083i bk7: 620a 5024018i bk8: 672a 5022850i bk9: 684a 5023502i bk10: 656a 5024183i bk11: 668a 5023528i bk12: 556a 5024995i bk13: 632a 5023935i bk14: 624a 5025460i bk15: 604a 5024594i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.0115795
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5029843 n_nop=5015486 n_act=1467 n_pre=1451 n_req=3495 n_rd=10208 n_write=1231 bw_util=0.004548
n_activity=67056 dram_eff=0.3412
bk0: 644a 5024288i bk1: 628a 5024551i bk2: 552a 5024923i bk3: 628a 5023850i bk4: 608a 5024699i bk5: 668a 5023605i bk6: 628a 5024500i bk7: 632a 5024235i bk8: 640a 5023651i bk9: 728a 5022665i bk10: 656a 5023974i bk11: 704a 5023110i bk12: 592a 5024741i bk13: 656a 5024760i bk14: 632a 5024894i bk15: 612a 5024934i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.0127926
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5029843 n_nop=5015530 n_act=1470 n_pre=1454 n_req=3484 n_rd=10148 n_write=1241 bw_util=0.004529
n_activity=67924 dram_eff=0.3353
bk0: 692a 5023442i bk1: 560a 5024504i bk2: 660a 5024125i bk3: 588a 5024120i bk4: 672a 5024365i bk5: 576a 5024489i bk6: 640a 5024408i bk7: 564a 5024253i bk8: 704a 5022988i bk9: 676a 5023057i bk10: 724a 5023091i bk11: 676a 5023371i bk12: 608a 5024850i bk13: 600a 5024452i bk14: 572a 5025171i bk15: 636a 5024606i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.012196
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5029843 n_nop=5016129 n_act=1405 n_pre=1389 n_req=3348 n_rd=9784 n_write=1136 bw_util=0.004342
n_activity=65141 dram_eff=0.3353
bk0: 596a 5024349i bk1: 516a 5025373i bk2: 588a 5024886i bk3: 604a 5024711i bk4: 564a 5024944i bk5: 628a 5024782i bk6: 632a 5024197i bk7: 592a 5023882i bk8: 592a 5024725i bk9: 612a 5024390i bk10: 624a 5024672i bk11: 644a 5024142i bk12: 656a 5024778i bk13: 612a 5024471i bk14: 644a 5024818i bk15: 680a 5023991i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.00937246
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5029843 n_nop=5015529 n_act=1457 n_pre=1441 n_req=3490 n_rd=10184 n_write=1232 bw_util=0.004539
n_activity=67126 dram_eff=0.3401
bk0: 600a 5024956i bk1: 608a 5024615i bk2: 592a 5024612i bk3: 628a 5024557i bk4: 648a 5024391i bk5: 604a 5024650i bk6: 572a 5024437i bk7: 612a 5024246i bk8: 708a 5023397i bk9: 656a 5023427i bk10: 672a 5024140i bk11: 660a 5023081i bk12: 640a 5023940i bk13: 692a 5023676i bk14: 608a 5024365i bk15: 684a 5024202i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=0.0123119
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5029843 n_nop=5015065 n_act=1512 n_pre=1496 n_req=3595 n_rd=10432 n_write=1338 bw_util=0.00468
n_activity=69532 dram_eff=0.3385
bk0: 692a 5023808i bk1: 688a 5022920i bk2: 628a 5023999i bk3: 636a 5023415i bk4: 564a 5024706i bk5: 552a 5025009i bk6: 684a 5023586i bk7: 656a 5024241i bk8: 692a 5023159i bk9: 692a 5022683i bk10: 720a 5023308i bk11: 700a 5023190i bk12: 612a 5024886i bk13: 668a 5024189i bk14: 604a 5024234i bk15: 644a 5023699i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.0128062
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5029843 n_nop=5015620 n_act=1460 n_pre=1444 n_req=3444 n_rd=10128 n_write=1191 bw_util=0.004501
n_activity=65160 dram_eff=0.3474
bk0: 568a 5024818i bk1: 592a 5024490i bk2: 564a 5024929i bk3: 624a 5024459i bk4: 652a 5024419i bk5: 632a 5024686i bk6: 616a 5024790i bk7: 624a 5024253i bk8: 668a 5023605i bk9: 684a 5023833i bk10: 652a 5024482i bk11: 712a 5023629i bk12: 620a 5024302i bk13: 692a 5023047i bk14: 636a 5024344i bk15: 592a 5024545i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.0100341
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5029843 n_nop=5015287 n_act=1485 n_pre=1469 n_req=3604 n_rd=10244 n_write=1358 bw_util=0.004613
n_activity=67726 dram_eff=0.3426
bk0: 604a 5024531i bk1: 636a 5024727i bk2: 664a 5023536i bk3: 580a 5024351i bk4: 672a 5024120i bk5: 624a 5023922i bk6: 624a 5024592i bk7: 636a 5023764i bk8: 700a 5023909i bk9: 688a 5023295i bk10: 692a 5023705i bk11: 624a 5024651i bk12: 664a 5023655i bk13: 644a 5023853i bk14: 632a 5024446i bk15: 560a 5024797i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.0122517
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5029843 n_nop=5015552 n_act=1483 n_pre=1467 n_req=3472 n_rd=10088 n_write=1253 bw_util=0.004509
n_activity=66514 dram_eff=0.341
bk0: 588a 5024939i bk1: 604a 5024233i bk2: 588a 5024920i bk3: 540a 5024639i bk4: 652a 5024142i bk5: 652a 5024228i bk6: 636a 5024454i bk7: 612a 5024366i bk8: 612a 5023921i bk9: 648a 5023518i bk10: 668a 5023986i bk11: 636a 5024011i bk12: 676a 5023681i bk13: 676a 5023351i bk14: 652a 5024363i bk15: 648a 5024235i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=0.0123531
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5029843 n_nop=5016042 n_act=1413 n_pre=1397 n_req=3365 n_rd=9844 n_write=1147 bw_util=0.00437
n_activity=64609 dram_eff=0.3402
bk0: 588a 5024873i bk1: 576a 5024957i bk2: 564a 5025207i bk3: 608a 5024453i bk4: 592a 5024992i bk5: 556a 5024839i bk6: 636a 5024515i bk7: 640a 5024413i bk8: 676a 5023244i bk9: 660a 5024208i bk10: 636a 5024349i bk11: 652a 5024072i bk12: 592a 5025085i bk13: 636a 5024532i bk14: 632a 5024462i bk15: 600a 5024872i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.00973728

========= L2 cache stats =========
L2_cache_bank[0]: Access = 17761, Miss = 1210, Miss_rate = 0.068, Pending_hits = 622, Reservation_fails = 1
L2_cache_bank[1]: Access = 17956, Miss = 1261, Miss_rate = 0.070, Pending_hits = 601, Reservation_fails = 0
L2_cache_bank[2]: Access = 17835, Miss = 1210, Miss_rate = 0.068, Pending_hits = 581, Reservation_fails = 0
L2_cache_bank[3]: Access = 17995, Miss = 1274, Miss_rate = 0.071, Pending_hits = 596, Reservation_fails = 0
L2_cache_bank[4]: Access = 17836, Miss = 1238, Miss_rate = 0.069, Pending_hits = 593, Reservation_fails = 1
L2_cache_bank[5]: Access = 18302, Miss = 1314, Miss_rate = 0.072, Pending_hits = 599, Reservation_fails = 2
L2_cache_bank[6]: Access = 18466, Miss = 1318, Miss_rate = 0.071, Pending_hits = 614, Reservation_fails = 2
L2_cache_bank[7]: Access = 17880, Miss = 1219, Miss_rate = 0.068, Pending_hits = 585, Reservation_fails = 1
L2_cache_bank[8]: Access = 17847, Miss = 1224, Miss_rate = 0.069, Pending_hits = 616, Reservation_fails = 1
L2_cache_bank[9]: Access = 17963, Miss = 1222, Miss_rate = 0.068, Pending_hits = 611, Reservation_fails = 0
L2_cache_bank[10]: Access = 18144, Miss = 1260, Miss_rate = 0.069, Pending_hits = 595, Reservation_fails = 1
L2_cache_bank[11]: Access = 18430, Miss = 1286, Miss_rate = 0.070, Pending_hits = 624, Reservation_fails = 1
L2_cache_bank[12]: Access = 18308, Miss = 1299, Miss_rate = 0.071, Pending_hits = 623, Reservation_fails = 2
L2_cache_bank[13]: Access = 18389, Miss = 1309, Miss_rate = 0.071, Pending_hits = 612, Reservation_fails = 1
L2_cache_bank[14]: Access = 18022, Miss = 1244, Miss_rate = 0.069, Pending_hits = 593, Reservation_fails = 0
L2_cache_bank[15]: Access = 18115, Miss = 1288, Miss_rate = 0.071, Pending_hits = 599, Reservation_fails = 1
L2_cache_bank[16]: Access = 31380, Miss = 1313, Miss_rate = 0.042, Pending_hits = 686, Reservation_fails = 1
L2_cache_bank[17]: Access = 17821, Miss = 1248, Miss_rate = 0.070, Pending_hits = 586, Reservation_fails = 0
L2_cache_bank[18]: Access = 18062, Miss = 1268, Miss_rate = 0.070, Pending_hits = 594, Reservation_fails = 1
L2_cache_bank[19]: Access = 17630, Miss = 1254, Miss_rate = 0.071, Pending_hits = 591, Reservation_fails = 2
L2_cache_bank[20]: Access = 17795, Miss = 1229, Miss_rate = 0.069, Pending_hits = 585, Reservation_fails = 2
L2_cache_bank[21]: Access = 18074, Miss = 1232, Miss_rate = 0.068, Pending_hits = 595, Reservation_fails = 0
L2_total_cache_accesses = 410011
L2_total_cache_misses = 27720
L2_total_cache_miss_rate = 0.0676
L2_total_cache_pending_hits = 13301
L2_total_cache_reservation_fails = 20
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 252464
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12657
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18871
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 116485
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 496
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8842
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 20
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 283992
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 125823
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=718670
icnt_total_pkts_simt_to_mem=535834
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 80.7086
	minimum = 6
	maximum = 824
Network latency average = 43.6096
	minimum = 6
	maximum = 579
Slowest packet = 743540
Flit latency average = 52.1456
	minimum = 6
	maximum = 578
Slowest flit = 1141878
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0538469
	minimum = 0.0428184 (at node 4)
	maximum = 0.316023 (at node 44)
Accepted packet rate average = 0.0538469
	minimum = 0.0428184 (at node 4)
	maximum = 0.316023 (at node 44)
Injected flit rate average = 0.0807703
	minimum = 0.0610772 (at node 46)
	maximum = 0.328591 (at node 44)
Accepted flit rate average= 0.0807703
	minimum = 0.0514905 (at node 4)
	maximum = 0.619478 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.7443 (12 samples)
	minimum = 6 (12 samples)
	maximum = 196.333 (12 samples)
Network latency average = 14.3214 (12 samples)
	minimum = 6 (12 samples)
	maximum = 138.917 (12 samples)
Flit latency average = 15.1924 (12 samples)
	minimum = 6 (12 samples)
	maximum = 138.167 (12 samples)
Fragmentation average = 7.62065e-07 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.0833333 (12 samples)
Injected packet rate average = 0.0271221 (12 samples)
	minimum = 0.0221414 (12 samples)
	maximum = 0.0837211 (12 samples)
Accepted packet rate average = 0.0271221 (12 samples)
	minimum = 0.0221414 (12 samples)
	maximum = 0.0837211 (12 samples)
Injected flit rate average = 0.0407439 (12 samples)
	minimum = 0.0277051 (12 samples)
	maximum = 0.105568 (12 samples)
Accepted flit rate average = 0.0407439 (12 samples)
	minimum = 0.030231 (12 samples)
	maximum = 0.151746 (12 samples)
Injected packet size average = 1.50224 (12 samples)
Accepted packet size average = 1.50224 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 48 min, 38 sec (2918 sec)
gpgpu_simulation_rate = 19803 (inst/sec)
gpgpu_simulation_rate = 1851 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 802555
gpu_sim_insn = 8878634
gpu_ipc =      11.0630
gpu_tot_sim_cycle = 6432280
gpu_tot_sim_insn = 66664698
gpu_tot_ipc =      10.3641
gpu_tot_issued_cta = 6643
max_total_param_size = 0
gpu_stall_dramfull = 320345
gpu_stall_icnt2sh    = 1265670
partiton_reqs_in_parallel = 17336576
partiton_reqs_in_parallel_total    = 59593043
partiton_level_parallism =      21.6017
partiton_level_parallism_total  =      11.9599
partiton_reqs_in_parallel_util = 17336576
partiton_reqs_in_parallel_util_total    = 59593043
gpu_sim_cycle_parition_util = 802077
gpu_tot_sim_cycle_parition_util    = 2708807
partiton_level_parallism_util =      21.6146
partiton_level_parallism_util_total  =      21.9118
partiton_replys_in_parallel = 863039
partiton_replys_in_parallel_total    = 410011
L2_BW  =     101.9273 GB/Sec
L2_BW_total  =      18.7593 GB/Sec
gpu_total_sim_rate=15314

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2428815
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0023
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 645904
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0028
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 644112
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2423319
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 645904
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2428815
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
3685, 3813, 3343, 3404, 3158, 3660, 3916, 4287, 3850, 3463, 3879, 3837, 3429, 3999, 3600, 4198, 3289, 2702, 3393, 3194, 2996, 3490, 3543, 2991, 2766, 2688, 2803, 3490, 3050, 2768, 3175, 3569, 2704, 2669, 2533, 2557, 2618, 3006, 2758, 3166, 2369, 2868, 2963, 3091, 2638, 3163, 2258, 2208, 3350, 2828, 2388, 2379, 3198, 2756, 2777, 2695, 2320, 2657, 2563, 2640, 2086, 2535, 2522, 2489, 
gpgpu_n_tot_thrd_icount = 146538752
gpgpu_n_tot_w_icount = 4579336
gpgpu_n_stall_shd_mem = 1978973
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 873325
gpgpu_n_mem_write_global = 399529
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 4402136
gpgpu_n_store_insn = 501133
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 20668928
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1964582
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 9505
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2547854	W0_Idle:91108910	W0_Scoreboard:94933591	W1:1194393	W2:561744	W3:361284	W4:219292	W5:124758	W6:57488	W7:22291	W8:8621	W9:1678	W10:348	W11:259	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2027180
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6986600 {8:873325,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15982664 {40:399508,72:8,136:13,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 45942184 {40:734240,72:36609,136:102476,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3196232 {8:399529,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1658 
maxdqlatency = 0 
maxmflatency = 267132 
averagemflatency = 1728 
max_icnt2mem_latency = 266880 
max_icnt2sh_latency = 6432242 
mrq_lat_table:48249 	1220 	1597 	13475 	5755 	4484 	5769 	8191 	9024 	3057 	109 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1117348 	114980 	10360 	5140 	1527 	784 	4274 	2848 	3122 	6252 	6243 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	10 	599572 	95300 	246106 	113907 	128327 	58346 	4811 	1321 	392 	1481 	794 	4246 	2825 	3113 	6252 	6243 	4 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	453052 	179041 	222278 	18753 	229 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	33178 	365785 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1653 	132 	19 	11 	21 	27 	33 	36 	25 	17 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        26        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        23        24        16        21        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        20        27        16        25        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        30        16        23        24        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        17        17        16        23        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        24        16        18        27        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        20        20        16        19        16        18        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        17        16        26        16        16        16        16 
dram[8]:        16        16        16        16        16        15        17        16        17        18        24        16        82        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        21        18        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        20        17        16        19        16        16        16        16 
maximum service time to same row:
dram[0]:    228805    263639    478896    403510    184656    184659    468563    198350    278201    431495    332834    513748    226580    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    202531    263728    219296    180819    144600    184162    246719    496733    164840    164843    212028    746041 
dram[2]:    428347    183504    260748    336633    184709    184714    266664    216360    201838    275627    201991    201344    168214    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    184202    306908    271712    301586    184663    184670    181522    293141    349571    145314    289887    446124    381675    164844    252585    215109 
dram[5]:    237690    203007    376647    458191    358050    336072    144263    387904    402845    267494    184045    216411    196814    265856    471366    264338 
dram[6]:    183490    307636    308929    184152    268224    329934    301590    233602    254644    387833    200427    251938    421221    363717    183307    289203 
dram[7]:    477618    183499    206112    184209    184694    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    183492    192532    211781    184123    171335    267354    164220    242851    198246    579987    584718    248614    166407    250109    278163    257969 
dram[9]:    183500    210163    160792    184165    335491    471074    291452    164205    516484    496384    201740    503333    164840    496868    493711    210553 
dram[10]:    443420    183504    249074    222505    416755    184683    246211    289556    276797    290418    175851    281505    147538    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.632558  2.714286  2.808290  2.884817  2.600985  2.491935  2.676328  2.742105  2.511962  2.529661  2.587156  2.661905  2.809302  2.869369  2.460317  2.666667 
dram[1]:  2.510040  2.682028  2.582524  2.582160  2.683962  2.517073  2.835165  2.766839  2.533040  2.572093  2.874317  2.766990  2.744898  2.584416  2.669604  2.533864 
dram[2]:  2.504310  2.699507  2.700535  2.683962  2.561905  2.415323  2.601990  2.666667  2.852041  2.680365  2.642157  2.600840  2.695067  2.941442  2.630901  2.687225 
dram[3]:  2.420000  2.733696  2.727273  2.406250  2.397683  2.511111  2.687500  2.583333  2.671171  2.602094  2.661972  2.827586  2.782805  2.678414  2.437247  2.616667 
dram[4]:  2.449580  2.506912  2.635071  2.833333  2.586854  2.628572  2.591743  2.559091  2.713592  2.689119  2.465217  2.728571  3.041026  2.718894  2.496000  2.609958 
dram[5]:  2.579185  2.647887  2.619048  2.625592  2.544248  2.479638  2.594059  2.530702  2.720930  2.568720  2.689655  2.620536  2.645570  2.786667  2.644444  2.666667 
dram[6]:  2.533058  2.561753  2.828283  2.830000  2.436364  2.469767  2.656250  2.554622  2.649533  2.585903  2.744292  2.638498  2.610860  2.893518  2.634361  2.660870 
dram[7]:  2.602941  2.788945  2.787129  2.679803  2.447699  2.645570  2.536797  2.554502  2.497797  2.648148  2.607656  2.655814  2.775701  2.926471  2.483146  2.657778 
dram[8]:  2.564220  2.711009  2.531532  2.795000  2.523585  2.506912  2.635468  2.573991  2.663551  2.497758  2.735849  2.609756  3.195455  2.625000  2.545455  2.555556 
dram[9]:  2.763819  2.552174  2.606965  2.745665  2.470588  2.408333  2.693780  2.751244  2.712821  2.566372  2.578475  2.774359  2.665236  2.602620  2.640167  2.694690 
dram[10]:  2.706161  2.433333  2.815789  2.893401  2.528571  2.423256  2.644670  2.609524  2.467249  2.699074  2.698565  2.779570  2.725490  2.745455  2.557940  2.632231 
average row locality = 100930/38279 = 2.636694
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       419       410       404       415       397       453       415       405       390       430       406       401       442       459       441       456 
dram[1]:       451       438       404       412       417       396       390       406       416       398       387       413       399       427       444       451 
dram[2]:       438       411       391       431       412       443       406       428       398       421       399       441       426       466       440       446 
dram[3]:       449       394       436       405       454       418       417       413       420       375       418       415       444       436       436       450 
dram[4]:       437       412       412       427       410       420       406       408       397       387       412       415       427       422       453       454 
dram[5]:       430       422       416       418       432       408       403       422       424       394       394       410       442       449       433       472 
dram[6]:       462       472       426       419       397       397       442       452       410       420       434       421       426       450       438       448 
dram[7]:       397       417       426       408       435       457       426       413       412       421       400       418       439       430       473       429 
dram[8]:       422       444       427       424       410       405       398       429       417       402       417       388       443       437       449       430 
dram[9]:       420       433       397       369       431       436       424       420       376       410       417       397       445       433       455       435 
dram[10]:       428       433       402       434       406       393       406       421       396       425       408       375       402       430       430       455 
total reads: 74236
bank skew: 473/369 = 1.28
chip skew: 6914/6644 = 1.04
number of total write accesses:
dram[0]:       147       141       138       136       131       165       139       116       135       167       158       158       162       178       179       184 
dram[1]:       174       144       128       138       152       120       126       128       159       155       139       157       139       170       162       185 
dram[2]:       143       137       114       138       126       156       117       148       161       166       140       178       175       187       173       164 
dram[3]:       156       109       134       134       167       147       142       145       173       122       149       159       171       172       166       178 
dram[4]:       146       132       144       134       141       132       159       155       162       132       155       158       166       168       171       175 
dram[5]:       140       142       134       136       143       140       121       155       161       148       152       177       185       178       162       184 
dram[6]:       151       171       134       147       139       134       153       156       157       167       167       141       151       175       160       164 
dram[7]:       134       138       137       136       150       170       160       126       155       151       145       153       155       167       190       169 
dram[8]:       137       147       135       135       125       139       137       145       153       155       163       147       260       172       167       168 
dram[9]:       130       154       127       106       157       142       139       133       153       170       158       144       176       163       176       174 
dram[10]:       143       151       133       136       125       128       115       127       169       158       156       142       154       174       166       182 
total reads: 26694
bank skew: 260/106 = 2.45
chip skew: 2485/2359 = 1.05
average mf latency per bank:
dram[0]:      20983     18340     20743     21271     19684     19028     23156     23800     24949     22778     26392     23400     25737     22951     20528     20176
dram[1]:      18458     21343     20826     21469     18660     20441     22956     23340     24835     21546     25627     22546     24235     23541     20196     20967
dram[2]:      18393     18634     20809     21592     22461     20310     22745     23436     26275     22619     24778     23249     22297     22593     20569     20940
dram[3]:      19522     19261     23159     19299     19193     20638     19865     25319     20044     23244     21607     23250     21897     23074     19786     21009
dram[4]:      18775     19794     19888     20108     20597     20758     19924     20002     25389     26880     23654     25147     24567     23660     19879     20787
dram[5]:      18429     18456     20388     19571     19416     19123     25431     21674     24585     21176     21697     22505     20834     21369     21310     20981
dram[6]:      19722     18392     20040     20597     19072     19850     22985     23425     24866     22629     21840     24119     23362     24950     22680     20707
dram[7]:      18583     19416     21491     19161     20359     17510     22628     24333     23379     21212     24118     22718     22343     22561     18799     20079
dram[8]:      19270     18042     21156     21440     25404     21495     22451     25201     22630     23377     23954     23551     24405     23855     20453     19330
dram[9]:      22134     18859     20179     23496     20911     19168     22432     26931     24997     24292     25312     22732     23904     22469     19951     19447
dram[10]:      19744     18785     22812     23739     21649     20791     25379     24437     22260     24690     24403     22270     21304     22611     20543     21198
maximum mf latency per bank:
dram[0]:     230680    185283    185681    185291    260397    260353    260301    260430    260390    256554    185432    185576    185269    185554    185572    185749
dram[1]:     185350    185369    185364    185276    260257    185319    256235    260395    260382    256555    248804    185661    185276    185607    185842    185795
dram[2]:     185232    185361    213550    185369    260364    260332    256730    260326    256889    256889    185632    185299    185446    185840    185669    230279
dram[3]:     257915    185393    185075    185440    260385    185274    260405    260350    256460    256844    185620    185667    185594    208804    185267    185171
dram[4]:     185329    185304    240381    185230    185312    260415    260381    256526    256749    256551    185463    185492    185573    185634    185391    185457
dram[5]:     185320    185605    185423    185165    260297    260444    260424    260394    256531    256744    185343    185684    185332    185382    185463    185678
dram[6]:     185310    185362    185346    213540    260354    260441    260361    260398    256525    267067    185291    185294    185438    185681    185662    185640
dram[7]:     185151    185252    184920    185302    260340    185396    267107    256992    260343    260442    185734    248157    185384    185721    185594    257910
dram[8]:     185100    185298    185298    185323    260470    260298    260390    260400    260304    267132    185668    185830    185345    185370    248288    185403
dram[9]:     184932    185535    185346    185379    260426    260363    260429    260426    266891    260375    185713    185242    185585    185258    185391    185328
dram[10]:     185356    184744    185255    258751    260294    260286    260352    260346    260355    260345    185623    185470    185125    185379    185576    185848
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6520069 n_nop=6480830 n_act=3453 n_pre=3437 n_req=9177 n_rd=26972 n_write=5377 bw_util=0.009923
n_activity=145839 dram_eff=0.4436
bk0: 1676a 6492451i bk1: 1640a 6490877i bk2: 1616a 6493216i bk3: 1660a 6493789i bk4: 1588a 6492022i bk5: 1812a 6491391i bk6: 1660a 6493632i bk7: 1620a 6496270i bk8: 1560a 6492983i bk9: 1720a 6491247i bk10: 1624a 6491081i bk11: 1604a 6491546i bk12: 1768a 6489641i bk13: 1836a 6488000i bk14: 1764a 6488211i bk15: 1824a 6488403i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.20924
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6520069 n_nop=6481419 n_act=3413 n_pre=3397 n_req=9025 n_rd=26596 n_write=5244 bw_util=0.009767
n_activity=145383 dram_eff=0.438
bk0: 1804a 6490540i bk1: 1752a 6490684i bk2: 1616a 6494084i bk3: 1648a 6492476i bk4: 1668a 6492025i bk5: 1584a 6495479i bk6: 1560a 6495157i bk7: 1624a 6494738i bk8: 1664a 6491250i bk9: 1592a 6490842i bk10: 1548a 6494622i bk11: 1652a 6489104i bk12: 1596a 6491107i bk13: 1708a 6488957i bk14: 1776a 6489153i bk15: 1804a 6487042i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.201515
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6520069 n_nop=6480655 n_act=3471 n_pre=3455 n_req=9220 n_rd=27188 n_write=5300 bw_util=0.009966
n_activity=148213 dram_eff=0.4384
bk0: 1752a 6490710i bk1: 1644a 6493027i bk2: 1564a 6495524i bk3: 1724a 6493182i bk4: 1648a 6495098i bk5: 1772a 6490121i bk6: 1624a 6495065i bk7: 1712a 6493642i bk8: 1592a 6491989i bk9: 1684a 6489614i bk10: 1596a 6492202i bk11: 1764a 6491117i bk12: 1704a 6490073i bk13: 1864a 6487831i bk14: 1760a 6488811i bk15: 1784a 6488821i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.207277
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6520069 n_nop=6480550 n_act=3539 n_pre=3523 n_req=9204 n_rd=27120 n_write=5337 bw_util=0.009956
n_activity=150239 dram_eff=0.4321
bk0: 1796a 6488706i bk1: 1576a 6494471i bk2: 1744a 6493253i bk3: 1620a 6492338i bk4: 1816a 6491726i bk5: 1672a 6492692i bk6: 1668a 6492064i bk7: 1652a 6492484i bk8: 1680a 6490592i bk9: 1500a 6494499i bk10: 1672a 6492038i bk11: 1660a 6489256i bk12: 1776a 6489749i bk13: 1744a 6490564i bk14: 1744a 6490001i bk15: 1800a 6490062i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.207025
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6520069 n_nop=6481009 n_act=3467 n_pre=3451 n_req=9129 n_rd=26796 n_write=5346 bw_util=0.009859
n_activity=147364 dram_eff=0.4362
bk0: 1748a 6490163i bk1: 1648a 6492301i bk2: 1648a 6493471i bk3: 1708a 6492990i bk4: 1640a 6490894i bk5: 1680a 6493791i bk6: 1624a 6492771i bk7: 1632a 6490149i bk8: 1588a 6492175i bk9: 1548a 6492353i bk10: 1648a 6493707i bk11: 1660a 6492941i bk12: 1708a 6491984i bk13: 1688a 6490720i bk14: 1812a 6489902i bk15: 1816a 6487145i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.20978
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6520069 n_nop=6480569 n_act=3518 n_pre=3502 n_req=9227 n_rd=27076 n_write=5404 bw_util=0.009963
n_activity=148360 dram_eff=0.4379
bk0: 1720a 6493298i bk1: 1688a 6490097i bk2: 1664a 6494821i bk3: 1672a 6491795i bk4: 1728a 6491134i bk5: 1632a 6492769i bk6: 1612a 6494044i bk7: 1688a 6490738i bk8: 1696a 6489596i bk9: 1576a 6492072i bk10: 1576a 6493846i bk11: 1640a 6490134i bk12: 1768a 6489537i bk13: 1796a 6487726i bk14: 1732a 6488582i bk15: 1888a 6487384i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.204202
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6520069 n_nop=6479882 n_act=3555 n_pre=3539 n_req=9381 n_rd=27656 n_write=5437 bw_util=0.01015
n_activity=151085 dram_eff=0.4381
bk0: 1848a 6490659i bk1: 1888a 6489324i bk2: 1704a 6493725i bk3: 1676a 6491209i bk4: 1588a 6493353i bk5: 1588a 6492868i bk6: 1768a 6490349i bk7: 1808a 6492152i bk8: 1640a 6492280i bk9: 1680a 6489139i bk10: 1736a 6491722i bk11: 1684a 6493780i bk12: 1704a 6492466i bk13: 1800a 6489567i bk14: 1752a 6488058i bk15: 1792a 6489582i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.207958
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6520069 n_nop=6480463 n_act=3503 n_pre=3487 n_req=9237 n_rd=27204 n_write=5412 bw_util=0.01
n_activity=147739 dram_eff=0.4415
bk0: 1588a 6491587i bk1: 1668a 6492143i bk2: 1704a 6493000i bk3: 1632a 6493841i bk4: 1740a 6492199i bk5: 1828a 6490617i bk6: 1704a 6492998i bk7: 1652a 6491487i bk8: 1648a 6490462i bk9: 1684a 6492640i bk10: 1600a 6489595i bk11: 1672a 6492736i bk12: 1756a 6489769i bk13: 1720a 6489609i bk14: 1892a 6487608i bk15: 1716a 6490508i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.207018
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6520069 n_nop=6480780 n_act=3495 n_pre=3479 n_req=9227 n_rd=26968 n_write=5347 bw_util=0.009912
n_activity=147672 dram_eff=0.4377
bk0: 1688a 6491874i bk1: 1776a 6492539i bk2: 1708a 6493380i bk3: 1696a 6492909i bk4: 1640a 6495194i bk5: 1620a 6491996i bk6: 1592a 6495558i bk7: 1716a 6490324i bk8: 1668a 6490781i bk9: 1608a 6490744i bk10: 1668a 6489873i bk11: 1552a 6492152i bk12: 1772a 6490238i bk13: 1748a 6489039i bk14: 1796a 6489568i bk15: 1720a 6488813i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.204981
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6520069 n_nop=6481136 n_act=3457 n_pre=3441 n_req=9100 n_rd=26792 n_write=5243 bw_util=0.009827
n_activity=145535 dram_eff=0.4402
bk0: 1680a 6493017i bk1: 1732a 6491835i bk2: 1588a 6494910i bk3: 1476a 6497230i bk4: 1724a 6493793i bk5: 1744a 6493772i bk6: 1696a 6494709i bk7: 1680a 6494094i bk8: 1504a 6494421i bk9: 1640a 6491282i bk10: 1668a 6490944i bk11: 1588a 6492711i bk12: 1780a 6490329i bk13: 1732a 6489876i bk14: 1820a 6490217i bk15: 1740a 6488382i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.203422
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6520069 n_nop=6481536 n_act=3409 n_pre=3393 n_req=9003 n_rd=26576 n_write=5155 bw_util=0.009733
n_activity=145028 dram_eff=0.4376
bk0: 1712a 6491741i bk1: 1732a 6493266i bk2: 1608a 6494253i bk3: 1736a 6493672i bk4: 1624a 6492850i bk5: 1572a 6493075i bk6: 1624a 6496171i bk7: 1684a 6492843i bk8: 1584a 6491925i bk9: 1700a 6491015i bk10: 1632a 6491388i bk11: 1500a 6494022i bk12: 1608a 6491953i bk13: 1720a 6489778i bk14: 1720a 6489176i bk15: 1820a 6488221i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.200725

========= L2 cache stats =========
L2_cache_bank[0]: Access = 56962, Miss = 3314, Miss_rate = 0.058, Pending_hits = 778, Reservation_fails = 1
L2_cache_bank[1]: Access = 57563, Miss = 3429, Miss_rate = 0.060, Pending_hits = 762, Reservation_fails = 1
L2_cache_bank[2]: Access = 56961, Miss = 3308, Miss_rate = 0.058, Pending_hits = 753, Reservation_fails = 0
L2_cache_bank[3]: Access = 57114, Miss = 3341, Miss_rate = 0.058, Pending_hits = 749, Reservation_fails = 1
L2_cache_bank[4]: Access = 56785, Miss = 3310, Miss_rate = 0.058, Pending_hits = 753, Reservation_fails = 1
L2_cache_bank[5]: Access = 57687, Miss = 3487, Miss_rate = 0.060, Pending_hits = 772, Reservation_fails = 3
L2_cache_bank[6]: Access = 57935, Miss = 3474, Miss_rate = 0.060, Pending_hits = 775, Reservation_fails = 2
L2_cache_bank[7]: Access = 57130, Miss = 3306, Miss_rate = 0.058, Pending_hits = 758, Reservation_fails = 2
L2_cache_bank[8]: Access = 57418, Miss = 3354, Miss_rate = 0.058, Pending_hits = 771, Reservation_fails = 2
L2_cache_bank[9]: Access = 57604, Miss = 3345, Miss_rate = 0.058, Pending_hits = 771, Reservation_fails = 0
L2_cache_bank[10]: Access = 57578, Miss = 3374, Miss_rate = 0.059, Pending_hits = 742, Reservation_fails = 1
L2_cache_bank[11]: Access = 57727, Miss = 3395, Miss_rate = 0.059, Pending_hits = 784, Reservation_fails = 1
L2_cache_bank[12]: Access = 57590, Miss = 3435, Miss_rate = 0.060, Pending_hits = 780, Reservation_fails = 3
L2_cache_bank[13]: Access = 58054, Miss = 3479, Miss_rate = 0.060, Pending_hits = 772, Reservation_fails = 3
L2_cache_bank[14]: Access = 57323, Miss = 3408, Miss_rate = 0.059, Pending_hits = 754, Reservation_fails = 0
L2_cache_bank[15]: Access = 57214, Miss = 3393, Miss_rate = 0.059, Pending_hits = 760, Reservation_fails = 1
L2_cache_bank[16]: Access = 70240, Miss = 3383, Miss_rate = 0.048, Pending_hits = 838, Reservation_fails = 1
L2_cache_bank[17]: Access = 56879, Miss = 3359, Miss_rate = 0.059, Pending_hits = 745, Reservation_fails = 3
L2_cache_bank[18]: Access = 56869, Miss = 3365, Miss_rate = 0.059, Pending_hits = 747, Reservation_fails = 1
L2_cache_bank[19]: Access = 56598, Miss = 3333, Miss_rate = 0.059, Pending_hits = 745, Reservation_fails = 2
L2_cache_bank[20]: Access = 56661, Miss = 3278, Miss_rate = 0.058, Pending_hits = 734, Reservation_fails = 2
L2_cache_bank[21]: Access = 57158, Miss = 3366, Miss_rate = 0.059, Pending_hits = 740, Reservation_fails = 0
L2_total_cache_accesses = 1273050
L2_total_cache_misses = 74236
L2_total_cache_miss_rate = 0.0583
L2_total_cache_pending_hits = 16783
L2_total_cache_reservation_fails = 31
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 798520
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16007
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58798
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 383470
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 628
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15431
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 31
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 873325
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 399529
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.020
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=2491140
icnt_total_pkts_simt_to_mem=1672626
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 40.6372
	minimum = 6
	maximum = 1226
Network latency average = 24.7684
	minimum = 6
	maximum = 1126
Slowest packet = 1197189
Flit latency average = 21.7234
	minimum = 6
	maximum = 1126
Slowest flit = 2745096
Fragmentation average = 0.0326468
	minimum = 0
	maximum = 469
Injected packet rate average = 0.0215073
	minimum = 0.0184106 (at node 12)
	maximum = 0.0247117 (at node 41)
Accepted packet rate average = 0.0215073
	minimum = 0.0184106 (at node 12)
	maximum = 0.0247117 (at node 41)
Injected flit rate average = 0.03625
	minimum = 0.0242108 (at node 12)
	maximum = 0.0512819 (at node 37)
Accepted flit rate average= 0.03625
	minimum = 0.0318284 (at node 46)
	maximum = 0.0427236 (at node 0)
Injected packet length average = 1.68548
Accepted packet length average = 1.68548
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.2745 (13 samples)
	minimum = 6 (13 samples)
	maximum = 275.538 (13 samples)
Network latency average = 15.125 (13 samples)
	minimum = 6 (13 samples)
	maximum = 214.846 (13 samples)
Flit latency average = 15.6948 (13 samples)
	minimum = 6 (13 samples)
	maximum = 214.154 (13 samples)
Fragmentation average = 0.002512 (13 samples)
	minimum = 0 (13 samples)
	maximum = 36.1538 (13 samples)
Injected packet rate average = 0.0266902 (13 samples)
	minimum = 0.0218544 (13 samples)
	maximum = 0.0791819 (13 samples)
Accepted packet rate average = 0.0266902 (13 samples)
	minimum = 0.0218544 (13 samples)
	maximum = 0.0791819 (13 samples)
Injected flit rate average = 0.0403982 (13 samples)
	minimum = 0.0274363 (13 samples)
	maximum = 0.101392 (13 samples)
Accepted flit rate average = 0.0403982 (13 samples)
	minimum = 0.0303539 (13 samples)
	maximum = 0.14336 (13 samples)
Injected packet size average = 1.5136 (13 samples)
Accepted packet size average = 1.5136 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 12 min, 33 sec (4353 sec)
gpgpu_simulation_rate = 15314 (inst/sec)
gpgpu_simulation_rate = 1477 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 15034
gpu_sim_insn = 5472444
gpu_ipc =     364.0045
gpu_tot_sim_cycle = 6669464
gpu_tot_sim_insn = 72137142
gpu_tot_ipc =      10.8160
gpu_tot_issued_cta = 7154
max_total_param_size = 0
gpu_stall_dramfull = 320488
gpu_stall_icnt2sh    = 1265861
partiton_reqs_in_parallel = 330605
partiton_reqs_in_parallel_total    = 76929619
partiton_level_parallism =      21.9905
partiton_level_parallism_total  =      11.5842
partiton_reqs_in_parallel_util = 330605
partiton_reqs_in_parallel_util_total    = 76929619
gpu_sim_cycle_parition_util = 15034
gpu_tot_sim_cycle_parition_util    = 3510884
partiton_level_parallism_util =      21.9905
partiton_level_parallism_util_total  =      21.9121
partiton_replys_in_parallel = 40855
partiton_replys_in_parallel_total    = 1273050
L2_BW  =     257.5762 GB/Sec
L2_BW_total  =      18.6727 GB/Sec
gpu_total_sim_rate=16298

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2551415
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0022
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 686784
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0026
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 684992
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2545919
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 686784
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2551415
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
3865, 3993, 3523, 3584, 3338, 3840, 4096, 4467, 4030, 3643, 4059, 4017, 3609, 4179, 3780, 4378, 3469, 2882, 3573, 3374, 3176, 3670, 3723, 3171, 2946, 2868, 2983, 3670, 3230, 2948, 3355, 3749, 2884, 2849, 2713, 2737, 2798, 3186, 2938, 3346, 2549, 3048, 3143, 3271, 2818, 3343, 2438, 2388, 3494, 2972, 2532, 2523, 3342, 2900, 2921, 2839, 2464, 2801, 2707, 2784, 2230, 2679, 2666, 2633, 
gpgpu_n_tot_thrd_icount = 154123360
gpgpu_n_tot_w_icount = 4816355
gpgpu_n_stall_shd_mem = 2285579
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 881496
gpgpu_n_mem_write_global = 432213
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 4663580
gpgpu_n_store_insn = 911389
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 21977088
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2270994
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 9699
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3064883	W0_Idle:91184182	W0_Scoreboard:94991796	W1:1194393	W2:561755	W3:361284	W4:219353	W5:124978	W6:58203	W7:24007	W8:12163	W9:7068	W10:9247	W11:11094	W12:13211	W13:13244	W14:11165	W15:8140	W16:5720	W17:3630	W18:1991	W19:891	W20:308	W21:110	W22:66	W23:22	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2174312
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7051968 {8:881496,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17290024 {40:432192,72:8,136:13,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 46269024 {40:742411,72:36609,136:102476,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3457704 {8:432213,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1658 
maxdqlatency = 0 
maxmflatency = 267132 
averagemflatency = 1681 
max_icnt2mem_latency = 266880 
max_icnt2sh_latency = 6669463 
mrq_lat_table:51646 	1277 	1814 	14234 	6028 	4633 	5985 	8377 	9030 	3057 	109 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1151511 	121612 	10420 	5140 	1527 	784 	4274 	2848 	3122 	6252 	6243 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	10 	603278 	96727 	247566 	122055 	150137 	62424 	5021 	1337 	392 	1481 	794 	4246 	2825 	3113 	6252 	6243 	4 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	460468 	179773 	222301 	18753 	229 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	33178 	398469 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1683 	133 	19 	11 	21 	27 	33 	36 	25 	17 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        17        16        16        16        16        30        30        33        35        16        16        22        16 
dram[1]:        16        16        16        30        16        16        17        16        28        24        16        43        16        31        16        30 
dram[2]:        16        16        16        16        16        16        16        16        30        27        44        25        16        43        16        16 
dram[3]:        16        16        16        16        17        16        16        16        30        24        23        24        17        32        16        16 
dram[4]:        35        16        16        28        16        16        16        16        17        29        16        47        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        29        16        25        27        16        16        16        44 
dram[6]:        16        16        16        16        16        16        17        16        30        28        19        23        16        18        16        16 
dram[7]:        29        16        16        16        16        15        16        16        30        17        16        26        16        23        16        16 
dram[8]:        16        16        16        16        16        15        17        16        30        18        24        16        89        28        16        16 
dram[9]:        35        16        16        16        15        15        16        16        21        18        16        41        16        35        33        16 
dram[10]:        16        24        16        28        17        16        16        16        20        33        21        19        16        16        16        16 
maximum service time to same row:
dram[0]:    228805    263639    478896    403510    184656    184659    468563    198350    278201    431495    332834    513748    226580    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    202531    263728    219296    180819    144600    184162    246719    496733    164840    164843    212028    746041 
dram[2]:    428347    183504    260748    336633    184709    184714    266664    216360    201838    275627    201991    201344    168214    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    184202    306908    271712    301586    184663    184670    181522    293141    349571    145314    289887    446124    381675    164844    252585    215109 
dram[5]:    237690    203007    376647    458191    358050    336072    144263    387904    402845    267494    184045    216411    196814    265856    471366    264338 
dram[6]:    183490    307636    308929    184152    268224    329934    301590    233602    254644    387833    200427    251938    421221    363717    183307    289203 
dram[7]:    477618    183499    206112    184209    184694    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    183492    192532    211781    184123    171335    267354    164220    242851    198246    579987    584718    248614    166407    250109    278163    257969 
dram[9]:    183500    210163    160792    184165    335491    471074    291452    164205    516484    496384    201740    503333    164840    496868    493711    210553 
dram[10]:    443420    183504    249074    222505    416755    184683    246211    289556    276797    290418    175851    281505    147538    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.797235  2.916256  2.878788  2.949495  2.600985  2.491935  2.676328  2.742105  2.639810  2.631799  2.760181  2.845070  2.990741  3.053812  2.607843  2.842324 
dram[1]:  2.672000  2.862385  2.672986  2.710280  2.683962  2.509709  2.825137  2.766839  2.630435  2.699074  3.086957  2.951923  2.959391  2.752137  2.834783  2.664062 
dram[2]:  2.656652  2.872549  2.742105  2.793427  2.561905  2.409639  2.601990  2.666667  2.984848  2.763393  2.834951  2.778243  2.879464  3.102222  2.816239  2.868421 
dram[3]:  2.572000  2.897297  2.880383  2.524229  2.386973  2.511111  2.692308  2.576037  2.776786  2.721649  2.833333  3.024510  2.929204  2.843478  2.608871  2.788382 
dram[4]:  2.586777  2.627273  2.704225  2.955446  2.586854  2.620853  2.584475  2.559091  2.835749  2.815385  2.632035  2.920188  3.265306  2.895455  2.665339  2.789256 
dram[5]:  2.747748  2.850467  2.758294  2.773585  2.544248  2.472973  2.586207  2.528384  2.834101  2.693396  2.864734  2.808889  2.810924  2.947368  2.840708  2.826613 
dram[6]:  2.728395  2.718254  2.926108  2.940887  2.429864  2.469767  2.641593  2.554622  2.760369  2.689956  2.900901  2.788991  2.783784  3.078341  2.820175  2.831169 
dram[7]:  2.757282  2.970297  2.878049  2.789216  2.429752  2.638655  2.536797  2.551887  2.604348  2.764977  2.790476  2.833333  2.944186  3.091787  2.626866  2.823009 
dram[8]:  2.735160  2.867580  2.645740  2.912621  2.523585  2.500000  2.635468  2.573991  2.782408  2.620536  2.893023  2.815534  3.727679  2.763713  2.703704  2.708861 
dram[9]:  2.945544  2.722944  2.679803  2.875000  2.470588  2.408333  2.682464  2.751244  2.867347  2.696035  2.738938  2.959391  2.768595  2.752137  2.805785  2.889868 
dram[10]:  2.853774  2.572016  2.900524  3.020101  2.521327  2.416667  2.636364  2.601896  2.595652  2.834862  2.858490  2.994653  2.917073  2.936651  2.739316  2.814815 
average row locality = 106190/38582 = 2.752320
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       433       425       413       425       397       453       415       405       400       440       422       417       458       475       457       472 
dram[1]:       465       452       414       422       417       396       390       406       426       408       403       429       415       443       460       467 
dram[2]:       451       424       396       439       412       443       406       428       408       431       415       457       442       482       456       462 
dram[3]:       462       406       446       416       454       418       417       413       430       385       434       431       460       452       452       466 
dram[4]:       452       424       419       438       410       420       406       408       407       397       428       431       443       438       469       470 
dram[5]:       445       437       426       429       432       408       403       422       434       404       410       426       458       465       449       488 
dram[6]:       478       487       436       429       397       397       442       452       420       430       450       437       442       466       454       464 
dram[7]:       411       432       435       416       435       457       426       413       422       431       416       434       455       446       489       445 
dram[8]:       436       457       437       436       410       405       398       429       427       412       433       404       460       453       465       446 
dram[9]:       436       447       404       378       431       436       424       420       387       421       433       413       461       449       471       451 
dram[10]:       440       447       408       443       406       393       406       421       407       436       424       391       418       446       446       471 
total reads: 76027
bank skew: 489/378 = 1.29
chip skew: 7081/6803 = 1.04
number of total write accesses:
dram[0]:       174       167       157       159       131       165       139       116       157       189       188       189       188       206       208       213 
dram[1]:       203       172       150       158       152       121       127       128       179       175       165       185       168       201       192       215 
dram[2]:       168       162       125       156       126       157       117       148       183       188       169       207       203       216       203       192 
dram[3]:       181       130       156       157       169       147       143       146       192       143       178       186       202       202       195       206 
dram[4]:       174       154       157       159       141       133       160       155       180       152       180       191       197       199       200       205 
dram[5]:       165       173       156       159       143       141       122       157       181       167       183       206       211       207       193       213 
dram[6]:       185       198       158       168       140       134       155       156       179       186       194       171       176       202       189       190 
dram[7]:       157       168       155       153       153       171       160       128       177       169       170       178       178       194       215       193 
dram[8]:       163       171       153       164       125       140       137       145       174       175       189       176       375       202       192       196 
dram[9]:       159       182       140       128       157       142       142       133       175       191       186       170       209       195       208       205 
dram[10]:       165       178       146       158       126       129       116       128       190       182       182       169       180       203       195       213 
total reads: 30163
bank skew: 375/116 = 3.23
chip skew: 2877/2660 = 1.08
average mf latency per bank:
dram[0]:      19613     17119     19771     20114     19746     19080     23223     23871     23602     21694     24484     21670     24125     21527     19196     18908
dram[1]:      17314     19952     19694     20404     18717     20465     22983     23408     23685     20520     23821     21013     22435     21886     18833     19609
dram[2]:      17312     17474     20218     20693     22521     20330     22814     23500     24934     21529     22953     21749     20841     21194     19192     19591
dram[3]:      18411     18127     21971     18201     19184     20695     19896     25341     19186     21971     20101     21710     20404     21513     18473     19692
dram[4]:      17531     18678     19244     18941     20659     20781     19956     20068     24260     25499     22141     23247     22827     21978     18602     19430
dram[5]:      17267     17112     19313     18485     19474     19150     25452     21664     23464     20187     20066     20984     19586     19998     19813     19692
dram[6]:      18279     17308     18937     19575     19099     19915     22972     23489     23620     21642     20462     22380     21878     23407     21156     19440
dram[7]:      17423     18009     20553     18367     20315     17535     22695     24315     22216     20305     22522     21282     21035     21111     17765     18884
dram[8]:      18040     17028     20207     20026     25477     21521     22537     25278     21563     22279     22436     21826     22868     22253     19248     18075
dram[9]:      20512     17651     19489     22119     20968     19229     22384     27005     23622     23108     23599     21183     22220     20859     18601     18113
dram[10]:      18685     17599     22079     22560     21676     20820     25405     24462     21156     23372     22796     20650     19875     21107     19160     19797
maximum mf latency per bank:
dram[0]:     230680    185283    185681    185291    260397    260353    260301    260430    260390    256554    185432    185576    185269    185554    185572    185749
dram[1]:     185350    185369    185364    185276    260257    185319    256235    260395    260382    256555    248804    185661    185276    185607    185842    185795
dram[2]:     185232    185361    213550    185369    260364    260332    256730    260326    256889    256889    185632    185299    185446    185840    185669    230279
dram[3]:     257915    185393    185075    185440    260385    185274    260405    260350    256460    256844    185620    185667    185594    208804    185267    185171
dram[4]:     185329    185304    240381    185230    185312    260415    260381    256526    256749    256551    185463    185492    185573    185634    185391    185457
dram[5]:     185320    185605    185423    185165    260297    260444    260424    260394    256531    256744    185343    185684    185332    185382    185463    185678
dram[6]:     185310    185362    185346    213540    260354    260441    260361    260398    256525    267067    185291    185294    185438    185681    185662    185640
dram[7]:     185151    185252    184920    185302    260340    185396    267107    256992    260343    260442    185734    248157    185384    185721    185594    257910
dram[8]:     185100    185298    185298    185323    260470    260298    260390    260400    260304    267132    185668    185830    185345    185370    248288    185403
dram[9]:     184932    185535    185346    185379    260426    260363    260429    260426    266891    260375    185713    185242    185585    185258    185391    185328
dram[10]:     185356    184744    185255    258751    260294    260286    260352    260346    260355    260345    185623    185470    185125    185379    185576    185848
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547984 n_nop=6507658 n_act=3484 n_pre=3468 n_req=9653 n_rd=27628 n_write=5746 bw_util=0.01019
n_activity=151959 dram_eff=0.4393
bk0: 1732a 6519810i bk1: 1700a 6518380i bk2: 1652a 6520723i bk3: 1700a 6521175i bk4: 1588a 6519927i bk5: 1812a 6519302i bk6: 1660a 6521544i bk7: 1620a 6524187i bk8: 1600a 6520407i bk9: 1760a 6518594i bk10: 1688a 6518422i bk11: 1668a 6518919i bk12: 1832a 6517108i bk13: 1900a 6515464i bk14: 1828a 6515613i bk15: 1888a 6515856i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.210286
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547984 n_nop=6508245 n_act=3442 n_pre=3426 n_req=9504 n_rd=27252 n_write=5619 bw_util=0.01004
n_activity=151168 dram_eff=0.4349
bk0: 1860a 6518026i bk1: 1808a 6518126i bk2: 1656a 6521546i bk3: 1688a 6519999i bk4: 1668a 6519936i bk5: 1584a 6523337i bk6: 1560a 6523014i bk7: 1624a 6522648i bk8: 1704a 6518644i bk9: 1632a 6518275i bk10: 1612a 6522074i bk11: 1716a 6516496i bk12: 1660a 6518574i bk13: 1772a 6516307i bk14: 1840a 6516611i bk15: 1868a 6514313i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.202646
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547984 n_nop=6507562 n_act=3494 n_pre=3478 n_req=9672 n_rd=27808 n_write=5642 bw_util=0.01022
n_activity=153682 dram_eff=0.4353
bk0: 1804a 6518201i bk1: 1696a 6520501i bk2: 1584a 6523185i bk3: 1756a 6520879i bk4: 1648a 6523008i bk5: 1772a 6518000i bk6: 1624a 6522980i bk7: 1712a 6521560i bk8: 1632a 6519405i bk9: 1724a 6516953i bk10: 1660a 6519570i bk11: 1828a 6518547i bk12: 1768a 6517486i bk13: 1928a 6515211i bk14: 1824a 6516255i bk15: 1848a 6516239i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.208009
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547984 n_nop=6507396 n_act=3565 n_pre=3549 n_req=9675 n_rd=27768 n_write=5706 bw_util=0.01022
n_activity=155787 dram_eff=0.4297
bk0: 1848a 6516244i bk1: 1624a 6522009i bk2: 1784a 6520870i bk3: 1664a 6519827i bk4: 1816a 6519556i bk5: 1672a 6520604i bk6: 1668a 6519972i bk7: 1652a 6520357i bk8: 1720a 6518013i bk9: 1540a 6521914i bk10: 1736a 6519364i bk11: 1724a 6516679i bk12: 1840a 6517063i bk13: 1808a 6517881i bk14: 1808a 6517424i bk15: 1864a 6517480i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.2077
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547984 n_nop=6507875 n_act=3495 n_pre=3479 n_req=9597 n_rd=27440 n_write=5695 bw_util=0.01012
n_activity=153072 dram_eff=0.4329
bk0: 1808a 6517565i bk1: 1696a 6519765i bk2: 1676a 6521110i bk3: 1752a 6520485i bk4: 1640a 6518800i bk5: 1680a 6521656i bk6: 1624a 6520651i bk7: 1632a 6518064i bk8: 1628a 6519661i bk9: 1588a 6519814i bk10: 1712a 6521158i bk11: 1724a 6520244i bk12: 1772a 6519443i bk13: 1752a 6518050i bk14: 1876a 6517336i bk15: 1880a 6514561i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.210546
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547984 n_nop=6507396 n_act=3540 n_pre=3524 n_req=9713 n_rd=27744 n_write=5780 bw_util=0.01024
n_activity=154188 dram_eff=0.4348
bk0: 1780a 6520757i bk1: 1748a 6517544i bk2: 1704a 6522444i bk3: 1716a 6519376i bk4: 1728a 6519048i bk5: 1632a 6520650i bk6: 1612a 6521925i bk7: 1688a 6518613i bk8: 1736a 6517039i bk9: 1616a 6519560i bk10: 1640a 6521179i bk11: 1704a 6517540i bk12: 1832a 6516980i bk13: 1860a 6515124i bk14: 1796a 6515982i bk15: 1952a 6514741i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.205179
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547984 n_nop=6506677 n_act=3585 n_pre=3569 n_req=9862 n_rd=28324 n_write=5829 bw_util=0.01043
n_activity=156644 dram_eff=0.4361
bk0: 1912a 6518014i bk1: 1948a 6516737i bk2: 1744a 6521144i bk3: 1716a 6518692i bk4: 1588a 6521223i bk5: 1588a 6520782i bk6: 1768a 6518166i bk7: 1808a 6520067i bk8: 1680a 6519678i bk9: 1720a 6516539i bk10: 1800a 6518988i bk11: 1748a 6521009i bk12: 1768a 6519924i bk13: 1864a 6516992i bk14: 1816a 6515427i bk15: 1856a 6517014i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.208726
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547984 n_nop=6507338 n_act=3529 n_pre=3513 n_req=9682 n_rd=27852 n_write=5752 bw_util=0.01026
n_activity=153327 dram_eff=0.4383
bk0: 1644a 6519106i bk1: 1728a 6519510i bk2: 1740a 6520617i bk3: 1664a 6521507i bk4: 1740a 6520004i bk5: 1828a 6518489i bk6: 1704a 6520908i bk7: 1652a 6519324i bk8: 1688a 6517868i bk9: 1724a 6520115i bk10: 1664a 6517069i bk11: 1736a 6520156i bk12: 1820a 6517335i bk13: 1784a 6517018i bk14: 1956a 6515111i bk15: 1780a 6518009i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.207686
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547984 n_nop=6507516 n_act=3525 n_pre=3509 n_req=9785 n_rd=27632 n_write=5802 bw_util=0.01021
n_activity=153905 dram_eff=0.4345
bk0: 1744a 6519450i bk1: 1828a 6520120i bk2: 1748a 6521049i bk3: 1744a 6520304i bk4: 1640a 6523103i bk5: 1620a 6519869i bk6: 1592a 6523469i bk7: 1716a 6518239i bk8: 1708a 6518018i bk9: 1648a 6518033i bk10: 1732a 6517332i bk11: 1616a 6519579i bk12: 1840a 6517502i bk13: 1812a 6516434i bk14: 1860a 6517139i bk15: 1784a 6516215i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.207248
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547984 n_nop=6507940 n_act=3493 n_pre=3477 n_req=9584 n_rd=27448 n_write=5626 bw_util=0.0101
n_activity=151808 dram_eff=0.4357
bk0: 1744a 6520472i bk1: 1788a 6519335i bk2: 1616a 6522598i bk3: 1512a 6524798i bk4: 1724a 6521704i bk5: 1744a 6521684i bk6: 1696a 6522553i bk7: 1680a 6522010i bk8: 1548a 6521841i bk9: 1684a 6518700i bk10: 1732a 6518331i bk11: 1652a 6520133i bk12: 1844a 6517465i bk13: 1796a 6517130i bk14: 1884a 6517609i bk15: 1804a 6515789i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.204872
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547984 n_nop=6508419 n_act=3431 n_pre=3415 n_req=9463 n_rd=27212 n_write=5507 bw_util=0.009994
n_activity=150715 dram_eff=0.4342
bk0: 1760a 6519274i bk1: 1788a 6520709i bk2: 1632a 6521935i bk3: 1772a 6521260i bk4: 1624a 6520730i bk5: 1572a 6520944i bk6: 1624a 6524052i bk7: 1684a 6520724i bk8: 1628a 6519374i bk9: 1744a 6518418i bk10: 1696a 6518786i bk11: 1564a 6521432i bk12: 1672a 6519458i bk13: 1784a 6517224i bk14: 1784a 6516705i bk15: 1884a 6515709i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.201765

========= L2 cache stats =========
L2_cache_bank[0]: Access = 58450, Miss = 3395, Miss_rate = 0.058, Pending_hits = 840, Reservation_fails = 3
L2_cache_bank[1]: Access = 59051, Miss = 3512, Miss_rate = 0.059, Pending_hits = 829, Reservation_fails = 5
L2_cache_bank[2]: Access = 58449, Miss = 3390, Miss_rate = 0.058, Pending_hits = 818, Reservation_fails = 5
L2_cache_bank[3]: Access = 58602, Miss = 3423, Miss_rate = 0.058, Pending_hits = 815, Reservation_fails = 8
L2_cache_bank[4]: Access = 58273, Miss = 3386, Miss_rate = 0.058, Pending_hits = 815, Reservation_fails = 4
L2_cache_bank[5]: Access = 59175, Miss = 3566, Miss_rate = 0.060, Pending_hits = 837, Reservation_fails = 6
L2_cache_bank[6]: Access = 59423, Miss = 3555, Miss_rate = 0.060, Pending_hits = 840, Reservation_fails = 4
L2_cache_bank[7]: Access = 58618, Miss = 3387, Miss_rate = 0.058, Pending_hits = 820, Reservation_fails = 2
L2_cache_bank[8]: Access = 58906, Miss = 3434, Miss_rate = 0.058, Pending_hits = 832, Reservation_fails = 2
L2_cache_bank[9]: Access = 59092, Miss = 3426, Miss_rate = 0.058, Pending_hits = 842, Reservation_fails = 2
L2_cache_bank[10]: Access = 59066, Miss = 3457, Miss_rate = 0.059, Pending_hits = 807, Reservation_fails = 6
L2_cache_bank[11]: Access = 59215, Miss = 3479, Miss_rate = 0.059, Pending_hits = 852, Reservation_fails = 2
L2_cache_bank[12]: Access = 59078, Miss = 3519, Miss_rate = 0.060, Pending_hits = 843, Reservation_fails = 9
L2_cache_bank[13]: Access = 59542, Miss = 3562, Miss_rate = 0.060, Pending_hits = 830, Reservation_fails = 4
L2_cache_bank[14]: Access = 58810, Miss = 3489, Miss_rate = 0.059, Pending_hits = 803, Reservation_fails = 0
L2_cache_bank[15]: Access = 58698, Miss = 3474, Miss_rate = 0.059, Pending_hits = 813, Reservation_fails = 11
L2_cache_bank[16]: Access = 79893, Miss = 3466, Miss_rate = 0.043, Pending_hits = 978, Reservation_fails = 1
L2_cache_bank[17]: Access = 58355, Miss = 3442, Miss_rate = 0.059, Pending_hits = 810, Reservation_fails = 5
L2_cache_bank[18]: Access = 58348, Miss = 3447, Miss_rate = 0.059, Pending_hits = 813, Reservation_fails = 4
L2_cache_bank[19]: Access = 58074, Miss = 3415, Miss_rate = 0.059, Pending_hits = 814, Reservation_fails = 6
L2_cache_bank[20]: Access = 58145, Miss = 3355, Miss_rate = 0.058, Pending_hits = 790, Reservation_fails = 6
L2_cache_bank[21]: Access = 58642, Miss = 3448, Miss_rate = 0.059, Pending_hits = 809, Reservation_fails = 0
L2_total_cache_accesses = 1313905
L2_total_cache_misses = 76027
L2_total_cache_miss_rate = 0.0579
L2_total_cache_pending_hits = 18250
L2_total_cache_reservation_fails = 95
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 806691
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16007
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58798
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 412896
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2095
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17222
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 95
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 881496
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 432213
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.020
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=2540166
icnt_total_pkts_simt_to_mem=1746165
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 81.0912
	minimum = 6
	maximum = 843
Network latency average = 43.644
	minimum = 6
	maximum = 593
Slowest packet = 2549852
Flit latency average = 52.3651
	minimum = 6
	maximum = 592
Slowest flit = 4170167
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0543538
	minimum = 0.0452338 (at node 3)
	maximum = 0.32106 (at node 44)
Accepted packet rate average = 0.0543538
	minimum = 0.0452338 (at node 3)
	maximum = 0.32106 (at node 44)
Injected flit rate average = 0.0815306
	minimum = 0.0613317 (at node 45)
	maximum = 0.3334 (at node 44)
Accepted flit rate average= 0.0815306
	minimum = 0.0542806 (at node 3)
	maximum = 0.629781 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.4757 (14 samples)
	minimum = 6 (14 samples)
	maximum = 316.071 (14 samples)
Network latency average = 17.1621 (14 samples)
	minimum = 6 (14 samples)
	maximum = 241.857 (14 samples)
Flit latency average = 18.3141 (14 samples)
	minimum = 6 (14 samples)
	maximum = 241.143 (14 samples)
Fragmentation average = 0.00233257 (14 samples)
	minimum = 0 (14 samples)
	maximum = 33.5714 (14 samples)
Injected packet rate average = 0.0286662 (14 samples)
	minimum = 0.0235244 (14 samples)
	maximum = 0.0964589 (14 samples)
Accepted packet rate average = 0.0286662 (14 samples)
	minimum = 0.0235244 (14 samples)
	maximum = 0.0964589 (14 samples)
Injected flit rate average = 0.0433363 (14 samples)
	minimum = 0.0298574 (14 samples)
	maximum = 0.117964 (14 samples)
Accepted flit rate average = 0.0433363 (14 samples)
	minimum = 0.032063 (14 samples)
	maximum = 0.178104 (14 samples)
Injected packet size average = 1.51176 (14 samples)
Accepted packet size average = 1.51176 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 13 min, 46 sec (4426 sec)
gpgpu_simulation_rate = 16298 (inst/sec)
gpgpu_simulation_rate = 1506 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 833015
gpu_sim_insn = 17757560
gpu_ipc =      21.3172
gpu_tot_sim_cycle = 7729701
gpu_tot_sim_insn = 89894702
gpu_tot_ipc =      11.6298
gpu_tot_issued_cta = 7665
max_total_param_size = 0
gpu_stall_dramfull = 1898290
gpu_stall_icnt2sh    = 7193272
partiton_reqs_in_parallel = 16748528
partiton_reqs_in_parallel_total    = 77260224
partiton_level_parallism =      20.1059
partiton_level_parallism_total  =      12.1620
partiton_reqs_in_parallel_util = 16748528
partiton_reqs_in_parallel_util_total    = 77260224
gpu_sim_cycle_parition_util = 831252
gpu_tot_sim_cycle_parition_util    = 3525918
partiton_level_parallism_util =      20.1486
partiton_level_parallism_util_total  =      21.5756
partiton_replys_in_parallel = 1970440
partiton_replys_in_parallel_total    = 1313905
L2_BW  =     224.2051 GB/Sec
L2_BW_total  =      40.2737 GB/Sec
gpu_total_sim_rate=13469

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3624972
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0015
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 744016
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0024
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 742224
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3619476
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 744016
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3624972
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
5220, 5325, 4871, 5094, 4722, 5309, 5653, 5856, 5466, 5134, 5480, 5546, 5027, 5677, 5256, 5787, 4919, 4337, 5028, 4721, 4570, 4948, 5216, 4565, 4267, 4273, 4350, 5116, 4667, 4229, 4817, 5186, 3988, 4062, 3837, 3829, 4050, 4343, 4094, 4446, 3586, 4279, 4396, 4399, 3973, 4490, 3572, 3585, 4656, 4181, 3642, 3647, 4443, 4103, 4025, 3941, 3600, 3921, 3799, 3930, 3412, 4033, 3816, 3812, 
gpgpu_n_tot_thrd_icount = 220107936
gpgpu_n_tot_w_icount = 6878373
gpgpu_n_stall_shd_mem = 8114700
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2246519
gpgpu_n_mem_write_global = 1037630
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 7327570
gpgpu_n_store_insn = 1611429
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 23808512
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8056615
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 53199
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:9514835	W0_Idle:100652935	W0_Scoreboard:123826028	W1:1436475	W2:730017	W3:514168	W4:369114	W5:266777	W6:185257	W7:134898	W8:110132	W9:99973	W10:108427	W11:112779	W12:118319	W13:110590	W14:87958	W15:63275	W16:42390	W17:26514	W18:13906	W19:6135	W20:2140	W21:755	W22:440	W23:138	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2337796
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17972152 {8:2246519,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 41513712 {40:1037516,72:38,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 136691096 {40:1683569,72:112701,136:450249,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8301040 {8:1037630,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1817 
maxdqlatency = 0 
maxmflatency = 267132 
averagemflatency = 1813 
max_icnt2mem_latency = 266880 
max_icnt2sh_latency = 7729663 
mrq_lat_table:98074 	2661 	3334 	23526 	11580 	9457 	13490 	19986 	21746 	8313 	444 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2635640 	542056 	25031 	15873 	2942 	2026 	7145 	10341 	9099 	18220 	15800 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	12 	854091 	242877 	1027038 	469623 	303787 	287661 	26093 	4984 	3067 	2616 	2043 	7167 	10238 	9057 	18200 	15787 	4 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	657707 	523800 	901388 	148297 	15108 	247 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	33178 	1003886 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2209 	239 	105 	56 	59 	42 	40 	44 	33 	24 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        27        42        16        17        16        16        16        16        30        30        33        35        42        44        22        45 
dram[1]:        43        42        24        30        16        16        17        16        28        30        42        43        45        31        32        30 
dram[2]:        38        38        16        26        16        16        16        16        30        27        44        45        44        43        46        44 
dram[3]:        39        33        34        32        17        16        16        16        30        24        40        43        21        32        45        44 
dram[4]:        35        24        19        28        16        16        16        16        28        29        41        47        47        34        45        46 
dram[5]:        40        46        32        34        16        16        16        16        29        29        25        45        42        29        47        44 
dram[6]:        50        42        16        28        16        16        17        16        30        28        23        23        41        43        45        42 
dram[7]:        29        42        24        25        16        16        16        16        30        28        41        41        39        23        41        40 
dram[8]:        40        37        28        22        16        16        17        16        30        30        24        45        89        28        41        37 
dram[9]:        35        42        19        26        16        16        16        16        33        32        31        41        16        35        33        47 
dram[10]:        34        24        19        28        17        16        16        16        32        33        21        43        42        45        45        47 
maximum service time to same row:
dram[0]:    228805    263639    478896    403510    184656    184659    468563    198350    278201    431495    332834    513748    226580    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    202531    263728    219296    180819    144600    184162    246719    496733    164840    164843    212028    746041 
dram[2]:    428347    183504    260748    336633    184709    184714    266664    216360    201838    275627    201991    201344    168214    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    184202    306908    271712    301586    184663    184670    181522    293141    349571    145314    289887    446124    381675    164844    252585    215109 
dram[5]:    237690    203007    376647    458191    358050    336072    144263    387904    402845    267494    184045    216411    196814    265856    471366    264338 
dram[6]:    183490    307636    308929    184152    268224    329934    301590    233602    254644    387833    200427    251938    421221    363717    183307    289203 
dram[7]:    477618    183499    206112    184209    184694    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    183492    192532    211781    184123    171335    267354    164220    242851    198246    579987    584718    248614    166407    250109    278163    257969 
dram[9]:    183500    210163    160792    184165    335491    471074    291452    164205    516484    496384    201740    503333    164840    496868    493711    210553 
dram[10]:    443420    183504    249074    222505    416755    184683    246211    289556    276797    290418    175851    281505    147538    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.796421  3.071980  3.224432  3.160000  2.658009  2.653017  2.770531  2.825000  2.686717  2.850900  2.833333  2.984694  3.148325  3.248210  2.802548  2.982759 
dram[1]:  2.879070  3.135770  3.070652  3.053299  2.721604  2.692488  2.962366  2.705463  2.806846  2.953003  3.217391  3.015190  3.212435  2.980132  3.058275  2.964602 
dram[2]:  2.816092  2.925121  3.083102  3.017721  2.723256  2.734832  2.753769  2.803398  3.036212  2.838791  3.029100  2.872038  2.979070  3.193182  2.977169  3.124700 
dram[3]:  2.763920  3.005222  3.108527  2.885086  2.709957  2.672489  2.854167  2.774272  2.860000  2.821138  2.866197  3.058974  3.125874  3.150851  2.881210  3.057737 
dram[4]:  2.935802  2.848558  3.070312  3.280000  2.645089  2.674833  2.806295  2.666667  2.869018  2.842105  2.768349  3.043702  3.427056  3.049412  3.006881  3.002193 
dram[5]:  2.955224  3.055138  3.025974  3.089059  2.612554  2.692308  2.742244  2.724299  2.804348  2.844737  3.062992  2.870283  3.109524  3.141827  3.027586  2.954348 
dram[6]:  2.969412  2.966981  3.273224  3.254054  2.616592  2.543103  2.808153  2.756322  2.835443  2.777506  2.985185  2.992208  2.995305  3.097852  2.977064  3.031746 
dram[7]:  2.969310  3.095361  3.164491  3.023256  2.537037  2.622081  2.735160  2.767901  2.689095  2.940541  2.894737  2.977041  3.085158  3.241206  2.805118  2.955357 
dram[8]:  2.821101  2.997537  3.055118  3.194737  2.668934  2.685912  2.918575  2.791563  2.892388  2.807692  3.057292  2.878109  3.672457  3.148058  2.924444  3.030374 
dram[9]:  3.017544  3.022444  3.005208  3.172619  2.534447  2.542977  2.746512  2.751790  2.835979  2.766827  2.839243  3.147826  2.997797  3.163855  2.929978  2.970917 
dram[10]:  2.946079  2.782609  3.250000  3.196765  2.562092  2.759615  2.826425  2.783920  2.859335  2.909320  3.036458  3.094340  3.352000  3.120092  2.867102  2.981900 
average row locality = 212611/72719 = 2.923734
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       921       899       862       892       902       928       871       865       803       831       833       851       966       981       959       994 
dram[1]:       926       921       862       892       905       879       847       867       844       826       824       863       909       961       962       972 
dram[2]:       930       907       861       900       892       915       854       887       808       837       850       880       928       996       953       963 
dram[3]:       939       890       914       884       927       906       849       862       837       793       886       869       969       948       964       961 
dram[4]:       917       902       890       920       887       906       864       873       827       806       876       861       939       936       962       985 
dram[5]:       910       914       883       901       904       907       870       881       850       798       847       872       946       953       963       993 
dram[6]:       948       952       902       900       873       884       897       910       827       835       884       865       937       956       952       974 
dram[7]:       878       905       912       879       922       926       889       862       842       821       853       856       939       944      1016       959 
dram[8]:       921       926       890       908       894       877       857       870       830       816       865       836       956       945       971       952 
dram[9]:       909       912       869       822       905       916       889       877       790       835       871       813       971       954       972       961 
dram[10]:       907       917       872       898       889       875       854       864       814       848       855       833       918       957       951       965 
total reads: 157816
bank skew: 1016/790 = 1.29
chip skew: 14496/14217 = 1.02
number of total write accesses:
dram[0]:       329       296       273       293       326       303       276       265       269       278       306       319       350       380       361       390 
dram[1]:       312       280       268       311       317       268       255       272       304       305       286       328       331       389       350       368 
dram[2]:       295       304       252       292       279       302       242       268       282       290       295       332       353       409       351       340 
dram[3]:       302       261       289       296       325       318       247       281       307       248       335       324       372       347       370       363 
dram[4]:       272       283       289       310       298       295       295       303       312       274       331       323       353       360       349       384 
dram[5]:       278       305       282       313       303       318       279       285       311       283       320       345       360       354       354       366 
dram[6]:       314       306       296       304       294       296       274       289       293       301       325       287       339       342       346       363 
dram[7]:       283       296       300       291       311       309       309       259       317       267       302       311       329       346       409       365 
dram[8]:       309       291       274       306       283       286       290       255       272       279       309       321       524       352       345       345 
dram[9]:       295       300       285       244       309       297       292       276       282       316       330       273       390       359       367       367 
dram[10]:       295       299       272       288       287       273       237       244       304       307       311       315       339       394       365       353 
total reads: 54795
bank skew: 524/237 = 2.21
chip skew: 5056/4883 = 1.04
average mf latency per bank:
dram[0]:      25992     25121     27200     26829     26114     27547     32193     32659     34371     33336     30861     28774     26526     25510     24291     24151
dram[1]:      24946     27202     27171     27099     26703     28909     32633     31094     33029     31701     31873     28658     26556     25117     24445     24694
dram[2]:      25199     25159     27480     27178     29361     27828     32258     33156     34296     32253     30116     28345     25865     24949     25249     25005
dram[3]:      25854     26254     28187     26382     26027     26878     31925     33672     30768     34113     28055     29344     25240     26304     24077     24603
dram[4]:      26189     26860     26827     25788     28702     27375     30930     30227     32774     33967     28564     29746     26997     26749     24922     24184
dram[5]:      25739     25244     27273     25337     25781     26197     32797     32303     32629     31409     28507     28391     24878     25756     24898     24654
dram[6]:      24510     25619     26500     26633     27895     27394     32246     32548     33611     31281     28581     29931     25339     26716     25499     24610
dram[7]:      25586     25788     27153     26080     27184     26491     30504     32593     31919     32356     30334     29129     25453     26119     22892     24931
dram[8]:      25255     25244     27290     27466     30066     29046     31367     34473     33231     33528     29604     28715     26714     26530     25173     24393
dram[9]:      26911     25189     26403     29479     27743     26450     31384     34003     34198     32023     30088     29728     25117     25736     23986     23780
dram[10]:      25941     25542     27970     27877     28380     28427     35230     33810     31927     33543     29796     29079     25714     24331     24035     24956
maximum mf latency per bank:
dram[0]:     230680    185283    185681    185291    260397    260353    260301    260430    260390    256554    185432    185576    185269    185554    185572    185749
dram[1]:     185350    185369    185364    185276    260257    185319    256235    260395    260382    256555    248804    185661    185276    185607    185842    185795
dram[2]:     185232    185361    213550    185369    260364    260332    256730    260326    256889    256889    185632    185299    185446    185840    185669    230279
dram[3]:     257915    185393    185075    185440    260385    185274    260405    260350    256460    256844    185620    185667    185594    208804    185267    185171
dram[4]:     185329    185304    240381    185230    185312    260415    260381    256526    256749    256551    185463    185492    185573    185634    185391    185457
dram[5]:     185320    185605    185423    185165    260297    260444    260424    260394    256531    256744    185343    185684    185332    185382    185463    185678
dram[6]:     185310    185362    185346    213540    260354    260441    260361    260398    256525    267067    185291    185294    185438    185681    185662    185640
dram[7]:     185151    185252    184920    185302    260340    185396    267107    256992    260343    260442    185734    248157    185384    185721    185594    257910
dram[8]:     185100    185298    185298    185323    260470    260298    260390    260400    260304    267132    185668    185830    185345    185370    248288    185403
dram[9]:     184932    185535    185346    185379    260426    260363    260429    260426    266891    260375    185713    185242    185585    185258    185391    185328
dram[10]:     185356    184744    185255    258751    260294    260286    260352    260346    260355    260345    185623    185470    185125    185379    185576    185848
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8094769 n_nop=8012174 n_act=6658 n_pre=6642 n_req=19372 n_rd=57432 n_write=11863 bw_util=0.01712
n_activity=292624 dram_eff=0.4736
bk0: 3684a 8029634i bk1: 3596a 8029130i bk2: 3448a 8033991i bk3: 3568a 8033237i bk4: 3608a 8025352i bk5: 3712a 8029736i bk6: 3484a 8036252i bk7: 3460a 8033804i bk8: 3212a 8034786i bk9: 3324a 8033945i bk10: 3332a 8030781i bk11: 3404a 8030125i bk12: 3864a 8026221i bk13: 3924a 8025470i bk14: 3836a 8027868i bk15: 3976a 8024805i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.414732
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8094769 n_nop=8013052 n_act=6495 n_pre=6479 n_req=19204 n_rd=57040 n_write=11703 bw_util=0.01698
n_activity=287711 dram_eff=0.4779
bk0: 3704a 8031188i bk1: 3684a 8027397i bk2: 3448a 8035966i bk3: 3568a 8028730i bk4: 3620a 8027558i bk5: 3516a 8033777i bk6: 3388a 8036039i bk7: 3468a 8031509i bk8: 3376a 8034260i bk9: 3304a 8029237i bk10: 3296a 8033469i bk11: 3452a 8028195i bk12: 3636a 8027262i bk13: 3844a 8023724i bk14: 3848a 8028066i bk15: 3888a 8023157i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.416437
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8094769 n_nop=8012674 n_act=6571 n_pre=6555 n_req=19247 n_rd=57444 n_write=11525 bw_util=0.01704
n_activity=292124 dram_eff=0.4722
bk0: 3720a 8027512i bk1: 3628a 8028260i bk2: 3444a 8039753i bk3: 3600a 8033443i bk4: 3568a 8032848i bk5: 3660a 8025644i bk6: 3416a 8035997i bk7: 3548a 8034605i bk8: 3232a 8034974i bk9: 3348a 8031626i bk10: 3400a 8030406i bk11: 3520a 8032493i bk12: 3712a 8025454i bk13: 3984a 8023822i bk14: 3812a 8026636i bk15: 3852a 8025210i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.42372
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8094769 n_nop=8012092 n_act=6665 n_pre=6649 n_req=19383 n_rd=57592 n_write=11771 bw_util=0.01714
n_activity=296208 dram_eff=0.4683
bk0: 3756a 8026955i bk1: 3560a 8031405i bk2: 3656a 8034646i bk3: 3536a 8033212i bk4: 3708a 8031766i bk5: 3624a 8029964i bk6: 3396a 8034048i bk7: 3448a 8032957i bk8: 3348a 8033022i bk9: 3172a 8036894i bk10: 3544a 8029103i bk11: 3476a 8028341i bk12: 3876a 8025575i bk13: 3792a 8028174i bk14: 3856a 8025923i bk15: 3844a 8028008i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.417428
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8094769 n_nop=8012244 n_act=6627 n_pre=6611 n_req=19382 n_rd=57404 n_write=11883 bw_util=0.01712
n_activity=295123 dram_eff=0.4695
bk0: 3668a 8032184i bk1: 3608a 8031277i bk2: 3560a 8035379i bk3: 3680a 8031832i bk4: 3548a 8028938i bk5: 3624a 8028760i bk6: 3456a 8032661i bk7: 3492a 8026985i bk8: 3308a 8028872i bk9: 3224a 8032631i bk10: 3504a 8032627i bk11: 3444a 8031922i bk12: 3756a 8032541i bk13: 3744a 8026194i bk14: 3848a 8026230i bk15: 3940a 8023494i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.413408
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8094769 n_nop=8011960 n_act=6673 n_pre=6657 n_req=19448 n_rd=57568 n_write=11911 bw_util=0.01717
n_activity=294935 dram_eff=0.4711
bk0: 3640a 8031697i bk1: 3656a 8026963i bk2: 3532a 8034640i bk3: 3604a 8030679i bk4: 3616a 8030729i bk5: 3628a 8028952i bk6: 3480a 8033307i bk7: 3524a 8030877i bk8: 3400a 8030591i bk9: 3192a 8032977i bk10: 3388a 8033496i bk11: 3488a 8026587i bk12: 3784a 8027816i bk13: 3812a 8024739i bk14: 3852a 8023517i bk15: 3972a 8024799i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.415651
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8094769 n_nop=8011720 n_act=6663 n_pre=6647 n_req=19465 n_rd=57984 n_write=11755 bw_util=0.01723
n_activity=295361 dram_eff=0.4722
bk0: 3792a 8027385i bk1: 3808a 8027046i bk2: 3608a 8036902i bk3: 3600a 8030493i bk4: 3492a 8032680i bk5: 3536a 8031293i bk6: 3588a 8033298i bk7: 3640a 8033638i bk8: 3308a 8035950i bk9: 3340a 8031410i bk10: 3536a 8032047i bk11: 3460a 8034846i bk12: 3748a 8030435i bk13: 3824a 8028325i bk14: 3808a 8025614i bk15: 3896a 8027376i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.406739
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8094769 n_nop=8011878 n_act=6706 n_pre=6690 n_req=19407 n_rd=57612 n_write=11883 bw_util=0.01717
n_activity=292904 dram_eff=0.4745
bk0: 3512a 8030650i bk1: 3620a 8030936i bk2: 3648a 8032284i bk3: 3516a 8035643i bk4: 3688a 8031178i bk5: 3704a 8027037i bk6: 3556a 8034642i bk7: 3448a 8035026i bk8: 3368a 8031631i bk9: 3284a 8034402i bk10: 3412a 8031037i bk11: 3424a 8030099i bk12: 3756a 8027832i bk13: 3776a 8029765i bk14: 4064a 8023603i bk15: 3836a 8026887i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.407862
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8094769 n_nop=8012836 n_act=6523 n_pre=6507 n_req=19355 n_rd=57256 n_write=11647 bw_util=0.01702
n_activity=289945 dram_eff=0.4753
bk0: 3684a 8029899i bk1: 3704a 8031532i bk2: 3560a 8035588i bk3: 3632a 8033232i bk4: 3576a 8031893i bk5: 3508a 8029179i bk6: 3428a 8034699i bk7: 3480a 8034701i bk8: 3320a 8031706i bk9: 3264a 8035052i bk10: 3460a 8029237i bk11: 3344a 8029679i bk12: 3824a 8027448i bk13: 3780a 8029316i bk14: 3884a 8027043i bk15: 3808a 8025942i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.41513
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8094769 n_nop=8012699 n_act=6660 n_pre=6644 n_req=19248 n_rd=57064 n_write=11702 bw_util=0.01699
n_activity=291625 dram_eff=0.4716
bk0: 3636a 8030569i bk1: 3648a 8031353i bk2: 3476a 8033705i bk3: 3288a 8038210i bk4: 3620a 8031419i bk5: 3664a 8031876i bk6: 3556a 8033660i bk7: 3508a 8034091i bk8: 3160a 8038217i bk9: 3340a 8034723i bk10: 3484a 8029037i bk11: 3252a 8034795i bk12: 3884a 8026393i bk13: 3816a 8025539i bk14: 3888a 8028997i bk15: 3844a 8027147i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.409721
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8094769 n_nop=8013422 n_act=6479 n_pre=6463 n_req=19100 n_rd=56868 n_write=11537 bw_util=0.0169
n_activity=288890 dram_eff=0.4736
bk0: 3628a 8031219i bk1: 3668a 8033986i bk2: 3488a 8033797i bk3: 3592a 8034317i bk4: 3556a 8031426i bk5: 3500a 8030917i bk6: 3416a 8038433i bk7: 3456a 8032783i bk8: 3256a 8035467i bk9: 3392a 8029261i bk10: 3420a 8033573i bk11: 3332a 8030616i bk12: 3672a 8028613i bk13: 3828a 8023847i bk14: 3804a 8025924i bk15: 3860a 8024905i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.411275

========= L2 cache stats =========
L2_cache_bank[0]: Access = 147498, Miss = 7117, Miss_rate = 0.048, Pending_hits = 1304, Reservation_fails = 4
L2_cache_bank[1]: Access = 148856, Miss = 7241, Miss_rate = 0.049, Pending_hits = 1305, Reservation_fails = 6
L2_cache_bank[2]: Access = 147823, Miss = 7079, Miss_rate = 0.048, Pending_hits = 1272, Reservation_fails = 6
L2_cache_bank[3]: Access = 148284, Miss = 7181, Miss_rate = 0.048, Pending_hits = 1297, Reservation_fails = 10
L2_cache_bank[4]: Access = 147672, Miss = 7076, Miss_rate = 0.048, Pending_hits = 1289, Reservation_fails = 7
L2_cache_bank[5]: Access = 148430, Miss = 7285, Miss_rate = 0.049, Pending_hits = 1296, Reservation_fails = 6
L2_cache_bank[6]: Access = 149351, Miss = 7285, Miss_rate = 0.049, Pending_hits = 1314, Reservation_fails = 5
L2_cache_bank[7]: Access = 148038, Miss = 7113, Miss_rate = 0.048, Pending_hits = 1286, Reservation_fails = 4
L2_cache_bank[8]: Access = 148602, Miss = 7162, Miss_rate = 0.048, Pending_hits = 1320, Reservation_fails = 5
L2_cache_bank[9]: Access = 148850, Miss = 7189, Miss_rate = 0.048, Pending_hits = 1309, Reservation_fails = 5
L2_cache_bank[10]: Access = 148576, Miss = 7173, Miss_rate = 0.048, Pending_hits = 1274, Reservation_fails = 7
L2_cache_bank[11]: Access = 148852, Miss = 7219, Miss_rate = 0.048, Pending_hits = 1347, Reservation_fails = 4
L2_cache_bank[12]: Access = 148563, Miss = 7220, Miss_rate = 0.049, Pending_hits = 1312, Reservation_fails = 9
L2_cache_bank[13]: Access = 149723, Miss = 7276, Miss_rate = 0.049, Pending_hits = 1300, Reservation_fails = 5
L2_cache_bank[14]: Access = 148753, Miss = 7251, Miss_rate = 0.049, Pending_hits = 1279, Reservation_fails = 3
L2_cache_bank[15]: Access = 148540, Miss = 7152, Miss_rate = 0.048, Pending_hits = 1251, Reservation_fails = 13
L2_cache_bank[16]: Access = 169949, Miss = 7184, Miss_rate = 0.042, Pending_hits = 1451, Reservation_fails = 1
L2_cache_bank[17]: Access = 148545, Miss = 7130, Miss_rate = 0.048, Pending_hits = 1262, Reservation_fails = 6
L2_cache_bank[18]: Access = 147151, Miss = 7176, Miss_rate = 0.049, Pending_hits = 1274, Reservation_fails = 5
L2_cache_bank[19]: Access = 147135, Miss = 7090, Miss_rate = 0.048, Pending_hits = 1268, Reservation_fails = 8
L2_cache_bank[20]: Access = 147085, Miss = 7060, Miss_rate = 0.048, Pending_hits = 1247, Reservation_fails = 12
L2_cache_bank[21]: Access = 148069, Miss = 7157, Miss_rate = 0.048, Pending_hits = 1259, Reservation_fails = 2
L2_total_cache_accesses = 3284345
L2_total_cache_misses = 157816
L2_total_cache_miss_rate = 0.0481
L2_total_cache_pending_hits = 28516
L2_total_cache_reservation_fails = 133
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2090347
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 26053
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 130119
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1007625
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2315
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 27690
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 133
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2246519
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1037630
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.047
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=6995040
icnt_total_pkts_simt_to_mem=4322241
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 61.9073
	minimum = 6
	maximum = 1608
Network latency average = 35.2011
	minimum = 6
	maximum = 1286
Slowest packet = 2979460
Flit latency average = 29.402
	minimum = 6
	maximum = 1286
Slowest flit = 8106003
Fragmentation average = 0.0651712
	minimum = 0
	maximum = 1002
Injected packet rate average = 0.0473087
	minimum = 0.040749 (at node 21)
	maximum = 0.0541347 (at node 45)
Accepted packet rate average = 0.0473087
	minimum = 0.040749 (at node 21)
	maximum = 0.0541347 (at node 45)
Injected flit rate average = 0.0844037
	minimum = 0.05313 (at node 21)
	maximum = 0.122866 (at node 45)
Accepted flit rate average= 0.0844037
	minimum = 0.0695463 (at node 46)
	maximum = 0.10057 (at node 9)
Injected packet length average = 1.78411
Accepted packet length average = 1.78411
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 28.8378 (15 samples)
	minimum = 6 (15 samples)
	maximum = 402.2 (15 samples)
Network latency average = 18.3647 (15 samples)
	minimum = 6 (15 samples)
	maximum = 311.467 (15 samples)
Flit latency average = 19.0533 (15 samples)
	minimum = 6 (15 samples)
	maximum = 310.8 (15 samples)
Fragmentation average = 0.00652181 (15 samples)
	minimum = 0 (15 samples)
	maximum = 98.1333 (15 samples)
Injected packet rate average = 0.029909 (15 samples)
	minimum = 0.0246727 (15 samples)
	maximum = 0.0936373 (15 samples)
Accepted packet rate average = 0.029909 (15 samples)
	minimum = 0.0246727 (15 samples)
	maximum = 0.0936373 (15 samples)
Injected flit rate average = 0.0460741 (15 samples)
	minimum = 0.0314089 (15 samples)
	maximum = 0.118291 (15 samples)
Accepted flit rate average = 0.0460741 (15 samples)
	minimum = 0.0345618 (15 samples)
	maximum = 0.172935 (15 samples)
Injected packet size average = 1.54047 (15 samples)
Accepted packet size average = 1.54047 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 51 min, 14 sec (6674 sec)
gpgpu_simulation_rate = 13469 (inst/sec)
gpgpu_simulation_rate = 1158 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 15176
gpu_sim_insn = 5617924
gpu_ipc =     370.1848
gpu_tot_sim_cycle = 7967027
gpu_tot_sim_insn = 95512626
gpu_tot_ipc =      11.9885
gpu_tot_issued_cta = 8176
max_total_param_size = 0
gpu_stall_dramfull = 1898430
gpu_stall_icnt2sh    = 7193490
partiton_reqs_in_parallel = 333732
partiton_reqs_in_parallel_total    = 94008752
partiton_level_parallism =      21.9908
partiton_level_parallism_total  =      11.8416
partiton_reqs_in_parallel_util = 333732
partiton_reqs_in_parallel_util_total    = 94008752
gpu_sim_cycle_parition_util = 15176
gpu_tot_sim_cycle_parition_util    = 4357170
partiton_level_parallism_util =      21.9908
partiton_level_parallism_util_total  =      21.5771
partiton_replys_in_parallel = 40855
partiton_replys_in_parallel_total    = 3284345
L2_BW  =     255.1661 GB/Sec
L2_BW_total  =      39.5600 GB/Sec
gpu_total_sim_rate=14150

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3747572
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0015
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 784896
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0023
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 783104
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3742076
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 784896
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3747572
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
5400, 5505, 5051, 5274, 4902, 5489, 5833, 6036, 5646, 5314, 5660, 5726, 5207, 5857, 5436, 5967, 5099, 4517, 5208, 4901, 4750, 5128, 5396, 4745, 4447, 4453, 4530, 5296, 4847, 4409, 4997, 5366, 4168, 4242, 4017, 4009, 4230, 4523, 4274, 4626, 3766, 4459, 4576, 4579, 4153, 4670, 3752, 3765, 4800, 4325, 3786, 3791, 4587, 4247, 4169, 4085, 3744, 4065, 3943, 4074, 3556, 4177, 3960, 3956, 
gpgpu_n_tot_thrd_icount = 227692544
gpgpu_n_tot_w_icount = 7115392
gpgpu_n_stall_shd_mem = 8422866
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2254690
gpgpu_n_mem_write_global = 1070314
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 7589014
gpgpu_n_store_insn = 2079877
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 25116672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8364726
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 53254
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:10030937	W0_Idle:100730346	W0_Scoreboard:123886159	W1:1436475	W2:730028	W3:514168	W4:369131	W5:266799	W6:185411	W7:135371	W8:111067	W9:102151	W10:112541	W11:119214	W12:127130	W13:122041	W14:100322	W15:76024	W16:52763	W17:34467	W18:19230	W19:9512	W20:4131	W21:1514	W22:671	W23:237	W24:44	W25:22	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2484928
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 18037520 {8:2254690,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 42821072 {40:1070200,72:38,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 137017936 {40:1691740,72:112701,136:450249,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8562512 {8:1070314,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1817 
maxdqlatency = 0 
maxmflatency = 267132 
averagemflatency = 1793 
max_icnt2mem_latency = 266880 
max_icnt2sh_latency = 7967026 
mrq_lat_table:101867 	2723 	3620 	24387 	11904 	9584 	13705 	20178 	21747 	8313 	444 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2669429 	549096 	25055 	15875 	2942 	2026 	7145 	10341 	9099 	18220 	15800 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	12 	857685 	244442 	1028375 	477437 	325968 	291794 	26318 	4988 	3069 	2616 	2043 	7167 	10238 	9057 	18200 	15787 	4 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	665031 	524625 	901410 	148297 	15108 	247 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	33178 	1036570 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2238 	240 	105 	56 	59 	42 	40 	44 	33 	24 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        27        42        16        17        16        16        16        16        30        30        42        35        42        44        42        45 
dram[1]:        43        42        36        30        16        16        17        16        28        30        42        43        45        31        32        30 
dram[2]:        38        38        24        26        16        16        16        16        30        30        44        45        44        43        46        44 
dram[3]:        39        33        34        32        17        16        16        16        30        24        40        43        21        32        45        44 
dram[4]:        35        24        19        28        16        16        16        16        28        29        43        47        47        34        45        46 
dram[5]:        40        46        32        34        16        16        16        16        30        29        25        45        42        29        47        44 
dram[6]:        50        42        44        28        16        16        17        16        30        30        43        44        41        43        45        42 
dram[7]:        29        42        24        37        16        16        16        16        30        30        41        41        39        23        41        40 
dram[8]:        40        37        40        22        16        16        17        16        30        30        44        45        89        28        41        37 
dram[9]:        35        42        19        26        16        16        16        16        33        32        31        41        16        35        33        47 
dram[10]:        34        24        19        32        17        16        16        16        33        33        41        43        42        45        45        47 
maximum service time to same row:
dram[0]:    228805    263639    478896    403510    184656    184659    468563    198350    278201    431495    332834    513748    226580    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    202531    263728    219296    180819    144600    184162    246719    496733    164840    164843    212028    746041 
dram[2]:    428347    183504    260748    336633    184709    184714    266664    216360    201838    275627    201991    201344    168214    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    184202    306908    271712    301586    184663    184670    181522    293141    349571    145314    289887    446124    381675    164844    252585    215109 
dram[5]:    237690    203007    376647    458191    358050    336072    144263    387904    402845    267494    184045    216411    196814    265856    471366    264338 
dram[6]:    183490    307636    308929    184152    268224    329934    301590    233602    254644    387833    200427    251938    421221    363717    183307    289203 
dram[7]:    477618    183499    206112    184209    184694    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    183492    192532    211781    184123    171335    267354    164220    242851    198246    579987    584718    248614    166407    250109    278163    257969 
dram[9]:    183500    210163    160792    184165    335491    471074    291452    164205    516484    496384    201740    503333    164840    496868    493711    210553 
dram[10]:    443420    183504    249074    222505    416755    184683    246211    289556    276797    290418    175851    281505    147538    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.890625  3.174359  3.318310  3.279255  2.673866  2.662366  2.770531  2.815920  2.741935  2.920513  2.920988  3.086514  3.248210  3.352381  2.883966  3.068817 
dram[1]:  2.969977  3.233161  3.150134  3.149367  2.742222  2.694639  2.962366  2.705463  2.873171  3.005168  3.338150  3.095000  3.325581  3.079295  3.153488  3.046154 
dram[2]:  2.912844  3.014423  3.186813  3.123737  2.729792  2.751121  2.753769  2.799031  3.102493  2.897500  3.134565  2.957547  3.074246  3.281179  3.044944  3.211905 
dram[3]:  2.851441  3.111688  3.202564  2.961446  2.709677  2.660907  2.849351  2.776699  2.913366  2.879032  2.964871  3.163683  3.218605  3.257282  2.969828  3.149770 
dram[4]:  3.029412  2.947242  3.176623  3.385638  2.659243  2.686667  2.801932  2.666667  2.920199  2.913386  2.856164  3.137755  3.518421  3.135514  3.100687  3.087146 
dram[5]:  3.059553  3.160000  3.126943  3.195431  2.613391  2.692140  2.742244  2.724299  2.865385  2.895833  3.170157  2.953161  3.206651  3.221957  3.119266  3.034557 
dram[6]:  3.063232  3.070588  3.371274  3.363881  2.610245  2.542735  2.803828  2.752294  2.899244  2.837379  3.078624  3.087629  3.091335  3.190476  3.066362  3.114865 
dram[7]:  3.061069  3.195373  3.273438  3.107417  2.528571  2.622081  2.733485  2.761671  2.748268  3.008065  3.002500  3.073791  3.182039  3.340852  2.889980  3.044544 
dram[8]:  2.915332  3.093366  3.142857  3.296588  2.662162  2.695853  2.918575  2.791563  2.953125  2.865140  3.158031  2.970297  3.950860  3.244552  3.019956  3.113689 
dram[9]:  3.122500  3.116915  3.106218  3.284024  2.537500  2.534303  2.746512  2.751790  2.905512  2.836931  2.931604  3.254335  3.092308  3.259615  3.019651  3.053333 
dram[10]:  3.046341  2.881279  3.371105  3.299465  2.565217  2.762590  2.821705  2.783920  2.931298  2.977444  3.129534  3.201613  3.460106  3.216590  2.960870  3.081264 
average row locality = 218472/73030 = 2.991538
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       937       915       878       908       905       930       871       865       813       841       849       867       982       997       975      1010 
dram[1]:       942       937       878       908       908       881       847       867       854       836       840       879       925       977       978       988 
dram[2]:       946       923       877       916       895       918       854       887       818       847       866       896       944      1012       969       979 
dram[3]:       955       906       930       900       929       908       849       862       847       803       902       885       985       964       980       977 
dram[4]:       933       918       906       936       889       908       864       873       837       816       892       877       955       952       978      1001 
dram[5]:       926       930       899       917       905       909       870       881       860       808       863       888       962       969       979      1009 
dram[6]:       964       968       918       916       874       886       897       910       837       845       900       881       953       972       968       990 
dram[7]:       894       921       928       895       923       926       889       862       852       831       869       872       955       960      1032       975 
dram[8]:       937       942       906       924       895       879       857       870       840       826       881       852       973       961       987       968 
dram[9]:       925       928       885       838       906       917       889       877       801       846       887       829       987       970       988       977 
dram[10]:       923       933       888       914       890       876       854       864       825       859       871       849       934       973       967       981 
total reads: 159839
bank skew: 1032/801 = 1.29
chip skew: 14679/14401 = 1.02
number of total write accesses:
dram[0]:       358       323       300       325       333       308       276       267       292       298       334       346       379       411       392       417 
dram[1]:       344       311       297       336       326       275       255       272       324       327       315       359       362       421       378       398 
dram[2]:       324       331       283       321       287       309       242       269       302       312       322       358       381       435       386       370 
dram[3]:       331       292       319       329       331       324       248       282       330       268       364       352       399       378       398       390 
dram[4]:       303       311       317       337       305       301       296       303       334       294       359       353       382       390       377       416 
dram[5]:       307       334       308       342       305       324       279       285       332       304       348       373       388       381       381       396 
dram[6]:       344       337       326       332       298       304       275       290       314       324       353       317       367       368       372       393 
dram[7]:       309       322       329       320       316       309       311       262       338       288       332       336       356       373       439       392 
dram[8]:       337       317       304       332       287       291       290       255       294       300       338       348       635       379       375       374 
dram[9]:       324       325       314       272       312       302       292       276       306       337       356       297       420       386       395       397 
dram[10]:       326       329       302       320       290       276       238       244       327       329       337       342       367       423       395       384 
total reads: 58633
bank skew: 635/238 = 2.67
chip skew: 5456/5229 = 1.04
average mf latency per bank:
dram[0]:      25111     24272     26231     25808     25930     27418     32224     32633     33388     32500     29756     27795     25679     24687     23485     23451
dram[1]:      24038     26202     26154     26228     26470     28713     32666     31126     32230     30871     30676     27611     25618     24284     23681     23903
dram[2]:      24328     24320     26389     26211     29116     27628     32291     33159     33421     31404     29068     27436     25036     24253     24328     24182
dram[3]:      24974     25248     27171     25354     25888     26730     31929     33675     29947     33203     27098     28341     24485     25412     23337     23857
dram[4]:      25215     25922     25885     24938     28514     27222     30935     30259     31920     33093     27599     28674     26118     25863     24143     23394
dram[5]:      24823     24368     26347     24454     25745     26054     32828     32335     31820     30577     27512     27440     24097     24966     24141     23875
dram[6]:      23671     24720     25543     25718     27805     27192     32250     32551     32748     30440     27618     28827     24526     25911     24730     23821
dram[7]:      24718     24940     26204     25139     27081     26518     30486     32539     31131     31506     29217     28183     24652     25309     22206     24177
dram[8]:      24411     24428     26280     26571     29972     28904     31408     34512     32347     32656     28563     27735     25794     25714     24359     23608
dram[9]:      25967     24390     25436     28338     27680     26348     31418     34039     33165     31201     29114     28719     24327     24950     23253     23013
dram[10]:      24989     24634     26915     26816     28315     28359     35235     33844     31031     32654     28803     28071     24875     23575     23252     24125
maximum mf latency per bank:
dram[0]:     230680    185283    185681    185291    260397    260353    260301    260430    260390    256554    185432    185576    185269    185554    185572    185749
dram[1]:     185350    185369    185364    185276    260257    185319    256235    260395    260382    256555    248804    185661    185276    185607    185842    185795
dram[2]:     185232    185361    213550    185369    260364    260332    256730    260326    256889    256889    185632    185299    185446    185840    185669    230279
dram[3]:     257915    185393    185075    185440    260385    185274    260405    260350    256460    256844    185620    185667    185594    208804    185267    185171
dram[4]:     185329    185304    240381    185230    185312    260415    260381    256526    256749    256551    185463    185492    185573    185634    185391    185457
dram[5]:     185320    185605    185423    185165    260297    260444    260424    260394    256531    256744    185343    185684    185332    185382    185463    185678
dram[6]:     185310    185362    185346    213540    260354    260441    260361    260398    256525    267067    185291    185294    185438    185681    185662    185640
dram[7]:     185151    185252    184920    185302    260340    185396    267107    256992    260343    260442    185734    248157    185384    185721    185594    257910
dram[8]:     185100    185298    185298    185323    260470    260298    260390    260400    260304    267132    185668    185830    185345    185370    248288    185403
dram[9]:     184932    185535    185346    185379    260426    260363    260429    260426    266891    260375    185713    185242    185585    185258    185391    185328
dram[10]:     185356    184744    185255    258751    260294    260286    260352    260346    260355    260345    185623    185470    185125    185379    185576    185848
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8122947 n_nop=8039178 n_act=6683 n_pre=6667 n_req=19902 n_rd=58172 n_write=12247 bw_util=0.01734
n_activity=298809 dram_eff=0.4713
bk0: 3748a 8057275i bk1: 3660a 8056816i bk2: 3512a 8061703i bk3: 3632a 8060935i bk4: 3620a 8053414i bk5: 3720a 8057829i bk6: 3484a 8064432i bk7: 3460a 8061906i bk8: 3252a 8062421i bk9: 3364a 8061644i bk10: 3396a 8058397i bk11: 3468a 8057813i bk12: 3928a 8053858i bk13: 3988a 8053178i bk14: 3900a 8055465i bk15: 4040a 8052523i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.414699
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8122947 n_nop=8040020 n_act=6528 n_pre=6512 n_req=19745 n_rd=57780 n_write=12107 bw_util=0.01721
n_activity=294293 dram_eff=0.4749
bk0: 3768a 8058871i bk1: 3748a 8055049i bk2: 3512a 8063532i bk3: 3632a 8056429i bk4: 3632a 8055575i bk5: 3524a 8061784i bk6: 3388a 8064214i bk7: 3468a 8059685i bk8: 3416a 8062002i bk9: 3344a 8056844i bk10: 3360a 8061138i bk11: 3516a 8055796i bk12: 3700a 8054936i bk13: 3908a 8051385i bk14: 3912a 8055834i bk15: 3952a 8050825i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.416657
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8122947 n_nop=8039650 n_act=6603 n_pre=6587 n_req=19779 n_rd=58188 n_write=11919 bw_util=0.01726
n_activity=298718 dram_eff=0.4694
bk0: 3784a 8055206i bk1: 3692a 8055923i bk2: 3508a 8067422i bk3: 3664a 8061183i bk4: 3580a 8060860i bk5: 3672a 8053709i bk6: 3416a 8064172i bk7: 3548a 8062747i bk8: 3272a 8062707i bk9: 3388a 8059268i bk10: 3464a 8058074i bk11: 3584a 8060175i bk12: 3776a 8053124i bk13: 4048a 8051512i bk14: 3876a 8054143i bk15: 3916a 8052912i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.423621
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8122947 n_nop=8039063 n_act=6700 n_pre=6684 n_req=19917 n_rd=58328 n_write=12172 bw_util=0.01736
n_activity=302674 dram_eff=0.4658
bk0: 3820a 8054617i bk1: 3624a 8059074i bk2: 3720a 8062268i bk3: 3600a 8060758i bk4: 3716a 8059769i bk5: 3632a 8057949i bk6: 3396a 8062186i bk7: 3448a 8061125i bk8: 3388a 8060625i bk9: 3212a 8064517i bk10: 3608a 8056714i bk11: 3540a 8055955i bk12: 3940a 8053308i bk13: 3856a 8055859i bk14: 3920a 8053649i bk15: 3908a 8055711i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.417605
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8122947 n_nop=8039242 n_act=6656 n_pre=6640 n_req=19913 n_rd=58140 n_write=12269 bw_util=0.01734
n_activity=301591 dram_eff=0.4669
bk0: 3732a 8059848i bk1: 3672a 8058972i bk2: 3624a 8063105i bk3: 3744a 8059534i bk4: 3556a 8057028i bk5: 3632a 8056808i bk6: 3456a 8060803i bk7: 3492a 8055164i bk8: 3348a 8056523i bk9: 3264a 8060364i bk10: 3568a 8060293i bk11: 3508a 8059543i bk12: 3820a 8060166i bk13: 3808a 8053812i bk14: 3912a 8053965i bk15: 4004a 8051140i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.413321
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8122947 n_nop=8038993 n_act=6699 n_pre=6683 n_req=19962 n_rd=58300 n_write=12272 bw_util=0.01738
n_activity=301135 dram_eff=0.4687
bk0: 3704a 8059406i bk1: 3720a 8054683i bk2: 3596a 8062366i bk3: 3668a 8058379i bk4: 3620a 8058843i bk5: 3636a 8057002i bk6: 3480a 8061480i bk7: 3524a 8059056i bk8: 3440a 8058300i bk9: 3232a 8060589i bk10: 3452a 8061133i bk11: 3552a 8054171i bk12: 3848a 8055554i bk13: 3876a 8052460i bk14: 3916a 8051226i bk15: 4036a 8052425i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.415614
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8122947 n_nop=8038703 n_act=6695 n_pre=6679 n_req=19993 n_rd=58716 n_write=12154 bw_util=0.01745
n_activity=301711 dram_eff=0.4698
bk0: 3856a 8054972i bk1: 3872a 8054671i bk2: 3672a 8064556i bk3: 3664a 8058148i bk4: 3496a 8060721i bk5: 3544a 8059263i bk6: 3588a 8061441i bk7: 3640a 8061769i bk8: 3348a 8063652i bk9: 3380a 8059040i bk10: 3600a 8059638i bk11: 3524a 8062413i bk12: 3812a 8058158i bk13: 3888a 8056055i bk14: 3872a 8053323i bk15: 3960a 8054997i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.406752
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8122947 n_nop=8038915 n_act=6731 n_pre=6715 n_req=19916 n_rd=58336 n_write=12250 bw_util=0.01738
n_activity=298968 dram_eff=0.4722
bk0: 3576a 8058362i bk1: 3684a 8058671i bk2: 3712a 8060069i bk3: 3580a 8063285i bk4: 3692a 8059208i bk5: 3704a 8055207i bk6: 3556a 8062773i bk7: 3448a 8063122i bk8: 3408a 8059326i bk9: 3324a 8062102i bk10: 3476a 8058693i bk11: 3488a 8057789i bk12: 3820a 8055523i bk13: 3840a 8057431i bk14: 4128a 8051304i bk15: 3900a 8054568i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.407938
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8122947 n_nop=8039764 n_act=6553 n_pre=6537 n_req=19954 n_rd=57992 n_write=12101 bw_util=0.01726
n_activity=296932 dram_eff=0.4721
bk0: 3748a 8057713i bk1: 3768a 8059291i bk2: 3624a 8063337i bk3: 3696a 8060985i bk4: 3580a 8059961i bk5: 3516a 8057268i bk6: 3428a 8062872i bk7: 3480a 8062876i bk8: 3360a 8059200i bk9: 3304a 8062597i bk10: 3524a 8057018i bk11: 3408a 8057429i bk12: 3892a 8055033i bk13: 3844a 8057036i bk14: 3948a 8054868i bk15: 3872a 8053664i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.415814
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8122947 n_nop=8039739 n_act=6683 n_pre=6667 n_req=19761 n_rd=57800 n_write=12058 bw_util=0.0172
n_activity=297831 dram_eff=0.4691
bk0: 3700a 8058220i bk1: 3712a 8059100i bk2: 3540a 8061365i bk3: 3352a 8065893i bk4: 3624a 8059533i bk5: 3668a 8059905i bk6: 3556a 8061832i bk7: 3508a 8062264i bk8: 3204a 8065827i bk9: 3384a 8062416i bk10: 3548a 8056675i bk11: 3316a 8062486i bk12: 3948a 8054156i bk13: 3880a 8053202i bk14: 3952a 8056749i bk15: 3908a 8054834i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.410035
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8122947 n_nop=8040452 n_act=6500 n_pre=6484 n_req=19630 n_rd=57604 n_write=11907 bw_util=0.01711
n_activity=295003 dram_eff=0.4713
bk0: 3692a 8058830i bk1: 3732a 8061664i bk2: 3552a 8061514i bk3: 3656a 8061946i bk4: 3560a 8059522i bk5: 3504a 8059011i bk6: 3416a 8066566i bk7: 3456a 8060958i bk8: 3300a 8063122i bk9: 3436a 8056905i bk10: 3484a 8061246i bk11: 3396a 8058280i bk12: 3736a 8056262i bk13: 3892a 8051504i bk14: 3868a 8053637i bk15: 3924a 8052575i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.411614

========= L2 cache stats =========
L2_cache_bank[0]: Access = 148986, Miss = 7210, Miss_rate = 0.048, Pending_hits = 1375, Reservation_fails = 6
L2_cache_bank[1]: Access = 150344, Miss = 7333, Miss_rate = 0.049, Pending_hits = 1381, Reservation_fails = 6
L2_cache_bank[2]: Access = 149311, Miss = 7172, Miss_rate = 0.048, Pending_hits = 1351, Reservation_fails = 8
L2_cache_bank[3]: Access = 149772, Miss = 7273, Miss_rate = 0.049, Pending_hits = 1373, Reservation_fails = 12
L2_cache_bank[4]: Access = 149160, Miss = 7169, Miss_rate = 0.048, Pending_hits = 1366, Reservation_fails = 9
L2_cache_bank[5]: Access = 149918, Miss = 7378, Miss_rate = 0.049, Pending_hits = 1363, Reservation_fails = 6
L2_cache_bank[6]: Access = 150839, Miss = 7377, Miss_rate = 0.049, Pending_hits = 1387, Reservation_fails = 8
L2_cache_bank[7]: Access = 149526, Miss = 7205, Miss_rate = 0.048, Pending_hits = 1362, Reservation_fails = 6
L2_cache_bank[8]: Access = 150090, Miss = 7254, Miss_rate = 0.048, Pending_hits = 1394, Reservation_fails = 9
L2_cache_bank[9]: Access = 150338, Miss = 7281, Miss_rate = 0.048, Pending_hits = 1385, Reservation_fails = 7
L2_cache_bank[10]: Access = 150064, Miss = 7264, Miss_rate = 0.048, Pending_hits = 1342, Reservation_fails = 9
L2_cache_bank[11]: Access = 150340, Miss = 7311, Miss_rate = 0.049, Pending_hits = 1417, Reservation_fails = 5
L2_cache_bank[12]: Access = 150051, Miss = 7311, Miss_rate = 0.049, Pending_hits = 1382, Reservation_fails = 12
L2_cache_bank[13]: Access = 151211, Miss = 7368, Miss_rate = 0.049, Pending_hits = 1374, Reservation_fails = 7
L2_cache_bank[14]: Access = 150240, Miss = 7342, Miss_rate = 0.049, Pending_hits = 1351, Reservation_fails = 12
L2_cache_bank[15]: Access = 150024, Miss = 7242, Miss_rate = 0.048, Pending_hits = 1313, Reservation_fails = 14
L2_cache_bank[16]: Access = 179602, Miss = 7276, Miss_rate = 0.041, Pending_hits = 1605, Reservation_fails = 1
L2_cache_bank[17]: Access = 150021, Miss = 7222, Miss_rate = 0.048, Pending_hits = 1326, Reservation_fails = 6
L2_cache_bank[18]: Access = 148630, Miss = 7268, Miss_rate = 0.049, Pending_hits = 1347, Reservation_fails = 9
L2_cache_bank[19]: Access = 148611, Miss = 7182, Miss_rate = 0.048, Pending_hits = 1331, Reservation_fails = 9
L2_cache_bank[20]: Access = 148569, Miss = 7152, Miss_rate = 0.048, Pending_hits = 1322, Reservation_fails = 14
L2_cache_bank[21]: Access = 149553, Miss = 7249, Miss_rate = 0.048, Pending_hits = 1338, Reservation_fails = 2
L2_total_cache_accesses = 3325200
L2_total_cache_misses = 159839
L2_total_cache_miss_rate = 0.0481
L2_total_cache_pending_hits = 30185
L2_total_cache_reservation_fails = 177
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2098518
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 26053
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 130119
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1036617
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3984
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 29713
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 177
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2254690
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1070314
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.047
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=7044066
icnt_total_pkts_simt_to_mem=4395780
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 81.8883
	minimum = 6
	maximum = 838
Network latency average = 44.186
	minimum = 6
	maximum = 590
Slowest packet = 6572416
Flit latency average = 52.7929
	minimum = 6
	maximum = 589
Slowest flit = 11323959
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0538451
	minimum = 0.0448105 (at node 2)
	maximum = 0.318056 (at node 44)
Accepted packet rate average = 0.0538451
	minimum = 0.0448105 (at node 2)
	maximum = 0.318056 (at node 44)
Injected flit rate average = 0.0807677
	minimum = 0.0607578 (at node 45)
	maximum = 0.33028 (at node 44)
Accepted flit rate average= 0.0807677
	minimum = 0.0537727 (at node 2)
	maximum = 0.623888 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 32.1535 (16 samples)
	minimum = 6 (16 samples)
	maximum = 429.438 (16 samples)
Network latency average = 19.9785 (16 samples)
	minimum = 6 (16 samples)
	maximum = 328.875 (16 samples)
Flit latency average = 21.162 (16 samples)
	minimum = 6 (16 samples)
	maximum = 328.188 (16 samples)
Fragmentation average = 0.0061142 (16 samples)
	minimum = 0 (16 samples)
	maximum = 92 (16 samples)
Injected packet rate average = 0.031405 (16 samples)
	minimum = 0.0259313 (16 samples)
	maximum = 0.107663 (16 samples)
Accepted packet rate average = 0.031405 (16 samples)
	minimum = 0.0259313 (16 samples)
	maximum = 0.107663 (16 samples)
Injected flit rate average = 0.0482424 (16 samples)
	minimum = 0.0332432 (16 samples)
	maximum = 0.13154 (16 samples)
Accepted flit rate average = 0.0482424 (16 samples)
	minimum = 0.0357625 (16 samples)
	maximum = 0.20112 (16 samples)
Injected packet size average = 1.53614 (16 samples)
Accepted packet size average = 1.53614 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 52 min, 30 sec (6750 sec)
gpgpu_simulation_rate = 14150 (inst/sec)
gpgpu_simulation_rate = 1180 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 17: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 17 
gpu_sim_cycle = 812808
gpu_sim_insn = 15785486
gpu_ipc =      19.4209
gpu_tot_sim_cycle = 9007057
gpu_tot_sim_insn = 111298112
gpu_tot_ipc =      12.3568
gpu_tot_issued_cta = 8687
max_total_param_size = 0
gpu_stall_dramfull = 3149070
gpu_stall_icnt2sh    = 11388436
partiton_reqs_in_parallel = 16631136
partiton_reqs_in_parallel_total    = 94342484
partiton_level_parallism =      20.4613
partiton_level_parallism_total  =      12.3207
partiton_reqs_in_parallel_util = 16631136
partiton_reqs_in_parallel_util_total    = 94342484
gpu_sim_cycle_parition_util = 807435
gpu_tot_sim_cycle_parition_util    = 4372346
partiton_level_parallism_util =      20.5975
partiton_level_parallism_util_total  =      21.4244
partiton_replys_in_parallel = 1198721
partiton_replys_in_parallel_total    = 3325200
L2_BW  =     139.7865 GB/Sec
L2_BW_total  =      47.6066 GB/Sec
gpu_total_sim_rate=13160

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4593533
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0012
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 842128
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0021
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 840336
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4588037
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 842128
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4593533
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6687, 6929, 6344, 6542, 6347, 6763, 7186, 7325, 6829, 6608, 7036, 6988, 6503, 7070, 6720, 7236, 6179, 5484, 6315, 6040, 5876, 6221, 6526, 5747, 5569, 5464, 5707, 6312, 5947, 5434, 6127, 6440, 5046, 5124, 4815, 4884, 5130, 5380, 5128, 5487, 4711, 5371, 5423, 5458, 5004, 5551, 4735, 4561, 5611, 5117, 4610, 4640, 5515, 5189, 4987, 4923, 4536, 4899, 4779, 4940, 4420, 5032, 4786, 4894, 
gpgpu_n_tot_thrd_icount = 276623712
gpgpu_n_tot_w_icount = 8644491
gpgpu_n_stall_shd_mem = 11507189
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3379928
gpgpu_n_mem_write_global = 1143797
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9513072
gpgpu_n_store_insn = 2262305
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 26948096
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11416824
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 85479
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:12656448	W0_Idle:109313467	W0_Scoreboard:156739377	W1:1745557	W2:848221	W3:574685	W4:412540	W5:306322	W6:222520	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2648412
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27039424 {8:3379928,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 45760488 {40:1143682,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 200902336 {40:2590974,72:156787,136:632167,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9150376 {8:1143797,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1817 
maxdqlatency = 0 
maxmflatency = 267132 
averagemflatency = 2109 
max_icnt2mem_latency = 266880 
max_icnt2sh_latency = 9006437 
mrq_lat_table:145911 	4059 	5266 	35037 	18652 	15368 	22491 	33484 	35622 	12735 	622 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3420314 	931060 	42915 	22568 	3719 	3532 	11428 	15570 	16648 	31882 	24113 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	17 	1161637 	290164 	1358888 	685075 	416655 	428471 	64236 	7619 	5044 	3123 	3559 	11472 	15399 	16608 	31994 	23956 	4 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	822133 	800305 	1448330 	273050 	35361 	777 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	33178 	1051658 	58395 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2624 	371 	154 	77 	83 	55 	44 	57 	48 	33 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        45        43        41        48        16        16        16        16        30        30        42        43        45        47        42        45 
dram[1]:        43        42        36        41        16        16        17        16        30        30        45        43        47        48        44        43 
dram[2]:        45        42        24        45        16        16        16        16        30        30        44        45        44        43        46        44 
dram[3]:        44        46        39        32        17        16        16        16        30        24        45        44        43        47        45        44 
dram[4]:        38        44        44        43        16        16        16        16        28        30        43        47        47        34        45        46 
dram[5]:        45        46        42        45        16        16        16        16        30        29        44        45        44        29        47        44 
dram[6]:        50        47        44        44        16        16        17        16        30        30        43        44        44        43        45        42 
dram[7]:        41        42        45        37        16        16        16        16        30        30        46        41        43        43        46        43 
dram[8]:        44        42        40        42        16        16        17        16        30        30        44        45        89        43        46        40 
dram[9]:        45        42        44        43        16        16        16        16        33        32        42        41        46        43        44        47 
dram[10]:        46        46        46        32        17        16        16        16        33        33        41        43        44        45        46        47 
maximum service time to same row:
dram[0]:    228805    263639    478896    403510    184656    184659    468563    198350    278201    431495    332834    513748    226580    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    202531    263728    219296    180819    144600    184162    246719    496733    164840    164843    212028    746041 
dram[2]:    428347    183504    260748    336633    184709    184714    266664    216360    201838    275627    201991    201344    168214    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    184202    306908    271712    301586    184663    184670    181522    293141    349571    145314    289887    446124    381675    164844    252585    215109 
dram[5]:    237690    203007    376647    458191    358050    336072    144263    387904    402845    267494    184045    216411    196814    265856    471366    264338 
dram[6]:    183490    307636    308929    184152    268224    329934    301590    233602    254644    387833    200427    251938    421221    363717    183307    289203 
dram[7]:    477618    183499    206112    184209    184694    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    183492    192532    211781    184123    171335    267354    164220    242851    198246    579987    584718    248614    166407    250109    278163    257969 
dram[9]:    183500    210163    160792    184165    335491    471074    291452    164205    516484    496384    201740    503333    164840    496868    493711    210553 
dram[10]:    443420    183504    249074    222505    416755    184683    246211    289556    276797    290418    175851    281505    147538    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.871212  3.125850  3.044828  3.159213  2.626907  2.622857  2.749614  2.761147  2.759804  2.851373  3.017094  3.061667  3.092676  3.176110  2.777322  2.839142 
dram[1]:  2.829160  3.022544  2.957555  2.962357  2.784074  2.658358  2.811382  2.652174  2.893864  2.956155  3.201107  3.051780  3.089482  3.008734  2.873061  2.794038 
dram[2]:  2.952229  2.960317  2.936317  2.962295  2.682891  2.697059  2.696541  2.737879  2.924217  2.938038  3.072758  3.031719  3.045101  3.133721  2.820548  2.972464 
dram[3]:  2.812312  2.990017  3.011667  2.796353  2.647887  2.672365  2.825581  2.786834  2.864909  2.937722  2.912173  3.039539  3.072808  3.134796  2.763052  2.852778 
dram[4]:  2.920000  2.893987  2.973554  3.116861  2.616147  2.666667  2.744615  2.689706  2.867742  2.894828  2.903727  3.033058  3.221519  2.992593  2.910000  2.830013 
dram[5]:  2.917197  3.123539  2.870192  3.036545  2.639010  2.634043  2.712766  2.670118  2.857369  2.829787  3.061462  2.922839  3.064759  3.035503  2.868163  2.840756 
dram[6]:  2.957186  3.043269  3.088629  3.040916  2.524613  2.543662  2.760837  2.739583  2.843700  2.911038  2.995246  3.028381  3.041916  3.166934  2.773087  2.854025 
dram[7]:  2.875969  2.982400  2.993559  2.913183  2.551913  2.581944  2.711940  2.736264  2.807267  2.900000  2.953301  2.976038  3.114833  3.215816  2.774903  2.838972 
dram[8]:  2.873476  3.021523  2.965000  3.114094  2.523745  2.659125  2.841346  2.717125  2.898503  2.865132  3.090150  2.952998  3.638095  3.200637  2.768717  2.850415 
dram[9]:  3.038333  3.027961  2.991438  3.096118  2.514628  2.544568  2.697917  2.675716  2.862069  2.855784  2.861751  3.114841  3.042647  3.197472  2.840325  2.848276 
dram[10]:  2.900929  2.840668  3.058621  3.139655  2.614369  2.738725  2.780645  2.657408  2.890702  2.909241  3.097104  3.147513  3.208401  3.140929  2.750988  2.815681 
average row locality = 329247/113878 = 2.891226
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1403      1380      1341      1342      1394      1393      1342      1324      1243      1295      1280      1314      1489      1487      1465      1513 
dram[1]:      1425      1415      1335      1357      1371      1368      1315      1332      1280      1270      1270      1340      1415      1472      1477      1492 
dram[2]:      1405      1387      1314      1363      1371      1383      1321      1360      1278      1273      1315      1322      1420      1519      1474      1492 
dram[3]:      1418      1368      1371      1367      1400      1388      1308      1332      1268      1240      1355      1325      1481      1445      1484      1473 
dram[4]:      1398      1384      1351      1399      1373      1376      1327      1352      1283      1250      1342      1320      1461      1443      1479      1511 
dram[5]:      1391      1394      1352      1366      1368      1383      1339      1359      1305      1256      1319      1337      1457      1468      1480      1516 
dram[6]:      1442      1423      1383      1385      1344      1354      1374      1382      1290      1291      1354      1327      1458      1449      1499      1500 
dram[7]:      1380      1397      1392      1358      1398      1397      1352      1333      1287      1279      1319      1334      1433      1430      1533      1495 
dram[8]:      1409      1391      1359      1378      1390      1336      1325      1345      1288      1273      1335      1300      1471      1451      1498      1480 
dram[9]:      1382      1384      1326      1289      1400      1386      1364      1342      1257      1294      1331      1285      1474      1458      1501      1481 
dram[10]:      1404      1398      1342      1370      1349      1345      1325      1331      1278      1287      1317      1307      1429      1477      1486      1485 
total reads: 242383
bank skew: 1533/1240 = 1.24
chip skew: 22255/21930 = 1.01
number of total write accesses:
dram[0]:       492       458       425       424       500       443       437       410       446       470       485       523       580       587       568       605 
dram[1]:       496       462       407       453       447       445       414       437       465       483       465       546       553       595       560       570 
dram[2]:       449       478       392       444       448       451       394       447       497       434       501       494       538       637       585       559 
dram[3]:       455       429       436       473       480       488       393       446       471       411       535       520       587       555       580       581 
dram[4]:       427       445       448       468       474       440       457       477       495       429       528       515       575       577       558       620 
dram[5]:       441       477       439       462       445       474       446       446       498       473       524       557       578       584       565       589 
dram[6]:       492       476       464       473       451       452       473       459       493       476       536       487       574       524       603       592 
dram[7]:       475       467       467       454       470       462       465       410       490       461       515       529       520       522       612       603 
dram[8]:       476       434       420       478       470       427       448       432       454       469       516       522       821       559       573       578 
dram[9]:       441       457       421       386       491       441       449       432       486       508       532       478       595       566       598       584 
dram[10]:       470       474       432       451       434       416       399       391       494       476       501       528       557       618       602       562 
total reads: 86864
bank skew: 821/386 = 2.13
chip skew: 8077/7748 = 1.04
average mf latency per bank:
dram[0]:      26721     26367     28291     28037     28014     30021     33628     34231     34968     33698     31265     28932     26338     26486     25219     24915
dram[1]:      26212     27109     28522     28135     29300     30318     33949     32804     35119     32920     31439     28605     26575     26320     25568     25120
dram[2]:      26707     26809     28122     28130     31078     30417     33624     33530     33894     34893     29796     29893     26979     25018     24845     25887
dram[3]:      27006     27048     28676     26825     28778     29270     33842     34527     32848     35461     28530     29484     26199     26968     24517     24808
dram[4]:      27098     27687     27750     27300     30128     29608     32570     32122     34088     35464     29166     29543     27035     26970     25900     24834
dram[5]:      26872     26641     28164     27084     29016     29040     33897     32802     33166     32490     28675     28517     25581     26018     25577     25436
dram[6]:      25905     26405     27748     27265     29626     29724     32973     33699     33954     32841     28536     29891     25503     27352     24714     24967
dram[7]:      26612     26916     27906     27811     29287     29228     32465     33650     33224     33216     30106     29195     26675     27383     24239     25041
dram[8]:      26539     26936     28261     28094     30681     31436     33245     34591     34089     33954     29293     29478     27041     27035     24933     24798
dram[9]:      28212     26962     28063     30251     29206     29651     33110     34666     34304     32958     29786     29686     25513     27018     24681     24649
dram[10]:      26702     26241     28704     28771     30545     30975     35553     34698     32382     34520     30122     29113     26309     25230     24600     25513
maximum mf latency per bank:
dram[0]:     230680    185283    185681    185291    260397    260353    260301    260430    260390    256554    185432    185576    185269    185554    185572    185749
dram[1]:     185350    185369    185364    185276    260257    255497    256235    260395    260382    256555    248804    185661    185276    185607    185842    185795
dram[2]:     185232    185361    213550    185369    260364    260332    256730    260326    256889    256889    185632    185299    185446    185840    185669    230279
dram[3]:     257915    185393    185075    185440    260385    255424    260405    260350    256460    256844    185620    185667    185594    208804    185267    185171
dram[4]:     185329    185304    240381    185230    255551    260415    260381    256526    256749    256551    185463    185492    185573    185634    185391    185457
dram[5]:     185320    185605    185423    185165    260297    260444    260424    260394    256531    256744    185343    185684    185332    185382    185463    185678
dram[6]:     185310    185362    185346    213540    260354    260441    260361    260398    256525    267067    185291    185294    185438    185681    185662    185640
dram[7]:     185151    185252    184920    185302    260340    255589    267107    256992    260343    260442    185734    248157    185384    185721    185594    257910
dram[8]:     185100    185298    185298    185323    260470    260298    260390    260400    260304    267132    185668    185830    185345    185370    248288    185403
dram[9]:     184932    185535    185346    185379    260426    260363    260429    260426    266891    260375    185713    185242    185585    185258    185391    185328
dram[10]:     185356    184744    185255    258751    260294    260286    260352    260346    260355    260345    185623    185470    185125    185379    185576    185848
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9632211 n_nop=9504333 n_act=10300 n_pre=10284 n_req=29858 n_rd=88020 n_write=19274 bw_util=0.02228
n_activity=438839 dram_eff=0.489
bk0: 5612a 9528599i bk1: 5520a 9527703i bk2: 5364a 9537524i bk3: 5368a 9537725i bk4: 5576a 9528753i bk5: 5572a 9529859i bk6: 5368a 9537608i bk7: 5296a 9533799i bk8: 4972a 9533698i bk9: 5180a 9532499i bk10: 5120a 9530985i bk11: 5256a 9526485i bk12: 5956a 9521065i bk13: 5948a 9523490i bk14: 5860a 9522853i bk15: 6052a 9519620i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.559039
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9632211 n_nop=9504811 n_act=10244 n_pre=10228 n_req=29732 n_rd=87736 n_write=19192 bw_util=0.0222
n_activity=433516 dram_eff=0.4933
bk0: 5700a 9527463i bk1: 5660a 9525377i bk2: 5340a 9539753i bk3: 5428a 9529203i bk4: 5484a 9531819i bk5: 5472a 9531637i bk6: 5260a 9539039i bk7: 5328a 9534106i bk8: 5120a 9534773i bk9: 5080a 9529667i bk10: 5080a 9530751i bk11: 5360a 9523676i bk12: 5660a 9522029i bk13: 5888a 9519465i bk14: 5908a 9523001i bk15: 5968a 9518705i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.55213
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9632211 n_nop=9504744 n_act=10232 n_pre=10216 n_req=29745 n_rd=87988 n_write=19031 bw_util=0.02222
n_activity=439459 dram_eff=0.487
bk0: 5620a 9528356i bk1: 5548a 9526850i bk2: 5256a 9543631i bk3: 5452a 9533875i bk4: 5484a 9531939i bk5: 5532a 9525442i bk6: 5284a 9537619i bk7: 5440a 9532919i bk8: 5112a 9531210i bk9: 5092a 9535453i bk10: 5260a 9527849i bk11: 5288a 9532364i bk12: 5680a 9523780i bk13: 6076a 9517952i bk14: 5896a 9521093i bk15: 5968a 9519668i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.570631
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9632211 n_nop=9504129 n_act=10380 n_pre=10364 n_req=29863 n_rd=88092 n_write=19246 bw_util=0.02229
n_activity=443275 dram_eff=0.4843
bk0: 5672a 9527114i bk1: 5472a 9530881i bk2: 5484a 9537106i bk3: 5468a 9531510i bk4: 5600a 9532106i bk5: 5552a 9529490i bk6: 5232a 9536948i bk7: 5328a 9534059i bk8: 5072a 9532775i bk9: 4960a 9536574i bk10: 5420a 9527051i bk11: 5300a 9524690i bk12: 5924a 9520607i bk13: 5780a 9524477i bk14: 5936a 9519378i bk15: 5892a 9523692i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.557122
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9632211 n_nop=9503774 n_act=10387 n_pre=10371 n_req=29982 n_rd=88196 n_write=19483 bw_util=0.02236
n_activity=443790 dram_eff=0.4853
bk0: 5592a 9533658i bk1: 5536a 9530366i bk2: 5404a 9537628i bk3: 5596a 9536167i bk4: 5492a 9529501i bk5: 5504a 9529224i bk6: 5308a 9531632i bk7: 5408a 9524739i bk8: 5132a 9525096i bk9: 5000a 9533759i bk10: 5368a 9529858i bk11: 5280a 9529423i bk12: 5844a 9526660i bk13: 5772a 9521383i bk14: 5916a 9519187i bk15: 6044a 9517626i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.558877
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9632211 n_nop=9503338 n_act=10465 n_pre=10449 n_req=30088 n_rd=88360 n_write=19599 bw_util=0.02242
n_activity=444381 dram_eff=0.4859
bk0: 5564a 9530775i bk1: 5576a 9526008i bk2: 5408a 9534218i bk3: 5464a 9533404i bk4: 5472a 9532570i bk5: 5532a 9531307i bk6: 5356a 9535993i bk7: 5436a 9532435i bk8: 5220a 9530403i bk9: 5024a 9534477i bk10: 5276a 9533539i bk11: 5348a 9523492i bk12: 5828a 9521269i bk13: 5872a 9518628i bk14: 5920a 9518024i bk15: 6064a 9519991i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.552042
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9632211 n_nop=9502555 n_act=10495 n_pre=10479 n_req=30280 n_rd=89020 n_write=19662 bw_util=0.02257
n_activity=447424 dram_eff=0.4858
bk0: 5768a 9524702i bk1: 5692a 9526115i bk2: 5532a 9539295i bk3: 5540a 9532083i bk4: 5376a 9532070i bk5: 5416a 9531196i bk6: 5496a 9531567i bk7: 5528a 9534232i bk8: 5160a 9535930i bk9: 5164a 9533256i bk10: 5416a 9527900i bk11: 5308a 9531092i bk12: 5832a 9526321i bk13: 5796a 9525695i bk14: 5996a 9517029i bk15: 6000a 9520407i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.555938
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9632211 n_nop=9503258 n_act=10498 n_pre=10482 n_req=30039 n_rd=88468 n_write=19505 bw_util=0.02242
n_activity=440724 dram_eff=0.49
bk0: 5520a 9527844i bk1: 5588a 9529514i bk2: 5568a 9535508i bk3: 5432a 9538420i bk4: 5592a 9530486i bk5: 5588a 9526771i bk6: 5408a 9537290i bk7: 5332a 9534661i bk8: 5148a 9533323i bk9: 5116a 9533111i bk10: 5276a 9527215i bk11: 5336a 9527418i bk12: 5732a 9523632i bk13: 5720a 9527197i bk14: 6132a 9518703i bk15: 5980a 9519986i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.550391
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9632211 n_nop=9504102 n_act=10287 n_pre=10271 n_req=30106 n_rd=88116 n_write=19435 bw_util=0.02233
n_activity=439369 dram_eff=0.4896
bk0: 5636a 9529086i bk1: 5564a 9531046i bk2: 5436a 9538749i bk3: 5512a 9533575i bk4: 5560a 9530078i bk5: 5344a 9530773i bk6: 5300a 9534259i bk7: 5380a 9532651i bk8: 5152a 9533898i bk9: 5092a 9535619i bk10: 5340a 9526219i bk11: 5200a 9525555i bk12: 5884a 9521849i bk13: 5804a 9522720i bk14: 5992a 9521263i bk15: 5920a 9518599i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.565646
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9632211 n_nop=9504402 n_act=10372 n_pre=10356 n_req=29819 n_rd=87816 n_write=19265 bw_util=0.02223
n_activity=439283 dram_eff=0.4875
bk0: 5528a 9532314i bk1: 5536a 9529113i bk2: 5304a 9537719i bk3: 5156a 9542133i bk4: 5600a 9529056i bk5: 5544a 9533557i bk6: 5456a 9534182i bk7: 5368a 9533445i bk8: 5028a 9536098i bk9: 5176a 9534744i bk10: 5324a 9525211i bk11: 5140a 9532443i bk12: 5896a 9522181i bk13: 5832a 9522660i bk14: 6004a 9523874i bk15: 5924a 9524257i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.554772
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9632211 n_nop=9504912 n_act=10219 n_pre=10203 n_req=29735 n_rd=87720 n_write=19157 bw_util=0.02219
n_activity=437767 dram_eff=0.4883
bk0: 5616a 9531209i bk1: 5592a 9531209i bk2: 5368a 9531992i bk3: 5480a 9535185i bk4: 5396a 9534755i bk5: 5380a 9531308i bk6: 5300a 9537911i bk7: 5324a 9531912i bk8: 5112a 9532262i bk9: 5148a 9528024i bk10: 5268a 9530372i bk11: 5228a 9526122i bk12: 5716a 9522360i bk13: 5908a 9515053i bk14: 5944a 9518822i bk15: 5940a 9519611i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.563386

========= L2 cache stats =========
L2_cache_bank[0]: Access = 203494, Miss = 10957, Miss_rate = 0.054, Pending_hits = 1715, Reservation_fails = 8
L2_cache_bank[1]: Access = 204825, Miss = 11048, Miss_rate = 0.054, Pending_hits = 1702, Reservation_fails = 7
L2_cache_bank[2]: Access = 203921, Miss = 10888, Miss_rate = 0.053, Pending_hits = 1689, Reservation_fails = 9
L2_cache_bank[3]: Access = 204543, Miss = 11046, Miss_rate = 0.054, Pending_hits = 1746, Reservation_fails = 13
L2_cache_bank[4]: Access = 203926, Miss = 10898, Miss_rate = 0.053, Pending_hits = 1684, Reservation_fails = 10
L2_cache_bank[5]: Access = 205028, Miss = 11099, Miss_rate = 0.054, Pending_hits = 1705, Reservation_fails = 7
L2_cache_bank[6]: Access = 205141, Miss = 11085, Miss_rate = 0.054, Pending_hits = 1713, Reservation_fails = 11
L2_cache_bank[7]: Access = 204015, Miss = 10938, Miss_rate = 0.054, Pending_hits = 1708, Reservation_fails = 6
L2_cache_bank[8]: Access = 204756, Miss = 11014, Miss_rate = 0.054, Pending_hits = 1740, Reservation_fails = 10
L2_cache_bank[9]: Access = 204618, Miss = 11035, Miss_rate = 0.054, Pending_hits = 1705, Reservation_fails = 8
L2_cache_bank[10]: Access = 204736, Miss = 11011, Miss_rate = 0.054, Pending_hits = 1684, Reservation_fails = 10
L2_cache_bank[11]: Access = 204819, Miss = 11079, Miss_rate = 0.054, Pending_hits = 1743, Reservation_fails = 5
L2_cache_bank[12]: Access = 204923, Miss = 11144, Miss_rate = 0.054, Pending_hits = 1728, Reservation_fails = 14
L2_cache_bank[13]: Access = 205297, Miss = 11111, Miss_rate = 0.054, Pending_hits = 1674, Reservation_fails = 8
L2_cache_bank[14]: Access = 204654, Miss = 11094, Miss_rate = 0.054, Pending_hits = 1690, Reservation_fails = 12
L2_cache_bank[15]: Access = 205078, Miss = 11023, Miss_rate = 0.054, Pending_hits = 1640, Reservation_fails = 14
L2_cache_bank[16]: Access = 233916, Miss = 11075, Miss_rate = 0.047, Pending_hits = 1956, Reservation_fails = 1
L2_cache_bank[17]: Access = 204248, Miss = 10954, Miss_rate = 0.054, Pending_hits = 1666, Reservation_fails = 7
L2_cache_bank[18]: Access = 203028, Miss = 11035, Miss_rate = 0.054, Pending_hits = 1690, Reservation_fails = 9
L2_cache_bank[19]: Access = 202820, Miss = 10919, Miss_rate = 0.054, Pending_hits = 1654, Reservation_fails = 11
L2_cache_bank[20]: Access = 202456, Miss = 10930, Miss_rate = 0.054, Pending_hits = 1671, Reservation_fails = 15
L2_cache_bank[21]: Access = 203679, Miss = 11000, Miss_rate = 0.054, Pending_hits = 1663, Reservation_fails = 3
L2_total_cache_accesses = 4523921
L2_total_cache_misses = 242383
L2_total_cache_miss_rate = 0.0536
L2_total_cache_pending_hits = 37566
L2_total_cache_reservation_fails = 198
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3145008
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 33353
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 201567
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1098923
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4065
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 40809
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 197
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3379928
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1143797
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.054
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=9957865
icnt_total_pkts_simt_to_mem=5667987
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 64.6397
	minimum = 6
	maximum = 1764
Network latency average = 36.8023
	minimum = 6
	maximum = 1248
Slowest packet = 6906113
Flit latency average = 29.8892
	minimum = 6
	maximum = 1248
Slowest flit = 15102917
Fragmentation average = 0.0205995
	minimum = 0
	maximum = 692
Injected packet rate average = 0.0294958
	minimum = 0.0255147 (at node 24)
	maximum = 0.033901 (at node 33)
Accepted packet rate average = 0.0294958
	minimum = 0.0255147 (at node 24)
	maximum = 0.033901 (at node 33)
Injected flit rate average = 0.0515006
	minimum = 0.0270821 (at node 24)
	maximum = 0.0824839 (at node 33)
Accepted flit rate average= 0.0515006
	minimum = 0.0350698 (at node 48)
	maximum = 0.0674847 (at node 1)
Injected packet length average = 1.74603
Accepted packet length average = 1.74603
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 34.0644 (17 samples)
	minimum = 6 (17 samples)
	maximum = 507.941 (17 samples)
Network latency average = 20.9682 (17 samples)
	minimum = 6 (17 samples)
	maximum = 382.941 (17 samples)
Flit latency average = 21.6754 (17 samples)
	minimum = 6 (17 samples)
	maximum = 382.294 (17 samples)
Fragmentation average = 0.00696628 (17 samples)
	minimum = 0 (17 samples)
	maximum = 127.294 (17 samples)
Injected packet rate average = 0.0312927 (17 samples)
	minimum = 0.0259068 (17 samples)
	maximum = 0.103325 (17 samples)
Accepted packet rate average = 0.0312927 (17 samples)
	minimum = 0.0259068 (17 samples)
	maximum = 0.103325 (17 samples)
Injected flit rate average = 0.0484341 (17 samples)
	minimum = 0.0328808 (17 samples)
	maximum = 0.128655 (17 samples)
Accepted flit rate average = 0.0484341 (17 samples)
	minimum = 0.0357218 (17 samples)
	maximum = 0.193259 (17 samples)
Injected packet size average = 1.54778 (17 samples)
Accepted packet size average = 1.54778 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 20 min, 57 sec (8457 sec)
gpgpu_simulation_rate = 13160 (inst/sec)
gpgpu_simulation_rate = 1065 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 18: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 18 
gpu_sim_cycle = 10337
gpu_sim_insn = 4532584
gpu_ipc =     438.4816
gpu_tot_sim_cycle = 9239544
gpu_tot_sim_insn = 115830696
gpu_tot_ipc =      12.5364
gpu_tot_issued_cta = 9198
max_total_param_size = 0
gpu_stall_dramfull = 3149228
gpu_stall_icnt2sh    = 11388682
partiton_reqs_in_parallel = 227256
partiton_reqs_in_parallel_total    = 110973620
partiton_level_parallism =      21.9847
partiton_level_parallism_total  =      12.0353
partiton_reqs_in_parallel_util = 227256
partiton_reqs_in_parallel_util_total    = 110973620
gpu_sim_cycle_parition_util = 10337
gpu_tot_sim_cycle_parition_util    = 5179781
partiton_level_parallism_util =      21.9847
partiton_level_parallism_util_total  =      21.4255
partiton_replys_in_parallel = 29483
partiton_replys_in_parallel_total    = 4523921
L2_BW  =     270.3412 GB/Sec
L2_BW_total  =      46.7112 GB/Sec
gpu_total_sim_rate=13614

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4701918
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0012
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 883008
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0020
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 881216
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4696422
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 883008
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4701918
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6843, 7100, 6530, 6728, 6533, 6964, 7357, 7511, 7000, 6794, 7237, 7159, 6674, 7256, 6906, 7392, 6314, 5664, 6465, 6175, 5996, 6386, 6661, 5897, 5749, 5614, 5842, 6462, 6112, 5614, 6262, 6560, 5211, 5274, 4980, 5064, 5295, 5515, 5278, 5637, 4846, 5536, 5603, 5608, 5154, 5716, 4900, 4711, 5791, 5282, 4760, 4790, 5650, 5324, 5152, 5058, 4671, 5064, 4944, 5075, 4570, 5167, 4921, 5029, 
gpgpu_n_tot_thrd_icount = 283207584
gpgpu_n_tot_w_icount = 8850237
gpgpu_n_stall_shd_mem = 11690684
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3388099
gpgpu_n_mem_write_global = 1165109
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9774516
gpgpu_n_store_insn = 2296617
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 28256256
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11600306
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 85492
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:12963653	W0_Idle:109358948	W0_Scoreboard:156788810	W1:1778480	W2:866041	W3:580680	W4:414130	W5:306564	W6:222564	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2795544
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27104792 {8:3388099,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46612968 {40:1164994,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 201229176 {40:2599145,72:156787,136:632167,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9320872 {8:1165109,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1817 
maxdqlatency = 0 
maxmflatency = 267132 
averagemflatency = 2097 
max_icnt2mem_latency = 266880 
max_icnt2sh_latency = 9239543 
mrq_lat_table:149343 	4150 	5483 	35667 	19009 	15553 	22657 	33556 	35622 	12735 	622 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3444719 	936114 	42938 	22569 	3719 	3532 	11428 	15570 	16648 	31882 	24113 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	17 	1165564 	291314 	1360315 	691531 	430556 	430896 	64431 	7620 	5045 	3123 	3559 	11472 	15399 	16608 	31994 	23956 	4 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	829344 	801231 	1448364 	273050 	35361 	777 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	33178 	1051658 	79707 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2644 	372 	154 	77 	83 	55 	44 	57 	48 	33 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        45        43        41        48        16        16        16        16        30        30        42        43        45        47        42        45 
dram[1]:        43        42        36        41        16        16        17        16        30        30        45        43        47        48        44        43 
dram[2]:        45        42        24        45        16        16        16        16        30        30        44        45        44        43        46        44 
dram[3]:        44        46        39        32        17        16        16        16        30        24        45        44        43        47        45        44 
dram[4]:        38        44        44        43        16        16        16        16        28        30        43        47        47        39        45        46 
dram[5]:        45        46        42        45        16        16        16        16        30        29        44        45        44        40        47        44 
dram[6]:        50        47        44        44        16        16        17        16        30        30        43        44        44        43        45        42 
dram[7]:        41        42        45        37        16        16        16        16        30        30        46        41        43        43        46        43 
dram[8]:        44        42        40        42        16        16        17        16        30        30        44        45        94        43        46        40 
dram[9]:        45        42        44        43        16        16        16        16        33        32        42        41        46        43        44        47 
dram[10]:        46        46        46        32        17        16        16        16        33        33        41        43        44        45        46        47 
maximum service time to same row:
dram[0]:    228805    263639    478896    403510    184656    184659    468563    198350    278201    431495    332834    513748    226580    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    202531    263728    219296    180819    144600    184162    246719    496733    164840    164843    212028    746041 
dram[2]:    428347    183504    260748    336633    184709    184714    266664    216360    201838    275627    201991    201344    168214    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    184202    306908    271712    301586    184663    184670    181522    293141    349571    145314    289887    446124    381675    164844    252585    215109 
dram[5]:    237690    203007    376647    458191    358050    336072    144263    387904    402845    267494    184045    216411    196814    265856    471366    264338 
dram[6]:    183490    307636    308929    184152    268224    329934    301590    233602    254644    387833    200427    251938    421221    363717    183307    289203 
dram[7]:    477618    183499    206112    184209    184694    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    183492    192532    211781    184123    171335    267354    164220    242851    198246    579987    584718    248614    166407    250109    278163    257969 
dram[9]:    183500    210163    160792    184165    335491    471074    291452    164205    516484    496384    201740    503333    164840    496868    493711    210553 
dram[10]:    443420    183504    249074    222505    416755    184683    246211    289556    276797    290418    175851    281505    147538    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.922961  3.181664  3.108434  3.180851  2.626556  2.623044  2.744222  2.755556  2.791531  2.884058  3.073254  3.116472  3.147761  3.211246  2.818801  2.876000 
dram[1]:  2.878299  3.070626  2.976510  2.987013  2.784404  2.654519  2.805511  2.652695  2.932119  2.978261  3.259191  3.103226  3.141066  3.053623  2.913043  2.840541 
dram[2]:  3.006359  3.015848  2.993139  2.991843  2.684288  2.696925  2.689063  2.737879  2.950900  2.969178  3.117647  3.089850  3.099379  3.166185  2.863388  3.027457 
dram[3]:  2.865067  3.034711  3.053245  2.827534  2.643357  2.669503  2.824212  2.784375  2.898194  2.962898  2.963134  3.093750  3.118168  3.182812  2.810414  2.901662 
dram[4]:  2.972887  2.941732  3.019802  3.169435  2.626062  2.666667  2.739264  2.686217  2.901929  2.919521  2.959752  3.084020  3.279621  3.042773  2.947443  2.873016 
dram[5]:  2.979332  3.179402  2.916800  3.082645  2.647744  2.640227  2.707576  2.664212  2.871473  2.866450  3.122720  2.958779  3.118619  3.087021  2.913287  2.895020 
dram[6]:  3.013741  3.102400  3.126036  3.069805  2.525210  2.552113  2.759701  2.730769  2.870253  2.945813  3.047393  3.076159  3.089552  3.222400  2.816864  2.903401 
dram[7]:  2.933437  3.041533  3.027027  2.959872  2.558743  2.581137  2.709389  2.733542  2.842520  2.925620  3.003205  3.028662  3.170111  3.265574  2.815245  2.872483 
dram[8]:  2.919575  3.074257  3.003306  3.160804  2.534600  2.665663  2.840000  2.717125  2.927152  2.898527  3.144759  2.985577  3.832543  3.255962  2.818424  2.897790 
dram[9]:  3.101329  3.083744  3.046154  3.143119  2.522606  2.547983  2.692878  2.670677  2.897059  2.888189  2.909786  3.171629  3.087976  3.245696  2.878870  2.902338 
dram[10]:  2.950541  2.898485  3.113793  3.197594  2.614369  2.736025  2.778135  2.654854  2.927067  2.944171  3.151361  3.208547  3.245192  3.178838  2.788991  2.856164 
average row locality = 334397/114305 = 2.925480
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1418      1396      1354      1351      1396      1396      1343      1325      1254      1308      1295      1330      1505      1503      1480      1529 
dram[1]:      1441      1431      1345      1367      1373      1372      1316      1335      1290      1282      1289      1356      1431      1491      1495      1508 
dram[2]:      1420      1403      1326      1373      1375      1386      1325      1360      1290      1284      1333      1340      1436      1535      1492      1511 
dram[3]:      1434      1384      1380      1376      1403      1391      1310      1335      1278      1253      1373      1341      1502      1463      1504      1491 
dram[4]:      1414      1400      1362      1411      1376      1379      1328      1354      1294      1261      1360      1336      1477      1462      1496      1527 
dram[5]:      1407      1410      1363      1379      1372      1386      1340      1361      1316      1267      1334      1355      1476      1485      1497      1536 
dram[6]:      1457      1439      1395      1396      1347      1356      1376      1384      1303      1303      1371      1345      1474      1468      1515      1518 
dram[7]:      1396      1413      1406      1369      1401      1398      1353      1334      1299      1291      1335      1350      1452      1446      1549      1512 
dram[8]:      1425      1407      1372      1389      1392      1340      1327      1345      1299      1285      1351      1317      1489      1467      1514      1497 
dram[9]:      1398      1400      1339      1301      1404      1389      1365      1343      1269      1307      1347      1305      1491      1477      1519      1498 
dram[10]:      1420      1414      1353      1384      1349      1345      1328      1332      1291      1299      1333      1324      1445      1495      1503      1502 
total reads: 244469
bank skew: 1549/1253 = 1.24
chip skew: 22447/22117 = 1.01
number of total write accesses:
dram[0]:       517       478       452       443       503       448       438       411       460       483       509       543       604       610       589       628 
dram[1]:       522       482       429       473       448       449       415       437       481       499       484       568       573       616       582       594 
dram[2]:       471       500       419       461       453       456       396       447       513       450       522       517       560       656       604       584 
dram[3]:       477       452       455       493       487       491       393       447       487       424       556       540       609       574       601       604 
dram[4]:       450       468       468       497       478       445       458       478       511       444       552       536       599       601       579       645 
dram[5]:       467       504       460       486       447       478       447       448       516       493       549       583       601       608       586       615 
dram[6]:       517       500       490       495       456       456       473       462       511       491       558       513       596       546       623       616 
dram[7]:       499       491       498       475       472       463       465       410       506       479       539       552       542       546       630       628 
dram[8]:       499       456       445       498       476       430       448       432       469       486       539       546       937       581       597       601 
dram[9]:       469       478       443       412       493       443       450       433       504       527       556       506       615       597       620       612 
dram[10]:       489       499       453       477       434       417       400       391       515       494       520       553       580       638       625       583 
total reads: 89928
bank skew: 937/391 = 2.40
chip skew: 8440/8009 = 1.05
average mf latency per bank:
dram[0]:      26178     25870     27673     27610     27954     29904     33605     34206     34480     33227     30610     28395     25853     26012     24794     24479
dram[1]:      25662     26609     28017     27685     29266     30197     33926     32765     34623     32422     30784     28059     26112     25835     25091     24655
dram[2]:      26194     26283     27503     27725     30939     30298     33522     33545     33387     34369     29188     29252     26482     24632     24420     25358
dram[3]:      26479     26483     28248     26419     28638     29189     33819     34466     32384     34931     27973     28938     25680     26492     24053     24336
dram[4]:      26542     27118     27289     26723     30028     29491     32549     32084     33596     34943     28545     28977     26529     26422     25442     24379
dram[5]:      26280     26053     27680     26556     28934     28943     33874     32743     32660     31939     28086     27888     25078     25522     25126     24907
dram[6]:      25389     25869     27199     26799     29508     29639     32951     33622     33393     32366     27978     29204     25050     26811     24311     24491
dram[7]:      26062     26362     27256     27339     29222     29209     32462     33646     32730     32675     29484     28617     26143     26849     23875     24565
dram[8]:      26013     26398     27681     27643     30565     31328     33227     34609     33612     33421     28713     28853     26059     26551     24477     24342
dram[9]:      27558     26441     27523     29592     29126     29584     33091     34644     33744     32405     29181     28921     25079     26382     24233     24138
dram[10]:      26223     25689     28206     28162     30560     30972     35487     34695     31793     33963     29573     28482     25818     24795     24151     25061
maximum mf latency per bank:
dram[0]:     230680    185283    185681    185291    260397    260353    260301    260430    260390    256554    185432    185576    185269    185554    185572    185749
dram[1]:     185350    185369    185364    185276    260257    255497    256235    260395    260382    256555    248804    185661    185276    185607    185842    185795
dram[2]:     185232    185361    213550    185369    260364    260332    256730    260326    256889    256889    185632    185299    185446    185840    185669    230279
dram[3]:     257915    185393    185075    185440    260385    255424    260405    260350    256460    256844    185620    185667    185594    208804    185267    185171
dram[4]:     185329    185304    240381    185230    255551    260415    260381    256526    256749    256551    185463    185492    185573    185634    185391    185457
dram[5]:     185320    185605    185423    185165    260297    260444    260424    260394    256531    256744    185343    185684    185332    185382    185463    185678
dram[6]:     185310    185362    185346    213540    260354    260441    260361    260398    256525    267067    185291    185294    185438    185681    185662    185640
dram[7]:     185151    185252    184920    185302    260340    255589    267107    256992    260343    260442    185734    248157    185384    185721    185594    257910
dram[8]:     185100    185298    185298    185323    260470    260298    260390    260400    260304    267132    185668    185830    185345    185370    248288    185403
dram[9]:     184932    185535    185346    185379    260426    260363    260429    260426    266891    260375    185713    185242    185585    185258    185391    185328
dram[10]:     185356    184744    185255    258751    260294    260286    260352    260346    260355    260345    185623    185470    185125    185379    185576    185848
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9651404 n_nop=9522405 n_act=10337 n_pre=10321 n_req=30299 n_rd=88732 n_write=19609 bw_util=0.02245
n_activity=444604 dram_eff=0.4874
bk0: 5672a 9547341i bk1: 5584a 9546506i bk2: 5416a 9556346i bk3: 5404a 9556546i bk4: 5584a 9547832i bk5: 5584a 9548902i bk6: 5372a 9556727i bk7: 5300a 9552908i bk8: 5016a 9552496i bk9: 5232a 9551254i bk10: 5180a 9549583i bk11: 5320a 9545123i bk12: 6020a 9539779i bk13: 6012a 9542145i bk14: 5920a 9541662i bk15: 6116a 9538334i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.558731
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9651404 n_nop=9522833 n_act=10289 n_pre=10273 n_req=30174 n_rd=88488 n_write=19521 bw_util=0.02238
n_activity=439451 dram_eff=0.4916
bk0: 5764a 9546175i bk1: 5724a 9544101i bk2: 5380a 9558435i bk3: 5468a 9547879i bk4: 5492a 9550939i bk5: 5488a 9550643i bk6: 5264a 9558134i bk7: 5340a 9553245i bk8: 5160a 9553581i bk9: 5128a 9548350i bk10: 5156a 9549403i bk11: 5424a 9542225i bk12: 5724a 9540823i bk13: 5964a 9538103i bk14: 5980a 9541622i bk15: 6032a 9537437i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.551814
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9651404 n_nop=9522746 n_act=10271 n_pre=10255 n_req=30198 n_rd=88756 n_write=19376 bw_util=0.02241
n_activity=445548 dram_eff=0.4854
bk0: 5680a 9547140i bk1: 5612a 9545607i bk2: 5304a 9562381i bk3: 5492a 9552683i bk4: 5500a 9550993i bk5: 5544a 9544479i bk6: 5300a 9556670i bk7: 5440a 9552107i bk8: 5160a 9549896i bk9: 5136a 9554168i bk10: 5332a 9546389i bk11: 5360a 9550929i bk12: 5744a 9542493i bk13: 6140a 9536601i bk14: 5968a 9539859i bk15: 6044a 9538315i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.570257
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9651404 n_nop=9522163 n_act=10419 n_pre=10403 n_req=30308 n_rd=88872 n_write=19547 bw_util=0.02247
n_activity=449114 dram_eff=0.4828
bk0: 5736a 9545821i bk1: 5536a 9549561i bk2: 5520a 9555963i bk3: 5504a 9550264i bk4: 5612a 9551055i bk5: 5564a 9548510i bk6: 5240a 9556095i bk7: 5340a 9553179i bk8: 5112a 9551503i bk9: 5012a 9555261i bk10: 5492a 9545668i bk11: 5364a 9543320i bk12: 6008a 9539246i bk13: 5852a 9543240i bk14: 6016a 9538080i bk15: 5964a 9542389i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.556978
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9651404 n_nop=9521793 n_act=10424 n_pre=10408 n_req=30446 n_rd=88948 n_write=19831 bw_util=0.02254
n_activity=449781 dram_eff=0.4837
bk0: 5656a 9552318i bk1: 5600a 9549081i bk2: 5448a 9556479i bk3: 5644a 9554874i bk4: 5504a 9548631i bk5: 5516a 9548252i bk6: 5312a 9550733i bk7: 5416a 9543839i bk8: 5176a 9543866i bk9: 5044a 9552494i bk10: 5440a 9548549i bk11: 5344a 9548059i bk12: 5908a 9545358i bk13: 5848a 9540031i bk14: 5984a 9537857i bk15: 6108a 9536326i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.558374
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9651404 n_nop=9521304 n_act=10505 n_pre=10489 n_req=30572 n_rd=89136 n_write=19970 bw_util=0.02261
n_activity=450596 dram_eff=0.4843
bk0: 5628a 9549415i bk1: 5640a 9544700i bk2: 5452a 9553057i bk3: 5516a 9552125i bk4: 5488a 9551696i bk5: 5544a 9550400i bk6: 5360a 9555116i bk7: 5444a 9551538i bk8: 5264a 9548954i bk9: 5068a 9553192i bk10: 5336a 9552227i bk11: 5420a 9541982i bk12: 5904a 9539854i bk13: 5940a 9537240i bk14: 5988a 9536760i bk15: 6144a 9538629i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.551922
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9651404 n_nop=9520557 n_act=10536 n_pre=10520 n_req=30750 n_rd=89788 n_write=20003 bw_util=0.02275
n_activity=453629 dram_eff=0.4841
bk0: 5828a 9543414i bk1: 5756a 9544880i bk2: 5580a 9558006i bk3: 5584a 9550772i bk4: 5388a 9551136i bk5: 5424a 9550336i bk6: 5504a 9550714i bk7: 5536a 9553280i bk8: 5212a 9554605i bk9: 5212a 9552022i bk10: 5484a 9546577i bk11: 5380a 9549650i bk12: 5896a 9545037i bk13: 5872a 9544339i bk14: 6060a 9535759i bk15: 6072a 9539090i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.555542
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9651404 n_nop=9521291 n_act=10536 n_pre=10520 n_req=30499 n_rd=89216 n_write=19841 bw_util=0.0226
n_activity=446756 dram_eff=0.4882
bk0: 5584a 9546592i bk1: 5652a 9548316i bk2: 5624a 9554158i bk3: 5476a 9557163i bk4: 5604a 9549634i bk5: 5592a 9545925i bk6: 5412a 9556455i bk7: 5336a 9553825i bk8: 5196a 9552100i bk9: 5164a 9551783i bk10: 5340a 9545803i bk11: 5400a 9546024i bk12: 5808a 9542420i bk13: 5784a 9545918i bk14: 6196a 9537509i bk15: 6048a 9538598i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.550274
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9651404 n_nop=9522048 n_act=10322 n_pre=10306 n_req=30656 n_rd=88864 n_write=19864 bw_util=0.02253
n_activity=445605 dram_eff=0.488
bk0: 5700a 9547752i bk1: 5628a 9549810i bk2: 5488a 9557466i bk3: 5556a 9552456i bk4: 5568a 9549212i bk5: 5360a 9549877i bk6: 5308a 9553409i bk7: 5380a 9551845i bk8: 5196a 9552524i bk9: 5140a 9554212i bk10: 5404a 9544910i bk11: 5268a 9544150i bk12: 5956a 9540322i bk13: 5868a 9541369i bk14: 6056a 9540046i bk15: 5988a 9537330i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.56548
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9651404 n_nop=9522345 n_act=10414 n_pre=10398 n_req=30310 n_rd=88608 n_write=19639 bw_util=0.02243
n_activity=445447 dram_eff=0.486
bk0: 5592a 9550960i bk1: 5600a 9547892i bk2: 5356a 9556549i bk3: 5204a 9560769i bk4: 5616a 9548201i bk5: 5556a 9552673i bk6: 5460a 9553311i bk7: 5372a 9552560i bk8: 5076a 9554800i bk9: 5228a 9553405i bk10: 5388a 9543809i bk11: 5220a 9550953i bk12: 5964a 9540907i bk13: 5908a 9541168i bk14: 6076a 9542556i bk15: 5992a 9542899i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.554699
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9651404 n_nop=9522963 n_act=10253 n_pre=10237 n_req=30185 n_rd=88468 n_write=19483 bw_util=0.02237
n_activity=443431 dram_eff=0.4869
bk0: 5680a 9549972i bk1: 5656a 9549949i bk2: 5412a 9550881i bk3: 5536a 9553903i bk4: 5396a 9553940i bk5: 5380a 9550469i bk6: 5312a 9557028i bk7: 5328a 9551059i bk8: 5164a 9550902i bk9: 5196a 9546761i bk10: 5332a 9549083i bk11: 5296a 9544730i bk12: 5780a 9541008i bk13: 5980a 9533703i bk14: 6012a 9537450i bk15: 6008a 9538253i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.563238

========= L2 cache stats =========
L2_cache_bank[0]: Access = 204589, Miss = 11045, Miss_rate = 0.054, Pending_hits = 1761, Reservation_fails = 9
L2_cache_bank[1]: Access = 205937, Miss = 11138, Miss_rate = 0.054, Pending_hits = 1738, Reservation_fails = 7
L2_cache_bank[2]: Access = 205029, Miss = 10980, Miss_rate = 0.054, Pending_hits = 1728, Reservation_fails = 9
L2_cache_bank[3]: Access = 205636, Miss = 11142, Miss_rate = 0.054, Pending_hits = 1789, Reservation_fails = 14
L2_cache_bank[4]: Access = 205010, Miss = 10997, Miss_rate = 0.054, Pending_hits = 1725, Reservation_fails = 11
L2_cache_bank[5]: Access = 206107, Miss = 11192, Miss_rate = 0.054, Pending_hits = 1745, Reservation_fails = 8
L2_cache_bank[6]: Access = 206240, Miss = 11184, Miss_rate = 0.054, Pending_hits = 1765, Reservation_fails = 16
L2_cache_bank[7]: Access = 205089, Miss = 11034, Miss_rate = 0.054, Pending_hits = 1749, Reservation_fails = 7
L2_cache_bank[8]: Access = 205876, Miss = 11107, Miss_rate = 0.054, Pending_hits = 1784, Reservation_fails = 11
L2_cache_bank[9]: Access = 205691, Miss = 11130, Miss_rate = 0.054, Pending_hits = 1754, Reservation_fails = 13
L2_cache_bank[10]: Access = 205863, Miss = 11105, Miss_rate = 0.054, Pending_hits = 1739, Reservation_fails = 14
L2_cache_bank[11]: Access = 205901, Miss = 11179, Miss_rate = 0.054, Pending_hits = 1806, Reservation_fails = 5
L2_cache_bank[12]: Access = 206031, Miss = 11238, Miss_rate = 0.055, Pending_hits = 1779, Reservation_fails = 14
L2_cache_bank[13]: Access = 206398, Miss = 11209, Miss_rate = 0.054, Pending_hits = 1727, Reservation_fails = 11
L2_cache_bank[14]: Access = 205748, Miss = 11191, Miss_rate = 0.054, Pending_hits = 1735, Reservation_fails = 15
L2_cache_bank[15]: Access = 206195, Miss = 11113, Miss_rate = 0.054, Pending_hits = 1685, Reservation_fails = 15
L2_cache_bank[16]: Access = 240327, Miss = 11169, Miss_rate = 0.046, Pending_hits = 2088, Reservation_fails = 1
L2_cache_bank[17]: Access = 205364, Miss = 11047, Miss_rate = 0.054, Pending_hits = 1710, Reservation_fails = 8
L2_cache_bank[18]: Access = 204106, Miss = 11132, Miss_rate = 0.055, Pending_hits = 1743, Reservation_fails = 13
L2_cache_bank[19]: Access = 203935, Miss = 11020, Miss_rate = 0.054, Pending_hits = 1723, Reservation_fails = 13
L2_cache_bank[20]: Access = 203542, Miss = 11022, Miss_rate = 0.054, Pending_hits = 1711, Reservation_fails = 19
L2_cache_bank[21]: Access = 204790, Miss = 11095, Miss_rate = 0.054, Pending_hits = 1706, Reservation_fails = 4
L2_total_cache_accesses = 4553404
L2_total_cache_misses = 244469
L2_total_cache_miss_rate = 0.0537
L2_total_cache_pending_hits = 38690
L2_total_cache_reservation_fails = 237
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3152776
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 33567
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 201756
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1117428
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4975
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 42706
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 236
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3388099
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1165109
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.054
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=9995519
icnt_total_pkts_simt_to_mem=5718782
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 73.1329
	minimum = 6
	maximum = 791
Network latency average = 40.1711
	minimum = 6
	maximum = 625
Slowest packet = 9050530
Flit latency average = 46.8656
	minimum = 6
	maximum = 624
Slowest flit = 15632134
Fragmentation average = 0.00500288
	minimum = 0
	maximum = 295
Injected packet rate average = 0.0570464
	minimum = 0.0445025 (at node 8)
	maximum = 0.310115 (at node 44)
Accepted packet rate average = 0.0570464
	minimum = 0.0445025 (at node 8)
	maximum = 0.310115 (at node 44)
Injected flit rate average = 0.0855696
	minimum = 0.0698979 (at node 37)
	maximum = 0.328061 (at node 44)
Accepted flit rate average= 0.0855696
	minimum = 0.0568858 (at node 8)
	maximum = 0.602283 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 36.2349 (18 samples)
	minimum = 6 (18 samples)
	maximum = 523.667 (18 samples)
Network latency average = 22.035 (18 samples)
	minimum = 6 (18 samples)
	maximum = 396.389 (18 samples)
Flit latency average = 23.0748 (18 samples)
	minimum = 6 (18 samples)
	maximum = 395.722 (18 samples)
Fragmentation average = 0.0068572 (18 samples)
	minimum = 0 (18 samples)
	maximum = 136.611 (18 samples)
Injected packet rate average = 0.0327235 (18 samples)
	minimum = 0.0269399 (18 samples)
	maximum = 0.114813 (18 samples)
Accepted packet rate average = 0.0327235 (18 samples)
	minimum = 0.0269399 (18 samples)
	maximum = 0.114813 (18 samples)
Injected flit rate average = 0.0504972 (18 samples)
	minimum = 0.0349373 (18 samples)
	maximum = 0.139733 (18 samples)
Accepted flit rate average = 0.0504972 (18 samples)
	minimum = 0.0368976 (18 samples)
	maximum = 0.215982 (18 samples)
Injected packet size average = 1.54315 (18 samples)
Accepted packet size average = 1.54315 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 21 min, 48 sec (8508 sec)
gpgpu_simulation_rate = 13614 (inst/sec)
gpgpu_simulation_rate = 1085 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 19: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 19 
gpu_sim_cycle = 822969
gpu_sim_insn = 5569050
gpu_ipc =       6.7670
gpu_tot_sim_cycle = 10289735
gpu_tot_sim_insn = 121399746
gpu_tot_ipc =      11.7981
gpu_tot_issued_cta = 9709
max_total_param_size = 0
gpu_stall_dramfull = 3150341
gpu_stall_icnt2sh    = 11390584
partiton_reqs_in_parallel = 18104205
partiton_reqs_in_parallel_total    = 111200876
partiton_level_parallism =      21.9986
partiton_level_parallism_total  =      12.5664
partiton_reqs_in_parallel_util = 18104205
partiton_reqs_in_parallel_util_total    = 111200876
gpu_sim_cycle_parition_util = 822969
gpu_tot_sim_cycle_parition_util    = 5190118
partiton_level_parallism_util =      21.9986
partiton_level_parallism_util_total  =      21.5039
partiton_replys_in_parallel = 95938
partiton_replys_in_parallel_total    = 4553404
L2_BW  =      11.0495 GB/Sec
L2_BW_total  =      42.8275 GB/Sec
gpu_total_sim_rate=12845

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5028619
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 940240
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0019
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 938448
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5023123
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 940240
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5028619
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
7373, 7439, 6870, 7153, 7033, 7148, 7827, 8041, 7425, 7164, 7752, 7584, 7249, 7726, 7361, 7776, 6629, 6269, 6980, 6575, 6296, 6710, 7086, 6167, 6234, 6243, 6257, 6832, 6457, 6024, 6762, 7159, 5573, 5724, 5357, 5401, 5557, 5937, 5525, 5899, 5253, 5728, 6005, 5924, 5576, 6018, 5237, 5103, 6038, 5559, 5092, 5035, 6142, 5641, 5644, 5390, 5123, 5411, 5221, 5512, 4977, 5544, 5443, 5290, 
gpgpu_n_tot_thrd_icount = 301776256
gpgpu_n_tot_w_icount = 9430508
gpgpu_n_stall_shd_mem = 11713964
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3478683
gpgpu_n_mem_write_global = 1170463
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10124173
gpgpu_n_store_insn = 2305221
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 30087680
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11623498
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 85580
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:12990726	W0_Idle:118784752	W0_Scoreboard:192832501	W1:2041774	W2:976277	W3:614292	W4:422397	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2959028
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27829464 {8:3478683,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46827128 {40:1170348,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 205172664 {40:2685497,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363704 {8:1170463,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1817 
maxdqlatency = 0 
maxmflatency = 267132 
averagemflatency = 2187 
max_icnt2mem_latency = 266880 
max_icnt2sh_latency = 10288055 
mrq_lat_table:155776 	4371 	5813 	36517 	20589 	17587 	25118 	35819 	37178 	12785 	622 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3526440 	942843 	44346 	22569 	3725 	3627 	11779 	16332 	17280 	34107 	26122 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	17 	1249838 	292529 	1360349 	691555 	434867 	430896 	64431 	7620 	5045 	3129 	3671 	11806 	16161 	17240 	34219 	25965 	4 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	910947 	809316 	1449253 	273057 	35361 	777 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	33178 	1051658 	85061 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2868 	375 	155 	77 	86 	64 	60 	66 	52 	35 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        45        43        41        48        16        16        16        16        30        30        42        43        45        47        42        45 
dram[1]:        43        42        36        41        16        16        17        16        30        30        45        43        47        48        44        43 
dram[2]:        45        42        31        45        16        16        16        16        30        30        44        45        44        43        46        44 
dram[3]:        44        46        39        32        17        16        16        16        30        24        45        44        43        47        45        44 
dram[4]:        38        44        44        43        16        16        16        16        28        30        43        47        47        39        45        46 
dram[5]:        45        46        42        45        16        16        16        16        30        29        44        45        44        40        47        44 
dram[6]:        50        47        44        44        16        16        17        16        30        30        43        44        44        43        45        42 
dram[7]:        41        42        45        37        16        16        16        16        30        30        46        41        43        43        46        43 
dram[8]:        44        42        40        42        16        16        17        16        30        30        44        45        94        43        46        40 
dram[9]:        45        42        44        43        16        16        16        16        33        32        42        41        46        43        44        47 
dram[10]:        46        46        46        32        17        16        16        16        33        33        41        43        44        45        46        47 
maximum service time to same row:
dram[0]:    228805    263639    478896    403510    184656    184659    468563    198350    278201    431495    332834    513748    226580    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    202531    263728    219296    180819    167535    184162    246719    496733    164840    164843    212028    746041 
dram[2]:    428347    183504    260748    336633    184709    184714    266664    216360    201838    275627    201991    201344    168214    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    184202    306908    271712    301586    184663    184670    181522    293141    349571    145314    289887    446124    381675    164844    252585    215109 
dram[5]:    237690    203007    376647    458191    358050    336072    144263    387904    402845    267494    184045    216411    196814    265856    471366    264338 
dram[6]:    183490    307636    308929    184152    268224    329934    301590    233602    254644    387833    200427    251938    421221    363717    183307    289203 
dram[7]:    477618    183499    206112    184209    184694    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    183492    192532    211781    184123    171335    267354    164220    242851    198246    579987    584718    248614    167256    250109    278163    257969 
dram[9]:    183500    210163    160792    184165    335491    471074    291452    164205    516484    496384    201740    503333    164840    496868    493711    210553 
dram[10]:    443420    183504    249074    222505    416755    184683    246211    289556    276797    290418    175851    281505    147538    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.915834  3.179032  3.054662  3.162479  2.623529  2.632076  2.717800  2.703812  2.761760  2.824060  3.004754  3.057099  3.146099  3.156919  2.810143  2.868521 
dram[1]:  2.885635  3.024096  2.968304  2.972136  2.781295  2.642857  2.768533  2.626573  2.908385  2.906977  3.170034  3.059091  3.101770  3.045770  2.889628  2.847938 
dram[2]:  2.992515  3.018045  2.964573  2.978295  2.659341  2.665283  2.675400  2.715100  2.919877  2.910400  3.050236  3.046584  3.073913  3.143836  2.850000  2.994528 
dram[3]:  2.860993  3.010937  3.045814  2.823529  2.614776  2.647530  2.803101  2.740525  2.867580  2.941764  2.939131  3.041796  3.092179  3.150074  2.806574  2.893421 
dram[4]:  2.963910  2.913562  2.987578  3.150707  2.621476  2.653793  2.704965  2.632373  2.843517  2.891200  2.914986  3.003044  3.220264  3.013870  2.917112  2.850314 
dram[5]:  2.943368  3.131868  2.875000  3.076312  2.628065  2.646113  2.687943  2.640387  2.857988  2.828221  3.091473  2.939131  3.068532  3.081233  2.885375  2.893590 
dram[6]:  2.962963  3.093233  3.096124  3.063077  2.516426  2.539894  2.729692  2.716459  2.853982  2.888217  3.001462  3.024653  3.020804  3.167414  2.806250  2.890039 
dram[7]:  2.905386  3.015060  2.986343  2.941265  2.560052  2.584535  2.670391  2.719298  2.807918  2.870427  2.977307  2.973333  3.148260  3.217729  2.803946  2.874680 
dram[8]:  2.906609  3.027735  2.974803  3.146497  2.536176  2.650997  2.819133  2.675177  2.889231  2.853658  3.086342  2.950376  3.784639  3.206538  2.803321  2.884115 
dram[9]:  3.108490  3.037152  2.988853  3.139373  2.501247  2.540682  2.671745  2.665722  2.867580  2.847283  2.870185  3.122951  3.063978  3.200000  2.862595  2.886423 
dram[10]:  2.905386  2.884943  3.113115  3.182266  2.610028  2.734513  2.759701  2.602011  2.890390  2.868182  3.107937  3.130573  3.208084  3.151558  2.778191  2.829870 
average row locality = 352175/121505 = 2.898440
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1516      1485      1434      1438      1483      1490      1425      1416      1334      1375      1373      1412      1598      1589      1563      1621 
dram[1]:      1540      1512      1436      1439      1465      1454      1399      1422      1367      1356      1375      1437      1516      1572      1575      1604 
dram[2]:      1519      1500      1412      1449      1460      1456      1422      1444      1363      1349      1401      1425      1544      1625      1597      1589 
dram[3]:      1531      1466      1467      1464      1479      1477      1396      1415      1371      1329      1454      1409      1589      1537      1600      1582 
dram[4]:      1513      1477      1445      1499      1461      1464      1428      1422      1371      1343      1444      1411      1571      1554      1585      1611 
dram[5]:      1495      1481      1438      1444      1464      1479      1428      1443      1398      1336      1425      1433      1572      1578      1585      1628 
dram[6]:      1549      1548      1494      1487      1439      1439      1461      1484      1395      1394      1461      1430      1560      1556      1602      1604 
dram[7]:      1481      1500      1465      1466      1476      1489      1425      1429      1386      1376      1415      1429      1530      1514      1630      1603 
dram[8]:      1513      1498      1438      1470      1474      1417      1421      1430      1386      1361      1415      1398      1566      1558      1585      1597 
dram[9]:      1497      1476      1423      1383      1490      1474      1457      1430      1357      1390      1431      1385      1574      1575      1614      1583 
dram[10]:      1496      1518      1441      1458      1428      1426      1427      1401      1385      1375      1416      1392      1544      1575      1598      1583 
total reads: 259414
bank skew: 1630/1329 = 1.23
chip skew: 23903/23463 = 1.02
number of total write accesses:
dram[0]:       528       486       466       450       524       463       453       428       486       503       523       569       620       624       598       648 
dram[1]:       529       496       437       481       468       470       431       456       506       519       508       582       587       624       598       606 
dram[2]:       480       507       429       472       476       471       416       462       532       470       542       537       577       670       626       600 
dram[3]:       486       461       461       504       503       506       412       465       513       439       574       556       625       583       620       617 
dram[4]:       458       478       479       508       492       460       479       497       537       464       579       562       622       619       597       655 
dram[5]:       480       514       471       491       465       495       467       466       534       508       569       595       622       622       605       629 
dram[6]:       531       509       503       504       476       471       488       480       540       518       592       533       618       563       643       630 
dram[7]:       515       502       503       487       485       483       487       431       529       507       553       578       551       555       644       645 
dram[8]:       510       467       451       506       489       444       465       456       492       511       551       564       947       600       610       618 
dram[9]:       480       486       454       419       516       462       472       452       527       549       581       520       629       617       636       628 
dram[10]:       500       513       458       480       446       428       422       410       540       518       542       574       599       650       644       596 
total reads: 92761
bank skew: 947/410 = 2.31
chip skew: 8681/8267 = 1.05
average mf latency per bank:
dram[0]:      26664     26792     27856     28863     27903     30186     33838     34342     34593     33412     30578     28706     25780     26644     25328     24685
dram[1]:      26492     26922     28417     28942     29440     30154     34155     33237     34077     33001     31025     28583     26243     25758     25475     25291
dram[2]:      27130     27626     28228     28096     30489     30463     34188     33222     33173     34391     29603     29298     26904     25362     24887     25666
dram[3]:      27521     27090     29256     26949     28802     29420     33900     34802     32411     34673     27866     28695     25799     27012     24558     24680
dram[4]:      27190     27528     27893     27749     30361     29686     32545     32097     33642     35194     28902     28884     26785     26603     25535     24911
dram[5]:      27229     26369     28408     27047     28821     29103     33795     32653     33019     31914     28287     28141     25160     26190     25570     25283
dram[6]:      25702     26199     28480     27298     29866     29626     33559     33264     33708     32635     28538     30015     24861     27236     24775     25029
dram[7]:      26329     27126     27489     27675     29232     28884     32636     33974     33095     32693     30044     29022     26818     27307     23866     24584
dram[8]:      27006     27028     28466     28107     30631     31670     33598     34445     33673     33848     28854     29773     26185     27279     24695     24534
dram[9]:      27795     27040     28381     29327     29267     29168     33472     34317     34078     33105     29121     28889     25367     26897     24442     24359
dram[10]:      26321     26535     28475     28706     30745     31205     35459     34644     32242     33667     29490     28305     26450     24978     24564     25779
maximum mf latency per bank:
dram[0]:     230680    199148    199171    199113    260397    260353    260301    260430    260390    257229    199270    199219    199015    199277    199164    199143
dram[1]:     199203    199084    199104    199242    260257    255497    257323    260395    260382    257234    248804    199204    199193    198967    199175    199222
dram[2]:     199389    199220    213550    199504    260364    260332    257228    260326    256960    256889    199347    199336    199495    199274    199498    230279
dram[3]:     257915    199104    199339    199116    260385    255424    260405    260350    257053    256844    199211    198929    199157    208804    199235    199161
dram[4]:     199339    199414    240381    199116    255551    260415    260381    257114    257112    257201    199443    199280    199212    199192    199108    199188
dram[5]:     199433    198851    199111    199075    260297    260444    260424    260394    256531    256744    199336    199085    199409    199200    199106    199328
dram[6]:     199402    198962    199327    213540    260354    260441    260361    260398    256525    267067    199220    199308    199290    198936    199440    199365
dram[7]:     199166    199092    199022    199369    260340    255589    267107    257010    260343    260442    199172    248157    199151    199295    198839    257910
dram[8]:     199291    199180    199080    199148    260470    260298    260390    260400    260304    267132    199454    199395    199331    199524    248288    199303
dram[9]:     199127    199164    199200    199098    260426    260363    260429    260426    266891    260375    199416    199112    199150    199355    199425    199388
dram[10]:     199197    199394    199096    258751    260294    260286    260352    260346    260355    260345    199205    198980    199397    199135    199226    199393
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11179535 n_nop=11042742 n_act=10990 n_pre=10974 n_req=31921 n_rd=94208 n_write=20621 bw_util=0.02054
n_activity=462839 dram_eff=0.4962
bk0: 6064a 11069048i bk1: 5940a 11068737i bk2: 5736a 11077711i bk3: 5752a 11079361i bk4: 5932a 11067911i bk5: 5960a 11070244i bk6: 5700a 11078752i bk7: 5664a 11074291i bk8: 5336a 11073720i bk9: 5500a 11072696i bk10: 5492a 11071504i bk11: 5648a 11064224i bk12: 6392a 11060833i bk13: 6356a 11062849i bk14: 6252a 11063884i bk15: 6484a 11059717i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.500716
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11179535 n_nop=11043316 n_act=10927 n_pre=10911 n_req=31767 n_rd=93876 n_write=20505 bw_util=0.02046
n_activity=456600 dram_eff=0.501
bk0: 6160a 11068336i bk1: 6048a 11064749i bk2: 5744a 11080303i bk3: 5756a 11070339i bk4: 5860a 11071648i bk5: 5816a 11071074i bk6: 5596a 11079439i bk7: 5688a 11073685i bk8: 5468a 11073365i bk9: 5424a 11068297i bk10: 5500a 11069521i bk11: 5748a 11063294i bk12: 6064a 11061984i bk13: 6288a 11059889i bk14: 6300a 11063577i bk15: 6416a 11059372i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.495989
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11179535 n_nop=11043076 n_act=10925 n_pre=10909 n_req=31822 n_rd=94220 n_write=20405 bw_util=0.02051
n_activity=463724 dram_eff=0.4944
bk0: 6076a 11068480i bk1: 6000a 11066980i bk2: 5648a 11083011i bk3: 5796a 11074321i bk4: 5840a 11071622i bk5: 5824a 11066016i bk6: 5688a 11078310i bk7: 5776a 11074597i bk8: 5452a 11072416i bk9: 5396a 11076514i bk10: 5604a 11067103i bk11: 5700a 11071327i bk12: 6176a 11063052i bk13: 6500a 11057683i bk14: 6388a 11060010i bk15: 6356a 11059343i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.510633
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11179535 n_nop=11042706 n_act=11047 n_pre=11031 n_req=31891 n_rd=94264 n_write=20487 bw_util=0.02053
n_activity=466626 dram_eff=0.4918
bk0: 6124a 11067615i bk1: 5864a 11072354i bk2: 5868a 11078914i bk3: 5856a 11072857i bk4: 5916a 11072541i bk5: 5908a 11070806i bk6: 5584a 11077769i bk7: 5660a 11074472i bk8: 5484a 11070654i bk9: 5316a 11077029i bk10: 5816a 11066637i bk11: 5636a 11064406i bk12: 6356a 11059943i bk13: 6148a 11065907i bk14: 6400a 11058731i bk15: 6328a 11064141i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.50013
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11179535 n_nop=11041990 n_act=11113 n_pre=11097 n_req=32085 n_rd=94396 n_write=20939 bw_util=0.02063
n_activity=468257 dram_eff=0.4926
bk0: 6052a 11074262i bk1: 5908a 11070812i bk2: 5780a 11078139i bk3: 5996a 11077642i bk4: 5844a 11070608i bk5: 5856a 11069053i bk6: 5712a 11072475i bk7: 5688a 11063544i bk8: 5484a 11065572i bk9: 5372a 11073893i bk10: 5776a 11069123i bk11: 5644a 11067583i bk12: 6284a 11063844i bk13: 6216a 11060009i bk14: 6340a 11058908i bk15: 6444a 11058755i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.500657
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11179535 n_nop=11041813 n_act=11140 n_pre=11124 n_req=32160 n_rd=94508 n_write=20950 bw_util=0.02066
n_activity=468208 dram_eff=0.4932
bk0: 5980a 11070150i bk1: 5924a 11066737i bk2: 5752a 11075371i bk3: 5776a 11075746i bk4: 5856a 11073759i bk5: 5916a 11070433i bk6: 5712a 11075909i bk7: 5772a 11072334i bk8: 5592a 11070544i bk9: 5344a 11074657i bk10: 5700a 11073438i bk11: 5732a 11064093i bk12: 6288a 11060518i bk13: 6312a 11058832i bk14: 6340a 11057841i bk15: 6512a 11060110i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.495055
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11179535 n_nop=11040256 n_act=11248 n_pre=11232 n_req=32502 n_rd=95612 n_write=21187 bw_util=0.0209
n_activity=473160 dram_eff=0.4937
bk0: 6196a 11063479i bk1: 6192a 11065735i bk2: 5976a 11078435i bk3: 5948a 11072173i bk4: 5756a 11072620i bk5: 5756a 11071548i bk6: 5844a 11071800i bk7: 5936a 11073648i bk8: 5580a 11074268i bk9: 5576a 11071010i bk10: 5844a 11065058i bk11: 5720a 11069403i bk12: 6240a 11065000i bk13: 6224a 11065937i bk14: 6408a 11055710i bk15: 6416a 11059584i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.505288
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11179535 n_nop=11041866 n_act=11174 n_pre=11158 n_req=32069 n_rd=94456 n_write=20881 bw_util=0.02063
n_activity=464260 dram_eff=0.4969
bk0: 5924a 11067290i bk1: 6000a 11070658i bk2: 5860a 11077903i bk3: 5864a 11079115i bk4: 5904a 11072410i bk5: 5956a 11066263i bk6: 5700a 11076357i bk7: 5716a 11073686i bk8: 5544a 11071951i bk9: 5504a 11071050i bk10: 5660a 11067084i bk11: 5716a 11066562i bk12: 6120a 11065265i bk13: 6056a 11068499i bk14: 6520a 11059510i bk15: 6412a 11059744i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.49571
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11179535 n_nop=11042707 n_act=10954 n_pre=10938 n_req=32208 n_rd=94108 n_write=20828 bw_util=0.02056
n_activity=462896 dram_eff=0.4966
bk0: 6052a 11069270i bk1: 5992a 11071718i bk2: 5752a 11081525i bk3: 5880a 11075065i bk4: 5896a 11070611i bk5: 5668a 11071673i bk6: 5684a 11075072i bk7: 5720a 11073188i bk8: 5544a 11073166i bk9: 5444a 11073890i bk10: 5660a 11066734i bk11: 5592a 11065600i bk12: 6264a 11062830i bk13: 6232a 11062109i bk14: 6340a 11062282i bk15: 6388a 11058299i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.504748
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11179535 n_nop=11042517 n_act=11081 n_pre=11065 n_req=31967 n_rd=94156 n_write=20716 bw_util=0.02055
n_activity=464116 dram_eff=0.495
bk0: 5988a 11072132i bk1: 5904a 11069338i bk2: 5692a 11078188i bk3: 5532a 11083475i bk4: 5960a 11067526i bk5: 5896a 11072815i bk6: 5828a 11073275i bk7: 5720a 11072129i bk8: 5428a 11073996i bk9: 5560a 11074279i bk10: 5724a 11063844i bk11: 5540a 11072212i bk12: 6296a 11062041i bk13: 6300a 11059837i bk14: 6456a 11062252i bk15: 6332a 11062451i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.503337
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11179535 n_nop=11043400 n_act=10907 n_pre=10891 n_req=31783 n_rd=93852 n_write=20485 bw_util=0.02045
n_activity=461123 dram_eff=0.4959
bk0: 5984a 11070751i bk1: 6072a 11071102i bk2: 5764a 11073223i bk3: 5832a 11076446i bk4: 5712a 11075297i bk5: 5704a 11071732i bk6: 5708a 11078602i bk7: 5604a 11071769i bk8: 5540a 11070876i bk9: 5500a 11066854i bk10: 5664a 11069390i bk11: 5568a 11065587i bk12: 6176a 11062031i bk13: 6300a 11055346i bk14: 6392a 11058635i bk15: 6332a 11059430i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.507043

========= L2 cache stats =========
L2_cache_bank[0]: Access = 208936, Miss = 11726, Miss_rate = 0.056, Pending_hits = 1769, Reservation_fails = 9
L2_cache_bank[1]: Access = 210322, Miss = 11826, Miss_rate = 0.056, Pending_hits = 1752, Reservation_fails = 7
L2_cache_bank[2]: Access = 209466, Miss = 11673, Miss_rate = 0.056, Pending_hits = 1733, Reservation_fails = 9
L2_cache_bank[3]: Access = 209934, Miss = 11796, Miss_rate = 0.056, Pending_hits = 1796, Reservation_fails = 14
L2_cache_bank[4]: Access = 209540, Miss = 11718, Miss_rate = 0.056, Pending_hits = 1731, Reservation_fails = 11
L2_cache_bank[5]: Access = 210392, Miss = 11837, Miss_rate = 0.056, Pending_hits = 1751, Reservation_fails = 8
L2_cache_bank[6]: Access = 210689, Miss = 11887, Miss_rate = 0.056, Pending_hits = 1768, Reservation_fails = 16
L2_cache_bank[7]: Access = 209302, Miss = 11679, Miss_rate = 0.056, Pending_hits = 1751, Reservation_fails = 7
L2_cache_bank[8]: Access = 210327, Miss = 11818, Miss_rate = 0.056, Pending_hits = 1788, Reservation_fails = 11
L2_cache_bank[9]: Access = 209957, Miss = 11781, Miss_rate = 0.056, Pending_hits = 1761, Reservation_fails = 13
L2_cache_bank[10]: Access = 210261, Miss = 11805, Miss_rate = 0.056, Pending_hits = 1747, Reservation_fails = 14
L2_cache_bank[11]: Access = 210055, Miss = 11822, Miss_rate = 0.056, Pending_hits = 1807, Reservation_fails = 5
L2_cache_bank[12]: Access = 210465, Miss = 11961, Miss_rate = 0.057, Pending_hits = 1788, Reservation_fails = 14
L2_cache_bank[13]: Access = 210869, Miss = 11942, Miss_rate = 0.057, Pending_hits = 1734, Reservation_fails = 11
L2_cache_bank[14]: Access = 209940, Miss = 11808, Miss_rate = 0.056, Pending_hits = 1737, Reservation_fails = 15
L2_cache_bank[15]: Access = 210618, Miss = 11806, Miss_rate = 0.056, Pending_hits = 1691, Reservation_fails = 15
L2_cache_bank[16]: Access = 244634, Miss = 11798, Miss_rate = 0.048, Pending_hits = 2089, Reservation_fails = 1
L2_cache_bank[17]: Access = 209736, Miss = 11729, Miss_rate = 0.056, Pending_hits = 1714, Reservation_fails = 8
L2_cache_bank[18]: Access = 208560, Miss = 11843, Miss_rate = 0.057, Pending_hits = 1756, Reservation_fails = 13
L2_cache_bank[19]: Access = 208272, Miss = 11696, Miss_rate = 0.056, Pending_hits = 1726, Reservation_fails = 13
L2_cache_bank[20]: Access = 208064, Miss = 11735, Miss_rate = 0.056, Pending_hits = 1719, Reservation_fails = 19
L2_cache_bank[21]: Access = 209003, Miss = 11728, Miss_rate = 0.056, Pending_hits = 1708, Reservation_fails = 4
L2_total_cache_accesses = 4649342
L2_total_cache_misses = 259414
L2_total_cache_miss_rate = 0.0558
L2_total_cache_pending_hits = 38816
L2_total_cache_reservation_fails = 237
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3228293
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 33692
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 216698
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1122778
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4976
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 42709
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 236
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3478683
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170463
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.047
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=10192045
icnt_total_pkts_simt_to_mem=5820074
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.39912
	minimum = 6
	maximum = 73
Network latency average = 8.16738
	minimum = 6
	maximum = 65
Slowest packet = 9214652
Flit latency average = 7.73064
	minimum = 6
	maximum = 65
Slowest flit = 15881970
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00233151
	minimum = 0.00190469 (at node 1)
	maximum = 0.00275223 (at node 32)
Accepted packet rate average = 0.00233151
	minimum = 0.00190469 (at node 1)
	maximum = 0.00275223 (at node 32)
Injected flit rate average = 0.00361883
	minimum = 0.00201162 (at node 1)
	maximum = 0.00563752 (at node 32)
Accepted flit rate average= 0.00361883
	minimum = 0.00266839 (at node 39)
	maximum = 0.0049042 (at node 15)
Injected packet length average = 1.55214
Accepted packet length average = 1.55214
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 34.7698 (19 samples)
	minimum = 6 (19 samples)
	maximum = 499.947 (19 samples)
Network latency average = 21.3051 (19 samples)
	minimum = 6 (19 samples)
	maximum = 378.947 (19 samples)
Flit latency average = 22.2672 (19 samples)
	minimum = 6 (19 samples)
	maximum = 378.316 (19 samples)
Fragmentation average = 0.00649629 (19 samples)
	minimum = 0 (19 samples)
	maximum = 129.421 (19 samples)
Injected packet rate average = 0.0311239 (19 samples)
	minimum = 0.0256223 (19 samples)
	maximum = 0.108915 (19 samples)
Accepted packet rate average = 0.0311239 (19 samples)
	minimum = 0.0256223 (19 samples)
	maximum = 0.108915 (19 samples)
Injected flit rate average = 0.0480299 (19 samples)
	minimum = 0.0332044 (19 samples)
	maximum = 0.132675 (19 samples)
Accepted flit rate average = 0.0480299 (19 samples)
	minimum = 0.035096 (19 samples)
	maximum = 0.204873 (19 samples)
Injected packet size average = 1.54318 (19 samples)
Accepted packet size average = 1.54318 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 37 min, 31 sec (9451 sec)
gpgpu_simulation_rate = 12845 (inst/sec)
gpgpu_simulation_rate = 1088 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 20: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 20 
gpu_sim_cycle = 3267
gpu_sim_insn = 4446854
gpu_ipc =    1361.1429
gpu_tot_sim_cycle = 10515152
gpu_tot_sim_insn = 125846600
gpu_tot_ipc =      11.9681
gpu_tot_issued_cta = 10220
max_total_param_size = 0
gpu_stall_dramfull = 3150341
gpu_stall_icnt2sh    = 11390771
partiton_reqs_in_parallel = 71874
partiton_reqs_in_parallel_total    = 129305081
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      12.3039
partiton_reqs_in_parallel_util = 71874
partiton_reqs_in_parallel_util_total    = 129305081
gpu_sim_cycle_parition_util = 3267
gpu_tot_sim_cycle_parition_util    = 6013087
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.5042
partiton_replys_in_parallel = 8191
partiton_replys_in_parallel_total    = 4649342
L2_BW  =     237.6418 GB/Sec
L2_BW_total  =      41.9832 GB/Sec
gpu_total_sim_rate=13293

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5110389
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 981120
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0018
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 979328
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5104893
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 981120
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5110389
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
7478, 7544, 6975, 7258, 7138, 7253, 7932, 8146, 7530, 7269, 7857, 7689, 7354, 7831, 7466, 7881, 6734, 6374, 7085, 6680, 6401, 6815, 7191, 6272, 6339, 6348, 6362, 6937, 6562, 6129, 6867, 7264, 5657, 5808, 5441, 5485, 5641, 6021, 5609, 5983, 5337, 5812, 6089, 6008, 5660, 6102, 5321, 5187, 6122, 5643, 5176, 5119, 6226, 5725, 5728, 5474, 5207, 5495, 5305, 5596, 5061, 5628, 5527, 5374, 
gpgpu_n_tot_thrd_icount = 306486432
gpgpu_n_tot_w_icount = 9577701
gpgpu_n_stall_shd_mem = 11713964
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3486854
gpgpu_n_mem_write_global = 1170483
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10385617
gpgpu_n_store_insn = 2305241
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 31395840
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11623498
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 85580
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:13007382	W0_Idle:118786013	W0_Scoreboard:192867344	W1:2041829	W2:976277	W3:614292	W4:422403	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3106160
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27894832 {8:3486854,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46827928 {40:1170368,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 205499504 {40:2693668,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363864 {8:1170483,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1817 
maxdqlatency = 0 
maxmflatency = 267132 
averagemflatency = 2184 
max_icnt2mem_latency = 266880 
max_icnt2sh_latency = 10515150 
mrq_lat_table:156440 	4423 	5837 	36539 	20614 	17595 	25118 	35819 	37178 	12785 	622 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3534010 	943464 	44346 	22569 	3725 	3627 	11779 	16332 	17280 	34107 	26122 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	17 	1256705 	292661 	1360351 	691555 	436057 	430896 	64431 	7620 	5045 	3129 	3671 	11806 	16161 	17240 	34219 	25965 	4 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	917696 	810511 	1449480 	273057 	35361 	777 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	33178 	1051658 	85081 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2875 	375 	155 	77 	86 	64 	60 	66 	52 	35 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        45        43        41        48        16        16        16        16        30        30        42        43        45        47        42        45 
dram[1]:        43        42        36        41        16        16        17        16        30        30        45        43        47        48        44        43 
dram[2]:        45        42        31        45        16        16        16        16        30        30        44        45        44        43        46        44 
dram[3]:        44        46        39        32        17        16        16        16        30        24        45        44        43        47        45        44 
dram[4]:        38        44        44        43        16        16        16        16        28        30        43        47        47        39        45        46 
dram[5]:        45        46        42        45        16        16        16        16        30        29        44        45        44        40        47        44 
dram[6]:        50        47        44        44        16        16        17        16        30        30        43        44        44        43        45        42 
dram[7]:        41        42        45        37        16        16        16        16        30        30        46        41        43        43        46        43 
dram[8]:        44        42        40        42        16        16        17        16        30        30        44        45        94        43        46        40 
dram[9]:        45        42        44        43        16        16        16        16        33        32        42        41        46        43        44        47 
dram[10]:        46        46        46        32        17        16        16        16        33        33        41        43        44        45        46        47 
maximum service time to same row:
dram[0]:    228805    263639    478896    403510    184656    184659    468563    198350    278201    431495    332834    513748    226580    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    202531    263728    219296    180819    167535    184162    246719    496733    164840    164843    212028    746041 
dram[2]:    428347    183504    260748    336633    184709    184714    266664    216360    201838    275627    201991    201344    168214    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    184202    306908    271712    301586    184663    184670    181522    293141    349571    145314    289887    446124    381675    164844    252585    215109 
dram[5]:    237690    203007    376647    458191    358050    336072    144263    387904    402845    267494    184045    216411    196814    265856    471366    264338 
dram[6]:    183490    307636    308929    184152    268224    329934    301590    233602    254644    387833    200427    251938    421221    363717    183307    289203 
dram[7]:    477618    183499    206112    184209    184694    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    183492    192532    211781    184123    171335    267354    164220    242851    198246    579987    584718    248614    167256    250109    278163    257969 
dram[9]:    183500    210163    160792    184165    335491    471074    291452    164205    516484    496384    201740    503333    164840    496868    493711    210553 
dram[10]:    443420    183504    249074    222505    416755    184683    246211    289556    276797    290418    175851    281505    147538    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.915834  3.179032  3.054662  3.162479  2.627937  2.638814  2.718208  2.707174  2.759819  2.821589  2.998423  3.047473  3.144068  3.165242  2.811688  2.875000 
dram[1]:  2.885635  3.024096  2.968304  2.972136  2.788489  2.641975  2.770393  2.633566  2.905719  2.907121  3.158333  3.045113  3.110456  3.045706  2.892430  2.853282 
dram[2]:  2.992515  3.018045  2.964573  2.978295  2.673077  2.665746  2.681686  2.722222  2.911179  2.903175  3.051724  3.046512  3.083694  3.146375  2.855314  3.005472 
dram[3]:  2.860993  3.010937  3.045814  2.823529  2.617414  2.651535  2.808049  2.740902  2.861027  2.938640  2.942113  3.033898  3.094840  3.152819  2.813131  2.896189 
dram[4]:  2.963910  2.913562  2.987578  3.150707  2.624665  2.659310  2.709632  2.636488  2.845468  2.894737  2.905579  3.003035  3.222548  3.023578  2.922563  2.851759 
dram[5]:  2.943368  3.131868  2.875000  3.076312  2.637602  2.656837  2.695035  2.643646  2.855670  2.825421  3.084746  2.936324  3.075209  3.085077  2.892105  2.901282 
dram[6]:  2.962963  3.093233  3.096124  3.063077  2.524310  2.545213  2.738095  2.719613  2.858824  2.887387  3.010219  3.016845  3.023481  3.173134  2.811486  2.886598 
dram[7]:  2.905386  3.015060  2.986343  2.941265  2.563969  2.591088  2.672246  2.730994  2.799127  2.876712  2.974320  2.977811  3.151057  3.223603  2.807882  2.886335 
dram[8]:  2.906609  3.027735  2.974803  3.146497  2.541344  2.651494  2.820895  2.686525  2.892638  2.848255  3.083072  2.944611  3.781109  3.212481  2.810983  2.897135 
dram[9]:  3.108490  3.037152  2.988853  3.139373  2.506234  2.545932  2.674965  2.664781  2.869499  2.845029  2.874644  3.121113  3.068056  3.209913  2.865311  2.885267 
dram[10]:  2.905386  2.884943  3.113115  3.182266  2.618384  2.730882  2.768657  2.602582  2.887892  2.867270  3.096063  3.123613  3.195846  3.149929  2.782178  2.833766 
average row locality = 352970/121702 = 2.900281
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1516      1485      1434      1438      1489      1495      1428      1421      1340      1378      1377      1419      1604      1595      1566      1626 
dram[1]:      1540      1512      1436      1439      1470      1456      1403      1427      1373      1359      1384      1441      1522      1574      1579      1609 
dram[2]:      1519      1500      1412      1449      1470      1459      1429      1449      1367      1356      1405      1428      1554      1629      1604      1594 
dram[3]:      1531      1466      1467      1464      1481      1480      1402      1418      1379      1332      1459      1412      1593      1540      1606      1585 
dram[4]:      1513      1477      1445      1499      1466      1468      1434      1425      1377      1349      1450      1416      1578      1559      1591      1614 
dram[5]:      1495      1481      1438      1444      1471      1487      1433      1448      1404      1337      1431      1434      1580      1586      1590      1633 
dram[6]:      1549      1548      1494      1487      1445      1443      1467      1489      1403      1403      1470      1435      1568      1561      1608      1609 
dram[7]:      1481      1500      1465      1466      1479      1494      1429      1437      1392      1382      1416      1435      1533      1519      1634      1611 
dram[8]:      1513      1498      1438      1470      1478      1420      1425      1438      1393      1365      1416      1402      1571      1562      1589      1605 
dram[9]:      1497      1476      1423      1383      1494      1478      1462      1432      1363      1395      1437      1387      1579      1582      1619      1585 
dram[10]:      1496      1518      1441      1458      1434      1428      1433      1404      1391      1382      1422      1396      1550      1577      1603      1586 
total reads: 260073
bank skew: 1634/1332 = 1.23
chip skew: 23979/23519 = 1.02
number of total write accesses:
dram[0]:       528       486       466       450       524       463       453       428       487       504       524       571       622       627       599       651 
dram[1]:       529       496       437       481       468       470       431       456       507       519       511       584       590       625       599       608 
dram[2]:       480       507       429       472       476       471       416       462       534       473       542       537       583       671       626       603 
dram[3]:       486       461       461       504       503       506       412       465       515       440       574       557       626       585       622       619 
dram[4]:       458       478       479       508       492       460       479       497       538       466       581       563       623       621       598       656 
dram[5]:       480       514       471       491       465       495       467       466       535       508       571       595       628       626       608       630 
dram[6]:       531       509       503       504       476       471       488       480       541       520       592       535       621       565       644       631 
dram[7]:       515       502       503       487       485       483       487       431       531       508       553       578       553       557       646       649 
dram[8]:       510       467       451       506       489       444       465       456       493       512       551       565       951       600       612       620 
dram[9]:       480       486       454       419       516       462       472       452       528       551       581       520       630       620       636       628 
dram[10]:       500       513       458       480       446       429       422       410       541       519       544       575       604       650       645       596 
total reads: 92897
bank skew: 951/410 = 2.32
chip skew: 8692/8282 = 1.05
average mf latency per bank:
dram[0]:      26664     26792     27856     28863     27825     30115     33791     34256     34466     33346     30502     28581     25692     26541     25285     24603
dram[1]:      26492     26922     28417     28942     29370     30128     34087     33156     33956     32953     30835     28504     26137     25728     25421     25215
dram[2]:      27130     27626     28228     28096     30339     30421     34066     33142     33074     34209     29548     29258     26707     25311     24814     25577
dram[3]:      27521     27090     29256     26949     28778     29381     33795     34753     32246     34600     27803     28641     25745     26952     24474     24628
dram[4]:      27190     27528     27893     27749     30289     29630     32450     32053     33525     35044     28793     28801     26693     26522     25458     24872
dram[5]:      27229     26369     28408     27047     28723     28992     33713     32574     32906     31901     28179     28132     25005     26053     25482     25220
dram[6]:      25702     26199     28480     27298     29779     29570     33462     33186     33558     32455     28418     29914     24741     27151     24702     24966
dram[7]:      26329     27126     27489     27675     29193     28816     32575     33836     32963     32578     30033     28940     26758     27220     23807     24458
dram[8]:      27006     27028     28466     28107     30575     31625     33534     34307     33536     33763     28843     29703     26096     27233     24633     24429
dram[9]:      27795     27040     28381     29327     29215     29113     33392     34287     33957     32991     29040     28864     25303     26779     24393     24341
dram[10]:      26321     26535     28475     28706     30654     31160     35352     34594     32130     33531     29375     28238     26320     24960     24503     25747
maximum mf latency per bank:
dram[0]:     230680    199148    199171    199113    260397    260353    260301    260430    260390    257229    199270    199219    199015    199277    199164    199143
dram[1]:     199203    199084    199104    199242    260257    255497    257323    260395    260382    257234    248804    199204    199193    198967    199175    199222
dram[2]:     199389    199220    213550    199504    260364    260332    257228    260326    256960    256889    199347    199336    199495    199274    199498    230279
dram[3]:     257915    199104    199339    199116    260385    255424    260405    260350    257053    256844    199211    198929    199157    208804    199235    199161
dram[4]:     199339    199414    240381    199116    255551    260415    260381    257114    257112    257201    199443    199280    199212    199192    199108    199188
dram[5]:     199433    198851    199111    199075    260297    260444    260424    260394    256531    256744    199336    199085    199409    199200    199106    199328
dram[6]:     199402    198962    199327    213540    260354    260441    260361    260398    256525    267067    199220    199308    199290    198936    199440    199365
dram[7]:     199166    199092    199022    199369    260340    255589    267107    257010    260343    260442    199172    248157    199151    199295    198839    257910
dram[8]:     199291    199180    199080    199148    260470    260298    260390    260400    260304    267132    199454    199395    199331    199524    248288    199303
dram[9]:     199127    199164    199200    199098    260426    260363    260429    260426    266891    260375    199416    199112    199150    199355    199425    199388
dram[10]:     199197    199394    199096    258751    260294    260286    260352    260346    260355    260345    199205    198980    199397    199135    199226    199393
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11185600 n_nop=11048471 n_act=11012 n_pre=10996 n_req=31994 n_rd=94444 n_write=20677 bw_util=0.02058
n_activity=464250 dram_eff=0.4959
bk0: 6064a 11075110i bk1: 5940a 11074799i bk2: 5736a 11083773i bk3: 5752a 11085426i bk4: 5956a 11073905i bk5: 5980a 11076198i bk6: 5712a 11084761i bk7: 5684a 11080292i bk8: 5360a 11079660i bk9: 5512a 11078678i bk10: 5508a 11077469i bk11: 5676a 11070096i bk12: 6416a 11066707i bk13: 6380a 11068750i bk14: 6264a 11069841i bk15: 6504a 11065647i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.500471
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11185600 n_nop=11049067 n_act=10948 n_pre=10932 n_req=31835 n_rd=94096 n_write=20557 bw_util=0.0205
n_activity=457992 dram_eff=0.5007
bk0: 6160a 11074397i bk1: 6048a 11070812i bk2: 5744a 11086368i bk3: 5756a 11076405i bk4: 5880a 11077679i bk5: 5824a 11077099i bk6: 5612a 11085452i bk7: 5708a 11079707i bk8: 5492a 11079314i bk9: 5436a 11074307i bk10: 5536a 11075333i bk11: 5764a 11069143i bk12: 6088a 11067920i bk13: 6296a 11065901i bk14: 6316a 11069579i bk15: 6436a 11065342i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.495741
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11185600 n_nop=11048769 n_act=10943 n_pre=10927 n_req=31906 n_rd=94496 n_write=20465 bw_util=0.02056
n_activity=465244 dram_eff=0.4942
bk0: 6076a 11074542i bk1: 6000a 11073044i bk2: 5648a 11089075i bk3: 5796a 11080388i bk4: 5880a 11077591i bk5: 5836a 11072002i bk6: 5716a 11084302i bk7: 5796a 11080625i bk8: 5468a 11078346i bk9: 5424a 11082352i bk10: 5620a 11073109i bk11: 5712a 11077344i bk12: 6216a 11068851i bk13: 6516a 11063592i bk14: 6416a 11065995i bk15: 6376a 11065266i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.510393
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11185600 n_nop=11048497 n_act=11064 n_pre=11048 n_req=31951 n_rd=94460 n_write=20531 bw_util=0.02056
n_activity=467876 dram_eff=0.4915
bk0: 6124a 11073677i bk1: 5864a 11078418i bk2: 5868a 11084978i bk3: 5856a 11078922i bk4: 5924a 11078591i bk5: 5920a 11076835i bk6: 5608a 11083769i bk7: 5672a 11080494i bk8: 5516a 11076504i bk9: 5328a 11083007i bk10: 5836a 11072639i bk11: 5648a 11070364i bk12: 6372a 11065940i bk13: 6160a 11071888i bk14: 6424a 11064649i bk15: 6340a 11070103i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.499873
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11185600 n_nop=11047729 n_act=11130 n_pre=11114 n_req=32158 n_rd=94644 n_write=20983 bw_util=0.02067
n_activity=469685 dram_eff=0.4924
bk0: 6052a 11080324i bk1: 5908a 11076875i bk2: 5780a 11084203i bk3: 5996a 11083706i bk4: 5864a 11076604i bk5: 5872a 11075064i bk6: 5736a 11078475i bk7: 5700a 11069587i bk8: 5508a 11071548i bk9: 5396a 11079839i bk10: 5800a 11074974i bk11: 5664a 11073540i bk12: 6312a 11069771i bk13: 6236a 11065987i bk14: 6364a 11064881i bk15: 6456a 11064769i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.500397
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11185600 n_nop=11047516 n_act=11157 n_pre=11141 n_req=32242 n_rd=94768 n_write=21018 bw_util=0.0207
n_activity=469636 dram_eff=0.4931
bk0: 5980a 11076211i bk1: 5924a 11072798i bk2: 5752a 11081434i bk3: 5776a 11081811i bk4: 5884a 11079750i bk5: 5948a 11076394i bk6: 5732a 11081916i bk7: 5792a 11078329i bk8: 5616a 11076495i bk9: 5348a 11080693i bk10: 5724a 11079345i bk11: 5736a 11070128i bk12: 6320a 11066279i bk13: 6344a 11064591i bk14: 6360a 11063788i bk15: 6532a 11066106i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.494827
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11185600 n_nop=11045929 n_act=11268 n_pre=11252 n_req=32590 n_rd=95916 n_write=21235 bw_util=0.02095
n_activity=474849 dram_eff=0.4934
bk0: 6196a 11069539i bk1: 6192a 11071798i bk2: 5976a 11084501i bk3: 5948a 11078239i bk4: 5780a 11078642i bk5: 5772a 11077560i bk6: 5868a 11077825i bk7: 5956a 11079651i bk8: 5612a 11080188i bk9: 5612a 11076893i bk10: 5880a 11071034i bk11: 5740a 11075327i bk12: 6272a 11070887i bk13: 6244a 11071866i bk14: 6432a 11061697i bk15: 6436a 11065523i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.505023
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11185600 n_nop=11047617 n_act=11187 n_pre=11171 n_req=32141 n_rd=94692 n_write=20933 bw_util=0.02067
n_activity=465538 dram_eff=0.4967
bk0: 5924a 11073352i bk1: 6000a 11076721i bk2: 5860a 11083966i bk3: 5864a 11085179i bk4: 5916a 11078454i bk5: 5976a 11072288i bk6: 5716a 11082365i bk7: 5748a 11079689i bk8: 5568a 11077828i bk9: 5528a 11077034i bk10: 5664a 11073114i bk11: 5740a 11072559i bk12: 6132a 11071233i bk13: 6076a 11074436i bk14: 6536a 11065452i bk15: 6444a 11065637i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.495445
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11185600 n_nop=11048479 n_act=10968 n_pre=10952 n_req=32275 n_rd=94332 n_write=20869 bw_util=0.0206
n_activity=464128 dram_eff=0.4964
bk0: 6052a 11075336i bk1: 5992a 11077785i bk2: 5752a 11087593i bk3: 5880a 11081134i bk4: 5912a 11076652i bk5: 5680a 11077692i bk6: 5700a 11081086i bk7: 5752a 11079197i bk8: 5572a 11079130i bk9: 5460a 11079831i bk10: 5664a 11072762i bk11: 5608a 11071551i bk12: 6284a 11068702i bk13: 6248a 11068134i bk14: 6356a 11068251i bk15: 6420a 11064239i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.504494
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11185600 n_nop=11048316 n_act=11094 n_pre=11078 n_req=32027 n_rd=94368 n_write=20744 bw_util=0.02058
n_activity=465234 dram_eff=0.4949
bk0: 5988a 11078193i bk1: 5904a 11075404i bk2: 5692a 11084255i bk3: 5532a 11089542i bk4: 5976a 11073563i bk5: 5912a 11078851i bk6: 5848a 11079284i bk7: 5728a 11078157i bk8: 5452a 11079965i bk9: 5580a 11080221i bk10: 5748a 11069839i bk11: 5548a 11078236i bk12: 6316a 11068031i bk13: 6328a 11065777i bk14: 6476a 11068254i bk15: 6340a 11068475i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.503071
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11185600 n_nop=11049143 n_act=10932 n_pre=10916 n_req=31851 n_rd=94076 n_write=20533 bw_util=0.02049
n_activity=462564 dram_eff=0.4955
bk0: 5984a 11076815i bk1: 6072a 11077169i bk2: 5764a 11079291i bk3: 5832a 11082515i bk4: 5736a 11081301i bk5: 5712a 11077699i bk6: 5732a 11084618i bk7: 5616a 11077778i bk8: 5564a 11076821i bk9: 5528a 11072778i bk10: 5688a 11075244i bk11: 5584a 11071526i bk12: 6200a 11067784i bk13: 6308a 11061360i bk14: 6412a 11064630i bk15: 6344a 11065467i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.506798

========= L2 cache stats =========
L2_cache_bank[0]: Access = 209308, Miss = 11754, Miss_rate = 0.056, Pending_hits = 1850, Reservation_fails = 9
L2_cache_bank[1]: Access = 210694, Miss = 11857, Miss_rate = 0.056, Pending_hits = 1843, Reservation_fails = 7
L2_cache_bank[2]: Access = 209838, Miss = 11707, Miss_rate = 0.056, Pending_hits = 1832, Reservation_fails = 9
L2_cache_bank[3]: Access = 210306, Miss = 11817, Miss_rate = 0.056, Pending_hits = 1853, Reservation_fails = 14
L2_cache_bank[4]: Access = 209912, Miss = 11760, Miss_rate = 0.056, Pending_hits = 1849, Reservation_fails = 11
L2_cache_bank[5]: Access = 210764, Miss = 11864, Miss_rate = 0.056, Pending_hits = 1824, Reservation_fails = 8
L2_cache_bank[6]: Access = 211062, Miss = 11918, Miss_rate = 0.056, Pending_hits = 1847, Reservation_fails = 16
L2_cache_bank[7]: Access = 209674, Miss = 11697, Miss_rate = 0.056, Pending_hits = 1801, Reservation_fails = 7
L2_cache_bank[8]: Access = 210700, Miss = 11854, Miss_rate = 0.056, Pending_hits = 1887, Reservation_fails = 11
L2_cache_bank[9]: Access = 210329, Miss = 11807, Miss_rate = 0.056, Pending_hits = 1821, Reservation_fails = 13
L2_cache_bank[10]: Access = 210637, Miss = 11842, Miss_rate = 0.056, Pending_hits = 1854, Reservation_fails = 14
L2_cache_bank[11]: Access = 210428, Miss = 11850, Miss_rate = 0.056, Pending_hits = 1882, Reservation_fails = 5
L2_cache_bank[12]: Access = 210840, Miss = 12004, Miss_rate = 0.057, Pending_hits = 1906, Reservation_fails = 14
L2_cache_bank[13]: Access = 211242, Miss = 11975, Miss_rate = 0.057, Pending_hits = 1825, Reservation_fails = 11
L2_cache_bank[14]: Access = 210315, Miss = 11829, Miss_rate = 0.056, Pending_hits = 1795, Reservation_fails = 15
L2_cache_bank[15]: Access = 210991, Miss = 11844, Miss_rate = 0.056, Pending_hits = 1785, Reservation_fails = 15
L2_cache_bank[16]: Access = 245010, Miss = 11823, Miss_rate = 0.048, Pending_hits = 2155, Reservation_fails = 1
L2_cache_bank[17]: Access = 210104, Miss = 11760, Miss_rate = 0.056, Pending_hits = 1793, Reservation_fails = 8
L2_cache_bank[18]: Access = 208928, Miss = 11874, Miss_rate = 0.057, Pending_hits = 1846, Reservation_fails = 13
L2_cache_bank[19]: Access = 208640, Miss = 11718, Miss_rate = 0.056, Pending_hits = 1786, Reservation_fails = 13
L2_cache_bank[20]: Access = 208436, Miss = 11770, Miss_rate = 0.056, Pending_hits = 1817, Reservation_fails = 19
L2_cache_bank[21]: Access = 209375, Miss = 11749, Miss_rate = 0.056, Pending_hits = 1763, Reservation_fails = 4
L2_total_cache_accesses = 4657533
L2_total_cache_misses = 260073
L2_total_cache_miss_rate = 0.0558
L2_total_cache_pending_hits = 40614
L2_total_cache_reservation_fails = 237
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3234008
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 35490
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 217356
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1122797
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4976
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 42710
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 236
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3486854
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170483
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.047
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=10208407
icnt_total_pkts_simt_to_mem=5828285
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.71963
	minimum = 6
	maximum = 61
Network latency average = 8.43884
	minimum = 6
	maximum = 52
Slowest packet = 9301121
Flit latency average = 8.34391
	minimum = 6
	maximum = 51
Slowest flit = 16032926
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0501592
	minimum = 0.0440906 (at node 0)
	maximum = 0.0575628 (at node 38)
Accepted packet rate average = 0.0501592
	minimum = 0.0440906 (at node 0)
	maximum = 0.0575628 (at node 38)
Injected flit rate average = 0.0752388
	minimum = 0.0440906 (at node 0)
	maximum = 0.114513 (at node 38)
Accepted flit rate average= 0.0752388
	minimum = 0.056338 (at node 45)
	maximum = 0.0936926 (at node 1)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 33.4673 (20 samples)
	minimum = 6 (20 samples)
	maximum = 478 (20 samples)
Network latency average = 20.6618 (20 samples)
	minimum = 6 (20 samples)
	maximum = 362.6 (20 samples)
Flit latency average = 21.5711 (20 samples)
	minimum = 6 (20 samples)
	maximum = 361.95 (20 samples)
Fragmentation average = 0.00617148 (20 samples)
	minimum = 0 (20 samples)
	maximum = 122.95 (20 samples)
Injected packet rate average = 0.0320757 (20 samples)
	minimum = 0.0265457 (20 samples)
	maximum = 0.106347 (20 samples)
Accepted packet rate average = 0.0320757 (20 samples)
	minimum = 0.0265457 (20 samples)
	maximum = 0.106347 (20 samples)
Injected flit rate average = 0.0493903 (20 samples)
	minimum = 0.0337487 (20 samples)
	maximum = 0.131767 (20 samples)
Accepted flit rate average = 0.0493903 (20 samples)
	minimum = 0.0361581 (20 samples)
	maximum = 0.199314 (20 samples)
Injected packet size average = 1.53981 (20 samples)
Accepted packet size average = 1.53981 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 37 min, 47 sec (9467 sec)
gpgpu_simulation_rate = 13293 (inst/sec)
gpgpu_simulation_rate = 1110 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 21: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 21 
gpu_sim_cycle = 26540
gpu_sim_insn = 4970317
gpu_ipc =     187.2764
gpu_tot_sim_cycle = 10768914
gpu_tot_sim_insn = 130816917
gpu_tot_ipc =      12.1476
gpu_tot_issued_cta = 10731
max_total_param_size = 0
gpu_stall_dramfull = 3150341
gpu_stall_icnt2sh    = 11390792
partiton_reqs_in_parallel = 583880
partiton_reqs_in_parallel_total    = 129376955
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      12.0681
partiton_reqs_in_parallel_util = 583880
partiton_reqs_in_parallel_util_total    = 129376955
gpu_sim_cycle_parition_util = 26540
gpu_tot_sim_cycle_parition_util    = 6016354
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.5064
partiton_replys_in_parallel = 8212
partiton_replys_in_parallel_total    = 4657533
L2_BW  =      29.3280 GB/Sec
L2_BW_total  =      41.0662 GB/Sec
gpu_total_sim_rate=13768

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5200454
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1038352
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0017
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1036560
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5194958
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1038352
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5200454
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
7616, 7682, 7113, 7396, 7276, 7391, 8070, 8284, 7668, 7407, 7995, 7827, 7492, 7969, 7604, 8019, 6826, 6466, 7177, 6772, 6493, 6907, 7283, 6364, 6431, 6440, 6454, 7029, 6654, 6221, 6959, 7356, 5749, 5900, 5533, 5577, 5733, 6113, 5701, 6075, 5429, 5904, 6181, 6100, 5752, 6194, 5413, 5279, 6214, 5735, 5268, 5211, 6318, 5817, 5820, 5566, 5299, 5587, 5397, 5688, 5153, 5720, 5619, 5466, 
gpgpu_n_tot_thrd_icount = 311726560
gpgpu_n_tot_w_icount = 9741455
gpgpu_n_stall_shd_mem = 11713964
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3495061
gpgpu_n_mem_write_global = 1170488
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10647097
gpgpu_n_store_insn = 2305246
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 33227264
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11623498
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 85580
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:13029456	W0_Idle:119971589	W0_Scoreboard:192918034	W1:2042093	W2:976277	W3:614292	W4:422409	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3269644
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27960488 {8:3495061,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46828128 {40:1170373,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 205827784 {40:2701875,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363904 {8:1170488,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1817 
maxdqlatency = 0 
maxmflatency = 267132 
averagemflatency = 2180 
max_icnt2mem_latency = 266880 
max_icnt2sh_latency = 10767262 
mrq_lat_table:156594 	4435 	5842 	36553 	20618 	17595 	25118 	35819 	37178 	12785 	622 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3542098 	943586 	44346 	22569 	3726 	3627 	11780 	16332 	17280 	34107 	26122 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	17 	1264849 	292719 	1360351 	691555 	436065 	430896 	64431 	7620 	5045 	3130 	3671 	11807 	16161 	17240 	34219 	25965 	4 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	925555 	810852 	1449487 	273057 	35361 	777 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	33178 	1051658 	85086 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2889 	375 	155 	78 	86 	65 	60 	66 	52 	35 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        45        43        41        48        16        16        16        16        30        30        42        43        45        47        42        45 
dram[1]:        43        42        36        41        16        16        17        16        30        30        45        43        47        48        44        43 
dram[2]:        45        42        31        45        16        16        16        16        30        30        44        45        44        43        46        44 
dram[3]:        44        46        39        32        17        16        16        16        30        24        45        44        43        47        45        44 
dram[4]:        38        44        44        43        16        16        16        16        28        30        43        47        47        39        45        46 
dram[5]:        45        46        42        45        16        16        16        16        30        29        44        45        44        40        47        44 
dram[6]:        50        47        44        44        16        16        17        16        30        30        43        44        44        43        45        42 
dram[7]:        41        42        45        37        16        16        16        16        30        30        46        41        43        43        46        43 
dram[8]:        44        42        40        42        16        16        17        16        30        30        44        45        94        43        46        40 
dram[9]:        45        42        44        43        16        16        16        16        33        32        42        41        46        43        44        47 
dram[10]:        46        46        46        32        17        16        16        16        33        33        41        43        44        45        46        47 
maximum service time to same row:
dram[0]:    228805    263639    478896    403510    184656    184659    468563    198350    278201    431495    332834    513748    226580    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    202531    263728    219296    180819    167535    184162    246719    496733    164840    164843    212028    746041 
dram[2]:    428347    183504    260748    336633    184709    184714    266664    216360    201838    275627    201991    201344    168214    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    184202    306908    271712    301586    184663    184670    181522    293141    349571    145314    289887    446124    381675    164844    252585    215109 
dram[5]:    237690    203007    376647    458191    358050    336072    144263    387904    402845    267494    184045    216411    196814    265856    471366    264338 
dram[6]:    183490    307636    308929    184152    268224    329934    301590    233602    254644    387833    200427    251938    421221    363717    183307    289203 
dram[7]:    477618    183499    206112    184209    184694    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    183492    192532    211781    184123    171335    267354    164220    242851    198246    579987    584718    248614    167256    250109    278163    257969 
dram[9]:    183500    210163    160792    184165    335491    471074    291452    164205    516484    496384    201740    503333    164840    496868    493711    210553 
dram[10]:    443420    183504    249074    222505    416755    184683    246211    289556    276797    290418    175851    281505    147538    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.915834  3.179032  3.054662  3.162479  2.627937  2.638814  2.718208  2.707174  2.761689  2.824588  3.000000  3.048930  3.141044  3.162162  2.811688  2.875000 
dram[1]:  2.885635  3.024096  2.968304  2.972136  2.788489  2.641975  2.770393  2.633566  2.908951  2.907264  3.166389  3.045045  3.110456  3.045706  2.892430  2.853282 
dram[2]:  2.992515  3.018045  2.964573  2.978295  2.673077  2.665746  2.679245  2.722222  2.909924  2.906498  3.050078  3.044892  3.080692  3.143443  2.855314  3.005472 
dram[3]:  2.860993  3.010937  3.045814  2.823529  2.617414  2.651535  2.805255  2.740902  2.865762  2.940299  2.943642  3.030769  3.094840  3.152819  2.810845  2.896189 
dram[4]:  2.963910  2.913562  2.987578  3.150707  2.624665  2.659310  2.709632  2.636488  2.845697  2.896497  2.908571  3.006061  3.219298  3.023578  2.922563  2.851759 
dram[5]:  2.943368  3.131868  2.875000  3.076312  2.637602  2.654619  2.695035  2.643646  2.857353  2.825421  3.092450  2.933526  3.072323  3.082173  2.892105  2.901282 
dram[6]:  2.962963  3.093233  3.096124  3.063077  2.524310  2.545213  2.738095  2.719613  2.863436  2.896396  3.014577  3.024502  3.022069  3.173134  2.811486  2.881748 
dram[7]:  2.905386  3.015060  2.986343  2.941265  2.563969  2.591088  2.672246  2.730994  2.800872  2.885845  2.971342  2.980798  3.151057  3.223603  2.807882  2.886335 
dram[8]:  2.906609  3.027735  2.974803  3.146497  2.541344  2.651494  2.820895  2.686525  2.898773  2.848485  3.079812  2.946188  3.781109  3.212481  2.810983  2.897135 
dram[9]:  3.108490  3.037152  2.988853  3.139373  2.506234  2.545932  2.674965  2.664781  2.871212  2.850877  2.877667  3.119281  3.068056  3.209913  2.865311  2.885267 
dram[10]:  2.902616  2.884943  3.113115  3.182266  2.618384  2.730882  2.768657  2.602582  2.891045  2.867669  3.097484  3.121835  3.197037  3.149929  2.782178  2.833766 
average row locality = 353159/121755 = 2.900571
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1516      1485      1434      1438      1489      1495      1428      1421      1344      1380      1381      1423      1605      1596      1566      1626 
dram[1]:      1540      1512      1436      1439      1470      1456      1403      1427      1378      1362      1392      1444      1522      1574      1579      1609 
dram[2]:      1519      1500      1412      1449      1470      1459      1430      1449      1372      1361      1407      1430      1555      1630      1604      1594 
dram[3]:      1531      1466      1467      1464      1481      1480      1403      1418      1385      1333      1463      1413      1593      1540      1607      1585 
dram[4]:      1513      1477      1445      1499      1466      1468      1434      1425      1380      1353      1455      1421      1579      1559      1591      1614 
dram[5]:      1495      1481      1438      1444      1471      1488      1433      1448      1408      1337      1436      1435      1581      1587      1590      1633 
dram[6]:      1549      1548      1494      1487      1445      1443      1467      1489      1409      1409      1476      1440      1570      1561      1608      1611 
dram[7]:      1481      1500      1465      1466      1479      1494      1429      1437      1396      1388      1417      1440      1533      1519      1634      1611 
dram[8]:      1513      1498      1438      1470      1478      1420      1425      1438      1397      1368      1417      1406      1571      1562      1589      1605 
dram[9]:      1497      1476      1423      1383      1494      1478      1462      1432      1367      1399      1442      1389      1579      1582      1619      1585 
dram[10]:      1497      1518      1441      1458      1434      1428      1433      1404      1396      1388      1426      1398      1554      1577      1603      1586 
total reads: 260262
bank skew: 1634/1333 = 1.23
chip skew: 24006/23541 = 1.02
number of total write accesses:
dram[0]:       528       486       466       450       524       463       453       428       487       504       524       571       622       627       599       651 
dram[1]:       529       496       437       481       468       470       431       456       507       519       511       584       590       625       599       608 
dram[2]:       480       507       429       472       476       471       416       462       534       473       542       537       583       671       626       603 
dram[3]:       486       461       461       504       503       506       412       465       515       440       574       557       626       585       622       619 
dram[4]:       458       478       479       508       492       460       479       497       538       466       581       563       623       621       598       656 
dram[5]:       480       514       471       491       465       495       467       466       535       508       571       595       628       626       608       630 
dram[6]:       531       509       503       504       476       471       488       480       541       520       592       535       621       565       644       631 
dram[7]:       515       502       503       487       485       483       487       431       531       508       553       578       553       557       646       649 
dram[8]:       510       467       451       506       489       444       465       456       493       512       551       565       951       600       612       620 
dram[9]:       480       486       454       419       516       462       472       452       528       551       581       520       630       620       636       628 
dram[10]:       500       513       458       480       446       429       422       410       541       519       544       575       604       650       645       596 
total reads: 92897
bank skew: 951/410 = 2.32
chip skew: 8692/8282 = 1.05
average mf latency per bank:
dram[0]:      26668     26796     27861     28868     27826     30116     33791     34256     34395     33314     30443     28529     25684     26533     25289     24607
dram[1]:      26496     26926     28422     28946     29371     30129     34087     33156     33869     32904     30711     28466     26141     25731     25424     25219
dram[2]:      27135     27630     28232     28101     30340     30422     34047     33142     32992     34119     29522     29233     26699     25304     24818     25581
dram[3]:      27525     27095     29260     26953     28779     29382     33776     34753     32148     34584     27753     28631     25749     26956     24467     24632
dram[4]:      27194     27532     27897     27753     30290     29631     32450     32053     33476     34971     28727     28734     26685     26526     25462     24875
dram[5]:      27233     26374     28412     27051     28724     28979     33713     32574     32841     31904     28114     28122     24998     26045     25486     25224
dram[6]:      25706     26204     28484     27302     29780     29571     33462     33186     33458     32357     28341     29843     24723     27155     24706     24954
dram[7]:      26334     27131     27494     27680     29194     28817     32575     33836     32898     32478     30022     28873     26762     27224     23811     24462
dram[8]:      27010     27032     28471     28112     30575     31626     33534     34307     33468     33712     28833     29647     26099     27237     24636     24433
dram[9]:      27799     27045     28386     29331     29215     29114     33392     34287     33890     32926     28973     28838     25306     26783     24396     24344
dram[10]:      26313     26539     28480     28710     30654     31161     35352     34594     32051     33430     29320     28214     26276     24964     24506     25751
maximum mf latency per bank:
dram[0]:     230680    199148    199171    199113    260397    260353    260301    260430    260390    257229    199270    199219    199015    199277    199164    199143
dram[1]:     199203    199084    199104    199242    260257    255497    257323    260395    260382    257234    248804    199204    199193    198967    199175    199222
dram[2]:     199389    199220    213550    199504    260364    260332    257228    260326    256960    256889    199347    199336    199495    199274    199498    230279
dram[3]:     257915    199104    199339    199116    260385    255424    260405    260350    257053    256844    199211    198929    199157    208804    199235    199161
dram[4]:     199339    199414    240381    199116    255551    260415    260381    257114    257112    257201    199443    199280    199212    199192    199108    199188
dram[5]:     199433    198851    199111    199075    260297    260444    260424    260394    256531    256744    199336    199085    199409    199200    199106    199328
dram[6]:     199402    198962    199327    213540    260354    260441    260361    260398    256525    267067    199220    199308    199290    198936    199440    199365
dram[7]:     199166    199092    199022    199369    260340    255589    267107    257010    260343    260442    199172    248157    199151    199295    198839    257910
dram[8]:     199291    199180    199080    199148    260470    260298    260390    260400    260304    267132    199454    199395    199331    199524    248288    199303
dram[9]:     199127    199164    199200    199098    260426    260363    260429    260426    266891    260375    199416    199112    199150    199355    199425    199388
dram[10]:     199197    199394    199096    258751    260294    260286    260352    260346    260355    260345    199205    198980    199397    199135    199226    199393
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11234880 n_nop=11097677 n_act=11017 n_pre=11001 n_req=32010 n_rd=94508 n_write=20677 bw_util=0.0205
n_activity=464619 dram_eff=0.4958
bk0: 6064a 11124389i bk1: 5940a 11124078i bk2: 5736a 11133053i bk3: 5752a 11134706i bk4: 5956a 11123185i bk5: 5980a 11125479i bk6: 5712a 11134042i bk7: 5684a 11129574i bk8: 5376a 11128887i bk9: 5520a 11127943i bk10: 5524a 11126695i bk11: 5692a 11119323i bk12: 6420a 11115953i bk13: 6384a 11117998i bk14: 6264a 11119120i bk15: 6504a 11114926i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.498281
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11234880 n_nop=11098263 n_act=10952 n_pre=10936 n_req=31854 n_rd=94172 n_write=20557 bw_util=0.02042
n_activity=458368 dram_eff=0.5006
bk0: 6160a 11123677i bk1: 6048a 11120092i bk2: 5744a 11135649i bk3: 5756a 11125686i bk4: 5880a 11126960i bk5: 5824a 11126380i bk6: 5612a 11134734i bk7: 5708a 11128989i bk8: 5512a 11128533i bk9: 5448a 11123539i bk10: 5568a 11124531i bk11: 5776a 11118376i bk12: 6088a 11117197i bk13: 6296a 11115179i bk14: 6316a 11118857i bk15: 6436a 11114620i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.493571
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11234880 n_nop=11097965 n_act=10951 n_pre=10935 n_req=31923 n_rd=94564 n_write=20465 bw_util=0.02048
n_activity=465673 dram_eff=0.494
bk0: 6076a 11123821i bk1: 6000a 11122323i bk2: 5648a 11138355i bk3: 5796a 11129669i bk4: 5880a 11126874i bk5: 5836a 11121285i bk6: 5720a 11133553i bk7: 5796a 11129906i bk8: 5488a 11127541i bk9: 5444a 11131560i bk10: 5628a 11122348i bk11: 5720a 11126583i bk12: 6220a 11118097i bk13: 6520a 11112838i bk14: 6416a 11115273i bk15: 6376a 11114545i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.508163
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11234880 n_nop=11097711 n_act=11069 n_pre=11053 n_req=31965 n_rd=94516 n_write=20531 bw_util=0.02048
n_activity=468257 dram_eff=0.4914
bk0: 6124a 11122956i bk1: 5864a 11127698i bk2: 5868a 11134258i bk3: 5856a 11128202i bk4: 5924a 11127872i bk5: 5920a 11126116i bk6: 5612a 11133020i bk7: 5672a 11129775i bk8: 5540a 11125716i bk9: 5332a 11132281i bk10: 5852a 11121867i bk11: 5652a 11119611i bk12: 6372a 11115217i bk13: 6160a 11121166i bk14: 6428a 11113896i bk15: 6340a 11119381i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.497683
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11234880 n_nop=11096927 n_act=11135 n_pre=11119 n_req=32176 n_rd=94716 n_write=20983 bw_util=0.0206
n_activity=470103 dram_eff=0.4922
bk0: 6052a 11129603i bk1: 5908a 11126154i bk2: 5780a 11133483i bk3: 5996a 11132986i bk4: 5864a 11125885i bk5: 5872a 11124345i bk6: 5736a 11127758i bk7: 5700a 11118870i bk8: 5520a 11120785i bk9: 5412a 11129067i bk10: 5820a 11124194i bk11: 5684a 11122759i bk12: 6316a 11119017i bk13: 6236a 11115264i bk14: 6364a 11114158i bk15: 6456a 11114046i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.498203
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11234880 n_nop=11096734 n_act=11162 n_pre=11146 n_req=32255 n_rd=94820 n_write=21018 bw_util=0.02062
n_activity=470007 dram_eff=0.4929
bk0: 5980a 11125490i bk1: 5924a 11122078i bk2: 5752a 11130714i bk3: 5776a 11131092i bk4: 5884a 11129031i bk5: 5952a 11125644i bk6: 5732a 11131196i bk7: 5792a 11127611i bk8: 5632a 11125723i bk9: 5348a 11129973i bk10: 5744a 11128589i bk11: 5740a 11119376i bk12: 6324a 11115526i bk13: 6348a 11113836i bk14: 6360a 11113065i bk15: 6532a 11115385i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.492657
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11234880 n_nop=11095091 n_act=11273 n_pre=11257 n_req=32617 n_rd=96024 n_write=21235 bw_util=0.02087
n_activity=475375 dram_eff=0.4933
bk0: 6196a 11118814i bk1: 6192a 11121078i bk2: 5976a 11133781i bk3: 5948a 11127519i bk4: 5780a 11127923i bk5: 5772a 11126842i bk6: 5868a 11127108i bk7: 5956a 11128934i bk8: 5636a 11129402i bk9: 5636a 11126105i bk10: 5904a 11120246i bk11: 5760a 11124568i bk12: 6280a 11120127i bk13: 6244a 11121143i bk14: 6432a 11110974i bk15: 6444a 11114738i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.502816
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11234880 n_nop=11096827 n_act=11190 n_pre=11174 n_req=32157 n_rd=94756 n_write=20933 bw_util=0.02059
n_activity=465862 dram_eff=0.4967
bk0: 5924a 11122629i bk1: 6000a 11126001i bk2: 5860a 11133247i bk3: 5864a 11134460i bk4: 5916a 11127735i bk5: 5976a 11121570i bk6: 5716a 11131648i bk7: 5748a 11128972i bk8: 5584a 11127057i bk9: 5552a 11126270i bk10: 5668a 11122363i bk11: 5760a 11121778i bk12: 6132a 11120510i bk13: 6076a 11123713i bk14: 6536a 11114729i bk15: 6444a 11114914i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.493276
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11234880 n_nop=11097705 n_act=10971 n_pre=10955 n_req=32287 n_rd=94380 n_write=20869 bw_util=0.02052
n_activity=464409 dram_eff=0.4963
bk0: 6052a 11124616i bk1: 5992a 11127065i bk2: 5752a 11136873i bk3: 5880a 11130414i bk4: 5912a 11125932i bk5: 5680a 11126973i bk6: 5700a 11130368i bk7: 5752a 11128479i bk8: 5588a 11128383i bk9: 5472a 11129066i bk10: 5668a 11122010i bk11: 5624a 11120777i bk12: 6284a 11117980i bk13: 6248a 11117412i bk14: 6356a 11117529i bk15: 6420a 11113518i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.502283
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11234880 n_nop=11097530 n_act=11097 n_pre=11081 n_req=32042 n_rd=94428 n_write=20744 bw_util=0.0205
n_activity=465511 dram_eff=0.4948
bk0: 5988a 11127473i bk1: 5904a 11124684i bk2: 5692a 11133535i bk3: 5532a 11138822i bk4: 5976a 11122844i bk5: 5912a 11128132i bk6: 5848a 11128566i bk7: 5728a 11127439i bk8: 5468a 11129192i bk9: 5596a 11129455i bk10: 5768a 11119059i bk11: 5556a 11127476i bk12: 6316a 11117308i bk13: 6328a 11115054i bk14: 6476a 11117533i bk15: 6340a 11117754i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.500868
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11234880 n_nop=11098321 n_act=10939 n_pre=10923 n_req=31873 n_rd=94164 n_write=20533 bw_util=0.02042
n_activity=463080 dram_eff=0.4954
bk0: 5988a 11126061i bk1: 6072a 11126447i bk2: 5764a 11128569i bk3: 5832a 11131796i bk4: 5736a 11130582i bk5: 5712a 11126980i bk6: 5732a 11133900i bk7: 5616a 11127061i bk8: 5584a 11126042i bk9: 5552a 11121960i bk10: 5704a 11124470i bk11: 5592a 11120766i bk12: 6216a 11117011i bk13: 6308a 11110638i bk14: 6412a 11113908i bk15: 6344a 11114745i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.504583

========= L2 cache stats =========
L2_cache_bank[0]: Access = 209683, Miss = 11763, Miss_rate = 0.056, Pending_hits = 1863, Reservation_fails = 9
L2_cache_bank[1]: Access = 211067, Miss = 11864, Miss_rate = 0.056, Pending_hits = 1854, Reservation_fails = 7
L2_cache_bank[2]: Access = 210211, Miss = 11720, Miss_rate = 0.056, Pending_hits = 1850, Reservation_fails = 9
L2_cache_bank[3]: Access = 210680, Miss = 11823, Miss_rate = 0.056, Pending_hits = 1860, Reservation_fails = 14
L2_cache_bank[4]: Access = 210288, Miss = 11769, Miss_rate = 0.056, Pending_hits = 1859, Reservation_fails = 11
L2_cache_bank[5]: Access = 211136, Miss = 11872, Miss_rate = 0.056, Pending_hits = 1837, Reservation_fails = 8
L2_cache_bank[6]: Access = 211440, Miss = 11930, Miss_rate = 0.056, Pending_hits = 1862, Reservation_fails = 16
L2_cache_bank[7]: Access = 210047, Miss = 11699, Miss_rate = 0.056, Pending_hits = 1803, Reservation_fails = 7
L2_cache_bank[8]: Access = 211072, Miss = 11863, Miss_rate = 0.056, Pending_hits = 1897, Reservation_fails = 11
L2_cache_bank[9]: Access = 210701, Miss = 11816, Miss_rate = 0.056, Pending_hits = 1831, Reservation_fails = 13
L2_cache_bank[10]: Access = 211012, Miss = 11852, Miss_rate = 0.056, Pending_hits = 1867, Reservation_fails = 14
L2_cache_bank[11]: Access = 210803, Miss = 11853, Miss_rate = 0.056, Pending_hits = 1884, Reservation_fails = 5
L2_cache_bank[12]: Access = 211213, Miss = 12018, Miss_rate = 0.057, Pending_hits = 1927, Reservation_fails = 14
L2_cache_bank[13]: Access = 211616, Miss = 11988, Miss_rate = 0.057, Pending_hits = 1842, Reservation_fails = 11
L2_cache_bank[14]: Access = 210687, Miss = 11834, Miss_rate = 0.056, Pending_hits = 1804, Reservation_fails = 15
L2_cache_bank[15]: Access = 211362, Miss = 11855, Miss_rate = 0.056, Pending_hits = 1798, Reservation_fails = 15
L2_cache_bank[16]: Access = 245379, Miss = 11828, Miss_rate = 0.048, Pending_hits = 2162, Reservation_fails = 1
L2_cache_bank[17]: Access = 210474, Miss = 11767, Miss_rate = 0.056, Pending_hits = 1802, Reservation_fails = 8
L2_cache_bank[18]: Access = 209302, Miss = 11883, Miss_rate = 0.057, Pending_hits = 1858, Reservation_fails = 13
L2_cache_bank[19]: Access = 209012, Miss = 11724, Miss_rate = 0.056, Pending_hits = 1798, Reservation_fails = 13
L2_cache_bank[20]: Access = 208811, Miss = 11784, Miss_rate = 0.056, Pending_hits = 1835, Reservation_fails = 19
L2_cache_bank[21]: Access = 209749, Miss = 11757, Miss_rate = 0.056, Pending_hits = 1774, Reservation_fails = 4
L2_total_cache_accesses = 4665745
L2_total_cache_misses = 260262
L2_total_cache_miss_rate = 0.0558
L2_total_cache_pending_hits = 40867
L2_total_cache_reservation_fails = 237
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3241773
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 35743
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 217545
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1122802
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4976
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 42710
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 236
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3495061
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170488
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.047
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=10224826
icnt_total_pkts_simt_to_mem=5836502
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.47528
	minimum = 6
	maximum = 33
Network latency average = 7.43278
	minimum = 6
	maximum = 29
Slowest packet = 9316441
Flit latency average = 7.06693
	minimum = 6
	maximum = 28
Slowest flit = 16045006
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00618863
	minimum = 0.00525642 (at node 8)
	maximum = 0.00712159 (at node 34)
Accepted packet rate average = 0.00618863
	minimum = 0.00525642 (at node 8)
	maximum = 0.00712159 (at node 34)
Injected flit rate average = 0.00928294
	minimum = 0.00527526 (at node 8)
	maximum = 0.0142243 (at node 34)
Accepted flit rate average= 0.00928294
	minimum = 0.00695203 (at node 44)
	maximum = 0.0117751 (at node 10)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 32.2296 (21 samples)
	minimum = 6 (21 samples)
	maximum = 456.81 (21 samples)
Network latency average = 20.0318 (21 samples)
	minimum = 6 (21 samples)
	maximum = 346.714 (21 samples)
Flit latency average = 20.8804 (21 samples)
	minimum = 6 (21 samples)
	maximum = 346.048 (21 samples)
Fragmentation average = 0.0058776 (21 samples)
	minimum = 0 (21 samples)
	maximum = 117.095 (21 samples)
Injected packet rate average = 0.030843 (21 samples)
	minimum = 0.0255319 (21 samples)
	maximum = 0.101622 (21 samples)
Accepted packet rate average = 0.030843 (21 samples)
	minimum = 0.0255319 (21 samples)
	maximum = 0.101622 (21 samples)
Injected flit rate average = 0.0474805 (21 samples)
	minimum = 0.0323928 (21 samples)
	maximum = 0.12617 (21 samples)
Accepted flit rate average = 0.0474805 (21 samples)
	minimum = 0.0347674 (21 samples)
	maximum = 0.190384 (21 samples)
Injected packet size average = 1.53943 (21 samples)
Accepted packet size average = 1.53943 (21 samples)
Hops average = 1 (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 38 min, 21 sec (9501 sec)
gpgpu_simulation_rate = 13768 (inst/sec)
gpgpu_simulation_rate = 1133 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 22: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 22 
gpu_sim_cycle = 3186
gpu_sim_insn = 4446804
gpu_ipc =    1395.7325
gpu_tot_sim_cycle = 10994250
gpu_tot_sim_insn = 135263721
gpu_tot_ipc =      12.3031
gpu_tot_issued_cta = 11242
max_total_param_size = 0
gpu_stall_dramfull = 3150341
gpu_stall_icnt2sh    = 11390869
partiton_reqs_in_parallel = 70092
partiton_reqs_in_parallel_total    = 129960835
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      11.8272
partiton_reqs_in_parallel_util = 70092
partiton_reqs_in_parallel_util_total    = 129960835
gpu_sim_cycle_parition_util = 3186
gpu_tot_sim_cycle_parition_util    = 6042894
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.5067
partiton_replys_in_parallel = 8171
partiton_replys_in_parallel_total    = 4665745
L2_BW  =     243.0885 GB/Sec
L2_BW_total  =      40.2949 GB/Sec
gpu_total_sim_rate=14212

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5282199
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1079232
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0017
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1077440
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5276703
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1079232
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5282199
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
7721, 7787, 7218, 7501, 7381, 7496, 8175, 8389, 7773, 7512, 8100, 7932, 7597, 8074, 7709, 8124, 6931, 6571, 7282, 6877, 6598, 7012, 7388, 6469, 6536, 6545, 6559, 7134, 6759, 6326, 7064, 7461, 5833, 5984, 5617, 5661, 5817, 6197, 5785, 6159, 5513, 5988, 6265, 6184, 5836, 6278, 5497, 5363, 6298, 5819, 5352, 5295, 6402, 5901, 5904, 5650, 5383, 5671, 5481, 5772, 5237, 5804, 5703, 5550, 
gpgpu_n_tot_thrd_icount = 316434976
gpgpu_n_tot_w_icount = 9888593
gpgpu_n_stall_shd_mem = 11713964
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3503232
gpgpu_n_mem_write_global = 1170488
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10908541
gpgpu_n_store_insn = 2305246
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 34535424
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11623498
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 85580
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:13046257	W0_Idle:119974452	W0_Scoreboard:192946105	W1:2042093	W2:976277	W3:614292	W4:422415	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3416776
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 28025856 {8:3503232,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46828128 {40:1170373,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 206154624 {40:2710046,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363904 {8:1170488,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1817 
maxdqlatency = 0 
maxmflatency = 267132 
averagemflatency = 2177 
max_icnt2mem_latency = 266880 
max_icnt2sh_latency = 10767262 
mrq_lat_table:156594 	4435 	5842 	36553 	20618 	17595 	25118 	35819 	37178 	12785 	622 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3550262 	943593 	44346 	22569 	3726 	3627 	11780 	16332 	17280 	34107 	26122 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	17 	1271657 	292951 	1360369 	691555 	437178 	430896 	64431 	7620 	5045 	3130 	3671 	11807 	16161 	17240 	34219 	25965 	4 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	932164 	812293 	1449608 	273057 	35361 	777 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	33178 	1051658 	85086 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2895 	375 	155 	78 	86 	65 	60 	66 	52 	35 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        45        43        41        48        16        16        16        16        30        30        42        43        45        47        42        45 
dram[1]:        43        42        36        41        16        16        17        16        30        30        45        43        47        48        44        43 
dram[2]:        45        42        31        45        16        16        16        16        30        30        44        45        44        43        46        44 
dram[3]:        44        46        39        32        17        16        16        16        30        24        45        44        43        47        45        44 
dram[4]:        38        44        44        43        16        16        16        16        28        30        43        47        47        39        45        46 
dram[5]:        45        46        42        45        16        16        16        16        30        29        44        45        44        40        47        44 
dram[6]:        50        47        44        44        16        16        17        16        30        30        43        44        44        43        45        42 
dram[7]:        41        42        45        37        16        16        16        16        30        30        46        41        43        43        46        43 
dram[8]:        44        42        40        42        16        16        17        16        30        30        44        45        94        43        46        40 
dram[9]:        45        42        44        43        16        16        16        16        33        32        42        41        46        43        44        47 
dram[10]:        46        46        46        32        17        16        16        16        33        33        41        43        44        45        46        47 
maximum service time to same row:
dram[0]:    228805    263639    478896    403510    184656    184659    468563    198350    278201    431495    332834    513748    226580    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    202531    263728    219296    180819    167535    184162    246719    496733    164840    164843    212028    746041 
dram[2]:    428347    183504    260748    336633    184709    184714    266664    216360    201838    275627    201991    201344    168214    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    184202    306908    271712    301586    184663    184670    181522    293141    349571    145314    289887    446124    381675    164844    252585    215109 
dram[5]:    237690    203007    376647    458191    358050    336072    144263    387904    402845    267494    184045    216411    196814    265856    471366    264338 
dram[6]:    183490    307636    308929    184152    268224    329934    301590    233602    254644    387833    200427    251938    421221    363717    183307    289203 
dram[7]:    477618    183499    206112    184209    184694    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    183492    192532    211781    184123    171335    267354    164220    242851    198246    579987    584718    248614    167256    250109    278163    257969 
dram[9]:    183500    210163    160792    184165    335491    471074    291452    164205    516484    496384    201740    503333    164840    496868    493711    210553 
dram[10]:    443420    183504    249074    222505    416755    184683    246211    289556    276797    290418    175851    281505    147538    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.915834  3.179032  3.054662  3.162479  2.627937  2.638814  2.718208  2.707174  2.761689  2.824588  3.000000  3.048930  3.141044  3.162162  2.811688  2.875000 
dram[1]:  2.885635  3.024096  2.968304  2.972136  2.788489  2.641975  2.770393  2.633566  2.908951  2.907264  3.166389  3.045045  3.110456  3.045706  2.892430  2.853282 
dram[2]:  2.992515  3.018045  2.964573  2.978295  2.673077  2.665746  2.679245  2.722222  2.909924  2.906498  3.050078  3.044892  3.080692  3.143443  2.855314  3.005472 
dram[3]:  2.860993  3.010937  3.045814  2.823529  2.617414  2.651535  2.805255  2.740902  2.865762  2.940299  2.943642  3.030769  3.094840  3.152819  2.810845  2.896189 
dram[4]:  2.963910  2.913562  2.987578  3.150707  2.624665  2.659310  2.709632  2.636488  2.845697  2.896497  2.908571  3.006061  3.219298  3.023578  2.922563  2.851759 
dram[5]:  2.943368  3.131868  2.875000  3.076312  2.637602  2.654619  2.695035  2.643646  2.857353  2.825421  3.092450  2.933526  3.072323  3.082173  2.892105  2.901282 
dram[6]:  2.962963  3.093233  3.096124  3.063077  2.524310  2.545213  2.738095  2.719613  2.863436  2.896396  3.014577  3.024502  3.022069  3.173134  2.811486  2.881748 
dram[7]:  2.905386  3.015060  2.986343  2.941265  2.563969  2.591088  2.672246  2.730994  2.800872  2.885845  2.971342  2.980798  3.151057  3.223603  2.807882  2.886335 
dram[8]:  2.906609  3.027735  2.974803  3.146497  2.541344  2.651494  2.820895  2.686525  2.898773  2.848485  3.079812  2.946188  3.781109  3.212481  2.810983  2.897135 
dram[9]:  3.108490  3.037152  2.988853  3.139373  2.506234  2.545932  2.674965  2.664781  2.871212  2.850877  2.877667  3.119281  3.068056  3.209913  2.865311  2.885267 
dram[10]:  2.902616  2.884943  3.113115  3.182266  2.618384  2.730882  2.768657  2.602582  2.891045  2.867669  3.097484  3.121835  3.197037  3.149929  2.782178  2.833766 
average row locality = 353159/121755 = 2.900571
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1516      1485      1434      1438      1489      1495      1428      1421      1344      1380      1381      1423      1605      1596      1566      1626 
dram[1]:      1540      1512      1436      1439      1470      1456      1403      1427      1378      1362      1392      1444      1522      1574      1579      1609 
dram[2]:      1519      1500      1412      1449      1470      1459      1430      1449      1372      1361      1407      1430      1555      1630      1604      1594 
dram[3]:      1531      1466      1467      1464      1481      1480      1403      1418      1385      1333      1463      1413      1593      1540      1607      1585 
dram[4]:      1513      1477      1445      1499      1466      1468      1434      1425      1380      1353      1455      1421      1579      1559      1591      1614 
dram[5]:      1495      1481      1438      1444      1471      1488      1433      1448      1408      1337      1436      1435      1581      1587      1590      1633 
dram[6]:      1549      1548      1494      1487      1445      1443      1467      1489      1409      1409      1476      1440      1570      1561      1608      1611 
dram[7]:      1481      1500      1465      1466      1479      1494      1429      1437      1396      1388      1417      1440      1533      1519      1634      1611 
dram[8]:      1513      1498      1438      1470      1478      1420      1425      1438      1397      1368      1417      1406      1571      1562      1589      1605 
dram[9]:      1497      1476      1423      1383      1494      1478      1462      1432      1367      1399      1442      1389      1579      1582      1619      1585 
dram[10]:      1497      1518      1441      1458      1434      1428      1433      1404      1396      1388      1426      1398      1554      1577      1603      1586 
total reads: 260262
bank skew: 1634/1333 = 1.23
chip skew: 24006/23541 = 1.02
number of total write accesses:
dram[0]:       528       486       466       450       524       463       453       428       487       504       524       571       622       627       599       651 
dram[1]:       529       496       437       481       468       470       431       456       507       519       511       584       590       625       599       608 
dram[2]:       480       507       429       472       476       471       416       462       534       473       542       537       583       671       626       603 
dram[3]:       486       461       461       504       503       506       412       465       515       440       574       557       626       585       622       619 
dram[4]:       458       478       479       508       492       460       479       497       538       466       581       563       623       621       598       656 
dram[5]:       480       514       471       491       465       495       467       466       535       508       571       595       628       626       608       630 
dram[6]:       531       509       503       504       476       471       488       480       541       520       592       535       621       565       644       631 
dram[7]:       515       502       503       487       485       483       487       431       531       508       553       578       553       557       646       649 
dram[8]:       510       467       451       506       489       444       465       456       493       512       551       565       951       600       612       620 
dram[9]:       480       486       454       419       516       462       472       452       528       551       581       520       630       620       636       628 
dram[10]:       500       513       458       480       446       429       422       410       541       519       544       575       604       650       645       596 
total reads: 92897
bank skew: 951/410 = 2.32
chip skew: 8692/8282 = 1.05
average mf latency per bank:
dram[0]:      26668     26796     27861     28868     27831     30121     33797     34262     34399     33318     30448     28533     25688     26536     25293     24610
dram[1]:      26496     26926     28422     28946     29376     30134     34094     33161     33874     32908     30715     28470     26145     25735     25428     25223
dram[2]:      27135     27630     28232     28101     30345     30427     34054     33147     32997     34124     29526     29237     26703     25307     24821     25585
dram[3]:      27525     27095     29260     26953     28784     29387     33783     34759     32152     34589     27757     28635     25753     26960     24471     24636
dram[4]:      27194     27532     27897     27753     30295     29636     32456     32059     33480     34975     28731     28738     26688     26529     25466     24879
dram[5]:      27233     26374     28412     27051     28729     28984     33719     32580     32846     31908     28118     28126     25002     26049     25489     25227
dram[6]:      25706     26204     28484     27302     29785     29576     33468     33192     33463     32362     28345     29847     24727     27159     24710     24958
dram[7]:      26334     27131     27494     27680     29199     28821     32581     33842     32902     32483     30026     28878     26766     27228     23815     24466
dram[8]:      27010     27032     28471     28112     30580     31631     33540     34312     33473     33717     28837     29651     26102     27241     24640     24436
dram[9]:      27799     27045     28386     29331     29220     29119     33398     34292     33894     32931     28977     28843     25310     26787     24400     24348
dram[10]:      26313     26539     28480     28710     30660     31166     35358     34600     32055     33434     29325     28218     26280     24967     24510     25755
maximum mf latency per bank:
dram[0]:     230680    199148    199171    199113    260397    260353    260301    260430    260390    257229    199270    199219    199015    199277    199164    199143
dram[1]:     199203    199084    199104    199242    260257    255497    257323    260395    260382    257234    248804    199204    199193    198967    199175    199222
dram[2]:     199389    199220    213550    199504    260364    260332    257228    260326    256960    256889    199347    199336    199495    199274    199498    230279
dram[3]:     257915    199104    199339    199116    260385    255424    260405    260350    257053    256844    199211    198929    199157    208804    199235    199161
dram[4]:     199339    199414    240381    199116    255551    260415    260381    257114    257112    257201    199443    199280    199212    199192    199108    199188
dram[5]:     199433    198851    199111    199075    260297    260444    260424    260394    256531    256744    199336    199085    199409    199200    199106    199328
dram[6]:     199402    198962    199327    213540    260354    260441    260361    260398    256525    267067    199220    199308    199290    198936    199440    199365
dram[7]:     199166    199092    199022    199369    260340    255589    267107    257010    260343    260442    199172    248157    199151    199295    198839    257910
dram[8]:     199291    199180    199080    199148    260470    260298    260390    260400    260304    267132    199454    199395    199331    199524    248288    199303
dram[9]:     199127    199164    199200    199098    260426    260363    260429    260426    266891    260375    199416    199112    199150    199355    199425    199388
dram[10]:     199197    199394    199096    258751    260294    260286    260352    260346    260355    260345    199205    198980    199397    199135    199226    199393
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11240795 n_nop=11103592 n_act=11017 n_pre=11001 n_req=32010 n_rd=94508 n_write=20677 bw_util=0.02049
n_activity=464619 dram_eff=0.4958
bk0: 6064a 11130304i bk1: 5940a 11129993i bk2: 5736a 11138968i bk3: 5752a 11140621i bk4: 5956a 11129100i bk5: 5980a 11131394i bk6: 5712a 11139957i bk7: 5684a 11135489i bk8: 5376a 11134802i bk9: 5520a 11133858i bk10: 5524a 11132610i bk11: 5692a 11125238i bk12: 6420a 11121868i bk13: 6384a 11123913i bk14: 6264a 11125035i bk15: 6504a 11120841i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.498019
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11240795 n_nop=11104178 n_act=10952 n_pre=10936 n_req=31854 n_rd=94172 n_write=20557 bw_util=0.02041
n_activity=458368 dram_eff=0.5006
bk0: 6160a 11129592i bk1: 6048a 11126007i bk2: 5744a 11141564i bk3: 5756a 11131601i bk4: 5880a 11132875i bk5: 5824a 11132295i bk6: 5612a 11140649i bk7: 5708a 11134904i bk8: 5512a 11134448i bk9: 5448a 11129454i bk10: 5568a 11130446i bk11: 5776a 11124291i bk12: 6088a 11123112i bk13: 6296a 11121094i bk14: 6316a 11124772i bk15: 6436a 11120535i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.493311
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11240795 n_nop=11103880 n_act=10951 n_pre=10935 n_req=31923 n_rd=94564 n_write=20465 bw_util=0.02047
n_activity=465673 dram_eff=0.494
bk0: 6076a 11129736i bk1: 6000a 11128238i bk2: 5648a 11144270i bk3: 5796a 11135584i bk4: 5880a 11132789i bk5: 5836a 11127200i bk6: 5720a 11139468i bk7: 5796a 11135821i bk8: 5488a 11133456i bk9: 5444a 11137475i bk10: 5628a 11128263i bk11: 5720a 11132498i bk12: 6220a 11124012i bk13: 6520a 11118753i bk14: 6416a 11121188i bk15: 6376a 11120460i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.507896
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11240795 n_nop=11103626 n_act=11069 n_pre=11053 n_req=31965 n_rd=94516 n_write=20531 bw_util=0.02047
n_activity=468257 dram_eff=0.4914
bk0: 6124a 11128871i bk1: 5864a 11133613i bk2: 5868a 11140173i bk3: 5856a 11134117i bk4: 5924a 11133787i bk5: 5920a 11132031i bk6: 5612a 11138935i bk7: 5672a 11135690i bk8: 5540a 11131631i bk9: 5332a 11138196i bk10: 5852a 11127782i bk11: 5652a 11125526i bk12: 6372a 11121132i bk13: 6160a 11127081i bk14: 6428a 11119811i bk15: 6340a 11125296i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.497421
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11240795 n_nop=11102842 n_act=11135 n_pre=11119 n_req=32176 n_rd=94716 n_write=20983 bw_util=0.02059
n_activity=470103 dram_eff=0.4922
bk0: 6052a 11135518i bk1: 5908a 11132069i bk2: 5780a 11139398i bk3: 5996a 11138901i bk4: 5864a 11131800i bk5: 5872a 11130260i bk6: 5736a 11133673i bk7: 5700a 11124785i bk8: 5520a 11126700i bk9: 5412a 11134982i bk10: 5820a 11130109i bk11: 5684a 11128674i bk12: 6316a 11124932i bk13: 6236a 11121179i bk14: 6364a 11120073i bk15: 6456a 11119961i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.49794
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11240795 n_nop=11102649 n_act=11162 n_pre=11146 n_req=32255 n_rd=94820 n_write=21018 bw_util=0.02061
n_activity=470007 dram_eff=0.4929
bk0: 5980a 11131405i bk1: 5924a 11127993i bk2: 5752a 11136629i bk3: 5776a 11137007i bk4: 5884a 11134946i bk5: 5952a 11131559i bk6: 5732a 11137111i bk7: 5792a 11133526i bk8: 5632a 11131638i bk9: 5348a 11135888i bk10: 5744a 11134504i bk11: 5740a 11125291i bk12: 6324a 11121441i bk13: 6348a 11119751i bk14: 6360a 11118980i bk15: 6532a 11121300i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.492398
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11240795 n_nop=11101006 n_act=11273 n_pre=11257 n_req=32617 n_rd=96024 n_write=21235 bw_util=0.02086
n_activity=475375 dram_eff=0.4933
bk0: 6196a 11124729i bk1: 6192a 11126993i bk2: 5976a 11139696i bk3: 5948a 11133434i bk4: 5780a 11133838i bk5: 5772a 11132757i bk6: 5868a 11133023i bk7: 5956a 11134849i bk8: 5636a 11135317i bk9: 5636a 11132020i bk10: 5904a 11126161i bk11: 5760a 11130483i bk12: 6280a 11126042i bk13: 6244a 11127058i bk14: 6432a 11116889i bk15: 6444a 11120653i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.502551
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11240795 n_nop=11102742 n_act=11190 n_pre=11174 n_req=32157 n_rd=94756 n_write=20933 bw_util=0.02058
n_activity=465862 dram_eff=0.4967
bk0: 5924a 11128544i bk1: 6000a 11131916i bk2: 5860a 11139162i bk3: 5864a 11140375i bk4: 5916a 11133650i bk5: 5976a 11127485i bk6: 5716a 11137563i bk7: 5748a 11134887i bk8: 5584a 11132972i bk9: 5552a 11132185i bk10: 5668a 11128278i bk11: 5760a 11127693i bk12: 6132a 11126425i bk13: 6076a 11129628i bk14: 6536a 11120644i bk15: 6444a 11120829i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.493016
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11240795 n_nop=11103620 n_act=10971 n_pre=10955 n_req=32287 n_rd=94380 n_write=20869 bw_util=0.02051
n_activity=464409 dram_eff=0.4963
bk0: 6052a 11130531i bk1: 5992a 11132980i bk2: 5752a 11142788i bk3: 5880a 11136329i bk4: 5912a 11131847i bk5: 5680a 11132888i bk6: 5700a 11136283i bk7: 5752a 11134394i bk8: 5588a 11134298i bk9: 5472a 11134981i bk10: 5668a 11127925i bk11: 5624a 11126692i bk12: 6284a 11123895i bk13: 6248a 11123327i bk14: 6356a 11123444i bk15: 6420a 11119433i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.502019
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11240795 n_nop=11103445 n_act=11097 n_pre=11081 n_req=32042 n_rd=94428 n_write=20744 bw_util=0.02049
n_activity=465511 dram_eff=0.4948
bk0: 5988a 11133388i bk1: 5904a 11130599i bk2: 5692a 11139450i bk3: 5532a 11144737i bk4: 5976a 11128759i bk5: 5912a 11134047i bk6: 5848a 11134481i bk7: 5728a 11133354i bk8: 5468a 11135107i bk9: 5596a 11135370i bk10: 5768a 11124974i bk11: 5556a 11133391i bk12: 6316a 11123223i bk13: 6328a 11120969i bk14: 6476a 11123448i bk15: 6340a 11123669i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.500604
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11240795 n_nop=11104236 n_act=10939 n_pre=10923 n_req=31873 n_rd=94164 n_write=20533 bw_util=0.02041
n_activity=463080 dram_eff=0.4954
bk0: 5988a 11131976i bk1: 6072a 11132362i bk2: 5764a 11134484i bk3: 5832a 11137711i bk4: 5736a 11136497i bk5: 5712a 11132895i bk6: 5732a 11139815i bk7: 5616a 11132976i bk8: 5584a 11131957i bk9: 5552a 11127875i bk10: 5704a 11130385i bk11: 5592a 11126681i bk12: 6216a 11122926i bk13: 6308a 11116553i bk14: 6412a 11119823i bk15: 6344a 11120660i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.504317

========= L2 cache stats =========
L2_cache_bank[0]: Access = 210055, Miss = 11763, Miss_rate = 0.056, Pending_hits = 1863, Reservation_fails = 9
L2_cache_bank[1]: Access = 211439, Miss = 11864, Miss_rate = 0.056, Pending_hits = 1854, Reservation_fails = 7
L2_cache_bank[2]: Access = 210583, Miss = 11720, Miss_rate = 0.056, Pending_hits = 1850, Reservation_fails = 9
L2_cache_bank[3]: Access = 211052, Miss = 11823, Miss_rate = 0.056, Pending_hits = 1860, Reservation_fails = 14
L2_cache_bank[4]: Access = 210660, Miss = 11769, Miss_rate = 0.056, Pending_hits = 1859, Reservation_fails = 11
L2_cache_bank[5]: Access = 211508, Miss = 11872, Miss_rate = 0.056, Pending_hits = 1837, Reservation_fails = 8
L2_cache_bank[6]: Access = 211812, Miss = 11930, Miss_rate = 0.056, Pending_hits = 1862, Reservation_fails = 16
L2_cache_bank[7]: Access = 210419, Miss = 11699, Miss_rate = 0.056, Pending_hits = 1803, Reservation_fails = 7
L2_cache_bank[8]: Access = 211444, Miss = 11863, Miss_rate = 0.056, Pending_hits = 1897, Reservation_fails = 11
L2_cache_bank[9]: Access = 211073, Miss = 11816, Miss_rate = 0.056, Pending_hits = 1831, Reservation_fails = 13
L2_cache_bank[10]: Access = 211384, Miss = 11852, Miss_rate = 0.056, Pending_hits = 1867, Reservation_fails = 14
L2_cache_bank[11]: Access = 211175, Miss = 11853, Miss_rate = 0.056, Pending_hits = 1884, Reservation_fails = 5
L2_cache_bank[12]: Access = 211585, Miss = 12018, Miss_rate = 0.057, Pending_hits = 1927, Reservation_fails = 14
L2_cache_bank[13]: Access = 211988, Miss = 11988, Miss_rate = 0.057, Pending_hits = 1842, Reservation_fails = 11
L2_cache_bank[14]: Access = 211059, Miss = 11834, Miss_rate = 0.056, Pending_hits = 1804, Reservation_fails = 15
L2_cache_bank[15]: Access = 211734, Miss = 11855, Miss_rate = 0.056, Pending_hits = 1798, Reservation_fails = 15
L2_cache_bank[16]: Access = 245750, Miss = 11828, Miss_rate = 0.048, Pending_hits = 2162, Reservation_fails = 1
L2_cache_bank[17]: Access = 210842, Miss = 11767, Miss_rate = 0.056, Pending_hits = 1802, Reservation_fails = 8
L2_cache_bank[18]: Access = 209670, Miss = 11883, Miss_rate = 0.057, Pending_hits = 1858, Reservation_fails = 13
L2_cache_bank[19]: Access = 209380, Miss = 11724, Miss_rate = 0.056, Pending_hits = 1798, Reservation_fails = 13
L2_cache_bank[20]: Access = 209183, Miss = 11784, Miss_rate = 0.056, Pending_hits = 1835, Reservation_fails = 19
L2_cache_bank[21]: Access = 210121, Miss = 11757, Miss_rate = 0.056, Pending_hits = 1774, Reservation_fails = 4
L2_total_cache_accesses = 4673916
L2_total_cache_misses = 260262
L2_total_cache_miss_rate = 0.0557
L2_total_cache_pending_hits = 40867
L2_total_cache_reservation_fails = 237
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3249944
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 35743
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 217545
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1122802
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4976
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 42710
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 236
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3503232
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170488
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.047
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=10241168
icnt_total_pkts_simt_to_mem=5844673
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.92981
	minimum = 6
	maximum = 51
Network latency average = 8.75401
	minimum = 6
	maximum = 48
Slowest packet = 9332070
Flit latency average = 8.63301
	minimum = 6
	maximum = 47
Slowest flit = 16082331
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0513093
	minimum = 0.0452119 (at node 0)
	maximum = 0.0583987 (at node 28)
Accepted packet rate average = 0.0513093
	minimum = 0.0452119 (at node 0)
	maximum = 0.0583987 (at node 28)
Injected flit rate average = 0.0769639
	minimum = 0.0452119 (at node 0)
	maximum = 0.116797 (at node 28)
Accepted flit rate average= 0.0769639
	minimum = 0.0577708 (at node 45)
	maximum = 0.0954474 (at node 5)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 31.1705 (22 samples)
	minimum = 6 (22 samples)
	maximum = 438.364 (22 samples)
Network latency average = 19.5192 (22 samples)
	minimum = 6 (22 samples)
	maximum = 333.136 (22 samples)
Flit latency average = 20.3237 (22 samples)
	minimum = 6 (22 samples)
	maximum = 332.455 (22 samples)
Fragmentation average = 0.00561043 (22 samples)
	minimum = 0 (22 samples)
	maximum = 111.773 (22 samples)
Injected packet rate average = 0.0317732 (22 samples)
	minimum = 0.0264265 (22 samples)
	maximum = 0.0996576 (22 samples)
Accepted packet rate average = 0.0317732 (22 samples)
	minimum = 0.0264265 (22 samples)
	maximum = 0.0996576 (22 samples)
Injected flit rate average = 0.0488206 (22 samples)
	minimum = 0.0329755 (22 samples)
	maximum = 0.125744 (22 samples)
Accepted flit rate average = 0.0488206 (22 samples)
	minimum = 0.035813 (22 samples)
	maximum = 0.186068 (22 samples)
Injected packet size average = 1.53653 (22 samples)
Accepted packet size average = 1.53653 (22 samples)
Hops average = 1 (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 38 min, 37 sec (9517 sec)
gpgpu_simulation_rate = 14212 (inst/sec)
gpgpu_simulation_rate = 1155 (cycle/sec)
Kernel Executed 11 times
Result stored in result.txt
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 170101 Tlb_hit: 163170 Tlb_miss: 6931 Tlb_hit_rate: 0.959254
Shader1: Tlb_access: 165596 Tlb_hit: 158628 Tlb_miss: 6968 Tlb_hit_rate: 0.957922
Shader2: Tlb_access: 169111 Tlb_hit: 162055 Tlb_miss: 7056 Tlb_hit_rate: 0.958276
Shader3: Tlb_access: 167494 Tlb_hit: 160620 Tlb_miss: 6874 Tlb_hit_rate: 0.958960
Shader4: Tlb_access: 164873 Tlb_hit: 157933 Tlb_miss: 6940 Tlb_hit_rate: 0.957907
Shader5: Tlb_access: 162967 Tlb_hit: 156043 Tlb_miss: 6924 Tlb_hit_rate: 0.957513
Shader6: Tlb_access: 166454 Tlb_hit: 159453 Tlb_miss: 7001 Tlb_hit_rate: 0.957940
Shader7: Tlb_access: 163102 Tlb_hit: 156351 Tlb_miss: 6751 Tlb_hit_rate: 0.958609
Shader8: Tlb_access: 167456 Tlb_hit: 160615 Tlb_miss: 6841 Tlb_hit_rate: 0.959147
Shader9: Tlb_access: 167279 Tlb_hit: 160332 Tlb_miss: 6947 Tlb_hit_rate: 0.958471
Shader10: Tlb_access: 169471 Tlb_hit: 162529 Tlb_miss: 6942 Tlb_hit_rate: 0.959037
Shader11: Tlb_access: 168002 Tlb_hit: 160956 Tlb_miss: 7046 Tlb_hit_rate: 0.958060
Shader12: Tlb_access: 168129 Tlb_hit: 161202 Tlb_miss: 6927 Tlb_hit_rate: 0.958799
Shader13: Tlb_access: 168338 Tlb_hit: 161323 Tlb_miss: 7015 Tlb_hit_rate: 0.958328
Shader14: Tlb_access: 167868 Tlb_hit: 160959 Tlb_miss: 6909 Tlb_hit_rate: 0.958843
Shader15: Tlb_access: 163728 Tlb_hit: 156824 Tlb_miss: 6904 Tlb_hit_rate: 0.957833
Shader16: Tlb_access: 161836 Tlb_hit: 155153 Tlb_miss: 6683 Tlb_hit_rate: 0.958705
Shader17: Tlb_access: 166602 Tlb_hit: 159752 Tlb_miss: 6850 Tlb_hit_rate: 0.958884
Shader18: Tlb_access: 161920 Tlb_hit: 155069 Tlb_miss: 6851 Tlb_hit_rate: 0.957689
Shader19: Tlb_access: 164318 Tlb_hit: 157481 Tlb_miss: 6837 Tlb_hit_rate: 0.958392
Shader20: Tlb_access: 163017 Tlb_hit: 156094 Tlb_miss: 6923 Tlb_hit_rate: 0.957532
Shader21: Tlb_access: 162632 Tlb_hit: 155819 Tlb_miss: 6813 Tlb_hit_rate: 0.958108
Shader22: Tlb_access: 163397 Tlb_hit: 156678 Tlb_miss: 6719 Tlb_hit_rate: 0.958879
Shader23: Tlb_access: 163019 Tlb_hit: 156190 Tlb_miss: 6829 Tlb_hit_rate: 0.958109
Shader24: Tlb_access: 161278 Tlb_hit: 154440 Tlb_miss: 6838 Tlb_hit_rate: 0.957601
Shader25: Tlb_access: 164796 Tlb_hit: 157750 Tlb_miss: 7046 Tlb_hit_rate: 0.957244
Shader26: Tlb_access: 168255 Tlb_hit: 161259 Tlb_miss: 6996 Tlb_hit_rate: 0.958420
Shader27: Tlb_access: 168132 Tlb_hit: 161217 Tlb_miss: 6915 Tlb_hit_rate: 0.958872
Tlb_tot_access: 4639171 Tlb_tot_hit: 4445895, Tlb_tot_miss: 193276, Tlb_tot_hit_rate: 0.958338
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 922 Tlb_invalidate: 782 Tlb_evict: 0 Tlb_page_evict: 782
Shader1: Tlb_validate: 923 Tlb_invalidate: 785 Tlb_evict: 0 Tlb_page_evict: 785
Shader2: Tlb_validate: 932 Tlb_invalidate: 790 Tlb_evict: 0 Tlb_page_evict: 790
Shader3: Tlb_validate: 921 Tlb_invalidate: 780 Tlb_evict: 0 Tlb_page_evict: 780
Shader4: Tlb_validate: 926 Tlb_invalidate: 789 Tlb_evict: 0 Tlb_page_evict: 789
Shader5: Tlb_validate: 917 Tlb_invalidate: 775 Tlb_evict: 0 Tlb_page_evict: 775
Shader6: Tlb_validate: 920 Tlb_invalidate: 779 Tlb_evict: 0 Tlb_page_evict: 779
Shader7: Tlb_validate: 920 Tlb_invalidate: 779 Tlb_evict: 0 Tlb_page_evict: 779
Shader8: Tlb_validate: 926 Tlb_invalidate: 777 Tlb_evict: 0 Tlb_page_evict: 777
Shader9: Tlb_validate: 929 Tlb_invalidate: 781 Tlb_evict: 0 Tlb_page_evict: 781
Shader10: Tlb_validate: 929 Tlb_invalidate: 786 Tlb_evict: 0 Tlb_page_evict: 786
Shader11: Tlb_validate: 922 Tlb_invalidate: 779 Tlb_evict: 0 Tlb_page_evict: 779
Shader12: Tlb_validate: 929 Tlb_invalidate: 783 Tlb_evict: 0 Tlb_page_evict: 783
Shader13: Tlb_validate: 928 Tlb_invalidate: 787 Tlb_evict: 0 Tlb_page_evict: 787
Shader14: Tlb_validate: 926 Tlb_invalidate: 784 Tlb_evict: 0 Tlb_page_evict: 784
Shader15: Tlb_validate: 934 Tlb_invalidate: 786 Tlb_evict: 0 Tlb_page_evict: 786
Shader16: Tlb_validate: 910 Tlb_invalidate: 766 Tlb_evict: 0 Tlb_page_evict: 766
Shader17: Tlb_validate: 929 Tlb_invalidate: 785 Tlb_evict: 0 Tlb_page_evict: 785
Shader18: Tlb_validate: 934 Tlb_invalidate: 789 Tlb_evict: 0 Tlb_page_evict: 789
Shader19: Tlb_validate: 915 Tlb_invalidate: 776 Tlb_evict: 0 Tlb_page_evict: 776
Shader20: Tlb_validate: 917 Tlb_invalidate: 781 Tlb_evict: 0 Tlb_page_evict: 781
Shader21: Tlb_validate: 925 Tlb_invalidate: 785 Tlb_evict: 0 Tlb_page_evict: 785
Shader22: Tlb_validate: 919 Tlb_invalidate: 780 Tlb_evict: 0 Tlb_page_evict: 780
Shader23: Tlb_validate: 935 Tlb_invalidate: 790 Tlb_evict: 0 Tlb_page_evict: 790
Shader24: Tlb_validate: 907 Tlb_invalidate: 769 Tlb_evict: 0 Tlb_page_evict: 769
Shader25: Tlb_validate: 922 Tlb_invalidate: 778 Tlb_evict: 0 Tlb_page_evict: 778
Shader26: Tlb_validate: 914 Tlb_invalidate: 777 Tlb_evict: 0 Tlb_page_evict: 777
Shader27: Tlb_validate: 933 Tlb_invalidate: 793 Tlb_evict: 0 Tlb_page_evict: 793
Tlb_tot_valiate: 25864 Tlb_invalidate: 21891, Tlb_tot_evict: 0, Tlb_tot_evict page: 21891
========================================TLB statistics(thrashing)==============================
Shader0: Page: 787009 Trashed: 1 | Page: 787010 Trashed: 1 | Page: 787012 Trashed: 1 | Page: 787014 Trashed: 1 | Page: 787016 Trashed: 1 | Page: 787017 Trashed: 1 | Page: 787019 Trashed: 1 | Page: 787021 Trashed: 1 | Page: 787022 Trashed: 1 | Page: 787142 Trashed: 1 | Page: 787143 Trashed: 1 | Page: 787144 Trashed: 1 | Page: 787145 Trashed: 1 | Page: 787226 Trashed: 1 | Page: 787227 Trashed: 1 | Page: 787228 Trashed: 1 | Page: 787229 Trashed: 1 | Page: 787310 Trashed: 1 | Page: 787311 Trashed: 1 | Page: 787312 Trashed: 1 | Page: 787313 Trashed: 1 | Page: 787394 Trashed: 1 | Page: 787395 Trashed: 1 | Page: 787396 Trashed: 1 | Page: 787397 Trashed: 1 | Page: 787478 Trashed: 1 | Page: 787479 Trashed: 1 | Page: 787480 Trashed: 1 | Page: 787481 Trashed: 1 | Page: 787563 Trashed: 1 | Page: 787564 Trashed: 1 | Page: 787565 Trashed: 1 | Page: 787606 Trashed: 1 | Page: 787647 Trashed: 1 | Page: 787648 Trashed: 1 | Page: 787649 Trashed: 1 | Page: 787690 Trashed: 1 | Page: 787731 Trashed: 1 | Page: 787732 Trashed: 1 | Page: 787733 Trashed: 1 | Page: 787734 Trashed: 1 | Page: 787774 Trashed: 1 | Page: 787815 Trashed: 1 | Page: 787816 Trashed: 1 | Page: 787817 Trashed: 1 | Page: 787818 Trashed: 1 | Page: 787899 Trashed: 1 | Page: 787900 Trashed: 1 | Page: 787901 Trashed: 1 | Page: 787955 Trashed: 1 | Page: 787983 Trashed: 1 | Page: 787984 Trashed: 1 | Page: 787985 Trashed: 1 | Page: 787986 Trashed: 1 | Page: 788066 Trashed: 1 | Page: 788067 Trashed: 1 | Page: 788068 Trashed: 1 | Page: 788069 Trashed: 1 | Page: 788150 Trashed: 1 | Page: 788151 Trashed: 1 | Page: 788152 Trashed: 1 | Page: 788153 Trashed: 1 | Page: 788234 Trashed: 1 | Page: 788235 Trashed: 1 | Page: 788236 Trashed: 1 | Page: 788237 Trashed: 1 | Page: 788318 Trashed: 1 | Page: 788319 Trashed: 1 | Page: 788320 Trashed: 1 | Page: 788321 Trashed: 1 | Page: 788402 Trashed: 1 | Page: 788403 Trashed: 1 | Page: 788404 Trashed: 1 | Page: 788405 Trashed: 1 | Page: 788486 Trashed: 1 | Page: 788487 Trashed: 1 | Page: 788488 Trashed: 1 | Page: 788489 Trashed: 1 | Page: 788570 Trashed: 1 | Page: 788571 Trashed: 1 | Page: 788572 Trashed: 1 | Page: 788573 Trashed: 1 | Page: 788653 Trashed: 1 | Page: 788654 Trashed: 1 | Page: 788655 Trashed: 1 | Page: 788656 Trashed: 1 | Total 86
Shader1: Page: 787009 Trashed: 1 | Page: 787010 Trashed: 1 | Page: 787012 Trashed: 1 | Page: 787014 Trashed: 1 | Page: 787016 Trashed: 1 | Page: 787017 Trashed: 1 | Page: 787019 Trashed: 1 | Page: 787021 Trashed: 1 | Page: 787022 Trashed: 1 | Page: 787145 Trashed: 1 | Page: 787146 Trashed: 1 | Page: 787147 Trashed: 1 | Page: 787148 Trashed: 1 | Page: 787229 Trashed: 1 | Page: 787230 Trashed: 1 | Page: 787231 Trashed: 1 | Page: 787232 Trashed: 1 | Page: 787313 Trashed: 1 | Page: 787314 Trashed: 1 | Page: 787315 Trashed: 1 | Page: 787316 Trashed: 1 | Page: 787397 Trashed: 1 | Page: 787398 Trashed: 1 | Page: 787399 Trashed: 1 | Page: 787400 Trashed: 1 | Page: 787481 Trashed: 1 | Page: 787482 Trashed: 2 | Page: 787483 Trashed: 1 | Page: 787484 Trashed: 1 | Page: 787525 Trashed: 1 | Page: 787566 Trashed: 1 | Page: 787567 Trashed: 1 | Page: 787568 Trashed: 1 | Page: 787608 Trashed: 1 | Page: 787650 Trashed: 1 | Page: 787651 Trashed: 1 | Page: 787652 Trashed: 1 | Page: 787734 Trashed: 1 | Page: 787735 Trashed: 1 | Page: 787736 Trashed: 1 | Page: 787737 Trashed: 1 | Page: 787779 Trashed: 1 | Page: 787818 Trashed: 1 | Page: 787819 Trashed: 1 | Page: 787820 Trashed: 1 | Page: 787821 Trashed: 1 | Page: 787902 Trashed: 1 | Page: 787903 Trashed: 1 | Page: 787904 Trashed: 1 | Page: 787986 Trashed: 1 | Page: 787987 Trashed: 1 | Page: 787988 Trashed: 1 | Page: 788070 Trashed: 1 | Page: 788071 Trashed: 1 | Page: 788072 Trashed: 1 | Page: 788154 Trashed: 1 | Page: 788155 Trashed: 1 | Page: 788156 Trashed: 1 | Page: 788237 Trashed: 1 | Page: 788238 Trashed: 1 | Page: 788239 Trashed: 1 | Page: 788240 Trashed: 1 | Page: 788255 Trashed: 1 | Page: 788321 Trashed: 1 | Page: 788322 Trashed: 1 | Page: 788323 Trashed: 1 | Page: 788324 Trashed: 1 | Page: 788405 Trashed: 1 | Page: 788406 Trashed: 1 | Page: 788407 Trashed: 1 | Page: 788408 Trashed: 1 | Page: 788489 Trashed: 1 | Page: 788490 Trashed: 1 | Page: 788491 Trashed: 1 | Page: 788492 Trashed: 1 | Page: 788573 Trashed: 1 | Page: 788574 Trashed: 1 | Page: 788575 Trashed: 1 | Page: 788576 Trashed: 1 | Page: 788656 Trashed: 1 | Page: 788657 Trashed: 1 | Page: 788658 Trashed: 1 | Page: 788659 Trashed: 1 | Total 84
Shader2: Page: 787009 Trashed: 1 | Page: 787011 Trashed: 1 | Page: 787012 Trashed: 1 | Page: 787014 Trashed: 1 | Page: 787016 Trashed: 1 | Page: 787018 Trashed: 1 | Page: 787019 Trashed: 1 | Page: 787021 Trashed: 1 | Page: 787022 Trashed: 1 | Page: 787023 Trashed: 1 | Page: 787148 Trashed: 1 | Page: 787149 Trashed: 1 | Page: 787150 Trashed: 1 | Page: 787151 Trashed: 1 | Page: 787191 Trashed: 1 | Page: 787232 Trashed: 1 | Page: 787233 Trashed: 1 | Page: 787234 Trashed: 1 | Page: 787235 Trashed: 1 | Page: 787316 Trashed: 1 | Page: 787317 Trashed: 1 | Page: 787318 Trashed: 1 | Page: 787319 Trashed: 1 | Page: 787400 Trashed: 1 | Page: 787401 Trashed: 1 | Page: 787402 Trashed: 1 | Page: 787403 Trashed: 1 | Page: 787484 Trashed: 1 | Page: 787485 Trashed: 1 | Page: 787486 Trashed: 1 | Page: 787487 Trashed: 1 | Page: 787569 Trashed: 1 | Page: 787570 Trashed: 1 | Page: 787571 Trashed: 1 | Page: 787572 Trashed: 1 | Page: 787611 Trashed: 1 | Page: 787612 Trashed: 1 | Page: 787653 Trashed: 1 | Page: 787654 Trashed: 1 | Page: 787655 Trashed: 1 | Page: 787695 Trashed: 1 | Page: 787737 Trashed: 1 | Page: 787738 Trashed: 1 | Page: 787739 Trashed: 1 | Page: 787740 Trashed: 1 | Page: 787779 Trashed: 1 | Page: 787780 Trashed: 1 | Page: 787781 Trashed: 1 | Page: 787821 Trashed: 1 | Page: 787822 Trashed: 1 | Page: 787823 Trashed: 1 | Page: 787824 Trashed: 1 | Page: 787904 Trashed: 1 | Page: 787905 Trashed: 1 | Page: 787906 Trashed: 1 | Page: 787907 Trashed: 1 | Page: 787961 Trashed: 1 | Page: 787989 Trashed: 1 | Page: 787990 Trashed: 1 | Page: 787991 Trashed: 1 | Page: 787992 Trashed: 1 | Page: 788072 Trashed: 1 | Page: 788073 Trashed: 1 | Page: 788074 Trashed: 1 | Page: 788075 Trashed: 1 | Page: 788156 Trashed: 1 | Page: 788157 Trashed: 1 | Page: 788158 Trashed: 1 | Page: 788159 Trashed: 1 | Page: 788240 Trashed: 1 | Page: 788241 Trashed: 1 | Page: 788242 Trashed: 1 | Page: 788243 Trashed: 1 | Page: 788324 Trashed: 1 | Page: 788325 Trashed: 1 | Page: 788326 Trashed: 1 | Page: 788327 Trashed: 1 | Page: 788408 Trashed: 1 | Page: 788409 Trashed: 1 | Page: 788410 Trashed: 1 | Page: 788411 Trashed: 1 | Page: 788492 Trashed: 1 | Page: 788493 Trashed: 1 | Page: 788494 Trashed: 1 | Page: 788495 Trashed: 1 | Page: 788576 Trashed: 1 | Page: 788577 Trashed: 1 | Page: 788578 Trashed: 1 | Page: 788579 Trashed: 1 | Page: 788659 Trashed: 1 | Page: 788660 Trashed: 1 | Page: 788661 Trashed: 1 | Page: 788662 Trashed: 1 | Total 93
Shader3: Page: 787009 Trashed: 1 | Page: 787011 Trashed: 1 | Page: 787013 Trashed: 1 | Page: 787014 Trashed: 1 | Page: 787016 Trashed: 1 | Page: 787018 Trashed: 1 | Page: 787020 Trashed: 1 | Page: 787021 Trashed: 1 | Page: 787022 Trashed: 1 | Page: 787151 Trashed: 1 | Page: 787152 Trashed: 1 | Page: 787153 Trashed: 1 | Page: 787154 Trashed: 1 | Page: 787235 Trashed: 1 | Page: 787236 Trashed: 1 | Page: 787237 Trashed: 1 | Page: 787238 Trashed: 1 | Page: 787319 Trashed: 1 | Page: 787320 Trashed: 1 | Page: 787321 Trashed: 1 | Page: 787322 Trashed: 1 | Page: 787403 Trashed: 1 | Page: 787404 Trashed: 1 | Page: 787405 Trashed: 1 | Page: 787406 Trashed: 1 | Page: 787421 Trashed: 1 | Page: 787487 Trashed: 1 | Page: 787488 Trashed: 1 | Page: 787489 Trashed: 1 | Page: 787490 Trashed: 1 | Page: 787572 Trashed: 1 | Page: 787573 Trashed: 1 | Page: 787574 Trashed: 1 | Page: 787575 Trashed: 1 | Page: 787614 Trashed: 1 | Page: 787615 Trashed: 1 | Page: 787656 Trashed: 1 | Page: 787657 Trashed: 1 | Page: 787658 Trashed: 1 | Page: 787698 Trashed: 1 | Page: 787700 Trashed: 1 | Page: 787740 Trashed: 1 | Page: 787741 Trashed: 1 | Page: 787742 Trashed: 1 | Page: 787743 Trashed: 1 | Page: 787783 Trashed: 1 | Page: 787824 Trashed: 1 | Page: 787825 Trashed: 1 | Page: 787826 Trashed: 1 | Page: 787827 Trashed: 1 | Page: 787907 Trashed: 1 | Page: 787908 Trashed: 1 | Page: 787909 Trashed: 1 | Page: 787910 Trashed: 1 | Page: 787992 Trashed: 1 | Page: 787993 Trashed: 1 | Page: 787994 Trashed: 1 | Page: 787995 Trashed: 1 | Page: 788076 Trashed: 1 | Page: 788077 Trashed: 1 | Page: 788078 Trashed: 1 | Page: 788159 Trashed: 1 | Page: 788160 Trashed: 1 | Page: 788161 Trashed: 1 | Page: 788162 Trashed: 1 | Page: 788243 Trashed: 1 | Page: 788244 Trashed: 1 | Page: 788245 Trashed: 1 | Page: 788246 Trashed: 1 | Page: 788327 Trashed: 1 | Page: 788328 Trashed: 1 | Page: 788329 Trashed: 1 | Page: 788330 Trashed: 1 | Page: 788411 Trashed: 1 | Page: 788412 Trashed: 1 | Page: 788413 Trashed: 1 | Page: 788414 Trashed: 1 | Page: 788432 Trashed: 1 | Page: 788495 Trashed: 1 | Page: 788496 Trashed: 1 | Page: 788497 Trashed: 1 | Page: 788498 Trashed: 1 | Page: 788579 Trashed: 1 | Page: 788580 Trashed: 1 | Page: 788581 Trashed: 1 | Page: 788582 Trashed: 1 | Page: 788662 Trashed: 1 | Page: 788663 Trashed: 1 | Page: 788664 Trashed: 1 | Page: 788665 Trashed: 1 | Total 90
Shader4: Page: 787009 Trashed: 1 | Page: 787011 Trashed: 1 | Page: 787013 Trashed: 1 | Page: 787014 Trashed: 1 | Page: 787016 Trashed: 1 | Page: 787018 Trashed: 1 | Page: 787020 Trashed: 1 | Page: 787021 Trashed: 1 | Page: 787154 Trashed: 1 | Page: 787155 Trashed: 1 | Page: 787156 Trashed: 1 | Page: 787157 Trashed: 1 | Page: 787238 Trashed: 1 | Page: 787239 Trashed: 1 | Page: 787240 Trashed: 1 | Page: 787241 Trashed: 1 | Page: 787322 Trashed: 1 | Page: 787323 Trashed: 1 | Page: 787324 Trashed: 1 | Page: 787325 Trashed: 1 | Page: 787406 Trashed: 1 | Page: 787407 Trashed: 1 | Page: 787408 Trashed: 1 | Page: 787409 Trashed: 1 | Page: 787490 Trashed: 1 | Page: 787491 Trashed: 1 | Page: 787492 Trashed: 1 | Page: 787493 Trashed: 1 | Page: 787534 Trashed: 1 | Page: 787575 Trashed: 1 | Page: 787576 Trashed: 1 | Page: 787577 Trashed: 1 | Page: 787618 Trashed: 1 | Page: 787658 Trashed: 1 | Page: 787659 Trashed: 1 | Page: 787660 Trashed: 1 | Page: 787661 Trashed: 1 | Page: 787662 Trashed: 1 | Page: 787702 Trashed: 1 | Page: 787743 Trashed: 1 | Page: 787744 Trashed: 1 | Page: 787745 Trashed: 1 | Page: 787746 Trashed: 1 | Page: 787785 Trashed: 1 | Page: 787786 Trashed: 1 | Page: 787787 Trashed: 1 | Page: 787827 Trashed: 1 | Page: 787828 Trashed: 1 | Page: 787829 Trashed: 1 | Page: 787830 Trashed: 1 | Page: 787911 Trashed: 1 | Page: 787912 Trashed: 1 | Page: 787913 Trashed: 1 | Page: 787995 Trashed: 1 | Page: 787996 Trashed: 1 | Page: 787997 Trashed: 1 | Page: 788078 Trashed: 1 | Page: 788079 Trashed: 1 | Page: 788080 Trashed: 1 | Page: 788081 Trashed: 1 | Page: 788162 Trashed: 1 | Page: 788163 Trashed: 1 | Page: 788164 Trashed: 1 | Page: 788165 Trashed: 1 | Page: 788246 Trashed: 1 | Page: 788247 Trashed: 1 | Page: 788248 Trashed: 1 | Page: 788249 Trashed: 1 | Page: 788267 Trashed: 1 | Page: 788330 Trashed: 1 | Page: 788331 Trashed: 1 | Page: 788332 Trashed: 1 | Page: 788333 Trashed: 1 | Page: 788414 Trashed: 1 | Page: 788415 Trashed: 1 | Page: 788416 Trashed: 1 | Page: 788417 Trashed: 1 | Page: 788498 Trashed: 1 | Page: 788499 Trashed: 1 | Page: 788500 Trashed: 1 | Page: 788501 Trashed: 1 | Page: 788582 Trashed: 1 | Page: 788583 Trashed: 1 | Page: 788584 Trashed: 1 | Page: 788585 Trashed: 1 | Page: 788636 Trashed: 1 | Page: 788637 Trashed: 1 | Page: 788665 Trashed: 1 | Page: 788666 Trashed: 1 | Page: 788667 Trashed: 1 | Total 90
Shader5: Page: 787009 Trashed: 1 | Page: 787011 Trashed: 1 | Page: 787013 Trashed: 1 | Page: 787014 Trashed: 1 | Page: 787016 Trashed: 1 | Page: 787018 Trashed: 1 | Page: 787020 Trashed: 1 | Page: 787021 Trashed: 1 | Page: 787023 Trashed: 1 | Page: 787157 Trashed: 1 | Page: 787158 Trashed: 1 | Page: 787159 Trashed: 1 | Page: 787160 Trashed: 1 | Page: 787241 Trashed: 1 | Page: 787242 Trashed: 1 | Page: 787243 Trashed: 1 | Page: 787244 Trashed: 1 | Page: 787325 Trashed: 1 | Page: 787326 Trashed: 1 | Page: 787327 Trashed: 1 | Page: 787328 Trashed: 1 | Page: 787409 Trashed: 1 | Page: 787410 Trashed: 1 | Page: 787411 Trashed: 1 | Page: 787412 Trashed: 1 | Page: 787493 Trashed: 1 | Page: 787494 Trashed: 1 | Page: 787495 Trashed: 1 | Page: 787496 Trashed: 1 | Page: 787536 Trashed: 1 | Page: 787537 Trashed: 1 | Page: 787578 Trashed: 1 | Page: 787579 Trashed: 1 | Page: 787580 Trashed: 1 | Page: 787662 Trashed: 1 | Page: 787663 Trashed: 1 | Page: 787664 Trashed: 1 | Page: 787665 Trashed: 1 | Page: 787707 Trashed: 1 | Page: 787746 Trashed: 1 | Page: 787747 Trashed: 1 | Page: 787748 Trashed: 1 | Page: 787749 Trashed: 1 | Page: 787830 Trashed: 1 | Page: 787831 Trashed: 1 | Page: 787832 Trashed: 1 | Page: 787833 Trashed: 1 | Page: 787875 Trashed: 1 | Page: 787913 Trashed: 1 | Page: 787914 Trashed: 1 | Page: 787915 Trashed: 1 | Page: 787916 Trashed: 1 | Page: 787998 Trashed: 1 | Page: 787999 Trashed: 1 | Page: 788000 Trashed: 1 | Page: 788001 Trashed: 1 | Page: 788081 Trashed: 1 | Page: 788082 Trashed: 1 | Page: 788083 Trashed: 1 | Page: 788084 Trashed: 1 | Page: 788165 Trashed: 1 | Page: 788166 Trashed: 1 | Page: 788167 Trashed: 1 | Page: 788168 Trashed: 1 | Page: 788249 Trashed: 1 | Page: 788250 Trashed: 1 | Page: 788251 Trashed: 1 | Page: 788252 Trashed: 1 | Page: 788333 Trashed: 1 | Page: 788334 Trashed: 1 | Page: 788335 Trashed: 1 | Page: 788336 Trashed: 1 | Page: 788417 Trashed: 1 | Page: 788418 Trashed: 1 | Page: 788419 Trashed: 1 | Page: 788420 Trashed: 1 | Page: 788438 Trashed: 1 | Page: 788501 Trashed: 1 | Page: 788502 Trashed: 1 | Page: 788503 Trashed: 1 | Page: 788504 Trashed: 1 | Page: 788585 Trashed: 1 | Page: 788586 Trashed: 1 | Page: 788587 Trashed: 1 | Page: 788588 Trashed: 1 | Total 85
Shader6: Page: 787008 Trashed: 1 | Page: 787009 Trashed: 1 | Page: 787011 Trashed: 1 | Page: 787013 Trashed: 1 | Page: 787015 Trashed: 1 | Page: 787016 Trashed: 1 | Page: 787018 Trashed: 1 | Page: 787020 Trashed: 1 | Page: 787022 Trashed: 1 | Page: 787160 Trashed: 1 | Page: 787161 Trashed: 1 | Page: 787162 Trashed: 1 | Page: 787163 Trashed: 1 | Page: 787244 Trashed: 1 | Page: 787245 Trashed: 1 | Page: 787246 Trashed: 1 | Page: 787247 Trashed: 1 | Page: 787328 Trashed: 1 | Page: 787329 Trashed: 1 | Page: 787330 Trashed: 1 | Page: 787331 Trashed: 1 | Page: 787412 Trashed: 1 | Page: 787413 Trashed: 1 | Page: 787414 Trashed: 1 | Page: 787415 Trashed: 1 | Page: 787496 Trashed: 1 | Page: 787497 Trashed: 1 | Page: 787498 Trashed: 1 | Page: 787499 Trashed: 1 | Page: 787538 Trashed: 1 | Page: 787581 Trashed: 1 | Page: 787582 Trashed: 1 | Page: 787583 Trashed: 1 | Page: 787584 Trashed: 1 | Page: 787624 Trashed: 1 | Page: 787665 Trashed: 1 | Page: 787666 Trashed: 1 | Page: 787667 Trashed: 2 | Page: 787668 Trashed: 1 | Page: 787708 Trashed: 1 | Page: 787709 Trashed: 1 | Page: 787749 Trashed: 1 | Page: 787750 Trashed: 1 | Page: 787751 Trashed: 1 | Page: 787752 Trashed: 1 | Page: 787792 Trashed: 1 | Page: 787793 Trashed: 1 | Page: 787805 Trashed: 1 | Page: 787833 Trashed: 1 | Page: 787834 Trashed: 1 | Page: 787835 Trashed: 1 | Page: 787836 Trashed: 1 | Page: 787917 Trashed: 1 | Page: 787918 Trashed: 1 | Page: 787919 Trashed: 1 | Page: 788001 Trashed: 1 | Page: 788002 Trashed: 1 | Page: 788003 Trashed: 1 | Page: 788004 Trashed: 1 | Page: 788084 Trashed: 1 | Page: 788085 Trashed: 1 | Page: 788086 Trashed: 1 | Page: 788087 Trashed: 1 | Page: 788168 Trashed: 1 | Page: 788169 Trashed: 1 | Page: 788170 Trashed: 1 | Page: 788171 Trashed: 1 | Page: 788252 Trashed: 1 | Page: 788253 Trashed: 1 | Page: 788254 Trashed: 1 | Page: 788255 Trashed: 1 | Page: 788336 Trashed: 1 | Page: 788337 Trashed: 1 | Page: 788338 Trashed: 1 | Page: 788339 Trashed: 1 | Page: 788420 Trashed: 1 | Page: 788421 Trashed: 1 | Page: 788422 Trashed: 1 | Page: 788423 Trashed: 1 | Page: 788504 Trashed: 1 | Page: 788505 Trashed: 1 | Page: 788506 Trashed: 1 | Page: 788507 Trashed: 1 | Page: 788588 Trashed: 1 | Page: 788589 Trashed: 1 | Page: 788590 Trashed: 1 | Page: 788591 Trashed: 1 | Total 88
Shader7: Page: 787008 Trashed: 1 | Page: 787010 Trashed: 1 | Page: 787011 Trashed: 1 | Page: 787013 Trashed: 1 | Page: 787015 Trashed: 1 | Page: 787017 Trashed: 1 | Page: 787018 Trashed: 1 | Page: 787020 Trashed: 1 | Page: 787022 Trashed: 1 | Page: 787163 Trashed: 1 | Page: 787164 Trashed: 1 | Page: 787165 Trashed: 1 | Page: 787166 Trashed: 1 | Page: 787247 Trashed: 1 | Page: 787248 Trashed: 1 | Page: 787249 Trashed: 1 | Page: 787250 Trashed: 1 | Page: 787331 Trashed: 1 | Page: 787332 Trashed: 1 | Page: 787333 Trashed: 1 | Page: 787334 Trashed: 1 | Page: 787415 Trashed: 1 | Page: 787416 Trashed: 1 | Page: 787417 Trashed: 1 | Page: 787418 Trashed: 1 | Page: 787499 Trashed: 1 | Page: 787500 Trashed: 1 | Page: 787501 Trashed: 1 | Page: 787502 Trashed: 1 | Page: 787542 Trashed: 1 | Page: 787584 Trashed: 1 | Page: 787585 Trashed: 2 | Page: 787586 Trashed: 1 | Page: 787587 Trashed: 1 | Page: 787627 Trashed: 1 | Page: 787628 Trashed: 1 | Page: 787668 Trashed: 1 | Page: 787669 Trashed: 1 | Page: 787670 Trashed: 1 | Page: 787712 Trashed: 1 | Page: 787752 Trashed: 1 | Page: 787753 Trashed: 1 | Page: 787754 Trashed: 1 | Page: 787755 Trashed: 1 | Page: 787795 Trashed: 1 | Page: 787796 Trashed: 1 | Page: 787836 Trashed: 1 | Page: 787837 Trashed: 1 | Page: 787838 Trashed: 1 | Page: 787839 Trashed: 1 | Page: 787892 Trashed: 1 | Page: 787919 Trashed: 1 | Page: 787920 Trashed: 1 | Page: 787921 Trashed: 1 | Page: 787922 Trashed: 1 | Page: 787975 Trashed: 1 | Page: 787976 Trashed: 1 | Page: 788004 Trashed: 1 | Page: 788005 Trashed: 1 | Page: 788006 Trashed: 1 | Page: 788007 Trashed: 1 | Page: 788087 Trashed: 1 | Page: 788088 Trashed: 1 | Page: 788089 Trashed: 1 | Page: 788090 Trashed: 1 | Page: 788171 Trashed: 1 | Page: 788172 Trashed: 1 | Page: 788173 Trashed: 1 | Page: 788174 Trashed: 1 | Page: 788255 Trashed: 1 | Page: 788256 Trashed: 1 | Page: 788257 Trashed: 1 | Page: 788258 Trashed: 1 | Page: 788339 Trashed: 1 | Page: 788340 Trashed: 1 | Page: 788341 Trashed: 1 | Page: 788342 Trashed: 1 | Page: 788423 Trashed: 1 | Page: 788424 Trashed: 1 | Page: 788425 Trashed: 1 | Page: 788426 Trashed: 1 | Page: 788507 Trashed: 1 | Page: 788508 Trashed: 1 | Page: 788509 Trashed: 1 | Page: 788510 Trashed: 1 | Page: 788591 Trashed: 1 | Page: 788592 Trashed: 1 | Page: 788593 Trashed: 1 | Page: 788594 Trashed: 1 | Total 90
Shader8: Page: 787008 Trashed: 1 | Page: 787010 Trashed: 1 | Page: 787011 Trashed: 1 | Page: 787013 Trashed: 1 | Page: 787015 Trashed: 1 | Page: 787017 Trashed: 1 | Page: 787018 Trashed: 1 | Page: 787020 Trashed: 1 | Page: 787022 Trashed: 1 | Page: 787023 Trashed: 1 | Page: 787166 Trashed: 1 | Page: 787167 Trashed: 1 | Page: 787168 Trashed: 1 | Page: 787169 Trashed: 1 | Page: 787250 Trashed: 1 | Page: 787251 Trashed: 1 | Page: 787252 Trashed: 1 | Page: 787253 Trashed: 1 | Page: 787334 Trashed: 1 | Page: 787335 Trashed: 1 | Page: 787336 Trashed: 1 | Page: 787337 Trashed: 1 | Page: 787418 Trashed: 1 | Page: 787419 Trashed: 1 | Page: 787420 Trashed: 1 | Page: 787421 Trashed: 1 | Page: 787502 Trashed: 1 | Page: 787503 Trashed: 1 | Page: 787504 Trashed: 1 | Page: 787505 Trashed: 1 | Page: 787587 Trashed: 1 | Page: 787588 Trashed: 1 | Page: 787589 Trashed: 1 | Page: 787629 Trashed: 1 | Page: 787630 Trashed: 1 | Page: 787631 Trashed: 1 | Page: 787671 Trashed: 1 | Page: 787672 Trashed: 1 | Page: 787673 Trashed: 1 | Page: 787755 Trashed: 1 | Page: 787756 Trashed: 1 | Page: 787757 Trashed: 1 | Page: 787758 Trashed: 1 | Page: 787797 Trashed: 1 | Page: 787799 Trashed: 1 | Page: 787800 Trashed: 1 | Page: 787839 Trashed: 1 | Page: 787840 Trashed: 1 | Page: 787841 Trashed: 1 | Page: 787842 Trashed: 1 | Page: 787923 Trashed: 1 | Page: 787924 Trashed: 1 | Page: 787925 Trashed: 1 | Page: 787977 Trashed: 1 | Page: 788007 Trashed: 1 | Page: 788008 Trashed: 1 | Page: 788009 Trashed: 1 | Page: 788010 Trashed: 1 | Page: 788090 Trashed: 1 | Page: 788091 Trashed: 1 | Page: 788092 Trashed: 1 | Page: 788093 Trashed: 1 | Page: 788174 Trashed: 1 | Page: 788175 Trashed: 1 | Page: 788176 Trashed: 1 | Page: 788177 Trashed: 1 | Page: 788258 Trashed: 1 | Page: 788259 Trashed: 1 | Page: 788260 Trashed: 1 | Page: 788261 Trashed: 1 | Page: 788342 Trashed: 1 | Page: 788343 Trashed: 1 | Page: 788344 Trashed: 1 | Page: 788345 Trashed: 1 | Page: 788426 Trashed: 1 | Page: 788427 Trashed: 1 | Page: 788428 Trashed: 1 | Page: 788429 Trashed: 1 | Page: 788510 Trashed: 1 | Page: 788511 Trashed: 1 | Page: 788512 Trashed: 1 | Page: 788513 Trashed: 1 | Page: 788594 Trashed: 1 | Page: 788595 Trashed: 1 | Page: 788596 Trashed: 1 | Page: 788597 Trashed: 1 | Total 86
Shader9: Page: 787008 Trashed: 1 | Page: 787010 Trashed: 1 | Page: 787011 Trashed: 1 | Page: 787013 Trashed: 1 | Page: 787015 Trashed: 1 | Page: 787017 Trashed: 1 | Page: 787018 Trashed: 1 | Page: 787020 Trashed: 1 | Page: 787022 Trashed: 1 | Page: 787023 Trashed: 1 | Page: 787169 Trashed: 1 | Page: 787170 Trashed: 1 | Page: 787171 Trashed: 1 | Page: 787172 Trashed: 1 | Page: 787253 Trashed: 1 | Page: 787254 Trashed: 1 | Page: 787255 Trashed: 1 | Page: 787256 Trashed: 1 | Page: 787337 Trashed: 1 | Page: 787338 Trashed: 1 | Page: 787339 Trashed: 1 | Page: 787340 Trashed: 1 | Page: 787421 Trashed: 1 | Page: 787422 Trashed: 1 | Page: 787423 Trashed: 1 | Page: 787424 Trashed: 1 | Page: 787463 Trashed: 1 | Page: 787505 Trashed: 1 | Page: 787506 Trashed: 1 | Page: 787507 Trashed: 1 | Page: 787508 Trashed: 1 | Page: 787590 Trashed: 1 | Page: 787591 Trashed: 1 | Page: 787592 Trashed: 1 | Page: 787632 Trashed: 1 | Page: 787674 Trashed: 1 | Page: 787675 Trashed: 1 | Page: 787676 Trashed: 1 | Page: 787677 Trashed: 1 | Page: 787716 Trashed: 1 | Page: 787717 Trashed: 1 | Page: 787718 Trashed: 1 | Page: 787758 Trashed: 1 | Page: 787759 Trashed: 1 | Page: 787760 Trashed: 1 | Page: 787761 Trashed: 1 | Page: 787800 Trashed: 1 | Page: 787801 Trashed: 1 | Page: 787813 Trashed: 1 | Page: 787842 Trashed: 1 | Page: 787843 Trashed: 1 | Page: 787844 Trashed: 1 | Page: 787845 Trashed: 1 | Page: 787926 Trashed: 1 | Page: 787927 Trashed: 1 | Page: 787928 Trashed: 1 | Page: 788010 Trashed: 1 | Page: 788011 Trashed: 1 | Page: 788012 Trashed: 1 | Page: 788093 Trashed: 1 | Page: 788094 Trashed: 1 | Page: 788095 Trashed: 1 | Page: 788096 Trashed: 1 | Page: 788177 Trashed: 1 | Page: 788178 Trashed: 1 | Page: 788179 Trashed: 1 | Page: 788180 Trashed: 2 | Page: 788198 Trashed: 1 | Page: 788261 Trashed: 1 | Page: 788262 Trashed: 1 | Page: 788263 Trashed: 1 | Page: 788264 Trashed: 1 | Page: 788345 Trashed: 1 | Page: 788346 Trashed: 1 | Page: 788347 Trashed: 1 | Page: 788348 Trashed: 1 | Page: 788429 Trashed: 1 | Page: 788430 Trashed: 1 | Page: 788431 Trashed: 1 | Page: 788432 Trashed: 1 | Page: 788513 Trashed: 1 | Page: 788514 Trashed: 1 | Page: 788515 Trashed: 1 | Page: 788516 Trashed: 1 | Page: 788597 Trashed: 1 | Page: 788598 Trashed: 1 | Page: 788599 Trashed: 1 | Page: 788600 Trashed: 1 | Total 89
Shader10: Page: 787008 Trashed: 1 | Page: 787010 Trashed: 1 | Page: 787012 Trashed: 1 | Page: 787013 Trashed: 1 | Page: 787015 Trashed: 1 | Page: 787017 Trashed: 1 | Page: 787019 Trashed: 1 | Page: 787020 Trashed: 1 | Page: 787172 Trashed: 1 | Page: 787173 Trashed: 1 | Page: 787174 Trashed: 1 | Page: 787175 Trashed: 1 | Page: 787256 Trashed: 1 | Page: 787257 Trashed: 1 | Page: 787258 Trashed: 1 | Page: 787259 Trashed: 1 | Page: 787340 Trashed: 1 | Page: 787341 Trashed: 1 | Page: 787342 Trashed: 1 | Page: 787343 Trashed: 1 | Page: 787424 Trashed: 1 | Page: 787425 Trashed: 1 | Page: 787426 Trashed: 1 | Page: 787427 Trashed: 1 | Page: 787508 Trashed: 1 | Page: 787509 Trashed: 1 | Page: 787510 Trashed: 1 | Page: 787511 Trashed: 1 | Page: 787551 Trashed: 1 | Page: 787552 Trashed: 1 | Page: 787593 Trashed: 1 | Page: 787594 Trashed: 1 | Page: 787595 Trashed: 1 | Page: 787636 Trashed: 1 | Page: 787637 Trashed: 1 | Page: 787677 Trashed: 1 | Page: 787678 Trashed: 1 | Page: 787679 Trashed: 1 | Page: 787680 Trashed: 1 | Page: 787695 Trashed: 1 | Page: 787761 Trashed: 1 | Page: 787762 Trashed: 1 | Page: 787763 Trashed: 1 | Page: 787764 Trashed: 1 | Page: 787804 Trashed: 1 | Page: 787845 Trashed: 1 | Page: 787846 Trashed: 1 | Page: 787847 Trashed: 1 | Page: 787848 Trashed: 1 | Page: 787899 Trashed: 1 | Page: 787929 Trashed: 1 | Page: 787930 Trashed: 1 | Page: 787931 Trashed: 1 | Page: 787985 Trashed: 1 | Page: 788012 Trashed: 1 | Page: 788013 Trashed: 1 | Page: 788014 Trashed: 1 | Page: 788015 Trashed: 1 | Page: 788096 Trashed: 1 | Page: 788097 Trashed: 1 | Page: 788098 Trashed: 1 | Page: 788099 Trashed: 1 | Page: 788180 Trashed: 1 | Page: 788181 Trashed: 1 | Page: 788182 Trashed: 1 | Page: 788183 Trashed: 1 | Page: 788264 Trashed: 1 | Page: 788265 Trashed: 1 | Page: 788266 Trashed: 1 | Page: 788267 Trashed: 1 | Page: 788348 Trashed: 1 | Page: 788349 Trashed: 1 | Page: 788350 Trashed: 1 | Page: 788351 Trashed: 1 | Page: 788432 Trashed: 1 | Page: 788433 Trashed: 1 | Page: 788434 Trashed: 1 | Page: 788435 Trashed: 1 | Page: 788516 Trashed: 1 | Page: 788517 Trashed: 1 | Page: 788518 Trashed: 1 | Page: 788519 Trashed: 1 | Page: 788600 Trashed: 1 | Page: 788601 Trashed: 1 | Page: 788602 Trashed: 1 | Total 85
Shader11: Page: 787008 Trashed: 1 | Page: 787010 Trashed: 1 | Page: 787012 Trashed: 1 | Page: 787014 Trashed: 1 | Page: 787015 Trashed: 1 | Page: 787016 Trashed: 1 | Page: 787017 Trashed: 1 | Page: 787019 Trashed: 1 | Page: 787021 Trashed: 1 | Page: 787023 Trashed: 1 | Page: 787175 Trashed: 1 | Page: 787176 Trashed: 1 | Page: 787177 Trashed: 1 | Page: 787178 Trashed: 1 | Page: 787259 Trashed: 1 | Page: 787260 Trashed: 1 | Page: 787261 Trashed: 1 | Page: 787262 Trashed: 1 | Page: 787343 Trashed: 1 | Page: 787344 Trashed: 1 | Page: 787345 Trashed: 1 | Page: 787346 Trashed: 1 | Page: 787427 Trashed: 1 | Page: 787428 Trashed: 1 | Page: 787429 Trashed: 1 | Page: 787430 Trashed: 1 | Page: 787511 Trashed: 1 | Page: 787512 Trashed: 1 | Page: 787513 Trashed: 1 | Page: 787514 Trashed: 1 | Page: 787554 Trashed: 1 | Page: 787596 Trashed: 1 | Page: 787597 Trashed: 1 | Page: 787598 Trashed: 1 | Page: 787638 Trashed: 1 | Page: 787680 Trashed: 1 | Page: 787681 Trashed: 1 | Page: 787682 Trashed: 1 | Page: 787723 Trashed: 1 | Page: 787724 Trashed: 1 | Page: 787764 Trashed: 1 | Page: 787765 Trashed: 1 | Page: 787766 Trashed: 1 | Page: 787767 Trashed: 1 | Page: 787807 Trashed: 1 | Page: 787818 Trashed: 1 | Page: 787848 Trashed: 1 | Page: 787849 Trashed: 1 | Page: 787850 Trashed: 1 | Page: 787851 Trashed: 1 | Page: 787932 Trashed: 1 | Page: 787933 Trashed: 1 | Page: 787934 Trashed: 1 | Page: 788015 Trashed: 1 | Page: 788016 Trashed: 1 | Page: 788017 Trashed: 1 | Page: 788018 Trashed: 1 | Page: 788099 Trashed: 1 | Page: 788100 Trashed: 1 | Page: 788101 Trashed: 1 | Page: 788102 Trashed: 1 | Page: 788183 Trashed: 1 | Page: 788184 Trashed: 1 | Page: 788185 Trashed: 1 | Page: 788186 Trashed: 1 | Page: 788204 Trashed: 1 | Page: 788267 Trashed: 1 | Page: 788268 Trashed: 1 | Page: 788269 Trashed: 1 | Page: 788270 Trashed: 1 | Page: 788351 Trashed: 1 | Page: 788352 Trashed: 1 | Page: 788353 Trashed: 1 | Page: 788354 Trashed: 1 | Page: 788435 Trashed: 1 | Page: 788436 Trashed: 1 | Page: 788437 Trashed: 1 | Page: 788438 Trashed: 1 | Page: 788519 Trashed: 1 | Page: 788520 Trashed: 1 | Page: 788521 Trashed: 1 | Page: 788522 Trashed: 1 | Page: 788603 Trashed: 1 | Page: 788604 Trashed: 1 | Page: 788605 Trashed: 1 | Total 85
Shader12: Page: 787008 Trashed: 1 | Page: 787010 Trashed: 1 | Page: 787012 Trashed: 1 | Page: 787014 Trashed: 1 | Page: 787015 Trashed: 1 | Page: 787017 Trashed: 1 | Page: 787019 Trashed: 1 | Page: 787021 Trashed: 1 | Page: 787022 Trashed: 1 | Page: 787023 Trashed: 1 | Page: 787136 Trashed: 1 | Page: 787178 Trashed: 1 | Page: 787179 Trashed: 1 | Page: 787180 Trashed: 1 | Page: 787181 Trashed: 1 | Page: 787262 Trashed: 1 | Page: 787263 Trashed: 1 | Page: 787264 Trashed: 1 | Page: 787265 Trashed: 1 | Page: 787346 Trashed: 1 | Page: 787347 Trashed: 1 | Page: 787348 Trashed: 1 | Page: 787349 Trashed: 1 | Page: 787430 Trashed: 1 | Page: 787431 Trashed: 1 | Page: 787432 Trashed: 1 | Page: 787433 Trashed: 1 | Page: 787514 Trashed: 1 | Page: 787515 Trashed: 1 | Page: 787516 Trashed: 1 | Page: 787517 Trashed: 1 | Page: 787557 Trashed: 1 | Page: 787558 Trashed: 1 | Page: 787599 Trashed: 1 | Page: 787600 Trashed: 1 | Page: 787601 Trashed: 1 | Page: 787683 Trashed: 1 | Page: 787684 Trashed: 1 | Page: 787685 Trashed: 1 | Page: 787726 Trashed: 1 | Page: 787767 Trashed: 1 | Page: 787768 Trashed: 1 | Page: 787769 Trashed: 1 | Page: 787770 Trashed: 1 | Page: 787851 Trashed: 1 | Page: 787852 Trashed: 1 | Page: 787853 Trashed: 1 | Page: 787854 Trashed: 1 | Page: 787904 Trashed: 1 | Page: 787935 Trashed: 1 | Page: 787936 Trashed: 1 | Page: 787937 Trashed: 1 | Page: 787938 Trashed: 1 | Page: 788018 Trashed: 1 | Page: 788019 Trashed: 1 | Page: 788020 Trashed: 1 | Page: 788021 Trashed: 1 | Page: 788074 Trashed: 1 | Page: 788103 Trashed: 1 | Page: 788104 Trashed: 1 | Page: 788105 Trashed: 1 | Page: 788186 Trashed: 1 | Page: 788187 Trashed: 1 | Page: 788188 Trashed: 1 | Page: 788189 Trashed: 1 | Page: 788270 Trashed: 1 | Page: 788271 Trashed: 1 | Page: 788272 Trashed: 1 | Page: 788273 Trashed: 1 | Page: 788354 Trashed: 1 | Page: 788355 Trashed: 1 | Page: 788356 Trashed: 1 | Page: 788357 Trashed: 1 | Page: 788438 Trashed: 1 | Page: 788439 Trashed: 1 | Page: 788440 Trashed: 1 | Page: 788441 Trashed: 1 | Page: 788459 Trashed: 1 | Page: 788522 Trashed: 1 | Page: 788523 Trashed: 1 | Page: 788524 Trashed: 1 | Page: 788525 Trashed: 1 | Page: 788606 Trashed: 1 | Page: 788607 Trashed: 1 | Page: 788608 Trashed: 1 | Total 85
Shader13: Page: 787008 Trashed: 1 | Page: 787010 Trashed: 1 | Page: 787012 Trashed: 1 | Page: 787014 Trashed: 1 | Page: 787015 Trashed: 1 | Page: 787016 Trashed: 1 | Page: 787017 Trashed: 1 | Page: 787019 Trashed: 1 | Page: 787021 Trashed: 1 | Page: 787181 Trashed: 1 | Page: 787182 Trashed: 1 | Page: 787183 Trashed: 1 | Page: 787184 Trashed: 1 | Page: 787265 Trashed: 1 | Page: 787266 Trashed: 1 | Page: 787267 Trashed: 1 | Page: 787268 Trashed: 1 | Page: 787349 Trashed: 1 | Page: 787350 Trashed: 1 | Page: 787351 Trashed: 1 | Page: 787352 Trashed: 1 | Page: 787433 Trashed: 1 | Page: 787434 Trashed: 1 | Page: 787435 Trashed: 1 | Page: 787436 Trashed: 1 | Page: 787517 Trashed: 1 | Page: 787518 Trashed: 1 | Page: 787519 Trashed: 1 | Page: 787520 Trashed: 1 | Page: 787561 Trashed: 1 | Page: 787562 Trashed: 1 | Page: 787602 Trashed: 1 | Page: 787603 Trashed: 1 | Page: 787604 Trashed: 1 | Page: 787645 Trashed: 1 | Page: 787686 Trashed: 1 | Page: 787687 Trashed: 1 | Page: 787688 Trashed: 1 | Page: 787689 Trashed: 1 | Page: 787728 Trashed: 1 | Page: 787729 Trashed: 1 | Page: 787770 Trashed: 1 | Page: 787771 Trashed: 1 | Page: 787772 Trashed: 1 | Page: 787773 Trashed: 1 | Page: 787814 Trashed: 1 | Page: 787854 Trashed: 1 | Page: 787855 Trashed: 1 | Page: 787856 Trashed: 1 | Page: 787857 Trashed: 1 | Page: 787938 Trashed: 1 | Page: 787939 Trashed: 1 | Page: 787940 Trashed: 1 | Page: 788021 Trashed: 1 | Page: 788022 Trashed: 1 | Page: 788023 Trashed: 1 | Page: 788024 Trashed: 1 | Page: 788105 Trashed: 1 | Page: 788106 Trashed: 1 | Page: 788107 Trashed: 1 | Page: 788108 Trashed: 1 | Page: 788189 Trashed: 1 | Page: 788190 Trashed: 1 | Page: 788191 Trashed: 1 | Page: 788192 Trashed: 1 | Page: 788250 Trashed: 1 | Page: 788273 Trashed: 1 | Page: 788274 Trashed: 1 | Page: 788275 Trashed: 1 | Page: 788276 Trashed: 1 | Page: 788357 Trashed: 1 | Page: 788358 Trashed: 1 | Page: 788359 Trashed: 1 | Page: 788360 Trashed: 1 | Page: 788441 Trashed: 1 | Page: 788442 Trashed: 1 | Page: 788443 Trashed: 1 | Page: 788444 Trashed: 1 | Page: 788525 Trashed: 1 | Page: 788526 Trashed: 1 | Page: 788527 Trashed: 1 | Page: 788528 Trashed: 1 | Page: 788609 Trashed: 1 | Page: 788610 Trashed: 1 | Page: 788611 Trashed: 1 | Page: 788612 Trashed: 1 | Total 86
Shader14: Page: 787009 Trashed: 1 | Page: 787010 Trashed: 1 | Page: 787012 Trashed: 1 | Page: 787014 Trashed: 1 | Page: 787016 Trashed: 1 | Page: 787017 Trashed: 1 | Page: 787019 Trashed: 1 | Page: 787021 Trashed: 1 | Page: 787184 Trashed: 1 | Page: 787185 Trashed: 1 | Page: 787186 Trashed: 1 | Page: 787187 Trashed: 1 | Page: 787268 Trashed: 1 | Page: 787269 Trashed: 1 | Page: 787270 Trashed: 1 | Page: 787271 Trashed: 1 | Page: 787352 Trashed: 1 | Page: 787353 Trashed: 1 | Page: 787354 Trashed: 1 | Page: 787355 Trashed: 1 | Page: 787370 Trashed: 1 | Page: 787436 Trashed: 1 | Page: 787437 Trashed: 1 | Page: 787438 Trashed: 1 | Page: 787439 Trashed: 1 | Page: 787520 Trashed: 1 | Page: 787521 Trashed: 1 | Page: 787522 Trashed: 1 | Page: 787523 Trashed: 1 | Page: 787540 Trashed: 1 | Page: 787564 Trashed: 1 | Page: 787605 Trashed: 1 | Page: 787606 Trashed: 1 | Page: 787607 Trashed: 1 | Page: 787648 Trashed: 1 | Page: 787689 Trashed: 1 | Page: 787690 Trashed: 1 | Page: 787691 Trashed: 1 | Page: 787692 Trashed: 1 | Page: 787731 Trashed: 1 | Page: 787773 Trashed: 1 | Page: 787774 Trashed: 1 | Page: 787775 Trashed: 1 | Page: 787776 Trashed: 1 | Page: 787857 Trashed: 1 | Page: 787858 Trashed: 1 | Page: 787859 Trashed: 1 | Page: 787860 Trashed: 1 | Page: 787912 Trashed: 1 | Page: 787941 Trashed: 1 | Page: 787942 Trashed: 1 | Page: 787943 Trashed: 1 | Page: 787944 Trashed: 1 | Page: 787996 Trashed: 1 | Page: 788024 Trashed: 1 | Page: 788025 Trashed: 1 | Page: 788026 Trashed: 1 | Page: 788027 Trashed: 1 | Page: 788108 Trashed: 1 | Page: 788109 Trashed: 1 | Page: 788110 Trashed: 2 | Page: 788111 Trashed: 1 | Page: 788192 Trashed: 1 | Page: 788193 Trashed: 1 | Page: 788194 Trashed: 1 | Page: 788195 Trashed: 2 | Page: 788276 Trashed: 1 | Page: 788277 Trashed: 1 | Page: 788278 Trashed: 1 | Page: 788279 Trashed: 1 | Page: 788360 Trashed: 1 | Page: 788361 Trashed: 1 | Page: 788362 Trashed: 1 | Page: 788363 Trashed: 1 | Page: 788444 Trashed: 1 | Page: 788445 Trashed: 1 | Page: 788446 Trashed: 1 | Page: 788447 Trashed: 1 | Page: 788528 Trashed: 1 | Page: 788529 Trashed: 1 | Page: 788530 Trashed: 1 | Page: 788531 Trashed: 1 | Page: 788612 Trashed: 1 | Page: 788613 Trashed: 1 | Page: 788614 Trashed: 1 | Total 87
Shader15: Page: 787009 Trashed: 1 | Page: 787011 Trashed: 1 | Page: 787012 Trashed: 1 | Page: 787014 Trashed: 1 | Page: 787016 Trashed: 1 | Page: 787018 Trashed: 1 | Page: 787019 Trashed: 1 | Page: 787021 Trashed: 1 | Page: 787022 Trashed: 1 | Page: 787023 Trashed: 1 | Page: 787187 Trashed: 1 | Page: 787188 Trashed: 1 | Page: 787189 Trashed: 1 | Page: 787190 Trashed: 1 | Page: 787271 Trashed: 1 | Page: 787272 Trashed: 1 | Page: 787273 Trashed: 1 | Page: 787274 Trashed: 1 | Page: 787355 Trashed: 1 | Page: 787356 Trashed: 1 | Page: 787357 Trashed: 1 | Page: 787358 Trashed: 1 | Page: 787439 Trashed: 1 | Page: 787440 Trashed: 1 | Page: 787441 Trashed: 1 | Page: 787442 Trashed: 1 | Page: 787523 Trashed: 1 | Page: 787524 Trashed: 1 | Page: 787525 Trashed: 1 | Page: 787526 Trashed: 1 | Page: 787608 Trashed: 1 | Page: 787609 Trashed: 1 | Page: 787610 Trashed: 1 | Page: 787611 Trashed: 1 | Page: 787652 Trashed: 1 | Page: 787692 Trashed: 1 | Page: 787693 Trashed: 1 | Page: 787694 Trashed: 1 | Page: 787735 Trashed: 1 | Page: 787736 Trashed: 1 | Page: 787776 Trashed: 1 | Page: 787777 Trashed: 1 | Page: 787778 Trashed: 1 | Page: 787779 Trashed: 1 | Page: 787820 Trashed: 1 | Page: 787831 Trashed: 1 | Page: 787860 Trashed: 1 | Page: 787861 Trashed: 1 | Page: 787862 Trashed: 1 | Page: 787863 Trashed: 1 | Page: 787944 Trashed: 1 | Page: 787945 Trashed: 1 | Page: 787946 Trashed: 1 | Page: 788027 Trashed: 1 | Page: 788028 Trashed: 1 | Page: 788029 Trashed: 1 | Page: 788030 Trashed: 1 | Page: 788111 Trashed: 1 | Page: 788112 Trashed: 1 | Page: 788113 Trashed: 1 | Page: 788114 Trashed: 1 | Page: 788195 Trashed: 1 | Page: 788196 Trashed: 1 | Page: 788197 Trashed: 1 | Page: 788198 Trashed: 1 | Page: 788214 Trashed: 1 | Page: 788279 Trashed: 2 | Page: 788280 Trashed: 1 | Page: 788281 Trashed: 1 | Page: 788282 Trashed: 1 | Page: 788363 Trashed: 1 | Page: 788364 Trashed: 1 | Page: 788365 Trashed: 1 | Page: 788366 Trashed: 1 | Page: 788447 Trashed: 1 | Page: 788448 Trashed: 1 | Page: 788449 Trashed: 1 | Page: 788450 Trashed: 1 | Page: 788531 Trashed: 1 | Page: 788532 Trashed: 1 | Page: 788533 Trashed: 1 | Page: 788534 Trashed: 1 | Page: 788615 Trashed: 1 | Page: 788616 Trashed: 1 | Page: 788617 Trashed: 1 | Page: 788618 Trashed: 1 | Total 87
Shader16: Page: 787009 Trashed: 1 | Page: 787011 Trashed: 1 | Page: 787012 Trashed: 1 | Page: 787014 Trashed: 1 | Page: 787016 Trashed: 1 | Page: 787018 Trashed: 1 | Page: 787019 Trashed: 1 | Page: 787021 Trashed: 1 | Page: 787022 Trashed: 1 | Page: 787190 Trashed: 1 | Page: 787191 Trashed: 1 | Page: 787192 Trashed: 1 | Page: 787193 Trashed: 1 | Page: 787274 Trashed: 1 | Page: 787275 Trashed: 1 | Page: 787276 Trashed: 1 | Page: 787277 Trashed: 1 | Page: 787358 Trashed: 1 | Page: 787359 Trashed: 1 | Page: 787360 Trashed: 1 | Page: 787361 Trashed: 1 | Page: 787442 Trashed: 1 | Page: 787443 Trashed: 1 | Page: 787444 Trashed: 1 | Page: 787445 Trashed: 1 | Page: 787526 Trashed: 1 | Page: 787527 Trashed: 1 | Page: 787528 Trashed: 1 | Page: 787529 Trashed: 1 | Page: 787571 Trashed: 1 | Page: 787611 Trashed: 1 | Page: 787612 Trashed: 1 | Page: 787613 Trashed: 1 | Page: 787654 Trashed: 1 | Page: 787695 Trashed: 1 | Page: 787696 Trashed: 1 | Page: 787697 Trashed: 1 | Page: 787698 Trashed: 1 | Page: 787739 Trashed: 1 | Page: 787749 Trashed: 1 | Page: 787779 Trashed: 1 | Page: 787780 Trashed: 1 | Page: 787781 Trashed: 1 | Page: 787782 Trashed: 1 | Page: 787822 Trashed: 1 | Page: 787833 Trashed: 1 | Page: 787863 Trashed: 1 | Page: 787864 Trashed: 1 | Page: 787865 Trashed: 1 | Page: 787866 Trashed: 1 | Page: 787947 Trashed: 1 | Page: 787948 Trashed: 1 | Page: 787949 Trashed: 1 | Page: 788030 Trashed: 1 | Page: 788031 Trashed: 1 | Page: 788032 Trashed: 1 | Page: 788033 Trashed: 1 | Page: 788114 Trashed: 1 | Page: 788115 Trashed: 1 | Page: 788116 Trashed: 1 | Page: 788117 Trashed: 1 | Page: 788198 Trashed: 1 | Page: 788199 Trashed: 1 | Page: 788200 Trashed: 1 | Page: 788201 Trashed: 1 | Page: 788282 Trashed: 1 | Page: 788283 Trashed: 1 | Page: 788284 Trashed: 1 | Page: 788285 Trashed: 1 | Page: 788366 Trashed: 1 | Page: 788367 Trashed: 1 | Page: 788368 Trashed: 1 | Page: 788369 Trashed: 1 | Page: 788450 Trashed: 1 | Page: 788451 Trashed: 1 | Page: 788452 Trashed: 1 | Page: 788453 Trashed: 1 | Page: 788534 Trashed: 1 | Page: 788535 Trashed: 1 | Page: 788536 Trashed: 1 | Page: 788537 Trashed: 1 | Page: 788618 Trashed: 1 | Page: 788619 Trashed: 1 | Page: 788620 Trashed: 1 | Total 84
Shader17: Page: 787009 Trashed: 1 | Page: 787011 Trashed: 1 | Page: 787012 Trashed: 1 | Page: 787014 Trashed: 1 | Page: 787016 Trashed: 1 | Page: 787018 Trashed: 1 | Page: 787019 Trashed: 1 | Page: 787021 Trashed: 1 | Page: 787023 Trashed: 1 | Page: 787193 Trashed: 1 | Page: 787194 Trashed: 1 | Page: 787195 Trashed: 1 | Page: 787196 Trashed: 1 | Page: 787277 Trashed: 1 | Page: 787278 Trashed: 1 | Page: 787279 Trashed: 1 | Page: 787280 Trashed: 1 | Page: 787361 Trashed: 1 | Page: 787362 Trashed: 1 | Page: 787363 Trashed: 1 | Page: 787364 Trashed: 1 | Page: 787379 Trashed: 1 | Page: 787445 Trashed: 1 | Page: 787446 Trashed: 1 | Page: 787447 Trashed: 1 | Page: 787448 Trashed: 1 | Page: 787529 Trashed: 1 | Page: 787530 Trashed: 1 | Page: 787531 Trashed: 1 | Page: 787532 Trashed: 1 | Page: 787572 Trashed: 1 | Page: 787574 Trashed: 1 | Page: 787614 Trashed: 1 | Page: 787615 Trashed: 1 | Page: 787616 Trashed: 1 | Page: 787617 Trashed: 1 | Page: 787657 Trashed: 1 | Page: 787698 Trashed: 1 | Page: 787699 Trashed: 1 | Page: 787700 Trashed: 1 | Page: 787701 Trashed: 1 | Page: 787782 Trashed: 1 | Page: 787783 Trashed: 1 | Page: 787784 Trashed: 1 | Page: 787785 Trashed: 1 | Page: 787824 Trashed: 1 | Page: 787866 Trashed: 1 | Page: 787867 Trashed: 1 | Page: 787868 Trashed: 1 | Page: 787869 Trashed: 1 | Page: 787950 Trashed: 1 | Page: 787951 Trashed: 1 | Page: 787952 Trashed: 1 | Page: 788034 Trashed: 1 | Page: 788035 Trashed: 1 | Page: 788036 Trashed: 1 | Page: 788117 Trashed: 1 | Page: 788118 Trashed: 1 | Page: 788119 Trashed: 1 | Page: 788120 Trashed: 1 | Page: 788201 Trashed: 1 | Page: 788202 Trashed: 1 | Page: 788203 Trashed: 1 | Page: 788204 Trashed: 1 | Page: 788222 Trashed: 1 | Page: 788285 Trashed: 1 | Page: 788286 Trashed: 1 | Page: 788287 Trashed: 1 | Page: 788288 Trashed: 1 | Page: 788369 Trashed: 1 | Page: 788370 Trashed: 1 | Page: 788371 Trashed: 1 | Page: 788372 Trashed: 1 | Page: 788453 Trashed: 1 | Page: 788454 Trashed: 1 | Page: 788455 Trashed: 1 | Page: 788456 Trashed: 1 | Page: 788537 Trashed: 1 | Page: 788538 Trashed: 1 | Page: 788539 Trashed: 1 | Page: 788540 Trashed: 1 | Page: 788621 Trashed: 1 | Page: 788622 Trashed: 1 | Page: 788623 Trashed: 1 | Page: 788641 Trashed: 1 | Page: 788663 Trashed: 1 | Page: 788664 Trashed: 1 | Total 87
Shader18: Page: 787009 Trashed: 1 | Page: 787011 Trashed: 1 | Page: 787013 Trashed: 1 | Page: 787014 Trashed: 1 | Page: 787016 Trashed: 1 | Page: 787018 Trashed: 1 | Page: 787020 Trashed: 1 | Page: 787021 Trashed: 1 | Page: 787023 Trashed: 1 | Page: 787196 Trashed: 1 | Page: 787197 Trashed: 1 | Page: 787198 Trashed: 1 | Page: 787199 Trashed: 1 | Page: 787280 Trashed: 1 | Page: 787281 Trashed: 1 | Page: 787282 Trashed: 1 | Page: 787283 Trashed: 1 | Page: 787364 Trashed: 1 | Page: 787365 Trashed: 1 | Page: 787366 Trashed: 1 | Page: 787367 Trashed: 1 | Page: 787448 Trashed: 1 | Page: 787449 Trashed: 1 | Page: 787450 Trashed: 1 | Page: 787451 Trashed: 1 | Page: 787532 Trashed: 1 | Page: 787533 Trashed: 1 | Page: 787534 Trashed: 1 | Page: 787535 Trashed: 1 | Page: 787577 Trashed: 1 | Page: 787617 Trashed: 1 | Page: 787618 Trashed: 1 | Page: 787619 Trashed: 1 | Page: 787620 Trashed: 1 | Page: 787659 Trashed: 1 | Page: 787660 Trashed: 1 | Page: 787701 Trashed: 1 | Page: 787702 Trashed: 1 | Page: 787703 Trashed: 1 | Page: 787704 Trashed: 1 | Page: 787785 Trashed: 1 | Page: 787786 Trashed: 1 | Page: 787787 Trashed: 1 | Page: 787788 Trashed: 1 | Page: 787828 Trashed: 1 | Page: 787869 Trashed: 1 | Page: 787870 Trashed: 1 | Page: 787871 Trashed: 1 | Page: 787872 Trashed: 1 | Page: 787924 Trashed: 1 | Page: 787952 Trashed: 1 | Page: 787953 Trashed: 1 | Page: 787954 Trashed: 1 | Page: 787955 Trashed: 1 | Page: 788036 Trashed: 1 | Page: 788037 Trashed: 1 | Page: 788038 Trashed: 1 | Page: 788039 Trashed: 1 | Page: 788120 Trashed: 1 | Page: 788121 Trashed: 1 | Page: 788122 Trashed: 1 | Page: 788123 Trashed: 1 | Page: 788138 Trashed: 1 | Page: 788205 Trashed: 1 | Page: 788206 Trashed: 1 | Page: 788207 Trashed: 1 | Page: 788223 Trashed: 1 | Page: 788288 Trashed: 1 | Page: 788289 Trashed: 1 | Page: 788290 Trashed: 1 | Page: 788291 Trashed: 1 | Page: 788372 Trashed: 1 | Page: 788373 Trashed: 1 | Page: 788374 Trashed: 1 | Page: 788375 Trashed: 1 | Page: 788393 Trashed: 1 | Page: 788456 Trashed: 1 | Page: 788457 Trashed: 1 | Page: 788458 Trashed: 1 | Page: 788459 Trashed: 1 | Page: 788540 Trashed: 1 | Page: 788541 Trashed: 1 | Page: 788542 Trashed: 1 | Page: 788543 Trashed: 1 | Page: 788623 Trashed: 1 | Page: 788624 Trashed: 1 | Page: 788625 Trashed: 1 | Page: 788626 Trashed: 1 | Total 88
Shader19: Page: 787008 Trashed: 1 | Page: 787009 Trashed: 1 | Page: 787011 Trashed: 1 | Page: 787013 Trashed: 1 | Page: 787015 Trashed: 1 | Page: 787016 Trashed: 1 | Page: 787018 Trashed: 1 | Page: 787020 Trashed: 1 | Page: 787023 Trashed: 1 | Page: 787199 Trashed: 1 | Page: 787200 Trashed: 1 | Page: 787201 Trashed: 1 | Page: 787202 Trashed: 1 | Page: 787283 Trashed: 1 | Page: 787284 Trashed: 1 | Page: 787285 Trashed: 1 | Page: 787286 Trashed: 1 | Page: 787328 Trashed: 1 | Page: 787367 Trashed: 1 | Page: 787368 Trashed: 1 | Page: 787369 Trashed: 1 | Page: 787370 Trashed: 1 | Page: 787451 Trashed: 1 | Page: 787452 Trashed: 1 | Page: 787453 Trashed: 1 | Page: 787454 Trashed: 1 | Page: 787535 Trashed: 1 | Page: 787536 Trashed: 1 | Page: 787537 Trashed: 1 | Page: 787538 Trashed: 1 | Page: 787578 Trashed: 1 | Page: 787620 Trashed: 1 | Page: 787621 Trashed: 1 | Page: 787622 Trashed: 1 | Page: 787662 Trashed: 1 | Page: 787664 Trashed: 1 | Page: 787704 Trashed: 1 | Page: 787705 Trashed: 1 | Page: 787706 Trashed: 1 | Page: 787707 Trashed: 1 | Page: 787748 Trashed: 1 | Page: 787759 Trashed: 1 | Page: 787788 Trashed: 1 | Page: 787789 Trashed: 1 | Page: 787790 Trashed: 1 | Page: 787791 Trashed: 1 | Page: 787832 Trashed: 1 | Page: 787872 Trashed: 1 | Page: 787873 Trashed: 1 | Page: 787874 Trashed: 1 | Page: 787875 Trashed: 1 | Page: 787926 Trashed: 1 | Page: 787955 Trashed: 1 | Page: 787956 Trashed: 1 | Page: 787957 Trashed: 1 | Page: 787958 Trashed: 1 | Page: 788039 Trashed: 1 | Page: 788040 Trashed: 1 | Page: 788041 Trashed: 1 | Page: 788042 Trashed: 1 | Page: 788123 Trashed: 1 | Page: 788124 Trashed: 1 | Page: 788125 Trashed: 1 | Page: 788126 Trashed: 1 | Page: 788207 Trashed: 1 | Page: 788208 Trashed: 1 | Page: 788209 Trashed: 1 | Page: 788210 Trashed: 1 | Page: 788225 Trashed: 1 | Page: 788226 Trashed: 1 | Page: 788227 Trashed: 1 | Page: 788291 Trashed: 1 | Page: 788292 Trashed: 1 | Page: 788293 Trashed: 1 | Page: 788294 Trashed: 1 | Page: 788375 Trashed: 1 | Page: 788376 Trashed: 1 | Page: 788377 Trashed: 1 | Page: 788378 Trashed: 1 | Page: 788459 Trashed: 1 | Page: 788460 Trashed: 1 | Page: 788461 Trashed: 1 | Page: 788462 Trashed: 1 | Page: 788543 Trashed: 1 | Page: 788544 Trashed: 1 | Page: 788545 Trashed: 1 | Page: 788546 Trashed: 1 | Page: 788627 Trashed: 1 | Page: 788628 Trashed: 1 | Page: 788629 Trashed: 1 | Page: 788646 Trashed: 1 | Total 91
Shader20: Page: 787008 Trashed: 1 | Page: 787009 Trashed: 1 | Page: 787011 Trashed: 1 | Page: 787013 Trashed: 1 | Page: 787015 Trashed: 1 | Page: 787016 Trashed: 1 | Page: 787018 Trashed: 1 | Page: 787020 Trashed: 1 | Page: 787202 Trashed: 1 | Page: 787203 Trashed: 1 | Page: 787204 Trashed: 1 | Page: 787205 Trashed: 1 | Page: 787286 Trashed: 1 | Page: 787287 Trashed: 1 | Page: 787288 Trashed: 1 | Page: 787289 Trashed: 1 | Page: 787304 Trashed: 1 | Page: 787370 Trashed: 1 | Page: 787371 Trashed: 1 | Page: 787372 Trashed: 1 | Page: 787373 Trashed: 1 | Page: 787454 Trashed: 1 | Page: 787455 Trashed: 1 | Page: 787456 Trashed: 1 | Page: 787457 Trashed: 1 | Page: 787509 Trashed: 1 | Page: 787510 Trashed: 1 | Page: 787538 Trashed: 1 | Page: 787539 Trashed: 1 | Page: 787540 Trashed: 1 | Page: 787541 Trashed: 1 | Page: 787581 Trashed: 1 | Page: 787582 Trashed: 1 | Page: 787583 Trashed: 1 | Page: 787623 Trashed: 1 | Page: 787624 Trashed: 1 | Page: 787625 Trashed: 1 | Page: 787667 Trashed: 1 | Page: 787707 Trashed: 1 | Page: 787708 Trashed: 1 | Page: 787709 Trashed: 1 | Page: 787710 Trashed: 1 | Page: 787750 Trashed: 1 | Page: 787751 Trashed: 1 | Page: 787791 Trashed: 1 | Page: 787792 Trashed: 1 | Page: 787793 Trashed: 1 | Page: 787794 Trashed: 1 | Page: 787875 Trashed: 1 | Page: 787876 Trashed: 1 | Page: 787877 Trashed: 1 | Page: 787878 Trashed: 1 | Page: 787958 Trashed: 1 | Page: 787959 Trashed: 1 | Page: 787960 Trashed: 1 | Page: 787961 Trashed: 1 | Page: 788042 Trashed: 1 | Page: 788043 Trashed: 1 | Page: 788044 Trashed: 1 | Page: 788045 Trashed: 1 | Page: 788126 Trashed: 1 | Page: 788127 Trashed: 1 | Page: 788128 Trashed: 1 | Page: 788129 Trashed: 1 | Page: 788210 Trashed: 1 | Page: 788211 Trashed: 1 | Page: 788212 Trashed: 1 | Page: 788213 Trashed: 1 | Page: 788294 Trashed: 1 | Page: 788295 Trashed: 1 | Page: 788296 Trashed: 1 | Page: 788297 Trashed: 1 | Page: 788378 Trashed: 1 | Page: 788379 Trashed: 1 | Page: 788380 Trashed: 1 | Page: 788381 Trashed: 1 | Page: 788462 Trashed: 1 | Page: 788463 Trashed: 1 | Page: 788464 Trashed: 1 | Page: 788465 Trashed: 1 | Page: 788546 Trashed: 1 | Page: 788547 Trashed: 1 | Page: 788548 Trashed: 1 | Page: 788549 Trashed: 1 | Page: 788629 Trashed: 1 | Page: 788630 Trashed: 1 | Page: 788631 Trashed: 1 | Page: 788632 Trashed: 1 | Page: 788648 Trashed: 2 | Page: 788649 Trashed: 1 | Total 91
Shader21: Page: 787008 Trashed: 1 | Page: 787009 Trashed: 1 | Page: 787011 Trashed: 1 | Page: 787013 Trashed: 1 | Page: 787015 Trashed: 1 | Page: 787016 Trashed: 1 | Page: 787018 Trashed: 1 | Page: 787020 Trashed: 1 | Page: 787022 Trashed: 1 | Page: 787023 Trashed: 1 | Page: 787205 Trashed: 1 | Page: 787206 Trashed: 1 | Page: 787207 Trashed: 1 | Page: 787208 Trashed: 1 | Page: 787289 Trashed: 1 | Page: 787290 Trashed: 1 | Page: 787291 Trashed: 1 | Page: 787292 Trashed: 1 | Page: 787373 Trashed: 1 | Page: 787374 Trashed: 1 | Page: 787375 Trashed: 1 | Page: 787376 Trashed: 1 | Page: 787457 Trashed: 1 | Page: 787458 Trashed: 1 | Page: 787459 Trashed: 1 | Page: 787460 Trashed: 1 | Page: 787541 Trashed: 1 | Page: 787542 Trashed: 1 | Page: 787543 Trashed: 1 | Page: 787544 Trashed: 1 | Page: 787585 Trashed: 1 | Page: 787626 Trashed: 1 | Page: 787627 Trashed: 1 | Page: 787628 Trashed: 1 | Page: 787629 Trashed: 1 | Page: 787669 Trashed: 1 | Page: 787670 Trashed: 1 | Page: 787710 Trashed: 1 | Page: 787711 Trashed: 1 | Page: 787712 Trashed: 1 | Page: 787713 Trashed: 1 | Page: 787752 Trashed: 1 | Page: 787754 Trashed: 1 | Page: 787766 Trashed: 1 | Page: 787794 Trashed: 1 | Page: 787795 Trashed: 1 | Page: 787796 Trashed: 1 | Page: 787797 Trashed: 1 | Page: 787836 Trashed: 1 | Page: 787837 Trashed: 1 | Page: 787878 Trashed: 1 | Page: 787879 Trashed: 1 | Page: 787880 Trashed: 1 | Page: 787881 Trashed: 1 | Page: 787933 Trashed: 1 | Page: 787962 Trashed: 1 | Page: 787963 Trashed: 1 | Page: 787964 Trashed: 1 | Page: 788045 Trashed: 1 | Page: 788046 Trashed: 1 | Page: 788047 Trashed: 1 | Page: 788048 Trashed: 1 | Page: 788129 Trashed: 1 | Page: 788130 Trashed: 1 | Page: 788131 Trashed: 1 | Page: 788132 Trashed: 1 | Page: 788213 Trashed: 1 | Page: 788214 Trashed: 1 | Page: 788215 Trashed: 1 | Page: 788216 Trashed: 1 | Page: 788232 Trashed: 1 | Page: 788269 Trashed: 1 | Page: 788297 Trashed: 1 | Page: 788298 Trashed: 1 | Page: 788299 Trashed: 1 | Page: 788300 Trashed: 1 | Page: 788381 Trashed: 1 | Page: 788382 Trashed: 1 | Page: 788383 Trashed: 1 | Page: 788384 Trashed: 1 | Page: 788465 Trashed: 1 | Page: 788466 Trashed: 1 | Page: 788467 Trashed: 1 | Page: 788468 Trashed: 1 | Page: 788549 Trashed: 1 | Page: 788550 Trashed: 1 | Page: 788551 Trashed: 1 | Page: 788552 Trashed: 1 | Page: 788633 Trashed: 1 | Page: 788634 Trashed: 1 | Page: 788635 Trashed: 1 | Total 91
Shader22: Page: 787008 Trashed: 1 | Page: 787010 Trashed: 1 | Page: 787011 Trashed: 1 | Page: 787013 Trashed: 1 | Page: 787015 Trashed: 1 | Page: 787017 Trashed: 1 | Page: 787018 Trashed: 1 | Page: 787020 Trashed: 1 | Page: 787022 Trashed: 1 | Page: 787208 Trashed: 1 | Page: 787209 Trashed: 1 | Page: 787210 Trashed: 1 | Page: 787211 Trashed: 1 | Page: 787292 Trashed: 1 | Page: 787293 Trashed: 1 | Page: 787294 Trashed: 1 | Page: 787295 Trashed: 1 | Page: 787310 Trashed: 1 | Page: 787376 Trashed: 1 | Page: 787377 Trashed: 1 | Page: 787378 Trashed: 1 | Page: 787379 Trashed: 1 | Page: 787460 Trashed: 1 | Page: 787461 Trashed: 1 | Page: 787462 Trashed: 1 | Page: 787463 Trashed: 1 | Page: 787516 Trashed: 1 | Page: 787517 Trashed: 1 | Page: 787544 Trashed: 1 | Page: 787545 Trashed: 1 | Page: 787546 Trashed: 1 | Page: 787547 Trashed: 1 | Page: 787587 Trashed: 1 | Page: 787588 Trashed: 1 | Page: 787629 Trashed: 1 | Page: 787630 Trashed: 1 | Page: 787631 Trashed: 1 | Page: 787632 Trashed: 1 | Page: 787672 Trashed: 1 | Page: 787713 Trashed: 1 | Page: 787714 Trashed: 1 | Page: 787715 Trashed: 1 | Page: 787716 Trashed: 1 | Page: 787797 Trashed: 1 | Page: 787798 Trashed: 1 | Page: 787799 Trashed: 1 | Page: 787800 Trashed: 1 | Page: 787839 Trashed: 1 | Page: 787853 Trashed: 1 | Page: 787881 Trashed: 2 | Page: 787882 Trashed: 2 | Page: 787883 Trashed: 1 | Page: 787964 Trashed: 1 | Page: 787965 Trashed: 1 | Page: 787966 Trashed: 1 | Page: 787967 Trashed: 1 | Page: 788018 Trashed: 1 | Page: 788048 Trashed: 1 | Page: 788049 Trashed: 1 | Page: 788050 Trashed: 1 | Page: 788051 Trashed: 1 | Page: 788132 Trashed: 1 | Page: 788133 Trashed: 1 | Page: 788134 Trashed: 1 | Page: 788135 Trashed: 1 | Page: 788216 Trashed: 1 | Page: 788217 Trashed: 1 | Page: 788218 Trashed: 1 | Page: 788219 Trashed: 1 | Page: 788235 Trashed: 1 | Page: 788300 Trashed: 1 | Page: 788301 Trashed: 1 | Page: 788302 Trashed: 1 | Page: 788303 Trashed: 1 | Page: 788384 Trashed: 1 | Page: 788385 Trashed: 1 | Page: 788386 Trashed: 1 | Page: 788387 Trashed: 1 | Page: 788468 Trashed: 1 | Page: 788469 Trashed: 1 | Page: 788470 Trashed: 1 | Page: 788471 Trashed: 1 | Page: 788552 Trashed: 1 | Page: 788553 Trashed: 1 | Page: 788554 Trashed: 1 | Page: 788555 Trashed: 1 | Page: 788635 Trashed: 1 | Page: 788636 Trashed: 1 | Page: 788637 Trashed: 1 | Page: 788638 Trashed: 1 | Total 92
Shader23: Page: 787008 Trashed: 1 | Page: 787010 Trashed: 1 | Page: 787012 Trashed: 1 | Page: 787013 Trashed: 1 | Page: 787015 Trashed: 1 | Page: 787017 Trashed: 1 | Page: 787019 Trashed: 1 | Page: 787020 Trashed: 1 | Page: 787022 Trashed: 1 | Page: 787023 Trashed: 1 | Page: 787211 Trashed: 1 | Page: 787212 Trashed: 1 | Page: 787213 Trashed: 1 | Page: 787214 Trashed: 1 | Page: 787295 Trashed: 1 | Page: 787296 Trashed: 1 | Page: 787297 Trashed: 1 | Page: 787298 Trashed: 1 | Page: 787379 Trashed: 1 | Page: 787380 Trashed: 1 | Page: 787381 Trashed: 1 | Page: 787382 Trashed: 1 | Page: 787463 Trashed: 1 | Page: 787464 Trashed: 1 | Page: 787465 Trashed: 1 | Page: 787466 Trashed: 1 | Page: 787547 Trashed: 1 | Page: 787548 Trashed: 1 | Page: 787549 Trashed: 1 | Page: 787550 Trashed: 1 | Page: 787590 Trashed: 1 | Page: 787632 Trashed: 1 | Page: 787633 Trashed: 1 | Page: 787634 Trashed: 1 | Page: 787635 Trashed: 1 | Page: 787674 Trashed: 1 | Page: 787676 Trashed: 1 | Page: 787716 Trashed: 1 | Page: 787717 Trashed: 1 | Page: 787718 Trashed: 1 | Page: 787719 Trashed: 1 | Page: 787758 Trashed: 1 | Page: 787759 Trashed: 1 | Page: 787800 Trashed: 1 | Page: 787801 Trashed: 1 | Page: 787802 Trashed: 1 | Page: 787803 Trashed: 1 | Page: 787842 Trashed: 1 | Page: 787844 Trashed: 1 | Page: 787884 Trashed: 1 | Page: 787885 Trashed: 1 | Page: 787886 Trashed: 1 | Page: 787887 Trashed: 1 | Page: 787967 Trashed: 1 | Page: 787968 Trashed: 1 | Page: 787969 Trashed: 1 | Page: 787970 Trashed: 1 | Page: 788021 Trashed: 1 | Page: 788051 Trashed: 1 | Page: 788052 Trashed: 1 | Page: 788053 Trashed: 1 | Page: 788054 Trashed: 1 | Page: 788135 Trashed: 1 | Page: 788136 Trashed: 1 | Page: 788137 Trashed: 1 | Page: 788138 Trashed: 1 | Page: 788219 Trashed: 1 | Page: 788220 Trashed: 1 | Page: 788221 Trashed: 1 | Page: 788222 Trashed: 1 | Page: 788238 Trashed: 1 | Page: 788303 Trashed: 1 | Page: 788304 Trashed: 1 | Page: 788305 Trashed: 1 | Page: 788306 Trashed: 1 | Page: 788387 Trashed: 1 | Page: 788388 Trashed: 1 | Page: 788389 Trashed: 1 | Page: 788390 Trashed: 1 | Page: 788444 Trashed: 1 | Page: 788471 Trashed: 1 | Page: 788472 Trashed: 1 | Page: 788473 Trashed: 1 | Page: 788474 Trashed: 1 | Page: 788555 Trashed: 1 | Page: 788556 Trashed: 1 | Page: 788557 Trashed: 1 | Page: 788558 Trashed: 1 | Page: 788638 Trashed: 1 | Page: 788639 Trashed: 1 | Page: 788640 Trashed: 1 | Page: 788641 Trashed: 1 | Total 92
Shader24: Page: 787008 Trashed: 1 | Page: 787010 Trashed: 1 | Page: 787012 Trashed: 1 | Page: 787013 Trashed: 1 | Page: 787015 Trashed: 1 | Page: 787017 Trashed: 1 | Page: 787019 Trashed: 1 | Page: 787020 Trashed: 1 | Page: 787023 Trashed: 1 | Page: 787214 Trashed: 1 | Page: 787215 Trashed: 1 | Page: 787216 Trashed: 1 | Page: 787217 Trashed: 1 | Page: 787298 Trashed: 1 | Page: 787299 Trashed: 1 | Page: 787300 Trashed: 1 | Page: 787301 Trashed: 1 | Page: 787382 Trashed: 1 | Page: 787383 Trashed: 1 | Page: 787384 Trashed: 1 | Page: 787385 Trashed: 1 | Page: 787466 Trashed: 1 | Page: 787467 Trashed: 1 | Page: 787468 Trashed: 1 | Page: 787469 Trashed: 1 | Page: 787550 Trashed: 1 | Page: 787551 Trashed: 1 | Page: 787552 Trashed: 1 | Page: 787553 Trashed: 1 | Page: 787593 Trashed: 1 | Page: 787635 Trashed: 1 | Page: 787636 Trashed: 1 | Page: 787637 Trashed: 1 | Page: 787719 Trashed: 1 | Page: 787720 Trashed: 1 | Page: 787721 Trashed: 1 | Page: 787722 Trashed: 1 | Page: 787761 Trashed: 1 | Page: 787762 Trashed: 1 | Page: 787803 Trashed: 1 | Page: 787804 Trashed: 1 | Page: 787805 Trashed: 1 | Page: 787806 Trashed: 1 | Page: 787845 Trashed: 1 | Page: 787887 Trashed: 1 | Page: 787888 Trashed: 1 | Page: 787889 Trashed: 1 | Page: 787970 Trashed: 1 | Page: 787971 Trashed: 1 | Page: 787972 Trashed: 1 | Page: 787973 Trashed: 1 | Page: 788054 Trashed: 1 | Page: 788055 Trashed: 1 | Page: 788056 Trashed: 1 | Page: 788057 Trashed: 1 | Page: 788138 Trashed: 1 | Page: 788139 Trashed: 1 | Page: 788140 Trashed: 1 | Page: 788141 Trashed: 1 | Page: 788222 Trashed: 1 | Page: 788223 Trashed: 1 | Page: 788224 Trashed: 1 | Page: 788225 Trashed: 1 | Page: 788242 Trashed: 1 | Page: 788306 Trashed: 1 | Page: 788307 Trashed: 1 | Page: 788308 Trashed: 1 | Page: 788309 Trashed: 1 | Page: 788390 Trashed: 1 | Page: 788391 Trashed: 1 | Page: 788392 Trashed: 1 | Page: 788393 Trashed: 1 | Page: 788474 Trashed: 1 | Page: 788475 Trashed: 1 | Page: 788476 Trashed: 1 | Page: 788477 Trashed: 1 | Page: 788558 Trashed: 1 | Page: 788559 Trashed: 1 | Page: 788560 Trashed: 1 | Page: 788561 Trashed: 1 | Page: 788641 Trashed: 1 | Page: 788642 Trashed: 1 | Page: 788643 Trashed: 1 | Page: 788644 Trashed: 1 | Page: 788662 Trashed: 1 | Total 85
Shader25: Page: 787008 Trashed: 1 | Page: 787010 Trashed: 1 | Page: 787012 Trashed: 1 | Page: 787013 Trashed: 1 | Page: 787015 Trashed: 1 | Page: 787017 Trashed: 1 | Page: 787019 Trashed: 1 | Page: 787020 Trashed: 1 | Page: 787022 Trashed: 1 | Page: 787217 Trashed: 1 | Page: 787218 Trashed: 1 | Page: 787219 Trashed: 1 | Page: 787220 Trashed: 1 | Page: 787301 Trashed: 1 | Page: 787302 Trashed: 1 | Page: 787303 Trashed: 1 | Page: 787304 Trashed: 1 | Page: 787385 Trashed: 1 | Page: 787386 Trashed: 1 | Page: 787387 Trashed: 1 | Page: 787388 Trashed: 1 | Page: 787469 Trashed: 1 | Page: 787470 Trashed: 1 | Page: 787471 Trashed: 1 | Page: 787472 Trashed: 1 | Page: 787553 Trashed: 1 | Page: 787554 Trashed: 1 | Page: 787555 Trashed: 1 | Page: 787556 Trashed: 1 | Page: 787596 Trashed: 1 | Page: 787597 Trashed: 1 | Page: 787638 Trashed: 1 | Page: 787639 Trashed: 1 | Page: 787640 Trashed: 1 | Page: 787641 Trashed: 1 | Page: 787680 Trashed: 1 | Page: 787722 Trashed: 1 | Page: 787723 Trashed: 1 | Page: 787724 Trashed: 1 | Page: 787725 Trashed: 1 | Page: 787765 Trashed: 1 | Page: 787767 Trashed: 1 | Page: 787806 Trashed: 1 | Page: 787807 Trashed: 1 | Page: 787808 Trashed: 1 | Page: 787809 Trashed: 1 | Page: 787850 Trashed: 1 | Page: 787890 Trashed: 1 | Page: 787891 Trashed: 1 | Page: 787892 Trashed: 1 | Page: 787973 Trashed: 1 | Page: 787974 Trashed: 1 | Page: 787975 Trashed: 1 | Page: 787976 Trashed: 1 | Page: 787977 Trashed: 1 | Page: 788057 Trashed: 1 | Page: 788058 Trashed: 1 | Page: 788059 Trashed: 1 | Page: 788060 Trashed: 1 | Page: 788141 Trashed: 1 | Page: 788142 Trashed: 1 | Page: 788143 Trashed: 1 | Page: 788144 Trashed: 1 | Page: 788225 Trashed: 1 | Page: 788226 Trashed: 1 | Page: 788227 Trashed: 1 | Page: 788228 Trashed: 1 | Page: 788309 Trashed: 1 | Page: 788310 Trashed: 1 | Page: 788311 Trashed: 1 | Page: 788312 Trashed: 1 | Page: 788393 Trashed: 1 | Page: 788394 Trashed: 1 | Page: 788395 Trashed: 1 | Page: 788396 Trashed: 1 | Page: 788477 Trashed: 1 | Page: 788478 Trashed: 1 | Page: 788479 Trashed: 1 | Page: 788480 Trashed: 1 | Page: 788561 Trashed: 1 | Page: 788562 Trashed: 1 | Page: 788563 Trashed: 1 | Page: 788564 Trashed: 1 | Page: 788644 Trashed: 1 | Page: 788645 Trashed: 1 | Page: 788646 Trashed: 1 | Page: 788647 Trashed: 1 | Total 87
Shader26: Page: 787008 Trashed: 1 | Page: 787010 Trashed: 1 | Page: 787012 Trashed: 1 | Page: 787014 Trashed: 1 | Page: 787015 Trashed: 1 | Page: 787017 Trashed: 1 | Page: 787019 Trashed: 1 | Page: 787021 Trashed: 1 | Page: 787023 Trashed: 1 | Page: 787136 Trashed: 1 | Page: 787137 Trashed: 1 | Page: 787138 Trashed: 1 | Page: 787139 Trashed: 1 | Page: 787220 Trashed: 1 | Page: 787221 Trashed: 1 | Page: 787222 Trashed: 1 | Page: 787223 Trashed: 1 | Page: 787304 Trashed: 1 | Page: 787305 Trashed: 1 | Page: 787306 Trashed: 1 | Page: 787307 Trashed: 1 | Page: 787388 Trashed: 1 | Page: 787389 Trashed: 1 | Page: 787390 Trashed: 1 | Page: 787391 Trashed: 1 | Page: 787472 Trashed: 1 | Page: 787473 Trashed: 1 | Page: 787474 Trashed: 1 | Page: 787475 Trashed: 1 | Page: 787517 Trashed: 1 | Page: 787557 Trashed: 1 | Page: 787558 Trashed: 1 | Page: 787559 Trashed: 1 | Page: 787599 Trashed: 1 | Page: 787600 Trashed: 1 | Page: 787601 Trashed: 1 | Page: 787641 Trashed: 1 | Page: 787642 Trashed: 1 | Page: 787643 Trashed: 1 | Page: 787644 Trashed: 1 | Page: 787684 Trashed: 1 | Page: 787725 Trashed: 1 | Page: 787726 Trashed: 1 | Page: 787727 Trashed: 1 | Page: 787728 Trashed: 1 | Page: 787767 Trashed: 1 | Page: 787768 Trashed: 1 | Page: 787769 Trashed: 1 | Page: 787809 Trashed: 1 | Page: 787810 Trashed: 1 | Page: 787811 Trashed: 1 | Page: 787812 Trashed: 1 | Page: 787851 Trashed: 1 | Page: 787893 Trashed: 1 | Page: 787894 Trashed: 1 | Page: 787895 Trashed: 1 | Page: 787977 Trashed: 1 | Page: 787978 Trashed: 1 | Page: 787979 Trashed: 1 | Page: 787980 Trashed: 1 | Page: 788060 Trashed: 1 | Page: 788061 Trashed: 1 | Page: 788062 Trashed: 1 | Page: 788063 Trashed: 1 | Page: 788144 Trashed: 1 | Page: 788145 Trashed: 1 | Page: 788146 Trashed: 1 | Page: 788147 Trashed: 1 | Page: 788228 Trashed: 1 | Page: 788229 Trashed: 1 | Page: 788230 Trashed: 1 | Page: 788231 Trashed: 1 | Page: 788248 Trashed: 1 | Page: 788313 Trashed: 1 | Page: 788314 Trashed: 1 | Page: 788315 Trashed: 1 | Page: 788396 Trashed: 1 | Page: 788397 Trashed: 1 | Page: 788398 Trashed: 1 | Page: 788399 Trashed: 1 | Page: 788480 Trashed: 1 | Page: 788481 Trashed: 1 | Page: 788482 Trashed: 1 | Page: 788483 Trashed: 1 | Page: 788564 Trashed: 1 | Page: 788565 Trashed: 1 | Page: 788566 Trashed: 1 | Page: 788567 Trashed: 1 | Page: 788647 Trashed: 1 | Page: 788648 Trashed: 1 | Page: 788649 Trashed: 1 | Page: 788650 Trashed: 1 | Total 92
Shader27: Page: 787009 Trashed: 1 | Page: 787010 Trashed: 1 | Page: 787012 Trashed: 1 | Page: 787014 Trashed: 1 | Page: 787016 Trashed: 1 | Page: 787017 Trashed: 1 | Page: 787019 Trashed: 1 | Page: 787021 Trashed: 1 | Page: 787022 Trashed: 1 | Page: 787139 Trashed: 1 | Page: 787140 Trashed: 1 | Page: 787141 Trashed: 1 | Page: 787142 Trashed: 1 | Page: 787223 Trashed: 1 | Page: 787224 Trashed: 1 | Page: 787225 Trashed: 1 | Page: 787226 Trashed: 1 | Page: 787307 Trashed: 1 | Page: 787308 Trashed: 1 | Page: 787309 Trashed: 1 | Page: 787310 Trashed: 1 | Page: 787391 Trashed: 1 | Page: 787392 Trashed: 1 | Page: 787393 Trashed: 1 | Page: 787394 Trashed: 1 | Page: 787475 Trashed: 1 | Page: 787476 Trashed: 1 | Page: 787477 Trashed: 1 | Page: 787478 Trashed: 1 | Page: 787519 Trashed: 1 | Page: 787520 Trashed: 1 | Page: 787560 Trashed: 1 | Page: 787561 Trashed: 1 | Page: 787562 Trashed: 1 | Page: 787603 Trashed: 1 | Page: 787644 Trashed: 1 | Page: 787645 Trashed: 1 | Page: 787646 Trashed: 1 | Page: 787647 Trashed: 1 | Page: 787686 Trashed: 1 | Page: 787687 Trashed: 1 | Page: 787728 Trashed: 1 | Page: 787729 Trashed: 1 | Page: 787730 Trashed: 1 | Page: 787731 Trashed: 1 | Page: 787770 Trashed: 1 | Page: 787771 Trashed: 1 | Page: 787812 Trashed: 1 | Page: 787813 Trashed: 1 | Page: 787814 Trashed: 1 | Page: 787815 Trashed: 1 | Page: 787896 Trashed: 1 | Page: 787897 Trashed: 1 | Page: 787898 Trashed: 1 | Page: 787980 Trashed: 1 | Page: 787981 Trashed: 1 | Page: 787982 Trashed: 1 | Page: 787983 Trashed: 1 | Page: 788063 Trashed: 1 | Page: 788064 Trashed: 1 | Page: 788065 Trashed: 1 | Page: 788066 Trashed: 1 | Page: 788147 Trashed: 1 | Page: 788148 Trashed: 1 | Page: 788149 Trashed: 1 | Page: 788150 Trashed: 1 | Page: 788231 Trashed: 1 | Page: 788232 Trashed: 1 | Page: 788233 Trashed: 1 | Page: 788234 Trashed: 1 | Page: 788286 Trashed: 1 | Page: 788287 Trashed: 1 | Page: 788315 Trashed: 1 | Page: 788316 Trashed: 1 | Page: 788317 Trashed: 1 | Page: 788318 Trashed: 1 | Page: 788399 Trashed: 1 | Page: 788400 Trashed: 1 | Page: 788401 Trashed: 1 | Page: 788402 Trashed: 1 | Page: 788483 Trashed: 1 | Page: 788484 Trashed: 1 | Page: 788485 Trashed: 1 | Page: 788486 Trashed: 1 | Page: 788567 Trashed: 1 | Page: 788568 Trashed: 1 | Page: 788569 Trashed: 1 | Page: 788570 Trashed: 1 | Page: 788650 Trashed: 1 | Page: 788651 Trashed: 1 | Page: 788652 Trashed: 1 | Page: 788653 Trashed: 1 | Total 92
Tlb_tot_thrash: 2468
========================================Page fault statistics==============================
Shader0: Page_table_access:6931 Page_hit: 3365 Page_miss: 3566 Page_hit_rate: 0.485500
Shader1: Page_table_access:6968 Page_hit: 3395 Page_miss: 3573 Page_hit_rate: 0.487227
Shader2: Page_table_access:7056 Page_hit: 3476 Page_miss: 3580 Page_hit_rate: 0.492630
Shader3: Page_table_access:6874 Page_hit: 3354 Page_miss: 3520 Page_hit_rate: 0.487926
Shader4: Page_table_access:6940 Page_hit: 3461 Page_miss: 3479 Page_hit_rate: 0.498703
Shader5: Page_table_access:6924 Page_hit: 3440 Page_miss: 3484 Page_hit_rate: 0.496823
Shader6: Page_table_access:7001 Page_hit: 3472 Page_miss: 3529 Page_hit_rate: 0.495929
Shader7: Page_table_access:6751 Page_hit: 3330 Page_miss: 3421 Page_hit_rate: 0.493260
Shader8: Page_table_access:6841 Page_hit: 3429 Page_miss: 3412 Page_hit_rate: 0.501243
Shader9: Page_table_access:6947 Page_hit: 3484 Page_miss: 3463 Page_hit_rate: 0.501511
Shader10: Page_table_access:6942 Page_hit: 3382 Page_miss: 3560 Page_hit_rate: 0.487179
Shader11: Page_table_access:7046 Page_hit: 3433 Page_miss: 3613 Page_hit_rate: 0.487227
Shader12: Page_table_access:6927 Page_hit: 3369 Page_miss: 3558 Page_hit_rate: 0.486358
Shader13: Page_table_access:7015 Page_hit: 3345 Page_miss: 3670 Page_hit_rate: 0.476835
Shader14: Page_table_access:6909 Page_hit: 3306 Page_miss: 3603 Page_hit_rate: 0.478506
Shader15: Page_table_access:6904 Page_hit: 3215 Page_miss: 3689 Page_hit_rate: 0.465672
Shader16: Page_table_access:6683 Page_hit: 3151 Page_miss: 3532 Page_hit_rate: 0.471495
Shader17: Page_table_access:6850 Page_hit: 3305 Page_miss: 3545 Page_hit_rate: 0.482482
Shader18: Page_table_access:6851 Page_hit: 3327 Page_miss: 3524 Page_hit_rate: 0.485623
Shader19: Page_table_access:6837 Page_hit: 3324 Page_miss: 3513 Page_hit_rate: 0.486178
Shader20: Page_table_access:6923 Page_hit: 3372 Page_miss: 3551 Page_hit_rate: 0.487072
Shader21: Page_table_access:6813 Page_hit: 3290 Page_miss: 3523 Page_hit_rate: 0.482900
Shader22: Page_table_access:6719 Page_hit: 3247 Page_miss: 3472 Page_hit_rate: 0.483256
Shader23: Page_table_access:6829 Page_hit: 3323 Page_miss: 3506 Page_hit_rate: 0.486601
Shader24: Page_table_access:6838 Page_hit: 3316 Page_miss: 3522 Page_hit_rate: 0.484937
Shader25: Page_table_access:7046 Page_hit: 3458 Page_miss: 3588 Page_hit_rate: 0.490775
Shader26: Page_table_access:6996 Page_hit: 3447 Page_miss: 3549 Page_hit_rate: 0.492710
Shader27: Page_table_access:6915 Page_hit: 3359 Page_miss: 3556 Page_hit_rate: 0.485756
Page_table_tot_access: 193276 Page_tot_hit: 94175, Page_tot_miss 99101, Page_tot_hit_rate: 0.487257 Page_tot_fault: 166 Page_tot_pending: 98896
Total_memory_access_page_fault: 166, Average_latency: 8191665.000000
========================================Page thrashing statistics==============================
Page_validate: 10976 Page_evict_dirty: 32 Page_evict_not_dirty: 8944
Page: 787008 Thrashed: 1
Page: 787009 Thrashed: 1
Page: 787010 Thrashed: 1
Page: 787011 Thrashed: 1
Page: 787012 Thrashed: 1
Page: 787013 Thrashed: 1
Page: 787014 Thrashed: 1
Page: 787015 Thrashed: 1
Page: 787016 Thrashed: 1
Page: 787017 Thrashed: 1
Page: 787018 Thrashed: 1
Page: 787019 Thrashed: 1
Page: 787020 Thrashed: 1
Page: 787021 Thrashed: 1
Page: 787022 Thrashed: 1
Page: 787023 Thrashed: 1
Page: 787136 Thrashed: 6
Page: 787137 Thrashed: 6
Page: 787138 Thrashed: 6
Page: 787139 Thrashed: 6
Page: 787140 Thrashed: 6
Page: 787141 Thrashed: 6
Page: 787142 Thrashed: 6
Page: 787143 Thrashed: 6
Page: 787144 Thrashed: 6
Page: 787145 Thrashed: 6
Page: 787146 Thrashed: 6
Page: 787147 Thrashed: 6
Page: 787148 Thrashed: 6
Page: 787149 Thrashed: 6
Page: 787150 Thrashed: 6
Page: 787151 Thrashed: 6
Page: 787152 Thrashed: 5
Page: 787153 Thrashed: 5
Page: 787154 Thrashed: 5
Page: 787155 Thrashed: 5
Page: 787156 Thrashed: 5
Page: 787157 Thrashed: 5
Page: 787158 Thrashed: 5
Page: 787159 Thrashed: 5
Page: 787160 Thrashed: 5
Page: 787161 Thrashed: 5
Page: 787162 Thrashed: 5
Page: 787163 Thrashed: 5
Page: 787164 Thrashed: 5
Page: 787165 Thrashed: 5
Page: 787166 Thrashed: 5
Page: 787167 Thrashed: 5
Page: 787168 Thrashed: 5
Page: 787169 Thrashed: 5
Page: 787170 Thrashed: 5
Page: 787171 Thrashed: 5
Page: 787172 Thrashed: 5
Page: 787173 Thrashed: 5
Page: 787174 Thrashed: 5
Page: 787175 Thrashed: 5
Page: 787176 Thrashed: 5
Page: 787177 Thrashed: 5
Page: 787178 Thrashed: 5
Page: 787179 Thrashed: 5
Page: 787180 Thrashed: 5
Page: 787181 Thrashed: 5
Page: 787182 Thrashed: 5
Page: 787183 Thrashed: 5
Page: 787184 Thrashed: 5
Page: 787185 Thrashed: 5
Page: 787186 Thrashed: 5
Page: 787187 Thrashed: 5
Page: 787188 Thrashed: 5
Page: 787189 Thrashed: 5
Page: 787190 Thrashed: 5
Page: 787191 Thrashed: 5
Page: 787192 Thrashed: 5
Page: 787193 Thrashed: 5
Page: 787194 Thrashed: 5
Page: 787195 Thrashed: 5
Page: 787196 Thrashed: 5
Page: 787197 Thrashed: 5
Page: 787198 Thrashed: 5
Page: 787199 Thrashed: 5
Page: 787200 Thrashed: 5
Page: 787201 Thrashed: 5
Page: 787202 Thrashed: 5
Page: 787203 Thrashed: 5
Page: 787204 Thrashed: 5
Page: 787205 Thrashed: 5
Page: 787206 Thrashed: 5
Page: 787207 Thrashed: 5
Page: 787208 Thrashed: 5
Page: 787209 Thrashed: 5
Page: 787210 Thrashed: 5
Page: 787211 Thrashed: 5
Page: 787212 Thrashed: 5
Page: 787213 Thrashed: 5
Page: 787214 Thrashed: 5
Page: 787215 Thrashed: 5
Page: 787216 Thrashed: 5
Page: 787217 Thrashed: 5
Page: 787218 Thrashed: 5
Page: 787219 Thrashed: 5
Page: 787220 Thrashed: 5
Page: 787221 Thrashed: 5
Page: 787222 Thrashed: 5
Page: 787223 Thrashed: 5
Page: 787224 Thrashed: 5
Page: 787225 Thrashed: 5
Page: 787226 Thrashed: 5
Page: 787227 Thrashed: 5
Page: 787228 Thrashed: 5
Page: 787229 Thrashed: 5
Page: 787230 Thrashed: 5
Page: 787231 Thrashed: 5
Page: 787232 Thrashed: 5
Page: 787233 Thrashed: 5
Page: 787234 Thrashed: 5
Page: 787235 Thrashed: 5
Page: 787236 Thrashed: 5
Page: 787237 Thrashed: 5
Page: 787238 Thrashed: 5
Page: 787239 Thrashed: 5
Page: 787240 Thrashed: 5
Page: 787241 Thrashed: 5
Page: 787242 Thrashed: 5
Page: 787243 Thrashed: 5
Page: 787244 Thrashed: 5
Page: 787245 Thrashed: 5
Page: 787246 Thrashed: 5
Page: 787247 Thrashed: 5
Page: 787248 Thrashed: 5
Page: 787249 Thrashed: 5
Page: 787250 Thrashed: 5
Page: 787251 Thrashed: 5
Page: 787252 Thrashed: 5
Page: 787253 Thrashed: 5
Page: 787254 Thrashed: 5
Page: 787255 Thrashed: 5
Page: 787256 Thrashed: 5
Page: 787257 Thrashed: 5
Page: 787258 Thrashed: 5
Page: 787259 Thrashed: 5
Page: 787260 Thrashed: 5
Page: 787261 Thrashed: 5
Page: 787262 Thrashed: 5
Page: 787263 Thrashed: 5
Page: 787264 Thrashed: 5
Page: 787265 Thrashed: 5
Page: 787266 Thrashed: 5
Page: 787267 Thrashed: 5
Page: 787268 Thrashed: 5
Page: 787269 Thrashed: 5
Page: 787270 Thrashed: 5
Page: 787271 Thrashed: 5
Page: 787272 Thrashed: 5
Page: 787273 Thrashed: 5
Page: 787274 Thrashed: 5
Page: 787275 Thrashed: 5
Page: 787276 Thrashed: 5
Page: 787277 Thrashed: 5
Page: 787278 Thrashed: 5
Page: 787279 Thrashed: 5
Page: 787280 Thrashed: 5
Page: 787281 Thrashed: 5
Page: 787282 Thrashed: 5
Page: 787283 Thrashed: 5
Page: 787284 Thrashed: 5
Page: 787285 Thrashed: 5
Page: 787286 Thrashed: 5
Page: 787287 Thrashed: 5
Page: 787288 Thrashed: 5
Page: 787289 Thrashed: 5
Page: 787290 Thrashed: 5
Page: 787291 Thrashed: 5
Page: 787292 Thrashed: 5
Page: 787293 Thrashed: 5
Page: 787294 Thrashed: 5
Page: 787295 Thrashed: 5
Page: 787296 Thrashed: 6
Page: 787297 Thrashed: 6
Page: 787298 Thrashed: 6
Page: 787299 Thrashed: 6
Page: 787300 Thrashed: 6
Page: 787301 Thrashed: 6
Page: 787302 Thrashed: 6
Page: 787303 Thrashed: 6
Page: 787304 Thrashed: 6
Page: 787305 Thrashed: 6
Page: 787306 Thrashed: 6
Page: 787307 Thrashed: 6
Page: 787308 Thrashed: 6
Page: 787309 Thrashed: 6
Page: 787310 Thrashed: 6
Page: 787311 Thrashed: 6
Page: 787312 Thrashed: 5
Page: 787313 Thrashed: 5
Page: 787314 Thrashed: 5
Page: 787315 Thrashed: 5
Page: 787316 Thrashed: 5
Page: 787317 Thrashed: 5
Page: 787318 Thrashed: 5
Page: 787319 Thrashed: 5
Page: 787320 Thrashed: 5
Page: 787321 Thrashed: 5
Page: 787322 Thrashed: 5
Page: 787323 Thrashed: 5
Page: 787324 Thrashed: 5
Page: 787325 Thrashed: 5
Page: 787326 Thrashed: 5
Page: 787327 Thrashed: 5
Page: 787328 Thrashed: 6
Page: 787329 Thrashed: 6
Page: 787330 Thrashed: 6
Page: 787331 Thrashed: 6
Page: 787332 Thrashed: 6
Page: 787333 Thrashed: 6
Page: 787334 Thrashed: 6
Page: 787335 Thrashed: 6
Page: 787336 Thrashed: 6
Page: 787337 Thrashed: 6
Page: 787338 Thrashed: 6
Page: 787339 Thrashed: 6
Page: 787340 Thrashed: 6
Page: 787341 Thrashed: 6
Page: 787342 Thrashed: 6
Page: 787343 Thrashed: 6
Page: 787344 Thrashed: 5
Page: 787345 Thrashed: 5
Page: 787346 Thrashed: 5
Page: 787347 Thrashed: 5
Page: 787348 Thrashed: 5
Page: 787349 Thrashed: 5
Page: 787350 Thrashed: 5
Page: 787351 Thrashed: 5
Page: 787352 Thrashed: 5
Page: 787353 Thrashed: 5
Page: 787354 Thrashed: 5
Page: 787355 Thrashed: 5
Page: 787356 Thrashed: 5
Page: 787357 Thrashed: 5
Page: 787358 Thrashed: 5
Page: 787359 Thrashed: 5
Page: 787360 Thrashed: 5
Page: 787361 Thrashed: 5
Page: 787362 Thrashed: 5
Page: 787363 Thrashed: 5
Page: 787364 Thrashed: 5
Page: 787365 Thrashed: 5
Page: 787366 Thrashed: 5
Page: 787367 Thrashed: 5
Page: 787368 Thrashed: 5
Page: 787369 Thrashed: 5
Page: 787370 Thrashed: 5
Page: 787371 Thrashed: 5
Page: 787372 Thrashed: 5
Page: 787373 Thrashed: 5
Page: 787374 Thrashed: 5
Page: 787375 Thrashed: 5
Page: 787376 Thrashed: 6
Page: 787377 Thrashed: 6
Page: 787378 Thrashed: 6
Page: 787379 Thrashed: 6
Page: 787380 Thrashed: 6
Page: 787381 Thrashed: 6
Page: 787382 Thrashed: 6
Page: 787383 Thrashed: 6
Page: 787384 Thrashed: 6
Page: 787385 Thrashed: 6
Page: 787386 Thrashed: 6
Page: 787387 Thrashed: 6
Page: 787388 Thrashed: 6
Page: 787389 Thrashed: 6
Page: 787390 Thrashed: 6
Page: 787391 Thrashed: 6
Page: 787392 Thrashed: 5
Page: 787393 Thrashed: 5
Page: 787394 Thrashed: 5
Page: 787395 Thrashed: 5
Page: 787396 Thrashed: 5
Page: 787397 Thrashed: 5
Page: 787398 Thrashed: 5
Page: 787399 Thrashed: 5
Page: 787400 Thrashed: 5
Page: 787401 Thrashed: 5
Page: 787402 Thrashed: 5
Page: 787403 Thrashed: 5
Page: 787404 Thrashed: 5
Page: 787405 Thrashed: 5
Page: 787406 Thrashed: 5
Page: 787407 Thrashed: 5
Page: 787408 Thrashed: 5
Page: 787409 Thrashed: 5
Page: 787410 Thrashed: 5
Page: 787411 Thrashed: 5
Page: 787412 Thrashed: 5
Page: 787413 Thrashed: 5
Page: 787414 Thrashed: 5
Page: 787415 Thrashed: 5
Page: 787416 Thrashed: 5
Page: 787417 Thrashed: 5
Page: 787418 Thrashed: 5
Page: 787419 Thrashed: 5
Page: 787420 Thrashed: 5
Page: 787421 Thrashed: 5
Page: 787422 Thrashed: 5
Page: 787423 Thrashed: 5
Page: 787424 Thrashed: 5
Page: 787425 Thrashed: 5
Page: 787426 Thrashed: 5
Page: 787427 Thrashed: 5
Page: 787428 Thrashed: 5
Page: 787429 Thrashed: 5
Page: 787430 Thrashed: 5
Page: 787431 Thrashed: 5
Page: 787432 Thrashed: 5
Page: 787433 Thrashed: 5
Page: 787434 Thrashed: 5
Page: 787435 Thrashed: 5
Page: 787436 Thrashed: 5
Page: 787437 Thrashed: 5
Page: 787438 Thrashed: 5
Page: 787439 Thrashed: 5
Page: 787440 Thrashed: 5
Page: 787441 Thrashed: 5
Page: 787442 Thrashed: 5
Page: 787443 Thrashed: 5
Page: 787444 Thrashed: 5
Page: 787445 Thrashed: 5
Page: 787446 Thrashed: 5
Page: 787447 Thrashed: 5
Page: 787448 Thrashed: 5
Page: 787449 Thrashed: 5
Page: 787450 Thrashed: 5
Page: 787451 Thrashed: 5
Page: 787452 Thrashed: 5
Page: 787453 Thrashed: 5
Page: 787454 Thrashed: 5
Page: 787455 Thrashed: 5
Page: 787456 Thrashed: 5
Page: 787457 Thrashed: 5
Page: 787458 Thrashed: 5
Page: 787459 Thrashed: 5
Page: 787460 Thrashed: 5
Page: 787461 Thrashed: 5
Page: 787462 Thrashed: 5
Page: 787463 Thrashed: 5
Page: 787464 Thrashed: 5
Page: 787465 Thrashed: 5
Page: 787466 Thrashed: 5
Page: 787467 Thrashed: 5
Page: 787468 Thrashed: 5
Page: 787469 Thrashed: 5
Page: 787470 Thrashed: 5
Page: 787471 Thrashed: 5
Page: 787472 Thrashed: 5
Page: 787473 Thrashed: 5
Page: 787474 Thrashed: 5
Page: 787475 Thrashed: 5
Page: 787476 Thrashed: 5
Page: 787477 Thrashed: 5
Page: 787478 Thrashed: 5
Page: 787479 Thrashed: 5
Page: 787480 Thrashed: 5
Page: 787481 Thrashed: 5
Page: 787482 Thrashed: 5
Page: 787483 Thrashed: 5
Page: 787484 Thrashed: 5
Page: 787485 Thrashed: 5
Page: 787486 Thrashed: 5
Page: 787487 Thrashed: 5
Page: 787488 Thrashed: 5
Page: 787489 Thrashed: 5
Page: 787490 Thrashed: 5
Page: 787491 Thrashed: 5
Page: 787492 Thrashed: 5
Page: 787493 Thrashed: 5
Page: 787494 Thrashed: 5
Page: 787495 Thrashed: 5
Page: 787496 Thrashed: 5
Page: 787497 Thrashed: 5
Page: 787498 Thrashed: 5
Page: 787499 Thrashed: 5
Page: 787500 Thrashed: 5
Page: 787501 Thrashed: 5
Page: 787502 Thrashed: 5
Page: 787503 Thrashed: 5
Page: 787504 Thrashed: 5
Page: 787505 Thrashed: 5
Page: 787506 Thrashed: 5
Page: 787507 Thrashed: 5
Page: 787508 Thrashed: 5
Page: 787509 Thrashed: 5
Page: 787510 Thrashed: 5
Page: 787511 Thrashed: 5
Page: 787512 Thrashed: 5
Page: 787513 Thrashed: 5
Page: 787514 Thrashed: 5
Page: 787515 Thrashed: 5
Page: 787516 Thrashed: 5
Page: 787517 Thrashed: 5
Page: 787518 Thrashed: 5
Page: 787519 Thrashed: 5
Page: 787520 Thrashed: 5
Page: 787521 Thrashed: 5
Page: 787522 Thrashed: 5
Page: 787523 Thrashed: 5
Page: 787524 Thrashed: 5
Page: 787525 Thrashed: 5
Page: 787526 Thrashed: 5
Page: 787527 Thrashed: 5
Page: 787528 Thrashed: 5
Page: 787529 Thrashed: 5
Page: 787530 Thrashed: 5
Page: 787531 Thrashed: 5
Page: 787532 Thrashed: 5
Page: 787533 Thrashed: 5
Page: 787534 Thrashed: 5
Page: 787535 Thrashed: 5
Page: 787536 Thrashed: 5
Page: 787537 Thrashed: 5
Page: 787538 Thrashed: 5
Page: 787539 Thrashed: 5
Page: 787540 Thrashed: 5
Page: 787541 Thrashed: 5
Page: 787542 Thrashed: 5
Page: 787543 Thrashed: 5
Page: 787544 Thrashed: 5
Page: 787545 Thrashed: 5
Page: 787546 Thrashed: 5
Page: 787547 Thrashed: 5
Page: 787548 Thrashed: 5
Page: 787549 Thrashed: 5
Page: 787550 Thrashed: 5
Page: 787551 Thrashed: 5
Page: 787552 Thrashed: 5
Page: 787553 Thrashed: 5
Page: 787554 Thrashed: 5
Page: 787555 Thrashed: 5
Page: 787556 Thrashed: 5
Page: 787557 Thrashed: 5
Page: 787558 Thrashed: 5
Page: 787559 Thrashed: 5
Page: 787560 Thrashed: 5
Page: 787561 Thrashed: 5
Page: 787562 Thrashed: 5
Page: 787563 Thrashed: 5
Page: 787564 Thrashed: 5
Page: 787565 Thrashed: 5
Page: 787566 Thrashed: 5
Page: 787567 Thrashed: 5
Page: 787568 Thrashed: 5
Page: 787569 Thrashed: 5
Page: 787570 Thrashed: 5
Page: 787571 Thrashed: 5
Page: 787572 Thrashed: 5
Page: 787573 Thrashed: 5
Page: 787574 Thrashed: 5
Page: 787575 Thrashed: 5
Page: 787576 Thrashed: 5
Page: 787577 Thrashed: 5
Page: 787578 Thrashed: 5
Page: 787579 Thrashed: 5
Page: 787580 Thrashed: 5
Page: 787581 Thrashed: 5
Page: 787582 Thrashed: 5
Page: 787583 Thrashed: 5
Page: 787584 Thrashed: 5
Page: 787585 Thrashed: 5
Page: 787586 Thrashed: 5
Page: 787587 Thrashed: 5
Page: 787588 Thrashed: 5
Page: 787589 Thrashed: 5
Page: 787590 Thrashed: 5
Page: 787591 Thrashed: 5
Page: 787592 Thrashed: 5
Page: 787593 Thrashed: 5
Page: 787594 Thrashed: 5
Page: 787595 Thrashed: 5
Page: 787596 Thrashed: 5
Page: 787597 Thrashed: 5
Page: 787598 Thrashed: 5
Page: 787599 Thrashed: 5
Page: 787600 Thrashed: 5
Page: 787601 Thrashed: 5
Page: 787602 Thrashed: 5
Page: 787603 Thrashed: 5
Page: 787604 Thrashed: 5
Page: 787605 Thrashed: 5
Page: 787606 Thrashed: 5
Page: 787607 Thrashed: 5
Page: 787608 Thrashed: 5
Page: 787609 Thrashed: 5
Page: 787610 Thrashed: 5
Page: 787611 Thrashed: 5
Page: 787612 Thrashed: 5
Page: 787613 Thrashed: 5
Page: 787614 Thrashed: 5
Page: 787615 Thrashed: 5
Page: 787616 Thrashed: 5
Page: 787617 Thrashed: 5
Page: 787618 Thrashed: 5
Page: 787619 Thrashed: 5
Page: 787620 Thrashed: 5
Page: 787621 Thrashed: 5
Page: 787622 Thrashed: 5
Page: 787623 Thrashed: 5
Page: 787624 Thrashed: 5
Page: 787625 Thrashed: 5
Page: 787626 Thrashed: 5
Page: 787627 Thrashed: 5
Page: 787628 Thrashed: 5
Page: 787629 Thrashed: 5
Page: 787630 Thrashed: 5
Page: 787631 Thrashed: 5
Page: 787632 Thrashed: 5
Page: 787633 Thrashed: 5
Page: 787634 Thrashed: 5
Page: 787635 Thrashed: 5
Page: 787636 Thrashed: 5
Page: 787637 Thrashed: 5
Page: 787638 Thrashed: 5
Page: 787639 Thrashed: 5
Page: 787640 Thrashed: 5
Page: 787641 Thrashed: 5
Page: 787642 Thrashed: 5
Page: 787643 Thrashed: 5
Page: 787644 Thrashed: 5
Page: 787645 Thrashed: 5
Page: 787646 Thrashed: 5
Page: 787647 Thrashed: 5
Page: 787648 Thrashed: 7
Page: 787649 Thrashed: 7
Page: 787650 Thrashed: 7
Page: 787651 Thrashed: 7
Page: 787652 Thrashed: 7
Page: 787653 Thrashed: 7
Page: 787654 Thrashed: 7
Page: 787655 Thrashed: 7
Page: 787656 Thrashed: 7
Page: 787657 Thrashed: 7
Page: 787658 Thrashed: 7
Page: 787659 Thrashed: 7
Page: 787660 Thrashed: 7
Page: 787661 Thrashed: 7
Page: 787662 Thrashed: 7
Page: 787663 Thrashed: 7
Page: 787664 Thrashed: 5
Page: 787665 Thrashed: 5
Page: 787666 Thrashed: 5
Page: 787667 Thrashed: 5
Page: 787668 Thrashed: 5
Page: 787669 Thrashed: 5
Page: 787670 Thrashed: 5
Page: 787671 Thrashed: 5
Page: 787672 Thrashed: 5
Page: 787673 Thrashed: 5
Page: 787674 Thrashed: 5
Page: 787675 Thrashed: 5
Page: 787676 Thrashed: 5
Page: 787677 Thrashed: 5
Page: 787678 Thrashed: 5
Page: 787679 Thrashed: 5
Page: 787680 Thrashed: 5
Page: 787681 Thrashed: 5
Page: 787682 Thrashed: 5
Page: 787683 Thrashed: 5
Page: 787684 Thrashed: 5
Page: 787685 Thrashed: 5
Page: 787686 Thrashed: 5
Page: 787687 Thrashed: 5
Page: 787688 Thrashed: 5
Page: 787689 Thrashed: 5
Page: 787690 Thrashed: 5
Page: 787691 Thrashed: 5
Page: 787692 Thrashed: 5
Page: 787693 Thrashed: 5
Page: 787694 Thrashed: 5
Page: 787695 Thrashed: 5
Page: 787696 Thrashed: 5
Page: 787697 Thrashed: 5
Page: 787698 Thrashed: 5
Page: 787699 Thrashed: 5
Page: 787700 Thrashed: 5
Page: 787701 Thrashed: 5
Page: 787702 Thrashed: 5
Page: 787703 Thrashed: 5
Page: 787704 Thrashed: 5
Page: 787705 Thrashed: 5
Page: 787706 Thrashed: 5
Page: 787707 Thrashed: 5
Page: 787708 Thrashed: 5
Page: 787709 Thrashed: 5
Page: 787710 Thrashed: 5
Page: 787711 Thrashed: 5
Page: 787712 Thrashed: 5
Page: 787713 Thrashed: 5
Page: 787714 Thrashed: 5
Page: 787715 Thrashed: 5
Page: 787716 Thrashed: 5
Page: 787717 Thrashed: 5
Page: 787718 Thrashed: 5
Page: 787719 Thrashed: 5
Page: 787720 Thrashed: 5
Page: 787721 Thrashed: 5
Page: 787722 Thrashed: 5
Page: 787723 Thrashed: 5
Page: 787724 Thrashed: 5
Page: 787725 Thrashed: 5
Page: 787726 Thrashed: 5
Page: 787727 Thrashed: 5
Page: 787728 Thrashed: 5
Page: 787729 Thrashed: 5
Page: 787730 Thrashed: 5
Page: 787731 Thrashed: 5
Page: 787732 Thrashed: 5
Page: 787733 Thrashed: 5
Page: 787734 Thrashed: 5
Page: 787735 Thrashed: 5
Page: 787736 Thrashed: 5
Page: 787737 Thrashed: 5
Page: 787738 Thrashed: 5
Page: 787739 Thrashed: 5
Page: 787740 Thrashed: 5
Page: 787741 Thrashed: 5
Page: 787742 Thrashed: 5
Page: 787743 Thrashed: 5
Page: 787744 Thrashed: 7
Page: 787745 Thrashed: 7
Page: 787746 Thrashed: 7
Page: 787747 Thrashed: 7
Page: 787748 Thrashed: 7
Page: 787749 Thrashed: 7
Page: 787750 Thrashed: 7
Page: 787751 Thrashed: 7
Page: 787752 Thrashed: 7
Page: 787753 Thrashed: 7
Page: 787754 Thrashed: 7
Page: 787755 Thrashed: 7
Page: 787756 Thrashed: 7
Page: 787757 Thrashed: 7
Page: 787758 Thrashed: 7
Page: 787759 Thrashed: 7
Page: 787760 Thrashed: 7
Page: 787761 Thrashed: 7
Page: 787762 Thrashed: 7
Page: 787763 Thrashed: 7
Page: 787764 Thrashed: 7
Page: 787765 Thrashed: 7
Page: 787766 Thrashed: 7
Page: 787767 Thrashed: 7
Page: 787768 Thrashed: 7
Page: 787769 Thrashed: 7
Page: 787770 Thrashed: 7
Page: 787771 Thrashed: 7
Page: 787772 Thrashed: 7
Page: 787773 Thrashed: 7
Page: 787774 Thrashed: 7
Page: 787775 Thrashed: 7
Page: 787776 Thrashed: 5
Page: 787777 Thrashed: 5
Page: 787778 Thrashed: 5
Page: 787779 Thrashed: 5
Page: 787780 Thrashed: 5
Page: 787781 Thrashed: 5
Page: 787782 Thrashed: 5
Page: 787783 Thrashed: 5
Page: 787784 Thrashed: 5
Page: 787785 Thrashed: 5
Page: 787786 Thrashed: 5
Page: 787787 Thrashed: 5
Page: 787788 Thrashed: 5
Page: 787789 Thrashed: 5
Page: 787790 Thrashed: 5
Page: 787791 Thrashed: 5
Page: 787792 Thrashed: 5
Page: 787793 Thrashed: 5
Page: 787794 Thrashed: 5
Page: 787795 Thrashed: 5
Page: 787796 Thrashed: 5
Page: 787797 Thrashed: 5
Page: 787798 Thrashed: 5
Page: 787799 Thrashed: 5
Page: 787800 Thrashed: 5
Page: 787801 Thrashed: 5
Page: 787802 Thrashed: 5
Page: 787803 Thrashed: 5
Page: 787804 Thrashed: 5
Page: 787805 Thrashed: 5
Page: 787806 Thrashed: 5
Page: 787807 Thrashed: 5
Page: 787808 Thrashed: 5
Page: 787809 Thrashed: 5
Page: 787810 Thrashed: 5
Page: 787811 Thrashed: 5
Page: 787812 Thrashed: 5
Page: 787813 Thrashed: 5
Page: 787814 Thrashed: 5
Page: 787815 Thrashed: 5
Page: 787816 Thrashed: 5
Page: 787817 Thrashed: 5
Page: 787818 Thrashed: 5
Page: 787819 Thrashed: 5
Page: 787820 Thrashed: 5
Page: 787821 Thrashed: 5
Page: 787822 Thrashed: 5
Page: 787823 Thrashed: 5
Page: 787824 Thrashed: 5
Page: 787825 Thrashed: 5
Page: 787826 Thrashed: 5
Page: 787827 Thrashed: 5
Page: 787828 Thrashed: 5
Page: 787829 Thrashed: 5
Page: 787830 Thrashed: 5
Page: 787831 Thrashed: 5
Page: 787832 Thrashed: 5
Page: 787833 Thrashed: 5
Page: 787834 Thrashed: 5
Page: 787835 Thrashed: 5
Page: 787836 Thrashed: 5
Page: 787837 Thrashed: 5
Page: 787838 Thrashed: 5
Page: 787839 Thrashed: 5
Page: 787840 Thrashed: 6
Page: 787841 Thrashed: 6
Page: 787842 Thrashed: 6
Page: 787843 Thrashed: 6
Page: 787844 Thrashed: 6
Page: 787845 Thrashed: 6
Page: 787846 Thrashed: 6
Page: 787847 Thrashed: 6
Page: 787848 Thrashed: 6
Page: 787849 Thrashed: 6
Page: 787850 Thrashed: 6
Page: 787851 Thrashed: 6
Page: 787852 Thrashed: 6
Page: 787853 Thrashed: 6
Page: 787854 Thrashed: 6
Page: 787855 Thrashed: 6
Page: 787856 Thrashed: 6
Page: 787857 Thrashed: 6
Page: 787858 Thrashed: 6
Page: 787859 Thrashed: 6
Page: 787860 Thrashed: 6
Page: 787861 Thrashed: 6
Page: 787862 Thrashed: 6
Page: 787863 Thrashed: 6
Page: 787864 Thrashed: 6
Page: 787865 Thrashed: 6
Page: 787866 Thrashed: 6
Page: 787867 Thrashed: 6
Page: 787868 Thrashed: 6
Page: 787869 Thrashed: 6
Page: 787870 Thrashed: 6
Page: 787871 Thrashed: 6
Page: 787872 Thrashed: 5
Page: 787873 Thrashed: 5
Page: 787874 Thrashed: 5
Page: 787875 Thrashed: 5
Page: 787876 Thrashed: 5
Page: 787877 Thrashed: 5
Page: 787878 Thrashed: 5
Page: 787879 Thrashed: 5
Page: 787880 Thrashed: 5
Page: 787881 Thrashed: 5
Page: 787882 Thrashed: 5
Page: 787883 Thrashed: 5
Page: 787884 Thrashed: 5
Page: 787885 Thrashed: 5
Page: 787886 Thrashed: 5
Page: 787887 Thrashed: 5
Page: 787888 Thrashed: 5
Page: 787889 Thrashed: 5
Page: 787890 Thrashed: 5
Page: 787891 Thrashed: 5
Page: 787892 Thrashed: 5
Page: 787893 Thrashed: 5
Page: 787894 Thrashed: 5
Page: 787895 Thrashed: 5
Page: 787896 Thrashed: 5
Page: 787897 Thrashed: 5
Page: 787898 Thrashed: 5
Page: 787899 Thrashed: 5
Page: 787900 Thrashed: 5
Page: 787901 Thrashed: 5
Page: 787902 Thrashed: 5
Page: 787903 Thrashed: 5
Page: 787904 Thrashed: 7
Page: 787905 Thrashed: 7
Page: 787906 Thrashed: 7
Page: 787907 Thrashed: 7
Page: 787908 Thrashed: 7
Page: 787909 Thrashed: 7
Page: 787910 Thrashed: 7
Page: 787911 Thrashed: 7
Page: 787912 Thrashed: 7
Page: 787913 Thrashed: 7
Page: 787914 Thrashed: 7
Page: 787915 Thrashed: 7
Page: 787916 Thrashed: 7
Page: 787917 Thrashed: 7
Page: 787918 Thrashed: 7
Page: 787919 Thrashed: 7
Page: 787920 Thrashed: 5
Page: 787921 Thrashed: 5
Page: 787922 Thrashed: 5
Page: 787923 Thrashed: 5
Page: 787924 Thrashed: 5
Page: 787925 Thrashed: 5
Page: 787926 Thrashed: 5
Page: 787927 Thrashed: 5
Page: 787928 Thrashed: 5
Page: 787929 Thrashed: 5
Page: 787930 Thrashed: 5
Page: 787931 Thrashed: 5
Page: 787932 Thrashed: 5
Page: 787933 Thrashed: 5
Page: 787934 Thrashed: 5
Page: 787935 Thrashed: 5
Page: 787936 Thrashed: 5
Page: 787937 Thrashed: 5
Page: 787938 Thrashed: 5
Page: 787939 Thrashed: 5
Page: 787940 Thrashed: 5
Page: 787941 Thrashed: 5
Page: 787942 Thrashed: 5
Page: 787943 Thrashed: 5
Page: 787944 Thrashed: 5
Page: 787945 Thrashed: 5
Page: 787946 Thrashed: 5
Page: 787947 Thrashed: 5
Page: 787948 Thrashed: 5
Page: 787949 Thrashed: 5
Page: 787950 Thrashed: 5
Page: 787951 Thrashed: 5
Page: 787952 Thrashed: 5
Page: 787953 Thrashed: 5
Page: 787954 Thrashed: 5
Page: 787955 Thrashed: 5
Page: 787956 Thrashed: 5
Page: 787957 Thrashed: 5
Page: 787958 Thrashed: 5
Page: 787959 Thrashed: 5
Page: 787960 Thrashed: 5
Page: 787961 Thrashed: 5
Page: 787962 Thrashed: 5
Page: 787963 Thrashed: 5
Page: 787964 Thrashed: 5
Page: 787965 Thrashed: 5
Page: 787966 Thrashed: 5
Page: 787967 Thrashed: 5
Page: 787968 Thrashed: 7
Page: 787969 Thrashed: 7
Page: 787970 Thrashed: 7
Page: 787971 Thrashed: 7
Page: 787972 Thrashed: 7
Page: 787973 Thrashed: 7
Page: 787974 Thrashed: 7
Page: 787975 Thrashed: 7
Page: 787976 Thrashed: 7
Page: 787977 Thrashed: 7
Page: 787978 Thrashed: 7
Page: 787979 Thrashed: 7
Page: 787980 Thrashed: 7
Page: 787981 Thrashed: 7
Page: 787982 Thrashed: 7
Page: 787983 Thrashed: 7
Page: 787984 Thrashed: 5
Page: 787985 Thrashed: 5
Page: 787986 Thrashed: 5
Page: 787987 Thrashed: 5
Page: 787988 Thrashed: 5
Page: 787989 Thrashed: 5
Page: 787990 Thrashed: 5
Page: 787991 Thrashed: 5
Page: 787992 Thrashed: 5
Page: 787993 Thrashed: 5
Page: 787994 Thrashed: 5
Page: 787995 Thrashed: 5
Page: 787996 Thrashed: 5
Page: 787997 Thrashed: 5
Page: 787998 Thrashed: 5
Page: 787999 Thrashed: 5
Page: 788000 Thrashed: 6
Page: 788001 Thrashed: 6
Page: 788002 Thrashed: 6
Page: 788003 Thrashed: 6
Page: 788004 Thrashed: 6
Page: 788005 Thrashed: 6
Page: 788006 Thrashed: 6
Page: 788007 Thrashed: 6
Page: 788008 Thrashed: 6
Page: 788009 Thrashed: 6
Page: 788010 Thrashed: 6
Page: 788011 Thrashed: 6
Page: 788012 Thrashed: 6
Page: 788013 Thrashed: 6
Page: 788014 Thrashed: 6
Page: 788015 Thrashed: 6
Page: 788016 Thrashed: 5
Page: 788017 Thrashed: 5
Page: 788018 Thrashed: 5
Page: 788019 Thrashed: 5
Page: 788020 Thrashed: 5
Page: 788021 Thrashed: 5
Page: 788022 Thrashed: 5
Page: 788023 Thrashed: 5
Page: 788024 Thrashed: 5
Page: 788025 Thrashed: 5
Page: 788026 Thrashed: 5
Page: 788027 Thrashed: 5
Page: 788028 Thrashed: 5
Page: 788029 Thrashed: 5
Page: 788030 Thrashed: 5
Page: 788031 Thrashed: 5
Page: 788032 Thrashed: 5
Page: 788033 Thrashed: 5
Page: 788034 Thrashed: 5
Page: 788035 Thrashed: 5
Page: 788036 Thrashed: 5
Page: 788037 Thrashed: 5
Page: 788038 Thrashed: 5
Page: 788039 Thrashed: 5
Page: 788040 Thrashed: 5
Page: 788041 Thrashed: 5
Page: 788042 Thrashed: 5
Page: 788043 Thrashed: 5
Page: 788044 Thrashed: 5
Page: 788045 Thrashed: 5
Page: 788046 Thrashed: 5
Page: 788047 Thrashed: 5
Page: 788048 Thrashed: 5
Page: 788049 Thrashed: 5
Page: 788050 Thrashed: 5
Page: 788051 Thrashed: 5
Page: 788052 Thrashed: 5
Page: 788053 Thrashed: 5
Page: 788054 Thrashed: 5
Page: 788055 Thrashed: 5
Page: 788056 Thrashed: 5
Page: 788057 Thrashed: 5
Page: 788058 Thrashed: 5
Page: 788059 Thrashed: 5
Page: 788060 Thrashed: 5
Page: 788061 Thrashed: 5
Page: 788062 Thrashed: 5
Page: 788063 Thrashed: 5
Page: 788064 Thrashed: 5
Page: 788065 Thrashed: 5
Page: 788066 Thrashed: 5
Page: 788067 Thrashed: 5
Page: 788068 Thrashed: 5
Page: 788069 Thrashed: 5
Page: 788070 Thrashed: 5
Page: 788071 Thrashed: 5
Page: 788072 Thrashed: 5
Page: 788073 Thrashed: 5
Page: 788074 Thrashed: 5
Page: 788075 Thrashed: 5
Page: 788076 Thrashed: 5
Page: 788077 Thrashed: 5
Page: 788078 Thrashed: 5
Page: 788079 Thrashed: 5
Page: 788080 Thrashed: 5
Page: 788081 Thrashed: 5
Page: 788082 Thrashed: 5
Page: 788083 Thrashed: 5
Page: 788084 Thrashed: 5
Page: 788085 Thrashed: 5
Page: 788086 Thrashed: 5
Page: 788087 Thrashed: 5
Page: 788088 Thrashed: 5
Page: 788089 Thrashed: 5
Page: 788090 Thrashed: 5
Page: 788091 Thrashed: 5
Page: 788092 Thrashed: 5
Page: 788093 Thrashed: 5
Page: 788094 Thrashed: 5
Page: 788095 Thrashed: 5
Page: 788096 Thrashed: 5
Page: 788097 Thrashed: 5
Page: 788098 Thrashed: 5
Page: 788099 Thrashed: 5
Page: 788100 Thrashed: 5
Page: 788101 Thrashed: 5
Page: 788102 Thrashed: 5
Page: 788103 Thrashed: 5
Page: 788104 Thrashed: 5
Page: 788105 Thrashed: 5
Page: 788106 Thrashed: 5
Page: 788107 Thrashed: 5
Page: 788108 Thrashed: 5
Page: 788109 Thrashed: 5
Page: 788110 Thrashed: 5
Page: 788111 Thrashed: 5
Page: 788112 Thrashed: 5
Page: 788113 Thrashed: 5
Page: 788114 Thrashed: 5
Page: 788115 Thrashed: 5
Page: 788116 Thrashed: 5
Page: 788117 Thrashed: 5
Page: 788118 Thrashed: 5
Page: 788119 Thrashed: 5
Page: 788120 Thrashed: 5
Page: 788121 Thrashed: 5
Page: 788122 Thrashed: 5
Page: 788123 Thrashed: 5
Page: 788124 Thrashed: 5
Page: 788125 Thrashed: 5
Page: 788126 Thrashed: 5
Page: 788127 Thrashed: 5
Page: 788128 Thrashed: 5
Page: 788129 Thrashed: 5
Page: 788130 Thrashed: 5
Page: 788131 Thrashed: 5
Page: 788132 Thrashed: 5
Page: 788133 Thrashed: 5
Page: 788134 Thrashed: 5
Page: 788135 Thrashed: 5
Page: 788136 Thrashed: 5
Page: 788137 Thrashed: 5
Page: 788138 Thrashed: 5
Page: 788139 Thrashed: 5
Page: 788140 Thrashed: 5
Page: 788141 Thrashed: 5
Page: 788142 Thrashed: 5
Page: 788143 Thrashed: 5
Page: 788144 Thrashed: 5
Page: 788145 Thrashed: 5
Page: 788146 Thrashed: 5
Page: 788147 Thrashed: 5
Page: 788148 Thrashed: 5
Page: 788149 Thrashed: 5
Page: 788150 Thrashed: 5
Page: 788151 Thrashed: 5
Page: 788152 Thrashed: 5
Page: 788153 Thrashed: 5
Page: 788154 Thrashed: 5
Page: 788155 Thrashed: 5
Page: 788156 Thrashed: 5
Page: 788157 Thrashed: 5
Page: 788158 Thrashed: 5
Page: 788159 Thrashed: 5
Page: 788160 Thrashed: 6
Page: 788161 Thrashed: 6
Page: 788162 Thrashed: 6
Page: 788163 Thrashed: 6
Page: 788164 Thrashed: 6
Page: 788165 Thrashed: 6
Page: 788166 Thrashed: 6
Page: 788167 Thrashed: 6
Page: 788168 Thrashed: 6
Page: 788169 Thrashed: 6
Page: 788170 Thrashed: 6
Page: 788171 Thrashed: 6
Page: 788172 Thrashed: 6
Page: 788173 Thrashed: 6
Page: 788174 Thrashed: 6
Page: 788175 Thrashed: 6
Page: 788176 Thrashed: 6
Page: 788177 Thrashed: 6
Page: 788178 Thrashed: 6
Page: 788179 Thrashed: 6
Page: 788180 Thrashed: 6
Page: 788181 Thrashed: 6
Page: 788182 Thrashed: 6
Page: 788183 Thrashed: 6
Page: 788184 Thrashed: 6
Page: 788185 Thrashed: 6
Page: 788186 Thrashed: 6
Page: 788187 Thrashed: 6
Page: 788188 Thrashed: 6
Page: 788189 Thrashed: 6
Page: 788190 Thrashed: 6
Page: 788191 Thrashed: 6
Page: 788192 Thrashed: 6
Page: 788193 Thrashed: 6
Page: 788194 Thrashed: 6
Page: 788195 Thrashed: 6
Page: 788196 Thrashed: 6
Page: 788197 Thrashed: 6
Page: 788198 Thrashed: 6
Page: 788199 Thrashed: 6
Page: 788200 Thrashed: 6
Page: 788201 Thrashed: 6
Page: 788202 Thrashed: 6
Page: 788203 Thrashed: 6
Page: 788204 Thrashed: 6
Page: 788205 Thrashed: 6
Page: 788206 Thrashed: 6
Page: 788207 Thrashed: 6
Page: 788208 Thrashed: 6
Page: 788209 Thrashed: 6
Page: 788210 Thrashed: 6
Page: 788211 Thrashed: 6
Page: 788212 Thrashed: 6
Page: 788213 Thrashed: 6
Page: 788214 Thrashed: 6
Page: 788215 Thrashed: 6
Page: 788216 Thrashed: 6
Page: 788217 Thrashed: 6
Page: 788218 Thrashed: 6
Page: 788219 Thrashed: 6
Page: 788220 Thrashed: 6
Page: 788221 Thrashed: 6
Page: 788222 Thrashed: 6
Page: 788223 Thrashed: 6
Page: 788224 Thrashed: 6
Page: 788225 Thrashed: 6
Page: 788226 Thrashed: 6
Page: 788227 Thrashed: 6
Page: 788228 Thrashed: 6
Page: 788229 Thrashed: 6
Page: 788230 Thrashed: 6
Page: 788231 Thrashed: 6
Page: 788232 Thrashed: 6
Page: 788233 Thrashed: 6
Page: 788234 Thrashed: 6
Page: 788235 Thrashed: 6
Page: 788236 Thrashed: 6
Page: 788237 Thrashed: 6
Page: 788238 Thrashed: 6
Page: 788239 Thrashed: 6
Page: 788240 Thrashed: 6
Page: 788241 Thrashed: 6
Page: 788242 Thrashed: 6
Page: 788243 Thrashed: 6
Page: 788244 Thrashed: 6
Page: 788245 Thrashed: 6
Page: 788246 Thrashed: 6
Page: 788247 Thrashed: 6
Page: 788248 Thrashed: 6
Page: 788249 Thrashed: 6
Page: 788250 Thrashed: 6
Page: 788251 Thrashed: 6
Page: 788252 Thrashed: 6
Page: 788253 Thrashed: 6
Page: 788254 Thrashed: 6
Page: 788255 Thrashed: 6
Page: 788256 Thrashed: 6
Page: 788257 Thrashed: 6
Page: 788258 Thrashed: 6
Page: 788259 Thrashed: 6
Page: 788260 Thrashed: 6
Page: 788261 Thrashed: 6
Page: 788262 Thrashed: 6
Page: 788263 Thrashed: 6
Page: 788264 Thrashed: 6
Page: 788265 Thrashed: 6
Page: 788266 Thrashed: 6
Page: 788267 Thrashed: 6
Page: 788268 Thrashed: 6
Page: 788269 Thrashed: 6
Page: 788270 Thrashed: 6
Page: 788271 Thrashed: 6
Page: 788272 Thrashed: 6
Page: 788273 Thrashed: 6
Page: 788274 Thrashed: 6
Page: 788275 Thrashed: 6
Page: 788276 Thrashed: 6
Page: 788277 Thrashed: 6
Page: 788278 Thrashed: 6
Page: 788279 Thrashed: 6
Page: 788280 Thrashed: 6
Page: 788281 Thrashed: 6
Page: 788282 Thrashed: 6
Page: 788283 Thrashed: 6
Page: 788284 Thrashed: 6
Page: 788285 Thrashed: 6
Page: 788286 Thrashed: 6
Page: 788287 Thrashed: 6
Page: 788288 Thrashed: 6
Page: 788289 Thrashed: 6
Page: 788290 Thrashed: 6
Page: 788291 Thrashed: 6
Page: 788292 Thrashed: 6
Page: 788293 Thrashed: 6
Page: 788294 Thrashed: 6
Page: 788295 Thrashed: 6
Page: 788296 Thrashed: 6
Page: 788297 Thrashed: 6
Page: 788298 Thrashed: 6
Page: 788299 Thrashed: 6
Page: 788300 Thrashed: 6
Page: 788301 Thrashed: 6
Page: 788302 Thrashed: 6
Page: 788303 Thrashed: 6
Page: 788304 Thrashed: 6
Page: 788305 Thrashed: 6
Page: 788306 Thrashed: 6
Page: 788307 Thrashed: 6
Page: 788308 Thrashed: 6
Page: 788309 Thrashed: 6
Page: 788310 Thrashed: 6
Page: 788311 Thrashed: 6
Page: 788312 Thrashed: 6
Page: 788313 Thrashed: 6
Page: 788314 Thrashed: 6
Page: 788315 Thrashed: 6
Page: 788316 Thrashed: 6
Page: 788317 Thrashed: 6
Page: 788318 Thrashed: 6
Page: 788319 Thrashed: 6
Page: 788320 Thrashed: 6
Page: 788321 Thrashed: 6
Page: 788322 Thrashed: 6
Page: 788323 Thrashed: 6
Page: 788324 Thrashed: 6
Page: 788325 Thrashed: 6
Page: 788326 Thrashed: 6
Page: 788327 Thrashed: 6
Page: 788328 Thrashed: 6
Page: 788329 Thrashed: 6
Page: 788330 Thrashed: 6
Page: 788331 Thrashed: 6
Page: 788332 Thrashed: 6
Page: 788333 Thrashed: 6
Page: 788334 Thrashed: 6
Page: 788335 Thrashed: 6
Page: 788336 Thrashed: 6
Page: 788337 Thrashed: 6
Page: 788338 Thrashed: 6
Page: 788339 Thrashed: 6
Page: 788340 Thrashed: 6
Page: 788341 Thrashed: 6
Page: 788342 Thrashed: 6
Page: 788343 Thrashed: 6
Page: 788344 Thrashed: 6
Page: 788345 Thrashed: 6
Page: 788346 Thrashed: 6
Page: 788347 Thrashed: 6
Page: 788348 Thrashed: 6
Page: 788349 Thrashed: 6
Page: 788350 Thrashed: 6
Page: 788351 Thrashed: 6
Page: 788352 Thrashed: 6
Page: 788353 Thrashed: 6
Page: 788354 Thrashed: 6
Page: 788355 Thrashed: 6
Page: 788356 Thrashed: 6
Page: 788357 Thrashed: 6
Page: 788358 Thrashed: 6
Page: 788359 Thrashed: 6
Page: 788360 Thrashed: 6
Page: 788361 Thrashed: 6
Page: 788362 Thrashed: 6
Page: 788363 Thrashed: 6
Page: 788364 Thrashed: 6
Page: 788365 Thrashed: 6
Page: 788366 Thrashed: 6
Page: 788367 Thrashed: 6
Page: 788368 Thrashed: 6
Page: 788369 Thrashed: 6
Page: 788370 Thrashed: 6
Page: 788371 Thrashed: 6
Page: 788372 Thrashed: 6
Page: 788373 Thrashed: 6
Page: 788374 Thrashed: 6
Page: 788375 Thrashed: 6
Page: 788376 Thrashed: 6
Page: 788377 Thrashed: 6
Page: 788378 Thrashed: 6
Page: 788379 Thrashed: 6
Page: 788380 Thrashed: 6
Page: 788381 Thrashed: 6
Page: 788382 Thrashed: 6
Page: 788383 Thrashed: 6
Page: 788384 Thrashed: 6
Page: 788385 Thrashed: 6
Page: 788386 Thrashed: 6
Page: 788387 Thrashed: 6
Page: 788388 Thrashed: 6
Page: 788389 Thrashed: 6
Page: 788390 Thrashed: 6
Page: 788391 Thrashed: 6
Page: 788392 Thrashed: 6
Page: 788393 Thrashed: 6
Page: 788394 Thrashed: 6
Page: 788395 Thrashed: 6
Page: 788396 Thrashed: 6
Page: 788397 Thrashed: 6
Page: 788398 Thrashed: 6
Page: 788399 Thrashed: 6
Page: 788400 Thrashed: 6
Page: 788401 Thrashed: 6
Page: 788402 Thrashed: 6
Page: 788403 Thrashed: 6
Page: 788404 Thrashed: 6
Page: 788405 Thrashed: 6
Page: 788406 Thrashed: 6
Page: 788407 Thrashed: 6
Page: 788408 Thrashed: 6
Page: 788409 Thrashed: 6
Page: 788410 Thrashed: 6
Page: 788411 Thrashed: 6
Page: 788412 Thrashed: 6
Page: 788413 Thrashed: 6
Page: 788414 Thrashed: 6
Page: 788415 Thrashed: 6
Page: 788416 Thrashed: 6
Page: 788417 Thrashed: 6
Page: 788418 Thrashed: 6
Page: 788419 Thrashed: 6
Page: 788420 Thrashed: 6
Page: 788421 Thrashed: 6
Page: 788422 Thrashed: 6
Page: 788423 Thrashed: 6
Page: 788424 Thrashed: 6
Page: 788425 Thrashed: 6
Page: 788426 Thrashed: 6
Page: 788427 Thrashed: 6
Page: 788428 Thrashed: 6
Page: 788429 Thrashed: 6
Page: 788430 Thrashed: 6
Page: 788431 Thrashed: 6
Page: 788432 Thrashed: 6
Page: 788433 Thrashed: 6
Page: 788434 Thrashed: 6
Page: 788435 Thrashed: 6
Page: 788436 Thrashed: 6
Page: 788437 Thrashed: 6
Page: 788438 Thrashed: 6
Page: 788439 Thrashed: 6
Page: 788440 Thrashed: 6
Page: 788441 Thrashed: 6
Page: 788442 Thrashed: 6
Page: 788443 Thrashed: 6
Page: 788444 Thrashed: 6
Page: 788445 Thrashed: 6
Page: 788446 Thrashed: 6
Page: 788447 Thrashed: 6
Page: 788448 Thrashed: 6
Page: 788449 Thrashed: 6
Page: 788450 Thrashed: 6
Page: 788451 Thrashed: 6
Page: 788452 Thrashed: 6
Page: 788453 Thrashed: 6
Page: 788454 Thrashed: 6
Page: 788455 Thrashed: 6
Page: 788456 Thrashed: 6
Page: 788457 Thrashed: 6
Page: 788458 Thrashed: 6
Page: 788459 Thrashed: 6
Page: 788460 Thrashed: 6
Page: 788461 Thrashed: 6
Page: 788462 Thrashed: 6
Page: 788463 Thrashed: 6
Page: 788464 Thrashed: 6
Page: 788465 Thrashed: 6
Page: 788466 Thrashed: 6
Page: 788467 Thrashed: 6
Page: 788468 Thrashed: 6
Page: 788469 Thrashed: 6
Page: 788470 Thrashed: 6
Page: 788471 Thrashed: 6
Page: 788472 Thrashed: 6
Page: 788473 Thrashed: 6
Page: 788474 Thrashed: 6
Page: 788475 Thrashed: 6
Page: 788476 Thrashed: 6
Page: 788477 Thrashed: 6
Page: 788478 Thrashed: 6
Page: 788479 Thrashed: 6
Page: 788480 Thrashed: 6
Page: 788481 Thrashed: 6
Page: 788482 Thrashed: 6
Page: 788483 Thrashed: 6
Page: 788484 Thrashed: 6
Page: 788485 Thrashed: 6
Page: 788486 Thrashed: 6
Page: 788487 Thrashed: 6
Page: 788488 Thrashed: 6
Page: 788489 Thrashed: 6
Page: 788490 Thrashed: 6
Page: 788491 Thrashed: 6
Page: 788492 Thrashed: 6
Page: 788493 Thrashed: 6
Page: 788494 Thrashed: 6
Page: 788495 Thrashed: 6
Page: 788496 Thrashed: 6
Page: 788497 Thrashed: 6
Page: 788498 Thrashed: 6
Page: 788499 Thrashed: 6
Page: 788500 Thrashed: 6
Page: 788501 Thrashed: 6
Page: 788502 Thrashed: 6
Page: 788503 Thrashed: 6
Page: 788504 Thrashed: 6
Page: 788505 Thrashed: 6
Page: 788506 Thrashed: 6
Page: 788507 Thrashed: 6
Page: 788508 Thrashed: 6
Page: 788509 Thrashed: 6
Page: 788510 Thrashed: 6
Page: 788511 Thrashed: 6
Page: 788512 Thrashed: 6
Page: 788513 Thrashed: 6
Page: 788514 Thrashed: 6
Page: 788515 Thrashed: 6
Page: 788516 Thrashed: 6
Page: 788517 Thrashed: 6
Page: 788518 Thrashed: 6
Page: 788519 Thrashed: 6
Page: 788520 Thrashed: 6
Page: 788521 Thrashed: 6
Page: 788522 Thrashed: 6
Page: 788523 Thrashed: 6
Page: 788524 Thrashed: 6
Page: 788525 Thrashed: 6
Page: 788526 Thrashed: 6
Page: 788527 Thrashed: 6
Page: 788528 Thrashed: 6
Page: 788529 Thrashed: 6
Page: 788530 Thrashed: 6
Page: 788531 Thrashed: 6
Page: 788532 Thrashed: 6
Page: 788533 Thrashed: 6
Page: 788534 Thrashed: 6
Page: 788535 Thrashed: 6
Page: 788536 Thrashed: 6
Page: 788537 Thrashed: 6
Page: 788538 Thrashed: 6
Page: 788539 Thrashed: 6
Page: 788540 Thrashed: 6
Page: 788541 Thrashed: 6
Page: 788542 Thrashed: 6
Page: 788543 Thrashed: 6
Page: 788544 Thrashed: 6
Page: 788545 Thrashed: 6
Page: 788546 Thrashed: 6
Page: 788547 Thrashed: 6
Page: 788548 Thrashed: 6
Page: 788549 Thrashed: 6
Page: 788550 Thrashed: 6
Page: 788551 Thrashed: 6
Page: 788552 Thrashed: 6
Page: 788553 Thrashed: 6
Page: 788554 Thrashed: 6
Page: 788555 Thrashed: 6
Page: 788556 Thrashed: 6
Page: 788557 Thrashed: 6
Page: 788558 Thrashed: 6
Page: 788559 Thrashed: 6
Page: 788560 Thrashed: 6
Page: 788561 Thrashed: 6
Page: 788562 Thrashed: 6
Page: 788563 Thrashed: 6
Page: 788564 Thrashed: 6
Page: 788565 Thrashed: 6
Page: 788566 Thrashed: 6
Page: 788567 Thrashed: 6
Page: 788568 Thrashed: 6
Page: 788569 Thrashed: 6
Page: 788570 Thrashed: 6
Page: 788571 Thrashed: 6
Page: 788572 Thrashed: 6
Page: 788573 Thrashed: 6
Page: 788574 Thrashed: 6
Page: 788575 Thrashed: 6
Page: 788576 Thrashed: 6
Page: 788577 Thrashed: 6
Page: 788578 Thrashed: 6
Page: 788579 Thrashed: 6
Page: 788580 Thrashed: 6
Page: 788581 Thrashed: 6
Page: 788582 Thrashed: 6
Page: 788583 Thrashed: 6
Page: 788584 Thrashed: 6
Page: 788585 Thrashed: 6
Page: 788586 Thrashed: 6
Page: 788587 Thrashed: 6
Page: 788588 Thrashed: 6
Page: 788589 Thrashed: 6
Page: 788590 Thrashed: 6
Page: 788591 Thrashed: 6
Page: 788592 Thrashed: 6
Page: 788593 Thrashed: 6
Page: 788594 Thrashed: 6
Page: 788595 Thrashed: 6
Page: 788596 Thrashed: 6
Page: 788597 Thrashed: 6
Page: 788598 Thrashed: 6
Page: 788599 Thrashed: 6
Page: 788600 Thrashed: 6
Page: 788601 Thrashed: 6
Page: 788602 Thrashed: 6
Page: 788603 Thrashed: 6
Page: 788604 Thrashed: 6
Page: 788605 Thrashed: 6
Page: 788606 Thrashed: 6
Page: 788607 Thrashed: 6
Page: 788608 Thrashed: 6
Page: 788609 Thrashed: 6
Page: 788610 Thrashed: 6
Page: 788611 Thrashed: 6
Page: 788612 Thrashed: 6
Page: 788613 Thrashed: 6
Page: 788614 Thrashed: 6
Page: 788615 Thrashed: 6
Page: 788616 Thrashed: 6
Page: 788617 Thrashed: 6
Page: 788618 Thrashed: 6
Page: 788619 Thrashed: 6
Page: 788620 Thrashed: 6
Page: 788621 Thrashed: 6
Page: 788622 Thrashed: 6
Page: 788623 Thrashed: 6
Page: 788624 Thrashed: 6
Page: 788625 Thrashed: 6
Page: 788626 Thrashed: 6
Page: 788627 Thrashed: 6
Page: 788628 Thrashed: 6
Page: 788629 Thrashed: 6
Page: 788630 Thrashed: 6
Page: 788631 Thrashed: 6
Page: 788632 Thrashed: 6
Page: 788633 Thrashed: 6
Page: 788634 Thrashed: 6
Page: 788635 Thrashed: 6
Page: 788636 Thrashed: 6
Page: 788637 Thrashed: 6
Page: 788638 Thrashed: 6
Page: 788639 Thrashed: 6
Page: 788640 Thrashed: 6
Page: 788641 Thrashed: 6
Page: 788642 Thrashed: 6
Page: 788643 Thrashed: 6
Page: 788644 Thrashed: 6
Page: 788645 Thrashed: 6
Page: 788646 Thrashed: 6
Page: 788647 Thrashed: 6
Page: 788648 Thrashed: 6
Page: 788649 Thrashed: 6
Page: 788650 Thrashed: 6
Page: 788651 Thrashed: 6
Page: 788652 Thrashed: 6
Page: 788653 Thrashed: 6
Page: 788654 Thrashed: 6
Page: 788655 Thrashed: 6
Page: 788656 Thrashed: 6
Page: 788657 Thrashed: 6
Page: 788658 Thrashed: 6
Page: 788659 Thrashed: 6
Page: 788660 Thrashed: 6
Page: 788661 Thrashed: 6
Page: 788662 Thrashed: 6
Page: 788663 Thrashed: 6
Page: 788664 Thrashed: 6
Page: 788665 Thrashed: 6
Page: 788666 Thrashed: 6
Page: 788667 Thrashed: 6
Page: 788668 Thrashed: 6
Page: 788669 Thrashed: 6
Page: 788670 Thrashed: 6
Page: 788671 Thrashed: 6
Page_tot_thrash: 8480
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
dma_read: 39
dma_migration_read 114
dma_migration_write 1
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.697906
[0-25]: 0.010175, [26-50]: 0.033210, [51-75]: 0.956615, [76-100]: 0.000000
Pcie_write_utilization: 0.732977
[0-25]: 0.000000, [26-50]: 0.000000, [51-75]: 1.000000, [76-100]: 0.000000
F:        0----T:     2535 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   224686----T:   409484 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(124.779205)
F:   225609----T:   229039 	 St: c0200000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   229039----T:   235904 	 St: c0204000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   235904----T:   238509 	 St: c0000000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   238509----T:   246749 	 St: c0001000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   246749----T:   249354 	 St: c02c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   249354----T:   257594 	 St: c02c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   257594----T:   260199 	 St: c0280000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   260199----T:   268439 	 St: c0281000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   268439----T:   271044 	 St: c08c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   271044----T:   279284 	 St: c08c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   279284----T:   281889 	 St: c0240000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   281889----T:   290129 	 St: c0241000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   290129----T:   293215 	 St: c08f0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   293215----T:   300537 	 St: c08f3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   300537----T:   305178 	 St: c02b0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   305178----T:   310693 	 St: c02b7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   310693----T:   316654 	 St: c0990000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   316654----T:   320873 	 St: c099a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   320873----T:   325514 	 St: c0270000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   325514----T:   331029 	 St: c0277000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   331029----T:   339269 	 St: c0290000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   339269----T:   348433 	 St: c029f000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:   348433----T:   354394 	 St: c0930000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   354394----T:   358613 	 St: c093a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   358613----T:   366853 	 St: c0250000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   366853----T:   376017 	 St: c025f000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:   376309----T:   378914 	 St: c0210000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   378914----T:   381519 	 St: c0211000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   381519----T:   389299 	 St: c0212000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   389897----T:   392697 	 St: c0220000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   392697----T:   407923 	 St: c0222000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F:   631634----T:   635831 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(2.833896)
F:   635831----T:   638366 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:   638367----T:   640902 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   863053----T:  1085035 	 	 	 Kl: 3 	 Sm: 0 	 T: kernel_launch(149.886566)
F:   863689----T:   866775 	 St: c0010000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   866775----T:   874097 	 St: c0013000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   874097----T:   877909 	 St: c0060000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   877909----T:   884321 	 St: c0065000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:   884321----T:   889395 	 St: c0070000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   889395----T:   894469 	 St: c0078000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   894469----T:   897074 	 St: c09a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   897074----T:   905314 	 St: c09a1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   905314----T:   910388 	 St: c02f0000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   910388----T:   915462 	 St: c02f8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   915462----T:   920536 	 St: c0910000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   920536----T:   925610 	 St: c0918000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   925610----T:   934312 	 St: c0980000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:   934312----T:   938953 	 St: c09b0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   938953----T:   944468 	 St: c09b7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   944468----T:   951790 	 St: c03e0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   951790----T:   954876 	 St: c03ed000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   954876----T:   959950 	 St: c0400000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   959950----T:   965024 	 St: c0408000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   965024----T:   969665 	 St: c0420000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   969665----T:   975180 	 St: c0427000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   975180----T:   979399 	 St: c08d0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   979399----T:   992754 	 St: c08d6000 Sz: 106496 	 Sm: 0 	 T: memcpy_h2d(9.017555)
F:   992754----T:  1001456 	 St: c0900000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1001456----T:  1010158 	 St: c0920000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1010158----T:  1041351 	 St: c0940000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  1042283----T:  1045369 	 St: c00f0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1045369----T:  1052691 	 St: c00f3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1052691----T:  1058652 	 St: c0590000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  1058652----T:  1062871 	 St: c059a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  1064009----T:  1067439 	 St: c01b0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  1067439----T:  1074304 	 St: c01b4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  1074304----T:  1081626 	 St: c07d0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1081626----T:  1084712 	 St: c07dd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1307185----T:  1310591 	 	 	 Kl: 4 	 Sm: 0 	 T: kernel_launch(2.299798)
F:  1310591----T:  1313126 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  1313127----T:  1315662 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  1537813----T:  2292020 	 	 	 Kl: 5 	 Sm: 0 	 T: kernel_launch(509.255219)
F:  1538485----T:  1544897 	 St: c0020000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  1544897----T:  1570919 	 St: c002b000 Sz: 217088 	 Sm: 0 	 T: memcpy_h2d(17.570560)
F:  1570919----T:  1624695 	 St: c0080000 Sz: 458752 	 Sm: 0 	 T: memcpy_h2d(36.310600)
F:  1624695----T:  1708595 	 St: c0100000 Sz: 720896 	 Sm: 0 	 T: memcpy_h2d(56.650913)
F:  1708595----T:  1739788 	 St: c01c0000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  1739788----T:  1752209 	 St: c02d0000 Sz: 98304 	 Sm: 0 	 T: memcpy_h2d(8.386901)
F:  1752209----T:  1757283 	 St: c02e8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  1757283----T:  1773446 	 St: c03c0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  1773446----T:  1782148 	 St: c03f0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1782148----T:  1788109 	 St: c0410000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  1788109----T:  1792328 	 St: c041a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  1792328----T:  1801030 	 St: c0430000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1801030----T:  1803830 	 St: c0340000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1803830----T:  1811610 	 St: c0342000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1811610----T:  1819390 	 St: c0370000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1819390----T:  1829017 	 St: c037e000 Sz: 73728 	 Sm: 0 	 T: memcpy_h2d(6.500338)
F:  1830169----T:  1861362 	 St: c0300000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  1861362----T:  1877525 	 St: c0350000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  1877525----T:  1901197 	 St: c0390000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  1901197----T:  1920643 	 St: c0440000 Sz: 159744 	 Sm: 0 	 T: memcpy_h2d(13.130318)
F:  1920643----T:  1963596 	 St: c0467000 Sz: 364544 	 Sm: 0 	 T: memcpy_h2d(29.002701)
F:  1963596----T:  1967026 	 St: c0520000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  1967026----T:  1973891 	 St: c0524000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  1973891----T:  1981213 	 St: c04c0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1981213----T:  1984299 	 St: c04cd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1984299----T:  1988111 	 St: c0580000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  1988111----T:  1994523 	 St: c0585000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  1994523----T:  2001388 	 St: c05c0000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  2001388----T:  2004818 	 St: c05cc000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  2004818----T:  2010779 	 St: c0530000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  2010779----T:  2014998 	 St: c053a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  2014998----T:  2023700 	 St: c0600000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2023700----T:  2031022 	 St: c0620000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  2031022----T:  2034108 	 St: c062d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  2034108----T:  2039623 	 St: c06e0000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  2039623----T:  2044264 	 St: c06e9000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  2044264----T:  2050225 	 St: c06c0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  2050225----T:  2054444 	 St: c06ca000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  2055563----T:  2064265 	 St: c06d0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2055866----T:  2064568 	 St: c02c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2064265----T:  2070677 	 St: c06f0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  2064568----T:  2073270 	 St: c04c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2070677----T:  2074489 	 St: c06fb000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  2073270----T:  2089433 	 St: c0520000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  2074489----T:  2087844 	 St: c0700000 Sz: 106496 	 Sm: 0 	 T: memcpy_h2d(9.017555)
F:  2087844----T:  2106821 	 St: c071a000 Sz: 155648 	 Sm: 0 	 T: memcpy_h2d(12.813640)
F:  2089433----T:  2105596 	 St: c0580000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  2105596----T:  2114298 	 St: c05c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2106821----T:  2110251 	 St: c07c0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  2110251----T:  2117116 	 St: c07c4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  2114298----T:  2123000 	 St: c0600000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2117116----T:  2121757 	 St: c0740000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  2121757----T:  2179769 	 St: c0747000 Sz: 495616 	 Sm: 0 	 T: memcpy_h2d(39.170830)
F:  2123000----T:  2131702 	 St: c0620000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2179769----T:  2286265 	 St: c07e0000 Sz: 917504 	 Sm: 0 	 T: memcpy_h2d(71.908173)
F:  2514170----T:  2517730 	 	 	 Kl: 6 	 Sm: 0 	 T: kernel_launch(2.403781)
F:  2517730----T:  2520265 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  2520266----T:  2522801 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  2744952----T:  2825316 	 	 	 Kl: 7 	 Sm: 0 	 T: kernel_launch(54.263336)
F:  2746163----T:  2748768 	 St: c02c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2748768----T:  2748968 	 St: c04dafa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2748968----T:  2749168 	 St: c04d3be0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2749168----T:  2749368 	 St: c04efec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2749368----T:  2749568 	 St: c0503920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2749568----T:  2757808 	 St: c02c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  2757808----T:  2765588 	 St: c04c0000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  2765588----T:  2768388 	 St: c04ce000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  2769602----T:  2773821 	 St: c0520000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  2769845----T:  2778547 	 St: c06c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2773821----T:  2774021 	 St: c05b4be0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2774021----T:  2774221 	 St: c05652c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2774221----T:  2774421 	 St: c0579780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2774421----T:  2774621 	 St: c05bbec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2774621----T:  2774821 	 St: c0607440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2774821----T:  2775021 	 St: c056a560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2775021----T:  2775221 	 St: c055d5a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2775221----T:  2775421 	 St: c05f9280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2775421----T:  2775621 	 St: c0608180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2775621----T:  2775821 	 St: c065d340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2775821----T:  2776021 	 St: c065d4a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2776021----T:  2776221 	 St: c058db40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2776221----T:  2776421 	 St: c0577b80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2776421----T:  2776621 	 St: c05ddf00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2776621----T:  2776821 	 St: c05d6bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2776821----T:  2777021 	 St: c06617c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2777021----T:  2777221 	 St: c05dd720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2777221----T:  2777421 	 St: c05d4660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2777421----T:  2777621 	 St: c05f3080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2777621----T:  2777821 	 St: c0661400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2777821----T:  2778021 	 St: c068ecc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2778021----T:  2778221 	 St: c061cce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2778221----T:  2778421 	 St: c0611060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2778421----T:  2778621 	 St: c06351a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2778548----T:  2787250 	 St: c03b0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2778621----T:  2778821 	 St: c0632860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2778821----T:  2779021 	 St: c0685160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2779021----T:  2779221 	 St: c0687180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2779221----T:  2779421 	 St: c0687860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2779421----T:  2779621 	 St: c067e2e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2779621----T:  2779821 	 St: c0696ec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2779821----T:  2780021 	 St: c0681900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2780021----T:  2780221 	 St: c066a040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2780221----T:  2780421 	 St: c06a7980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2780421----T:  2780621 	 St: c0674bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2780621----T:  2780821 	 St: c06c88a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2780821----T:  2786782 	 St: c0526000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  2786782----T:  2791423 	 St: c0530000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  2791423----T:  2796938 	 St: c0537000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  2796938----T:  2802899 	 St: c0600000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  2802899----T:  2807118 	 St: c060a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  2807118----T:  2812633 	 St: c05c0000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  2812633----T:  2817274 	 St: c05c9000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  3047466----T:  3051413 	 	 	 Kl: 8 	 Sm: 0 	 T: kernel_launch(2.665091)
F:  3051413----T:  3053948 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  3053949----T:  3056484 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  3278635----T:  3921001 	 	 	 Kl: 9 	 Sm: 0 	 T: kernel_launch(433.738007)
F:  3279862----T:  3283674 	 St: c03b0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  3279862----T:  3288564 	 St: c04c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3283674----T:  3290086 	 St: c03b5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  3288564----T:  3304727 	 St: c0520000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  3304727----T:  3313429 	 St: c05c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3313429----T:  3322131 	 St: c0600000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3323243----T:  3331483 	 St: c04c0000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3323356----T:  3332058 	 St: c0730000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3331483----T:  3334088 	 St: c04cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3332058----T:  3340760 	 St: c0720000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3334088----T:  3336693 	 St: c04d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3336693----T:  3344933 	 St: c04d1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3340760----T:  3349462 	 St: c0740000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3344933----T:  3347538 	 St: c04e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3347538----T:  3363233 	 St: c04e1000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:  3349462----T:  3358164 	 St: c0760000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3358164----T:  3366866 	 St: c0750000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3363233----T:  3386436 	 St: c0500000 Sz: 192512 	 Sm: 0 	 T: memcpy_h2d(15.667117)
F:  3366866----T:  3375568 	 St: c0770000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3375568----T:  3384270 	 St: c06d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3384270----T:  3415463 	 St: c06e0000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F:  3386436----T:  3395600 	 St: c052f000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:  3395600----T:  3406156 	 St: c0540000 Sz: 81920 	 Sm: 0 	 T: memcpy_h2d(7.127616)
F:  3415463----T:  3467357 	 St: c0554000 Sz: 442368 	 Sm: 0 	 T: memcpy_h2d(35.039837)
F:  3415463----T:  3446656 	 St: c0780000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F:  3446656----T:  3568216 	 St: c07c0000 Sz: 1048576 	 Sm: 0 	 T: write_back(82.079674)
F:  3467357----T:  3470157 	 St: c05c0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3470157----T:  3590775 	 St: c05c2000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F:  3591934----T:  3595364 	 St: c06c0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  3592064----T:  3600766 	 St: c0350000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3595364----T:  3602229 	 St: c06c4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  3600766----T:  3609468 	 St: c02f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3602229----T:  3606870 	 St: c06f0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  3606870----T:  3612385 	 St: c06f7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  3609468----T:  3618170 	 St: c02e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3612385----T:  3624339 	 St: c06d0000 Sz: 94208 	 Sm: 0 	 T: memcpy_h2d(8.071573)
F:  3618170----T:  3626872 	 St: c03f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3624339----T:  3629854 	 St: c06e7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  3626872----T:  3635574 	 St: c03e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3629854----T:  3634073 	 St: c0700000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  3634073----T:  3662445 	 St: c0706000 Sz: 237568 	 Sm: 0 	 T: memcpy_h2d(19.157326)
F:  3635574----T:  3651737 	 St: c02c0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  3651737----T:  3660439 	 St: c0340000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3660439----T:  3669141 	 St: c0430000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3662445----T:  3665245 	 St: c0740000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3669141----T:  3685304 	 St: c0360000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  3685304----T:  3745669 	 St: c0742000 Sz: 516096 	 Sm: 0 	 T: memcpy_h2d(40.759621)
F:  3685304----T:  3701467 	 St: c03c0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  3701467----T:  3725139 	 St: c0400000 Sz: 196608 	 Sm: 0 	 T: write_back(15.983795)
F:  3746794----T:  3765771 	 St: c07c0000 Sz: 155648 	 Sm: 0 	 T: memcpy_h2d(12.813640)
F:  3746794----T:  3777987 	 St: c0300000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F:  3777987----T:  3809180 	 St: c0380000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F:  3809180----T:  3912851 	 St: c07e6000 Sz: 892928 	 Sm: 0 	 T: memcpy_h2d(70.000679)
F:  3809180----T:  3870487 	 St: c0440000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F:  4143151----T:  4150863 	 	 	 Kl: 10 	 Sm: 0 	 T: kernel_launch(5.207293)
F:  4150863----T:  4153398 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  4153399----T:  4155934 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  4378085----T:  5165592 	 	 	 Kl: 11 	 Sm: 0 	 T: kernel_launch(531.740051)
F:  4379063----T:  4381863 	 St: c0300000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  4379075----T:  4387777 	 St: c04c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4381863----T:  4389643 	 St: c0302000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  4387777----T:  4396479 	 St: c04d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4389643----T:  4392248 	 St: c02e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4392248----T:  4406070 	 St: c02e1000 Sz: 110592 	 Sm: 0 	 T: memcpy_h2d(9.332883)
F:  4396479----T:  4412642 	 St: c04e0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  4406070----T:  4409500 	 St: c02fc000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  4409500----T:  4412105 	 St: c0310000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4412105----T:  4420345 	 St: c0311000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4412642----T:  4443835 	 St: c0500000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F:  4420345----T:  4423431 	 St: c02c0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  4423431----T:  4438189 	 St: c02c3000 Sz: 118784 	 Sm: 0 	 T: memcpy_h2d(9.964889)
F:  4438189----T:  4454352 	 St: c0320000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  4443835----T:  4505142 	 St: c0540000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F:  4454352----T:  4460764 	 St: c0340000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  4460764----T:  4516894 	 St: c034b000 Sz: 479232 	 Sm: 0 	 T: memcpy_h2d(37.900066)
F:  4505142----T:  4626702 	 St: c05c0000 Sz: 1048576 	 Sm: 0 	 T: write_back(82.079674)
F:  4516894----T:  4544796 	 St: c03c0000 Sz: 233472 	 Sm: 0 	 T: memcpy_h2d(18.839973)
F:  4544796----T:  4639523 	 St: c03f9000 Sz: 815104 	 Sm: 0 	 T: memcpy_h2d(63.961514)
F:  4640597----T:  4644409 	 St: c0500000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  4640745----T:  4649447 	 St: c06c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4644409----T:  4650821 	 St: c0505000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  4649447----T:  4658149 	 St: c06f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4650821----T:  4658143 	 St: c04f0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  4658143----T:  4661229 	 St: c04fd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  4658149----T:  4674312 	 St: c06d0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  4661229----T:  4669931 	 St: c04e0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  4669931----T:  4680487 	 St: c04c0000 Sz: 81920 	 Sm: 0 	 T: memcpy_h2d(7.127616)
F:  4674312----T:  4705505 	 St: c0700000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F:  4680487----T:  4687352 	 St: c04d4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  4687352----T:  4711024 	 St: c0510000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  4705505----T:  4766812 	 St: c0740000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F:  4711024----T:  4714454 	 St: c0540000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  4714454----T:  4773878 	 St: c0544000 Sz: 507904 	 Sm: 0 	 T: memcpy_h2d(40.124241)
F:  4774938----T:  4786892 	 St: c05c0000 Sz: 94208 	 Sm: 0 	 T: memcpy_h2d(8.071573)
F:  4774938----T:  4896498 	 St: c07c0000 Sz: 1048576 	 Sm: 0 	 T: write_back(82.079674)
F:  4786892----T:  4897624 	 St: c05d7000 Sz: 954368 	 Sm: 0 	 T: memcpy_h2d(74.768402)
F:  4898423----T:  4902235 	 St: c06e0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  4898508----T:  4907210 	 St: c0300000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4902235----T:  4908647 	 St: c06e5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  4907210----T:  4915912 	 St: c02f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4908647----T:  4916427 	 St: c06d0000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  4915912----T:  4924614 	 St: c0310000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4916427----T:  4919227 	 St: c06de000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  4919227----T:  4925188 	 St: c06c0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  4924614----T:  4933316 	 St: c02e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4925188----T:  4929407 	 St: c06ca000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  4929407----T:  4938109 	 St: c06f0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  4933317----T:  4949480 	 St: c02c0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  4938109----T:  4941539 	 St: c0700000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  4941539----T:  4970851 	 St: c0704000 Sz: 245760 	 Sm: 0 	 T: memcpy_h2d(19.792032)
F:  4949480----T:  4965643 	 St: c0320000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  4971769----T:  4996851 	 St: c0740000 Sz: 208896 	 Sm: 0 	 T: memcpy_h2d(16.935854)
F:  4971769----T:  5033076 	 St: c0340000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F:  4996851----T:  5034159 	 St: c0773000 Sz: 315392 	 Sm: 0 	 T: memcpy_h2d(25.191088)
F:  5033076----T:  5154636 	 St: c03c0000 Sz: 1048576 	 Sm: 0 	 T: write_back(82.079674)
F:  5034159----T:  5040120 	 St: c07c0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  5040120----T:  5156972 	 St: c07ca000 Sz: 1007616 	 Sm: 0 	 T: memcpy_h2d(78.900742)
F:  5387742----T:  5402503 	 	 	 Kl: 12 	 Sm: 0 	 T: kernel_launch(9.966914)
F:  5402503----T:  5405038 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  5405039----T:  5407574 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  5629725----T:  6432280 	 	 	 Kl: 13 	 Sm: 0 	 T: kernel_launch(541.900757)
F:  5630744----T:  5634556 	 St: c02e0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  5630767----T:  5639469 	 St: c0500000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5634556----T:  5640968 	 St: c02e5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  5639469----T:  5648171 	 St: c04f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5640968----T:  5646929 	 St: c02d0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  5646929----T:  5651148 	 St: c02da000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  5648171----T:  5656873 	 St: c04e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5651148----T:  5659850 	 St: c02c0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  5656873----T:  5673036 	 St: c04c0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  5659850----T:  5663280 	 St: c02f0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  5663280----T:  5670145 	 St: c02f4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  5670145----T:  5674364 	 St: c0300000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  5673036----T:  5696708 	 St: c0510000 Sz: 196608 	 Sm: 0 	 T: write_back(15.983795)
F:  5674364----T:  5702736 	 St: c0306000 Sz: 237568 	 Sm: 0 	 T: memcpy_h2d(19.157326)
F:  5696708----T:  5758015 	 St: c0540000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F:  5702736----T:  5709601 	 St: c0340000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  5709601----T:  5765260 	 St: c034c000 Sz: 475136 	 Sm: 0 	 T: memcpy_h2d(37.582039)
F:  5758015----T:  5879575 	 St: c05c0000 Sz: 1048576 	 Sm: 0 	 T: write_back(82.079674)
F:  5765260----T:  5799745 	 St: c03c0000 Sz: 290816 	 Sm: 0 	 T: memcpy_h2d(23.284943)
F:  5799745----T:  5887882 	 St: c0407000 Sz: 757760 	 Sm: 0 	 T: memcpy_h2d(59.511818)
F:  5889455----T:  5896777 	 St: c04e0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  5889647----T:  5898349 	 St: c06e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5896777----T:  5899863 	 St: c04ed000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  5898349----T:  5907051 	 St: c06d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5899863----T:  5903293 	 St: c04c0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  5903293----T:  5910158 	 St: c04c4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  5907051----T:  5915753 	 St: c06c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5910158----T:  5913588 	 St: c0500000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  5913588----T:  5920453 	 St: c0504000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  5915753----T:  5924455 	 St: c06f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5920453----T:  5923883 	 St: c04d0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  5923883----T:  5930748 	 St: c04d4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  5924455----T:  5955648 	 St: c0700000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F:  5930748----T:  5939450 	 St: c04f0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  5939450----T:  5963122 	 St: c0510000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  5955648----T:  6016955 	 St: c0740000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F:  5963122----T:  5970444 	 St: c0540000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  5970444----T:  6025632 	 St: c054d000 Sz: 471040 	 Sm: 0 	 T: memcpy_h2d(37.264011)
F:  6026791----T:  6030603 	 St: c05c0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  6026791----T:  6148351 	 St: c07c0000 Sz: 1048576 	 Sm: 0 	 T: write_back(82.079674)
F:  6030603----T:  6149809 	 St: c05c5000 Sz: 1028096 	 Sm: 0 	 T: memcpy_h2d(80.490211)
F:  6151952----T:  6160654 	 St: c06c0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  6152325----T:  6161027 	 St: c02e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6160654----T:  6165728 	 St: c06e0000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  6161027----T:  6169729 	 St: c02d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6165728----T:  6170802 	 St: c06e8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  6169729----T:  6178431 	 St: c02c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6170802----T:  6173888 	 St: c06d0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  6173888----T:  6181210 	 St: c06d3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  6178431----T:  6187133 	 St: c02f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6181210----T:  6189912 	 St: c06f0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  6187134----T:  6218327 	 St: c0300000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F:  6189912----T:  6194131 	 St: c0700000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  6194131----T:  6222503 	 St: c0706000 Sz: 237568 	 Sm: 0 	 T: memcpy_h2d(19.157326)
F:  6223648----T:  6237003 	 St: c0740000 Sz: 106496 	 Sm: 0 	 T: memcpy_h2d(9.017555)
F:  6223648----T:  6284955 	 St: c0340000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F:  6237003----T:  6286073 	 St: c075a000 Sz: 417792 	 Sm: 0 	 T: memcpy_h2d(33.133018)
F:  6284955----T:  6406515 	 St: c03c0000 Sz: 1048576 	 Sm: 0 	 T: write_back(82.079674)
F:  6286073----T:  6290292 	 St: c07c0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  6290292----T:  6409027 	 St: c07c6000 Sz: 1024000 	 Sm: 0 	 T: memcpy_h2d(80.172180)
F:  6654430----T:  6669464 	 	 	 Kl: 14 	 Sm: 0 	 T: kernel_launch(10.151249)
F:  6669464----T:  6671999 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  6672000----T:  6674535 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  6896686----T:  7729701 	 	 	 Kl: 15 	 Sm: 0 	 T: kernel_launch(562.467957)
F:  6898157----T:  6901587 	 St: c02c0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  6898255----T:  6906957 	 St: c04c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6901587----T:  6908452 	 St: c02c4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  6906957----T:  6915659 	 St: c04e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6908452----T:  6912671 	 St: c02d0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  6912671----T:  6918632 	 St: c02d6000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  6915659----T:  6924361 	 St: c04d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6918632----T:  6926412 	 St: c02e0000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  6924361----T:  6933063 	 St: c04f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6926412----T:  6936039 	 St: c02ee000 Sz: 73728 	 Sm: 0 	 T: memcpy_h2d(6.500338)
F:  6933063----T:  6964256 	 St: c0500000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F:  6936039----T:  6944279 	 St: c0300000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  6944279----T:  6968421 	 St: c030f000 Sz: 200704 	 Sm: 0 	 T: memcpy_h2d(16.301147)
F:  6964256----T:  7025563 	 St: c0540000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F:  6968421----T:  6971221 	 St: c0340000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  6971221----T:  7031586 	 St: c0342000 Sz: 516096 	 Sm: 0 	 T: memcpy_h2d(40.759621)
F:  7025563----T:  7147123 	 St: c05c0000 Sz: 1048576 	 Sm: 0 	 T: write_back(82.079674)
F:  7031586----T:  7066542 	 St: c03c0000 Sz: 294912 	 Sm: 0 	 T: memcpy_h2d(23.602970)
F:  7066542----T:  7154208 	 St: c0408000 Sz: 753664 	 Sm: 0 	 T: memcpy_h2d(59.193787)
F:  7155849----T:  7162714 	 St: c04c0000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  7156007----T:  7164709 	 St: c06c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7162714----T:  7166144 	 St: c04cc000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  7164709----T:  7173411 	 St: c06d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7166144----T:  7174846 	 St: c0520000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  7173411----T:  7189574 	 St: c06e0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  7174846----T:  7177646 	 St: c0500000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  7177646----T:  7185426 	 St: c0502000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  7185426----T:  7209098 	 St: c04d0000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  7189574----T:  7220767 	 St: c0700000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F:  7209098----T:  7217800 	 St: c0510000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  7217800----T:  7222019 	 St: c0530000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  7220767----T:  7282074 	 St: c0740000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F:  7222019----T:  7227980 	 St: c0536000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  7227980----T:  7239934 	 St: c0540000 Sz: 94208 	 Sm: 0 	 T: memcpy_h2d(8.071573)
F:  7239934----T:  7290416 	 St: c0557000 Sz: 430080 	 Sm: 0 	 T: memcpy_h2d(34.086430)
F:  7291835----T:  7319267 	 St: c05c0000 Sz: 229376 	 Sm: 0 	 T: memcpy_h2d(18.522619)
F:  7291835----T:  7413395 	 St: c07c0000 Sz: 1048576 	 Sm: 0 	 T: write_back(82.079674)
F:  7319267----T:  7414465 	 St: c05f8000 Sz: 819200 	 Sm: 0 	 T: memcpy_h2d(64.279541)
F:  7418710----T:  7425575 	 St: c0720000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  7420843----T:  7429545 	 St: c02c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7425575----T:  7429005 	 St: c072c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  7429005----T:  7437707 	 St: c0710000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  7429546----T:  7438248 	 St: c02d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7437707----T:  7446409 	 St: c0700000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  7438248----T:  7454411 	 St: c02e0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  7446409----T:  7455111 	 St: c0730000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  7454411----T:  7485604 	 St: c0300000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F:  7455111----T:  7457716 	 St: c0740000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7457716----T:  7465956 	 St: c0741000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  7465956----T:  7468561 	 St: c06c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7468561----T:  7499284 	 St: c06c1000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:  7485604----T:  7546911 	 St: c0340000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F:  7499284----T:  7553060 	 St: c0750000 Sz: 458752 	 Sm: 0 	 T: memcpy_h2d(36.310600)
F:  7554653----T:  7557453 	 St: c07c0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  7554653----T:  7676213 	 St: c03c0000 Sz: 1048576 	 Sm: 0 	 T: write_back(82.079674)
F:  7557453----T:  7678071 	 St: c07c2000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F:  7951851----T:  7967027 	 	 	 Kl: 16 	 Sm: 0 	 T: kernel_launch(10.247130)
F:  7967027----T:  7969562 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  7969563----T:  7972098 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  8194249----T:  9007057 	 	 	 Kl: 17 	 Sm: 0 	 T: kernel_launch(548.823792)
F:  8195282----T:  8202604 	 St: c02f0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  8195345----T:  8204047 	 St: c04c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8202604----T:  8205690 	 St: c02fd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  8204047----T:  8212749 	 St: c04e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8205690----T:  8214392 	 St: c02c0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  8212749----T:  8221451 	 St: c04d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8214392----T:  8216997 	 St: c0300000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8216997----T:  8225237 	 St: c0301000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  8221451----T:  8230153 	 St: c04f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8225237----T:  8237658 	 St: c02d0000 Sz: 98304 	 Sm: 0 	 T: memcpy_h2d(8.386901)
F:  8230153----T:  8261346 	 St: c0500000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F:  8237658----T:  8242732 	 St: c02e8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  8242732----T:  8266404 	 St: c0310000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  8261346----T:  8322653 	 St: c0540000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F:  8266404----T:  8279759 	 St: c0340000 Sz: 106496 	 Sm: 0 	 T: memcpy_h2d(9.017555)
F:  8279759----T:  8328829 	 St: c035a000 Sz: 417792 	 Sm: 0 	 T: memcpy_h2d(33.133018)
F:  8322653----T:  8444213 	 St: c05c0000 Sz: 1048576 	 Sm: 0 	 T: write_back(82.079674)
F:  8328829----T:  8355791 	 St: c03c0000 Sz: 225280 	 Sm: 0 	 T: memcpy_h2d(18.205267)
F:  8355791----T:  8451459 	 St: c03f7000 Sz: 823296 	 Sm: 0 	 T: memcpy_h2d(64.596893)
F:  8453032----T:  8457673 	 St: c04e0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  8453289----T:  8461991 	 St: c0720000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8457673----T:  8463188 	 St: c04e7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  8461991----T:  8470693 	 St: c0730000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8463188----T:  8466618 	 St: c0530000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  8466618----T:  8473483 	 St: c0534000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  8470693----T:  8486856 	 St: c0700000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  8473483----T:  8479444 	 St: c04c0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  8479444----T:  8483663 	 St: c04ca000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  8483663----T:  8487475 	 St: c0500000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  8486856----T:  8518049 	 St: c06c0000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F:  8487475----T:  8493887 	 St: c0505000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  8493887----T:  8501667 	 St: c04d0000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  8501667----T:  8504467 	 St: c04de000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  8504467----T:  8513169 	 St: c04f0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  8513169----T:  8529332 	 St: c0510000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  8518049----T:  8579356 	 St: c0740000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F:  8529332----T:  8533144 	 St: c0540000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  8533144----T:  8592097 	 St: c0545000 Sz: 503808 	 Sm: 0 	 T: memcpy_h2d(39.806213)
F:  8593871----T:  8652824 	 St: c05c0000 Sz: 503808 	 Sm: 0 	 T: memcpy_h2d(39.806213)
F:  8593871----T:  8715431 	 St: c07c0000 Sz: 1048576 	 Sm: 0 	 T: write_back(82.079674)
F:  8652824----T:  8716484 	 St: c063b000 Sz: 544768 	 Sm: 0 	 T: memcpy_h2d(42.984470)
F:  8718872----T:  8724833 	 St: c06c0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  8719325----T:  8728027 	 St: c02f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8724833----T:  8729052 	 St: c06ca000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  8728027----T:  8736729 	 St: c02c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8729052----T:  8735917 	 St: c06d0000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  8735917----T:  8739347 	 St: c06dc000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  8736729----T:  8752892 	 St: c02d0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  8739347----T:  8743566 	 St: c0700000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  8743566----T:  8749527 	 St: c0706000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  8749527----T:  8752957 	 St: c0750000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  8752892----T:  8784085 	 St: c0300000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F:  8752957----T:  8759822 	 St: c0754000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  8759822----T:  8762622 	 St: c06e0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  8762622----T:  8777848 	 St: c06e2000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F:  8777848----T:  8809041 	 St: c0710000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  8784085----T:  8845392 	 St: c0340000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F:  8809041----T:  8855288 	 St: c0760000 Sz: 393216 	 Sm: 0 	 T: memcpy_h2d(31.226873)
F:  8856917----T:  8881529 	 St: c07c0000 Sz: 204800 	 Sm: 0 	 T: memcpy_h2d(16.618502)
F:  8856917----T:  8978477 	 St: c03c0000 Sz: 1048576 	 Sm: 0 	 T: write_back(82.079674)
F:  8881529----T:  8979551 	 St: c07f2000 Sz: 843776 	 Sm: 0 	 T: memcpy_h2d(66.186363)
F:  9229207----T:  9239544 	 	 	 Kl: 18 	 Sm: 0 	 T: kernel_launch(6.979743)
F:  9239544----T:  9242079 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  9242080----T:  9244615 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  9466766----T: 10289735 	 	 	 Kl: 19 	 Sm: 0 	 T: kernel_launch(555.684692)
F:  9467776----T:  9472417 	 St: c02f0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  9467815----T:  9476517 	 St: c04c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9472417----T:  9477932 	 St: c02f7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  9476517----T:  9485219 	 St: c04e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9477932----T:  9480537 	 St: c02c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9480537----T:  9488777 	 St: c02c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  9485219----T:  9493921 	 St: c04d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9488777----T:  9491863 	 St: c02d0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  9491863----T:  9506621 	 St: c02d3000 Sz: 118784 	 Sm: 0 	 T: memcpy_h2d(9.964889)
F:  9493921----T:  9502623 	 St: c04f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9502623----T:  9533816 	 St: c0500000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F:  9506621----T:  9509226 	 St: c0300000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9509226----T:  9539949 	 St: c0301000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:  9533816----T:  9595123 	 St: c0540000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F:  9539949----T:  9549113 	 St: c0340000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:  9549113----T:  9602419 	 St: c0351000 Sz: 454656 	 Sm: 0 	 T: memcpy_h2d(35.993248)
F:  9595123----T:  9716683 	 St: c05c0000 Sz: 1048576 	 Sm: 0 	 T: write_back(82.079674)
F:  9602419----T:  9637375 	 St: c03c0000 Sz: 294912 	 Sm: 0 	 T: memcpy_h2d(23.602970)
F:  9637375----T:  9725041 	 St: c0408000 Sz: 753664 	 Sm: 0 	 T: memcpy_h2d(59.193787)
F:  9726204----T:  9728809 	 St: c04e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9726236----T:  9734938 	 St: c06c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9728809----T:  9737049 	 St: c04e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  9734938----T:  9743640 	 St: c06d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9737049----T:  9740861 	 St: c0500000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  9740861----T:  9747273 	 St: c0505000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  9743640----T:  9759803 	 St: c06e0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  9747273----T:  9750703 	 St: c04f0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  9750703----T:  9757568 	 St: c04f4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  9757568----T:  9769989 	 St: c04c0000 Sz: 98304 	 Sm: 0 	 T: memcpy_h2d(8.386901)
F:  9759803----T:  9768505 	 St: c0750000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9768505----T:  9807224 	 St: c0700000 Sz: 327680 	 Sm: 0 	 T: write_back(26.143822)
F:  9769989----T:  9775063 	 St: c04d8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  9775063----T:  9798735 	 St: c0510000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  9798735----T:  9803376 	 St: c0540000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  9807224----T:  9865236 	 St: c0547000 Sz: 495616 	 Sm: 0 	 T: memcpy_h2d(39.170830)
F:  9807224----T:  9853471 	 St: c0760000 Sz: 393216 	 Sm: 0 	 T: write_back(31.226873)
F:  9866343----T:  9889546 	 St: c05c0000 Sz: 192512 	 Sm: 0 	 T: memcpy_h2d(15.667117)
F:  9866343----T:  9987903 	 St: c07c0000 Sz: 1048576 	 Sm: 0 	 T: write_back(82.079674)
F:  9889546----T:  9988980 	 St: c05ef000 Sz: 856064 	 Sm: 0 	 T: memcpy_h2d(67.139771)
F:  9989930----T:  9995445 	 St: c06c0000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  9989937----T:  9998639 	 St: c08c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9995445----T: 10000086 	 St: c06c9000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  9998639----T: 10007341 	 St: c0240000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 10000086----T: 10005160 	 St: c06d0000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F: 10005160----T: 10010234 	 St: c06d8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F: 10007341----T: 10016043 	 St: c02f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 10010234----T: 10013034 	 St: c06e0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 10013034----T: 10028260 	 St: c06e2000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F: 10016043----T: 10024745 	 St: c02c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 10024746----T: 10040909 	 St: c02d0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F: 10028260----T: 10042082 	 St: c0700000 Sz: 110592 	 Sm: 0 	 T: memcpy_h2d(9.332883)
F: 10042082----T: 10060590 	 St: c071b000 Sz: 151552 	 Sm: 0 	 T: memcpy_h2d(12.496962)
F: 10060590----T: 10066105 	 St: c0240000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F: 10066105----T: 10070746 	 St: c0249000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F: 10071814----T: 10080516 	 St: c07d0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 10071814----T: 10103007 	 St: c0300000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F: 10080516----T: 10085590 	 St: c07c0000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F: 10085590----T: 10090664 	 St: c07c8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F: 10090664----T: 10103552 	 St: c0740000 Sz: 102400 	 Sm: 0 	 T: memcpy_h2d(8.702229)
F: 10103007----T: 10164314 	 St: c0340000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F: 10103552----T: 10153093 	 St: c0759000 Sz: 421888 	 Sm: 0 	 T: memcpy_h2d(33.451046)
F: 10164314----T: 10270810 	 St: c07e0000 Sz: 917504 	 Sm: 0 	 T: memcpy_h2d(71.908173)
F: 10164314----T: 10285874 	 St: c03c0000 Sz: 1048576 	 Sm: 0 	 T: write_back(82.079674)
F: 10511885----T: 10515152 	 	 	 Kl: 20 	 Sm: 0 	 T: kernel_launch(2.205942)
F: 10515152----T: 10517687 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F: 10517688----T: 10520223 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F: 10742374----T: 10768914 	 	 	 Kl: 21 	 Sm: 0 	 T: kernel_launch(17.920324)
F: 10743714----T: 10746319 	 St: c0360000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10746319----T: 10754559 	 St: c0361000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 10754559----T: 10757164 	 St: c0380000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10757164----T: 10765404 	 St: c0381000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 10991064----T: 10994250 	 	 	 Kl: 22 	 Sm: 0 	 T: kernel_launch(2.151249)
F: 10994250----T: 10996785 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F: 10996786----T: 10999391 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 10996786----T: 11005026 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 11007631----T: 11010236 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 11007631----T: 11015871 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 11018476----T: 11021081 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 11018476----T: 11034171 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F: 11036776----T: 11039381 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 11036776----T: 11067499 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F: 11070104----T: 11072709 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 11070104----T: 11130940 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F: 11133545----T: 11136150 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 11133545----T: 11210384 	 St: 0 Sz: 659456 	 Sm: 0 	 T: device_sync(51.883186)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 6053694(cycle), 4087.572021(us)
Tot_kernel_exec_time_and_fault_time: 17116764(cycle), 11557.572266(us)
Tot_memcpy_h2d_time: 5660250(cycle), 3821.910889(us)
Tot_memcpy_d2h_time: 27885(cycle), 18.828495(us)
Tot_memcpy_time: 5688135(cycle), 3840.739258(us)
Tot_devicesync_time: 216203(cycle), 145.984467(us)
Tot_writeback_time: 4379874(cycle), 2957.375977(us)
Tot_dma_time: 7800(cycle), 5.266712(us)
Tot_memcpy_d2h_sync_wb_time: 4623962(cycle), 3122.188965(us)
GPGPU-Sim: *** exit detected ***
