Simulator report for ALU4b8f
Tue Nov 24 20:25:27 2020
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 166 nodes    ;
; Simulation Coverage         ;      76.51 % ;
; Total Number of Transitions ; 42431        ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      76.51 % ;
; Total nodes checked                                 ; 166          ;
; Total output ports checked                          ; 166          ;
; Total output ports with complete 1/0-value coverage ; 127          ;
; Total output ports with no 1/0-value coverage       ; 39           ;
; Total output ports with no 1-value coverage         ; 39           ;
; Total output ports with no 0-value coverage         ; 39           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                  ;
+---------------------------------------------------------------------+---------------------------------------------------------------------+------------------+
; Node Name                                                           ; Output Port Name                                                    ; Output Port Type ;
+---------------------------------------------------------------------+---------------------------------------------------------------------+------------------+
; |ALU4b8f|Y~0                                                        ; |ALU4b8f|Y~0                                                        ; out0             ;
; |ALU4b8f|Y~1                                                        ; |ALU4b8f|Y~1                                                        ; out0             ;
; |ALU4b8f|Y~2                                                        ; |ALU4b8f|Y~2                                                        ; out0             ;
; |ALU4b8f|Y~3                                                        ; |ALU4b8f|Y~3                                                        ; out0             ;
; |ALU4b8f|Y~4                                                        ; |ALU4b8f|Y~4                                                        ; out0             ;
; |ALU4b8f|Y~5                                                        ; |ALU4b8f|Y~5                                                        ; out0             ;
; |ALU4b8f|Y~6                                                        ; |ALU4b8f|Y~6                                                        ; out0             ;
; |ALU4b8f|Y~7                                                        ; |ALU4b8f|Y~7                                                        ; out0             ;
; |ALU4b8f|A[0]                                                       ; |ALU4b8f|A[0]                                                       ; out              ;
; |ALU4b8f|A[1]                                                       ; |ALU4b8f|A[1]                                                       ; out              ;
; |ALU4b8f|A[2]                                                       ; |ALU4b8f|A[2]                                                       ; out              ;
; |ALU4b8f|A[3]                                                       ; |ALU4b8f|A[3]                                                       ; out              ;
; |ALU4b8f|B[0]                                                       ; |ALU4b8f|B[0]                                                       ; out              ;
; |ALU4b8f|B[1]                                                       ; |ALU4b8f|B[1]                                                       ; out              ;
; |ALU4b8f|B[2]                                                       ; |ALU4b8f|B[2]                                                       ; out              ;
; |ALU4b8f|B[3]                                                       ; |ALU4b8f|B[3]                                                       ; out              ;
; |ALU4b8f|S[0]                                                       ; |ALU4b8f|S[0]                                                       ; out              ;
; |ALU4b8f|S[1]                                                       ; |ALU4b8f|S[1]                                                       ; out              ;
; |ALU4b8f|S[2]                                                       ; |ALU4b8f|S[2]                                                       ; out              ;
; |ALU4b8f|Y[0]                                                       ; |ALU4b8f|Y[0]                                                       ; pin_out          ;
; |ALU4b8f|Y[1]                                                       ; |ALU4b8f|Y[1]                                                       ; pin_out          ;
; |ALU4b8f|Y[2]                                                       ; |ALU4b8f|Y[2]                                                       ; pin_out          ;
; |ALU4b8f|Y[3]                                                       ; |ALU4b8f|Y[3]                                                       ; pin_out          ;
; |ALU4b8f|Add0~21                                                    ; |ALU4b8f|Add0~21                                                    ; out0             ;
; |ALU4b8f|Add0~22                                                    ; |ALU4b8f|Add0~22                                                    ; out0             ;
; |ALU4b8f|Add0~23                                                    ; |ALU4b8f|Add0~23                                                    ; out0             ;
; |ALU4b8f|Add0~24                                                    ; |ALU4b8f|Add0~24                                                    ; out0             ;
; |ALU4b8f|Add0~25                                                    ; |ALU4b8f|Add0~25                                                    ; out0             ;
; |ALU4b8f|Add0~26                                                    ; |ALU4b8f|Add0~26                                                    ; out0             ;
; |ALU4b8f|Add0~27                                                    ; |ALU4b8f|Add0~27                                                    ; out0             ;
; |ALU4b8f|Add0~28                                                    ; |ALU4b8f|Add0~28                                                    ; out0             ;
; |ALU4b8f|Add0~29                                                    ; |ALU4b8f|Add0~29                                                    ; out0             ;
; |ALU4b8f|Add0~30                                                    ; |ALU4b8f|Add0~30                                                    ; out0             ;
; |ALU4b8f|Add0~31                                                    ; |ALU4b8f|Add0~31                                                    ; out0             ;
; |ALU4b8f|Add0~32                                                    ; |ALU4b8f|Add0~32                                                    ; out0             ;
; |ALU4b8f|Add1~30                                                    ; |ALU4b8f|Add1~30                                                    ; out0             ;
; |ALU4b8f|Add1~32                                                    ; |ALU4b8f|Add1~32                                                    ; out0             ;
; |ALU4b8f|Add1~35                                                    ; |ALU4b8f|Add1~35                                                    ; out0             ;
; |ALU4b8f|Add1~37                                                    ; |ALU4b8f|Add1~37                                                    ; out0             ;
; |ALU4b8f|lpm_mux:Mux3|mux_5oc:auto_generated|_~0                    ; |ALU4b8f|lpm_mux:Mux3|mux_5oc:auto_generated|_~0                    ; out0             ;
; |ALU4b8f|lpm_mux:Mux3|mux_5oc:auto_generated|_~1                    ; |ALU4b8f|lpm_mux:Mux3|mux_5oc:auto_generated|_~1                    ; out0             ;
; |ALU4b8f|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~0 ; |ALU4b8f|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~0 ; out0             ;
; |ALU4b8f|lpm_mux:Mux3|mux_5oc:auto_generated|_~2                    ; |ALU4b8f|lpm_mux:Mux3|mux_5oc:auto_generated|_~2                    ; out0             ;
; |ALU4b8f|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n2_mux_dataout   ; |ALU4b8f|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n2_mux_dataout   ; out0             ;
; |ALU4b8f|lpm_mux:Mux3|mux_5oc:auto_generated|_~3                    ; |ALU4b8f|lpm_mux:Mux3|mux_5oc:auto_generated|_~3                    ; out0             ;
; |ALU4b8f|lpm_mux:Mux3|mux_5oc:auto_generated|_~4                    ; |ALU4b8f|lpm_mux:Mux3|mux_5oc:auto_generated|_~4                    ; out0             ;
; |ALU4b8f|lpm_mux:Mux3|mux_5oc:auto_generated|_~5                    ; |ALU4b8f|lpm_mux:Mux3|mux_5oc:auto_generated|_~5                    ; out0             ;
; |ALU4b8f|lpm_mux:Mux3|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~1 ; |ALU4b8f|lpm_mux:Mux3|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~1 ; out0             ;
; |ALU4b8f|lpm_mux:Mux3|mux_5oc:auto_generated|l2_w0_n1_mux_dataout   ; |ALU4b8f|lpm_mux:Mux3|mux_5oc:auto_generated|l2_w0_n1_mux_dataout   ; out0             ;
; |ALU4b8f|lpm_mux:Mux3|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~0 ; |ALU4b8f|lpm_mux:Mux3|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~0 ; out0             ;
; |ALU4b8f|lpm_mux:Mux3|mux_5oc:auto_generated|_~6                    ; |ALU4b8f|lpm_mux:Mux3|mux_5oc:auto_generated|_~6                    ; out0             ;
; |ALU4b8f|lpm_mux:Mux3|mux_5oc:auto_generated|l3_w0_n0_mux_dataout   ; |ALU4b8f|lpm_mux:Mux3|mux_5oc:auto_generated|l3_w0_n0_mux_dataout   ; out0             ;
; |ALU4b8f|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~0 ; |ALU4b8f|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~0 ; out0             ;
; |ALU4b8f|lpm_mux:Mux2|mux_5oc:auto_generated|_~0                    ; |ALU4b8f|lpm_mux:Mux2|mux_5oc:auto_generated|_~0                    ; out0             ;
; |ALU4b8f|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~1 ; |ALU4b8f|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~1 ; out0             ;
; |ALU4b8f|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n0_mux_dataout   ; |ALU4b8f|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n0_mux_dataout   ; out0             ;
; |ALU4b8f|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~0 ; |ALU4b8f|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~0 ; out0             ;
; |ALU4b8f|lpm_mux:Mux2|mux_5oc:auto_generated|_~1                    ; |ALU4b8f|lpm_mux:Mux2|mux_5oc:auto_generated|_~1                    ; out0             ;
; |ALU4b8f|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~1 ; |ALU4b8f|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~1 ; out0             ;
; |ALU4b8f|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n1_mux_dataout   ; |ALU4b8f|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n1_mux_dataout   ; out0             ;
; |ALU4b8f|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~0 ; |ALU4b8f|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~0 ; out0             ;
; |ALU4b8f|lpm_mux:Mux2|mux_5oc:auto_generated|_~2                    ; |ALU4b8f|lpm_mux:Mux2|mux_5oc:auto_generated|_~2                    ; out0             ;
; |ALU4b8f|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n2_mux_dataout   ; |ALU4b8f|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n2_mux_dataout   ; out0             ;
; |ALU4b8f|lpm_mux:Mux2|mux_5oc:auto_generated|_~3                    ; |ALU4b8f|lpm_mux:Mux2|mux_5oc:auto_generated|_~3                    ; out0             ;
; |ALU4b8f|lpm_mux:Mux2|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~0 ; |ALU4b8f|lpm_mux:Mux2|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~0 ; out0             ;
; |ALU4b8f|lpm_mux:Mux2|mux_5oc:auto_generated|_~4                    ; |ALU4b8f|lpm_mux:Mux2|mux_5oc:auto_generated|_~4                    ; out0             ;
; |ALU4b8f|lpm_mux:Mux2|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~1 ; |ALU4b8f|lpm_mux:Mux2|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~1 ; out0             ;
; |ALU4b8f|lpm_mux:Mux2|mux_5oc:auto_generated|l2_w0_n0_mux_dataout   ; |ALU4b8f|lpm_mux:Mux2|mux_5oc:auto_generated|l2_w0_n0_mux_dataout   ; out0             ;
; |ALU4b8f|lpm_mux:Mux2|mux_5oc:auto_generated|_~5                    ; |ALU4b8f|lpm_mux:Mux2|mux_5oc:auto_generated|_~5                    ; out0             ;
; |ALU4b8f|lpm_mux:Mux2|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~1 ; |ALU4b8f|lpm_mux:Mux2|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~1 ; out0             ;
; |ALU4b8f|lpm_mux:Mux2|mux_5oc:auto_generated|l2_w0_n1_mux_dataout   ; |ALU4b8f|lpm_mux:Mux2|mux_5oc:auto_generated|l2_w0_n1_mux_dataout   ; out0             ;
; |ALU4b8f|lpm_mux:Mux2|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~0 ; |ALU4b8f|lpm_mux:Mux2|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~0 ; out0             ;
; |ALU4b8f|lpm_mux:Mux2|mux_5oc:auto_generated|_~6                    ; |ALU4b8f|lpm_mux:Mux2|mux_5oc:auto_generated|_~6                    ; out0             ;
; |ALU4b8f|lpm_mux:Mux2|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~1 ; |ALU4b8f|lpm_mux:Mux2|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~1 ; out0             ;
; |ALU4b8f|lpm_mux:Mux2|mux_5oc:auto_generated|l3_w0_n0_mux_dataout   ; |ALU4b8f|lpm_mux:Mux2|mux_5oc:auto_generated|l3_w0_n0_mux_dataout   ; out0             ;
; |ALU4b8f|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~0 ; |ALU4b8f|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~0 ; out0             ;
; |ALU4b8f|lpm_mux:Mux1|mux_5oc:auto_generated|_~0                    ; |ALU4b8f|lpm_mux:Mux1|mux_5oc:auto_generated|_~0                    ; out0             ;
; |ALU4b8f|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~1 ; |ALU4b8f|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~1 ; out0             ;
; |ALU4b8f|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n0_mux_dataout   ; |ALU4b8f|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n0_mux_dataout   ; out0             ;
; |ALU4b8f|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~0 ; |ALU4b8f|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~0 ; out0             ;
; |ALU4b8f|lpm_mux:Mux1|mux_5oc:auto_generated|_~1                    ; |ALU4b8f|lpm_mux:Mux1|mux_5oc:auto_generated|_~1                    ; out0             ;
; |ALU4b8f|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~1 ; |ALU4b8f|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~1 ; out0             ;
; |ALU4b8f|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n1_mux_dataout   ; |ALU4b8f|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n1_mux_dataout   ; out0             ;
; |ALU4b8f|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~0 ; |ALU4b8f|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~0 ; out0             ;
; |ALU4b8f|lpm_mux:Mux1|mux_5oc:auto_generated|_~2                    ; |ALU4b8f|lpm_mux:Mux1|mux_5oc:auto_generated|_~2                    ; out0             ;
; |ALU4b8f|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n2_mux_dataout   ; |ALU4b8f|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n2_mux_dataout   ; out0             ;
; |ALU4b8f|lpm_mux:Mux1|mux_5oc:auto_generated|_~3                    ; |ALU4b8f|lpm_mux:Mux1|mux_5oc:auto_generated|_~3                    ; out0             ;
; |ALU4b8f|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~1 ; |ALU4b8f|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~1 ; out0             ;
; |ALU4b8f|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n3_mux_dataout   ; |ALU4b8f|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n3_mux_dataout   ; out0             ;
; |ALU4b8f|lpm_mux:Mux1|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~0 ; |ALU4b8f|lpm_mux:Mux1|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~0 ; out0             ;
; |ALU4b8f|lpm_mux:Mux1|mux_5oc:auto_generated|_~4                    ; |ALU4b8f|lpm_mux:Mux1|mux_5oc:auto_generated|_~4                    ; out0             ;
; |ALU4b8f|lpm_mux:Mux1|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~1 ; |ALU4b8f|lpm_mux:Mux1|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~1 ; out0             ;
; |ALU4b8f|lpm_mux:Mux1|mux_5oc:auto_generated|l2_w0_n0_mux_dataout   ; |ALU4b8f|lpm_mux:Mux1|mux_5oc:auto_generated|l2_w0_n0_mux_dataout   ; out0             ;
; |ALU4b8f|lpm_mux:Mux1|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~0 ; |ALU4b8f|lpm_mux:Mux1|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~0 ; out0             ;
; |ALU4b8f|lpm_mux:Mux1|mux_5oc:auto_generated|_~5                    ; |ALU4b8f|lpm_mux:Mux1|mux_5oc:auto_generated|_~5                    ; out0             ;
; |ALU4b8f|lpm_mux:Mux1|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~1 ; |ALU4b8f|lpm_mux:Mux1|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~1 ; out0             ;
; |ALU4b8f|lpm_mux:Mux1|mux_5oc:auto_generated|l2_w0_n1_mux_dataout   ; |ALU4b8f|lpm_mux:Mux1|mux_5oc:auto_generated|l2_w0_n1_mux_dataout   ; out0             ;
; |ALU4b8f|lpm_mux:Mux1|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~0 ; |ALU4b8f|lpm_mux:Mux1|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~0 ; out0             ;
; |ALU4b8f|lpm_mux:Mux1|mux_5oc:auto_generated|_~6                    ; |ALU4b8f|lpm_mux:Mux1|mux_5oc:auto_generated|_~6                    ; out0             ;
; |ALU4b8f|lpm_mux:Mux1|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~1 ; |ALU4b8f|lpm_mux:Mux1|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~1 ; out0             ;
; |ALU4b8f|lpm_mux:Mux1|mux_5oc:auto_generated|l3_w0_n0_mux_dataout   ; |ALU4b8f|lpm_mux:Mux1|mux_5oc:auto_generated|l3_w0_n0_mux_dataout   ; out0             ;
; |ALU4b8f|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~0 ; |ALU4b8f|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~0 ; out0             ;
; |ALU4b8f|lpm_mux:Mux0|mux_5oc:auto_generated|_~0                    ; |ALU4b8f|lpm_mux:Mux0|mux_5oc:auto_generated|_~0                    ; out0             ;
; |ALU4b8f|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~1 ; |ALU4b8f|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~1 ; out0             ;
; |ALU4b8f|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n0_mux_dataout   ; |ALU4b8f|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n0_mux_dataout   ; out0             ;
; |ALU4b8f|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~0 ; |ALU4b8f|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~0 ; out0             ;
; |ALU4b8f|lpm_mux:Mux0|mux_5oc:auto_generated|_~1                    ; |ALU4b8f|lpm_mux:Mux0|mux_5oc:auto_generated|_~1                    ; out0             ;
; |ALU4b8f|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~1 ; |ALU4b8f|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~1 ; out0             ;
; |ALU4b8f|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n1_mux_dataout   ; |ALU4b8f|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n1_mux_dataout   ; out0             ;
; |ALU4b8f|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~0 ; |ALU4b8f|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~0 ; out0             ;
; |ALU4b8f|lpm_mux:Mux0|mux_5oc:auto_generated|_~2                    ; |ALU4b8f|lpm_mux:Mux0|mux_5oc:auto_generated|_~2                    ; out0             ;
; |ALU4b8f|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n2_mux_dataout   ; |ALU4b8f|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n2_mux_dataout   ; out0             ;
; |ALU4b8f|lpm_mux:Mux0|mux_5oc:auto_generated|_~3                    ; |ALU4b8f|lpm_mux:Mux0|mux_5oc:auto_generated|_~3                    ; out0             ;
; |ALU4b8f|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~1 ; |ALU4b8f|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~1 ; out0             ;
; |ALU4b8f|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n3_mux_dataout   ; |ALU4b8f|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n3_mux_dataout   ; out0             ;
; |ALU4b8f|lpm_mux:Mux0|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~0 ; |ALU4b8f|lpm_mux:Mux0|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~0 ; out0             ;
; |ALU4b8f|lpm_mux:Mux0|mux_5oc:auto_generated|_~4                    ; |ALU4b8f|lpm_mux:Mux0|mux_5oc:auto_generated|_~4                    ; out0             ;
; |ALU4b8f|lpm_mux:Mux0|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~1 ; |ALU4b8f|lpm_mux:Mux0|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~1 ; out0             ;
; |ALU4b8f|lpm_mux:Mux0|mux_5oc:auto_generated|l2_w0_n0_mux_dataout   ; |ALU4b8f|lpm_mux:Mux0|mux_5oc:auto_generated|l2_w0_n0_mux_dataout   ; out0             ;
; |ALU4b8f|lpm_mux:Mux0|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~0 ; |ALU4b8f|lpm_mux:Mux0|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~0 ; out0             ;
; |ALU4b8f|lpm_mux:Mux0|mux_5oc:auto_generated|_~5                    ; |ALU4b8f|lpm_mux:Mux0|mux_5oc:auto_generated|_~5                    ; out0             ;
; |ALU4b8f|lpm_mux:Mux0|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~1 ; |ALU4b8f|lpm_mux:Mux0|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~1 ; out0             ;
; |ALU4b8f|lpm_mux:Mux0|mux_5oc:auto_generated|l2_w0_n1_mux_dataout   ; |ALU4b8f|lpm_mux:Mux0|mux_5oc:auto_generated|l2_w0_n1_mux_dataout   ; out0             ;
; |ALU4b8f|lpm_mux:Mux0|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~0 ; |ALU4b8f|lpm_mux:Mux0|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~0 ; out0             ;
; |ALU4b8f|lpm_mux:Mux0|mux_5oc:auto_generated|_~6                    ; |ALU4b8f|lpm_mux:Mux0|mux_5oc:auto_generated|_~6                    ; out0             ;
; |ALU4b8f|lpm_mux:Mux0|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~1 ; |ALU4b8f|lpm_mux:Mux0|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~1 ; out0             ;
; |ALU4b8f|lpm_mux:Mux0|mux_5oc:auto_generated|l3_w0_n0_mux_dataout   ; |ALU4b8f|lpm_mux:Mux0|mux_5oc:auto_generated|l3_w0_n0_mux_dataout   ; out0             ;
+---------------------------------------------------------------------+---------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                     ;
+---------------------------------------------------------------------+---------------------------------------------------------------------+------------------+
; Node Name                                                           ; Output Port Name                                                    ; Output Port Type ;
+---------------------------------------------------------------------+---------------------------------------------------------------------+------------------+
; |ALU4b8f|Y~8                                                        ; |ALU4b8f|Y~8                                                        ; out0             ;
; |ALU4b8f|Y~9                                                        ; |ALU4b8f|Y~9                                                        ; out0             ;
; |ALU4b8f|Y~10                                                       ; |ALU4b8f|Y~10                                                       ; out0             ;
; |ALU4b8f|Y~11                                                       ; |ALU4b8f|Y~11                                                       ; out0             ;
; |ALU4b8f|Add0~20                                                    ; |ALU4b8f|Add0~20                                                    ; out0             ;
; |ALU4b8f|Add1~25                                                    ; |ALU4b8f|Add1~25                                                    ; out0             ;
; |ALU4b8f|Add1~26                                                    ; |ALU4b8f|Add1~26                                                    ; out0             ;
; |ALU4b8f|Add1~27                                                    ; |ALU4b8f|Add1~27                                                    ; out0             ;
; |ALU4b8f|Add1~28                                                    ; |ALU4b8f|Add1~28                                                    ; out0             ;
; |ALU4b8f|Add1~29                                                    ; |ALU4b8f|Add1~29                                                    ; out0             ;
; |ALU4b8f|Add1~31                                                    ; |ALU4b8f|Add1~31                                                    ; out0             ;
; |ALU4b8f|Add1~33                                                    ; |ALU4b8f|Add1~33                                                    ; out0             ;
; |ALU4b8f|Add1~34                                                    ; |ALU4b8f|Add1~34                                                    ; out0             ;
; |ALU4b8f|Add1~36                                                    ; |ALU4b8f|Add1~36                                                    ; out0             ;
; |ALU4b8f|Add1~38                                                    ; |ALU4b8f|Add1~38                                                    ; out0             ;
; |ALU4b8f|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~0 ; |ALU4b8f|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~0 ; out0             ;
; |ALU4b8f|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~1 ; |ALU4b8f|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~1 ; out0             ;
; |ALU4b8f|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n0_mux_dataout   ; |ALU4b8f|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n0_mux_dataout   ; out0             ;
; |ALU4b8f|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~0 ; |ALU4b8f|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~0 ; out0             ;
; |ALU4b8f|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~1 ; |ALU4b8f|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~1 ; out0             ;
; |ALU4b8f|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n1_mux_dataout   ; |ALU4b8f|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n1_mux_dataout   ; out0             ;
; |ALU4b8f|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; |ALU4b8f|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; out0             ;
; |ALU4b8f|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~0 ; |ALU4b8f|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~0 ; out0             ;
; |ALU4b8f|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~1 ; |ALU4b8f|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~1 ; out0             ;
; |ALU4b8f|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n3_mux_dataout   ; |ALU4b8f|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n3_mux_dataout   ; out0             ;
; |ALU4b8f|lpm_mux:Mux3|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~0 ; |ALU4b8f|lpm_mux:Mux3|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~0 ; out0             ;
; |ALU4b8f|lpm_mux:Mux3|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~1 ; |ALU4b8f|lpm_mux:Mux3|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~1 ; out0             ;
; |ALU4b8f|lpm_mux:Mux3|mux_5oc:auto_generated|l2_w0_n0_mux_dataout   ; |ALU4b8f|lpm_mux:Mux3|mux_5oc:auto_generated|l2_w0_n0_mux_dataout   ; out0             ;
; |ALU4b8f|lpm_mux:Mux3|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~0 ; |ALU4b8f|lpm_mux:Mux3|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~0 ; out0             ;
; |ALU4b8f|lpm_mux:Mux3|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~1 ; |ALU4b8f|lpm_mux:Mux3|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~1 ; out0             ;
; |ALU4b8f|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; |ALU4b8f|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; out0             ;
; |ALU4b8f|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~0 ; |ALU4b8f|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~0 ; out0             ;
; |ALU4b8f|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~1 ; |ALU4b8f|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~1 ; out0             ;
; |ALU4b8f|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n3_mux_dataout   ; |ALU4b8f|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n3_mux_dataout   ; out0             ;
; |ALU4b8f|lpm_mux:Mux2|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~0 ; |ALU4b8f|lpm_mux:Mux2|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~0 ; out0             ;
; |ALU4b8f|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; |ALU4b8f|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; out0             ;
; |ALU4b8f|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~0 ; |ALU4b8f|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~0 ; out0             ;
; |ALU4b8f|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; |ALU4b8f|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; out0             ;
; |ALU4b8f|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~0 ; |ALU4b8f|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~0 ; out0             ;
+---------------------------------------------------------------------+---------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                     ;
+---------------------------------------------------------------------+---------------------------------------------------------------------+------------------+
; Node Name                                                           ; Output Port Name                                                    ; Output Port Type ;
+---------------------------------------------------------------------+---------------------------------------------------------------------+------------------+
; |ALU4b8f|Y~8                                                        ; |ALU4b8f|Y~8                                                        ; out0             ;
; |ALU4b8f|Y~9                                                        ; |ALU4b8f|Y~9                                                        ; out0             ;
; |ALU4b8f|Y~10                                                       ; |ALU4b8f|Y~10                                                       ; out0             ;
; |ALU4b8f|Y~11                                                       ; |ALU4b8f|Y~11                                                       ; out0             ;
; |ALU4b8f|Add0~20                                                    ; |ALU4b8f|Add0~20                                                    ; out0             ;
; |ALU4b8f|Add1~25                                                    ; |ALU4b8f|Add1~25                                                    ; out0             ;
; |ALU4b8f|Add1~26                                                    ; |ALU4b8f|Add1~26                                                    ; out0             ;
; |ALU4b8f|Add1~27                                                    ; |ALU4b8f|Add1~27                                                    ; out0             ;
; |ALU4b8f|Add1~28                                                    ; |ALU4b8f|Add1~28                                                    ; out0             ;
; |ALU4b8f|Add1~29                                                    ; |ALU4b8f|Add1~29                                                    ; out0             ;
; |ALU4b8f|Add1~31                                                    ; |ALU4b8f|Add1~31                                                    ; out0             ;
; |ALU4b8f|Add1~33                                                    ; |ALU4b8f|Add1~33                                                    ; out0             ;
; |ALU4b8f|Add1~34                                                    ; |ALU4b8f|Add1~34                                                    ; out0             ;
; |ALU4b8f|Add1~36                                                    ; |ALU4b8f|Add1~36                                                    ; out0             ;
; |ALU4b8f|Add1~38                                                    ; |ALU4b8f|Add1~38                                                    ; out0             ;
; |ALU4b8f|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~0 ; |ALU4b8f|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~0 ; out0             ;
; |ALU4b8f|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~1 ; |ALU4b8f|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~1 ; out0             ;
; |ALU4b8f|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n0_mux_dataout   ; |ALU4b8f|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n0_mux_dataout   ; out0             ;
; |ALU4b8f|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~0 ; |ALU4b8f|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~0 ; out0             ;
; |ALU4b8f|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~1 ; |ALU4b8f|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~1 ; out0             ;
; |ALU4b8f|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n1_mux_dataout   ; |ALU4b8f|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n1_mux_dataout   ; out0             ;
; |ALU4b8f|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; |ALU4b8f|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; out0             ;
; |ALU4b8f|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~0 ; |ALU4b8f|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~0 ; out0             ;
; |ALU4b8f|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~1 ; |ALU4b8f|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~1 ; out0             ;
; |ALU4b8f|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n3_mux_dataout   ; |ALU4b8f|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n3_mux_dataout   ; out0             ;
; |ALU4b8f|lpm_mux:Mux3|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~0 ; |ALU4b8f|lpm_mux:Mux3|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~0 ; out0             ;
; |ALU4b8f|lpm_mux:Mux3|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~1 ; |ALU4b8f|lpm_mux:Mux3|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~1 ; out0             ;
; |ALU4b8f|lpm_mux:Mux3|mux_5oc:auto_generated|l2_w0_n0_mux_dataout   ; |ALU4b8f|lpm_mux:Mux3|mux_5oc:auto_generated|l2_w0_n0_mux_dataout   ; out0             ;
; |ALU4b8f|lpm_mux:Mux3|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~0 ; |ALU4b8f|lpm_mux:Mux3|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~0 ; out0             ;
; |ALU4b8f|lpm_mux:Mux3|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~1 ; |ALU4b8f|lpm_mux:Mux3|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~1 ; out0             ;
; |ALU4b8f|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; |ALU4b8f|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; out0             ;
; |ALU4b8f|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~0 ; |ALU4b8f|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~0 ; out0             ;
; |ALU4b8f|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~1 ; |ALU4b8f|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~1 ; out0             ;
; |ALU4b8f|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n3_mux_dataout   ; |ALU4b8f|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n3_mux_dataout   ; out0             ;
; |ALU4b8f|lpm_mux:Mux2|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~0 ; |ALU4b8f|lpm_mux:Mux2|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~0 ; out0             ;
; |ALU4b8f|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; |ALU4b8f|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; out0             ;
; |ALU4b8f|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~0 ; |ALU4b8f|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~0 ; out0             ;
; |ALU4b8f|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; |ALU4b8f|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; out0             ;
; |ALU4b8f|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~0 ; |ALU4b8f|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~0 ; out0             ;
+---------------------------------------------------------------------+---------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Tue Nov 24 20:25:26 2020
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off ALU4b8f -c ALU4b8f
Info: Using vector source file "D:/4.1 Study/VLSI LAB/Verilog_VHDL_codes/Combinational/4bitALU_8func/ALU4b8f.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      76.51 %
Info: Number of transitions in simulation is 42431
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 165 megabytes
    Info: Processing ended: Tue Nov 24 20:25:27 2020
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


