Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Apr 29 14:36:33 2025
| Host         : parsa running 64-bit major release  (build 9200)
| Command      : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
| Design       : design_1_wrapper
| Device       : 7z010clg400-1
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| Slice LUTs                 | 1810 |     0 |     17600 | 10.28 |
|   LUT as Logic             | 1710 |     0 |     17600 |  9.72 |
|   LUT as Memory            |  100 |     0 |      6000 |  1.67 |
|     LUT as Distributed RAM |   24 |     0 |           |       |
|     LUT as Shift Register  |   76 |     0 |           |       |
| Slice Registers            | 1911 |     0 |     35200 |  5.43 |
|   Register as Flip Flop    | 1911 |     0 |     35200 |  5.43 |
|   Register as Latch        |    0 |     0 |     35200 |  0.00 |
| F7 Muxes                   |   13 |     0 |      8800 |  0.15 |
| F8 Muxes                   |    9 |     0 |      4400 |  0.20 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 40    |          Yes |           - |          Set |
| 245   |          Yes |           - |        Reset |
| 19    |          Yes |         Set |            - |
| 1607  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| Slice                                      |  772 |     0 |      4400 | 17.55 |
|   SLICEL                                   |  501 |     0 |           |       |
|   SLICEM                                   |  271 |     0 |           |       |
| LUT as Logic                               | 1710 |     0 |     17600 |  9.72 |
|   using O5 output only                     |    1 |       |           |       |
|   using O6 output only                     | 1545 |       |           |       |
|   using O5 and O6                          |  164 |       |           |       |
| LUT as Memory                              |  100 |     0 |      6000 |  1.67 |
|   LUT as Distributed RAM                   |   24 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |    0 |       |           |       |
|     using O5 and O6                        |   24 |       |           |       |
|   LUT as Shift Register                    |   76 |     0 |           |       |
|     using O5 output only                   |    3 |       |           |       |
|     using O6 output only                   |   25 |       |           |       |
|     using O5 and O6                        |   48 |       |           |       |
| Slice Registers                            | 1911 |     0 |     35200 |  5.43 |
|   Register driven from within the Slice    |  800 |       |           |       |
|   Register driven from outside the Slice   | 1111 |       |           |       |
|     LUT in front of the register is unused |  802 |       |           |       |
|     LUT in front of the register is used   |  309 |       |           |       |
| Unique Control Sets                        |  114 |       |      4400 |  2.59 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as Slice Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |    1 |     0 |        60 |  1.67 |
|   RAMB36/FIFO*    |    1 |     0 |        60 |  1.67 |
|     RAMB36E1 only |    1 |       |           |       |
|   RAMB18          |    0 |     0 |       120 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |        80 |  0.00 |
+-----------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    2 |     2 |       100 |  2.00 |
|   IOB Master Pads           |    1 |       |           |       |
|   IOB Slave Pads            |    0 |       |           |       |
| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
| Bonded IOPADs               |    0 |     0 |       130 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         2 |  0.00 |
| PHASER_REF                  |    0 |     0 |         2 |  0.00 |
| OUT_FIFO                    |    0 |     0 |         8 |  0.00 |
| IN_FIFO                     |    0 |     0 |         8 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         2 |  0.00 |
| IBUFDS                      |    0 |     0 |        96 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |         8 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |         8 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       100 |  0.00 |
| ILOGIC                      |    0 |     0 |       100 |  0.00 |
| OLOGIC                      |    0 |     0 |       100 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    2 |     0 |        32 |  6.25 |
| BUFIO      |    0 |     0 |         8 |  0.00 |
| MMCME2_ADV |    0 |     0 |         2 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         2 |  0.00 |
| BUFMRCE    |    0 |     0 |         4 |  0.00 |
| BUFHCE     |    0 |     0 |        48 |  0.00 |
| BUFR       |    0 |     0 |         8 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    1 |     0 |         4 | 25.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 1607 |        Flop & Latch |
| LUT6     |  520 |                 LUT |
| LUT4     |  406 |                 LUT |
| LUT5     |  311 |                 LUT |
| LUT3     |  300 |                 LUT |
| LUT2     |  248 |                 LUT |
| FDCE     |  245 |        Flop & Latch |
| LUT1     |   89 |                 LUT |
| CARRY4   |   75 |          CarryLogic |
| SRL16E   |   68 |  Distributed Memory |
| SRLC32E  |   54 |  Distributed Memory |
| FDPE     |   40 |        Flop & Latch |
| RAMD32   |   36 |  Distributed Memory |
| FDSE     |   19 |        Flop & Latch |
| MUXF7    |   13 |               MuxFx |
| RAMS32   |   12 |  Distributed Memory |
| MUXF8    |    9 |               MuxFx |
| SRLC16E  |    2 |  Distributed Memory |
| IBUF     |    2 |                  IO |
| BUFG     |    2 |               Clock |
| RAMB36E1 |    1 |        Block Memory |
| BSCANE2  |    1 |              Others |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------------------------+------+
|          Ref Name          | Used |
+----------------------------+------+
| design_1_ila_0_0           |    1 |
| design_1_dist_mem_gen_0_0  |    1 |
| design_1_debouncer_0_0     |    1 |
| design_1_StatusRgister_0_0 |    1 |
| design_1_IF_stage_reg_0_8  |    1 |
| design_1_IF_stage_0_1      |    1 |
| design_1_ID_stage_reg_0_0  |    1 |
| design_1_ID_stage_0_1      |    1 |
| design_1_EXE_stage_0_0     |    1 |
| dbg_hub                    |    1 |
+----------------------------+------+


