// Seed: 2449978472
module module_0;
  assign id_1 = id_1;
endmodule
module module_1 (
    input  logic id_0,
    output tri1  id_1,
    output tri   id_2,
    input  wand  id_3,
    input  uwire id_4
    , id_8,
    input  wire  id_5,
    output logic id_6
);
  assign id_2 = 1;
  module_0 modCall_1 ();
  reg id_9;
  always @(posedge 1) begin : LABEL_0
    id_6 = #1 1'b0;
    id_6 <= 1;
  end
  wire id_10;
  always @(posedge 1 or 1) begin : LABEL_0
    id_9 <= id_0;
  end
endmodule
