// Seed: 3456832101
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  logic [7:0] id_4;
  generate
    begin
      tri0 id_5 = id_3 & {~id_1} >= 1 - 1;
      assign id_4 = id_4[1*+""];
    end
  endgenerate
endmodule
module module_1;
  reg id_2, id_3;
  reg id_4, id_5 = id_5, id_6 = id_5;
  supply1 id_7;
  module_0(
      id_7, id_7, id_7
  );
  wire id_8;
  initial id_2 <= id_5;
  assign id_4 = 1;
  assign id_7 = 1;
  wire id_9, id_10;
  assign id_5 = 1 - 1'b0;
endmodule
