
Starting:    \\idm\tools\releases\production\Synopsys\Synplify\pc\synplify_L201609M-G5W_patch\bin64\mbin\synplify.exe
Install:     \\idm\tools\releases\production\Synopsys\Synplify\pc\synplify_L201609M-G5W_patch
Hostname:    W764-BEGARIP
Date:        Tue Jun 13 16:32:21 2017
Version:     L-2016.09M-G5

Arguments:   -product synplify_pro RISCV_TOP_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem



Warning: File already exists in project: "D:\Padmarao\PolarFire\svn_checkout\G5_drivers\G5_SysServices\trunk_17052017\test\test_design\CoreRISCV_SysServices_PF_EvalKit\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_defines.v"
auto_infer_blackbox is not supported in current product.
Unrecognized Speed Grade "-1" specified for Package "FBGA896" in RISCV_TOP_syn:synthesis
TCL script complete: "RISCV_TOP_syn.tcl"
New HDL Analyst: enabled
log file: "D:\Padmarao\PolarFire\svn_checkout\G5_drivers\G5_SysServices\trunk_17052017\test\test_design\CoreRISCV_SysServices_PF_EvalKit\synthesis\RISCV_TOP.srr"
Running: synthesis in foreground

Running RISCV_TOP_syn|synthesis

Running: compile (Compile) on RISCV_TOP_syn|synthesis
# Tue Jun 13 16:32:36 2017

Running: compile_flow (Compile Process) on RISCV_TOP_syn|synthesis
# Tue Jun 13 16:32:36 2017

Running: compiler (Compile Input) on RISCV_TOP_syn|synthesis
# Tue Jun 13 16:32:36 2017
Copied D:\Padmarao\PolarFire\svn_checkout\G5_drivers\G5_SysServices\trunk_17052017\test\test_design\CoreRISCV_SysServices_PF_EvalKit\synthesis\synwork\RISCV_TOP_comp.srs to D:\Padmarao\PolarFire\svn_checkout\G5_drivers\G5_SysServices\trunk_17052017\test\test_design\CoreRISCV_SysServices_PF_EvalKit\synthesis\RISCV_TOP.srs

compiler completed
# Tue Jun 13 16:32:49 2017

Return Code: 0
Run Time:00h:00m:13s

Running: multi_srs_gen (Multi-srs Generator) on RISCV_TOP_syn|synthesis
# Tue Jun 13 16:32:49 2017

multi_srs_gen completed
# Tue Jun 13 16:32:52 2017

Return Code: 0
Run Time:00h:00m:03s
Copied D:\Padmarao\PolarFire\svn_checkout\G5_drivers\G5_SysServices\trunk_17052017\test\test_design\CoreRISCV_SysServices_PF_EvalKit\synthesis\synwork\RISCV_TOP_mult.srs to D:\Padmarao\PolarFire\svn_checkout\G5_drivers\G5_SysServices\trunk_17052017\test\test_design\CoreRISCV_SysServices_PF_EvalKit\synthesis\RISCV_TOP.srs
Complete: Compile Process on RISCV_TOP_syn|synthesis

Running: premap (Pre-mapping) on RISCV_TOP_syn|synthesis
# Tue Jun 13 16:32:52 2017

premap completed with warnings
# Tue Jun 13 16:32:58 2017

Return Code: 1
Run Time:00h:00m:06s
Complete: Compile on RISCV_TOP_syn|synthesis

Running: map (Map) on RISCV_TOP_syn|synthesis
# Tue Jun 13 16:32:58 2017

Running: fpga_mapper (Map & Optimize) on RISCV_TOP_syn|synthesis
# Tue Jun 13 16:32:58 2017
Copied D:\Padmarao\PolarFire\svn_checkout\G5_drivers\G5_SysServices\trunk_17052017\test\test_design\CoreRISCV_SysServices_PF_EvalKit\synthesis\synwork\RISCV_TOP_m.srm to D:\Padmarao\PolarFire\svn_checkout\G5_drivers\G5_SysServices\trunk_17052017\test\test_design\CoreRISCV_SysServices_PF_EvalKit\synthesis\RISCV_TOP.srm

fpga_mapper completed with warnings
# Tue Jun 13 16:34:19 2017

Return Code: 1
Run Time:00h:01m:21s
Complete: Map on RISCV_TOP_syn|synthesis
Complete: Logic Synthesis on RISCV_TOP_syn|synthesis
exit status=0
License checkin: synplifypro_actel
