# final
Final synthesis: implementing an MMU, together with a MIPS CPU, using Verilog HDL.

This project was written in SystemVerilog initially, and was ported to Verilog latter on, in order to
use Icarus Verilog to simulation, since Quartus is too slow in compilation.