

================================================================
== Vivado HLS Report for 'wrapper'
================================================================
* Date:           Fri Feb 26 20:29:31 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        FDTD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval    | Pipeline|
    |   min   |   max   |    min    |    max    |  min |   max   |   Type  |
    +---------+---------+-----------+-----------+------+---------+---------+
    |     8504|  9360504| 85.040 us | 93.605 ms |  8504|  9360504|   none  |
    +---------+---------+-----------+-----------+------+---------+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+---------+---------+-----------+-----------+-----+---------+---------+
        |                        |             |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |        Instance        |    Module   |   min   |   max   |    min    |    max    | min |   max   |   Type  |
        +------------------------+-------------+---------+---------+-----------+-----------+-----+---------+---------+
        |grp_Kernel64x64_fu_610  |Kernel64x64  |        1|  9352001| 10.000 ns | 93.520 ms |    1|  9352001|   none  |
        +------------------------+-------------+---------+---------+-----------+-----------+-----+---------+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     4104|     4104|        10|          1|          1|  4096|    yes   |
        |- Loop 2  |       65|       65|         3|          1|          1|    64|    yes   |
        |- Loop 3  |       65|       65|         3|          1|          1|    64|    yes   |
        |- Loop 4  |       65|       65|         3|          1|          1|    64|    yes   |
        |- Loop 5  |       65|       65|         3|          1|          1|    64|    yes   |
        |- Loop 6  |     4102|     4102|         8|          1|          1|  4096|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      -|      -|      -|    -|
|Expression       |        -|      -|      0|    566|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |       10|     60|  12010|  14130|    0|
|Memory           |       20|      -|      0|      0|    0|
|Multiplexer      |        -|      -|      -|   1016|    -|
|Register         |        0|      -|   1091|    160|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |       30|     60|  13101|  15872|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      120|     80|  35200|  17600|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |       25|     75|     37|     90|    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+------------------------+---------+-------+-------+-------+-----+
    |         Instance         |         Module         | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
    +--------------------------+------------------------+---------+-------+-------+-------+-----+
    |grp_Kernel64x64_fu_610    |Kernel64x64             |        8|     60|  11120|  12934|    0|
    |wrapper_AXILiteS_s_axi_U  |wrapper_AXILiteS_s_axi  |        0|      0|    378|    616|    0|
    |wrapper_gmem_m_axi_U      |wrapper_gmem_m_axi      |        2|      0|    512|    580|    0|
    +--------------------------+------------------------+---------+-------+-------+-------+-----+
    |Total                     |                        |       10|     60|  12010|  14130|    0|
    +--------------------------+------------------------+---------+-------+-------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +----------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |        Memory        |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |array_buffer_0_0_U    |wrapper_array_bufhbi  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |array_buffer_0_1_U    |wrapper_array_bufhbi  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |array_buffer_1_0_U    |wrapper_array_bufjbC  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |array_buffer_1_1_U    |wrapper_array_bufjbC  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |bondary_n_buffer_0_U  |wrapper_bondary_nlbW  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |bondary_n_buffer_1_U  |wrapper_bondary_nlbW  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |bondary_s_buffer_0_U  |wrapper_bondary_nlbW  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |bondary_s_buffer_1_U  |wrapper_bondary_nlbW  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |bondary_w_buffer_0_U  |wrapper_bondary_wpcA  |        2|  0|   0|    0|    32|   32|     1|         1024|
    |bondary_w_buffer_1_U  |wrapper_bondary_wpcA  |        2|  0|   0|    0|    32|   32|     1|         1024|
    |bondary_e_buffer_0_U  |wrapper_bondary_wpcA  |        2|  0|   0|    0|    32|   32|     1|         1024|
    |bondary_e_buffer_1_U  |wrapper_bondary_wpcA  |        2|  0|   0|    0|    32|   32|     1|         1024|
    +----------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                 |                      |       20|  0|   0|    0|  4352|  384|    12|       139264|
    +----------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln33_fu_730_p2                 |     +    |      0|  0|  17|          13|           1|
    |add_ln38_1_fu_816_p2               |     +    |      0|  0|  38|          31|          31|
    |add_ln38_2_fu_839_p2               |     +    |      0|  0|  12|          12|          12|
    |add_ln38_fu_806_p2                 |     +    |      0|  0|  19|          14|          14|
    |add_ln78_fu_998_p2                 |     +    |      0|  0|  17|          13|           1|
    |add_ln83_1_fu_1084_p2              |     +    |      0|  0|  38|          31|          31|
    |add_ln83_2_fu_1107_p2              |     +    |      0|  0|  12|          12|          12|
    |add_ln83_fu_1074_p2                |     +    |      0|  0|  19|          14|          14|
    |i_2_fu_736_p2                      |     +    |      0|  0|  15|           1|           7|
    |i_3_fu_905_p2                      |     +    |      0|  0|  15|           7|           1|
    |i_4_fu_936_p2                      |     +    |      0|  0|  15|           7|           1|
    |i_6_fu_1004_p2                     |     +    |      0|  0|  15|           1|           7|
    |i_7_fu_967_p2                      |     +    |      0|  0|  15|           7|           1|
    |i_fu_874_p2                        |     +    |      0|  0|  15|           7|           1|
    |j_1_fu_1121_p2                     |     +    |      0|  0|  15|           1|           7|
    |j_fu_845_p2                        |     +    |      0|  0|  15|           7|           1|
    |and_ln83_1_fu_1160_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln83_2_fu_1173_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln83_fu_1142_p2                |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp3_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp4_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp5_stage0_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage0_iter8  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_io                 |    and   |      0|  0|   2|           1|           1|
    |ap_block_state55_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state56_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state61_pp5_stage0_iter7  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln33_fu_724_p2                |   icmp   |      0|  0|  13|          13|          14|
    |icmp_ln35_fu_742_p2                |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln42_fu_868_p2                |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln48_fu_899_p2                |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln54_fu_930_p2                |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln60_fu_961_p2                |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln78_fu_992_p2                |   icmp   |      0|  0|  13|          13|          14|
    |icmp_ln80_fu_1010_p2               |   icmp   |      0|  0|  11|           7|           8|
    |ap_block_pp0_stage0_11001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp5_stage0_11001          |    or    |      0|  0|   2|           1|           1|
    |select_ln38_1_fu_756_p3            |  select  |      0|  0|   7|           1|           7|
    |select_ln38_fu_748_p3              |  select  |      0|  0|   7|           1|           1|
    |select_ln83_1_fu_1165_p3           |  select  |      0|  0|  32|           1|          32|
    |select_ln83_2_fu_1177_p3           |  select  |      0|  0|  32|           1|          32|
    |select_ln83_3_fu_1016_p3           |  select  |      0|  0|   7|           1|           1|
    |select_ln83_4_fu_1024_p3           |  select  |      0|  0|   7|           1|           7|
    |select_ln83_fu_1147_p3             |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp3                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp4                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp5                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp4_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp5_iter1            |    xor   |      0|  0|   2|           2|           1|
    |xor_ln83_1_fu_1155_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln83_fu_1127_p2                |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 566|         288|         367|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+-----+-----------+-----+-----------+
    |              Name             | LUT | Input Size| Bits| Total Bits|
    +-------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                      |  173|         39|    1|         39|
    |ap_enable_reg_pp0_iter1        |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter9        |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1        |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2        |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1        |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2        |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1        |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter2        |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter1        |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter2        |    9|          2|    1|          2|
    |ap_enable_reg_pp5_iter1        |    9|          2|    1|          2|
    |ap_enable_reg_pp5_iter7        |    9|          2|    1|          2|
    |ap_phi_mux_i5_0_phi_fu_592_p4  |    9|          2|    7|         14|
    |ap_phi_mux_i_0_phi_fu_515_p4   |    9|          2|    7|         14|
    |array_buffer_0_0_address0      |   21|          4|   10|         40|
    |array_buffer_0_0_ce0           |   15|          3|    1|          3|
    |array_buffer_0_0_ce1           |    9|          2|    1|          2|
    |array_buffer_0_0_d0            |   15|          3|   32|         96|
    |array_buffer_0_0_we0           |   15|          3|    1|          3|
    |array_buffer_0_1_address0      |   21|          4|   10|         40|
    |array_buffer_0_1_ce0           |   15|          3|    1|          3|
    |array_buffer_0_1_ce1           |    9|          2|    1|          2|
    |array_buffer_0_1_d0            |   15|          3|   32|         96|
    |array_buffer_0_1_we0           |   15|          3|    1|          3|
    |array_buffer_1_0_address0      |   21|          4|   10|         40|
    |array_buffer_1_0_ce0           |   15|          3|    1|          3|
    |array_buffer_1_0_ce1           |    9|          2|    1|          2|
    |array_buffer_1_0_we1           |    9|          2|    1|          2|
    |array_buffer_1_1_address0      |   21|          4|   10|         40|
    |array_buffer_1_1_ce0           |   15|          3|    1|          3|
    |array_buffer_1_1_ce1           |    9|          2|    1|          2|
    |array_buffer_1_1_we1           |    9|          2|    1|          2|
    |bondary_e_buffer_0_address0    |   15|          3|    5|         15|
    |bondary_e_buffer_0_ce0         |   15|          3|    1|          3|
    |bondary_e_buffer_0_ce1         |    9|          2|    1|          2|
    |bondary_e_buffer_1_address0    |   15|          3|    5|         15|
    |bondary_e_buffer_1_ce0         |   15|          3|    1|          3|
    |bondary_e_buffer_1_ce1         |    9|          2|    1|          2|
    |bondary_n_buffer_0_address0    |   15|          3|    5|         15|
    |bondary_n_buffer_0_ce0         |   15|          3|    1|          3|
    |bondary_n_buffer_1_address0    |   15|          3|    5|         15|
    |bondary_n_buffer_1_ce0         |   15|          3|    1|          3|
    |bondary_s_buffer_0_address0    |   15|          3|    5|         15|
    |bondary_s_buffer_0_ce0         |   15|          3|    1|          3|
    |bondary_s_buffer_1_address0    |   15|          3|    5|         15|
    |bondary_s_buffer_1_ce0         |   15|          3|    1|          3|
    |bondary_w_buffer_0_address0    |   15|          3|    5|         15|
    |bondary_w_buffer_0_ce0         |   15|          3|    1|          3|
    |bondary_w_buffer_0_ce1         |    9|          2|    1|          2|
    |bondary_w_buffer_1_address0    |   15|          3|    5|         15|
    |bondary_w_buffer_1_ce0         |   15|          3|    1|          3|
    |bondary_w_buffer_1_ce1         |    9|          2|    1|          2|
    |gmem_ARADDR                    |   33|          6|   32|        192|
    |gmem_ARLEN                     |   15|          3|   32|         96|
    |gmem_blk_n_AR                  |    9|          2|    1|          2|
    |gmem_blk_n_AW                  |    9|          2|    1|          2|
    |gmem_blk_n_B                   |    9|          2|    1|          2|
    |gmem_blk_n_R                   |    9|          2|    1|          2|
    |gmem_blk_n_W                   |    9|          2|    1|          2|
    |i1_0_reg_533                   |    9|          2|    7|         14|
    |i2_0_reg_544                   |    9|          2|    7|         14|
    |i3_0_reg_555                   |    9|          2|    7|         14|
    |i4_0_reg_566                   |    9|          2|    7|         14|
    |i5_0_reg_588                   |    9|          2|    7|         14|
    |i_0_reg_511                    |    9|          2|    7|         14|
    |indvar_flatten6_reg_577        |    9|          2|   13|         26|
    |indvar_flatten_reg_500         |    9|          2|   13|         26|
    |j6_0_reg_599                   |    9|          2|    7|         14|
    |j_0_reg_522                    |    9|          2|    7|         14|
    +-------------------------------+-----+-----------+-----+-----------+
    |Total                          | 1016|        214|  346|       1087|
    +-------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln38_1_reg_1253                  |  31|   0|   31|          0|
    |add_ln38_2_reg_1262                  |  12|   0|   12|          0|
    |add_ln83_1_reg_1403                  |  31|   0|   31|          0|
    |ap_CS_fsm                            |  38|   0|   38|          0|
    |ap_enable_reg_pp0_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter4              |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter5              |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter6              |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter7              |   1|   0|    1|          0|
    |coef_ti_read_reg_1195                |  32|   0|   32|          0|
    |coef_tij_read_reg_1200               |  32|   0|   32|          0|
    |coef_tj_read_reg_1190                |  32|   0|   32|          0|
    |gmem_addr_1_read_reg_1352            |  32|   0|   32|          0|
    |gmem_addr_1_reg_1211                 |  30|   0|   32|          2|
    |gmem_addr_2_read_reg_1328            |  32|   0|   32|          0|
    |gmem_addr_2_reg_1217                 |  30|   0|   32|          2|
    |gmem_addr_3_read_reg_1304            |  32|   0|   32|          0|
    |gmem_addr_3_reg_1223                 |  30|   0|   32|          2|
    |gmem_addr_4_read_reg_1278            |  32|   0|   32|          0|
    |gmem_addr_read_reg_1376              |  32|   0|   32|          0|
    |gmem_addr_reg_1205                   |  30|   0|   32|          2|
    |grp_Kernel64x64_fu_610_ap_start_reg  |   1|   0|    1|          0|
    |i1_0_reg_533                         |   7|   0|    7|          0|
    |i2_0_reg_544                         |   7|   0|    7|          0|
    |i3_0_reg_555                         |   7|   0|    7|          0|
    |i4_0_reg_566                         |   7|   0|    7|          0|
    |i5_0_reg_588                         |   7|   0|    7|          0|
    |i_0_reg_511                          |   7|   0|    7|          0|
    |icmp_ln33_reg_1235                   |   1|   0|    1|          0|
    |icmp_ln78_reg_1382                   |   1|   0|    1|          0|
    |indvar_flatten6_reg_577              |  13|   0|   13|          0|
    |indvar_flatten_reg_500               |  13|   0|   13|          0|
    |iter_read_reg_1185                   |  32|   0|   32|          0|
    |j6_0_reg_599                         |   7|   0|    7|          0|
    |j_0_reg_522                          |   7|   0|    7|          0|
    |lshr_ln1_reg_1323                    |   6|   0|    6|          0|
    |lshr_ln1_reg_1323_pp2_iter1_reg      |   6|   0|    6|          0|
    |lshr_ln2_reg_1347                    |   6|   0|    6|          0|
    |lshr_ln2_reg_1347_pp3_iter1_reg      |   6|   0|    6|          0|
    |lshr_ln3_reg_1371                    |   6|   0|    6|          0|
    |lshr_ln3_reg_1371_pp4_iter1_reg      |   6|   0|    6|          0|
    |lshr_ln_reg_1299                     |   6|   0|    6|          0|
    |lshr_ln_reg_1299_pp1_iter1_reg       |   6|   0|    6|          0|
    |p_cast_reg_1229                      |  30|   0|   31|          1|
    |select_ln38_1_reg_1244               |   7|   0|    7|          0|
    |select_ln83_2_reg_1446               |  32|   0|   32|          0|
    |select_ln83_4_reg_1391               |   7|   0|    7|          0|
    |trunc_ln38_1_reg_1258                |   1|   0|    1|          0|
    |trunc_ln38_reg_1249                  |   1|   0|    1|          0|
    |trunc_ln45_reg_1295                  |   1|   0|    1|          0|
    |trunc_ln45_reg_1295_pp1_iter1_reg    |   1|   0|    1|          0|
    |trunc_ln51_reg_1319                  |   1|   0|    1|          0|
    |trunc_ln51_reg_1319_pp2_iter1_reg    |   1|   0|    1|          0|
    |trunc_ln57_reg_1343                  |   1|   0|    1|          0|
    |trunc_ln57_reg_1343_pp3_iter1_reg    |   1|   0|    1|          0|
    |trunc_ln63_reg_1367                  |   1|   0|    1|          0|
    |trunc_ln63_reg_1367_pp4_iter1_reg    |   1|   0|    1|          0|
    |trunc_ln83_1_reg_1408                |   1|   0|    1|          0|
    |trunc_ln83_reg_1396                  |   1|   0|    1|          0|
    |add_ln38_2_reg_1262                  |  64|  32|   12|          0|
    |icmp_ln33_reg_1235                   |  64|  32|    1|          0|
    |icmp_ln78_reg_1382                   |  64|  32|    1|          0|
    |trunc_ln38_1_reg_1258                |  64|  32|    1|          0|
    |trunc_ln38_reg_1249                  |  64|  32|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                |1091| 160|  796|          9|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    7|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    7|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs |    wrapper   | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |    wrapper   | return value |
|interrupt               | out |    1| ap_ctrl_hs |    wrapper   | return value |
|m_axi_gmem_AWVALID      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREADY      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWADDR       | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWID         | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLEN        | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWSIZE       | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWBURST      | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLOCK       | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWCACHE      | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWPROT       | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWQOS        | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREGION     | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWUSER       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WVALID       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WREADY       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WDATA        | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WSTRB        | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WLAST        | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WID          | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WUSER        | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARVALID      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREADY      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARADDR       | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARID         | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLEN        | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARSIZE       | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARBURST      | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLOCK       | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARCACHE      | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARPROT       | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARQOS        | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREGION     | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARUSER       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RVALID       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RREADY       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RDATA        |  in |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RLAST        |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RID          |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RUSER        |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RRESP        |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BVALID       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BREADY       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BRESP        |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BID          |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BUSER        |  in |    1|    m_axi   |     gmem     |    pointer   |
+------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 1, depth = 3
  * Pipeline-4: initiation interval (II) = 1, depth = 3
  * Pipeline-5: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 62
* Pipeline : 6
  Pipeline-0 : II = 1, D = 10, States = { 2 3 4 5 6 7 8 9 10 11 }
  Pipeline-1 : II = 1, D = 3, States = { 19 20 21 }
  Pipeline-2 : II = 1, D = 3, States = { 29 30 31 }
  Pipeline-3 : II = 1, D = 3, States = { 39 40 41 }
  Pipeline-4 : II = 1, D = 3, States = { 49 50 51 }
  Pipeline-5 : II = 1, D = 8, States = { 54 55 56 57 58 59 60 61 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 12 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 2 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 22 20 
20 --> 21 
21 --> 19 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 32 30 
30 --> 31 
31 --> 29 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 42 40 
40 --> 41 
41 --> 39 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 52 50 
50 --> 51 
51 --> 49 
52 --> 53 
53 --> 54 
54 --> 62 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 54 
62 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 63 [1/1] (1.00ns)   --->   "%iter_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %iter)"   --->   Operation 63 'read' 'iter_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 64 [1/1] (1.00ns)   --->   "%coef_tj_read = call float @_ssdm_op_Read.s_axilite.float(float %coef_tj)"   --->   Operation 64 'read' 'coef_tj_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 65 [1/1] (1.00ns)   --->   "%coef_ti_read = call float @_ssdm_op_Read.s_axilite.float(float %coef_ti)"   --->   Operation 65 'read' 'coef_ti_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 66 [1/1] (1.00ns)   --->   "%coef_tij_read = call float @_ssdm_op_Read.s_axilite.float(float %coef_tij)"   --->   Operation 66 'read' 'coef_tij_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 67 [1/1] (1.00ns)   --->   "%bondary_e_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %bondary_e)"   --->   Operation 67 'read' 'bondary_e_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 68 [1/1] (1.00ns)   --->   "%bondary_w_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %bondary_w)"   --->   Operation 68 'read' 'bondary_w_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 69 [1/1] (1.00ns)   --->   "%bondary_s_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %bondary_s)"   --->   Operation 69 'read' 'bondary_s_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 70 [1/1] (1.00ns)   --->   "%bondary_n_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %bondary_n)"   --->   Operation 70 'read' 'bondary_n_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 71 [1/1] (1.00ns)   --->   "%initial_array_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %initial_array)"   --->   Operation 71 'read' 'initial_array_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%bondary_e9 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %bondary_e_read, i32 2, i32 31)"   --->   Operation 72 'partselect' 'bondary_e9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%empty = zext i30 %bondary_e9 to i64"   --->   Operation 73 'zext' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr float* %gmem, i64 %empty"   --->   Operation 74 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%bondary_w7 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %bondary_w_read, i32 2, i32 31)"   --->   Operation 75 'partselect' 'bondary_w7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%empty_9 = zext i30 %bondary_w7 to i64"   --->   Operation 76 'zext' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr float* %gmem, i64 %empty_9"   --->   Operation 77 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%bondary_s5 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %bondary_s_read, i32 2, i32 31)"   --->   Operation 78 'partselect' 'bondary_s5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%empty_10 = zext i30 %bondary_s5 to i64"   --->   Operation 79 'zext' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr float* %gmem, i64 %empty_10"   --->   Operation 80 'getelementptr' 'gmem_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%bondary_n3 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %bondary_n_read, i32 2, i32 31)"   --->   Operation 81 'partselect' 'bondary_n3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%empty_11 = zext i30 %bondary_n3 to i64"   --->   Operation 82 'zext' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr float* %gmem, i64 %empty_11"   --->   Operation 83 'getelementptr' 'gmem_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_10 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %initial_array_read, i32 2, i32 31)"   --->   Operation 84 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%p_cast = zext i30 %tmp_10 to i31"   --->   Operation 85 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %gmem), !map !21"   --->   Operation 86 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %coef_tij) nounwind, !map !32"   --->   Operation 87 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %coef_ti) nounwind, !map !38"   --->   Operation 88 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %coef_tj) nounwind, !map !42"   --->   Operation 89 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %iter) nounwind, !map !46"   --->   Operation 90 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @wrapper_str) nounwind"   --->   Operation 91 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (3.25ns)   --->   "%array_buffer_0_0 = alloca [1024 x float], align 4" [FDTD/wrapper.cpp:26]   --->   Operation 92 'alloca' 'array_buffer_0_0' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 93 [1/1] (3.25ns)   --->   "%array_buffer_0_1 = alloca [1024 x float], align 4" [FDTD/wrapper.cpp:26]   --->   Operation 93 'alloca' 'array_buffer_0_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 94 [1/1] (3.25ns)   --->   "%array_buffer_1_0 = alloca [1024 x float], align 4" [FDTD/wrapper.cpp:26]   --->   Operation 94 'alloca' 'array_buffer_1_0' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 95 [1/1] (3.25ns)   --->   "%array_buffer_1_1 = alloca [1024 x float], align 4" [FDTD/wrapper.cpp:26]   --->   Operation 95 'alloca' 'array_buffer_1_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 96 [1/1] (3.25ns)   --->   "%bondary_n_buffer_0 = alloca [32 x float], align 4" [FDTD/wrapper.cpp:27]   --->   Operation 96 'alloca' 'bondary_n_buffer_0' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 97 [1/1] (3.25ns)   --->   "%bondary_n_buffer_1 = alloca [32 x float], align 4" [FDTD/wrapper.cpp:27]   --->   Operation 97 'alloca' 'bondary_n_buffer_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 98 [1/1] (3.25ns)   --->   "%bondary_s_buffer_0 = alloca [32 x float], align 4" [FDTD/wrapper.cpp:28]   --->   Operation 98 'alloca' 'bondary_s_buffer_0' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 99 [1/1] (3.25ns)   --->   "%bondary_s_buffer_1 = alloca [32 x float], align 4" [FDTD/wrapper.cpp:28]   --->   Operation 99 'alloca' 'bondary_s_buffer_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 100 [1/1] (3.25ns)   --->   "%bondary_w_buffer_0 = alloca [32 x float], align 4" [FDTD/wrapper.cpp:29]   --->   Operation 100 'alloca' 'bondary_w_buffer_0' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 101 [1/1] (3.25ns)   --->   "%bondary_w_buffer_1 = alloca [32 x float], align 4" [FDTD/wrapper.cpp:29]   --->   Operation 101 'alloca' 'bondary_w_buffer_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 102 [1/1] (3.25ns)   --->   "%bondary_e_buffer_0 = alloca [32 x float], align 4" [FDTD/wrapper.cpp:30]   --->   Operation 102 'alloca' 'bondary_e_buffer_0' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 103 [1/1] (3.25ns)   --->   "%bondary_e_buffer_1 = alloca [32 x float], align 4" [FDTD/wrapper.cpp:30]   --->   Operation 103 'alloca' 'bondary_e_buffer_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %iter, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str110, i32 0, i32 0, [1 x i8]* @p_str110, [1 x i8]* @p_str110, [1 x i8]* @p_str110, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str110, [1 x i8]* @p_str110) nounwind" [FDTD/wrapper.cpp:15]   --->   Operation 104 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float %coef_tj, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str110, i32 0, i32 0, [1 x i8]* @p_str110, [1 x i8]* @p_str110, [1 x i8]* @p_str110, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str110, [1 x i8]* @p_str110) nounwind" [FDTD/wrapper.cpp:16]   --->   Operation 105 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float %coef_ti, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str110, i32 0, i32 0, [1 x i8]* @p_str110, [1 x i8]* @p_str110, [1 x i8]* @p_str110, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str110, [1 x i8]* @p_str110) nounwind" [FDTD/wrapper.cpp:17]   --->   Operation 106 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float %coef_tij, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str110, i32 0, i32 0, [1 x i8]* @p_str110, [1 x i8]* @p_str110, [1 x i8]* @p_str110, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str110, [1 x i8]* @p_str110) nounwind" [FDTD/wrapper.cpp:18]   --->   Operation 107 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str110, i32 0, i32 0, [1 x i8]* @p_str110, [1 x i8]* @p_str110, [1 x i8]* @p_str110, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str110, [1 x i8]* @p_str110) nounwind" [FDTD/wrapper.cpp:19]   --->   Operation 108 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %bondary_e, [10 x i8]* @mode10, i32 0, i32 0, [1 x i8]* @p_str110, i32 0, i32 512, [1 x i8]* @bundle11, [6 x i8]* @p_str413, [1 x i8]* @p_str110, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str110, [1 x i8]* @p_str110)" [FDTD/wrapper.cpp:20]   --->   Operation 109 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %bondary_w, [10 x i8]* @mode8, i32 0, i32 0, [1 x i8]* @p_str110, i32 0, i32 512, [1 x i8]* @bundle9, [6 x i8]* @p_str413, [1 x i8]* @p_str110, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str110, [1 x i8]* @p_str110)" [FDTD/wrapper.cpp:21]   --->   Operation 110 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %bondary_s, [10 x i8]* @mode6, i32 0, i32 0, [1 x i8]* @p_str110, i32 0, i32 512, [1 x i8]* @bundle7, [6 x i8]* @p_str413, [1 x i8]* @p_str110, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str110, [1 x i8]* @p_str110)" [FDTD/wrapper.cpp:22]   --->   Operation 111 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %bondary_n, [10 x i8]* @mode4, i32 0, i32 0, [1 x i8]* @p_str110, i32 0, i32 512, [1 x i8]* @bundle5, [6 x i8]* @p_str413, [1 x i8]* @p_str110, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str110, [1 x i8]* @p_str110)" [FDTD/wrapper.cpp:23]   --->   Operation 112 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %gmem, [6 x i8]* @p_str211, i32 0, i32 0, [1 x i8]* @p_str110, i32 0, i32 16384, [5 x i8]* @p_str312, [6 x i8]* @p_str413, [1 x i8]* @p_str110, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str110, [1 x i8]* @p_str110)" [FDTD/wrapper.cpp:24]   --->   Operation 113 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %initial_array, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str110, i32 0, i32 16384, [1 x i8]* @bundle, [6 x i8]* @p_str413, [1 x i8]* @p_str110, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str110, [1 x i8]* @p_str110)" [FDTD/wrapper.cpp:24]   --->   Operation 114 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (1.76ns)   --->   "br label %.preheader5" [FDTD/wrapper.cpp:33]   --->   Operation 115 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 7.03>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i13 [ 0, %0 ], [ %add_ln33, %hls_label_0_end ]" [FDTD/wrapper.cpp:33]   --->   Operation 116 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ 0, %0 ], [ %select_ln38_1, %hls_label_0_end ]" [FDTD/wrapper.cpp:38]   --->   Operation 117 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%j_0 = phi i7 [ 0, %0 ], [ %j, %hls_label_0_end ]"   --->   Operation 118 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (2.09ns)   --->   "%icmp_ln33 = icmp eq i13 %indvar_flatten, -4096" [FDTD/wrapper.cpp:33]   --->   Operation 119 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (1.67ns)   --->   "%add_ln33 = add i13 %indvar_flatten, 1" [FDTD/wrapper.cpp:33]   --->   Operation 120 'add' 'add_ln33' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "br i1 %icmp_ln33, label %.preheader4.preheader, label %hls_label_0_begin" [FDTD/wrapper.cpp:33]   --->   Operation 121 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (1.87ns)   --->   "%i_2 = add i7 1, %i_0" [FDTD/wrapper.cpp:33]   --->   Operation 122 'add' 'i_2' <Predicate = (!icmp_ln33)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (1.48ns)   --->   "%icmp_ln35 = icmp eq i7 %j_0, -64" [FDTD/wrapper.cpp:35]   --->   Operation 123 'icmp' 'icmp_ln35' <Predicate = (!icmp_ln33)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.99ns)   --->   "%select_ln38 = select i1 %icmp_ln35, i7 0, i7 %j_0" [FDTD/wrapper.cpp:38]   --->   Operation 124 'select' 'select_ln38' <Predicate = (!icmp_ln33)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.99ns)   --->   "%select_ln38_1 = select i1 %icmp_ln35, i7 %i_2, i7 %i_0" [FDTD/wrapper.cpp:38]   --->   Operation 125 'select' 'select_ln38_1' <Predicate = (!icmp_ln33)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_6 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %select_ln38_1, i6 0)" [FDTD/wrapper.cpp:38]   --->   Operation 126 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i13 %tmp_6 to i14" [FDTD/wrapper.cpp:38]   --->   Operation 127 'zext' 'zext_ln38' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln38 = trunc i7 %select_ln38_1 to i1" [FDTD/wrapper.cpp:38]   --->   Operation 128 'trunc' 'trunc_ln38' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln38_2_mid2_v = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %select_ln38_1, i32 1, i32 6)" [FDTD/wrapper.cpp:38]   --->   Operation 129 'partselect' 'zext_ln38_2_mid2_v' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_7 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %zext_ln38_2_mid2_v, i5 0)" [FDTD/wrapper.cpp:38]   --->   Operation 130 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i11 %tmp_7 to i12" [FDTD/wrapper.cpp:36]   --->   Operation 131 'zext' 'zext_ln36' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str514) nounwind" [FDTD/wrapper.cpp:36]   --->   Operation 132 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln38_1 = zext i7 %select_ln38 to i14" [FDTD/wrapper.cpp:38]   --->   Operation 133 'zext' 'zext_ln38_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (1.67ns)   --->   "%add_ln38 = add i14 %zext_ln38, %zext_ln38_1" [FDTD/wrapper.cpp:38]   --->   Operation 134 'add' 'add_ln38' <Predicate = (!icmp_ln33)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln38_2 = zext i14 %add_ln38 to i31" [FDTD/wrapper.cpp:38]   --->   Operation 135 'zext' 'zext_ln38_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (2.49ns)   --->   "%add_ln38_1 = add i31 %p_cast, %zext_ln38_2" [FDTD/wrapper.cpp:38]   --->   Operation 136 'add' 'add_ln38_1' <Predicate = (!icmp_ln33)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln38_1 = trunc i7 %select_ln38 to i1" [FDTD/wrapper.cpp:38]   --->   Operation 137 'trunc' 'trunc_ln38_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_11 = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %select_ln38, i32 1, i32 6)" [FDTD/wrapper.cpp:38]   --->   Operation 138 'partselect' 'tmp_11' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln38_4 = zext i6 %tmp_11 to i12" [FDTD/wrapper.cpp:38]   --->   Operation 139 'zext' 'zext_ln38_4' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (1.63ns)   --->   "%add_ln38_2 = add i12 %zext_ln36, %zext_ln38_4" [FDTD/wrapper.cpp:38]   --->   Operation 140 'add' 'add_ln38_2' <Predicate = (!icmp_ln33)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "br i1 %trunc_ln38, label %branch11, label %branch10" [FDTD/wrapper.cpp:38]   --->   Operation 141 'br' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "br i1 %trunc_ln38_1, label %branch13, label %branch12" [FDTD/wrapper.cpp:38]   --->   Operation 142 'br' <Predicate = (!icmp_ln33 & !trunc_ln38)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [FDTD/wrapper.cpp:38]   --->   Operation 143 'br' <Predicate = (!icmp_ln33 & !trunc_ln38)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "br i1 %trunc_ln38_1, label %branch17, label %branch16" [FDTD/wrapper.cpp:38]   --->   Operation 144 'br' <Predicate = (!icmp_ln33 & trunc_ln38)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [FDTD/wrapper.cpp:38]   --->   Operation 145 'br' <Predicate = (!icmp_ln33 & trunc_ln38)> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str514, i32 %tmp_2) nounwind" [FDTD/wrapper.cpp:39]   --->   Operation 146 'specregionend' 'empty_12' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (1.87ns)   --->   "%j = add i7 %select_ln38, 1" [FDTD/wrapper.cpp:35]   --->   Operation 147 'add' 'j' <Predicate = (!icmp_ln33)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "br label %.preheader5" [FDTD/wrapper.cpp:35]   --->   Operation 148 'br' <Predicate = (!icmp_ln33)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln38_3 = zext i31 %add_ln38_1 to i64" [FDTD/wrapper.cpp:38]   --->   Operation 149 'zext' 'zext_ln38_3' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr float* %gmem, i64 %zext_ln38_3" [FDTD/wrapper.cpp:38]   --->   Operation 150 'getelementptr' 'gmem_addr_4' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 151 [7/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_4, i32 1)" [FDTD/wrapper.cpp:38]   --->   Operation 151 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln33)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 152 [6/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_4, i32 1)" [FDTD/wrapper.cpp:38]   --->   Operation 152 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln33)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 153 [5/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_4, i32 1)" [FDTD/wrapper.cpp:38]   --->   Operation 153 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln33)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 154 [4/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_4, i32 1)" [FDTD/wrapper.cpp:38]   --->   Operation 154 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln33)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 155 [3/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_4, i32 1)" [FDTD/wrapper.cpp:38]   --->   Operation 155 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln33)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 156 [2/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_4, i32 1)" [FDTD/wrapper.cpp:38]   --->   Operation 156 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln33)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 8.75>
ST_9 : Operation 157 [1/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_4, i32 1)" [FDTD/wrapper.cpp:38]   --->   Operation 157 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln33)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 158 [1/1] (8.75ns)   --->   "%gmem_addr_4_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_addr_4)" [FDTD/wrapper.cpp:38]   --->   Operation 158 'read' 'gmem_addr_4_read' <Predicate = (!icmp_ln33)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 159 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096)"   --->   Operation 159 'speclooptripcount' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_11 : Operation 160 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str110) nounwind" [FDTD/wrapper.cpp:37]   --->   Operation 160 'specpipeline' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_11 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln38_5 = zext i12 %add_ln38_2 to i64" [FDTD/wrapper.cpp:38]   --->   Operation 161 'zext' 'zext_ln38_5' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_11 : Operation 162 [1/1] (0.00ns)   --->   "%array_buffer_0_0_a = getelementptr [1024 x float]* %array_buffer_0_0, i64 0, i64 %zext_ln38_5" [FDTD/wrapper.cpp:38]   --->   Operation 162 'getelementptr' 'array_buffer_0_0_a' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_11 : Operation 163 [1/1] (0.00ns)   --->   "%array_buffer_0_1_a = getelementptr [1024 x float]* %array_buffer_0_1, i64 0, i64 %zext_ln38_5" [FDTD/wrapper.cpp:38]   --->   Operation 163 'getelementptr' 'array_buffer_0_1_a' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_11 : Operation 164 [1/1] (0.00ns)   --->   "%array_buffer_1_0_a = getelementptr [1024 x float]* %array_buffer_1_0, i64 0, i64 %zext_ln38_5" [FDTD/wrapper.cpp:38]   --->   Operation 164 'getelementptr' 'array_buffer_1_0_a' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_11 : Operation 165 [1/1] (0.00ns)   --->   "%array_buffer_1_1_a = getelementptr [1024 x float]* %array_buffer_1_1, i64 0, i64 %zext_ln38_5" [FDTD/wrapper.cpp:38]   --->   Operation 165 'getelementptr' 'array_buffer_1_1_a' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_11 : Operation 166 [1/1] (3.25ns)   --->   "store float %gmem_addr_4_read, float* %array_buffer_0_0_a, align 4" [FDTD/wrapper.cpp:38]   --->   Operation 166 'store' <Predicate = (!trunc_ln38 & !trunc_ln38_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 167 [1/1] (0.00ns)   --->   "br label %branch1056" [FDTD/wrapper.cpp:38]   --->   Operation 167 'br' <Predicate = (!trunc_ln38 & !trunc_ln38_1)> <Delay = 0.00>
ST_11 : Operation 168 [1/1] (3.25ns)   --->   "store float %gmem_addr_4_read, float* %array_buffer_0_1_a, align 4" [FDTD/wrapper.cpp:38]   --->   Operation 168 'store' <Predicate = (!trunc_ln38 & trunc_ln38_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 169 [1/1] (0.00ns)   --->   "br label %branch1056" [FDTD/wrapper.cpp:38]   --->   Operation 169 'br' <Predicate = (!trunc_ln38 & trunc_ln38_1)> <Delay = 0.00>
ST_11 : Operation 170 [1/1] (3.25ns)   --->   "store float %gmem_addr_4_read, float* %array_buffer_1_0_a, align 4" [FDTD/wrapper.cpp:38]   --->   Operation 170 'store' <Predicate = (trunc_ln38 & !trunc_ln38_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 171 [1/1] (0.00ns)   --->   "br label %branch1172" [FDTD/wrapper.cpp:38]   --->   Operation 171 'br' <Predicate = (trunc_ln38 & !trunc_ln38_1)> <Delay = 0.00>
ST_11 : Operation 172 [1/1] (3.25ns)   --->   "store float %gmem_addr_4_read, float* %array_buffer_1_1_a, align 4" [FDTD/wrapper.cpp:38]   --->   Operation 172 'store' <Predicate = (trunc_ln38 & trunc_ln38_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 173 [1/1] (0.00ns)   --->   "br label %branch1172" [FDTD/wrapper.cpp:38]   --->   Operation 173 'br' <Predicate = (trunc_ln38 & trunc_ln38_1)> <Delay = 0.00>

State 12 <SV = 2> <Delay = 8.75>
ST_12 : Operation 174 [7/7] (8.75ns)   --->   "%gmem_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 64)" [FDTD/wrapper.cpp:45]   --->   Operation 174 'readreq' 'gmem_addr_3_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 3> <Delay = 8.75>
ST_13 : Operation 175 [6/7] (8.75ns)   --->   "%gmem_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 64)" [FDTD/wrapper.cpp:45]   --->   Operation 175 'readreq' 'gmem_addr_3_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 4> <Delay = 8.75>
ST_14 : Operation 176 [5/7] (8.75ns)   --->   "%gmem_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 64)" [FDTD/wrapper.cpp:45]   --->   Operation 176 'readreq' 'gmem_addr_3_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 5> <Delay = 8.75>
ST_15 : Operation 177 [4/7] (8.75ns)   --->   "%gmem_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 64)" [FDTD/wrapper.cpp:45]   --->   Operation 177 'readreq' 'gmem_addr_3_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 6> <Delay = 8.75>
ST_16 : Operation 178 [3/7] (8.75ns)   --->   "%gmem_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 64)" [FDTD/wrapper.cpp:45]   --->   Operation 178 'readreq' 'gmem_addr_3_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 7> <Delay = 8.75>
ST_17 : Operation 179 [2/7] (8.75ns)   --->   "%gmem_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 64)" [FDTD/wrapper.cpp:45]   --->   Operation 179 'readreq' 'gmem_addr_3_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 8> <Delay = 8.75>
ST_18 : Operation 180 [1/7] (8.75ns)   --->   "%gmem_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 64)" [FDTD/wrapper.cpp:45]   --->   Operation 180 'readreq' 'gmem_addr_3_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 181 [1/1] (1.76ns)   --->   "br label %.preheader4" [FDTD/wrapper.cpp:42]   --->   Operation 181 'br' <Predicate = true> <Delay = 1.76>

State 19 <SV = 9> <Delay = 2.46>
ST_19 : Operation 182 [1/1] (0.00ns)   --->   "%i1_0 = phi i7 [ %i, %hls_label_1_end ], [ 0, %.preheader4.preheader ]"   --->   Operation 182 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 183 [1/1] (1.48ns)   --->   "%icmp_ln42 = icmp eq i7 %i1_0, -64" [FDTD/wrapper.cpp:42]   --->   Operation 183 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 184 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 184 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 185 [1/1] (1.87ns)   --->   "%i = add i7 %i1_0, 1" [FDTD/wrapper.cpp:42]   --->   Operation 185 'add' 'i' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 186 [1/1] (0.00ns)   --->   "br i1 %icmp_ln42, label %.preheader3.preheader, label %hls_label_1_begin" [FDTD/wrapper.cpp:42]   --->   Operation 186 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 187 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str615) nounwind" [FDTD/wrapper.cpp:43]   --->   Operation 187 'specregionbegin' 'tmp' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_19 : Operation 188 [1/1] (0.00ns)   --->   "%trunc_ln45 = trunc i7 %i1_0 to i1" [FDTD/wrapper.cpp:45]   --->   Operation 188 'trunc' 'trunc_ln45' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_19 : Operation 189 [1/1] (0.00ns)   --->   "%lshr_ln = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %i1_0, i32 1, i32 6)" [FDTD/wrapper.cpp:45]   --->   Operation 189 'partselect' 'lshr_ln' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_19 : Operation 190 [1/1] (0.00ns)   --->   "br i1 %trunc_ln45, label %branch5, label %branch4" [FDTD/wrapper.cpp:45]   --->   Operation 190 'br' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_19 : Operation 191 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str615, i32 %tmp) nounwind" [FDTD/wrapper.cpp:46]   --->   Operation 191 'specregionend' 'empty_13' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_19 : Operation 192 [1/1] (0.00ns)   --->   "br label %.preheader4" [FDTD/wrapper.cpp:42]   --->   Operation 192 'br' <Predicate = (!icmp_ln42)> <Delay = 0.00>

State 20 <SV = 10> <Delay = 8.75>
ST_20 : Operation 193 [1/1] (8.75ns)   --->   "%gmem_addr_3_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_addr_3)" [FDTD/wrapper.cpp:45]   --->   Operation 193 'read' 'gmem_addr_3_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 11> <Delay = 3.25>
ST_21 : Operation 194 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str110) nounwind" [FDTD/wrapper.cpp:44]   --->   Operation 194 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i6 %lshr_ln to i64" [FDTD/wrapper.cpp:45]   --->   Operation 195 'zext' 'zext_ln45' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 196 [1/1] (0.00ns)   --->   "%bondary_n_buffer_0_s = getelementptr [32 x float]* %bondary_n_buffer_0, i64 0, i64 %zext_ln45" [FDTD/wrapper.cpp:45]   --->   Operation 196 'getelementptr' 'bondary_n_buffer_0_s' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 197 [1/1] (0.00ns)   --->   "%bondary_n_buffer_1_s = getelementptr [32 x float]* %bondary_n_buffer_1, i64 0, i64 %zext_ln45" [FDTD/wrapper.cpp:45]   --->   Operation 197 'getelementptr' 'bondary_n_buffer_1_s' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 198 [1/1] (3.25ns)   --->   "store float %gmem_addr_3_read, float* %bondary_n_buffer_0_s, align 4" [FDTD/wrapper.cpp:45]   --->   Operation 198 'store' <Predicate = (!trunc_ln45)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_21 : Operation 199 [1/1] (0.00ns)   --->   "br label %hls_label_1_end" [FDTD/wrapper.cpp:45]   --->   Operation 199 'br' <Predicate = (!trunc_ln45)> <Delay = 0.00>
ST_21 : Operation 200 [1/1] (3.25ns)   --->   "store float %gmem_addr_3_read, float* %bondary_n_buffer_1_s, align 4" [FDTD/wrapper.cpp:45]   --->   Operation 200 'store' <Predicate = (trunc_ln45)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_21 : Operation 201 [1/1] (0.00ns)   --->   "br label %hls_label_1_end" [FDTD/wrapper.cpp:45]   --->   Operation 201 'br' <Predicate = (trunc_ln45)> <Delay = 0.00>

State 22 <SV = 10> <Delay = 8.75>
ST_22 : Operation 202 [7/7] (8.75ns)   --->   "%gmem_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 64)" [FDTD/wrapper.cpp:51]   --->   Operation 202 'readreq' 'gmem_addr_2_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 11> <Delay = 8.75>
ST_23 : Operation 203 [6/7] (8.75ns)   --->   "%gmem_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 64)" [FDTD/wrapper.cpp:51]   --->   Operation 203 'readreq' 'gmem_addr_2_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 12> <Delay = 8.75>
ST_24 : Operation 204 [5/7] (8.75ns)   --->   "%gmem_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 64)" [FDTD/wrapper.cpp:51]   --->   Operation 204 'readreq' 'gmem_addr_2_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 13> <Delay = 8.75>
ST_25 : Operation 205 [4/7] (8.75ns)   --->   "%gmem_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 64)" [FDTD/wrapper.cpp:51]   --->   Operation 205 'readreq' 'gmem_addr_2_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 14> <Delay = 8.75>
ST_26 : Operation 206 [3/7] (8.75ns)   --->   "%gmem_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 64)" [FDTD/wrapper.cpp:51]   --->   Operation 206 'readreq' 'gmem_addr_2_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 15> <Delay = 8.75>
ST_27 : Operation 207 [2/7] (8.75ns)   --->   "%gmem_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 64)" [FDTD/wrapper.cpp:51]   --->   Operation 207 'readreq' 'gmem_addr_2_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 16> <Delay = 8.75>
ST_28 : Operation 208 [1/7] (8.75ns)   --->   "%gmem_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 64)" [FDTD/wrapper.cpp:51]   --->   Operation 208 'readreq' 'gmem_addr_2_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 209 [1/1] (1.76ns)   --->   "br label %.preheader3" [FDTD/wrapper.cpp:48]   --->   Operation 209 'br' <Predicate = true> <Delay = 1.76>

State 29 <SV = 17> <Delay = 2.46>
ST_29 : Operation 210 [1/1] (0.00ns)   --->   "%i2_0 = phi i7 [ %i_3, %hls_label_2_end ], [ 0, %.preheader3.preheader ]"   --->   Operation 210 'phi' 'i2_0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 211 [1/1] (1.48ns)   --->   "%icmp_ln48 = icmp eq i7 %i2_0, -64" [FDTD/wrapper.cpp:48]   --->   Operation 211 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 212 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 212 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 213 [1/1] (1.87ns)   --->   "%i_3 = add i7 %i2_0, 1" [FDTD/wrapper.cpp:48]   --->   Operation 213 'add' 'i_3' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 214 [1/1] (0.00ns)   --->   "br i1 %icmp_ln48, label %.preheader2.preheader, label %hls_label_2_begin" [FDTD/wrapper.cpp:48]   --->   Operation 214 'br' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7) nounwind" [FDTD/wrapper.cpp:49]   --->   Operation 215 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_29 : Operation 216 [1/1] (0.00ns)   --->   "%trunc_ln51 = trunc i7 %i2_0 to i1" [FDTD/wrapper.cpp:51]   --->   Operation 216 'trunc' 'trunc_ln51' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_29 : Operation 217 [1/1] (0.00ns)   --->   "%lshr_ln1 = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %i2_0, i32 1, i32 6)" [FDTD/wrapper.cpp:51]   --->   Operation 217 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_29 : Operation 218 [1/1] (0.00ns)   --->   "br i1 %trunc_ln51, label %branch7, label %branch6" [FDTD/wrapper.cpp:51]   --->   Operation 218 'br' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_29 : Operation 219 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_1) nounwind" [FDTD/wrapper.cpp:52]   --->   Operation 219 'specregionend' 'empty_14' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_29 : Operation 220 [1/1] (0.00ns)   --->   "br label %.preheader3" [FDTD/wrapper.cpp:48]   --->   Operation 220 'br' <Predicate = (!icmp_ln48)> <Delay = 0.00>

State 30 <SV = 18> <Delay = 8.75>
ST_30 : Operation 221 [1/1] (8.75ns)   --->   "%gmem_addr_2_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_addr_2)" [FDTD/wrapper.cpp:51]   --->   Operation 221 'read' 'gmem_addr_2_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 19> <Delay = 3.25>
ST_31 : Operation 222 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str110) nounwind" [FDTD/wrapper.cpp:50]   --->   Operation 222 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i6 %lshr_ln1 to i64" [FDTD/wrapper.cpp:51]   --->   Operation 223 'zext' 'zext_ln51' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 224 [1/1] (0.00ns)   --->   "%bondary_s_buffer_0_s = getelementptr [32 x float]* %bondary_s_buffer_0, i64 0, i64 %zext_ln51" [FDTD/wrapper.cpp:51]   --->   Operation 224 'getelementptr' 'bondary_s_buffer_0_s' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 225 [1/1] (0.00ns)   --->   "%bondary_s_buffer_1_s = getelementptr [32 x float]* %bondary_s_buffer_1, i64 0, i64 %zext_ln51" [FDTD/wrapper.cpp:51]   --->   Operation 225 'getelementptr' 'bondary_s_buffer_1_s' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 226 [1/1] (3.25ns)   --->   "store float %gmem_addr_2_read, float* %bondary_s_buffer_0_s, align 4" [FDTD/wrapper.cpp:51]   --->   Operation 226 'store' <Predicate = (!trunc_ln51)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_31 : Operation 227 [1/1] (0.00ns)   --->   "br label %hls_label_2_end" [FDTD/wrapper.cpp:51]   --->   Operation 227 'br' <Predicate = (!trunc_ln51)> <Delay = 0.00>
ST_31 : Operation 228 [1/1] (3.25ns)   --->   "store float %gmem_addr_2_read, float* %bondary_s_buffer_1_s, align 4" [FDTD/wrapper.cpp:51]   --->   Operation 228 'store' <Predicate = (trunc_ln51)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_31 : Operation 229 [1/1] (0.00ns)   --->   "br label %hls_label_2_end" [FDTD/wrapper.cpp:51]   --->   Operation 229 'br' <Predicate = (trunc_ln51)> <Delay = 0.00>

State 32 <SV = 18> <Delay = 8.75>
ST_32 : Operation 230 [7/7] (8.75ns)   --->   "%gmem_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_1, i32 64)" [FDTD/wrapper.cpp:57]   --->   Operation 230 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 19> <Delay = 8.75>
ST_33 : Operation 231 [6/7] (8.75ns)   --->   "%gmem_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_1, i32 64)" [FDTD/wrapper.cpp:57]   --->   Operation 231 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 20> <Delay = 8.75>
ST_34 : Operation 232 [5/7] (8.75ns)   --->   "%gmem_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_1, i32 64)" [FDTD/wrapper.cpp:57]   --->   Operation 232 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 21> <Delay = 8.75>
ST_35 : Operation 233 [4/7] (8.75ns)   --->   "%gmem_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_1, i32 64)" [FDTD/wrapper.cpp:57]   --->   Operation 233 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 22> <Delay = 8.75>
ST_36 : Operation 234 [3/7] (8.75ns)   --->   "%gmem_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_1, i32 64)" [FDTD/wrapper.cpp:57]   --->   Operation 234 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 23> <Delay = 8.75>
ST_37 : Operation 235 [2/7] (8.75ns)   --->   "%gmem_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_1, i32 64)" [FDTD/wrapper.cpp:57]   --->   Operation 235 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 24> <Delay = 8.75>
ST_38 : Operation 236 [1/7] (8.75ns)   --->   "%gmem_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_1, i32 64)" [FDTD/wrapper.cpp:57]   --->   Operation 236 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 237 [1/1] (1.76ns)   --->   "br label %.preheader2" [FDTD/wrapper.cpp:54]   --->   Operation 237 'br' <Predicate = true> <Delay = 1.76>

State 39 <SV = 25> <Delay = 2.46>
ST_39 : Operation 238 [1/1] (0.00ns)   --->   "%i3_0 = phi i7 [ %i_4, %hls_label_3_end ], [ 0, %.preheader2.preheader ]"   --->   Operation 238 'phi' 'i3_0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 239 [1/1] (1.48ns)   --->   "%icmp_ln54 = icmp eq i7 %i3_0, -64" [FDTD/wrapper.cpp:54]   --->   Operation 239 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 240 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 240 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 241 [1/1] (1.87ns)   --->   "%i_4 = add i7 %i3_0, 1" [FDTD/wrapper.cpp:54]   --->   Operation 241 'add' 'i_4' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 242 [1/1] (0.00ns)   --->   "br i1 %icmp_ln54, label %.preheader1.preheader, label %hls_label_3_begin" [FDTD/wrapper.cpp:54]   --->   Operation 242 'br' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8) nounwind" [FDTD/wrapper.cpp:55]   --->   Operation 243 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_39 : Operation 244 [1/1] (0.00ns)   --->   "%trunc_ln57 = trunc i7 %i3_0 to i1" [FDTD/wrapper.cpp:57]   --->   Operation 244 'trunc' 'trunc_ln57' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_39 : Operation 245 [1/1] (0.00ns)   --->   "%lshr_ln2 = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %i3_0, i32 1, i32 6)" [FDTD/wrapper.cpp:57]   --->   Operation 245 'partselect' 'lshr_ln2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_39 : Operation 246 [1/1] (0.00ns)   --->   "br i1 %trunc_ln57, label %branch3, label %branch2" [FDTD/wrapper.cpp:57]   --->   Operation 246 'br' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_39 : Operation 247 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_3) nounwind" [FDTD/wrapper.cpp:58]   --->   Operation 247 'specregionend' 'empty_15' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_39 : Operation 248 [1/1] (0.00ns)   --->   "br label %.preheader2" [FDTD/wrapper.cpp:54]   --->   Operation 248 'br' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 40 <SV = 26> <Delay = 8.75>
ST_40 : Operation 249 [1/1] (8.75ns)   --->   "%gmem_addr_1_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_addr_1)" [FDTD/wrapper.cpp:57]   --->   Operation 249 'read' 'gmem_addr_1_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 27> <Delay = 3.25>
ST_41 : Operation 250 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str110) nounwind" [FDTD/wrapper.cpp:56]   --->   Operation 250 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i6 %lshr_ln2 to i64" [FDTD/wrapper.cpp:57]   --->   Operation 251 'zext' 'zext_ln57' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 252 [1/1] (0.00ns)   --->   "%bondary_w_buffer_0_s = getelementptr [32 x float]* %bondary_w_buffer_0, i64 0, i64 %zext_ln57" [FDTD/wrapper.cpp:57]   --->   Operation 252 'getelementptr' 'bondary_w_buffer_0_s' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 253 [1/1] (0.00ns)   --->   "%bondary_w_buffer_1_s = getelementptr [32 x float]* %bondary_w_buffer_1, i64 0, i64 %zext_ln57" [FDTD/wrapper.cpp:57]   --->   Operation 253 'getelementptr' 'bondary_w_buffer_1_s' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 254 [1/1] (3.25ns)   --->   "store float %gmem_addr_1_read, float* %bondary_w_buffer_0_s, align 4" [FDTD/wrapper.cpp:57]   --->   Operation 254 'store' <Predicate = (!trunc_ln57)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_41 : Operation 255 [1/1] (0.00ns)   --->   "br label %hls_label_3_end" [FDTD/wrapper.cpp:57]   --->   Operation 255 'br' <Predicate = (!trunc_ln57)> <Delay = 0.00>
ST_41 : Operation 256 [1/1] (3.25ns)   --->   "store float %gmem_addr_1_read, float* %bondary_w_buffer_1_s, align 4" [FDTD/wrapper.cpp:57]   --->   Operation 256 'store' <Predicate = (trunc_ln57)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_41 : Operation 257 [1/1] (0.00ns)   --->   "br label %hls_label_3_end" [FDTD/wrapper.cpp:57]   --->   Operation 257 'br' <Predicate = (trunc_ln57)> <Delay = 0.00>

State 42 <SV = 26> <Delay = 8.75>
ST_42 : Operation 258 [7/7] (8.75ns)   --->   "%gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr, i32 64)" [FDTD/wrapper.cpp:63]   --->   Operation 258 'readreq' 'gmem_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 27> <Delay = 8.75>
ST_43 : Operation 259 [6/7] (8.75ns)   --->   "%gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr, i32 64)" [FDTD/wrapper.cpp:63]   --->   Operation 259 'readreq' 'gmem_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 28> <Delay = 8.75>
ST_44 : Operation 260 [5/7] (8.75ns)   --->   "%gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr, i32 64)" [FDTD/wrapper.cpp:63]   --->   Operation 260 'readreq' 'gmem_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 29> <Delay = 8.75>
ST_45 : Operation 261 [4/7] (8.75ns)   --->   "%gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr, i32 64)" [FDTD/wrapper.cpp:63]   --->   Operation 261 'readreq' 'gmem_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 30> <Delay = 8.75>
ST_46 : Operation 262 [3/7] (8.75ns)   --->   "%gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr, i32 64)" [FDTD/wrapper.cpp:63]   --->   Operation 262 'readreq' 'gmem_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 31> <Delay = 8.75>
ST_47 : Operation 263 [2/7] (8.75ns)   --->   "%gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr, i32 64)" [FDTD/wrapper.cpp:63]   --->   Operation 263 'readreq' 'gmem_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 32> <Delay = 8.75>
ST_48 : Operation 264 [1/7] (8.75ns)   --->   "%gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr, i32 64)" [FDTD/wrapper.cpp:63]   --->   Operation 264 'readreq' 'gmem_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 265 [1/1] (1.76ns)   --->   "br label %.preheader1" [FDTD/wrapper.cpp:60]   --->   Operation 265 'br' <Predicate = true> <Delay = 1.76>

State 49 <SV = 33> <Delay = 2.46>
ST_49 : Operation 266 [1/1] (0.00ns)   --->   "%i4_0 = phi i7 [ %i_7, %hls_label_4_end ], [ 0, %.preheader1.preheader ]"   --->   Operation 266 'phi' 'i4_0' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 267 [1/1] (1.48ns)   --->   "%icmp_ln60 = icmp eq i7 %i4_0, -64" [FDTD/wrapper.cpp:60]   --->   Operation 267 'icmp' 'icmp_ln60' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 268 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 268 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 269 [1/1] (1.87ns)   --->   "%i_7 = add i7 %i4_0, 1" [FDTD/wrapper.cpp:60]   --->   Operation 269 'add' 'i_7' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 270 [1/1] (0.00ns)   --->   "br i1 %icmp_ln60, label %1, label %hls_label_4_begin" [FDTD/wrapper.cpp:60]   --->   Operation 270 'br' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str916) nounwind" [FDTD/wrapper.cpp:61]   --->   Operation 271 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_49 : Operation 272 [1/1] (0.00ns)   --->   "%trunc_ln63 = trunc i7 %i4_0 to i1" [FDTD/wrapper.cpp:63]   --->   Operation 272 'trunc' 'trunc_ln63' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_49 : Operation 273 [1/1] (0.00ns)   --->   "%lshr_ln3 = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %i4_0, i32 1, i32 6)" [FDTD/wrapper.cpp:63]   --->   Operation 273 'partselect' 'lshr_ln3' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_49 : Operation 274 [1/1] (0.00ns)   --->   "br i1 %trunc_ln63, label %branch1, label %branch0" [FDTD/wrapper.cpp:63]   --->   Operation 274 'br' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_49 : Operation 275 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str916, i32 %tmp_4) nounwind" [FDTD/wrapper.cpp:64]   --->   Operation 275 'specregionend' 'empty_16' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_49 : Operation 276 [1/1] (0.00ns)   --->   "br label %.preheader1" [FDTD/wrapper.cpp:60]   --->   Operation 276 'br' <Predicate = (!icmp_ln60)> <Delay = 0.00>

State 50 <SV = 34> <Delay = 8.75>
ST_50 : Operation 277 [1/1] (8.75ns)   --->   "%gmem_addr_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_addr)" [FDTD/wrapper.cpp:63]   --->   Operation 277 'read' 'gmem_addr_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 35> <Delay = 3.25>
ST_51 : Operation 278 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str110) nounwind" [FDTD/wrapper.cpp:62]   --->   Operation 278 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i6 %lshr_ln3 to i64" [FDTD/wrapper.cpp:63]   --->   Operation 279 'zext' 'zext_ln63' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 280 [1/1] (0.00ns)   --->   "%bondary_e_buffer_0_s = getelementptr [32 x float]* %bondary_e_buffer_0, i64 0, i64 %zext_ln63" [FDTD/wrapper.cpp:63]   --->   Operation 280 'getelementptr' 'bondary_e_buffer_0_s' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 281 [1/1] (0.00ns)   --->   "%bondary_e_buffer_1_s = getelementptr [32 x float]* %bondary_e_buffer_1, i64 0, i64 %zext_ln63" [FDTD/wrapper.cpp:63]   --->   Operation 281 'getelementptr' 'bondary_e_buffer_1_s' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 282 [1/1] (3.25ns)   --->   "store float %gmem_addr_read, float* %bondary_e_buffer_0_s, align 4" [FDTD/wrapper.cpp:63]   --->   Operation 282 'store' <Predicate = (!trunc_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_51 : Operation 283 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [FDTD/wrapper.cpp:63]   --->   Operation 283 'br' <Predicate = (!trunc_ln63)> <Delay = 0.00>
ST_51 : Operation 284 [1/1] (3.25ns)   --->   "store float %gmem_addr_read, float* %bondary_e_buffer_1_s, align 4" [FDTD/wrapper.cpp:63]   --->   Operation 284 'store' <Predicate = (trunc_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_51 : Operation 285 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [FDTD/wrapper.cpp:63]   --->   Operation 285 'br' <Predicate = (trunc_ln63)> <Delay = 0.00>

State 52 <SV = 34> <Delay = 0.00>
ST_52 : Operation 286 [2/2] (0.00ns)   --->   "call fastcc void @Kernel64x64([1024 x float]* %array_buffer_0_0, [1024 x float]* %array_buffer_0_1, [1024 x float]* %array_buffer_1_0, [1024 x float]* %array_buffer_1_1, [32 x float]* %bondary_n_buffer_0, [32 x float]* %bondary_n_buffer_1, [32 x float]* %bondary_s_buffer_0, [32 x float]* %bondary_s_buffer_1, [32 x float]* %bondary_w_buffer_0, [32 x float]* %bondary_w_buffer_1, [32 x float]* %bondary_e_buffer_0, [32 x float]* %bondary_e_buffer_1, float %coef_tij_read, float %coef_ti_read, float %coef_tj_read, i32 %iter_read) nounwind" [FDTD/wrapper.cpp:67]   --->   Operation 286 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 53 <SV = 35> <Delay = 1.76>
ST_53 : Operation 287 [1/2] (0.00ns)   --->   "call fastcc void @Kernel64x64([1024 x float]* %array_buffer_0_0, [1024 x float]* %array_buffer_0_1, [1024 x float]* %array_buffer_1_0, [1024 x float]* %array_buffer_1_1, [32 x float]* %bondary_n_buffer_0, [32 x float]* %bondary_n_buffer_1, [32 x float]* %bondary_s_buffer_0, [32 x float]* %bondary_s_buffer_1, [32 x float]* %bondary_w_buffer_0, [32 x float]* %bondary_w_buffer_1, [32 x float]* %bondary_e_buffer_0, [32 x float]* %bondary_e_buffer_1, float %coef_tij_read, float %coef_ti_read, float %coef_tj_read, i32 %iter_read) nounwind" [FDTD/wrapper.cpp:67]   --->   Operation 287 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_53 : Operation 288 [1/1] (1.76ns)   --->   "br label %.preheader" [FDTD/wrapper.cpp:78]   --->   Operation 288 'br' <Predicate = true> <Delay = 1.76>

State 54 <SV = 36> <Delay = 7.75>
ST_54 : Operation 289 [1/1] (0.00ns)   --->   "%indvar_flatten6 = phi i13 [ 0, %1 ], [ %add_ln78, %hls_label_5 ]" [FDTD/wrapper.cpp:78]   --->   Operation 289 'phi' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 290 [1/1] (0.00ns)   --->   "%i5_0 = phi i7 [ 0, %1 ], [ %select_ln83_4, %hls_label_5 ]" [FDTD/wrapper.cpp:83]   --->   Operation 290 'phi' 'i5_0' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 291 [1/1] (0.00ns)   --->   "%j6_0 = phi i7 [ 0, %1 ], [ %j_1, %hls_label_5 ]"   --->   Operation 291 'phi' 'j6_0' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 292 [1/1] (2.09ns)   --->   "%icmp_ln78 = icmp eq i13 %indvar_flatten6, -4096" [FDTD/wrapper.cpp:78]   --->   Operation 292 'icmp' 'icmp_ln78' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 293 [1/1] (1.67ns)   --->   "%add_ln78 = add i13 %indvar_flatten6, 1" [FDTD/wrapper.cpp:78]   --->   Operation 293 'add' 'add_ln78' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 294 [1/1] (0.00ns)   --->   "br i1 %icmp_ln78, label %2, label %hls_label_5" [FDTD/wrapper.cpp:78]   --->   Operation 294 'br' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 295 [1/1] (1.87ns)   --->   "%i_6 = add i7 1, %i5_0" [FDTD/wrapper.cpp:78]   --->   Operation 295 'add' 'i_6' <Predicate = (!icmp_ln78)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 296 [1/1] (1.48ns)   --->   "%icmp_ln80 = icmp eq i7 %j6_0, -64" [FDTD/wrapper.cpp:80]   --->   Operation 296 'icmp' 'icmp_ln80' <Predicate = (!icmp_ln78)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 297 [1/1] (0.99ns)   --->   "%select_ln83_3 = select i1 %icmp_ln80, i7 0, i7 %j6_0" [FDTD/wrapper.cpp:83]   --->   Operation 297 'select' 'select_ln83_3' <Predicate = (!icmp_ln78)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 298 [1/1] (0.99ns)   --->   "%select_ln83_4 = select i1 %icmp_ln80, i7 %i_6, i7 %i5_0" [FDTD/wrapper.cpp:83]   --->   Operation 298 'select' 'select_ln83_4' <Predicate = (!icmp_ln78)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_8 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %select_ln83_4, i6 0)" [FDTD/wrapper.cpp:83]   --->   Operation 299 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_54 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i13 %tmp_8 to i14" [FDTD/wrapper.cpp:83]   --->   Operation 300 'zext' 'zext_ln83' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_54 : Operation 301 [1/1] (0.00ns)   --->   "%trunc_ln83 = trunc i7 %select_ln83_4 to i1" [FDTD/wrapper.cpp:83]   --->   Operation 301 'trunc' 'trunc_ln83' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_54 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln83_2_mid2_v = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %select_ln83_4, i32 1, i32 6)" [FDTD/wrapper.cpp:83]   --->   Operation 302 'partselect' 'zext_ln83_2_mid2_v' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_54 : Operation 303 [1/1] (0.00ns)   --->   "%tmp_9 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %zext_ln83_2_mid2_v, i5 0)" [FDTD/wrapper.cpp:83]   --->   Operation 303 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_54 : Operation 304 [1/1] (0.00ns)   --->   "%zext_ln83_1 = zext i11 %tmp_9 to i12" [FDTD/wrapper.cpp:83]   --->   Operation 304 'zext' 'zext_ln83_1' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_54 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln83_2 = zext i7 %select_ln83_3 to i14" [FDTD/wrapper.cpp:83]   --->   Operation 305 'zext' 'zext_ln83_2' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_54 : Operation 306 [1/1] (1.67ns)   --->   "%add_ln83 = add i14 %zext_ln83, %zext_ln83_2" [FDTD/wrapper.cpp:83]   --->   Operation 306 'add' 'add_ln83' <Predicate = (!icmp_ln78)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln83_3 = zext i14 %add_ln83 to i31" [FDTD/wrapper.cpp:83]   --->   Operation 307 'zext' 'zext_ln83_3' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_54 : Operation 308 [1/1] (2.49ns)   --->   "%add_ln83_1 = add i31 %p_cast, %zext_ln83_3" [FDTD/wrapper.cpp:83]   --->   Operation 308 'add' 'add_ln83_1' <Predicate = (!icmp_ln78)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 309 [1/1] (0.00ns)   --->   "%trunc_ln83_1 = trunc i7 %select_ln83_3 to i1" [FDTD/wrapper.cpp:83]   --->   Operation 309 'trunc' 'trunc_ln83_1' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_54 : Operation 310 [1/1] (0.00ns)   --->   "%tmp_12 = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %select_ln83_3, i32 1, i32 6)" [FDTD/wrapper.cpp:83]   --->   Operation 310 'partselect' 'tmp_12' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_54 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln83_5 = zext i6 %tmp_12 to i12" [FDTD/wrapper.cpp:83]   --->   Operation 311 'zext' 'zext_ln83_5' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_54 : Operation 312 [1/1] (1.63ns)   --->   "%add_ln83_2 = add i12 %zext_ln83_1, %zext_ln83_5" [FDTD/wrapper.cpp:83]   --->   Operation 312 'add' 'add_ln83_2' <Predicate = (!icmp_ln78)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 313 [1/1] (0.00ns)   --->   "%zext_ln83_6 = zext i12 %add_ln83_2 to i64" [FDTD/wrapper.cpp:83]   --->   Operation 313 'zext' 'zext_ln83_6' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_54 : Operation 314 [1/1] (0.00ns)   --->   "%array_buffer_0_0_a_1 = getelementptr [1024 x float]* %array_buffer_0_0, i64 0, i64 %zext_ln83_6" [FDTD/wrapper.cpp:83]   --->   Operation 314 'getelementptr' 'array_buffer_0_0_a_1' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_54 : Operation 315 [1/1] (0.00ns)   --->   "%array_buffer_0_1_a_1 = getelementptr [1024 x float]* %array_buffer_0_1, i64 0, i64 %zext_ln83_6" [FDTD/wrapper.cpp:83]   --->   Operation 315 'getelementptr' 'array_buffer_0_1_a_1' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_54 : Operation 316 [1/1] (0.00ns)   --->   "%array_buffer_1_0_a_1 = getelementptr [1024 x float]* %array_buffer_1_0, i64 0, i64 %zext_ln83_6" [FDTD/wrapper.cpp:83]   --->   Operation 316 'getelementptr' 'array_buffer_1_0_a_1' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_54 : Operation 317 [1/1] (0.00ns)   --->   "%array_buffer_1_1_a_1 = getelementptr [1024 x float]* %array_buffer_1_1, i64 0, i64 %zext_ln83_6" [FDTD/wrapper.cpp:83]   --->   Operation 317 'getelementptr' 'array_buffer_1_1_a_1' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_54 : Operation 318 [2/2] (3.25ns)   --->   "%array_buffer_1_1_l = load float* %array_buffer_1_1_a_1, align 4" [FDTD/wrapper.cpp:83]   --->   Operation 318 'load' 'array_buffer_1_1_l' <Predicate = (!icmp_ln78)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_54 : Operation 319 [2/2] (3.25ns)   --->   "%array_buffer_1_0_l = load float* %array_buffer_1_0_a_1, align 4" [FDTD/wrapper.cpp:83]   --->   Operation 319 'load' 'array_buffer_1_0_l' <Predicate = (!icmp_ln78)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_54 : Operation 320 [2/2] (3.25ns)   --->   "%array_buffer_0_1_l = load float* %array_buffer_0_1_a_1, align 4" [FDTD/wrapper.cpp:83]   --->   Operation 320 'load' 'array_buffer_0_1_l' <Predicate = (!icmp_ln78)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_54 : Operation 321 [2/2] (3.25ns)   --->   "%array_buffer_0_0_l = load float* %array_buffer_0_0_a_1, align 4" [FDTD/wrapper.cpp:83]   --->   Operation 321 'load' 'array_buffer_0_0_l' <Predicate = (!icmp_ln78)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_54 : Operation 322 [1/1] (1.87ns)   --->   "%j_1 = add i7 1, %select_ln83_3" [FDTD/wrapper.cpp:80]   --->   Operation 322 'add' 'j_1' <Predicate = (!icmp_ln78)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 37> <Delay = 8.75>
ST_55 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node select_ln83)   --->   "%xor_ln83 = xor i1 %trunc_ln83, true" [FDTD/wrapper.cpp:83]   --->   Operation 323 'xor' 'xor_ln83' <Predicate = (!icmp_ln78)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 324 [1/1] (0.00ns)   --->   "%zext_ln83_4 = zext i31 %add_ln83_1 to i64" [FDTD/wrapper.cpp:83]   --->   Operation 324 'zext' 'zext_ln83_4' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_55 : Operation 325 [1/1] (0.00ns)   --->   "%gmem_addr_5 = getelementptr float* %gmem, i64 %zext_ln83_4" [FDTD/wrapper.cpp:83]   --->   Operation 325 'getelementptr' 'gmem_addr_5' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_55 : Operation 326 [1/2] (3.25ns)   --->   "%array_buffer_1_1_l = load float* %array_buffer_1_1_a_1, align 4" [FDTD/wrapper.cpp:83]   --->   Operation 326 'load' 'array_buffer_1_1_l' <Predicate = (!icmp_ln78)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_55 : Operation 327 [1/2] (3.25ns)   --->   "%array_buffer_1_0_l = load float* %array_buffer_1_0_a_1, align 4" [FDTD/wrapper.cpp:83]   --->   Operation 327 'load' 'array_buffer_1_0_l' <Predicate = (!icmp_ln78)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_55 : Operation 328 [1/2] (3.25ns)   --->   "%array_buffer_0_1_l = load float* %array_buffer_0_1_a_1, align 4" [FDTD/wrapper.cpp:83]   --->   Operation 328 'load' 'array_buffer_0_1_l' <Predicate = (!icmp_ln78)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_55 : Operation 329 [1/2] (3.25ns)   --->   "%array_buffer_0_0_l = load float* %array_buffer_0_0_a_1, align 4" [FDTD/wrapper.cpp:83]   --->   Operation 329 'load' 'array_buffer_0_0_l' <Predicate = (!icmp_ln78)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_55 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node select_ln83)   --->   "%and_ln83 = and i1 %trunc_ln83_1, %xor_ln83" [FDTD/wrapper.cpp:83]   --->   Operation 330 'and' 'and_ln83' <Predicate = (!icmp_ln78)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 331 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln83 = select i1 %and_ln83, float %array_buffer_0_1_l, float %array_buffer_0_0_l" [FDTD/wrapper.cpp:83]   --->   Operation 331 'select' 'select_ln83' <Predicate = (!icmp_ln78)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node select_ln83_1)   --->   "%xor_ln83_1 = xor i1 %trunc_ln83_1, true" [FDTD/wrapper.cpp:83]   --->   Operation 332 'xor' 'xor_ln83_1' <Predicate = (!icmp_ln78)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node select_ln83_1)   --->   "%and_ln83_1 = and i1 %trunc_ln83, %xor_ln83_1" [FDTD/wrapper.cpp:83]   --->   Operation 333 'and' 'and_ln83_1' <Predicate = (!icmp_ln78)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 334 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln83_1 = select i1 %and_ln83_1, float %array_buffer_1_0_l, float %select_ln83" [FDTD/wrapper.cpp:83]   --->   Operation 334 'select' 'select_ln83_1' <Predicate = (!icmp_ln78)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node select_ln83_2)   --->   "%and_ln83_2 = and i1 %trunc_ln83, %trunc_ln83_1" [FDTD/wrapper.cpp:83]   --->   Operation 335 'and' 'and_ln83_2' <Predicate = (!icmp_ln78)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 336 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln83_2 = select i1 %and_ln83_2, float %array_buffer_1_1_l, float %select_ln83_1" [FDTD/wrapper.cpp:83]   --->   Operation 336 'select' 'select_ln83_2' <Predicate = (!icmp_ln78)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 337 [1/1] (8.75ns)   --->   "%gmem_addr_9_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %gmem_addr_5, i32 1)" [FDTD/wrapper.cpp:83]   --->   Operation 337 'writereq' 'gmem_addr_9_req' <Predicate = (!icmp_ln78)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 38> <Delay = 8.75>
ST_56 : Operation 338 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.floatP(float* %gmem_addr_5, float %select_ln83_2, i4 -1)" [FDTD/wrapper.cpp:83]   --->   Operation 338 'write' <Predicate = (!icmp_ln78)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 39> <Delay = 8.75>
ST_57 : Operation 339 [5/5] (8.75ns)   --->   "%gmem_addr_9_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_addr_5)" [FDTD/wrapper.cpp:83]   --->   Operation 339 'writeresp' 'gmem_addr_9_resp' <Predicate = (!icmp_ln78)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 40> <Delay = 8.75>
ST_58 : Operation 340 [4/5] (8.75ns)   --->   "%gmem_addr_9_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_addr_5)" [FDTD/wrapper.cpp:83]   --->   Operation 340 'writeresp' 'gmem_addr_9_resp' <Predicate = (!icmp_ln78)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 41> <Delay = 8.75>
ST_59 : Operation 341 [3/5] (8.75ns)   --->   "%gmem_addr_9_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_addr_5)" [FDTD/wrapper.cpp:83]   --->   Operation 341 'writeresp' 'gmem_addr_9_resp' <Predicate = (!icmp_ln78)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 42> <Delay = 8.75>
ST_60 : Operation 342 [2/5] (8.75ns)   --->   "%gmem_addr_9_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_addr_5)" [FDTD/wrapper.cpp:83]   --->   Operation 342 'writeresp' 'gmem_addr_9_resp' <Predicate = (!icmp_ln78)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 43> <Delay = 8.75>
ST_61 : Operation 343 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096)"   --->   Operation 343 'speclooptripcount' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_61 : Operation 344 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10) nounwind" [FDTD/wrapper.cpp:81]   --->   Operation 344 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_61 : Operation 345 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str110) nounwind" [FDTD/wrapper.cpp:82]   --->   Operation 345 'specpipeline' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_61 : Operation 346 [1/5] (8.75ns)   --->   "%gmem_addr_9_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_addr_5)" [FDTD/wrapper.cpp:83]   --->   Operation 346 'writeresp' 'gmem_addr_9_resp' <Predicate = (!icmp_ln78)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 347 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_5) nounwind" [FDTD/wrapper.cpp:84]   --->   Operation 347 'specregionend' 'empty_17' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_61 : Operation 348 [1/1] (0.00ns)   --->   "br label %.preheader" [FDTD/wrapper.cpp:80]   --->   Operation 348 'br' <Predicate = (!icmp_ln78)> <Delay = 0.00>

State 62 <SV = 37> <Delay = 0.00>
ST_62 : Operation 349 [1/1] (0.00ns)   --->   "ret void" [FDTD/wrapper.cpp:86]   --->   Operation 349 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ initial_array]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bondary_n]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bondary_s]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bondary_w]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bondary_e]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ coef_tij]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ coef_ti]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ coef_tj]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ iter]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
iter_read             (read             ) [ 001111111111111111111111111111111111111111111111111111000000000]
coef_tj_read          (read             ) [ 001111111111111111111111111111111111111111111111111111000000000]
coef_ti_read          (read             ) [ 001111111111111111111111111111111111111111111111111111000000000]
coef_tij_read         (read             ) [ 001111111111111111111111111111111111111111111111111111000000000]
bondary_e_read        (read             ) [ 000000000000000000000000000000000000000000000000000000000000000]
bondary_w_read        (read             ) [ 000000000000000000000000000000000000000000000000000000000000000]
bondary_s_read        (read             ) [ 000000000000000000000000000000000000000000000000000000000000000]
bondary_n_read        (read             ) [ 000000000000000000000000000000000000000000000000000000000000000]
initial_array_read    (read             ) [ 000000000000000000000000000000000000000000000000000000000000000]
bondary_e9            (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000]
empty                 (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000]
gmem_addr             (getelementptr    ) [ 001111111111111111111111111111111111111111111111111100000000000]
bondary_w7            (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000]
empty_9               (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_1           (getelementptr    ) [ 001111111111111111111111111111111111111111000000000000000000000]
bondary_s5            (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000]
empty_10              (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_2           (getelementptr    ) [ 001111111111111111111111111111110000000000000000000000000000000]
bondary_n3            (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000]
empty_11              (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_3           (getelementptr    ) [ 001111111111111111111100000000000000000000000000000000000000000]
tmp_10                (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000]
p_cast                (zext             ) [ 001111111111111111111111111111111111111111111111111111111111110]
specbitsmap_ln0       (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000]
spectopmodule_ln0     (spectopmodule    ) [ 000000000000000000000000000000000000000000000000000000000000000]
array_buffer_0_0      (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111110]
array_buffer_0_1      (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111110]
array_buffer_1_0      (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111110]
array_buffer_1_1      (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111110]
bondary_n_buffer_0    (alloca           ) [ 001111111111111111111111111111111111111111111111111111000000000]
bondary_n_buffer_1    (alloca           ) [ 001111111111111111111111111111111111111111111111111111000000000]
bondary_s_buffer_0    (alloca           ) [ 001111111111111111111111111111111111111111111111111111000000000]
bondary_s_buffer_1    (alloca           ) [ 001111111111111111111111111111111111111111111111111111000000000]
bondary_w_buffer_0    (alloca           ) [ 001111111111111111111111111111111111111111111111111111000000000]
bondary_w_buffer_1    (alloca           ) [ 001111111111111111111111111111111111111111111111111111000000000]
bondary_e_buffer_0    (alloca           ) [ 001111111111111111111111111111111111111111111111111111000000000]
bondary_e_buffer_1    (alloca           ) [ 001111111111111111111111111111111111111111111111111111000000000]
specinterface_ln15    (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln16    (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln17    (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln18    (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln19    (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln20    (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln21    (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln22    (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln23    (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln24    (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln24    (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000]
br_ln33               (br               ) [ 011111111111000000000000000000000000000000000000000000000000000]
indvar_flatten        (phi              ) [ 001111111111000000000000000000000000000000000000000000000000000]
i_0                   (phi              ) [ 001111111111000000000000000000000000000000000000000000000000000]
j_0                   (phi              ) [ 001111111111000000000000000000000000000000000000000000000000000]
icmp_ln33             (icmp             ) [ 001111111111000000000000000000000000000000000000000000000000000]
add_ln33              (add              ) [ 011111111111000000000000000000000000000000000000000000000000000]
br_ln33               (br               ) [ 000000000000000000000000000000000000000000000000000000000000000]
i_2                   (add              ) [ 000000000000000000000000000000000000000000000000000000000000000]
icmp_ln35             (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000]
select_ln38           (select           ) [ 000000000000000000000000000000000000000000000000000000000000000]
select_ln38_1         (select           ) [ 011111111111000000000000000000000000000000000000000000000000000]
tmp_6                 (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000]
zext_ln38             (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000]
trunc_ln38            (trunc            ) [ 001111111111000000000000000000000000000000000000000000000000000]
zext_ln38_2_mid2_v    (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000]
tmp_7                 (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000]
zext_ln36             (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000]
tmp_2                 (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000000000000000]
zext_ln38_1           (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000]
add_ln38              (add              ) [ 000000000000000000000000000000000000000000000000000000000000000]
zext_ln38_2           (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000]
add_ln38_1            (add              ) [ 001100000000000000000000000000000000000000000000000000000000000]
trunc_ln38_1          (trunc            ) [ 001111111111000000000000000000000000000000000000000000000000000]
tmp_11                (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000]
zext_ln38_4           (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000]
add_ln38_2            (add              ) [ 001111111111000000000000000000000000000000000000000000000000000]
br_ln38               (br               ) [ 000000000000000000000000000000000000000000000000000000000000000]
br_ln38               (br               ) [ 000000000000000000000000000000000000000000000000000000000000000]
br_ln38               (br               ) [ 000000000000000000000000000000000000000000000000000000000000000]
br_ln38               (br               ) [ 000000000000000000000000000000000000000000000000000000000000000]
br_ln38               (br               ) [ 000000000000000000000000000000000000000000000000000000000000000]
empty_12              (specregionend    ) [ 000000000000000000000000000000000000000000000000000000000000000]
j                     (add              ) [ 011111111111000000000000000000000000000000000000000000000000000]
br_ln35               (br               ) [ 011111111111000000000000000000000000000000000000000000000000000]
zext_ln38_3           (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_4           (getelementptr    ) [ 001011111110000000000000000000000000000000000000000000000000000]
gmem_load_req         (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_4_read      (read             ) [ 001000000001000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln37     (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000000000]
zext_ln38_5           (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000]
array_buffer_0_0_a    (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000]
array_buffer_0_1_a    (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000]
array_buffer_1_0_a    (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000]
array_buffer_1_1_a    (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000]
store_ln38            (store            ) [ 000000000000000000000000000000000000000000000000000000000000000]
br_ln38               (br               ) [ 000000000000000000000000000000000000000000000000000000000000000]
store_ln38            (store            ) [ 000000000000000000000000000000000000000000000000000000000000000]
br_ln38               (br               ) [ 000000000000000000000000000000000000000000000000000000000000000]
store_ln38            (store            ) [ 000000000000000000000000000000000000000000000000000000000000000]
br_ln38               (br               ) [ 000000000000000000000000000000000000000000000000000000000000000]
store_ln38            (store            ) [ 000000000000000000000000000000000000000000000000000000000000000]
br_ln38               (br               ) [ 000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_3_rd_req    (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000]
br_ln42               (br               ) [ 000000000000000000111100000000000000000000000000000000000000000]
i1_0                  (phi              ) [ 000000000000000000011100000000000000000000000000000000000000000]
icmp_ln42             (icmp             ) [ 000000000000000000011100000000000000000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000]
i                     (add              ) [ 000000000000000000111100000000000000000000000000000000000000000]
br_ln42               (br               ) [ 000000000000000000000000000000000000000000000000000000000000000]
tmp                   (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000000000000000]
trunc_ln45            (trunc            ) [ 000000000000000000011100000000000000000000000000000000000000000]
lshr_ln               (partselect       ) [ 000000000000000000011100000000000000000000000000000000000000000]
br_ln45               (br               ) [ 000000000000000000000000000000000000000000000000000000000000000]
empty_13              (specregionend    ) [ 000000000000000000000000000000000000000000000000000000000000000]
br_ln42               (br               ) [ 000000000000000000111100000000000000000000000000000000000000000]
gmem_addr_3_read      (read             ) [ 000000000000000000010100000000000000000000000000000000000000000]
specpipeline_ln44     (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000000000]
zext_ln45             (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000]
bondary_n_buffer_0_s  (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000]
bondary_n_buffer_1_s  (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000]
store_ln45            (store            ) [ 000000000000000000000000000000000000000000000000000000000000000]
br_ln45               (br               ) [ 000000000000000000000000000000000000000000000000000000000000000]
store_ln45            (store            ) [ 000000000000000000000000000000000000000000000000000000000000000]
br_ln45               (br               ) [ 000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_2_rd_req    (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000]
br_ln48               (br               ) [ 000000000000000000000000000011110000000000000000000000000000000]
i2_0                  (phi              ) [ 000000000000000000000000000001110000000000000000000000000000000]
icmp_ln48             (icmp             ) [ 000000000000000000000000000001110000000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000]
i_3                   (add              ) [ 000000000000000000000000000011110000000000000000000000000000000]
br_ln48               (br               ) [ 000000000000000000000000000000000000000000000000000000000000000]
tmp_1                 (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000000000000000]
trunc_ln51            (trunc            ) [ 000000000000000000000000000001110000000000000000000000000000000]
lshr_ln1              (partselect       ) [ 000000000000000000000000000001110000000000000000000000000000000]
br_ln51               (br               ) [ 000000000000000000000000000000000000000000000000000000000000000]
empty_14              (specregionend    ) [ 000000000000000000000000000000000000000000000000000000000000000]
br_ln48               (br               ) [ 000000000000000000000000000011110000000000000000000000000000000]
gmem_addr_2_read      (read             ) [ 000000000000000000000000000001010000000000000000000000000000000]
specpipeline_ln50     (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000000000]
zext_ln51             (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000]
bondary_s_buffer_0_s  (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000]
bondary_s_buffer_1_s  (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000]
store_ln51            (store            ) [ 000000000000000000000000000000000000000000000000000000000000000]
br_ln51               (br               ) [ 000000000000000000000000000000000000000000000000000000000000000]
store_ln51            (store            ) [ 000000000000000000000000000000000000000000000000000000000000000]
br_ln51               (br               ) [ 000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_1_rd_req    (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000]
br_ln54               (br               ) [ 000000000000000000000000000000000000001111000000000000000000000]
i3_0                  (phi              ) [ 000000000000000000000000000000000000000111000000000000000000000]
icmp_ln54             (icmp             ) [ 000000000000000000000000000000000000000111000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000]
i_4                   (add              ) [ 000000000000000000000000000000000000001111000000000000000000000]
br_ln54               (br               ) [ 000000000000000000000000000000000000000000000000000000000000000]
tmp_3                 (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000000000000000]
trunc_ln57            (trunc            ) [ 000000000000000000000000000000000000000111000000000000000000000]
lshr_ln2              (partselect       ) [ 000000000000000000000000000000000000000111000000000000000000000]
br_ln57               (br               ) [ 000000000000000000000000000000000000000000000000000000000000000]
empty_15              (specregionend    ) [ 000000000000000000000000000000000000000000000000000000000000000]
br_ln54               (br               ) [ 000000000000000000000000000000000000001111000000000000000000000]
gmem_addr_1_read      (read             ) [ 000000000000000000000000000000000000000101000000000000000000000]
specpipeline_ln56     (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000000000]
zext_ln57             (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000]
bondary_w_buffer_0_s  (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000]
bondary_w_buffer_1_s  (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000]
store_ln57            (store            ) [ 000000000000000000000000000000000000000000000000000000000000000]
br_ln57               (br               ) [ 000000000000000000000000000000000000000000000000000000000000000]
store_ln57            (store            ) [ 000000000000000000000000000000000000000000000000000000000000000]
br_ln57               (br               ) [ 000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_rd_req      (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000]
br_ln60               (br               ) [ 000000000000000000000000000000000000000000000000111100000000000]
i4_0                  (phi              ) [ 000000000000000000000000000000000000000000000000011100000000000]
icmp_ln60             (icmp             ) [ 000000000000000000000000000000000000000000000000011100000000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000]
i_7                   (add              ) [ 000000000000000000000000000000000000000000000000111100000000000]
br_ln60               (br               ) [ 000000000000000000000000000000000000000000000000000000000000000]
tmp_4                 (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000000000000000]
trunc_ln63            (trunc            ) [ 000000000000000000000000000000000000000000000000011100000000000]
lshr_ln3              (partselect       ) [ 000000000000000000000000000000000000000000000000011100000000000]
br_ln63               (br               ) [ 000000000000000000000000000000000000000000000000000000000000000]
empty_16              (specregionend    ) [ 000000000000000000000000000000000000000000000000000000000000000]
br_ln60               (br               ) [ 000000000000000000000000000000000000000000000000111100000000000]
gmem_addr_read        (read             ) [ 000000000000000000000000000000000000000000000000010100000000000]
specpipeline_ln62     (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000000000]
zext_ln63             (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000]
bondary_e_buffer_0_s  (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000]
bondary_e_buffer_1_s  (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000]
store_ln63            (store            ) [ 000000000000000000000000000000000000000000000000000000000000000]
br_ln63               (br               ) [ 000000000000000000000000000000000000000000000000000000000000000]
store_ln63            (store            ) [ 000000000000000000000000000000000000000000000000000000000000000]
br_ln63               (br               ) [ 000000000000000000000000000000000000000000000000000000000000000]
call_ln67             (call             ) [ 000000000000000000000000000000000000000000000000000000000000000]
br_ln78               (br               ) [ 000000000000000000000000000000000000000000000000000001111111110]
indvar_flatten6       (phi              ) [ 000000000000000000000000000000000000000000000000000000100000000]
i5_0                  (phi              ) [ 000000000000000000000000000000000000000000000000000000100000000]
j6_0                  (phi              ) [ 000000000000000000000000000000000000000000000000000000100000000]
icmp_ln78             (icmp             ) [ 000000000000000000000000000000000000000000000000000000111111110]
add_ln78              (add              ) [ 000000000000000000000000000000000000000000000000000001111111110]
br_ln78               (br               ) [ 000000000000000000000000000000000000000000000000000000000000000]
i_6                   (add              ) [ 000000000000000000000000000000000000000000000000000000000000000]
icmp_ln80             (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000]
select_ln83_3         (select           ) [ 000000000000000000000000000000000000000000000000000000000000000]
select_ln83_4         (select           ) [ 000000000000000000000000000000000000000000000000000001111111110]
tmp_8                 (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000]
zext_ln83             (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000]
trunc_ln83            (trunc            ) [ 000000000000000000000000000000000000000000000000000000110000000]
zext_ln83_2_mid2_v    (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000]
tmp_9                 (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000]
zext_ln83_1           (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000]
zext_ln83_2           (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000]
add_ln83              (add              ) [ 000000000000000000000000000000000000000000000000000000000000000]
zext_ln83_3           (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000]
add_ln83_1            (add              ) [ 000000000000000000000000000000000000000000000000000000110000000]
trunc_ln83_1          (trunc            ) [ 000000000000000000000000000000000000000000000000000000110000000]
tmp_12                (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000]
zext_ln83_5           (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000]
add_ln83_2            (add              ) [ 000000000000000000000000000000000000000000000000000000000000000]
zext_ln83_6           (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000]
array_buffer_0_0_a_1  (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000110000000]
array_buffer_0_1_a_1  (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000110000000]
array_buffer_1_0_a_1  (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000110000000]
array_buffer_1_1_a_1  (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000110000000]
j_1                   (add              ) [ 000000000000000000000000000000000000000000000000000001111111110]
xor_ln83              (xor              ) [ 000000000000000000000000000000000000000000000000000000000000000]
zext_ln83_4           (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_5           (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000101111110]
array_buffer_1_1_l    (load             ) [ 000000000000000000000000000000000000000000000000000000000000000]
array_buffer_1_0_l    (load             ) [ 000000000000000000000000000000000000000000000000000000000000000]
array_buffer_0_1_l    (load             ) [ 000000000000000000000000000000000000000000000000000000000000000]
array_buffer_0_0_l    (load             ) [ 000000000000000000000000000000000000000000000000000000000000000]
and_ln83              (and              ) [ 000000000000000000000000000000000000000000000000000000000000000]
select_ln83           (select           ) [ 000000000000000000000000000000000000000000000000000000000000000]
xor_ln83_1            (xor              ) [ 000000000000000000000000000000000000000000000000000000000000000]
and_ln83_1            (and              ) [ 000000000000000000000000000000000000000000000000000000000000000]
select_ln83_1         (select           ) [ 000000000000000000000000000000000000000000000000000000000000000]
and_ln83_2            (and              ) [ 000000000000000000000000000000000000000000000000000000000000000]
select_ln83_2         (select           ) [ 000000000000000000000000000000000000000000000000000000101000000]
gmem_addr_9_req       (writereq         ) [ 000000000000000000000000000000000000000000000000000000000000000]
write_ln83            (write            ) [ 000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000]
tmp_5                 (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln82     (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_9_resp      (writeresp        ) [ 000000000000000000000000000000000000000000000000000000000000000]
empty_17              (specregionend    ) [ 000000000000000000000000000000000000000000000000000000000000000]
br_ln80               (br               ) [ 000000000000000000000000000000000000000000000000000001111111110]
ret_ln86              (ret              ) [ 000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="initial_array">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="initial_array"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bondary_n">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bondary_n"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="bondary_s">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bondary_s"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="bondary_w">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bondary_w"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="bondary_e">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bondary_e"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="coef_tij">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coef_tij"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="coef_ti">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coef_ti"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="coef_tj">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coef_tj"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="iter">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="iter"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.float"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="wrapper_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str110"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode10"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle11"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str413"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode8"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle9"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode6"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle7"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode4"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle5"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str211"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str312"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i7.i6"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i6.i5"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str514"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str615"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str916"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Kernel64x64"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="150" class="1004" name="array_buffer_0_0_alloca_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="array_buffer_0_0/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="array_buffer_0_1_alloca_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="array_buffer_0_1/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="array_buffer_1_0_alloca_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="array_buffer_1_0/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="array_buffer_1_1_alloca_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="array_buffer_1_1/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="bondary_n_buffer_0_alloca_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bondary_n_buffer_0/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="bondary_n_buffer_1_alloca_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bondary_n_buffer_1/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="bondary_s_buffer_0_alloca_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bondary_s_buffer_0/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="bondary_s_buffer_1_alloca_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bondary_s_buffer_1/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="bondary_w_buffer_0_alloca_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bondary_w_buffer_0/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="bondary_w_buffer_1_alloca_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bondary_w_buffer_1/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="bondary_e_buffer_0_alloca_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bondary_e_buffer_0/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="bondary_e_buffer_1_alloca_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bondary_e_buffer_1/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="iter_read_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="1" index="2" bw="32" slack="34"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="iter_read/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="coef_tj_read_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="0"/>
<pin id="207" dir="1" index="2" bw="32" slack="34"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="coef_tj_read/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="coef_ti_read_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="1" index="2" bw="32" slack="34"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="coef_ti_read/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="coef_tij_read_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="1" index="2" bw="32" slack="34"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="coef_tij_read/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="bondary_e_read_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bondary_e_read/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="bondary_w_read_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bondary_w_read/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="bondary_s_read_read_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="237" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bondary_s_read/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="bondary_n_read_read_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="0"/>
<pin id="243" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bondary_n_read/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="initial_array_read_read_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="0"/>
<pin id="249" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="initial_array_read/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="grp_readreq_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="0"/>
<pin id="255" dir="0" index="2" bw="1" slack="0"/>
<pin id="256" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_req/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="gmem_addr_4_read_read_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="0"/>
<pin id="261" dir="0" index="1" bw="32" slack="7"/>
<pin id="262" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_4_read/10 "/>
</bind>
</comp>

<comp id="264" class="1004" name="grp_readreq_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="2"/>
<pin id="267" dir="0" index="2" bw="8" slack="0"/>
<pin id="268" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_addr_3_rd_req/12 "/>
</bind>
</comp>

<comp id="271" class="1004" name="gmem_addr_3_read_read_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="0"/>
<pin id="273" dir="0" index="1" bw="32" slack="10"/>
<pin id="274" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_3_read/20 "/>
</bind>
</comp>

<comp id="276" class="1004" name="grp_readreq_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="32" slack="10"/>
<pin id="279" dir="0" index="2" bw="8" slack="0"/>
<pin id="280" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_addr_2_rd_req/22 "/>
</bind>
</comp>

<comp id="283" class="1004" name="gmem_addr_2_read_read_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="0"/>
<pin id="285" dir="0" index="1" bw="32" slack="18"/>
<pin id="286" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_2_read/30 "/>
</bind>
</comp>

<comp id="288" class="1004" name="grp_readreq_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="32" slack="18"/>
<pin id="291" dir="0" index="2" bw="8" slack="0"/>
<pin id="292" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_addr_1_rd_req/32 "/>
</bind>
</comp>

<comp id="295" class="1004" name="gmem_addr_1_read_read_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="0"/>
<pin id="297" dir="0" index="1" bw="32" slack="26"/>
<pin id="298" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_1_read/40 "/>
</bind>
</comp>

<comp id="300" class="1004" name="grp_readreq_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="0" index="1" bw="32" slack="26"/>
<pin id="303" dir="0" index="2" bw="8" slack="0"/>
<pin id="304" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_addr_rd_req/42 "/>
</bind>
</comp>

<comp id="307" class="1004" name="gmem_addr_read_read_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="0"/>
<pin id="309" dir="0" index="1" bw="32" slack="34"/>
<pin id="310" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/50 "/>
</bind>
</comp>

<comp id="312" class="1004" name="grp_writeresp_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="32" slack="0"/>
<pin id="315" dir="0" index="2" bw="1" slack="0"/>
<pin id="316" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_addr_9_req/55 gmem_addr_9_resp/57 "/>
</bind>
</comp>

<comp id="319" class="1004" name="write_ln83_write_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="0" slack="0"/>
<pin id="321" dir="0" index="1" bw="32" slack="1"/>
<pin id="322" dir="0" index="2" bw="32" slack="1"/>
<pin id="323" dir="0" index="3" bw="1" slack="0"/>
<pin id="324" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln83/56 "/>
</bind>
</comp>

<comp id="328" class="1004" name="array_buffer_0_0_a_gep_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="0" index="2" bw="12" slack="0"/>
<pin id="332" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_buffer_0_0_a/11 "/>
</bind>
</comp>

<comp id="334" class="1004" name="array_buffer_0_1_a_gep_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="0" index="2" bw="12" slack="0"/>
<pin id="338" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_buffer_0_1_a/11 "/>
</bind>
</comp>

<comp id="340" class="1004" name="array_buffer_1_0_a_gep_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="0" index="2" bw="12" slack="0"/>
<pin id="344" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_buffer_1_0_a/11 "/>
</bind>
</comp>

<comp id="346" class="1004" name="array_buffer_1_1_a_gep_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="0" index="2" bw="12" slack="0"/>
<pin id="350" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_buffer_1_1_a/11 "/>
</bind>
</comp>

<comp id="352" class="1004" name="grp_access_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="10" slack="0"/>
<pin id="354" dir="0" index="1" bw="32" slack="1"/>
<pin id="355" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="356" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln38/11 array_buffer_0_0_l/54 "/>
</bind>
</comp>

<comp id="358" class="1004" name="grp_access_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="10" slack="0"/>
<pin id="360" dir="0" index="1" bw="32" slack="1"/>
<pin id="361" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="362" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln38/11 array_buffer_0_1_l/54 "/>
</bind>
</comp>

<comp id="364" class="1004" name="grp_access_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="10" slack="0"/>
<pin id="366" dir="0" index="1" bw="32" slack="1"/>
<pin id="367" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="368" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln38/11 array_buffer_1_0_l/54 "/>
</bind>
</comp>

<comp id="370" class="1004" name="grp_access_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="10" slack="0"/>
<pin id="372" dir="0" index="1" bw="32" slack="1"/>
<pin id="373" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="374" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln38/11 array_buffer_1_1_l/54 "/>
</bind>
</comp>

<comp id="376" class="1004" name="bondary_n_buffer_0_s_gep_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="0" index="2" bw="6" slack="0"/>
<pin id="380" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bondary_n_buffer_0_s/21 "/>
</bind>
</comp>

<comp id="382" class="1004" name="bondary_n_buffer_1_s_gep_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="0" index="2" bw="6" slack="0"/>
<pin id="386" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bondary_n_buffer_1_s/21 "/>
</bind>
</comp>

<comp id="388" class="1004" name="store_ln45_access_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="5" slack="0"/>
<pin id="390" dir="0" index="1" bw="32" slack="1"/>
<pin id="391" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="392" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/21 "/>
</bind>
</comp>

<comp id="394" class="1004" name="store_ln45_access_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="5" slack="0"/>
<pin id="396" dir="0" index="1" bw="32" slack="1"/>
<pin id="397" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="398" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/21 "/>
</bind>
</comp>

<comp id="400" class="1004" name="bondary_s_buffer_0_s_gep_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="0" index="2" bw="6" slack="0"/>
<pin id="404" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bondary_s_buffer_0_s/31 "/>
</bind>
</comp>

<comp id="406" class="1004" name="bondary_s_buffer_1_s_gep_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="0" index="2" bw="6" slack="0"/>
<pin id="410" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bondary_s_buffer_1_s/31 "/>
</bind>
</comp>

<comp id="412" class="1004" name="store_ln51_access_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="5" slack="0"/>
<pin id="414" dir="0" index="1" bw="32" slack="1"/>
<pin id="415" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="416" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/31 "/>
</bind>
</comp>

<comp id="418" class="1004" name="store_ln51_access_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="5" slack="0"/>
<pin id="420" dir="0" index="1" bw="32" slack="1"/>
<pin id="421" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="422" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/31 "/>
</bind>
</comp>

<comp id="424" class="1004" name="bondary_w_buffer_0_s_gep_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="0" index="2" bw="6" slack="0"/>
<pin id="428" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bondary_w_buffer_0_s/41 "/>
</bind>
</comp>

<comp id="430" class="1004" name="bondary_w_buffer_1_s_gep_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="0" index="2" bw="6" slack="0"/>
<pin id="434" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bondary_w_buffer_1_s/41 "/>
</bind>
</comp>

<comp id="436" class="1004" name="store_ln57_access_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="5" slack="0"/>
<pin id="438" dir="0" index="1" bw="32" slack="1"/>
<pin id="439" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="440" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/41 "/>
</bind>
</comp>

<comp id="442" class="1004" name="store_ln57_access_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="5" slack="0"/>
<pin id="444" dir="0" index="1" bw="32" slack="1"/>
<pin id="445" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="446" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/41 "/>
</bind>
</comp>

<comp id="448" class="1004" name="bondary_e_buffer_0_s_gep_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="0" index="2" bw="6" slack="0"/>
<pin id="452" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bondary_e_buffer_0_s/51 "/>
</bind>
</comp>

<comp id="454" class="1004" name="bondary_e_buffer_1_s_gep_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="456" dir="0" index="1" bw="1" slack="0"/>
<pin id="457" dir="0" index="2" bw="6" slack="0"/>
<pin id="458" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bondary_e_buffer_1_s/51 "/>
</bind>
</comp>

<comp id="460" class="1004" name="store_ln63_access_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="5" slack="0"/>
<pin id="462" dir="0" index="1" bw="32" slack="1"/>
<pin id="463" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="464" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/51 "/>
</bind>
</comp>

<comp id="466" class="1004" name="store_ln63_access_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="5" slack="0"/>
<pin id="468" dir="0" index="1" bw="32" slack="1"/>
<pin id="469" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="470" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/51 "/>
</bind>
</comp>

<comp id="472" class="1004" name="array_buffer_0_0_a_1_gep_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="0" index="2" bw="12" slack="0"/>
<pin id="476" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_buffer_0_0_a_1/54 "/>
</bind>
</comp>

<comp id="478" class="1004" name="array_buffer_0_1_a_1_gep_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="0" index="2" bw="12" slack="0"/>
<pin id="482" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_buffer_0_1_a_1/54 "/>
</bind>
</comp>

<comp id="484" class="1004" name="array_buffer_1_0_a_1_gep_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="486" dir="0" index="1" bw="1" slack="0"/>
<pin id="487" dir="0" index="2" bw="12" slack="0"/>
<pin id="488" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_buffer_1_0_a_1/54 "/>
</bind>
</comp>

<comp id="490" class="1004" name="array_buffer_1_1_a_1_gep_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="0" index="2" bw="12" slack="0"/>
<pin id="494" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_buffer_1_1_a_1/54 "/>
</bind>
</comp>

<comp id="500" class="1005" name="indvar_flatten_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="13" slack="1"/>
<pin id="502" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="504" class="1004" name="indvar_flatten_phi_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="1"/>
<pin id="506" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="507" dir="0" index="2" bw="13" slack="0"/>
<pin id="508" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="509" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="511" class="1005" name="i_0_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="7" slack="1"/>
<pin id="513" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="515" class="1004" name="i_0_phi_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1" slack="1"/>
<pin id="517" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="518" dir="0" index="2" bw="7" slack="0"/>
<pin id="519" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="520" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="522" class="1005" name="j_0_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="7" slack="1"/>
<pin id="524" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="526" class="1004" name="j_0_phi_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="1"/>
<pin id="528" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="529" dir="0" index="2" bw="7" slack="0"/>
<pin id="530" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="531" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/2 "/>
</bind>
</comp>

<comp id="533" class="1005" name="i1_0_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="7" slack="1"/>
<pin id="535" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i1_0 (phireg) "/>
</bind>
</comp>

<comp id="537" class="1004" name="i1_0_phi_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="7" slack="0"/>
<pin id="539" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="540" dir="0" index="2" bw="1" slack="1"/>
<pin id="541" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="542" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0/19 "/>
</bind>
</comp>

<comp id="544" class="1005" name="i2_0_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="7" slack="1"/>
<pin id="546" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i2_0 (phireg) "/>
</bind>
</comp>

<comp id="548" class="1004" name="i2_0_phi_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="7" slack="0"/>
<pin id="550" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="551" dir="0" index="2" bw="1" slack="1"/>
<pin id="552" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="553" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2_0/29 "/>
</bind>
</comp>

<comp id="555" class="1005" name="i3_0_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="7" slack="1"/>
<pin id="557" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i3_0 (phireg) "/>
</bind>
</comp>

<comp id="559" class="1004" name="i3_0_phi_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="7" slack="0"/>
<pin id="561" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="562" dir="0" index="2" bw="1" slack="1"/>
<pin id="563" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="564" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i3_0/39 "/>
</bind>
</comp>

<comp id="566" class="1005" name="i4_0_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="7" slack="1"/>
<pin id="568" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i4_0 (phireg) "/>
</bind>
</comp>

<comp id="570" class="1004" name="i4_0_phi_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="7" slack="0"/>
<pin id="572" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="573" dir="0" index="2" bw="1" slack="1"/>
<pin id="574" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="575" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i4_0/49 "/>
</bind>
</comp>

<comp id="577" class="1005" name="indvar_flatten6_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="13" slack="1"/>
<pin id="579" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten6 (phireg) "/>
</bind>
</comp>

<comp id="581" class="1004" name="indvar_flatten6_phi_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="1"/>
<pin id="583" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="584" dir="0" index="2" bw="13" slack="0"/>
<pin id="585" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="586" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten6/54 "/>
</bind>
</comp>

<comp id="588" class="1005" name="i5_0_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="7" slack="1"/>
<pin id="590" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i5_0 (phireg) "/>
</bind>
</comp>

<comp id="592" class="1004" name="i5_0_phi_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="1"/>
<pin id="594" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="595" dir="0" index="2" bw="7" slack="0"/>
<pin id="596" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="597" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i5_0/54 "/>
</bind>
</comp>

<comp id="599" class="1005" name="j6_0_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="7" slack="1"/>
<pin id="601" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j6_0 (phireg) "/>
</bind>
</comp>

<comp id="603" class="1004" name="j6_0_phi_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="1" slack="1"/>
<pin id="605" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="606" dir="0" index="2" bw="7" slack="0"/>
<pin id="607" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="608" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j6_0/54 "/>
</bind>
</comp>

<comp id="610" class="1004" name="grp_Kernel64x64_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="0" slack="0"/>
<pin id="612" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="613" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="614" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="615" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="616" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="617" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="618" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="619" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="620" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="621" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="622" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="623" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="624" dir="0" index="13" bw="32" slack="34"/>
<pin id="625" dir="0" index="14" bw="32" slack="34"/>
<pin id="626" dir="0" index="15" bw="32" slack="34"/>
<pin id="627" dir="0" index="16" bw="32" slack="34"/>
<pin id="628" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln67/52 "/>
</bind>
</comp>

<comp id="630" class="1004" name="bondary_e9_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="30" slack="0"/>
<pin id="632" dir="0" index="1" bw="32" slack="0"/>
<pin id="633" dir="0" index="2" bw="3" slack="0"/>
<pin id="634" dir="0" index="3" bw="6" slack="0"/>
<pin id="635" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bondary_e9/1 "/>
</bind>
</comp>

<comp id="640" class="1004" name="empty_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="30" slack="0"/>
<pin id="642" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="644" class="1004" name="gmem_addr_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="32" slack="0"/>
<pin id="646" dir="0" index="1" bw="32" slack="0"/>
<pin id="647" dir="1" index="2" bw="32" slack="26"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/1 "/>
</bind>
</comp>

<comp id="650" class="1004" name="bondary_w7_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="30" slack="0"/>
<pin id="652" dir="0" index="1" bw="32" slack="0"/>
<pin id="653" dir="0" index="2" bw="3" slack="0"/>
<pin id="654" dir="0" index="3" bw="6" slack="0"/>
<pin id="655" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bondary_w7/1 "/>
</bind>
</comp>

<comp id="660" class="1004" name="empty_9_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="30" slack="0"/>
<pin id="662" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="empty_9/1 "/>
</bind>
</comp>

<comp id="664" class="1004" name="gmem_addr_1_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="32" slack="0"/>
<pin id="666" dir="0" index="1" bw="32" slack="0"/>
<pin id="667" dir="1" index="2" bw="32" slack="18"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/1 "/>
</bind>
</comp>

<comp id="670" class="1004" name="bondary_s5_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="30" slack="0"/>
<pin id="672" dir="0" index="1" bw="32" slack="0"/>
<pin id="673" dir="0" index="2" bw="3" slack="0"/>
<pin id="674" dir="0" index="3" bw="6" slack="0"/>
<pin id="675" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bondary_s5/1 "/>
</bind>
</comp>

<comp id="680" class="1004" name="empty_10_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="30" slack="0"/>
<pin id="682" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="empty_10/1 "/>
</bind>
</comp>

<comp id="684" class="1004" name="gmem_addr_2_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="32" slack="0"/>
<pin id="686" dir="0" index="1" bw="32" slack="0"/>
<pin id="687" dir="1" index="2" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_2/1 "/>
</bind>
</comp>

<comp id="690" class="1004" name="bondary_n3_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="30" slack="0"/>
<pin id="692" dir="0" index="1" bw="32" slack="0"/>
<pin id="693" dir="0" index="2" bw="3" slack="0"/>
<pin id="694" dir="0" index="3" bw="6" slack="0"/>
<pin id="695" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bondary_n3/1 "/>
</bind>
</comp>

<comp id="700" class="1004" name="empty_11_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="30" slack="0"/>
<pin id="702" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="empty_11/1 "/>
</bind>
</comp>

<comp id="704" class="1004" name="gmem_addr_3_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="32" slack="0"/>
<pin id="706" dir="0" index="1" bw="32" slack="0"/>
<pin id="707" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_3/1 "/>
</bind>
</comp>

<comp id="710" class="1004" name="tmp_10_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="30" slack="0"/>
<pin id="712" dir="0" index="1" bw="32" slack="0"/>
<pin id="713" dir="0" index="2" bw="3" slack="0"/>
<pin id="714" dir="0" index="3" bw="6" slack="0"/>
<pin id="715" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/1 "/>
</bind>
</comp>

<comp id="720" class="1004" name="p_cast_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="30" slack="0"/>
<pin id="722" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/1 "/>
</bind>
</comp>

<comp id="724" class="1004" name="icmp_ln33_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="13" slack="0"/>
<pin id="726" dir="0" index="1" bw="13" slack="0"/>
<pin id="727" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/2 "/>
</bind>
</comp>

<comp id="730" class="1004" name="add_ln33_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="13" slack="0"/>
<pin id="732" dir="0" index="1" bw="1" slack="0"/>
<pin id="733" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/2 "/>
</bind>
</comp>

<comp id="736" class="1004" name="i_2_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="1" slack="0"/>
<pin id="738" dir="0" index="1" bw="7" slack="0"/>
<pin id="739" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="742" class="1004" name="icmp_ln35_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="7" slack="0"/>
<pin id="744" dir="0" index="1" bw="7" slack="0"/>
<pin id="745" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/2 "/>
</bind>
</comp>

<comp id="748" class="1004" name="select_ln38_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="1" slack="0"/>
<pin id="750" dir="0" index="1" bw="7" slack="0"/>
<pin id="751" dir="0" index="2" bw="7" slack="0"/>
<pin id="752" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln38/2 "/>
</bind>
</comp>

<comp id="756" class="1004" name="select_ln38_1_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="1" slack="0"/>
<pin id="758" dir="0" index="1" bw="7" slack="0"/>
<pin id="759" dir="0" index="2" bw="7" slack="0"/>
<pin id="760" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln38_1/2 "/>
</bind>
</comp>

<comp id="764" class="1004" name="tmp_6_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="13" slack="0"/>
<pin id="766" dir="0" index="1" bw="7" slack="0"/>
<pin id="767" dir="0" index="2" bw="1" slack="0"/>
<pin id="768" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="772" class="1004" name="zext_ln38_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="13" slack="0"/>
<pin id="774" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38/2 "/>
</bind>
</comp>

<comp id="776" class="1004" name="trunc_ln38_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="7" slack="0"/>
<pin id="778" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln38/2 "/>
</bind>
</comp>

<comp id="780" class="1004" name="zext_ln38_2_mid2_v_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="6" slack="0"/>
<pin id="782" dir="0" index="1" bw="7" slack="0"/>
<pin id="783" dir="0" index="2" bw="1" slack="0"/>
<pin id="784" dir="0" index="3" bw="4" slack="0"/>
<pin id="785" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="zext_ln38_2_mid2_v/2 "/>
</bind>
</comp>

<comp id="790" class="1004" name="tmp_7_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="11" slack="0"/>
<pin id="792" dir="0" index="1" bw="6" slack="0"/>
<pin id="793" dir="0" index="2" bw="1" slack="0"/>
<pin id="794" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="798" class="1004" name="zext_ln36_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="11" slack="0"/>
<pin id="800" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/2 "/>
</bind>
</comp>

<comp id="802" class="1004" name="zext_ln38_1_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="7" slack="0"/>
<pin id="804" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38_1/2 "/>
</bind>
</comp>

<comp id="806" class="1004" name="add_ln38_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="13" slack="0"/>
<pin id="808" dir="0" index="1" bw="7" slack="0"/>
<pin id="809" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38/2 "/>
</bind>
</comp>

<comp id="812" class="1004" name="zext_ln38_2_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="14" slack="0"/>
<pin id="814" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38_2/2 "/>
</bind>
</comp>

<comp id="816" class="1004" name="add_ln38_1_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="30" slack="1"/>
<pin id="818" dir="0" index="1" bw="14" slack="0"/>
<pin id="819" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38_1/2 "/>
</bind>
</comp>

<comp id="821" class="1004" name="trunc_ln38_1_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="7" slack="0"/>
<pin id="823" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln38_1/2 "/>
</bind>
</comp>

<comp id="825" class="1004" name="tmp_11_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="6" slack="0"/>
<pin id="827" dir="0" index="1" bw="7" slack="0"/>
<pin id="828" dir="0" index="2" bw="1" slack="0"/>
<pin id="829" dir="0" index="3" bw="4" slack="0"/>
<pin id="830" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/2 "/>
</bind>
</comp>

<comp id="835" class="1004" name="zext_ln38_4_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="6" slack="0"/>
<pin id="837" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38_4/2 "/>
</bind>
</comp>

<comp id="839" class="1004" name="add_ln38_2_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="11" slack="0"/>
<pin id="841" dir="0" index="1" bw="6" slack="0"/>
<pin id="842" dir="1" index="2" bw="12" slack="9"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38_2/2 "/>
</bind>
</comp>

<comp id="845" class="1004" name="j_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="7" slack="0"/>
<pin id="847" dir="0" index="1" bw="1" slack="0"/>
<pin id="848" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="851" class="1004" name="zext_ln38_3_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="31" slack="1"/>
<pin id="853" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38_3/3 "/>
</bind>
</comp>

<comp id="854" class="1004" name="gmem_addr_4_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="32" slack="0"/>
<pin id="856" dir="0" index="1" bw="32" slack="0"/>
<pin id="857" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_4/3 "/>
</bind>
</comp>

<comp id="861" class="1004" name="zext_ln38_5_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="12" slack="9"/>
<pin id="863" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38_5/11 "/>
</bind>
</comp>

<comp id="868" class="1004" name="icmp_ln42_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="7" slack="0"/>
<pin id="870" dir="0" index="1" bw="7" slack="0"/>
<pin id="871" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln42/19 "/>
</bind>
</comp>

<comp id="874" class="1004" name="i_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="7" slack="0"/>
<pin id="876" dir="0" index="1" bw="1" slack="0"/>
<pin id="877" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/19 "/>
</bind>
</comp>

<comp id="880" class="1004" name="trunc_ln45_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="7" slack="0"/>
<pin id="882" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln45/19 "/>
</bind>
</comp>

<comp id="884" class="1004" name="lshr_ln_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="6" slack="0"/>
<pin id="886" dir="0" index="1" bw="7" slack="0"/>
<pin id="887" dir="0" index="2" bw="1" slack="0"/>
<pin id="888" dir="0" index="3" bw="4" slack="0"/>
<pin id="889" dir="1" index="4" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/19 "/>
</bind>
</comp>

<comp id="894" class="1004" name="zext_ln45_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="6" slack="2"/>
<pin id="896" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45/21 "/>
</bind>
</comp>

<comp id="899" class="1004" name="icmp_ln48_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="7" slack="0"/>
<pin id="901" dir="0" index="1" bw="7" slack="0"/>
<pin id="902" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln48/29 "/>
</bind>
</comp>

<comp id="905" class="1004" name="i_3_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="7" slack="0"/>
<pin id="907" dir="0" index="1" bw="1" slack="0"/>
<pin id="908" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/29 "/>
</bind>
</comp>

<comp id="911" class="1004" name="trunc_ln51_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="7" slack="0"/>
<pin id="913" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln51/29 "/>
</bind>
</comp>

<comp id="915" class="1004" name="lshr_ln1_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="6" slack="0"/>
<pin id="917" dir="0" index="1" bw="7" slack="0"/>
<pin id="918" dir="0" index="2" bw="1" slack="0"/>
<pin id="919" dir="0" index="3" bw="4" slack="0"/>
<pin id="920" dir="1" index="4" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln1/29 "/>
</bind>
</comp>

<comp id="925" class="1004" name="zext_ln51_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="6" slack="2"/>
<pin id="927" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51/31 "/>
</bind>
</comp>

<comp id="930" class="1004" name="icmp_ln54_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="7" slack="0"/>
<pin id="932" dir="0" index="1" bw="7" slack="0"/>
<pin id="933" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/39 "/>
</bind>
</comp>

<comp id="936" class="1004" name="i_4_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="7" slack="0"/>
<pin id="938" dir="0" index="1" bw="1" slack="0"/>
<pin id="939" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/39 "/>
</bind>
</comp>

<comp id="942" class="1004" name="trunc_ln57_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="7" slack="0"/>
<pin id="944" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln57/39 "/>
</bind>
</comp>

<comp id="946" class="1004" name="lshr_ln2_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="6" slack="0"/>
<pin id="948" dir="0" index="1" bw="7" slack="0"/>
<pin id="949" dir="0" index="2" bw="1" slack="0"/>
<pin id="950" dir="0" index="3" bw="4" slack="0"/>
<pin id="951" dir="1" index="4" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln2/39 "/>
</bind>
</comp>

<comp id="956" class="1004" name="zext_ln57_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="6" slack="2"/>
<pin id="958" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57/41 "/>
</bind>
</comp>

<comp id="961" class="1004" name="icmp_ln60_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="7" slack="0"/>
<pin id="963" dir="0" index="1" bw="7" slack="0"/>
<pin id="964" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln60/49 "/>
</bind>
</comp>

<comp id="967" class="1004" name="i_7_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="7" slack="0"/>
<pin id="969" dir="0" index="1" bw="1" slack="0"/>
<pin id="970" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_7/49 "/>
</bind>
</comp>

<comp id="973" class="1004" name="trunc_ln63_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="7" slack="0"/>
<pin id="975" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln63/49 "/>
</bind>
</comp>

<comp id="977" class="1004" name="lshr_ln3_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="6" slack="0"/>
<pin id="979" dir="0" index="1" bw="7" slack="0"/>
<pin id="980" dir="0" index="2" bw="1" slack="0"/>
<pin id="981" dir="0" index="3" bw="4" slack="0"/>
<pin id="982" dir="1" index="4" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln3/49 "/>
</bind>
</comp>

<comp id="987" class="1004" name="zext_ln63_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="6" slack="2"/>
<pin id="989" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63/51 "/>
</bind>
</comp>

<comp id="992" class="1004" name="icmp_ln78_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="13" slack="0"/>
<pin id="994" dir="0" index="1" bw="13" slack="0"/>
<pin id="995" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln78/54 "/>
</bind>
</comp>

<comp id="998" class="1004" name="add_ln78_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="13" slack="0"/>
<pin id="1000" dir="0" index="1" bw="1" slack="0"/>
<pin id="1001" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln78/54 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="i_6_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="1" slack="0"/>
<pin id="1006" dir="0" index="1" bw="7" slack="0"/>
<pin id="1007" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/54 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="icmp_ln80_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="7" slack="0"/>
<pin id="1012" dir="0" index="1" bw="7" slack="0"/>
<pin id="1013" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln80/54 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="select_ln83_3_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="1" slack="0"/>
<pin id="1018" dir="0" index="1" bw="7" slack="0"/>
<pin id="1019" dir="0" index="2" bw="7" slack="0"/>
<pin id="1020" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln83_3/54 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="select_ln83_4_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="1" slack="0"/>
<pin id="1026" dir="0" index="1" bw="7" slack="0"/>
<pin id="1027" dir="0" index="2" bw="7" slack="0"/>
<pin id="1028" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln83_4/54 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="tmp_8_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="13" slack="0"/>
<pin id="1034" dir="0" index="1" bw="7" slack="0"/>
<pin id="1035" dir="0" index="2" bw="1" slack="0"/>
<pin id="1036" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/54 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="zext_ln83_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="13" slack="0"/>
<pin id="1042" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln83/54 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="trunc_ln83_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="7" slack="0"/>
<pin id="1046" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln83/54 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="zext_ln83_2_mid2_v_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="6" slack="0"/>
<pin id="1050" dir="0" index="1" bw="7" slack="0"/>
<pin id="1051" dir="0" index="2" bw="1" slack="0"/>
<pin id="1052" dir="0" index="3" bw="4" slack="0"/>
<pin id="1053" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="zext_ln83_2_mid2_v/54 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="tmp_9_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="11" slack="0"/>
<pin id="1060" dir="0" index="1" bw="6" slack="0"/>
<pin id="1061" dir="0" index="2" bw="1" slack="0"/>
<pin id="1062" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/54 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="zext_ln83_1_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="11" slack="0"/>
<pin id="1068" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln83_1/54 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="zext_ln83_2_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="7" slack="0"/>
<pin id="1072" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln83_2/54 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="add_ln83_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="13" slack="0"/>
<pin id="1076" dir="0" index="1" bw="7" slack="0"/>
<pin id="1077" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln83/54 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="zext_ln83_3_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="14" slack="0"/>
<pin id="1082" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln83_3/54 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="add_ln83_1_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="30" slack="36"/>
<pin id="1086" dir="0" index="1" bw="14" slack="0"/>
<pin id="1087" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln83_1/54 "/>
</bind>
</comp>

<comp id="1089" class="1004" name="trunc_ln83_1_fu_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="7" slack="0"/>
<pin id="1091" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln83_1/54 "/>
</bind>
</comp>

<comp id="1093" class="1004" name="tmp_12_fu_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="6" slack="0"/>
<pin id="1095" dir="0" index="1" bw="7" slack="0"/>
<pin id="1096" dir="0" index="2" bw="1" slack="0"/>
<pin id="1097" dir="0" index="3" bw="4" slack="0"/>
<pin id="1098" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/54 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="zext_ln83_5_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="6" slack="0"/>
<pin id="1105" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln83_5/54 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="add_ln83_2_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="11" slack="0"/>
<pin id="1109" dir="0" index="1" bw="6" slack="0"/>
<pin id="1110" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln83_2/54 "/>
</bind>
</comp>

<comp id="1113" class="1004" name="zext_ln83_6_fu_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="12" slack="0"/>
<pin id="1115" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln83_6/54 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="j_1_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="1" slack="0"/>
<pin id="1123" dir="0" index="1" bw="7" slack="0"/>
<pin id="1124" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/54 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="xor_ln83_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="1" slack="1"/>
<pin id="1129" dir="0" index="1" bw="1" slack="0"/>
<pin id="1130" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln83/55 "/>
</bind>
</comp>

<comp id="1132" class="1004" name="zext_ln83_4_fu_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="31" slack="1"/>
<pin id="1134" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln83_4/55 "/>
</bind>
</comp>

<comp id="1135" class="1004" name="gmem_addr_5_fu_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="32" slack="0"/>
<pin id="1137" dir="0" index="1" bw="32" slack="0"/>
<pin id="1138" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_5/55 "/>
</bind>
</comp>

<comp id="1142" class="1004" name="and_ln83_fu_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="1" slack="1"/>
<pin id="1144" dir="0" index="1" bw="1" slack="0"/>
<pin id="1145" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln83/55 "/>
</bind>
</comp>

<comp id="1147" class="1004" name="select_ln83_fu_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="1" slack="0"/>
<pin id="1149" dir="0" index="1" bw="32" slack="0"/>
<pin id="1150" dir="0" index="2" bw="32" slack="0"/>
<pin id="1151" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln83/55 "/>
</bind>
</comp>

<comp id="1155" class="1004" name="xor_ln83_1_fu_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="1" slack="1"/>
<pin id="1157" dir="0" index="1" bw="1" slack="0"/>
<pin id="1158" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln83_1/55 "/>
</bind>
</comp>

<comp id="1160" class="1004" name="and_ln83_1_fu_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="1" slack="1"/>
<pin id="1162" dir="0" index="1" bw="1" slack="0"/>
<pin id="1163" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln83_1/55 "/>
</bind>
</comp>

<comp id="1165" class="1004" name="select_ln83_1_fu_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="1" slack="0"/>
<pin id="1167" dir="0" index="1" bw="32" slack="0"/>
<pin id="1168" dir="0" index="2" bw="32" slack="0"/>
<pin id="1169" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln83_1/55 "/>
</bind>
</comp>

<comp id="1173" class="1004" name="and_ln83_2_fu_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="1" slack="1"/>
<pin id="1175" dir="0" index="1" bw="1" slack="1"/>
<pin id="1176" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln83_2/55 "/>
</bind>
</comp>

<comp id="1177" class="1004" name="select_ln83_2_fu_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="1" slack="0"/>
<pin id="1179" dir="0" index="1" bw="32" slack="0"/>
<pin id="1180" dir="0" index="2" bw="32" slack="0"/>
<pin id="1181" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln83_2/55 "/>
</bind>
</comp>

<comp id="1185" class="1005" name="iter_read_reg_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="32" slack="34"/>
<pin id="1187" dir="1" index="1" bw="32" slack="34"/>
</pin_list>
<bind>
<opset="iter_read "/>
</bind>
</comp>

<comp id="1190" class="1005" name="coef_tj_read_reg_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="32" slack="34"/>
<pin id="1192" dir="1" index="1" bw="32" slack="34"/>
</pin_list>
<bind>
<opset="coef_tj_read "/>
</bind>
</comp>

<comp id="1195" class="1005" name="coef_ti_read_reg_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="32" slack="34"/>
<pin id="1197" dir="1" index="1" bw="32" slack="34"/>
</pin_list>
<bind>
<opset="coef_ti_read "/>
</bind>
</comp>

<comp id="1200" class="1005" name="coef_tij_read_reg_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="32" slack="34"/>
<pin id="1202" dir="1" index="1" bw="32" slack="34"/>
</pin_list>
<bind>
<opset="coef_tij_read "/>
</bind>
</comp>

<comp id="1205" class="1005" name="gmem_addr_reg_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="32" slack="26"/>
<pin id="1207" dir="1" index="1" bw="32" slack="26"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="1211" class="1005" name="gmem_addr_1_reg_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="32" slack="18"/>
<pin id="1213" dir="1" index="1" bw="32" slack="18"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="1217" class="1005" name="gmem_addr_2_reg_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="32" slack="10"/>
<pin id="1219" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="gmem_addr_2 "/>
</bind>
</comp>

<comp id="1223" class="1005" name="gmem_addr_3_reg_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="32" slack="2"/>
<pin id="1225" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_3 "/>
</bind>
</comp>

<comp id="1229" class="1005" name="p_cast_reg_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="31" slack="1"/>
<pin id="1231" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="p_cast "/>
</bind>
</comp>

<comp id="1235" class="1005" name="icmp_ln33_reg_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="1" slack="1"/>
<pin id="1237" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln33 "/>
</bind>
</comp>

<comp id="1239" class="1005" name="add_ln33_reg_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="13" slack="0"/>
<pin id="1241" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="add_ln33 "/>
</bind>
</comp>

<comp id="1244" class="1005" name="select_ln38_1_reg_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="7" slack="0"/>
<pin id="1246" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="select_ln38_1 "/>
</bind>
</comp>

<comp id="1249" class="1005" name="trunc_ln38_reg_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="1" slack="9"/>
<pin id="1251" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln38 "/>
</bind>
</comp>

<comp id="1253" class="1005" name="add_ln38_1_reg_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="31" slack="1"/>
<pin id="1255" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="add_ln38_1 "/>
</bind>
</comp>

<comp id="1258" class="1005" name="trunc_ln38_1_reg_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="1" slack="9"/>
<pin id="1260" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln38_1 "/>
</bind>
</comp>

<comp id="1262" class="1005" name="add_ln38_2_reg_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="12" slack="9"/>
<pin id="1264" dir="1" index="1" bw="12" slack="9"/>
</pin_list>
<bind>
<opset="add_ln38_2 "/>
</bind>
</comp>

<comp id="1267" class="1005" name="j_reg_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="7" slack="0"/>
<pin id="1269" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="1272" class="1005" name="gmem_addr_4_reg_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="32" slack="1"/>
<pin id="1274" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_4 "/>
</bind>
</comp>

<comp id="1278" class="1005" name="gmem_addr_4_read_reg_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="32" slack="1"/>
<pin id="1280" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_4_read "/>
</bind>
</comp>

<comp id="1286" class="1005" name="icmp_ln42_reg_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="1" slack="1"/>
<pin id="1288" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln42 "/>
</bind>
</comp>

<comp id="1290" class="1005" name="i_reg_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="7" slack="0"/>
<pin id="1292" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1295" class="1005" name="trunc_ln45_reg_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="1" slack="2"/>
<pin id="1297" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln45 "/>
</bind>
</comp>

<comp id="1299" class="1005" name="lshr_ln_reg_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="6" slack="2"/>
<pin id="1301" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

<comp id="1304" class="1005" name="gmem_addr_3_read_reg_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="32" slack="1"/>
<pin id="1306" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_3_read "/>
</bind>
</comp>

<comp id="1310" class="1005" name="icmp_ln48_reg_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="1" slack="1"/>
<pin id="1312" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln48 "/>
</bind>
</comp>

<comp id="1314" class="1005" name="i_3_reg_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="7" slack="0"/>
<pin id="1316" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="1319" class="1005" name="trunc_ln51_reg_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="1" slack="2"/>
<pin id="1321" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln51 "/>
</bind>
</comp>

<comp id="1323" class="1005" name="lshr_ln1_reg_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="6" slack="2"/>
<pin id="1325" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="lshr_ln1 "/>
</bind>
</comp>

<comp id="1328" class="1005" name="gmem_addr_2_read_reg_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="32" slack="1"/>
<pin id="1330" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_2_read "/>
</bind>
</comp>

<comp id="1334" class="1005" name="icmp_ln54_reg_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="1" slack="1"/>
<pin id="1336" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln54 "/>
</bind>
</comp>

<comp id="1338" class="1005" name="i_4_reg_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="7" slack="0"/>
<pin id="1340" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="1343" class="1005" name="trunc_ln57_reg_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="1" slack="2"/>
<pin id="1345" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln57 "/>
</bind>
</comp>

<comp id="1347" class="1005" name="lshr_ln2_reg_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="6" slack="2"/>
<pin id="1349" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="lshr_ln2 "/>
</bind>
</comp>

<comp id="1352" class="1005" name="gmem_addr_1_read_reg_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="32" slack="1"/>
<pin id="1354" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1_read "/>
</bind>
</comp>

<comp id="1358" class="1005" name="icmp_ln60_reg_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="1" slack="1"/>
<pin id="1360" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln60 "/>
</bind>
</comp>

<comp id="1362" class="1005" name="i_7_reg_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="7" slack="0"/>
<pin id="1364" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_7 "/>
</bind>
</comp>

<comp id="1367" class="1005" name="trunc_ln63_reg_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="1" slack="2"/>
<pin id="1369" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln63 "/>
</bind>
</comp>

<comp id="1371" class="1005" name="lshr_ln3_reg_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="6" slack="2"/>
<pin id="1373" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="lshr_ln3 "/>
</bind>
</comp>

<comp id="1376" class="1005" name="gmem_addr_read_reg_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="32" slack="1"/>
<pin id="1378" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="1382" class="1005" name="icmp_ln78_reg_1382">
<pin_list>
<pin id="1383" dir="0" index="0" bw="1" slack="1"/>
<pin id="1384" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln78 "/>
</bind>
</comp>

<comp id="1386" class="1005" name="add_ln78_reg_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="13" slack="0"/>
<pin id="1388" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="add_ln78 "/>
</bind>
</comp>

<comp id="1391" class="1005" name="select_ln83_4_reg_1391">
<pin_list>
<pin id="1392" dir="0" index="0" bw="7" slack="0"/>
<pin id="1393" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="select_ln83_4 "/>
</bind>
</comp>

<comp id="1396" class="1005" name="trunc_ln83_reg_1396">
<pin_list>
<pin id="1397" dir="0" index="0" bw="1" slack="1"/>
<pin id="1398" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln83 "/>
</bind>
</comp>

<comp id="1403" class="1005" name="add_ln83_1_reg_1403">
<pin_list>
<pin id="1404" dir="0" index="0" bw="31" slack="1"/>
<pin id="1405" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="add_ln83_1 "/>
</bind>
</comp>

<comp id="1408" class="1005" name="trunc_ln83_1_reg_1408">
<pin_list>
<pin id="1409" dir="0" index="0" bw="1" slack="1"/>
<pin id="1410" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln83_1 "/>
</bind>
</comp>

<comp id="1415" class="1005" name="array_buffer_0_0_a_1_reg_1415">
<pin_list>
<pin id="1416" dir="0" index="0" bw="10" slack="1"/>
<pin id="1417" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="array_buffer_0_0_a_1 "/>
</bind>
</comp>

<comp id="1420" class="1005" name="array_buffer_0_1_a_1_reg_1420">
<pin_list>
<pin id="1421" dir="0" index="0" bw="10" slack="1"/>
<pin id="1422" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="array_buffer_0_1_a_1 "/>
</bind>
</comp>

<comp id="1425" class="1005" name="array_buffer_1_0_a_1_reg_1425">
<pin_list>
<pin id="1426" dir="0" index="0" bw="10" slack="1"/>
<pin id="1427" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="array_buffer_1_0_a_1 "/>
</bind>
</comp>

<comp id="1430" class="1005" name="array_buffer_1_1_a_1_reg_1430">
<pin_list>
<pin id="1431" dir="0" index="0" bw="10" slack="1"/>
<pin id="1432" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="array_buffer_1_1_a_1 "/>
</bind>
</comp>

<comp id="1435" class="1005" name="j_1_reg_1435">
<pin_list>
<pin id="1436" dir="0" index="0" bw="7" slack="0"/>
<pin id="1437" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="1440" class="1005" name="gmem_addr_5_reg_1440">
<pin_list>
<pin id="1441" dir="0" index="0" bw="32" slack="1"/>
<pin id="1442" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_5 "/>
</bind>
</comp>

<comp id="1446" class="1005" name="select_ln83_2_reg_1446">
<pin_list>
<pin id="1447" dir="0" index="0" bw="32" slack="1"/>
<pin id="1448" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln83_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="153"><net_src comp="36" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="36" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="36" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="36" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="36" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="36" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="36" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="36" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="36" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="36" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="36" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="36" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="202"><net_src comp="20" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="18" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="22" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="16" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="22" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="14" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="22" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="12" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="20" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="10" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="20" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="8" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="20" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="6" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="20" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="4" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="20" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="2" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="257"><net_src comp="110" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="96" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="263"><net_src comp="112" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="269"><net_src comp="110" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="124" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="275"><net_src comp="112" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="281"><net_src comp="110" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="124" pin="0"/><net_sink comp="276" pin=2"/></net>

<net id="287"><net_src comp="112" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="293"><net_src comp="110" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="124" pin="0"/><net_sink comp="288" pin=2"/></net>

<net id="299"><net_src comp="112" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="305"><net_src comp="110" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="124" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="311"><net_src comp="112" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="317"><net_src comp="140" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="96" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="325"><net_src comp="142" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="326"><net_src comp="144" pin="0"/><net_sink comp="319" pin=3"/></net>

<net id="327"><net_src comp="146" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="333"><net_src comp="122" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="339"><net_src comp="122" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="345"><net_src comp="122" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="351"><net_src comp="122" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="357"><net_src comp="328" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="363"><net_src comp="334" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="369"><net_src comp="340" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="375"><net_src comp="346" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="381"><net_src comp="122" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="387"><net_src comp="122" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="393"><net_src comp="376" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="399"><net_src comp="382" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="405"><net_src comp="122" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="411"><net_src comp="122" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="417"><net_src comp="400" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="423"><net_src comp="406" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="429"><net_src comp="122" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="435"><net_src comp="122" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="441"><net_src comp="424" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="447"><net_src comp="430" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="453"><net_src comp="122" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="459"><net_src comp="122" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="465"><net_src comp="448" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="471"><net_src comp="454" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="477"><net_src comp="122" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="483"><net_src comp="122" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="489"><net_src comp="122" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="495"><net_src comp="122" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="496"><net_src comp="490" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="497"><net_src comp="484" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="498"><net_src comp="478" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="499"><net_src comp="472" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="503"><net_src comp="78" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="510"><net_src comp="500" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="514"><net_src comp="80" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="521"><net_src comp="511" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="525"><net_src comp="80" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="532"><net_src comp="522" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="536"><net_src comp="80" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="543"><net_src comp="533" pin="1"/><net_sink comp="537" pin=2"/></net>

<net id="547"><net_src comp="80" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="554"><net_src comp="544" pin="1"/><net_sink comp="548" pin=2"/></net>

<net id="558"><net_src comp="80" pin="0"/><net_sink comp="555" pin=0"/></net>

<net id="565"><net_src comp="555" pin="1"/><net_sink comp="559" pin=2"/></net>

<net id="569"><net_src comp="80" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="576"><net_src comp="566" pin="1"/><net_sink comp="570" pin=2"/></net>

<net id="580"><net_src comp="78" pin="0"/><net_sink comp="577" pin=0"/></net>

<net id="587"><net_src comp="577" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="591"><net_src comp="80" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="598"><net_src comp="588" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="602"><net_src comp="80" pin="0"/><net_sink comp="599" pin=0"/></net>

<net id="609"><net_src comp="599" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="629"><net_src comp="136" pin="0"/><net_sink comp="610" pin=0"/></net>

<net id="636"><net_src comp="24" pin="0"/><net_sink comp="630" pin=0"/></net>

<net id="637"><net_src comp="222" pin="2"/><net_sink comp="630" pin=1"/></net>

<net id="638"><net_src comp="26" pin="0"/><net_sink comp="630" pin=2"/></net>

<net id="639"><net_src comp="28" pin="0"/><net_sink comp="630" pin=3"/></net>

<net id="643"><net_src comp="630" pin="4"/><net_sink comp="640" pin=0"/></net>

<net id="648"><net_src comp="0" pin="0"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="640" pin="1"/><net_sink comp="644" pin=1"/></net>

<net id="656"><net_src comp="24" pin="0"/><net_sink comp="650" pin=0"/></net>

<net id="657"><net_src comp="228" pin="2"/><net_sink comp="650" pin=1"/></net>

<net id="658"><net_src comp="26" pin="0"/><net_sink comp="650" pin=2"/></net>

<net id="659"><net_src comp="28" pin="0"/><net_sink comp="650" pin=3"/></net>

<net id="663"><net_src comp="650" pin="4"/><net_sink comp="660" pin=0"/></net>

<net id="668"><net_src comp="0" pin="0"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="660" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="676"><net_src comp="24" pin="0"/><net_sink comp="670" pin=0"/></net>

<net id="677"><net_src comp="234" pin="2"/><net_sink comp="670" pin=1"/></net>

<net id="678"><net_src comp="26" pin="0"/><net_sink comp="670" pin=2"/></net>

<net id="679"><net_src comp="28" pin="0"/><net_sink comp="670" pin=3"/></net>

<net id="683"><net_src comp="670" pin="4"/><net_sink comp="680" pin=0"/></net>

<net id="688"><net_src comp="0" pin="0"/><net_sink comp="684" pin=0"/></net>

<net id="689"><net_src comp="680" pin="1"/><net_sink comp="684" pin=1"/></net>

<net id="696"><net_src comp="24" pin="0"/><net_sink comp="690" pin=0"/></net>

<net id="697"><net_src comp="240" pin="2"/><net_sink comp="690" pin=1"/></net>

<net id="698"><net_src comp="26" pin="0"/><net_sink comp="690" pin=2"/></net>

<net id="699"><net_src comp="28" pin="0"/><net_sink comp="690" pin=3"/></net>

<net id="703"><net_src comp="690" pin="4"/><net_sink comp="700" pin=0"/></net>

<net id="708"><net_src comp="0" pin="0"/><net_sink comp="704" pin=0"/></net>

<net id="709"><net_src comp="700" pin="1"/><net_sink comp="704" pin=1"/></net>

<net id="716"><net_src comp="24" pin="0"/><net_sink comp="710" pin=0"/></net>

<net id="717"><net_src comp="246" pin="2"/><net_sink comp="710" pin=1"/></net>

<net id="718"><net_src comp="26" pin="0"/><net_sink comp="710" pin=2"/></net>

<net id="719"><net_src comp="28" pin="0"/><net_sink comp="710" pin=3"/></net>

<net id="723"><net_src comp="710" pin="4"/><net_sink comp="720" pin=0"/></net>

<net id="728"><net_src comp="504" pin="4"/><net_sink comp="724" pin=0"/></net>

<net id="729"><net_src comp="82" pin="0"/><net_sink comp="724" pin=1"/></net>

<net id="734"><net_src comp="504" pin="4"/><net_sink comp="730" pin=0"/></net>

<net id="735"><net_src comp="84" pin="0"/><net_sink comp="730" pin=1"/></net>

<net id="740"><net_src comp="86" pin="0"/><net_sink comp="736" pin=0"/></net>

<net id="741"><net_src comp="515" pin="4"/><net_sink comp="736" pin=1"/></net>

<net id="746"><net_src comp="526" pin="4"/><net_sink comp="742" pin=0"/></net>

<net id="747"><net_src comp="88" pin="0"/><net_sink comp="742" pin=1"/></net>

<net id="753"><net_src comp="742" pin="2"/><net_sink comp="748" pin=0"/></net>

<net id="754"><net_src comp="80" pin="0"/><net_sink comp="748" pin=1"/></net>

<net id="755"><net_src comp="526" pin="4"/><net_sink comp="748" pin=2"/></net>

<net id="761"><net_src comp="742" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="762"><net_src comp="736" pin="2"/><net_sink comp="756" pin=1"/></net>

<net id="763"><net_src comp="515" pin="4"/><net_sink comp="756" pin=2"/></net>

<net id="769"><net_src comp="90" pin="0"/><net_sink comp="764" pin=0"/></net>

<net id="770"><net_src comp="756" pin="3"/><net_sink comp="764" pin=1"/></net>

<net id="771"><net_src comp="92" pin="0"/><net_sink comp="764" pin=2"/></net>

<net id="775"><net_src comp="764" pin="3"/><net_sink comp="772" pin=0"/></net>

<net id="779"><net_src comp="756" pin="3"/><net_sink comp="776" pin=0"/></net>

<net id="786"><net_src comp="94" pin="0"/><net_sink comp="780" pin=0"/></net>

<net id="787"><net_src comp="756" pin="3"/><net_sink comp="780" pin=1"/></net>

<net id="788"><net_src comp="96" pin="0"/><net_sink comp="780" pin=2"/></net>

<net id="789"><net_src comp="98" pin="0"/><net_sink comp="780" pin=3"/></net>

<net id="795"><net_src comp="100" pin="0"/><net_sink comp="790" pin=0"/></net>

<net id="796"><net_src comp="780" pin="4"/><net_sink comp="790" pin=1"/></net>

<net id="797"><net_src comp="102" pin="0"/><net_sink comp="790" pin=2"/></net>

<net id="801"><net_src comp="790" pin="3"/><net_sink comp="798" pin=0"/></net>

<net id="805"><net_src comp="748" pin="3"/><net_sink comp="802" pin=0"/></net>

<net id="810"><net_src comp="772" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="811"><net_src comp="802" pin="1"/><net_sink comp="806" pin=1"/></net>

<net id="815"><net_src comp="806" pin="2"/><net_sink comp="812" pin=0"/></net>

<net id="820"><net_src comp="812" pin="1"/><net_sink comp="816" pin=1"/></net>

<net id="824"><net_src comp="748" pin="3"/><net_sink comp="821" pin=0"/></net>

<net id="831"><net_src comp="94" pin="0"/><net_sink comp="825" pin=0"/></net>

<net id="832"><net_src comp="748" pin="3"/><net_sink comp="825" pin=1"/></net>

<net id="833"><net_src comp="96" pin="0"/><net_sink comp="825" pin=2"/></net>

<net id="834"><net_src comp="98" pin="0"/><net_sink comp="825" pin=3"/></net>

<net id="838"><net_src comp="825" pin="4"/><net_sink comp="835" pin=0"/></net>

<net id="843"><net_src comp="798" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="844"><net_src comp="835" pin="1"/><net_sink comp="839" pin=1"/></net>

<net id="849"><net_src comp="748" pin="3"/><net_sink comp="845" pin=0"/></net>

<net id="850"><net_src comp="86" pin="0"/><net_sink comp="845" pin=1"/></net>

<net id="858"><net_src comp="0" pin="0"/><net_sink comp="854" pin=0"/></net>

<net id="859"><net_src comp="851" pin="1"/><net_sink comp="854" pin=1"/></net>

<net id="860"><net_src comp="854" pin="2"/><net_sink comp="252" pin=1"/></net>

<net id="864"><net_src comp="861" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="334" pin=2"/></net>

<net id="866"><net_src comp="861" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="867"><net_src comp="861" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="872"><net_src comp="537" pin="4"/><net_sink comp="868" pin=0"/></net>

<net id="873"><net_src comp="88" pin="0"/><net_sink comp="868" pin=1"/></net>

<net id="878"><net_src comp="537" pin="4"/><net_sink comp="874" pin=0"/></net>

<net id="879"><net_src comp="86" pin="0"/><net_sink comp="874" pin=1"/></net>

<net id="883"><net_src comp="537" pin="4"/><net_sink comp="880" pin=0"/></net>

<net id="890"><net_src comp="94" pin="0"/><net_sink comp="884" pin=0"/></net>

<net id="891"><net_src comp="537" pin="4"/><net_sink comp="884" pin=1"/></net>

<net id="892"><net_src comp="96" pin="0"/><net_sink comp="884" pin=2"/></net>

<net id="893"><net_src comp="98" pin="0"/><net_sink comp="884" pin=3"/></net>

<net id="897"><net_src comp="894" pin="1"/><net_sink comp="376" pin=2"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="382" pin=2"/></net>

<net id="903"><net_src comp="548" pin="4"/><net_sink comp="899" pin=0"/></net>

<net id="904"><net_src comp="88" pin="0"/><net_sink comp="899" pin=1"/></net>

<net id="909"><net_src comp="548" pin="4"/><net_sink comp="905" pin=0"/></net>

<net id="910"><net_src comp="86" pin="0"/><net_sink comp="905" pin=1"/></net>

<net id="914"><net_src comp="548" pin="4"/><net_sink comp="911" pin=0"/></net>

<net id="921"><net_src comp="94" pin="0"/><net_sink comp="915" pin=0"/></net>

<net id="922"><net_src comp="548" pin="4"/><net_sink comp="915" pin=1"/></net>

<net id="923"><net_src comp="96" pin="0"/><net_sink comp="915" pin=2"/></net>

<net id="924"><net_src comp="98" pin="0"/><net_sink comp="915" pin=3"/></net>

<net id="928"><net_src comp="925" pin="1"/><net_sink comp="400" pin=2"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="406" pin=2"/></net>

<net id="934"><net_src comp="559" pin="4"/><net_sink comp="930" pin=0"/></net>

<net id="935"><net_src comp="88" pin="0"/><net_sink comp="930" pin=1"/></net>

<net id="940"><net_src comp="559" pin="4"/><net_sink comp="936" pin=0"/></net>

<net id="941"><net_src comp="86" pin="0"/><net_sink comp="936" pin=1"/></net>

<net id="945"><net_src comp="559" pin="4"/><net_sink comp="942" pin=0"/></net>

<net id="952"><net_src comp="94" pin="0"/><net_sink comp="946" pin=0"/></net>

<net id="953"><net_src comp="559" pin="4"/><net_sink comp="946" pin=1"/></net>

<net id="954"><net_src comp="96" pin="0"/><net_sink comp="946" pin=2"/></net>

<net id="955"><net_src comp="98" pin="0"/><net_sink comp="946" pin=3"/></net>

<net id="959"><net_src comp="956" pin="1"/><net_sink comp="424" pin=2"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="430" pin=2"/></net>

<net id="965"><net_src comp="570" pin="4"/><net_sink comp="961" pin=0"/></net>

<net id="966"><net_src comp="88" pin="0"/><net_sink comp="961" pin=1"/></net>

<net id="971"><net_src comp="570" pin="4"/><net_sink comp="967" pin=0"/></net>

<net id="972"><net_src comp="86" pin="0"/><net_sink comp="967" pin=1"/></net>

<net id="976"><net_src comp="570" pin="4"/><net_sink comp="973" pin=0"/></net>

<net id="983"><net_src comp="94" pin="0"/><net_sink comp="977" pin=0"/></net>

<net id="984"><net_src comp="570" pin="4"/><net_sink comp="977" pin=1"/></net>

<net id="985"><net_src comp="96" pin="0"/><net_sink comp="977" pin=2"/></net>

<net id="986"><net_src comp="98" pin="0"/><net_sink comp="977" pin=3"/></net>

<net id="990"><net_src comp="987" pin="1"/><net_sink comp="448" pin=2"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="454" pin=2"/></net>

<net id="996"><net_src comp="581" pin="4"/><net_sink comp="992" pin=0"/></net>

<net id="997"><net_src comp="82" pin="0"/><net_sink comp="992" pin=1"/></net>

<net id="1002"><net_src comp="581" pin="4"/><net_sink comp="998" pin=0"/></net>

<net id="1003"><net_src comp="84" pin="0"/><net_sink comp="998" pin=1"/></net>

<net id="1008"><net_src comp="86" pin="0"/><net_sink comp="1004" pin=0"/></net>

<net id="1009"><net_src comp="592" pin="4"/><net_sink comp="1004" pin=1"/></net>

<net id="1014"><net_src comp="603" pin="4"/><net_sink comp="1010" pin=0"/></net>

<net id="1015"><net_src comp="88" pin="0"/><net_sink comp="1010" pin=1"/></net>

<net id="1021"><net_src comp="1010" pin="2"/><net_sink comp="1016" pin=0"/></net>

<net id="1022"><net_src comp="80" pin="0"/><net_sink comp="1016" pin=1"/></net>

<net id="1023"><net_src comp="603" pin="4"/><net_sink comp="1016" pin=2"/></net>

<net id="1029"><net_src comp="1010" pin="2"/><net_sink comp="1024" pin=0"/></net>

<net id="1030"><net_src comp="1004" pin="2"/><net_sink comp="1024" pin=1"/></net>

<net id="1031"><net_src comp="592" pin="4"/><net_sink comp="1024" pin=2"/></net>

<net id="1037"><net_src comp="90" pin="0"/><net_sink comp="1032" pin=0"/></net>

<net id="1038"><net_src comp="1024" pin="3"/><net_sink comp="1032" pin=1"/></net>

<net id="1039"><net_src comp="92" pin="0"/><net_sink comp="1032" pin=2"/></net>

<net id="1043"><net_src comp="1032" pin="3"/><net_sink comp="1040" pin=0"/></net>

<net id="1047"><net_src comp="1024" pin="3"/><net_sink comp="1044" pin=0"/></net>

<net id="1054"><net_src comp="94" pin="0"/><net_sink comp="1048" pin=0"/></net>

<net id="1055"><net_src comp="1024" pin="3"/><net_sink comp="1048" pin=1"/></net>

<net id="1056"><net_src comp="96" pin="0"/><net_sink comp="1048" pin=2"/></net>

<net id="1057"><net_src comp="98" pin="0"/><net_sink comp="1048" pin=3"/></net>

<net id="1063"><net_src comp="100" pin="0"/><net_sink comp="1058" pin=0"/></net>

<net id="1064"><net_src comp="1048" pin="4"/><net_sink comp="1058" pin=1"/></net>

<net id="1065"><net_src comp="102" pin="0"/><net_sink comp="1058" pin=2"/></net>

<net id="1069"><net_src comp="1058" pin="3"/><net_sink comp="1066" pin=0"/></net>

<net id="1073"><net_src comp="1016" pin="3"/><net_sink comp="1070" pin=0"/></net>

<net id="1078"><net_src comp="1040" pin="1"/><net_sink comp="1074" pin=0"/></net>

<net id="1079"><net_src comp="1070" pin="1"/><net_sink comp="1074" pin=1"/></net>

<net id="1083"><net_src comp="1074" pin="2"/><net_sink comp="1080" pin=0"/></net>

<net id="1088"><net_src comp="1080" pin="1"/><net_sink comp="1084" pin=1"/></net>

<net id="1092"><net_src comp="1016" pin="3"/><net_sink comp="1089" pin=0"/></net>

<net id="1099"><net_src comp="94" pin="0"/><net_sink comp="1093" pin=0"/></net>

<net id="1100"><net_src comp="1016" pin="3"/><net_sink comp="1093" pin=1"/></net>

<net id="1101"><net_src comp="96" pin="0"/><net_sink comp="1093" pin=2"/></net>

<net id="1102"><net_src comp="98" pin="0"/><net_sink comp="1093" pin=3"/></net>

<net id="1106"><net_src comp="1093" pin="4"/><net_sink comp="1103" pin=0"/></net>

<net id="1111"><net_src comp="1066" pin="1"/><net_sink comp="1107" pin=0"/></net>

<net id="1112"><net_src comp="1103" pin="1"/><net_sink comp="1107" pin=1"/></net>

<net id="1116"><net_src comp="1107" pin="2"/><net_sink comp="1113" pin=0"/></net>

<net id="1117"><net_src comp="1113" pin="1"/><net_sink comp="472" pin=2"/></net>

<net id="1118"><net_src comp="1113" pin="1"/><net_sink comp="478" pin=2"/></net>

<net id="1119"><net_src comp="1113" pin="1"/><net_sink comp="484" pin=2"/></net>

<net id="1120"><net_src comp="1113" pin="1"/><net_sink comp="490" pin=2"/></net>

<net id="1125"><net_src comp="86" pin="0"/><net_sink comp="1121" pin=0"/></net>

<net id="1126"><net_src comp="1016" pin="3"/><net_sink comp="1121" pin=1"/></net>

<net id="1131"><net_src comp="138" pin="0"/><net_sink comp="1127" pin=1"/></net>

<net id="1139"><net_src comp="0" pin="0"/><net_sink comp="1135" pin=0"/></net>

<net id="1140"><net_src comp="1132" pin="1"/><net_sink comp="1135" pin=1"/></net>

<net id="1141"><net_src comp="1135" pin="2"/><net_sink comp="312" pin=1"/></net>

<net id="1146"><net_src comp="1127" pin="2"/><net_sink comp="1142" pin=1"/></net>

<net id="1152"><net_src comp="1142" pin="2"/><net_sink comp="1147" pin=0"/></net>

<net id="1153"><net_src comp="358" pin="3"/><net_sink comp="1147" pin=1"/></net>

<net id="1154"><net_src comp="352" pin="3"/><net_sink comp="1147" pin=2"/></net>

<net id="1159"><net_src comp="138" pin="0"/><net_sink comp="1155" pin=1"/></net>

<net id="1164"><net_src comp="1155" pin="2"/><net_sink comp="1160" pin=1"/></net>

<net id="1170"><net_src comp="1160" pin="2"/><net_sink comp="1165" pin=0"/></net>

<net id="1171"><net_src comp="364" pin="3"/><net_sink comp="1165" pin=1"/></net>

<net id="1172"><net_src comp="1147" pin="3"/><net_sink comp="1165" pin=2"/></net>

<net id="1182"><net_src comp="1173" pin="2"/><net_sink comp="1177" pin=0"/></net>

<net id="1183"><net_src comp="370" pin="3"/><net_sink comp="1177" pin=1"/></net>

<net id="1184"><net_src comp="1165" pin="3"/><net_sink comp="1177" pin=2"/></net>

<net id="1188"><net_src comp="198" pin="2"/><net_sink comp="1185" pin=0"/></net>

<net id="1189"><net_src comp="1185" pin="1"/><net_sink comp="610" pin=16"/></net>

<net id="1193"><net_src comp="204" pin="2"/><net_sink comp="1190" pin=0"/></net>

<net id="1194"><net_src comp="1190" pin="1"/><net_sink comp="610" pin=15"/></net>

<net id="1198"><net_src comp="210" pin="2"/><net_sink comp="1195" pin=0"/></net>

<net id="1199"><net_src comp="1195" pin="1"/><net_sink comp="610" pin=14"/></net>

<net id="1203"><net_src comp="216" pin="2"/><net_sink comp="1200" pin=0"/></net>

<net id="1204"><net_src comp="1200" pin="1"/><net_sink comp="610" pin=13"/></net>

<net id="1208"><net_src comp="644" pin="2"/><net_sink comp="1205" pin=0"/></net>

<net id="1209"><net_src comp="1205" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="1210"><net_src comp="1205" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="1214"><net_src comp="664" pin="2"/><net_sink comp="1211" pin=0"/></net>

<net id="1215"><net_src comp="1211" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="1216"><net_src comp="1211" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="1220"><net_src comp="684" pin="2"/><net_sink comp="1217" pin=0"/></net>

<net id="1221"><net_src comp="1217" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="1222"><net_src comp="1217" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="1226"><net_src comp="704" pin="2"/><net_sink comp="1223" pin=0"/></net>

<net id="1227"><net_src comp="1223" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="1228"><net_src comp="1223" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="1232"><net_src comp="720" pin="1"/><net_sink comp="1229" pin=0"/></net>

<net id="1233"><net_src comp="1229" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="1234"><net_src comp="1229" pin="1"/><net_sink comp="1084" pin=0"/></net>

<net id="1238"><net_src comp="724" pin="2"/><net_sink comp="1235" pin=0"/></net>

<net id="1242"><net_src comp="730" pin="2"/><net_sink comp="1239" pin=0"/></net>

<net id="1243"><net_src comp="1239" pin="1"/><net_sink comp="504" pin=2"/></net>

<net id="1247"><net_src comp="756" pin="3"/><net_sink comp="1244" pin=0"/></net>

<net id="1248"><net_src comp="1244" pin="1"/><net_sink comp="515" pin=2"/></net>

<net id="1252"><net_src comp="776" pin="1"/><net_sink comp="1249" pin=0"/></net>

<net id="1256"><net_src comp="816" pin="2"/><net_sink comp="1253" pin=0"/></net>

<net id="1257"><net_src comp="1253" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="1261"><net_src comp="821" pin="1"/><net_sink comp="1258" pin=0"/></net>

<net id="1265"><net_src comp="839" pin="2"/><net_sink comp="1262" pin=0"/></net>

<net id="1266"><net_src comp="1262" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="1270"><net_src comp="845" pin="2"/><net_sink comp="1267" pin=0"/></net>

<net id="1271"><net_src comp="1267" pin="1"/><net_sink comp="526" pin=2"/></net>

<net id="1275"><net_src comp="854" pin="2"/><net_sink comp="1272" pin=0"/></net>

<net id="1276"><net_src comp="1272" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="1277"><net_src comp="1272" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="1281"><net_src comp="259" pin="2"/><net_sink comp="1278" pin=0"/></net>

<net id="1282"><net_src comp="1278" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="1283"><net_src comp="1278" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="1284"><net_src comp="1278" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="1285"><net_src comp="1278" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="1289"><net_src comp="868" pin="2"/><net_sink comp="1286" pin=0"/></net>

<net id="1293"><net_src comp="874" pin="2"/><net_sink comp="1290" pin=0"/></net>

<net id="1294"><net_src comp="1290" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="1298"><net_src comp="880" pin="1"/><net_sink comp="1295" pin=0"/></net>

<net id="1302"><net_src comp="884" pin="4"/><net_sink comp="1299" pin=0"/></net>

<net id="1303"><net_src comp="1299" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="1307"><net_src comp="271" pin="2"/><net_sink comp="1304" pin=0"/></net>

<net id="1308"><net_src comp="1304" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="1309"><net_src comp="1304" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="1313"><net_src comp="899" pin="2"/><net_sink comp="1310" pin=0"/></net>

<net id="1317"><net_src comp="905" pin="2"/><net_sink comp="1314" pin=0"/></net>

<net id="1318"><net_src comp="1314" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="1322"><net_src comp="911" pin="1"/><net_sink comp="1319" pin=0"/></net>

<net id="1326"><net_src comp="915" pin="4"/><net_sink comp="1323" pin=0"/></net>

<net id="1327"><net_src comp="1323" pin="1"/><net_sink comp="925" pin=0"/></net>

<net id="1331"><net_src comp="283" pin="2"/><net_sink comp="1328" pin=0"/></net>

<net id="1332"><net_src comp="1328" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="1333"><net_src comp="1328" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="1337"><net_src comp="930" pin="2"/><net_sink comp="1334" pin=0"/></net>

<net id="1341"><net_src comp="936" pin="2"/><net_sink comp="1338" pin=0"/></net>

<net id="1342"><net_src comp="1338" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="1346"><net_src comp="942" pin="1"/><net_sink comp="1343" pin=0"/></net>

<net id="1350"><net_src comp="946" pin="4"/><net_sink comp="1347" pin=0"/></net>

<net id="1351"><net_src comp="1347" pin="1"/><net_sink comp="956" pin=0"/></net>

<net id="1355"><net_src comp="295" pin="2"/><net_sink comp="1352" pin=0"/></net>

<net id="1356"><net_src comp="1352" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="1357"><net_src comp="1352" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="1361"><net_src comp="961" pin="2"/><net_sink comp="1358" pin=0"/></net>

<net id="1365"><net_src comp="967" pin="2"/><net_sink comp="1362" pin=0"/></net>

<net id="1366"><net_src comp="1362" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="1370"><net_src comp="973" pin="1"/><net_sink comp="1367" pin=0"/></net>

<net id="1374"><net_src comp="977" pin="4"/><net_sink comp="1371" pin=0"/></net>

<net id="1375"><net_src comp="1371" pin="1"/><net_sink comp="987" pin=0"/></net>

<net id="1379"><net_src comp="307" pin="2"/><net_sink comp="1376" pin=0"/></net>

<net id="1380"><net_src comp="1376" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="1381"><net_src comp="1376" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="1385"><net_src comp="992" pin="2"/><net_sink comp="1382" pin=0"/></net>

<net id="1389"><net_src comp="998" pin="2"/><net_sink comp="1386" pin=0"/></net>

<net id="1390"><net_src comp="1386" pin="1"/><net_sink comp="581" pin=2"/></net>

<net id="1394"><net_src comp="1024" pin="3"/><net_sink comp="1391" pin=0"/></net>

<net id="1395"><net_src comp="1391" pin="1"/><net_sink comp="592" pin=2"/></net>

<net id="1399"><net_src comp="1044" pin="1"/><net_sink comp="1396" pin=0"/></net>

<net id="1400"><net_src comp="1396" pin="1"/><net_sink comp="1127" pin=0"/></net>

<net id="1401"><net_src comp="1396" pin="1"/><net_sink comp="1160" pin=0"/></net>

<net id="1402"><net_src comp="1396" pin="1"/><net_sink comp="1173" pin=0"/></net>

<net id="1406"><net_src comp="1084" pin="2"/><net_sink comp="1403" pin=0"/></net>

<net id="1407"><net_src comp="1403" pin="1"/><net_sink comp="1132" pin=0"/></net>

<net id="1411"><net_src comp="1089" pin="1"/><net_sink comp="1408" pin=0"/></net>

<net id="1412"><net_src comp="1408" pin="1"/><net_sink comp="1142" pin=0"/></net>

<net id="1413"><net_src comp="1408" pin="1"/><net_sink comp="1155" pin=0"/></net>

<net id="1414"><net_src comp="1408" pin="1"/><net_sink comp="1173" pin=1"/></net>

<net id="1418"><net_src comp="472" pin="3"/><net_sink comp="1415" pin=0"/></net>

<net id="1419"><net_src comp="1415" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="1423"><net_src comp="478" pin="3"/><net_sink comp="1420" pin=0"/></net>

<net id="1424"><net_src comp="1420" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="1428"><net_src comp="484" pin="3"/><net_sink comp="1425" pin=0"/></net>

<net id="1429"><net_src comp="1425" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="1433"><net_src comp="490" pin="3"/><net_sink comp="1430" pin=0"/></net>

<net id="1434"><net_src comp="1430" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="1438"><net_src comp="1121" pin="2"/><net_sink comp="1435" pin=0"/></net>

<net id="1439"><net_src comp="1435" pin="1"/><net_sink comp="603" pin=2"/></net>

<net id="1443"><net_src comp="1135" pin="2"/><net_sink comp="1440" pin=0"/></net>

<net id="1444"><net_src comp="1440" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="1445"><net_src comp="1440" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="1449"><net_src comp="1177" pin="3"/><net_sink comp="1446" pin=0"/></net>

<net id="1450"><net_src comp="1446" pin="1"/><net_sink comp="319" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {55 56 57 58 59 60 61 }
 - Input state : 
	Port: wrapper : gmem | {3 4 5 6 7 8 9 10 12 13 14 15 16 17 18 20 22 23 24 25 26 27 28 30 32 33 34 35 36 37 38 40 42 43 44 45 46 47 48 50 }
	Port: wrapper : initial_array | {1 }
	Port: wrapper : bondary_n | {1 }
	Port: wrapper : bondary_s | {1 }
	Port: wrapper : bondary_w | {1 }
	Port: wrapper : bondary_e | {1 }
	Port: wrapper : coef_tij | {1 }
	Port: wrapper : coef_ti | {1 }
	Port: wrapper : coef_tj | {1 }
	Port: wrapper : iter | {1 }
  - Chain level:
	State 1
		empty : 1
		gmem_addr : 2
		empty_9 : 1
		gmem_addr_1 : 2
		empty_10 : 1
		gmem_addr_2 : 2
		empty_11 : 1
		gmem_addr_3 : 2
		p_cast : 1
	State 2
		icmp_ln33 : 1
		add_ln33 : 1
		br_ln33 : 2
		i_2 : 1
		icmp_ln35 : 1
		select_ln38 : 2
		select_ln38_1 : 2
		tmp_6 : 3
		zext_ln38 : 4
		trunc_ln38 : 3
		zext_ln38_2_mid2_v : 3
		tmp_7 : 4
		zext_ln36 : 5
		zext_ln38_1 : 3
		add_ln38 : 5
		zext_ln38_2 : 6
		add_ln38_1 : 7
		trunc_ln38_1 : 3
		tmp_11 : 3
		zext_ln38_4 : 4
		add_ln38_2 : 6
		br_ln38 : 4
		br_ln38 : 4
		br_ln38 : 4
		empty_12 : 1
		j : 3
	State 3
		gmem_addr_4 : 1
		gmem_load_req : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		array_buffer_0_0_a : 1
		array_buffer_0_1_a : 1
		array_buffer_1_0_a : 1
		array_buffer_1_1_a : 1
		store_ln38 : 2
		store_ln38 : 2
		store_ln38 : 2
		store_ln38 : 2
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		icmp_ln42 : 1
		i : 1
		br_ln42 : 2
		trunc_ln45 : 1
		lshr_ln : 1
		br_ln45 : 2
		empty_13 : 1
	State 20
	State 21
		bondary_n_buffer_0_s : 1
		bondary_n_buffer_1_s : 1
		store_ln45 : 2
		store_ln45 : 2
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
		icmp_ln48 : 1
		i_3 : 1
		br_ln48 : 2
		trunc_ln51 : 1
		lshr_ln1 : 1
		br_ln51 : 2
		empty_14 : 1
	State 30
	State 31
		bondary_s_buffer_0_s : 1
		bondary_s_buffer_1_s : 1
		store_ln51 : 2
		store_ln51 : 2
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
		icmp_ln54 : 1
		i_4 : 1
		br_ln54 : 2
		trunc_ln57 : 1
		lshr_ln2 : 1
		br_ln57 : 2
		empty_15 : 1
	State 40
	State 41
		bondary_w_buffer_0_s : 1
		bondary_w_buffer_1_s : 1
		store_ln57 : 2
		store_ln57 : 2
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
		icmp_ln60 : 1
		i_7 : 1
		br_ln60 : 2
		trunc_ln63 : 1
		lshr_ln3 : 1
		br_ln63 : 2
		empty_16 : 1
	State 50
	State 51
		bondary_e_buffer_0_s : 1
		bondary_e_buffer_1_s : 1
		store_ln63 : 2
		store_ln63 : 2
	State 52
	State 53
	State 54
		icmp_ln78 : 1
		add_ln78 : 1
		br_ln78 : 2
		i_6 : 1
		icmp_ln80 : 1
		select_ln83_3 : 2
		select_ln83_4 : 2
		tmp_8 : 3
		zext_ln83 : 4
		trunc_ln83 : 3
		zext_ln83_2_mid2_v : 3
		tmp_9 : 4
		zext_ln83_1 : 5
		zext_ln83_2 : 3
		add_ln83 : 5
		zext_ln83_3 : 6
		add_ln83_1 : 7
		trunc_ln83_1 : 3
		tmp_12 : 3
		zext_ln83_5 : 4
		add_ln83_2 : 6
		zext_ln83_6 : 7
		array_buffer_0_0_a_1 : 8
		array_buffer_0_1_a_1 : 8
		array_buffer_1_0_a_1 : 8
		array_buffer_1_1_a_1 : 8
		array_buffer_1_1_l : 9
		array_buffer_1_0_l : 9
		array_buffer_0_1_l : 9
		array_buffer_0_0_l : 9
		j_1 : 3
	State 55
		gmem_addr_5 : 1
		select_ln83_1 : 1
		select_ln83_2 : 2
		gmem_addr_9_req : 2
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
		empty_17 : 1
	State 62


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|         Functional Unit        |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|   call   |     grp_Kernel64x64_fu_610     |    8    |    60   | 153.207 |  10766  |  11803  |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |         add_ln33_fu_730        |    0    |    0    |    0    |    0    |    17   |    0    |
|          |           i_2_fu_736           |    0    |    0    |    0    |    0    |    15   |    0    |
|          |         add_ln38_fu_806        |    0    |    0    |    0    |    0    |    17   |    0    |
|          |        add_ln38_1_fu_816       |    0    |    0    |    0    |    0    |    37   |    0    |
|          |        add_ln38_2_fu_839       |    0    |    0    |    0    |    0    |    13   |    0    |
|          |            j_fu_845            |    0    |    0    |    0    |    0    |    15   |    0    |
|          |            i_fu_874            |    0    |    0    |    0    |    0    |    15   |    0    |
|    add   |           i_3_fu_905           |    0    |    0    |    0    |    0    |    15   |    0    |
|          |           i_4_fu_936           |    0    |    0    |    0    |    0    |    15   |    0    |
|          |           i_7_fu_967           |    0    |    0    |    0    |    0    |    15   |    0    |
|          |         add_ln78_fu_998        |    0    |    0    |    0    |    0    |    17   |    0    |
|          |           i_6_fu_1004          |    0    |    0    |    0    |    0    |    15   |    0    |
|          |        add_ln83_fu_1074        |    0    |    0    |    0    |    0    |    17   |    0    |
|          |       add_ln83_1_fu_1084       |    0    |    0    |    0    |    0    |    37   |    0    |
|          |       add_ln83_2_fu_1107       |    0    |    0    |    0    |    0    |    13   |    0    |
|          |           j_1_fu_1121          |    0    |    0    |    0    |    0    |    15   |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |       select_ln38_fu_748       |    0    |    0    |    0    |    0    |    7    |    0    |
|          |      select_ln38_1_fu_756      |    0    |    0    |    0    |    0    |    7    |    0    |
|          |      select_ln83_3_fu_1016     |    0    |    0    |    0    |    0    |    7    |    0    |
|  select  |      select_ln83_4_fu_1024     |    0    |    0    |    0    |    0    |    7    |    0    |
|          |       select_ln83_fu_1147      |    0    |    0    |    0    |    0    |    32   |    0    |
|          |      select_ln83_1_fu_1165     |    0    |    0    |    0    |    0    |    32   |    0    |
|          |      select_ln83_2_fu_1177     |    0    |    0    |    0    |    0    |    32   |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |        icmp_ln33_fu_724        |    0    |    0    |    0    |    0    |    13   |    0    |
|          |        icmp_ln35_fu_742        |    0    |    0    |    0    |    0    |    11   |    0    |
|          |        icmp_ln42_fu_868        |    0    |    0    |    0    |    0    |    11   |    0    |
|   icmp   |        icmp_ln48_fu_899        |    0    |    0    |    0    |    0    |    11   |    0    |
|          |        icmp_ln54_fu_930        |    0    |    0    |    0    |    0    |    11   |    0    |
|          |        icmp_ln60_fu_961        |    0    |    0    |    0    |    0    |    11   |    0    |
|          |        icmp_ln78_fu_992        |    0    |    0    |    0    |    0    |    13   |    0    |
|          |        icmp_ln80_fu_1010       |    0    |    0    |    0    |    0    |    11   |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |        and_ln83_fu_1142        |    0    |    0    |    0    |    0    |    2    |    0    |
|    and   |       and_ln83_1_fu_1160       |    0    |    0    |    0    |    0    |    2    |    0    |
|          |       and_ln83_2_fu_1173       |    0    |    0    |    0    |    0    |    2    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|    xor   |        xor_ln83_fu_1127        |    0    |    0    |    0    |    0    |    2    |    0    |
|          |       xor_ln83_1_fu_1155       |    0    |    0    |    0    |    0    |    2    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |      iter_read_read_fu_198     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |    coef_tj_read_read_fu_204    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |    coef_ti_read_read_fu_210    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |    coef_tij_read_read_fu_216   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   bondary_e_read_read_fu_222   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   bondary_w_read_read_fu_228   |    0    |    0    |    0    |    0    |    0    |    0    |
|   read   |   bondary_s_read_read_fu_234   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   bondary_n_read_read_fu_240   |    0    |    0    |    0    |    0    |    0    |    0    |
|          | initial_array_read_read_fu_246 |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  gmem_addr_4_read_read_fu_259  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  gmem_addr_3_read_read_fu_271  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  gmem_addr_2_read_read_fu_283  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  gmem_addr_1_read_read_fu_295  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   gmem_addr_read_read_fu_307   |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |       grp_readreq_fu_252       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       grp_readreq_fu_264       |    0    |    0    |    0    |    0    |    0    |    0    |
|  readreq |       grp_readreq_fu_276       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       grp_readreq_fu_288       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       grp_readreq_fu_300       |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
| writeresp|      grp_writeresp_fu_312      |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|   write  |     write_ln83_write_fu_319    |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |        bondary_e9_fu_630       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        bondary_w7_fu_650       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        bondary_s5_fu_670       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        bondary_n3_fu_690       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_10_fu_710         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln38_2_mid2_v_fu_780   |    0    |    0    |    0    |    0    |    0    |    0    |
|partselect|          tmp_11_fu_825         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         lshr_ln_fu_884         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         lshr_ln1_fu_915        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         lshr_ln2_fu_946        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         lshr_ln3_fu_977        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln83_2_mid2_v_fu_1048   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_12_fu_1093         |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |          empty_fu_640          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         empty_9_fu_660         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         empty_10_fu_680        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         empty_11_fu_700        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          p_cast_fu_720         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln38_fu_772        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln36_fu_798        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln38_1_fu_802       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln38_2_fu_812       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln38_4_fu_835       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln38_3_fu_851       |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |       zext_ln38_5_fu_861       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln45_fu_894        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln51_fu_925        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln57_fu_956        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln63_fu_987        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln83_fu_1040       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln83_1_fu_1066      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln83_2_fu_1070      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln83_3_fu_1080      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln83_5_fu_1103      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln83_6_fu_1113      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln83_4_fu_1132      |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |          tmp_6_fu_764          |    0    |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|          tmp_7_fu_790          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_8_fu_1032         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_9_fu_1058         |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |        trunc_ln38_fu_776       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       trunc_ln38_1_fu_821      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        trunc_ln45_fu_880       |    0    |    0    |    0    |    0    |    0    |    0    |
|   trunc  |        trunc_ln51_fu_911       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        trunc_ln57_fu_942       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        trunc_ln63_fu_973       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       trunc_ln83_fu_1044       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      trunc_ln83_1_fu_1089      |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                |    8    |    60   | 153.207 |  10766  |  12317  |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+------------------+--------+--------+--------+--------+
|                  |  BRAM  |   FF   |   LUT  |  URAM  |
+------------------+--------+--------+--------+--------+
| array_buffer_0_0 |    2   |    0   |    0   |    0   |
| array_buffer_0_1 |    2   |    0   |    0   |    0   |
| array_buffer_1_0 |    2   |    0   |    0   |    0   |
| array_buffer_1_1 |    2   |    0   |    0   |    0   |
|bondary_e_buffer_0|    2   |    0   |    0   |    0   |
|bondary_e_buffer_1|    2   |    0   |    0   |    0   |
|bondary_n_buffer_0|    1   |    0   |    0   |    0   |
|bondary_n_buffer_1|    1   |    0   |    0   |    0   |
|bondary_s_buffer_0|    1   |    0   |    0   |    0   |
|bondary_s_buffer_1|    1   |    0   |    0   |    0   |
|bondary_w_buffer_0|    2   |    0   |    0   |    0   |
|bondary_w_buffer_1|    2   |    0   |    0   |    0   |
+------------------+--------+--------+--------+--------+
|       Total      |   20   |    0   |    0   |    0   |
+------------------+--------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      add_ln33_reg_1239      |   13   |
|     add_ln38_1_reg_1253     |   31   |
|     add_ln38_2_reg_1262     |   12   |
|      add_ln78_reg_1386      |   13   |
|     add_ln83_1_reg_1403     |   31   |
|array_buffer_0_0_a_1_reg_1415|   10   |
|array_buffer_0_1_a_1_reg_1420|   10   |
|array_buffer_1_0_a_1_reg_1425|   10   |
|array_buffer_1_1_a_1_reg_1430|   10   |
|    coef_ti_read_reg_1195    |   32   |
|    coef_tij_read_reg_1200   |   32   |
|    coef_tj_read_reg_1190    |   32   |
|  gmem_addr_1_read_reg_1352  |   32   |
|     gmem_addr_1_reg_1211    |   32   |
|  gmem_addr_2_read_reg_1328  |   32   |
|     gmem_addr_2_reg_1217    |   32   |
|  gmem_addr_3_read_reg_1304  |   32   |
|     gmem_addr_3_reg_1223    |   32   |
|  gmem_addr_4_read_reg_1278  |   32   |
|     gmem_addr_4_reg_1272    |   32   |
|     gmem_addr_5_reg_1440    |   32   |
|   gmem_addr_read_reg_1376   |   32   |
|      gmem_addr_reg_1205     |   32   |
|         i1_0_reg_533        |    7   |
|         i2_0_reg_544        |    7   |
|         i3_0_reg_555        |    7   |
|         i4_0_reg_566        |    7   |
|         i5_0_reg_588        |    7   |
|         i_0_reg_511         |    7   |
|         i_3_reg_1314        |    7   |
|         i_4_reg_1338        |    7   |
|         i_7_reg_1362        |    7   |
|          i_reg_1290         |    7   |
|      icmp_ln33_reg_1235     |    1   |
|      icmp_ln42_reg_1286     |    1   |
|      icmp_ln48_reg_1310     |    1   |
|      icmp_ln54_reg_1334     |    1   |
|      icmp_ln60_reg_1358     |    1   |
|      icmp_ln78_reg_1382     |    1   |
|   indvar_flatten6_reg_577   |   13   |
|    indvar_flatten_reg_500   |   13   |
|      iter_read_reg_1185     |   32   |
|         j6_0_reg_599        |    7   |
|         j_0_reg_522         |    7   |
|         j_1_reg_1435        |    7   |
|          j_reg_1267         |    7   |
|      lshr_ln1_reg_1323      |    6   |
|      lshr_ln2_reg_1347      |    6   |
|      lshr_ln3_reg_1371      |    6   |
|       lshr_ln_reg_1299      |    6   |
|       p_cast_reg_1229       |   31   |
|    select_ln38_1_reg_1244   |    7   |
|    select_ln83_2_reg_1446   |   32   |
|    select_ln83_4_reg_1391   |    7   |
|    trunc_ln38_1_reg_1258    |    1   |
|     trunc_ln38_reg_1249     |    1   |
|     trunc_ln45_reg_1295     |    1   |
|     trunc_ln51_reg_1319     |    1   |
|     trunc_ln57_reg_1343     |    1   |
|     trunc_ln63_reg_1367     |    1   |
|    trunc_ln83_1_reg_1408    |    1   |
|     trunc_ln83_reg_1396     |    1   |
+-----------------------------+--------+
|            Total            |   859  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|  grp_readreq_fu_252  |  p1  |   2  |  32  |   64   ||    9    |
| grp_writeresp_fu_312 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_312 |  p1  |   2  |  32  |   64   ||    9    |
|   grp_access_fu_352  |  p0  |   3  |  10  |   30   ||    15   |
|   grp_access_fu_358  |  p0  |   3  |  10  |   30   ||    15   |
|   grp_access_fu_364  |  p0  |   3  |  10  |   30   ||    15   |
|   grp_access_fu_370  |  p0  |   3  |  10  |   30   ||    15   |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   250  ||  12.566 ||    78   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    8   |   60   |   153  |  10766 |  12317 |    0   |
|   Memory  |   20   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |   12   |    -   |   78   |    -   |
|  Register |    -   |    -   |    -   |   859  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   28   |   60   |   165  |  11625 |  12395 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
