# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Phase3_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -2008 -work work {D:/AUC/ASIC/Project/Phase3_Submission/PLL_main.vho}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:43:31 on Dec 19,2023
# vcom -reportprogress 300 -2008 -work work D:/AUC/ASIC/Project/Phase3_Submission/PLL_main.vho 
# ** Error: (vcom-7) Failed to open design unit file "D:/AUC/ASIC/Project/Phase3_Submission/PLL_main.vho" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 00:43:31 on Dec 19,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./Phase3_run_msim_rtl_vhdl.do line 8
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2008 -work work {D:/AUC/ASIC/Project/Phase3_Submission/PLL_main.vho}"
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/PLL_main.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:43:49 on Dec 19,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/PLL_main.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PLL_main
# -- Compiling architecture rtl of PLL_main
# End time: 00:43:49 on Dec 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/Test_Pack.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:43:51 on Dec 19,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/Test_Pack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package Test_Pack
# -- Compiling package body Test_Pack
# -- Loading package Test_Pack
# End time: 00:43:51 on Dec 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:43:52 on Dec 19,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Compiling entity TopWiMax
# -- Compiling architecture TopWiMax_RTL of TopWiMax
# End time: 00:43:53 on Dec 19,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:43:53 on Dec 19,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Compiling entity TopWiMax
# -- Compiling architecture TopWiMax_RTL of TopWiMax
# End time: 00:43:54 on Dec 19,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/FEC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:43:56 on Dec 19,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/FEC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Compiling entity FEC
# -- Compiling architecture FEC_rtl of FEC
# ** Error: D:/AUC/ASIC/Project/Phase3_Submission/FEC.vhd(103): Cannot read output "FEC_output_valid".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: D:/AUC/ASIC/Project/Phase3_Submission/FEC.vhd(104): Cannot read output "FEC_output_valid".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: D:/AUC/ASIC/Project/Phase3_Submission/FEC.vhd(105): Cannot read output "FEC_output_valid".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: D:/AUC/ASIC/Project/Phase3_Submission/FEC.vhd(106): Cannot read output "FEC_output_valid".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: D:/AUC/ASIC/Project/Phase3_Submission/FEC.vhd(243): VHDL Compiler exiting
# End time: 00:43:56 on Dec 19,2023, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/RAMs/FEC_RAM_2PORTS.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:44:00 on Dec 19,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/RAMs/FEC_RAM_2PORTS.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity FEC_RAM_2PORTS
# -- Compiling architecture SYN of FEC_RAM_2PORTS
# End time: 00:44:00 on Dec 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/RAMs/INTER_RAM_2port.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:44:01 on Dec 19,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/RAMs/INTER_RAM_2port.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity INTER_RAM_2PORT
# -- Compiling architecture SYN of INTER_RAM_2PORT
# End time: 00:44:01 on Dec 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/FEC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:44:03 on Dec 19,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/FEC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Compiling entity FEC
# -- Compiling architecture FEC_rtl of FEC
# ** Error: D:/AUC/ASIC/Project/Phase3_Submission/FEC.vhd(103): Cannot read output "FEC_output_valid".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: D:/AUC/ASIC/Project/Phase3_Submission/FEC.vhd(104): Cannot read output "FEC_output_valid".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: D:/AUC/ASIC/Project/Phase3_Submission/FEC.vhd(105): Cannot read output "FEC_output_valid".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: D:/AUC/ASIC/Project/Phase3_Submission/FEC.vhd(106): Cannot read output "FEC_output_valid".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: D:/AUC/ASIC/Project/Phase3_Submission/FEC.vhd(243): VHDL Compiler exiting
# End time: 00:44:03 on Dec 19,2023, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/RAMs/FEC_RAM_2PORTS.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:44:07 on Dec 19,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/RAMs/FEC_RAM_2PORTS.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity FEC_RAM_2PORTS
# -- Compiling architecture SYN of FEC_RAM_2PORTS
# End time: 00:44:07 on Dec 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/RAMs/INTER_RAM_2port.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:44:08 on Dec 19,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/RAMs/INTER_RAM_2port.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity INTER_RAM_2PORT
# -- Compiling architecture SYN of INTER_RAM_2PORT
# End time: 00:44:08 on Dec 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/PLL_main.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:44:10 on Dec 19,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/PLL_main.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PLL_main
# -- Compiling architecture rtl of PLL_main
# End time: 00:44:10 on Dec 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/randi.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:44:11 on Dec 19,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/randi.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity randi
# -- Compiling architecture randi_rtl of randi
# End time: 00:44:11 on Dec 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/Test_Pack.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:44:13 on Dec 19,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/Test_Pack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package Test_Pack
# -- Compiling package body Test_Pack
# -- Loading package Test_Pack
# End time: 00:44:13 on Dec 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/FEC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:44:15 on Dec 19,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/FEC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Compiling entity FEC
# -- Compiling architecture FEC_rtl of FEC
# ** Error: D:/AUC/ASIC/Project/Phase3_Submission/FEC.vhd(103): Cannot read output "FEC_output_valid".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: D:/AUC/ASIC/Project/Phase3_Submission/FEC.vhd(104): Cannot read output "FEC_output_valid".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: D:/AUC/ASIC/Project/Phase3_Submission/FEC.vhd(105): Cannot read output "FEC_output_valid".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: D:/AUC/ASIC/Project/Phase3_Submission/FEC.vhd(106): Cannot read output "FEC_output_valid".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: D:/AUC/ASIC/Project/Phase3_Submission/FEC.vhd(243): VHDL Compiler exiting
# End time: 00:44:15 on Dec 19,2023, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# Modified modelsim.ini
# Modified modelsim.ini
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/FEC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:44:27 on Dec 19,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/FEC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Compiling entity FEC
# -- Compiling architecture FEC_rtl of FEC
# End time: 00:44:27 on Dec 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/INTER.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:44:28 on Dec 19,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/INTER.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Compiling entity INTER
# -- Compiling architecture INTER_RTL of INTER
# End time: 00:44:28 on Dec 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/MODU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:44:29 on Dec 19,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/MODU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Compiling entity MODU
# -- Compiling architecture MODU_rtl of MODU
# End time: 00:44:29 on Dec 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/PLL_main.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:44:31 on Dec 19,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/PLL_main.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PLL_main
# -- Compiling architecture rtl of PLL_main
# End time: 00:44:31 on Dec 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/randi.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:44:32 on Dec 19,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/randi.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity randi
# -- Compiling architecture randi_rtl of randi
# End time: 00:44:32 on Dec 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/Test_Pack.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:44:32 on Dec 19,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/Test_Pack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package Test_Pack
# -- Compiling package body Test_Pack
# -- Loading package Test_Pack
# End time: 00:44:32 on Dec 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:44:34 on Dec 19,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Compiling entity TopWiMax
# -- Compiling architecture TopWiMax_RTL of TopWiMax
# End time: 00:44:34 on Dec 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:44:35 on Dec 19,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Loading package Test_Pack
# -- Compiling entity TopWiMax_wrapper
# -- Compiling architecture TopWiMax_wrapper_RTL of TopWiMax_wrapper
# End time: 00:44:35 on Dec 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:44:36 on Dec 19,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Loading package Test_Pack
# -- Compiling entity TopWiMax_wrapper_tb
# -- Compiling architecture TopWiMax_wrapper_tb_rtl of TopWiMax_wrapper_tb
# ** Error: D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper_tb.vhd(66): near ">": syntax error
# ** Error: D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper_tb.vhd(71): (vcom-1136) Unknown identifier "CLK_50_HALF_PERIOD".
# ** Error: D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper_tb.vhd(77): (vcom-1136) Unknown identifier "CLK_50_HALF_PERIOD".
# ** Error: D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper_tb.vhd(77): Type error resolving infix expression "*" as type std.STANDARD.TIME.
# ** Error: D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper_tb.vhd(79): (vcom-1136) Unknown identifier "CLK_50_HALF_PERIOD".
# ** Error: D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper_tb.vhd(79): Type error resolving infix expression "*" as type std.STANDARD.TIME.
# ** Error: D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper_tb.vhd(81): (vcom-1136) Unknown identifier "CLK_50_PERIOD".
# ** Error: D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper_tb.vhd(81): Type error resolving infix expression "*" as type std.STANDARD.TIME.
# ** Error: D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper_tb.vhd(83): (vcom-1136) Unknown identifier "CLK_50_HALF_PERIOD".
# ** Error: D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper_tb.vhd(88): (vcom-1136) Unknown identifier "CLK_50_HALF_PERIOD".
# ** Error: D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper_tb.vhd(88): Type error resolving infix expression "*" as type std.STANDARD.TIME.
# ** Error: D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper_tb.vhd(90): (vcom-1136) Unknown identifier "CLK_50_HALF_PERIOD".
# ** Error: D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper_tb.vhd(90): Type error resolving infix expression "*" as type std.STANDARD.TIME.
# ** Error: D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper_tb.vhd(92): (vcom-1136) Unknown identifier "CLK_50_PERIOD".
# ** Error: D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper_tb.vhd(92): Type error resolving infix expression "*" as type std.STANDARD.TIME.
# ** Error: D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper_tb.vhd(98): (vcom-1136) Unknown identifier "CLK_50_HALF_PERIOD".
# ** Error: D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper_tb.vhd(98): Type error resolving infix expression "*" as type std.STANDARD.TIME.
# ** Error: D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper_tb.vhd(100): (vcom-1136) Unknown identifier "CLK_50_HALF_PERIOD".
# ** Error: D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper_tb.vhd(100): Type error resolving infix expression "*" as type std.STANDARD.TIME.
# ** Error: D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper_tb.vhd(102): (vcom-1136) Unknown identifier "CLK_50_PERIOD".
# ** Error: D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper_tb.vhd(102): Type error resolving infix expression "*" as type std.STANDARD.TIME.
# ** Error: D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper_tb.vhd(116): (vcom-1136) Unknown identifier "CLK_50_PERIOD".
# ** Error: D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper_tb.vhd(126): (vcom-1136) Unknown identifier "CLK_50_PERIOD".
# ** Error: D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper_tb.vhd(135): (vcom-1136) Unknown identifier "CLK_100_PERIOD".
# ** Error: D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper_tb.vhd(145): (vcom-1136) Unknown identifier "CLK_100_PERIOD".
# ** Error: D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper_tb.vhd(154): (vcom-1136) Unknown identifier "CLK_100_PERIOD".
# ** Error: D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper_tb.vhd(164): (vcom-1136) Unknown identifier "CLK_100_PERIOD".
# ** Error: D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper_tb.vhd(173): (vcom-1136) Unknown identifier "CLK_50_PERIOD".
# ** Error: D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper_tb.vhd(183): (vcom-1136) Unknown identifier "CLK_50_PERIOD".
# ** Error: D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper_tb.vhd(184): near "EOF": syntax error
# End time: 00:44:36 on Dec 19,2023, Elapsed time: 0:00:00
# Errors: 30, Warnings: 0
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:45:23 on Dec 19,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Loading package Test_Pack
# -- Compiling entity TopWiMax_wrapper_tb
# -- Compiling architecture TopWiMax_wrapper_tb_rtl of TopWiMax_wrapper_tb
# ** Error: D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper_tb.vhd(66): near ">": syntax error
# ** Error: D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper_tb.vhd(135): (vcom-1136) Unknown identifier "CLK_100_PERIOD".
# ** Error: D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper_tb.vhd(145): (vcom-1136) Unknown identifier "CLK_100_PERIOD".
# ** Error: D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper_tb.vhd(154): (vcom-1136) Unknown identifier "CLK_100_PERIOD".
# ** Error: D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper_tb.vhd(164): (vcom-1136) Unknown identifier "CLK_100_PERIOD".
# ** Error: D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper_tb.vhd(184): near "EOF": syntax error
# End time: 00:45:23 on Dec 19,2023, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:46:17 on Dec 19,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Loading package Test_Pack
# -- Compiling entity TopWiMax_wrapper_tb
# -- Compiling architecture TopWiMax_wrapper_tb_rtl of TopWiMax_wrapper_tb
# ** Error: D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper_tb.vhd(184): near "EOF": syntax error
# End time: 00:46:17 on Dec 19,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:46:40 on Dec 19,2023
# vcom -reportprogress 300 -work work D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Loading package Test_Pack
# -- Compiling entity TopWiMax_wrapper_tb
# -- Compiling architecture TopWiMax_wrapper_tb_rtl of TopWiMax_wrapper_tb
# End time: 00:46:40 on Dec 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.topwimax_wrapper_tb
# vsim work.topwimax_wrapper_tb 
# Start time: 00:46:44 on Dec 19,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading altera_mf.altera_mf_components
# Loading work.test_pack(body)
# Loading work.topwimax_wrapper_tb(topwimax_wrapper_tb_rtl)
# Loading work.topwimax_wrapper(topwimax_wrapper_rtl)
# Loading work.pll_main(rtl)
# ** Warning: (vsim-3473) Component instance "pll_main_inst : PLL_main_0002" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_wrapper_tb/Wimaxwrap/pll1_wrap File: D:/AUC/ASIC/Project/Phase3_Submission/PLL_main.vhd
# Loading work.topwimax(topwimax_rtl)
# Loading work.randi(randi_rtl)
# Loading work.fec(fec_rtl)
# Loading work.fec_ram_2ports(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.inter(inter_rtl)
# Loading work.inter_ram_2port(syn)
# Loading work.modu(modu_rtl)
# ** Error: (vsim-3043) D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper_tb.vhd(48): Unresolved reference to 'rand_out_valid' in TopWiMax_wrapper_tb.Wimaxwrap.rand_out_valid.
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_wrapper_tb File: D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper_tb.vhd
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error: (vsim-3043) D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper_tb.vhd(49): Unresolved reference to 'fec_out_valid' in TopWiMax_wrapper_tb.Wimaxwrap.fec_out_valid.
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_wrapper_tb File: D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper_tb.vhd
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error: (vsim-3043) D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper_tb.vhd(50): Unresolved reference to 'int_out_valid' in TopWiMax_wrapper_tb.Wimaxwrap.int_out_valid.
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_wrapper_tb File: D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper_tb.vhd
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error: (vsim-3043) D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper_tb.vhd(51): Unresolved reference to 'mod_out_valid' in TopWiMax_wrapper_tb.Wimaxwrap.mod_out_valid.
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_wrapper_tb File: D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper_tb.vhd
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# End time: 00:46:46 on Dec 19,2023, Elapsed time: 0:00:02
# Errors: 8, Warnings: 1
