Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Fri Oct 25 09:59:30 2019
| Host         : travis-job-71668e60-a3bd-4b47-96d3-5ed95bcfb8db running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
---------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 27 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 52 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.557        0.000                      0                10275        0.065        0.000                      0                10273        0.264        0.000                       0                  3467  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
clk100           {0.000 5.000}        10.000          100.000         
  eth_clk        {0.000 20.000}       40.000          25.000          
  pll_clk200     {0.000 2.500}        5.000           200.000         
  pll_fb         {0.000 5.000}        10.000          100.000         
  pll_sys        {0.000 5.000}        10.000          100.000         
  pll_sys4x      {0.000 1.250}        2.500           400.000         
  pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
sys_clk          {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                             3.000        0.000                       0                     2  
  eth_clk                                                                                                                                                         37.845        0.000                       0                     1  
  pll_clk200           2.916        0.000                      0                   13        0.221        0.000                      0                   13        0.264        0.000                       0                    10  
  pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
sys_clk                0.557        0.000                      0                10260        0.065        0.000                      0                10260        3.750        0.000                       0                  3369  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
              pll_clk200          3.635        0.000                      0                    1                                                                        
              sys_clk             2.359        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFR/I            n/a            1.666         10.000      8.334      BUFR_X1Y5       BUFR/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  eth_clk
  To Clock:  eth_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { BUFR/O }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y20  BUFG_6/I



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk200
  To Clock:  pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        2.916ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.916ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.311ns  (logic 0.478ns (36.471%)  route 0.833ns (63.529%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.208ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.626     6.208    clk200_clk
    SLICE_X64Y28         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDPE (Prop_fdpe_C_Q)         0.478     6.686 r  FDPE_3/Q
                         net (fo=5, routed)           0.833     7.518    clk200_rst
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.325    11.182    
                         clock uncertainty           -0.053    11.129    
    SLICE_X64Y26         FDSE (Setup_fdse_C_S)       -0.695    10.434    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.434    
                         arrival time                          -7.518    
  -------------------------------------------------------------------
                         slack                                  2.916    

Slack (MET) :             2.916ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.311ns  (logic 0.478ns (36.471%)  route 0.833ns (63.529%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.208ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.626     6.208    clk200_clk
    SLICE_X64Y28         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDPE (Prop_fdpe_C_Q)         0.478     6.686 r  FDPE_3/Q
                         net (fo=5, routed)           0.833     7.518    clk200_rst
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.325    11.182    
                         clock uncertainty           -0.053    11.129    
    SLICE_X64Y26         FDSE (Setup_fdse_C_S)       -0.695    10.434    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.434    
                         arrival time                          -7.518    
  -------------------------------------------------------------------
                         slack                                  2.916    

Slack (MET) :             2.916ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.311ns  (logic 0.478ns (36.471%)  route 0.833ns (63.529%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.208ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.626     6.208    clk200_clk
    SLICE_X64Y28         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDPE (Prop_fdpe_C_Q)         0.478     6.686 r  FDPE_3/Q
                         net (fo=5, routed)           0.833     7.518    clk200_rst
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.325    11.182    
                         clock uncertainty           -0.053    11.129    
    SLICE_X64Y26         FDSE (Setup_fdse_C_S)       -0.695    10.434    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.434    
                         arrival time                          -7.518    
  -------------------------------------------------------------------
                         slack                                  2.916    

Slack (MET) :             2.916ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.311ns  (logic 0.478ns (36.471%)  route 0.833ns (63.529%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.208ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.626     6.208    clk200_clk
    SLICE_X64Y28         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDPE (Prop_fdpe_C_Q)         0.478     6.686 r  FDPE_3/Q
                         net (fo=5, routed)           0.833     7.518    clk200_rst
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism              0.325    11.182    
                         clock uncertainty           -0.053    11.129    
    SLICE_X64Y26         FDSE (Setup_fdse_C_S)       -0.695    10.434    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.434    
                         arrival time                          -7.518    
  -------------------------------------------------------------------
                         slack                                  2.916    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.518     6.722 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.604    reset_counter[2]
    SLICE_X64Y26         LUT4 (Prop_lut4_I2_O)        0.124     7.728 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.917    reset_counter[3]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X64Y26         FDSE (Setup_fdse_C_CE)      -0.169    10.982    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.982    
                         arrival time                          -7.917    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.518     6.722 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.604    reset_counter[2]
    SLICE_X64Y26         LUT4 (Prop_lut4_I2_O)        0.124     7.728 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.917    reset_counter[3]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X64Y26         FDSE (Setup_fdse_C_CE)      -0.169    10.982    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.982    
                         arrival time                          -7.917    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.518     6.722 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.604    reset_counter[2]
    SLICE_X64Y26         LUT4 (Prop_lut4_I2_O)        0.124     7.728 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.917    reset_counter[3]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X64Y26         FDSE (Setup_fdse_C_CE)      -0.169    10.982    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.982    
                         arrival time                          -7.917    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.518     6.722 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.604    reset_counter[2]
    SLICE_X64Y26         LUT4 (Prop_lut4_I2_O)        0.124     7.728 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.917    reset_counter[3]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X64Y26         FDSE (Setup_fdse_C_CE)      -0.169    10.982    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.982    
                         arrival time                          -7.917    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.166ns  (required time - arrival time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.862ns  (logic 0.773ns (41.515%)  route 1.089ns (58.485%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.478     6.682 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.089     7.771    reset_counter[1]
    SLICE_X64Y26         LUT3 (Prop_lut3_I0_O)        0.295     8.066 r  reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     8.066    reset_counter[2]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X64Y26         FDSE (Setup_fdse_C_D)        0.081    11.232    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.232    
                         arrival time                          -8.066    
  -------------------------------------------------------------------
                         slack                                  3.166    

Slack (MET) :             3.167ns  (required time - arrival time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.898ns  (logic 0.799ns (42.098%)  route 1.099ns (57.902%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.478     6.682 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.099     7.781    reset_counter[1]
    SLICE_X64Y26         LUT2 (Prop_lut2_I1_O)        0.321     8.102 r  reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.102    reset_counter[1]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X64Y26         FDSE (Setup_fdse_C_D)        0.118    11.269    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.269    
                         arrival time                          -8.102    
  -------------------------------------------------------------------
                         slack                                  3.167    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.164     2.022 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.116     2.139    reset_counter[0]
    SLICE_X65Y26         LUT6 (Prop_lut6_I1_O)        0.045     2.184 r  ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.184    ic_reset_i_1_n_0
    SLICE_X65Y26         FDRE                                         r  ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X65Y26         FDRE                                         r  ic_reset_reg/C
                         clock pessimism             -0.535     1.871    
    SLICE_X65Y26         FDRE (Hold_fdre_C_D)         0.091     1.962    ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.212ns (54.927%)  route 0.174ns (45.073%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.164     2.022 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     2.196    reset_counter[2]
    SLICE_X64Y26         LUT4 (Prop_lut4_I0_O)        0.048     2.244 r  reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.244    reset_counter[3]_i_2_n_0
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X64Y26         FDSE (Hold_fdse_C_D)         0.131     1.989    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.574%)  route 0.174ns (45.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.164     2.022 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     2.196    reset_counter[2]
    SLICE_X64Y26         LUT3 (Prop_lut3_I2_O)        0.045     2.241 r  reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.241    reset_counter[2]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X64Y26         FDSE (Hold_fdse_C_D)         0.121     1.979    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.181%)  route 0.197ns (48.819%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.164     2.022 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     2.220    reset_counter[0]
    SLICE_X64Y26         LUT2 (Prop_lut2_I0_O)        0.043     2.263 r  reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.263    reset_counter[1]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X64Y26         FDSE (Hold_fdse_C_D)         0.131     1.989    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.421%)  route 0.197ns (48.579%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.164     2.022 f  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     2.220    reset_counter[0]
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.045     2.265 r  reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.265    reset_counter0[0]
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X64Y26         FDSE (Hold_fdse_C_D)         0.120     1.978    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.247ns (60.251%)  route 0.163ns (39.749%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.148     2.006 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.107     2.114    reset_counter[3]
    SLICE_X64Y26         LUT4 (Prop_lut4_I3_O)        0.099     2.213 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.268    reset_counter[3]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X64Y26         FDSE (Hold_fdse_C_CE)       -0.016     1.842    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.247ns (60.251%)  route 0.163ns (39.749%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.148     2.006 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.107     2.114    reset_counter[3]
    SLICE_X64Y26         LUT4 (Prop_lut4_I3_O)        0.099     2.213 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.268    reset_counter[3]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X64Y26         FDSE (Hold_fdse_C_CE)       -0.016     1.842    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.247ns (60.251%)  route 0.163ns (39.749%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.148     2.006 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.107     2.114    reset_counter[3]
    SLICE_X64Y26         LUT4 (Prop_lut4_I3_O)        0.099     2.213 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.268    reset_counter[3]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X64Y26         FDSE (Hold_fdse_C_CE)       -0.016     1.842    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.247ns (60.251%)  route 0.163ns (39.749%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.148     2.006 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.107     2.114    reset_counter[3]
    SLICE_X64Y26         LUT4 (Prop_lut4_I3_O)        0.099     2.213 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.268    reset_counter[3]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X64Y26         FDSE (Hold_fdse_C_CE)       -0.016     1.842    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.148ns (29.154%)  route 0.360ns (70.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X64Y28         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDPE (Prop_fdpe_C_Q)         0.148     2.008 r  FDPE_3/Q
                         net (fo=5, routed)           0.360     2.368    clk200_rst
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y26         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.535     1.871    
    SLICE_X64Y26         FDSE (Hold_fdse_C_S)        -0.044     1.827    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.541    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X64Y28     FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X64Y28     FDPE_3/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X65Y26     ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y26     reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y26     reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y26     reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y26     reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y28     FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y28     FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y28     FDPE_3/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y28     FDPE_3/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y26     ic_reset_reg/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     reset_counter_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     reset_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y26     ic_reset_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y26     ic_reset_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     reset_counter_reg[3]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y28     FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y28     FDPE_3/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y26     ic_reset_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     reset_counter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_fb
  To Clock:  pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys
  To Clock:  pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys4x
  To Clock:  pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y17  BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y35    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys4x_dqs
  To Clock:  pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y19  BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y44    OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y32    OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.557ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.557ns  (required time - arrival time)
  Source:                 basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.144ns  (logic 2.742ns (29.986%)  route 6.402ns (70.014%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 11.450 - 10.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3369, routed)        1.566     1.566    sys_clk
    SLICE_X43Y10         FDRE                                         r  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y10         FDRE (Prop_fdre_C_Q)         0.419     1.985 r  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[8]/Q
                         net (fo=5, routed)           1.153     3.139    basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[8]
    SLICE_X40Y8          LUT6 (Prop_lut6_I4_O)        0.299     3.438 r  bankmachine7_state[3]_i_32/O
                         net (fo=1, routed)           0.000     3.438    bankmachine7_state[3]_i_32_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.970 r  bankmachine7_state_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000     3.970    bankmachine7_state_reg[3]_i_20_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.241 f  bankmachine7_state_reg[3]_i_15/CO[0]
                         net (fo=5, routed)           1.148     5.389    basesoc_sdram_bankmachine7_row_hit
    SLICE_X58Y8          LUT6 (Prop_lut6_I1_O)        0.373     5.762 r  basesoc_sdram_tfawcon_window[0]_i_12/O
                         net (fo=4, routed)           0.488     6.250    basesoc_sdram_tfawcon_window[0]_i_12_n_0
    SLICE_X58Y8          LUT5 (Prop_lut5_I3_O)        0.124     6.374 r  basesoc_sdram_choose_req_grant[2]_i_6/O
                         net (fo=9, routed)           0.865     7.239    basesoc_sdram_choose_req_grant[2]_i_6_n_0
    SLICE_X58Y14         LUT6 (Prop_lut6_I1_O)        0.124     7.363 f  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_3/O
                         net (fo=6, routed)           0.607     7.970    basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X58Y15         LUT4 (Prop_lut4_I1_O)        0.150     8.120 r  basesoc_sdram_twtrcon_count[2]_i_2/O
                         net (fo=13, routed)          0.812     8.931    basesoc_sdram_twtrcon_count[2]_i_2_n_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I4_O)        0.326     9.257 r  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_we_i_2/O
                         net (fo=27, routed)          0.693     9.950    picorv32/basesoc_sdram_bankmachine5_cmd_buffer_valid_n_reg
    SLICE_X48Y14         LUT6 (Prop_lut6_I1_O)        0.124    10.074 r  picorv32/basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.636    10.711    picorv32_n_117
    SLICE_X48Y12         FDRE                                         r  basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3369, routed)        1.450    11.450    sys_clk
    SLICE_X48Y12         FDRE                                         r  basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_reg[0]/C
                         clock pessimism              0.079    11.529    
                         clock uncertainty           -0.057    11.473    
    SLICE_X48Y12         FDRE (Setup_fdre_C_CE)      -0.205    11.268    basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_reg[0]
  -------------------------------------------------------------------
                         required time                         11.268    
                         arrival time                         -10.711    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.583ns  (required time - arrival time)
  Source:                 basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.131ns  (logic 2.514ns (27.534%)  route 6.617ns (72.466%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 11.448 - 10.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3369, routed)        1.566     1.566    sys_clk
    SLICE_X43Y10         FDRE                                         r  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y10         FDRE (Prop_fdre_C_Q)         0.419     1.985 r  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[8]/Q
                         net (fo=5, routed)           1.153     3.139    basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[8]
    SLICE_X40Y8          LUT6 (Prop_lut6_I4_O)        0.299     3.438 r  bankmachine7_state[3]_i_32/O
                         net (fo=1, routed)           0.000     3.438    bankmachine7_state[3]_i_32_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.970 r  bankmachine7_state_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000     3.970    bankmachine7_state_reg[3]_i_20_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.241 f  bankmachine7_state_reg[3]_i_15/CO[0]
                         net (fo=5, routed)           1.148     5.389    basesoc_sdram_bankmachine7_row_hit
    SLICE_X58Y8          LUT6 (Prop_lut6_I1_O)        0.373     5.762 r  basesoc_sdram_tfawcon_window[0]_i_12/O
                         net (fo=4, routed)           0.488     6.250    basesoc_sdram_tfawcon_window[0]_i_12_n_0
    SLICE_X58Y8          LUT5 (Prop_lut5_I3_O)        0.124     6.374 r  basesoc_sdram_choose_req_grant[2]_i_6/O
                         net (fo=9, routed)           0.865     7.239    basesoc_sdram_choose_req_grant[2]_i_6_n_0
    SLICE_X58Y14         LUT6 (Prop_lut6_I1_O)        0.124     7.363 f  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_3/O
                         net (fo=6, routed)           0.574     7.936    basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X58Y11         LUT5 (Prop_lut5_I3_O)        0.124     8.060 r  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_i_3/O
                         net (fo=4, routed)           1.144     9.204    basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X41Y6          LUT2 (Prop_lut2_I1_O)        0.124     9.328 r  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_i_2/O
                         net (fo=27, routed)          0.623     9.951    picorv32/basesoc_sdram_bankmachine6_cmd_buffer_valid_n_reg
    SLICE_X41Y9          LUT6 (Prop_lut6_I1_O)        0.124    10.075 r  picorv32/basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.622    10.697    picorv32_n_123
    SLICE_X41Y9          FDRE                                         r  basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3369, routed)        1.448    11.448    sys_clk
    SLICE_X41Y9          FDRE                                         r  basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_reg[1]/C
                         clock pessimism              0.093    11.541    
                         clock uncertainty           -0.057    11.485    
    SLICE_X41Y9          FDRE (Setup_fdre_C_CE)      -0.205    11.280    basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_reg[1]
  -------------------------------------------------------------------
                         required time                         11.280    
                         arrival time                         -10.697    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.583ns  (required time - arrival time)
  Source:                 basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.131ns  (logic 2.514ns (27.534%)  route 6.617ns (72.466%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 11.448 - 10.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3369, routed)        1.566     1.566    sys_clk
    SLICE_X43Y10         FDRE                                         r  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y10         FDRE (Prop_fdre_C_Q)         0.419     1.985 r  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[8]/Q
                         net (fo=5, routed)           1.153     3.139    basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[8]
    SLICE_X40Y8          LUT6 (Prop_lut6_I4_O)        0.299     3.438 r  bankmachine7_state[3]_i_32/O
                         net (fo=1, routed)           0.000     3.438    bankmachine7_state[3]_i_32_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.970 r  bankmachine7_state_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000     3.970    bankmachine7_state_reg[3]_i_20_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.241 f  bankmachine7_state_reg[3]_i_15/CO[0]
                         net (fo=5, routed)           1.148     5.389    basesoc_sdram_bankmachine7_row_hit
    SLICE_X58Y8          LUT6 (Prop_lut6_I1_O)        0.373     5.762 r  basesoc_sdram_tfawcon_window[0]_i_12/O
                         net (fo=4, routed)           0.488     6.250    basesoc_sdram_tfawcon_window[0]_i_12_n_0
    SLICE_X58Y8          LUT5 (Prop_lut5_I3_O)        0.124     6.374 r  basesoc_sdram_choose_req_grant[2]_i_6/O
                         net (fo=9, routed)           0.865     7.239    basesoc_sdram_choose_req_grant[2]_i_6_n_0
    SLICE_X58Y14         LUT6 (Prop_lut6_I1_O)        0.124     7.363 f  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_3/O
                         net (fo=6, routed)           0.574     7.936    basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X58Y11         LUT5 (Prop_lut5_I3_O)        0.124     8.060 r  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_i_3/O
                         net (fo=4, routed)           1.144     9.204    basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X41Y6          LUT2 (Prop_lut2_I1_O)        0.124     9.328 r  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_i_2/O
                         net (fo=27, routed)          0.623     9.951    picorv32/basesoc_sdram_bankmachine6_cmd_buffer_valid_n_reg
    SLICE_X41Y9          LUT6 (Prop_lut6_I1_O)        0.124    10.075 r  picorv32/basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.622    10.697    picorv32_n_123
    SLICE_X41Y9          FDRE                                         r  basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3369, routed)        1.448    11.448    sys_clk
    SLICE_X41Y9          FDRE                                         r  basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_reg[2]/C
                         clock pessimism              0.093    11.541    
                         clock uncertainty           -0.057    11.485    
    SLICE_X41Y9          FDRE (Setup_fdre_C_CE)      -0.205    11.280    basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_reg[2]
  -------------------------------------------------------------------
                         required time                         11.280    
                         arrival time                         -10.697    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.583ns  (required time - arrival time)
  Source:                 basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.131ns  (logic 2.514ns (27.534%)  route 6.617ns (72.466%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 11.448 - 10.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3369, routed)        1.566     1.566    sys_clk
    SLICE_X43Y10         FDRE                                         r  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y10         FDRE (Prop_fdre_C_Q)         0.419     1.985 r  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[8]/Q
                         net (fo=5, routed)           1.153     3.139    basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[8]
    SLICE_X40Y8          LUT6 (Prop_lut6_I4_O)        0.299     3.438 r  bankmachine7_state[3]_i_32/O
                         net (fo=1, routed)           0.000     3.438    bankmachine7_state[3]_i_32_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.970 r  bankmachine7_state_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000     3.970    bankmachine7_state_reg[3]_i_20_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.241 f  bankmachine7_state_reg[3]_i_15/CO[0]
                         net (fo=5, routed)           1.148     5.389    basesoc_sdram_bankmachine7_row_hit
    SLICE_X58Y8          LUT6 (Prop_lut6_I1_O)        0.373     5.762 r  basesoc_sdram_tfawcon_window[0]_i_12/O
                         net (fo=4, routed)           0.488     6.250    basesoc_sdram_tfawcon_window[0]_i_12_n_0
    SLICE_X58Y8          LUT5 (Prop_lut5_I3_O)        0.124     6.374 r  basesoc_sdram_choose_req_grant[2]_i_6/O
                         net (fo=9, routed)           0.865     7.239    basesoc_sdram_choose_req_grant[2]_i_6_n_0
    SLICE_X58Y14         LUT6 (Prop_lut6_I1_O)        0.124     7.363 f  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_3/O
                         net (fo=6, routed)           0.574     7.936    basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X58Y11         LUT5 (Prop_lut5_I3_O)        0.124     8.060 r  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_i_3/O
                         net (fo=4, routed)           1.144     9.204    basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X41Y6          LUT2 (Prop_lut2_I1_O)        0.124     9.328 r  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_i_2/O
                         net (fo=27, routed)          0.623     9.951    picorv32/basesoc_sdram_bankmachine6_cmd_buffer_valid_n_reg
    SLICE_X41Y9          LUT6 (Prop_lut6_I1_O)        0.124    10.075 r  picorv32/basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.622    10.697    picorv32_n_123
    SLICE_X41Y9          FDRE                                         r  basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3369, routed)        1.448    11.448    sys_clk
    SLICE_X41Y9          FDRE                                         r  basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_reg[3]/C
                         clock pessimism              0.093    11.541    
                         clock uncertainty           -0.057    11.485    
    SLICE_X41Y9          FDRE (Setup_fdre_C_CE)      -0.205    11.280    basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_reg[3]
  -------------------------------------------------------------------
                         required time                         11.280    
                         arrival time                         -10.697    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.604ns  (required time - arrival time)
  Source:                 basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.110ns  (logic 2.713ns (29.779%)  route 6.397ns (70.221%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 11.449 - 10.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3369, routed)        1.566     1.566    sys_clk
    SLICE_X43Y10         FDRE                                         r  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y10         FDRE (Prop_fdre_C_Q)         0.419     1.985 r  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[8]/Q
                         net (fo=5, routed)           1.153     3.139    basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[8]
    SLICE_X40Y8          LUT6 (Prop_lut6_I4_O)        0.299     3.438 r  bankmachine7_state[3]_i_32/O
                         net (fo=1, routed)           0.000     3.438    bankmachine7_state[3]_i_32_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.970 r  bankmachine7_state_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000     3.970    bankmachine7_state_reg[3]_i_20_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.241 f  bankmachine7_state_reg[3]_i_15/CO[0]
                         net (fo=5, routed)           1.148     5.389    basesoc_sdram_bankmachine7_row_hit
    SLICE_X58Y8          LUT6 (Prop_lut6_I1_O)        0.373     5.762 r  basesoc_sdram_tfawcon_window[0]_i_12/O
                         net (fo=4, routed)           0.488     6.250    basesoc_sdram_tfawcon_window[0]_i_12_n_0
    SLICE_X58Y8          LUT5 (Prop_lut5_I3_O)        0.124     6.374 r  basesoc_sdram_choose_req_grant[2]_i_6/O
                         net (fo=9, routed)           0.865     7.239    basesoc_sdram_choose_req_grant[2]_i_6_n_0
    SLICE_X58Y14         LUT6 (Prop_lut6_I1_O)        0.124     7.363 f  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_3/O
                         net (fo=6, routed)           0.574     7.936    basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X58Y11         LUT5 (Prop_lut5_I3_O)        0.120     8.056 r  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2/O
                         net (fo=4, routed)           1.021     9.077    basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X47Y10         LUT2 (Prop_lut2_I0_O)        0.327     9.404 r  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_1/O
                         net (fo=27, routed)          0.519     9.923    picorv32/basesoc_sdram_bankmachine7_cmd_buffer_valid_n_reg
    SLICE_X43Y8          LUT6 (Prop_lut6_I5_O)        0.124    10.047 r  picorv32/basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.630    10.677    picorv32_n_124
    SLICE_X43Y8          FDRE                                         r  basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3369, routed)        1.449    11.449    sys_clk
    SLICE_X43Y8          FDRE                                         r  basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]/C
                         clock pessimism              0.093    11.542    
                         clock uncertainty           -0.057    11.486    
    SLICE_X43Y8          FDRE (Setup_fdre_C_CE)      -0.205    11.281    basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]
  -------------------------------------------------------------------
                         required time                         11.281    
                         arrival time                         -10.677    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.628ns  (required time - arrival time)
  Source:                 basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.070ns  (logic 2.742ns (30.233%)  route 6.328ns (69.767%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 11.446 - 10.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3369, routed)        1.566     1.566    sys_clk
    SLICE_X43Y10         FDRE                                         r  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y10         FDRE (Prop_fdre_C_Q)         0.419     1.985 r  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[8]/Q
                         net (fo=5, routed)           1.153     3.139    basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[8]
    SLICE_X40Y8          LUT6 (Prop_lut6_I4_O)        0.299     3.438 r  bankmachine7_state[3]_i_32/O
                         net (fo=1, routed)           0.000     3.438    bankmachine7_state[3]_i_32_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.970 r  bankmachine7_state_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000     3.970    bankmachine7_state_reg[3]_i_20_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.241 f  bankmachine7_state_reg[3]_i_15/CO[0]
                         net (fo=5, routed)           1.148     5.389    basesoc_sdram_bankmachine7_row_hit
    SLICE_X58Y8          LUT6 (Prop_lut6_I1_O)        0.373     5.762 r  basesoc_sdram_tfawcon_window[0]_i_12/O
                         net (fo=4, routed)           0.488     6.250    basesoc_sdram_tfawcon_window[0]_i_12_n_0
    SLICE_X58Y8          LUT5 (Prop_lut5_I3_O)        0.124     6.374 r  basesoc_sdram_choose_req_grant[2]_i_6/O
                         net (fo=9, routed)           0.865     7.239    basesoc_sdram_choose_req_grant[2]_i_6_n_0
    SLICE_X58Y14         LUT6 (Prop_lut6_I1_O)        0.124     7.363 f  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_3/O
                         net (fo=6, routed)           0.607     7.970    basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X58Y15         LUT4 (Prop_lut4_I1_O)        0.150     8.120 r  basesoc_sdram_twtrcon_count[2]_i_2/O
                         net (fo=13, routed)          0.812     8.931    basesoc_sdram_twtrcon_count[2]_i_2_n_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I4_O)        0.326     9.257 r  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_we_i_2/O
                         net (fo=27, routed)          0.693     9.950    picorv32/basesoc_sdram_bankmachine5_cmd_buffer_valid_n_reg
    SLICE_X48Y14         LUT6 (Prop_lut6_I1_O)        0.124    10.074 r  picorv32/basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.562    10.636    picorv32_n_117
    SLICE_X47Y14         FDRE                                         r  basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3369, routed)        1.446    11.446    sys_clk
    SLICE_X47Y14         FDRE                                         r  basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_reg[1]/C
                         clock pessimism              0.079    11.525    
                         clock uncertainty           -0.057    11.469    
    SLICE_X47Y14         FDRE (Setup_fdre_C_CE)      -0.205    11.264    basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_reg[1]
  -------------------------------------------------------------------
                         required time                         11.264    
                         arrival time                         -10.636    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.628ns  (required time - arrival time)
  Source:                 basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.070ns  (logic 2.742ns (30.233%)  route 6.328ns (69.767%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 11.446 - 10.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3369, routed)        1.566     1.566    sys_clk
    SLICE_X43Y10         FDRE                                         r  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y10         FDRE (Prop_fdre_C_Q)         0.419     1.985 r  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[8]/Q
                         net (fo=5, routed)           1.153     3.139    basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[8]
    SLICE_X40Y8          LUT6 (Prop_lut6_I4_O)        0.299     3.438 r  bankmachine7_state[3]_i_32/O
                         net (fo=1, routed)           0.000     3.438    bankmachine7_state[3]_i_32_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.970 r  bankmachine7_state_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000     3.970    bankmachine7_state_reg[3]_i_20_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.241 f  bankmachine7_state_reg[3]_i_15/CO[0]
                         net (fo=5, routed)           1.148     5.389    basesoc_sdram_bankmachine7_row_hit
    SLICE_X58Y8          LUT6 (Prop_lut6_I1_O)        0.373     5.762 r  basesoc_sdram_tfawcon_window[0]_i_12/O
                         net (fo=4, routed)           0.488     6.250    basesoc_sdram_tfawcon_window[0]_i_12_n_0
    SLICE_X58Y8          LUT5 (Prop_lut5_I3_O)        0.124     6.374 r  basesoc_sdram_choose_req_grant[2]_i_6/O
                         net (fo=9, routed)           0.865     7.239    basesoc_sdram_choose_req_grant[2]_i_6_n_0
    SLICE_X58Y14         LUT6 (Prop_lut6_I1_O)        0.124     7.363 f  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_3/O
                         net (fo=6, routed)           0.607     7.970    basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X58Y15         LUT4 (Prop_lut4_I1_O)        0.150     8.120 r  basesoc_sdram_twtrcon_count[2]_i_2/O
                         net (fo=13, routed)          0.812     8.931    basesoc_sdram_twtrcon_count[2]_i_2_n_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I4_O)        0.326     9.257 r  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_we_i_2/O
                         net (fo=27, routed)          0.693     9.950    picorv32/basesoc_sdram_bankmachine5_cmd_buffer_valid_n_reg
    SLICE_X48Y14         LUT6 (Prop_lut6_I1_O)        0.124    10.074 r  picorv32/basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.562    10.636    picorv32_n_117
    SLICE_X47Y14         FDRE                                         r  basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3369, routed)        1.446    11.446    sys_clk
    SLICE_X47Y14         FDRE                                         r  basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_reg[2]/C
                         clock pessimism              0.079    11.525    
                         clock uncertainty           -0.057    11.469    
    SLICE_X47Y14         FDRE (Setup_fdre_C_CE)      -0.205    11.264    basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_reg[2]
  -------------------------------------------------------------------
                         required time                         11.264    
                         arrival time                         -10.636    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.642ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/decoded_rs1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.779ns  (logic 4.096ns (46.658%)  route 4.683ns (53.342%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 11.437 - 10.000 ) 
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3369, routed)        1.610     1.610    sys_clk
    RAMB18_X1Y4          RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.064 r  tag_mem_reg/DOADO[3]
                         net (fo=2, routed)           1.016     5.080    picorv32/tag_mem_reg[3]
    SLICE_X48Y11         LUT6 (Prop_lut6_I1_O)        0.124     5.204 r  picorv32/tag_mem_reg_i_12/O
                         net (fo=1, routed)           0.000     5.204    picorv32/tag_mem_reg_i_12_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.754 r  picorv32/tag_mem_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.754    picorv32/tag_mem_reg_i_5_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.868 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=7, routed)           0.919     6.787    picorv32/basesoc_interface0_wb_sdram_ack0
    SLICE_X47Y18         LUT6 (Prop_lut6_I3_O)        0.124     6.911 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=7, routed)           0.330     7.242    picorv32/mem_rdata_q[31]_i_2_n_0
    SLICE_X47Y19         LUT4 (Prop_lut4_I3_O)        0.124     7.366 r  picorv32/mem_rdata_q[27]_i_2/O
                         net (fo=48, routed)          0.749     8.115    picorv32/mem_rdata_q[24]_i_1_n_0
    SLICE_X47Y20         LUT3 (Prop_lut3_I1_O)        0.150     8.265 f  picorv32/mem_rdata_q[6]_i_1/O
                         net (fo=9, routed)           0.864     9.129    picorv32/mem_rdata_q[6]_i_1_n_0
    SLICE_X44Y20         LUT6 (Prop_lut6_I1_O)        0.332     9.461 r  picorv32/instr_retirq_i_5/O
                         net (fo=4, routed)           0.313     9.774    picorv32/instr_retirq_i_5_n_0
    SLICE_X47Y20         LUT6 (Prop_lut6_I3_O)        0.124     9.898 r  picorv32/decoded_rs1[0]_i_1/O
                         net (fo=5, routed)           0.491    10.389    picorv32/decoded_rs1[0]_i_1_n_0
    SLICE_X47Y22         FDRE                                         r  picorv32/decoded_rs1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3369, routed)        1.437    11.437    picorv32/clk100
    SLICE_X47Y22         FDRE                                         r  picorv32/decoded_rs1_reg[4]/C
                         clock pessimism              0.079    11.516    
                         clock uncertainty           -0.057    11.460    
    SLICE_X47Y22         FDRE (Setup_fdre_C_R)       -0.429    11.031    picorv32/decoded_rs1_reg[4]
  -------------------------------------------------------------------
                         required time                         11.031    
                         arrival time                         -10.389    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.674ns  (required time - arrival time)
  Source:                 basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bankmachine0_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.096ns  (logic 2.710ns (29.792%)  route 6.386ns (70.208%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 11.519 - 10.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3369, routed)        1.566     1.566    sys_clk
    SLICE_X43Y10         FDRE                                         r  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y10         FDRE (Prop_fdre_C_Q)         0.419     1.985 r  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[8]/Q
                         net (fo=5, routed)           1.153     3.139    basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[8]
    SLICE_X40Y8          LUT6 (Prop_lut6_I4_O)        0.299     3.438 r  bankmachine7_state[3]_i_32/O
                         net (fo=1, routed)           0.000     3.438    bankmachine7_state[3]_i_32_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.970 r  bankmachine7_state_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000     3.970    bankmachine7_state_reg[3]_i_20_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.241 r  bankmachine7_state_reg[3]_i_15/CO[0]
                         net (fo=5, routed)           0.945     5.186    basesoc_sdram_bankmachine7_row_hit
    SLICE_X56Y8          LUT6 (Prop_lut6_I4_O)        0.373     5.559 r  basesoc_sdram_bankmachine7_twtpcon_ready_i_3/O
                         net (fo=4, routed)           0.611     6.169    basesoc_sdram_bankmachine7_twtpcon_ready_i_3_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I3_O)        0.124     6.293 f  basesoc_sdram_tfawcon_window[0]_i_7/O
                         net (fo=2, routed)           0.715     7.008    basesoc_sdram_tfawcon_window[0]_i_7_n_0
    SLICE_X61Y8          LUT5 (Prop_lut5_I0_O)        0.124     7.132 f  basesoc_sdram_tfawcon_window[0]_i_3/O
                         net (fo=7, routed)           0.528     7.660    basesoc_sdram_tfawcon_window[0]_i_3_n_0
    SLICE_X61Y6          LUT5 (Prop_lut5_I3_O)        0.124     7.784 f  basesoc_sdram_tfawcon_window[0]_i_2/O
                         net (fo=26, routed)          1.076     8.860    basesoc_sdram_tfawcon_window[0]_i_2_n_0
    SLICE_X57Y15         LUT4 (Prop_lut4_I2_O)        0.118     8.978 r  bankmachine0_state[3]_i_6/O
                         net (fo=1, routed)           0.791     9.768    bankmachine0_state[3]_i_6_n_0
    SLICE_X58Y10         LUT6 (Prop_lut6_I5_O)        0.326    10.094 r  bankmachine0_state[3]_i_1/O
                         net (fo=4, routed)           0.568    10.663    bankmachine0_next_state
    SLICE_X59Y10         FDRE                                         r  bankmachine0_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3369, routed)        1.519    11.519    sys_clk
    SLICE_X59Y10         FDRE                                         r  bankmachine0_state_reg[0]/C
                         clock pessimism              0.079    11.598    
                         clock uncertainty           -0.057    11.542    
    SLICE_X59Y10         FDRE (Setup_fdre_C_CE)      -0.205    11.337    bankmachine0_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.337    
                         arrival time                         -10.663    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.674ns  (required time - arrival time)
  Source:                 basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bankmachine0_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.096ns  (logic 2.710ns (29.792%)  route 6.386ns (70.208%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 11.519 - 10.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3369, routed)        1.566     1.566    sys_clk
    SLICE_X43Y10         FDRE                                         r  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y10         FDRE (Prop_fdre_C_Q)         0.419     1.985 r  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[8]/Q
                         net (fo=5, routed)           1.153     3.139    basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[8]
    SLICE_X40Y8          LUT6 (Prop_lut6_I4_O)        0.299     3.438 r  bankmachine7_state[3]_i_32/O
                         net (fo=1, routed)           0.000     3.438    bankmachine7_state[3]_i_32_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.970 r  bankmachine7_state_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000     3.970    bankmachine7_state_reg[3]_i_20_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.241 r  bankmachine7_state_reg[3]_i_15/CO[0]
                         net (fo=5, routed)           0.945     5.186    basesoc_sdram_bankmachine7_row_hit
    SLICE_X56Y8          LUT6 (Prop_lut6_I4_O)        0.373     5.559 r  basesoc_sdram_bankmachine7_twtpcon_ready_i_3/O
                         net (fo=4, routed)           0.611     6.169    basesoc_sdram_bankmachine7_twtpcon_ready_i_3_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I3_O)        0.124     6.293 f  basesoc_sdram_tfawcon_window[0]_i_7/O
                         net (fo=2, routed)           0.715     7.008    basesoc_sdram_tfawcon_window[0]_i_7_n_0
    SLICE_X61Y8          LUT5 (Prop_lut5_I0_O)        0.124     7.132 f  basesoc_sdram_tfawcon_window[0]_i_3/O
                         net (fo=7, routed)           0.528     7.660    basesoc_sdram_tfawcon_window[0]_i_3_n_0
    SLICE_X61Y6          LUT5 (Prop_lut5_I3_O)        0.124     7.784 f  basesoc_sdram_tfawcon_window[0]_i_2/O
                         net (fo=26, routed)          1.076     8.860    basesoc_sdram_tfawcon_window[0]_i_2_n_0
    SLICE_X57Y15         LUT4 (Prop_lut4_I2_O)        0.118     8.978 r  bankmachine0_state[3]_i_6/O
                         net (fo=1, routed)           0.791     9.768    bankmachine0_state[3]_i_6_n_0
    SLICE_X58Y10         LUT6 (Prop_lut6_I5_O)        0.326    10.094 r  bankmachine0_state[3]_i_1/O
                         net (fo=4, routed)           0.568    10.663    bankmachine0_next_state
    SLICE_X59Y10         FDRE                                         r  bankmachine0_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3369, routed)        1.519    11.519    sys_clk
    SLICE_X59Y10         FDRE                                         r  bankmachine0_state_reg[1]/C
                         clock pessimism              0.079    11.598    
                         clock uncertainty           -0.057    11.542    
    SLICE_X59Y10         FDRE (Setup_fdre_C_CE)      -0.205    11.337    bankmachine0_state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.337    
                         arrival time                         -10.663    
  -------------------------------------------------------------------
                         slack                                  0.674    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 picorv32/reg_pc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/reg_op1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.251ns (57.936%)  route 0.182ns (42.064%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3369, routed)        0.557     0.557    picorv32/clk100
    SLICE_X33Y19         FDRE                                         r  picorv32/reg_pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  picorv32/reg_pc_reg[7]/Q
                         net (fo=4, routed)           0.182     0.880    picorv32/reg_pc_reg_n_0_[7]
    SLICE_X36Y18         LUT5 (Prop_lut5_I4_O)        0.045     0.925 r  picorv32/reg_op1[7]_i_3/O
                         net (fo=1, routed)           0.000     0.925    picorv32/reg_op1[7]_i_3_n_0
    SLICE_X36Y18         MUXF7 (Prop_muxf7_I1_O)      0.065     0.990 r  picorv32/reg_op1_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     0.990    picorv32/reg_op1_reg[7]_i_1_n_0
    SLICE_X36Y18         FDRE                                         r  picorv32/reg_op1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3369, routed)        0.825     0.825    picorv32/clk100
    SLICE_X36Y18         FDRE                                         r  picorv32/reg_op1_reg[7]/C
                         clock pessimism             -0.005     0.820    
    SLICE_X36Y18         FDRE (Hold_fdre_C_D)         0.105     0.925    picorv32/reg_op1_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.925    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_3_reg_0_7_6_11/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.548%)  route 0.256ns (64.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3369, routed)        0.567     0.567    sys_clk
    SLICE_X51Y9          FDRE                                         r  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y9          FDRE (Prop_fdre_C_Q)         0.141     0.708 r  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[1]/Q
                         net (fo=34, routed)          0.256     0.963    storage_3_reg_0_7_6_11/ADDRD1
    SLICE_X52Y10         RAMD32                                       r  storage_3_reg_0_7_6_11/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3369, routed)        0.837     0.837    storage_3_reg_0_7_6_11/WCLK
    SLICE_X52Y10         RAMD32                                       r  storage_3_reg_0_7_6_11/RAMA/CLK
                         clock pessimism             -0.255     0.582    
    SLICE_X52Y10         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.891    storage_3_reg_0_7_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_3_reg_0_7_6_11/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.548%)  route 0.256ns (64.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3369, routed)        0.567     0.567    sys_clk
    SLICE_X51Y9          FDRE                                         r  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y9          FDRE (Prop_fdre_C_Q)         0.141     0.708 r  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[1]/Q
                         net (fo=34, routed)          0.256     0.963    storage_3_reg_0_7_6_11/ADDRD1
    SLICE_X52Y10         RAMD32                                       r  storage_3_reg_0_7_6_11/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3369, routed)        0.837     0.837    storage_3_reg_0_7_6_11/WCLK
    SLICE_X52Y10         RAMD32                                       r  storage_3_reg_0_7_6_11/RAMA_D1/CLK
                         clock pessimism             -0.255     0.582    
    SLICE_X52Y10         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.891    storage_3_reg_0_7_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_3_reg_0_7_6_11/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.548%)  route 0.256ns (64.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3369, routed)        0.567     0.567    sys_clk
    SLICE_X51Y9          FDRE                                         r  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y9          FDRE (Prop_fdre_C_Q)         0.141     0.708 r  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[1]/Q
                         net (fo=34, routed)          0.256     0.963    storage_3_reg_0_7_6_11/ADDRD1
    SLICE_X52Y10         RAMD32                                       r  storage_3_reg_0_7_6_11/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3369, routed)        0.837     0.837    storage_3_reg_0_7_6_11/WCLK
    SLICE_X52Y10         RAMD32                                       r  storage_3_reg_0_7_6_11/RAMB/CLK
                         clock pessimism             -0.255     0.582    
    SLICE_X52Y10         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.891    storage_3_reg_0_7_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_3_reg_0_7_6_11/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.548%)  route 0.256ns (64.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3369, routed)        0.567     0.567    sys_clk
    SLICE_X51Y9          FDRE                                         r  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y9          FDRE (Prop_fdre_C_Q)         0.141     0.708 r  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[1]/Q
                         net (fo=34, routed)          0.256     0.963    storage_3_reg_0_7_6_11/ADDRD1
    SLICE_X52Y10         RAMD32                                       r  storage_3_reg_0_7_6_11/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3369, routed)        0.837     0.837    storage_3_reg_0_7_6_11/WCLK
    SLICE_X52Y10         RAMD32                                       r  storage_3_reg_0_7_6_11/RAMB_D1/CLK
                         clock pessimism             -0.255     0.582    
    SLICE_X52Y10         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.891    storage_3_reg_0_7_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_3_reg_0_7_6_11/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.548%)  route 0.256ns (64.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3369, routed)        0.567     0.567    sys_clk
    SLICE_X51Y9          FDRE                                         r  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y9          FDRE (Prop_fdre_C_Q)         0.141     0.708 r  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[1]/Q
                         net (fo=34, routed)          0.256     0.963    storage_3_reg_0_7_6_11/ADDRD1
    SLICE_X52Y10         RAMD32                                       r  storage_3_reg_0_7_6_11/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3369, routed)        0.837     0.837    storage_3_reg_0_7_6_11/WCLK
    SLICE_X52Y10         RAMD32                                       r  storage_3_reg_0_7_6_11/RAMC/CLK
                         clock pessimism             -0.255     0.582    
    SLICE_X52Y10         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.891    storage_3_reg_0_7_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_3_reg_0_7_6_11/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.548%)  route 0.256ns (64.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3369, routed)        0.567     0.567    sys_clk
    SLICE_X51Y9          FDRE                                         r  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y9          FDRE (Prop_fdre_C_Q)         0.141     0.708 r  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[1]/Q
                         net (fo=34, routed)          0.256     0.963    storage_3_reg_0_7_6_11/ADDRD1
    SLICE_X52Y10         RAMD32                                       r  storage_3_reg_0_7_6_11/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3369, routed)        0.837     0.837    storage_3_reg_0_7_6_11/WCLK
    SLICE_X52Y10         RAMD32                                       r  storage_3_reg_0_7_6_11/RAMC_D1/CLK
                         clock pessimism             -0.255     0.582    
    SLICE_X52Y10         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.891    storage_3_reg_0_7_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_3_reg_0_7_6_11/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.548%)  route 0.256ns (64.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3369, routed)        0.567     0.567    sys_clk
    SLICE_X51Y9          FDRE                                         r  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y9          FDRE (Prop_fdre_C_Q)         0.141     0.708 r  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[1]/Q
                         net (fo=34, routed)          0.256     0.963    storage_3_reg_0_7_6_11/ADDRD1
    SLICE_X52Y10         RAMS32                                       r  storage_3_reg_0_7_6_11/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3369, routed)        0.837     0.837    storage_3_reg_0_7_6_11/WCLK
    SLICE_X52Y10         RAMS32                                       r  storage_3_reg_0_7_6_11/RAMD/CLK
                         clock pessimism             -0.255     0.582    
    SLICE_X52Y10         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     0.891    storage_3_reg_0_7_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_3_reg_0_7_6_11/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.548%)  route 0.256ns (64.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3369, routed)        0.567     0.567    sys_clk
    SLICE_X51Y9          FDRE                                         r  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y9          FDRE (Prop_fdre_C_Q)         0.141     0.708 r  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[1]/Q
                         net (fo=34, routed)          0.256     0.963    storage_3_reg_0_7_6_11/ADDRD1
    SLICE_X52Y10         RAMS32                                       r  storage_3_reg_0_7_6_11/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3369, routed)        0.837     0.837    storage_3_reg_0_7_6_11/WCLK
    SLICE_X52Y10         RAMS32                                       r  storage_3_reg_0_7_6_11/RAMD_D1/CLK
                         clock pessimism             -0.255     0.582    
    SLICE_X52Y10         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     0.891    storage_3_reg_0_7_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_7_6_11/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.364%)  route 0.258ns (64.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3369, routed)        0.568     0.568    sys_clk
    SLICE_X51Y6          FDRE                                         r  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y6          FDRE (Prop_fdre_C_Q)         0.141     0.709 r  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[1]/Q
                         net (fo=34, routed)          0.258     0.966    storage_2_reg_0_7_6_11/ADDRD1
    SLICE_X52Y5          RAMD32                                       r  storage_2_reg_0_7_6_11/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3369, routed)        0.839     0.839    storage_2_reg_0_7_6_11/WCLK
    SLICE_X52Y5          RAMD32                                       r  storage_2_reg_0_7_6_11/RAMA/CLK
                         clock pessimism             -0.255     0.584    
    SLICE_X52Y5          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.893    storage_2_reg_0_7_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -0.893    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  0.074    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     XADC/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y11  data_mem_grain12_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y13  data_mem_grain8_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y8   data_mem_grain13_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y9   data_mem_grain9_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y3   mem_1_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9   mem_1_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1   memadr_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y10  memadr_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2   memadr_reg_6/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y39  storage_1_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y39  storage_1_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y39  storage_1_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y39  storage_1_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y39  storage_1_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y39  storage_1_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y39  storage_1_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y39  storage_1_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y39  storage_1_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y39  storage_1_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y39  storage_1_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y39  storage_1_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y39  storage_1_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y39  storage_1_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y39  storage_1_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y39  storage_1_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y39  storage_1_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y39  storage_1_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y40  storage_1_reg_0_15_6_9/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y40  storage_1_reg_0_15_6_9/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.635ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.635ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X64Y28         FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     2.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     3.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     3.860    clk200_clk
    SLICE_X64Y28         FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     3.860    
                         clock uncertainty           -0.125     3.736    
    SLICE_X64Y28         FDPE (Setup_fdpe_C_D)       -0.035     3.701    FDPE_3
  -------------------------------------------------------------------
                         required time                          3.701    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.635    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.359ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.359ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.590ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X64Y31         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y16       BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=3369, routed)        0.590     2.590    sys_clk
    SLICE_X64Y31         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.590    
                         clock uncertainty           -0.129     2.460    
    SLICE_X64Y31         FDPE (Setup_fdpe_C_D)       -0.035     2.425    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.425    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.359    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+
Reference | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal   |
Clock     | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock      |
----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+
clk100    | cpu_reset        | FDPE           | -        |     0.191 (r) | FAST    |     1.947 (r) | SLOW    | pll_clk200 |
clk100    | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.187 (r) | FAST    |     4.906 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.115 (f) | FAST    |     4.906 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.183 (r) | FAST    |     4.903 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.111 (f) | FAST    |     4.903 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.185 (r) | FAST    |     4.904 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.113 (f) | FAST    |     4.904 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.186 (r) | FAST    |     4.905 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.114 (f) | FAST    |     4.905 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.904 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.904 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.169 (r) | FAST    |     4.889 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.097 (f) | FAST    |     4.889 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.903 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.903 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.904 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.904 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.131 (r) | FAST    |     4.845 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.059 (f) | FAST    |     4.845 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.153 (r) | FAST    |     4.865 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.081 (f) | FAST    |     4.865 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.125 (r) | FAST    |     4.842 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.053 (f) | FAST    |     4.842 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.137 (r) | FAST    |     4.850 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.065 (f) | FAST    |     4.850 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.138 (r) | FAST    |     4.856 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.066 (f) | FAST    |     4.856 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.157 (r) | FAST    |     4.870 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.085 (f) | FAST    |     4.870 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.126 (r) | FAST    |     4.843 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.054 (f) | FAST    |     4.843 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.158 (r) | FAST    |     4.872 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.086 (f) | FAST    |     4.872 (f) | SLOW    | pll_sys4x  |
sys_clk   | cpu_reset        | FDPE           | -        |     3.113 (r) | SLOW    |    -0.545 (r) | FAST    |            |
sys_clk   | serial_rx        | FDRE           | -        |     4.143 (r) | SLOW    |    -1.110 (r) | FAST    |            |
sys_clk   | spiflash_1x_miso | FDRE           | -        |     2.991 (r) | SLOW    |    -0.286 (r) | FAST    |            |
sys_clk   | user_btn0        | FDRE           | -        |     6.577 (r) | SLOW    |    -1.883 (r) | FAST    |            |
sys_clk   | user_btn1        | FDRE           | -        |     5.972 (r) | SLOW    |    -1.543 (r) | FAST    |            |
sys_clk   | user_btn2        | FDRE           | -        |     6.278 (r) | SLOW    |    -1.745 (r) | FAST    |            |
sys_clk   | user_btn3        | FDRE           | -        |     6.426 (r) | SLOW    |    -1.715 (r) | FAST    |            |
sys_clk   | user_sw0         | FDRE           | -        |     5.219 (r) | SLOW    |    -1.575 (r) | FAST    |            |
sys_clk   | user_sw1         | FDRE           | -        |     5.176 (r) | SLOW    |    -1.493 (r) | FAST    |            |
sys_clk   | user_sw2         | FDRE           | -        |     4.752 (r) | SLOW    |    -1.293 (r) | FAST    |            |
sys_clk   | user_sw3         | FDRE           | -        |     4.833 (r) | SLOW    |    -1.329 (r) | FAST    |            |
----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+


Output Ports Clock-to-out

----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+
Reference | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal      |
Clock     | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock         |
----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+
clk100    | eth_ref_clk      | BUFR           | -     |     10.330 (r) | SLOW    |      2.981 (r) | FAST    | eth_clk       |
clk100    | eth_ref_clk      | BUFR           | -     |     10.330 (f) | SLOW    |      2.981 (f) | FAST    | eth_clk       |
clk100    | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.351 (r) | SLOW    |      2.462 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.354 (r) | SLOW    |      2.460 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.344 (r) | SLOW    |      2.453 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.463 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.455 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.380 (r) | SLOW    |      2.485 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.377 (r) | SLOW    |      2.481 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.368 (r) | SLOW    |      2.473 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.383 (r) | SLOW    |      2.488 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.367 (r) | SLOW    |      2.472 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.376 (r) | SLOW    |      2.480 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.374 (r) | SLOW    |      2.479 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.364 (r) | SLOW    |      2.468 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.464 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.460 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.352 (r) | SLOW    |      2.463 (r) | FAST    | pll_sys4x     |
clk100    | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.454 (r) | FAST    | pll_sys4x     |
clk100    | ddram_cke        | OSERDESE2 (IO) | -     |      8.337 (r) | SLOW    |      2.449 (r) | FAST    | pll_sys4x     |
clk100    | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.501 (r) | SLOW    |      2.450 (r) | FAST    | pll_sys4x     |
clk100    | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.508 (r) | SLOW    |      2.457 (r) | FAST    | pll_sys4x     |
clk100    | ddram_cs_n       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.460 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.397 (r) | SLOW    |      2.503 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.143 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.150 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.148 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.144 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.146 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.301 (r) | SLOW    |      2.166 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.146 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.147 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.189 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.284 (r) | SLOW    |      2.164 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.201 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.183 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.295 (r) | SLOW    |      2.188 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.161 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.200 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.160 (r) | FAST    | pll_sys4x     |
clk100    | ddram_odt        | OSERDESE2 (IO) | -     |      8.363 (r) | SLOW    |      2.468 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.457 (r) | FAST    | pll_sys4x     |
clk100    | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.335 (r) | SLOW    |      2.440 (r) | FAST    | pll_sys4x     |
clk100    | ddram_we_n       | OSERDESE2 (IO) | -     |      8.338 (r) | SLOW    |      2.450 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |      9.923 (r) | SLOW    |      2.754 (r) | FAST    | pll_sys4x_dqs |
clk100    | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |      9.916 (r) | SLOW    |      2.780 (r) | FAST    | pll_sys4x_dqs |
clk100    | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |      9.924 (r) | SLOW    |      2.761 (r) | FAST    | pll_sys4x_dqs |
clk100    | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |      9.917 (r) | SLOW    |      2.776 (r) | FAST    | pll_sys4x_dqs |
sys_clk   | ddram_dq[0]      | FDRE           | -     |      7.120 (r) | SLOW    |      1.817 (r) | FAST    |               |
sys_clk   | ddram_dq[1]      | FDRE           | -     |      7.742 (r) | SLOW    |      2.107 (r) | FAST    |               |
sys_clk   | ddram_dq[2]      | FDRE           | -     |      7.734 (r) | SLOW    |      2.099 (r) | FAST    |               |
sys_clk   | ddram_dq[3]      | FDRE           | -     |      6.977 (r) | SLOW    |      1.759 (r) | FAST    |               |
sys_clk   | ddram_dq[4]      | FDRE           | -     |      7.430 (r) | SLOW    |      1.960 (r) | FAST    |               |
sys_clk   | ddram_dq[5]      | FDRE           | -     |      7.884 (r) | SLOW    |      2.181 (r) | FAST    |               |
sys_clk   | ddram_dq[6]      | FDRE           | -     |      7.127 (r) | SLOW    |      1.826 (r) | FAST    |               |
sys_clk   | ddram_dq[7]      | FDRE           | -     |      7.280 (r) | SLOW    |      1.895 (r) | FAST    |               |
sys_clk   | ddram_dq[8]      | FDRE           | -     |      6.362 (r) | SLOW    |      1.532 (r) | FAST    |               |
sys_clk   | ddram_dq[9]      | FDRE           | -     |      6.676 (r) | SLOW    |      1.636 (r) | FAST    |               |
sys_clk   | ddram_dq[10]     | FDRE           | -     |      6.514 (r) | SLOW    |      1.607 (r) | FAST    |               |
sys_clk   | ddram_dq[11]     | FDRE           | -     |      6.352 (r) | SLOW    |      1.512 (r) | FAST    |               |
sys_clk   | ddram_dq[12]     | FDRE           | -     |      6.674 (r) | SLOW    |      1.669 (r) | FAST    |               |
sys_clk   | ddram_dq[13]     | FDRE           | -     |      6.523 (r) | SLOW    |      1.584 (r) | FAST    |               |
sys_clk   | ddram_dq[14]     | FDRE           | -     |      6.522 (r) | SLOW    |      1.612 (r) | FAST    |               |
sys_clk   | ddram_dq[15]     | FDRE           | -     |      6.663 (r) | SLOW    |      1.638 (r) | FAST    |               |
sys_clk   | ddram_dqs_n[0]   | FDRE           | -     |      7.591 (r) | SLOW    |      2.022 (r) | FAST    |               |
sys_clk   | ddram_dqs_n[1]   | FDRE           | -     |      6.371 (r) | SLOW    |      1.503 (r) | FAST    |               |
sys_clk   | ddram_dqs_p[0]   | FDRE           | -     |      7.592 (r) | SLOW    |      2.029 (r) | FAST    |               |
sys_clk   | ddram_dqs_p[1]   | FDRE           | -     |      6.372 (r) | SLOW    |      1.499 (r) | FAST    |               |
sys_clk   | serial_tx        | FDSE           | -     |      9.741 (r) | SLOW    |      3.237 (r) | FAST    |               |
sys_clk   | spiflash_1x_cs_n | FDRE           | -     |      9.675 (r) | SLOW    |      3.020 (r) | FAST    |               |
sys_clk   | spiflash_1x_mosi | FDRE           | -     |      9.568 (r) | SLOW    |      3.070 (r) | FAST    |               |
sys_clk   | user_led0        | FDRE           | -     |      8.897 (r) | SLOW    |      2.857 (r) | FAST    |               |
sys_clk   | user_led1        | FDRE           | -     |      8.566 (r) | SLOW    |      2.735 (r) | FAST    |               |
sys_clk   | user_led2        | FDRE           | -     |      9.419 (r) | SLOW    |      3.166 (r) | FAST    |               |
sys_clk   | user_led3        | FDRE           | -     |      9.604 (r) | SLOW    |      3.244 (r) | FAST    |               |
----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+


Setup between Clocks

--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source  | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock   | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100  | clk100      |         2.084 | SLOW    |               |         |               |         |               |         |
sys_clk | sys_clk     |         9.443 | SLOW    |               |         |               |         |               |         |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 3.853 ns
Ideal Clock Offset to Actual Clock: 2.980 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -1.187 (r) | FAST    |   4.906 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -1.115 (f) | FAST    |   4.906 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.183 (r) | FAST    |   4.903 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.111 (f) | FAST    |   4.903 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.185 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.113 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.186 (r) | FAST    |   4.905 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.114 (f) | FAST    |   4.905 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.184 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.112 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.169 (r) | FAST    |   4.889 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.097 (f) | FAST    |   4.889 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.184 (r) | FAST    |   4.903 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.112 (f) | FAST    |   4.903 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.184 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.112 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.131 (r) | FAST    |   4.845 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.059 (f) | FAST    |   4.845 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.153 (r) | FAST    |   4.865 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.081 (f) | FAST    |   4.865 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.125 (r) | FAST    |   4.842 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.053 (f) | FAST    |   4.842 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.137 (r) | FAST    |   4.850 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.065 (f) | FAST    |   4.850 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.138 (r) | FAST    |   4.856 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.066 (f) | FAST    |   4.856 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.157 (r) | FAST    |   4.870 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.085 (f) | FAST    |   4.870 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.126 (r) | FAST    |   4.843 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.054 (f) | FAST    |   4.843 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.158 (r) | FAST    |   4.872 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.086 (f) | FAST    |   4.872 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -1.053 (f) | FAST    |   4.906 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.039 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.351 (r) | SLOW    |   2.462 (r) | FAST    |    0.009 |
ddram_a[1]         |   8.354 (r) | SLOW    |   2.460 (r) | FAST    |    0.009 |
ddram_a[2]         |   8.344 (r) | SLOW    |   2.453 (r) | FAST    |    0.000 |
ddram_a[3]         |   8.356 (r) | SLOW    |   2.463 (r) | FAST    |    0.011 |
ddram_a[4]         |   8.349 (r) | SLOW    |   2.455 (r) | FAST    |    0.004 |
ddram_a[5]         |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.031 |
ddram_a[6]         |   8.380 (r) | SLOW    |   2.485 (r) | FAST    |    0.036 |
ddram_a[7]         |   8.377 (r) | SLOW    |   2.481 (r) | FAST    |    0.033 |
ddram_a[8]         |   8.368 (r) | SLOW    |   2.473 (r) | FAST    |    0.024 |
ddram_a[9]         |   8.383 (r) | SLOW    |   2.488 (r) | FAST    |    0.039 |
ddram_a[10]        |   8.367 (r) | SLOW    |   2.472 (r) | FAST    |    0.022 |
ddram_a[11]        |   8.376 (r) | SLOW    |   2.480 (r) | FAST    |    0.032 |
ddram_a[12]        |   8.374 (r) | SLOW    |   2.479 (r) | FAST    |    0.030 |
ddram_a[13]        |   8.364 (r) | SLOW    |   2.468 (r) | FAST    |    0.020 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.383 (r) | SLOW    |   2.453 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.356 (r) | SLOW    |   2.464 (r) | FAST    |    0.008 |
ddram_ba[1]        |   8.349 (r) | SLOW    |   2.460 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.352 (r) | SLOW    |   2.463 (r) | FAST    |    0.003 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.356 (r) | SLOW    |   2.460 (r) | FAST    |    0.008 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.023 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.397 (r) | SLOW    |   2.503 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.397 (r) | SLOW    |   2.479 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.058 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.298 (r) | SLOW    |   2.143 (r) | FAST    |    0.014 |
ddram_dq[1]        |   9.300 (r) | SLOW    |   2.150 (r) | FAST    |    0.016 |
ddram_dq[2]        |   9.300 (r) | SLOW    |   2.148 (r) | FAST    |    0.016 |
ddram_dq[3]        |   9.298 (r) | SLOW    |   2.144 (r) | FAST    |    0.014 |
ddram_dq[4]        |   9.299 (r) | SLOW    |   2.146 (r) | FAST    |    0.015 |
ddram_dq[5]        |   9.301 (r) | SLOW    |   2.166 (r) | FAST    |    0.022 |
ddram_dq[6]        |   9.298 (r) | SLOW    |   2.146 (r) | FAST    |    0.014 |
ddram_dq[7]        |   9.299 (r) | SLOW    |   2.147 (r) | FAST    |    0.015 |
ddram_dq[8]        |   9.287 (r) | SLOW    |   2.189 (r) | FAST    |    0.045 |
ddram_dq[9]        |   9.284 (r) | SLOW    |   2.164 (r) | FAST    |    0.020 |
ddram_dq[10]       |   9.294 (r) | SLOW    |   2.201 (r) | FAST    |    0.058 |
ddram_dq[11]       |   9.287 (r) | SLOW    |   2.183 (r) | FAST    |    0.040 |
ddram_dq[12]       |   9.295 (r) | SLOW    |   2.188 (r) | FAST    |    0.045 |
ddram_dq[13]       |   9.286 (r) | SLOW    |   2.161 (r) | FAST    |    0.018 |
ddram_dq[14]       |   9.294 (r) | SLOW    |   2.200 (r) | FAST    |    0.057 |
ddram_dq[15]       |   9.286 (r) | SLOW    |   2.160 (r) | FAST    |    0.017 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.301 (r) | SLOW    |   2.143 (r) | FAST    |    0.058 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.532 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   7.120 (r) | SLOW    |   1.817 (r) | FAST    |    0.768 |
ddram_dq[1]        |   7.742 (r) | SLOW    |   2.107 (r) | FAST    |    1.390 |
ddram_dq[2]        |   7.734 (r) | SLOW    |   2.099 (r) | FAST    |    1.382 |
ddram_dq[3]        |   6.977 (r) | SLOW    |   1.759 (r) | FAST    |    0.625 |
ddram_dq[4]        |   7.430 (r) | SLOW    |   1.960 (r) | FAST    |    1.078 |
ddram_dq[5]        |   7.884 (r) | SLOW    |   2.181 (r) | FAST    |    1.532 |
ddram_dq[6]        |   7.127 (r) | SLOW    |   1.826 (r) | FAST    |    0.775 |
ddram_dq[7]        |   7.280 (r) | SLOW    |   1.895 (r) | FAST    |    0.928 |
ddram_dq[8]        |   6.362 (r) | SLOW    |   1.532 (r) | FAST    |    0.021 |
ddram_dq[9]        |   6.676 (r) | SLOW    |   1.636 (r) | FAST    |    0.324 |
ddram_dq[10]       |   6.514 (r) | SLOW    |   1.607 (r) | FAST    |    0.162 |
ddram_dq[11]       |   6.352 (r) | SLOW    |   1.512 (r) | FAST    |    0.000 |
ddram_dq[12]       |   6.674 (r) | SLOW    |   1.669 (r) | FAST    |    0.322 |
ddram_dq[13]       |   6.523 (r) | SLOW    |   1.584 (r) | FAST    |    0.171 |
ddram_dq[14]       |   6.522 (r) | SLOW    |   1.612 (r) | FAST    |    0.170 |
ddram_dq[15]       |   6.663 (r) | SLOW    |   1.638 (r) | FAST    |    0.311 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.884 (r) | SLOW    |   1.512 (r) | FAST    |    1.532 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.027 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   9.923 (r) | SLOW    |   2.754 (r) | FAST    |    0.007 |
ddram_dqs_n[1]     |   9.916 (r) | SLOW    |   2.780 (r) | FAST    |    0.027 |
ddram_dqs_p[0]     |   9.924 (r) | SLOW    |   2.761 (r) | FAST    |    0.008 |
ddram_dqs_p[1]     |   9.917 (r) | SLOW    |   2.776 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.924 (r) | SLOW    |   2.754 (r) | FAST    |    0.027 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.221 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   7.591 (r) | SLOW    |   2.022 (r) | FAST    |    1.220 |
ddram_dqs_n[1]     |   6.371 (r) | SLOW    |   1.503 (r) | FAST    |    0.005 |
ddram_dqs_p[0]     |   7.592 (r) | SLOW    |   2.029 (r) | FAST    |    1.221 |
ddram_dqs_p[1]     |   6.372 (r) | SLOW    |   1.499 (r) | FAST    |    0.001 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.592 (r) | SLOW    |   1.499 (r) | FAST    |    1.221 |
-------------------+-------------+---------+-------------+---------+----------+




