$date
	Fri Nov 29 22:32:24 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var reg 1 ! clk $end
$upscope $end
$scope module testbench $end
$var reg 1 " reset $end
$upscope $end
$scope module testbench $end
$var reg 1 # enable $end
$upscope $end
$scope module testbench $end
$var wire 4 $ count [3:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 $
0#
1"
0!
$end
#5
1!
#10
0!
1#
0"
#15
b1 $
1!
#20
0!
#25
b10 $
1!
#30
0!
#35
b11 $
1!
#40
0!
#45
b100 $
1!
#50
0!
#55
b101 $
1!
#60
0!
0#
#65
1!
#70
0!
#75
1!
#80
0!
#85
1!
#90
0!
1#
#95
b110 $
1!
#100
0!
#105
b111 $
1!
#110
0!
#115
b1000 $
1!
#120
0!
#125
b1001 $
1!
#130
0!
