
Clock Cycle 1:
addi
addi $s0, $zero, 1000
$s0 = 1000

Clock Cycle 2:
addi
addi $s1, $zero, 2500
$s1 = 2500

Clock Cycle 3:
addi
addi $t0, $zero, 1
$t0 = 1

Clock Cycle 4:
addi
addi $t1, $zero, 2
$t1 = 2

Clock Cycle 5:
addi
addi $t2, $zero, 3
$t2 = 3

Clock Cycle 6:
addi
addi $t3, $zero, 4
$t3 = 4

Clock Cycle 7:
sw
DRAM Request(Write) Issued for sw 1000 1 on Line 9

Clock Cycle 8:

Started sw 1000 1 on Line 9
Row 0 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 2500 2 on Line 10

Clock Cycle 9:

Completed 2/12
sw
DRAM Request(Write) Issued for sw 1004 3 on Line 12

Clock Cycle 10:

Completed 3/12
sw
DRAM Request(Write) Issued for sw 2504 0 on Line 13

Clock Cycle 11:

Completed 4/12
lw
DRAM Request(Read) Issued for lw 1000 $t5 on Line 15

Clock Cycle 12:
$t5 -> 1, 
Completed 5/12

Clock Cycle 13:
$t5 -> 1, 
Completed 6/12

Clock Cycle 14:
$t5 -> 1, 
Completed 7/12

Clock Cycle 15:
$t5 -> 1, 
Completed 8/12

Clock Cycle 16:
$t5 -> 1, 
Completed 9/12

Clock Cycle 17:
$t5 -> 1, 
Completed 10/12

Clock Cycle 18:
$t5 -> 1, 
Completed 11/12

Clock Cycle 19:
$t5 -> 1, 
Completed 12/12
Finished Instruction sw 1000 1 on Line 9

Clock Cycle 20:
$t5 -> 1, 
Started sw 1004 3 on Line 12
Completed 1/2

Clock Cycle 21:
$t5 -> 1, 
Completed 2/2
Finished Instruction sw 1004 3 on Line 12

Clock Cycle 22:
$t5 -> 1, 
Started lw 1000 $t5 on Line 15
Completed 1/2

Clock Cycle 23:
$t5 -> 1, 
Completed 2/2
$t5 = 1
Finished Instruction lw 1000 $t5 on Line 15

Clock Cycle 24:

Started sw 2500 2 on Line 10
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
addi
addi $t5,$t5,10
$t5 = 11

Clock Cycle 25:

Completed 2/22
lw
DRAM Request(Read) Issued for lw 2500 $t6 on Line 17

Clock Cycle 26:
$t6 -> 1, 
Completed 3/22
lw
DRAM Request(Read) Issued for lw 1004 $t7 on Line 18

Clock Cycle 27:
$t6 -> 1, $t7 -> 1, 
Completed 4/22
lw
DRAM Request(Read) Issued for lw 2504 $t8 on Line 19

Clock Cycle 28:
$t6 -> 1, $t7 -> 1, $t8 -> 1, 
Completed 5/22

Clock Cycle 29:
$t6 -> 1, $t7 -> 1, $t8 -> 1, 
Completed 6/22

Clock Cycle 30:
$t6 -> 1, $t7 -> 1, $t8 -> 1, 
Completed 7/22

Clock Cycle 31:
$t6 -> 1, $t7 -> 1, $t8 -> 1, 
Completed 8/22

Clock Cycle 32:
$t6 -> 1, $t7 -> 1, $t8 -> 1, 
Completed 9/22

Clock Cycle 33:
$t6 -> 1, $t7 -> 1, $t8 -> 1, 
Completed 10/22
Memory at 1000 = 1
Memory at 1004 = 3

Clock Cycle 34:
$t6 -> 1, $t7 -> 1, $t8 -> 1, 
Completed 11/22

Clock Cycle 35:
$t6 -> 1, $t7 -> 1, $t8 -> 1, 
Completed 12/22

Clock Cycle 36:
$t6 -> 1, $t7 -> 1, $t8 -> 1, 
Completed 13/22

Clock Cycle 37:
$t6 -> 1, $t7 -> 1, $t8 -> 1, 
Completed 14/22

Clock Cycle 38:
$t6 -> 1, $t7 -> 1, $t8 -> 1, 
Completed 15/22

Clock Cycle 39:
$t6 -> 1, $t7 -> 1, $t8 -> 1, 
Completed 16/22

Clock Cycle 40:
$t6 -> 1, $t7 -> 1, $t8 -> 1, 
Completed 17/22

Clock Cycle 41:
$t6 -> 1, $t7 -> 1, $t8 -> 1, 
Completed 18/22

Clock Cycle 42:
$t6 -> 1, $t7 -> 1, $t8 -> 1, 
Completed 19/22

Clock Cycle 43:
$t6 -> 1, $t7 -> 1, $t8 -> 1, 
Completed 20/22

Clock Cycle 44:
$t6 -> 1, $t7 -> 1, $t8 -> 1, 
Completed 21/22

Clock Cycle 45:
$t6 -> 1, $t7 -> 1, $t8 -> 1, 
Completed 22/22
Finished Instruction sw 2500 2 on Line 10

Clock Cycle 46:
$t6 -> 1, $t7 -> 1, $t8 -> 1, 
Started sw 2504 0 on Line 13
Completed 1/2

Clock Cycle 47:
$t6 -> 1, $t7 -> 1, $t8 -> 1, 
Completed 2/2
Finished Instruction sw 2504 0 on Line 13

Clock Cycle 48:
$t6 -> 1, $t7 -> 1, $t8 -> 1, 
Started lw 2500 $t6 on Line 17
Completed 1/2

Clock Cycle 49:
$t6 -> 1, $t7 -> 1, $t8 -> 1, 
Completed 2/2
$t6 = 2
Finished Instruction lw 2500 $t6 on Line 17

Clock Cycle 50:
$t7 -> 1, $t8 -> 1, 
Started lw 2504 $t8 on Line 19
Completed 1/2

Clock Cycle 51:
$t7 -> 1, $t8 -> 1, 
Completed 2/2
$t8 = 0
Finished Instruction lw 2504 $t8 on Line 19

Clock Cycle 52:
$t7 -> 1, 
Started lw 1004 $t7 on Line 18
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 53:
$t7 -> 1, 
Completed 2/22

Clock Cycle 54:
$t7 -> 1, 
Completed 3/22

Clock Cycle 55:
$t7 -> 1, 
Completed 4/22

Clock Cycle 56:
$t7 -> 1, 
Completed 5/22

Clock Cycle 57:
$t7 -> 1, 
Completed 6/22

Clock Cycle 58:
$t7 -> 1, 
Completed 7/22

Clock Cycle 59:
$t7 -> 1, 
Completed 8/22

Clock Cycle 60:
$t7 -> 1, 
Completed 9/22

Clock Cycle 61:
$t7 -> 1, 
Completed 10/22
Memory at 2500 = 2

Clock Cycle 62:
$t7 -> 1, 
Completed 11/22

Clock Cycle 63:
$t7 -> 1, 
Completed 12/22

Clock Cycle 64:
$t7 -> 1, 
Completed 13/22

Clock Cycle 65:
$t7 -> 1, 
Completed 14/22

Clock Cycle 66:
$t7 -> 1, 
Completed 15/22

Clock Cycle 67:
$t7 -> 1, 
Completed 16/22

Clock Cycle 68:
$t7 -> 1, 
Completed 17/22

Clock Cycle 69:
$t7 -> 1, 
Completed 18/22

Clock Cycle 70:
$t7 -> 1, 
Completed 19/22

Clock Cycle 71:
$t7 -> 1, 
Completed 20/22

Clock Cycle 72:
$t7 -> 1, 
Completed 21/22

Clock Cycle 73:
$t7 -> 1, 
Completed 22/22
$t7 = 3
Finished Instruction lw 1004 $t7 on Line 18
Total Number of cycles taken = 73
Total Number of Row Buffer Updates = 7

DRAM memory structure :
Memory at row 0 column 250 address 1000 = 1
Memory at row 0 column 251 address 1004 = 3
Memory at row 2 column 113 address 2500 = 2

Integer Register Values :
zero = 0
s0 = 1000
s1 = 2500
s2 = 0
s3 = 0
s4 = 0
s5 = 0
s6 = 0
s7 = 0
t0 = 1
t1 = 2
t2 = 3
t3 = 4
t4 = 0
t5 = 11
t6 = 2
t7 = 3
t8 = 0
t9 = 0
v0 = 0
v1 = 0
a0 = 0
a1 = 0
a2 = 0
a3 = 0
k0 = 0
gp = 0
sp = 0
fp = 0
ra = 0
at = 0
