1. Executing Verilog with UHDM frontend.
[INF:CM0023] Creating log file UHDM-integration-tests/build/slpp_all/surelog.log.

[WRN:PA0205] UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:1:1: No timescale set for "sub".

[WRN:PA0205] UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:5:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:1:1: Compile module "work@sub".

[INF:CP0303] UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:5:1: Compile module "work@top".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[INF:EL0526] Design Elaboration...

[INF:CP0335] UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:9:35: Compile generate block "work@top.gen_sbox_j[0]".

[INF:CP0335] UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:9:35: Compile generate block "work@top.gen_sbox_j[1]".

[INF:CP0335] UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:9:35: Compile generate block "work@top.gen_sbox_j[2]".

[INF:CP0335] UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:9:35: Compile generate block "work@top.gen_sbox_j[3]".

[NTE:EL0503] UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:5:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 3.

[NTE:EL0510] Nb instances: 5.

[NTE:EL0511] Nb leaf instances: 4.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@top)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
|uhdmtopPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@top)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
  |vpiTop:1
  |vpiClassDefn:
  \_class_defn: (builtin::any_sverilog_class)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiClassDefn:
  \_class_defn: (builtin::array)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new), line:3:5, endln:4:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: (work@mailbox::new), line:3:23, endln:3:28
      |vpiParent:
      \_function: (work@mailbox::new), line:3:5, endln:4:16
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
      |vpiFullName:work@mailbox::new
    |vpiIODecl:
    \_io_decl: (bound), line:3:23, endln:3:28
      |vpiParent:
      \_function: (work@mailbox::new), line:3:5, endln:4:16
      |vpiDirection:1
      |vpiName:bound
      |vpiExpr:
      \_constant: , line:3:31, endln:3:32
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , line:3:19, endln:3:22
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@mailbox::num), line:6:5, endln:7:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::num), line:6:14, endln:6:17
      |vpiParent:
      \_function: (work@mailbox::num), line:6:5, endln:7:16
      |vpiTypespec:
      \_int_typespec: , line:6:14, endln:6:17
        |vpiSigned:1
      |vpiFullName:work@mailbox::num
      |vpiSigned:1
  |vpiMethod:
  \_task: (work@mailbox::put), line:9:5, endln:10:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:9:15, endln:9:22
      |vpiParent:
      \_task: (work@mailbox::put), line:9:5, endln:10:12
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_put), line:12:5, endln:13:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: (work@mailbox::try_put)
      |vpiParent:
      \_function: (work@mailbox::try_put), line:12:5, endln:13:16
      |vpiFullName:work@mailbox::try_put
    |vpiIODecl:
    \_io_decl: (message), line:12:23, endln:12:30
      |vpiParent:
      \_function: (work@mailbox::try_put), line:12:5, endln:13:16
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::get), line:15:5, endln:16:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:15:19, endln:15:26
      |vpiParent:
      \_task: (work@mailbox::get), line:15:5, endln:16:12
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_get), line:18:5, endln:19:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::try_get), line:18:14, endln:18:17
      |vpiParent:
      \_function: (work@mailbox::try_get), line:18:5, endln:19:16
      |vpiTypespec:
      \_int_typespec: , line:18:14, endln:18:17
        |vpiSigned:1
      |vpiFullName:work@mailbox::try_get
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (message), line:18:31, endln:18:38
      |vpiParent:
      \_function: (work@mailbox::try_get), line:18:5, endln:19:16
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::peek), line:21:5, endln:22:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:21:20, endln:21:27
      |vpiParent:
      \_task: (work@mailbox::peek), line:21:5, endln:22:12
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::try_peek), line:24:14, endln:24:17
      |vpiParent:
      \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
      |vpiTypespec:
      \_int_typespec: , line:24:14, endln:24:17
        |vpiSigned:1
      |vpiFullName:work@mailbox::try_peek
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (message), line:24:31, endln:24:38
      |vpiParent:
      \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
      |vpiDirection:6
      |vpiName:message
|uhdmallClasses:
\_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@process
  |vpiTypedef:
  \_enum_typespec: (state), line:32:5, endln:32:74
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED), line:32:20, endln:32:28
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:FINISHED
      |INT:0
      |vpiDecompile:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (RUNNING), line:32:30, endln:32:37
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:RUNNING
      |INT:1
      |vpiDecompile:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (WAITING), line:32:39, endln:32:46
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:WAITING
      |INT:2
      |vpiDecompile:2
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (SUSPENDED), line:32:48, endln:32:57
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:SUSPENDED
      |INT:3
      |vpiDecompile:3
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (KILLED), line:32:59, endln:32:65
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:KILLED
      |INT:4
      |vpiDecompile:4
      |vpiSize:64
  |vpiMethod:
  \_function: (work@process::self), line:34:5, endln:34:11
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_class_var: (work@process::self), line:34:21, endln:34:28
      |vpiParent:
      \_function: (work@process::self), line:34:5, endln:34:11
      |vpiTypespec:
      \_class_typespec: , line:34:21, endln:34:28
        |vpiClassDefn:
        \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
      |vpiFullName:work@process::self
  |vpiMethod:
  \_function: (work@process::status), line:37:5, endln:38:16
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_enum_var: (work@process::status), line:37:14, endln:37:19
      |vpiParent:
      \_function: (work@process::status), line:37:5, endln:38:16
      |vpiTypespec:
      \_enum_typespec: (state), line:32:5, endln:32:74
        |vpiParent:
        \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
        |vpiName:state
        |vpiEnumConst:
        \_enum_const: (FINISHED), line:32:20, endln:32:28
          |vpiParent:
          \_enum_typespec: (state), line:32:5, endln:32:74
          |vpiName:FINISHED
          |INT:0
          |vpiDecompile:0
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (RUNNING), line:32:30, endln:32:37
          |vpiParent:
          \_enum_typespec: (state), line:32:5, endln:32:74
          |vpiName:RUNNING
          |INT:1
          |vpiDecompile:1
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (WAITING), line:32:39, endln:32:46
          |vpiParent:
          \_enum_typespec: (state), line:32:5, endln:32:74
          |vpiName:WAITING
          |INT:2
          |vpiDecompile:2
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (SUSPENDED), line:32:48, endln:32:57
          |vpiParent:
          \_enum_typespec: (state), line:32:5, endln:32:74
          |vpiName:SUSPENDED
          |INT:3
          |vpiDecompile:3
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (KILLED), line:32:59, endln:32:65
          |vpiParent:
          \_enum_typespec: (state), line:32:5, endln:32:74
          |vpiName:KILLED
          |INT:4
          |vpiDecompile:4
          |vpiSize:64
      |vpiFullName:work@process::status
  |vpiMethod:
  \_task: (work@process::kill), line:40:5, endln:41:12
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::await), line:43:5, endln:44:12
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::suspend), line:46:5, endln:47:12
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::resume), line:49:5, endln:50:12
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiMethod:1
    |vpiVisibility:1
|uhdmallClasses:
\_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new), line:57:5, endln:58:16
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: (work@semaphore::new), line:57:22, endln:57:30
      |vpiParent:
      \_function: (work@semaphore::new), line:57:5, endln:58:16
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
      |vpiFullName:work@semaphore::new
    |vpiIODecl:
    \_io_decl: (keyCount), line:57:22, endln:57:30
      |vpiParent:
      \_function: (work@semaphore::new), line:57:5, endln:58:16
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:57:33, endln:57:34
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , line:57:18, endln:57:21
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::put), line:60:5, endln:61:12
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:60:18, endln:60:26
      |vpiParent:
      \_task: (work@semaphore::put), line:60:5, endln:61:12
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:60:29, endln:60:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , line:60:14, endln:60:17
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::get), line:63:5, endln:64:12
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:63:18, endln:63:26
      |vpiParent:
      \_task: (work@semaphore::get), line:63:5, endln:64:12
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:63:29, endln:63:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , line:63:14, endln:63:17
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@semaphore::try_get), line:66:5, endln:67:16
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@semaphore::try_get), line:66:14, endln:66:17
      |vpiParent:
      \_function: (work@semaphore::try_get), line:66:5, endln:67:16
      |vpiTypespec:
      \_int_typespec: , line:66:14, endln:66:17
        |vpiSigned:1
      |vpiFullName:work@semaphore::try_get
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:66:30, endln:66:38
      |vpiParent:
      \_function: (work@semaphore::try_get), line:66:5, endln:67:16
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:66:41, endln:66:42
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , line:66:26, endln:66:29
        |vpiSigned:1
|uhdmallModules:
\_module_inst: work@sub (work@sub), file:UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv, line:1:1, endln:3:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@sub
  |vpiDefName:work@sub
  |vpiNet:
  \_logic_net: (work@sub.data_i), line:1:24, endln:1:30
    |vpiParent:
    \_module_inst: work@sub (work@sub), file:UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv, line:1:1, endln:3:10
    |vpiName:data_i
    |vpiFullName:work@sub.data_i
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@sub.o), line:1:45, endln:1:46
    |vpiParent:
    \_module_inst: work@sub (work@sub), file:UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv, line:1:1, endln:3:10
    |vpiName:o
    |vpiFullName:work@sub.o
    |vpiNetType:36
  |vpiPort:
  \_port: (data_i), line:1:24, endln:1:30
    |vpiParent:
    \_module_inst: work@sub (work@sub), file:UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv, line:1:1, endln:3:10
    |vpiName:data_i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@sub.data_i.data_i), line:1:24, endln:1:30
      |vpiParent:
      \_port: (data_i), line:1:24, endln:1:30
      |vpiName:data_i
      |vpiFullName:work@sub.data_i.data_i
      |vpiActual:
      \_logic_net: (work@sub.data_i), line:1:24, endln:1:30
    |vpiTypedef:
    \_logic_typespec: , line:1:18, endln:1:23
  |vpiPort:
  \_port: (o), line:1:45, endln:1:46
    |vpiParent:
    \_module_inst: work@sub (work@sub), file:UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv, line:1:1, endln:3:10
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@sub.o.o), line:1:45, endln:1:46
      |vpiParent:
      \_port: (o), line:1:45, endln:1:46
      |vpiName:o
      |vpiFullName:work@sub.o.o
      |vpiActual:
      \_logic_net: (work@sub.o), line:1:45, endln:1:46
    |vpiTypedef:
    \_logic_typespec: , line:1:39, endln:1:44
  |vpiContAssign:
  \_cont_assign: , line:2:11, endln:2:21
    |vpiParent:
    \_module_inst: work@sub (work@sub), file:UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv, line:1:1, endln:3:10
    |vpiRhs:
    \_ref_obj: (work@sub.data_i), line:2:15, endln:2:21
      |vpiParent:
      \_cont_assign: , line:2:11, endln:2:21
      |vpiName:data_i
      |vpiFullName:work@sub.data_i
      |vpiActual:
      \_logic_net: (work@sub.data_i), line:1:24, endln:1:30
    |vpiLhs:
    \_ref_obj: (work@sub.o), line:2:11, endln:2:12
      |vpiParent:
      \_cont_assign: , line:2:11, endln:2:21
      |vpiName:o
      |vpiFullName:work@sub.o
      |vpiActual:
      \_logic_net: (work@sub.o), line:1:45, endln:1:46
|uhdmallModules:
\_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv, line:5:1, endln:15:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.data_i), line:6:27, endln:6:33
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv, line:5:1, endln:15:10
    |vpiName:data_i
    |vpiFullName:work@top.data_i
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.o), line:7:23, endln:7:24
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv, line:5:1, endln:15:10
    |vpiName:o
    |vpiFullName:work@top.o
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.j), line:9:23, endln:9:24
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv, line:5:1, endln:15:10
    |vpiName:j
    |vpiFullName:work@top.j
    |vpiNetType:1
  |vpiPort:
  \_port: (data_i), line:6:27, endln:6:33
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv, line:5:1, endln:15:10
    |vpiName:data_i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@top.data_i.data_i), line:6:27, endln:6:33
      |vpiParent:
      \_port: (data_i), line:6:27, endln:6:33
      |vpiName:data_i
      |vpiFullName:work@top.data_i.data_i
      |vpiActual:
      \_logic_net: (work@top.data_i), line:6:27, endln:6:33
    |vpiTypedef:
    \_logic_typespec: , line:6:10, endln:6:26
      |vpiRange:
      \_range: , line:6:16, endln:6:21
        |vpiParent:
        \_logic_typespec: , line:6:10, endln:6:26
        |vpiLeftRange:
        \_constant: , line:6:17, endln:6:18
          |vpiParent:
          \_range: , line:6:16, endln:6:21
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:6:19, endln:6:20
          |vpiParent:
          \_range: , line:6:16, endln:6:21
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiRange:
      \_range: , line:6:21, endln:6:26
        |vpiParent:
        \_logic_typespec: , line:6:10, endln:6:26
        |vpiLeftRange:
        \_constant: , line:6:22, endln:6:23
          |vpiParent:
          \_range: , line:6:21, endln:6:26
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:6:24, endln:6:25
          |vpiParent:
          \_range: , line:6:21, endln:6:26
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiPort:
  \_port: (o), line:7:23, endln:7:24
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv, line:5:1, endln:15:10
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.o.o), line:7:23, endln:7:24
      |vpiParent:
      \_port: (o), line:7:23, endln:7:24
      |vpiName:o
      |vpiFullName:work@top.o.o
      |vpiActual:
      \_logic_net: (work@top.o), line:7:23, endln:7:24
    |vpiTypedef:
    \_logic_typespec: , line:7:11, endln:7:22
      |vpiRange:
      \_range: , line:7:17, endln:7:22
        |vpiParent:
        \_logic_typespec: , line:7:11, endln:7:22
        |vpiLeftRange:
        \_constant: , line:7:18, endln:7:19
          |vpiParent:
          \_range: , line:7:17, endln:7:22
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:7:20, endln:7:21
          |vpiParent:
          \_range: , line:7:17, endln:7:22
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiGenStmt:
  \_gen_for: 
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv, line:5:1, endln:15:10
    |vpiForInitStmt:
    \_assign_stmt: , line:9:9, endln:9:21
      |vpiParent:
      \_gen_for: 
      |vpiRhs:
      \_constant: , line:9:20, endln:9:21
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_int_var: (work@top.j), line:9:16, endln:9:17
        |vpiParent:
        \_assign_stmt: , line:9:9, endln:9:21
        |vpiTypespec:
        \_int_typespec: 
        |vpiName:j
        |vpiFullName:work@top.j
    |vpiCondition:
    \_operation: , line:9:23, endln:9:28
      |vpiParent:
      \_gen_for: 
      |vpiOpType:20
      |vpiOperand:
      \_ref_obj: (work@top.j), line:9:23, endln:9:24
        |vpiParent:
        \_operation: , line:9:23, endln:9:28
        |vpiName:j
        |vpiFullName:work@top.j
        |vpiActual:
        \_logic_net: (work@top.j), line:9:23, endln:9:24
      |vpiOperand:
      \_constant: , line:9:27, endln:9:28
        |vpiParent:
        \_operation: , line:9:23, endln:9:28
        |vpiDecompile:4
        |vpiSize:64
        |UINT:4
        |vpiConstType:9
    |vpiForIncStmt:
    \_operation: , line:9:30, endln:9:31
      |vpiParent:
      \_gen_for: 
      |vpiOpType:62
      |vpiOperand:
      \_ref_obj: (work@top.j)
        |vpiParent:
        \_gen_for: 
        |vpiName:j
        |vpiFullName:work@top.j
        |vpiActual:
        \_logic_net: (work@top.j), line:9:23, endln:9:24
    |vpiStmt:
    \_named_begin: (work@top.gen_sbox_j)
      |vpiParent:
      \_gen_for: 
      |vpiName:gen_sbox_j
      |vpiFullName:work@top.gen_sbox_j
      |vpiStmt:
      \_ref_module: work@sub (u_sub), line:10:11, endln:10:16
        |vpiParent:
        \_named_begin: (work@top.gen_sbox_j)
        |vpiName:u_sub
        |vpiDefName:work@sub
        |vpiPort:
        \_port: (data_i), line:11:10, endln:11:31
          |vpiParent:
          \_ref_module: work@sub (u_sub), line:10:11, endln:10:16
          |vpiName:data_i
          |vpiHighConn:
          \_var_select: (work@top.gen_sbox_j.u_sub.data_i.data_i), line:11:18, endln:11:30
            |vpiParent:
            \_port: (data_i), line:11:10, endln:11:31
            |vpiName:data_i
            |vpiFullName:work@top.gen_sbox_j.u_sub.data_i.data_i
            |vpiIndex:
            \_constant: , line:11:25, endln:11:26
              |vpiParent:
              \_var_select: (work@top.gen_sbox_j.u_sub.data_i.data_i), line:11:18, endln:11:30
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
            |vpiIndex:
            \_ref_obj: (work@top.gen_sbox_j.u_sub.data_i.data_i.j), line:11:28, endln:11:29
              |vpiParent:
              \_var_select: (work@top.gen_sbox_j.u_sub.data_i.data_i), line:11:18, endln:11:30
              |vpiName:j
              |vpiFullName:work@top.gen_sbox_j.u_sub.data_i.data_i.j
        |vpiPort:
        \_port: (o), line:12:10, endln:12:18
          |vpiParent:
          \_ref_module: work@sub (u_sub), line:10:11, endln:10:16
          |vpiName:o
          |vpiHighConn:
          \_bit_select: (work@top.gen_sbox_j.u_sub.o), line:12:15, endln:12:16
            |vpiParent:
            \_port: (o), line:12:10, endln:12:18
            |vpiName:o
            |vpiFullName:work@top.gen_sbox_j.u_sub.o
            |vpiIndex:
            \_ref_obj: (work@top.gen_sbox_j.u_sub.j), line:12:15, endln:12:16
              |vpiParent:
              \_bit_select: (work@top.gen_sbox_j.u_sub.o), line:12:15, endln:12:16
              |vpiName:j
              |vpiFullName:work@top.gen_sbox_j.u_sub.j
|uhdmtopModules:
\_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv, line:5:1, endln:15:10
  |vpiName:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@top.data_i), line:6:27, endln:6:33
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv, line:5:1, endln:15:10
    |vpiTypespec:
    \_logic_typespec: , line:6:10, endln:6:26
      |vpiParent:
      \_logic_net: (work@top.data_i), line:6:27, endln:6:33
      |vpiRange:
      \_range: , line:6:16, endln:6:21
        |vpiParent:
        \_logic_typespec: , line:6:10, endln:6:26
        |vpiLeftRange:
        \_constant: , line:6:17, endln:6:18
          |vpiParent:
          \_range: , line:6:16, endln:6:21
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:6:19, endln:6:20
          |vpiParent:
          \_range: , line:6:16, endln:6:21
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiRange:
      \_range: , line:6:21, endln:6:26
        |vpiParent:
        \_logic_typespec: , line:6:10, endln:6:26
        |vpiLeftRange:
        \_constant: , line:6:22, endln:6:23
          |vpiParent:
          \_range: , line:6:21, endln:6:26
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:6:24, endln:6:25
          |vpiParent:
          \_range: , line:6:21, endln:6:26
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:data_i
    |vpiFullName:work@top.data_i
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.o), line:7:23, endln:7:24
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv, line:5:1, endln:15:10
    |vpiTypespec:
    \_logic_typespec: , line:7:11, endln:7:22
      |vpiParent:
      \_logic_net: (work@top.o), line:7:23, endln:7:24
      |vpiRange:
      \_range: , line:7:17, endln:7:22
        |vpiParent:
        \_logic_typespec: , line:7:11, endln:7:22
        |vpiLeftRange:
        \_constant: , line:7:18, endln:7:19
          |vpiParent:
          \_range: , line:7:17, endln:7:22
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:7:20, endln:7:21
          |vpiParent:
          \_range: , line:7:17, endln:7:22
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:o
    |vpiFullName:work@top.o
    |vpiNetType:36
  |vpiTopModule:1
  |vpiPort:
  \_port: (data_i), line:6:27, endln:6:33
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv, line:5:1, endln:15:10
    |vpiName:data_i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@top.data_i), line:6:27, endln:6:33
      |vpiParent:
      \_port: (data_i), line:6:27, endln:6:33
      |vpiName:data_i
      |vpiFullName:work@top.data_i
      |vpiActual:
      \_logic_net: (work@top.data_i), line:6:27, endln:6:33
    |vpiTypedef:
    \_logic_typespec: , line:6:10, endln:6:26
      |vpiRange:
      \_range: , line:6:16, endln:6:21
        |vpiParent:
        \_logic_typespec: , line:6:10, endln:6:26
        |vpiLeftRange:
        \_constant: , line:6:17, endln:6:18
          |vpiParent:
          \_range: , line:6:16, endln:6:21
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:6:19, endln:6:20
          |vpiParent:
          \_range: , line:6:16, endln:6:21
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiRange:
      \_range: , line:6:21, endln:6:26
        |vpiParent:
        \_logic_typespec: , line:6:10, endln:6:26
        |vpiLeftRange:
        \_constant: , line:6:22, endln:6:23
          |vpiParent:
          \_range: , line:6:21, endln:6:26
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:6:24, endln:6:25
          |vpiParent:
          \_range: , line:6:21, endln:6:26
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiInstance:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv, line:5:1, endln:15:10
  |vpiPort:
  \_port: (o), line:7:23, endln:7:24
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv, line:5:1, endln:15:10
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.o), line:7:23, endln:7:24
      |vpiParent:
      \_port: (o), line:7:23, endln:7:24
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_logic_net: (work@top.o), line:7:23, endln:7:24
    |vpiTypedef:
    \_logic_typespec: , line:7:11, endln:7:22
      |vpiRange:
      \_range: , line:7:17, endln:7:22
        |vpiParent:
        \_logic_typespec: , line:7:11, endln:7:22
        |vpiLeftRange:
        \_constant: , line:7:18, endln:7:19
          |vpiParent:
          \_range: , line:7:17, endln:7:22
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:7:20, endln:7:21
          |vpiParent:
          \_range: , line:7:17, endln:7:22
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiInstance:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv, line:5:1, endln:15:10
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.gen_sbox_j[0]), line:9:35, endln:14:7
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv, line:5:1, endln:15:10
    |vpiName:gen_sbox_j[0]
    |vpiFullName:work@top.gen_sbox_j[0]
    |vpiGenScope:
    \_gen_scope: (work@top.gen_sbox_j[0]), line:9:35, endln:14:7
      |vpiParent:
      \_gen_scope_array: (work@top.gen_sbox_j[0]), line:9:35, endln:14:7
      |vpiFullName:work@top.gen_sbox_j[0]
      |vpiParameter:
      \_parameter: (work@top.gen_sbox_j[0].j), line:9:0
        |vpiParent:
        \_gen_scope: (work@top.gen_sbox_j[0]), line:9:35, endln:14:7
        |UINT:0
        |vpiTypespec:
        \_int_typespec: 
        |vpiLocalParam:1
        |vpiName:j
        |vpiFullName:work@top.gen_sbox_j[0].j
      |vpiModule:
      \_module_inst: work@sub (work@top.gen_sbox_j[0].u_sub), file:UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv, line:10:7, endln:13:9
        |vpiParent:
        \_gen_scope: (work@top.gen_sbox_j[0]), line:9:35, endln:14:7
        |vpiName:u_sub
        |vpiFullName:work@top.gen_sbox_j[0].u_sub
        |vpiDefName:work@sub
        |vpiDefFile:UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv
        |vpiDefLineNo:1
        |vpiNet:
        \_logic_net: (work@top.gen_sbox_j[0].u_sub.data_i), line:1:24, endln:1:30
          |vpiParent:
          \_module_inst: work@sub (work@top.gen_sbox_j[0].u_sub), file:UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv, line:10:7, endln:13:9
          |vpiTypespec:
          \_logic_typespec: , line:1:18, endln:1:23
            |vpiParent:
            \_logic_net: (work@top.gen_sbox_j[0].u_sub.data_i), line:1:24, endln:1:30
          |vpiName:data_i
          |vpiFullName:work@top.gen_sbox_j[0].u_sub.data_i
          |vpiNetType:36
        |vpiNet:
        \_logic_net: (work@top.gen_sbox_j[0].u_sub.o), line:1:45, endln:1:46
          |vpiParent:
          \_module_inst: work@sub (work@top.gen_sbox_j[0].u_sub), file:UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv, line:10:7, endln:13:9
          |vpiTypespec:
          \_logic_typespec: , line:1:39, endln:1:44
          |vpiName:o
          |vpiFullName:work@top.gen_sbox_j[0].u_sub.o
          |vpiNetType:36
        |vpiPort:
        \_port: (data_i), line:1:24, endln:1:30
          |vpiParent:
          \_module_inst: work@sub (work@top.gen_sbox_j[0].u_sub), file:UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv, line:10:7, endln:13:9
          |vpiName:data_i
          |vpiDirection:1
          |vpiHighConn:
          \_var_select: (work@top.data_i), line:11:18, endln:11:30
            |vpiParent:
            \_port: (data_i), line:1:24, endln:1:30
            |vpiName:data_i
            |vpiFullName:work@top.data_i
            |vpiActual:
            \_logic_net: (work@top.gen_sbox_j[0].u_sub.data_i), line:1:24, endln:1:30
            |vpiIndex:
            \_constant: , line:11:25, endln:11:26
              |vpiParent:
              \_var_select: (work@top.gen_sbox_j[0].u_sub.data_i.data_i), line:11:18, endln:11:30
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
            |vpiIndex:
            \_constant: , line:11:28, endln:11:29
              |vpiParent:
              \_var_select: (work@top.gen_sbox_j[0].u_sub.data_i.data_i), line:11:18, endln:11:30
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
          |vpiLowConn:
          \_ref_obj: (work@top.gen_sbox_j[0].u_sub.data_i), line:11:11, endln:11:17
            |vpiParent:
            \_port: (data_i), line:1:24, endln:1:30
            |vpiName:data_i
            |vpiFullName:work@top.gen_sbox_j[0].u_sub.data_i
            |vpiActual:
            \_logic_net: (work@top.gen_sbox_j[0].u_sub.data_i), line:1:24, endln:1:30
          |vpiTypedef:
          \_logic_typespec: , line:1:18, endln:1:23
          |vpiInstance:
          \_module_inst: work@sub (work@top.gen_sbox_j[0].u_sub), file:UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv, line:10:7, endln:13:9
        |vpiPort:
        \_port: (o), line:1:45, endln:1:46
          |vpiParent:
          \_module_inst: work@sub (work@top.gen_sbox_j[0].u_sub), file:UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv, line:10:7, endln:13:9
          |vpiName:o
          |vpiDirection:2
          |vpiHighConn:
          \_bit_select: (work@top.o), line:12:15, endln:12:16
            |vpiParent:
            \_port: (o), line:1:45, endln:1:46
            |vpiName:o
            |vpiFullName:work@top.o
            |vpiActual:
            \_logic_net: (work@top.gen_sbox_j[0].u_sub.o), line:1:45, endln:1:46
            |vpiIndex:
            \_constant: , line:12:15, endln:12:16
              |vpiParent:
              \_bit_select: (work@top.gen_sbox_j[0].u_sub.o), line:12:15, endln:12:16
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
          |vpiLowConn:
          \_ref_obj: (work@top.gen_sbox_j[0].u_sub.o), line:12:11, endln:12:12
            |vpiParent:
            \_port: (o), line:1:45, endln:1:46
            |vpiName:o
            |vpiFullName:work@top.gen_sbox_j[0].u_sub.o
            |vpiActual:
            \_logic_net: (work@top.gen_sbox_j[0].u_sub.o), line:1:45, endln:1:46
          |vpiTypedef:
          \_logic_typespec: , line:1:39, endln:1:44
          |vpiInstance:
          \_module_inst: work@sub (work@top.gen_sbox_j[0].u_sub), file:UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv, line:10:7, endln:13:9
        |vpiContAssign:
        \_cont_assign: , line:2:11, endln:2:21
          |vpiParent:
          \_module_inst: work@sub (work@top.gen_sbox_j[0].u_sub), file:UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv, line:10:7, endln:13:9
          |vpiRhs:
          \_ref_obj: (work@top.gen_sbox_j[0].u_sub.data_i), line:2:15, endln:2:21
            |vpiParent:
            \_cont_assign: , line:2:11, endln:2:21
            |vpiName:data_i
            |vpiFullName:work@top.gen_sbox_j[0].u_sub.data_i
            |vpiActual:
            \_logic_net: (work@top.gen_sbox_j[0].u_sub.data_i), line:1:24, endln:1:30
          |vpiLhs:
          \_ref_obj: (work@top.gen_sbox_j[0].u_sub.o), line:2:11, endln:2:12
            |vpiParent:
            \_cont_assign: , line:2:11, endln:2:21
            |vpiName:o
            |vpiFullName:work@top.gen_sbox_j[0].u_sub.o
            |vpiActual:
            \_logic_net: (work@top.gen_sbox_j[0].u_sub.o), line:1:45, endln:1:46
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.gen_sbox_j[1]), line:9:35, endln:14:7
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv, line:5:1, endln:15:10
    |vpiName:gen_sbox_j[1]
    |vpiFullName:work@top.gen_sbox_j[1]
    |vpiGenScope:
    \_gen_scope: (work@top.gen_sbox_j[1]), line:9:35, endln:14:7
      |vpiParent:
      \_gen_scope_array: (work@top.gen_sbox_j[1]), line:9:35, endln:14:7
      |vpiFullName:work@top.gen_sbox_j[1]
      |vpiParameter:
      \_parameter: (work@top.gen_sbox_j[1].j), line:9:0
        |vpiParent:
        \_gen_scope: (work@top.gen_sbox_j[1]), line:9:35, endln:14:7
        |UINT:1
        |vpiTypespec:
        \_int_typespec: 
        |vpiLocalParam:1
        |vpiName:j
        |vpiFullName:work@top.gen_sbox_j[1].j
      |vpiModule:
      \_module_inst: work@sub (work@top.gen_sbox_j[1].u_sub), file:UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv, line:10:7, endln:13:9
        |vpiParent:
        \_gen_scope: (work@top.gen_sbox_j[1]), line:9:35, endln:14:7
        |vpiName:u_sub
        |vpiFullName:work@top.gen_sbox_j[1].u_sub
        |vpiDefName:work@sub
        |vpiDefFile:UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv
        |vpiDefLineNo:1
        |vpiNet:
        \_logic_net: (work@top.gen_sbox_j[1].u_sub.data_i), line:1:24, endln:1:30
          |vpiParent:
          \_module_inst: work@sub (work@top.gen_sbox_j[1].u_sub), file:UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv, line:10:7, endln:13:9
          |vpiTypespec:
          \_logic_typespec: , line:1:18, endln:1:23
            |vpiParent:
            \_logic_net: (work@top.gen_sbox_j[1].u_sub.data_i), line:1:24, endln:1:30
          |vpiName:data_i
          |vpiFullName:work@top.gen_sbox_j[1].u_sub.data_i
          |vpiNetType:36
        |vpiNet:
        \_logic_net: (work@top.gen_sbox_j[1].u_sub.o), line:1:45, endln:1:46
          |vpiParent:
          \_module_inst: work@sub (work@top.gen_sbox_j[1].u_sub), file:UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv, line:10:7, endln:13:9
          |vpiTypespec:
          \_logic_typespec: , line:1:39, endln:1:44
          |vpiName:o
          |vpiFullName:work@top.gen_sbox_j[1].u_sub.o
          |vpiNetType:36
        |vpiPort:
        \_port: (data_i), line:1:24, endln:1:30
          |vpiParent:
          \_module_inst: work@sub (work@top.gen_sbox_j[1].u_sub), file:UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv, line:10:7, endln:13:9
          |vpiName:data_i
          |vpiDirection:1
          |vpiHighConn:
          \_var_select: (work@top.data_i), line:11:18, endln:11:30
            |vpiParent:
            \_port: (data_i), line:1:24, endln:1:30
            |vpiName:data_i
            |vpiFullName:work@top.data_i
            |vpiActual:
            \_logic_net: (work@top.gen_sbox_j[1].u_sub.data_i), line:1:24, endln:1:30
            |vpiIndex:
            \_constant: , line:11:25, endln:11:26
              |vpiParent:
              \_var_select: (work@top.gen_sbox_j[1].u_sub.data_i.data_i), line:11:18, endln:11:30
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
            |vpiIndex:
            \_constant: , line:11:28, endln:11:29
              |vpiParent:
              \_var_select: (work@top.gen_sbox_j[1].u_sub.data_i.data_i), line:11:18, endln:11:30
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
          |vpiLowConn:
          \_ref_obj: (work@top.gen_sbox_j[1].u_sub.data_i), line:11:11, endln:11:17
            |vpiParent:
            \_port: (data_i), line:1:24, endln:1:30
            |vpiName:data_i
            |vpiFullName:work@top.gen_sbox_j[1].u_sub.data_i
            |vpiActual:
            \_logic_net: (work@top.gen_sbox_j[1].u_sub.data_i), line:1:24, endln:1:30
          |vpiTypedef:
          \_logic_typespec: , line:1:18, endln:1:23
          |vpiInstance:
          \_module_inst: work@sub (work@top.gen_sbox_j[1].u_sub), file:UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv, line:10:7, endln:13:9
        |vpiPort:
        \_port: (o), line:1:45, endln:1:46
          |vpiParent:
          \_module_inst: work@sub (work@top.gen_sbox_j[1].u_sub), file:UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv, line:10:7, endln:13:9
          |vpiName:o
          |vpiDirection:2
          |vpiHighConn:
          \_bit_select: (work@top.o), line:12:15, endln:12:16
            |vpiParent:
            \_port: (o), line:1:45, endln:1:46
            |vpiName:o
            |vpiFullName:work@top.o
            |vpiActual:
            \_logic_net: (work@top.gen_sbox_j[1].u_sub.o), line:1:45, endln:1:46
            |vpiIndex:
            \_constant: , line:12:15, endln:12:16
              |vpiParent:
              \_bit_select: (work@top.gen_sbox_j[1].u_sub.o), line:12:15, endln:12:16
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
          |vpiLowConn:
          \_ref_obj: (work@top.gen_sbox_j[1].u_sub.o), line:12:11, endln:12:12
            |vpiParent:
            \_port: (o), line:1:45, endln:1:46
            |vpiName:o
            |vpiFullName:work@top.gen_sbox_j[1].u_sub.o
            |vpiActual:
            \_logic_net: (work@top.gen_sbox_j[1].u_sub.o), line:1:45, endln:1:46
          |vpiTypedef:
          \_logic_typespec: , line:1:39, endln:1:44
          |vpiInstance:
          \_module_inst: work@sub (work@top.gen_sbox_j[1].u_sub), file:UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv, line:10:7, endln:13:9
        |vpiContAssign:
        \_cont_assign: , line:2:11, endln:2:21
          |vpiParent:
          \_module_inst: work@sub (work@top.gen_sbox_j[1].u_sub), file:UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv, line:10:7, endln:13:9
          |vpiRhs:
          \_ref_obj: (work@top.gen_sbox_j[1].u_sub.data_i), line:2:15, endln:2:21
            |vpiParent:
            \_cont_assign: , line:2:11, endln:2:21
            |vpiName:data_i
            |vpiFullName:work@top.gen_sbox_j[1].u_sub.data_i
            |vpiActual:
            \_logic_net: (work@top.gen_sbox_j[1].u_sub.data_i), line:1:24, endln:1:30
          |vpiLhs:
          \_ref_obj: (work@top.gen_sbox_j[1].u_sub.o), line:2:11, endln:2:12
            |vpiParent:
            \_cont_assign: , line:2:11, endln:2:21
            |vpiName:o
            |vpiFullName:work@top.gen_sbox_j[1].u_sub.o
            |vpiActual:
            \_logic_net: (work@top.gen_sbox_j[1].u_sub.o), line:1:45, endln:1:46
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.gen_sbox_j[2]), line:9:35, endln:14:7
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv, line:5:1, endln:15:10
    |vpiName:gen_sbox_j[2]
    |vpiFullName:work@top.gen_sbox_j[2]
    |vpiGenScope:
    \_gen_scope: (work@top.gen_sbox_j[2]), line:9:35, endln:14:7
      |vpiParent:
      \_gen_scope_array: (work@top.gen_sbox_j[2]), line:9:35, endln:14:7
      |vpiFullName:work@top.gen_sbox_j[2]
      |vpiParameter:
      \_parameter: (work@top.gen_sbox_j[2].j), line:9:0
        |vpiParent:
        \_gen_scope: (work@top.gen_sbox_j[2]), line:9:35, endln:14:7
        |UINT:2
        |vpiTypespec:
        \_int_typespec: 
        |vpiLocalParam:1
        |vpiName:j
        |vpiFullName:work@top.gen_sbox_j[2].j
      |vpiModule:
      \_module_inst: work@sub (work@top.gen_sbox_j[2].u_sub), file:UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv, line:10:7, endln:13:9
        |vpiParent:
        \_gen_scope: (work@top.gen_sbox_j[2]), line:9:35, endln:14:7
        |vpiName:u_sub
        |vpiFullName:work@top.gen_sbox_j[2].u_sub
        |vpiDefName:work@sub
        |vpiDefFile:UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv
        |vpiDefLineNo:1
        |vpiNet:
        \_logic_net: (work@top.gen_sbox_j[2].u_sub.data_i), line:1:24, endln:1:30
          |vpiParent:
          \_module_inst: work@sub (work@top.gen_sbox_j[2].u_sub), file:UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv, line:10:7, endln:13:9
          |vpiTypespec:
          \_logic_typespec: , line:1:18, endln:1:23
            |vpiParent:
            \_logic_net: (work@top.gen_sbox_j[2].u_sub.data_i), line:1:24, endln:1:30
          |vpiName:data_i
          |vpiFullName:work@top.gen_sbox_j[2].u_sub.data_i
          |vpiNetType:36
        |vpiNet:
        \_logic_net: (work@top.gen_sbox_j[2].u_sub.o), line:1:45, endln:1:46
          |vpiParent:
          \_module_inst: work@sub (work@top.gen_sbox_j[2].u_sub), file:UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv, line:10:7, endln:13:9
          |vpiTypespec:
          \_logic_typespec: , line:1:39, endln:1:44
          |vpiName:o
          |vpiFullName:work@top.gen_sbox_j[2].u_sub.o
          |vpiNetType:36
        |vpiPort:
        \_port: (data_i), line:1:24, endln:1:30
          |vpiParent:
          \_module_inst: work@sub (work@top.gen_sbox_j[2].u_sub), file:UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv, line:10:7, endln:13:9
          |vpiName:data_i
          |vpiDirection:1
          |vpiHighConn:
          \_var_select: (work@top.data_i), line:11:18, endln:11:30
            |vpiParent:
            \_port: (data_i), line:1:24, endln:1:30
            |vpiName:data_i
            |vpiFullName:work@top.data_i
            |vpiActual:
            \_logic_net: (work@top.gen_sbox_j[2].u_sub.data_i), line:1:24, endln:1:30
            |vpiIndex:
            \_constant: , line:11:25, endln:11:26
              |vpiParent:
              \_var_select: (work@top.gen_sbox_j[2].u_sub.data_i.data_i), line:11:18, endln:11:30
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
            |vpiIndex:
            \_constant: , line:11:28, endln:11:29
              |vpiParent:
              \_var_select: (work@top.gen_sbox_j[2].u_sub.data_i.data_i), line:11:18, endln:11:30
              |vpiDecompile:2
              |vpiSize:64
              |UINT:2
              |vpiConstType:9
          |vpiLowConn:
          \_ref_obj: (work@top.gen_sbox_j[2].u_sub.data_i), line:11:11, endln:11:17
            |vpiParent:
            \_port: (data_i), line:1:24, endln:1:30
            |vpiName:data_i
            |vpiFullName:work@top.gen_sbox_j[2].u_sub.data_i
            |vpiActual:
            \_logic_net: (work@top.gen_sbox_j[2].u_sub.data_i), line:1:24, endln:1:30
          |vpiTypedef:
          \_logic_typespec: , line:1:18, endln:1:23
          |vpiInstance:
          \_module_inst: work@sub (work@top.gen_sbox_j[2].u_sub), file:UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv, line:10:7, endln:13:9
        |vpiPort:
        \_port: (o), line:1:45, endln:1:46
          |vpiParent:
          \_module_inst: work@sub (work@top.gen_sbox_j[2].u_sub), file:UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv, line:10:7, endln:13:9
          |vpiName:o
          |vpiDirection:2
          |vpiHighConn:
          \_bit_select: (work@top.o), line:12:15, endln:12:16
            |vpiParent:
            \_port: (o), line:1:45, endln:1:46
            |vpiName:o
            |vpiFullName:work@top.o
            |vpiActual:
            \_logic_net: (work@top.gen_sbox_j[2].u_sub.o), line:1:45, endln:1:46
            |vpiIndex:
            \_constant: , line:12:15, endln:12:16
              |vpiParent:
              \_bit_select: (work@top.gen_sbox_j[2].u_sub.o), line:12:15, endln:12:16
              |vpiDecompile:2
              |vpiSize:64
              |UINT:2
              |vpiConstType:9
          |vpiLowConn:
          \_ref_obj: (work@top.gen_sbox_j[2].u_sub.o), line:12:11, endln:12:12
            |vpiParent:
            \_port: (o), line:1:45, endln:1:46
            |vpiName:o
            |vpiFullName:work@top.gen_sbox_j[2].u_sub.o
            |vpiActual:
            \_logic_net: (work@top.gen_sbox_j[2].u_sub.o), line:1:45, endln:1:46
          |vpiTypedef:
          \_logic_typespec: , line:1:39, endln:1:44
          |vpiInstance:
          \_module_inst: work@sub (work@top.gen_sbox_j[2].u_sub), file:UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv, line:10:7, endln:13:9
        |vpiContAssign:
        \_cont_assign: , line:2:11, endln:2:21
          |vpiParent:
          \_module_inst: work@sub (work@top.gen_sbox_j[2].u_sub), file:UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv, line:10:7, endln:13:9
          |vpiRhs:
          \_ref_obj: (work@top.gen_sbox_j[2].u_sub.data_i), line:2:15, endln:2:21
            |vpiParent:
            \_cont_assign: , line:2:11, endln:2:21
            |vpiName:data_i
            |vpiFullName:work@top.gen_sbox_j[2].u_sub.data_i
            |vpiActual:
            \_logic_net: (work@top.gen_sbox_j[2].u_sub.data_i), line:1:24, endln:1:30
          |vpiLhs:
          \_ref_obj: (work@top.gen_sbox_j[2].u_sub.o), line:2:11, endln:2:12
            |vpiParent:
            \_cont_assign: , line:2:11, endln:2:21
            |vpiName:o
            |vpiFullName:work@top.gen_sbox_j[2].u_sub.o
            |vpiActual:
            \_logic_net: (work@top.gen_sbox_j[2].u_sub.o), line:1:45, endln:1:46
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.gen_sbox_j[3]), line:9:35, endln:14:7
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv, line:5:1, endln:15:10
    |vpiName:gen_sbox_j[3]
    |vpiFullName:work@top.gen_sbox_j[3]
    |vpiGenScope:
    \_gen_scope: (work@top.gen_sbox_j[3]), line:9:35, endln:14:7
      |vpiParent:
      \_gen_scope_array: (work@top.gen_sbox_j[3]), line:9:35, endln:14:7
      |vpiFullName:work@top.gen_sbox_j[3]
      |vpiParameter:
      \_parameter: (work@top.gen_sbox_j[3].j), line:9:0
        |vpiParent:
        \_gen_scope: (work@top.gen_sbox_j[3]), line:9:35, endln:14:7
        |UINT:3
        |vpiTypespec:
        \_int_typespec: 
        |vpiLocalParam:1
        |vpiName:j
        |vpiFullName:work@top.gen_sbox_j[3].j
      |vpiModule:
      \_module_inst: work@sub (work@top.gen_sbox_j[3].u_sub), file:UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv, line:10:7, endln:13:9
        |vpiParent:
        \_gen_scope: (work@top.gen_sbox_j[3]), line:9:35, endln:14:7
        |vpiName:u_sub
        |vpiFullName:work@top.gen_sbox_j[3].u_sub
        |vpiDefName:work@sub
        |vpiDefFile:UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv
        |vpiDefLineNo:1
        |vpiNet:
        \_logic_net: (work@top.gen_sbox_j[3].u_sub.data_i), line:1:24, endln:1:30
          |vpiParent:
          \_module_inst: work@sub (work@top.gen_sbox_j[3].u_sub), file:UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv, line:10:7, endln:13:9
          |vpiTypespec:
          \_logic_typespec: , line:1:18, endln:1:23
            |vpiParent:
            \_logic_net: (work@top.gen_sbox_j[3].u_sub.data_i), line:1:24, endln:1:30
          |vpiName:data_i
          |vpiFullName:work@top.gen_sbox_j[3].u_sub.data_i
          |vpiNetType:36
        |vpiNet:
        \_logic_net: (work@top.gen_sbox_j[3].u_sub.o), line:1:45, endln:1:46
          |vpiParent:
          \_module_inst: work@sub (work@top.gen_sbox_j[3].u_sub), file:UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv, line:10:7, endln:13:9
          |vpiTypespec:
          \_logic_typespec: , line:1:39, endln:1:44
          |vpiName:o
          |vpiFullName:work@top.gen_sbox_j[3].u_sub.o
          |vpiNetType:36
        |vpiPort:
        \_port: (data_i), line:1:24, endln:1:30
          |vpiParent:
          \_module_inst: work@sub (work@top.gen_sbox_j[3].u_sub), file:UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv, line:10:7, endln:13:9
          |vpiName:data_i
          |vpiDirection:1
          |vpiHighConn:
          \_var_select: (work@top.data_i), line:11:18, endln:11:30
            |vpiParent:
            \_port: (data_i), line:1:24, endln:1:30
            |vpiName:data_i
            |vpiFullName:work@top.data_i
            |vpiActual:
            \_logic_net: (work@top.gen_sbox_j[3].u_sub.data_i), line:1:24, endln:1:30
            |vpiIndex:
            \_constant: , line:11:25, endln:11:26
              |vpiParent:
              \_var_select: (work@top.gen_sbox_j[3].u_sub.data_i.data_i), line:11:18, endln:11:30
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
            |vpiIndex:
            \_constant: , line:11:28, endln:11:29
              |vpiParent:
              \_var_select: (work@top.gen_sbox_j[3].u_sub.data_i.data_i), line:11:18, endln:11:30
              |vpiDecompile:3
              |vpiSize:64
              |UINT:3
              |vpiConstType:9
          |vpiLowConn:
          \_ref_obj: (work@top.gen_sbox_j[3].u_sub.data_i), line:11:11, endln:11:17
            |vpiParent:
            \_port: (data_i), line:1:24, endln:1:30
            |vpiName:data_i
            |vpiFullName:work@top.gen_sbox_j[3].u_sub.data_i
            |vpiActual:
            \_logic_net: (work@top.gen_sbox_j[3].u_sub.data_i), line:1:24, endln:1:30
          |vpiTypedef:
          \_logic_typespec: , line:1:18, endln:1:23
          |vpiInstance:
          \_module_inst: work@sub (work@top.gen_sbox_j[3].u_sub), file:UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv, line:10:7, endln:13:9
        |vpiPort:
        \_port: (o), line:1:45, endln:1:46
          |vpiParent:
          \_module_inst: work@sub (work@top.gen_sbox_j[3].u_sub), file:UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv, line:10:7, endln:13:9
          |vpiName:o
          |vpiDirection:2
          |vpiHighConn:
          \_bit_select: (work@top.o), line:12:15, endln:12:16
            |vpiParent:
            \_port: (o), line:1:45, endln:1:46
            |vpiName:o
            |vpiFullName:work@top.o
            |vpiActual:
            \_logic_net: (work@top.gen_sbox_j[3].u_sub.o), line:1:45, endln:1:46
            |vpiIndex:
            \_constant: , line:12:15, endln:12:16
              |vpiParent:
              \_bit_select: (work@top.gen_sbox_j[3].u_sub.o), line:12:15, endln:12:16
              |vpiDecompile:3
              |vpiSize:64
              |UINT:3
              |vpiConstType:9
          |vpiLowConn:
          \_ref_obj: (work@top.gen_sbox_j[3].u_sub.o), line:12:11, endln:12:12
            |vpiParent:
            \_port: (o), line:1:45, endln:1:46
            |vpiName:o
            |vpiFullName:work@top.gen_sbox_j[3].u_sub.o
            |vpiActual:
            \_logic_net: (work@top.gen_sbox_j[3].u_sub.o), line:1:45, endln:1:46
          |vpiTypedef:
          \_logic_typespec: , line:1:39, endln:1:44
          |vpiInstance:
          \_module_inst: work@sub (work@top.gen_sbox_j[3].u_sub), file:UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv, line:10:7, endln:13:9
        |vpiContAssign:
        \_cont_assign: , line:2:11, endln:2:21
          |vpiParent:
          \_module_inst: work@sub (work@top.gen_sbox_j[3].u_sub), file:UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv, line:10:7, endln:13:9
          |vpiRhs:
          \_ref_obj: (work@top.gen_sbox_j[3].u_sub.data_i), line:2:15, endln:2:21
            |vpiParent:
            \_cont_assign: , line:2:11, endln:2:21
            |vpiName:data_i
            |vpiFullName:work@top.gen_sbox_j[3].u_sub.data_i
            |vpiActual:
            \_logic_net: (work@top.gen_sbox_j[3].u_sub.data_i), line:1:24, endln:1:30
          |vpiLhs:
          \_ref_obj: (work@top.gen_sbox_j[3].u_sub.o), line:2:11, endln:2:12
            |vpiParent:
            \_cont_assign: , line:2:11, endln:2:21
            |vpiName:o
            |vpiFullName:work@top.gen_sbox_j[3].u_sub.o
            |vpiActual:
            \_logic_net: (work@top.gen_sbox_j[3].u_sub.o), line:1:45, endln:1:46
Object 'work@top' of type 'design'
  Object 'builtin' of type 'package'
  Object '' of type 'module_inst'
    Object 'data_i' of type 'logic_net'
    Object 'o' of type 'logic_net'
  Object '' of type 'module_inst'
    Object 'data_i' of type 'logic_net'
    Object 'o' of type 'logic_net'
    Object 'j' of type 'logic_net'
  Object 'work@top' of type 'module_inst'
    Object 'data_i' of type 'port'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 'o' of type 'port'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 'data_i' of type 'logic_net'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 'o' of type 'logic_net'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 'gen_sbox_j[0]' of type 'gen_scope_array'
      Object '' of type 'gen_scope'
        Object 'j' of type 'parameter'
        Object 'u_sub' of type 'module_inst'
          Object 'data_i' of type 'logic_net'
            Object '' of type 'logic_typespec'
          Object 'o' of type 'logic_net'
            Object '' of type 'logic_typespec'
          Object 'data_i' of type 'port'
            Object '' of type 'logic_typespec'
          Object 'o' of type 'port'
            Object '' of type 'logic_typespec'
          Object '' of type 'cont_assign'
            Object 'o' of type 'ref_obj'
            Object 'data_i' of type 'ref_obj'
          Object 'data_i' of type 'var_select'
            Object '' of type 'constant'
            Object '' of type 'constant'
          Object 'o' of type 'bit_select'
            Object '' of type 'constant'
    Object 'gen_sbox_j[1]' of type 'gen_scope_array'
      Object '' of type 'gen_scope'
        Object 'j' of type 'parameter'
        Object 'u_sub' of type 'module_inst'
          Object 'data_i' of type 'var_select'
            Object '' of type 'constant'
            Object '' of type 'constant'
          Object 'o' of type 'bit_select'
            Object '' of type 'constant'
    Object 'gen_sbox_j[2]' of type 'gen_scope_array'
      Object '' of type 'gen_scope'
        Object 'j' of type 'parameter'
        Object 'u_sub' of type 'module_inst'
          Object 'data_i' of type 'var_select'
            Object '' of type 'constant'
            Object '' of type 'constant'
          Object 'o' of type 'bit_select'
            Object '' of type 'constant'
    Object 'gen_sbox_j[3]' of type 'gen_scope_array'
      Object '' of type 'gen_scope'
        Object 'j' of type 'parameter'
        Object 'u_sub' of type 'module_inst'
          Object 'data_i' of type 'var_select'
            Object '' of type 'constant'
            Object '' of type 'constant'
          Object 'o' of type 'bit_select'
            Object '' of type 'constant'
Generating RTLIL representation for module `\top'.
Dumping AST before simplification:
    AST_MODULE <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:5.1-15.10> str='\top'
      AST_WIRE <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:6.27-6.33> str='\data_i' input logic port=1 multirange=[ 0 4 0 1 ] multirange_swapped=[ 0 0 ]
        AST_RANGE <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> range=[3:0]
          AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed range=[31:0] int=3
          AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:7.23-7.24> str='\o' output logic port=2 multirange=[ 0 4 ] multirange_swapped=[ 0 ]
        AST_RANGE <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:7.17-7.22> basic_prep range=[3:0]
          AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed basic_prep range=[31:0] int=3
          AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:9.23-9.24> str='\j' logic range=[0:0]
      AST_GENBLOCK <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:9.35-14.7> str='\gen_sbox_j[0]'
        AST_LOCALPARAM <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:9.0-9.0> str='\j' multirange=[ 0 32 ] multirange_swapped=[ 0 ]
          AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:9.0-9.0> bits='00000000000000000000000000000000'(32) unsized range=[31:0]
          AST_RANGE <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> basic_prep range=[31:0]
            AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
            AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_CELL <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:10.7-13.9> str='\u_sub'
          AST_CELLTYPE <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> str='\sub'
          AST_ARGUMENT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:10.7-13.9> str='\data_i'
            AST_IDENTIFIER <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:11.18-11.30> str='\data_i' basic_prep
              AST_RANGE <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0>
                AST_SUB <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0>
                  AST_ADD <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0>
                    AST_ADD <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0>
                      AST_MUL <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0>
                        AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                        AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                      AST_MUL <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0>
                        AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                        AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                    AST_SUB <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0>
                      AST_MUL <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0>
                        AST_ADD <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0>
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                        AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                  AST_MUL <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0>
                    AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                    AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                AST_ADD <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0>
                  AST_MUL <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0>
                    AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                    AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                  AST_MUL <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0>
                    AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                    AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
          AST_ARGUMENT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:10.7-13.9> str='\o'
            AST_IDENTIFIER <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:12.15-12.16> str='\o'
              AST_RANGE <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:12.15-12.16>
                AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
      AST_GENBLOCK <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:9.35-14.7> str='\gen_sbox_j[1]'
        AST_LOCALPARAM <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:9.0-9.0> str='\j' multirange=[ 0 32 ] multirange_swapped=[ 0 ]
          AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:9.0-9.0> bits='00000000000000000000000000000001'(32) unsized range=[31:0] int=1
          AST_RANGE <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> basic_prep range=[31:0]
            AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
            AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_CELL <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:10.7-13.9> str='\u_sub'
          AST_CELLTYPE <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> str='\sub'
          AST_ARGUMENT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:10.7-13.9> str='\data_i'
            AST_IDENTIFIER <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:11.18-11.30> str='\data_i' basic_prep
              AST_RANGE <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0>
                AST_SUB <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0>
                  AST_ADD <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0>
                    AST_ADD <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0>
                      AST_MUL <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0>
                        AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                        AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                      AST_MUL <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0>
                        AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                        AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                    AST_SUB <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0>
                      AST_MUL <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0>
                        AST_ADD <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0>
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                        AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                  AST_MUL <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0>
                    AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                    AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                AST_ADD <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0>
                  AST_MUL <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0>
                    AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                    AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                  AST_MUL <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0>
                    AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                    AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
          AST_ARGUMENT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:10.7-13.9> str='\o'
            AST_IDENTIFIER <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:12.15-12.16> str='\o'
              AST_RANGE <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:12.15-12.16>
                AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
      AST_GENBLOCK <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:9.35-14.7> str='\gen_sbox_j[2]'
        AST_LOCALPARAM <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:9.0-9.0> str='\j' multirange=[ 0 32 ] multirange_swapped=[ 0 ]
          AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:9.0-9.0> bits='00000000000000000000000000000010'(32) unsized range=[31:0] int=2
          AST_RANGE <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> basic_prep range=[31:0]
            AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
            AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_CELL <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:10.7-13.9> str='\u_sub'
          AST_CELLTYPE <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> str='\sub'
          AST_ARGUMENT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:10.7-13.9> str='\data_i'
            AST_IDENTIFIER <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:11.18-11.30> str='\data_i' basic_prep
              AST_RANGE <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0>
                AST_SUB <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0>
                  AST_ADD <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0>
                    AST_ADD <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0>
                      AST_MUL <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0>
                        AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                        AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                      AST_MUL <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0>
                        AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                        AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                    AST_SUB <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0>
                      AST_MUL <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0>
                        AST_ADD <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0>
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                        AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                  AST_MUL <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0>
                    AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                    AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                AST_ADD <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0>
                  AST_MUL <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0>
                    AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                    AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                  AST_MUL <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0>
                    AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                    AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
          AST_ARGUMENT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:10.7-13.9> str='\o'
            AST_IDENTIFIER <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:12.15-12.16> str='\o'
              AST_RANGE <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:12.15-12.16>
                AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
      AST_GENBLOCK <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:9.35-14.7> str='\gen_sbox_j[3]'
        AST_LOCALPARAM <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:9.0-9.0> str='\j' multirange=[ 0 32 ] multirange_swapped=[ 0 ]
          AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:9.0-9.0> bits='00000000000000000000000000000011'(32) unsized range=[31:0] int=3
          AST_RANGE <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> basic_prep range=[31:0]
            AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
            AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_CELL <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:10.7-13.9> str='\u_sub'
          AST_CELLTYPE <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> str='\sub'
          AST_ARGUMENT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:10.7-13.9> str='\data_i'
            AST_IDENTIFIER <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:11.18-11.30> str='\data_i' basic_prep
              AST_RANGE <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0>
                AST_SUB <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0>
                  AST_ADD <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0>
                    AST_ADD <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0>
                      AST_MUL <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0>
                        AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                        AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                      AST_MUL <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0>
                        AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed range=[31:0] int=3
                        AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                    AST_SUB <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0>
                      AST_MUL <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0>
                        AST_ADD <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0>
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed range=[31:0] int=3
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                        AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                  AST_MUL <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0>
                    AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed range=[31:0] int=3
                    AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                AST_ADD <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0>
                  AST_MUL <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0>
                    AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                    AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                  AST_MUL <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0>
                    AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed range=[31:0] int=3
                    AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
          AST_ARGUMENT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:10.7-13.9> str='\o'
            AST_IDENTIFIER <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:12.15-12.16> str='\o'
              AST_RANGE <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:12.15-12.16>
                AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed range=[31:0] int=3
--- END OF AST DUMP ---
Dumping Verilog AST before simplification:
    module top(data_i, o);
      input [3:0] data_i;
      output [3:0] o;
      wire j;
      /** AST_GENBLOCK **/
      /** AST_GENBLOCK **/
      /** AST_GENBLOCK **/
      /** AST_GENBLOCK **/
    endmodule
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:5.1-15.10> str='\top' basic_prep
      AST_WIRE <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:6.27-6.33> str='\data_i' input logic basic_prep port=1 range=[3:0] multirange=[ 0 4 0 1 ] multirange_swapped=[ 0 0 ]
        AST_RANGE <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> basic_prep range=[3:0]
          AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed basic_prep range=[31:0] int=3
          AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:7.23-7.24> str='\o' output logic basic_prep port=2 range=[3:0] multirange=[ 0 4 ] multirange_swapped=[ 0 ]
        AST_RANGE <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:7.17-7.22> basic_prep range=[3:0]
          AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed basic_prep range=[31:0] int=3
          AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:9.23-9.24> str='\j' logic basic_prep range=[0:0]
      AST_GENBLOCK <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:9.35-14.7> str='\gen_sbox_j[0]' basic_prep
      AST_GENBLOCK <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:9.35-14.7> str='\gen_sbox_j[1]' basic_prep
      AST_GENBLOCK <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:9.35-14.7> str='\gen_sbox_j[2]' basic_prep
      AST_GENBLOCK <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:9.35-14.7> str='\gen_sbox_j[3]' basic_prep
      AST_LOCALPARAM <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:9.0-9.0> str='\gen_sbox_j[0].j' basic_prep range=[31:0] multirange=[ 0 32 ] multirange_swapped=[ 0 ]
        AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:9.0-9.0> bits='00000000000000000000000000000000'(32) unsized basic_prep range=[31:0]
        AST_RANGE <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_CELL <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:10.7-13.9> str='\gen_sbox_j[0].u_sub' basic_prep
        AST_CELLTYPE <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> str='\sub' basic_prep
        AST_ARGUMENT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:10.7-13.9> str='\data_i' basic_prep
          AST_IDENTIFIER <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:11.18-11.30> str='\data_i' basic_prep
            AST_RANGE <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> basic_prep range=[0:0]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) basic_prep range=[31:0]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) basic_prep range=[31:0]
        AST_ARGUMENT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:10.7-13.9> str='\o' basic_prep
          AST_IDENTIFIER <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:12.15-12.16> str='\o' basic_prep
            AST_RANGE <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:12.15-12.16> basic_prep range=[0:0]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_LOCALPARAM <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:9.0-9.0> str='\gen_sbox_j[1].j' basic_prep range=[31:0] multirange=[ 0 32 ] multirange_swapped=[ 0 ]
        AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:9.0-9.0> bits='00000000000000000000000000000001'(32) unsized basic_prep range=[31:0] int=1
        AST_RANGE <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_CELL <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:10.7-13.9> str='\gen_sbox_j[1].u_sub' basic_prep
        AST_CELLTYPE <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> str='\sub' basic_prep
        AST_ARGUMENT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:10.7-13.9> str='\data_i' basic_prep
          AST_IDENTIFIER <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:11.18-11.30> str='\data_i' basic_prep
            AST_RANGE <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> basic_prep range=[1:1]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) basic_prep range=[31:0] int=1
              AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) basic_prep range=[31:0] int=1
        AST_ARGUMENT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:10.7-13.9> str='\o' basic_prep
          AST_IDENTIFIER <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:12.15-12.16> str='\o' basic_prep
            AST_RANGE <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:12.15-12.16> basic_prep range=[1:1]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
      AST_LOCALPARAM <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:9.0-9.0> str='\gen_sbox_j[2].j' basic_prep range=[31:0] multirange=[ 0 32 ] multirange_swapped=[ 0 ]
        AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:9.0-9.0> bits='00000000000000000000000000000010'(32) unsized basic_prep range=[31:0] int=2
        AST_RANGE <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_CELL <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:10.7-13.9> str='\gen_sbox_j[2].u_sub' basic_prep
        AST_CELLTYPE <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> str='\sub' basic_prep
        AST_ARGUMENT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:10.7-13.9> str='\data_i' basic_prep
          AST_IDENTIFIER <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:11.18-11.30> str='\data_i' basic_prep
            AST_RANGE <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> basic_prep range=[2:2]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) basic_prep range=[31:0] int=2
              AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) basic_prep range=[31:0] int=2
        AST_ARGUMENT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:10.7-13.9> str='\o' basic_prep
          AST_IDENTIFIER <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:12.15-12.16> str='\o' basic_prep
            AST_RANGE <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:12.15-12.16> basic_prep range=[2:2]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
      AST_LOCALPARAM <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:9.0-9.0> str='\gen_sbox_j[3].j' basic_prep range=[31:0] multirange=[ 0 32 ] multirange_swapped=[ 0 ]
        AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:9.0-9.0> bits='00000000000000000000000000000011'(32) unsized basic_prep range=[31:0] int=3
        AST_RANGE <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_CELL <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:10.7-13.9> str='\gen_sbox_j[3].u_sub' basic_prep
        AST_CELLTYPE <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> str='\sub' basic_prep
        AST_ARGUMENT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:10.7-13.9> str='\data_i' basic_prep
          AST_IDENTIFIER <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:11.18-11.30> str='\data_i' basic_prep
            AST_RANGE <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> basic_prep range=[3:3]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) basic_prep range=[31:0] int=3
              AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) basic_prep range=[31:0] int=3
        AST_ARGUMENT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:10.7-13.9> str='\o' basic_prep
          AST_IDENTIFIER <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:12.15-12.16> str='\o' basic_prep
            AST_RANGE <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:12.15-12.16> basic_prep range=[3:3]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed basic_prep range=[31:0] int=3
--- END OF AST DUMP ---
Dumping Verilog AST after simplification:
    module top(data_i, o);
      /** AST_LOCALPARAM **/
      /** AST_LOCALPARAM **/
      /** AST_LOCALPARAM **/
      /** AST_LOCALPARAM **/
      input [3:0] data_i;
      output [3:0] o;
      wire j;
      /** AST_GENBLOCK **/
      /** AST_GENBLOCK **/
      /** AST_GENBLOCK **/
      /** AST_GENBLOCK **/
      /** AST_CELL **/
      /** AST_CELL **/
      /** AST_CELL **/
      /** AST_CELL **/
    endmodule
--- END OF AST DUMP ---
Generating RTLIL representation for module `\sub'.
Dumping AST before simplification:
    AST_MODULE <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:1.1-3.10> str='\sub'
      AST_WIRE <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:1.24-1.30> str='\data_i' input logic port=3 multirange=[ 0 1 ] multirange_swapped=[ 0 ]
        AST_RANGE <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> basic_prep range=[0:0]
          AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:1.45-1.46> str='\o' output logic port=4 multirange=[ 0 1 ] multirange_swapped=[ 0 ]
        AST_RANGE <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> basic_prep range=[0:0]
          AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_ASSIGN <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:2.11-2.21>
        AST_IDENTIFIER <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:2.11-2.12> str='\o'
        AST_IDENTIFIER <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:2.15-2.21> str='\data_i'
--- END OF AST DUMP ---
Dumping Verilog AST before simplification:
    module sub(data_i, o);
      input [0:0] data_i;
      output [0:0] o;
      assign o = data_i;
    endmodule
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:1.1-3.10> str='\sub' basic_prep
      AST_WIRE <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:1.24-1.30> str='\data_i' input logic basic_prep port=3 range=[0:0] multirange=[ 0 1 ] multirange_swapped=[ 0 ]
        AST_RANGE <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> basic_prep range=[0:0]
          AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:1.45-1.46> str='\o' output logic basic_prep port=4 range=[0:0] multirange=[ 0 1 ] multirange_swapped=[ 0 ]
        AST_RANGE <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> basic_prep range=[0:0]
          AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_ASSIGN <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:2.11-2.21> basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:2.11-2.12> str='\o' basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:2.15-2.21> str='\data_i' basic_prep
--- END OF AST DUMP ---
Dumping Verilog AST after simplification:
    module sub(data_i, o);
      input [0:0] data_i;
      output [0:0] o;
      assign o = data_i;
    endmodule
--- END OF AST DUMP ---

2. Executing PREP pass.

2.1. Executing HIERARCHY pass (managing design hierarchy).

2.1.1. Analyzing design hierarchy..
Top module:  \top
Used module:     \sub

2.1.2. Analyzing design hierarchy..
Top module:  \top
Used module:     \sub
Removed 0 unused modules.

2.2. Executing PROC pass (convert processes to netlists).

2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

2.2.4. Executing PROC_INIT pass (extract init attributes).

2.2.5. Executing PROC_ARST pass (detect async resets in processes).

2.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).

2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).

2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module sub.
Optimizing module top.

2.3. Executing OPT_EXPR pass (perform const folding).
Optimizing module sub.
Optimizing module top.

2.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sub..
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

2.5. Executing CHECK pass (checking for obvious problems).
Checking module sub...
Checking module top...
Found and reported 0 problems.

2.6. Executing OPT pass (performing simple optimizations).

2.6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module sub.
Optimizing module top.

2.6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sub'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sub..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

2.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sub.
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sub'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.6.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sub..
Finding unused cells or wires in module \top..

2.6.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module sub.
Optimizing module top.

2.6.8. Finished OPT passes. (There is nothing left to do.)

2.7. Executing WREDUCE pass (reducing word size of cells).

2.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sub..
Finding unused cells or wires in module \top..

2.9. Executing MEMORY_COLLECT pass (generating $mem cells).

2.10. Executing OPT pass (performing simple optimizations).

2.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module sub.
Optimizing module top.

2.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sub'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.10.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sub..
Finding unused cells or wires in module \top..

2.10.4. Finished fast OPT passes.

2.11. Printing statistics.

=== sub ===

   Number of wires:                  2
   Number of wire bits:              2
   Number of public wires:           2
   Number of public wire bits:       2
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== top ===

   Number of wires:                  2
   Number of wire bits:              8
   Number of public wires:           2
   Number of public wire bits:       8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     sub                             4

=== design hierarchy ===

   top                               1
     sub                             4

   Number of wires:                 10
   Number of wire bits:             16
   Number of public wires:          10
   Number of public wire bits:      16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

2.12. Executing CHECK pass (checking for obvious problems).
Checking module sub...
Checking module top...
Found and reported 0 problems.

3. Executing Verilog backend.

3.1. Executing BMUXMAP pass.

3.2. Executing DEMUXMAP pass.
/* Generated by Yosys 0.30+16 (git sha1 8b2a00102, clang-15 15.0.7 -O0 -fsanitize-address-use-after-return=always -fsanitize-address-use-after-return=always -fPIC -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address) */
Dumping module `\sub'.

(* src = "UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:1.1-3.10" *)
module sub(data_i, o);
  (* src = "UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:1.24-1.30" *)
  input data_i;
  wire data_i;
  (* src = "UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:1.45-1.46" *)
  output o;
  wire o;
  assign o = data_i;
endmodule
Dumping module `\top'.

(* top =  1  *)
(* src = "UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:5.1-15.10" *)
module top(data_i, o);
  (* src = "UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:6.27-6.33" *)
  input [3:0] data_i;
  wire [3:0] data_i;
  (* src = "UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:7.23-7.24" *)
  output [3:0] o;
  wire [3:0] o;
  (* module_not_derived = 32'd1 *)
  (* src = "UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:10.7-13.9" *)
  sub \gen_sbox_j[0].u_sub  (
    .data_i(data_i[0]),
    .o(o[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:10.7-13.9" *)
  sub \gen_sbox_j[1].u_sub  (
    .data_i(data_i[1]),
    .o(o[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:10.7-13.9" *)
  sub \gen_sbox_j[2].u_sub  (
    .data_i(data_i[2]),
    .o(o[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "UHDM-integration-tests/tests/NestedSelectOnInputPortInGenscope/top.sv:10.7-13.9" *)
  sub \gen_sbox_j[3].u_sub  (
    .data_i(data_i[3]),
    .o(o[3])
  );
endmodule

4. Executing Verilog backend.

4.1. Executing BMUXMAP pass.

4.2. Executing DEMUXMAP pass.
Dumping module `\sub'.
Dumping module `\top'.

5. Executing SIM pass (simulate the circuit).
Simulating cycle 0.
Simulating cycle 1.
Simulating cycle 2.
Simulating cycle 3.
Simulating cycle 4.
Simulating cycle 5.
Simulating cycle 6.
Simulating cycle 7.
Simulating cycle 8.
Simulating cycle 9.
Simulating cycle 10.
Simulating cycle 11.
Simulating cycle 12.
Simulating cycle 13.
Simulating cycle 14.
Simulating cycle 15.
Simulating cycle 16.
Simulating cycle 17.
Simulating cycle 18.
Simulating cycle 19.
Simulating cycle 20.
Simulating cycle 21.
Simulating cycle 22.
Simulating cycle 23.
Simulating cycle 24.
Simulating cycle 25.
Simulating cycle 26.
Simulating cycle 27.
Simulating cycle 28.
Simulating cycle 29.
Simulating cycle 30.
Simulating cycle 31.
Simulating cycle 32.
Simulating cycle 33.
Simulating cycle 34.
Simulating cycle 35.
Simulating cycle 36.
Simulating cycle 37.
Simulating cycle 38.
Simulating cycle 39.
Simulating cycle 40.

Yosys 0.30+16 (git sha1 8b2a00102, clang-15 15.0.7 -O0 -fsanitize-address-use-after-return=always -fsanitize-address-use-after-return=always -fPIC -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address)
