INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jankr/Documents/DHBW/FPGA/16_Bit_Risc/FPGA_Project/16Bit_RISC/16Bit_RISC.srcs/sim_1/new/CPU_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CPU'
