INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mique/Desktop/TDC-in-Artix-7/Final TDC_StartStop/Final TDC_StartStop.sim/sim_1/impl/func/xsim/top_tb_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Coarse
INFO: [VRFC 10-311] analyzing module Coarse__1
INFO: [VRFC 10-311] analyzing module Coarse__2
INFO: [VRFC 10-311] analyzing module Edge
INFO: [VRFC 10-311] analyzing module Edge__1
INFO: [VRFC 10-311] analyzing module Edge__2
INFO: [VRFC 10-311] analyzing module Edge__3
INFO: [VRFC 10-311] analyzing module Fine
INFO: [VRFC 10-311] analyzing module TDC
INFO: [VRFC 10-311] analyzing module block_clock
INFO: [VRFC 10-311] analyzing module block_clock_clk_wiz_0_0
INFO: [VRFC 10-311] analyzing module block_clock_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-311] analyzing module block_clock_wrapper
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-311] analyzing module decode__parameterized0
INFO: [VRFC 10-311] analyzing module enabler
INFO: [VRFC 10-311] analyzing module fine_debugger
INFO: [VRFC 10-311] analyzing module memory_ctrl
INFO: [VRFC 10-311] analyzing module merging
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mique/Desktop/TDC-in-Artix-7/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
