version 3
C:/Xilinx/lab5/lab5.vhd
lab5
VHDL
VHDL
test.xwv
Clocked
-
-
2000000000
ns
GSR:false
PRLD:false
100000000
CLOCK_LIST_BEGIN
clock
100000000
100000000
15000000
15000000
0
RISING
CLOCK_LIST_END
SIGNAL_LIST_BEGIN
a
clock
reset
clock
x
clock
SIGNAL_LIST_END
SIGNALS_NOT_ON_DISPLAY
x_DIFF
SIGNALS_NOT_ON_DISPLAY_END
MARKER_LIST_BEGIN
MARKER_LIST_END
MEASURE_LIST_BEGIN
MEASURE_LIST_END
SIGNAL_ORDER_BEGIN
clock
a
reset
x
SIGNAL_ORDER_END
-X-X-X-

