# RISC Processor Verilog
## Faculty of Automatic Control and Computer Science @ Politehnica University of Bucharest
## 3rd Year, 1st Semester (2020-2021)
### The repository contains the implementation of a RISC Processor using Verilog split into three phases.
