{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1771616425992 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1771616426008 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 20 14:40:25 2026 " "Processing started: Fri Feb 20 14:40:25 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1771616426008 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771616426008 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771616426008 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1771616427109 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1771616427109 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DataPath_tb_shr.v(68) " "Verilog HDL information at DataPath_tb_shr.v(68): always construct contains both blocking and non-blocking assignments" {  } { { "src/testbenches/DataPath/DataPath_tb_shr.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/testbenches/DataPath/DataPath_tb_shr.v" 68 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1771616443029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/testbenches/datapath/datapath_tb_shr.v 1 1 " "Found 1 design units, including 1 entities, in source file src/testbenches/datapath/datapath_tb_shr.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath_tb_shr " "Found entity 1: DataPath_tb_shr" {  } { { "src/testbenches/DataPath/DataPath_tb_shr.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/testbenches/DataPath/DataPath_tb_shr.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771616443029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771616443029 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DataPath_tb_shra.v(68) " "Verilog HDL information at DataPath_tb_shra.v(68): always construct contains both blocking and non-blocking assignments" {  } { { "src/testbenches/DataPath/DataPath_tb_shra.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/testbenches/DataPath/DataPath_tb_shra.v" 68 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1771616443042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/testbenches/datapath/datapath_tb_shra.v 1 1 " "Found 1 design units, including 1 entities, in source file src/testbenches/datapath/datapath_tb_shra.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath_tb_shra " "Found entity 1: DataPath_tb_shra" {  } { { "src/testbenches/DataPath/DataPath_tb_shra.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/testbenches/DataPath/DataPath_tb_shra.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771616443042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771616443042 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DataPath_tb_not.v(68) " "Verilog HDL information at DataPath_tb_not.v(68): always construct contains both blocking and non-blocking assignments" {  } { { "src/testbenches/DataPath/DataPath_tb_not.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/testbenches/DataPath/DataPath_tb_not.v" 68 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1771616443042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/testbenches/datapath/datapath_tb_not.v 1 1 " "Found 1 design units, including 1 entities, in source file src/testbenches/datapath/datapath_tb_not.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath_tb_not " "Found entity 1: DataPath_tb_not" {  } { { "src/testbenches/DataPath/DataPath_tb_not.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/testbenches/DataPath/DataPath_tb_not.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771616443042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771616443042 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DataPath_tb_neg.v(68) " "Verilog HDL information at DataPath_tb_neg.v(68): always construct contains both blocking and non-blocking assignments" {  } { { "src/testbenches/DataPath/DataPath_tb_neg.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/testbenches/DataPath/DataPath_tb_neg.v" 68 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1771616443059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/testbenches/datapath/datapath_tb_neg.v 1 1 " "Found 1 design units, including 1 entities, in source file src/testbenches/datapath/datapath_tb_neg.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath_tb_neg " "Found entity 1: DataPath_tb_neg" {  } { { "src/testbenches/DataPath/DataPath_tb_neg.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/testbenches/DataPath/DataPath_tb_neg.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771616443059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771616443059 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DataPath_tb_rol.v(68) " "Verilog HDL information at DataPath_tb_rol.v(68): always construct contains both blocking and non-blocking assignments" {  } { { "src/testbenches/DataPath/DataPath_tb_rol.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/testbenches/DataPath/DataPath_tb_rol.v" 68 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1771616443059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/testbenches/datapath/datapath_tb_rol.v 1 1 " "Found 1 design units, including 1 entities, in source file src/testbenches/datapath/datapath_tb_rol.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath_tb_rol " "Found entity 1: DataPath_tb_rol" {  } { { "src/testbenches/DataPath/DataPath_tb_rol.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/testbenches/DataPath/DataPath_tb_rol.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771616443074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771616443074 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DataPath_tb_ror.v(68) " "Verilog HDL information at DataPath_tb_ror.v(68): always construct contains both blocking and non-blocking assignments" {  } { { "src/testbenches/DataPath/DataPath_tb_ror.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/testbenches/DataPath/DataPath_tb_ror.v" 68 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1771616443083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/testbenches/datapath/datapath_tb_ror.v 1 1 " "Found 1 design units, including 1 entities, in source file src/testbenches/datapath/datapath_tb_ror.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath_tb_ror " "Found entity 1: DataPath_tb_ror" {  } { { "src/testbenches/DataPath/DataPath_tb_ror.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/testbenches/DataPath/DataPath_tb_ror.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771616443085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771616443085 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DataPath_tb_shl.v(68) " "Verilog HDL information at DataPath_tb_shl.v(68): always construct contains both blocking and non-blocking assignments" {  } { { "src/testbenches/DataPath/DataPath_tb_shl.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/testbenches/DataPath/DataPath_tb_shl.v" 68 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1771616443095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/testbenches/datapath/datapath_tb_shl.v 1 1 " "Found 1 design units, including 1 entities, in source file src/testbenches/datapath/datapath_tb_shl.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath_tb_shl " "Found entity 1: DataPath_tb_shl" {  } { { "src/testbenches/DataPath/DataPath_tb_shl.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/testbenches/DataPath/DataPath_tb_shl.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771616443101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771616443101 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DataPath_tb_and.v(68) " "Verilog HDL information at DataPath_tb_and.v(68): always construct contains both blocking and non-blocking assignments" {  } { { "src/testbenches/DataPath/DataPath_tb_and.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/testbenches/DataPath/DataPath_tb_and.v" 68 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1771616443107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/testbenches/datapath/datapath_tb_and.v 1 1 " "Found 1 design units, including 1 entities, in source file src/testbenches/datapath/datapath_tb_and.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath_tb_and " "Found entity 1: DataPath_tb_and" {  } { { "src/testbenches/DataPath/DataPath_tb_and.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/testbenches/DataPath/DataPath_tb_and.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771616443107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771616443107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/alu/add/rca_4.v 1 1 " "Found 1 design units, including 1 entities, in source file src/alu/add/rca_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 RCA_4 " "Found entity 1: RCA_4" {  } { { "src/alu/add/RCA_4.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/alu/add/RCA_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771616443122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771616443122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/alu/add/pfa.v 1 1 " "Found 1 design units, including 1 entities, in source file src/alu/add/pfa.v" { { "Info" "ISGN_ENTITY_NAME" "1 PFA " "Found entity 1: PFA" {  } { { "src/alu/add/PFA.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/alu/add/PFA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771616443122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771616443122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/alu/add/cla_32.v 1 1 " "Found 1 design units, including 1 entities, in source file src/alu/add/cla_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_32 " "Found entity 1: CLA_32" {  } { { "src/alu/add/CLA_32.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/alu/add/CLA_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771616443139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771616443139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/alu/add/cla_16.v 1 1 " "Found 1 design units, including 1 entities, in source file src/alu/add/cla_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_16 " "Found entity 1: CLA_16" {  } { { "src/alu/add/CLA_16.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/alu/add/CLA_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771616443139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771616443139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/alu/add/cla_4.v 1 1 " "Found 1 design units, including 1 entities, in source file src/alu/add/cla_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_4 " "Found entity 1: CLA_4" {  } { { "src/alu/add/CLA_4.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/alu/add/CLA_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771616443166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771616443166 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "src/alu/add/ALU_Add_Sub.v " "Can't analyze file -- file src/alu/add/ALU_Add_Sub.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1771616443170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file src/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771616443182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771616443182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/testbenches/booth_multiplier_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/testbenches/booth_multiplier_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Booth_Multiplier_tb " "Found entity 1: Booth_Multiplier_tb" {  } { { "src/testbenches/Booth_Multiplier_tb.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/testbenches/Booth_Multiplier_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771616443192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771616443192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/registers/register_32.v 1 1 " "Found 1 design units, including 1 entities, in source file src/registers/register_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_32 " "Found entity 1: Register_32" {  } { { "src/registers/Register_32.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/registers/Register_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771616443207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771616443207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/bus/mdr.v 1 1 " "Found 1 design units, including 1 entities, in source file src/bus/mdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Found entity 1: MDR" {  } { { "src/bus/MDR.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/bus/MDR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771616443224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771616443224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/bus/bus.v 1 1 " "Found 1 design units, including 1 entities, in source file src/bus/bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bus " "Found entity 1: Bus" {  } { { "src/bus/Bus.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/bus/Bus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771616443238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771616443238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/alu/mul/booth_multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file src/alu/mul/booth_multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 Booth_Multiplier " "Found entity 1: Booth_Multiplier" {  } { { "src/alu/mul/Booth_Multiplier.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/alu/mul/Booth_Multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771616443250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771616443250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/alu/div/nr_division.v 1 1 " "Found 1 design units, including 1 entities, in source file src/alu/div/nr_division.v" { { "Info" "ISGN_ENTITY_NAME" "1 NR_Division " "Found entity 1: NR_Division" {  } { { "src/alu/div/NR_Division.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/alu/div/NR_Division.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771616443269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771616443269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file src/alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "src/alu/ALU.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/alu/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771616443281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771616443281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/testbenches/nr_division_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/testbenches/nr_division_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 NR_Division_tb " "Found entity 1: NR_Division_tb" {  } { { "src/testbenches/NR_Division_tb.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/testbenches/NR_Division_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771616443298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771616443298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/testbenches/register_32_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/testbenches/register_32_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_32_tb " "Found entity 1: Register_32_tb" {  } { { "src/testbenches/Register_32_tb.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/testbenches/Register_32_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771616443306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771616443306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/testbenches/alu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/testbenches/alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "src/testbenches/ALU_tb.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/testbenches/ALU_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771616443324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771616443324 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DataPath_tb_mul.v(68) " "Verilog HDL information at DataPath_tb_mul.v(68): always construct contains both blocking and non-blocking assignments" {  } { { "src/testbenches/DataPath/DataPath_tb_mul.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/testbenches/DataPath/DataPath_tb_mul.v" 68 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1771616443332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/testbenches/datapath/datapath_tb_mul.v 1 1 " "Found 1 design units, including 1 entities, in source file src/testbenches/datapath/datapath_tb_mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath_tb_mul " "Found entity 1: DataPath_tb_mul" {  } { { "src/testbenches/DataPath/DataPath_tb_mul.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/testbenches/DataPath/DataPath_tb_mul.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771616443332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771616443332 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DataPath_tb_div.v(68) " "Verilog HDL information at DataPath_tb_div.v(68): always construct contains both blocking and non-blocking assignments" {  } { { "src/testbenches/DataPath/DataPath_tb_div.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/testbenches/DataPath/DataPath_tb_div.v" 68 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1771616443349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/testbenches/datapath/datapath_tb_div.v 1 1 " "Found 1 design units, including 1 entities, in source file src/testbenches/datapath/datapath_tb_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath_tb_div " "Found entity 1: DataPath_tb_div" {  } { { "src/testbenches/DataPath/DataPath_tb_div.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/testbenches/DataPath/DataPath_tb_div.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771616443354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771616443354 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DataPath_tb_or.v(68) " "Verilog HDL information at DataPath_tb_or.v(68): always construct contains both blocking and non-blocking assignments" {  } { { "src/testbenches/DataPath/DataPath_tb_or.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/testbenches/DataPath/DataPath_tb_or.v" 68 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1771616443360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/testbenches/datapath/datapath_tb_or.v 1 1 " "Found 1 design units, including 1 entities, in source file src/testbenches/datapath/datapath_tb_or.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath_tb_or " "Found entity 1: DataPath_tb_or" {  } { { "src/testbenches/DataPath/DataPath_tb_or.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/testbenches/DataPath/DataPath_tb_or.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771616443360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771616443360 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DataPath_tb_add.v(68) " "Verilog HDL information at DataPath_tb_add.v(68): always construct contains both blocking and non-blocking assignments" {  } { { "src/testbenches/DataPath/DataPath_tb_add.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/testbenches/DataPath/DataPath_tb_add.v" 68 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1771616443360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/testbenches/datapath/datapath_tb_add.v 1 1 " "Found 1 design units, including 1 entities, in source file src/testbenches/datapath/datapath_tb_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath_tb_add " "Found entity 1: DataPath_tb_add" {  } { { "src/testbenches/DataPath/DataPath_tb_add.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/testbenches/DataPath/DataPath_tb_add.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771616443376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771616443376 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DataPath_tb_sub.v(68) " "Verilog HDL information at DataPath_tb_sub.v(68): always construct contains both blocking and non-blocking assignments" {  } { { "src/testbenches/DataPath/DataPath_tb_sub.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/testbenches/DataPath/DataPath_tb_sub.v" 68 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1771616443376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/testbenches/datapath/datapath_tb_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file src/testbenches/datapath/datapath_tb_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath_tb_sub " "Found entity 1: DataPath_tb_sub" {  } { { "src/testbenches/DataPath/DataPath_tb_sub.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/testbenches/DataPath/DataPath_tb_sub.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771616443376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771616443376 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1771616443457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_32 Register_32:R0 " "Elaborating entity \"Register_32\" for hierarchy \"Register_32:R0\"" {  } { { "src/datapath.v" "R0" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771616443472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR MDR:MDR " "Elaborating entity \"MDR\" for hierarchy \"MDR:MDR\"" {  } { { "src/datapath.v" "MDR" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771616443503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu_op " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu_op\"" {  } { { "src/datapath.v" "alu_op" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771616443543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA_32 ALU:alu_op\|CLA_32:adder " "Elaborating entity \"CLA_32\" for hierarchy \"ALU:alu_op\|CLA_32:adder\"" {  } { { "src/alu/ALU.v" "adder" { Text "C:/Users/raele/ELEC374-CPU/src/alu/ALU.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771616443551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA_16 ALU:alu_op\|CLA_32:adder\|CLA_16:low_16 " "Elaborating entity \"CLA_16\" for hierarchy \"ALU:alu_op\|CLA_32:adder\|CLA_16:low_16\"" {  } { { "src/alu/add/CLA_32.v" "low_16" { Text "C:/Users/raele/ELEC374-CPU/src/alu/add/CLA_32.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771616443551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA_4 ALU:alu_op\|CLA_32:adder\|CLA_16:low_16\|CLA_4:cla0 " "Elaborating entity \"CLA_4\" for hierarchy \"ALU:alu_op\|CLA_32:adder\|CLA_16:low_16\|CLA_4:cla0\"" {  } { { "src/alu/add/CLA_16.v" "cla0" { Text "C:/Users/raele/ELEC374-CPU/src/alu/add/CLA_16.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771616443551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PFA ALU:alu_op\|CLA_32:adder\|CLA_16:low_16\|CLA_4:cla0\|PFA:pfa0 " "Elaborating entity \"PFA\" for hierarchy \"ALU:alu_op\|CLA_32:adder\|CLA_16:low_16\|CLA_4:cla0\|PFA:pfa0\"" {  } { { "src/alu/add/CLA_4.v" "pfa0" { Text "C:/Users/raele/ELEC374-CPU/src/alu/add/CLA_4.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771616443567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Booth_Multiplier ALU:alu_op\|Booth_Multiplier:multiplier " "Elaborating entity \"Booth_Multiplier\" for hierarchy \"ALU:alu_op\|Booth_Multiplier:multiplier\"" {  } { { "src/alu/ALU.v" "multiplier" { Text "C:/Users/raele/ELEC374-CPU/src/alu/ALU.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771616443630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NR_Division ALU:alu_op\|NR_Division:divider " "Elaborating entity \"NR_Division\" for hierarchy \"ALU:alu_op\|NR_Division:divider\"" {  } { { "src/alu/ALU.v" "divider" { Text "C:/Users/raele/ELEC374-CPU/src/alu/ALU.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771616443646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bus Bus:bus " "Elaborating entity \"Bus\" for hierarchy \"Bus:bus\"" {  } { { "src/datapath.v" "bus" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771616443668 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1771616444474 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/raele/ELEC374-CPU/output_files/CPU.map.smsg " "Generated suppressed messages file C:/Users/raele/ELEC374-CPU/output_files/CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771616444665 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1771616444967 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771616444967 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "97 " "Design contains 97 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clear " "No output dependent on input pin \"clear\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|clear"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_memory_data\[0\] " "No output dependent on input pin \"in_memory_data\[0\]\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|in_memory_data[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_memory_data\[1\] " "No output dependent on input pin \"in_memory_data\[1\]\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|in_memory_data[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_memory_data\[2\] " "No output dependent on input pin \"in_memory_data\[2\]\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|in_memory_data[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_memory_data\[3\] " "No output dependent on input pin \"in_memory_data\[3\]\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|in_memory_data[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_memory_data\[4\] " "No output dependent on input pin \"in_memory_data\[4\]\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|in_memory_data[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_memory_data\[5\] " "No output dependent on input pin \"in_memory_data\[5\]\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|in_memory_data[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_memory_data\[6\] " "No output dependent on input pin \"in_memory_data\[6\]\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|in_memory_data[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_memory_data\[7\] " "No output dependent on input pin \"in_memory_data\[7\]\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|in_memory_data[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_memory_data\[8\] " "No output dependent on input pin \"in_memory_data\[8\]\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|in_memory_data[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_memory_data\[9\] " "No output dependent on input pin \"in_memory_data\[9\]\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|in_memory_data[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_memory_data\[10\] " "No output dependent on input pin \"in_memory_data\[10\]\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|in_memory_data[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_memory_data\[11\] " "No output dependent on input pin \"in_memory_data\[11\]\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|in_memory_data[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_memory_data\[12\] " "No output dependent on input pin \"in_memory_data\[12\]\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|in_memory_data[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_memory_data\[13\] " "No output dependent on input pin \"in_memory_data\[13\]\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|in_memory_data[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_memory_data\[14\] " "No output dependent on input pin \"in_memory_data\[14\]\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|in_memory_data[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_memory_data\[15\] " "No output dependent on input pin \"in_memory_data\[15\]\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|in_memory_data[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_memory_data\[16\] " "No output dependent on input pin \"in_memory_data\[16\]\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|in_memory_data[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_memory_data\[17\] " "No output dependent on input pin \"in_memory_data\[17\]\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|in_memory_data[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_memory_data\[18\] " "No output dependent on input pin \"in_memory_data\[18\]\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|in_memory_data[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_memory_data\[19\] " "No output dependent on input pin \"in_memory_data\[19\]\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|in_memory_data[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_memory_data\[20\] " "No output dependent on input pin \"in_memory_data\[20\]\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|in_memory_data[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_memory_data\[21\] " "No output dependent on input pin \"in_memory_data\[21\]\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|in_memory_data[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_memory_data\[22\] " "No output dependent on input pin \"in_memory_data\[22\]\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|in_memory_data[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_memory_data\[23\] " "No output dependent on input pin \"in_memory_data\[23\]\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|in_memory_data[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_memory_data\[24\] " "No output dependent on input pin \"in_memory_data\[24\]\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|in_memory_data[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_memory_data\[25\] " "No output dependent on input pin \"in_memory_data\[25\]\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|in_memory_data[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_memory_data\[26\] " "No output dependent on input pin \"in_memory_data\[26\]\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|in_memory_data[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_memory_data\[27\] " "No output dependent on input pin \"in_memory_data\[27\]\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|in_memory_data[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_memory_data\[28\] " "No output dependent on input pin \"in_memory_data\[28\]\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|in_memory_data[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_memory_data\[29\] " "No output dependent on input pin \"in_memory_data\[29\]\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|in_memory_data[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_memory_data\[30\] " "No output dependent on input pin \"in_memory_data\[30\]\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|in_memory_data[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_memory_data\[31\] " "No output dependent on input pin \"in_memory_data\[31\]\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|in_memory_data[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_inport_data\[0\] " "No output dependent on input pin \"in_inport_data\[0\]\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|in_inport_data[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_inport_data\[1\] " "No output dependent on input pin \"in_inport_data\[1\]\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|in_inport_data[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_inport_data\[2\] " "No output dependent on input pin \"in_inport_data\[2\]\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|in_inport_data[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_inport_data\[3\] " "No output dependent on input pin \"in_inport_data\[3\]\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|in_inport_data[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_inport_data\[4\] " "No output dependent on input pin \"in_inport_data\[4\]\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|in_inport_data[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_inport_data\[5\] " "No output dependent on input pin \"in_inport_data\[5\]\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|in_inport_data[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_inport_data\[6\] " "No output dependent on input pin \"in_inport_data\[6\]\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|in_inport_data[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_inport_data\[7\] " "No output dependent on input pin \"in_inport_data\[7\]\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|in_inport_data[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_inport_data\[8\] " "No output dependent on input pin \"in_inport_data\[8\]\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|in_inport_data[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_inport_data\[9\] " "No output dependent on input pin \"in_inport_data\[9\]\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|in_inport_data[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_inport_data\[10\] " "No output dependent on input pin \"in_inport_data\[10\]\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|in_inport_data[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_inport_data\[11\] " "No output dependent on input pin \"in_inport_data\[11\]\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|in_inport_data[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_inport_data\[12\] " "No output dependent on input pin \"in_inport_data\[12\]\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|in_inport_data[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_inport_data\[13\] " "No output dependent on input pin \"in_inport_data\[13\]\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|in_inport_data[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_inport_data\[14\] " "No output dependent on input pin \"in_inport_data\[14\]\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|in_inport_data[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_inport_data\[15\] " "No output dependent on input pin \"in_inport_data\[15\]\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|in_inport_data[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_inport_data\[16\] " "No output dependent on input pin \"in_inport_data\[16\]\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|in_inport_data[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_inport_data\[17\] " "No output dependent on input pin \"in_inport_data\[17\]\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|in_inport_data[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_inport_data\[18\] " "No output dependent on input pin \"in_inport_data\[18\]\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|in_inport_data[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_inport_data\[19\] " "No output dependent on input pin \"in_inport_data\[19\]\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|in_inport_data[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_inport_data\[20\] " "No output dependent on input pin \"in_inport_data\[20\]\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|in_inport_data[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_inport_data\[21\] " "No output dependent on input pin \"in_inport_data\[21\]\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|in_inport_data[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_inport_data\[22\] " "No output dependent on input pin \"in_inport_data\[22\]\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|in_inport_data[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_inport_data\[23\] " "No output dependent on input pin \"in_inport_data\[23\]\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|in_inport_data[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_inport_data\[24\] " "No output dependent on input pin \"in_inport_data\[24\]\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|in_inport_data[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_inport_data\[25\] " "No output dependent on input pin \"in_inport_data\[25\]\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|in_inport_data[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_inport_data\[26\] " "No output dependent on input pin \"in_inport_data\[26\]\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|in_inport_data[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_inport_data\[27\] " "No output dependent on input pin \"in_inport_data\[27\]\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|in_inport_data[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_inport_data\[28\] " "No output dependent on input pin \"in_inport_data\[28\]\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|in_inport_data[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_inport_data\[29\] " "No output dependent on input pin \"in_inport_data\[29\]\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|in_inport_data[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_inport_data\[30\] " "No output dependent on input pin \"in_inport_data\[30\]\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|in_inport_data[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_inport_data\[31\] " "No output dependent on input pin \"in_inport_data\[31\]\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|in_inport_data[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCin " "No output dependent on input pin \"PCin\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|PCin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCout " "No output dependent on input pin \"PCout\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|PCout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRin " "No output dependent on input pin \"IRin\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|IRin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MARin " "No output dependent on input pin \"MARin\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|MARin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDRin " "No output dependent on input pin \"MDRin\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|MDRin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDRout " "No output dependent on input pin \"MDRout\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|MDRout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read " "No output dependent on input pin \"read\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|read"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HIin " "No output dependent on input pin \"HIin\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|HIin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HIout " "No output dependent on input pin \"HIout\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|HIout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LOin " "No output dependent on input pin \"LOin\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|LOin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LOout " "No output dependent on input pin \"LOout\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|LOout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Yin " "No output dependent on input pin \"Yin\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|Yin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Zin " "No output dependent on input pin \"Zin\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|Zin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ZHighout " "No output dependent on input pin \"ZHighout\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|ZHighout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ZLowout " "No output dependent on input pin \"ZLowout\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|ZLowout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "InPortin " "No output dependent on input pin \"InPortin\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|InPortin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "InPortout " "No output dependent on input pin \"InPortout\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|InPortout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OutPortin " "No output dependent on input pin \"OutPortin\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|OutPortin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OutPortout " "No output dependent on input pin \"OutPortout\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|OutPortout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Cin " "No output dependent on input pin \"Cin\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|Cin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Cout " "No output dependent on input pin \"Cout\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|Cout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_select\[0\] " "No output dependent on input pin \"reg_select\[0\]\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|reg_select[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_select\[1\] " "No output dependent on input pin \"reg_select\[1\]\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|reg_select[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_select\[2\] " "No output dependent on input pin \"reg_select\[2\]\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|reg_select[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_select\[3\] " "No output dependent on input pin \"reg_select\[3\]\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|reg_select[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rin " "No output dependent on input pin \"Rin\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|Rin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rout " "No output dependent on input pin \"Rout\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|Rout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALU_operation\[0\] " "No output dependent on input pin \"ALU_operation\[0\]\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|ALU_operation[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALU_operation\[1\] " "No output dependent on input pin \"ALU_operation\[1\]\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|ALU_operation[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALU_operation\[2\] " "No output dependent on input pin \"ALU_operation\[2\]\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|ALU_operation[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALU_operation\[3\] " "No output dependent on input pin \"ALU_operation\[3\]\"" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771616445214 "|datapath|ALU_operation[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1771616445214 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "97 " "Implemented 97 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "97 " "Implemented 97 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1771616445222 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1771616445222 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1771616445222 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 101 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 101 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4820 " "Peak virtual memory: 4820 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1771616445252 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 20 14:40:45 2026 " "Processing ended: Fri Feb 20 14:40:45 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1771616445252 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1771616445252 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1771616445252 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1771616445252 ""}
