$date
	Mon Dec 22 14:43:46 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module pipo_tb $end
$var wire 4 ! p_out [3:0] $end
$var reg 1 " clk $end
$var reg 1 # load $end
$var reg 4 $ p_in [3:0] $end
$var reg 1 % rst $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # load $end
$var wire 4 & p_in [3:0] $end
$var wire 1 % rst $end
$var wire 4 ' p_out [3:0] $end
$var reg 4 ( shift_reg [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx (
b0x '
b0 &
0%
b0 $
0#
0"
b0x !
$end
#5
1"
#10
0"
1#
#15
b0 !
b0 '
b0 (
1"
#20
0"
0#
b101 $
b101 &
#25
1"
#30
0"
b1111 $
b1111 &
