# 32-bit-Signed-Vedic-Multiplier
A 32-bit Signed Vedic Multiplier cre- ated using Verilog HDL utilising Vedic Mathematic Sutras formed using Carry Lookahead Adders as the basic building blocks.
