<dec f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.h' l='774' type='bool llvm::PPCTargetLowering::SelectAddressRegImm34(llvm::SDValue N, llvm::SDValue &amp; Disp, llvm::SDValue &amp; Base, llvm::SelectionDAG &amp; DAG) const'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelDAGToDAG.cpp' l='298' u='c' c='_ZN12_GLOBAL__N_115PPCDAGToDAGISel16SelectAddrImmX34EN4llvm7SDValueERS2_S3_'/>
<def f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='2661' ll='2706' type='bool llvm::PPCTargetLowering::SelectAddressRegImm34(llvm::SDValue N, llvm::SDValue &amp; Disp, llvm::SDValue &amp; Base, llvm::SelectionDAG &amp; DAG) const'/>
<doc f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='2659'>/// Similar to the 16-bit case but for instructions that take a 34-bit
/// displacement field (prefixed loads/stores).</doc>
