[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of RK3568 production of ROCKCHIP from the text:RK3568 Datasheet                                                   Rev 1.2 \nCopyright 20 21 © Rockchip Electronics Co., Ltd.                                                        1   \n \n \n \n \nRockchip  \nRK3568  \nDatasheet  \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \nRevision 1.2 \nJune . 2021 \n \n \n  \nRK3568 Datasheet                                                   Rev 1.2 \nCopyright 20 21 © Rockchip Electronics Co., Ltd.                                                        2  Revision History  \nDate  Revision  Description  \n2021-6-1 1.2 Update the note information and pin information  \n2021-3-5 1.1 Update the description for overview  \n2020-12-10 1.0 Initial release  \nRK3568 Datasheet                                                   Rev 1.2 \nCopyright 20 21 © Rockchip Electronics Co., Ltd.                                                        3  Table of Content  \nTable of Content  ................................ ................................ ................................ ...... 3 \nFigure Index  ................................ ................................ ................................ ...........  4 \nTable Index  ................................ ................................ ................................ .............  5 \nWarranty Disclaimer  ................................ ................................ ................................ . 6 \nChapter 1 Introduction  ................................ ................................ .....................  7 \n1.1 Overview  ................................ ................................ ...............................  7 \n1.2 Features  ................................ ................................ ................................  7 \n1.3 Block Diagram  ................................ ................................ ......................  19 \nChapter 2 Package Information ................................ ................................ .........  20 \n2.1 Order Information  ................................ ................................ .................  20 \n2.2 Top Marking  ................................ ................................ .........................  20 \n2.3 FCBGA636L Dime nsion  ................................ ................................ ...........  20 \n2.4 Ball Map  ................................ ................................ ..............................  23 \n2.5 Pin Number List  ................................ ................................ ....................  23 \n2.6 Power/Ground IO Description  ................................ ................................ .. 30 \n2.7 Function IO Description  ................................ ................................ ..........  33 \n2.8 IO Pin Name Description  ................................ ................................ ........  42 \nChapter 3 Electrical Specification  ................................ ................................ ...... 54 \n3.1 Absolute Ratings  ................................ ................................ ...................  54 \n3.2 Recommen ded Operating Condition  ................................ .........................  55 \n3.3 DC Characteristics  ................................ ................................ .................  56 \n3.4 Electrical Characteristics for General IO  ................................ ....................  57 \n3.5 Electrical Characteristics for PLL  ................................ ..............................  58 \n3.6 Electrical Characteristics for USB 2.0 Interface  ................................ ..........  58 \n3.7 Electrical Characteristics for DDR IO ................................ .........................  59 \n3.8 Electrical Characteristics for TSA DC................................ ..........................  60 \n3.9 Electrical Characteristics for MIPI DSI  ................................ .......................  60 \n3.10 Electrical Characteristics for MIPI CSI  ................................ .....................  60 \n3.11 Electrical Characteristics for HDMI  ................................ ..........................  60 \n3.12 Electrical Characteristics for multi -PHY ................................ ....................  61 \nChapter 4 Thermal Management  ................................ ................................ ....... 62 \n4.1 Overview  ................................ ................................ .............................  62 \n4.2 Package Thermal Characteristics  ................................ .............................  62 \nRK3568 Datasheet                                                   Rev 1.2 \nCopyright 20 21 © Rockchip Electronics Co., Ltd.                                                        4  Figure Index  \nFig.1-1 Block Diagram  ................................ ................................ .......................  19 \nFig.2-1 Package definition  ................................ ................................ ..................  20 \nFig.2-2 Package Top View  ................................ ................................ ..................  20 \nFig.2-3 Package bottom view  ................................ ................................ ..............  21 \nFig.2-4 Package side view  ................................ ................................ ..................  21 \nFig.2-5 Package dimension  ................................ ................................ .................  22 \nFig.2-6 Ball Map  ................................ ................................ ...............................  23 \nRK3568 Datasheet                                                   Rev 1.2 \nCopyright 20 21 © Rockchip Electronics Co., Ltd.                                                        5  Table Index  \nTable 2 -1 Pin Number List Information  ................................ ................................ ... 23 \nTable 2 -2 Power/Ground IO information  ................................ ................................ . 30 \nTable 2 -3 Function IO description  ................................ ................................ ..........  33 \nTable 2 -4 IO function description list  ................................ ................................ ..... 42 \nTable 3 -1 Absolute ratings ................................ ................................ ....................  54 \nTable 3 -2 Recommended operating condition  ................................ ..........................  55 \nTable 3 -3 DC Characteristics  ................................ ................................ .................  56 \nTable 3-4 Electrical Characteristics for Digital General IO  ................................ ..........  57 \nTable 3 -5 Electrical Characteristics for Frac PLL  ................................ .......................  58 \nTable 3 -6 Electrical Characteristics for Int -PLL ................................ .........................  58 \nTable 3 -7 Electrical Characteristics for USB 2.0 Interface  ................................ ..........  58 \nTable 3 -8 Electrical Characteristics for DDR IO  ................................ ........................  59 \nTable 3 -9 Electrical Characteristics for TSADC  ................................ .........................  60 \nTable 3 -10 Electrical Characteristics for MIPI DSI  ................................ ....................  60 \nTable 3 -11 Electrical Characteristics for MIPI CSI  ................................ .....................  60 \nTable 3 -12 Electrical Characteristics for HDMI  ................................ .........................  60 \nTable 3 -13 Electrical Characteristics for PCIe PHY  ................................ ....................  61 \nTable 4 -1 Thermal Resistance Characteristics  ................................ ..........................  62 \n \nRK3568 Datasheet                                                   Rev 1.2 \nCopyright 20 21 © Rockchip Electronics Co., Ltd.                                                        6  Warranty Disclaimer  \nRockchip Electronics Co.,  Ltd make s no warranty, representation or guarantee (expressed, implied, statutory, or otherwise) \nby or with respect to anything in this document, and shall not be liable for any implied warranties of non -infringement, \nmerchantab ility or fitness for a particular pur pose or for any indirect, special or consequential damages.  \n \nInformation furnished is believed to be accurate and reliable. However, Rockchip Electronics Co., Ltd assumes no \nresponsibility for the consequenc es of use of such information or for any infringe ment of patents or other rights of third \nparties that may result from its use.  \n \nRockchip Electronics Co.,  Ltd’s products are not designed, intended, or authorized for us ing as components in systems \nintended for surgical implant into the body, or other app lications intended to support or sustain life, or for any other \napplication in which the failure of the Rockchip Electronics Co.,  Ltd’s product could create a situation where personal injury or \ndeath may occur, should buyer purchase or use Rockchip Electro nics Co.,  Ltd’s products for any such unintended or \nunauthorized ap plication, buyer s shall indemnify and hold Rockchip Electronics Co.,  Ltd and its officers, employees, \nsubsidiaries, affiliates, and distributors harmless against all claims, costs, damages,  expenses, and reasonable attorney fees  \narising out of, either directly or indirectly, any claim of personal injury or death that may be associated with such uninten ded \nor unauthorized use, even if such claim alleges that Rockchip Electronics Co.,  Ltd was negligent regarding the design or \nmanufacture of the part.  \n \nCopyright and Patent Right  \nInformation in this document is provided solely to enable system and software implementers to use Rockchip Electronics Co., \nLtd ’s products. The re are no express ed or implied copyright licenses granted hereunder to design or fabricate any integrated \ncircuits or integrated circuits based on the information in this document.  \n \nRockchip Electronics Co.,  Ltd does not convey any license under its patent rights nor the \nrights of others.  \nAll copyright and patent rights referenced in this document belong to their respective owners \nand shall be subject to corresponding  copyright and patent licensing requiremen ts. \n \nTrademarks  \nRockchip and RockchipTM logo and the name of Rockchip Electronics Co.,  Ltd’s products are trademarks of Rockchip \nElectronics Co.,  Ltd. and are exclusively owned by Rockchip Electronics Co.,  Ltd. References to other companies and their \nproducts use trademarks owned by the respective companies and are for reference purpose only.  \n \nConfidentiality  \nThe information contained herein (including any attachments) is confidential. The recipient hereby acknowledges the \nconfidentiality of this document, and except for the specific purpose, this document shall not be disclosed to any third part y. \n  \nReverse engineering or disassembly is prohibited.  \n \nROCKCHIP ELECTRONICS CO.,LTD. RESERVES THE RIGHT TO MAKE CHANGES IN ITS PRODUCTS OR PRODUCT \nSPECIFICATIONS WITH THE INTENT TO IMPROVE FUNCTION OR DESIGN AT ANY TIME AND WITHOUT NOTICE \nAND IS NOT REQUIRED TO UNDATE THIS DOCUMENTATION TO REFLECT SUCH CHANGES.  \n \nCopyright © 202 1 Rockchip Electronics Co., Ltd.  \nAll rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted in any form o r \nby any means, electric or mechanical, by photocopying, recording, or otherwise, without the prior written consent of Rockchip  \nElectro nics Co.,  Ltd.  \nRK3568 Datasheet                                                   Rev 1.2 \nCopyright 20 21 © Rockchip Electronics Co., Ltd.                                                        7  Chapter 1  Introduction  \n1.1 Overview  \nRK3568 is a high -performance and low power quad -core application processor designed for \npersonal mobile internet device and AI oT equipment s.  \n \nMany embedded powerful hardware engines  are provide d to optimize performance for high -\nend application. RK3568 supports almost full -format H.264 decoder by 4K@ 60fps, H.265 \ndecoder by 4K@60fps, also support H.264 /H.265 encoder by 1080p@60fps, high -quality \nJPEG encoder/decoder.  \n \nEmbedded 3D GPU makes RK3568 compl etely compatible with OpenGL ES 1.1/2.0/ 3.2, \nOpenCL  2.0 and Vulkan 1. 1. Special 2D hardware engine will maximize display performance \nand provide very smoothly operation.  \nThe build -in NPU supports INT8/INT16 /FP16/BFP16  hybrid operation. In addition, with it s \nstrong compatibility, network models based on a series of frameworks such as \nTensorFlow/MXNet/PyTorch/Caffe can be easily converted.  \n \nRK3568 has high -performance external memory interface(DDR3 /DDR3L /DDR 4 \n/LPDDR3/LPDDR4/LPDDR4X) capable of sustaining dem anding memory bandwidths . \n1.2 Features  \nThe features listed below which may or may not be present in actual product, may be \nsubject to the third party licensing requirements. Please contact Rockchip for actual product \nfeature configurations and licensing requir ements.  \n \n1.2.1  Microprocessor  \n\uf06c Quad-core ARM Cortex -A55 CPU \n\uf06c ARM Neon Advanced SIMD (single instruction, multiple data) support for accelerated \nmedia and signal processing computation  \n\uf06c Include VFP hardware to support single and double -precision operations  \n\uf06c ARMv8 Cryptography Extensions  \n\uf06c Integrated 32KB L1 instruction cache, 32KB L1 data cache with ECC  \n\uf06c 512KB unified system L3 cache with ECC  \n\uf06c TrustZone technology support  \n\uf06c Separate power domains for CPU core system to support internal power switch and \nexternally turn on /off based on different application scenario  \n\uf06e PD_A55_ 0: 1st Cortex -A55 + Neon + FPU + L1 I/D Cache  \n\uf06e PD_A55_1: 2nd Cortex -A55 + Neon + FPU + L1 I/D Cache  \n\uf06e PD_A55_ 2: 3rd Cortex -A55 + Neon + FPU + L1 I/D Cache  \n\uf06e PD_A55_ 3: 4th Cortex -A55 + Neon + FPU + L1 I/D Cache  \n\uf06c One isolated voltage domain  \n \n1.2.2  Neural Process Unit  \n\uf06c Neural network acceleration engine with processing performance up to 1 TOPS  \n\uf06c Support INT8/INT16 /FP16/BFP16 MAC hybrid operation  \n\uf06c Support deep -learning frameworks: TensorFlow, TF -lite, Pytorch, Caffe, ONNX, MXNet,  \nKeras, Darknet  \n\uf06c One isolated voltage domain  \n \n1.2.3  Memory Organization  \n\uf06c Internal on -chip memory  \n\uf06e BootROM  \n\uf06e SYSTEM_ SRAM  in the voltage domain of VD_LOGIC  \n\uf06e PMU_SRAM in the voltage domain of VD_PMU for low power application  \nRK3568 Datasheet                                                   Rev 1.2 \nCopyright 20 21 © Rockchip Electronics Co., Ltd.                                                        8   \n\uf06c External off -chip memory  \n\uf06e DDR3 /DDR3L/DD R4/LP DDR3/LPDDR4/LPDDR4X① \n\uf06e SPI Nor/Nand Flash \n\uf06e eMMC  \n\uf06e SD_Card  \n\uf06e 8bits Async Nand Flash  \n\uf06e 8bits toggle Nand Flash  \n\uf06e 8bits ONFI Nand Flash  \n \n1.2.4  Internal Memory  \n\uf06c Internal Boot Rom \n\uf06e Support system boot from the following device:  \n\uf075 SPI Flash interface  \n\uf075 Nand Flash  \n\uf075 eMMC interface  \n\uf075 SDMMC interface   \n\uf06e Support system code download by the following interface:  \n\uf075 USB OTG  interface  (Device mode)  \n \n\uf06c SYSTEM_ SRAM  \n\uf06e Size: 64KB  \n \n\uf06c PMU_ SRAM   \n\uf06e Size: 8KB \n \n1.2.5  External Memory or Storage device  \n\uf06c Dynamic Memory Interface (DDR3/ DDR3L/DDR4/LPDDR2 /LPDDR3 /LPDDR4/LPDDR4X)  \n\uf06e Compatible with JEDEC standards  \n\uf06e Compatible with DDR3 -2133/DDR3L -2133/ LPDDR3-2133/DDR4 -3200/LPDDR4 -\n3200/LPDDR4X -3200 \n\uf06e Support  32bits data width, 2 ranks (chip selects), total addressing space is  \n8GB(max) for DDR3/DDR3L/DDR4  \n\uf06e Support  32bits data width, 4 ranks (chip selects), total addressing space is  \n8GB(max) for LPDDR3/LPDDR4/LPDDR4X  \n\uf06e Low power modes, such as power -down and self -refresh for SDRAM  \n\uf06e Compensation for board delays and variable latencies through programmable \npipelines  \n\uf06e Support 8bit s ECC for DDR3/ DDR3L/ DDR4  \n\uf06e Programmable output and ODT impedance with dynamic PVT compensation  \n \n\uf06c eMMC Interface  \n\uf06e Compatible with standard iNAND interface  \n\uf06e Compatible with eMMC specification 4.41, 4.51, 5.0 and 5.1  \n\uf06e Support th ree data bus width: 1 bit, 4bit s or 8bit s \n\uf06e Support HS200;  \n\uf06e Support CMD Queue  \n \n\uf06c SD/MMC Interface  \n\uf06e Compatible with SD3.0, MMC ver4. 51 \n\uf06e Data bus width is 4bits \n \n\uf06c Nand Flash Interface  \n\uf06e Support async nand flash, each channel 8bits, up to 4 banks  \n\uf06e Support ONFI Synchronous Flash Interface, each channel  8bits, up to 4 banks  \n\uf06e Support Toggle Flash Interface, each channel 8bits, up to 4 banks  \n\uf06e Support sync DDR nand flash, each channel 8bits, up to 4 banks  \nRK3568 Datasheet                                                   Rev 1.2 \nCopyright 20 21 © Rockchip Electronics Co., Ltd.                                                        9  \uf06e Support LBA nand flash in async or sync mode  \n\uf06e Up to 70 bits/1KB hardware ECC  \n\uf06e For DDR nand flash, support DLL bypass and 1/4 or 1/8 clock adjust, maximum \nclock rate is 75MHz  \n\uf06e For async nand flash, support configurable interface timing , maximum data rate is \n16bits/cycle  \n \n\uf06c SPI Flash  Interface  \n\uf06e Support Serial NOR Flash, NAND Flash, pSRAM and SRAM  \n\uf06e Support SDR mode  \n\uf06e Support 1bit/2bit/4bit data width  \n \n1.2.6  System Component  \n\uf06c CRU (clock & reset unit)  \n\uf06e Support clock gating control for individual components  \n\uf06e One oscillator with 24MHz clock  input \n\uf06e Support global soft -reset control for whole chip, also individual sof t-reset for each \ncomponent  \n \n\uf06c MCU \n\uf06e 32bits microcontroller core  \n\uf06e Harvard architecture separate Instruction and Data memories  \n\uf06e Integrated Programmable Interrupt Controller (IPIC)  \n\uf06e Integrated Debug Controller with JTAG interface  \n \n\uf06c PMU(power management unit)  \n\uf06e 5 separate voltage domains (VD_CORE/VD_LOGIC/ VD_NPU/VD_GPU/ VD_PMU)  \n\uf06e 15 separate power domains, which can be power up/down by software based on \ndifferent application scenes  \n\uf06e Multiple  configurable work modes to save power by different frequency or \nautomatic clock  gating control or power domain on/off control  \n \n\uf06c Timer  \n\uf06e Six 64bits timers  with interrupt -based operation for non -secure application  \n\uf06e Two 64bits timers  with interrupt -based operation for secure application  \n\uf06e Support two operation modes: free -running and user -defined count  \n\uf06e Support timer work state checkable  \n \n\uf06c Watchdog  \n\uf06e 32bits watchdog counter  \n\uf06e Counter counts down from a preset value to 0 to indicate the occurrence of a \ntimeout  \n\uf06e WDT can perform two types of operations when timeout occurs:  \n\uf075 Generate a system reset  \n\uf075 First generate an interrupt and if this is not cleared by the service routine by \nthe time a second timeout occurs then generate a system reset  \n\uf06e Programmable reset pulse length  \n\uf06e Totally 16 defined -ranges of main timeout period  \n\uf06e One Watchdog for non -secure applicati on \n\uf06e One Watchdog for secure application  \n \n\uf06c Interrupt Controller  \n\uf06e Support 3 PPI interrupt source s and 256 SPI interrupt sources input from different \ncomponents  \n\uf06e Support 16 software -triggered interrupts  \n\uf06e Two interrupt output s (nFIQ and nIRQ) separately for  each Cortex -A55, both are \nlow-level sensitive  \nRK3568 Datasheet                                                   Rev 1.2 \nCopyright 20 21 © Rockchip Electronics Co., Ltd.                                                        10  \uf06e Support different interrupt priority for each interrupt source, and they are always \nsoftware -programmable  \n \n\uf06c Mailbox \n\uf06e One Mail box in SoC to service Cortex -A55 and MCU communication  \n\uf06e Support four mailbox elements  per ma ilbox, each element includes  one data word, \none command word register and one flag bit that can represent one interrupt  \n\uf06e Provide 32 lock registers for software to use to indicate whether mailbox is \noccupied  \n \n\uf06c DMAC  \n\uf06e Two identical  DMAC  blocks  supported( DMAC0/DMAC1 ) \n\uf06e Micro -code programming based DMA  \n\uf06e The specific instruction set provides flexibility for programming DMA transfers  \n\uf06e Linked list DMA function is supported to complete scatter -gather transfer  \n\uf06e Support internal instruction cache  \n\uf06e Embedded DMA manager  thread  \n\uf06e Support data transfer types with memory -to-memory, memory -to-peripheral, \nperipheral -to-memory  \n\uf06e Signals the occurrence of various DMA events using the interrupt output signals  \n\uf06e Mapping relationship between each channel and different interrupt outputs is \nsoftware -programmable  \n\uf06e One embedded DMA controller for system  \n\uf06e DMAC features:  \n\uf075 8 channels totally  \n\uf075 32 hardware request from peripherals  \n\uf075 2 interrupt output s \n \n\uf06c Trust Execution Environment system  \n\uf06e Support TrustZone technology for the following components  \n\uf075 Cortex -A55, support security and non -security mode, switch by software  \n\uf075 System general DMAC, support some dedicated channels work only in security \nmode  \n\uf075 Secure OTP, only can be accessed by Cortex -A55 in secure mode  and secure \nkey reader block  \n\uf075 SYSTEM_SRAM , part of space is addressed only in security mode, detailed size \nis software -programmable together with TZMA (TrustZone memory adapter)  \n\uf06e Cipher engine  \n\uf075 Support SHA-1, SHA -256/224, SHA -512/384, MD5 with hardware padding  \n\uf075 Support  HMAC of  SHA-1, SHA -256, SHA -512, M D5 with hardware padding  \n\uf075 Support AES -128, AES -192, AES -256 encrypt & decrypt cipher   \n\uf075 Support DES & TDES  cipher  \n\uf075 Support AES ECB/CBC/OFB/CFB/CTR/CTS/XTS/CCM/GCM/CBC -MAC/CMAC \nmode  \n\uf075 Support DES/TDES ECB/CBC/OFB/CFB mode  \n\uf075 Support up to 4096 bits PKA mathematical operations  for RSA/ECC  \n\uf06e Support data scrambling f or DDR SDRAM device  \n\uf06e Support up to 256 bits TRNG Output  \n\uf06e Support  secure OTP  \n\uf06e Support secure  boot \n\uf06e Support secure  debug  \n\uf06e Support secure OS  \n \n1.2.7  Video CODEC  \n \n\uf06c Video Decoder  \n\uf06e H.265 HEVC/MVC Main10 Profile yuv420@L5.1 up to  4096x2304@60fps  \nRK3568 Datasheet                                                   Rev 1.2 \nCopyright 20 21 © Rockchip Electronics Co., Ltd.                                                        11  \uf06e H.264 AVC/MVC Main10 Profile yuv400/yuv420/yuv422/@L5.1 up to \n4096x2304@ 60fps \n\uf06e VP9 Profile0/2 yuv420@L5.1 up to 4096x2304@60fps  \n\uf06e VP8 verision2,up to 1920x1088@60fps  \n\uf06e VC1 Simple Profile@low, medium, high levels, Main Profile@low, medium, high \nlevels, Advanced Profile@level0~3,up to 1920x1088@60fps  \n\uf06e MPEG -4 Simple Profile@L0~6,Advanced Simple Profile@L0~5,up to \n1920x1088@60fps  \n\uf06e MPEG -2 Main Profile, low, medium and high levels, up to 1920x1088@60fps  \n\uf06e MPEG -1 Main Profile, low, medium and high levels, up to 1920x1088@60fps  \n\uf06e H.263 Profile0,levels 10 -70,up to 720x576@60fps  \n \n\uf06c Video Encoder  \n\uf06e H.264/AVC BP/MP/HP@level4.2 ，up to 1920x108 0@60fps \n\uf06e H.265/HEVC MP@level4.1, up to 1920x1080@ 60fps (4096x4096@10fps with TILE)  \n\uf06e Support YUV/RGB video source with rotation and mirror   \n \n1.2.8  JPEG CODEC  \n\uf06c JPEG decoder  \n\uf06e JPEG Baseline  interleaved, max  resolution  up to 8176x8176 ，\nperformance  up to 76 million  pixels  per second  \n \n\uf06c JPEG encoder  \n\uf06e Baseline Non -progressive  \n\uf06e up to 8192x8192  \n\uf06e up to 90 million pixels per second  \n \n1.2.9  Image Enhancement  (IEP modu le) \n\uf06c Image format support  \n\uf06e Input data: YUV420/YUV422  ; semi-planar/planar;  UV swap  \n\uf06e Output data: YUV420/YUV422  ; semi-planar;  UV swap; Tile mode  \n\uf06e YUV down sampling conversion  from 422 to 420  \n\uf06e Max resolution  for dynamic image up to  1920x1080  \n \n\uf06c De-interlace  \n\uf06e I5O2: Input 5 Fields Output 2 frames mode  \n\uf06e I5O1T: Input 5 Fields Output 1 Top frame mode  \n\uf06e I5O1B: Input 5 Fields Output 1 Bottom frame mode  \n\uf06e I2O2: Input 2 Fields Output 2 frames mode  \n\uf06e I1O1T: Input 1 Field Output 1 Top frame mode  \n\uf06e I1O1B: Input 1 Field Output 1 Bottom f rame mode  \n\uf06e PULLDOWN_REC: Pull down Recovery mode  \n\uf06e DETECT_ONLY: Detect Only mode  \n\uf06e MVHIST: De -interlace MV Histogram  \n\uf06e MD: Motion Detection  \n\uf06e ME: Motion Estimate  \n\uf06e MC: Motion Compensation  \n\uf06e EEDI: Enhanced Edge based Interpolation  \n\uf06e OSD DETECT: On -Screen Display Detection  \n\uf06e FF DETECT: Frame Field Detection  \n\uf06e FO DETECT: Field Order Detection  \n\uf06e PD DETECT: Pull down Detection  \n\uf06e CC: Combining Check  \n \n1.2.10  Graphics Engine  \n\uf06c 3D Graphics Engine:  \n\uf06e Mali-G52 1 -Core-2EE \nRK3568 Datasheet                                                   Rev 1.2 \nCopyright 20 21 © Rockchip Electronics Co., Ltd.                                                        12  \uf06e Support OpenGL  ES 1.1, 2.0, and 3.2  \n\uf06e Support Vulkan 1.0 and 1.1  \n\uf06e Support OpenCL 2.0 Full Profile  \n\uf06e Support 1 600Mpix/s fill rate when 800MHz clock frequency  \n\uf06e Support 38.4GLOPs when 800MHz clock frequency  \n     \n\uf06c 2D Graphics Engine:  \n\uf06e Data format  \n\uf075 Support input of \nARGB/RGB888/RGB565/RGB4444/RGB5551/YUV420/YUV422/YUYV ； \n\uf075 Support input of YUV422SP10 bit/YUV420SP10bit(YUV -8bits out)  \n\uf075 Support output of \nARGB/RGB888/RGB565/RGB4444/RGB5551/YUV420/YUV422/YUYV ； \n\uf075 Pixel Format conversion, BT.601/BT.709  \n\uf075 Dither operation, Y dither update;  \n\uf075 Max resolution: 8192x8192 source, 4096x4096 destination  \n\uf06e Scaling  \n\uf075 Down -scaling : Average filter  \n\uf075 Up-scaling: Bi -cubic filter(source>2048 would use Bi -linear)  \n\uf075 Arbitrary non -integer scaling ratio ，from 1/16 to 16  \n\uf06e Rotation  \n\uf075 0, 90, 180, 270 degree rotation  \n\uf075 x-mirror, y -mirror& rotation operation  \n\uf06e BitBLT  \n\uf075 Block transfer  \n\uf075 Color palette/Color fill, support with alpha  \n\uf075 Transparency mode (color keying/stencil test, specified value/value range)  \n\uf075 Two source BitBLT:  \n\uf075 A+B=B only BitBLT, A support rotate&scale when B fixed  \n\uf075 A+B=C second source (B) has same attribute with (C) plus rotation function  \n\uf06e Alpha Blending  \n\uf075 New comprehensive per -pixel alpha(color/alpha channel separately)  \n\uf075 Fading  \n\uf075 SRC1(R2Y)&&SRC0(YUV) —alpha ->DST(YUV)  \n \n1.2.11  Video input interface  \n\uf06c Interface and video input processor  \n\uf06e Support up to 1 6bit DVP interface (digital parallel input)  \n\uf06e Support MIPI CSI RX  interface  \n\uf06e Support VICAP  block(Video Input Processor)   \n\uf075 Support video data from DVP  \n\uf075 Support video data from MIPI CSI  \n\uf075 Support DVP and MIPI CSI simultaneously  \n\uf06e Support ISP block(Image Signal Processor)  \n\uf075 Support video data from DVP  \n\uf075 Support video data from MIPI CSI \n \n\uf06c DVP Interface  \n\uf06e Support 8bits/10bit s/12bit s/16bit s input \n\uf06e Support up to 150MHz input data   \n \n\uf06c MIPI CSI RX Interface  \n\uf06e Compatible with the MIPI Alliance Interface specification v1. 2 \n\uf06e Up to 4 data lane s, 2.5Gbps maximum data rate per lane  \n\uf06e Support MIPI -HS, MIPI -LP mode  \n\uf06e Support two mode  \n\uf075 One interface with 1 clock lane  and 4 data lane s \nRK3568 Datasheet                                                   Rev 1.2 \nCopyright 20 21 © Rockchip Electronics Co., Ltd.                                                        13  \uf075 Two interface , each  with 1 clock lane and 2 data lane s \n \n\uf06c VICAP  \n\uf06e Support BT601 YCbCr 422 8bit s input、RAW 8/10/12bit s input \n\uf06e Support BT656 YCbCr 422 8bit s input \n\uf06e Support BT1120 YCbCr 422 8/10/12/16 bits input, single/dual -edge sampling  \n\uf06e Support 2/4 mixed BT656/BT1120 YCbCr 422 8bit input  \n\uf06e Support YUYV sequence configurable  \n\uf06e Support the polarity of pixel_clk, hsync and vsync configurable  \n\uf06e Support receiving CSI2 protocol data(up to four IDs)  \n\uf06e Support receiving DSI protocol data(Video mode/Command mode)  \n\uf06e Support window cropping  \n\uf06e Support virtual stride when write to DDR  \n\uf06e Support NV16/NV12 output for YUV data  \n\uf06e Support compact/ non -compact output for RAW data  \n \n\uf06c ISP \n\uf06e DVP input:  ITU-R BT601/656/1120 with raw8/ raw10/raw12/raw16, YUV422  \n\uf06e MIPI input:  RX data lane x1/x2/ x4, raw8/raw10/raw 12, YUV 422 \n\uf06e 3A: include AE/Histogram, AF, AWB statistics output  \n\uf06e FPN: Fixed Pattern Noise removal  \n\uf06e BLC: Black Level Correction  \n\uf06e DPCC: Static/Dynamic defect pixel cluster correction  \n\uf06e LSC: Lens shading correction  \n\uf06e Bayer -2DNR: Bayer -raw De -noising, 2DNR  \n\uf06e Bayer -3DNR: Bayer -raw De -noising, 3DNR  \n\uf06e HDR: 2 -Frame Merge into High -Dynamic Range  \n\uf06e DRC: 2 -Frame Merge Video Tone mapping  \n\uf06e Debayer: Advanced Adaptive Demosaic with Chromatic Aberration Correction  \n\uf06e CCM/CSM: Color correction matrix; RGB2YUV etc.  \n\uf06e Gamma: Gamma out correction  \n\uf06e Dehaze/Enhance: Automatic Dehaze and edge enhancement  \n\uf06e 3DLUT: 3D -Lut Color Palette for Customer  \n\uf06e LDCH: Lens -distortion in the horizontal direction  \n\uf06e 2DNR: Advanced Spatial Noise reduce  in YUV  \n\uf06e Sharp: Picture Sharpening & Edge Enhance in YUV  \n\uf06e CGC: Color Gamut Compression, YUV full range/limit range convert  \n\uf06e Output Scale*2  \n\uf06e Maximum resolution is 4096x 2304 \n \n \n1.2.12  Display interface  \n\uf06c Display interface  \n\uf06e Support RGB Parallel Display interface  \n\uf06e Support BT6 56/BT1120 interface  \n\uf06e Support MIPI_DSI interface  \n\uf06e Support LVDS interface  \n\uf06e Support HDMI interface  \n\uf06e Support eDP interface  \n\uf06e Support EBC inteface  \n\uf06e Support three simultaneous displays in the following interfaces \uf082  \n\uf075 RGB/BT1120  \n\uf075 BT656  \n\uf075 MIPI_DSI_TX  \n\uf075 LVDS \n\uf075 HDMI   \n\uf075 eDP \nRK3568 Datasheet                                                   Rev 1.2 \nCopyright 20 21 © Rockchip Electronics Co., Ltd.                                                        14  \uf06c RGB/BT1120  video output interface  \n\uf06e Support up to 1920x1080@60Hz  \n\uf06e Support RGB(up to 8bit) format  \n\uf06e Up to 150MHz data rate  \n\uf06c BT656 video output interface  \n\uf06e Support PAL and NTSC  \n\uf06c MIPI DSI  TX interface  \n\uf06e Compatible with MIPI Alliance Interface specification v1. 2 \n\uf06e Support 2 channel DSI \n\uf06e Support 4 data lane s per channel  \n\uf06e Support 2.5 Gbps maximum data rate per lane  \n\uf06e Up to 1920x1080 @60Hz display output for single MIPI mode and 2560*1440 @60Hz \nfor dual -MIPI mode  \n\uf06e Support RGB(up to 8bit) format  \n\uf06c LVDS interface  \n\uf06e Compl iant with the TIA/EIA -644-A LVDS specification  \n\uf06e Support RGB888 and RGB666 input for LVDS interface  \n\uf06e Support VESA/JEIDA LVDS data format transfer  \n\uf06c HDMI TX interface  \n\uf06e Single Physical Layer PHY with support for HDMI1.4 and HDMI 2.0 operation  \n\uf06e For HDMI operation, suppo rt for the following:  \n\uf075 Up to 10 bits Deep Color modes  \n\uf075 Up to 1080p @120Hz and 4096x2304@ 60Hz  \n\uf075 3-D video formats  \n\uf06e Support RGB/YUV(up to 10bit) format  \n\uf06e Support HDCP1.4/2.2  \n\uf06c eDP interface  \n\uf06e Support 1 eDP 1.3 interface  \n\uf06e Up to 4 physical lanes of 2.7Gbps/lane  \n\uf06e Supports Panel Self Refresh(PSR)  \n\uf06e Support up to 2560x1600@60Hz  \n\uf06e Support RGB(up to 10bit) format  \n\uf06c EBC interface  \n\uf06e E-ink EPD compatible  \n\uf06e Support up to 2200x1650  \n\uf06e Support 16bit data  \n\uf06e Up to 16 level gray scale  \n\uf06e Up to 256 frames every scanning  \n \n1.2.13  Video  Output Processor  \n\uf06c Video in puts \n\uf06e Support 2 cluster layer  \n\uf075 Support up to 4096x2160 input resolution  \n\uf075 Support afbcd  \n\uf075 Support RGB/YUV/YUYV format  \n\uf075 Support scale up/down ratio 4~1/4  \n\uf075 Support rotation  \n\uf06e Support 2 esmart layer  \n\uf075 Support up to 4096x2160 input resolution  \n\uf075 Support RGB/YUV/YUYV format  \n\uf075 Support scale up/down ratio 4~1/4  \n\uf075 Support 4 regions  \n\uf06e Support 2 smart layer  \n\uf075 Support up to 4096x2160 input resolution  \n\uf075 Support RGB format  \n\uf075 Support 4 regions  \n\uf06c Overlay  \nRK3568 Datasheet                                                   Rev 1.2 \nCopyright 20 21 © Rockchip Electronics Co., Ltd.                                                        15  \uf06e Support MAX 6 layers overlay:  2 Cluster/ 2 ESMART /2 SMART  \n\uf06e Support RGB/YUV domain overlay  \n\uf06c Post process  \n\uf06e HDR \n\uf075 HDR10/HDR HLG  \n\uf075 HDR2SDR/SDR2HDR  \n\uf06e 3D-LUT/P2I/CSC/ BCSH /DITHER/CABC/GAMMA/COLORBAR  \n\uf06c Write back  \n\uf06e Format:  ARGB8888/RGB888/RGB565/YUV420  \n\uf06e Max resolution:  1920x1080  \n\uf06c Video outputs  \n\uf06e Video output0 , up to 4096x2304@60Hz  resolution  \n\uf06e Video output1 , up to 2048x1536 @60Hz  resolution  \n\uf06e Video  output2 , up to 1920x1080 @60Hz  resolution  \n \n1.2.14  Audio Interface  \n\uf06c I2S0 with 8 channel  \n\uf06e Up to 8 channels  TX and 8 channels  RX path \n\uf06e Audio resolution from 16bits to 32bits  \n\uf06e Sample rate up to 192KHz  \n\uf06e Provides master and slave work mode, software configurable  \n\uf06e Support 3 I2S formats (normal, left -justified, right -justified)   \n\uf06e Only for HDMI  \n \n\uf06c I2S1 with 8 channel  \n\uf06e Up to 8 channels  TX and 8 channels  RX path \n\uf06e Audio resolution from 16bits to 32bits  \n\uf06e Sample rate up to 192KHz  \n\uf06e Provides master and slave work mode, software configurable  \n\uf06e Support 3 I2S formats (normal, left -justified, right -justified)   \n\uf06e Support 4 PCM formats (early, late1, late2, late3)  \n\uf06e I2S and PCM mode cannot be used at the same time  \n \n\uf06c I2S2/I2S3 with 2 channel  \n\uf06e Up to 2 channels  for TX and  2 channels  RX path \n\uf06e Audio resolution from 16bits to 32bits  \n\uf06e Sample rate up to 192KHz  \n\uf06e Provides master and slave work mode, software configurable  \n\uf06e Support 3 I2S formats (normal, left -justified, right -justifi ed)   \n\uf06e Support 4 PCM formats (early, late1, late2, late3)  \n\uf06e I2S and PCM cannot be used at the same time  \n \n\uf06c PDM \n\uf06e Up to 8 channels  \n\uf06e Audio resolution from 16bits to 24bits \n\uf06e Sample rate up to 192KHz  \n\uf06e Support  PDM master  receive  mode  \n \n\uf06c TDM \n\uf06e supports u p to 8 channels for TX and 8 channels  RX path \n\uf06e Audio resolution from 16bits to 32bits  \n\uf06e Sample rate up to 192KHz  \n\uf06e Provides master and slave work mode, software configurable  \n\uf06e Support 3 I2S formats (normal, left -justified, right -justified)   \n\uf06e Support 4 PCM formats (early, late1, l ate2, late3)  \n \n\uf06c Digital Audio Codec  \nRK3568 Datasheet                                                   Rev 1.2 \nCopyright 20 21 © Rockchip Electronics Co., Ltd.                                                        16  \uf06e Support 3 channel s digital ADC  \n\uf06e Support 2 channel s digital DAC  \n\uf06e Support  I2S/PCM interface  \n\uf06e Support I2S /PCM master and slave mode  \n\uf06e Support 4 channel s audio transmitting in I2S mode  \n\uf06e Support 2 channel s audio receiving  in I2S mod e \n\uf06e Support 2 channel s audio transmitting  or receiving in PCM mode  \n\uf06e Support 16 ~24 bit s sample resolution for both digital ADC and digital DAC  \n\uf06e Both digital ADC and digital DAC support three groups of sample rates. Group 0 are \n8KHz/16KHz/32KHz/64KHz/128KHz, group 1 are \n11.025KHz/22.05KHz/44.1KHz/88.2KHz/176. 4KHz and group 2 are \n12KHz/24KHz/48KHz/96KHz/192KHz \n\uf06c Voice Activity Detec tion(VAD)  \n\uf06e Support read voice data from I2S/PDM  \n\uf06e Support voice amplitude detection  \n\uf06e Support Multi -Mic array data storing  \n\uf06e Support a level  combined  interrupt  \n1.2.15  Connectivity  \n\uf06c SDIO interface  \n\uf06e Compatible with SDIO 3.0 protocol  \n\uf06e 4bits data bus width s \n \n\uf06c MAC 10/100 /1000 E thernet Controller  \n\uf06e Support two identical Ethernet controllers  \n\uf06e Support 10/100/1000  Mbps data transfer rates with the RGMII interfaces  \n\uf06e Support 10/100  Mbps data transfer rates with the RMII interfaces  \n\uf06e Support both full -duplex and half -duplex operation  \n\uf06e Supports IEEE 802.1Q VLAN tag detection for reception frames  \n\uf06e Support  detection of LAN wake -up frames and AMD Magic Packet frames  \n\uf06e Support  checking IPv4 header checksum and TCP, UDP, or ICMP checksum \nencapsulated in IPv4 or IPv6 datagram  \n\uf06e Support for TCP Segmentation Offload (TSO) and UDP Fragmentation Offload (UFO)  \n \n\uf06c USB 2.0 Host  \n\uf06e Support two USB2.0 Host  \n\uf06e Compatible with USB 2.0 specification  \n\uf06e Supports high -speed(480Mbps), full -speed(12Mbps) and low -speed(1.5Mbps) mode  \n\uf06e Support Enhanced Host Controller Interface Specification (EHCI), Revision 1.0  \n\uf06e Support Open Host Controller Interface Specification (OHCI), Revision 1.0a  \n \n\uf06c Multi-PHY Interface  \n\uf06e Suppo rt three mul ti-PHYs with PCIe2.1/SATA3.0/USB3.0/QSGMII controller  \n\uf06e Up to one USB3 Host controller  \n\uf06e Up to one USB3 OTG controller  \n\uf06e Up to one PCIe2.1 controller  \n\uf06e Up to three SATA controller  \n\uf06e Up to one QSGMII or SGMII PCS controller  \n\uf06e Multi-PHY0 support one of the following interface s \n\uf075 USB3.0 OTG  \n\uf075 SATA0  \n\uf06e Multi-PHY1 support one of the following interface s \n\uf075 USB3.0 Host  \n\uf075 SATA1  \n\uf075 QSGMII/SGMII  \n\uf06e Multi-PHY2 support one of the following interface s \n\uf075 PCIe2.1  \n\uf075 SATA2  \nRK3568 Datasheet                                                   Rev 1.2 \nCopyright 20 21 © Rockchip Electronics Co., Ltd.                                                        17  \uf075 QSGMII/SGMII  \n\uf06e USB 3.0 xHCI Host Controller  \n\uf075 Support 1 USB2.0 port and 1 Super -Speed port  \n\uf075 Concurrent USB3.0/USB2.0 traffic, up to 8.48Gbps bandwidth  \n\uf075 Support standard or open -source xHCI and class driver  \n\uf06e  USB 3.0 Dual -Role Device (DRD) Controller  \n\uf075 Static USB3.0 Device  \n\uf075 Static USB3.0 xHCI host  \n\uf075 USB3.0/USB2.0 OTG A device and B devic e basing on ID  \n\uf06e PCIe2. 1 interface  \n\uf075 Compatible with PCI  Express  Base Specification  Revision 3.0 \n\uf075 Support  Root Complex(RC) mode  \n\uf075 Support 2.5G bps and 5.0Gbps serial data transmission rate  per lane per \ndirection  \n\uf075 Support one lane  \n\uf06e SATA interface  \n\uf075 Compatible with Seri al ATA 3.3 and AHCI Revision 1.3.1  \n\uf075 Support eSATA  \n\uf075 Support 1.5Gb/s, 3.0Gb/s, 6.0Gb/s  \n\uf075 Support 3 SATA controller  \n\uf06e QSGMII/SGMII interface  \n\uf075 Support one QSGMII, only two GMII controller supported  \n\uf075 Support SGMII mode with 1000Mbps  \n \n\uf06c PCIe3.0 PHY Interface  \n\uf06e Support PCIe3. 1(8Gbps) protocol and backward compatible with the PCIe2.1 and \nPCIe1.1 protocol  \n\uf06e Support two lane  \n\uf06e Support two PCIe controller with x1 mode or one PCIe controller with x2 mode  \n\uf06e Two lane PCIe3.0 controller  \n\uf075 Compatible with PCI  Express  Base Specification  Revision 3.0 \n\uf075 Dual operation mode: Root Complex(RC)and End Point(EP)  \n\uf075 Support 2.5G bps, 5.0Gbps and 8.0Gbps serial data transmission rate  per lane \nper direction  \n\uf075 Support two lanes  \n\uf06e One lane PCIe3.0 controller  \n\uf075 Compatible with PCI  Express  Base Specification  Revision 3.0 \n\uf075 Support  Root Complex(RC) mode  \n\uf075 Support 2.5Gb bps, 5.0Gbps and 8.0Gbps serial data transmission rate  per lane \nper direction  \n\uf075 Support one lane  \n \n\uf06c SPI interface  \n\uf06e Support  four SPI Controller  \n\uf06e Support one chip -select output and the other support two chip -select output  \n\uf06e Support serial -master and serial -slave mode, software -configurable  \n \n\uf06c I2C interface  \n\uf06e Support six I2C interface  \n\uf06e Support 7bits and 10bits address mode  \n\uf06e Software programmable clock frequency  \n\uf06e Data on the I2C -bus can be transferred at rates of up to 100 Kbit/s in the Standard -\nmode, up to 400 Kbit/s in the Fast -mode  or up to 1 Mbit/s in Fast -mode Plus.  \n \n\uf06c UART C ontroller  \n\uf06e Support ten UART interface s \n\uf06e Embedded two 64-byte FIFO for TX and RX operation respectively  \nRK3568 Datasheet                                                   Rev 1.2 \nCopyright 20 21 © Rockchip Electronics Co., Ltd.                                                        18  \uf06e Support 5bit s,6bits,7bits,8bits serial data transm it or receive  \n\uf06e Standard asynchronous communication bits such as start, stop and parity  \n\uf06e Support different input clock for UART  operation to get up to 4Mbps baud rate  \n\uf06e Support a uto flow control mode  for UART0/UART1/UART3/UART4/UART5  \n \n\uf06c Smart Card  \n\uf06e Support ISO -7816 \n\uf06e support card activation and deactivation  \n\uf06e support cold/warm reset  \n\uf06e support Answer to Reset(ATR) response reception  \n\uf06e support T0 for asynchronous half -duplex character transmission  \n\uf06e support T1 for asynchronous  half-duplex block transmission  \n\uf06e support automatic  operating  voltage  class selection    \n\uf06e support adjustable  clock rate and bit (baud)  rate  \n\uf06e support configurable  automatic  byte repetition  \n \n\uf06c PWM \n\uf06e Sixteen on -chip PWMs (PWM0~PWM 15) with interrupt -based operation  \n\uf06e Programmable pre -scaled operation to bus clock and then further scale d \n\uf06e Embedded 32bit s timer/counter facility  \n\uf06e Support capture mode  \n\uf06e Support continuous mode or one -shot mode  \n\uf06e Provides reference mode  and output various duty -cycle waveform  \n\uf06e Optimized for IR ap plication for PWM3,PWM7,PWM11 and PWM15  \n \n1.2.16  Others \n\uf06c Multiple group of GPIO  \n\uf06e All of GPIOs can be used to generate interrupt to CPU  \n\uf06e Support level trigger and edge trigger interrupt  \n\uf06e Support configurable polarity of level trigger interrupt  \n\uf06e Support configurable rising edge, falling edge and both edge trigger  interrupt  \n \n\uf06c Temperature Sensor (TSADC)  \n\uf06e Up to 50KS/s sampling rate  \n\uf06e Support two t emperature  sensor  \n\uf06e -20~120℃ temperature range and 5 ℃ temperature resolution  \n\uf06e Support two channel s \n \n\uf06c Successive Approximation ADC (SARADC)  \n\uf06e 10bits resolution  \n\uf06e Up to 1MS/s sampling rate  \n\uf06e 8 single -ended input channels  \n \n\uf06c OTP \n\uf06e Support 8K bits Size, 7K bits for secure application  \n\uf06e Support  Program/Read/Idle mode  \n \n\uf06c Package Type  \n\uf06e  FCBGA636L  (body: 1 9mm x 1 9mm; ball size: 0.3 5mm; ball pitch: 0.65mm)  \n \nNotes:  \n\uf081 DDR3/DDR3L/DDR4/LPDDR3/LPDDR4/LPDDR4X are  not used simultaneously  \n\uf082 LVDS interface can not be used when dual -mipi mode enable   \nRK3568 Datasheet                                                   Rev 1.2 \nCopyright 20 21 © Rockchip Electronics Co., Ltd.                                                        19  1.3 Block Diagram  \nThe following diagram shows the basic block diagram.   \nSystemRK3568\nDMAC x 2Interrupt ControllerWDT\nSecure Timer x 2Clock & Reset\nTimer x 6\nSARADC x 8PLL x 9\nCryptoPMU\nTSADC\nMCU\nMailbox512KB L3-Cache with ECC32KB L1 I-Cache\nNOEN /FPU/CryptoCore 0\n2D Graphics Engine4K Video  Decoder GPU Mali -G52-2EE\nIEP JPEG CodecMulti -Media Processor\n1080 p Video  Encoder\n8M ISPNPU\nMulti -Media  Interface\nVOP\n(Three  Display Port , \n2HD for LCD /HDMI ,\n1SD for BT 656 to CVBS )\n16bits Camera I /F\nMIPI -CSI_RX 4 LaneParallel RGB InterfaceHDMI 2.0a\nE-Ink InterfaceeDP1.3Cortex -A55 Quad -Core\nSDR/DDR/LBA Nand Flash External Memory Interface\n32Bit DDR Controller\n(DDR3/DDR3L/DDR4 with ECC )\n(LPDDR 3/LPDDR 4/LPDDR 4X)SD3.0/MMC 4.51eMMC 5.1 Nor Flash /Async SRAMConnectivity\nPCIe2.1 x1/SATA 3.0 x3\n/USB3 HOST x 1/USB3 \nOTG x 1/QSGMII x 1, \nShare 3 Serdes Lanes\nUSB2.0 HOSTx 2PCIe 3.0 1x2/2x1 Lane\nEmbedded Memory\nSRAM (64KB)\nROM (32KB)\nOTP(8K bit )SDIO 3.0ISO7816\nI2C x6SPI x 4\nCAN x 3I2S/PCM(2ch) x2I2S/TDM(8ch) x2, one \nfor HDMI\nPDM(8ch)\nEthernet GMAC x 2\n(10/100/1000 M)UART x 10\nGPIO x 152SPDIF (8ch)\nVADAudio PWM\nDigital Acodec\n Single  LVDS /\nDual MIPI -DSI_TXPWM x 1632KB L1 D-Cache with ECC32KB L1 I-Cache\nNOEN /FPU/CryptoCore 1\n32KB L1 D-Cache with ECC\n32KB L1 I-Cache\nNOEN /FPU/CryptoCore 2\n32KB L1 D-Cache with ECC32KB L1 I-Cache\nNOEN /FPU/CryptoCore 3\n32KB L1 D-Cache with ECC\n \nFig.1-1 Block Diagram  \nRK3568 Datasheet                                                   Rev 1.2 \nCopyright 20 21 © Rockchip Electronics Co., Ltd.                                                        20  Chapter 2  Package Information  \n2.1 Order Information  \nOrderable \nDevice  RoHS \nstatus  Package  Package QTY Device Feature  \nRK3568  RoHS  FCBGA636L  700 pcs Quad core application processor  \n \n2.2 Top Marking  \n \nRKXXXX : Part Number\nABC        : Internal Control  Code\nXXXXXX : Die Lot NO # maybe \nletter\nYYWW   : Date Code\nThe first pin\nNXXXXXX FXX : Sub-lot info in \nOSAT\nRockchip : Brand Name\n \nFig.2-1 Package definition  \n2.3 FCBGA636L  Dimension  \n \nFig.2-2 Package Top View  \n\nRK3568 Datasheet                                                   Rev 1.2 \nCopyright 20 21 © Rockchip Electronics Co., Ltd.                                                        21   \nFig.2-3 Package bottom view  \n \n \nFig.2-4 Package side view  \n\nRK3568 Datasheet                                                   Rev 1.2 \nCopyright 20 21 © Rockchip Electronics Co., Ltd.                                                        22   \nFig.2-5 Package dimension  \n  \n\nRK3568 Datasheet                                                   Rev 1.2 \nCopyright 20 21 © Rockchip Electronics Co., Ltd.                                                        23  2.4 Ball Map  \n \nFig.2-6 Ball Map  \n2.5 Pin Number List \nTable 2-1 Pin Number  List Information  \nPin Name  Pin Pin Name  Pin \nVSS_1  A1 SARADC_VIN5  F22 \nDDR4_CS0n/LPDDR4_CS0n_A/DDR3_ODT1/LPDDR3_\nODT0/AC25  A2 I2S2_LRCK_RX_M0/GMAC0_RXDV_CRS/UART6_C\nTSn_M0/SPI1_CS0_M0/GPIO2_C0_d  F24 \nVSS_2  A3 I2S2_SCLK_TX_M0/GMAC0_MCLKINOUT/UART7_\nCTSn_M0/SPI2_MISO_M0/GPIO2_C2_d  F25 \nDDR4_CLKN/LPDDR4_CLKN_A/DDR3_CLKN/LPDDR3_C\nLKN/AC24  A4 I2S2_SDI_M0/GMAC0_RXER/UART8_TX_M0/SPI2\n_CS1_M0/GPIO2_C5_d  F26 \nDDR4_A9/LPDDR4_CLKN_B/DDR3_A5/ -/AC9 A5 GMAC0_RXD0/UART1_CTSn_M0/ SPI1_MISO_M0/\nGPIO2_B6_u  F27 \nVSS_3  A6 GMAC0_TXD0/UART1_RX_M0/GPIO2_B3_u  F28 \nDDR4_A6/LPDDR4_A1_B/DDR3_A13/LPDDR3_A1/AC6  A7 DDR_DQS0P_A/DDR4_DQSL_P_A/LPDDR4_DQS0\nP_A/DDR3_DQS0P/LPDDR3_DQS1P  G1 \nDDR4_A7/LPDDR4_ODT0_CA_B/DDR3_A8/ -/AC7 A8 DDR_DQS0N_A/DDR4_DQSL_N_A/LPDDR4_DQS0\nN_A/DDR3_DQS0N/LPDDR3_DQS1N  G2 \nDDR_DQ1_B/DDR4_DQU5_B/LPDDR4_DQ1_B/DDR3_\nDQ17/LPDDR3_DQ5  A9 VSS_38  G5 \nVSS_4  A10 VSS_39  G6 \nDDR_DQS0P_B/DDR4_DQSU_P_B/LPDDR4_DQS0P_B/\nDDR3_DQS2P/LPDDR3_DQS0P  A11 VSS_40  G8 \n1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28\nAVSS_1DDR4_CS0n/LPDDR\n4_CS0n_A/DDR3_O\nDT1/LPDDR3_ODT0/\nAC25VSS_2DDR4_CLKN/LPDD\nR4_CLKN_A/DDR3_\nCLKN/LPDDR3_CLK\nN/AC24DDR4_A9/LPDDR4_\nCLKN_B/DDR3_A5/-\n/AC9VSS_3DDR4_A6/LPDDR4_\nA1_B/DDR3_A13/LP\nDDR3_A1/AC6DDR4_A7/LPDDR4_\nODT0_CA_B/DDR3_\nA8/-/AC7DDR_DQ1_B/DDR4_\nDQU5_B/LPDDR4_D\nQ1_B/DDR3_DQ17/\nLPDDR3_DQ5VSS_4DDR_DQS0P_B/DD\nR4_DQSU_P_B/LPD\nDR4_DQS0P_B/DD\nR3_DQS2P/LPDDR3\n_DQS0PDDR_DQ4_B/DDR4_\nDQU0_B/LPDDR4_D\nQ4_B/DDR3_DQ20/\nLPDDR3_DQ2DDR_DQ13_B/DDR4\n_DQL5_B/LPDDR4_\nDQ13_B/DDR3_DQ2\n9/LPDDR3_DQ17VSS_5DDR_DQS1N_B/DD\nR4_DQSL_N_B/LPD\nDR4_DQS1N_B/DD\nR3_DQS3N/LPDDR3\n_DQS2NDDR_DQ8_B/DDR4_\nDQL0_B/LPDDR4_D\nQ8_B/DDR3_DQ24/\nLPDDR3_DQ18DDR_DQ10_B/DDR4\n_DQL4_B/LPDDR4_\nDQ10_B/DDR3_DQ2\n6/LPDDR3_DQ22VSS_6I2S1_MCLK_M0/UA\nRT3_RTSn_M0/SCR\n_CLK/PCIE30X1_PE\nRSTn_M2/GPIO1_A\n2_dI2S1_LRCK_TX_M0/\nUART4_RTSn_M0/S\nCR_RST/PCIE30X1_\nCLKREQn_M2/ACO\nDEC_DAC_SYNC/G\nPIO1_A5_dI2S1_SDO3_M0/I2S\n1_SDI1_M0/PDM_S\nDI1_M0/PCIE20_PE\nRSTn_M2/GPIO1_B\n2_dFSPI_CLK/FLASH_\nALE/GPIO1_D0_dEMMC_CLKOUT/FL\nASH_DQS/GPIO1_C\n5_dEMMC_D0/FLASH_\nD0/GPIO1_B4_uEMMC_D4/FLASH_\nD4/GPIO1_C0_uEMMC_DATA_STR\nOBE/FSPI_CS1n/FL\nASH_CLE/GPIO1_C\n6_dFSPI_D3/FLASH_C\nS1n/GPIO1_D4_uVSS_7 A\nBDDR4_A2/LPDDR4_\nA1_A/DDR3_A4/LP\nDDR3_A6/AC2DDR4_CS1n/LPDDR\n4_CS1n_A/DDR3_C\nS1n/LPDDR3_ODT1/\nAC26DDR4_CKE/LPDDR\n4_CKE0_A/DDR3_C\nKE/LPDDR3_CKE/A\nC22DDR4_CLKP/LPDD\nR4_CLKP_A/DDR3_\nCLKP/LPDDR3_CLK\nP/AC23VSS_8DDR4_A0/LPDDR4_\nCLKP_B/DDR3_A9/-\n/AC0DDR4_A5/LPDDR4_\nA5_B/DDR3_A11/LP\nDDR3_A2/AC5DDR4_A13/LPDDR4\n_A0_B/DDR3_A14/L\nPDDR3_A0/AC13VSS_9DDR_DQ0_B/DDR4_\nDQU7_B/LPDDR4_D\nQ0_B/DDR3_DQ16/\nLPDDR3_DQ1DDR_DQS0N_B/DD\nR4_DQSU_N_B/LPD\nDR4_DQS0N_B/DD\nR3_DQS2N/LPDDR3\n_DQS0NVSS_10DDR_DQ12_B/DDR4\n_DQL7_B/LPDDR4_\nDQ12_B/DDR3_DQ2\n8/LPDDR3_DQ16DDR_DQ15_B/DDR4\n_DQL3_B/LPDDR4_\nDQ15_B/DDR3_DQ3\n1/LPDDR3_DQ21DDR_DQS1P_B/DD\nR4_DQSL_P_B/LPD\nDR4_DQS1P_B/DD\nR3_DQS3P/LPDDR3\n_DQS2PVSS_11DDR_DQ9_B/DDR4_\nDQL2_B/LPDDR4_D\nQ9_B/DDR3_DQ25/\nLPDDR3_DQ19DDR_DQ11_B/DDR4\n_DQL6_B/LPDDR4_\nDQ11_B/DDR3_DQ2\n7/LPDDR3_DQ23I2S1_SCLK_TX_M0/\nUART3_CTSn_M0/S\nCR_IO/PCIE30X1_W\nAKEn_M2/ACODEC\n_DAC_CLK/GPIO1_\nA3_dI2S1_SDO0_M0/UA\nRT4_CTSn_M0/SCR\n_DET/AUDIOPWM_\nROUT_N/ACODEC_\nDAC_DATAL/GPIO1\n_A7_dI2S1_SDI0_M0/PDM\n_SDI0_M0/GPIO1_B\n3_dEMMC_CMD/FLAS\nH_WRn/GPIO1_C4_\nuVSS_12EMMC_D2/FLASH_\nD2/GPIO1_B6_uEMMC_D7/FLASH_\nD7/GPIO1_C3_uVSS_13 SARADC_VIN0SDMMC1_D2/GMA\nC0_RXCLK/UART7_\nRX_M0/GPIO2_A5_uB\nCDDR4_A8/LPDDR4_\nODT0_CA_A/DDR3_\nA6/LPDDR3_A9/AC\n8DDR4_A11/LPDDR4\n_A0_A/DDR3_A7/LP\nDDR3_A8/AC11VSS_14DDR4_A12/LPDDR4\n_A3_A/DDR3_BA2/-\n/AC12DDR4_A14_WEn/LP\nDDR4_A4_A/DDR3_\nA15/LPDDR3_A5/A\nC14VSS_15 NP VSS_16 VSS_17 NP VSS_18 VSS_19 NP VSS_20 VSS_21 NP VSS_22 VSS_23 NPI2S1_LRCK_RX_M0/\nUART4_TX_M0/PDM\n_CLK0_M0/AUDIOP\nWM_ROUT_P/GPIO\n1_A6_dEMMC_D1/FLASH_\nD1/GPIO1_B5_uNPFSPI_CS0n/FLASH_\nCS0n/GPIO1_D3_uFSPI_D0/FLASH_R\nDY/GPIO1_D1_uVSS_24 SARADC_VIN1SDMMC1_D3/GMA\nC0_TXD2/UART7_TX\n_M0/GPIO2_A6_uSDMMC1_CMD/GM\nAC0_TXD3/UART9_\nRX_M0/GPIO2_A7_uC\nDDDR_DQ3_A/DDR4_\nDQL6_A/LPDDR4_D\nQ3_A/DDR3_DQ3/L\nPDDR3_DQ9VSS_25 VSS_26 NPDDR4_A16_RASn/L\nPDDR4_A5_A/DDR3\n_RASn/LPDDR3_A7\n/AC16DDR4_A10/LPDDR4\n_CKE0_B/DDR3_A1\n0/-/AC10NPDDR4_ODT1/LPDDR\n4_CS0n_B/DDR3_C\nS0n/LPDDR3_CS0n/\nAC28DDR4_A4/LPDDR4_\nA3_B/DDR3_BA1/L\nPDDR3_A3/AC4NP VSS_27DDR_DQ2_B/DDR4_\nDQU3_B/LPDDR4_D\nQ2_B/DDR3_DQ18/\nLPDDR3_DQ6NPDDR_DM0_B/DDR4\n_DMU_B/LPDDR4_\nDM0_B/DDR3_DM2/\nLPDDR3_DM0DDR_DQ5_B/DDR4_\nDQU6_B/LPDDR4_D\nQ5_B/DDR3_DQ21/\nLPDDR3_DQ3NPDDR_DQ14_B/DDR4\n_DQL1_B/LPDDR4_\nDQ14_B/DDR3_DQ3\n0/LPDDR3_DQ20I2C3_SDA_M0/UAR\nT3_RX_M0/CAN1_R\nX_M0/AUDIOPWM_\nLOUT_P/ACODEC_\nADC_DATA/GPIO1_\nA0_uNPI2S1_SDO1_M0/I2S\n1_SDI3_M0/PDM_S\nDI3_M0/PCIE20_CL\nKREQn_M2/ACODE\nC_DAC_DATAR/GPI\nO1_B0_dEMMC_D3/FLASH_\nD3/GPIO1_B7_uNPFSPI_D1/FLASH_R\nDn/GPIO1_D2_uSARADC_VIN2 NPSDMMC1_PWREN/I\n2C4_SDA_M1/UART\n8_RTSn_M0/CAN2_\nRX_M1/GPIO2_B1_dSDMMC1_CLK/GM\nAC0_TXCLK/UART9\n_TX_M0/GPIO2_B0_\ndVSS_28 D\nEDDR_DQ1_A/DDR4_\nDQL2_A/LPDDR4_D\nQ1_A/DDR3_DQ1/L\nPDDR3_DQ14DDR_DQ2_A/DDR4_\nDQL4_A/LPDDR4_D\nQ2_A/DDR3_DQ2/L\nPDDR3_DQ10VSS_29DDR4_A15_CASn/L\nPDDR4_A2_A/DDR3\n_A0/-/AC15NPDDR4_ACTn/LPDDR\n4_CKE1_B/DDR3_C\nASn/-/AC17VSS_30DDR4_ODT0/LPDDR\n4_CS1n_B/DDR3_O\nDT0/LPDDR3_CS1n/\nAC27DDR4_BA1/LPDDR4\n_A4_B/DDR3_A12/L\nPDDR3_A4/AC19NPDDR4_BA0/LPDDR4\n_A2_B/DDR3_A1/-\n/AC18DDR_DQ3_B/DDR4_\nDQU1_B/LPDDR4_D\nQ3_B/DDR3_DQ19/\nLPDDR3_DQ4NPDDR_DQ7_B/DDR4_\nDQU2_B/LPDDR4_D\nQ7_B/DDR3_DQ23/\nLPDDR3_DQ0DDR_DQ6_B/DDR4_\nDQU4_B/LPDDR4_D\nQ6_B/DDR3_DQ22/\nLPDDR3_DQ7NPDDR_DM1_B/DDR4\n_DML_B/LPDDR4_D\nM1_B/DDR3_DM3/L\nPDDR3_DM2I2C3_SCL_M0/UART\n3_TX_M0/CAN1_TX_\nM0/AUDIOPWM_LO\nUT_N/ACODEC_AD\nC_CLK/GPIO1_A1_uNPI2S1_SDO2_M0/I2S\n1_SDI2_M0/PDM_S\nDI2_M0/PCIE20_WA\nKEn_M2/ACODEC_\nADC_SYNC/GPIO1_\nB1_dEMMC_D5/FLASH_\nD5/GPIO1_C1_uEMMC_D6/FLASH_\nD6/GPIO1_C2_uSARADC_VIN3 NPSDMMC1_DET/I2C4\n_SCL_M1/UART8_C\nTSn_M0/CAN2_TX_\nM1/GPIO2_B2_uCLK32K_OUT1/UAR\nT8_RX_M0/SPI1_CS\n1_M0/GPIO2_C6_dSDMMC1_D0/GMA\nC0_RXD2/UART6_R\nX_M0/GPIO2_A3_uSDMMC1_D1/GMA\nC0_RXD3/UART6_TX\n_M0/GPIO2_A4_uE\nFVSS_31DDR_DQ0_A/DDR4_\nDQL0_A/LPDDR4_D\nQ0_A/DDR3_DQ0/L\nPDDR3_DQ15VSS_32DDR4_A3/LPDDR4_\nCKE1_A/DDR3_A3/-\n/AC3DDR4_A1/-\n/DDR3_A2/-/AC1NPDDR4_BG1/LPDDR4\n_ODT1_CA_A/DDR3\n_BA0/-/AC21DDR4_BG0/LPDDR4\n_ODT1_CA_B/DDR3\n_WEn/-/AC20VSS_33 NPDDR4_RESETn/LPD\nDR4_RESETn/DDR3\n_RESETn/AC29VSS_34 NP VSS_35 VSS_36 NP VSS_37I2S1_SCLK_RX_M0/\nUART4_RX_M0/PD\nM_CLK1_M0/SPDIF\n_TX_M0/GPIO1_A4_\ndNPEMMC_RSTn/FSPI_\nD2/FLASH_WPn/GP\nIO1_C7_dSARADC_VIN7 SARADC_VIN5 NPI2S2_LRCK_RX_M0/\nGMAC0_RXDV_CRS\n/UART6_CTSn_M0/\nSPI1_CS0_M0/GPIO\n2_C0_dI2S2_SCLK_TX_M0/\nGMAC0_MCLKINOU\nT/UART7_CTSn_M0/\nSPI2_MISO_M0/GPI\nO2_C2_dI2S2_SDI_M0/GMA\nC0_RXER/UART8_T\nX_M0/SPI2_CS1_M0\n/GPIO2_C5_dGMAC0_RXD0/UAR\nT1_CTSn_M0/SPI1_\nMISO_M0/GPIO2_B\n6_uGMAC0_TXD0/UART\n1_RX_M0/GPIO2_B3\n_uF\nGDDR_DQS0P_A/DD\nR4_DQSL_P_A/LPD\nDR4_DQS0P_A/DD\nR3_DQS0P/LPDDR3\n_DQS1PDDR_DQS0N_A/DD\nR4_DQSL_N_A/LPD\nDR4_DQS0N_A/DD\nR3_DQS0N/LPDDR3\n_DQS1NNP NP VSS_38 VSS_39 NP VSS_40 VSS_41 NP VSS_42 VSS_43 NP VSS_44 VSS_45 NP VSS_46 VSS_47 NP SARADC_VIN6 SARADC_VIN4 NPI2S2_MCLK_M0/ET\nH0_REFCLKO_25M/\nUART7_RTSn_M0/S\nPI2_CLK_M0/GPIO2\n_C1_dVSS_48 NP NPGMAC0_TXD1/UART\n1_TX_M0/GPIO2_B4\n_uGMAC0_TXEN/UAR\nT1_RTSn_M0/SPI1_\nCLK_M0/GPIO2_B5\n_uG\nHDDR_DQ6_A/DDR4_\nDQL3_A/LPDDR4_D\nQ6_A/DDR3_DQ6/L\nPDDR3_DQ8VSS_49 VSS_50DDR_DQ7_A/DDR4_\nDQL1_A/LPDDR4_D\nQ7_A/DDR3_DQ7/L\nPDDR3_DQ11DDR_DM0_A/DDR4\n_DML_A/LPDDR4_D\nM0_A/DDR3_DM0/L\nPDDR3_DM1VSS_51 DDR_RZQ NP DDRPHY_VDDQ_1 NP DDRPHY_VDDQ_2 DDRPHY_VDDQ_3 NP DDRPHY_VDDQ_4 DDRPHY_VDDQ_5 NP VCCIO1 VCCIO2 NP OTP_VCC18 NPSARADC_AVDD_1V\n8I2S2_SDO_M0/GMA\nC0_MDIO/UART9_C\nTSn_M0/SPI2_CS0_\nM0/GPIO2_C4_dI2S2_LRCK_TX_M0/\nGMAC0_MDC/UART\n9_RTSn_M0/SPI2_M\nOSI_M0/GPIO2_C3_\ndI2S2_SCLK_RX_M0/\nGMAC0_RXD1/UAR\nT6_RTSn_M0/SPI1_\nMOSI_M0/GPIO2_B\n7_dSDMMC0_D2/ARMJ\nTAG_TCK/UART5_C\nTSn_M0/GPIO1_D7_\nuSDMMC0_CMD/PW\nM10_M1/UART5_RX\n_M0/CAN0_TX_M1/\nGPIO2_A1_uSDMMC0_CLK/TES\nT_CLKOUT/UART5_\nTX_M0/CAN0_RX_M\n1/GPIO2_A2_dH\nJDDR_DQ4_A/DDR4_\nDQL7_A/LPDDR4_D\nQ4_A/DDR3_DQ4/L\nPDDR3_DQ13DDR_DQ5_A/DDR4_\nDQL5_A/LPDDR4_D\nQ5_A/DDR3_DQ5/L\nPDDR3_DQ12VSS_52DDR_DM1_A/DDR4\n_DMU_A/LPDDR4_\nDM1_A/DDR3_DM1/\nLPDDR3_DM3VSS_53DDR_DQ13_A/DDR4\n_DQU4_A/LPDDR4_\nDQ13_A/DDR3_DQ1\n3/LPDDR3_DQ31DDR_DQ14_A/DDR4\n_DQU6_A/LPDDR4_\nDQ14_A/DDR3_DQ1\n4/LPDDR3_DQ30DDR_AVSS DDRPHY_VDDQ_6 NP DDRPHY_VDDQL_1 DDRPHY_VDDQL_2 NP DDRPHY_VDDQL_3 VDD_CPU_1 NP VSS_54 VSS_55 NP VSS_56 VCCIO4 VSS_57SDMMC0_D3/ARMJ\nTAG_TMS/UART5_R\nTSn_M0/GPIO2_A0_\nuSDMMC0_D1/UART\n2_RX_M1/UART6_R\nX_M1/PWM9_M1/G\nPIO1_D6_uSDMMC0_D0/UART\n2_TX_M1/UART6_TX\n_M1/PWM8_M1/GPI\nO1_D5_uVSS_58 AVSS_1 EDP_TX_D0P J\nKVSS_59DDR_DQ12_A/DDR4\n_DQU2_A/LPDDR4_\nDQ12_A/DDR3_DQ1\n2/LPDDR3_DQ26NP NP NP NP NP NP NP DDRPHY_VDDQL_4 VSS_60 VSS_61 VSS_62 VSS_63 VDD_CPU_2 VDD_CPU_3 VDD_CPU_4 VDD_CPU_5 VSS_64 NP NP NP NP NP NP NP EDP_TX_D0N EDP_TX_D1P K\nLDDR_DQS1N_A/DD\nR4_DQSU_N_A/LPD\nDR4_DQS1N_A/DD\nR3_DQS1N/LPDDR3\n_DQS3NDDR_DQS1P_A/DD\nR4_DQSU_P_A/LPD\nDR4_DQS1P_A/DD\nR3_DQS1P/LPDDR3\n_DQS3PVSS_65DDR_DQ15_A/DDR4\n_DQU0_A/LPDDR4_\nDQ15_A/DDR3_DQ1\n5/LPDDR3_DQ27VSS_66DDR_DQ11_A/DDR4\n_DQU5_A/LPDDR4_\nDQ11_A/DDR3_DQ1\n1/LPDDR3_DQ29DDR_DQ10_A/DDR4\n_DQU7_A/LPDDR4_\nDQ10_A/DDR3_DQ1\n0/LPDDR3_DQ28VSS_67 DDRPHY_VDDQ_7 DDRPHY_VDDQL_5 VSS_68 VDD_LOGIC_1 VSS_69 VSS_70 VDD_CPU_6 VDD_CPU_7 VDD_CPU_8 VDD_CPU_9 VSS_71 VSS_72 VSS_73 VCCIO3 USB3_OTG0_ID AVSS_2 EDP_TX_AUXP AVSS_3 EDP_TX_D1N EDP_TX_D2P L\nMDDR_DQ8_A/DDR4_\nDQU3_A/LPDDR4_D\nQ8_A/DDR3_DQ8/L\nPDDR3_DQ25VSS_74 VSS_75 DDR_ECC_DQ1 DDR_ECC_DQ2 VSS_76 DDR_ECC_DQ4 VSS_77 DDRPHY_VDDQ_8 DDRPHY_VDDQL_6 VSS_78 VDD_LOGIC_2 VSS_79 VSS_80 VDD_CPU_COM VSS_81 VDD_CPU_10 VSS_82 VDD_NPU_1 EDP_TX_AVDD_0V9 AVSS_4 EDP_TX_AVDD_1V8 USB3_AVDD_3V3USB3_OTG0_VBUS\nDETEDP_TX_AUXN AVSS_5 EDP_TX_D2N EDP_TX_D3P M\nNVSS_83DDR_DQ9_A/DDR4_\nDQU1_A/LPDDR4_D\nQ9_A/DDR3_DQ9/L\nPDDR3_DQ24NP NP NP NP NP NP NPSYSPLL_AVDD_1V\n8SYSPLL_AVSS VSS_84 VDD_LOGIC_3 VSS_85 VSS_86 VDD_LOGIC_4 VSS_87 VSS_88 VDD_NPU_2 NP NP NP NP NP NP NP EDP_TX_D3N AVSS_6 N\nPDDR_ECC_DQS_N DDR_ECC_DQS_P VSS_89 DDR_ECC_DQ6 DDR_ECC_DQ0 VSS_90 DDR_ECC_DM DDR_VREFOUT USB2_AVDD_1V8 USB2_AVDD_3V3SYSPLL_AVDD_0V\n9VSS_91 VDD_LOGIC_5 VSS_92 VSS_93 VDD_LOGIC_6 VSS_94 VDD_NPU_3 VDD_NPU_4 VDD_NPU_5 AVSS_7 USB3_AVDD_0V9 USB3_AVDD_1V8 USB3_HOST1_DP USB3_HOST1_DM AVSS_8 USB3_OTG0_DP USB3_OTG0_DM P\nRUSB2_HOST2_DM USB2_HOST2_DP VSS_95 DDR_ECC_DQ7 DDR_ECC_DQ3 VSS_96 DDR_ECC_DQ5 USB2_AVDD_0V9 VCCIO6_1 VSS_97 VSS_98 VDD_LOGIC_7 VDD_GPU_1 VSS_99 VSS_100 VDD_LOGIC_8 VSS_101 VSS_102 VSS_103MULTI_PHY_AVDD_\n0V9_1MULTI_PHY_AVDD_\n0V9_2MULTI_PHY_AVDD_\n1V8AVSS_9MULTI_PHY0_REFC\nLKPMULTI_PHY0_REFC\nLKNAVSS_10USB3_OTG0_SSRX\nN/SATA0_RXNUSB3_OTG0_SSRX\nP/SATA0_RXP R\nTUSB2_HOST3_DM USB2_HOST3_DP NP NP NP NP NP NP NP VSS_104 VSS_105 VDD_LOGIC_9 VDD_GPU_2 VSS_106 VSS_107 VDD_LOGIC_10 VSS_108 VSS_109 VSS_110 NP NP NP NP NP NP NPUSB3_OTG0_SSTX\nN/SATA0_TXNUSB3_OTG0_SSTX\nP/SATA0_TXP T\nUVSS_111CIF_CLKIN/EBC_SD\nCLK/GMAC1_MCLKI\nNOUT_M1/UART1_C\nTSn_M1/I2S2_SCLK\n_RX_M1/GPIO4_C1_\ndCIF_CLKOUT/EBC_\nGDCLK/PWM11_IR_\nM1/GPIO4_C0_dCIF_VSYNC/EBC_S\nDOE/GMAC1_MDIO\n_M1/I2S2_SCLK_TX\n_M1/GPIO4_B7_dCIF_HREF/EBC_SD\nLE/GMAC1_MDC_M\n1/UART1_RTSn_M1/\nI2S2_MCLK_M1/GPI\nO4_B6_dVSS_112 VSS_113 VSS_114 VCCIO6_2 VSS_115 VDD_GPU_3 VDD_GPU_4 VDD_GPU_5 VSS_116 VSS_117 VSS_118 VSS_119 VSS_120 PCIE30_RESREFPCIE30_AVDD_0V9\n_2PCIE30_AVDD_0V9\n_1PCIE30_AVDD_1V8 AVSS_11MULTI_PHY1_REFC\nLKNMULTI_PHY1_REFC\nLKPAVSS_12USB3_HOST1_SSR\nXN/SATA1_RXN/QS\nGMII_RXN_M0USB3_HOST1_SSR\nXP/SATA1_RXP/QS\nGMII_RXP_M0U\nVI2C4_SCL_M0/EBC_\nGDOE/ETH1_REFC\nLKO_25M_M1/SPI3\n_CLK_M0/I2S2_SD\nO_M1/GPIO4_B3_dISP_PRELIGHT_TRI\nG/EBC_SDCE3/GM\nAC1_RXDV_CRS_M\n1/I2S1_SDO2_M1/G\nPIO4_B1_dVSS_121I2C4_SDA_M0/EBC\n_VCOM/GMAC1_RX\nER_M1/SPI3_MOSI\n_M0/I2S2_SDI_M1/\nGPIO4_B2_dI2C2_SCL_M1/EBC_\nSDSHR/CAN2_TX_\nM0/I2S1_SDO3_M1/\nGPIO4_B5_dI2C2_SDA_M1/EBC\n_GDSP/CAN2_RX_\nM0/ISP_FLASH_TRI\nGIN/VOP_BT656_CL\nK_M1/GPIO4_B4_dCAM_CLKOUT1/EB\nC_SDCE2/GMAC1_\nRXD1_M1/SPI3_MIS\nO_M0/I2S1_SDO1_\nM1/GPIO4_B0_dVSS_122 VSS_123 VCCIO5_1 VCCIO5_2 VCCIO7 VSS_124 AVSS_13 AVSS_14 AVSS_15HDMI_TX_AVDD_0V\n9_1HDMI_TX_AVDD_0V\n9_2PMU_VDD_LOGIC_\n0V9PMUPLL_AVSSPMUPLL_AVDD_0V\n9AVSS_16 AVSS_17 PCIE20_REFCLKP PCIE20_REFCLKN AVSS_18USB3_HOST1_SST\nXN/SATA1_TXN/QS\nGMII_TXN_M0USB3_HOST1_SST\nXP/SATA1_TXP/QS\nGMII_TXP_M0V\nWCAM_CLKOUT0/EB\nC_SDCE1/GMAC1_\nRXD0_M1/SPI3_CS1\n_M0/I2S1_LRCK_RX\n_M1/GPIO4_A7_dISP_FLASHTRIGOU\nT/EBC_SDCE0/GM\nAC1_TXEN_M1/SPI3\n_CS0_M0/I2S1_SCL\nK_RX_M1/GPIO4_A\n6_dNP NP NP NP NP NP NP VSS_125 VSS_126 VSS_127 VSS_128MIPI_CSI_RX_AVDD\n_0V9MIPI_DSI_TX1_AVD\nD_0V9MIPI_DSI_TX0/LVDS\n_TX0_AVDD_0V9AVSS_19HDMI_TX_AVDD_1V\n8PMUIO2 NP NP NP NP NP NP NPPCIE20_TXP/SATA2\n_TXP/QSGMII_TXP_\nM1PCIE20_TXN/SATA2\n_TXN/QSGMII_TXN_\nM1W\nYCIF_D15/EBC_SDD\nO15/GMAC1_TXD1_\nM1/UART9_RX_M2/I\n2S2_LRCK_RX_M1/\nGPIO4_A5_dCIF_D14/EBC_SDD\nO14/GMAC1_TXD0_\nM1/UART9_TX_M2/I\n2S2_LRCK_TX_M1/\nGPIO4_A4_dCIF_D13/EBC_SDD\nO13/GMAC1_RXCL\nK_M1/UART7_RX_M\n2/PDM_SDI3_M1/G\nPIO4_A3_dCIF_D12/EBC_SDD\nO12/GMAC1_RXD3_\nM1/UART7_TX_M2/\nPDM_SDI2_M1/GPI\nO4_A2_dCIF_D9/EBC_SDDO\n9/GMAC1_TXD3_M1\n/UART1_RX_M1/PD\nM_SDI0_M1/GPIO3_\nD7_dCIF_D8/EBC_SDDO\n8/GMAC1_TXD2_M1\n/UART1_TX_M1/PD\nM_CLK0_M1/GPIO3\n_D6_dCIF_D4/EBC_SDDO\n4/SDMMC2_CMD_M\n0/I2S1_SDI0_M1/VO\nP_BT656_D4_M1/G\nPIO3_D2_dVSS_129 VSS_130 NP VSS_131 VSS_132 NPMIPI_CSI_RX_AVDD\n_1V8MIPI_DSI_TX1_AVD\nD_1V8NPMIPI_DSI_TX0/LVDS\n_TX0_AVDD_1V8AVSS_20 NP PMUIO1PMUPLL_AVDD_1V\n8SDMMC0_DET/SAT\nA_CP_DET/PCIE30X\n1_CLKREQn_M0/G\nPIO0_A4_uAVSS_21 AVSS_22PCIE30_REFCLKP_I\nNAVSS_23PCIE20_RXP/SATA2\n_RXP/QSGMII_RXP_\nM1PCIE20_RXN/SATA2\n_RXN/QSGMII_RXN_\nM1Y\nAACIF_D6/EBC_SDDO\n6/SDMMC2_DET_M\n0/I2S1_SDI2_M1/VO\nP_BT656_D6_M1/G\nPIO3_D4_dCIF_D11/EBC_SDD\nO11/GMAC1_RXD2_\nM1/PDM_SDI1_M1/\nGPIO4_A1_dCIF_D10/EBC_SDD\nO10/GMAC1_TXCLK\n_M1/PDM_CLK1_M\n1/GPIO4_A0_dVSS_133CIF_D7/EBC_SDDO\n7/SDMMC2_PWRE\nN_M0/I2S1_SDI3_M\n1/VOP_BT656_D7_\nM1/GPIO3_D5_dCIF_D1/EBC_SDDO\n1/SDMMC2_D1_M0/\nI2S1_SCLK_TX_M1/\nVOP_BT656_D1_M1\n/GPIO3_C7_dLCDC_VSYNC/VOP\n_BT1120_D14/SPI1_\nMISO_M1/UART5_T\nX_M1/I2S1_SDO3_\nM2/GPIO3_C2_dNP VSS_134 NPPWM15_IR_M1/SPI\n3_MOSI_M1/CAN1_\nTX_M1/PCIE30X2_W\nAKEn_M2/I2S3_SCL\nK_M1/GPIO4_C3_dAVSS_24 NP AVSS_25 AVSS_26 NP AVSS_27 HDMI_TX_REXT NPI2C2_SDA_M0/SPI0\n_MOSI_M0/PCIE20_\nPERSTn_M0/PWM2\n_M1/GPIO0_B6_uNP GPIO0_A3_u VSS_135 AVSS_28PCIE30_REFCLKN_I\nNAVSS_29 PCIE30_TX0N PCIE30_TX0P AA\nABCIF_D3/EBC_SDDO\n3/SDMMC2_D3_M0/\nI2S1_SDO0_M1/VO\nP_BT656_D3_M1/G\nPIO3_D1_dVSS_136 NP NPCIF_D2/EBC_SDDO\n2/SDMMC2_D2_M0/\nI2S1_LRCK_TX_M1/\nVOP_BT656_D2_M1\n/GPIO3_D0_dVSS_137 NPLCDC_D8/VOP_BT1\n120_D0/SPI1_CS0_\nM1/PCIE30X1_PER\nSTn_M1/SDMMC2_\nD0_M1/GPIO3_A1_dGPIO4_D2_d NP AVSS_30 AVSS_31 NP AVSS_32 AVSS_33 NP AVSS_34 HDMI_TX_HPDIN NPI2C1_SDA/CAN0_RX\n_M0/PCIE20_BUTT\nONRSTn/MCU_JTA\nG_TCK/GPIO0_B4_\nuI2C0_SDA/GPIO0_B\n2_uNP GPIO0_D4_d TVSS NP NP PCIE30_TX1N PCIE30_TX1P AB\nACCIF_D5/EBC_SDDO\n5/SDMMC2_CLK_M\n0/I2S1_SDI1_M1/VO\nP_BT656_D5_M1/G\nPIO3_D3_dPWM15_IR_M0/SP\nDIF_TX_M1/GMAC1\n_MDIO_M0/UART7_\nRX_M1/I2S1_LRCK_\nRX_M2/GPIO3_C5_dPWM14_M0/VOP_P\nWM_M1/GMAC1_M\nDC_M0/UART7_TX_\nM1/PDM_CLK1_M2/\nGPIO3_C4_dLCDC_DEN/VOP_B\nT1120_D15/SPI1_CL\nK_M1/UART5_RX_M\n1/I2S1_SCLK_RX_M\n2/GPIO3_C3_dCIF_D0/EBC_SDDO\n0/SDMMC2_D0_M0/\nI2S1_MCLK_M1/VO\nP_BT656_D0_M1/G\nPIO3_C6_dNPLCDC_D3/VOP_BT6\n56_D3_M0/SPI0_CL\nK_M1/PCIE30X1_W\nAKEn_M1/I2S1_SDI\n0_M2/GPIO2_D3_dLCDC_D2/VOP_BT6\n56_D2_M0/SPI0_CS\n0_M1/PCIE30X1_CL\nKREQn_M1/I2S1_L\nRCK_TX_M2/GPIO2\n_D2_dAVSS_35 NP AVSS_36 AVSS_37 NP MIPI_DSI_TX1_D2N AVSS_38 NP MIPI_DSI_TX1_D1N AVSS_39 NPUART2_RX_M0/GPI\nO0_D0_uPWM6/SPI0_MISO_\nM0/PCIE30X2_WAK\nEn_M0/GPIO0_C5_dI2C2_SCL_M0/SPI0\n_CLK_M0/PCIE20_\nWAKEn_M0/PWM1\n_M1/GPIO0_B5_uNP GPIO0_D6_d AVSS_40 AVSS_41 PCIE30_RX0N PCIE30_RX0P AC\nADLCDC_HSYNC/VOP\n_BT1120_D13/SPI1_\nMOSI_M1/PCIE20_\nPERSTn_M1/I2S1_S\nDO2_M2/GPIO3_C1\n_dLCDC_D23/PWM13\n_M0/GMAC1_MCLKI\nNOUT_M0/UART3_R\nX_M1/PDM_SDI3_M\n2/GPIO3_C0_dVSS_138LCDC_D22/PWM12\n_M0/GMAC1_TXEN_\nM0/UART3_TX_M1/\nPDM_SDI2_M2/GPI\nO3_B7_dNPLCDC_D6/VOP_BT6\n56_D6_M0/SPI2_M\nOSI_M1/PCIE30X2_\nPERSTn_M1/I2S1_S\nDI3_M2/GPIO2_D6_\ndLCDC_D1/VOP_BT6\n56_D1_M0/SPI0_M\nOSI_M1/PCIE20_W\nAKEn_M1/I2S1_SCL\nK_TX_M2/GPIO2_D1\n_dPWM12_M1/SPI3_\nMISO_M1/SATA1_A\nCT_LED/UART9_TX_\nM1/I2S3_SDO_M1/\nGPIO4_C5_dMIPI_CSI_RX_D3P NP MIPI_CSI_RX_D2N MIPI_DSI_TX1_D3P NP MIPI_DSI_TX1_D2PMIPI_DSI_TX1_CLK\nPNP MIPI_DSI_TX1_D1P MIPI_DSI_TX1_D0P NPPWM7_IR/SPI0_CS\n0_M0/PCIE30X2_PE\nRSTn_M0/GPIO0_C\n6_dPWM5/SPI0_CS1_\nM0/UART0_RTSn/G\nPIO0_C4_dPWM1_M0/GPUAV\nS/UART0_RX/GPIO0\n_C0_dCLK32K_IN/CLK32K\n_OUT0/PCIE30X2_B\nUTTONRSTn/GPIO0\n_B0_uNP GPIO0_D5_d AVSS_42 PCIE30_RX1N PCIE30_RX1P AD\nAELCDC_D19/VOP_BT\n1120_D10/GMAC1_\nRXER_M0/I2C5_SD\nA_M0/PDM_SDI1_M\n2/GPIO3_B4_dLCDC_D20/VOP_BT\n1120_D11/GMAC1_\nTXD0_M0/I2C3_SCL\n_M1/PWM10_M0/G\nPIO3_B5_dLCDC_D21/VOP_BT\n1120_D12/GMAC1_\nTXD1_M0/I2C3_SDA\n_M1/PWM11_IR_M0\n/GPIO3_B6_dNPLCDC_D9/VOP_BT1\n120_D1/GMAC1_TX\nD2_M0/I2S3_MCLK_\nM0/SDMMC2_D1_M\n1/GPIO3_A2_dVSS_139 NPPWM13_M1/SPI3_C\nS0_M1/SATA0_ACT\n_LED/UART9_RX_M\n1/I2S3_SDI_M1/GPI\nO4_C6_dMIPI_CSI_RX_D3N NP MIPI_CSI_RX_D2P MIPI_DSI_TX1_D3N NP AVSS_43MIPI_DSI_TX1_CLK\nNNP AVSS_44 MIPI_DSI_TX1_D0N NP AVSS_45 VSS_140 NPPWM4/VOP_PWM_\nM0/PCIE30X1_PER\nSTn_M0/MCU_JTAG\n_TRSTn/GPIO0_C3_\ndGPU_PWREN/SAT\nA_CP_POD/PCIE30\nX2_CLKREQn_M0/G\nPIO0_A6_dNP GPIO0_D3_d AVSS_46 AVSS_47 AE\nAFLCDC_D18/VOP_BT\n1120_D9/GMAC1_R\nXDV_CRS_M0/I2C5_\nSCL_M0/PDM_SDI0\n_M2/GPIO3_B3_dLCDC_D17/VOP_BT\n1120_D8/GMAC1_R\nXD1_M0/UART4_TX_\nM1/PWM9_M0/GPI\nO3_B2_dVSS_141LCDC_D11/VOP_BT\n1120_D3/GMAC1_R\nXD2_M0/I2S3_LRCK\n_M0/SDMMC2_D3_\nM1/GPIO3_A4_dLCDC_D4/VOP_BT6\n56_D4_M0/SPI2_CS\n1_M1/PCIE30X2_CL\nKREQn_M1/I2S1_S\nDI1_M2/GPIO2_D4_\ndLCDC_D5/VOP_BT6\n56_D5_M0/SPI2_CS\n0_M1/PCIE30X2_W\nAKEn_M1/I2S1_SDI\n2_M2/GPIO2_D5_dNPPWM14_M1/SPI3_C\nLK_M1/CAN1_RX_M\n1/PCIE30X2_CLKRE\nQn_M2/I2S3_MCLK\n_M1/GPIO4_C2_dAVSS_48 NP AVSS_49 AVSS_50 NP AVSS_51 AVSS_52 NP AVSS_53 AVSS_54 NP AVSS_55 AVSS_56 NPPWM2_M0/NPUAV\nS/UART0_TX/MCU_J\nTAG_TDI/GPIO0_C1\n_dI2C0_SCL/GPIO0_B\n1_uSDMMC0_PWREN/\nSATA_MP_SWITCH\n/PCIE20_CLKREQn\n_M0/GPIO0_A5_dVSS_142 XOUT24M XIN24M AF\nAGLCDC_D16/VOP_BT\n1120_D7/GMAC1_R\nXD0_M0/UART4_RX\n_M1/PWM8_M0/GPI\nO3_B1_dLCDC_D15/VOP_BT\n1120_D6/ETH1_REF\nCLKO_25M_M0/SD\nMMC2_PWREN_M1\n/GPIO3_B0_dLCDC_D13/VOP_BT\n1120_CLK/GMAC1_\nTXCLK_M0/I2S3_SD\nI_M0/SDMMC2_CLK\n_M1/GPIO3_A6_dLCDC_D10/VOP_BT\n1120_D2/GMAC1_T\nXD3_M0/I2S3_SCLK\n_M0/SDMMC2_D2_\nM1/GPIO3_A3_dVSS_143LCDC_D0/VOP_BT6\n56_D0_M0/SPI0_MI\nSO_M1/PCIE20_CL\nKREQn_M1/I2S1_M\nCLK_M2/GPIO2_D0\n_dHDMITX_SDA/I2C5_\nSDA_M1/GPIO4_D0\n_uHDMITX_SCL/I2C5_\nSCL_M1/GPIO4_C7\n_uMIPI_CSI_RX_CLK1\nPMIPI_CSI_RX_CLK0\nPMIPI_CSI_RX_D1P MIPI_CSI_RX_D0PMIPI_DSI_TX0_D3N/\nLVDS_TX0_D3NMIPI_DSI_TX0_D2N/\nLVDS_TX0_D2NMIPI_DSI_TX0_CLK\nN/LVDS_TX0_CLKNMIPI_DSI_TX0_D1N/\nLVDS_TX0_D1NMIPI_DSI_TX0_D0N/\nLVDS_TX0_D0NAVSS_57 HDMI_TX_CLKN HDMI_TX_D0P HDMI_TX_D1P HDMI_TX_D2PPWM3_IR/EDP_HP\nDIN_M1/PCIE30X1_\nWAKEn_M0/MCU_J\nTAG_TMS/GPIO0_C\n2_dI2C1_SCL/CAN0_TX\n_M0/PCIE30X1_BUT\nTONRSTn/MCU_JTA\nG_TDO/GPIO0_B3_\nuFLASH_VOL_SEL/G\nPIO0_A7_uTSADC_SHUT_M0/T\nSADC_SHUT_ORG/\nGPIO0_A1_zREFCLK_OUT/GPIO\n0_A0_dPMIC_SLEEP/TSAD\nC_SHUT_M1/GPIO0\n_A2_dAG\nAHVSS_144LCDC_D14/VOP_BT\n1120_D5/GMAC1_R\nXCLK_M0/SDMMC2\n_DET_M1/GPIO3_A\n7_dLCDC_D12/VOP_BT\n1120_D4/GMAC1_R\nXD3_M0/I2S3_SDO_\nM0/SDMMC2_CMD_\nM1/GPIO3_A5_dLCDC_CLK/VOP_BT\n656_CLK_M0/SPI2_\nCLK_M1/UART8_RX\n_M1/I2S1_SDO1_M\n2/GPIO3_A0_dLCDC_D7/VOP_BT6\n56_D7_M0/SPI2_MI\nSO_M1/UART8_TX_\nM1/I2S1_SDO0_M2/\nGPIO2_D7_dHDMITX_CEC_M0/S\nPI3_CS1_M1/GPIO4\n_D1_uEDP_HPDIN_M0/SP\nDIF_TX_M2/SATA2_\nACT_LED/PCIE30X2\n_PERSTn_M2/I2S3_\nLRCK_M1/GPIO4_C\n4_dVSS_145MIPI_CSI_RX_CLK1\nNMIPI_CSI_RX_CLK0\nNMIPI_CSI_RX_D1N MIPI_CSI_RX_D0NMIPI_DSI_TX0_D3P/\nLVDS_TX0_D3PMIPI_DSI_TX0_D2P/\nLVDS_TX0_D2PMIPI_DSI_TX0_CLK\nP/LVDS_TX0_CLKPMIPI_DSI_TX0_D1P/\nLVDS_TX0_D1PMIPI_DSI_TX0_D0P/\nLVDS_TX0_D0PAVSS_58 HDMI_TX_CLKP HDMI_TX_D0N HDMI_TX_D1N HDMI_TX_D2N AVSS_59UART2_TX_M0/GPI\nO0_D1_uHDMITX_CEC_M1/P\nWM0_M1/UART0_C\nTSn/GPIO0_C7_dPWM0_M0/CPUAV\nS/GPIO0_B7_dnPOR_u VSS_146 AH\n1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28\nRK3568 Datasheet                                                   Rev 1.2 \nCopyright 20 21 © Rockchip Electronics Co., Ltd.                                                        24  Pin Name  Pin Pin Name  Pin \nDDR_DQ4_B/DDR4_DQU0_B/LPDDR4_DQ4_B/DDR3_\nDQ20/LPDDR3_DQ2  A12 VSS_41  G9 \nDDR_DQ13_B/DDR4_DQL5_B/LPDDR4_DQ13_B/DDR3\n_DQ29/LPDDR3_DQ17  A13 VSS_42  G11 \nVSS_5  A14 VSS_43  G12 \nDDR_DQS1N_B/DDR4_DQSL_N_B/LPDDR4_DQS1N_B/\nDDR3_DQS3N/LPDDR3_DQS2N  A15 VSS_44  G14 \nDDR_DQ8_B/DDR4_DQL0_B/LPDDR4_DQ8_B/DDR3_D\nQ24/LPDDR3_DQ18  A16 VSS_45  G15 \nDDR_DQ10_B/DDR4_DQL4_B/LPDDR4_DQ10_B/DDR3\n_DQ26/LPDDR3_DQ22  A17 VSS_46  G17 \nVSS_6  A18 VSS_47  G18 \nI2S1_MCLK_M0/UART3_RTSn_M0/SCR_CLK/PCIE30X1\n_PERSTn_M2/GPIO1_A2_d  A19 SARADC_VIN6  G20 \nI2S1_LRCK_TX_M0/UART4_RTSn_M0/SCR_RST/PCIE3\n0X1_CLKREQn_M2/ACODEC_DAC_SYNC/GPIO1_A5_d  A20 SARADC_VIN4  G21 \nI2S1_SDO3_M0/I2S1_SDI1_M0/PDM_SDI1_M0/PCIE2\n0_PERSTn_M2/GPIO1_B2_d  A21 I2S2_MCLK_M0/ETH0_REFCLKO_25M/UART7_RTS\nn_M0/SPI2_CLK_M0/GPIO2_C1_d  G23 \nFSPI_CLK /FLASH_ALE/GPIO1_D0_d  A22 VSS_48  G24 \nEMMC_CLKOUT/FLASH_DQS/GPIO1_C5_d  A23 GMAC0_TXD1/UART1_TX_M0/GPIO2_B4_u  G27 \nEMMC_D0/FLASH_D0/GPIO1_B4_u  A24 GMAC0_TXEN/UART1_RTSn_M0/SPI1_CLK_M0/GP\nIO2_B5_u  G28 \nEMMC_D4/FLASH_D4/GPIO1_C0_u  A25 DDR_DQ6_A/DDR4_DQL3_A/LPDDR4_DQ6_A/DD\nR3_DQ6/LPDDR3_DQ8  H1 \nEMMC_DATA_STROBE/FSPI_CS1n/FLASH_CLE/GPIO1_\nC6_d A26 VSS_49  H2 \nFSPI_D3/FLASH_CS1n/GPIO1_D4_u  A27 VSS_50  H3 \nVSS_7  A28 DDR_DQ7_A/DDR4_DQL1_A/LPDDR4_DQ7_A/DD\nR3_DQ7/LPDDR3_DQ11  H4 \nCIF_D6/EBC_SDDO6/SDMMC2_DET_M0/I2S1_SDI2_M\n1/VOP_BT656_D6_M1/GPIO3_D4_d  AA1 DDR_DM0_A/DDR4_DML_A/LPDDR4_DM0_A/DDR\n3_DM0/LPDDR3_DM1  H5 \nCIF_D11/EBC_SDDO11/GMAC1_RXD2_M1/PDM_SDI1\n_M1/GPIO4_A1_d  AA2 VSS_51  H6 \nCIF_D10/EBC_SDDO10/GMAC1_TXCLK_M1/PDM_CLK1\n_M1/GPIO4_ A0_d AA3 DDR_RZQ  H7 \nVSS_133  AA4 DDRPHY_VDDQ_1  H9 \nCIF_D7/EBC_SDDO7/SDMMC2_PWREN_M0/I2S1_SDI3\n_M1/VOP_BT656_D7_M1/GPIO3_D5_d  AA5 DDRPHY_VDDQ_2  H11 \nCIF_D1/EBC_SDDO1/SDMMC2_D1_M0/I2S1_SCLK_TX\n_M1/VOP_BT656_D1_M1/GPIO3_C7_d  AA6 DDRPHY_VDDQ_3  H12 \nLCDC_VSYNC/VOP_BT1120_D14/SPI1_MISO_M1/UAR\nT5_TX_M1/I2S1_SDO3_M2/GPIO3_C2_d  AA7 DDRPHY_VDDQ_4  H14 \nVSS_134  AA9 DDRPHY_VDDQ_5  H15 \nPWM15_IR_M1/SPI3_MOSI_M1/CAN1_TX_M1/PCIE30\nX2_WAKEn_M2/I2S3_SCLK_M1/GPIO4_C3_d  AA11 VCCIO1  H17 \nAVSS_24  AA12 VCCIO2  H18 \nAVSS_25  AA14 OTP_VCC18  H20 \nAVSS_26  AA15 SARADC_AVDD_1V8  H22 \nAVSS_27  AA17 I2S2_SDO_M0/GMAC0_MDIO/UART9_CTSn_M0/S\nPI2_CS0_M0/GPIO2_C4_d  H23 \nHDMI_TX_REXT  AA18 I2S2_LRCK_TX_M0/GMAC0_MDC/UART9_RTSn_M\n0/SPI2_MOSI_M0/GPIO2_C3_d  H24 \nI2C2_SDA_M0/SPI0_MOSI_M0/PCIE20_PERSTn_M0/P\nWM2_M1/GPIO0_B6_u  AA20 I2S2_SCLK_RX_M0/GMAC0_RXD1/UART6_RTSn_\nM0/SPI1_MOSI_M0/GPIO2_B7_d  H25 \nGPIO0_A3_u  AA22 SDMMC0_D2/ARMJTAG_TCK/UART5_CTSn_M0/GP\nIO1_D7_u  H26 \nVSS_135  AA23 SDMMC0_CMD/PWM10_M1/UART5_RX_M0/CAN0_\nTX_M1/GPIO2_A1_u  H27 \nAVSS_28  AA24 SDMMC0_CLK/TEST_CLKOUT/UART5_TX_M0/CAN\n0_RX_M1/GPIO2_A2_d  H28 \nPCIE30_REFCLKN_IN  AA25 DDR_DQ4_A/DDR4_DQL7_A/LPDDR4_DQ4_A/DD\nR3_DQ4/LPDDR3_DQ13  J1 \nAVSS_29  AA26 DDR_DQ5_A/DDR4_DQL5_A/LPDD R4_DQ5_A/DD\nR3_DQ5/LPDDR3_DQ12  J2 \nPCIE30_TX0N  AA27 VSS_52  J3 \nPCIE30_TX0P  AA28 DDR_DM1_A/DDR4_DMU_A/LPDDR4_DM1_A/DDR\n3_DM1/LPDDR3_DM3  J4 \nCIF_D3/EBC_SDDO3/SDMMC2_D3_M0/I2S1_SDO0_M\n1/VOP_BT656_D3_M1/GPIO3_D1_d  AB1 VSS_53  J5 \nVSS_136  AB2 DDR_DQ13_A/DDR4_DQU4_A/LPDDR4_DQ13_A/\nDDR3_DQ13/LPDDR3_DQ31  J6 \nCIF_D2/EBC_SDDO2/SDMMC2_D2_M0/I2S1_LRCK_TX\n_M1/VOP_BT656_D2_M1/GPIO3_D0_d  AB5 DDR_DQ14_A/DDR4_DQU6_A/LPDDR4_DQ14_A/\nDDR3_DQ14/LPDDR3_DQ30  J7 \nVSS_137  AB6 DDR_AVSS  J8 \nRK3568 Datasheet                                                   Rev 1.2 \nCopyright 20 21 © Rockchip Electronics Co., Ltd.                                                        25  Pin Name  Pin Pin Name  Pin \nLCDC_D8/VOP_BT1120_D0/SPI1_CS0_M1/PCIE30X1_\nPERSTn_M1/SDMMC2_D0_M1/GPIO3_A1_d  AB8 DDRPHY_VDDQ_6  J9 \nGPIO4_D2_d  AB9 DDRPHY_VDDQL_1  J11 \nAVSS_30  AB11 DDRPHY_VDDQL_2  J12 \nAVSS_31  AB12 DDRPHY_VDDQL_3  J14 \nAVSS_32  AB14 VDD_CPU_1  J15 \nAVSS_33  AB15 VSS_54  J17 \nAVSS_34  AB17 VSS_55  J18 \nHDMI_TX_HPDIN  AB18 VSS_56  J20 \nI2C1_SDA/CAN0_RX_M0/PCIE20_BUTTONRSTn/MCU_J\nTAG_TCK/GPIO0_B4_u  AB20 VCCIO4  J21 \nI2C0_SDA/GPIO0_B2_u  AB21 VSS_57  J22 \nGPIO0_D4_d  AB23 SDMMC0_D3/ARMJTAG_TMS/UART5_RTSn_M0/GP\nIO2_A0_u  J23 \nTVSS AB24 SDMMC0_D1/UART2_RX_M1/UART6_RX_M1/PWM\n9_M1/GPIO1_D6_u  J24 \nPCIE30_TX1N  AB27 SDMMC0_D0/UART2_TX_M1/UART6_TX_M1/PWM\n8_M1/GPIO1_D5_u  J25 \nPCIE30_TX1P  AB28 VSS_58  J26 \nCIF_D5/EBC_SDDO5/SDMMC2_CLK_M0/I2S1_SDI1_M\n1/VOP_BT656_D5_M1/GPIO3_D3_d  AC1 AVSS_1  J27 \nPWM15_IR_M0/SPDIF_TX_M1/GMAC1_MDIO_M0/UAR\nT7_RX_M1/I2S1_LRCK_RX_M2/GPIO3_C5_d  AC2 EDP_TX_D0P  J28 \nPWM14_M0/VOP_PWM_M1/GMAC1_MDC_M0/UART7_T\nX_M1/PDM_CLK1_M2/GPIO3_C4_d  AC3 VSS_59  K1 \nLCDC_DEN/VOP_BT1120_D15/SPI1_CLK_M1/UART5_R\nX_M1/I2S1_SCLK_RX_M2/GPIO3_C3_d  AC4 DDR_DQ12_A/DDR4_DQU2_A/LPDDR4_DQ12_A/\nDDR3_DQ12/LPDDR3_DQ26  K2 \nCIF_D0/EBC_SDDO0/SDMMC2_D0_M0/I2S1_MCLK_M\n1/VOP_BT656_D0_M1/GPIO3_C6_d  AC5 DDRPHY_VDDQL_4  K10 \nLCDC_D3/VOP_BT656_D3_M0/SPI0_CLK_M1/PCIE30X\n1_WAKEn_M1/I2S1_SDI0_M2/GPIO2_D3_d  AC7 VSS_60  K11 \nLCDC_D2/VOP_BT656_D2_M0/SPI0_CS0_M1/PCIE30X\n1_CLKREQn_M1/I2S1_LRCK_TX_M2/GPIO2_D2_d  AC8 VSS_61  K12 \nAVSS_35  AC9 VSS_62  K13 \nAVSS_36  AC11 VSS_63  K14 \nAVSS_37  AC12 VDD_CPU_2  K15 \nMIPI_DSI_TX1_D2N  AC14 VDD_CPU_3  K16 \nAVSS_38  AC15 VDD_CPU_4  K17 \nMIPI_DSI_TX1_D1N  AC17 VDD_CPU_5  K18 \nAVSS_39  AC18 VSS_64  K19 \nUART2_RX_M0/GPIO0_D0_u  AC20 EDP_TX_D0N  K27 \nPWM6/SPI0_MISO_M0/PCIE30X2_WAKEn_M0/GPIO0_\nC5_d AC21 EDP_TX_D1P  K28 \nI2C2_SCL_M0/SPI0_CLK_M0/PCIE20_WAKEn_M0/PW\nM1_M1/GPIO0_B5_u  AC22 DDR_DQS1N_A/DDR4_DQSU_N_A/LPDDR4_DQS1\nN_A/DDR3_DQS1N/LPDDR3_DQS3N  L1 \nGPIO0_D6_d  AC24 DDR_DQS1P_A/DDR4_DQSU_P_A/LPDDR4_DQS1\nP_A/DDR3_DQS1P/LPDDR3_DQS3P  L2 \nAVSS_40  AC25 VSS_65  L3 \nAVSS_41  AC26 DDR_DQ15_A/DDR4_DQU0_A/LPDDR4_DQ15_A/\nDDR3_DQ15/LPDDR3_DQ27  L4 \nPCIE30_RX0N  AC27 VSS_66  L5 \nPCIE30_RX0P  AC28 DDR_DQ11_A/DDR4_DQU5_A/LPDDR4_DQ11_A/\nDDR3_DQ11/LPDDR3_DQ29  L6 \nLCDC_HSYNC/VOP_BT1120_D13/SPI1_MOSI_M1/PCIE\n20_PERSTn_M1/I2S1_SDO2_M2/GPIO3_C1_d  AD1 DDR_DQ10_A/DDR4_DQU7_A/LPDDR4_DQ10_A/\nDDR3_DQ10/LPDDR3_DQ28  L7 \nLCDC_D23/PWM13_M0/GMAC1_MCLKINOUT_M0/UART\n3_RX_M1/PDM_SDI3_M2/GPIO3_C0_d  AD2 VSS_67  L8 \nVSS_138  AD3 DDRPHY_VDDQ_7  L9 \nLCDC_D22/PWM12_M0/GMAC1_TXEN_M0/UART3_TX_\nM1/PDM_SDI2_M2/GPIO3_B7_d  AD4 DDRPHY_VDDQL_5  L10 \nLCDC_D6/VOP_BT656_D6_M0/SPI2_MOSI_M1/PCIE30\nX2_PERSTn_M1/I2S1_SDI3_M2/GPIO2_D6_d  AD6 VSS_68  L11 \nLCDC_D1/VOP_BT656_D1_M0/SPI0_MOSI_M1/PCIE20\n_WAKEn_M1/I2S1_SCLK_TX_M2/GPIO2_D1_d  AD7 VDD_LOGIC_1  L12 \nPWM12_M1/SPI3_MISO_M1/SATA1_ACT_LED/UART9_\nTX_M1/I2S3_SDO_M1/GPIO4_C5_d  AD8 VSS_69  L13 \nMIPI_CSI_RX_D3P  AD9 VSS_70  L14 \nMIPI_CSI_RX_D2N  AD11  VDD_CPU_6  L15 \nMIPI_DSI_TX1_D3P  AD12  VDD_CPU_7  L16 \nMIPI_DSI_TX1_D2P  AD14  VDD_CPU_8  L17 \nMIPI_DSI_TX1_CLKP  AD15  VDD_CPU_9  L18 \nMIPI_DSI_TX1_D1P  AD17  VSS_71  L19 \nMIPI_DSI_TX1_D0P  AD18  VSS_72  L20 \nRK3568 Datasheet                                                   Rev 1.2 \nCopyright 20 21 © Rockchip Electronics Co., Ltd.                                                        26  Pin Name  Pin Pin Name  Pin \nPWM7_IR/SPI0_CS0_M0/PCIE30X2_PERSTn_M0/GPIO\n0_C6_d  AD20  VSS_73  L21 \nPWM5/SPI0_CS1_M0/UART0_RTSn/GPIO0_C4_d  AD21  VCCIO3  L22 \nPWM1_M0/GPUAVS/UART0_RX/GPIO0_C0_d  AD22  USB3_OTG0_ID  L23 \nCLK32K_IN/CLK32K_OUT0/PCIE30X2_BUTTONRSTn/G\nPIO0_B0_u  AD23  AVSS_2  L24 \nGPIO0_D5_d  AD25  EDP_TX_AUXP  L25 \nAVSS_42  AD26  AVSS_3  L26 \nPCIE30_RX1N  AD27  EDP_TX_D1N  L27 \nPCIE30_RX1P  AD28  EDP_TX_D2P  L28 \nLCDC_D19/VOP_BT1120_D10/GMAC1_RXER_M0/I2C5\n_SDA_M0/PDM_SDI1_M2/GPIO3_B4_d  AE1 DDR_DQ8_A/DDR4_DQU3_A/LPDDR4_DQ8_A/DD\nR3_DQ8/LPDDR3_DQ25  M1 \nLCDC_D20/VOP_BT1120_D11/GMAC1_TXD0_M0/I2C3\n_SCL_M1/PWM10_M0/GPIO3_B5_d  AE2 VSS_74  M2 \nLCDC_D21/VOP_BT1120_D12/GMAC1_TXD1_M0/I2C3\n_SDA_M1/PWM11_IR_M0/GPIO3_B6_d  AE3 VSS_75  M3 \nLCDC_D9/VOP_BT1120_D1/GMAC1_TXD2_M0/I2S3_M\nCLK_M0/SDMMC2_D1_M1/GPIO3_A2_d  AE5 DDR_ECC_DQ1  M4 \nVSS_139  AE6 DDR_ECC_DQ2  M5 \nPWM13_M1/SPI3_CS0_M1/SATA0_ACT_LED/UART9_R\nX_M1/I2S3_SDI_M1/GPIO4_C6_d  AE8 VSS_76  M6 \nMIPI_CSI_RX_D3N  AE9 DDR_ECC_DQ4  M7 \nMIPI_CSI_RX_D2P  AE11 VSS_77  M8 \nMIPI_DSI_TX1_D3N  AE12 DDRPHY_VDDQ_8  M9 \nAVSS_43  AE14 DDRPHY_VDDQL_6  M10 \nMIPI_DSI_TX1_CLKN  AE15 VSS_78  M11 \nAVSS_44  AE17 VDD_LOGIC_2  M12 \nMIPI_DSI_TX1_D0N  AE18 VSS_79  M13 \nAVSS_45  AE20 VSS_80  M14 \nVSS_140  AE21 VDD_CPU_COM  M15 \nPWM4/VOP_PWM_M0/PCIE30X1_PERSTn_M0/MCU_JT\nAG_TRSTn/GPIO0_C3_d  AE23 VSS_81  M16 \nGPU_PWREN/SATA_CP_POD/PCIE30X2_CLKREQn_M0/\nGPIO0_A6_d  AE24 VDD_CPU_10  M17 \nGPIO0_D3_d  AE26 VSS_82  M18 \nAVSS_46  AE27 VDD_NPU_1  M19 \nAVSS_47  AE28 EDP_TX_AVDD_0V9  M20 \nLCDC_D18/VOP_BT1120_D9/GMAC1_RXDV_CRS_M0/I\n2C5_SCL_M0/PDM_SDI0_M2/GPIO3_B3_d  AF1 AVSS_4  M21 \nLCDC_D17/VOP_BT1120_D8/GMAC1_RXD1_M0/UART4\n_TX_M1/PWM9_M0/GPIO3_B2_d  AF2 EDP_TX_AVDD_1V8  M22 \nVSS_141  AF3 USB3_AVDD_3V3  M23 \nLCDC_D11/VOP_BT1120_D3/GMAC1_RXD2_M0/I2S3_\nLRCK_M0/SDMMC2_D3_M1/GPIO3_A4_d  AF4 USB3_OTG0_VBUSDET  M24 \nLCDC_D4/VOP_BT656_D4_M0/SPI2_CS1_M1/PCIE30X\n2_CLKREQn_M1/I2S1_SDI1_M2/GPIO2_D4_d  AF5 EDP_TX_AUXN  M25 \nLCDC_D5/VOP_BT656_D5_M0/SPI2_CS0_M1/PCIE30X\n2_WAKEn_M1/I2S1_SDI2_M2/GPIO2_D5_d  AF6 AVSS_5  M26 \nPWM14_M1/SPI3_CLK_M1/CAN1_RX_M1/PCIE30X2_C\nLKREQn_M2/I2S3_MCLK _M1/GPIO4_C2_d  AF8 EDP_TX_D2N  M27 \nAVSS_48  AF9 EDP_TX_D3P  M28 \nAVSS_49  AF11 VSS_83  N1 \nAVSS_50  AF12 DDR_DQ9_A/DDR4_DQU1_A/LPDDR4_DQ9_A/DD\nR3_DQ9/LPDDR3_DQ24  N2 \nAVSS_51  AF14 SYSPLL_AVDD_1V8  N10 \nAVSS_52  AF15 SYSPLL_AVSS  N11 \nAVSS_53  AF17 VSS_84  N12 \nAVSS_54  AF18 VDD_LOGIC_3  N13 \nAVSS_55  AF20 VSS_85  N14 \nAVSS_56  AF21 VSS_86  N15 \nPWM2_M0/NPUAVS/UART0_TX/MCU_JTAG_TDI/GPIO0\n_C1_d  AF23 VDD_LOGIC_4  N16 \nI2C0_SCL/GPIO0_B1_u  AF24 VSS_87  N17 \nSDMMC0_PWREN/SATA_MP_SWITCH/PCIE20_CLKREQ\nn_M0/GPIO0_A5_d  AF25 VSS_88  N18 \nVSS_142  AF26 VDD_NPU_2  N19 \nXOUT24M  AF27 EDP_TX_D3N  N27 \nXIN24M  AF28 AVSS_6  N28 \nLCDC_D16/VOP_BT1120_D7/GMAC1_RXD0_M0/UART4\n_RX_M1/PWM8_M0/GPIO3_B1_d  AG1 DDR_ECC_DQS_N  P1 \nLCDC_D15/VOP_BT1120_D6/ETH1_REFCLKO_25M_M0\n/SDMMC2_PWREN_M1/GPIO3_B0_d  AG2 DDR_ECC_DQS_P  P2 \nRK3568 Datasheet                                                   Rev 1.2 \nCopyright 20 21 © Rockchip Electronics Co., Ltd.                                                        27  Pin Name  Pin Pin Name  Pin \nLCDC_D13/VOP_BT1120_CLK/GMAC1_TXCLK_M0/I2S\n3_SDI_M0/SDMMC2_CLK_M1/GPIO3_A6_d  AG3 VSS_89  P3 \nLCDC_D10/VOP_BT1120_D2/GMAC1_TXD3_M0/I2S3_\nSCLK_M0/SDMMC2_D2_M1/GPIO3_A3_d  AG4 DDR_ECC_DQ6  P4 \nVSS_143  AG5 DDR_ECC_DQ0  P5 \nLCDC_D0/VOP_BT656_D0_M0/SPI0_MISO_M1/PCIE20\n_CLKREQn_M1/I2S1_MCLK_M2/GPIO2_D0_d  AG6 VSS_90  P6 \nHDMITX_SDA/I2C5_SDA_M1/GPIO4_D0_u  AG7 DDR_ECC_DM  P7 \nHDMITX_SCL/I2C5_SCL_M1/GPIO4_C7_u  AG8 DDR_VREFOUT  P8 \nMIPI_CSI_RX_CLK1P  AG9 USB2_AVDD_1V8  P9 \nMIPI_CSI_RX_CLK0P  AG10  USB2_AVDD_3V3  P10 \nMIPI_CSI_RX_D1P  AG11  SYSPLL_AVDD_0V9  P11 \nMIPI_CSI_RX_D0P  AG12  VSS_91  P12 \nMIPI_DSI_TX0_D3N/LVDS_TX0_D3N  AG13  VDD_LOGIC_5  P13 \nMIPI_DSI_TX0_D2N/LVDS_TX0_D2N  AG14  VSS_92  P14 \nMIPI_DSI_TX0_CLKN/LVDS_TX0_CLKN  AG15  VSS_93  P15 \nMIPI_DSI_TX0_D1N/LVDS_TX0_D1N  AG16  VDD_LOGIC_6  P16 \nMIPI_DSI_TX0_D0N/LVDS_TX0_D0N  AG17  VSS_94  P17 \nAVSS_57  AG18  VDD_NPU_3  P18 \nHDMI_TX_CLKN  AG19  VDD_NPU_4  P19 \nHDMI_TX_D0P  AG20  VDD_NPU_5  P20 \nHDMI_TX_D1P  AG21  AVSS_7  P21 \nHDMI_TX_D2P  AG22  USB3_AVDD_0V9  P22 \nPWM3_IR/EDP_HPDIN_M1/PCIE30X1_WAKEn_M0/MCU\n_JTAG_TMS/GPIO0_C2_d  AG23  USB3_AVDD_1V8  P23 \nI2C1_SCL/CAN0_TX_M0/PCIE30X1_BUTTONRSTn/MCU\n_JTAG_TDO/GPIO0_B3_u  AG24  USB3_HOST1_DP  P24 \nFLASH_VOL_SEL/GPIO0_A7_u  AG25  USB3_HOST1_DM  P25 \nTSADC_SHUT_M0/TSADC_SHUT_ORG/GPIO0_A1_z  AG26  AVSS_8  P26 \nREFCLK_OUT/GPIO0_A0_d  AG27  USB3_OTG0_DP  P27 \nPMIC_SLEEP/TSADC_SHUT_M1/GPIO0_A2_d  AG28  USB3_OTG0_DM  P28 \nVSS_144  AH1 USB2_HOST2_DM  R1 \nLCDC_D14/VOP_BT1120_D5/GMAC1_RXCLK_M0/SDM\nMC2_DET_M1/GPIO3_A7_d  AH2 USB2_HOST2_DP  R2 \nLCDC_D12/VOP_BT1120_D4/GMAC1_RXD3_M0/I2S3_\nSDO_M0/SDMMC2_CMD_M1/GPIO3_A5_d  AH3 VSS_95  R3 \nLCDC_CLK/VOP_BT656_CLK_M0/SPI2_CLK_M1/UART8\n_RX_M1/I2S1_SDO1_M2/GPIO3_A0_d  AH4 DDR_ECC_DQ7  R4 \nLCDC_D7/VOP_BT656_D7_M0/SPI2_MISO_M1/UART8\n_TX_M1/I2S1_SDO0_M2/GPIO2_D7_d  AH5 DDR_ECC_DQ3  R5 \nHDMITX_CEC_M0/SPI3_CS1_M1/GPIO4_D1_u  AH6 VSS_96  R6 \nEDP_HPDIN_M0/SPDIF_TX_M2/SATA2_ACT_LED/PCIE\n30X2_PERSTn_M2/I2S3_LRCK_M1/GPIO4_C4_d  AH7 DDR_ECC_DQ5  R7 \nVSS_145  AH8 USB2_AVDD_0V9  R8 \nMIPI_CSI_RX_CLK1N  AH9 VCCIO6_1  R9 \nMIPI_CSI_RX_CLK0N  AH10  VSS_97  R10 \nMIPI_CSI_RX_D1N  AH11  VSS_98  R11 \nMIPI_CSI_RX_D0N  AH12  VDD_LOGIC_7  R12 \nMIPI_DSI_TX0_D3P/LVDS_TX0_D3P  AH13  VDD_GPU_1  R13 \nMIPI_DSI_TX0_D2P/LVDS_TX0_D2P  AH14  VSS_99  R14 \nMIPI_DSI_TX0_CLKP/LVDS_TX0_CLKP  AH15  VSS_100  R15 \nMIPI_DSI_TX0_D1P/LVDS_TX0_D1P  AH16  VDD_LOGIC_8  R16 \nMIPI_DSI_TX0_D0P/LVDS_TX0_D0P  AH17  VSS_101  R17 \nAVSS_58  AH18  VSS_102  R18 \nHDMI_TX_CLKP  AH19  VSS_103  R19 \nHDMI_TX_D0N  AH20  MULTI_PHY_AVDD_0V9_1  R20 \nHDMI_TX_D1N  AH21  MULTI_PHY_AVDD_0V9_2  R21 \nHDMI_TX_D2N  AH22  MULTI_PHY_AVDD_1V8  R22 \nAVSS_59  AH23  AVSS_9  R23 \nUART2_TX_M0/GPIO0_D1_u  AH24  MULTI_PHY0_REFCLKP  R24 \nHDMITX_CEC_M1/PWM0_M1/UART0_CTSn/GPIO0_C7\n_d AH25  MULTI_PHY0_REFCLKN  R25 \nPWM0_M0/CPUAVS/GPIO0_B7_d  AH26  AVSS_10  R26 \nnPOR_u  AH27  USB3_OTG0_SSRXN/SATA0_RXN  R27 \nVSS_146  AH28  USB3_OTG0_SSRXP/SATA0_RXP  R28 \nDDR4_A2/LPDDR4_A1_A/DDR3_A4/LPDDR3_A6/AC2  B1 USB2_HOST3_DM  T1 \nDDR4_CS1n/LPDDR4_CS1n_A/DDR3_CS1n/LPDDR3_O\nDT1/AC26  B2 USB2_HOST3_DP  T2 \nDDR4_CKE/LPDDR4_CKE0_A/DDR3_CKE/LPDDR3_CKE\n/AC22  B3 VSS_104  T10 \nRK3568 Datasheet                                                   Rev 1.2 \nCopyright 20 21 © Rockchip Electronics Co., Ltd.                                                        28  Pin Name  Pin Pin Name  Pin \nDDR4_CLKP/LPDDR4_CLKP_A/DDR3_CLKP/LPDDR3_C\nLKP/AC23  B4 VSS_105  T11 \nVSS_8  B5 VDD_LOGIC_9  T12 \nDDR4_A0/LPDDR4_CLKP_B/DDR3_A9/ -/AC0 B6 VDD_GPU_2  T13 \nDDR4_A5/LPDDR4_A5_B/DDR3_A11/LPDDR3_A2/AC5  B7 VSS_106  T14 \nDDR4_A13/LPDDR4_A0_B/DDR3_A14/LPDDR3_A0/AC\n13 B8 VSS_107  T15 \nVSS_9  B9 VDD_LOGIC_10  T16 \nDDR_DQ0_B/DDR4_DQU7_B/LPDDR4_DQ0_B/DDR3_\nDQ16/LPDDR3_DQ1  B10 VSS_108  T17 \nDDR_DQS0N_B/DDR4_DQSU_N_B/LPDDR4_DQS0N_B\n/DDR3_DQS2N/LPDDR3_DQS0N  B11 VSS_109  T18 \nVSS_10  B12 VSS_110  T19 \nDDR_DQ12_B/DDR4_DQL7_B/LPDDR4_DQ12_B/DDR3\n_DQ28/LPDDR3_DQ16  B13 USB3_OTG0_SSTXN/SATA0_TXN  T27 \nDDR_DQ15_B/DDR4_DQL3_B/LPDDR4_DQ15_B/DDR3\n_DQ31/LPDDR3_DQ21  B14 USB3_OTG0_SSTXP/SATA0_TXP  T28 \nDDR_DQS1P_B/DDR4_DQSL_P_B/LPDDR4_DQS1P_B/\nDDR3_DQS3P/LPDDR3_DQS2P  B15 VSS_111  U1 \nVSS_11  B16 CIF_CLKIN/EBC_SDCLK/GMAC1_MCLKINOUT_M1/\nUART1_CTSn_M1/I2S2_SCLK_RX_M1/GPIO4_C1_\nd U2 \nDDR_DQ9_B/DDR4_DQL2_B/LPDDR4_DQ9_B/DDR3_D\nQ25/LPDDR3_DQ19  B17 CIF_CLKOUT/EBC_GDCLK/PWM11_IR_M1/GPIO4_\nC0_d U3 \nDDR_DQ11_B/DDR4_DQL6_B/LPDDR4_DQ11_B/DDR3\n_DQ27/LPDDR3_DQ23  B18 CIF_VSYNC/EBC_SDOE/GMAC1_MDIO_M1/I2S2_\nSCLK_TX_M1/GPIO4_B7_d  U4 \nI2S1_SCLK_TX_M0/UART3_CTSn_M0/SCR_IO/PCIE30\nX1_WAKEn_M2/ACODEC_DAC_CLK/GPIO1_A3_d  B19 CIF_HREF/EBC_SDLE/GMAC1_MDC_M1/UART1_R\nTSn_M1/I2S2_MCLK_M1/GPIO4_B6_d  U5 \nI2S1_SDO0_M0/UART4_CTSn_M0/SCR_DET /AUDIOPW\nM_ROUT_N/ACODEC_DAC_DATAL/GPIO1_A7_d  B20 VSS_112  U6 \nI2S1_SDI0_M0/PDM_SDI0_M0/GPIO1_B3_d  B21 VSS_113  U7 \nEMMC_CMD/FLASH_WRn/GPIO1_C4_u  B22 VSS_114  U8 \nVSS_12  B23 VCCIO6_2  U9 \nEMMC_D2/FLASH_D2/GPIO1_B6_u  B24 VSS_115  U10 \nEMMC_D7/FLASH_D7/GPIO1_C3_u  B25 VDD_GPU_3  U11 \nVSS_13  B26 VDD_GPU_4  U12 \nSARADC_VIN0  B27 VDD_GPU_5  U13 \nSDMMC1_D2/GMAC0_RXCLK/UART7_RX_M0/GPIO2_A\n5_u B28 VSS_116  U14 \nDDR4_A8/LPDDR4_ODT0_CA_A/DDR3_A6/LPDDR3_A9\n/AC8 C1 VSS_117  U15 \nDDR4_A11/LPDDR4_A0_A/DDR3_A7/LPDDR3_A8/AC1\n1 C2 VSS_118  U16 \nVSS_14  C3 VSS_119  U17 \nDDR4_A12/LPDDR4_A3_A/DDR3_BA2/ -/AC12  C4 VSS_120  U18 \nDDR4_A14_WEn/LPDDR4_A4_A/DDR3_A15/LPDDR3_\nA5/AC14  C5 PCIE30_RESREF  U19 \nVSS_15  C6 PCIE30_AVDD_0V9_2  U20 \nVSS_16  C8 PCIE30_AVDD_0V9_1  U21 \nVSS_17  C9 PCIE30_AVDD_1V8  U22 \nVSS_18  C11 AVSS_11  U23 \nVSS_19  C12 MULTI_PHY1_REFCLKN  U24 \nVSS_20  C14 MULTI_PHY1_REFCLKP  U25 \nVSS_21  C15 AVSS_12  U26 \nVSS_22  C17 USB3_HOST1_SSRXN/SATA1_RXN/QSGMII_RXN_\nM0 U27 \nVSS_23  C18 USB3_HOST1_SSRXP/SATA1_RXP/QSGMII_RXP_\nM0 U28 \nI2S1_LRCK_RX_M0/UART4_TX_M0/PDM_CLK0_M0/AU\nDIOPWM_ROUT_P/GPIO1_A6_d  C20 I2C4_SCL_M0/EBC_GDOE/ETH1_REFCLKO_25M_\nM1/SPI3_CLK_M0/I2S2_SDO_M1/GPIO4_B3_d  V1 \nEMMC_D1/FLASH_D1/GPIO1_B5_u  C21 ISP_PRELIGHT_TRIG/EBC_SDCE3/GMAC1_RXDV_\nCRS_M1/I2S1_SDO2_M1/GPIO4_B1_d  V2 \nFSPI_CS0n/FLASH_CS0n/GPIO1_D3_u  C23 VSS_121  V3 \nFSPI_D0/FLASH_RDY/GPIO1_D1_u  C24 I2C4_SDA_M0/EBC_VCOM/GMAC1_RXER_M1/SPI\n3_MOSI_M0/I2S2_SDI_M1/GPIO4_B2_d  V4 \nVSS_24  C25 I2C2_SCL_M1/EBC_SDSHR/CAN2_TX_M0/I2S1_S\nDO3_M1/GPIO4_B5_d  V5 \nSARADC_VIN1  C26 I2C2_SDA_M1/EBC_GDSP/CAN2_RX_M0/ISP_FLA\nSH_TRIGIN/VOP_BT656_CLK_M1/GPIO4_B4_d  V6 \nSDMMC1_D3/GMAC0_TXD2/UART7_TX_M0/GPIO2_A6\n_u C27 CAM_CLKOUT1/EBC_SDCE2/GMAC1_RXD1_M1/SP\nI3_MISO_M0/I2S1_SDO1_M1/GPIO4_B0_d  V7 \nSDMMC1_CMD/GMAC0_TXD3/UART9_RX_M0/GPIO2_A\n7_u C28 VSS_122  V8 \nRK3568 Datasheet                                                   Rev 1.2 \nCopyright 20 21 © Rockchip Electronics Co., Ltd.                                                        29  Pin Name  Pin Pin Name  Pin \nDDR_DQ3_A/DDR4_DQL6_A/LPDDR4_DQ3_A/DDR3_D\nQ3/LPDDR3_DQ9  D1 VSS_123  V9 \nVSS_25  D2 VCCIO5_1  V10 \nVSS_26  D3 VCCIO5_2  V11 \nDDR4_A16_RASn/LPDDR4_A5_A/DDR3_RASn/LPDDR3\n_A7/AC16  D5 VCCIO7  V12 \nDDR4_A10/LPDDR4_CKE0_B/DDR3_A10/ -/AC10  D6 VSS_124  V13 \nDDR4_ODT1/LPDDR4_CS0n_B/DDR3_CS0n/LPDDR3_C\nS0n/AC28  D8 AVSS_13  V14 \nDDR4_A4/LPDDR4_A3_B/DDR3_BA1/LPDDR3_A3/AC4  D9 AVSS_14  V15 \nVSS_27  D11 AVSS_15  V16 \nDDR_DQ2_B/DDR4_DQU3_B/LPDDR4_DQ2_B/DDR3_\nDQ18/LPDDR3_DQ6  D12 HDMI_TX_AVDD_0V9_1  V17 \nDDR_DM0_B/DDR4_DMU_B/LPDDR4_DM0_B/DDR3_D\nM2/LPDDR3_DM0  D14 HDMI_TX_AVDD_0V9_2  V18 \nDDR_DQ5_B/DDR4_DQU6_B/LPDDR4_DQ5_B/DDR3_\nDQ21/LPDDR3_DQ3  D15 PMU_VDD_LOGIC_0V9  V19 \nDDR_DQ14_B/DDR4_DQL1_B/LPDDR4_DQ14_B/DDR3\n_DQ30/LPDDR3_DQ20  D17 PMUPLL_AVSS  V20 \nI2C3_SDA_M0 /UART3_RX_M0/CAN1_RX_M0/AUDIOP\nWM_LOUT_P/ACODEC_ADC_DATA/GPIO1_A0_u  D18 PMUPLL_AVDD_0V9  V21 \nI2S1_SDO1_M0/I2S1_SDI3_M0/PDM_SDI3_M0/PCIE2\n0_CLKREQn_M2/ACODEC_DAC_DATAR/GPIO1_B0_d  D20 AVSS_16  V22 \nEMMC_D3/FLASH_D3/GPIO1_B7_u  D21 AVSS_17  V23 \nFSPI_D1/FLASH_RDn/GPIO1_D2_u  D23 PCIE20_REFCLKP  V24 \nSARADC_VIN2  D24 PCIE20_REFCLKN  V25 \nSDMMC1_PWREN/I2C4_SDA_M1/UART8_RTSn_M0/CA\nN2_RX_M1/GPIO2_B1_d  D26 AVSS_18  V26 \nSDMMC1_CLK/GMAC0_TXCLK/UART9_TX_M0/GPIO2_\nB0_d D27 USB3_HOST1_SSTXN/SATA1_TXN/QSGMII_TXN_\nM0 V27 \nVSS_28  D28 USB3_HOST1_SSTXP/SATA1_TXP/QSGMII_TXP_M\n0 V28 \nDDR_DQ1_A/DDR4_DQL2_A/LPDDR4_DQ1_A/DDR3_D\nQ1/LPDDR3_DQ14  E1 CAM_CLKOUT0/EBC_SDCE1/GMAC1_RXD0_M1/SP\nI3_CS1_M0/I2S1_LRCK_RX_M1/GPIO4_A7_d  W1 \nDDR_DQ2_A/DDR4_DQL4_A/LPDDR4_DQ2_A/DDR3_D\nQ2/LPDDR3_DQ10  E2 ISP_FLASHTRIGOUT/EBC_SDCE0/GMAC1_TXEN_\nM1/SPI3_CS0_M0/I2S1_SCLK_RX_M1/GPIO4_A6\n_d W2 \nVSS_29  E3 VSS_125  W10 \nDDR4_A15_CASn/LPDDR4_A2_A/DDR3_A0/ -/AC15  E4 VSS_126  W11 \nDDR4_ACTn/LPDDR4_CKE1_B/DDR3_CASn/ -/AC17  E6 VSS_127  W12 \nVSS_30  E7 VSS_128  W13 \nDDR4_ODT0/LPDDR4_CS1n_B/DDR3_ODT0/LPDDR3_\nCS1n/AC27  E8 MIPI_CSI_RX_AVDD_0V9  W14 \nDDR4_BA1/LPDDR4_A4_B/DDR3_A12/LPDDR3_A4/AC\n19 E9 MIPI_DSI_TX1_AVDD_0V9  W15 \nDDR4_BA0/LPDDR4_A2_B/DDR3_A1/ -/AC18  E11 MIPI_DSI_TX0/LVDS_TX0_AVDD_0V9  W16 \nDDR_DQ3_B/DDR4_DQU1_B/LPDDR4_DQ3_B/DDR3_\nDQ19/LPDDR3_DQ4  E12 AVSS_19  W17 \nDDR_DQ7_B/DDR4_DQU2_B/LPDDR4_DQ7_B/DDR3_\nDQ23/LPDDR3_DQ0  E14 HDMI_TX_AVDD_1V8  W18 \nDDR_DQ6_B/DDR4_DQU4_B/LPDDR4_DQ6_B/DDR3_\nDQ22/LPDDR3_DQ7  E15 PMUIO2  W19 \nDDR_DM1_B/DDR4_DML_B/LPDDR4_DM1_B/DDR3_D\nM3/LPDDR3_DM2  E17 PCIE20_TXP/SATA2_TXP/QSGMII_TXP_M1  W27 \nI2C3_SCL_M0/UART3_TX_M0/CAN1_TX_M0/AUDIOPW\nM_LOUT_N/ACODEC_ADC_CLK/GPIO1_A1_u  E18 PCIE2 0_TXN/SATA2_TXN/QSGMII_TXN_M1  W28 \nI2S1_SDO2_M0/I2S1_SDI2_M0/PDM_SDI2_M0/PCIE2\n0_WAKEn_M2/ACODEC_ADC_SYNC/GPIO1_B1_d  E20 CIF_D15/EBC_SDDO15/GMAC1_TXD1_M1/UART9\n_RX_M2/I2S2_LRCK_RX_M1/GPIO4_A5_d  Y1 \nEMMC_D5/FLASH_D5/GPIO1_C1_u  E21 CIF_D14/EBC_SDDO14/GMAC1_TXD0_M1/UART9\n_TX_M2/I2S2_LRCK_TX_M1/GPIO4_A4_d  Y2 \nEMMC_D6/FLASH_D6/GPIO1_C2_u  E22 CIF_D13/EBC_SDDO13/GMAC1_RXCLK_M1/UART\n7_RX_M2/PDM_SDI3_M1/GPIO4_A3_d  Y3 \nSARADC_VIN3  E23 CIF_D12/EBC_SDDO12/GMAC1_RXD3_M1/UART7\n_TX_M2/PDM_SDI2_M1/GP IO4_A2_d  Y4 \nSDMMC1_DET/I2C4_SCL_M1/UART8_CTSn_M0/CAN2_\nTX_M1/GPIO2_B2_u  E25 CIF_D9/EBC_SDDO9/GMAC1_TXD3_M1/UART1_R\nX_M1/PDM_SDI0_M1/GPIO3_D7_d  Y5 \nCLK32K_OUT1/UART8_RX_M0/SPI1_CS1_M0/GPIO2_C\n6_d E26 CIF_D8/EBC_SDDO8/GMAC1_TXD2_M1/UART1_T\nX_M1/PDM_CLK0_M1/GPIO3_D6_d  Y6 \nSDMMC1_D0/GMAC0_RXD2/UART6_RX_M0/GPIO2_A3\n_u E27 CIF_D4/EBC_SDDO4/SDMMC2_CMD_M0/I2S1_SD\nI0_M1/VOP_BT656_D4_M1/GPIO3_D2_d  Y7 \nSDMMC1_D1/GMAC0_RXD3/UART6_TX_M0/GPIO2_A4\n_u E28 VSS_129  Y8 \nVSS_31  F1 VSS_130  Y9 \nDDR_DQ0_A/DDR4_DQL0_A/LPDDR4_DQ0_A/DDR3_D\nQ0/LPDDR3_DQ15  F2 VSS_131  Y11 \nRK3568 Datasheet                                                   Rev 1.2 \nCopyright 20 21 © Rockchip Electronics Co., Ltd.                                                        30  Pin Name  Pin Pin Name  Pin \nVSS_32  F3 VSS_132  Y12 \nDDR4_A3/LPDDR4_CKE1_A/DDR3_A3/ -/AC3 F4 MIPI_CSI_RX_AVDD_1V8  Y14 \nDDR4_A1/ -/DDR3_A2/ -/AC1 F5 MIPI_DSI_TX1_AVDD_1V8  Y15 \nDDR4_BG1/LPDDR4_ODT1_CA_A/DDR3_BA0/ -/AC21  F7 MIPI_DSI_TX0/LVDS_TX0_AVDD_1V8  Y17 \nDDR4_BG0/LPDDR4_ODT1_CA_B/DDR3_WEn/ -/AC20  F8 AVSS_20  Y18 \nVSS_33  F9 PMUIO1  Y20 \nDDR4_RESETn/LPDDR4_RESETn/DDR3_RESETn/AC29  F11 PMUPLL_AVDD_1V8  Y21 \nVSS_34  F12 SDMMC0_DET/SATA_CP_DET/PCIE30X1_CLKREQn\n_M0/GPIO0_A4_u  Y22 \nVSS_35  F14 AVSS_21  Y23 \nVSS_36  F15 AVSS_22  Y24 \nVSS_37  F17 PCIE30_REFCLKP_IN  Y25 \nI2S1_SCLK_RX_M0/UART4_RX_M0/PDM_CLK1_M0/SP\nDIF_TX_M0/GPIO1_A4_d  F18 AVSS_23  Y26 \nEMMC_RSTn/FSPI_D2/FLASH_WPn/GPIO1_C7_d  F20 PCIE20_RXP/SATA2_RXP/QSGMII_RXP_M1  Y27 \nSARADC_VIN7  F21 PCIE20_RXN/SATA2_RXN/QSGMII_RXN_M1  Y28 \n \n2.6 Power/ Ground IO Description  \nTable 2-2 Power/Ground IO information  \nGroup  Ball# Descriptions  \nVSS A1 A3 A6 A10 A14 A18 A28 AA4 AA9 \nAA23 AB2 AB6 AD3 AE6 AE21 AF3 AF26 \nAG5 AH1 AH8 AH28 B5 B9 B12 B16 B23 \nB26 C3 C6 C8 C9 C11 C12 C14 C15 C17 \nC18 C25 D2 D3 D11 D28 E3 E7 F1 F3 F9 \nF12 F14 F15 F17 G5 G6 G8 G9 G11 G12 \nG14 G15 G17 G18 G24 H2 H3 H6 J3 J5 \nJ17 J18 J20 J22 J26 K1 K11 K12 K13 \nK14 K19 L3 L5 L8 L11 L13 L14 L19 L20 \nL21 M2 M3 M6 M8 M11 M13 M14 M16 \nM18 N1 N12 N14 N15 N17 N18 P3 P6 \nP12 P14 P15 P17 R3 R6 R10 R11 R14 \nR15 R17 R18 R19 T10 T11 T14 T15 T17 \nT18 T19 U1 U6 U7 U8 U10 U1 4 U15 U16 \nU17 U18 V3 V8 V9 V13 W10 W11 W12 \nW13 Y8 Y9 Y11 Y12  Internal Core Ground,  \nDigital IO Ground,  \nAVSS  AA12 AA14 AA15 AA17 AA24 AA26 AB11 \nAB12 AB14 AB15 AB17 AC9 AC11 AC12 \nAC15 AC18 AC25 AC26 AD26 AE14 AE17 \nAE20 AE27 AE28 AF9 AF11 AF12 AF14 \nAF15 AF17  AF18 AF20 AF21 AG18 AH18 \nAH23 J27 L24 L26 M21 M26 N28 P21 \nP26 R23 R26 U23 U26 V14 V15 V16 V22 \nV23 V26 W17 Y18 Y23 Y24 Y26  Analog Ground  \nDDR_ AVSS  J8 Analog Ground  \nPMUPLL_VSS  V20 Analog Ground  \nSYSPLL_VSS  N11 Analog Ground  \n \nVDD_CPU  J15 K15 K16 K17 K18 L15 L16 L17 L18 \nM17 CPU Co re Power  \nRK3568 Datasheet                                                   Rev 1.2 \nCopyright 20 21 © Rockchip Electronics Co., Ltd.                                                        31  Group  Ball# Descriptions  \nVDD_CPU_CORE  M15 CPU Co re Power feedback  \nVDD_GPU  R13 T13 U11 U12 U13  GPU Core Power  \nVDD_NPU  M19 N19 P18 P19 P20  NPU Core Power  \nVDD_LOGIC  L12 M12 N13 N16 P13 P16 R12 R16 T12 \nT16 Logic Power  \nPMU_VDD_LOGIC_0V9  V19 PMU digital Power  \n \nVCCIO1  H17 VCCIO1 Power Domain Power  \nVCCIO2  H18 VCCIO2 Power Domain Power  \nVCCIO3  L22 VCCIO3 Power Domain Power  \nVCCIO4  J21 VCCIO4 Power Domain Power  \nVCCIO5  V10 VCCIO5 Power Domain Power  \nVCCIO6  V11 VCCIO6 Power Domain Power  \nVCCIO7  R9 VCCIO7 Power Domain Power  \nPMUIO1  Y20 PMU VCCIO1 Power Domain \nPower  \nPMUIO2  W19 PMU VCCIO2 Power Domain \nPower  \n \nDDRPHY _VDDQ  H9 H11 H12 H14 H15 J9 L9 M9  DDR PHY Power  \nDDRPHY_VDDQL  J11 J12 J14 K10 L10 M10  DDR PHY Power  \n \nPMUPLL_AVDD_0V9  V21 PLL Analog Power  \nPMUPLL_AVDD_1V8  Y21 PLL Analog Power  \n \nSYSPLL_AVDD_0V9  P11 PLL Analog Power  \nSYSPLL_AVDD_1V8  N10 PLL Analog Power  \n \nUSB2_AVDD_0V9  R8 USB2.0 analog Power  \nUSB2_AVDD_1V8  P9 USB2.0 analog Power  \nUSB2_AVDD_3V3  P10 USB2.0 analog Power  \n \nUSB3_AVDD_0V9  P22 USB3.0 analog Power  \nUSB3_AVDD_1V8  P23 USB3.0 analog Power  \nUSB3_AVDD_3V3  M23 USB3.0 analog Power  \n \nMULTI_PHY_AVDD_0V9  R20 R21  Multi-Phy analog Power  \nMULTI_PHY_AVDD_1V8  R22 Multi-Phy analog Power  \n \nPCIE30_AVDD_0V9  U21 PCIe3.0  analog Power  \nPCIE30_AVDD_1V8  U22 PCIe3.0  analog Power  \n \nMIPI_CSI_RX_AVDD_0V9  W14 MIPI CSI RX Analog Power  \nMIPI_CSI_RX_AVDD_1V8  Y14 MIPI CSI RX Analog Power  \n \nRK3568 Datasheet                                                   Rev 1.2 \nCopyright 20 21 © Rockchip Electronics Co., Ltd.                                                        32  Group  Ball# Descriptions  \nMIPI_DSI_TX0/LVDS_TX0_AVDD_0V9  W16 MIPI DSI TX0 Analog Power  \nMIPI_DSI_TX0/LVDS_TX0_AVDD_1V8  Y17 MIPI DSI TX0 Analog Power  \nMIPI_DSI_TX1/LVDS_TX1_AVDD_0V9  W15 MIPI DSI TX1 Analog Power  \nMIPI_DSI_TX1/LVDS_TX1_AVDD_1V8  Y15 MIPI DSI TX1 Analog Power  \n \nEDP_TX_AVDD_0V9  M20 EDP Analog Power  \nEDP_TX_AVDD_1V8  M22 EDP Analog Power  \n \nHDMI_TX_AVDD_0V9  V17 V18  HDMI PHY analog Power  \nHDMI_TX_AVDD_1V8  W18 HDMI PHY analog Power  \n \nSARADC_AVDD_1V8  H22 SARADC Analog Power  \n \nOTP_VCC_1V8  H20 OTP Analog Power  \n \nRK3568  Datasheet                                                                                            Rev 1.2 \nCopyright 20 21© Rockchip Electronics Co., Ltd.                                                                                                              33  2.7 Function IO Description  \nTable 2-3 Function IO description  \nPIN PIN Name  Func1  Func2  Func3  Func4  Func5  Func6  Die Power \nDomain  \nAF28 XIN24M  XIN24M       \nPMUIO0  AF27 XOUT24M  XOUT24M       \nAE26 GPIO0_D3_d  GPIO0_D3_d       \nAB23 GPIO0_D4_d  GPIO0_D4_d       \nAD25  GPIO0_D5_d  GPIO0_D5_d       \nAC24  GPIO0_D6_d  GPIO0_D6_d       \nAB24 TVSS  TVSS       \nAH27  nPOR_u  nPOR_u       \nPMUIO1  AG27  REFCLK_OUT/GPIO0_A0_d  GPIO0_A0_d  REFCLK_OUT      \nAG26  TSADC_SHUT_M0/TSADC_SHUT_ORG/GPIO0_A1_z  GPIO0_A1_z  TSADC_SHUT_M0  TSADC_SHUT_OR\nG    \nAG28  PMIC_SLEEP/TSADC_SHUT_M1/GPIO0_A2_d  GPIO0_A2_d  PMIC_SLEEP  TSADC_SHUT_M1     \nAA22 GPIO0_A3_u  GPIO0_A3_u       \nY22 SDMMC0_DET/SATA_CP_DET/PCIE30X1_CLKREQn_M0/GPIO0_A4_u  GPIO0_A4_u  SDMMC0_DET  SATA_CP_DET  PCIE30X1_CLKREQn_\nM0   \nAF25 SDMMC0_PWREN/SATA_MP_SWITCH/PCIE20_CLKREQn_M0/GPIO0_A5_d  GPIO0_A5_d  SDMMC0_PWREN  SATA_MP_SWITC\nH PCIE20_CLKREQn_M\n0   \nAE24 GPU_PWREN/SATA_CP_POD/PCIE30X2_CLKREQn_M0/GPIO0_A6_d  GPIO0_A6_d  GPU_PWREN  SATA_CP_POD  PCIE30X2_CLKREQn_\nM0   \nAG25  FLASH_VOL_SEL/GPIO0_A7_u  GPIO0_A7_u  FLASH_VOL_SEL      \nAD23  CLK32K_IN/CLK32K_OUT0/PCIE30X2_BUTTONRSTn/GPIO0_B0_u  GPIO0_B0_u  CLK32K_IN  CLK32K_OUT0  PCIE30X2_BUTTONR\nSTn   \nPMUIO2  AF24 I2C0_SCL/GPIO0_B1_u  GPIO0_B1_u  I2C0_SCL      \nAB21 I2C0_SDA/GPIO0_B2_u  GPIO0_B2_u  I2C0_SDA      \nAG24  I2C1_SCL/CAN0_TX_M0/PCIE30X1_BUTTONRSTn/MCU_JTAG_TDO/GPIO0_B3_u  GPIO0_B3_u  I2C1_SCL  CAN0_TX_M0  PCIE30X1_BUTTONR\nSTn MCU_JTAG_TDO   \nAB20 I2C1_SDA/CAN0_RX_M0/PCIE20_BUTTONRSTn/MCU_JTAG_TCK/GPIO0_B4_u  GPIO0_B4_u  I2C1_SDA  CAN0_RX_M0  PCIE20_BUTTONRST\nn MCU_JTAG_TCK   \nAC22  I2C2_SCL_M0/SPI0_CLK_M0/PCIE20_WAKEn_M0/PWM1_M1/GPIO0_B5_u  GPIO0_B5_u  I2C2_SCL_M0  SPI0_CLK_M0  PCIE20_WAKEn_M0  PWM1_M1   \nAA20 I2C2_SDA_M0/SPI0_MOSI_M0/PCIE20_PERSTn_M0/PWM2_M1/GPIO0_B6_u  GPIO0_B6_u  I2C2_SDA_M0  SPI0_MOSI_M0  PCIE20_PERSTn_M0  PWM2_M1   \nAH26  PWM0_M0/CPUAVS/GPIO0_B7_d  GPIO0_B7_d  PWM0_M0  CPUAVS     \nAD22  PWM1_M0/GPUAVS/UART0_RX/GPIO0_C0_d  GPIO0_C0_d  PWM1_M0  GPUAVS  UART0_RX    \nAF23 PWM2_M0/NPUAVS/UART0_TX/MCU_JTAG_TDI/GPIO0_C1_d  GPIO0_C1_d  PWM2_M0  NPUAVS  UART0_TX  MCU_JTAG_TDI   \nAG23  PWM3_IR/EDP_HPDIN_M1/PCIE30X1_WAKEn_M0/MCU_JTAG_TMS/GPIO0_C2_d  GPIO0_C2_d  PWM3_IR  EDP_HPDIN_M1  PCIE30X1_WAKEn_M\n0 MCU_JTAG_TMS   \nAE23 PWM4/VOP_PWM_M0/PCIE30X1_PERSTn_M0/MCU_JTAG_TRSTn/GPIO0_C3_d  GPIO0_C3_d  PWM4  VOP_PWM_M0  PCIE30X1_PERSTn_M\n0 MCU_JTAG_TRSTn   \nAD21  PWM5/SPI0_CS1_M0/UART0_RTSn/GPIO0_C4_d  GPIO0_C4_d  PWM5  SPI0_CS1_M0  UART0_RTSn    \nAC21  PWM6/SPI0_MISO_M0/PCIE30X2_WAKEn_M0/GPIO0_C5_d  GPIO0_C5_d  PWM6  SPI0_MISO_M0  PCIE30X2_WAKEn_M\n0   \nAD20  PWM7_IR/SPI0_CS0_M0/PCIE30X2_PERSTn_M0/GPIO0_C6_d  GPIO0_C6_d  PWM7_IR  SPI0_CS0_M0  PCIE30X2_PERSTn_M\n0   \nAH25  HDMITX_CEC_M1/PWM0_M1/UART0_CTSn/GPIO0_C7_d  GPIO0_C7_d  HDMITX_CEC_M1  PWM0_M1  UART0_CTSn    \nAC20  UART2_RX_M0/GPIO0_D0_u  GPIO0_D0_u  UART2_RX_M0      \nAH24  UART2_TX_M0/GPIO0_D1_u  GPIO0_D1_u  UART2_TX_M0      \nD18 I2C3_SDA_M0/UART3_RX_M0/CAN1_RX_M0/AUDIOPWM_LOUT_P/ACODEC_ADC_DATA/GPI\nO1_A0_u  GPIO1_A0_u  I2C3_SDA_M0  UART3_RX_M0  CAN1_RX_M0  AUDIOPWM_LOUT_P  ACODEC_ADC_DA\nTA VCCIO1  \nRK3568  Datasheet                                                                                            Rev 1.2 \nCopyright 20 21© Rockchip Electronics Co., Ltd.                                                                                                              34  PIN PIN Name  Func1  Func2  Func3  Func4  Func5  Func6  Die Power \nDomain  \nE18 I2C3_SCL_M0/UART3_TX_M0/CAN1_TX_M0/AUDIOPWM_LOUT_N/ACODEC_ADC_CLK/GPIO\n1_A1_u  GPIO1_A1_u  I2C3_SCL_M0  UART3_TX_M0  CAN1_TX_M0  AUDIOPWM_LOUT_N  ACODEC_ADC_CL\nK \nA19 I2S1_MCLK_M0/UART3_RTSn_M0/SCR_CLK/PCIE30X1_PERSTn_M2/GPIO1_A2_d  GPIO1_A2_d  I2S1_MCLK_M0  UART3_RTSn_M0  SCR_CLK  PCIE30X1_PERSTn_\nM2  \nB19 I2S1_SCLK_TX_M0/UART3_CTSn_M0/SCR_IO/PCIE30X1_WAKEn_M2/ACODEC_DAC_CLK/GP\nIO1_A3_d  GPIO1_A3_d  I2S1_SCLK_TX_M\n0 UART3_CTSn_M0  SCR_IO  PCIE30X1_WAKEn_\nM2 ACODEC_DAC_CL\nK \nF18 I2S1_SCLK_RX_M0/UART4_RX_M0/PDM_CLK1_M0/SPDIF_TX_M0/GPIO1_A4_d  GPIO1_A4_d  I2S1_SCLK_RX_M\n0 UART4_RX_M0  PDM_CLK1_M0  SPDIF_TX_M0   \nA20 I2S1_LRCK_TX_M0/UART4_RTSn_M0/SCR_RST/PCIE30X1_CLKREQn_M2/ACODEC_DAC_SY\nNC/GPIO1_A5_d  GPIO1_A5_d  I2S1_LRCK_TX_M\n0 UART4_RTSn_M0  SCR_RST  PCIE30X1_CLKREQn\n_M2 ACODEC_DAC_SY\nNC \nC20 I2S1_LRCK_RX_M0/UART4_TX_M0/PDM_CLK0_M0/AUDIOPWM_ROUT_P/GPIO1_A6_d  GPIO1_A6_d  I2S1_LRCK_RX_M\n0 UART4_TX_M0  PDM_CLK0_M0  AUDIOPWM_ROUT_P   \nB20 I2S1_SDO0_M0/UART4_CTSn_M0/SCR_DET/AUDIOPWM_ROUT_N/ACODEC_DAC_DATAL/GP\nIO1_A7_d  GPIO1_A7_d  I2S1_SDO0_M0  UART4_CTSn_M0  SCR_DET  AUDIOPWM_ROUT_\nN ACODEC_DAC_DA\nTAL \nD20 I2S1_SDO1_M0/I2S1_SDI3_M0/PDM_SDI3_M0/PCIE20_CLKREQn_M2/ACODEC_DAC_DATA\nR/GPIO1_B0_d  GPIO1_B0_d  I2S1_SDO1_M0  I2S1_SDI3_M0  PDM_SDI3_M0  PCIE20_CLKREQn_M\n2 ACODEC_DAC_DA\nTAR \nE20 I2S1_SDO2_M0/I2S1_SDI2_M0/PDM_SDI2_M0/PCIE20_WAKEn_M2/ACODEC_ADC_SYNC/G\nPIO1_B1_d  GPIO1_B1_d  I2S1_SDO2_M0  I2S1_SDI2_M0  PDM_SDI2_M0  PCIE20_WAKEn_M2  ACODEC_ADC_SY\nNC \nA21 I2S1_SDO3_M0/I2S1_SDI1_M0/PDM_SDI1_M0/PCIE20_PERSTn_M2/GPIO1_B2_d  GPIO1_B2_d  I2S1_SDO3_M0  I2S1_SDI1_M0  PDM_SDI1_M0  PCIE20_PERSTn_M2   \nB21 I2S1_SDI0_M0/PDM_SDI0_M0/GPIO1_B3_d  GPIO1_B3_d  I2S1_SDI0_M0  PDM_SDI0_M0     \nA24 EMMC_D0/FLASH_D0/GPIO1_B4_u  GPIO1_B4_u  EMMC_D0  FLASH_D0     \nVCCIO2  C21 EMMC_D1/FLASH_D1/GPIO1_B5_u  GPIO1_B5_u  EMMC_D1  FLASH_D1     \nB24 EMMC_D2/FLASH_D2/GPIO1_B6_u  GPIO1_B6_u  EMMC_D2  FLASH_D2     \nD21 EMMC_D3/FLASH_D3/GPIO1_B7_u  GPIO1_B7_u  EMMC_D3  FLASH_D3     \nA25 EMMC_D4/FLASH_D4/GPIO1_C0_u  GPIO1_C0_u  EMMC_D4  FLASH_D4     \nE21 EMMC_D5/FLASH_D5/GPIO1_C1_u  GPIO1_C1_u  EMMC_D5  FLASH_D5     \nE22 EMMC_D6/FLASH_D6/GPIO1_C2_u  GPIO1_C2_u  EMMC_D6  FLASH_D6     \nB25 EMMC_D7/FLASH_D7/GPIO1_C3_u  GPIO1_C3_u  EMMC_D7  FLASH_D7     \nB22 EMMC_CMD/FLASH_WRn/GPIO1_C4_u  GPIO1_C4_u  EMMC_CMD  FLASH_WRn     \nA23 EMMC_CLKOUT/FLASH_DQS/GPIO1_C5_d  GPIO1_C5_d  EMMC_CLKOUT  FLASH_DQS     \nA26 EMMC_DATA_STROBE/FSPI_CS1n/FLASH_CLE/GPIO1_C6_d  GPIO1_C6_d  EMMC_DATA_STR\nOBE FSPI_CS1n  FLASH_CLE    \nF20 EMMC_RSTn/FSPI_D2/FLASH_WPn/GPIO1_C7_d  GPIO1_C7_d  EMMC_RSTn  FSPI_D2  FLASH_WPn    \nA22 FSPI_CLK/FLASH_ALE/GPIO1_D0_d  GPIO1_D0_d  FSPI_CLK  FLASH_ALE     \nC24 FSPI_D0/FLASH_RDY/GPIO1_D1_u  GPIO1_D1_u  FSPI_D0  FLASH_RDY     \nD23 FSPI_D1/FLASH_RDn/GPIO1_D2_u  GPIO1_D2_u  FSPI_D1  FLASH_RDn     \nC23 FSPI_CS0n/FLASH_CS0n/GPIO1_D3_u  GPIO1_D3_u  FSPI_CS0n  FLASH_CS0n     \nA27 FSPI_D3/FLASH_CS1n/GPIO1_D4_u  GPIO1_D4_u  FSPI_D3  FLASH_CS1n     \nJ25 SDMMC0_D0/UART2_TX_M1/UART6_TX_M1/PWM8_M1/GPIO1_D5_u  GPIO1_D5_u  SDMMC0_D0  UART2_TX_M1  UART6_TX_M1  PWM8_M1   \nVCCIO3  J24 SDMMC0_D1/UART2_RX_M1/UART6_RX_M1/PWM9_M1/GPIO1_D6_u  GPIO1_D6_u  SDMMC0_D1  UART2_RX_M1  UART6_RX_M1  PWM9_M1   \nH26 SDMMC0_D2/ARMJTAG_TCK/UART5_CTSn_M0/GPIO1_D7_u  GPIO1_D7_u  SDMMC0_D2  ARMJTAG_TCK  UART5_CTSn_M0    \nJ23 SDMMC0_D3/ARMJTAG_TMS/UART5_RTSn_M0/GPIO2_A0_u  GPIO2_A0_u  SDMMC0_D3  ARMJTAG_TMS  UART5_RTSn_M0    \nH27 SDMMC0_CMD/PWM10_M1/UART5_RX_M0/CAN0_TX_M1/GPIO2_A1_u  GPIO2_A1_u  SDMMC0_CMD  PWM10_M1  UART5_RX_M0  CAN0_TX_M1   \nH28 SDMMC0_CLK/TEST_CLKOUT/UART5_TX_M0/CAN0_RX_M1/GPIO2_A2_d  GPIO2_A2_d  SDMMC0_CLK  TEST_CLKOUT  UART5_TX_M0  CAN0_RX_M1   \nE27 SDMMC1_D0/GMAC0_RXD2/UART6_RX_M0/GPIO2_A3_u  GPIO2_A3_u  SDMMC1_D0  GMAC0_RXD2  UART6_RX_M0    \nVCCIO4  E28 SDMMC1_D1/GMAC0_RXD3/UART6_TX_M0/GPIO2_A4_u  GPIO2_A4_u  SDMMC1_D1  GMAC0_RXD3  UART6_TX_M0    \nB28 SDMMC1_D2/GMAC0_RXCLK/UART7_RX_M0/GPIO2_A5_u  GPIO2_A5_u  SDMMC1_D2  GMAC0_RXCLK  UART7_RX_M0    \nC27 SDMMC1_D3/GMAC0_TXD2/UART7_TX_M0/GPIO2_A6_u  GPIO2_A6_u  SDMMC1_D3  GMAC0_TXD2  UART7_TX_M0    \nC28 SDMMC1_CMD/GMAC0_TXD3/UART9_RX_M0/GPIO2_A7_u  GPIO2_A7_u  SDMMC1_CMD  GMAC0_TXD3  UART9_RX_M0    \nD27 SDMMC1_CLK/GMAC0_TXCLK/UART9_TX_M0/GPIO2_B0_d  GPIO2_B0_d  SDMMC1_CLK  GMAC0_TXCLK  UART9_TX_M0    \nD26 SDMMC1_PWREN/I2C4_SDA_M1/UART8_RTSn_M0/CAN2_RX_M1/GPIO2_B1_d  GPIO2_B1_d  SDMMC1_PWREN  I2C4_SDA_M1  UART8_RTSn_M0  CAN2_RX_M1   \nE25 SDMMC1_DET/I2C4_SCL_M1/UART8_CTSn_M0/CAN2_TX_M1/GPIO2_B2_u  GPIO2_B2_u  SDMMC1_DET  I2C4_SCL_M1  UART8_CTSn_M0  CAN2_TX_M1   \nRK3568  Datasheet                                                                                            Rev 1.2 \nCopyright 20 21© Rockchip Electronics Co., Ltd.                                                                                                              35  PIN PIN Name  Func1  Func2  Func3  Func4  Func5  Func6  Die Power \nDomain  \nF28 GMAC0_TXD0/UART1_RX_M0/GPIO2_B3_u  GPIO2_B3_u  GMAC0_TXD0  UART1_RX_M0     \nG27 GMAC0_TXD1/UART1_TX_M0/GPIO2_B4_u  GPIO2_B4_u  GMAC0_TXD1  UART1_TX_M0     \nG28 GMAC0_TXEN/UART1_RTSn_M0/SPI1_CLK_M0/GPIO2_B5_u  GPIO2_B5_u  GMAC0_TXEN  UART1_RTSn_M0  SPI1_CLK_M0    \nF27 GMAC0_RXD0/UART1_CTSn_M0/SPI1_MISO_M0/GPIO2_B6_u  GPIO2_B6_u  GMAC0_RXD0  UART1_CTSn_M0  SPI1_MISO_M0    \nH25 I2S2_SCLK_RX_M0/GMAC0_RXD1/UART6_RTSn_M0/SPI1_MOSI_M0/GPIO2_B7_d  GPIO2_B7_d  I2S2_SCLK_RX_M\n0 GMAC0_RXD1  UART6_RTSn_M0  SPI1_MOSI_M0   \nF24 I2S2_LRCK_RX_M0/GMAC0_RXDV_CRS/UART6_CTSn_M0/SPI1_CS0_M0/GPIO2_C0_d  GPIO2_C0_d  I2S2_LRCK_RX_M\n0 GMAC0_RXDV_CR\nS UART6_CTSn_M0  SPI1_CS0_M0   \nG23 I2S2_MCLK_M0/ETH0_REFCLKO_25M/UART7_RTSn_M0/SPI2_CLK_M0/GPIO2_C1_d  GPIO2_C1_d  I2S2_MCLK_M0  ETH0_REFCLKO_\n25M UART7_RTSn_M0  SPI2_CLK_M0   \nF25 I2S2_SCLK_TX_M0/GMAC0_MCLKINOUT/UART7_CTSn_M0/SPI2_MISO_M0/GPIO2_C2_d  GPIO2_C2_d  I2S2_SCLK_TX_M\n0 GMAC0_MCLKINO\nUT UART7_CTSn_M0  SPI2_MISO_M0   \nH24 I2S2_LRCK_TX_M0/GMAC0_MDC/UART9_RTSn_M0/SPI2_MOSI_M0/GPIO2_C3_d  GPIO2_C3_d  I2S2_LRCK_TX_M\n0 GMAC0_MDC  UART9_RTSn_M0  SPI2_MOSI_M0   \nH23 I2S2_SDO_M0/GMAC0_MDIO/UART9_CTSn_M0/SPI2_CS0_M0/GPIO2_C4_d  GPIO2_C4_d  I2S2_SDO_M0  GMAC0_MDIO  UART9_CTSn_M0  SPI2_CS0_M0   \nF26 I2S2_SDI_M0/GMAC0_RXER/UART8_TX_M0/SPI2_CS1_M0/GPIO2_C5_d  GPIO2_C5_d  I2S2_SDI_M0  GMAC0_RXER  UART8_TX_M0  SPI2_CS1_M0   \nE26 CLK32K_OUT1/UART8_RX_M0/SPI1_CS1_M0/GPIO2_C6_d  GPIO2_C6_d  CLK32K_OUT1  UART8_RX_M0  SPI1_CS1_M0    \nAG6 LCDC_D0/VOP_BT656_D0_M0/SPI0_MISO_M1/PCIE20_CLKREQn_M1/I2S1_MCLK_M2/GPIO\n2_D0_d  GPIO2_D0_d  LCDC_D0  VOP_BT656_D0_\nM0 SPI0_MISO_M1  PCIE20_CLKREQn_M\n1 I2S1_MCLK_M2  \nVCCIO5  AD7 LCDC_D1/VOP_BT656_D1_M0/SPI0_MOSI_M1/PCIE20_WAKEn_M1/I2S1_SCLK_TX_M2/GPI\nO2_D1_d  GPIO2_D1_d  LCDC_D1  VOP_BT656_D1_\nM0 SPI0_MOSI_M1  PCIE20_WAKEn_M1  I2S1_SCLK_TX_M\n2 \nAC8 LCDC_D2/VOP_BT656_D2_M0/SPI0_CS0_M1/PCIE30X1_CLKREQn_M1/I2S1_LRCK_TX_M2/\nGPIO2_D2_d  GPIO2_D2_d  LCDC_D2  VOP_BT656_D2_\nM0 SPI0_CS0_M1  PCIE30X1_CLKREQn\n_M1 I2S1_LRCK_TX_M\n2 \nAC7 LCDC_D3/VOP_BT656_D3_M0/SPI0_CLK_M1/PCIE30X1_WAKEn_M1/I2S1_SDI0_M2/GPIO2_\nD3_d  GPIO2_ D3_d  LCDC_D3  VOP_BT656_D3_\nM0 SPI0_CLK_M1  PCIE30X1_WAKEn_\nM1 I2S1_SDI0_M2  \nAF5 LCDC_D4/VOP_BT656_D4_M0/SPI2_CS1_M1/PCIE30X2_CLKREQn_M1/I2S1_SDI1_M2/GPIO\n2_D4_d  GPIO2_D4_d  LCDC_D4  VOP_BT656_D4_\nM0 SPI2_CS1_M1  PCIE30X2_CLKREQn\n_M1 I2S1_SDI1_M2  \nAF6 LCDC_D5/VOP_BT656_D5_M0/SPI2_CS0_M1/PCIE30X2_WAKEn_M1/I2S1_SDI2_M2/GPIO2\n_D5_d  GPIO2_D5_d  LCDC_D5  VOP_BT656_D5_\nM0 SPI2_CS0_M1  PCIE30X2_WAKEn_\nM1 I2S1_SDI2_M2  \nAD6 LCDC_D6/VOP_BT656_D6_M0/SPI2_MOSI_M1/PCIE30X2_PERSTn_M1/I2S1_SDI3_M2/GPIO\n2_D6_d  GPIO2_D6_d  LCDC_D6  VOP_BT656_D6_\nM0 SPI2_MOSI_M1  PCIE30X2_PERSTn_\nM1 I2S1_SDI3_M2  \nAH5 LCDC_D7/VOP_BT656_D7_M0/SPI2_MISO_M1/UART8_TX_M1/I2S1_SDO0_M2/GPIO2_D7_d  GPIO2_D7_d  LCDC_D7  VOP_BT656_D7_\nM0 SPI2_MISO_M1  UART8_TX_M1  I2S1_SDO0_M2  \nAH4 LCDC_CLK/VOP_BT656_CLK_M0/SPI2_CLK_M1/UART8_RX_M1/I2S1_SDO1_M2/GPIO3_A0_\nd GPIO3_A0_d  LCDC_CLK  VOP_BT656_CLK_\nM0 SPI2_CLK_M1  UART8_RX_M1  I2S1_SDO1_M2  \nAB8 LCDC_D8/VOP_BT1120_D0/SPI1_CS0_M1/PCIE30X1_PERSTn_M1/SDMMC2_D0_M1/GPIO3_\nA1_d GPIO3_A1_d  LCDC_D8  VOP_BT1120_D0  SPI1_CS0_M1  PCIE30X1_PERSTn_\nM1 SDMMC2_D0_M1  \nAE5 LCDC_D9/VOP_BT1120_D1/GMAC1_TXD2_M0/I2S3_MCLK_M0/SDMMC2_D1_M1/GPIO3_A2\n_d GPIO3_A2_d  LCDC_D9  VOP_BT1120_D1  GMAC1_TXD2_M0  I2S3_MCLK_M0  SDMMC2_D1_M1  \nAG4 LCDC_D10/VOP_BT1120_D2/GMAC1_TXD3_M0/I2S3_SCLK_M0/SDMMC2_D2_M1/GPIO3_A3\n_d GPIO3_A3_d  LCDC_D10  VOP_BT1120_D2  GMAC1_TXD3_M0  I2S3_SCLK_M0  SDMMC2_D2_M1  \nAF4 LCDC_D11/VOP_BT1120_D3/GMAC1_RXD2_M0/I2S3_LRCK_M0/SDMMC2_D3_M1/GPIO3_A\n4_d GPIO3_A4_d  LCDC_D11  VOP_BT1120_D3  GMAC1_RXD2_M0  I2S3_LRCK_M0  SDMMC2_D3_M1  \nAH3 LCDC_D12/VOP_BT1120_D4/GMAC1_RXD3_M0/I2S3_SDO_M0/SDMMC2_CMD_M1/GPIO3_A\n5_d GPIO3_A5_d  LCDC_D12  VOP_BT1120_D4  GMAC1_RXD3_M0  I2S3_SDO_M0  SDMMC2_CMD_M\n1 \nAG3 LCDC_D13/VOP_BT1120_CLK/GMAC1_TXCLK_M0/I2S3_SDI_M0/SDMMC2_CLK_M1/GPIO3_\nA6_d GPIO3_A6_d  LCDC_D13  VOP_BT1120_CLK  GMAC1_TXCLK_M0  I2S3_SDI_M0  SDMMC2_CLK_M1  \nAH2 LCDC_D14/VOP_BT1120_D5/GMAC1_RXCLK_M0/SDMMC2_DET_M1/GPIO3_A7_d  GPIO3_A7_d  LCDC_D14  VOP_BT1120_D5  GMAC1_RXCLK_M0  SDMMC2_DET_M1   \nAG2 LCDC_D15/VOP_BT1120_D6/ETH1_REFCLKO_25M_M0/SDMMC2_PWREN_M1/GPIO3_B0_d  GPIO3_B0_d  LCDC_D15  VOP_BT1120_D6  ETH1_REFCLKO_25M\n_M0 SDMMC2_PWREN_M\n1  \nAG1 LCDC_D16/VOP_BT1120_D7/GMAC1_RXD0_M0/UART4_RX_M1/PWM8_M0/GPIO3_B1_d  GPIO3_B1_d  LCDC_D16  VOP_BT1120_D7  GMAC1_RXD0_M0  UART4_RX_M1  PWM8_M0  \nAF2 LCDC_D17/VOP_BT1120_D8/GMAC1_RXD1_M0/UART4_TX_M1/PWM9_M0/GPIO3_B2_d  GPIO3_B2_d  LCDC_D17  VOP_BT1120_D8  GMAC1_RXD1_M0  UART4_TX_M1  PWM9_M0  \nAF1 LCDC_D18/VOP_BT1120_D9/GMAC1_RXDV_CRS_M0/I2C5_SCL_M0/PDM_SDI0_M2/GPIO3_\nB3_d GPIO3_B3_d  LCDC_D18  VOP_BT1120_D9  GMAC1_RXDV_CRS_\nM0 I2C5_SCL_M0  PDM_SDI0_M2  \nAE1 LCDC_D19/VOP_BT1120_D10/GMAC1_RXER_M0/I2C5_SDA_M0/PDM_SDI1_M2/GPIO3_B4_\nd GPIO3_B4_d  LCDC_D19  VOP_BT1120_D1\n0 GMAC1_RXER_M0  I2C5_SDA_M0  PDM_SDI1_M2  \nAE2 LCDC_D20/VOP_BT1120_D11/GMAC1_TXD0_M0/I2C3_SCL_M1/PWM10_M0/GPIO3_B5_d  GPIO3_B5_d  LCDC_D20  VOP_BT1120_D1\n1 GMAC1_TXD0_M0  I2C3_SCL_M1  PWM10_M0  \nAE3 LCDC_D21/VOP_BT1120_D12/GMAC1_TXD1_M0/I2C3_SDA_M1/PWM11_IR_M0/GPIO3_B6_\nd GPIO3_B6_d  LCDC_D21  VOP_BT1120_D1\n2 GMAC1_TXD1_M0  I2C3_SDA_M1  PWM11_IR_M0  \nAD4 LCDC_D22/PWM12_M0/GMAC1_TXEN_M0/UART3_TX_M1/PDM_SDI2_M2/GPIO3_B7_d  GPIO3_B7_d  LCDC_D22  PWM12_M0  GMAC1_TXEN_M0  UART3_TX_M1  PDM_SDI2_M2  \nAD2 LCDC_D23/PWM13_M0/GMAC1_MCLKINOUT_M0/UART3_RX_M1/PDM_SDI3_M2/GPIO3_C0_\nd GPIO3_C0_d  LCDC_D23  PWM13_M0  GMAC1_MCLKINOUT\n_M0 UART3_RX_M1  PDM_SDI3_M2  \nRK3568  Datasheet                                                                                            Rev 1.2 \nCopyright 20 21© Rockchip Electronics Co., Ltd.                                                                                                              36  PIN PIN Name  Func1  Func2  Func3  Func4  Func5  Func6  Die Power \nDomain  \nAD1 LCDC_HSYNC/VOP_BT1120_D13/SPI1_MOSI_M1/PCIE20_PERSTn_M1/I2S1_SDO2_M2/GPI\nO3_C1_d  GPIO3_C1_d  LCDC_HSYNC  VOP_BT1120_D1\n3 SPI1_MOSI_M1  PCIE20_PERSTn_M1  I2S1_SDO2_M2  \nAA7 LCDC_VSYNC/VOP_BT1120_D14/SPI1_MISO_M1/UART5_TX_M1/I2S1_SDO3_M2/GPIO3_C2\n_d GPIO3_C2_d  LCDC_VSYNC  VOP_BT1120_D1\n4 SPI1_MISO_M1  UART5_TX_M1  I2S1_SDO3_M2  \nAC4 LCDC_DEN/VOP_BT1120_D15/SPI1_CLK_M1/UART5_RX_M1/I2S1_SCLK_RX_M2/GPIO3_C3\n_d GPIO3_C3_d  LCDC_DEN  VOP_BT1120_D1\n5 SPI1_CLK_M1  UART5_RX_M1  I2S1_SCLK_RX_M\n2 \nAC3 PWM14_M0/VOP_PWM_M1/GMAC1_MDC_M0/UART7_TX_M1/PDM_CLK1_M2/GPIO3_C4_d  GPIO3_C4_d  PWM14_M0  VOP_PWM_M1  GMAC1_MDC_M0  UART7_TX_M1  PDM_CLK1_M2  \nAC2 PWM15_IR_M0/SPDIF_TX_M1/GMAC1_MDIO_M0/UART7_RX_M1/I2S1_LRCK_RX_M2/GPIO3\n_C5_d  GPIO3_C5_d  PWM15_IR_M0  SPDIF_TX_M1  GMAC1_MDIO_M0  UART7_RX_M1  I2S1_LRCK_RX_M\n2 \nAC5 CIF_D0/EBC_SDDO0/SDMMC2_D0_M0/I2S1_MCLK_M1/VOP_BT656_D0_M1/GPIO3_C6_d  GPIO3_C6_d  CIF_D0  EBC_SDDO0  SDMMC2_D0_M0  I2S1_MCLK_M1  VOP_BT656_D0_M\n1 \nVCCIO6  AA6 CIF_D1/EBC_SDDO1/SDMMC2_D1_M0/I2S1_SCLK_TX_M1/VOP_BT656_D1_M1/GPIO3_C7_\nd GPIO3_C7_d  CIF_D1  EBC_SDDO1  SDMMC2_D1_M0  I2S1_SCLK_TX_M1  VOP_BT656_D1_M\n1 \nAB5 CIF_D2/EBC_SDDO2/SDMMC2_D2_M0/I2S1_LRCK_TX_M1/VOP_BT656_D2_M1/GPIO3_D0_\nd GPIO3_D0_d  CIF_D2  EBC_SDDO2  SDMMC2_D2_M0  I2S1_LRCK_TX_M1  VOP_BT656_D2_M\n1 \nAB1 CIF_D3/EBC_SDDO3/SDMMC2_D3_M0/I2S1_SDO0_M1/VOP_BT656_D3_M1/GPIO3_D1_d  GPIO3_D1_d  CIF_D3  EBC_SDDO3  SDMMC2_D3_M0  I2S1_SDO0_M1  VOP_BT656_D3_M\n1 \nY7 CIF_D4/EBC_SDDO4/SDMMC2_CMD_M0/I2S1_SDI0_M1/VOP_BT656_D4_M1/GPIO3_D2_d  GPIO3_D2_d  CIF_D4  EBC_SDDO4  SDMMC2_CMD_M0  I2S1_SDI0_M1  VOP_BT656_D4_M\n1 \nAC1 CIF_D5/EBC_SDDO5/SDMMC2_CLK_M0/I2S1_SDI1_M1/VOP_BT656_D5_M1/GPIO3_D3_d  GPIO3_D3_d  CIF_D5  EBC_SDDO5  SDMMC2_CLK_M0  I2S1_SDI1_M1  VOP_BT656_D5_M\n1 \nAA1 CIF_D6/EBC_SDDO6/SDMMC2_DET_M0/I2S1_SDI2_M1/VOP_BT656_D6_M1/GPIO3_D4_d  GPIO3_D4_d  CIF_D6  EBC_SDDO6  SDMMC2_DET_M0  I2S1_SDI2_M1  VOP_BT656_D6_M\n1 \nAA5 CIF_D7/EBC_SDDO7/SDMMC2_PWREN_M0/I2S1_SDI3_M1/VOP_BT656_D7_M1/GPIO3_D5_\nd GPIO3_D5_d  CIF_D7  EBC_SDDO7  SDMMC2_PWREN_M0  I2S1_SDI3_M1  VOP_BT656_D7_M\n1 \nY6 CIF_D8/EBC_SDDO8/GMAC1_TXD2_M1/UART1_TX_M1/PDM_CLK0_M1/GPIO3_D6_d  GPIO3_D6_d  CIF_D8  EBC_SDDO8  GMAC1_TXD2_M1  UART1_TX_M1  PDM_CLK0_M1  \nY5 CIF_D9/EBC_SDDO9/GMAC1_TXD3_M1/UART1_RX_M1/PDM_SDI0_M1/GPIO3_D7_d  GPIO3_D7_d  CIF_D9  EBC_SDDO9  GMAC1_TXD3_M1  UART1_RX_M1  PDM_SDI0_M1  \nAA3 CIF_D10/EBC_SDDO10/GMAC1_TXCLK_M1/PDM_CLK1_M1/GPIO4_A0_d  GPIO4_A0_d  CIF_D10  EBC_SDDO10  GMAC1_TXCLK_M1  PDM_CLK1_M1   \nAA2 CIF_D11/EBC_SDDO11/GMAC1_RXD2_M1/PDM_SDI1_M1/GPIO4_A1_d  GPIO4_A1_d  CIF_D11  EBC_SDDO11  GMAC1_RXD2_M1  PDM_SDI1_M1   \nY4 CIF_D12/EBC_SDDO12/GMAC1_RXD3_M1/UART7_TX_M2/PDM_SDI2_M1/GPIO4_A2_d  GPIO4_A2_d  CIF_D12  EBC_SDDO12  GMAC1_RXD3_M1  UART7_TX_M2  PDM_SDI2_M1  \nY3 CIF_D13/EBC_SDDO13/GMAC1_RXCLK_M1/UART7_RX_M2/PDM_SDI3_M1/GPIO4_A3_d  GPIO4_A3_d  CIF_D13  EBC_SDDO13  GMAC1_RXCLK_M1  UART7_RX_M2  PDM_SDI3_M1  \nY2 CIF_D14/EBC_SDDO14/GMAC1_TXD0_M1/UART9_TX_M2/I2S2_LRCK_TX_M1/GPIO4_A4_d  GPIO4_A4_d  CIF_D14  EBC_SDDO14  GMAC1_TXD0_M1  UART9_TX_M2  I2S2_LRCK_TX_M\n1 \nY1 CIF_D15/EBC_SDDO15/GMAC1_TXD1_M1/UART9_RX_M2/I2S2_LRCK_RX_M1/GPIO4_A5_d  GPIO4_A5_d  CIF_D15  EBC_SDDO15  GMAC1_TXD1_M1  UART9_RX_M2  I2S2_LRCK_RX_M\n1 \nW2 ISP_FLASHTRIGOUT/EBC_SDCE0/GMAC1_TXEN_M1/SPI3_CS0_M0/I2S1_SCLK_RX_M1/GPI\nO4_A6_d  GPIO4_A6_d  ISP_FLASHTRIGO\nUT EBC_SDCE0  GMAC1_TXEN_M1  SPI3_CS0_M0  I2S1_SCLK_RX_M\n1 \nW1 CAM_CLKOUT0/EBC_SDCE1/GMAC1_RXD0_M1/SPI3_CS1_M0/I2S1_LRCK_RX_M1/GPIO4_A\n7_d GPIO4_A7_d  CAM_CLKOUT0  EBC_SDCE1  GMAC1_RXD0_M1  SPI3_CS1_M0  I2S1_LRCK_RX_M\n1 \nV7 CAM_CLKOUT1/EBC_SDCE2/GMAC1_RXD1_M1/SPI3_MISO_M0/I2S1_SDO1_M1/GPIO4_B0_\nd GPIO4_B0_d  CAM_CLKOUT1  EBC_SDCE2  GMAC1_RXD1_M1  SPI3_MISO_M0  I2S1_SDO1_M1  \nV2 ISP_PRELIGHT_TRIG/EBC_SDCE3/GMAC1_RXDV_CRS_M1/I2S1_SDO2_M1/GPIO4_B1_d  GPIO4_B1_d  ISP_PRELIGHT_TR\nIG EBC_SDCE3  GMAC1_RXDV_CRS_\nM1 I2S1_SDO2_M1   \nV4 I2C4_SDA_M0/EBC_VCOM/GMAC1_RXER_M1/SPI3_MOSI_M0/I2S2_SDI_M1/GPIO4_B2_d  GPIO4_B2_d  I2C4_SDA_M0  EBC_VCOM  GMAC1_RXER_M1  SPI3_MOSI_M0  I2S2_SDI_M1  \nV1 I2C4_SCL_M0/EBC_GDOE/ETH1_REFCLKO_25M_M1/SPI3_CLK_M0/I2S2_SDO_M1/GPIO4_B\n3_d GPIO4_B3_d  I2C4_SCL_M0  EBC_GDOE  ETH1_REFCLKO_25M\n_M1 SPI3_CLK_M0  I2S2_SDO_M1  \nV6 I2C2_SDA_M1/EBC_GDSP/CAN2_RX_M0/ISP_FLASH_TRIGIN/VOP_BT656_CLK_M1/GPIO4_\nB4_d GPIO4_B4_d  I2C2_SDA_M1  EBC_GDSP  CAN2_RX_M0  ISP_FLASH_TRIGIN  VOP_BT656_CLK_\nM1 \nV5 I2C2_SCL_M1/EBC_SDSHR/CAN2_TX_M0/I2S1_SDO3_M1/GPIO4_B5_d  GPIO4_B5_d  I2C2_SCL_M1  EBC_SDSHR  CAN2_TX_M0  I2S1_SDO3_M1   \nU5 CIF_HREF/EBC_SDLE/GMAC1_MDC_M1/UART1_RTSn_M1/I2S2_MCLK_M1/GPIO4_B6_d  GPIO4_B6_d  CIF_HREF  EBC_SDLE  GMAC1_MDC_M1  UART1_RTSn_M1  I2S2_MCLK_M1  \nU4 CIF_VSYNC/EBC_SDOE/GMAC1_MDIO_M1/I2S2_SCLK_TX_M1/GPIO4_B7_d  GPIO4_B7_d  CIF_VSYNC  EBC_SDOE  GMAC1_MDIO_M1  I2S2_SCLK_TX_M1   \nU3 CIF_CLKOUT/EBC_GDCLK/PWM11_IR_M1/GPIO4_C0_d  GPIO4_C0_d  CIF_CLKOUT  EBC_GDCLK  PWM11_IR_M1    \nU2 CIF_CLKIN/EBC_SDCLK/GMAC1_MCLKINOUT_M1/UART1_CTSn_M1/I2S2_SCLK_RX_M1/GPI\nO4_C1_d  GPIO4_C1_d  CIF_CLKIN  EBC_SDCLK  GMAC1_MCLKINOUT\n_M1 UART1_CTSn_M1  I2S2_SCLK_RX_M\n1 \nAF8 PWM14_M1/SPI3_CLK_M1/CAN1_RX_M1/PCIE30X2_CLKREQn_M2/I2S3_MCLK_M1/GPIO4_C\n2_d GPIO4_C2_d  PWM14_M1  SPI3_CLK_M1  CAN1_RX_M1  PCIE30X2_CLKREQn\n_M2 I2S3_MCLK_M1  \nVCCIO7  AA11 PWM15_IR_M1/SPI3_MOSI_M1/CAN1_TX_M1/PCIE30X2_WAKEn_M2/I2S3_SCLK_M1/GPIO4\n_C3_d  GPIO4_C3_d  PWM15_IR_M1  SPI3_MOSI_M1  CAN1_TX_M1  PCIE30X2_WAKEn_\nM2 I2S3_SCLK_M1  \nAH7 EDP_HPDIN_M0/SPDIF_TX_M2/SATA2_ACT_LED/PCIE30X2_PERSTn_M2/I2S3_LRCK_M1/GP\nIO4_C4_d  GPIO4_C4_d  EDP_HPDIN_M0  SPDIF_TX_M2  SATA2_ACT_LED  PCIE30X2_PERSTn_\nM2 I2S3_LRCK_M1  \nAD8 PWM12_M1/SPI3_MISO_M1/SATA1_ACT_LED/UART9_TX_M1/I2S3_SDO_M1/GPIO4_C5_d  GPIO4_C5_d  PWM1 2_M1  SPI3_MISO_M1  SATA1_ACT_LED  UART9_TX_M1  I2S3_SDO_M1  \nAE8 PWM13_M1/SPI3_CS0_M1/SATA0_ACT_LED/UART9_RX_M1/I2S3_SDI_M1/GPIO4_C6_d  GPIO4_C6_d  PWM13_M1  SPI3_CS0_M1  SATA0_ACT_LED  UART9_RX_M1  I2S3_SDI_M1  \nRK3568  Datasheet                                                                                            Rev 1.2 \nCopyright 20 21© Rockchip Electronics Co., Ltd.                                                                                                              37  PIN PIN Name  Func1  Func2  Func3  Func4  Func5  Func6  Die Power \nDomain  \nAG8 HDMITX_SCL/I2C5_SCL_M1/GPIO4_C7_u  GPIO4_C7_u  HDMITX_SCL  I2C5_SCL_M1     \nAG7 HDMITX_SDA/I2C5_SDA_M1/GPIO4_D0_u  GPIO4_D0_u  HDMITX_SDA  I2C5_SDA_M1     \nAH6 HDMITX_CEC_M0/SPI3_CS1_M1/GPIO4_D1_u  GPIO4_D1_u  HDMITX_CEC_M0  SPI3_CS1_M1     \nAB9 GPIO4_D2_d  GPIO4_D2_d       \nAG19  HDMI_TX_CLKN  HDMI_TX_CLKN       \nHDMI  AH19  HDMI_TX_CLKP  HDMI_TX_CLKP       \nAH20  HDMI_TX_D0N  HDMI_TX_D0N       \nAG20  HDMI_TX_D0P  HDMI_TX_D0P       \nAH21  HDMI_TX_D1N  HDMI_TX_D1N       \nAG21  HDMI_TX_D1P  HDMI_TX_D1P       \nAH22  HDMI_TX_D2N  HDMI_TX_D2N       \nAG22  HDMI_TX_D2P  HDMI_TX_D2P       \nAB18 HDMI_TX_HPDIN  HDMI_TX_HPDIN       \nAA18 HDMI_TX_REXT  HDMI_TX_REXT       \nAH10  MIPI_CSI_RX_CLK0N  MIPI_CSI_RX_CLK\n0N      \nMIPI_CSI_R\nX AG10  MIPI_CSI_RX_CLK0P  MIPI_CSI_RX_CLK\n0P      \nAH9 MIPI_CSI_RX_CLK1N  MIPI_CSI_RX_CLK\n1N      \nAG9 MIPI_CSI_RX_CLK1P  MIPI_CSI_RX_CLK\n1P      \nAH12  MIPI_CSI_RX_D0N  MIPI_CSI_RX_D0N       \nAG12  MIPI_CSI_RX_D0P  MIPI_CSI_RX_D0P       \nAH11  MIPI_CSI_RX_D1N  MIPI_CSI_RX_D1N       \nAG11  MIPI_CSI_RX_D1P  MIPI_CSI_RX_D1P       \nAD11  MIPI_CSI_RX_D2N  MIPI_CSI_RX_D2N       \nAE11 MIPI_CSI_RX_D2P  MIPI_CSI_RX_D2P       \nAE9 MIPI_CSI_RX_D3N  MIPI_CSI_RX_D3N       \nAD9 MIPI_CSI_RX_D3P  MIPI_CSI_RX_D3P       \nAG15  MIPI_DSI_TX0_CLKN/LVDS_TX0_CLKN  MIPI_DSI_TX0_CL\nKN LVDS_TX0_CLKN      \nMIPI_DSI_T\nX0 AH15  MIPI_DSI_TX0_CLKP/LVDS_TX0_CLKP  MIPI_DSI_TX0_CL\nKP LVDS_TX0_CLKP      \nAG17  MIPI_DSI_TX0_D0N/LVDS_TX0_D0N  MIPI_DSI_TX0_D0\nN LVDS_TX0_D0N      \nAH17  MIPI_DSI_TX0_D0P/LVDS_TX0_D0P  MIPI_DSI_TX0_D0\nP LVDS_TX0_D0P      \nAG16  MIPI_DSI_TX0_D1N/LVDS_TX0_D1N  MIPI_DSI_TX0_D1\nN LVDS_TX0_D1N      \nAH16  MIPI_DSI_TX0_D1P/LVDS_TX0_D1P  MIPI_DSI_TX0_D1\nP LVDS_TX0_D1P      \nAG14  MIPI_DSI_TX0_D2N/LVDS_TX0_D2N  MIPI_DSI_TX0_D2\nN LVDS_TX0_D2N      \nAH14  MIPI_DSI_TX0_D2P/LVDS_TX0_D2P  MIPI_DSI_TX0_D2\nP LVDS_TX0_D2P      \nAG13  MIPI_DSI_TX0_D3N/LVDS_TX0_D3N  MIPI_DSI_TX0_D3\nN LVDS_TX0_D3N      \nAH13  MIPI_DSI_TX0_D3P/LVDS_TX0_D3P  MIPI_DSI_TX0_D3\nP LVDS_TX0_D3P      \nAE15 MIPI_DSI_TX1_CLKN  MIPI_DSI_TX1_CL\nKN      \nMIPI_DSI_T\nX1 AD15  MIPI_DSI_TX1_CLKP  MIPI_DSI_TX1_CL\nKP      \nAE18 MIPI_DSI_TX1_D0N  MIPI_DSI_TX1_D0\nN      \nAD18  MIPI_DSI_TX1_D0P  MIPI_DSI_TX1_D0\nP      \nAC17  MIPI_DSI_TX1_D1N  MIPI_DSI_TX1_D1\nN      \nRK3568  Datasheet                                                                                            Rev 1.2 \nCopyright 20 21© Rockchip Electronics Co., Ltd.                                                                                                              38  PIN PIN Name  Func1  Func2  Func3  Func4  Func5  Func6  Die Power \nDomain  \nAD17  MIPI_DSI_TX1_D1P  MIPI_DSI_TX1_D1\nP      \nAC14  MIPI_DSI_TX1_D2N  MIPI_DSI_TX1_D2\nN      \nAD14  MIPI_DSI_TX1_D2P  MIPI_DSI_TX1_D2\nP      \nAE12 MIPI_DSI_TX1_D3N  MIPI_DSI_TX1_D3\nN      \nAD12  MIPI_DSI_TX1_D3P  MIPI_DSI_TX1_D3\nP      \nM25 EDP_TX_AUXN  EDP_TX_AUXN       \nEDP L25 EDP_TX_AUXP  EDP_TX_AUXP       \nK27 EDP_TX_D0N  EDP_TX_D0N       \nJ28 EDP_TX_D0P  EDP_TX_D0P       \nL27 EDP_TX_D1N  EDP_TX_D1N       \nK28 EDP_TX_D1P  EDP_TX_D1P       \nM27 EDP_TX_D2N  EDP_TX_D2N       \nL28 EDP_TX_D2P  EDP_TX_D2P       \nN27 EDP_TX_D3N  EDP_TX_D3N       \nM28 EDP_TX_D3P  EDP_TX_D3P       \nR25 MULTI_PHY0_REFCLKN  MULTI_PHY0_REFC\nLKN      \nR24 MULTI_PHY0_REFCLKP  MULTI_PHY0_REFC\nLKP      \nU24 MULTI_PHY1_REFCLKN  MULTI_PHY1_REFC\nLKN      \nU25 MULTI_PHY1_REFCLKP  MULTI_PHY1_REFC\nLKP      \nV25 PCIE20_REFCLKN  PCIE20_REFCLKN       \nV24 PCIE20_REFCLKP  PCIE20_REFCLKP       \nY28 PCIE20_RXN/SATA2_RXN/QSGMII_RXN_M1  PCIE20_RXN  SATA2_RXN  QSGMII_RXN_M1     \nY27 PCIE20_RXP/SATA2_RXP/QSGMII_RXP_M1  PCIE20_RXP  SATA2_RXP  QSGMII_RXP_M1     \nW28 PCIE20_TXN/SATA2_TXN/QSGMII_TXN_M1  PCIE20_TXN  SATA2_TXN  QSGMII_TXN_M1     \nW27 PCIE20_TXP/SATA2_TXP/QSGMII_TXP_M1  PCIE20_TXP  SATA2_TXP  QSGMII_TXP_M1     \nAA25 PCIE30_REFCLKN_IN  PCIE30_REFCLKN_I\nN      \nMUlTI_PHY  Y25 PCIE30_REFCLKP_IN  PCIE30_REFCLKP_I\nN      \nU19 PCIE30_RESREF  PCIE30_RESREF       \nAC27  PCIE30_RX0N  PCIE30_RX0N       \nAC28  PCIE30_RX0P  PCIE30_RX0P       \nMULTI_PHY0  AD27  PCIE30_RX1N  PCIE30_RX1N       \nAD28  PCIE30_RX1P  PCIE30_RX1P       \nAA27 PCIE30_TX0N  PCIE30_TX0N       \nAA28 PCIE30_TX0P  PCIE30_TX0P       \nAB27 PCIE30_TX1N  PCIE30_TX1N       \nAB28 PCIE30_TX1P  PCIE30_TX1P       \nPCIE30  B27 SARADC_VIN0  SARADC_VIN0       \nC26 SARADC_VIN1  SARADC_VIN1       \nD24 SARADC_VIN2  SARADC_VIN2       \nE23 SARADC_VIN3  SARADC_VIN3       \nG21 SARADC_VIN4  SARADC_VIN4       \nF22 SARADC_VIN5  SARADC_VIN5       \nG20 SARADC_VIN6  SARADC_VIN6       \nF21 SARADC_VIN7  SARADC_VIN7       \nRK3568  Datasheet                                                                                            Rev 1.2 \nCopyright 20 21© Rockchip Electronics Co., Ltd.                                                                                                              39  PIN PIN Name  Func1  Func2  Func3  Func4  Func5  Func6  Die Power \nDomain  \nR1 USB2_HOST2_DM  USB2_HOST2_DM       \nR2 USB2_HOST2_DP  USB2_HOST2_DP       \nT1 USB2_HOST3_DM  USB2_HOST3_DM       \nSARADC  T2 USB2_HOST3_DP  USB2_HOST3_DP       \nP25 USB3_HOST1_DM  USB3_HOST1_DM       \nP24 USB3_HOST1_DP  USB3_HOST1_DP       \nU27 USB3_HOST1_SSRXN/SATA1_RXN/QSGMII_RXN_M0  USB3_HOST1_SSR\nXN SATA1_RXN  QSGMII_RXN_M0     \nU28 USB3_HOST1_SSRXP/SATA1_RXP/QSGMII_RXP_M0  USB3_HOST1_SSR\nXP SATA1_RXP  QSGMII_RXP_M0     \nV27 USB3_HOST1_SSTXN/SATA1_TXN/QSGMII_TXN_M0  USB3_HOST1_SST\nXN SATA1_TXN  QSGMII_TXN_M0     \nV28 USB3_HOST1_SSTXP/SATA1_TXP/QSGMII_TXP_M0  USB3_HOST1_SST\nXP SATA1_TXP  QSGMII_TXP_M0     \nP28 USB3_OTG0_DM  USB3_OTG0_DM       USB2  \nP27 USB3_OTG0_DP  USB3_OTG0_DP        \nL23 USB3_OTG0_ID  USB3_OTG0_ID        \nR27 USB3_OTG0_SSRXN/SATA0_RXN  USB3_OTG0_SSRX\nN SATA0_RXN       \nR28 USB3_OTG0_SSRXP/SATA0_RXP  USB3_OTG0_SSRX\nP SATA0_RXP       \nT27 USB3_OTG0_SSTXN/SATA0_TXN  USB3_OTG0_SSTX\nN SATA0_TXN       \nT28 USB3_OTG0_SSTXP/SATA0_TXP  USB3_OTG0_SSTX\nP SATA0_TXP       \nM24 USB3_OTG0_VBUSDET  USB3_OTG0_VBUS\nDET      USB3  \nH5 DDR_DM0_A/DDR4_DML_A/LPDDR4_DM0_A/DDR3_DM0/LPDDR3_DM1  DDR4_DML_A  LPDDR4_DM0_A  DDR3_DM0  LPDDR3_DM1     \nD14 DDR_DM0_B/DDR4_DMU_B/LPDDR4_DM0_B/DDR3_DM2/LPDDR3_DM0  DDR4_DMU_B  LPDDR4_DM0_B  DDR3_DM2  LPDDR3_DM0     \nJ4 DDR_DM1_A/DDR4_DMU_A/LPDDR4_DM1_A/DDR3_DM1/LPDDR3_DM3  DDR4_DMU_A  LPDDR4_DM1_A  DDR3_DM1  LPDDR3_DM3     \nE17 DDR_DM1_B/DDR4_DML_B/LPDDR4_DM1_B/DDR3_DM3/LPDDR3_DM2  DDR4_DML_B  LPDDR4_DM1_B  DDR3_DM3  LPDDR3_DM2     \nF2 DDR_DQ0_A/DDR4_DQL0_A/LPDDR4_DQ0_A/DDR3_DQ0/LPDDR3_DQ15  DDR4_DQL0_A  LPDDR4_DQ0_A  DDR3_DQ0  LPDDR3_DQ15     \nB10 DDR_DQ0_B/DDR4_DQU7_B/LPDDR4_DQ0_B/DDR3_DQ16/LPDDR3_DQ1  DDR4_DQU7_B  LPDDR4_DQ0_B  DDR3_DQ16  LPDDR3_DQ1     \nE1 DDR_DQ1_A/DDR4_DQL2_A/LPDDR4_DQ1_A/DDR3_DQ1/LPDDR3_DQ14  DDR4_DQL2_A  LPDDR4_DQ1_A  DDR3_DQ1  LPDDR3_DQ14     \nA9 DDR_DQ1_B/DDR4_DQU5_B/LPDDR4_DQ1_B/DDR3_DQ17/LPDDR3_DQ5  DDR4_DQU5_B  LPDDR4_DQ1_B  DDR3_DQ17  LPDDR3_DQ5     \nL7 DDR_DQ10_A/DDR4_DQU7_A/LPDDR4_DQ10_A/DDR3_DQ10/LPDDR3_DQ28  DDR4_DQU7_A  LPDDR4_DQ10_A  DDR3_DQ10  LPDDR3_DQ28     \nA17 DDR_DQ10_B/DDR4_DQL4_B/LPDDR4_DQ10_B/DDR3_DQ26/LPDDR3_DQ22  DDR4_DQL4_B  LPDDR4_DQ10_B  DDR3_DQ26  LPDDR3_DQ22     \nL6 DDR_DQ11_A/DDR4_DQU5_A/LPDDR4_DQ11_A/DDR3_DQ11/LPDDR3_DQ29  DDR4_DQU5_A  LPDDR4_DQ11_A  DDR3_DQ11  LPDDR3_DQ29    \n B18 DDR_DQ11_B/DDR4_DQL6_B/LPDDR4_DQ11_B/DDR3_DQ27/LPDDR3_DQ23  DDR4_DQL6_B  LPDDR4_DQ11_B  DDR3_DQ27  LPDDR3_DQ23    \nK2 DDR_DQ12_A/DDR4_DQU2_A/LPDDR4_DQ12_A/DDR3_DQ12/LPDDR3_DQ26  DDR4_DQU2_A  LPDDR4_DQ12_A  DDR3_DQ12  LPDDR3_DQ26    \nB13 DDR_DQ12_B/DDR4_DQL7_B/LPDDR4_DQ12_B/DDR3_DQ28/LPDDR3_DQ16  DDR4_DQL7_B  LPDDR4_DQ12_B  DDR3_DQ28  LPDDR3_DQ16    \nJ6 DDR_DQ13_A/DDR4_DQU4_A/LPDDR4_DQ13_A/DDR3_DQ13/LPDDR3_DQ31  DDR4_DQU4_A  LPDDR4_DQ13_A  DDR3_DQ13  LPDDR3_DQ31    \nA13 DDR_DQ13_B/DDR4_DQL5_B/LPDDR4_DQ13_B/DDR3_DQ29/LPDDR3_DQ17  DDR4_DQL5_B  LPDDR4_DQ13_B  DDR3_DQ29  LPDDR3_DQ17    \nJ7 DDR_DQ14_A/DDR4_DQU6_A/LPDDR4_DQ14_A/DDR3_DQ14/LPDDR3_DQ30  DDR4_DQU6_A  LPDDR4_DQ14_A  DDR3_DQ14  LPDDR3_DQ30    \nD17 DDR_DQ14_B/DDR4_DQL1_B/LPDDR4_DQ14_B/DDR3_DQ30/LPDDR3_DQ20  DDR4_DQL1_B  LPDDR4_DQ14_B  DDR3_DQ30  LPDDR3_DQ20    \nL4 DDR_DQ15_A/DDR4_DQU0_A/LPDDR4_DQ15_A/DDR3_DQ15/LPDDR3_DQ27  DDR4_DQU0_A  LPDDR4_DQ15_A  DDR3_DQ15  LPDDR3_DQ27    \nB14 DDR_DQ15_B/DDR4_DQL3_B/LPDDR4_DQ15_B/DDR3_DQ31/LPDDR3_DQ21  DDR4_DQL3_B  LPDDR4_DQ15_B  DDR3_DQ31  LPDDR3_DQ21    \nE2 DDR_DQ2_A/DDR4_DQL4_A/LPDDR4_DQ2_A/DDR3_DQ2/LPDDR3_DQ10  DDR4_DQL4_A  LPDDR4_DQ2_A  DDR3_DQ2  LPDDR3_DQ10    \nRK3568  Datasheet                                                                                            Rev 1.2 \nCopyright 20 21© Rockchip Electronics Co., Ltd.                                                                                                              40  PIN PIN Name  Func1  Func2  Func3  Func4  Func5  Func6  Die Power \nDomain  \nD12 DDR_DQ2_B/DDR4_DQU3_B/LPDDR4_DQ2_B/DDR3_DQ18/LPDDR3_DQ6  DDR4_DQU3_B  LPDDR4_DQ2_B  DDR3_DQ18  LPDDR3_DQ6    \nD1 DDR_DQ3_A/DDR4_DQL6_A/LPDDR4_DQ3_A/DDR3_DQ3/LPDDR3_DQ9  DDR4_DQL6_A  LPDDR4_DQ3_A  DDR3_DQ3  LPDDR3_DQ9    \nE12 DDR_DQ3_B/DDR4_DQU1_B/LPDDR4_DQ3_B/DDR3_DQ19/LPDDR3_DQ4  DDR4_DQU1_B  LPDDR4_DQ3_B  DDR3_DQ19  LPDDR3_DQ4    \nJ1 DDR_DQ4_A/DDR4_DQL7_A/LPDDR4_DQ4_A/DDR3_DQ4/LPDDR3_DQ13  DDR4_DQL7_A  LPDDR4_DQ4_A  DDR3_DQ4  LPDDR3_DQ13    \nA12 DDR_DQ4_B/DDR4_DQU0_B/LPDDR4_DQ4_B/DDR3_DQ20/LPDDR3_DQ2  DDR4_DQU0_B  LPDDR4_DQ4_B  DDR3_DQ20  LPDDR3_DQ2    \nJ2 DDR_DQ5_A/DDR4_DQL5_A/LPDDR4_DQ5_A/DDR3_DQ5/LPDDR3_DQ12  DDR4_DQL5_A  LPDDR4_DQ5_A  DDR3_DQ5  LPDDR3_DQ12    \nD15 DDR_DQ5_B/DDR4_DQU6_B/LPDDR4_DQ5_B/DDR3_DQ21/LPDDR3_DQ3  DDR4_DQU6_B  LPDDR4_DQ5_B  DDR3_DQ21  LPDDR3_DQ3    \nH1 DDR_DQ6_A/DDR4_DQL3_A/LPDDR4_DQ6_A/DDR3_DQ6/LPDDR3_DQ8  DDR4_DQL3_A  LPDDR4_DQ6_A  DDR3_DQ6  LPDDR3_DQ8    \nE15 DDR_DQ6_B/DDR4_DQU4_B/LPDDR4_DQ6_B/DDR3_DQ22/LPDDR3_DQ7  DDR4_DQU4_B  LPDDR4_DQ6_B  DDR3_DQ22  LPDDR3_DQ7    \nH4 DDR_DQ7_A/DDR4_DQL1_A/LPDDR4_DQ7_A/DDR3_DQ7/LPDDR3_DQ11  DDR4_DQL1_A  LPDDR4_DQ7_A  DDR3_DQ7  LPDDR3_DQ11    \nE14 DDR_DQ7_B/DDR4_DQU2_B/LPDDR4_DQ7_B/DDR3_DQ23/LPDDR3_DQ0  DDR4_DQU2_B  LPDDR4_DQ7_B  DDR3_DQ23  LPDDR3_DQ0    \nM1 DDR_DQ8_A/DDR4_DQU3_A/LPDDR4_DQ8_A/DDR3_DQ8/LPDDR3_DQ25  DDR4_DQU3_A  LPDDR4_DQ8_A  DDR3_DQ8  LPDDR3_DQ25    \nA16 DDR_DQ8_B/DDR4_DQL0_B/LPDDR4_DQ8_B/DDR3_DQ24/LPDDR3_DQ18  DDR4_DQL0_B  LPDDR4_DQ8_B  DDR3_DQ24  LPDDR3_DQ18    \nN2 DDR_DQ9_A/DDR4_DQU1_A/LPDDR4_DQ9_A/DDR3_DQ9/LPDDR3_DQ24  DDR4_DQU1_A  LPDDR4_DQ9_A  DDR3_DQ9  LPDDR3_DQ24    \nB17 DDR_DQ9_B/DDR4_DQL2_B/LPDDR4_DQ9_B/DDR3_DQ25/LPDDR3_DQ19  DDR4_DQL2_B  LPDDR4_DQ9_B  DDR3_DQ25  LPDDR3_DQ19    \nG2 DDR_DQS0N_A/DDR4_DQSL_N_A/LPDDR4_DQS0N_A/DDR3_DQS0N/LPDDR3_DQS1N  DDR4_DQSL_N_A  LPDDR4_DQS0N_\nA DDR3_DQS0N  LPDDR3_DQS1N    \nB11 DDR_DQS0N_B/DDR4_DQSU_N_B/LPDDR4_DQS0N_B/DDR3_DQS2N/LPDDR3_DQS0N  DDR4_DQSU_N_B  LPDDR4_DQS0N_\nB DDR3_DQS2N  LPDDR3_DQS0N    \nG1 DDR_DQS0P_A/DDR4_DQSL_P_A/LPDDR4_DQS0P_A/DDR3_DQS0P/LPDDR3_DQS1P  DDR4_DQSL_P_A  LPDDR4_DQS0P_A  DDR3_DQS0P  LPDDR3_DQS1P    \nA11 DDR_DQS0P_B/DDR4_DQSU_P_B/LPDDR4_DQS0P_B/DDR3_DQS2P/LPDDR3_DQS0P  DDR4_DQSU_P_B  LPDDR4_DQS0P_B  DDR3_DQS2P  LPDDR3_DQS0P    \nL1 DDR_DQS1N_A/DDR4_DQSU_N_A/LPDDR4_DQS1N_A/DDR3_DQS1N/LPDDR3_DQS3N  DDR4_DQSU_N_A  LPDDR4_DQS1N_\nA DDR3_DQS1N  LPDDR3_DQS3N    \nA15 DDR_DQS1N_B/DDR4_DQSL_N_B/LPDDR4_DQS1N_B/DDR3_DQS3N/LPDDR3_DQS2N  DDR4_DQSL_N_B  LPDDR4_DQS1N_\nB DDR3_DQS3N  LPDDR3_DQS2N    \nL2 DDR_DQS1P_A/DDR4_DQSU_P_A/LPDDR4_DQS1P_A/DDR3_DQS1P/LPDDR3_DQS3P  DDR4_DQSU_P_A  LPDDR4_DQS1P_A  DDR3_DQS1P  LPDDR3_DQS3P    \nB15 DDR_DQS1P_B/DDR4_DQSL_P_B/LPDDR4_DQS1P_B/DDR3_DQS3P/LPDDR3_DQS2P  DDR4_DQSL_P_B  LPDDR4_DQS1P_B  DDR3_DQS3P  LPDDR3_DQS2P    \nB6 DDR4_A0/LPDDR4_CLKP_B/DDR3_A9/ -/AC0 DDR4_A0  LPDDR4_CLKP_B  DDR3_A9  -   \nF5 DDR4_A1/ -/DDR3_A2/ -/AC1 DDR4_A1  - DDR3_A2  -   \nB1 DDR4_A2/LPDDR4_A1_A/DDR3_A4/LPDDR3_A6/AC2  DDR4_A2  LPDDR4_A1_A  DDR3_A4  LPDDR3_A6    \nF4 DDR4_A3/LPDDR4_CKE1_A/DDR3_A3/ -/AC3 DDR4_A3  LPDDR4_CKE1_A  DDR3_A3  -   \nD9 DDR4_A4/LPDDR4_A3_B/DDR3_BA1/LPDDR3_A3/AC4  DDR4_A4  LPDDR4_A3_B  DDR3_BA1  LPDDR3_A3    \nB7 DDR4_A5/LPDDR4_A5_B/DDR3_A11/LPDDR3_A2/AC5  DDR4_A5  LPDDR4_A5_B  DDR3_A11  LPDDR3_A2    \nA7 DDR4_A6/LPDDR4_A1_B/DDR3_A13/LPDDR3_A1/AC6  DDR4_A6  LPDDR4_A1_B  DDR3_A13  LPDDR3_A1    \nA8 DDR4_A7/LPDDR4_ODT0_CA_B/DDR3_A8/ -/AC7 DDR4_A7  LPDDR4_ODT0_CA\n_B DDR3_A8  -   \nC1 DDR4_A8/LPDDR4_ODT0_CA_A/DDR3_A6/LPDDR3_A9/AC8  DDR4_A8  LPDDR4_ODT0_CA\n_A DDR3_A6  LPDDR3_A9    \nA5 DDR4_A9/LPDDR4_CLKN_B/DDR3_A5/ -/AC9 DDR4_A9  LPDDR4_CLKN_B  DDR3_A5  -   \nD6 DDR4_A10/LPDDR4_CKE0_B/DDR3_A10/ -/AC10  DDR4_A10  LPDDR4_CKE0_B  DDR3_A10  -   \nC2 DDR4_A11/LPDDR4_A0_A/DDR3_A7/LPDDR3_A8/AC11  DDR4_A11  LPDDR4_A0_A  DDR3_A7  LPDDR3_A8    \nC4 DDR4_A12/LPDDR4_A3_A/DDR3_BA2/ -/AC12  DDR4_A12  LPDDR4_A3_A  DDR3_BA2  -   \nB8 DDR4_A13/LPDDR4_A0_B/DDR3_A14/LPDDR3_A0/AC13  DDR4_A13  LPDDR4_A0_B  DDR3_A14  LPDDR3_A0    \nC5 DDR4_A14_WEn/LPDDR4_A4_A/DDR3_A15/LPDDR3_A5/AC14  DDR4_A14_WEn  LPDDR4_A4_A  DDR3_A15  LPDDR3_A5    \nE4 DDR4_A15_CASn/LPDDR4_A2_A/DDR3_A0/ -/AC15  DDR4_A15_CASn  LPDDR4_A2_A  DDR3_A0  -   \nD5 DDR4_A16_RASn/LPDDR4_A5_A/DDR3_RASn/LPDDR3_A7/AC16  DDR4_A16_RASn  LPDDR4_A5_A  DDR3_RASn  LPDDR3_A7    \nE6 DDR4_ACTn/LPDDR4_CKE1_B/DDR3_CASn/ -/AC17  DDR4_ACTn  LPDDR4_CKE1_B  DDR3_CASn  -   \nE11 DDR4_BA0/LPDDR4_A2_B/DDR3_A1/ -/AC18  DDR4_BA0  LPDDR4_A2_B  DDR3_A1  -   \nE9 DDR4_BA1/LPDDR4_A4_B/DDR3_A12/LPDDR3_A4/AC19  DDR4_BA1  LPDDR4_A4_B  DDR3_A12  LPDDR3_A4    \nF8 DDR4_BG0/LPDDR4_ODT1_CA_B/DDR3_WEn/ -/AC20  DDR4_BG0  LPDDR4_ODT1_CA\n_B DDR3_WEn  -   \nF7 DDR4_BG1/LPDDR4_ODT1_CA_A/DDR3_BA0/ -/AC21  DDR4_BG1  LPDDR4_ODT1_CA\n_A DDR3_BA0  -   \nB3 DDR4_CKE/LPDDR4_CKE0_A/DDR3_CKE/LPDDR3_CKE/AC22  DDR4_CKE  LPDDR4_CKE0_A  DDR3_CKE  LPDDR3_CKE    \nRK3568  Datasheet                                                                                            Rev 1.2 \nCopyright 20 21© Rockchip Electronics Co., Ltd.                                                                                                              41  PIN PIN Name  Func1  Func2  Func3  Func4  Func5  Func6  Die Power \nDomain  \nA4 DDR4_CLKN/LPDDR4_CLKN_A/DDR3_CLKN/LPDDR3_CLKN/AC24  DDR4_CLKN  LPDDR4_CLKN_A  DDR3_CLKN  LPDDR3_CLKN    \nB4 DDR4_CLKP/LPDDR4_CLKP_A/DDR3_CLKP/LPDDR3_CLKP/AC23  DDR4_CLKP  LPDDR4_CLKP_A  DDR3_CLKP  LPDDR3_CLKP    \nA2 DDR4_CS0n/LPDDR4_CS0n_A/DDR3_ODT1/LPDDR3_ODT0/AC25  DDR4_CS0n  LPDDR4_CS0n_A  DDR3_ODT1  LPDDR3_ODT0    \nB2 DDR4_CS1n/LPDDR4_CS1n_A/DDR3_CS1n/LPDDR3_ODT1/AC26  DDR4_CS1n  LPDDR4_CS1n_A  DDR3_CS1n  LPDDR3_ODT1    \nE8 DDR4_ODT0/LPDDR4_CS1n_B/DDR3_ODT0/LPDDR3_CS1n/AC27  DDR4_ODT0  LPDDR4_CS1n_B  DDR3_ODT0  LPDDR3_CS1n    \nD8 DDR4_ODT1/LPDDR4_CS0n_B/DDR3_CS0n/LPDDR3_CS0n/AC28  DDR4_ODT1  LPDDR4_CS0n_B  DDR3_CS0n  LPDDR3_CS0n    \nP7 DDR_ECC_DM  DDR_ECC_DM       \nP5 DDR_ECC_DQ0  DDR_ECC_DQ0       \nM4 DDR_ECC_DQ1  DDR_ECC_DQ1       \nM5 DDR_ECC_DQ2  DDR_ECC_DQ2       \nR5 DDR_ECC_DQ3  DDR_ECC_DQ3       \nM7 DDR_ECC_DQ4  DDR_ECC_DQ4       \nR7 DDR_ECC_DQ5  DDR_ECC_DQ5       \nP4 DDR_ECC_DQ6  DDR_ECC_DQ6       \nR4 DDR_ECC_DQ7  DDR_ECC_DQ7       \nP1 DDR_ECC_DQS_N  DDR_ECC_DQS_N       \nP2 DDR_ECC_DQS_P  DDR_ECC_DQS_P       \nF11 DDR4_RESETn/LPDDR4_RESETn/DDR3_RESETn/AC29  DDR4_RESETn  LPDDR4_RESETn  DDR3_RESETn     \nH7 DDR_RZQ  DDR_RZQ       \nP8 DDR_VREFOUT  DDR_VREFOUT       \n \n Notes:  \n① Pad types: I = digital -input, O = digital-output, I/O = digital input/output (bidirectional)  , A=Analog IO  \n② Def default  IO direction for digital IO  \n③ Output Drive Unit is mA, only Digital IO has drive value;  \n④ INT: interrupt support . \n⑤ The power configuration of all GPIOs should be matched with the actual power supply,   \nOtherwise it may cause GPIO overvoltage damage, please refer to the Hardware Design Guide for details  \n \n\nRK3568  Datasheet                                                   Rev 1.2 \nCopyright 20 21 © Rockchip Electronics Co., Ltd.                                                     42  2.8 IO Pin Name Description  \nThis sub -chapter will focus on the detailed function description of every pins based on \ndifferent interface.  \nTable 2-4 IO function  description list  \n \nInterface  Pin Name  Dir. Description  \nMisc XIN24M  I Clock input of 24MHz crystal  \nXOUT24M  O Clock output of 24MHz crystal  \nNPOR  I Chip hardware reset  \nCLK32 K_IN I 32K clock input  \nCLK32 K_OUT  O 32K clock output  \n \nInterface  Pin Name  Dir. Description  \nSWJ-DP ARMJTAG_TCK  I SWD interface clock input  \nARMJTAG_TMS  I/O SWD interface data inout  \n \nInterface  Pin Name  Dir. Description  \nMCU_JTAG  MCU_JTAGTCK  I JTAG interface clock input  \nMCU_JTAGTRST  I JTAG interface reset input  \nMCU_JTAGTMS  I JTAG interface TMS input  \nMCU_ JTAGTDO  O JTAG interface  TDO \nMCU_ JTAGTDI  I JTAG interface  TDI \n \nInterface  Pin Name  Dir. Description  \nSD/MMC \nHost \nController  SDMMC [i]_CLK( i=0~2) O sdmmc card clock  \nSDMMC [i]_CMD( i=0~2) I/O sdmmc card command output and response input  \nSDMMC [i] _D[j]( i=0~2) \n(j=0~3) I/O sdmmc card data input and output  \nSDMMC [i]_DETN( i=0~2) I sdmmc card detect signal, 0 represents presence \nof card  \n \nInterface  Pin Name  Dir. Description  \neMMC \nInterface  EMMC_CLKOUT  O emmc card clock  \nEMMC_CMD  I/O emmc card command output and response input  \nEMMC_D[ i](i=0~7) I/O emmc card data input and output  \n \nInterface  Pin Name  Dir. Description  \nNand Flash  \nInterface  FLASH_ALE  O Flash address latch enable signal  \nFLASH_CLE  O Flash command latch enable signal  \nFLASH_WRN  O Flash write enable and clock signal  \nFLASH_RDN  O Flash read enable and write/read signal  \nFLASH_D [i] (i=0~7)   I/O Flash data inputs/outputs signal  \nFLASH x_DQS I/O Flash data strobe signal  \nFLASH x_RDY  I Flash ready/busy signal  \nRK3568  Datasheet                                                   Rev 1.2 \nCopyright 20 21 © Rockchip Electronics Co., Ltd.                                                     43  Interface  Pin Name  Dir. Description  \nFLASH x_CSN[i]=0~1)  O Flash chip enable signal for chip i, i= 0~7 \n \nInterface  Pin Name  Dir. Description  \nFSPI \nController  FSPI_CLK I/O FSPI serial clock  \nFSPI_CSN [i] (i=0) I/O FSPI chip select signal,  low active  \nFSPI_SIO[i] (i=0,3) O FSPI serial data inout  \n \nInterface  Pin Name  Dir. Description  \nLCDC  LCDC_DCLK  O LCDC RGB interface display clock out  \nLCDC_VSYNC  O LCDC RGB interface verti cal sync pulse  \nLDCD_HSYNC  O LCDC RGB interface horizontal sync pulse  \nLCDC_DEN  O LCDC RGB interface data enable  \nLCDC_D [i] (i=0~23)  O LCDC data output/input  \n \nInterface  Pin Name  Dir. Description  \nBT1120  BT1120_CLK  O BT1120 interface display clock out  \nBT1120_D [i] (i=0~15)  O BT1120 data output  \n \nInterface  Pin Name  Dir. Description  \nBT656  BT656 _CLK O BT656 interface display clock out  \nBT656_D [i] (i=0~7)  O BT656 data output  \n \nInterface  Pin Name  Dir. Description  \nEBC EBC_SDCLK  O EBC source clock  \nEBC_GDCLK  O EBC gate clock  \nEBC_SDOE  O EBC source data enable  \nEBC_SDLE  O EBC source latch enable  \nEBC_SDSHR  O EBC source scan Dir.  \nEBC_GDSP  O EBC gate start pulse  \nEBC_GDOE  O EBC gate output enable  \nEBC_VCOM  O EBC VCOM  enable  \nEBC_SDCE  i(i=0~3) O EBC S ource chip slelect  \nEBC_SDDO  i(i=0~15) O EBC source data output  \n \nInterface  Pin Name  Dir. Description  \n \n \nI2S1/PCM  \nController  I2S1_MCLK  O I2S/PCM clock source  \nI2S1_ SCLKTX I/O I2S/PCM serial clock  for transmit d ata \nI2S1_ SCLKRX I/O I2S/PCM serial clock  for receive data  \nI2S1_LRCKRX  I/O I2S/PCM left & right channel signal for receiving \nserial data, synchronous left & right channel in \nI2S mode and the beginning of a group of left & \nright channels in PCM mode  \nI2S1_LRCKTX  I/O I2S/PCM left & right channel signal for \ntransmitting serial data, synchronous left & right \nRK3568  Datasheet                                                   Rev 1.2 \nCopyright 20 21 © Rockchip Electronics Co., Ltd.                                                     44  Interface  Pin Name  Dir. Description  \nchannel in I2S mode and the beginning of a \ngroup of left & right channels in PCM mode  \nI2S1_SDI [i](i=1~3) I I2S/PCM serial data input  \nI2S1_SDO [i](i=1~3) O I2S/PCM serial data ou tput \n \nInterface  Pin Name  Dir. Description  \nI2S2/PCM \nController  I2S2_MCLK  O I2S/PCM clock source  \nI2S2_SCLK RX I/O I2S/PCM serial clock  for receive data  \nI2S2_SCLK TX I/O I2S/PCM serial clock  for transmit d ata \nI2S2_LRCKRX  I/O I2S/PCM left & right channel signal for receiving \nserial data, synchronous left & right channel in \nI2S mode and the beginning of a group of left & \nright channels in PCM mode  \nI2S2_LRCKTX  I/O I2S/PCM left & right channel signal for \ntransmitting serial data, synchronous left & right \nchannel in I2S mode and the beginning of a \ngroup of left & right channels in PCM mode  \nI2S2_SDI  I I2S/PCM serial data input  \nI2S2_SDO  O I2S/PCM serial data ou tput \n \nInterface  Pin Name  Dir. Description  \nI2S3/PCM \nController  I2S3_MCLK  O I2S/PCM clock source  \nI2S3_SCLK  I/O I2S/PCM serial clock  \nI2S3_LRCK  I/O I2S/PCM left & right channel clock, synchronous \nleft & right channel in I2S mode and the \nbeginning of a group of left & right channels in \nPCM mode  \nI2S3_SDI  I I2S/PCM serial data input  \nI2S3_SDO  O I2S/PCM serial data ou tput \n \nInterface  Pin Name  Dir. Description  \nSPDIF  SPDIF_TX  O S/PDIF  data output  \n \nInterface  Pin Name  Dir. Description  \nPDM PDM_CLK  O PDM sampling clock  \nPDM_SDI[ i](i=0~3) I PDM data  \n \nInterface  Pin Name  Dir. Description  \nCAN CAN_RXD  I CAN receive data  \nCAN_TXD  O CAN transmit data  \n \nInterface  Pin Name  Dir. Description  \nAudio PWM  AUDPWM_L  O Audio PWM left channel data  \nAUDPWM_R  O Audio PWM right channel data  \n \nInterface  Pin Name  Dir. Description  \nDigital \nAudio \nCODEC  ACODEC_DAC_CLK  O CODEC DAC clock output signal  \nACODEC_ADC_CLK  O CODEC ADC clock output signal  \nACODEC_DAC_SYNC  O CODEC DAC synchronous signal  \nRK3568  Datasheet                                                   Rev 1.2 \nCopyright 20 21 © Rockchip Electronics Co., Ltd.                                                     45  Interface  Pin Name  Dir. Description  \nACODEC_ADC_SYNC  O CODEC ADC synchronous signal  \nACODEC_DAC_DATAR  O CODEC DAC right channel data  \nACODEC_DAC_DATAL  O CODEC DAC left channel data  \nACODEC_ADC_DATA  I CODEC ADC  data \n \nInterface  Pin Name  Dir. Description  \nSmart Card  SCR_CLK  O Smart Card clock  \nSCR_RST  O Smart Card reset  \nSCR_DET I Smart Card detect  \nSCR_IO I/O Smart Card data  \n \nInterface  Pin Name  Dir. Description  \nSPI0 SPI0_CLK I/O SPI serial clock  \nSPI0_CSN[ i](i=0) I/O SPI chip select signal,  low active  \nSPI0_MOSI  I/O SPI serial data  \nSPI0_MISO  I/O SPI serial data  \n \nInterface  Pin Name  Dir. Description  \nSPI1 SPI1_CLK I/O SPI serial clock  \nSPI1_CSN[ i](i=0,1) I/O SPI chip select signal,  low active  \nSPI1_MOSI  I/O SPI serial data  \nSPI1_MISO  I/O SPI serial data  \n \nInterface  Pin Name  Dir. Description  \nSPI2 SPI2_CLK  I/O SPI serial clock  \nSPI2_CSN[ i](i=0,1) I/O SPI chip select signal,  low active  \nSPI2_MOSI  I/O SPI serial data  \nSPI2_MISO  I/O SPI serial data  \n \nInterface  Pin Name  Dir. Description  \nSPI3 SPI3_CLK  I/O SPI serial clock  \nSPI3_CSN[ i](i=0,1) I/O SPI chip select signal,  low active  \nSPI3_MOSI  I/O SPI serial data  \nSPI3_MISO  I/O SPI serial data  \n \nInterface  Pin Name  Dir. Description  \nPWM PWM0  I/O Pulse Width Modulation input and output  \nPWM1  I/O Pulse Width Modulation  input and  output   \nPWM2  I/O Pulse Width Modulation  input and  output  \nRK3568  Datasheet                                                   Rev 1.2 \nCopyright 20 21 © Rockchip Electronics Co., Ltd.                                                     46  Interface  Pin Name  Dir. Description  \nPWM3_IR I/O Pulse Width Modulation  input and  output , used for \nIR application recommended  \nPWM4 I/O Pulse Width  Modulation  input and  output  \nPWM5 I/O Pulse Width Modulation  input and  output  \nPWM6 I/O Pulse Width Modulation  input and  output  \nPWM7_IR I/O Pulse Width Modulation  input and  output , used for \nIR application recommended  \nPWM8  I/O Pulse Width Modulation input and output  \nPWM9  I/O Pulse Width Modulation  input and  output   \nPWM10  I/O Pulse Width Modulation  input and  output  \nPWM11 _IR I/O Pulse Width Modulation  input and  output , used for \nIR application recommended  \nPWM12 I/O Pulse Width Modulation  input and  output  \nPWM13 I/O Pulse Width Modulation  input and  output  \nPWM14 I/O Pulse Width Modulation  input and  output  \nPWM15_IR I/O Pulse Width Modulation  input and  output , used for \nIR application recommended  \n \nInterface  Pin Name  Dir. Description  \nI2C I2C[i]_SDA( i=0,1,2,3,4,5)  I/O I2C data  \nI2C[i]_SCL( i=0,1,2,3,4,5)  I/O I2C clock  \n \nInterface  Pin Name  Dir. Description  \nUART  UART [i]_RX(i=1~9) I UART serial data input  \nUART [i]_TX(i=1~9) O UART serial data output  \nUART [i]_CTS(i=1~9) I UART clear to send modem status input  \nUART [i]_RTS(i=1~9) O UART modem control request to send output  \n \nInterface  Pin Name  Dir. Description  \nGMAC  GMAC [i]_CLK(i=0,1)  I/O RMII REC_CLK output  or GMAC external clock \ninput \nGMAC [i]_TXCLK (i=0,1)  O RGMII TX clock output  \nGMAC [i]_RXCLK (i=0,1)  I RGMII RX clock input  \nGMAC [i]_MDC (i=0,1)  O GMAC management interface clock  \nGMAC [i]_MDIO (i=0,1)  I/O GMAC  management interface data  \nGMAC [i]_TXD i(j=0~3) \n(i=0,1) O GMAC TX data  \nGMAC [i]_RXD [j](j=0~3) \n(i=0,1) I GMAC RX data  \nGMAC [i]_TXEN (i=0,1)  O GMAC TX data enable  \nGMAC [i]_RXDV (i=0,1)  I GMAC RX data valid signal  \nGMAC [i]_RXER (i=0,1)  I GMAC RX error signal  \n \nRK3568  Datasheet                                                   Rev 1.2 \nCopyright 20 21 © Rockchip Electronics Co., Ltd.                                                     47  Interface  Pin Name  Dir. Description  \nMIPI_DSI 0 MIPI_ DSI_TX0_D[i]N \n(i=0~3) O MIPI DSI negative differential data line \ntransceiver output  \nMIPI_ DSI_TX0_D[i]P \n(i=0~3) O MIPI DSI positive differential data line transceiver \noutput  \nMIPI_ DSI_TX0_CLKP  O MIPI DSI positive differential clock line \ntransceiver output  \nMIPI_ DSI_TX0_CLKN  O MIPI DSI negative differential clock  line \ntransceiver output  \n \nInterface  Pin Name  Dir. Description  \nMIPI_DSI 1 MIPI_ DSI_TX1_D [i]N \n(i=0~3) O MIPI DSI negative differential data line \ntransceiver output  \nMIPI_ DSI_TX1_D [i]P \n(i=0~3) O MIPI DSI positive differential data line transceiver \noutput  \nMIPI_ DSI_TX1_CLKP  O MIPI DSI positive differential clock line \ntransceiver output  \nMIPI_ DSI_TX1_CLKN  O MIPI DSI negative differential clock line \ntransceiver output  \n \nInterface  Pin Name  Dir. Description  \nLVDS 0 LVDS_TX 0_D[i]N(i=0~3) O LVDS negative differential data line transceiver \noutput  \nLVDS_TX 0_D[i]P(i=0~3) O LVDS positive differential data line transceiver \noutput  \nLVDS _TX0_CLKP  O LVDS positive differential clock line transceiver \noutput  \nLVDS _TX0_CLKN  O LVDS negative differential clock line transceiver \noutput  \n \nInterface  Pin Name  Dir. Description  \nMIPI_CSI  MIPI_CSI_DN [i] (i=0~3) I MIPI CSI negative differential data line \ntransceiver output  \nMIPI_CSI_D P[i] (i=0~3) I MIPI CSI positive differential data line transceiver \noutput  \nMIPI_CSI_CLK [i]P(i=0~1) I MIPI CSI positive differential clock line transceiver \noutput  \nMIPI_CSI_CLK [i]N(i=0~1) I MIPI CSI negative differential clock line \ntransceiver output  \n \nInterface  Pin Name  Dir. Description  \n Camera \nInterface  CIF_CLKIN  I Camera interface input pixel clock  \nCAM_CLKOUT 0 O Camera interface output work clock  \nCAM_CLKOUT 1 O Camera interface output work clock  \nCIF_VSYNC  I Camera interface vertical sync signal  \nCIF_HREF  I Camera interfacehorizontal sync signal  \nCIF_D [i] (i=0~15) I Camera interface  input pixel data  \nRK3568  Datasheet                                                   Rev 1.2 \nCopyright 20 21 © Rockchip Electronics Co., Ltd.                                                     48   \nInterface  Pin Name  Dir. Description  \nPCIe2 PCIE20_REFCLKN  \nPCIE20_REFCLK P I/O 100MHz differential reference clock  for PCIe \nperipheral  \nPCIE20_TXN  \nPCIE20_TXP O PCIe differential data output signals  \nPCIE20_RXN  \nPCIE20_RXP I PCIe differential data input signals  \nPCIE20_BUTTONRSTN  I PCIe Reset request  \nPCIE20_WAKENM0  I/O PCIe wake up  \nPCIE20_PERSTNM0  I PCIe warm reset request  \nPCIE20_CLKREQN  I PCIe clock request from PCIe peripheral  \n \nInterface  Pin Name  Dir. Description  \nPCIe3 PCIE30_REFCLKN  \nPCIE30_REFCLK P I 100MHz differential reference clock out for PCIe \nperipheral  \nPCIE30_RESREF  I PCIe reference resistor connection  \nPCIE30_TX [i]N (i=0~1) \nPCIE30_TX [i]P (i=0~1) O PCIe differential data output signals  \nPCIE30_RX [i]N (i=0~1) \nPCIE30_RX [i]P (i=0~1) I PCIe differential data input signals  \n \nInterface  Pin Name  Dir. Description  \nPCIe3 \nMisc Signal  PCIE30X1_BUTTONRSTN  I PCIe Reset request  \nPCIE30X1_WAKEN  I/O PCIe wake up  \nPCIE30X1_PERSTN  I PCIe warm reset request  \nPCIE30X1_CLKREQN  I PCIe clock request from PCIe peripheral  \nPCIE30X2_BUTTONRSTN  I PCIe Reset request  \nPCIE30X2_WAKEN  I/O PCIe wake up  \nPCIE30X2_PERSTN  I PCIe warm reset request  \nPCIE30X2_CLKREQN  I PCIe clock request from PCIe peripheral  \n \nInterface  Pin Name  Dir. Description  \nUSB 2.0  USB_HOST2 _DP I/O USB 2.0 Data signal DP  \nUSB_HOST2 _DM I/O USB 2.0 Data signal DM  \nUSB_HOST3 _DP I/O USB 2.0 Data signal DP  \nUSB_HOST3 _DM I/O USB 2.0 Data signal DM  \n \n \nInterface  Pin Name  Dir. Description  \nUSB3 OTG  USB3_OTG0_SSTXP  \nUSB3_ OTG0_SSTXN  O USB 3.0 transmission signal DP/DM , \nUSB3_OTG0_SSRXP  \nUSB3_OTG0_SSRXN  I USB 3.0 receive signal DP/DM  \nUSB3 _OTG 0_DP I/O USB 2.0 Data signal DP  \nRK3568  Datasheet                                                   Rev 1.2 \nCopyright 20 21 © Rockchip Electronics Co., Ltd.                                                     49  Interface  Pin Name  Dir. Description  \nUSB3 _OTG 0_DM  I/O USB 2.0 Data signal DM  \nUSB3_OTG0_VBUSDET  I Insert  detect  when act as USB device  \nUSB3_OTG0 _ID I USB Mini -Receptacle Identifier  \n \nInterface  Pin Name  Dir. Description  \nUSB3 Host  USB3_HOST1_SSTXP  \nUSB3_ HOST1_SSTXN  O USB 3.0 transmission signal DP/DM , \nUSB3_HOST1_SSRXP  \nUSB3_HOST1_SSRXN  I USB 3.0 receive signal DP/DM  \n \nInterface  Pin Name  Dir. Description  \nSATA  SATA [i]_TXN  \nSATA [i]_TXP( i=0~2) O SATA transmission signal DP/DM  \nSATA [i]_RXN  \nSATA [i]_RXP( i=0~2) I/O SATA receive signal DP/DM  \nSATA_CPDET  I SATA cold presence detect  \nSATA_MPSWITCH  I SATA mechanical presence switch  \nSATA_CPPOD  O SATA presence power on de vice \nSATA [i]_ACTLED( i=0~2\n) O \n SATA active LED  \n \nInterface  Pin Name  Dir. Description  \nQSMII/  \nSGMII  QSGMII_TXN  \nQSGMII_TXP  O SGMII /QSGMII  transmission signal DP/DM  \nQSGMII_RXN  \nGSGMII_RXP  I/O SGMII /QSGMII  receive signal DP/DM  \n \nInterface  Pin Name  Dir. Description  \neDP EDP_TX [i]P(i=0~3) O eDP data lane positive output  \nEDP_TX [i]N(i=0~3) O eDP data lane negative output  \nEDP_AUXP  I/O eDP CH -AUX positive differential output  \nEDP_AUXN  I/O eDP CH -AUX negative differential output  \n \nInterface  Pin Name  Dir. Description  \nHDMI  HDMI_TX _D[i]N(i=0~2) O HDMI negative TMDS differential line driver data \noutput  \nHDMI_X _D[i]P(i=0~2) O HDMI positive TMDS differential line driver data \noutput  \nHDMI_TX_CLKN  O HDMI negative TMDS differential line driver clock \noutput  \nHDMI _TX_CLKP O HDMI positive TMDS differential line driver clock \noutput  \nRK3568  Datasheet                                                   Rev 1.2 \nCopyright 20 21 © Rockchip Electronics Co., Ltd.                                                     50  Interface  Pin Name  Dir. Description  \nHDMI _TX_REXT  I/O HDMI reference resistor connection  \nHDMI _TX_HPD IN I/O HDMI hot plug detect signal  \nHDMITX _SDA  I/O I2C data line for HDMI  \nHDMITX_SCL  I/O I2C clock line for HDMI  \nHDMI TX_CEC  I/O HDMI CEC signal  \n \nInterface  Pin Name  Dir. Description  \n ISP_FLASHTRIGOUT  O Hold signal for flash light  \nISP_PRELIGHTTRIG  O Hold signal for prelight  \nISP_FLASHTRIGIN  I External flash trigger pulse  \n \nInterface  Pin Name  Dir. Description  \nDDR3 \nInterface  DDR3_ CLKP O Active -high clock signal to the memory device.  \nDDR3_ CLKN O Active -low clock signal to the memory device.  \nDDR3_ CKE O Active -high clock enable signal to the memory \ndevice  \nDDR3_ CSN[i] (i=0,1) O Active -low chip select signal to the memory device.  \nDDR3_ RASn O Active -low row address strobe to the memory \ndevice.  \nDDR3_ CASn O Active -low column address strobe to the memory \ndevice.  \nDDR3_ WEn O Active -low write enable strobe to  the memory \ndevice.  \nDDR3_ BA[i] (i=0,1,2)  O Bank address signal to the memory device.  \nDDR3_ A[i] (i=0~15)  O Address signal to the memory device.  \nDDR3_ DQ[i] (i=0~ 31) I/O BiDir.al data line to the memory device.  \nDDR3_ DQS[ i]_P \n(i=0~ 3) I/O Active -high biDir.al data strobes to the memory \ndevice.  \nDDR3_ DQS[ i]_N \n(i=0~ 3) I/O Active -low biDir.al data strobes to the memory \ndevice.  \nDDR3_ DM[i] (i=0~3)  O Active -low data mask signal to the memory device.  \nDDR3_ ODT[i] (i=0,1)  O On-Die Termination output signal  for two chip \nselect.  \nDDR3_ RESET n O Reset signal to the memory device  \n \nInterface  Pin Name  Dir. Description  \nDDR4 \nInterface  DDR4_ CLKP O Active -high clock signal to the memory device.  \nDDR4_ CLKN O Active -low clock signal to the memory device.  \nDDR4_ CKE O Active -high clock enable signal to the memory \ndevice  \nDDR4_ CS[i]n (i=0,1) O Active -low chip select signal to the memory device. \nA \nDDR4_ BA[i] (i=0,1)  O Bank address signal to the memory device.  \nDDR4_ BG[i] (i=0,1)  O Bank address signal to the memory device.  \nDDR4_ A[i] (i=0~1 3) O Address signal to the memory device.  \nRK3568  Datasheet                                                   Rev 1.2 \nCopyright 20 21 © Rockchip Electronics Co., Ltd.                                                     51  Interface  Pin Name  Dir. Description  \nDDR4_A14_ Wen O Address signal to the memory device/ Active -low \nwrite enable strobe to the memory device.  \nDDR4_A15_ CASn O Address signal to the memory device/ Active -low \ncolumn address strobe to the memory device.  \nDDR4_A16_ RASn O Address signal to the memory device/ Active -low \nrow address strobe to the memory device.  \nDDR4_ DQL_A[i] (i=0~ 7) I/O BiDir.al data line to the memory device.  \nDDR4_ DQH_A[i] (i=0~ 7) I/O BiDir.al data line to the memory device.  \nDDR4_ DQSL_P_A I/O Active -high biDir.al data strobes to the memory \ndevice.  \nDDR4_ DQSL_N_A I/O Active -low biDir.al data strobes to the memory \ndevice.  \nDDR4_ DQSH_P_A I/O Active -high biDir.al data strobes to the memory \ndevice.  \nDDR4_ DQSH_N_A I/O Active -low biDir.al data strobes to the memory \ndevice.  \nDDR4_ DML_A O Active -low data mask signal to the memory device.  \nDDR4_ DMH_A O Active -low data mask signal to the memory device.  \nDDR4_ DQL_B[i] (i=0~ 7) I/O BiDir.al data line to the memory device.  \nDDR4_ DQH_B[i] (i=0~ 7) I/O BiDir.al data line to the memory device.  \nDDR4_ DQSL_P_B I/O Active -high biDir.al data strobes to the memory \ndevice.  \nDDR4_ DQSL_N_B I/O Active -low biDir.al data strobes to the memory \ndevice.  \nDDR4_ DQSH_P_B I/O Active -high biDir.al data strobes to the memory \ndevice.  \nDDR4_ DQSH_N_B I/O Active -low biDir.al data strobes to the memory \ndevice.  \nDDR4_ DML_B O Active -low data mask signal to the memory device.  \nDDR4_ DMH_B O Active -low data mask signal to the memory device.  \nDDR4_ ODT[i] (i=0,1)  O On-Die Termination output signal for two chip \nselect.  \nDDR4_ RESET n O Reset signal to the memory device  \n \nInterface  Pin Name  Dir. Description  \nLPDDR3 \nInterface  LPDDR3_ CLKP O Active -high clock signal to the memory device.  \nLPDDR3_ CLKN O Active -low clock signal to the memory device.  \nLPDDR3_ CKE O Active -high clock enable signal to the memory \ndevice  \nLPDDR3_ CS[i]n (i=0,1) O Active -low chip select signal to the memory device. \nAThere are two chip select.  \nLPDDR3_ A[i] (i=0~ 9) O Address signal to the memory device.  \nLPDDR3_ DQ[i] (i=0~ 31) I/O BiDir.al data line to the memory device.  \nRK3568  Datasheet                                                   Rev 1.2 \nCopyright 20 21 © Rockchip Electronics Co., Ltd.                                                     52  Interface  Pin Name  Dir. Description  \nLPDDR3_ DQS[ i]_P \n(i=0~ 3) I/O Active -high biDir.al data strobes to the memory \ndevice.  \nLPDDR3_ DQS[ i]_N \n(i=0~ 3) I/O Active -low biDir.al data strobes  to the memory \ndevice.  \nLPDDR3_ DM[i] (i=0~3)  O Active -low data mask signal to the memory device.  \nLPDDR3_ ODT[i] (i=0,1)  O On-Die Termination output signal for two chip \nselect.  \n \nInterface  Pin Name  Dir. Description  \nLPDDR4 \n/LPDDR4X  \nInterface  LPDDR4_ CLKP_A O Active -high clock signal to the memory device.  \nLPDDR4_ CLKN_A O Active -low clock signal to the memory device.  \nLPDDR4_ CKE0_A O Active -high clock enable signal to the memory \ndevice  \nLPDDR4_ CKE1_A O Active -high clock enable signal to the memory \ndevice  \nLPDDR4_ CS[i]n_A (i=0,1) O Active -low chip select signal to the memory device. \nAThere are two chip select.  \nLPDDR4_ A[i] (i=0~15)  O Address signal to the memory device.  \nLPDDR4_ DQ[i]_A \n(i=0~ 15) I/O BiDir.al data line to the memory device.  \nLPDDR4_ DQS[ i]P_A \n(i=0,1) I/O Active -high biDir.al data strobes to the memory \ndevice.  \nLPDDR4_ DQS[ i]N_A \n(i=0,1) I/O Active -low biDir.al data strobes to the memory \ndevice.  \nLPDDR4_ DM[i] (i=0~3)  O Active -low data mask signal to the memory device.  \nLPDDR4_ ODT[i]_CA_A  \n(i=0,1)  O On-Die Termination output signal for two chip \nselect.  \nLPDDR4_ CLKP_B O Active -high clock signal to the memory device.  \nLPDDR4_ CLKN_B O Active -low clock signal to the memory device.  \nLPDDR4_ CKE0_B O Active -high clock enable signal to the memory \ndevice  \nLPDDR4_ CKE1_B O Active -high clock enable signal to the memory \ndevice  \nLPDDR4_ CS[i]n_B (i=0,1) O Active -low chip select signal to the memory device. \nAThere are two chip select.  \nLPDDR4_B[ i] (i=0~15)  O Address signal to the memory device.  \nLPDDR4_ DQ[i]_B \n(i=0~ 15) I/O BiDir.al data line to the memory device.  \nLPDDR4_ DQS[ i]P_B \n(i=0,1) I/O Active -high biDir.al data strobes to the memory \ndevice.  \nLPDDR4_ DQS[ i]N_B \n(i=0,1) I/O Active -low biDir.al data strobes to the memory \ndevice.  \nLPDDR4_ DM[i] (i=0~3)  O Active -low data mask signal to the memory device.  \nRK3568  Datasheet                                                   Rev 1.2 \nCopyright 20 21 © Rockchip Electronics Co., Ltd.                                                     53  Interface  Pin Name  Dir. Description  \nLPDDR4_ ODT[i]_CA_B  \n(i=0,1)  O On-Die Termination output signal for two chip \nselect.  \nLPDDR4_ RESET n O Reset signal to the memory device  \n \nRK3568  Datasheet                                                   Rev 1.2 \nCopyright 20 21 © Rockchip Electronics Co., Ltd.                                                     54  Chapter 3  Electrical Specification  \n3.1 Absolute Ratings  \nThe below table provides the absolute ratings.  \nAbsolute maximum ratings specify the values beyond which the device may be damaged \npermanently. Long -term exposure to absolute maximum ratings conditions may affect \ndevice reliability.  \nAbsolute minimum rating s specify the values beyond which the device may be damaged \npermanently. Long -term exposure to absolute minimum ratings conditions may affect \ndevice reliability.  \nTable 3-1 Absolute ratings  \n \nParameters  Related Power Group  Min Max Unit \nSupply voltage for CPU  VDD_ CPU -0.3 1.25 V \nSupply voltage for GPU  VDD_GPU  -0.3 1.2 V \nSupply voltage for NPU  VDD_NPU  -0.3 1.2 V \nSupply voltage for core logic  VDD_LOGIC  -0.3 1.1 V \n0.9V supply voltage  PMU_VDD_LOGIC_0V9  \nPMUPLL_AVDD_0V9  \nUSB2_AVDD_0V9  \nUSB3_AVDD_0V9  \nMULTI_PHY_AVDD_0V9  \nPCIE30_AVDD_0V9  \nMIPI_CSI_RX_AVDD_0V9  \nMIPI_DSI_TX0/LVDS_TX0_AVDD_0V9  \nMIPI_DSI_TX 1_AVDD_0V9  \nEDP/DP_TX_AVDD_0V9  \nHDMI_TX_AVDD_0V9  -0.3 1.1 V \n1.8V supply voltage  PMUPLL_AVDD_1V8  \nSYSPLL_AVDD_1V8  \nMULTI_PHY_AVDD_1V8  \nUSB2_AVDD_1V8  \nUSB3_AVDD_1V8  \nMULTI_PHY_AVDD_1V8  \nPCIE30_AVDD_1V8  \nMIPI_CSI_RX_AVDD_1V8  \nMIPI_DSI_TX0/LVDS_TX0_AVDD_1V8  \nMIPI_DSI_TX 1_AVDD_1V8  \nEDP/DP_TX_AVDD_1V8  \nHDMI_TX_AVDD_1V8  \nOTP_VCC_1V8  -0.3 1.98 V \n3.3V supply voltage  USB2_AVDD_3V3  \nUSB3_AVDD_3V3  -0.3 3.63 V \nSupply voltage for DDR IO  DDRPHY_VDDQ  -0.3 1.65 V \nStorage Temperature  Tstg -40 125 ℃ \nMax Conjunction Temperature  Tj NA 125 ℃ \n \nRK3568  Datasheet                                                   Rev 1.2 \nCopyright 20 21 © Rockchip Electronics Co., Ltd.                                                     55  3.2 Recommended Operating Condition  \nFollowing t able describes the recommended operating condition.  \nTable 3-2 Recommended operating condition  \nParameters  Symbol  Min Typ Max Unit \nVoltage for CPU  VDD_CPU  0.8 0.9 1.2 V \nVoltage for GPU  VDD_GPU  0.8 0.9 1.1 V \nVoltage for NPU VDD_NPU  0.8 0.9 1.1 V \nVoltage for core logic VDD_LOGIC  0.81 0.9 0.99 V \nVoltage for PMU  PMU_VDD_LOGIC_0V9  0.81 0.9 0.99 V \nPMUIO1 GPIO Power  PMUIO1  2.97 3.3 3.63 V \nDigital GPIO Power (3.3V/1.8V)② VCCIO1, VCCIO2, VCCIO3, \nVCCIO4VCCIO5, VCCIO6 , VCCIO7,  \nPMUIO2  2.97 \n1.62 3.3 \n1.8 3.63 \n1.98 V \nDDR3 IO  VDDQ /VDDQL  power  DDRPHY _VDDQ /DDRPHY_VDDQL  1.425  1.5 1.575  V \nDDR3L IO VDDQ /VDDQL  Power  DDRPHY _VDDQ /DDRPHY_VDDQL  1.283  1.35 1.417  V \nLPDDR3 IO VDDQ /VDDQL  Power  DDRPHY _VDDQ /DDRPHY_VDDQL  0.994  1.2 1.3 V \nDDR4 IO VDDQ /VDDQL  Power  DDRPHY _VDDQ /DDRPHY_VDDQL  0.994  1.2 1.3 V \nLPDDR4 IO  VDDQ /VDDQL  Power  DDRPHY _VDDQ /DDRPHY_VDDQL  1.0 1.1 1.21 V \nLPDDR4X IO  VDDQ  Power  DDRPHY _VDDQ  1.0 1.1 1.21 V \nLPDDR4X IO  VDDQ L Power  DDRPHY_VDDQL  0.54 0.6 0.66 V \nPMU PLL Analog  Power (0.9V)  PMUPLL_AVDD_0V9  0.81 0.9 0.99 V \nPMU PLL Analog Power (1.8V)  PMUPLL_AVDD_1V8  1.62 1.8 1.98 V \nSystem PLL Analog  Power (0.9V)  SYSPLL_AVDD_0V9  0.81 0.9 0.99 V \nSystem PLL Analog Power (1.8V)  SYSPLL_AVDD_1V8  1.62 1.8 1.98 V \nUSB 2.0 Analog Power (0.9V)  USB2_AVDD_0V9  0.81 0.9 0.99 V \nUSB 2. 0 Analog Power (1.8V)  USB2_AVDD_1V8  1.62 1.8 1.98 V \nUSB 2.0 Analog Power (3.3V)  USB2_AVDD_3V3  2.97 3.3 3.63 V \nUSB 3.0 Analog Power (0.9V)  USB3_AVDD_0V9  0.81 0.9 0.99 V \nUSB 3.0 Analog Power (1.8V)  USB3_AVDD_1V8  1.62 1.8 1.98 V \nUSB 3.0 Analog Power (3.3V)  USB3_AVDD_3V3  2.97 3.3 3.63 V \nMulti-phy Analog Power (0.9V)  MULTI_PHY_AVDD_0V9  0.81 0.9 0.99 V \nMulti-phy Analog Power (1.8V)  MULTI_PHY_AVDD_1V8  1.62 1.8 1.98 V \nPCIe30 Analog Power( 0.9V) PCIE30_AVDD_0V9  0.81 0.9 0.99 V \nPCIe30 Analog Power( 1.8V) PCIE30_AVDD_1V8  1.62 1.8 1.98 V \nMIPI CSI Analog Power( 0.9V) MIPI_CSI_RX_AVDD_0V9  0.81 0.9 0.99 V \nMIPI CSI Analog Power( 1.8V) MIPI_CSI_RX_AVDD_1V8  1.62 1.8 1.98 V \nMIPI DSI  Analog Power(0.9V)  MIPI_DSI_TX0/LVDS_TX0_AVDD_0V9  0.81 0.9 0.99 V \nMIPI DSI  Analog Power (1.8V)  MIPI_DSI_TX0/LVDS_TX0_AVDD_1V8  1.62 1.8 1.98 V \nMIPI DSI  Analog Power(0.9V)  MIPI_DSI_TX1_AVDD_0V9  0.81 0.9 0.99 V \nMIPI DSI  Analog Power (1.8V)  MIPI_DSI_TX1_AVDD_1V8  1.62 1.8 1.98 V \neDP Analog Power(0.9V)  EDP/DP_TX_AVDD_0V9  0.81 0.9 0.99 V \neDP Analog Power (1.8V)  EDP/DP_TX_AVDD_1V8  1.62 1.8 1.98 V \nHDMI  Analog Power(0.9V)  HDMI_TX_AVDD_0V9  0.81 0.9 0.99 V \nHDMI  Analog Power (1.8V)  HDMI_TX_AVDD_1V8  1.62 1.8 1.98 V \nSARADC Analog Power( 1.8V) SARADC_AVDD_1V8  1.62 1.8 1.98 V \nRK3568  Datasheet                                                   Rev 1.2 \nCopyright 20 21 © Rockchip Electronics Co., Ltd.                                                     56  Parameters  Symbol  Min Typ Max Unit \nOTP Analog Power( 1.8V) OTP_VCC_1V8  1.62 1.8 1.98 V \nOSC input clock frequency   NA 24 NA MHz \nMax CPU frequency   NA NA TBD GHz \nMax GPU fr equency   NA NA TBD MHz \nMax NPU frequency   NA NA 1.0 GHz \nAmbient Operating Temperature  TA 0 NA 80 ℃ \nNotes:  \n① Symbol name is same as the pin name in the io descriptions  \n② The power configuration of all GPIOs should be matched with the actual power supply,   \nOtherwise it may cause GPIO overvoltage damage, please refer to the Hardware Design Guide for \ndetails  \n \n3.3 DC Characteristics  \nTable 3-3 DC Characteristics  \nParameters  Symbol  Min Typ Max Unit \nDigital GPIO  \n@3.3V  Input Low Voltage  Vil -0.3 NA 0.8 V \nInput High Voltage  Vih 2.0 NA VCC+0.3 V \nOutput Low Voltage  Vol -0.3 NA 0.4 V \nOutput High Voltage  Voh 2.4 NA VCC+0.3 V \nPullup Resistor  Rpu 16 NA 43 Kohm  \nPulldown Resistor  Rpd 16 NA 43 Kohm  \nDigital GPIO  \n@1.8V  Input Low Voltage  Vil -0.3 NA 0.35*VCC V \nInput High Voltage  Vih 0.65*VCC NA VCC+0.3 V \nOutput Low Voltage  Vol -0.3 NA 0.4 V \nOutput High Voltage  Voh 1.4 NA VCC+0.3 V \nPullup Resistor  Rpu 16 NA 43 Kohm  \nPulldown Resistor  Rpd 16 NA 43 Kohm  \n \n \nParameters  Symbol  Min Typ Max Unit \nDDR IO  \n@DDR3 mode  Input High Voltage  Vih_ddr  Vref+0.1  NA DDRPHY_VDD\nQ V \nInput Low Voltage  Vil_ddr  VSSQ  NA Vref-0.1 V \noutput impedence  Rtt 20 NA 60 Ohm \nDDR IO  \n@DDR3L mode  Input High Voltage  Vih_ddr  Vref+0.1  NA DDRPHY_VDD\nQ V \nInput Low Voltage  Vil_ddr  VSSQ  NA Vref-0.1 V \noutput impedence  Rtt 20 NA 60 Ohm \nDDR IO  \n@DDR4 mode  Input High Voltage  Vih_ddr  Vref+0.1  NA DDRPHY_VDD\nQ V \nInput Low Voltage  Vil_ddr  VSSQ  NA Vref-0.1 V \noutput impedence  Rtt 20 NA 60 Ohm \nDDR IO @ \nLPDDR3 mode  Input High Voltage  Vih_ddr  Vref+0.1  NA DDRPHY_VDD\nQ V \nInput Low Voltage  Vil_ddr  VSSQ  NA Vref-0.1 V \noutput impedence  Rtt 20 NA 60 Ohm \n\nRK3568  Datasheet                                                   Rev 1.2 \nCopyright 20 21 © Rockchip Electronics Co., Ltd.                                                     57  Parameters  Symbol  Min Typ Max Unit \nDDR IO  \n@LPDDR4 mode  \n Input High Voltage  Vih_ddr  Vref+0.1  NA DDRPHY_VDD\nQ V \nInput Low Voltage  Vil_ddr  VSSQ  NA Vref-0.1 V \noutput impedence  Rtt 20 NA 60 Ohm \nDDR IO  \n@LPDDR4X \nmode  Input High Voltage  Vih_ddr  Vref+0.1  NA DDRPHY_VDD\nQL V \nInput Low Voltage  Vil_ddr  VSSQ  NA Vref-0.1 V \noutput impedence  Rtt 20 NA 60 Ohm \n \nParameters  Symbol  Min Typ Max Unit \nMIPI_LVDS \nCombo  IO@LVDS \nmode  Output High Voltage  Voh   1.475 V \nOutput Low Voltage  Vol 925 NA  mV \nOutput differential voltage  |VOD|  250 NA 400 mV \nOutput offset voltage  Vos 1125  NA 1275  mV \nOutput impedance, single ended  Ro 40 NA 140 Ω \nRo mismatch between A & B  ΔRo NA NA 10 % \nChange in |Vod| between 0 and 1  |ΔVod|  NA NA 25 mV \nChange in Vod between 0 and 1  ΔVos  NA NA 25 mV \nMIPI_LVDS \nCombo  IO@MIPI \nmode  Output High Voltage  Voh 1.08 1.2 1.32 V \nOutput Low Voltage  Vol -50 NA 50 mV \nHS TX static Common -mode voltage  VCMTX  150 200 250 mV \nVCMTX mismatch when output is Differential -1 \nor Differential -0   |ΔVCMTX(1,0)|  NA NA 5 mV \nHS transmit differential voltage  |VOD|  140 200 270 mV \nVOD mismatch when output is Differential -1 or \nDifferential -0 |ΔVOD|  NA NA 14 mV \nHS output high voltage  VOHHS  NA NA 360 mV \nSingle ended output impedance  ZOS 40 50 62.5 Ω \nSingle ended output impedance mismatch  ΔZOS  NA NA 10 % \n \n3.4 Electrical Characteristics for General IO  \nTable 3-4 Electrical Characteristics for Digital General IO  \nParameters  Symbol  Test condition  Min Typ Max Unit \nDigital GPIO  \n@3.3V  Input leakage current  Ii Vin = 3.3V or 0V  NA NA 10 uA \nTri-state output leakage current  Ioz Vout = 3.3V or 0V  NA NA 10 uA \nHigh level input current  Iih Vin = 3.3V, pulldown \ndisabled  NA NA 10 uA \nVin = 3.3V, pulldown \nenabled  NA NA 10 uA \nLow level input current  Iil Vin = 0V, pullup \ndisabled  NA NA 10 uA \nVin = 0V, pullup \nenabled  NA NA 10 uA \nRK3568  Datasheet                                                   Rev 1.2 \nCopyright 20 21 © Rockchip Electronics Co., Ltd.                                                     58  Parameters  Symbol  Test condition  Min Typ Max Unit \nDigital GPIO  \n@1.8V  Input leakage current  Ii Vin = 1.8V or 0V  NA NA 10 uA \nTri-state output leakage current  Ioz Vout = 1.8V or 0V  NA NA 10 uA \nHigh level input current  Iih Vin = 1.8V, pulldown \ndisabled  NA NA 10 uA \nVin = 1.8V, pulldown \nenabled  NA NA 10 uA \nLow level input current  Iil Vin = 0V, pullup \ndisabled  NA NA 10 uA \nVin = 0V, pullup \nenabled  NA NA 10 uA \n \n3.5 Electrical Characteristics for PLL  \nTable 3-5 Electrical Characteristics for  Frac  PLL  \nParameters  Symbol  Test condition  Min Typ Max Unit \nFrac PLL  Input clock \nfrequency(Frac)  Fin Fin = FREF \n@1.8V/0.99V 1 NA 1200 MHz \nVCO operating range  Fvco Fvco = Fref * FBDIV  \n @3.3V/ 0.99V 950 NA 3800 MHz \nOutput clock frequency  Fout Fout = Fvco/POSTDIV  \n@3.3V/ 0.99V 19 NA 3800 MHz \nLock time  Tlt   @ 3.3V/ 0.99V,  \nFREF=24M,REFDIV=1  NA 250 500 Input \nclock \ncycles  \n \nTable 3-6 Electrical Characteristics for Int -PLL  \nParameters  Symbol  Test condition  Min Typ Max Unit \nInt PLL  Input clock \nfrequency(Frac)  Fin Fin = FREF \n@1.8V/0.99V  10 NA 800 MHz \nVCO operating range  Fvco Fvco = Fref * FBDIV  \n @3.3V/0.99V  475 NA 1900 MHz \nOutput clock frequency  Fout Fout = Fvco/POSTDIV  \n@3.3V/0.99V  9 NA 1900 MHz \nLock time  Tlt   @ 3.3V/0.99V,  \nFREF=24M,REFDIV=1  NA 1000 1500 Input \nclock \ncycles  \nNotes:    \n① REFDIV is the input divider value;  \n② FBDIV is the feedback  divider value;  \n③ POSTDIV is the output divider value  \n \n3.6 Electrical Characteristics for USB 2.0 Interface  \nTable 3-7 Electrical Characteristics for USB 2.0 Interface  \nParameters  Symbol  Test condition  Min Typ Max Unit \nTransmitter  \nRK3568  Datasheet                                                   Rev 1.2 \nCopyright 20 21 © Rockchip Electronics Co., Ltd.                                                     59  Parameters  Symbol  Test condition  Min Typ Max Unit \nOutput resistance  ROUT  Classic mode (Vout = 0 or \n3.3V)  40.5 45 49.5 ohm \nHS mode (Vout = 0 to 800mV)  40.5 45 49.5 ohm \nOutput Capacitance  COUT  seen from D+ or D - NA NA 3 pF \nOutput Common Mode Voltage  VM Classic (LS/FS) mode  1.45 1.65 1.85 V \nHS mode  0.175  0.2 0.225  V \nDifferential output signal high  VOH Classic (LS/FS); Io=0mA  2.97 3.3 3.63 V \nClassic (LS/FS); Io=6mA  2.2 NA NA V \nHS mode; Io=0mA  360 400 440 mV \nDifferential output signal low  VOL Classic (LS/FS); Io=0mA  -0.33 0 0.33 V \nClassic (LS/FS); Io=6mA  NA 0.3 0.8 V \nHS mode; Io=0mA  -40 0 40 mV \nReceiver  \nReceiver sensitivity  RSENS  Classic mode  NA +-250 NA mV \nHS mode  NA +-25 NA mV \nReceiver common mode  RCM Classic mode  0.8 1.65 2.5 V \nHS mode (differential  and \nsquelch comparator)  0.1 0.2 0.3 V \nHS mode (disconnect \ncomparator)  0.5 0.6 0.7 V \nInput capacitance (seen at D+ or \nD-)     NA NA 3 pF \nSquelch threshold    100 112 150 mV \nDisconnect threshold     570 590 625 mV \nHigh input level  VIH  0.6 NA NA V \nLow input level  VIL  NA NA 0.2 V \n \n3.7 Electrical Characteristics for DDR IO  \nTable 3-8 Electrical Characteristics for DDR IO  \nParameters  Symbol  Test condition  Min Typ Max Unit \nDDR IO  \n@DDR3 mode  Input leakage current    @ 1.5V , 125 ℃ -80 NA 6 uA \nDDR IO  \n@DDR3L mode  Input leakage current    @ 1.35V , 125 ℃ -65 NA 5 uA \nDDR IO  \n@DDR4 mode  Input leakage current   @ 1.2V , 125 ℃ -50 NA 4 uA \nDDR IO  \n@LPDDR3 mode  Input leakage current    @ 1.2V , 125 ℃ -50 NA 4 uA \nDDR IO  \n@LPDDR4 mode  Input leakage current    @ 1.1V , 125 ℃ -45 NA 3.5 uA \nDDR IO  \n@LPDDR 4X mode  Input leakage current    @ 0.6V , 125 ℃ -20 NA 1.5 uA \n \n  \nRK3568  Datasheet                                                   Rev 1.2 \nCopyright 20 21 © Rockchip Electronics Co., Ltd.                                                     60  3.8 Electrical Characteristics for TSADC \nTable 3-9 Electrical Characteristics for TSADC  \nParameters  Symbol  Test condition  Min Typ Max Unit \nTemperature Resolution    NA ±5 NA ℃ \nTemperature Range    -20 NA 120 ℃ \n3.9 Electrical Characteristics for MIPI DSI  \nTable 3-10 Electrical Characteristics for MIPI DSI  \nParameters  Symbol  Test condition  Min Typ Max Units  \nCommon -mode variations above \n450 MHz  ΔVcmtx(HF)   NA NA 15 mVrms  \nCommon -mode variations between \n50MHz – 450MHz  ΔVcmtx(LF)   NA NA 25 mVpeak  \n20%-80% rise time and fall time  Tr and Tf   NA NA 0.3 UI \n10 NA NA ps \n3.10  Electrical Characteristics for MIPI CSI \nTable 3-11 Electrical Characteristics for MIPI CSI \nParameters  Symbol  Test condition  Min Typ Max Units  \nCommon -mode interference beyond \n450 MHz  ΔVcmrx(HF)   NA NA 100 mV \nCommon -mode interference 50MHz -\n450MHz  ΔVcmrx(LF)   NA NA 50 mV \nCommon -mode termination  Ccm  NA NA 60 pF \nInput pulse rejection  Espike   NA NA 300 V.ps \nMinimum pulse width response  Tmin-rx  20 NA NA ns \nPeak interference amplitude  Vint  NA NA 200 mV \nInterference frequency  Fint  450 NA NA MHz \n \n3.11  Electrical Characteristics for HDMI  \nTable 3-12 Electrical Characteristics for HDMI  \nParameters  Symbol  Test condition  Min Typ Max Unit \nDifferential output signal rise time  tR 20~80%  \nRL=50Ω  75 NA NA ps \ntR_DATA  20~80%  \nRL=50Ω  42.5 NA NA ps \ntR_CLOCK  20~80%  \nRL=50Ω  75 NA NA ps \nDifferential output signal fall time  tF 20~80%  \nRL=50Ω  75 NA NA ps \ntF_DATA  20~80%  \nRL=50Ω  42.5 NA NA ps \ntF_CLOCK  20~80%  \nRL=50Ω  75 NA NA ps \nRK3568  Datasheet                                                   Rev 1.2 \nCopyright 20 21 © Rockchip Electronics Co., Ltd.                                                     61   \n3.12  Electrical Characteristics for multi -PHY \nTable 3-13 Electrical Characteristics for PCIe  PHY  \nParameters  Symbol  Condition  Min Typ Max Unit \nTransmitter  \nDifferential p -pTx voltage swing  VTX-DIFF-PP  0.8 NA 1.2 V \nLow power differential p -p Tx \nvoltage swing  VTX-DIFF-PP-LOW  0.4 NA 1.2 V \nTx de -emphasis level ratio  RTX-DIFF-DC  80 NA 120 ohm \nSingle Ended Output Resistance \nMatching  RTX-DC-OFFSET  NA NA 5 % \nThe amount of voltage change \nallowed during Receiver \nDetection  VTX-RCV-DETECT  NA NA 600 mV \nOutput rising time for 20% to \n80% Tr  25 NA NA ps \nOutput falling time for 20% to \n80% Tf  25 NA NA ps \nAC Coupling \nCapacitor(USB3.0/PCIE 2.1) CTX  75 NA 200 nF \nAC Coupling Capacitor(SATA 3.0) CTX  6 NA 12 nF \n \nUnit Interval  UI  399.88  NA 400.12  ps \nInput Voltage Swing  Vrxdpp -c  250 NA 1200 mV \nInput differential impedance  Rrxd-c  80 NA 120 ohm \nSingle Ended input Resistance \nMatching  Trxd-c-ms  NA NA 5 % \n \n \n \nRK3568  Datasheet                                                   Rev 1.2 \nCopyright 20 21 © Rockchip Electronics Co., Ltd.                                                     62  Chapter 4  Thermal Management  \n4.1 Overview  \nFor reliability and operability concerns, the absolute maximum junction temperature has to \nbe below 125 ℃. \n4.2 Package Thermal Characteristics  \nTable 4 -1 provides the thermal resistance characteristics for the package used on the SoC . \nThe resulting simulation data for reference only, please prevail in kind test . \nTable 4-1 Thermal Resistance Characteristics  \nParameter  Symbol  Typical  Unit \nJunction -to-ambient thermal resistance  𝜽𝑱𝑨 15.925  (℃/𝑾) \nJunction -to-board thermal resista nce 𝜽𝑱𝑩 10.813  (℃/𝑾) \nJunction -to-case thermal resistance  𝜽𝑱𝑪 0.487  (℃/𝑾) \n \nNote: The testing PCB  is 4 layers, 114.3 mmx101.6mm, 1.6mm thickness, Ambient \ntemperature is 25 ℃. \n \n'}]
!==============================================================================!
### Rockchip RK3568 Technical Summary

#### Key Specifications:
- **Voltage Ratings:**
  - VDD_CPU: 0.8V to 1.2V
  - VDD_GPU: 0.8V to 1.1V
  - VDD_NPU: 0.8V to 1.1V
  - VDD_LOGIC: 0.81V to 0.99V
  - PMU_VDD_LOGIC_0V9: 0.81V to 0.99V
  - USB2/USB3 Analog Power: 0.9V, 1.8V, 3.3V
  - DDR IO: 1.2V (DDR4), 1.35V (DDR3L), 1.5V (DDR3)
  
- **Current Ratings:**
  - Maximum junction temperature: 125°C
  - Input leakage current: Up to 10 µA (varies by pin configuration)

- **Power Consumption:**
  - Power management unit with multiple voltage domains for efficient power usage.
  
- **Operating Temperature Range:**
  - -40°C to 125°C (storage temperature)
  - 0°C to 80°C (operating temperature)

- **Package Type:**
  - FCBGA636L (19mm x 19mm, ball size: 0.35mm, ball pitch: 0.65mm)

- **Special Features:**
  - Quad-core ARM Cortex-A55 CPU
  - Integrated Neural Processing Unit (NPU) with up to 1 TOPS performance
  - Support for various memory types: DDR3, DDR4, LPDDR3, LPDDR4, LPDDR4X
  - High-performance multimedia processing capabilities including 4K video decoding and encoding
  - Multiple connectivity options including USB 3.0, PCIe, SATA, HDMI, and MIPI interfaces.

- **Moisture Sensitive Level (MSL):**
  - Not specified in the provided data.

#### Component Description:
The **RK3568** is a high-performance, low-power quad-core application processor designed primarily for personal mobile internet devices and AI IoT applications. It features a robust architecture that includes a Cortex-A55 CPU, a powerful GPU (Mali-G52), and an NPU for advanced machine learning tasks. The processor is optimized for multimedia applications, supporting high-definition video decoding and encoding, as well as advanced graphics rendering.

#### Typical Applications:
The RK3568 is suitable for a wide range of applications, including:
- **Personal Mobile Devices:** Tablets, smartphones, and portable gaming devices.
- **AI and IoT Equipment:** Smart home devices, industrial automation, and robotics.
- **Multimedia Processing:** Devices requiring high-quality video playback and recording, such as set-top boxes and smart TVs.
- **Embedded Systems:** Applications in automotive, healthcare, and smart city infrastructure.

This processor's versatility and performance make it an ideal choice for developers looking to create advanced, feature-rich electronic devices.