{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 1991-2009 Altera Corporation. All rights reserved. " "Info: Copyright (C) 1991-2009 Altera Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Altera Corporation's design tools, logic functions  " "Info: Your use of Altera Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "Info: and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "Info: functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "Info: (including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "Info: associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Altera Program License  " "Info: to the terms and conditions of the Altera Program License " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, Altera MegaCore Function License  " "Info: Subscription Agreement, Altera MegaCore Function License " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "Agreement, or other applicable license agreement, including,  " "Info: Agreement, or other applicable license agreement, including, " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "without limitation, that your use is for the sole purpose of  " "Info: without limitation, that your use is for the sole purpose of " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "programming logic devices manufactured by Altera and sold by  " "Info: programming logic devices manufactured by Altera and sold by " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "Altera or its authorized distributors.  Please refer to the  " "Info: Altera or its authorized distributors.  Please refer to the " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "applicable agreement for further details. " "Info: applicable agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 26 18:36:36 2016 " "Info: Processing started: Tue Jan 26 18:36:36 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit fir_top --effort=fast --part=EP2C35F672C7 " "Info: Command: quartus_fit fir_top --effort=fast --part=EP2C35F672C7" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "fir_top EP2C35F672C7 " "Info: Selected device EP2C35F672C7 for design \"fir_top\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_YGR_PLL_SET_COMPENSATE_CLK" "altpll:u_audio_dac_p1_altpll\|pll clock1 " "Warning: Compensate clock of PLL \"altpll:u_audio_dac_p1_altpll\|pll\" has been set to clock1" {  } { { "altpll.tdf" "" { Text "/opt/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 524 3 0 } }  } 0 0 "Compensate clock of PLL \"%1!s!\" has been set to %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altpll:u_audio_dac_p1_altpll\|pll Cyclone II PLL " "Info: Implemented PLL \"altpll:u_audio_dac_p1_altpll\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll:u_audio_dac_p1_altpll\|_clk1 2 3 0 0 " "Info: Implementing clock multiplication of 2, clock division of 3, and phase shift of 0 degrees (0 ps) for altpll:u_audio_dac_p1_altpll\|_clk1 port" {  } { { "altpll.tdf" "" { Text "/opt/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "/opt/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 524 3 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_FAST_FIT_COMPILATION_ON" "" "Info: Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C7 " "Info: Device EP2C50F672C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C7 " "Info: Device EP2C70F672C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { ~ASDO~ } } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { ~nCSO~ } } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll:u_audio_dac_p1_altpll\|_clk1 (placed in counter C0 of PLL_3) " "Info: Automatically promoted node altpll:u_audio_dac_p1_altpll\|_clk1 (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "/opt/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 524 3 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { altpll:u_audio_dac_p1_altpll|pll } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_27 (placed in PIN D13 (CLK11, LVDSCLK5p, Input)) " "Info: Automatically promoted node clock_27 (placed in PIN D13 (CLK11, LVDSCLK5p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { clock_27 } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "clock_27" } } } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 18055 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clock_27 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "aud_adclrck_dup0  " "Info: Automatically promoted node aud_adclrck_dup0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "aud_daclrck_obuf " "Info: Destination node aud_daclrck_obuf" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { aud_daclrck } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "aud_daclrck" } } } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 18071 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { aud_daclrck } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "aud_adclrck_obuf " "Info: Destination node aud_adclrck_obuf" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { aud_adclrck } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "aud_adclrck" } } } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 18087 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { aud_adclrck } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ix50205z52923 " "Info: Destination node ix50205z52923" {  } { { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 18128 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { nx50205z1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 17194 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { aud_adclrck_dup0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "aud_bclk_dup0  " "Info: Automatically promoted node aud_bclk_dup0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ix15494z52923 " "Info: Destination node ix15494z52923" {  } { { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 18185 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { nx15494z1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "aud_bclk " "Info: Destination node aud_bclk" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { aud_bclk } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "aud_bclk" } } } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 17060 12 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { aud_bclk } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 17195 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { aud_bclk_dup0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "altpll:u_audio_dac_p1_altpll\|pll clk\[1\] aud_xck_obuf " "Warning: PLL \"altpll:u_audio_dac_p1_altpll\|pll\" output port clk\[1\] feeds output pin \"aud_xck_obuf\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "/opt/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 524 3 0 } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 17079 16 0 } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 17059 12 0 } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Warning: Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_CLOCK " "Warning: Node \"EXT_CLOCK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "EXT_CLOCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Warning: Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Warning: Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCK " "Warning: Node \"TCK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "TCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCS " "Warning: Node \"TCS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "TCS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDI " "Warning: Node \"TDI\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "TDI" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDO " "Warning: Node \"TDO\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "TDO" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Warning: Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Warning: Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Warning: Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Warning: Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Warning: Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Warning: Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Warning: Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Warning: Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Warning: Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET " "Warning: Node \"TD_RESET\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_RESET" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Warning: Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Warning: Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Warning: Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register fir:u_fir\|taps_1__0_ register audio_out_15_ 21.549 ns " "Info: Slack time is 21.549 ns between source register \"fir:u_fir\|taps_1__0_\" and destination register \"audio_out_15_\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "55.316 ns + Largest register register " "Info: + Largest register to register requirement is 55.316 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll:u_audio_dac_p1_altpll\|_clk1 destination 6.108 ns   Shortest register " "Info:   Shortest clock path from clock \"altpll:u_audio_dac_p1_altpll\|_clk1\" to destination register is 6.108 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll:u_audio_dac_p1_altpll\|_clk1 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll:u_audio_dac_p1_altpll\|_clk1'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { altpll:u_audio_dac_p1_altpll|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.224 ns) + CELL(0.000 ns) 1.224 ns altpll:u_audio_dac_p1_altpll\|_clk1~clkctrl 2 COMB Unassigned 15 " "Info: 2: + IC(1.224 ns) + CELL(0.000 ns) = 1.224 ns; Loc. = Unassigned; Fanout = 15; COMB Node = 'altpll:u_audio_dac_p1_altpll\|_clk1~clkctrl'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.224 ns" { altpll:u_audio_dac_p1_altpll|_clk1 altpll:u_audio_dac_p1_altpll|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.111 ns) + CELL(0.879 ns) 3.214 ns aud_adclrck_dup0 3 REG Unassigned 4 " "Info: 3: + IC(1.111 ns) + CELL(0.879 ns) = 3.214 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'aud_adclrck_dup0'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.990 ns" { altpll:u_audio_dac_p1_altpll|_clk1~clkctrl aud_adclrck_dup0 } "NODE_NAME" } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 18628 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.181 ns) + CELL(0.000 ns) 4.395 ns aud_adclrck_dup0~clkctrl 4 COMB Unassigned 391 " "Info: 4: + IC(1.181 ns) + CELL(0.000 ns) = 4.395 ns; Loc. = Unassigned; Fanout = 391; COMB Node = 'aud_adclrck_dup0~clkctrl'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.181 ns" { aud_adclrck_dup0 aud_adclrck_dup0~clkctrl } "NODE_NAME" } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 18628 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.111 ns) + CELL(0.602 ns) 6.108 ns audio_out_15_ 5 REG Unassigned 1 " "Info: 5: + IC(1.111 ns) + CELL(0.602 ns) = 6.108 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'audio_out_15_'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.713 ns" { aud_adclrck_dup0~clkctrl audio_out_15_ } "NODE_NAME" } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 18755 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.481 ns ( 24.25 % ) " "Info: Total cell delay = 1.481 ns ( 24.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.627 ns ( 75.75 % ) " "Info: Total interconnect delay = 4.627 ns ( 75.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "/opt/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll:u_audio_dac_p1_altpll\|_clk1 destination 6.108 ns   Longest register " "Info:   Longest clock path from clock \"altpll:u_audio_dac_p1_altpll\|_clk1\" to destination register is 6.108 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll:u_audio_dac_p1_altpll\|_clk1 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll:u_audio_dac_p1_altpll\|_clk1'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { altpll:u_audio_dac_p1_altpll|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.224 ns) + CELL(0.000 ns) 1.224 ns altpll:u_audio_dac_p1_altpll\|_clk1~clkctrl 2 COMB Unassigned 15 " "Info: 2: + IC(1.224 ns) + CELL(0.000 ns) = 1.224 ns; Loc. = Unassigned; Fanout = 15; COMB Node = 'altpll:u_audio_dac_p1_altpll\|_clk1~clkctrl'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.224 ns" { altpll:u_audio_dac_p1_altpll|_clk1 altpll:u_audio_dac_p1_altpll|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.111 ns) + CELL(0.879 ns) 3.214 ns aud_adclrck_dup0 3 REG Unassigned 4 " "Info: 3: + IC(1.111 ns) + CELL(0.879 ns) = 3.214 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'aud_adclrck_dup0'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.990 ns" { altpll:u_audio_dac_p1_altpll|_clk1~clkctrl aud_adclrck_dup0 } "NODE_NAME" } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 18628 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.181 ns) + CELL(0.000 ns) 4.395 ns aud_adclrck_dup0~clkctrl 4 COMB Unassigned 391 " "Info: 4: + IC(1.181 ns) + CELL(0.000 ns) = 4.395 ns; Loc. = Unassigned; Fanout = 391; COMB Node = 'aud_adclrck_dup0~clkctrl'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.181 ns" { aud_adclrck_dup0 aud_adclrck_dup0~clkctrl } "NODE_NAME" } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 18628 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.111 ns) + CELL(0.602 ns) 6.108 ns audio_out_15_ 5 REG Unassigned 1 " "Info: 5: + IC(1.111 ns) + CELL(0.602 ns) = 6.108 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'audio_out_15_'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.713 ns" { aud_adclrck_dup0~clkctrl audio_out_15_ } "NODE_NAME" } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 18755 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.481 ns ( 24.25 % ) " "Info: Total cell delay = 1.481 ns ( 24.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.627 ns ( 75.75 % ) " "Info: Total interconnect delay = 4.627 ns ( 75.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "/opt/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll:u_audio_dac_p1_altpll\|_clk1 source 6.108 ns   Shortest register " "Info:   Shortest clock path from clock \"altpll:u_audio_dac_p1_altpll\|_clk1\" to source register is 6.108 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll:u_audio_dac_p1_altpll\|_clk1 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll:u_audio_dac_p1_altpll\|_clk1'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { altpll:u_audio_dac_p1_altpll|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.224 ns) + CELL(0.000 ns) 1.224 ns altpll:u_audio_dac_p1_altpll\|_clk1~clkctrl 2 COMB Unassigned 15 " "Info: 2: + IC(1.224 ns) + CELL(0.000 ns) = 1.224 ns; Loc. = Unassigned; Fanout = 15; COMB Node = 'altpll:u_audio_dac_p1_altpll\|_clk1~clkctrl'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.224 ns" { altpll:u_audio_dac_p1_altpll|_clk1 altpll:u_audio_dac_p1_altpll|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.111 ns) + CELL(0.879 ns) 3.214 ns aud_adclrck_dup0 3 REG Unassigned 4 " "Info: 3: + IC(1.111 ns) + CELL(0.879 ns) = 3.214 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'aud_adclrck_dup0'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.990 ns" { altpll:u_audio_dac_p1_altpll|_clk1~clkctrl aud_adclrck_dup0 } "NODE_NAME" } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 18628 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.181 ns) + CELL(0.000 ns) 4.395 ns aud_adclrck_dup0~clkctrl 4 COMB Unassigned 391 " "Info: 4: + IC(1.181 ns) + CELL(0.000 ns) = 4.395 ns; Loc. = Unassigned; Fanout = 391; COMB Node = 'aud_adclrck_dup0~clkctrl'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.181 ns" { aud_adclrck_dup0 aud_adclrck_dup0~clkctrl } "NODE_NAME" } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 18628 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.111 ns) + CELL(0.602 ns) 6.108 ns fir:u_fir\|taps_1__0_ 5 REG Unassigned 2 " "Info: 5: + IC(1.111 ns) + CELL(0.602 ns) = 6.108 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'fir:u_fir\|taps_1__0_'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.713 ns" { aud_adclrck_dup0~clkctrl fir:u_fir|taps_1__0_ } "NODE_NAME" } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 12730 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.481 ns ( 24.25 % ) " "Info: Total cell delay = 1.481 ns ( 24.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.627 ns ( 75.75 % ) " "Info: Total interconnect delay = 4.627 ns ( 75.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "/opt/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll:u_audio_dac_p1_altpll\|_clk1 source 6.108 ns   Longest register " "Info:   Longest clock path from clock \"altpll:u_audio_dac_p1_altpll\|_clk1\" to source register is 6.108 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll:u_audio_dac_p1_altpll\|_clk1 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll:u_audio_dac_p1_altpll\|_clk1'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { altpll:u_audio_dac_p1_altpll|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.224 ns) + CELL(0.000 ns) 1.224 ns altpll:u_audio_dac_p1_altpll\|_clk1~clkctrl 2 COMB Unassigned 15 " "Info: 2: + IC(1.224 ns) + CELL(0.000 ns) = 1.224 ns; Loc. = Unassigned; Fanout = 15; COMB Node = 'altpll:u_audio_dac_p1_altpll\|_clk1~clkctrl'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.224 ns" { altpll:u_audio_dac_p1_altpll|_clk1 altpll:u_audio_dac_p1_altpll|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.111 ns) + CELL(0.879 ns) 3.214 ns aud_adclrck_dup0 3 REG Unassigned 4 " "Info: 3: + IC(1.111 ns) + CELL(0.879 ns) = 3.214 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'aud_adclrck_dup0'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.990 ns" { altpll:u_audio_dac_p1_altpll|_clk1~clkctrl aud_adclrck_dup0 } "NODE_NAME" } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 18628 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.181 ns) + CELL(0.000 ns) 4.395 ns aud_adclrck_dup0~clkctrl 4 COMB Unassigned 391 " "Info: 4: + IC(1.181 ns) + CELL(0.000 ns) = 4.395 ns; Loc. = Unassigned; Fanout = 391; COMB Node = 'aud_adclrck_dup0~clkctrl'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.181 ns" { aud_adclrck_dup0 aud_adclrck_dup0~clkctrl } "NODE_NAME" } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 18628 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.111 ns) + CELL(0.602 ns) 6.108 ns fir:u_fir\|taps_1__0_ 5 REG Unassigned 2 " "Info: 5: + IC(1.111 ns) + CELL(0.602 ns) = 6.108 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'fir:u_fir\|taps_1__0_'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.713 ns" { aud_adclrck_dup0~clkctrl fir:u_fir|taps_1__0_ } "NODE_NAME" } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 12730 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.481 ns ( 24.25 % ) " "Info: Total cell delay = 1.481 ns ( 24.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.627 ns ( 75.75 % ) " "Info: Total interconnect delay = 4.627 ns ( 75.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "/opt/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns   " "Info:   Micro clock to output delay of source is 0.277 ns" {  } { { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 12730 11 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns   " "Info:   Micro setup delay of destination is -0.038 ns" {  } { { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 18755 11 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "33.767 ns - Longest register register " "Info: - Longest register to register delay is 33.767 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fir:u_fir\|taps_1__0_ 1 REG Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'fir:u_fir\|taps_1__0_'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { fir:u_fir|taps_1__0_ } "NODE_NAME" } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 12730 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.517 ns) 1.299 ns fir:u_fir\|mult_32_67:tap_array_1_filter_block_prod_mults28_0\|nx12219z15 2 COMB Unassigned 1 " "Info: 2: + IC(0.782 ns) + CELL(0.517 ns) = 1.299 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:u_fir\|mult_32_67:tap_array_1_filter_block_prod_mults28_0\|nx12219z15'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.299 ns" { fir:u_fir|taps_1__0_ fir:u_fir|mult_32_67:tap_array_1_filter_block_prod_mults28_0|nx12219z15 } "NODE_NAME" } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 322 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.379 ns fir:u_fir\|mult_32_67:tap_array_1_filter_block_prod_mults28_0\|nx12219z14 3 COMB Unassigned 1 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.379 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:u_fir\|mult_32_67:tap_array_1_filter_block_prod_mults28_0\|nx12219z14'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.080 ns" { fir:u_fir|mult_32_67:tap_array_1_filter_block_prod_mults28_0|nx12219z15 fir:u_fir|mult_32_67:tap_array_1_filter_block_prod_mults28_0|nx12219z14 } "NODE_NAME" } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 326 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.459 ns fir:u_fir\|mult_32_67:tap_array_1_filter_block_prod_mults28_0\|nx12219z13 4 COMB Unassigned 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.459 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:u_fir\|mult_32_67:tap_array_1_filter_block_prod_mults28_0\|nx12219z13'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.080 ns" { fir:u_fir|mult_32_67:tap_array_1_filter_block_prod_mults28_0|nx12219z14 fir:u_fir|mult_32_67:tap_array_1_filter_block_prod_mults28_0|nx12219z13 } "NODE_NAME" } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 330 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 1.917 ns fir:u_fir\|mult_32_67:tap_array_1_filter_block_prod_mults28_0\|d_3_ 5 COMB Unassigned 2 " "Info: 5: + IC(0.000 ns) + CELL(0.458 ns) = 1.917 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:u_fir\|mult_32_67:tap_array_1_filter_block_prod_mults28_0\|d_3_'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.458 ns" { fir:u_fir|mult_32_67:tap_array_1_filter_block_prod_mults28_0|nx12219z13 fir:u_fir|mult_32_67:tap_array_1_filter_block_prod_mults28_0|d_3_ } "NODE_NAME" } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 314 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.052 ns) + CELL(0.521 ns) 3.490 ns fir:u_fir\|add_16_0:tap_array_2_filter_block_next_sum_add16_0\|nx37973z1 6 COMB Unassigned 2 " "Info: 6: + IC(1.052 ns) + CELL(0.521 ns) = 3.490 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:u_fir\|add_16_0:tap_array_2_filter_block_next_sum_add16_0\|nx37973z1'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.573 ns" { fir:u_fir|mult_32_67:tap_array_1_filter_block_prod_mults28_0|d_3_ fir:u_fir|add_16_0:tap_array_2_filter_block_next_sum_add16_0|nx37973z1 } "NODE_NAME" } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 864 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.084 ns) + CELL(0.495 ns) 5.069 ns fir:u_fir\|add_16_1:tap_array_3_filter_block_next_sum_add16_0\|nx2247z46 7 COMB Unassigned 2 " "Info: 7: + IC(1.084 ns) + CELL(0.495 ns) = 5.069 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:u_fir\|add_16_1:tap_array_3_filter_block_next_sum_add16_0\|nx2247z46'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.579 ns" { fir:u_fir|add_16_0:tap_array_2_filter_block_next_sum_add16_0|nx37973z1 fir:u_fir|add_16_1:tap_array_3_filter_block_next_sum_add16_0|nx2247z46 } "NODE_NAME" } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 1535 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 5.527 ns fir:u_fir\|add_16_1:tap_array_3_filter_block_next_sum_add16_0\|nx38970z1 8 COMB Unassigned 2 " "Info: 8: + IC(0.000 ns) + CELL(0.458 ns) = 5.527 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:u_fir\|add_16_1:tap_array_3_filter_block_next_sum_add16_0\|nx38970z1'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.458 ns" { fir:u_fir|add_16_1:tap_array_3_filter_block_next_sum_add16_0|nx2247z46 fir:u_fir|add_16_1:tap_array_3_filter_block_next_sum_add16_0|nx38970z1 } "NODE_NAME" } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 1539 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.065 ns) + CELL(0.517 ns) 7.109 ns fir:u_fir\|add_16_2:tap_array_4_filter_block_next_sum_add16_0\|nx2247z43 9 COMB Unassigned 2 " "Info: 9: + IC(1.065 ns) + CELL(0.517 ns) = 7.109 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:u_fir\|add_16_2:tap_array_4_filter_block_next_sum_add16_0\|nx2247z43'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.582 ns" { fir:u_fir|add_16_1:tap_array_3_filter_block_next_sum_add16_0|nx38970z1 fir:u_fir|add_16_2:tap_array_4_filter_block_next_sum_add16_0|nx2247z43 } "NODE_NAME" } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 1966 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 7.567 ns fir:u_fir\|add_16_2:tap_array_4_filter_block_next_sum_add16_0\|nx39967z1 10 COMB Unassigned 2 " "Info: 10: + IC(0.000 ns) + CELL(0.458 ns) = 7.567 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:u_fir\|add_16_2:tap_array_4_filter_block_next_sum_add16_0\|nx39967z1'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.458 ns" { fir:u_fir|add_16_2:tap_array_4_filter_block_next_sum_add16_0|nx2247z43 fir:u_fir|add_16_2:tap_array_4_filter_block_next_sum_add16_0|nx39967z1 } "NODE_NAME" } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 1970 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.517 ns) 9.113 ns fir:u_fir\|add_16_3:tap_array_5_filter_block_next_sum_add16_0\|nx2247z40 11 COMB Unassigned 2 " "Info: 11: + IC(1.029 ns) + CELL(0.517 ns) = 9.113 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:u_fir\|add_16_3:tap_array_5_filter_block_next_sum_add16_0\|nx2247z40'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.546 ns" { fir:u_fir|add_16_2:tap_array_4_filter_block_next_sum_add16_0|nx39967z1 fir:u_fir|add_16_3:tap_array_5_filter_block_next_sum_add16_0|nx2247z40 } "NODE_NAME" } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 2588 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 9.571 ns fir:u_fir\|add_16_3:tap_array_5_filter_block_next_sum_add16_0\|nx40964z1 12 COMB Unassigned 2 " "Info: 12: + IC(0.000 ns) + CELL(0.458 ns) = 9.571 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:u_fir\|add_16_3:tap_array_5_filter_block_next_sum_add16_0\|nx40964z1'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.458 ns" { fir:u_fir|add_16_3:tap_array_5_filter_block_next_sum_add16_0|nx2247z40 fir:u_fir|add_16_3:tap_array_5_filter_block_next_sum_add16_0|nx40964z1 } "NODE_NAME" } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 2592 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.059 ns) + CELL(0.517 ns) 11.147 ns fir:u_fir\|add_16_4:tap_array_6_filter_block_next_sum_add16_0\|nx2247z37 13 COMB Unassigned 2 " "Info: 13: + IC(1.059 ns) + CELL(0.517 ns) = 11.147 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:u_fir\|add_16_4:tap_array_6_filter_block_next_sum_add16_0\|nx2247z37'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.576 ns" { fir:u_fir|add_16_3:tap_array_5_filter_block_next_sum_add16_0|nx40964z1 fir:u_fir|add_16_4:tap_array_6_filter_block_next_sum_add16_0|nx2247z37 } "NODE_NAME" } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 3406 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 11.605 ns fir:u_fir\|add_16_4:tap_array_6_filter_block_next_sum_add16_0\|nx41961z1 14 COMB Unassigned 2 " "Info: 14: + IC(0.000 ns) + CELL(0.458 ns) = 11.605 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:u_fir\|add_16_4:tap_array_6_filter_block_next_sum_add16_0\|nx41961z1'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.458 ns" { fir:u_fir|add_16_4:tap_array_6_filter_block_next_sum_add16_0|nx2247z37 fir:u_fir|add_16_4:tap_array_6_filter_block_next_sum_add16_0|nx41961z1 } "NODE_NAME" } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 3410 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.710 ns) + CELL(0.517 ns) 12.832 ns fir:u_fir\|add_16_5:tap_array_7_filter_block_next_sum_add16_0\|nx2247z34 15 COMB Unassigned 2 " "Info: 15: + IC(0.710 ns) + CELL(0.517 ns) = 12.832 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:u_fir\|add_16_5:tap_array_7_filter_block_next_sum_add16_0\|nx2247z34'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.227 ns" { fir:u_fir|add_16_4:tap_array_6_filter_block_next_sum_add16_0|nx41961z1 fir:u_fir|add_16_5:tap_array_7_filter_block_next_sum_add16_0|nx2247z34 } "NODE_NAME" } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 4028 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 13.290 ns fir:u_fir\|add_16_5:tap_array_7_filter_block_next_sum_add16_0\|nx42958z1 16 COMB Unassigned 2 " "Info: 16: + IC(0.000 ns) + CELL(0.458 ns) = 13.290 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:u_fir\|add_16_5:tap_array_7_filter_block_next_sum_add16_0\|nx42958z1'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.458 ns" { fir:u_fir|add_16_5:tap_array_7_filter_block_next_sum_add16_0|nx2247z34 fir:u_fir|add_16_5:tap_array_7_filter_block_next_sum_add16_0|nx42958z1 } "NODE_NAME" } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 4032 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.710 ns) + CELL(0.517 ns) 14.517 ns fir:u_fir\|add_16_6:tap_array_8_filter_block_next_sum_add16_0\|nx2247z31 17 COMB Unassigned 2 " "Info: 17: + IC(0.710 ns) + CELL(0.517 ns) = 14.517 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:u_fir\|add_16_6:tap_array_8_filter_block_next_sum_add16_0\|nx2247z31'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.227 ns" { fir:u_fir|add_16_5:tap_array_7_filter_block_next_sum_add16_0|nx42958z1 fir:u_fir|add_16_6:tap_array_8_filter_block_next_sum_add16_0|nx2247z31 } "NODE_NAME" } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 4650 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 14.975 ns fir:u_fir\|add_16_6:tap_array_8_filter_block_next_sum_add16_0\|nx43955z1 18 COMB Unassigned 2 " "Info: 18: + IC(0.000 ns) + CELL(0.458 ns) = 14.975 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:u_fir\|add_16_6:tap_array_8_filter_block_next_sum_add16_0\|nx43955z1'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.458 ns" { fir:u_fir|add_16_6:tap_array_8_filter_block_next_sum_add16_0|nx2247z31 fir:u_fir|add_16_6:tap_array_8_filter_block_next_sum_add16_0|nx43955z1 } "NODE_NAME" } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 4654 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.049 ns) + CELL(0.517 ns) 16.541 ns fir:u_fir\|add_16_7:tap_array_9_filter_block_next_sum_add16_0\|nx2247z28 19 COMB Unassigned 2 " "Info: 19: + IC(1.049 ns) + CELL(0.517 ns) = 16.541 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:u_fir\|add_16_7:tap_array_9_filter_block_next_sum_add16_0\|nx2247z28'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.566 ns" { fir:u_fir|add_16_6:tap_array_8_filter_block_next_sum_add16_0|nx43955z1 fir:u_fir|add_16_7:tap_array_9_filter_block_next_sum_add16_0|nx2247z28 } "NODE_NAME" } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 5272 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 16.999 ns fir:u_fir\|add_16_7:tap_array_9_filter_block_next_sum_add16_0\|nx44952z1 20 COMB Unassigned 2 " "Info: 20: + IC(0.000 ns) + CELL(0.458 ns) = 16.999 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:u_fir\|add_16_7:tap_array_9_filter_block_next_sum_add16_0\|nx44952z1'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.458 ns" { fir:u_fir|add_16_7:tap_array_9_filter_block_next_sum_add16_0|nx2247z28 fir:u_fir|add_16_7:tap_array_9_filter_block_next_sum_add16_0|nx44952z1 } "NODE_NAME" } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 5276 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.710 ns) + CELL(0.517 ns) 18.226 ns fir:u_fir\|add_16_8:tap_array_10_filter_block_next_sum_add16_0\|nx2247z25 21 COMB Unassigned 2 " "Info: 21: + IC(0.710 ns) + CELL(0.517 ns) = 18.226 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:u_fir\|add_16_8:tap_array_10_filter_block_next_sum_add16_0\|nx2247z25'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.227 ns" { fir:u_fir|add_16_7:tap_array_9_filter_block_next_sum_add16_0|nx44952z1 fir:u_fir|add_16_8:tap_array_10_filter_block_next_sum_add16_0|nx2247z25 } "NODE_NAME" } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 5894 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 18.684 ns fir:u_fir\|add_16_8:tap_array_10_filter_block_next_sum_add16_0\|nx45949z1 22 COMB Unassigned 2 " "Info: 22: + IC(0.000 ns) + CELL(0.458 ns) = 18.684 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:u_fir\|add_16_8:tap_array_10_filter_block_next_sum_add16_0\|nx45949z1'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.458 ns" { fir:u_fir|add_16_8:tap_array_10_filter_block_next_sum_add16_0|nx2247z25 fir:u_fir|add_16_8:tap_array_10_filter_block_next_sum_add16_0|nx45949z1 } "NODE_NAME" } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 5898 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.517 ns) 20.231 ns fir:u_fir\|add_16_9:tap_array_11_filter_block_next_sum_add16_0\|nx2247z22 23 COMB Unassigned 2 " "Info: 23: + IC(1.030 ns) + CELL(0.517 ns) = 20.231 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:u_fir\|add_16_9:tap_array_11_filter_block_next_sum_add16_0\|nx2247z22'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.547 ns" { fir:u_fir|add_16_8:tap_array_10_filter_block_next_sum_add16_0|nx45949z1 fir:u_fir|add_16_9:tap_array_11_filter_block_next_sum_add16_0|nx2247z22 } "NODE_NAME" } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 6516 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 20.689 ns fir:u_fir\|add_16_9:tap_array_11_filter_block_next_sum_add16_0\|nx46946z1 24 COMB Unassigned 2 " "Info: 24: + IC(0.000 ns) + CELL(0.458 ns) = 20.689 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:u_fir\|add_16_9:tap_array_11_filter_block_next_sum_add16_0\|nx46946z1'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.458 ns" { fir:u_fir|add_16_9:tap_array_11_filter_block_next_sum_add16_0|nx2247z22 fir:u_fir|add_16_9:tap_array_11_filter_block_next_sum_add16_0|nx46946z1 } "NODE_NAME" } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 6520 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.051 ns) + CELL(0.517 ns) 22.257 ns fir:u_fir\|add_16_10:tap_array_12_filter_block_next_sum_add16_0\|nx2247z19 25 COMB Unassigned 2 " "Info: 25: + IC(1.051 ns) + CELL(0.517 ns) = 22.257 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:u_fir\|add_16_10:tap_array_12_filter_block_next_sum_add16_0\|nx2247z19'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.568 ns" { fir:u_fir|add_16_9:tap_array_11_filter_block_next_sum_add16_0|nx46946z1 fir:u_fir|add_16_10:tap_array_12_filter_block_next_sum_add16_0|nx2247z19 } "NODE_NAME" } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 7334 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 22.715 ns fir:u_fir\|add_16_10:tap_array_12_filter_block_next_sum_add16_0\|nx62798z1 26 COMB Unassigned 2 " "Info: 26: + IC(0.000 ns) + CELL(0.458 ns) = 22.715 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:u_fir\|add_16_10:tap_array_12_filter_block_next_sum_add16_0\|nx62798z1'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.458 ns" { fir:u_fir|add_16_10:tap_array_12_filter_block_next_sum_add16_0|nx2247z19 fir:u_fir|add_16_10:tap_array_12_filter_block_next_sum_add16_0|nx62798z1 } "NODE_NAME" } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 7338 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.710 ns) + CELL(0.517 ns) 23.942 ns fir:u_fir\|add_16_11:tap_array_13_filter_block_next_sum_add16_0\|nx2247z16 27 COMB Unassigned 2 " "Info: 27: + IC(0.710 ns) + CELL(0.517 ns) = 23.942 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:u_fir\|add_16_11:tap_array_13_filter_block_next_sum_add16_0\|nx2247z16'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.227 ns" { fir:u_fir|add_16_10:tap_array_12_filter_block_next_sum_add16_0|nx62798z1 fir:u_fir|add_16_11:tap_array_13_filter_block_next_sum_add16_0|nx2247z16 } "NODE_NAME" } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 7956 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 24.400 ns fir:u_fir\|add_16_11:tap_array_13_filter_block_next_sum_add16_0\|nx63795z1 28 COMB Unassigned 2 " "Info: 28: + IC(0.000 ns) + CELL(0.458 ns) = 24.400 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:u_fir\|add_16_11:tap_array_13_filter_block_next_sum_add16_0\|nx63795z1'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.458 ns" { fir:u_fir|add_16_11:tap_array_13_filter_block_next_sum_add16_0|nx2247z16 fir:u_fir|add_16_11:tap_array_13_filter_block_next_sum_add16_0|nx63795z1 } "NODE_NAME" } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 7960 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.061 ns) + CELL(0.517 ns) 25.978 ns fir:u_fir\|add_16_12:tap_array_14_filter_block_next_sum_add16_0\|nx2247z13 29 COMB Unassigned 2 " "Info: 29: + IC(1.061 ns) + CELL(0.517 ns) = 25.978 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:u_fir\|add_16_12:tap_array_14_filter_block_next_sum_add16_0\|nx2247z13'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.578 ns" { fir:u_fir|add_16_11:tap_array_13_filter_block_next_sum_add16_0|nx63795z1 fir:u_fir|add_16_12:tap_array_14_filter_block_next_sum_add16_0|nx2247z13 } "NODE_NAME" } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 8387 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 26.436 ns fir:u_fir\|add_16_12:tap_array_14_filter_block_next_sum_add16_0\|nx64792z1 30 COMB Unassigned 2 " "Info: 30: + IC(0.000 ns) + CELL(0.458 ns) = 26.436 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:u_fir\|add_16_12:tap_array_14_filter_block_next_sum_add16_0\|nx64792z1'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.458 ns" { fir:u_fir|add_16_12:tap_array_14_filter_block_next_sum_add16_0|nx2247z13 fir:u_fir|add_16_12:tap_array_14_filter_block_next_sum_add16_0|nx64792z1 } "NODE_NAME" } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 8391 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.710 ns) + CELL(0.517 ns) 27.663 ns fir:u_fir\|add_16_13:tap_array_15_filter_block_next_sum_add16_0\|nx2247z10 31 COMB Unassigned 2 " "Info: 31: + IC(0.710 ns) + CELL(0.517 ns) = 27.663 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:u_fir\|add_16_13:tap_array_15_filter_block_next_sum_add16_0\|nx2247z10'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.227 ns" { fir:u_fir|add_16_12:tap_array_14_filter_block_next_sum_add16_0|nx64792z1 fir:u_fir|add_16_13:tap_array_15_filter_block_next_sum_add16_0|nx2247z10 } "NODE_NAME" } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 9062 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 28.121 ns fir:u_fir\|add_16_13:tap_array_15_filter_block_next_sum_add16_0\|nx253z1 32 COMB Unassigned 2 " "Info: 32: + IC(0.000 ns) + CELL(0.458 ns) = 28.121 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:u_fir\|add_16_13:tap_array_15_filter_block_next_sum_add16_0\|nx253z1'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.458 ns" { fir:u_fir|add_16_13:tap_array_15_filter_block_next_sum_add16_0|nx2247z10 fir:u_fir|add_16_13:tap_array_15_filter_block_next_sum_add16_0|nx253z1 } "NODE_NAME" } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 9066 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.064 ns) + CELL(0.517 ns) 29.702 ns fir:u_fir\|add_16_14:tap_array_16_filter_block_next_sum_add16_0\|nx2247z7 33 COMB Unassigned 2 " "Info: 33: + IC(1.064 ns) + CELL(0.517 ns) = 29.702 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:u_fir\|add_16_14:tap_array_16_filter_block_next_sum_add16_0\|nx2247z7'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.581 ns" { fir:u_fir|add_16_13:tap_array_15_filter_block_next_sum_add16_0|nx253z1 fir:u_fir|add_16_14:tap_array_16_filter_block_next_sum_add16_0|nx2247z7 } "NODE_NAME" } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 9681 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 30.160 ns fir:u_fir\|add_16_14:tap_array_16_filter_block_next_sum_add16_0\|nx1250z1 34 COMB Unassigned 2 " "Info: 34: + IC(0.000 ns) + CELL(0.458 ns) = 30.160 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:u_fir\|add_16_14:tap_array_16_filter_block_next_sum_add16_0\|nx1250z1'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.458 ns" { fir:u_fir|add_16_14:tap_array_16_filter_block_next_sum_add16_0|nx2247z7 fir:u_fir|add_16_14:tap_array_16_filter_block_next_sum_add16_0|nx1250z1 } "NODE_NAME" } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 9685 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.517 ns) 31.707 ns fir:u_fir\|add_16_15:tap_array_17_filter_block_next_sum_add16_0\|nx2247z4 35 COMB Unassigned 1 " "Info: 35: + IC(1.030 ns) + CELL(0.517 ns) = 31.707 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:u_fir\|add_16_15:tap_array_17_filter_block_next_sum_add16_0\|nx2247z4'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.547 ns" { fir:u_fir|add_16_14:tap_array_16_filter_block_next_sum_add16_0|nx1250z1 fir:u_fir|add_16_15:tap_array_17_filter_block_next_sum_add16_0|nx2247z4 } "NODE_NAME" } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 10333 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 32.165 ns fir:u_fir\|add_16_15:tap_array_17_filter_block_next_sum_add16_0\|nx2247z1 36 COMB Unassigned 1 " "Info: 36: + IC(0.000 ns) + CELL(0.458 ns) = 32.165 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:u_fir\|add_16_15:tap_array_17_filter_block_next_sum_add16_0\|nx2247z1'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.458 ns" { fir:u_fir|add_16_15:tap_array_17_filter_block_next_sum_add16_0|nx2247z4 fir:u_fir|add_16_15:tap_array_17_filter_block_next_sum_add16_0|nx2247z1 } "NODE_NAME" } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 10337 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.189 ns) + CELL(0.413 ns) 33.767 ns audio_out_15_ 37 REG Unassigned 1 " "Info: 37: + IC(1.189 ns) + CELL(0.413 ns) = 33.767 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'audio_out_15_'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.602 ns" { fir:u_fir|add_16_15:tap_array_17_filter_block_next_sum_add16_0|nx2247z1 audio_out_15_ } "NODE_NAME" } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 18755 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "16.672 ns ( 49.37 % ) " "Info: Total cell delay = 16.672 ns ( 49.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "17.095 ns ( 50.63 % ) " "Info: Total interconnect delay = 17.095 ns ( 50.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "33.767 ns" { fir:u_fir|taps_1__0_ fir:u_fir|mult_32_67:tap_array_1_filter_block_prod_mults28_0|nx12219z15 fir:u_fir|mult_32_67:tap_array_1_filter_block_prod_mults28_0|nx12219z14 fir:u_fir|mult_32_67:tap_array_1_filter_block_prod_mults28_0|nx12219z13 fir:u_fir|mult_32_67:tap_array_1_filter_block_prod_mults28_0|d_3_ fir:u_fir|add_16_0:tap_array_2_filter_block_next_sum_add16_0|nx37973z1 fir:u_fir|add_16_1:tap_array_3_filter_block_next_sum_add16_0|nx2247z46 fir:u_fir|add_16_1:tap_array_3_filter_block_next_sum_add16_0|nx38970z1 fir:u_fir|add_16_2:tap_array_4_filter_block_next_sum_add16_0|nx2247z43 fir:u_fir|add_16_2:tap_array_4_filter_block_next_sum_add16_0|nx39967z1 fir:u_fir|add_16_3:tap_array_5_filter_block_next_sum_add16_0|nx2247z40 fir:u_fir|add_16_3:tap_array_5_filter_block_next_sum_add16_0|nx40964z1 fir:u_fir|add_16_4:tap_array_6_filter_block_next_sum_add16_0|nx2247z37 fir:u_fir|add_16_4:tap_array_6_filter_block_next_sum_add16_0|nx41961z1 fir:u_fir|add_16_5:tap_array_7_filter_block_next_sum_add16_0|nx2247z34 fir:u_fir|add_16_5:tap_array_7_filter_block_next_sum_add16_0|nx42958z1 fir:u_fir|add_16_6:tap_array_8_filter_block_next_sum_add16_0|nx2247z31 fir:u_fir|add_16_6:tap_array_8_filter_block_next_sum_add16_0|nx43955z1 fir:u_fir|add_16_7:tap_array_9_filter_block_next_sum_add16_0|nx2247z28 fir:u_fir|add_16_7:tap_array_9_filter_block_next_sum_add16_0|nx44952z1 fir:u_fir|add_16_8:tap_array_10_filter_block_next_sum_add16_0|nx2247z25 fir:u_fir|add_16_8:tap_array_10_filter_block_next_sum_add16_0|nx45949z1 fir:u_fir|add_16_9:tap_array_11_filter_block_next_sum_add16_0|nx2247z22 fir:u_fir|add_16_9:tap_array_11_filter_block_next_sum_add16_0|nx46946z1 fir:u_fir|add_16_10:tap_array_12_filter_block_next_sum_add16_0|nx2247z19 fir:u_fir|add_16_10:tap_array_12_filter_block_next_sum_add16_0|nx62798z1 fir:u_fir|add_16_11:tap_array_13_filter_block_next_sum_add16_0|nx2247z16 fir:u_fir|add_16_11:tap_array_13_filter_block_next_sum_add16_0|nx63795z1 fir:u_fir|add_16_12:tap_array_14_filter_block_next_sum_add16_0|nx2247z13 fir:u_fir|add_16_12:tap_array_14_filter_block_next_sum_add16_0|nx64792z1 fir:u_fir|add_16_13:tap_array_15_filter_block_next_sum_add16_0|nx2247z10 fir:u_fir|add_16_13:tap_array_15_filter_block_next_sum_add16_0|nx253z1 fir:u_fir|add_16_14:tap_array_16_filter_block_next_sum_add16_0|nx2247z7 fir:u_fir|add_16_14:tap_array_16_filter_block_next_sum_add16_0|nx1250z1 fir:u_fir|add_16_15:tap_array_17_filter_block_next_sum_add16_0|nx2247z4 fir:u_fir|add_16_15:tap_array_17_filter_block_next_sum_add16_0|nx2247z1 audio_out_15_ } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "33.767 ns" { fir:u_fir|taps_1__0_ fir:u_fir|mult_32_67:tap_array_1_filter_block_prod_mults28_0|nx12219z15 fir:u_fir|mult_32_67:tap_array_1_filter_block_prod_mults28_0|nx12219z14 fir:u_fir|mult_32_67:tap_array_1_filter_block_prod_mults28_0|nx12219z13 fir:u_fir|mult_32_67:tap_array_1_filter_block_prod_mults28_0|d_3_ fir:u_fir|add_16_0:tap_array_2_filter_block_next_sum_add16_0|nx37973z1 fir:u_fir|add_16_1:tap_array_3_filter_block_next_sum_add16_0|nx2247z46 fir:u_fir|add_16_1:tap_array_3_filter_block_next_sum_add16_0|nx38970z1 fir:u_fir|add_16_2:tap_array_4_filter_block_next_sum_add16_0|nx2247z43 fir:u_fir|add_16_2:tap_array_4_filter_block_next_sum_add16_0|nx39967z1 fir:u_fir|add_16_3:tap_array_5_filter_block_next_sum_add16_0|nx2247z40 fir:u_fir|add_16_3:tap_array_5_filter_block_next_sum_add16_0|nx40964z1 fir:u_fir|add_16_4:tap_array_6_filter_block_next_sum_add16_0|nx2247z37 fir:u_fir|add_16_4:tap_array_6_filter_block_next_sum_add16_0|nx41961z1 fir:u_fir|add_16_5:tap_array_7_filter_block_next_sum_add16_0|nx2247z34 fir:u_fir|add_16_5:tap_array_7_filter_block_next_sum_add16_0|nx42958z1 fir:u_fir|add_16_6:tap_array_8_filter_block_next_sum_add16_0|nx2247z31 fir:u_fir|add_16_6:tap_array_8_filter_block_next_sum_add16_0|nx43955z1 fir:u_fir|add_16_7:tap_array_9_filter_block_next_sum_add16_0|nx2247z28 fir:u_fir|add_16_7:tap_array_9_filter_block_next_sum_add16_0|nx44952z1 fir:u_fir|add_16_8:tap_array_10_filter_block_next_sum_add16_0|nx2247z25 fir:u_fir|add_16_8:tap_array_10_filter_block_next_sum_add16_0|nx45949z1 fir:u_fir|add_16_9:tap_array_11_filter_block_next_sum_add16_0|nx2247z22 fir:u_fir|add_16_9:tap_array_11_filter_block_next_sum_add16_0|nx46946z1 fir:u_fir|add_16_10:tap_array_12_filter_block_next_sum_add16_0|nx2247z19 fir:u_fir|add_16_10:tap_array_12_filter_block_next_sum_add16_0|nx62798z1 fir:u_fir|add_16_11:tap_array_13_filter_block_next_sum_add16_0|nx2247z16 fir:u_fir|add_16_11:tap_array_13_filter_block_next_sum_add16_0|nx63795z1 fir:u_fir|add_16_12:tap_array_14_filter_block_next_sum_add16_0|nx2247z13 fir:u_fir|add_16_12:tap_array_14_filter_block_next_sum_add16_0|nx64792z1 fir:u_fir|add_16_13:tap_array_15_filter_block_next_sum_add16_0|nx2247z10 fir:u_fir|add_16_13:tap_array_15_filter_block_next_sum_add16_0|nx253z1 fir:u_fir|add_16_14:tap_array_16_filter_block_next_sum_add16_0|nx2247z7 fir:u_fir|add_16_14:tap_array_16_filter_block_next_sum_add16_0|nx1250z1 fir:u_fir|add_16_15:tap_array_17_filter_block_next_sum_add16_0|nx2247z4 fir:u_fir|add_16_15:tap_array_17_filter_block_next_sum_add16_0|nx2247z1 audio_out_15_ } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "33.767 ns register register " "Info: Estimated most critical path is register to register delay of 33.767 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fir:u_fir\|taps_1__0_ 1 REG LAB_X49_Y16 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X49_Y16; Fanout = 2; REG Node = 'fir:u_fir\|taps_1__0_'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { fir:u_fir|taps_1__0_ } "NODE_NAME" } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 12730 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.517 ns) 1.299 ns fir:u_fir\|mult_32_67:tap_array_1_filter_block_prod_mults28_0\|nx12219z15 2 COMB LAB_X48_Y16 1 " "Info: 2: + IC(0.782 ns) + CELL(0.517 ns) = 1.299 ns; Loc. = LAB_X48_Y16; Fanout = 1; COMB Node = 'fir:u_fir\|mult_32_67:tap_array_1_filter_block_prod_mults28_0\|nx12219z15'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.299 ns" { fir:u_fir|taps_1__0_ fir:u_fir|mult_32_67:tap_array_1_filter_block_prod_mults28_0|nx12219z15 } "NODE_NAME" } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 322 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.379 ns fir:u_fir\|mult_32_67:tap_array_1_filter_block_prod_mults28_0\|nx12219z14 3 COMB LAB_X48_Y16 1 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.379 ns; Loc. = LAB_X48_Y16; Fanout = 1; COMB Node = 'fir:u_fir\|mult_32_67:tap_array_1_filter_block_prod_mults28_0\|nx12219z14'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.080 ns" { fir:u_fir|mult_32_67:tap_array_1_filter_block_prod_mults28_0|nx12219z15 fir:u_fir|mult_32_67:tap_array_1_filter_block_prod_mults28_0|nx12219z14 } "NODE_NAME" } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 326 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.459 ns fir:u_fir\|mult_32_67:tap_array_1_filter_block_prod_mults28_0\|nx12219z13 4 COMB LAB_X48_Y16 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.459 ns; Loc. = LAB_X48_Y16; Fanout = 2; COMB Node = 'fir:u_fir\|mult_32_67:tap_array_1_filter_block_prod_mults28_0\|nx12219z13'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.080 ns" { fir:u_fir|mult_32_67:tap_array_1_filter_block_prod_mults28_0|nx12219z14 fir:u_fir|mult_32_67:tap_array_1_filter_block_prod_mults28_0|nx12219z13 } "NODE_NAME" } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 330 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 1.917 ns fir:u_fir\|mult_32_67:tap_array_1_filter_block_prod_mults28_0\|d_3_ 5 COMB LAB_X48_Y16 2 " "Info: 5: + IC(0.000 ns) + CELL(0.458 ns) = 1.917 ns; Loc. = LAB_X48_Y16; Fanout = 2; COMB Node = 'fir:u_fir\|mult_32_67:tap_array_1_filter_block_prod_mults28_0\|d_3_'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.458 ns" { fir:u_fir|mult_32_67:tap_array_1_filter_block_prod_mults28_0|nx12219z13 fir:u_fir|mult_32_67:tap_array_1_filter_block_prod_mults28_0|d_3_ } "NODE_NAME" } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 314 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.052 ns) + CELL(0.521 ns) 3.490 ns fir:u_fir\|add_16_0:tap_array_2_filter_block_next_sum_add16_0\|nx37973z1 6 COMB LAB_X50_Y16 2 " "Info: 6: + IC(1.052 ns) + CELL(0.521 ns) = 3.490 ns; Loc. = LAB_X50_Y16; Fanout = 2; COMB Node = 'fir:u_fir\|add_16_0:tap_array_2_filter_block_next_sum_add16_0\|nx37973z1'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.573 ns" { fir:u_fir|mult_32_67:tap_array_1_filter_block_prod_mults28_0|d_3_ fir:u_fir|add_16_0:tap_array_2_filter_block_next_sum_add16_0|nx37973z1 } "NODE_NAME" } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 864 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.084 ns) + CELL(0.495 ns) 5.069 ns fir:u_fir\|add_16_1:tap_array_3_filter_block_next_sum_add16_0\|nx2247z46 7 COMB LAB_X54_Y16 2 " "Info: 7: + IC(1.084 ns) + CELL(0.495 ns) = 5.069 ns; Loc. = LAB_X54_Y16; Fanout = 2; COMB Node = 'fir:u_fir\|add_16_1:tap_array_3_filter_block_next_sum_add16_0\|nx2247z46'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.579 ns" { fir:u_fir|add_16_0:tap_array_2_filter_block_next_sum_add16_0|nx37973z1 fir:u_fir|add_16_1:tap_array_3_filter_block_next_sum_add16_0|nx2247z46 } "NODE_NAME" } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 1535 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 5.527 ns fir:u_fir\|add_16_1:tap_array_3_filter_block_next_sum_add16_0\|nx38970z1 8 COMB LAB_X54_Y16 2 " "Info: 8: + IC(0.000 ns) + CELL(0.458 ns) = 5.527 ns; Loc. = LAB_X54_Y16; Fanout = 2; COMB Node = 'fir:u_fir\|add_16_1:tap_array_3_filter_block_next_sum_add16_0\|nx38970z1'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.458 ns" { fir:u_fir|add_16_1:tap_array_3_filter_block_next_sum_add16_0|nx2247z46 fir:u_fir|add_16_1:tap_array_3_filter_block_next_sum_add16_0|nx38970z1 } "NODE_NAME" } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 1539 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.065 ns) + CELL(0.517 ns) 7.109 ns fir:u_fir\|add_16_2:tap_array_4_filter_block_next_sum_add16_0\|nx2247z43 9 COMB LAB_X54_Y12 2 " "Info: 9: + IC(1.065 ns) + CELL(0.517 ns) = 7.109 ns; Loc. = LAB_X54_Y12; Fanout = 2; COMB Node = 'fir:u_fir\|add_16_2:tap_array_4_filter_block_next_sum_add16_0\|nx2247z43'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.582 ns" { fir:u_fir|add_16_1:tap_array_3_filter_block_next_sum_add16_0|nx38970z1 fir:u_fir|add_16_2:tap_array_4_filter_block_next_sum_add16_0|nx2247z43 } "NODE_NAME" } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 1966 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 7.567 ns fir:u_fir\|add_16_2:tap_array_4_filter_block_next_sum_add16_0\|nx39967z1 10 COMB LAB_X54_Y12 2 " "Info: 10: + IC(0.000 ns) + CELL(0.458 ns) = 7.567 ns; Loc. = LAB_X54_Y12; Fanout = 2; COMB Node = 'fir:u_fir\|add_16_2:tap_array_4_filter_block_next_sum_add16_0\|nx39967z1'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.458 ns" { fir:u_fir|add_16_2:tap_array_4_filter_block_next_sum_add16_0|nx2247z43 fir:u_fir|add_16_2:tap_array_4_filter_block_next_sum_add16_0|nx39967z1 } "NODE_NAME" } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 1970 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.517 ns) 9.113 ns fir:u_fir\|add_16_3:tap_array_5_filter_block_next_sum_add16_0\|nx2247z40 11 COMB LAB_X56_Y12 2 " "Info: 11: + IC(1.029 ns) + CELL(0.517 ns) = 9.113 ns; Loc. = LAB_X56_Y12; Fanout = 2; COMB Node = 'fir:u_fir\|add_16_3:tap_array_5_filter_block_next_sum_add16_0\|nx2247z40'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.546 ns" { fir:u_fir|add_16_2:tap_array_4_filter_block_next_sum_add16_0|nx39967z1 fir:u_fir|add_16_3:tap_array_5_filter_block_next_sum_add16_0|nx2247z40 } "NODE_NAME" } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 2588 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 9.571 ns fir:u_fir\|add_16_3:tap_array_5_filter_block_next_sum_add16_0\|nx40964z1 12 COMB LAB_X56_Y12 2 " "Info: 12: + IC(0.000 ns) + CELL(0.458 ns) = 9.571 ns; Loc. = LAB_X56_Y12; Fanout = 2; COMB Node = 'fir:u_fir\|add_16_3:tap_array_5_filter_block_next_sum_add16_0\|nx40964z1'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.458 ns" { fir:u_fir|add_16_3:tap_array_5_filter_block_next_sum_add16_0|nx2247z40 fir:u_fir|add_16_3:tap_array_5_filter_block_next_sum_add16_0|nx40964z1 } "NODE_NAME" } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 2592 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.059 ns) + CELL(0.517 ns) 11.147 ns fir:u_fir\|add_16_4:tap_array_6_filter_block_next_sum_add16_0\|nx2247z37 13 COMB LAB_X57_Y10 2 " "Info: 13: + IC(1.059 ns) + CELL(0.517 ns) = 11.147 ns; Loc. = LAB_X57_Y10; Fanout = 2; COMB Node = 'fir:u_fir\|add_16_4:tap_array_6_filter_block_next_sum_add16_0\|nx2247z37'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.576 ns" { fir:u_fir|add_16_3:tap_array_5_filter_block_next_sum_add16_0|nx40964z1 fir:u_fir|add_16_4:tap_array_6_filter_block_next_sum_add16_0|nx2247z37 } "NODE_NAME" } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 3406 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 11.605 ns fir:u_fir\|add_16_4:tap_array_6_filter_block_next_sum_add16_0\|nx41961z1 14 COMB LAB_X57_Y10 2 " "Info: 14: + IC(0.000 ns) + CELL(0.458 ns) = 11.605 ns; Loc. = LAB_X57_Y10; Fanout = 2; COMB Node = 'fir:u_fir\|add_16_4:tap_array_6_filter_block_next_sum_add16_0\|nx41961z1'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.458 ns" { fir:u_fir|add_16_4:tap_array_6_filter_block_next_sum_add16_0|nx2247z37 fir:u_fir|add_16_4:tap_array_6_filter_block_next_sum_add16_0|nx41961z1 } "NODE_NAME" } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 3410 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.710 ns) + CELL(0.517 ns) 12.832 ns fir:u_fir\|add_16_5:tap_array_7_filter_block_next_sum_add16_0\|nx2247z34 15 COMB LAB_X58_Y10 2 " "Info: 15: + IC(0.710 ns) + CELL(0.517 ns) = 12.832 ns; Loc. = LAB_X58_Y10; Fanout = 2; COMB Node = 'fir:u_fir\|add_16_5:tap_array_7_filter_block_next_sum_add16_0\|nx2247z34'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.227 ns" { fir:u_fir|add_16_4:tap_array_6_filter_block_next_sum_add16_0|nx41961z1 fir:u_fir|add_16_5:tap_array_7_filter_block_next_sum_add16_0|nx2247z34 } "NODE_NAME" } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 4028 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 13.290 ns fir:u_fir\|add_16_5:tap_array_7_filter_block_next_sum_add16_0\|nx42958z1 16 COMB LAB_X58_Y10 2 " "Info: 16: + IC(0.000 ns) + CELL(0.458 ns) = 13.290 ns; Loc. = LAB_X58_Y10; Fanout = 2; COMB Node = 'fir:u_fir\|add_16_5:tap_array_7_filter_block_next_sum_add16_0\|nx42958z1'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.458 ns" { fir:u_fir|add_16_5:tap_array_7_filter_block_next_sum_add16_0|nx2247z34 fir:u_fir|add_16_5:tap_array_7_filter_block_next_sum_add16_0|nx42958z1 } "NODE_NAME" } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 4032 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.710 ns) + CELL(0.517 ns) 14.517 ns fir:u_fir\|add_16_6:tap_array_8_filter_block_next_sum_add16_0\|nx2247z31 17 COMB LAB_X59_Y10 2 " "Info: 17: + IC(0.710 ns) + CELL(0.517 ns) = 14.517 ns; Loc. = LAB_X59_Y10; Fanout = 2; COMB Node = 'fir:u_fir\|add_16_6:tap_array_8_filter_block_next_sum_add16_0\|nx2247z31'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.227 ns" { fir:u_fir|add_16_5:tap_array_7_filter_block_next_sum_add16_0|nx42958z1 fir:u_fir|add_16_6:tap_array_8_filter_block_next_sum_add16_0|nx2247z31 } "NODE_NAME" } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 4650 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 14.975 ns fir:u_fir\|add_16_6:tap_array_8_filter_block_next_sum_add16_0\|nx43955z1 18 COMB LAB_X59_Y10 2 " "Info: 18: + IC(0.000 ns) + CELL(0.458 ns) = 14.975 ns; Loc. = LAB_X59_Y10; Fanout = 2; COMB Node = 'fir:u_fir\|add_16_6:tap_array_8_filter_block_next_sum_add16_0\|nx43955z1'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.458 ns" { fir:u_fir|add_16_6:tap_array_8_filter_block_next_sum_add16_0|nx2247z31 fir:u_fir|add_16_6:tap_array_8_filter_block_next_sum_add16_0|nx43955z1 } "NODE_NAME" } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 4654 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.049 ns) + CELL(0.517 ns) 16.541 ns fir:u_fir\|add_16_7:tap_array_9_filter_block_next_sum_add16_0\|nx2247z28 19 COMB LAB_X59_Y11 2 " "Info: 19: + IC(1.049 ns) + CELL(0.517 ns) = 16.541 ns; Loc. = LAB_X59_Y11; Fanout = 2; COMB Node = 'fir:u_fir\|add_16_7:tap_array_9_filter_block_next_sum_add16_0\|nx2247z28'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.566 ns" { fir:u_fir|add_16_6:tap_array_8_filter_block_next_sum_add16_0|nx43955z1 fir:u_fir|add_16_7:tap_array_9_filter_block_next_sum_add16_0|nx2247z28 } "NODE_NAME" } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 5272 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 16.999 ns fir:u_fir\|add_16_7:tap_array_9_filter_block_next_sum_add16_0\|nx44952z1 20 COMB LAB_X59_Y11 2 " "Info: 20: + IC(0.000 ns) + CELL(0.458 ns) = 16.999 ns; Loc. = LAB_X59_Y11; Fanout = 2; COMB Node = 'fir:u_fir\|add_16_7:tap_array_9_filter_block_next_sum_add16_0\|nx44952z1'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.458 ns" { fir:u_fir|add_16_7:tap_array_9_filter_block_next_sum_add16_0|nx2247z28 fir:u_fir|add_16_7:tap_array_9_filter_block_next_sum_add16_0|nx44952z1 } "NODE_NAME" } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 5276 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.710 ns) + CELL(0.517 ns) 18.226 ns fir:u_fir\|add_16_8:tap_array_10_filter_block_next_sum_add16_0\|nx2247z25 21 COMB LAB_X58_Y11 2 " "Info: 21: + IC(0.710 ns) + CELL(0.517 ns) = 18.226 ns; Loc. = LAB_X58_Y11; Fanout = 2; COMB Node = 'fir:u_fir\|add_16_8:tap_array_10_filter_block_next_sum_add16_0\|nx2247z25'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.227 ns" { fir:u_fir|add_16_7:tap_array_9_filter_block_next_sum_add16_0|nx44952z1 fir:u_fir|add_16_8:tap_array_10_filter_block_next_sum_add16_0|nx2247z25 } "NODE_NAME" } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 5894 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 18.684 ns fir:u_fir\|add_16_8:tap_array_10_filter_block_next_sum_add16_0\|nx45949z1 22 COMB LAB_X58_Y11 2 " "Info: 22: + IC(0.000 ns) + CELL(0.458 ns) = 18.684 ns; Loc. = LAB_X58_Y11; Fanout = 2; COMB Node = 'fir:u_fir\|add_16_8:tap_array_10_filter_block_next_sum_add16_0\|nx45949z1'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.458 ns" { fir:u_fir|add_16_8:tap_array_10_filter_block_next_sum_add16_0|nx2247z25 fir:u_fir|add_16_8:tap_array_10_filter_block_next_sum_add16_0|nx45949z1 } "NODE_NAME" } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 5898 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.517 ns) 20.231 ns fir:u_fir\|add_16_9:tap_array_11_filter_block_next_sum_add16_0\|nx2247z22 23 COMB LAB_X55_Y11 2 " "Info: 23: + IC(1.030 ns) + CELL(0.517 ns) = 20.231 ns; Loc. = LAB_X55_Y11; Fanout = 2; COMB Node = 'fir:u_fir\|add_16_9:tap_array_11_filter_block_next_sum_add16_0\|nx2247z22'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.547 ns" { fir:u_fir|add_16_8:tap_array_10_filter_block_next_sum_add16_0|nx45949z1 fir:u_fir|add_16_9:tap_array_11_filter_block_next_sum_add16_0|nx2247z22 } "NODE_NAME" } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 6516 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 20.689 ns fir:u_fir\|add_16_9:tap_array_11_filter_block_next_sum_add16_0\|nx46946z1 24 COMB LAB_X55_Y11 2 " "Info: 24: + IC(0.000 ns) + CELL(0.458 ns) = 20.689 ns; Loc. = LAB_X55_Y11; Fanout = 2; COMB Node = 'fir:u_fir\|add_16_9:tap_array_11_filter_block_next_sum_add16_0\|nx46946z1'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.458 ns" { fir:u_fir|add_16_9:tap_array_11_filter_block_next_sum_add16_0|nx2247z22 fir:u_fir|add_16_9:tap_array_11_filter_block_next_sum_add16_0|nx46946z1 } "NODE_NAME" } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 6520 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.051 ns) + CELL(0.517 ns) 22.257 ns fir:u_fir\|add_16_10:tap_array_12_filter_block_next_sum_add16_0\|nx2247z19 25 COMB LAB_X51_Y11 2 " "Info: 25: + IC(1.051 ns) + CELL(0.517 ns) = 22.257 ns; Loc. = LAB_X51_Y11; Fanout = 2; COMB Node = 'fir:u_fir\|add_16_10:tap_array_12_filter_block_next_sum_add16_0\|nx2247z19'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.568 ns" { fir:u_fir|add_16_9:tap_array_11_filter_block_next_sum_add16_0|nx46946z1 fir:u_fir|add_16_10:tap_array_12_filter_block_next_sum_add16_0|nx2247z19 } "NODE_NAME" } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 7334 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 22.715 ns fir:u_fir\|add_16_10:tap_array_12_filter_block_next_sum_add16_0\|nx62798z1 26 COMB LAB_X51_Y11 2 " "Info: 26: + IC(0.000 ns) + CELL(0.458 ns) = 22.715 ns; Loc. = LAB_X51_Y11; Fanout = 2; COMB Node = 'fir:u_fir\|add_16_10:tap_array_12_filter_block_next_sum_add16_0\|nx62798z1'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.458 ns" { fir:u_fir|add_16_10:tap_array_12_filter_block_next_sum_add16_0|nx2247z19 fir:u_fir|add_16_10:tap_array_12_filter_block_next_sum_add16_0|nx62798z1 } "NODE_NAME" } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 7338 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.710 ns) + CELL(0.517 ns) 23.942 ns fir:u_fir\|add_16_11:tap_array_13_filter_block_next_sum_add16_0\|nx2247z16 27 COMB LAB_X50_Y11 2 " "Info: 27: + IC(0.710 ns) + CELL(0.517 ns) = 23.942 ns; Loc. = LAB_X50_Y11; Fanout = 2; COMB Node = 'fir:u_fir\|add_16_11:tap_array_13_filter_block_next_sum_add16_0\|nx2247z16'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.227 ns" { fir:u_fir|add_16_10:tap_array_12_filter_block_next_sum_add16_0|nx62798z1 fir:u_fir|add_16_11:tap_array_13_filter_block_next_sum_add16_0|nx2247z16 } "NODE_NAME" } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 7956 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 24.400 ns fir:u_fir\|add_16_11:tap_array_13_filter_block_next_sum_add16_0\|nx63795z1 28 COMB LAB_X50_Y11 2 " "Info: 28: + IC(0.000 ns) + CELL(0.458 ns) = 24.400 ns; Loc. = LAB_X50_Y11; Fanout = 2; COMB Node = 'fir:u_fir\|add_16_11:tap_array_13_filter_block_next_sum_add16_0\|nx63795z1'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.458 ns" { fir:u_fir|add_16_11:tap_array_13_filter_block_next_sum_add16_0|nx2247z16 fir:u_fir|add_16_11:tap_array_13_filter_block_next_sum_add16_0|nx63795z1 } "NODE_NAME" } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 7960 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.061 ns) + CELL(0.517 ns) 25.978 ns fir:u_fir\|add_16_12:tap_array_14_filter_block_next_sum_add16_0\|nx2247z13 29 COMB LAB_X46_Y11 2 " "Info: 29: + IC(1.061 ns) + CELL(0.517 ns) = 25.978 ns; Loc. = LAB_X46_Y11; Fanout = 2; COMB Node = 'fir:u_fir\|add_16_12:tap_array_14_filter_block_next_sum_add16_0\|nx2247z13'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.578 ns" { fir:u_fir|add_16_11:tap_array_13_filter_block_next_sum_add16_0|nx63795z1 fir:u_fir|add_16_12:tap_array_14_filter_block_next_sum_add16_0|nx2247z13 } "NODE_NAME" } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 8387 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 26.436 ns fir:u_fir\|add_16_12:tap_array_14_filter_block_next_sum_add16_0\|nx64792z1 30 COMB LAB_X46_Y11 2 " "Info: 30: + IC(0.000 ns) + CELL(0.458 ns) = 26.436 ns; Loc. = LAB_X46_Y11; Fanout = 2; COMB Node = 'fir:u_fir\|add_16_12:tap_array_14_filter_block_next_sum_add16_0\|nx64792z1'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.458 ns" { fir:u_fir|add_16_12:tap_array_14_filter_block_next_sum_add16_0|nx2247z13 fir:u_fir|add_16_12:tap_array_14_filter_block_next_sum_add16_0|nx64792z1 } "NODE_NAME" } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 8391 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.710 ns) + CELL(0.517 ns) 27.663 ns fir:u_fir\|add_16_13:tap_array_15_filter_block_next_sum_add16_0\|nx2247z10 31 COMB LAB_X45_Y11 2 " "Info: 31: + IC(0.710 ns) + CELL(0.517 ns) = 27.663 ns; Loc. = LAB_X45_Y11; Fanout = 2; COMB Node = 'fir:u_fir\|add_16_13:tap_array_15_filter_block_next_sum_add16_0\|nx2247z10'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.227 ns" { fir:u_fir|add_16_12:tap_array_14_filter_block_next_sum_add16_0|nx64792z1 fir:u_fir|add_16_13:tap_array_15_filter_block_next_sum_add16_0|nx2247z10 } "NODE_NAME" } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 9062 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 28.121 ns fir:u_fir\|add_16_13:tap_array_15_filter_block_next_sum_add16_0\|nx253z1 32 COMB LAB_X45_Y11 2 " "Info: 32: + IC(0.000 ns) + CELL(0.458 ns) = 28.121 ns; Loc. = LAB_X45_Y11; Fanout = 2; COMB Node = 'fir:u_fir\|add_16_13:tap_array_15_filter_block_next_sum_add16_0\|nx253z1'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.458 ns" { fir:u_fir|add_16_13:tap_array_15_filter_block_next_sum_add16_0|nx2247z10 fir:u_fir|add_16_13:tap_array_15_filter_block_next_sum_add16_0|nx253z1 } "NODE_NAME" } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 9066 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.064 ns) + CELL(0.517 ns) 29.702 ns fir:u_fir\|add_16_14:tap_array_16_filter_block_next_sum_add16_0\|nx2247z7 33 COMB LAB_X45_Y14 2 " "Info: 33: + IC(1.064 ns) + CELL(0.517 ns) = 29.702 ns; Loc. = LAB_X45_Y14; Fanout = 2; COMB Node = 'fir:u_fir\|add_16_14:tap_array_16_filter_block_next_sum_add16_0\|nx2247z7'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.581 ns" { fir:u_fir|add_16_13:tap_array_15_filter_block_next_sum_add16_0|nx253z1 fir:u_fir|add_16_14:tap_array_16_filter_block_next_sum_add16_0|nx2247z7 } "NODE_NAME" } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 9681 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 30.160 ns fir:u_fir\|add_16_14:tap_array_16_filter_block_next_sum_add16_0\|nx1250z1 34 COMB LAB_X45_Y14 2 " "Info: 34: + IC(0.000 ns) + CELL(0.458 ns) = 30.160 ns; Loc. = LAB_X45_Y14; Fanout = 2; COMB Node = 'fir:u_fir\|add_16_14:tap_array_16_filter_block_next_sum_add16_0\|nx1250z1'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.458 ns" { fir:u_fir|add_16_14:tap_array_16_filter_block_next_sum_add16_0|nx2247z7 fir:u_fir|add_16_14:tap_array_16_filter_block_next_sum_add16_0|nx1250z1 } "NODE_NAME" } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 9685 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.517 ns) 31.707 ns fir:u_fir\|add_16_15:tap_array_17_filter_block_next_sum_add16_0\|nx2247z4 35 COMB LAB_X42_Y14 1 " "Info: 35: + IC(1.030 ns) + CELL(0.517 ns) = 31.707 ns; Loc. = LAB_X42_Y14; Fanout = 1; COMB Node = 'fir:u_fir\|add_16_15:tap_array_17_filter_block_next_sum_add16_0\|nx2247z4'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.547 ns" { fir:u_fir|add_16_14:tap_array_16_filter_block_next_sum_add16_0|nx1250z1 fir:u_fir|add_16_15:tap_array_17_filter_block_next_sum_add16_0|nx2247z4 } "NODE_NAME" } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 10333 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 32.165 ns fir:u_fir\|add_16_15:tap_array_17_filter_block_next_sum_add16_0\|nx2247z1 36 COMB LAB_X42_Y14 1 " "Info: 36: + IC(0.000 ns) + CELL(0.458 ns) = 32.165 ns; Loc. = LAB_X42_Y14; Fanout = 1; COMB Node = 'fir:u_fir\|add_16_15:tap_array_17_filter_block_next_sum_add16_0\|nx2247z1'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.458 ns" { fir:u_fir|add_16_15:tap_array_17_filter_block_next_sum_add16_0|nx2247z4 fir:u_fir|add_16_15:tap_array_17_filter_block_next_sum_add16_0|nx2247z1 } "NODE_NAME" } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 10337 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.189 ns) + CELL(0.413 ns) 33.767 ns audio_out_15_ 37 REG LAB_X35_Y14 1 " "Info: 37: + IC(1.189 ns) + CELL(0.413 ns) = 33.767 ns; Loc. = LAB_X35_Y14; Fanout = 1; REG Node = 'audio_out_15_'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.602 ns" { fir:u_fir|add_16_15:tap_array_17_filter_block_next_sum_add16_0|nx2247z1 audio_out_15_ } "NODE_NAME" } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 18755 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "16.672 ns ( 49.37 % ) " "Info: Total cell delay = 16.672 ns ( 49.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "17.095 ns ( 50.63 % ) " "Info: Total interconnect delay = 17.095 ns ( 50.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "33.767 ns" { fir:u_fir|taps_1__0_ fir:u_fir|mult_32_67:tap_array_1_filter_block_prod_mults28_0|nx12219z15 fir:u_fir|mult_32_67:tap_array_1_filter_block_prod_mults28_0|nx12219z14 fir:u_fir|mult_32_67:tap_array_1_filter_block_prod_mults28_0|nx12219z13 fir:u_fir|mult_32_67:tap_array_1_filter_block_prod_mults28_0|d_3_ fir:u_fir|add_16_0:tap_array_2_filter_block_next_sum_add16_0|nx37973z1 fir:u_fir|add_16_1:tap_array_3_filter_block_next_sum_add16_0|nx2247z46 fir:u_fir|add_16_1:tap_array_3_filter_block_next_sum_add16_0|nx38970z1 fir:u_fir|add_16_2:tap_array_4_filter_block_next_sum_add16_0|nx2247z43 fir:u_fir|add_16_2:tap_array_4_filter_block_next_sum_add16_0|nx39967z1 fir:u_fir|add_16_3:tap_array_5_filter_block_next_sum_add16_0|nx2247z40 fir:u_fir|add_16_3:tap_array_5_filter_block_next_sum_add16_0|nx40964z1 fir:u_fir|add_16_4:tap_array_6_filter_block_next_sum_add16_0|nx2247z37 fir:u_fir|add_16_4:tap_array_6_filter_block_next_sum_add16_0|nx41961z1 fir:u_fir|add_16_5:tap_array_7_filter_block_next_sum_add16_0|nx2247z34 fir:u_fir|add_16_5:tap_array_7_filter_block_next_sum_add16_0|nx42958z1 fir:u_fir|add_16_6:tap_array_8_filter_block_next_sum_add16_0|nx2247z31 fir:u_fir|add_16_6:tap_array_8_filter_block_next_sum_add16_0|nx43955z1 fir:u_fir|add_16_7:tap_array_9_filter_block_next_sum_add16_0|nx2247z28 fir:u_fir|add_16_7:tap_array_9_filter_block_next_sum_add16_0|nx44952z1 fir:u_fir|add_16_8:tap_array_10_filter_block_next_sum_add16_0|nx2247z25 fir:u_fir|add_16_8:tap_array_10_filter_block_next_sum_add16_0|nx45949z1 fir:u_fir|add_16_9:tap_array_11_filter_block_next_sum_add16_0|nx2247z22 fir:u_fir|add_16_9:tap_array_11_filter_block_next_sum_add16_0|nx46946z1 fir:u_fir|add_16_10:tap_array_12_filter_block_next_sum_add16_0|nx2247z19 fir:u_fir|add_16_10:tap_array_12_filter_block_next_sum_add16_0|nx62798z1 fir:u_fir|add_16_11:tap_array_13_filter_block_next_sum_add16_0|nx2247z16 fir:u_fir|add_16_11:tap_array_13_filter_block_next_sum_add16_0|nx63795z1 fir:u_fir|add_16_12:tap_array_14_filter_block_next_sum_add16_0|nx2247z13 fir:u_fir|add_16_12:tap_array_14_filter_block_next_sum_add16_0|nx64792z1 fir:u_fir|add_16_13:tap_array_15_filter_block_next_sum_add16_0|nx2247z10 fir:u_fir|add_16_13:tap_array_15_filter_block_next_sum_add16_0|nx253z1 fir:u_fir|add_16_14:tap_array_16_filter_block_next_sum_add16_0|nx2247z7 fir:u_fir|add_16_14:tap_array_16_filter_block_next_sum_add16_0|nx1250z1 fir:u_fir|add_16_15:tap_array_17_filter_block_next_sum_add16_0|nx2247z4 fir:u_fir|add_16_15:tap_array_17_filter_block_next_sum_add16_0|nx2247z1 audio_out_15_ } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X44_Y12 X54_Y23 " "Info: Peak interconnect usage is 2% of the available device resources in the region that extends from location X44_Y12 to location X54_Y23" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "90 " "Warning: Found 90 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[0\] 0 " "Info: Pin \"ledg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[1\] 0 " "Info: Pin \"ledg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[2\] 0 " "Info: Pin \"ledg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[3\] 0 " "Info: Pin \"ledg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[4\] 0 " "Info: Pin \"ledg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[5\] 0 " "Info: Pin \"ledg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[6\] 0 " "Info: Pin \"ledg\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[7\] 0 " "Info: Pin \"ledg\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[8\] 0 " "Info: Pin \"ledg\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[0\] 0 " "Info: Pin \"ledr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[1\] 0 " "Info: Pin \"ledr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[2\] 0 " "Info: Pin \"ledr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[3\] 0 " "Info: Pin \"ledr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[4\] 0 " "Info: Pin \"ledr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[5\] 0 " "Info: Pin \"ledr\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[6\] 0 " "Info: Pin \"ledr\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[7\] 0 " "Info: Pin \"ledr\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[8\] 0 " "Info: Pin \"ledr\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[9\] 0 " "Info: Pin \"ledr\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[10\] 0 " "Info: Pin \"ledr\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[11\] 0 " "Info: Pin \"ledr\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[12\] 0 " "Info: Pin \"ledr\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[13\] 0 " "Info: Pin \"ledr\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[14\] 0 " "Info: Pin \"ledr\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[15\] 0 " "Info: Pin \"ledr\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[16\] 0 " "Info: Pin \"ledr\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[17\] 0 " "Info: Pin \"ledr\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[0\] 0 " "Info: Pin \"hex0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[1\] 0 " "Info: Pin \"hex0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[2\] 0 " "Info: Pin \"hex0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[3\] 0 " "Info: Pin \"hex0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[4\] 0 " "Info: Pin \"hex0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[5\] 0 " "Info: Pin \"hex0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[6\] 0 " "Info: Pin \"hex0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[0\] 0 " "Info: Pin \"hex1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[1\] 0 " "Info: Pin \"hex1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[2\] 0 " "Info: Pin \"hex1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[3\] 0 " "Info: Pin \"hex1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[4\] 0 " "Info: Pin \"hex1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[5\] 0 " "Info: Pin \"hex1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[6\] 0 " "Info: Pin \"hex1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[0\] 0 " "Info: Pin \"hex2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[1\] 0 " "Info: Pin \"hex2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[2\] 0 " "Info: Pin \"hex2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[3\] 0 " "Info: Pin \"hex2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[4\] 0 " "Info: Pin \"hex2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[5\] 0 " "Info: Pin \"hex2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[6\] 0 " "Info: Pin \"hex2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[0\] 0 " "Info: Pin \"hex3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[1\] 0 " "Info: Pin \"hex3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[2\] 0 " "Info: Pin \"hex3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[3\] 0 " "Info: Pin \"hex3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[4\] 0 " "Info: Pin \"hex3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[5\] 0 " "Info: Pin \"hex3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[6\] 0 " "Info: Pin \"hex3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex4\[0\] 0 " "Info: Pin \"hex4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex4\[1\] 0 " "Info: Pin \"hex4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex4\[2\] 0 " "Info: Pin \"hex4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex4\[3\] 0 " "Info: Pin \"hex4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex4\[4\] 0 " "Info: Pin \"hex4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex4\[5\] 0 " "Info: Pin \"hex4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex4\[6\] 0 " "Info: Pin \"hex4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex5\[0\] 0 " "Info: Pin \"hex5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex5\[1\] 0 " "Info: Pin \"hex5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex5\[2\] 0 " "Info: Pin \"hex5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex5\[3\] 0 " "Info: Pin \"hex5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex5\[4\] 0 " "Info: Pin \"hex5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex5\[5\] 0 " "Info: Pin \"hex5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex5\[6\] 0 " "Info: Pin \"hex5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex6\[0\] 0 " "Info: Pin \"hex6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex6\[1\] 0 " "Info: Pin \"hex6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex6\[2\] 0 " "Info: Pin \"hex6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex6\[3\] 0 " "Info: Pin \"hex6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex6\[4\] 0 " "Info: Pin \"hex6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex6\[5\] 0 " "Info: Pin \"hex6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex6\[6\] 0 " "Info: Pin \"hex6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex7\[0\] 0 " "Info: Pin \"hex7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex7\[1\] 0 " "Info: Pin \"hex7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex7\[2\] 0 " "Info: Pin \"hex7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex7\[3\] 0 " "Info: Pin \"hex7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex7\[4\] 0 " "Info: Pin \"hex7\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex7\[5\] 0 " "Info: Pin \"hex7\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex7\[6\] 0 " "Info: Pin \"hex7\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aud_xck 0 " "Info: Pin \"aud_xck\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aud_dacdat 0 " "Info: Pin \"aud_dacdat\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aud_daclrck 0 " "Info: Pin \"aud_daclrck\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aud_adclrck 0 " "Info: Pin \"aud_adclrck\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "i2c_sclk 0 " "Info: Pin \"i2c_sclk\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "i2c_sdat 0 " "Info: Pin \"i2c_sdat\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aud_bclk 0 " "Info: Pin \"aud_bclk\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "1 " "Warning: Following 1 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "aud_bclk a permanently enabled " "Info: Pin aud_bclk has a permanently enabled output enable" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { aud_bclk } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "aud_bclk" } } } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 17060 12 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { aud_bclk } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "58 " "Warning: Following 58 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ledg\[0\] GND " "Info: Pin ledg\[0\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { ledg[0] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ledg\[0\]" } } } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 17583 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ledg[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ledg\[1\] GND " "Info: Pin ledg\[1\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { ledg[1] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ledg\[1\]" } } } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 17575 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ledg[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ledg\[2\] GND " "Info: Pin ledg\[2\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { ledg[2] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ledg\[2\]" } } } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 17567 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ledg[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ledg\[3\] GND " "Info: Pin ledg\[3\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { ledg[3] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ledg\[3\]" } } } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 17559 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ledg[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ledg\[4\] GND " "Info: Pin ledg\[4\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { ledg[4] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ledg\[4\]" } } } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 17551 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ledg[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ledg\[5\] GND " "Info: Pin ledg\[5\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { ledg[5] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ledg\[5\]" } } } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 17543 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ledg[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ledg\[6\] GND " "Info: Pin ledg\[6\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { ledg[6] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ledg\[6\]" } } } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 17535 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ledg[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ledg\[7\] GND " "Info: Pin ledg\[7\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { ledg[7] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ledg\[7\]" } } } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 17527 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ledg[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ledg\[8\] GND " "Info: Pin ledg\[8\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { ledg[8] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ledg\[8\]" } } } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 17519 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ledg[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ledr\[0\] GND " "Info: Pin ledr\[0\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { ledr[0] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ledr\[0\]" } } } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 17511 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ledr[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ledr\[1\] GND " "Info: Pin ledr\[1\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { ledr[1] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ledr\[1\]" } } } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 17503 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ledr[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ledr\[2\] GND " "Info: Pin ledr\[2\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { ledr[2] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ledr\[2\]" } } } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 17431 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ledr[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ledr\[3\] GND " "Info: Pin ledr\[3\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { ledr[3] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ledr\[3\]" } } } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 17423 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ledr[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ledr\[4\] GND " "Info: Pin ledr\[4\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { ledr[4] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ledr\[4\]" } } } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 17415 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ledr[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ledr\[5\] GND " "Info: Pin ledr\[5\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { ledr[5] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ledr\[5\]" } } } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 17407 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ledr[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ledr\[6\] GND " "Info: Pin ledr\[6\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { ledr[6] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ledr\[6\]" } } } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 17399 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ledr[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ledr\[7\] GND " "Info: Pin ledr\[7\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { ledr[7] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ledr\[7\]" } } } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 17391 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ledr[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ledr\[8\] GND " "Info: Pin ledr\[8\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { ledr[8] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ledr\[8\]" } } } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 17383 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ledr[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ledr\[9\] GND " "Info: Pin ledr\[9\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { ledr[9] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ledr\[9\]" } } } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 17375 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ledr[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ledr\[10\] GND " "Info: Pin ledr\[10\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { ledr[10] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ledr\[10\]" } } } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 17495 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ledr[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ledr\[11\] GND " "Info: Pin ledr\[11\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { ledr[11] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ledr\[11\]" } } } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 17487 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ledr[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ledr\[12\] GND " "Info: Pin ledr\[12\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { ledr[12] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ledr\[12\]" } } } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 17479 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ledr[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ledr\[13\] GND " "Info: Pin ledr\[13\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { ledr[13] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ledr\[13\]" } } } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 17471 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ledr[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ledr\[14\] GND " "Info: Pin ledr\[14\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { ledr[14] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ledr\[14\]" } } } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 17463 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ledr[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ledr\[15\] GND " "Info: Pin ledr\[15\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { ledr[15] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ledr\[15\]" } } } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 17455 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ledr[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ledr\[16\] GND " "Info: Pin ledr\[16\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { ledr[16] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ledr\[16\]" } } } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 17447 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ledr[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ledr\[17\] GND " "Info: Pin ledr\[17\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { ledr[17] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ledr\[17\]" } } } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 17439 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ledr[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hex0\[0\] GND " "Info: Pin hex0\[0\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { hex0[0] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "hex0\[0\]" } } } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 18047 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { hex0[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hex0\[1\] GND " "Info: Pin hex0\[1\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { hex0[1] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "hex0\[1\]" } } } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 18039 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { hex0[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hex0\[2\] GND " "Info: Pin hex0\[2\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { hex0[2] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "hex0\[2\]" } } } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 18031 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { hex0[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hex0\[3\] GND " "Info: Pin hex0\[3\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { hex0[3] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "hex0\[3\]" } } } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 18023 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { hex0[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hex0\[4\] GND " "Info: Pin hex0\[4\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { hex0[4] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "hex0\[4\]" } } } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 18015 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { hex0[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hex0\[5\] GND " "Info: Pin hex0\[5\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { hex0[5] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "hex0\[5\]" } } } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 18007 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { hex0[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hex0\[6\] GND " "Info: Pin hex0\[6\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { hex0[6] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "hex0\[6\]" } } } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 17999 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { hex0[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hex1\[0\] GND " "Info: Pin hex1\[0\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { hex1[0] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "hex1\[0\]" } } } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 17991 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { hex1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hex1\[1\] GND " "Info: Pin hex1\[1\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { hex1[1] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "hex1\[1\]" } } } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 17983 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { hex1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hex1\[2\] GND " "Info: Pin hex1\[2\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { hex1[2] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "hex1\[2\]" } } } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 17975 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { hex1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hex1\[3\] GND " "Info: Pin hex1\[3\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { hex1[3] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "hex1\[3\]" } } } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 17967 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { hex1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hex1\[4\] GND " "Info: Pin hex1\[4\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { hex1[4] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "hex1\[4\]" } } } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 17959 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { hex1[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hex1\[5\] GND " "Info: Pin hex1\[5\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { hex1[5] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "hex1\[5\]" } } } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 17951 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { hex1[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hex1\[6\] GND " "Info: Pin hex1\[6\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { hex1[6] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "hex1\[6\]" } } } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 17943 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { hex1[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hex2\[0\] GND " "Info: Pin hex2\[0\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { hex2[0] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "hex2\[0\]" } } } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 17935 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { hex2[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hex2\[1\] GND " "Info: Pin hex2\[1\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { hex2[1] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "hex2\[1\]" } } } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 17927 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { hex2[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hex2\[2\] GND " "Info: Pin hex2\[2\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { hex2[2] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "hex2\[2\]" } } } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 17919 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { hex2[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hex2\[3\] GND " "Info: Pin hex2\[3\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { hex2[3] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "hex2\[3\]" } } } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 17911 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { hex2[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hex2\[4\] GND " "Info: Pin hex2\[4\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { hex2[4] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "hex2\[4\]" } } } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 17903 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { hex2[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hex2\[5\] GND " "Info: Pin hex2\[5\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { hex2[5] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "hex2\[5\]" } } } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 17895 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { hex2[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hex2\[6\] GND " "Info: Pin hex2\[6\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { hex2[6] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "hex2\[6\]" } } } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 17887 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { hex2[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hex3\[0\] GND " "Info: Pin hex3\[0\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { hex3[0] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "hex3\[0\]" } } } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 17879 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { hex3[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hex3\[1\] GND " "Info: Pin hex3\[1\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { hex3[1] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "hex3\[1\]" } } } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 17871 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { hex3[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hex3\[2\] GND " "Info: Pin hex3\[2\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { hex3[2] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "hex3\[2\]" } } } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 17863 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { hex3[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hex3\[3\] GND " "Info: Pin hex3\[3\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { hex3[3] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "hex3\[3\]" } } } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 17855 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { hex3[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hex3\[4\] GND " "Info: Pin hex3\[4\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { hex3[4] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "hex3\[4\]" } } } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 17847 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { hex3[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hex3\[5\] GND " "Info: Pin hex3\[5\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { hex3[5] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "hex3\[5\]" } } } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 17839 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { hex3[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hex3\[6\] GND " "Info: Pin hex3\[6\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { hex3[6] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "hex3\[6\]" } } } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 17831 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { hex3[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hex7\[1\] GND " "Info: Pin hex7\[1\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { hex7[1] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "hex7\[1\]" } } } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 17647 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { hex7[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hex7\[2\] GND " "Info: Pin hex7\[2\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { hex7[2] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "hex7\[2\]" } } } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 17639 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { hex7[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hex7\[6\] VCC " "Info: Pin hex7\[6\] has VCC driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { hex7[6] } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "hex7\[6\]" } } } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 17607 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { hex7[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "i2c_av_config_notri:u_i2c_av_config\|i2c_ctrl_notri:u0\|nx51857z1 " "Info: Following pins have the same output enable: i2c_av_config_notri:u_i2c_av_config\|i2c_ctrl_notri:u0\|nx51857z1" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional i2c_sdat 3.3-V LVTTL " "Info: Type bi-directional pin i2c_sdat uses the 3.3-V LVTTL I/O standard" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { i2c_sdat } } } { "/opt/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "i2c_sdat" } } } } { "fir_top_logic.edf" "" { Text "/home/kyttong/ECE-327/lab2/uw_tmp/fir_top_logic.edf" 17185 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { i2c_sdat } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 28 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "318 " "Info: Peak virtual memory: 318 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 26 18:36:48 2016 " "Info: Processing ended: Tue Jan 26 18:36:48 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Info: Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
