0.6
2018.2
Jun 14 2018
20:07:38
/home/jack/Documents/Git/riscvsoc/cpu/add.v,1550443816,verilog,,/home/jack/Documents/Git/riscvsoc/cpu/alu.v,,add,,,../../../../../../cpu/header,,,,,
/home/jack/Documents/Git/riscvsoc/cpu/alu.v,1550443816,verilog,,/home/jack/Documents/Git/riscvsoc/cpu/branch_comparator.v,/home/jack/Documents/Git/riscvsoc/cpu/header/alu.vh,alu,,,../../../../../../cpu/header,,,,,
/home/jack/Documents/Git/riscvsoc/cpu/branch_comparator.v,1550443816,verilog,,/home/jack/Documents/Git/riscvsoc/cpu/control.v,,branch_comparator,,,../../../../../../cpu/header,,,,,
/home/jack/Documents/Git/riscvsoc/cpu/control.v,1550443816,verilog,,/home/jack/Documents/Git/riscvsoc/cpu/cpu.v,/home/jack/Documents/Git/riscvsoc/cpu/header/control.vh,control,,,../../../../../../cpu/header,,,,,
/home/jack/Documents/Git/riscvsoc/cpu/cpu.v,1550443816,verilog,,/home/jack/Documents/Git/riscvsoc/cpu/data_memory.v,/home/jack/Documents/Git/riscvsoc/cpu/header/definitions.vh,cpu,,,../../../../../../cpu/header,,,,,
/home/jack/Documents/Git/riscvsoc/cpu/data_memory.v,1550443816,verilog,,/home/jack/Documents/Git/riscvsoc/cpu/decode.v,,data_memory,,,../../../../../../cpu/header,,,,,
/home/jack/Documents/Git/riscvsoc/cpu/decode.v,1550443816,verilog,,/home/jack/Documents/Git/riscvsoc/cpu/immediate_generator.v,/home/jack/Documents/Git/riscvsoc/cpu/header/control.vh,decode,,,../../../../../../cpu/header,,,,,
/home/jack/Documents/Git/riscvsoc/cpu/header/alu.vh,1550443816,verilog,,,,,,,,,,,,
/home/jack/Documents/Git/riscvsoc/cpu/header/control.vh,1550443816,verilog,,,,,,,,,,,,
/home/jack/Documents/Git/riscvsoc/cpu/header/definitions.vh,1550443816,verilog,,,,,,,,,,,,
/home/jack/Documents/Git/riscvsoc/cpu/header/immgen.vh,1550443816,verilog,,,,,,,,,,,,
/home/jack/Documents/Git/riscvsoc/cpu/header/loadgen.vh,1550443816,verilog,,,,,,,,,,,,
/home/jack/Documents/Git/riscvsoc/cpu/header/storegen.vh,1550178158,verilog,,,,,,,,,,,,
/home/jack/Documents/Git/riscvsoc/cpu/immediate_generator.v,1550443816,verilog,,/home/jack/Documents/Git/riscvsoc/cpu/instruction_memory.v,/home/jack/Documents/Git/riscvsoc/cpu/header/immgen.vh,immediate_generator,,,../../../../../../cpu/header,,,,,
/home/jack/Documents/Git/riscvsoc/cpu/instruction_memory.v,1550443816,verilog,,/home/jack/Documents/Git/riscvsoc/cpu/load_generator.v,,instruction_memory,,,../../../../../../cpu/header,,,,,
/home/jack/Documents/Git/riscvsoc/cpu/load_generator.v,1550443816,verilog,,/home/jack/Documents/Git/riscvsoc/cpu/mux2.v,/home/jack/Documents/Git/riscvsoc/cpu/header/loadgen.vh,load_generator,,,../../../../../../cpu/header,,,,,
/home/jack/Documents/Git/riscvsoc/cpu/mux2.v,1550443816,verilog,,/home/jack/Documents/Git/riscvsoc/cpu/mux3.v,,mux2,,,../../../../../../cpu/header,,,,,
/home/jack/Documents/Git/riscvsoc/cpu/mux3.v,1550065466,verilog,,/home/jack/Documents/Git/riscvsoc/cpu/pc.v,,mux3,,,../../../../../../cpu/header,,,,,
/home/jack/Documents/Git/riscvsoc/cpu/pc.v,1550383157,verilog,,/home/jack/Documents/Git/riscvsoc/cpu/registers.v,,pc,,,../../../../../../cpu/header,,,,,
/home/jack/Documents/Git/riscvsoc/cpu/registers.v,1550382042,verilog,,/home/jack/Documents/Git/riscvsoc/cpu/store_generator.v,,registers,,,../../../../../../cpu/header,,,,,
/home/jack/Documents/Git/riscvsoc/cpu/store_generator.v,1550219247,verilog,,/home/jack/Documents/Git/riscvsoc/cpu/tb/cpu_tb.v,/home/jack/Documents/Git/riscvsoc/cpu/header/storegen.vh,store_generator,,,../../../../../../cpu/header,,,,,
/home/jack/Documents/Git/riscvsoc/cpu/tb/alu_tb.v,1550370025,verilog,,,/home/jack/Documents/Git/riscvsoc/cpu/header/alu.vh,alu_tb,,,../../../../../../cpu/header,,,,,
/home/jack/Documents/Git/riscvsoc/cpu/tb/cpu_tb.v,1550388682,verilog,,,,cpu_tb,,,../../../../../../cpu/header,,,,,
/home/jack/Documents/Git/riscvsoc/cpu/tb/immediate_generator_tb.v,1550386264,verilog,,,/home/jack/Documents/Git/riscvsoc/cpu/header/immgen.vh,immediate_generator_tb,,,../../../../../../cpu/header,,,,,
/home/jack/Documents/Git/riscvsoc/vivado/riscvcpu-vivado/riscvcpu-vivado.sim/sim_1/behav/xsim/glbl.v,1549373987,verilog,,,,glbl,,,,,,,,
