#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\SOFTWA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\SOFTWA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\SOFTWA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\SOFTWA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\SOFTWA~1\iverilog\lib\ivl\va_math.vpi";
:vpi_module "D:\SOFTWA~1\iverilog\lib\ivl\v2009.vpi";
S_000001807b4a7be0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001807b4aa1c0 .scope module, "test_bne_TB" "test_bne_TB" 3 2;
 .timescale 0 0;
v000001807b50daf0_0 .var "clk", 0 0;
v000001807b50c0b0_0 .net "dataadr", 31 0, v000001807b507150_0;  1 drivers
v000001807b50db90_0 .net "memwrite", 0 0, L_000001807b50d550;  1 drivers
v000001807b50d410_0 .var "reset", 0 0;
v000001807b50cab0_0 .net "writedata", 31 0, L_000001807b579e50;  1 drivers
E_000001807b4a1c20 .event negedge, v000001807b49ef70_0;
S_000001807b465050 .scope module, "dut" "top" 3 8, 4 5 0, S_000001807b4aa1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "writedata";
    .port_info 3 /OUTPUT 32 "dataadr";
    .port_info 4 /OUTPUT 1 "memwrite";
v000001807b50d730_0 .net "clk", 0 0, v000001807b50daf0_0;  1 drivers
v000001807b50c510_0 .net "dataadr", 31 0, v000001807b507150_0;  alias, 1 drivers
v000001807b50c1f0_0 .net "instr", 31 0, L_000001807b498d90;  1 drivers
v000001807b50cfb0_0 .net "memwrite", 0 0, L_000001807b50d550;  alias, 1 drivers
v000001807b50d9b0_0 .net "pc", 31 0, v000001807b507470_0;  1 drivers
v000001807b50da50_0 .net "readdata", 31 0, L_000001807b498930;  1 drivers
v000001807b50c330_0 .net "reset", 0 0, v000001807b50d410_0;  1 drivers
v000001807b50d7d0_0 .net "writedata", 31 0, L_000001807b579e50;  alias, 1 drivers
L_000001807b579450 .part v000001807b507470_0, 2, 6;
S_000001807b4651e0 .scope module, "dmem" "dmem" 4 28, 5 1 0, S_000001807b465050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_000001807b498930 .functor BUFZ 32, L_000001807b579950, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001807b49e610 .array "RAM", 0 63, 31 0;
v000001807b49e1b0_0 .net *"_ivl_0", 31 0, L_000001807b579950;  1 drivers
v000001807b49e070_0 .net *"_ivl_3", 29 0, L_000001807b578e10;  1 drivers
v000001807b49e390_0 .net "a", 31 0, v000001807b507150_0;  alias, 1 drivers
v000001807b49ef70_0 .net "clk", 0 0, v000001807b50daf0_0;  alias, 1 drivers
v000001807b49eb10_0 .net "rd", 31 0, L_000001807b498930;  alias, 1 drivers
v000001807b49f010_0 .net "wd", 31 0, L_000001807b579e50;  alias, 1 drivers
v000001807b49f650_0 .net "we", 0 0, L_000001807b50d550;  alias, 1 drivers
E_000001807b4a0de0 .event posedge, v000001807b49ef70_0;
L_000001807b579950 .array/port v000001807b49e610, L_000001807b578e10;
L_000001807b578e10 .part v000001807b507150_0, 2, 30;
S_000001807b46c4b0 .scope module, "imem" "imem" 4 24, 6 1 0, S_000001807b465050;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "a";
    .port_info 1 /OUTPUT 32 "rd";
L_000001807b498d90 .functor BUFZ 32, L_000001807b579770, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001807b49ea70 .array "RAM", 0 63, 31 0;
v000001807b49de90_0 .net *"_ivl_0", 31 0, L_000001807b579770;  1 drivers
v000001807b49f6f0_0 .net *"_ivl_2", 7 0, L_000001807b579b30;  1 drivers
L_000001807b5203a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001807b49f330_0 .net *"_ivl_5", 1 0, L_000001807b5203a0;  1 drivers
v000001807b49e930_0 .net "a", 5 0, L_000001807b579450;  1 drivers
v000001807b49fb50_0 .net "rd", 31 0, L_000001807b498d90;  alias, 1 drivers
L_000001807b579770 .array/port v000001807b49ea70, L_000001807b579b30;
L_000001807b579b30 .concat [ 6 2 0 0], L_000001807b579450, L_000001807b5203a0;
S_000001807b46c640 .scope module, "mips" "mips" 4 14, 7 7 0, S_000001807b465050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "pc";
    .port_info 3 /INPUT 32 "instr";
    .port_info 4 /OUTPUT 1 "memwrite";
    .port_info 5 /OUTPUT 32 "aluout";
    .port_info 6 /OUTPUT 32 "writedata";
    .port_info 7 /INPUT 32 "readdata";
v000001807b50c3d0_0 .net "alucontrol", 2 0, v000001807b49e430_0;  1 drivers
v000001807b50d2d0_0 .net "aluout", 31 0, v000001807b507150_0;  alias, 1 drivers
v000001807b50d370_0 .net "alusrc", 0 0, L_000001807b50dcd0;  1 drivers
v000001807b50d870_0 .net "clk", 0 0, v000001807b50daf0_0;  alias, 1 drivers
v000001807b50d910_0 .net "instr", 31 0, L_000001807b498d90;  alias, 1 drivers
v000001807b50d230_0 .net "jump", 0 0, L_000001807b50df50;  1 drivers
v000001807b50cc90_0 .net "memtoreg", 0 0, L_000001807b50dd70;  1 drivers
v000001807b50deb0_0 .net "memwrite", 0 0, L_000001807b50d550;  alias, 1 drivers
v000001807b50c290_0 .net "pc", 31 0, v000001807b507470_0;  alias, 1 drivers
v000001807b50cdd0_0 .net "pcsrc", 0 0, v000001807b507f10_0;  1 drivers
v000001807b50de10_0 .net "readdata", 31 0, L_000001807b498930;  alias, 1 drivers
v000001807b50c150_0 .net "regdst", 0 0, L_000001807b50dc30;  1 drivers
v000001807b50cf10_0 .net "regwrite", 0 0, L_000001807b50d4b0;  1 drivers
v000001807b50d690_0 .net "reset", 0 0, v000001807b50d410_0;  alias, 1 drivers
v000001807b50d5f0_0 .net "writedata", 31 0, L_000001807b579e50;  alias, 1 drivers
v000001807b50ce70_0 .net "zero", 0 0, v000001807b506ed0_0;  1 drivers
L_000001807b50c790 .part L_000001807b498d90, 26, 6;
L_000001807b50d0f0 .part L_000001807b498d90, 0, 6;
S_000001807b465580 .scope module, "c" "controller" 7 19, 8 7 0, S_000001807b46c640;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "op";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "zero";
    .port_info 3 /OUTPUT 1 "memtoreg";
    .port_info 4 /OUTPUT 1 "memwrite";
    .port_info 5 /OUTPUT 1 "pcsrc";
    .port_info 6 /OUTPUT 1 "alusrc";
    .port_info 7 /OUTPUT 1 "regdst";
    .port_info 8 /OUTPUT 1 "regwrite";
    .port_info 9 /OUTPUT 1 "jump";
    .port_info 10 /OUTPUT 3 "alucontrol";
    .port_info 11 /INPUT 1 "clk";
v000001807b49dfd0_0 .net "alucontrol", 2 0, v000001807b49e430_0;  alias, 1 drivers
v000001807b49ec50_0 .net "aluop", 2 0, L_000001807b50c470;  1 drivers
v000001807b49f0b0_0 .net "alusrc", 0 0, L_000001807b50dcd0;  alias, 1 drivers
v000001807b49ed90_0 .net "branch", 0 0, L_000001807b50c8d0;  1 drivers
v000001807b49f970_0 .net "clk", 0 0, v000001807b50daf0_0;  alias, 1 drivers
v000001807b49fab0_0 .net "funct", 5 0, L_000001807b50d0f0;  1 drivers
v000001807b49e250_0 .net "jump", 0 0, L_000001807b50df50;  alias, 1 drivers
v000001807b49e2f0_0 .net "memtoreg", 0 0, L_000001807b50dd70;  alias, 1 drivers
v000001807b49ee30_0 .net "memwrite", 0 0, L_000001807b50d550;  alias, 1 drivers
v000001807b497c70_0 .net "op", 5 0, L_000001807b50c790;  1 drivers
v000001807b507f10_0 .var "pcsrc", 0 0;
v000001807b507650_0 .net "regdst", 0 0, L_000001807b50dc30;  alias, 1 drivers
v000001807b507330_0 .net "regwrite", 0 0, L_000001807b50d4b0;  alias, 1 drivers
v000001807b507b50_0 .net "zero", 0 0, v000001807b506ed0_0;  alias, 1 drivers
E_000001807b4a0ea0 .event anyedge, v000001807b49e7f0_0, v000001807b49e750_0, v000001807b507b50_0;
S_000001807b465710 .scope module, "ad" "aludec" 8 35, 9 1 0, S_000001807b465580;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct";
    .port_info 1 /INPUT 3 "aluop";
    .port_info 2 /OUTPUT 3 "alucontrol";
v000001807b49e430_0 .var "alucontrol", 2 0;
v000001807b49e890_0 .net "aluop", 2 0, L_000001807b50c470;  alias, 1 drivers
v000001807b49dd50_0 .net "funct", 5 0, L_000001807b50d0f0;  alias, 1 drivers
E_000001807b4a1360 .event anyedge, v000001807b49e890_0, v000001807b49dd50_0;
S_000001807b469740 .scope begin, "aludecblock" "aludecblock" 9 7, 9 7 0, S_000001807b465710;
 .timescale 0 0;
S_000001807b4698d0 .scope module, "md" "maindec" 8 23, 10 4 0, S_000001807b465580;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "op";
    .port_info 1 /OUTPUT 1 "memtoreg";
    .port_info 2 /OUTPUT 1 "memwrite";
    .port_info 3 /OUTPUT 1 "branch";
    .port_info 4 /OUTPUT 1 "alusrc";
    .port_info 5 /OUTPUT 1 "regdst";
    .port_info 6 /OUTPUT 1 "regwrite";
    .port_info 7 /OUTPUT 1 "jump";
    .port_info 8 /OUTPUT 3 "aluop";
    .port_info 9 /INPUT 1 "clk";
v000001807b49fa10_0 .net *"_ivl_10", 9 0, v000001807b49f790_0;  1 drivers
v000001807b49e4d0_0 .net "aluop", 2 0, L_000001807b50c470;  alias, 1 drivers
v000001807b49ecf0_0 .net "alusrc", 0 0, L_000001807b50dcd0;  alias, 1 drivers
v000001807b49e750_0 .net "branch", 0 0, L_000001807b50c8d0;  alias, 1 drivers
v000001807b49df30_0 .net "clk", 0 0, v000001807b50daf0_0;  alias, 1 drivers
v000001807b49f790_0 .var "controls", 9 0;
v000001807b49f830_0 .net "jump", 0 0, L_000001807b50df50;  alias, 1 drivers
v000001807b49e570_0 .net "memtoreg", 0 0, L_000001807b50dd70;  alias, 1 drivers
v000001807b49e9d0_0 .net "memwrite", 0 0, L_000001807b50d550;  alias, 1 drivers
v000001807b49e7f0_0 .net "op", 5 0, L_000001807b50c790;  alias, 1 drivers
v000001807b49f290_0 .net "regdst", 0 0, L_000001807b50dc30;  alias, 1 drivers
v000001807b49eed0_0 .net "regwrite", 0 0, L_000001807b50d4b0;  alias, 1 drivers
E_000001807b4a13a0 .event anyedge, v000001807b49e7f0_0;
L_000001807b50d4b0 .part v000001807b49f790_0, 9, 1;
L_000001807b50dc30 .part v000001807b49f790_0, 8, 1;
L_000001807b50dcd0 .part v000001807b49f790_0, 7, 1;
L_000001807b50c8d0 .part v000001807b49f790_0, 6, 1;
L_000001807b50d550 .part v000001807b49f790_0, 5, 1;
L_000001807b50dd70 .part v000001807b49f790_0, 4, 1;
L_000001807b50df50 .part v000001807b49f790_0, 3, 1;
L_000001807b50c470 .part v000001807b49f790_0, 0, 3;
S_000001807b478410 .scope module, "dp" "datapath" 7 33, 11 9 0, S_000001807b46c640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "memtoreg";
    .port_info 3 /INPUT 1 "pcsrc";
    .port_info 4 /INPUT 1 "alusrc";
    .port_info 5 /INPUT 1 "regdst";
    .port_info 6 /INPUT 1 "regwrite";
    .port_info 7 /INPUT 1 "jump";
    .port_info 8 /INPUT 3 "alucontrol";
    .port_info 9 /OUTPUT 1 "zero";
    .port_info 10 /OUTPUT 32 "pc";
    .port_info 11 /INPUT 32 "instr";
    .port_info 12 /OUTPUT 32 "aluout";
    .port_info 13 /OUTPUT 32 "writedata";
    .port_info 14 /INPUT 32 "readdata";
v000001807b50a490_0 .net *"_ivl_3", 3 0, L_000001807b50c6f0;  1 drivers
v000001807b509c70_0 .net *"_ivl_5", 25 0, L_000001807b50d190;  1 drivers
L_000001807b520118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001807b509590_0 .net/2u *"_ivl_6", 1 0, L_000001807b520118;  1 drivers
v000001807b509630_0 .net "alucontrol", 2 0, v000001807b49e430_0;  alias, 1 drivers
v000001807b50a210_0 .net "aluout", 31 0, v000001807b507150_0;  alias, 1 drivers
v000001807b50a7b0_0 .net "alusrc", 0 0, L_000001807b50dcd0;  alias, 1 drivers
v000001807b509db0_0 .net "clk", 0 0, v000001807b50daf0_0;  alias, 1 drivers
v000001807b50a5d0_0 .net "instr", 31 0, L_000001807b498d90;  alias, 1 drivers
v000001807b509e50_0 .net "jump", 0 0, L_000001807b50df50;  alias, 1 drivers
v000001807b5099f0_0 .net "memtoreg", 0 0, L_000001807b50dd70;  alias, 1 drivers
v000001807b50ad50_0 .net "pc", 31 0, v000001807b507470_0;  alias, 1 drivers
v000001807b50ae90_0 .net "pcbranch", 31 0, L_000001807b50c650;  1 drivers
v000001807b509a90_0 .net "pcnext", 31 0, L_000001807b50cbf0;  1 drivers
v000001807b509810_0 .net "pcnextbr", 31 0, L_000001807b50cb50;  1 drivers
v000001807b509130_0 .net "pcplus4", 31 0, L_000001807b50d050;  1 drivers
v000001807b50aa30_0 .net "pcsrc", 0 0, v000001807b507f10_0;  alias, 1 drivers
v000001807b5091d0_0 .net "readdata", 31 0, L_000001807b498930;  alias, 1 drivers
v000001807b5098b0_0 .net "regdst", 0 0, L_000001807b50dc30;  alias, 1 drivers
v000001807b50ab70_0 .net "regwrite", 0 0, L_000001807b50d4b0;  alias, 1 drivers
v000001807b509b30_0 .net "reset", 0 0, v000001807b50d410_0;  alias, 1 drivers
v000001807b509270_0 .net "result", 31 0, L_000001807b578730;  1 drivers
v000001807b50ac10_0 .net "signimm", 31 0, L_000001807b579630;  1 drivers
v000001807b509bd0_0 .net "signimmsh", 31 0, L_000001807b50c5b0;  1 drivers
v000001807b50a2b0_0 .net "srca", 31 0, L_000001807b579130;  1 drivers
v000001807b50acb0_0 .net "srcb", 31 0, L_000001807b578910;  1 drivers
v000001807b50af30_0 .net "writedata", 31 0, L_000001807b579e50;  alias, 1 drivers
v000001807b509090_0 .net "writereg", 4 0, L_000001807b5785f0;  1 drivers
v000001807b509310_0 .net "zero", 0 0, v000001807b506ed0_0;  alias, 1 drivers
L_000001807b50c6f0 .part L_000001807b50d050, 28, 4;
L_000001807b50d190 .part L_000001807b498d90, 0, 26;
L_000001807b50c970 .concat [ 2 26 4 0], L_000001807b520118, L_000001807b50d190, L_000001807b50c6f0;
L_000001807b579810 .part L_000001807b498d90, 21, 5;
L_000001807b5780f0 .part L_000001807b498d90, 16, 5;
L_000001807b578690 .part L_000001807b498d90, 16, 5;
L_000001807b5791d0 .part L_000001807b498d90, 11, 5;
L_000001807b5799f0 .part L_000001807b498d90, 0, 16;
S_000001807b4785a0 .scope module, "alu" "alu" 11 98, 12 9 0, S_000001807b478410;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "srca";
    .port_info 1 /INPUT 32 "srcb";
    .port_info 2 /INPUT 3 "alucontrol";
    .port_info 3 /OUTPUT 32 "aluout";
    .port_info 4 /OUTPUT 1 "zero";
v000001807b5078d0_0 .net "alucontrol", 2 0, v000001807b49e430_0;  alias, 1 drivers
v000001807b507150_0 .var "aluout", 31 0;
v000001807b506110_0 .net "srca", 31 0, L_000001807b579130;  alias, 1 drivers
v000001807b5070b0_0 .net "srcb", 31 0, L_000001807b578910;  alias, 1 drivers
v000001807b506ed0_0 .var "zero", 0 0;
E_000001807b4a1ae0 .event anyedge, v000001807b49e430_0, v000001807b506110_0, v000001807b5070b0_0;
S_000001807b47d970 .scope begin, "alublock" "alublock" 12 16, 12 16 0, S_000001807b4785a0;
 .timescale 0 0;
S_000001807b47db00 .scope module, "immsh" "sl2" 11 43, 13 1 0, S_000001807b478410;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "y";
v000001807b5064d0_0 .net *"_ivl_1", 29 0, L_000001807b50c830;  1 drivers
L_000001807b5200d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001807b506430_0 .net/2u *"_ivl_2", 1 0, L_000001807b5200d0;  1 drivers
v000001807b507790_0 .net "a", 31 0, L_000001807b579630;  alias, 1 drivers
v000001807b507010_0 .net "y", 31 0, L_000001807b50c5b0;  alias, 1 drivers
L_000001807b50c830 .part L_000001807b579630, 0, 30;
L_000001807b50c5b0 .concat [ 2 30 0 0], L_000001807b5200d0, L_000001807b50c830;
S_000001807b460590 .scope module, "pcadd1" "adder" 11 38, 14 1 0, S_000001807b478410;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v000001807b506c50_0 .net "a", 31 0, v000001807b507470_0;  alias, 1 drivers
L_000001807b520088 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001807b5076f0_0 .net "b", 31 0, L_000001807b520088;  1 drivers
v000001807b507e70_0 .net "y", 31 0, L_000001807b50d050;  alias, 1 drivers
L_000001807b50d050 .arith/sum 32, v000001807b507470_0, L_000001807b520088;
S_000001807b460720 .scope module, "pcadd2" "adder" 11 47, 14 1 0, S_000001807b478410;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v000001807b5073d0_0 .net "a", 31 0, L_000001807b50d050;  alias, 1 drivers
v000001807b5067f0_0 .net "b", 31 0, L_000001807b50c5b0;  alias, 1 drivers
v000001807b507dd0_0 .net "y", 31 0, L_000001807b50c650;  alias, 1 drivers
L_000001807b50c650 .arith/sum 32, L_000001807b50d050, L_000001807b50c5b0;
S_000001807b47eeb0 .scope module, "pcbrmux" "mux2" 11 52, 15 1 0, S_000001807b478410;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_000001807b4a1b20 .param/l "WIDTH" 0 15 2, +C4<00000000000000000000000000100000>;
v000001807b5071f0_0 .net "d0", 31 0, L_000001807b50d050;  alias, 1 drivers
v000001807b506070_0 .net "d1", 31 0, L_000001807b50c650;  alias, 1 drivers
v000001807b506f70_0 .net "s", 0 0, v000001807b507f10_0;  alias, 1 drivers
v000001807b506250_0 .net "y", 31 0, L_000001807b50cb50;  alias, 1 drivers
L_000001807b50cb50 .functor MUXZ 32, L_000001807b50d050, L_000001807b50c650, v000001807b507f10_0, C4<>;
S_000001807b5086c0 .scope module, "pcmux" "mux2" 11 58, 15 1 0, S_000001807b478410;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_000001807b4a15a0 .param/l "WIDTH" 0 15 2, +C4<00000000000000000000000000100000>;
v000001807b5062f0_0 .net "d0", 31 0, L_000001807b50cb50;  alias, 1 drivers
v000001807b506610_0 .net "d1", 31 0, L_000001807b50c970;  1 drivers
v000001807b5066b0_0 .net "s", 0 0, L_000001807b50df50;  alias, 1 drivers
v000001807b506390_0 .net "y", 31 0, L_000001807b50cbf0;  alias, 1 drivers
L_000001807b50cbf0 .functor MUXZ 32, L_000001807b50cb50, L_000001807b50c970, L_000001807b50df50, C4<>;
S_000001807b508080 .scope module, "pcreg" "flopr" 11 32, 16 1 0, S_000001807b478410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_000001807b4a15e0 .param/l "WIDTH" 0 16 2, +C4<00000000000000000000000000100000>;
v000001807b507290_0 .net "clk", 0 0, v000001807b50daf0_0;  alias, 1 drivers
v000001807b5061b0_0 .net "d", 31 0, L_000001807b50cbf0;  alias, 1 drivers
v000001807b507470_0 .var "q", 31 0;
v000001807b507510_0 .net "reset", 0 0, v000001807b50d410_0;  alias, 1 drivers
E_000001807b4a1660 .event posedge, v000001807b507510_0, v000001807b49ef70_0;
S_000001807b508210 .scope module, "resmux" "mux2" 11 81, 15 1 0, S_000001807b478410;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_000001807b4a16e0 .param/l "WIDTH" 0 15 2, +C4<00000000000000000000000000100000>;
v000001807b506cf0_0 .net "d0", 31 0, v000001807b507150_0;  alias, 1 drivers
v000001807b506570_0 .net "d1", 31 0, L_000001807b498930;  alias, 1 drivers
v000001807b506750_0 .net "s", 0 0, L_000001807b50dd70;  alias, 1 drivers
v000001807b506890_0 .net "y", 31 0, L_000001807b578730;  alias, 1 drivers
L_000001807b578730 .functor MUXZ 32, v000001807b507150_0, L_000001807b498930, L_000001807b50dd70, C4<>;
S_000001807b5083a0 .scope module, "rf" "regfile" 11 65, 17 1 0, S_000001807b478410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 5 "ra1";
    .port_info 3 /INPUT 5 "ra2";
    .port_info 4 /INPUT 5 "wa3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
v000001807b507970_0 .net *"_ivl_0", 31 0, L_000001807b50ca10;  1 drivers
v000001807b506930_0 .net *"_ivl_10", 6 0, L_000001807b5796d0;  1 drivers
L_000001807b5201f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001807b507bf0_0 .net *"_ivl_13", 1 0, L_000001807b5201f0;  1 drivers
L_000001807b520238 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001807b506d90_0 .net/2u *"_ivl_14", 31 0, L_000001807b520238;  1 drivers
v000001807b506bb0_0 .net *"_ivl_18", 31 0, L_000001807b579a90;  1 drivers
L_000001807b520280 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001807b507830_0 .net *"_ivl_21", 26 0, L_000001807b520280;  1 drivers
L_000001807b5202c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001807b507a10_0 .net/2u *"_ivl_22", 31 0, L_000001807b5202c8;  1 drivers
v000001807b507ab0_0 .net *"_ivl_24", 0 0, L_000001807b578550;  1 drivers
v000001807b5075b0_0 .net *"_ivl_26", 31 0, L_000001807b578b90;  1 drivers
v000001807b5069d0_0 .net *"_ivl_28", 6 0, L_000001807b5784b0;  1 drivers
L_000001807b520160 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001807b507c90_0 .net *"_ivl_3", 26 0, L_000001807b520160;  1 drivers
L_000001807b520310 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001807b507d30_0 .net *"_ivl_31", 1 0, L_000001807b520310;  1 drivers
L_000001807b520358 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001807b506a70_0 .net/2u *"_ivl_32", 31 0, L_000001807b520358;  1 drivers
L_000001807b5201a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001807b506b10_0 .net/2u *"_ivl_4", 31 0, L_000001807b5201a8;  1 drivers
v000001807b506e30_0 .net *"_ivl_6", 0 0, L_000001807b50cd30;  1 drivers
v000001807b509770_0 .net *"_ivl_8", 31 0, L_000001807b578410;  1 drivers
v000001807b50a670_0 .net "clk", 0 0, v000001807b50daf0_0;  alias, 1 drivers
v000001807b50adf0_0 .net "ra1", 4 0, L_000001807b579810;  1 drivers
v000001807b50a8f0_0 .net "ra2", 4 0, L_000001807b5780f0;  1 drivers
v000001807b50a0d0_0 .net "rd1", 31 0, L_000001807b579130;  alias, 1 drivers
v000001807b5093b0_0 .net "rd2", 31 0, L_000001807b579e50;  alias, 1 drivers
v000001807b50aad0 .array "rf", 0 31, 31 0;
v000001807b509950_0 .net "wa3", 4 0, L_000001807b5785f0;  alias, 1 drivers
v000001807b50a990_0 .net "wd3", 31 0, L_000001807b578730;  alias, 1 drivers
v000001807b509ef0_0 .net "we3", 0 0, L_000001807b50d4b0;  alias, 1 drivers
L_000001807b50ca10 .concat [ 5 27 0 0], L_000001807b579810, L_000001807b520160;
L_000001807b50cd30 .cmp/ne 32, L_000001807b50ca10, L_000001807b5201a8;
L_000001807b578410 .array/port v000001807b50aad0, L_000001807b5796d0;
L_000001807b5796d0 .concat [ 5 2 0 0], L_000001807b579810, L_000001807b5201f0;
L_000001807b579130 .functor MUXZ 32, L_000001807b520238, L_000001807b578410, L_000001807b50cd30, C4<>;
L_000001807b579a90 .concat [ 5 27 0 0], L_000001807b5780f0, L_000001807b520280;
L_000001807b578550 .cmp/ne 32, L_000001807b579a90, L_000001807b5202c8;
L_000001807b578b90 .array/port v000001807b50aad0, L_000001807b5784b0;
L_000001807b5784b0 .concat [ 5 2 0 0], L_000001807b5780f0, L_000001807b520310;
L_000001807b579e50 .functor MUXZ 32, L_000001807b520358, L_000001807b578b90, L_000001807b578550, C4<>;
S_000001807b508d00 .scope module, "se" "signext" 11 87, 18 1 0, S_000001807b478410;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /OUTPUT 32 "y";
v000001807b509f90_0 .net *"_ivl_1", 0 0, L_000001807b5787d0;  1 drivers
v000001807b50a170_0 .net *"_ivl_2", 15 0, L_000001807b578d70;  1 drivers
v000001807b509d10_0 .net "a", 15 0, L_000001807b5799f0;  1 drivers
v000001807b50a710_0 .net "y", 31 0, L_000001807b579630;  alias, 1 drivers
L_000001807b5787d0 .part L_000001807b5799f0, 15, 1;
LS_000001807b578d70_0_0 .concat [ 1 1 1 1], L_000001807b5787d0, L_000001807b5787d0, L_000001807b5787d0, L_000001807b5787d0;
LS_000001807b578d70_0_4 .concat [ 1 1 1 1], L_000001807b5787d0, L_000001807b5787d0, L_000001807b5787d0, L_000001807b5787d0;
LS_000001807b578d70_0_8 .concat [ 1 1 1 1], L_000001807b5787d0, L_000001807b5787d0, L_000001807b5787d0, L_000001807b5787d0;
LS_000001807b578d70_0_12 .concat [ 1 1 1 1], L_000001807b5787d0, L_000001807b5787d0, L_000001807b5787d0, L_000001807b5787d0;
L_000001807b578d70 .concat [ 4 4 4 4], LS_000001807b578d70_0_0, LS_000001807b578d70_0_4, LS_000001807b578d70_0_8, LS_000001807b578d70_0_12;
L_000001807b579630 .concat [ 16 16 0 0], L_000001807b5799f0, L_000001807b578d70;
S_000001807b508530 .scope module, "srcbmux" "mux2" 11 92, 15 1 0, S_000001807b478410;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_000001807b4a17a0 .param/l "WIDTH" 0 15 2, +C4<00000000000000000000000000100000>;
v000001807b50a350_0 .net "d0", 31 0, L_000001807b579e50;  alias, 1 drivers
v000001807b50a3f0_0 .net "d1", 31 0, L_000001807b579630;  alias, 1 drivers
v000001807b509450_0 .net "s", 0 0, L_000001807b50dcd0;  alias, 1 drivers
v000001807b50a850_0 .net "y", 31 0, L_000001807b578910;  alias, 1 drivers
L_000001807b578910 .functor MUXZ 32, L_000001807b579e50, L_000001807b579630, L_000001807b50dcd0, C4<>;
S_000001807b508850 .scope module, "wrmux" "mux2" 11 75, 15 1 0, S_000001807b478410;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "d0";
    .port_info 1 /INPUT 5 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "y";
P_000001807b4a1860 .param/l "WIDTH" 0 15 2, +C4<00000000000000000000000000000101>;
v000001807b5094f0_0 .net "d0", 4 0, L_000001807b578690;  1 drivers
v000001807b5096d0_0 .net "d1", 4 0, L_000001807b5791d0;  1 drivers
v000001807b50a030_0 .net "s", 0 0, L_000001807b50dc30;  alias, 1 drivers
v000001807b50a530_0 .net "y", 4 0, L_000001807b5785f0;  alias, 1 drivers
L_000001807b5785f0 .functor MUXZ 5, L_000001807b578690, L_000001807b5791d0, L_000001807b50dc30, C4<>;
    .scope S_000001807b4698d0;
T_0 ;
Ewait_0 .event/or E_000001807b4a13a0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v000001807b49e7f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %pushi/vec4 1023, 1023, 10;
    %store/vec4 v000001807b49f790_0, 0, 10;
    %jmp T_0.10;
T_0.0 ;
    %pushi/vec4 772, 0, 10;
    %store/vec4 v000001807b49f790_0, 0, 10;
    %jmp T_0.10;
T_0.1 ;
    %pushi/vec4 656, 0, 10;
    %store/vec4 v000001807b49f790_0, 0, 10;
    %jmp T_0.10;
T_0.2 ;
    %pushi/vec4 160, 0, 10;
    %store/vec4 v000001807b49f790_0, 0, 10;
    %jmp T_0.10;
T_0.3 ;
    %pushi/vec4 65, 0, 10;
    %store/vec4 v000001807b49f790_0, 0, 10;
    %jmp T_0.10;
T_0.4 ;
    %pushi/vec4 65, 0, 10;
    %store/vec4 v000001807b49f790_0, 0, 10;
    %jmp T_0.10;
T_0.5 ;
    %pushi/vec4 640, 0, 10;
    %store/vec4 v000001807b49f790_0, 0, 10;
    %jmp T_0.10;
T_0.6 ;
    %pushi/vec4 8, 0, 10;
    %store/vec4 v000001807b49f790_0, 0, 10;
    %jmp T_0.10;
T_0.7 ;
    %pushi/vec4 642, 0, 10;
    %store/vec4 v000001807b49f790_0, 0, 10;
    %jmp T_0.10;
T_0.8 ;
    %pushi/vec4 643, 0, 10;
    %store/vec4 v000001807b49f790_0, 0, 10;
    %jmp T_0.10;
T_0.10 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001807b465710;
T_1 ;
Ewait_1 .event/or E_000001807b4a1360, E_0x0;
    %wait Ewait_1;
    %fork t_1, S_000001807b469740;
    %jmp t_0;
    .scope S_000001807b469740;
t_1 ;
    %load/vec4 v000001807b49e890_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %load/vec4 v000001807b49dd50_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v000001807b49e430_0, 0, 3;
    %jmp T_1.12;
T_1.6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001807b49e430_0, 0, 3;
    %jmp T_1.12;
T_1.7 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001807b49e430_0, 0, 3;
    %jmp T_1.12;
T_1.8 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001807b49e430_0, 0, 3;
    %jmp T_1.12;
T_1.9 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001807b49e430_0, 0, 3;
    %jmp T_1.12;
T_1.10 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000001807b49e430_0, 0, 3;
    %jmp T_1.12;
T_1.12 ;
    %pop/vec4 1;
    %jmp T_1.5;
T_1.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001807b49e430_0, 0, 3;
    %jmp T_1.5;
T_1.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001807b49e430_0, 0, 3;
    %jmp T_1.5;
T_1.2 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001807b49e430_0, 0, 3;
    %jmp T_1.5;
T_1.3 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001807b49e430_0, 0, 3;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %end;
    .scope S_000001807b465710;
t_0 %join;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001807b465580;
T_2 ;
Ewait_2 .event/or E_000001807b4a0ea0, E_0x0;
    %wait Ewait_2;
    %load/vec4 v000001807b497c70_0;
    %cmpi/e 4, 0, 6;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v000001807b49ed90_0;
    %load/vec4 v000001807b507b50_0;
    %inv;
    %and;
    %store/vec4 v000001807b507f10_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001807b49ed90_0;
    %load/vec4 v000001807b507b50_0;
    %and;
    %store/vec4 v000001807b507f10_0, 0, 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001807b508080;
T_3 ;
    %wait E_000001807b4a1660;
    %load/vec4 v000001807b507510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001807b507470_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001807b5061b0_0;
    %assign/vec4 v000001807b507470_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001807b5083a0;
T_4 ;
    %wait E_000001807b4a0de0;
    %load/vec4 v000001807b509ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001807b50a990_0;
    %load/vec4 v000001807b509950_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001807b50aad0, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001807b4785a0;
T_5 ;
Ewait_3 .event/or E_000001807b4a1ae0, E_0x0;
    %wait Ewait_3;
    %fork t_3, S_000001807b47d970;
    %jmp t_2;
    .scope S_000001807b47d970;
t_3 ;
    %load/vec4 v000001807b5078d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000001807b507150_0, 0, 32;
    %jmp T_5.6;
T_5.0 ;
    %load/vec4 v000001807b506110_0;
    %load/vec4 v000001807b5070b0_0;
    %add;
    %store/vec4 v000001807b507150_0, 0, 32;
    %jmp T_5.6;
T_5.1 ;
    %load/vec4 v000001807b506110_0;
    %load/vec4 v000001807b5070b0_0;
    %sub;
    %store/vec4 v000001807b507150_0, 0, 32;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v000001807b506110_0;
    %load/vec4 v000001807b5070b0_0;
    %and;
    %store/vec4 v000001807b507150_0, 0, 32;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v000001807b506110_0;
    %load/vec4 v000001807b5070b0_0;
    %or;
    %store/vec4 v000001807b507150_0, 0, 32;
    %jmp T_5.6;
T_5.4 ;
    %load/vec4 v000001807b506110_0;
    %load/vec4 v000001807b5070b0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_5.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.8, 8;
T_5.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.8, 8;
 ; End of false expr.
    %blend;
T_5.8;
    %store/vec4 v000001807b507150_0, 0, 32;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %load/vec4 v000001807b507150_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.9, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_5.10, 8;
T_5.9 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_5.10, 8;
 ; End of false expr.
    %blend;
T_5.10;
    %pad/s 1;
    %store/vec4 v000001807b506ed0_0, 0, 1;
    %end;
    .scope S_000001807b4785a0;
t_2 %join;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001807b46c4b0;
T_6 ;
    %vpi_call/w 6 6 "$readmemh", "memfile_ori.dat", v000001807b49ea70 {0 0 0};
    %end;
    .thread T_6;
    .scope S_000001807b4651e0;
T_7 ;
    %wait E_000001807b4a0de0;
    %load/vec4 v000001807b49f650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001807b49f010_0;
    %load/vec4 v000001807b49e390_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001807b49e610, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001807b4aa1c0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001807b50daf0_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_000001807b4aa1c0;
T_9 ;
    %vpi_call/w 3 17 "$dumpfile", "test_ori_TB.vcd" {0 0 0};
    %vpi_call/w 3 18 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001807b50d410_0, 0;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001807b50d410_0, 0;
    %end;
    .thread T_9;
    .scope S_000001807b4aa1c0;
T_10 ;
    %delay 5, 0;
    %load/vec4 v000001807b50daf0_0;
    %inv;
    %assign/vec4 v000001807b50daf0_0, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_000001807b4aa1c0;
T_11 ;
    %wait E_000001807b4a1c20;
    %load/vec4 v000001807b50db90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v000001807b50c0b0_0;
    %cmpi/e 84, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_11.4, 4;
    %load/vec4 v000001807b50cab0_0;
    %pushi/vec4 13, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_11.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %vpi_call/w 3 30 "$display", "Simulation succeeded" {0 0 0};
    %vpi_call/w 3 31 "$finish" {0 0 0};
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 33 "$display", "Simulation failed" {0 0 0};
    %vpi_call/w 3 34 "$finish" {0 0 0};
T_11.3 ;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    "-";
    "test_ori_TB.sv";
    "./top.sv";
    "./dmem.sv";
    "./imem.sv";
    "./mips.sv";
    "./controller.sv";
    "./aludec.sv";
    "./maindec.sv";
    "./datapath.sv";
    "./alu.sv";
    "./sl2.sv";
    "./adder.sv";
    "./mux2.sv";
    "./flopr.sv";
    "./regfile.sv";
    "./signext.sv";
