<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `/home/runner/.cargo/registry/src/github.com-1ecc6299db9ec823/stm32f4-0.11.0/src/stm32f405/otg_fs_host.rs`."><meta name="keywords" content="rust, rustlang, rust-lang"><title>otg_fs_host.rs - source</title><link rel="stylesheet" type="text/css" href="../../../normalize.css"><link rel="stylesheet" type="text/css" href="../../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../../light.css"  id="themeStyle"><link rel="stylesheet" type="text/css" href="../../../dark.css" disabled ><link rel="stylesheet" type="text/css" href="../../../ayu.css" disabled ><script id="default-settings"></script><script src="../../../storage.js"></script><noscript><link rel="stylesheet" href="../../../noscript.css"></noscript><link rel="icon" type="image/svg+xml" href="../../../favicon.svg">
<link rel="alternate icon" type="image/png" href="../../../favicon-16x16.png">
<link rel="alternate icon" type="image/png" href="../../../favicon-32x32.png"><style type="text/css">#crate-search{background-image:url("../../../down-arrow.svg");}</style></head><body class="rustdoc source"><!--[if lte IE 8]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="sidebar-menu">&#9776;</div><a href='../../../stm32f4/index.html'><div class='logo-container rust-logo'><img src='../../../rust-logo.png' alt='logo'></div></a></nav><div class="theme-picker"><button id="theme-picker" aria-label="Pick another theme!" aria-haspopup="menu"><img src="../../../brush.svg" width="18" alt="Pick another theme!"></button><div id="theme-choices" role="menu"></div></div><script src="../../../theme.js"></script><nav class="sub"><form class="search-form"><div class="search-container"><div><select id="crate-search"><option value="All crates">All crates</option></select><input class="search-input" name="search" disabled autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"></div><span class="help-button">?</span>
                <a id="settings-menu" href="../../../settings.html"><img src="../../../wheel.svg" width="18" alt="Change settings"></a></div></form></nav><section id="main" class="content"><pre class="line-numbers"><span id="1">  1</span>
<span id="2">  2</span>
<span id="3">  3</span>
<span id="4">  4</span>
<span id="5">  5</span>
<span id="6">  6</span>
<span id="7">  7</span>
<span id="8">  8</span>
<span id="9">  9</span>
<span id="10"> 10</span>
<span id="11"> 11</span>
<span id="12"> 12</span>
<span id="13"> 13</span>
<span id="14"> 14</span>
<span id="15"> 15</span>
<span id="16"> 16</span>
<span id="17"> 17</span>
<span id="18"> 18</span>
<span id="19"> 19</span>
<span id="20"> 20</span>
<span id="21"> 21</span>
<span id="22"> 22</span>
<span id="23"> 23</span>
<span id="24"> 24</span>
<span id="25"> 25</span>
<span id="26"> 26</span>
<span id="27"> 27</span>
<span id="28"> 28</span>
<span id="29"> 29</span>
<span id="30"> 30</span>
<span id="31"> 31</span>
<span id="32"> 32</span>
<span id="33"> 33</span>
<span id="34"> 34</span>
<span id="35"> 35</span>
<span id="36"> 36</span>
<span id="37"> 37</span>
<span id="38"> 38</span>
<span id="39"> 39</span>
<span id="40"> 40</span>
<span id="41"> 41</span>
<span id="42"> 42</span>
<span id="43"> 43</span>
<span id="44"> 44</span>
<span id="45"> 45</span>
<span id="46"> 46</span>
<span id="47"> 47</span>
<span id="48"> 48</span>
<span id="49"> 49</span>
<span id="50"> 50</span>
<span id="51"> 51</span>
<span id="52"> 52</span>
<span id="53"> 53</span>
<span id="54"> 54</span>
<span id="55"> 55</span>
<span id="56"> 56</span>
<span id="57"> 57</span>
<span id="58"> 58</span>
<span id="59"> 59</span>
<span id="60"> 60</span>
<span id="61"> 61</span>
<span id="62"> 62</span>
<span id="63"> 63</span>
<span id="64"> 64</span>
<span id="65"> 65</span>
<span id="66"> 66</span>
<span id="67"> 67</span>
<span id="68"> 68</span>
<span id="69"> 69</span>
<span id="70"> 70</span>
<span id="71"> 71</span>
<span id="72"> 72</span>
<span id="73"> 73</span>
<span id="74"> 74</span>
<span id="75"> 75</span>
<span id="76"> 76</span>
<span id="77"> 77</span>
<span id="78"> 78</span>
<span id="79"> 79</span>
<span id="80"> 80</span>
<span id="81"> 81</span>
<span id="82"> 82</span>
<span id="83"> 83</span>
<span id="84"> 84</span>
<span id="85"> 85</span>
<span id="86"> 86</span>
<span id="87"> 87</span>
<span id="88"> 88</span>
<span id="89"> 89</span>
<span id="90"> 90</span>
<span id="91"> 91</span>
<span id="92"> 92</span>
<span id="93"> 93</span>
<span id="94"> 94</span>
<span id="95"> 95</span>
<span id="96"> 96</span>
<span id="97"> 97</span>
<span id="98"> 98</span>
<span id="99"> 99</span>
<span id="100">100</span>
<span id="101">101</span>
<span id="102">102</span>
<span id="103">103</span>
<span id="104">104</span>
<span id="105">105</span>
<span id="106">106</span>
<span id="107">107</span>
<span id="108">108</span>
<span id="109">109</span>
<span id="110">110</span>
<span id="111">111</span>
<span id="112">112</span>
<span id="113">113</span>
<span id="114">114</span>
<span id="115">115</span>
<span id="116">116</span>
<span id="117">117</span>
<span id="118">118</span>
<span id="119">119</span>
<span id="120">120</span>
<span id="121">121</span>
<span id="122">122</span>
<span id="123">123</span>
<span id="124">124</span>
<span id="125">125</span>
<span id="126">126</span>
<span id="127">127</span>
<span id="128">128</span>
<span id="129">129</span>
<span id="130">130</span>
<span id="131">131</span>
<span id="132">132</span>
<span id="133">133</span>
<span id="134">134</span>
<span id="135">135</span>
<span id="136">136</span>
<span id="137">137</span>
<span id="138">138</span>
<span id="139">139</span>
<span id="140">140</span>
<span id="141">141</span>
<span id="142">142</span>
<span id="143">143</span>
<span id="144">144</span>
<span id="145">145</span>
<span id="146">146</span>
<span id="147">147</span>
<span id="148">148</span>
<span id="149">149</span>
<span id="150">150</span>
<span id="151">151</span>
<span id="152">152</span>
<span id="153">153</span>
<span id="154">154</span>
<span id="155">155</span>
<span id="156">156</span>
<span id="157">157</span>
<span id="158">158</span>
<span id="159">159</span>
<span id="160">160</span>
<span id="161">161</span>
<span id="162">162</span>
<span id="163">163</span>
<span id="164">164</span>
<span id="165">165</span>
<span id="166">166</span>
<span id="167">167</span>
<span id="168">168</span>
<span id="169">169</span>
<span id="170">170</span>
<span id="171">171</span>
<span id="172">172</span>
<span id="173">173</span>
<span id="174">174</span>
<span id="175">175</span>
<span id="176">176</span>
<span id="177">177</span>
<span id="178">178</span>
<span id="179">179</span>
<span id="180">180</span>
<span id="181">181</span>
<span id="182">182</span>
<span id="183">183</span>
<span id="184">184</span>
<span id="185">185</span>
<span id="186">186</span>
<span id="187">187</span>
<span id="188">188</span>
<span id="189">189</span>
<span id="190">190</span>
<span id="191">191</span>
<span id="192">192</span>
<span id="193">193</span>
<span id="194">194</span>
<span id="195">195</span>
<span id="196">196</span>
<span id="197">197</span>
<span id="198">198</span>
<span id="199">199</span>
<span id="200">200</span>
<span id="201">201</span>
<span id="202">202</span>
<span id="203">203</span>
<span id="204">204</span>
<span id="205">205</span>
<span id="206">206</span>
<span id="207">207</span>
<span id="208">208</span>
<span id="209">209</span>
<span id="210">210</span>
<span id="211">211</span>
<span id="212">212</span>
<span id="213">213</span>
<span id="214">214</span>
<span id="215">215</span>
<span id="216">216</span>
<span id="217">217</span>
<span id="218">218</span>
<span id="219">219</span>
<span id="220">220</span>
<span id="221">221</span>
<span id="222">222</span>
<span id="223">223</span>
<span id="224">224</span>
<span id="225">225</span>
<span id="226">226</span>
<span id="227">227</span>
<span id="228">228</span>
<span id="229">229</span>
<span id="230">230</span>
<span id="231">231</span>
<span id="232">232</span>
<span id="233">233</span>
<span id="234">234</span>
<span id="235">235</span>
<span id="236">236</span>
<span id="237">237</span>
<span id="238">238</span>
<span id="239">239</span>
<span id="240">240</span>
<span id="241">241</span>
<span id="242">242</span>
<span id="243">243</span>
<span id="244">244</span>
<span id="245">245</span>
<span id="246">246</span>
<span id="247">247</span>
<span id="248">248</span>
<span id="249">249</span>
<span id="250">250</span>
<span id="251">251</span>
<span id="252">252</span>
<span id="253">253</span>
<span id="254">254</span>
<span id="255">255</span>
<span id="256">256</span>
<span id="257">257</span>
<span id="258">258</span>
<span id="259">259</span>
<span id="260">260</span>
<span id="261">261</span>
<span id="262">262</span>
<span id="263">263</span>
<span id="264">264</span>
<span id="265">265</span>
<span id="266">266</span>
<span id="267">267</span>
<span id="268">268</span>
<span id="269">269</span>
<span id="270">270</span>
<span id="271">271</span>
<span id="272">272</span>
<span id="273">273</span>
<span id="274">274</span>
<span id="275">275</span>
<span id="276">276</span>
<span id="277">277</span>
<span id="278">278</span>
<span id="279">279</span>
<span id="280">280</span>
<span id="281">281</span>
<span id="282">282</span>
<span id="283">283</span>
<span id="284">284</span>
<span id="285">285</span>
<span id="286">286</span>
<span id="287">287</span>
<span id="288">288</span>
<span id="289">289</span>
<span id="290">290</span>
<span id="291">291</span>
<span id="292">292</span>
<span id="293">293</span>
<span id="294">294</span>
<span id="295">295</span>
<span id="296">296</span>
<span id="297">297</span>
<span id="298">298</span>
<span id="299">299</span>
<span id="300">300</span>
<span id="301">301</span>
<span id="302">302</span>
<span id="303">303</span>
<span id="304">304</span>
<span id="305">305</span>
<span id="306">306</span>
<span id="307">307</span>
<span id="308">308</span>
<span id="309">309</span>
<span id="310">310</span>
<span id="311">311</span>
<span id="312">312</span>
<span id="313">313</span>
<span id="314">314</span>
<span id="315">315</span>
<span id="316">316</span>
<span id="317">317</span>
<span id="318">318</span>
<span id="319">319</span>
<span id="320">320</span>
<span id="321">321</span>
<span id="322">322</span>
<span id="323">323</span>
<span id="324">324</span>
<span id="325">325</span>
<span id="326">326</span>
<span id="327">327</span>
<span id="328">328</span>
<span id="329">329</span>
<span id="330">330</span>
<span id="331">331</span>
<span id="332">332</span>
<span id="333">333</span>
<span id="334">334</span>
<span id="335">335</span>
<span id="336">336</span>
<span id="337">337</span>
<span id="338">338</span>
<span id="339">339</span>
<span id="340">340</span>
<span id="341">341</span>
<span id="342">342</span>
<span id="343">343</span>
<span id="344">344</span>
<span id="345">345</span>
<span id="346">346</span>
<span id="347">347</span>
<span id="348">348</span>
<span id="349">349</span>
<span id="350">350</span>
<span id="351">351</span>
<span id="352">352</span>
<span id="353">353</span>
<span id="354">354</span>
<span id="355">355</span>
<span id="356">356</span>
<span id="357">357</span>
<span id="358">358</span>
<span id="359">359</span>
<span id="360">360</span>
<span id="361">361</span>
<span id="362">362</span>
<span id="363">363</span>
<span id="364">364</span>
<span id="365">365</span>
<span id="366">366</span>
<span id="367">367</span>
<span id="368">368</span>
<span id="369">369</span>
<span id="370">370</span>
<span id="371">371</span>
<span id="372">372</span>
<span id="373">373</span>
<span id="374">374</span>
<span id="375">375</span>
<span id="376">376</span>
<span id="377">377</span>
<span id="378">378</span>
<span id="379">379</span>
<span id="380">380</span>
<span id="381">381</span>
<span id="382">382</span>
<span id="383">383</span>
<span id="384">384</span>
<span id="385">385</span>
<span id="386">386</span>
<span id="387">387</span>
<span id="388">388</span>
<span id="389">389</span>
<span id="390">390</span>
<span id="391">391</span>
<span id="392">392</span>
<span id="393">393</span>
<span id="394">394</span>
<span id="395">395</span>
<span id="396">396</span>
<span id="397">397</span>
<span id="398">398</span>
<span id="399">399</span>
<span id="400">400</span>
<span id="401">401</span>
<span id="402">402</span>
<span id="403">403</span>
<span id="404">404</span>
<span id="405">405</span>
<span id="406">406</span>
<span id="407">407</span>
<span id="408">408</span>
<span id="409">409</span>
<span id="410">410</span>
<span id="411">411</span>
<span id="412">412</span>
<span id="413">413</span>
<span id="414">414</span>
<span id="415">415</span>
<span id="416">416</span>
<span id="417">417</span>
<span id="418">418</span>
<span id="419">419</span>
<span id="420">420</span>
<span id="421">421</span>
<span id="422">422</span>
<span id="423">423</span>
<span id="424">424</span>
<span id="425">425</span>
<span id="426">426</span>
<span id="427">427</span>
<span id="428">428</span>
<span id="429">429</span>
<span id="430">430</span>
<span id="431">431</span>
<span id="432">432</span>
<span id="433">433</span>
<span id="434">434</span>
<span id="435">435</span>
<span id="436">436</span>
<span id="437">437</span>
<span id="438">438</span>
<span id="439">439</span>
<span id="440">440</span>
<span id="441">441</span>
<span id="442">442</span>
<span id="443">443</span>
<span id="444">444</span>
<span id="445">445</span>
<span id="446">446</span>
<span id="447">447</span>
<span id="448">448</span>
<span id="449">449</span>
<span id="450">450</span>
<span id="451">451</span>
<span id="452">452</span>
<span id="453">453</span>
<span id="454">454</span>
<span id="455">455</span>
<span id="456">456</span>
<span id="457">457</span>
<span id="458">458</span>
<span id="459">459</span>
<span id="460">460</span>
<span id="461">461</span>
<span id="462">462</span>
<span id="463">463</span>
<span id="464">464</span>
<span id="465">465</span>
<span id="466">466</span>
<span id="467">467</span>
<span id="468">468</span>
<span id="469">469</span>
<span id="470">470</span>
<span id="471">471</span>
<span id="472">472</span>
<span id="473">473</span>
<span id="474">474</span>
<span id="475">475</span>
<span id="476">476</span>
<span id="477">477</span>
<span id="478">478</span>
<span id="479">479</span>
<span id="480">480</span>
<span id="481">481</span>
<span id="482">482</span>
<span id="483">483</span>
<span id="484">484</span>
<span id="485">485</span>
<span id="486">486</span>
<span id="487">487</span>
<span id="488">488</span>
<span id="489">489</span>
<span id="490">490</span>
<span id="491">491</span>
<span id="492">492</span>
<span id="493">493</span>
<span id="494">494</span>
<span id="495">495</span>
<span id="496">496</span>
<span id="497">497</span>
<span id="498">498</span>
<span id="499">499</span>
<span id="500">500</span>
<span id="501">501</span>
<span id="502">502</span>
<span id="503">503</span>
<span id="504">504</span>
<span id="505">505</span>
<span id="506">506</span>
<span id="507">507</span>
<span id="508">508</span>
<span id="509">509</span>
<span id="510">510</span>
<span id="511">511</span>
<span id="512">512</span>
<span id="513">513</span>
<span id="514">514</span>
<span id="515">515</span>
<span id="516">516</span>
<span id="517">517</span>
<span id="518">518</span>
<span id="519">519</span>
<span id="520">520</span>
<span id="521">521</span>
<span id="522">522</span>
<span id="523">523</span>
<span id="524">524</span>
<span id="525">525</span>
</pre><div class="example-wrap"><pre class="rust ">
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">r&quot;Register block&quot;</span>]</span>
<span class="attribute">#[<span class="ident">repr</span>(<span class="ident">C</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">RegisterBlock</span> {
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x00 - OTG_FS host configuration register (OTG_FS_HCFG)&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">hcfg</span>: <span class="ident">HCFG</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x04 - OTG_FS Host frame interval register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">hfir</span>: <span class="ident">HFIR</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x08 - OTG_FS host frame number/frame time remaining register (OTG_FS_HFNUM)&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">hfnum</span>: <span class="ident">HFNUM</span>,
    <span class="ident">_reserved3</span>: [<span class="ident">u8</span>; <span class="number">4usize</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x10 - OTG_FS_Host periodic transmit FIFO/queue status register (OTG_FS_HPTXSTS)&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">hptxsts</span>: <span class="ident">HPTXSTS</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x14 - OTG_FS Host all channels interrupt register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">haint</span>: <span class="ident">HAINT</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x18 - OTG_FS host all channels interrupt mask register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">haintmsk</span>: <span class="ident">HAINTMSK</span>,
    <span class="ident">_reserved6</span>: [<span class="ident">u8</span>; <span class="number">36usize</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x40 - OTG_FS host port control and status register (OTG_FS_HPRT)&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">hprt</span>: <span class="ident">HPRT</span>,
    <span class="ident">_reserved7</span>: [<span class="ident">u8</span>; <span class="number">188usize</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x100 - OTG_FS host channel-0 characteristics register (OTG_FS_HCCHAR0)&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">hcchar0</span>: <span class="ident">HCCHAR0</span>,
    <span class="ident">_reserved8</span>: [<span class="ident">u8</span>; <span class="number">4usize</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x108 - OTG_FS host channel-0 interrupt register (OTG_FS_HCINT0)&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">hcint0</span>: <span class="ident">HCINT0</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x10c - OTG_FS host channel-0 mask register (OTG_FS_HCINTMSK0)&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">hcintmsk0</span>: <span class="ident">HCINTMSK0</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x110 - OTG_FS host channel-0 transfer size register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">hctsiz0</span>: <span class="ident">HCTSIZ0</span>,
    <span class="ident">_reserved11</span>: [<span class="ident">u8</span>; <span class="number">12usize</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x120 - OTG_FS host channel-1 characteristics register (OTG_FS_HCCHAR1)&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">hcchar1</span>: <span class="ident">HCCHAR1</span>,
    <span class="ident">_reserved12</span>: [<span class="ident">u8</span>; <span class="number">4usize</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x128 - OTG_FS host channel-1 interrupt register (OTG_FS_HCINT1)&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">hcint1</span>: <span class="ident">HCINT1</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x12c - OTG_FS host channel-1 mask register (OTG_FS_HCINTMSK1)&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">hcintmsk1</span>: <span class="ident">HCINTMSK1</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x130 - OTG_FS host channel-1 transfer size register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">hctsiz1</span>: <span class="ident">HCTSIZ1</span>,
    <span class="ident">_reserved15</span>: [<span class="ident">u8</span>; <span class="number">12usize</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x140 - OTG_FS host channel-2 characteristics register (OTG_FS_HCCHAR2)&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">hcchar2</span>: <span class="ident">HCCHAR2</span>,
    <span class="ident">_reserved16</span>: [<span class="ident">u8</span>; <span class="number">4usize</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x148 - OTG_FS host channel-2 interrupt register (OTG_FS_HCINT2)&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">hcint2</span>: <span class="ident">HCINT2</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x14c - OTG_FS host channel-2 mask register (OTG_FS_HCINTMSK2)&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">hcintmsk2</span>: <span class="ident">HCINTMSK2</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x150 - OTG_FS host channel-2 transfer size register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">hctsiz2</span>: <span class="ident">HCTSIZ2</span>,
    <span class="ident">_reserved19</span>: [<span class="ident">u8</span>; <span class="number">12usize</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x160 - OTG_FS host channel-3 characteristics register (OTG_FS_HCCHAR3)&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">hcchar3</span>: <span class="ident">HCCHAR3</span>,
    <span class="ident">_reserved20</span>: [<span class="ident">u8</span>; <span class="number">4usize</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x168 - OTG_FS host channel-3 interrupt register (OTG_FS_HCINT3)&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">hcint3</span>: <span class="ident">HCINT3</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x16c - OTG_FS host channel-3 mask register (OTG_FS_HCINTMSK3)&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">hcintmsk3</span>: <span class="ident">HCINTMSK3</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x170 - OTG_FS host channel-3 transfer size register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">hctsiz3</span>: <span class="ident">HCTSIZ3</span>,
    <span class="ident">_reserved23</span>: [<span class="ident">u8</span>; <span class="number">12usize</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x180 - OTG_FS host channel-4 characteristics register (OTG_FS_HCCHAR4)&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">hcchar4</span>: <span class="ident">HCCHAR4</span>,
    <span class="ident">_reserved24</span>: [<span class="ident">u8</span>; <span class="number">4usize</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x188 - OTG_FS host channel-4 interrupt register (OTG_FS_HCINT4)&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">hcint4</span>: <span class="ident">HCINT4</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x18c - OTG_FS host channel-4 mask register (OTG_FS_HCINTMSK4)&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">hcintmsk4</span>: <span class="ident">HCINTMSK4</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x190 - OTG_FS host channel-x transfer size register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">hctsiz4</span>: <span class="ident">HCTSIZ4</span>,
    <span class="ident">_reserved27</span>: [<span class="ident">u8</span>; <span class="number">12usize</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x1a0 - OTG_FS host channel-5 characteristics register (OTG_FS_HCCHAR5)&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">hcchar5</span>: <span class="ident">HCCHAR5</span>,
    <span class="ident">_reserved28</span>: [<span class="ident">u8</span>; <span class="number">4usize</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x1a8 - OTG_FS host channel-5 interrupt register (OTG_FS_HCINT5)&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">hcint5</span>: <span class="ident">HCINT5</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x1ac - OTG_FS host channel-5 mask register (OTG_FS_HCINTMSK5)&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">hcintmsk5</span>: <span class="ident">HCINTMSK5</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x1b0 - OTG_FS host channel-5 transfer size register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">hctsiz5</span>: <span class="ident">HCTSIZ5</span>,
    <span class="ident">_reserved31</span>: [<span class="ident">u8</span>; <span class="number">12usize</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x1c0 - OTG_FS host channel-6 characteristics register (OTG_FS_HCCHAR6)&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">hcchar6</span>: <span class="ident">HCCHAR6</span>,
    <span class="ident">_reserved32</span>: [<span class="ident">u8</span>; <span class="number">4usize</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x1c8 - OTG_FS host channel-6 interrupt register (OTG_FS_HCINT6)&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">hcint6</span>: <span class="ident">HCINT6</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x1cc - OTG_FS host channel-6 mask register (OTG_FS_HCINTMSK6)&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">hcintmsk6</span>: <span class="ident">HCINTMSK6</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x1d0 - OTG_FS host channel-6 transfer size register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">hctsiz6</span>: <span class="ident">HCTSIZ6</span>,
    <span class="ident">_reserved35</span>: [<span class="ident">u8</span>; <span class="number">12usize</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x1e0 - OTG_FS host channel-7 characteristics register (OTG_FS_HCCHAR7)&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">hcchar7</span>: <span class="ident">HCCHAR7</span>,
    <span class="ident">_reserved36</span>: [<span class="ident">u8</span>; <span class="number">4usize</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x1e8 - OTG_FS host channel-7 interrupt register (OTG_FS_HCINT7)&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">hcint7</span>: <span class="ident">HCINT7</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x1ec - OTG_FS host channel-7 mask register (OTG_FS_HCINTMSK7)&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">hcintmsk7</span>: <span class="ident">HCINTMSK7</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x1f0 - OTG_FS host channel-7 transfer size register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">hctsiz7</span>: <span class="ident">HCTSIZ7</span>,
}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG_FS host configuration register (OTG_FS_HCFG)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hcfg](hcfg) module&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">HCFG</span> <span class="op">=</span> <span class="kw">crate</span>::<span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">_HCFG</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">allow</span>(<span class="ident">missing_docs</span>)]</span>
<span class="attribute">#[<span class="ident">doc</span>(<span class="ident">hidden</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">_HCFG</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;`read()` method returns [hcfg::R](hcfg::R) reader structure&quot;</span>]</span>
<span class="kw">impl</span> <span class="kw">crate</span>::<span class="ident">Readable</span> <span class="kw">for</span> <span class="ident">HCFG</span> {}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;`write(|w| ..)` method takes [hcfg::W](hcfg::W) writer structure&quot;</span>]</span>
<span class="kw">impl</span> <span class="kw">crate</span>::<span class="ident">Writable</span> <span class="kw">for</span> <span class="ident">HCFG</span> {}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG_FS host configuration register (OTG_FS_HCFG)&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">hcfg</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG_FS Host frame interval register\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hfir](hfir) module&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">HFIR</span> <span class="op">=</span> <span class="kw">crate</span>::<span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">_HFIR</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">allow</span>(<span class="ident">missing_docs</span>)]</span>
<span class="attribute">#[<span class="ident">doc</span>(<span class="ident">hidden</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">_HFIR</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;`read()` method returns [hfir::R](hfir::R) reader structure&quot;</span>]</span>
<span class="kw">impl</span> <span class="kw">crate</span>::<span class="ident">Readable</span> <span class="kw">for</span> <span class="ident">HFIR</span> {}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;`write(|w| ..)` method takes [hfir::W](hfir::W) writer structure&quot;</span>]</span>
<span class="kw">impl</span> <span class="kw">crate</span>::<span class="ident">Writable</span> <span class="kw">for</span> <span class="ident">HFIR</span> {}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG_FS Host frame interval register&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">hfir</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG_FS host frame number/frame time remaining register (OTG_FS_HFNUM)\n\nThis register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hfnum](hfnum) module&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">HFNUM</span> <span class="op">=</span> <span class="kw">crate</span>::<span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">_HFNUM</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">allow</span>(<span class="ident">missing_docs</span>)]</span>
<span class="attribute">#[<span class="ident">doc</span>(<span class="ident">hidden</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">_HFNUM</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;`read()` method returns [hfnum::R](hfnum::R) reader structure&quot;</span>]</span>
<span class="kw">impl</span> <span class="kw">crate</span>::<span class="ident">Readable</span> <span class="kw">for</span> <span class="ident">HFNUM</span> {}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG_FS host frame number/frame time remaining register (OTG_FS_HFNUM)&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">hfnum</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG_FS_Host periodic transmit FIFO/queue status register (OTG_FS_HPTXSTS)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hptxsts](hptxsts) module&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">HPTXSTS</span> <span class="op">=</span> <span class="kw">crate</span>::<span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">_HPTXSTS</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">allow</span>(<span class="ident">missing_docs</span>)]</span>
<span class="attribute">#[<span class="ident">doc</span>(<span class="ident">hidden</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">_HPTXSTS</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;`read()` method returns [hptxsts::R](hptxsts::R) reader structure&quot;</span>]</span>
<span class="kw">impl</span> <span class="kw">crate</span>::<span class="ident">Readable</span> <span class="kw">for</span> <span class="ident">HPTXSTS</span> {}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;`write(|w| ..)` method takes [hptxsts::W](hptxsts::W) writer structure&quot;</span>]</span>
<span class="kw">impl</span> <span class="kw">crate</span>::<span class="ident">Writable</span> <span class="kw">for</span> <span class="ident">HPTXSTS</span> {}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG_FS_Host periodic transmit FIFO/queue status register (OTG_FS_HPTXSTS)&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">hptxsts</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG_FS Host all channels interrupt register\n\nThis register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [haint](haint) module&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">HAINT</span> <span class="op">=</span> <span class="kw">crate</span>::<span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">_HAINT</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">allow</span>(<span class="ident">missing_docs</span>)]</span>
<span class="attribute">#[<span class="ident">doc</span>(<span class="ident">hidden</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">_HAINT</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;`read()` method returns [haint::R](haint::R) reader structure&quot;</span>]</span>
<span class="kw">impl</span> <span class="kw">crate</span>::<span class="ident">Readable</span> <span class="kw">for</span> <span class="ident">HAINT</span> {}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG_FS Host all channels interrupt register&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">haint</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG_FS host all channels interrupt mask register\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [haintmsk](haintmsk) module&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">HAINTMSK</span> <span class="op">=</span> <span class="kw">crate</span>::<span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">_HAINTMSK</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">allow</span>(<span class="ident">missing_docs</span>)]</span>
<span class="attribute">#[<span class="ident">doc</span>(<span class="ident">hidden</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">_HAINTMSK</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;`read()` method returns [haintmsk::R](haintmsk::R) reader structure&quot;</span>]</span>
<span class="kw">impl</span> <span class="kw">crate</span>::<span class="ident">Readable</span> <span class="kw">for</span> <span class="ident">HAINTMSK</span> {}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;`write(|w| ..)` method takes [haintmsk::W](haintmsk::W) writer structure&quot;</span>]</span>
<span class="kw">impl</span> <span class="kw">crate</span>::<span class="ident">Writable</span> <span class="kw">for</span> <span class="ident">HAINTMSK</span> {}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG_FS host all channels interrupt mask register&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">haintmsk</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG_FS host port control and status register (OTG_FS_HPRT)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hprt](hprt) module&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">HPRT</span> <span class="op">=</span> <span class="kw">crate</span>::<span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">_HPRT</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">allow</span>(<span class="ident">missing_docs</span>)]</span>
<span class="attribute">#[<span class="ident">doc</span>(<span class="ident">hidden</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">_HPRT</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;`read()` method returns [hprt::R](hprt::R) reader structure&quot;</span>]</span>
<span class="kw">impl</span> <span class="kw">crate</span>::<span class="ident">Readable</span> <span class="kw">for</span> <span class="ident">HPRT</span> {}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;`write(|w| ..)` method takes [hprt::W](hprt::W) writer structure&quot;</span>]</span>
<span class="kw">impl</span> <span class="kw">crate</span>::<span class="ident">Writable</span> <span class="kw">for</span> <span class="ident">HPRT</span> {}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG_FS host port control and status register (OTG_FS_HPRT)&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">hprt</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG_FS host channel-0 characteristics register (OTG_FS_HCCHAR0)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hcchar0](hcchar0) module&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">HCCHAR0</span> <span class="op">=</span> <span class="kw">crate</span>::<span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">_HCCHAR0</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">allow</span>(<span class="ident">missing_docs</span>)]</span>
<span class="attribute">#[<span class="ident">doc</span>(<span class="ident">hidden</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">_HCCHAR0</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;`read()` method returns [hcchar0::R](hcchar0::R) reader structure&quot;</span>]</span>
<span class="kw">impl</span> <span class="kw">crate</span>::<span class="ident">Readable</span> <span class="kw">for</span> <span class="ident">HCCHAR0</span> {}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;`write(|w| ..)` method takes [hcchar0::W](hcchar0::W) writer structure&quot;</span>]</span>
<span class="kw">impl</span> <span class="kw">crate</span>::<span class="ident">Writable</span> <span class="kw">for</span> <span class="ident">HCCHAR0</span> {}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG_FS host channel-0 characteristics register (OTG_FS_HCCHAR0)&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">hcchar0</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG_FS host channel-1 characteristics register (OTG_FS_HCCHAR1)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hcchar1](hcchar1) module&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">HCCHAR1</span> <span class="op">=</span> <span class="kw">crate</span>::<span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">_HCCHAR1</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">allow</span>(<span class="ident">missing_docs</span>)]</span>
<span class="attribute">#[<span class="ident">doc</span>(<span class="ident">hidden</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">_HCCHAR1</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;`read()` method returns [hcchar1::R](hcchar1::R) reader structure&quot;</span>]</span>
<span class="kw">impl</span> <span class="kw">crate</span>::<span class="ident">Readable</span> <span class="kw">for</span> <span class="ident">HCCHAR1</span> {}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;`write(|w| ..)` method takes [hcchar1::W](hcchar1::W) writer structure&quot;</span>]</span>
<span class="kw">impl</span> <span class="kw">crate</span>::<span class="ident">Writable</span> <span class="kw">for</span> <span class="ident">HCCHAR1</span> {}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG_FS host channel-1 characteristics register (OTG_FS_HCCHAR1)&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">hcchar1</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG_FS host channel-2 characteristics register (OTG_FS_HCCHAR2)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hcchar2](hcchar2) module&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">HCCHAR2</span> <span class="op">=</span> <span class="kw">crate</span>::<span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">_HCCHAR2</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">allow</span>(<span class="ident">missing_docs</span>)]</span>
<span class="attribute">#[<span class="ident">doc</span>(<span class="ident">hidden</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">_HCCHAR2</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;`read()` method returns [hcchar2::R](hcchar2::R) reader structure&quot;</span>]</span>
<span class="kw">impl</span> <span class="kw">crate</span>::<span class="ident">Readable</span> <span class="kw">for</span> <span class="ident">HCCHAR2</span> {}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;`write(|w| ..)` method takes [hcchar2::W](hcchar2::W) writer structure&quot;</span>]</span>
<span class="kw">impl</span> <span class="kw">crate</span>::<span class="ident">Writable</span> <span class="kw">for</span> <span class="ident">HCCHAR2</span> {}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG_FS host channel-2 characteristics register (OTG_FS_HCCHAR2)&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">hcchar2</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG_FS host channel-3 characteristics register (OTG_FS_HCCHAR3)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hcchar3](hcchar3) module&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">HCCHAR3</span> <span class="op">=</span> <span class="kw">crate</span>::<span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">_HCCHAR3</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">allow</span>(<span class="ident">missing_docs</span>)]</span>
<span class="attribute">#[<span class="ident">doc</span>(<span class="ident">hidden</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">_HCCHAR3</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;`read()` method returns [hcchar3::R](hcchar3::R) reader structure&quot;</span>]</span>
<span class="kw">impl</span> <span class="kw">crate</span>::<span class="ident">Readable</span> <span class="kw">for</span> <span class="ident">HCCHAR3</span> {}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;`write(|w| ..)` method takes [hcchar3::W](hcchar3::W) writer structure&quot;</span>]</span>
<span class="kw">impl</span> <span class="kw">crate</span>::<span class="ident">Writable</span> <span class="kw">for</span> <span class="ident">HCCHAR3</span> {}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG_FS host channel-3 characteristics register (OTG_FS_HCCHAR3)&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">hcchar3</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG_FS host channel-4 characteristics register (OTG_FS_HCCHAR4)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hcchar4](hcchar4) module&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">HCCHAR4</span> <span class="op">=</span> <span class="kw">crate</span>::<span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">_HCCHAR4</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">allow</span>(<span class="ident">missing_docs</span>)]</span>
<span class="attribute">#[<span class="ident">doc</span>(<span class="ident">hidden</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">_HCCHAR4</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;`read()` method returns [hcchar4::R](hcchar4::R) reader structure&quot;</span>]</span>
<span class="kw">impl</span> <span class="kw">crate</span>::<span class="ident">Readable</span> <span class="kw">for</span> <span class="ident">HCCHAR4</span> {}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;`write(|w| ..)` method takes [hcchar4::W](hcchar4::W) writer structure&quot;</span>]</span>
<span class="kw">impl</span> <span class="kw">crate</span>::<span class="ident">Writable</span> <span class="kw">for</span> <span class="ident">HCCHAR4</span> {}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG_FS host channel-4 characteristics register (OTG_FS_HCCHAR4)&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">hcchar4</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG_FS host channel-5 characteristics register (OTG_FS_HCCHAR5)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hcchar5](hcchar5) module&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">HCCHAR5</span> <span class="op">=</span> <span class="kw">crate</span>::<span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">_HCCHAR5</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">allow</span>(<span class="ident">missing_docs</span>)]</span>
<span class="attribute">#[<span class="ident">doc</span>(<span class="ident">hidden</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">_HCCHAR5</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;`read()` method returns [hcchar5::R](hcchar5::R) reader structure&quot;</span>]</span>
<span class="kw">impl</span> <span class="kw">crate</span>::<span class="ident">Readable</span> <span class="kw">for</span> <span class="ident">HCCHAR5</span> {}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;`write(|w| ..)` method takes [hcchar5::W](hcchar5::W) writer structure&quot;</span>]</span>
<span class="kw">impl</span> <span class="kw">crate</span>::<span class="ident">Writable</span> <span class="kw">for</span> <span class="ident">HCCHAR5</span> {}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG_FS host channel-5 characteristics register (OTG_FS_HCCHAR5)&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">hcchar5</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG_FS host channel-6 characteristics register (OTG_FS_HCCHAR6)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hcchar6](hcchar6) module&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">HCCHAR6</span> <span class="op">=</span> <span class="kw">crate</span>::<span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">_HCCHAR6</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">allow</span>(<span class="ident">missing_docs</span>)]</span>
<span class="attribute">#[<span class="ident">doc</span>(<span class="ident">hidden</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">_HCCHAR6</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;`read()` method returns [hcchar6::R](hcchar6::R) reader structure&quot;</span>]</span>
<span class="kw">impl</span> <span class="kw">crate</span>::<span class="ident">Readable</span> <span class="kw">for</span> <span class="ident">HCCHAR6</span> {}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;`write(|w| ..)` method takes [hcchar6::W](hcchar6::W) writer structure&quot;</span>]</span>
<span class="kw">impl</span> <span class="kw">crate</span>::<span class="ident">Writable</span> <span class="kw">for</span> <span class="ident">HCCHAR6</span> {}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG_FS host channel-6 characteristics register (OTG_FS_HCCHAR6)&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">hcchar6</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG_FS host channel-7 characteristics register (OTG_FS_HCCHAR7)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hcchar7](hcchar7) module&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">HCCHAR7</span> <span class="op">=</span> <span class="kw">crate</span>::<span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">_HCCHAR7</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">allow</span>(<span class="ident">missing_docs</span>)]</span>
<span class="attribute">#[<span class="ident">doc</span>(<span class="ident">hidden</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">_HCCHAR7</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;`read()` method returns [hcchar7::R](hcchar7::R) reader structure&quot;</span>]</span>
<span class="kw">impl</span> <span class="kw">crate</span>::<span class="ident">Readable</span> <span class="kw">for</span> <span class="ident">HCCHAR7</span> {}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;`write(|w| ..)` method takes [hcchar7::W](hcchar7::W) writer structure&quot;</span>]</span>
<span class="kw">impl</span> <span class="kw">crate</span>::<span class="ident">Writable</span> <span class="kw">for</span> <span class="ident">HCCHAR7</span> {}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG_FS host channel-7 characteristics register (OTG_FS_HCCHAR7)&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">hcchar7</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG_FS host channel-0 interrupt register (OTG_FS_HCINT0)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hcint0](hcint0) module&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">HCINT0</span> <span class="op">=</span> <span class="kw">crate</span>::<span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">_HCINT0</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">allow</span>(<span class="ident">missing_docs</span>)]</span>
<span class="attribute">#[<span class="ident">doc</span>(<span class="ident">hidden</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">_HCINT0</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;`read()` method returns [hcint0::R](hcint0::R) reader structure&quot;</span>]</span>
<span class="kw">impl</span> <span class="kw">crate</span>::<span class="ident">Readable</span> <span class="kw">for</span> <span class="ident">HCINT0</span> {}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;`write(|w| ..)` method takes [hcint0::W](hcint0::W) writer structure&quot;</span>]</span>
<span class="kw">impl</span> <span class="kw">crate</span>::<span class="ident">Writable</span> <span class="kw">for</span> <span class="ident">HCINT0</span> {}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG_FS host channel-0 interrupt register (OTG_FS_HCINT0)&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">hcint0</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG_FS host channel-1 interrupt register (OTG_FS_HCINT1)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hcint1](hcint1) module&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">HCINT1</span> <span class="op">=</span> <span class="kw">crate</span>::<span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">_HCINT1</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">allow</span>(<span class="ident">missing_docs</span>)]</span>
<span class="attribute">#[<span class="ident">doc</span>(<span class="ident">hidden</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">_HCINT1</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;`read()` method returns [hcint1::R](hcint1::R) reader structure&quot;</span>]</span>
<span class="kw">impl</span> <span class="kw">crate</span>::<span class="ident">Readable</span> <span class="kw">for</span> <span class="ident">HCINT1</span> {}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;`write(|w| ..)` method takes [hcint1::W](hcint1::W) writer structure&quot;</span>]</span>
<span class="kw">impl</span> <span class="kw">crate</span>::<span class="ident">Writable</span> <span class="kw">for</span> <span class="ident">HCINT1</span> {}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG_FS host channel-1 interrupt register (OTG_FS_HCINT1)&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">hcint1</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG_FS host channel-2 interrupt register (OTG_FS_HCINT2)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hcint2](hcint2) module&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">HCINT2</span> <span class="op">=</span> <span class="kw">crate</span>::<span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">_HCINT2</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">allow</span>(<span class="ident">missing_docs</span>)]</span>
<span class="attribute">#[<span class="ident">doc</span>(<span class="ident">hidden</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">_HCINT2</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;`read()` method returns [hcint2::R](hcint2::R) reader structure&quot;</span>]</span>
<span class="kw">impl</span> <span class="kw">crate</span>::<span class="ident">Readable</span> <span class="kw">for</span> <span class="ident">HCINT2</span> {}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;`write(|w| ..)` method takes [hcint2::W](hcint2::W) writer structure&quot;</span>]</span>
<span class="kw">impl</span> <span class="kw">crate</span>::<span class="ident">Writable</span> <span class="kw">for</span> <span class="ident">HCINT2</span> {}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG_FS host channel-2 interrupt register (OTG_FS_HCINT2)&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">hcint2</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG_FS host channel-3 interrupt register (OTG_FS_HCINT3)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hcint3](hcint3) module&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">HCINT3</span> <span class="op">=</span> <span class="kw">crate</span>::<span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">_HCINT3</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">allow</span>(<span class="ident">missing_docs</span>)]</span>
<span class="attribute">#[<span class="ident">doc</span>(<span class="ident">hidden</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">_HCINT3</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;`read()` method returns [hcint3::R](hcint3::R) reader structure&quot;</span>]</span>
<span class="kw">impl</span> <span class="kw">crate</span>::<span class="ident">Readable</span> <span class="kw">for</span> <span class="ident">HCINT3</span> {}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;`write(|w| ..)` method takes [hcint3::W](hcint3::W) writer structure&quot;</span>]</span>
<span class="kw">impl</span> <span class="kw">crate</span>::<span class="ident">Writable</span> <span class="kw">for</span> <span class="ident">HCINT3</span> {}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG_FS host channel-3 interrupt register (OTG_FS_HCINT3)&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">hcint3</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG_FS host channel-4 interrupt register (OTG_FS_HCINT4)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hcint4](hcint4) module&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">HCINT4</span> <span class="op">=</span> <span class="kw">crate</span>::<span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">_HCINT4</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">allow</span>(<span class="ident">missing_docs</span>)]</span>
<span class="attribute">#[<span class="ident">doc</span>(<span class="ident">hidden</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">_HCINT4</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;`read()` method returns [hcint4::R](hcint4::R) reader structure&quot;</span>]</span>
<span class="kw">impl</span> <span class="kw">crate</span>::<span class="ident">Readable</span> <span class="kw">for</span> <span class="ident">HCINT4</span> {}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;`write(|w| ..)` method takes [hcint4::W](hcint4::W) writer structure&quot;</span>]</span>
<span class="kw">impl</span> <span class="kw">crate</span>::<span class="ident">Writable</span> <span class="kw">for</span> <span class="ident">HCINT4</span> {}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG_FS host channel-4 interrupt register (OTG_FS_HCINT4)&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">hcint4</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG_FS host channel-5 interrupt register (OTG_FS_HCINT5)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hcint5](hcint5) module&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">HCINT5</span> <span class="op">=</span> <span class="kw">crate</span>::<span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">_HCINT5</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">allow</span>(<span class="ident">missing_docs</span>)]</span>
<span class="attribute">#[<span class="ident">doc</span>(<span class="ident">hidden</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">_HCINT5</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;`read()` method returns [hcint5::R](hcint5::R) reader structure&quot;</span>]</span>
<span class="kw">impl</span> <span class="kw">crate</span>::<span class="ident">Readable</span> <span class="kw">for</span> <span class="ident">HCINT5</span> {}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;`write(|w| ..)` method takes [hcint5::W](hcint5::W) writer structure&quot;</span>]</span>
<span class="kw">impl</span> <span class="kw">crate</span>::<span class="ident">Writable</span> <span class="kw">for</span> <span class="ident">HCINT5</span> {}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG_FS host channel-5 interrupt register (OTG_FS_HCINT5)&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">hcint5</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG_FS host channel-6 interrupt register (OTG_FS_HCINT6)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hcint6](hcint6) module&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">HCINT6</span> <span class="op">=</span> <span class="kw">crate</span>::<span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">_HCINT6</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">allow</span>(<span class="ident">missing_docs</span>)]</span>
<span class="attribute">#[<span class="ident">doc</span>(<span class="ident">hidden</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">_HCINT6</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;`read()` method returns [hcint6::R](hcint6::R) reader structure&quot;</span>]</span>
<span class="kw">impl</span> <span class="kw">crate</span>::<span class="ident">Readable</span> <span class="kw">for</span> <span class="ident">HCINT6</span> {}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;`write(|w| ..)` method takes [hcint6::W](hcint6::W) writer structure&quot;</span>]</span>
<span class="kw">impl</span> <span class="kw">crate</span>::<span class="ident">Writable</span> <span class="kw">for</span> <span class="ident">HCINT6</span> {}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG_FS host channel-6 interrupt register (OTG_FS_HCINT6)&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">hcint6</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG_FS host channel-7 interrupt register (OTG_FS_HCINT7)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hcint7](hcint7) module&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">HCINT7</span> <span class="op">=</span> <span class="kw">crate</span>::<span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">_HCINT7</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">allow</span>(<span class="ident">missing_docs</span>)]</span>
<span class="attribute">#[<span class="ident">doc</span>(<span class="ident">hidden</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">_HCINT7</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;`read()` method returns [hcint7::R](hcint7::R) reader structure&quot;</span>]</span>
<span class="kw">impl</span> <span class="kw">crate</span>::<span class="ident">Readable</span> <span class="kw">for</span> <span class="ident">HCINT7</span> {}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;`write(|w| ..)` method takes [hcint7::W](hcint7::W) writer structure&quot;</span>]</span>
<span class="kw">impl</span> <span class="kw">crate</span>::<span class="ident">Writable</span> <span class="kw">for</span> <span class="ident">HCINT7</span> {}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG_FS host channel-7 interrupt register (OTG_FS_HCINT7)&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">hcint7</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG_FS host channel-0 mask register (OTG_FS_HCINTMSK0)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hcintmsk0](hcintmsk0) module&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">HCINTMSK0</span> <span class="op">=</span> <span class="kw">crate</span>::<span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">_HCINTMSK0</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">allow</span>(<span class="ident">missing_docs</span>)]</span>
<span class="attribute">#[<span class="ident">doc</span>(<span class="ident">hidden</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">_HCINTMSK0</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;`read()` method returns [hcintmsk0::R](hcintmsk0::R) reader structure&quot;</span>]</span>
<span class="kw">impl</span> <span class="kw">crate</span>::<span class="ident">Readable</span> <span class="kw">for</span> <span class="ident">HCINTMSK0</span> {}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;`write(|w| ..)` method takes [hcintmsk0::W](hcintmsk0::W) writer structure&quot;</span>]</span>
<span class="kw">impl</span> <span class="kw">crate</span>::<span class="ident">Writable</span> <span class="kw">for</span> <span class="ident">HCINTMSK0</span> {}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG_FS host channel-0 mask register (OTG_FS_HCINTMSK0)&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">hcintmsk0</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG_FS host channel-1 mask register (OTG_FS_HCINTMSK1)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hcintmsk1](hcintmsk1) module&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">HCINTMSK1</span> <span class="op">=</span> <span class="kw">crate</span>::<span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">_HCINTMSK1</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">allow</span>(<span class="ident">missing_docs</span>)]</span>
<span class="attribute">#[<span class="ident">doc</span>(<span class="ident">hidden</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">_HCINTMSK1</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;`read()` method returns [hcintmsk1::R](hcintmsk1::R) reader structure&quot;</span>]</span>
<span class="kw">impl</span> <span class="kw">crate</span>::<span class="ident">Readable</span> <span class="kw">for</span> <span class="ident">HCINTMSK1</span> {}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;`write(|w| ..)` method takes [hcintmsk1::W](hcintmsk1::W) writer structure&quot;</span>]</span>
<span class="kw">impl</span> <span class="kw">crate</span>::<span class="ident">Writable</span> <span class="kw">for</span> <span class="ident">HCINTMSK1</span> {}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG_FS host channel-1 mask register (OTG_FS_HCINTMSK1)&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">hcintmsk1</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG_FS host channel-2 mask register (OTG_FS_HCINTMSK2)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hcintmsk2](hcintmsk2) module&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">HCINTMSK2</span> <span class="op">=</span> <span class="kw">crate</span>::<span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">_HCINTMSK2</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">allow</span>(<span class="ident">missing_docs</span>)]</span>
<span class="attribute">#[<span class="ident">doc</span>(<span class="ident">hidden</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">_HCINTMSK2</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;`read()` method returns [hcintmsk2::R](hcintmsk2::R) reader structure&quot;</span>]</span>
<span class="kw">impl</span> <span class="kw">crate</span>::<span class="ident">Readable</span> <span class="kw">for</span> <span class="ident">HCINTMSK2</span> {}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;`write(|w| ..)` method takes [hcintmsk2::W](hcintmsk2::W) writer structure&quot;</span>]</span>
<span class="kw">impl</span> <span class="kw">crate</span>::<span class="ident">Writable</span> <span class="kw">for</span> <span class="ident">HCINTMSK2</span> {}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG_FS host channel-2 mask register (OTG_FS_HCINTMSK2)&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">hcintmsk2</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG_FS host channel-3 mask register (OTG_FS_HCINTMSK3)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hcintmsk3](hcintmsk3) module&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">HCINTMSK3</span> <span class="op">=</span> <span class="kw">crate</span>::<span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">_HCINTMSK3</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">allow</span>(<span class="ident">missing_docs</span>)]</span>
<span class="attribute">#[<span class="ident">doc</span>(<span class="ident">hidden</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">_HCINTMSK3</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;`read()` method returns [hcintmsk3::R](hcintmsk3::R) reader structure&quot;</span>]</span>
<span class="kw">impl</span> <span class="kw">crate</span>::<span class="ident">Readable</span> <span class="kw">for</span> <span class="ident">HCINTMSK3</span> {}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;`write(|w| ..)` method takes [hcintmsk3::W](hcintmsk3::W) writer structure&quot;</span>]</span>
<span class="kw">impl</span> <span class="kw">crate</span>::<span class="ident">Writable</span> <span class="kw">for</span> <span class="ident">HCINTMSK3</span> {}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG_FS host channel-3 mask register (OTG_FS_HCINTMSK3)&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">hcintmsk3</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG_FS host channel-4 mask register (OTG_FS_HCINTMSK4)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hcintmsk4](hcintmsk4) module&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">HCINTMSK4</span> <span class="op">=</span> <span class="kw">crate</span>::<span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">_HCINTMSK4</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">allow</span>(<span class="ident">missing_docs</span>)]</span>
<span class="attribute">#[<span class="ident">doc</span>(<span class="ident">hidden</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">_HCINTMSK4</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;`read()` method returns [hcintmsk4::R](hcintmsk4::R) reader structure&quot;</span>]</span>
<span class="kw">impl</span> <span class="kw">crate</span>::<span class="ident">Readable</span> <span class="kw">for</span> <span class="ident">HCINTMSK4</span> {}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;`write(|w| ..)` method takes [hcintmsk4::W](hcintmsk4::W) writer structure&quot;</span>]</span>
<span class="kw">impl</span> <span class="kw">crate</span>::<span class="ident">Writable</span> <span class="kw">for</span> <span class="ident">HCINTMSK4</span> {}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG_FS host channel-4 mask register (OTG_FS_HCINTMSK4)&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">hcintmsk4</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG_FS host channel-5 mask register (OTG_FS_HCINTMSK5)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hcintmsk5](hcintmsk5) module&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">HCINTMSK5</span> <span class="op">=</span> <span class="kw">crate</span>::<span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">_HCINTMSK5</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">allow</span>(<span class="ident">missing_docs</span>)]</span>
<span class="attribute">#[<span class="ident">doc</span>(<span class="ident">hidden</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">_HCINTMSK5</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;`read()` method returns [hcintmsk5::R](hcintmsk5::R) reader structure&quot;</span>]</span>
<span class="kw">impl</span> <span class="kw">crate</span>::<span class="ident">Readable</span> <span class="kw">for</span> <span class="ident">HCINTMSK5</span> {}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;`write(|w| ..)` method takes [hcintmsk5::W](hcintmsk5::W) writer structure&quot;</span>]</span>
<span class="kw">impl</span> <span class="kw">crate</span>::<span class="ident">Writable</span> <span class="kw">for</span> <span class="ident">HCINTMSK5</span> {}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG_FS host channel-5 mask register (OTG_FS_HCINTMSK5)&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">hcintmsk5</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG_FS host channel-6 mask register (OTG_FS_HCINTMSK6)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hcintmsk6](hcintmsk6) module&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">HCINTMSK6</span> <span class="op">=</span> <span class="kw">crate</span>::<span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">_HCINTMSK6</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">allow</span>(<span class="ident">missing_docs</span>)]</span>
<span class="attribute">#[<span class="ident">doc</span>(<span class="ident">hidden</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">_HCINTMSK6</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;`read()` method returns [hcintmsk6::R](hcintmsk6::R) reader structure&quot;</span>]</span>
<span class="kw">impl</span> <span class="kw">crate</span>::<span class="ident">Readable</span> <span class="kw">for</span> <span class="ident">HCINTMSK6</span> {}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;`write(|w| ..)` method takes [hcintmsk6::W](hcintmsk6::W) writer structure&quot;</span>]</span>
<span class="kw">impl</span> <span class="kw">crate</span>::<span class="ident">Writable</span> <span class="kw">for</span> <span class="ident">HCINTMSK6</span> {}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG_FS host channel-6 mask register (OTG_FS_HCINTMSK6)&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">hcintmsk6</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG_FS host channel-7 mask register (OTG_FS_HCINTMSK7)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hcintmsk7](hcintmsk7) module&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">HCINTMSK7</span> <span class="op">=</span> <span class="kw">crate</span>::<span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">_HCINTMSK7</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">allow</span>(<span class="ident">missing_docs</span>)]</span>
<span class="attribute">#[<span class="ident">doc</span>(<span class="ident">hidden</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">_HCINTMSK7</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;`read()` method returns [hcintmsk7::R](hcintmsk7::R) reader structure&quot;</span>]</span>
<span class="kw">impl</span> <span class="kw">crate</span>::<span class="ident">Readable</span> <span class="kw">for</span> <span class="ident">HCINTMSK7</span> {}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;`write(|w| ..)` method takes [hcintmsk7::W](hcintmsk7::W) writer structure&quot;</span>]</span>
<span class="kw">impl</span> <span class="kw">crate</span>::<span class="ident">Writable</span> <span class="kw">for</span> <span class="ident">HCINTMSK7</span> {}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG_FS host channel-7 mask register (OTG_FS_HCINTMSK7)&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">hcintmsk7</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG_FS host channel-0 transfer size register\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hctsiz0](hctsiz0) module&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">HCTSIZ0</span> <span class="op">=</span> <span class="kw">crate</span>::<span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">_HCTSIZ0</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">allow</span>(<span class="ident">missing_docs</span>)]</span>
<span class="attribute">#[<span class="ident">doc</span>(<span class="ident">hidden</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">_HCTSIZ0</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;`read()` method returns [hctsiz0::R](hctsiz0::R) reader structure&quot;</span>]</span>
<span class="kw">impl</span> <span class="kw">crate</span>::<span class="ident">Readable</span> <span class="kw">for</span> <span class="ident">HCTSIZ0</span> {}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;`write(|w| ..)` method takes [hctsiz0::W](hctsiz0::W) writer structure&quot;</span>]</span>
<span class="kw">impl</span> <span class="kw">crate</span>::<span class="ident">Writable</span> <span class="kw">for</span> <span class="ident">HCTSIZ0</span> {}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG_FS host channel-0 transfer size register&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">hctsiz0</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG_FS host channel-1 transfer size register\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hctsiz1](hctsiz1) module&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">HCTSIZ1</span> <span class="op">=</span> <span class="kw">crate</span>::<span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">_HCTSIZ1</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">allow</span>(<span class="ident">missing_docs</span>)]</span>
<span class="attribute">#[<span class="ident">doc</span>(<span class="ident">hidden</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">_HCTSIZ1</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;`read()` method returns [hctsiz1::R](hctsiz1::R) reader structure&quot;</span>]</span>
<span class="kw">impl</span> <span class="kw">crate</span>::<span class="ident">Readable</span> <span class="kw">for</span> <span class="ident">HCTSIZ1</span> {}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;`write(|w| ..)` method takes [hctsiz1::W](hctsiz1::W) writer structure&quot;</span>]</span>
<span class="kw">impl</span> <span class="kw">crate</span>::<span class="ident">Writable</span> <span class="kw">for</span> <span class="ident">HCTSIZ1</span> {}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG_FS host channel-1 transfer size register&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">hctsiz1</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG_FS host channel-2 transfer size register\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hctsiz2](hctsiz2) module&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">HCTSIZ2</span> <span class="op">=</span> <span class="kw">crate</span>::<span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">_HCTSIZ2</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">allow</span>(<span class="ident">missing_docs</span>)]</span>
<span class="attribute">#[<span class="ident">doc</span>(<span class="ident">hidden</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">_HCTSIZ2</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;`read()` method returns [hctsiz2::R](hctsiz2::R) reader structure&quot;</span>]</span>
<span class="kw">impl</span> <span class="kw">crate</span>::<span class="ident">Readable</span> <span class="kw">for</span> <span class="ident">HCTSIZ2</span> {}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;`write(|w| ..)` method takes [hctsiz2::W](hctsiz2::W) writer structure&quot;</span>]</span>
<span class="kw">impl</span> <span class="kw">crate</span>::<span class="ident">Writable</span> <span class="kw">for</span> <span class="ident">HCTSIZ2</span> {}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG_FS host channel-2 transfer size register&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">hctsiz2</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG_FS host channel-3 transfer size register\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hctsiz3](hctsiz3) module&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">HCTSIZ3</span> <span class="op">=</span> <span class="kw">crate</span>::<span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">_HCTSIZ3</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">allow</span>(<span class="ident">missing_docs</span>)]</span>
<span class="attribute">#[<span class="ident">doc</span>(<span class="ident">hidden</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">_HCTSIZ3</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;`read()` method returns [hctsiz3::R](hctsiz3::R) reader structure&quot;</span>]</span>
<span class="kw">impl</span> <span class="kw">crate</span>::<span class="ident">Readable</span> <span class="kw">for</span> <span class="ident">HCTSIZ3</span> {}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;`write(|w| ..)` method takes [hctsiz3::W](hctsiz3::W) writer structure&quot;</span>]</span>
<span class="kw">impl</span> <span class="kw">crate</span>::<span class="ident">Writable</span> <span class="kw">for</span> <span class="ident">HCTSIZ3</span> {}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG_FS host channel-3 transfer size register&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">hctsiz3</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG_FS host channel-x transfer size register\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hctsiz4](hctsiz4) module&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">HCTSIZ4</span> <span class="op">=</span> <span class="kw">crate</span>::<span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">_HCTSIZ4</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">allow</span>(<span class="ident">missing_docs</span>)]</span>
<span class="attribute">#[<span class="ident">doc</span>(<span class="ident">hidden</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">_HCTSIZ4</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;`read()` method returns [hctsiz4::R](hctsiz4::R) reader structure&quot;</span>]</span>
<span class="kw">impl</span> <span class="kw">crate</span>::<span class="ident">Readable</span> <span class="kw">for</span> <span class="ident">HCTSIZ4</span> {}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;`write(|w| ..)` method takes [hctsiz4::W](hctsiz4::W) writer structure&quot;</span>]</span>
<span class="kw">impl</span> <span class="kw">crate</span>::<span class="ident">Writable</span> <span class="kw">for</span> <span class="ident">HCTSIZ4</span> {}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG_FS host channel-x transfer size register&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">hctsiz4</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG_FS host channel-5 transfer size register\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hctsiz5](hctsiz5) module&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">HCTSIZ5</span> <span class="op">=</span> <span class="kw">crate</span>::<span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">_HCTSIZ5</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">allow</span>(<span class="ident">missing_docs</span>)]</span>
<span class="attribute">#[<span class="ident">doc</span>(<span class="ident">hidden</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">_HCTSIZ5</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;`read()` method returns [hctsiz5::R](hctsiz5::R) reader structure&quot;</span>]</span>
<span class="kw">impl</span> <span class="kw">crate</span>::<span class="ident">Readable</span> <span class="kw">for</span> <span class="ident">HCTSIZ5</span> {}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;`write(|w| ..)` method takes [hctsiz5::W](hctsiz5::W) writer structure&quot;</span>]</span>
<span class="kw">impl</span> <span class="kw">crate</span>::<span class="ident">Writable</span> <span class="kw">for</span> <span class="ident">HCTSIZ5</span> {}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG_FS host channel-5 transfer size register&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">hctsiz5</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG_FS host channel-6 transfer size register\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hctsiz6](hctsiz6) module&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">HCTSIZ6</span> <span class="op">=</span> <span class="kw">crate</span>::<span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">_HCTSIZ6</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">allow</span>(<span class="ident">missing_docs</span>)]</span>
<span class="attribute">#[<span class="ident">doc</span>(<span class="ident">hidden</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">_HCTSIZ6</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;`read()` method returns [hctsiz6::R](hctsiz6::R) reader structure&quot;</span>]</span>
<span class="kw">impl</span> <span class="kw">crate</span>::<span class="ident">Readable</span> <span class="kw">for</span> <span class="ident">HCTSIZ6</span> {}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;`write(|w| ..)` method takes [hctsiz6::W](hctsiz6::W) writer structure&quot;</span>]</span>
<span class="kw">impl</span> <span class="kw">crate</span>::<span class="ident">Writable</span> <span class="kw">for</span> <span class="ident">HCTSIZ6</span> {}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG_FS host channel-6 transfer size register&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">hctsiz6</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG_FS host channel-7 transfer size register\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hctsiz7](hctsiz7) module&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">HCTSIZ7</span> <span class="op">=</span> <span class="kw">crate</span>::<span class="ident">Reg</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">_HCTSIZ7</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">allow</span>(<span class="ident">missing_docs</span>)]</span>
<span class="attribute">#[<span class="ident">doc</span>(<span class="ident">hidden</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">_HCTSIZ7</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;`read()` method returns [hctsiz7::R](hctsiz7::R) reader structure&quot;</span>]</span>
<span class="kw">impl</span> <span class="kw">crate</span>::<span class="ident">Readable</span> <span class="kw">for</span> <span class="ident">HCTSIZ7</span> {}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;`write(|w| ..)` method takes [hctsiz7::W](hctsiz7::W) writer structure&quot;</span>]</span>
<span class="kw">impl</span> <span class="kw">crate</span>::<span class="ident">Writable</span> <span class="kw">for</span> <span class="ident">HCTSIZ7</span> {}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG_FS host channel-7 transfer size register&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">hctsiz7</span>;
</pre></div>
</section><section id="search" class="content hidden"></section><section class="footer"></section><script>window.rootPath = "../../../";window.currentCrate = "stm32f4";</script><script src="../../../main.js"></script><script src="../../../source-script.js"></script><script src="../../../source-files.js"></script><script defer src="../../../search-index.js"></script></body></html>