Resource Report
Microsemi Corporation - Microsemi Libero Software Release v12.1 (Version 12.600.0.14)
Date: Fri Feb 21 14:49:31 2020

Device Selection
+--------------------------------+----------------+
| Family                         | SmartFusion2   |
| Device                         | M2S010         |
| Package                        | 144 TQ         |
| Speed Grade                    | STD            |
| Temp                           | 0:25:85        |
| Voltage                        | 1.26:1.20:1.14 |
| Core Voltage                   | 1.2V           |
| Ramp Rate                      | 100ms Minimum  |
| System Controller Suspend Mode | No             |
| PLL Supply Voltage             | 2.5V           |
| Default I/O technology         | LVCMOS 2.5V    |
| Restrict Probe Pins            | Yes            |
| Restrict SPI Pins              | No             |
+--------------------------------+----------------+

Source Files
+---------+--------------------------------------------------------------------------------------------+
| Topcell | vhdl_complex_mult_test_sd                                                                  |
| Format  | Verilog                                                                                    |
| Source  | C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\FFT_Core\synthesis\vhdl_complex_mult_test_sd.vm |
+---------+--------------------------------------------------------------------------------------------+

Options
+----------------------------------------------------+-------+
| Enable Single Event Transient mitigation           | false |
| Enable Design Separation Methodology               | false |
| Limit the number of high fanout nets to display to | 10    |
+----------------------------------------------------+-------+

Resource Usage
+---------------------------+------+-------+------------+
| Type                      | Used | Total | Percentage |
+---------------------------+------+-------+------------+
| 4LUT                      | 134  | 12084 | 1.11       |
| DFF                       | 124  | 12084 | 1.03       |
| I/O Register              | 0    | 252   | 0.00       |
| User I/O                  | 36   | 84    | 42.86      |
| -- Single-ended I/O       | 36   | 84    | 42.86      |
| -- Differential I/O Pairs | 0    | 37    | 0.00       |
| RAM64x18                  | 0    | 22    | 0.00       |
| RAM1K18                   | 0    | 21    | 0.00       |
| MACC                      | 2    | 22    | 9.09       |
| Chip Globals              | 2    | 8     | 25.00      |
| CCC                       | 1    | 2     | 50.00      |
| RCOSC_25_50MHZ            | 1    | 1     | 100.00     |
| RCOSC_1MHZ                | 0    | 1     | 0.00       |
| XTLOSC                    | 0    | 1     | 0.00       |
| MSS                       | 0    | 1     | 0.00       |
+---------------------------+------+-------+------------+

Detailed Logic Resource Usage
+--------------------------+------+-----+
| Type                     | 4LUT | DFF |
+--------------------------+------+-----+
| Fabric Logic             | 62   | 52  |
| RAM64x18 Interface Logic | 0    | 0   |
| RAM1K18 Interface Logic  | 0    | 0   |
| MACC Interface Logic     | 72   | 72  |
| Total Used               | 134  | 124 |
+--------------------------+------+-----+

Detailed Carry Chains Resource Usage
+--------+------+
| Length | Used |
| 10     | 4    |
| 19     | 1    |
| Total  | 5    |
+--------+------+

Detailed MACC Resource Usage
+--------+------+
| Length | Used |
| 1      | 2    |
| Total  | 2    |
+--------+------+

I/O Function
+-------------------------------+--------------+-------------+-----------------+
| Type                          | w/o register | w/ register | w/ DDR register |
+-------------------------------+--------------+-------------+-----------------+
| Input I/O                     | 0            | 0           | 0               |
| Output I/O                    | 36           | 0           | 0               |
| Bidirectional I/O             | 0            | 0           | 0               |
| Differential Input I/O Pairs  | 0            | 0           | 0               |
| Differential Output I/O Pairs | 0            | 0           | 0               |
+-------------------------------+--------------+-------------+-----------------+

I/O Technology
+--------------+--------+------+-------+--------+---------------+
| I/O Standard | Vddi   | Vref | Input | Output | Bidirectional |
+--------------+--------+------+-------+--------+---------------+
| LVCMOS25     |  2.50v |  N/A |  0    |  36    |  0            |
+--------------+--------+------+-------+--------+---------------+

I/O Placement
+----------+-------+------------+
| Type     | Count | Percentage |
+----------+-------+------------+
| Locked   |  0    | 0.00%      |
| Placed   |  0    | 0.00%      |
| UnPlaced |  36   | 100.00%    |
+----------+-------+------------+

Nets assigned to chip global resources
+--------+---------+------------------------------------------------------+
| Fanout | Type    | Name                                                 |
+--------+---------+------------------------------------------------------+
| 56     | INT_NET | Net   : FCCC_C0_0_GL0                                |
|        |         | Driver: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1         |
|        |         | Source: NETLIST                                      |
| 52     | INT_NET | Net   : FCCC_C0_0_LOCK                               |
|        |         | Driver: FCCC_C0_0/FCCC_C0_0/CCC_INST_RNI2PC6/U0_RGB1 |
|        |         | Source: NETLIST                                      |
+--------+---------+------------------------------------------------------+

Nets assigned to row global resources
+--------+------+------+
| Fanout | Type | Name |
+--------+------+------+
+--------+------+------+

High fanout nets
+--------+---------+-------------------------------------------+
| Fanout | Type    | Name                                      |
+--------+---------+-------------------------------------------+
| 26     | INT_NET | Net   : CFG0_GND_INST_NET                 |
|        |         | Driver: CFG0_GND_INST                     |
| 24     | INT_NET | Net   : rand_net_0_i[9]                   |
|        |         | Driver: LFSR_Fib_Gen_0/fib_reg_RNIS9DC[9] |
| 17     | INT_NET | Net   : rand_net_0[9]                     |
|        |         | Driver: LFSR_Fib_Gen_0/fib_reg[9]         |
| 14     | INT_NET | Net   : rand_net_0[15]                    |
|        |         | Driver: LFSR_Fib_Gen_0/fib_reg[15]        |
| 12     | INT_NET | Net   : rand_net_0[8]                     |
|        |         | Driver: LFSR_Fib_Gen_0/fib_reg[8]         |
| 10     | INT_NET | Net   : rand_net_0[10]                    |
|        |         | Driver: LFSR_Fib_Gen_0/fib_reg[10]        |
| 10     | INT_NET | Net   : rand_net_0[7]                     |
|        |         | Driver: LFSR_Fib_Gen_0/fib_reg[7]         |
| 7      | INT_NET | Net   : rand_net_0[13]                    |
|        |         | Driver: LFSR_Fib_Gen_0/fib_reg[13]        |
| 7      | INT_NET | Net   : rand_net_0[11]                    |
|        |         | Driver: LFSR_Fib_Gen_0/fib_reg[11]        |
| 7      | INT_NET | Net   : rand_net_0[6]                     |
|        |         | Driver: LFSR_Fib_Gen_0/fib_reg[6]         |
+--------+---------+-------------------------------------------+

High fanout nets (through buffer trees)
+--------+---------+-------------------------------------------+
| Fanout | Type    | Name                                      |
+--------+---------+-------------------------------------------+
| 26     | INT_NET | Net   : CFG0_GND_INST_NET                 |
|        |         | Driver: CFG0_GND_INST                     |
| 24     | INT_NET | Net   : rand_net_0_i[9]                   |
|        |         | Driver: LFSR_Fib_Gen_0/fib_reg_RNIS9DC[9] |
| 17     | INT_NET | Net   : rand_net_0[9]                     |
|        |         | Driver: LFSR_Fib_Gen_0/fib_reg[9]         |
| 14     | INT_NET | Net   : rand_net_0[15]                    |
|        |         | Driver: LFSR_Fib_Gen_0/fib_reg[15]        |
| 12     | INT_NET | Net   : rand_net_0[8]                     |
|        |         | Driver: LFSR_Fib_Gen_0/fib_reg[8]         |
| 10     | INT_NET | Net   : rand_net_0[10]                    |
|        |         | Driver: LFSR_Fib_Gen_0/fib_reg[10]        |
| 10     | INT_NET | Net   : rand_net_0[7]                     |
|        |         | Driver: LFSR_Fib_Gen_0/fib_reg[7]         |
| 7      | INT_NET | Net   : rand_net_0[13]                    |
|        |         | Driver: LFSR_Fib_Gen_0/fib_reg[13]        |
| 7      | INT_NET | Net   : rand_net_0[11]                    |
|        |         | Driver: LFSR_Fib_Gen_0/fib_reg[11]        |
| 7      | INT_NET | Net   : rand_net_0[6]                     |
|        |         | Driver: LFSR_Fib_Gen_0/fib_reg[6]         |
+--------+---------+-------------------------------------------+

