##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for CydwClock_1
		4.3::Critical Path Report for UART_1_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_1_IntClock:R)
		5.2::Critical Path Report for (CydwClock_1:R vs. CydwClock_1:R)
		5.3::Critical Path Report for (UART_1_IntClock:R vs. UART_1_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 14
Clock: ADC_DelSig_1_Ext_CP_Clk               | N/A                   | Target: 48.00 MHz   | 
Clock: ADC_DelSig_1_Ext_CP_Clk(routed)       | N/A                   | Target: 48.00 MHz   | 
Clock: ADC_DelSig_1_theACLK                  | N/A                   | Target: 0.13 MHz    | 
Clock: ADC_DelSig_1_theACLK(fixed-function)  | N/A                   | Target: 0.13 MHz    | 
Clock: CyBUS_CLK                             | Frequency: 75.47 MHz  | Target: 48.00 MHz   | 
Clock: CyILO                                 | N/A                   | Target: 0.00 MHz    | 
Clock: CyIMO                                 | N/A                   | Target: 8.00 MHz    | 
Clock: CyMASTER_CLK                          | N/A                   | Target: 48.00 MHz   | 
Clock: CyPLL_OUT                             | N/A                   | Target: 48.00 MHz   | 
Clock: CyXTAL                                | N/A                   | Target: 8.00 MHz    | 
Clock: CydwClock_1                           | Frequency: 33.19 MHz  | Target: 24.00 MHz   | 
Clock: CydwClock_1(fixed-function)           | N/A                   | Target: 24.00 MHz   | 
Clock: UART_1_IntClock                       | Frequency: 47.58 MHz  | Target: 0.46 MHz    | 
Clock: \ADC_DelSig_1:DSM\/dec_clock          | N/A                   | Target: 100.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock     Capture Clock    Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------  ---------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK        UART_1_IntClock  20833.3          7584        N/A              N/A         N/A              N/A         N/A              N/A         
CydwClock_1      CydwClock_1      41666.7          11536       N/A              N/A         N/A              N/A         N/A              N/A         
UART_1_IntClock  UART_1_IntClock  2.16667e+006     2145648     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name          Setup to Clk  Clock Name:Phase  
-----------------  ------------  ----------------  
Pin_Hall_0(0)_PAD  18580         CydwClock_1:R     
Pin_Hall_1(0)_PAD  17182         CydwClock_1:R     
Pin_Hall_2(0)_PAD  17240         CydwClock_1:R     


                       3.2::Clock to Out
                       -----------------

Port Name       Clock to Out  Clock Name:Phase   
--------------  ------------  -----------------  
PWM_A_L(0)_PAD  23402         CydwClock_1:R      
PWM_A_U(0)_PAD  23627         CydwClock_1:R      
PWM_B_L(0)_PAD  23887         CydwClock_1:R      
PWM_B_U(0)_PAD  24119         CydwClock_1:R      
PWM_C_L(0)_PAD  26800         CydwClock_1:R      
PWM_C_U(0)_PAD  26842         CydwClock_1:R      
Pin_LED(0)_PAD  31722         CyBUS_CLK:R        
Pin_TC(0)_PAD   23849         CydwClock_1:R      
Tx_1(0)_PAD     37954         UART_1_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  
Pin_SW(0)_PAD       Pin_LED(0)_PAD           41419  

 =====================================================================
                    End of Datasheet Report
 #####################################################################
 #####################################################################
                    4::Path Details for Clock Frequency Summary
 =====================================================================
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 75.47 MHz | Target: 48.00 MHz

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 7584p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#104 vs. UART_1_IntClock:R#2)   20833
- Setup time                                               -3470
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             17363

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9780
-------------------------------------   ---- 
End-of-path arrival time (ps)           9780
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                          synccell        1020   1020   7584  RISE       1
\UART_1:BUART:rx_postpoll\/main_2         macrocell7      3118   4138   7584  RISE       1
\UART_1:BUART:rx_postpoll\/q              macrocell7      3350   7488   7584  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2292   9780   7584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CydwClock_1
*****************************************
Clock: CydwClock_1
Frequency: 33.19 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_B:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_B:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 11536p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -4230
----------------------------------------------------   ----- 
End-of-path required time (ps)                         37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25901
-------------------------------------   ----- 
End-of-path arrival time (ps)           25901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3    1210   1210  11536  RISE       1
\PWM_B:PWMUDB:cs_addr_1\/main_0                  macrocell13    12982  14192  11536  RISE       1
\PWM_B:PWMUDB:cs_addr_1\/q                       macrocell13     3350  17542  11536  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/cs_addr_1           datapathcell6   3229  20771  11536  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/co_msb              datapathcell6   5130  25901  11536  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/ci                  datapathcell7      0  25901  11536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell7       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for UART_1_IntClock
*********************************************
Clock: UART_1_IntClock
Frequency: 47.58 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2145648p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6190
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14828
-------------------------------------   ----- 
End-of-path arrival time (ps)           14828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg    datapathcell2    190    190  2145648  RISE       1
\UART_1:BUART:counter_load_not\/main_2           macrocell3      6113   6303  2145648  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell3      3350   9653  2145648  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   5175  14828  2145648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_1_IntClock:R)
*****************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 7584p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#104 vs. UART_1_IntClock:R#2)   20833
- Setup time                                               -3470
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             17363

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9780
-------------------------------------   ---- 
End-of-path arrival time (ps)           9780
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                          synccell        1020   1020   7584  RISE       1
\UART_1:BUART:rx_postpoll\/main_2         macrocell7      3118   4138   7584  RISE       1
\UART_1:BUART:rx_postpoll\/q              macrocell7      3350   7488   7584  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2292   9780   7584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (CydwClock_1:R vs. CydwClock_1:R)
***************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_B:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_B:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 11536p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -4230
----------------------------------------------------   ----- 
End-of-path required time (ps)                         37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25901
-------------------------------------   ----- 
End-of-path arrival time (ps)           25901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3    1210   1210  11536  RISE       1
\PWM_B:PWMUDB:cs_addr_1\/main_0                  macrocell13    12982  14192  11536  RISE       1
\PWM_B:PWMUDB:cs_addr_1\/q                       macrocell13     3350  17542  11536  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/cs_addr_1           datapathcell6   3229  20771  11536  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/co_msb              datapathcell6   5130  25901  11536  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/ci                  datapathcell7      0  25901  11536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell7       0      0  RISE       1


5.3::Critical Path Report for (UART_1_IntClock:R vs. UART_1_IntClock:R)
***********************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2145648p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6190
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14828
-------------------------------------   ----- 
End-of-path arrival time (ps)           14828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg    datapathcell2    190    190  2145648  RISE       1
\UART_1:BUART:counter_load_not\/main_2           macrocell3      6113   6303  2145648  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell3      3350   9653  2145648  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   5175  14828  2145648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 7584p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#104 vs. UART_1_IntClock:R#2)   20833
- Setup time                                               -3470
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             17363

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9780
-------------------------------------   ---- 
End-of-path arrival time (ps)           9780
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                          synccell        1020   1020   7584  RISE       1
\UART_1:BUART:rx_postpoll\/main_2         macrocell7      3118   4138   7584  RISE       1
\UART_1:BUART:rx_postpoll\/q              macrocell7      3350   7488   7584  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2292   9780   7584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_B:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_B:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 11536p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -4230
----------------------------------------------------   ----- 
End-of-path required time (ps)                         37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25901
-------------------------------------   ----- 
End-of-path arrival time (ps)           25901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3    1210   1210  11536  RISE       1
\PWM_B:PWMUDB:cs_addr_1\/main_0                  macrocell13    12982  14192  11536  RISE       1
\PWM_B:PWMUDB:cs_addr_1\/q                       macrocell13     3350  17542  11536  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/cs_addr_1           datapathcell6   3229  20771  11536  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/co_msb              datapathcell6   5130  25901  11536  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/ci                  datapathcell7      0  25901  11536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell7       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_A:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_A:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 12596p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -4230
----------------------------------------------------   ----- 
End-of-path required time (ps)                         37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24841
-------------------------------------   ----- 
End-of-path arrival time (ps)           24841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3    1210   1210  11536  RISE       1
\PWM_A:PWMUDB:cs_addr_1\/main_0                  macrocell16    12548  13758  12596  RISE       1
\PWM_A:PWMUDB:cs_addr_1\/q                       macrocell16     3350  17108  12596  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/cs_addr_1           datapathcell8   2603  19711  12596  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/co_msb              datapathcell8   5130  24841  12596  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/ci                  datapathcell9      0  24841  12596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell9       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART_1:BUART:rx_state_0\/main_10
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 13176p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#104 vs. UART_1_IntClock:R#2)   20833
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4147
-------------------------------------   ---- 
End-of-path arrival time (ps)           4147
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                   synccell      1020   1020   7584  RISE       1
\UART_1:BUART:rx_state_0\/main_10  macrocell32   3127   4147  13176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART_1:BUART:rx_state_2\/main_9
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 13176p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#104 vs. UART_1_IntClock:R#2)   20833
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4147
-------------------------------------   ---- 
End-of-path arrival time (ps)           4147
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                  synccell      1020   1020   7584  RISE       1
\UART_1:BUART:rx_state_2\/main_9  macrocell35   3127   4147  13176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell35         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART_1:BUART:pollcount_1\/main_4
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 13311p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#104 vs. UART_1_IntClock:R#2)   20833
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4012
-------------------------------------   ---- 
End-of-path arrival time (ps)           4012
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                   synccell      1020   1020   7584  RISE       1
\UART_1:BUART:pollcount_1\/main_4  macrocell38   2992   4012  13311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell38         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART_1:BUART:pollcount_0\/main_3
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 13311p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#104 vs. UART_1_IntClock:R#2)   20833
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4012
-------------------------------------   ---- 
End-of-path arrival time (ps)           4012
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                   synccell      1020   1020   7584  RISE       1
\UART_1:BUART:pollcount_0\/main_3  macrocell39   2992   4012  13311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART_1:BUART:rx_status_3\/main_7
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 13311p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#104 vs. UART_1_IntClock:R#2)   20833
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4012
-------------------------------------   ---- 
End-of-path arrival time (ps)           4012
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                   synccell      1020   1020   7584  RISE       1
\UART_1:BUART:rx_status_3\/main_7  macrocell41   2992   4012  13311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART_1:BUART:rx_last\/main_0
Capture Clock  : \UART_1:BUART:rx_last\/clock_0
Path slack     : 13311p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#104 vs. UART_1_IntClock:R#2)   20833
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4012
-------------------------------------   ---- 
End-of-path arrival time (ps)           4012
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out               synccell      1020   1020   7584  RISE       1
\UART_1:BUART:rx_last\/main_0  macrocell42   2992   4012  13311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_last\/clock_0                             macrocell42         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_C:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_C:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 13506p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -4230
----------------------------------------------------   ----- 
End-of-path required time (ps)                         37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23931
-------------------------------------   ----- 
End-of-path arrival time (ps)           23931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3    1210   1210  11536  RISE       1
\PWM_C:PWMUDB:cs_addr_1\/main_1                  macrocell11    11146  12356  13506  RISE       1
\PWM_C:PWMUDB:cs_addr_1\/q                       macrocell11     3350  15706  13506  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/cs_addr_1           datapathcell4   3095  18801  13506  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/co_msb              datapathcell4   5130  23931  13506  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/ci                  datapathcell5      0  23931  13506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell5       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_1:genblk1[0]:INST\/out
Path End       : \Counter_Hall:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Counter_Hall:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 13929p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -4230
----------------------------------------------------   ----- 
End-of-path required time (ps)                         37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23508
-------------------------------------   ----- 
End-of-path arrival time (ps)           23508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sync_1:genblk1[0]:INST\/clock                             synccell            0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Sync_1:genblk1[0]:INST\/out                           synccell         1020   1020  13929  RISE       1
\Counter_Hall:CounterUDB:count_enable\/main_2          macrocell21      7004   8024  13929  RISE       1
\Counter_Hall:CounterUDB:count_enable\/q               macrocell21      3350  11374  13929  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell10   7003  18378  13929  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell10   5130  23508  13929  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u1\/ci         datapathcell11      0  23508  13929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u1\/clock          datapathcell11      0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_B:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_B:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 14689p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -6190
----------------------------------------------------   ----- 
End-of-path required time (ps)                         35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20788
-------------------------------------   ----- 
End-of-path arrival time (ps)           20788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3    1210   1210  11536  RISE       1
\PWM_B:PWMUDB:cs_addr_1\/main_0                  macrocell13    12982  14192  11536  RISE       1
\PWM_B:PWMUDB:cs_addr_1\/q                       macrocell13     3350  17542  11536  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/cs_addr_1           datapathcell7   3246  20788  14689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell7       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_B:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_B:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 14706p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -6190
----------------------------------------------------   ----- 
End-of-path required time (ps)                         35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20771
-------------------------------------   ----- 
End-of-path arrival time (ps)           20771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3    1210   1210  11536  RISE       1
\PWM_B:PWMUDB:cs_addr_1\/main_0                  macrocell13    12982  14192  11536  RISE       1
\PWM_B:PWMUDB:cs_addr_1\/q                       macrocell13     3350  17542  11536  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/cs_addr_1           datapathcell6   3229  20771  14706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_A:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_A:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 15766p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -6190
----------------------------------------------------   ----- 
End-of-path required time (ps)                         35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19711
-------------------------------------   ----- 
End-of-path arrival time (ps)           19711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3    1210   1210  11536  RISE       1
\PWM_A:PWMUDB:cs_addr_1\/main_0                  macrocell16    12548  13758  12596  RISE       1
\PWM_A:PWMUDB:cs_addr_1\/q                       macrocell16     3350  17108  12596  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/cs_addr_1           datapathcell8   2603  19711  15766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_A:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_A:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 15768p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -6190
----------------------------------------------------   ----- 
End-of-path required time (ps)                         35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19708
-------------------------------------   ----- 
End-of-path arrival time (ps)           19708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3    1210   1210  11536  RISE       1
\PWM_A:PWMUDB:cs_addr_1\/main_0                  macrocell16    12548  13758  12596  RISE       1
\PWM_A:PWMUDB:cs_addr_1\/q                       macrocell16     3350  17108  12596  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cs_addr_1           datapathcell9   2601  19708  15768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell9       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_C:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_C:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 16676p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -6190
----------------------------------------------------   ----- 
End-of-path required time (ps)                         35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18801
-------------------------------------   ----- 
End-of-path arrival time (ps)           18801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3    1210   1210  11536  RISE       1
\PWM_C:PWMUDB:cs_addr_1\/main_1                  macrocell11    11146  12356  13506  RISE       1
\PWM_C:PWMUDB:cs_addr_1\/q                       macrocell11     3350  15706  13506  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/cs_addr_1           datapathcell4   3095  18801  16676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_C:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_C:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 16676p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -6190
----------------------------------------------------   ----- 
End-of-path required time (ps)                         35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18800
-------------------------------------   ----- 
End-of-path arrival time (ps)           18800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3    1210   1210  11536  RISE       1
\PWM_C:PWMUDB:cs_addr_1\/main_1                  macrocell11    11146  12356  13506  RISE       1
\PWM_C:PWMUDB:cs_addr_1\/q                       macrocell11     3350  15706  13506  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/cs_addr_1           datapathcell5   3094  18800  16676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell5       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_1:genblk1[0]:INST\/out
Path End       : \Counter_Hall:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \Counter_Hall:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 17097p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -6190
----------------------------------------------------   ----- 
End-of-path required time (ps)                         35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18379
-------------------------------------   ----- 
End-of-path arrival time (ps)           18379
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sync_1:genblk1[0]:INST\/clock                             synccell            0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Sync_1:genblk1[0]:INST\/out                           synccell         1020   1020  13929  RISE       1
\Counter_Hall:CounterUDB:count_enable\/main_2          macrocell21      7004   8024  13929  RISE       1
\Counter_Hall:CounterUDB:count_enable\/q               macrocell21      3350  11374  13929  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell11   7005  18379  17097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u1\/clock          datapathcell11      0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_1:genblk1[0]:INST\/out
Path End       : \Counter_Hall:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \Counter_Hall:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 17099p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -6190
----------------------------------------------------   ----- 
End-of-path required time (ps)                         35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18378
-------------------------------------   ----- 
End-of-path arrival time (ps)           18378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sync_1:genblk1[0]:INST\/clock                             synccell            0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Sync_1:genblk1[0]:INST\/out                           synccell         1020   1020  13929  RISE       1
\Counter_Hall:CounterUDB:count_enable\/main_2          macrocell21      7004   8024  13929  RISE       1
\Counter_Hall:CounterUDB:count_enable\/q               macrocell21      3350  11374  13929  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell10   7003  18378  17099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u0\/clock          datapathcell10      0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_A:PWMUDB:db_cnt_0\/main_5
Capture Clock  : \PWM_A:PWMUDB:db_cnt_0\/clock_0
Path slack     : 20773p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17384
-------------------------------------   ----- 
End-of-path arrival time (ps)           17384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell8   1520   1520  20773  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell9      0   1520  20773  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell9   2230   3750  20773  RISE       1
\PWM_A:PWMUDB:db_cnt_0_split\/main_8   macrocell40     7361  11111  20773  RISE       1
\PWM_A:PWMUDB:db_cnt_0_split\/q        macrocell40     3350  14461  20773  RISE       1
\PWM_A:PWMUDB:db_cnt_0\/main_5         macrocell70     2923  17384  20773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_0\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_A:PWMUDB:sP16:pwmdp:u0\/cs_addr_0
Capture Clock  : \PWM_A:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 21735p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -6190
----------------------------------------------------   ----- 
End-of-path required time (ps)                         35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13742
-------------------------------------   ----- 
End-of-path arrival time (ps)           13742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3    1210   1210  11536  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/cs_addr_0           datapathcell8  12532  13742  21735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_A:PWMUDB:sP16:pwmdp:u1\/cs_addr_0
Capture Clock  : \PWM_A:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 21737p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -6190
----------------------------------------------------   ----- 
End-of-path required time (ps)                         35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13739
-------------------------------------   ----- 
End-of-path arrival time (ps)           13739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3    1210   1210  11536  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cs_addr_0           datapathcell9  12529  13739  21737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell9       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_6700/q
Path End       : \Counter_Hall:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \Counter_Hall:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 22138p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -6190
----------------------------------------------------   ----- 
End-of-path required time (ps)                         35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13339
-------------------------------------   ----- 
End-of-path arrival time (ps)           13339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6700/clock_0                                           macrocell82         0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_6700/q                                             macrocell82      1250   1250  18968  RISE       1
\Counter_Hall:CounterUDB:reload\/main_3                macrocell18      6124   7374  18968  RISE       1
\Counter_Hall:CounterUDB:reload\/q                     macrocell18      3350  10724  18968  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell11   2615  13339  22138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u1\/clock          datapathcell11      0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_6700/q
Path End       : \Counter_Hall:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \Counter_Hall:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 22138p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -6190
----------------------------------------------------   ----- 
End-of-path required time (ps)                         35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13339
-------------------------------------   ----- 
End-of-path arrival time (ps)           13339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6700/clock_0                                           macrocell82         0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_6700/q                                             macrocell82      1250   1250  18968  RISE       1
\Counter_Hall:CounterUDB:reload\/main_3                macrocell18      6124   7374  18968  RISE       1
\Counter_Hall:CounterUDB:reload\/q                     macrocell18      3350  10724  18968  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell10   2615  13339  22138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u0\/clock          datapathcell10      0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_B:PWMUDB:sP16:pwmdp:u1\/cs_addr_0
Capture Clock  : \PWM_B:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 22408p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -6190
----------------------------------------------------   ----- 
End-of-path required time (ps)                         35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13068
-------------------------------------   ----- 
End-of-path arrival time (ps)           13068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3    1210   1210  11536  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/cs_addr_0           datapathcell7  11858  13068  22408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell7       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : MODIN5_0/main_5
Capture Clock  : MODIN5_0/clock_0
Path slack     : 22943p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15214
-------------------------------------   ----- 
End-of-path arrival time (ps)           15214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell4   1240   1240  22943  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell5      0   1240  22943  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell5   2270   3510  22943  RISE       1
MODIN5_0_split/main_7                  macrocell1      5470   8980  22943  RISE       1
MODIN5_0_split/q                       macrocell1      3350  12330  22943  RISE       1
MODIN5_0/main_5                        macrocell50     2884  15214  22943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell50         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_6700/q
Path End       : \Counter_Hall:CounterUDB:sC16:counterdp:u1\/f0_load
Capture Clock  : \Counter_Hall:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 23061p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3130
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15476
-------------------------------------   ----- 
End-of-path arrival time (ps)           15476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6700/clock_0                                           macrocell82         0      0  RISE       1

Data path
pin name                                             model name      delay     AT  slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_6700/q                                           macrocell82      1250   1250  18968  RISE       1
\Counter_Hall:CounterUDB:hwCapture\/main_3           macrocell17      6694   7944  23061  RISE       1
\Counter_Hall:CounterUDB:hwCapture\/q                macrocell17      3350  11294  23061  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u1\/f0_load  datapathcell11   4181  15476  23061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u1\/clock          datapathcell11      0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_A:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_A:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 23192p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -6190
----------------------------------------------------   ----- 
End-of-path required time (ps)                         35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12285
-------------------------------------   ----- 
End-of-path arrival time (ps)           12285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8    760    760  20022  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0    760  20022  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   2740   3500  20022  RISE       1
\PWM_A:PWMUDB:up_cnt_final\/main_0      macrocell15     2630   6130  20022  RISE       1
\PWM_A:PWMUDB:up_cnt_final\/q           macrocell15     3350   9480  20022  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell8   2805  12285  23192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_C:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_C:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 23198p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -6190
----------------------------------------------------   ----- 
End-of-path required time (ps)                         35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12279
-------------------------------------   ----- 
End-of-path arrival time (ps)           12279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell4    760    760  20028  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell5      0    760  20028  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell5   2740   3500  20028  RISE       1
\PWM_C:PWMUDB:up_cnt_final\/main_0      macrocell10     2613   6113  20028  RISE       1
\PWM_C:PWMUDB:up_cnt_final\/q           macrocell10     3350   9463  20028  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell4   2816  12279  23198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_A:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_A:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 23209p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -6190
----------------------------------------------------   ----- 
End-of-path required time (ps)                         35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12268
-------------------------------------   ----- 
End-of-path arrival time (ps)           12268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8    760    760  20022  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0    760  20022  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   2740   3500  20022  RISE       1
\PWM_A:PWMUDB:up_cnt_final\/main_0      macrocell15     2630   6130  20022  RISE       1
\PWM_A:PWMUDB:up_cnt_final\/q           macrocell15     3350   9480  20022  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell9   2788  12268  23209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell9       0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_C:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_C:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 23209p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -6190
----------------------------------------------------   ----- 
End-of-path required time (ps)                         35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12267
-------------------------------------   ----- 
End-of-path arrival time (ps)           12267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell4    760    760  20028  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell5      0    760  20028  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell5   2740   3500  20028  RISE       1
\PWM_C:PWMUDB:up_cnt_final\/main_0      macrocell10     2613   6113  20028  RISE       1
\PWM_C:PWMUDB:up_cnt_final\/q           macrocell10     3350   9463  20028  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell5   2804  12267  23209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell5       0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_B:PWMUDB:sP16:pwmdp:u0\/cs_addr_0
Capture Clock  : \PWM_B:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 23321p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -6190
----------------------------------------------------   ----- 
End-of-path required time (ps)                         35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12156
-------------------------------------   ----- 
End-of-path arrival time (ps)           12156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3    1210   1210  11536  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/cs_addr_0           datapathcell6  10946  12156  23321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : MODIN7_0/main_5
Capture Clock  : MODIN7_0/clock_0
Path slack     : 23485p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14672
-------------------------------------   ----- 
End-of-path arrival time (ps)           14672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell6   1240   1240  23485  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell7      0   1240  23485  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell7   2270   3510  23485  RISE       1
MODIN7_0_split/main_7                  macrocell74     5515   9025  23485  RISE       1
MODIN7_0_split/q                       macrocell74     3350  12375  23485  RISE       1
MODIN7_0/main_5                        macrocell59     2297  14672  23485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                           macrocell59         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_6700/q
Path End       : \Counter_Hall:CounterUDB:sC16:counterdp:u0\/f0_load
Capture Clock  : \Counter_Hall:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 23630p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3130
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14906
-------------------------------------   ----- 
End-of-path arrival time (ps)           14906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6700/clock_0                                           macrocell82         0      0  RISE       1

Data path
pin name                                             model name      delay     AT  slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_6700/q                                           macrocell82      1250   1250  18968  RISE       1
\Counter_Hall:CounterUDB:hwCapture\/main_3           macrocell17      6694   7944  23061  RISE       1
\Counter_Hall:CounterUDB:hwCapture\/q                macrocell17      3350  11294  23061  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u0\/f0_load  datapathcell10   3612  14906  23630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u0\/clock          datapathcell10      0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_B:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_B:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 23718p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -6190
----------------------------------------------------   ----- 
End-of-path required time (ps)                         35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11758
-------------------------------------   ----- 
End-of-path arrival time (ps)           11758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell6    760    760  20550  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell7      0    760  20550  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell7   2740   3500  20550  RISE       1
\PWM_B:PWMUDB:up_cnt_final\/main_0      macrocell12     2303   5803  20550  RISE       1
\PWM_B:PWMUDB:up_cnt_final\/q           macrocell12     3350   9153  20550  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell7   2605  11758  23718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell7       0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_B:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_B:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 23720p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -6190
----------------------------------------------------   ----- 
End-of-path required time (ps)                         35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11757
-------------------------------------   ----- 
End-of-path arrival time (ps)           11757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell6    760    760  20550  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell7      0    760  20550  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell7   2740   3500  20550  RISE       1
\PWM_B:PWMUDB:up_cnt_final\/main_0      macrocell12     2303   5803  20550  RISE       1
\PWM_B:PWMUDB:up_cnt_final\/q           macrocell12     3350   9153  20550  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell6   2604  11757  23720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:runmode_enable\/q
Path End       : Net_4788/main_0
Capture Clock  : Net_4788/clock_0
Path slack     : 24209p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13947
-------------------------------------   ----- 
End-of-path arrival time (ps)           13947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:runmode_enable\/clock_0                      macrocell52         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:runmode_enable\/q  macrocell52   1250   1250  13622  RISE       1
Net_4788/main_0                  macrocell54  12697  13947  24209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4788/clock_0                                           macrocell54         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_C:PWMUDB:db_ph1_run_temp\/ar_0
Capture Clock  : \PWM_C:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 24988p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Recovery time                                            0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16679
-------------------------------------   ----- 
End-of-path arrival time (ps)           16679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3   1210   1210  11536  RISE       1
\PWM_C:PWMUDB:db_ph1_run_temp\/ar_0              macrocell47   15469  16679  24988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : MODIN5_1/ar_0
Capture Clock  : MODIN5_1/clock_0
Path slack     : 24988p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Recovery time                                            0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16679
-------------------------------------   ----- 
End-of-path arrival time (ps)           16679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3   1210   1210  11536  RISE       1
MODIN5_1/ar_0                                    macrocell49   15469  16679  24988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell49         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_A:PWMUDB:db_cnt_1\/main_8
Capture Clock  : \PWM_A:PWMUDB:db_cnt_1\/clock_0
Path slack     : 25430p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12727
-------------------------------------   ----- 
End-of-path arrival time (ps)           12727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell8   1520   1520  20773  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell9      0   1520  20773  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell9   2230   3750  20773  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/main_8         macrocell69     8977  12727  25430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/clock_0                            macrocell69         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_C:PWMUDB:sP16:pwmdp:u1\/cs_addr_0
Capture Clock  : \PWM_C:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 25603p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -6190
----------------------------------------------------   ----- 
End-of-path required time (ps)                         35477

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9873
-------------------------------------   ---- 
End-of-path arrival time (ps)           9873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3    1210   1210  11536  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/cs_addr_0           datapathcell5   8663   9873  25603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell5       0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : \PWM_A:PWMUDB:db_cnt_1\/main_7
Capture Clock  : \PWM_A:PWMUDB:db_cnt_1\/clock_0
Path slack     : 25760p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12397
-------------------------------------   ----- 
End-of-path arrival time (ps)           12397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell8   1240   1240  20905  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell9      0   1240  20905  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell9   2270   3510  20905  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/main_7         macrocell69     8887  12397  25760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/clock_0                            macrocell69         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_A:PWMUDB:db_ph1_run_temp\/ar_0
Capture Clock  : \PWM_A:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 25862p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Recovery time                                            0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15805
-------------------------------------   ----- 
End-of-path arrival time (ps)           15805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3   1210   1210  11536  RISE       1
\PWM_A:PWMUDB:db_ph1_run_temp\/ar_0              macrocell67   14595  15805  25862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_C:PWMUDB:db_ph2_run_temp\/ar_0
Capture Clock  : \PWM_C:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 25863p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Recovery time                                            0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15804
-------------------------------------   ----- 
End-of-path arrival time (ps)           15804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3   1210   1210  11536  RISE       1
\PWM_C:PWMUDB:db_ph2_run_temp\/ar_0              macrocell48   14594  15804  25863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_C:PWMUDB:sP16:pwmdp:u0\/cs_addr_0
Capture Clock  : \PWM_C:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 26009p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -6190
----------------------------------------------------   ----- 
End-of-path required time (ps)                         35477

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9468
-------------------------------------   ---- 
End-of-path arrival time (ps)           9468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3    1210   1210  11536  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/cs_addr_0           datapathcell4   8258   9468  26009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : MODIN5_1/main_7
Capture Clock  : MODIN5_1/clock_0
Path slack     : 26775p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11382
-------------------------------------   ----- 
End-of-path arrival time (ps)           11382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell4   1240   1240  22943  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell5      0   1240  22943  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell5   2270   3510  22943  RISE       1
MODIN5_1/main_7                        macrocell49     7872  11382  26775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell49         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : \PWM_C:PWMUDB:db_ph1_run_temp\/main_5
Capture Clock  : \PWM_C:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 26783p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11374
-------------------------------------   ----- 
End-of-path arrival time (ps)           11374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell4   1240   1240  22943  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell5      0   1240  22943  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell5   2270   3510  22943  RISE       1
\PWM_C:PWMUDB:db_ph1_run_temp\/main_5  macrocell47     7864  11374  26783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_A:PWMUDB:genblk8:stsreg\/reset
Capture Clock  : \PWM_A:PWMUDB:genblk8:stsreg\/clock
Path slack     : 26882p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Recovery time                                            0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14785
-------------------------------------   ----- 
End-of-path arrival time (ps)           14785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3   1210   1210  11536  RISE       1
\PWM_A:PWMUDB:genblk8:stsreg\/reset              statusicell3  13575  14785  26882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:genblk8:stsreg\/clock                        statusicell3        0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_A:PWMUDB:runmode_enable\/ar_0
Capture Clock  : \PWM_A:PWMUDB:runmode_enable\/clock_0
Path slack     : 26882p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Recovery time                                            0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14785
-------------------------------------   ----- 
End-of-path arrival time (ps)           14785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3   1210   1210  11536  RISE       1
\PWM_A:PWMUDB:runmode_enable\/ar_0               macrocell63   13575  14785  26882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:runmode_enable\/clock_0                      macrocell63         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_A:PWMUDB:status_1\/ar_0
Capture Clock  : \PWM_A:PWMUDB:status_1\/clock_0
Path slack     : 26882p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Recovery time                                            0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14785
-------------------------------------   ----- 
End-of-path arrival time (ps)           14785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3   1210   1210  11536  RISE       1
\PWM_A:PWMUDB:status_1\/ar_0                     macrocell73   13575  14785  26882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:status_1\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_6700/q
Path End       : \Counter_Hall:CounterUDB:sSTSReg:stsreg\/status_4
Capture Clock  : \Counter_Hall:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 26968p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                            -500
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14199
-------------------------------------   ----- 
End-of-path arrival time (ps)           14199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6700/clock_0                                           macrocell82         0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_6700/q                                         macrocell82    1250   1250  18968  RISE       1
\Counter_Hall:CounterUDB:hwCapture\/main_3         macrocell17    6694   7944  23061  RISE       1
\Counter_Hall:CounterUDB:hwCapture\/q              macrocell17    3350  11294  23061  RISE       1
\Counter_Hall:CounterUDB:sSTSReg:stsreg\/status_4  statusicell4   2904  14199  26968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:sSTSReg:stsreg\/clock             statusicell4        0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_A:PWMUDB:pwm_db_reg\/main_2
Capture Clock  : \PWM_A:PWMUDB:pwm_db_reg\/clock_0
Path slack     : 27039p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11117
-------------------------------------   ----- 
End-of-path arrival time (ps)           11117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell8   1520   1520  20773  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell9      0   1520  20773  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell9   2230   3750  20773  RISE       1
\PWM_A:PWMUDB:pwm_db_reg\/main_2       macrocell64     7367  11117  27039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:pwm_db_reg\/clock_0                          macrocell64         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_A:PWMUDB:db_ph2_run_temp\/main_6
Capture Clock  : \PWM_A:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 27039p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11117
-------------------------------------   ----- 
End-of-path arrival time (ps)           11117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell8   1520   1520  20773  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell9      0   1520  20773  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell9   2230   3750  20773  RISE       1
\PWM_A:PWMUDB:db_ph2_run_temp\/main_6  macrocell68     7367  11117  27039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell68         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : \PWM_A:PWMUDB:pwm_db_reg\/main_1
Capture Clock  : \PWM_A:PWMUDB:pwm_db_reg\/clock_0
Path slack     : 27158p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10998
-------------------------------------   ----- 
End-of-path arrival time (ps)           10998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell8   1240   1240  20905  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell9      0   1240  20905  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell9   2270   3510  20905  RISE       1
\PWM_A:PWMUDB:pwm_db_reg\/main_1       macrocell64     7488  10998  27158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:pwm_db_reg\/clock_0                          macrocell64         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : \PWM_A:PWMUDB:db_ph2_run_temp\/main_5
Capture Clock  : \PWM_A:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 27158p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10998
-------------------------------------   ----- 
End-of-path arrival time (ps)           10998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell8   1240   1240  20905  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell9      0   1240  20905  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell9   2270   3510  20905  RISE       1
\PWM_A:PWMUDB:db_ph2_run_temp\/main_5  macrocell68     7488  10998  27158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell68         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:db_ph1_run_temp\/q
Path End       : \PWM_A:PWMUDB:db_cnt_1\/main_2
Capture Clock  : \PWM_A:PWMUDB:db_cnt_1\/clock_0
Path slack     : 27600p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10556
-------------------------------------   ----- 
End-of-path arrival time (ps)           10556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell67         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:db_ph1_run_temp\/q  macrocell67   1250   1250  23004  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/main_2    macrocell69   9306  10556  27600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/clock_0                            macrocell69         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:runmode_enable\/q
Path End       : \PWM_A:PWMUDB:db_cnt_1\/main_0
Capture Clock  : \PWM_A:PWMUDB:db_cnt_1\/clock_0
Path slack     : 27769p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10388
-------------------------------------   ----- 
End-of-path arrival time (ps)           10388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:runmode_enable\/clock_0                      macrocell63         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:runmode_enable\/q  macrocell63   1250   1250  20701  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/main_0   macrocell69   9138  10388  27769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/clock_0                            macrocell69         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : \PWM_C:PWMUDB:db_ph2_run_temp\/main_5
Capture Clock  : \PWM_C:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 27844p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10313
-------------------------------------   ----- 
End-of-path arrival time (ps)           10313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell4   1240   1240  22943  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell5      0   1240  22943  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell5   2270   3510  22943  RISE       1
\PWM_C:PWMUDB:db_ph2_run_temp\/main_5  macrocell48     6803  10313  27844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : \PWM_A:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_A:PWMUDB:prevCompare1\/clock_0
Path slack     : 28003p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10153
-------------------------------------   ----- 
End-of-path arrival time (ps)           10153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell8   1240   1240  20905  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell9      0   1240  20905  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell9   2270   3510  20905  RISE       1
\PWM_A:PWMUDB:prevCompare1\/main_0     macrocell71     6643  10153  28003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:prevCompare1\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_C:PWMUDB:db_ph1_run_temp\/main_6
Capture Clock  : \PWM_C:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 28252p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9905
-------------------------------------   ---- 
End-of-path arrival time (ps)           9905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell4   1520   1520  23825  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell5      0   1520  23825  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell5   2230   3750  23825  RISE       1
\PWM_C:PWMUDB:db_ph1_run_temp\/main_6  macrocell47     6155   9905  28252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Hall:CounterUDB:sC16:counterdp:u0\/ce0
Path End       : \Counter_Hall:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \Counter_Hall:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 28383p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                            -500
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12783
-------------------------------------   ----- 
End-of-path arrival time (ps)           12783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u0\/clock          datapathcell10      0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_Hall:CounterUDB:sC16:counterdp:u0\/ce0       datapathcell10   1240   1240  20177  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u1\/ce0i      datapathcell11      0   1240  20177  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u1\/ce0_comb  datapathcell11   2270   3510  20177  RISE       1
\Counter_Hall:CounterUDB:status_2\/main_0             macrocell20      3608   7118  28383  RISE       1
\Counter_Hall:CounterUDB:status_2\/q                  macrocell20      3350  10468  28383  RISE       1
\Counter_Hall:CounterUDB:sSTSReg:stsreg\/status_2     statusicell4     2315  12783  28383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:sSTSReg:stsreg\/clock             statusicell4        0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : MODIN5_1/main_8
Capture Clock  : MODIN5_1/clock_0
Path slack     : 28444p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9713
-------------------------------------   ---- 
End-of-path arrival time (ps)           9713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell4   1520   1520  23825  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell5      0   1520  23825  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell5   2230   3750  23825  RISE       1
MODIN5_1/main_8                        macrocell49     5963   9713  28444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell49         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Hall:CounterUDB:sC16:counterdp:u0\/cl1
Path End       : \Counter_Hall:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Counter_Hall:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 28452p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                            -500
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12714
-------------------------------------   ----- 
End-of-path arrival time (ps)           12714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u0\/clock          datapathcell10      0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_Hall:CounterUDB:sC16:counterdp:u0\/cl1       datapathcell10   1600   1600  28452  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u1\/cl1i      datapathcell11      0   1600  28452  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u1\/cl1_comb  datapathcell11   2270   3870  28452  RISE       1
\Counter_Hall:CounterUDB:status_0\/main_0             macrocell19      2598   6468  28452  RISE       1
\Counter_Hall:CounterUDB:status_0\/q                  macrocell19      3350   9818  28452  RISE       1
\Counter_Hall:CounterUDB:sSTSReg:stsreg\/status_0     statusicell4     2897  12714  28452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:sSTSReg:stsreg\/clock             statusicell4        0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:db_cnt_1\/q
Path End       : \PWM_A:PWMUDB:db_ph1_run_temp\/main_3
Capture Clock  : \PWM_A:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 28490p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9667
-------------------------------------   ---- 
End-of-path arrival time (ps)           9667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/clock_0                            macrocell69         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:db_cnt_1\/q              macrocell69   1250   1250  25514  RISE       1
\PWM_A:PWMUDB:db_ph1_run_temp\/main_3  macrocell67   8417   9667  28490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:runmode_enable\/q
Path End       : \PWM_A:PWMUDB:db_cnt_0\/main_0
Capture Clock  : \PWM_A:PWMUDB:db_cnt_0\/clock_0
Path slack     : 28529p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9627
-------------------------------------   ---- 
End-of-path arrival time (ps)           9627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:runmode_enable\/clock_0                      macrocell63         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:runmode_enable\/q  macrocell63   1250   1250  20701  RISE       1
\PWM_A:PWMUDB:db_cnt_0\/main_0   macrocell70   8377   9627  28529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_0\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_A:PWMUDB:prevCompare1\/main_1
Capture Clock  : \PWM_A:PWMUDB:prevCompare1\/clock_0
Path slack     : 28538p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9618
-------------------------------------   ---- 
End-of-path arrival time (ps)           9618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell8   1520   1520  20773  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell9      0   1520  20773  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell9   2230   3750  20773  RISE       1
\PWM_A:PWMUDB:prevCompare1\/main_1     macrocell71     5868   9618  28538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:prevCompare1\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : MODIN7_1/main_7
Capture Clock  : MODIN7_1/clock_0
Path slack     : 28561p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9596
-------------------------------------   ---- 
End-of-path arrival time (ps)           9596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell6   1240   1240  23485  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell7      0   1240  23485  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell7   2270   3510  23485  RISE       1
MODIN7_1/main_7                        macrocell58     6086   9596  28561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell58         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_A:PWMUDB:status_0\/ar_0
Capture Clock  : \PWM_A:PWMUDB:status_0\/clock_0
Path slack     : 28586p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Recovery time                                            0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13080
-------------------------------------   ----- 
End-of-path arrival time (ps)           13080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3   1210   1210  11536  RISE       1
\PWM_A:PWMUDB:status_0\/ar_0                     macrocell72   11870  13080  28586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:status_0\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:runmode_enable\/q
Path End       : \PWM_B:PWMUDB:db_ph1_run_temp\/main_0
Capture Clock  : \PWM_B:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 28832p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9325
-------------------------------------   ---- 
End-of-path arrival time (ps)           9325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:runmode_enable\/clock_0                      macrocell52         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:runmode_enable\/q        macrocell52   1250   1250  13622  RISE       1
\PWM_B:PWMUDB:db_ph1_run_temp\/main_0  macrocell56   8075   9325  28832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:runmode_enable\/q
Path End       : Net_4787/main_0
Capture Clock  : Net_4787/clock_0
Path slack     : 28839p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9318
-------------------------------------   ---- 
End-of-path arrival time (ps)           9318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:runmode_enable\/clock_0                      macrocell52         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:runmode_enable\/q  macrocell52   1250   1250  13622  RISE       1
Net_4787/main_0                  macrocell55   8068   9318  28839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4787/clock_0                                           macrocell55         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_C:PWMUDB:runmode_enable\/ar_0
Capture Clock  : \PWM_C:PWMUDB:runmode_enable\/clock_0
Path slack     : 28936p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Recovery time                                            0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12730
-------------------------------------   ----- 
End-of-path arrival time (ps)           12730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3   1210   1210  11536  RISE       1
\PWM_C:PWMUDB:runmode_enable\/ar_0               macrocell43   11520  12730  28936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:runmode_enable\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : MODIN5_0/ar_0
Capture Clock  : MODIN5_0/clock_0
Path slack     : 28936p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Recovery time                                            0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12730
-------------------------------------   ----- 
End-of-path arrival time (ps)           12730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3   1210   1210  11536  RISE       1
MODIN5_0/ar_0                                    macrocell50   11520  12730  28936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell50         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:pwm_db_reg\/q
Path End       : Net_4799/main_1
Capture Clock  : Net_4799/clock_0
Path slack     : 29088p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9068
-------------------------------------   ---- 
End-of-path arrival time (ps)           9068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:pwm_db_reg\/clock_0                          macrocell64         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:pwm_db_reg\/q  macrocell64   1250   1250  26869  RISE       1
Net_4799/main_1              macrocell66   7818   9068  29088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4799/clock_0                                           macrocell66         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:pwm_db_reg\/q
Path End       : \PWM_A:PWMUDB:db_ph1_run_temp\/main_1
Capture Clock  : \PWM_A:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 29088p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9068
-------------------------------------   ---- 
End-of-path arrival time (ps)           9068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:pwm_db_reg\/clock_0                          macrocell64         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:pwm_db_reg\/q            macrocell64   1250   1250  26869  RISE       1
\PWM_A:PWMUDB:db_ph1_run_temp\/main_1  macrocell67   7818   9068  29088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_C:PWMUDB:db_ph2_run_temp\/main_6
Capture Clock  : \PWM_C:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 29137p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9019
-------------------------------------   ---- 
End-of-path arrival time (ps)           9019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell4   1520   1520  23825  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell5      0   1520  23825  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell5   2230   3750  23825  RISE       1
\PWM_C:PWMUDB:db_ph2_run_temp\/main_6  macrocell48     5269   9019  29137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:db_ph2_run_temp\/q
Path End       : Net_4799/main_2
Capture Clock  : Net_4799/clock_0
Path slack     : 29314p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8842
-------------------------------------   ---- 
End-of-path arrival time (ps)           8842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell68         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:db_ph2_run_temp\/q  macrocell68   1250   1250  26366  RISE       1
Net_4799/main_2                   macrocell66   7592   8842  29314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4799/clock_0                                           macrocell66         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_A:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_A:PWMUDB:genblk8:stsreg\/clock
Path slack     : 29366p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                            -500
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11801
-------------------------------------   ----- 
End-of-path arrival time (ps)           11801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8    760    760  20022  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0    760  20022  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   2740   3500  20022  RISE       1
\PWM_A:PWMUDB:status_2\/main_1          macrocell14     2638   6138  29366  RISE       1
\PWM_A:PWMUDB:status_2\/q               macrocell14     3350   9488  29366  RISE       1
\PWM_A:PWMUDB:genblk8:stsreg\/status_2  statusicell3    2313  11801  29366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:genblk8:stsreg\/clock                        statusicell3        0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_4799/main_4
Capture Clock  : Net_4799/clock_0
Path slack     : 29378p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8779
-------------------------------------   ---- 
End-of-path arrival time (ps)           8779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell8   1520   1520  20773  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell9      0   1520  20773  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell9   2230   3750  20773  RISE       1
Net_4799/main_4                        macrocell66     5029   8779  29378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4799/clock_0                                           macrocell66         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_A:PWMUDB:db_ph1_run_temp\/main_6
Capture Clock  : \PWM_A:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 29378p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8779
-------------------------------------   ---- 
End-of-path arrival time (ps)           8779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell8   1520   1520  20773  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell9      0   1520  20773  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell9   2230   3750  20773  RISE       1
\PWM_A:PWMUDB:db_ph1_run_temp\/main_6  macrocell67     5029   8779  29378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:runmode_enable\/q
Path End       : \PWM_A:PWMUDB:pwm_db_reg\/main_0
Capture Clock  : \PWM_A:PWMUDB:pwm_db_reg\/clock_0
Path slack     : 29431p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8726
-------------------------------------   ---- 
End-of-path arrival time (ps)           8726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:runmode_enable\/clock_0                      macrocell63         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:runmode_enable\/q   macrocell63   1250   1250  20701  RISE       1
\PWM_A:PWMUDB:pwm_db_reg\/main_0  macrocell64   7476   8726  29431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:pwm_db_reg\/clock_0                          macrocell64         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:runmode_enable\/q
Path End       : \PWM_A:PWMUDB:db_ph2_run_temp\/main_0
Capture Clock  : \PWM_A:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 29431p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8726
-------------------------------------   ---- 
End-of-path arrival time (ps)           8726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:runmode_enable\/clock_0                      macrocell63         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:runmode_enable\/q        macrocell63   1250   1250  20701  RISE       1
\PWM_A:PWMUDB:db_ph2_run_temp\/main_0  macrocell68   7476   8726  29431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell68         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:pwm_db_reg\/q
Path End       : Net_4788/main_1
Capture Clock  : Net_4788/clock_0
Path slack     : 29508p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8648
-------------------------------------   ---- 
End-of-path arrival time (ps)           8648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:pwm_db_reg\/clock_0                          macrocell53         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:pwm_db_reg\/q  macrocell53   1250   1250  27684  RISE       1
Net_4788/main_1              macrocell54   7398   8648  29508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4788/clock_0                                           macrocell54         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : \PWM_B:PWMUDB:pwm_db_reg\/main_1
Capture Clock  : \PWM_B:PWMUDB:pwm_db_reg\/clock_0
Path slack     : 29517p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8639
-------------------------------------   ---- 
End-of-path arrival time (ps)           8639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell6   1240   1240  23485  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell7      0   1240  23485  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell7   2270   3510  23485  RISE       1
\PWM_B:PWMUDB:pwm_db_reg\/main_1       macrocell53     5129   8639  29517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:pwm_db_reg\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : \PWM_B:PWMUDB:db_ph2_run_temp\/main_5
Capture Clock  : \PWM_B:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 29540p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8617
-------------------------------------   ---- 
End-of-path arrival time (ps)           8617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell6   1240   1240  23485  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell7      0   1240  23485  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell7   2270   3510  23485  RISE       1
\PWM_B:PWMUDB:db_ph2_run_temp\/main_5  macrocell57     5107   8617  29540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell57         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : MODIN7_1/main_8
Capture Clock  : MODIN7_1/clock_0
Path slack     : 29587p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8569
-------------------------------------   ---- 
End-of-path arrival time (ps)           8569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell6   1520   1520  23961  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell7      0   1520  23961  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell7   2230   3750  23961  RISE       1
MODIN7_1/main_8                        macrocell58     4819   8569  29587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell58         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_B:PWMUDB:pwm_db_reg\/main_2
Capture Clock  : \PWM_B:PWMUDB:pwm_db_reg\/clock_0
Path slack     : 29589p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8567
-------------------------------------   ---- 
End-of-path arrival time (ps)           8567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell6   1520   1520  23961  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell7      0   1520  23961  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell7   2230   3750  23961  RISE       1
\PWM_B:PWMUDB:pwm_db_reg\/main_2       macrocell53     4817   8567  29589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:pwm_db_reg\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_B:PWMUDB:db_ph2_run_temp\/main_6
Capture Clock  : \PWM_B:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 29606p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8551
-------------------------------------   ---- 
End-of-path arrival time (ps)           8551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell6   1520   1520  23961  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell7      0   1520  23961  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell7   2230   3750  23961  RISE       1
\PWM_B:PWMUDB:db_ph2_run_temp\/main_6  macrocell57     4801   8551  29606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell57         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:runmode_enable\/q
Path End       : MODIN7_1/main_0
Capture Clock  : MODIN7_1/clock_0
Path slack     : 29615p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8542
-------------------------------------   ---- 
End-of-path arrival time (ps)           8542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:runmode_enable\/clock_0                      macrocell52         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:runmode_enable\/q  macrocell52   1250   1250  13622  RISE       1
MODIN7_1/main_0                  macrocell58   7292   8542  29615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell58         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:runmode_enable\/q
Path End       : \PWM_B:PWMUDB:db_ph2_run_temp\/main_0
Capture Clock  : \PWM_B:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 29631p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8526
-------------------------------------   ---- 
End-of-path arrival time (ps)           8526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:runmode_enable\/clock_0                      macrocell52         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:runmode_enable\/q        macrocell52   1250   1250  13622  RISE       1
\PWM_B:PWMUDB:db_ph2_run_temp\/main_0  macrocell57   7276   8526  29631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell57         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : \PWM_A:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_A:PWMUDB:status_0\/clock_0
Path slack     : 29665p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8491
-------------------------------------   ---- 
End-of-path arrival time (ps)           8491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell8   1240   1240  20905  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell9      0   1240  20905  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell9   2270   3510  20905  RISE       1
\PWM_A:PWMUDB:status_0\/main_1         macrocell72     4981   8491  29665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:status_0\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : Net_4776/main_3
Capture Clock  : Net_4776/clock_0
Path slack     : 29749p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8407
-------------------------------------   ---- 
End-of-path arrival time (ps)           8407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell4   1240   1240  22943  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell5      0   1240  22943  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell5   2270   3510  22943  RISE       1
Net_4776/main_3                        macrocell45     4897   8407  29749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4776/clock_0                                           macrocell45         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_1/main_6
Capture Clock  : MODIN5_1/clock_0
Path slack     : 29760p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8397
-------------------------------------   ---- 
End-of-path arrival time (ps)           8397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell50         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN5_0/q       macrocell50   1250   1250  27750  RISE       1
MODIN5_1/main_6  macrocell49   7147   8397  29760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell49         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:pwm_db_reg\/q
Path End       : Net_4800/main_1
Capture Clock  : Net_4800/clock_0
Path slack     : 29875p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8282
-------------------------------------   ---- 
End-of-path arrival time (ps)           8282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:pwm_db_reg\/clock_0                          macrocell64         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:pwm_db_reg\/q  macrocell64   1250   1250  26869  RISE       1
Net_4800/main_1              macrocell65   7032   8282  29875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4800/clock_0                                           macrocell65         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:runmode_enable\/q
Path End       : \PWM_B:PWMUDB:pwm_db_reg\/main_0
Capture Clock  : \PWM_B:PWMUDB:pwm_db_reg\/clock_0
Path slack     : 29905p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8252
-------------------------------------   ---- 
End-of-path arrival time (ps)           8252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:runmode_enable\/clock_0                      macrocell52         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:runmode_enable\/q   macrocell52   1250   1250  13622  RISE       1
\PWM_B:PWMUDB:pwm_db_reg\/main_0  macrocell53   7002   8252  29905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:pwm_db_reg\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:runmode_enable\/q
Path End       : MODIN7_0/main_0
Capture Clock  : MODIN7_0/clock_0
Path slack     : 29905p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8252
-------------------------------------   ---- 
End-of-path arrival time (ps)           8252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:runmode_enable\/clock_0                      macrocell52         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:runmode_enable\/q  macrocell52   1250   1250  13622  RISE       1
MODIN7_0/main_0                  macrocell59   7002   8252  29905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                           macrocell59         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:db_ph1_run_temp\/q
Path End       : \PWM_A:PWMUDB:db_cnt_0\/main_2
Capture Clock  : \PWM_A:PWMUDB:db_cnt_0\/clock_0
Path slack     : 30119p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8037
-------------------------------------   ---- 
End-of-path arrival time (ps)           8037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell67         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:db_ph1_run_temp\/q  macrocell67   1250   1250  23004  RISE       1
\PWM_A:PWMUDB:db_cnt_0\/main_2    macrocell70   6787   8037  30119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_0\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_1:genblk1[0]:INST\/out
Path End       : \Counter_Hall:CounterUDB:count_stored_i\/main_0
Capture Clock  : \Counter_Hall:CounterUDB:count_stored_i\/clock_0
Path slack     : 30141p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8016
-------------------------------------   ---- 
End-of-path arrival time (ps)           8016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sync_1:genblk1[0]:INST\/clock                             synccell            0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\Sync_1:genblk1[0]:INST\/out                     synccell      1020   1020  13929  RISE       1
\Counter_Hall:CounterUDB:count_stored_i\/main_0  macrocell81   6996   8016  30141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:count_stored_i\/clock_0           macrocell81         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_A:PWMUDB:status_0\/main_2
Capture Clock  : \PWM_A:PWMUDB:status_0\/clock_0
Path slack     : 30201p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7956
-------------------------------------   ---- 
End-of-path arrival time (ps)           7956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell8   1520   1520  20773  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell9      0   1520  20773  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell9   2230   3750  20773  RISE       1
\PWM_A:PWMUDB:status_0\/main_2         macrocell72     4206   7956  30201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:status_0\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : Net_4774/main_1
Capture Clock  : Net_4774/clock_0
Path slack     : 30237p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7920
-------------------------------------   ---- 
End-of-path arrival time (ps)           7920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/z0       datapathcell8    760    760  20022  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/z0i      datapathcell9      0    760  20022  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/z0_comb  datapathcell9   2740   3500  20022  RISE       1
Net_4774/main_1                       macrocell76     4420   7920  30237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4774/clock_0                                           macrocell76         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : Net_4787/main_3
Capture Clock  : Net_4787/clock_0
Path slack     : 30291p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7865
-------------------------------------   ---- 
End-of-path arrival time (ps)           7865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell6   1240   1240  23485  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell7      0   1240  23485  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell7   2270   3510  23485  RISE       1
Net_4787/main_3                        macrocell55     4355   7865  30291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4787/clock_0                                           macrocell55         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : MODIN7_0/ar_0
Capture Clock  : MODIN7_0/clock_0
Path slack     : 30293p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Recovery time                                            0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11374
-------------------------------------   ----- 
End-of-path arrival time (ps)           11374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3   1210   1210  11536  RISE       1
MODIN7_0/ar_0                                    macrocell59   10164  11374  30293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                           macrocell59         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_4800/main_4
Capture Clock  : Net_4800/clock_0
Path slack     : 30304p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7853
-------------------------------------   ---- 
End-of-path arrival time (ps)           7853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell8   1520   1520  20773  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell9      0   1520  20773  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell9   2230   3750  20773  RISE       1
Net_4800/main_4                        macrocell65     4103   7853  30304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4800/clock_0                                           macrocell65         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : Net_4775/main_3
Capture Clock  : Net_4775/clock_0
Path slack     : 30304p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7852
-------------------------------------   ---- 
End-of-path arrival time (ps)           7852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell4   1240   1240  22943  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell5      0   1240  22943  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell5   2270   3510  22943  RISE       1
Net_4775/main_3                        macrocell46     4342   7852  30304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4775/clock_0                                           macrocell46         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_4788/main_4
Capture Clock  : Net_4788/clock_0
Path slack     : 30388p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7769
-------------------------------------   ---- 
End-of-path arrival time (ps)           7769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell6   1520   1520  23961  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell7      0   1520  23961  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell7   2230   3750  23961  RISE       1
Net_4788/main_4                        macrocell54     4019   7769  30388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4788/clock_0                                           macrocell54         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : Net_4799/main_3
Capture Clock  : Net_4799/clock_0
Path slack     : 30442p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7714
-------------------------------------   ---- 
End-of-path arrival time (ps)           7714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell8   1240   1240  20905  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell9      0   1240  20905  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell9   2270   3510  20905  RISE       1
Net_4799/main_3                        macrocell66     4204   7714  30442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4799/clock_0                                           macrocell66         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : \PWM_A:PWMUDB:db_ph1_run_temp\/main_5
Capture Clock  : \PWM_A:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 30442p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7714
-------------------------------------   ---- 
End-of-path arrival time (ps)           7714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell8   1240   1240  20905  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell9      0   1240  20905  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell9   2270   3510  20905  RISE       1
\PWM_A:PWMUDB:db_ph1_run_temp\/main_5  macrocell67     4204   7714  30442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : MODIN5_0/main_4
Capture Clock  : MODIN5_0/clock_0
Path slack     : 30470p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7687
-------------------------------------   ---- 
End-of-path arrival time (ps)           7687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell49         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN5_1/q       macrocell49   1250   1250  25554  RISE       1
MODIN5_0/main_4  macrocell50   6437   7687  30470  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell50         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : Net_4800/main_3
Capture Clock  : Net_4800/clock_0
Path slack     : 30502p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7655
-------------------------------------   ---- 
End-of-path arrival time (ps)           7655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell8   1240   1240  20905  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell9      0   1240  20905  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell9   2270   3510  20905  RISE       1
Net_4800/main_3                        macrocell65     4145   7655  30502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4800/clock_0                                           macrocell65         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:db_cnt_0\/q
Path End       : \PWM_A:PWMUDB:db_ph1_run_temp\/main_4
Capture Clock  : \PWM_A:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 30672p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7485
-------------------------------------   ---- 
End-of-path arrival time (ps)           7485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_0\/clock_0                            macrocell70         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:db_cnt_0\/q              macrocell70   1250   1250  26093  RISE       1
\PWM_A:PWMUDB:db_ph1_run_temp\/main_4  macrocell67   6235   7485  30672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:pwm_db_reg\/q
Path End       : \PWM_B:PWMUDB:db_ph1_run_temp\/main_1
Capture Clock  : \PWM_B:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 30675p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7482
-------------------------------------   ---- 
End-of-path arrival time (ps)           7482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:pwm_db_reg\/clock_0                          macrocell53         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:pwm_db_reg\/q            macrocell53   1250   1250  27684  RISE       1
\PWM_B:PWMUDB:db_ph1_run_temp\/main_1  macrocell56   6232   7482  30675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:pwm_db_reg\/q
Path End       : Net_4787/main_1
Capture Clock  : Net_4787/clock_0
Path slack     : 30690p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7467
-------------------------------------   ---- 
End-of-path arrival time (ps)           7467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:pwm_db_reg\/clock_0                          macrocell53         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:pwm_db_reg\/q  macrocell53   1250   1250  27684  RISE       1
Net_4787/main_1              macrocell55   6217   7467  30690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4787/clock_0                                           macrocell55         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:db_cnt_0\/q
Path End       : \PWM_A:PWMUDB:db_cnt_1\/main_6
Capture Clock  : \PWM_A:PWMUDB:db_cnt_1\/clock_0
Path slack     : 30691p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7465
-------------------------------------   ---- 
End-of-path arrival time (ps)           7465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_0\/clock_0                            macrocell70         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:db_cnt_0\/q       macrocell70   1250   1250  26093  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/main_6  macrocell69   6215   7465  30691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/clock_0                            macrocell69         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_4776/main_4
Capture Clock  : Net_4776/clock_0
Path slack     : 30828p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7329
-------------------------------------   ---- 
End-of-path arrival time (ps)           7329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell4   1520   1520  23825  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell5      0   1520  23825  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell5   2230   3750  23825  RISE       1
Net_4776/main_4                        macrocell45     3579   7329  30828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4776/clock_0                                           macrocell45         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : \PWM_B:PWMUDB:db_ph1_run_temp\/main_5
Capture Clock  : \PWM_B:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 30843p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7313
-------------------------------------   ---- 
End-of-path arrival time (ps)           7313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell6   1240   1240  23485  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell7      0   1240  23485  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell7   2270   3510  23485  RISE       1
\PWM_B:PWMUDB:db_ph1_run_temp\/main_5  macrocell56     3803   7313  30843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:runmode_enable\/q
Path End       : Net_4774/main_0
Capture Clock  : Net_4774/clock_0
Path slack     : 30843p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7313
-------------------------------------   ---- 
End-of-path arrival time (ps)           7313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:runmode_enable\/clock_0                      macrocell63         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:runmode_enable\/q  macrocell63   1250   1250  20701  RISE       1
Net_4774/main_0                  macrocell76   6063   7313  30843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4774/clock_0                                           macrocell76         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:db_cnt_1\/q
Path End       : \PWM_A:PWMUDB:db_cnt_0\/main_4
Capture Clock  : \PWM_A:PWMUDB:db_cnt_0\/clock_0
Path slack     : 30860p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7296
-------------------------------------   ---- 
End-of-path arrival time (ps)           7296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/clock_0                            macrocell69         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:db_cnt_1\/q       macrocell69   1250   1250  25514  RISE       1
\PWM_A:PWMUDB:db_cnt_0\/main_4  macrocell70   6046   7296  30860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_0\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:pwm_db_reg\/q
Path End       : MODIN5_1/main_1
Capture Clock  : MODIN5_1/clock_0
Path slack     : 30908p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7248
-------------------------------------   ---- 
End-of-path arrival time (ps)           7248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:pwm_db_reg\/clock_0                          macrocell44         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:pwm_db_reg\/q  macrocell44   1250   1250  26661  RISE       1
MODIN5_1/main_1              macrocell49   5998   7248  30908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell49         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:pwm_db_reg\/q
Path End       : \PWM_C:PWMUDB:db_ph1_run_temp\/main_1
Capture Clock  : \PWM_C:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 30918p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7239
-------------------------------------   ---- 
End-of-path arrival time (ps)           7239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:pwm_db_reg\/clock_0                          macrocell44         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:pwm_db_reg\/q            macrocell44   1250   1250  26661  RISE       1
\PWM_C:PWMUDB:db_ph1_run_temp\/main_1  macrocell47   5989   7239  30918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : Net_4788/main_3
Capture Clock  : Net_4788/clock_0
Path slack     : 30964p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7193
-------------------------------------   ---- 
End-of-path arrival time (ps)           7193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell6   1240   1240  23485  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell7      0   1240  23485  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell7   2270   3510  23485  RISE       1
Net_4788/main_3                        macrocell54     3683   7193  30964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4788/clock_0                                           macrocell54         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_4775/main_4
Capture Clock  : Net_4775/clock_0
Path slack     : 30979p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7178
-------------------------------------   ---- 
End-of-path arrival time (ps)           7178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell4   1520   1520  23825  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell5      0   1520  23825  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell5   2230   3750  23825  RISE       1
Net_4775/main_4                        macrocell46     3428   7178  30979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4775/clock_0                                           macrocell46         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_4787/main_4
Capture Clock  : Net_4787/clock_0
Path slack     : 30996p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7161
-------------------------------------   ---- 
End-of-path arrival time (ps)           7161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell6   1520   1520  23961  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell7      0   1520  23961  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell7   2230   3750  23961  RISE       1
Net_4787/main_4                        macrocell55     3411   7161  30996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4787/clock_0                                           macrocell55         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:db_ph2_run_temp\/q
Path End       : \PWM_A:PWMUDB:db_cnt_1\/main_3
Capture Clock  : \PWM_A:PWMUDB:db_cnt_1\/clock_0
Path slack     : 31000p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7157
-------------------------------------   ---- 
End-of-path arrival time (ps)           7157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell68         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:db_ph2_run_temp\/q  macrocell68   1250   1250  26366  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/main_3    macrocell69   5907   7157  31000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/clock_0                            macrocell69         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_B:PWMUDB:db_ph1_run_temp\/main_6
Capture Clock  : \PWM_B:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 31011p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7146
-------------------------------------   ---- 
End-of-path arrival time (ps)           7146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell6   1520   1520  23961  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell7      0   1520  23961  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell7   2230   3750  23961  RISE       1
\PWM_B:PWMUDB:db_ph1_run_temp\/main_6  macrocell56     3396   7146  31011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Hall:CounterUDB:sC16:counterdp:u0\/ce0
Path End       : \Counter_Hall:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Counter_Hall:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 31054p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7103
-------------------------------------   ---- 
End-of-path arrival time (ps)           7103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u0\/clock          datapathcell10      0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_Hall:CounterUDB:sC16:counterdp:u0\/ce0       datapathcell10   1240   1240  20177  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u1\/ce0i      datapathcell11      0   1240  20177  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u1\/ce0_comb  datapathcell11   2270   3510  20177  RISE       1
\Counter_Hall:CounterUDB:overflow_reg_i\/main_0       macrocell79      3593   7103  31054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:overflow_reg_i\/clock_0           macrocell79         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \PWM_C:PWMUDB:db_ph1_run_temp\/main_4
Capture Clock  : \PWM_C:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 31092p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7065
-------------------------------------   ---- 
End-of-path arrival time (ps)           7065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell50         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN5_0/q                             macrocell50   1250   1250  27750  RISE       1
\PWM_C:PWMUDB:db_ph1_run_temp\/main_4  macrocell47   5815   7065  31092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_A:PWMUDB:up_cnt\/main_0
Capture Clock  : \PWM_A:PWMUDB:up_cnt\/clock_0
Path slack     : 31159p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6998
-------------------------------------   ---- 
End-of-path arrival time (ps)           6998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/z0       datapathcell8    760    760  20022  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/z0i      datapathcell9      0    760  20022  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/z0_comb  datapathcell9   2740   3500  20022  RISE       1
\PWM_A:PWMUDB:up_cnt\/main_0          macrocell75     3498   6998  31159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:up_cnt\/clock_0                              macrocell75         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_B:PWMUDB:db_ph1_run_temp\/ar_0
Capture Clock  : \PWM_B:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 31220p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Recovery time                                            0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10447
-------------------------------------   ----- 
End-of-path arrival time (ps)           10447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3   1210   1210  11536  RISE       1
\PWM_B:PWMUDB:db_ph1_run_temp\/ar_0              macrocell56    9237  10447  31220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:db_ph2_run_temp\/q
Path End       : Net_4775/main_2
Capture Clock  : Net_4775/clock_0
Path slack     : 31259p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6897
-------------------------------------   ---- 
End-of-path arrival time (ps)           6897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:db_ph2_run_temp\/q  macrocell48   1250   1250  26526  RISE       1
Net_4775/main_2                   macrocell46   5647   6897  31259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4775/clock_0                                           macrocell46         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:db_ph2_run_temp\/q
Path End       : MODIN5_0/main_3
Capture Clock  : MODIN5_0/clock_0
Path slack     : 31272p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6884
-------------------------------------   ---- 
End-of-path arrival time (ps)           6884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:db_ph2_run_temp\/q  macrocell48   1250   1250  26526  RISE       1
MODIN5_0/main_3                   macrocell50   5634   6884  31272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell50         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:runmode_enable\/q
Path End       : MODIN5_1/main_0
Capture Clock  : MODIN5_1/clock_0
Path slack     : 31426p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6731
-------------------------------------   ---- 
End-of-path arrival time (ps)           6731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:runmode_enable\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:runmode_enable\/q  macrocell43   1250   1250  22032  RISE       1
MODIN5_1/main_0                  macrocell49   5481   6731  31426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell49         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:runmode_enable\/q
Path End       : \PWM_C:PWMUDB:db_ph1_run_temp\/main_0
Capture Clock  : \PWM_C:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 31433p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6724
-------------------------------------   ---- 
End-of-path arrival time (ps)           6724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:runmode_enable\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:runmode_enable\/q        macrocell43   1250   1250  22032  RISE       1
\PWM_C:PWMUDB:db_ph1_run_temp\/main_0  macrocell47   5474   6724  31433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:pwm_db_reg\/q
Path End       : \PWM_A:PWMUDB:db_cnt_1\/main_1
Capture Clock  : \PWM_A:PWMUDB:db_cnt_1\/clock_0
Path slack     : 31490p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6667
-------------------------------------   ---- 
End-of-path arrival time (ps)           6667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:pwm_db_reg\/clock_0                          macrocell64         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:pwm_db_reg\/q     macrocell64   1250   1250  26869  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/main_1  macrocell69   5417   6667  31490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/clock_0                            macrocell69         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/ce1
Path End       : \PWM_A:PWMUDB:up_cnt\/main_2
Capture Clock  : \PWM_A:PWMUDB:up_cnt\/clock_0
Path slack     : 31641p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6515
-------------------------------------   ---- 
End-of-path arrival time (ps)           6515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/ce1       datapathcell8   1370   1370  31641  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/ce1i      datapathcell9      0   1370  31641  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/ce1_comb  datapathcell9   2260   3630  31641  RISE       1
\PWM_A:PWMUDB:up_cnt\/main_2           macrocell75     2885   6515  31641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:up_cnt\/clock_0                              macrocell75         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:db_ph2_run_temp\/q
Path End       : \PWM_A:PWMUDB:db_cnt_0\/main_3
Capture Clock  : \PWM_A:PWMUDB:db_cnt_0\/clock_0
Path slack     : 31696p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6460
-------------------------------------   ---- 
End-of-path arrival time (ps)           6460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell68         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:db_ph2_run_temp\/q  macrocell68   1250   1250  26366  RISE       1
\PWM_A:PWMUDB:db_cnt_0\/main_3    macrocell70   5210   6460  31696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_0\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Hall:CounterUDB:sC16:counterdp:u0\/cl1
Path End       : \Counter_Hall:CounterUDB:prevCompare\/main_0
Capture Clock  : \Counter_Hall:CounterUDB:prevCompare\/clock_0
Path slack     : 31702p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6455
-------------------------------------   ---- 
End-of-path arrival time (ps)           6455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u0\/clock          datapathcell10      0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_Hall:CounterUDB:sC16:counterdp:u0\/cl1       datapathcell10   1600   1600  28452  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u1\/cl1i      datapathcell11      0   1600  28452  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u1\/cl1_comb  datapathcell11   2270   3870  28452  RISE       1
\Counter_Hall:CounterUDB:prevCompare\/main_0          macrocell80      2585   6455  31702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:prevCompare\/clock_0              macrocell80         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Hall:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Counter_Hall:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Counter_Hall:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 31731p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                            -500
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9435
-------------------------------------   ---- 
End-of-path arrival time (ps)           9435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u0\/clock          datapathcell10      0      0  RISE       1

Data path
pin name                                             model name      delay     AT  slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_Hall:CounterUDB:sC16:counterdp:u0\/z0       datapathcell10    760    760  31731  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell11      0    760  31731  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell11   2740   3500  31731  RISE       1
\Counter_Hall:CounterUDB:sSTSReg:stsreg\/status_1    statusicell4     5935   9435  31731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:sSTSReg:stsreg\/clock             statusicell4        0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_6700/q
Path End       : \EdgeDetect_0:last\/main_0
Capture Clock  : \EdgeDetect_0:last\/clock_0
Path slack     : 31752p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6404
-------------------------------------   ---- 
End-of-path arrival time (ps)           6404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6700/clock_0                                           macrocell82         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
Net_6700/q                  macrocell82   1250   1250  18968  RISE       1
\EdgeDetect_0:last\/main_0  macrocell62   5154   6404  31752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_0:last\/clock_0                                macrocell62         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_C:PWMUDB:pwm_db_reg\/main_2
Capture Clock  : \PWM_C:PWMUDB:pwm_db_reg\/clock_0
Path slack     : 31757p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6400
-------------------------------------   ---- 
End-of-path arrival time (ps)           6400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell4   1520   1520  23825  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell5      0   1520  23825  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell5   2230   3750  23825  RISE       1
\PWM_C:PWMUDB:pwm_db_reg\/main_2       macrocell44     2650   6400  31757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:pwm_db_reg\/clock_0                          macrocell44         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:db_cnt_1\/q
Path End       : \PWM_A:PWMUDB:db_ph2_run_temp\/main_3
Capture Clock  : \PWM_A:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 31797p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6359
-------------------------------------   ---- 
End-of-path arrival time (ps)           6359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/clock_0                            macrocell69         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:db_cnt_1\/q              macrocell69   1250   1250  25514  RISE       1
\PWM_A:PWMUDB:db_ph2_run_temp\/main_3  macrocell68   5109   6359  31797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell68         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:db_ph1_run_temp\/q
Path End       : Net_4776/main_2
Capture Clock  : Net_4776/clock_0
Path slack     : 31819p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6337
-------------------------------------   ---- 
End-of-path arrival time (ps)           6337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell47         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:db_ph1_run_temp\/q  macrocell47   1250   1250  26482  RISE       1
Net_4776/main_2                   macrocell45   5087   6337  31819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4776/clock_0                                           macrocell45         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:db_ph1_run_temp\/q
Path End       : MODIN5_0/main_2
Capture Clock  : MODIN5_0/clock_0
Path slack     : 31819p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6337
-------------------------------------   ---- 
End-of-path arrival time (ps)           6337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell47         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:db_ph1_run_temp\/q  macrocell47   1250   1250  26482  RISE       1
MODIN5_0/main_2                   macrocell50   5087   6337  31819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell50         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:db_ph1_run_temp\/q
Path End       : Net_4788/main_2
Capture Clock  : Net_4788/clock_0
Path slack     : 31874p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6283
-------------------------------------   ---- 
End-of-path arrival time (ps)           6283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell56         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:db_ph1_run_temp\/q  macrocell56   1250   1250  27711  RISE       1
Net_4788/main_2                   macrocell54   5033   6283  31874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4788/clock_0                                           macrocell54         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:pwm_db_reg\/q
Path End       : \PWM_C:PWMUDB:db_ph2_run_temp\/main_1
Capture Clock  : \PWM_C:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 31975p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6182
-------------------------------------   ---- 
End-of-path arrival time (ps)           6182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:pwm_db_reg\/clock_0                          macrocell44         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:pwm_db_reg\/q            macrocell44   1250   1250  26661  RISE       1
\PWM_C:PWMUDB:db_ph2_run_temp\/main_1  macrocell48   4932   6182  31975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \PWM_A:PWMUDB:status_1\/main_0
Capture Clock  : \PWM_A:PWMUDB:status_1\/clock_0
Path slack     : 31995p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6162
-------------------------------------   ---- 
End-of-path arrival time (ps)           6162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell8   1600   1600  31995  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell9      0   1600  31995  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell9   2270   3870  31995  RISE       1
\PWM_A:PWMUDB:status_1\/main_0         macrocell73     2292   6162  31995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:status_1\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_B:PWMUDB:db_ph2_run_temp\/ar_0
Capture Clock  : \PWM_B:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 32000p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Recovery time                                            0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9667
-------------------------------------   ---- 
End-of-path arrival time (ps)           9667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3   1210   1210  11536  RISE       1
\PWM_B:PWMUDB:db_ph2_run_temp\/ar_0              macrocell57    8457   9667  32000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell57         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : MODIN7_1/ar_0
Capture Clock  : MODIN7_1/clock_0
Path slack     : 32000p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Recovery time                                            0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9667
-------------------------------------   ---- 
End-of-path arrival time (ps)           9667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3   1210   1210  11536  RISE       1
MODIN7_1/ar_0                                    macrocell58    8457   9667  32000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell58         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : \PWM_C:PWMUDB:pwm_db_reg\/main_1
Capture Clock  : \PWM_C:PWMUDB:pwm_db_reg\/clock_0
Path slack     : 32002p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6155
-------------------------------------   ---- 
End-of-path arrival time (ps)           6155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell4   1240   1240  22943  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell5      0   1240  22943  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell5   2270   3510  22943  RISE       1
\PWM_C:PWMUDB:pwm_db_reg\/main_1       macrocell44     2645   6155  32002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:pwm_db_reg\/clock_0                          macrocell44         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_C:PWMUDB:up_cnt\/main_0
Capture Clock  : \PWM_C:PWMUDB:up_cnt\/clock_0
Path slack     : 32054p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6102
-------------------------------------   ---- 
End-of-path arrival time (ps)           6102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:sP16:pwmdp:u0\/z0       datapathcell4    760    760  20028  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/z0i      datapathcell5      0    760  20028  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/z0_comb  datapathcell5   2740   3500  20028  RISE       1
\PWM_C:PWMUDB:up_cnt\/main_0          macrocell51     2602   6102  32054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:up_cnt\/clock_0                              macrocell51         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN7_0/q
Path End       : MODIN7_1/main_6
Capture Clock  : MODIN7_1/clock_0
Path slack     : 32149p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6008
-------------------------------------   ---- 
End-of-path arrival time (ps)           6008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                           macrocell59         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN7_0/q       macrocell59   1250   1250  27194  RISE       1
MODIN7_1/main_6  macrocell58   4758   6008  32149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell58         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN7_0/q
Path End       : \PWM_B:PWMUDB:db_ph2_run_temp\/main_4
Capture Clock  : \PWM_B:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 32162p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5994
-------------------------------------   ---- 
End-of-path arrival time (ps)           5994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                           macrocell59         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN7_0/q                             macrocell59   1250   1250  27194  RISE       1
\PWM_B:PWMUDB:db_ph2_run_temp\/main_4  macrocell57   4744   5994  32162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell57         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:pwm_db_reg\/q
Path End       : \PWM_A:PWMUDB:db_cnt_0\/main_1
Capture Clock  : \PWM_A:PWMUDB:db_cnt_0\/clock_0
Path slack     : 32201p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5956
-------------------------------------   ---- 
End-of-path arrival time (ps)           5956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:pwm_db_reg\/clock_0                          macrocell64         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:pwm_db_reg\/q     macrocell64   1250   1250  26869  RISE       1
\PWM_A:PWMUDB:db_cnt_0\/main_1  macrocell70   4706   5956  32201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_0\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:sP16:pwmdp:u0\/ce1
Path End       : \PWM_C:PWMUDB:up_cnt\/main_2
Capture Clock  : \PWM_C:PWMUDB:up_cnt\/clock_0
Path slack     : 32220p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5937
-------------------------------------   ---- 
End-of-path arrival time (ps)           5937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:sP16:pwmdp:u0\/ce1       datapathcell4   1370   1370  32220  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/ce1i      datapathcell5      0   1370  32220  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/ce1_comb  datapathcell5   2260   3630  32220  RISE       1
\PWM_C:PWMUDB:up_cnt\/main_2           macrocell51     2307   5937  32220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:up_cnt\/clock_0                              macrocell51         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP16:pwmdp:u0\/ce1
Path End       : \PWM_B:PWMUDB:up_cnt\/main_2
Capture Clock  : \PWM_B:PWMUDB:up_cnt\/clock_0
Path slack     : 32228p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5928
-------------------------------------   ---- 
End-of-path arrival time (ps)           5928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:sP16:pwmdp:u0\/ce1       datapathcell6   1370   1370  32228  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/ce1i      datapathcell7      0   1370  32228  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/ce1_comb  datapathcell7   2260   3630  32228  RISE       1
\PWM_B:PWMUDB:up_cnt\/main_2           macrocell60     2298   5928  32228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:up_cnt\/clock_0                              macrocell60         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_6700/q
Path End       : \Counter_Hall:CounterUDB:prevCapture\/main_3
Capture Clock  : \Counter_Hall:CounterUDB:prevCapture\/clock_0
Path slack     : 32325p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5832
-------------------------------------   ---- 
End-of-path arrival time (ps)           5832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6700/clock_0                                           macrocell82         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_6700/q                                    macrocell82   1250   1250  18968  RISE       1
\Counter_Hall:CounterUDB:prevCapture\/main_3  macrocell78   4582   5832  32325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:prevCapture\/clock_0              macrocell78         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:db_cnt_0\/q
Path End       : \PWM_A:PWMUDB:db_ph2_run_temp\/main_4
Capture Clock  : \PWM_A:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 32352p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5805
-------------------------------------   ---- 
End-of-path arrival time (ps)           5805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_0\/clock_0                            macrocell70         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:db_cnt_0\/q              macrocell70   1250   1250  26093  RISE       1
\PWM_A:PWMUDB:db_ph2_run_temp\/main_4  macrocell68   4555   5805  32352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell68         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_B:PWMUDB:up_cnt\/main_0
Capture Clock  : \PWM_B:PWMUDB:up_cnt\/clock_0
Path slack     : 32354p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5803
-------------------------------------   ---- 
End-of-path arrival time (ps)           5803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:sP16:pwmdp:u0\/z0       datapathcell6    760    760  20550  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/z0i      datapathcell7      0    760  20550  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/z0_comb  datapathcell7   2740   3500  20550  RISE       1
\PWM_B:PWMUDB:up_cnt\/main_0          macrocell60     2303   5803  32354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:up_cnt\/clock_0                              macrocell60         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN7_0/q
Path End       : \PWM_B:PWMUDB:db_ph1_run_temp\/main_4
Capture Clock  : \PWM_B:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 32459p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5697
-------------------------------------   ---- 
End-of-path arrival time (ps)           5697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                           macrocell59         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN7_0/q                             macrocell59   1250   1250  27194  RISE       1
\PWM_B:PWMUDB:db_ph1_run_temp\/main_4  macrocell56   4447   5697  32459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:runmode_enable\/q
Path End       : Net_4800/main_0
Capture Clock  : Net_4800/clock_0
Path slack     : 32484p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5673
-------------------------------------   ---- 
End-of-path arrival time (ps)           5673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:runmode_enable\/clock_0                      macrocell63         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:runmode_enable\/q  macrocell63   1250   1250  20701  RISE       1
Net_4800/main_0                  macrocell65   4423   5673  32484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4800/clock_0                                           macrocell65         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:runmode_enable\/q
Path End       : \PWM_C:PWMUDB:db_ph2_run_temp\/main_0
Capture Clock  : \PWM_C:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 32491p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5666
-------------------------------------   ---- 
End-of-path arrival time (ps)           5666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:runmode_enable\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:runmode_enable\/q        macrocell43   1250   1250  22032  RISE       1
\PWM_C:PWMUDB:db_ph2_run_temp\/main_0  macrocell48   4416   5666  32491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:runmode_enable\/q
Path End       : Net_4799/main_0
Capture Clock  : Net_4799/clock_0
Path slack     : 32523p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5634
-------------------------------------   ---- 
End-of-path arrival time (ps)           5634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:runmode_enable\/clock_0                      macrocell63         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:runmode_enable\/q  macrocell63   1250   1250  20701  RISE       1
Net_4799/main_0                  macrocell66   4384   5634  32523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4799/clock_0                                           macrocell66         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:runmode_enable\/q
Path End       : \PWM_A:PWMUDB:db_ph1_run_temp\/main_0
Capture Clock  : \PWM_A:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 32523p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5634
-------------------------------------   ---- 
End-of-path arrival time (ps)           5634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:runmode_enable\/clock_0                      macrocell63         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:runmode_enable\/q        macrocell63   1250   1250  20701  RISE       1
\PWM_A:PWMUDB:db_ph1_run_temp\/main_0  macrocell67   4384   5634  32523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : \Counter_Hall:CounterUDB:prevCapture\/main_4
Capture Clock  : \Counter_Hall:CounterUDB:prevCapture\/clock_0
Path slack     : 32732p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5425
-------------------------------------   ---- 
End-of-path arrival time (ps)           5425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell77         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\EdgeDetect_1:last\/q                         macrocell77   1250   1250  21816  RISE       1
\Counter_Hall:CounterUDB:prevCapture\/main_4  macrocell78   4175   5425  32732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:prevCapture\/clock_0              macrocell78         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:db_ph2_run_temp\/q
Path End       : Net_4787/main_2
Capture Clock  : Net_4787/clock_0
Path slack     : 32760p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5396
-------------------------------------   ---- 
End-of-path arrival time (ps)           5396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell57         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:db_ph2_run_temp\/q  macrocell57   1250   1250  28026  RISE       1
Net_4787/main_2                   macrocell55   4146   5396  32760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4787/clock_0                                           macrocell55         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:db_ph1_run_temp\/q
Path End       : Net_4800/main_2
Capture Clock  : Net_4800/clock_0
Path slack     : 32856p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5301
-------------------------------------   ---- 
End-of-path arrival time (ps)           5301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell67         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:db_ph1_run_temp\/q  macrocell67   1250   1250  23004  RISE       1
Net_4800/main_2                   macrocell65   4051   5301  32856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4800/clock_0                                           macrocell65         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN7_1/q
Path End       : \PWM_B:PWMUDB:db_ph1_run_temp\/main_3
Capture Clock  : \PWM_B:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 32860p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5297
-------------------------------------   ---- 
End-of-path arrival time (ps)           5297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell58         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN7_1/q                             macrocell58   1250   1250  28138  RISE       1
\PWM_B:PWMUDB:db_ph1_run_temp\/main_3  macrocell56   4047   5297  32860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \PWM_C:PWMUDB:db_ph2_run_temp\/main_4
Capture Clock  : \PWM_C:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 33065p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5091
-------------------------------------   ---- 
End-of-path arrival time (ps)           5091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell50         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN5_0/q                             macrocell50   1250   1250  27750  RISE       1
\PWM_C:PWMUDB:db_ph2_run_temp\/main_4  macrocell48   3841   5091  33065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:db_ph1_run_temp\/q
Path End       : \PWM_A:PWMUDB:db_ph1_run_temp\/main_2
Capture Clock  : \PWM_A:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 33088p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5069
-------------------------------------   ---- 
End-of-path arrival time (ps)           5069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell67         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:db_ph1_run_temp\/q       macrocell67   1250   1250  23004  RISE       1
\PWM_A:PWMUDB:db_ph1_run_temp\/main_2  macrocell67   3819   5069  33088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:pwm_db_reg\/q
Path End       : \PWM_A:PWMUDB:db_ph2_run_temp\/main_1
Capture Clock  : \PWM_A:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 33152p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5005
-------------------------------------   ---- 
End-of-path arrival time (ps)           5005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:pwm_db_reg\/clock_0                          macrocell64         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:pwm_db_reg\/q            macrocell64   1250   1250  26869  RISE       1
\PWM_A:PWMUDB:db_ph2_run_temp\/main_1  macrocell68   3755   5005  33152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell68         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_6701/q
Path End       : \EdgeDetect_1:last\/main_0
Capture Clock  : \EdgeDetect_1:last\/clock_0
Path slack     : 33204p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4953
-------------------------------------   ---- 
End-of-path arrival time (ps)           4953
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6701/clock_0                                           macrocell83         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
Net_6701/q                  macrocell83   1250   1250  21428  RISE       1
\EdgeDetect_1:last\/main_0  macrocell77   3703   4953  33204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell77         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:prevCompare1\/q
Path End       : \PWM_A:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_A:PWMUDB:status_0\/clock_0
Path slack     : 33236p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4920
-------------------------------------   ---- 
End-of-path arrival time (ps)           4920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:prevCompare1\/clock_0                        macrocell71         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:prevCompare1\/q   macrocell71   1250   1250  33236  RISE       1
\PWM_A:PWMUDB:status_0\/main_0  macrocell72   3670   4920  33236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:status_0\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : \PWM_C:PWMUDB:db_ph2_run_temp\/main_3
Capture Clock  : \PWM_C:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 33315p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4842
-------------------------------------   ---- 
End-of-path arrival time (ps)           4842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell49         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN5_1/q                             macrocell49   1250   1250  25554  RISE       1
\PWM_C:PWMUDB:db_ph2_run_temp\/main_3  macrocell48   3592   4842  33315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:pwm_db_reg\/q
Path End       : MODIN7_0/main_1
Capture Clock  : MODIN7_0/clock_0
Path slack     : 33331p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4826
-------------------------------------   ---- 
End-of-path arrival time (ps)           4826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:pwm_db_reg\/clock_0                          macrocell53         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:pwm_db_reg\/q  macrocell53   1250   1250  27684  RISE       1
MODIN7_0/main_1              macrocell59   3576   4826  33331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                           macrocell59         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:db_ph2_run_temp\/q
Path End       : \PWM_A:PWMUDB:db_ph2_run_temp\/main_2
Capture Clock  : \PWM_A:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 33334p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4823
-------------------------------------   ---- 
End-of-path arrival time (ps)           4823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell68         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:db_ph2_run_temp\/q       macrocell68   1250   1250  26366  RISE       1
\PWM_A:PWMUDB:db_ph2_run_temp\/main_2  macrocell68   3573   4823  33334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell68         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:db_ph1_run_temp\/q
Path End       : MODIN7_1/main_2
Capture Clock  : MODIN7_1/clock_0
Path slack     : 33340p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4817
-------------------------------------   ---- 
End-of-path arrival time (ps)           4817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell56         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:db_ph1_run_temp\/q  macrocell56   1250   1250  27711  RISE       1
MODIN7_1/main_2                   macrocell58   3567   4817  33340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell58         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:db_ph1_run_temp\/q
Path End       : MODIN7_0/main_2
Capture Clock  : MODIN7_0/clock_0
Path slack     : 33379p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4777
-------------------------------------   ---- 
End-of-path arrival time (ps)           4777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell56         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:db_ph1_run_temp\/q  macrocell56   1250   1250  27711  RISE       1
MODIN7_0/main_2                   macrocell59   3527   4777  33379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                           macrocell59         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:runmode_enable\/q
Path End       : \PWM_C:PWMUDB:pwm_db_reg\/main_0
Capture Clock  : \PWM_C:PWMUDB:pwm_db_reg\/clock_0
Path slack     : 33422p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4734
-------------------------------------   ---- 
End-of-path arrival time (ps)           4734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:runmode_enable\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:runmode_enable\/q   macrocell43   1250   1250  22032  RISE       1
\PWM_C:PWMUDB:pwm_db_reg\/main_0  macrocell44   3484   4734  33422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:pwm_db_reg\/clock_0                          macrocell44         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:pwm_db_reg\/q
Path End       : MODIN7_1/main_1
Capture Clock  : MODIN7_1/clock_0
Path slack     : 33456p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4701
-------------------------------------   ---- 
End-of-path arrival time (ps)           4701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:pwm_db_reg\/clock_0                          macrocell53         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:pwm_db_reg\/q  macrocell53   1250   1250  27684  RISE       1
MODIN7_1/main_1              macrocell58   3451   4701  33456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell58         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:pwm_db_reg\/q
Path End       : \PWM_B:PWMUDB:db_ph2_run_temp\/main_1
Capture Clock  : \PWM_B:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 33482p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4674
-------------------------------------   ---- 
End-of-path arrival time (ps)           4674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:pwm_db_reg\/clock_0                          macrocell53         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:pwm_db_reg\/q            macrocell53   1250   1250  27684  RISE       1
\PWM_B:PWMUDB:db_ph2_run_temp\/main_1  macrocell57   3424   4674  33482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell57         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN7_1/q
Path End       : MODIN7_1/main_5
Capture Clock  : MODIN7_1/clock_0
Path slack     : 33486p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4671
-------------------------------------   ---- 
End-of-path arrival time (ps)           4671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell58         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN7_1/q       macrocell58   1250   1250  28138  RISE       1
MODIN7_1/main_5  macrocell58   3421   4671  33486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell58         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN7_1/q
Path End       : MODIN7_0/main_4
Capture Clock  : MODIN7_0/clock_0
Path slack     : 33490p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4666
-------------------------------------   ---- 
End-of-path arrival time (ps)           4666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell58         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN7_1/q       macrocell58   1250   1250  28138  RISE       1
MODIN7_0/main_4  macrocell59   3416   4666  33490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                           macrocell59         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN7_1/q
Path End       : \PWM_B:PWMUDB:db_ph2_run_temp\/main_3
Capture Clock  : \PWM_B:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 33492p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4665
-------------------------------------   ---- 
End-of-path arrival time (ps)           4665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell58         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN7_1/q                             macrocell58   1250   1250  28138  RISE       1
\PWM_B:PWMUDB:db_ph2_run_temp\/main_3  macrocell57   3415   4665  33492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell57         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:db_ph2_run_temp\/q
Path End       : MODIN5_1/main_3
Capture Clock  : MODIN5_1/clock_0
Path slack     : 33541p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4616
-------------------------------------   ---- 
End-of-path arrival time (ps)           4616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:db_ph2_run_temp\/q  macrocell48   1250   1250  26526  RISE       1
MODIN5_1/main_3                   macrocell49   3366   4616  33541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell49         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:db_ph2_run_temp\/q
Path End       : \PWM_B:PWMUDB:db_ph2_run_temp\/main_2
Capture Clock  : \PWM_B:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 33674p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4482
-------------------------------------   ---- 
End-of-path arrival time (ps)           4482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell57         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:db_ph2_run_temp\/q       macrocell57   1250   1250  28026  RISE       1
\PWM_B:PWMUDB:db_ph2_run_temp\/main_2  macrocell57   3232   4482  33674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell57         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:db_ph2_run_temp\/q
Path End       : MODIN7_0/main_3
Capture Clock  : MODIN7_0/clock_0
Path slack     : 33675p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4482
-------------------------------------   ---- 
End-of-path arrival time (ps)           4482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell57         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:db_ph2_run_temp\/q  macrocell57   1250   1250  28026  RISE       1
MODIN7_0/main_3                   macrocell59   3232   4482  33675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                           macrocell59         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:db_ph2_run_temp\/q
Path End       : MODIN7_1/main_3
Capture Clock  : MODIN7_1/clock_0
Path slack     : 33677p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4480
-------------------------------------   ---- 
End-of-path arrival time (ps)           4480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell57         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:db_ph2_run_temp\/q  macrocell57   1250   1250  28026  RISE       1
MODIN7_1/main_3                   macrocell58   3230   4480  33677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell58         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:pwm_db_reg\/q
Path End       : Net_4776/main_1
Capture Clock  : Net_4776/clock_0
Path slack     : 33810p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4347
-------------------------------------   ---- 
End-of-path arrival time (ps)           4347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:pwm_db_reg\/clock_0                          macrocell44         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:pwm_db_reg\/q  macrocell44   1250   1250  26661  RISE       1
Net_4776/main_1              macrocell45   3097   4347  33810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4776/clock_0                                           macrocell45         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:pwm_db_reg\/q
Path End       : MODIN5_0/main_1
Capture Clock  : MODIN5_0/clock_0
Path slack     : 33810p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4347
-------------------------------------   ---- 
End-of-path arrival time (ps)           4347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:pwm_db_reg\/clock_0                          macrocell44         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:pwm_db_reg\/q  macrocell44   1250   1250  26661  RISE       1
MODIN5_0/main_1              macrocell50   3097   4347  33810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell50         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:pwm_db_reg\/q
Path End       : Net_4775/main_1
Capture Clock  : Net_4775/clock_0
Path slack     : 33821p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4336
-------------------------------------   ---- 
End-of-path arrival time (ps)           4336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:pwm_db_reg\/clock_0                          macrocell44         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:pwm_db_reg\/q  macrocell44   1250   1250  26661  RISE       1
Net_4775/main_1              macrocell46   3086   4336  33821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4775/clock_0                                           macrocell46         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:genblk7:dbctrlreg\/control_1
Path End       : MODIN5_1/main_4
Capture Clock  : MODIN5_1/clock_0
Path slack     : 34053p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4104
-------------------------------------   ---- 
End-of-path arrival time (ps)           4104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:genblk7:dbctrlreg\/clock                     controlcell2        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:genblk7:dbctrlreg\/control_1  controlcell2   1210   1210  34053  RISE       1
MODIN5_1/main_4                             macrocell49    2894   4104  34053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell49         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_6704/q
Path End       : \Counter_Hall:CounterUDB:prevCapture\/main_1
Capture Clock  : \Counter_Hall:CounterUDB:prevCapture\/clock_0
Path slack     : 34101p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4056
-------------------------------------   ---- 
End-of-path arrival time (ps)           4056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6704/clock_0                                           macrocell84         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_6704/q                                    macrocell84   1250   1250  20736  RISE       1
\Counter_Hall:CounterUDB:prevCapture\/main_1  macrocell78   2806   4056  34101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:prevCapture\/clock_0              macrocell78         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_6704/q
Path End       : \EdgeDetect_2:last\/main_0
Capture Clock  : \EdgeDetect_2:last\/clock_0
Path slack     : 34104p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4053
-------------------------------------   ---- 
End-of-path arrival time (ps)           4053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6704/clock_0                                           macrocell84         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
Net_6704/q                  macrocell84   1250   1250  20736  RISE       1
\EdgeDetect_2:last\/main_0  macrocell61   2803   4053  34104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_2:last\/clock_0                                macrocell61         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : MODIN5_1/main_5
Capture Clock  : MODIN5_1/clock_0
Path slack     : 34215p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3942
-------------------------------------   ---- 
End-of-path arrival time (ps)           3942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell49         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN5_1/q       macrocell49   1250   1250  25554  RISE       1
MODIN5_1/main_5  macrocell49   2692   3942  34215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell49         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : \PWM_C:PWMUDB:db_ph1_run_temp\/main_3
Capture Clock  : \PWM_C:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 34229p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3928
-------------------------------------   ---- 
End-of-path arrival time (ps)           3928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell49         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN5_1/q                             macrocell49   1250   1250  25554  RISE       1
\PWM_C:PWMUDB:db_ph1_run_temp\/main_3  macrocell47   2678   3928  34229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_0:last\/q
Path End       : \Counter_Hall:CounterUDB:prevCapture\/main_2
Capture Clock  : \Counter_Hall:CounterUDB:prevCapture\/clock_0
Path slack     : 34282p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3875
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_0:last\/clock_0                                macrocell62         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\EdgeDetect_0:last\/q                         macrocell62   1250   1250  21698  RISE       1
\Counter_Hall:CounterUDB:prevCapture\/main_2  macrocell78   2625   3875  34282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:prevCapture\/clock_0              macrocell78         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:db_ph2_run_temp\/q
Path End       : \PWM_C:PWMUDB:db_ph2_run_temp\/main_2
Capture Clock  : \PWM_C:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 34290p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3867
-------------------------------------   ---- 
End-of-path arrival time (ps)           3867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:db_ph2_run_temp\/q       macrocell48   1250   1250  26526  RISE       1
\PWM_C:PWMUDB:db_ph2_run_temp\/main_2  macrocell48   2617   3867  34290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_2:last\/q
Path End       : \Counter_Hall:CounterUDB:prevCapture\/main_0
Capture Clock  : \Counter_Hall:CounterUDB:prevCapture\/clock_0
Path slack     : 34293p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3864
-------------------------------------   ---- 
End-of-path arrival time (ps)           3864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_2:last\/clock_0                                macrocell61         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\EdgeDetect_2:last\/q                         macrocell61   1250   1250  20492  RISE       1
\Counter_Hall:CounterUDB:prevCapture\/main_0  macrocell78   2614   3864  34293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:prevCapture\/clock_0              macrocell78         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:db_ph1_run_temp\/q
Path End       : \PWM_B:PWMUDB:db_ph1_run_temp\/main_2
Capture Clock  : \PWM_B:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 34298p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell56         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:db_ph1_run_temp\/q       macrocell56   1250   1250  27711  RISE       1
\PWM_B:PWMUDB:db_ph1_run_temp\/main_2  macrocell56   2609   3859  34298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:db_cnt_1\/q
Path End       : \PWM_A:PWMUDB:db_cnt_1\/main_5
Capture Clock  : \PWM_A:PWMUDB:db_cnt_1\/clock_0
Path slack     : 34305p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3852
-------------------------------------   ---- 
End-of-path arrival time (ps)           3852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/clock_0                            macrocell69         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:db_cnt_1\/q       macrocell69   1250   1250  25514  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/main_5  macrocell69   2602   3852  34305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/clock_0                            macrocell69         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:up_cnt\/q
Path End       : \PWM_C:PWMUDB:up_cnt\/main_1
Capture Clock  : \PWM_C:PWMUDB:up_cnt\/clock_0
Path slack     : 34321p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3836
-------------------------------------   ---- 
End-of-path arrival time (ps)           3836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:up_cnt\/clock_0                              macrocell51         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:up_cnt\/q       macrocell51   1250   1250  22304  RISE       1
\PWM_C:PWMUDB:up_cnt\/main_1  macrocell51   2586   3836  34321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:up_cnt\/clock_0                              macrocell51         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:runmode_enable\/q
Path End       : Net_4775/main_0
Capture Clock  : Net_4775/clock_0
Path slack     : 34326p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:runmode_enable\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:runmode_enable\/q  macrocell43   1250   1250  22032  RISE       1
Net_4775/main_0                  macrocell46   2581   3831  34326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4775/clock_0                                           macrocell46         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:runmode_enable\/q
Path End       : Net_4776/main_0
Capture Clock  : Net_4776/clock_0
Path slack     : 34327p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3830
-------------------------------------   ---- 
End-of-path arrival time (ps)           3830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:runmode_enable\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:runmode_enable\/q  macrocell43   1250   1250  22032  RISE       1
Net_4776/main_0                  macrocell45   2580   3830  34327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4776/clock_0                                           macrocell45         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:runmode_enable\/q
Path End       : MODIN5_0/main_0
Capture Clock  : MODIN5_0/clock_0
Path slack     : 34327p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3830
-------------------------------------   ---- 
End-of-path arrival time (ps)           3830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:runmode_enable\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:runmode_enable\/q  macrocell43   1250   1250  22032  RISE       1
MODIN5_0/main_0                  macrocell50   2580   3830  34327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell50         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:db_ph1_run_temp\/q
Path End       : \PWM_C:PWMUDB:db_ph1_run_temp\/main_2
Capture Clock  : \PWM_C:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 34378p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3778
-------------------------------------   ---- 
End-of-path arrival time (ps)           3778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell47         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:db_ph1_run_temp\/q       macrocell47   1250   1250  26482  RISE       1
\PWM_C:PWMUDB:db_ph1_run_temp\/main_2  macrocell47   2528   3778  34378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:db_ph1_run_temp\/q
Path End       : MODIN5_1/main_2
Capture Clock  : MODIN5_1/clock_0
Path slack     : 34381p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3776
-------------------------------------   ---- 
End-of-path arrival time (ps)           3776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell47         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:db_ph1_run_temp\/q  macrocell47   1250   1250  26482  RISE       1
MODIN5_1/main_2                   macrocell49   2526   3776  34381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell49         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_A:PWMUDB:db_cnt_0\/ar_0
Capture Clock  : \PWM_A:PWMUDB:db_cnt_0\/clock_0
Path slack     : 34451p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Recovery time                                            0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7216
-------------------------------------   ---- 
End-of-path arrival time (ps)           7216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3   1210   1210  11536  RISE       1
\PWM_A:PWMUDB:db_cnt_0\/ar_0                     macrocell70    6006   7216  34451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_0\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:up_cnt\/q
Path End       : \PWM_A:PWMUDB:up_cnt\/main_1
Capture Clock  : \PWM_A:PWMUDB:up_cnt\/clock_0
Path slack     : 34603p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:up_cnt\/clock_0                              macrocell75         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:up_cnt\/q       macrocell75   1250   1250  21683  RISE       1
\PWM_A:PWMUDB:up_cnt\/main_1  macrocell75   2303   3553  34603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:up_cnt\/clock_0                              macrocell75         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_A:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_A:PWMUDB:runmode_enable\/clock_0
Path slack     : 34607p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:genblk1:ctrlreg\/clock                       controlcell6        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:genblk1:ctrlreg\/control_7  controlcell6   1210   1210  34607  RISE       1
\PWM_A:PWMUDB:runmode_enable\/main_0      macrocell63    2340   3550  34607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:runmode_enable\/clock_0                      macrocell63         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:up_cnt\/q
Path End       : \PWM_B:PWMUDB:up_cnt\/main_1
Capture Clock  : \PWM_B:PWMUDB:up_cnt\/clock_0
Path slack     : 34607p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:up_cnt\/clock_0                              macrocell60         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:up_cnt\/q       macrocell60   1250   1250  22803  RISE       1
\PWM_B:PWMUDB:up_cnt\/main_1  macrocell60   2299   3549  34607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:up_cnt\/clock_0                              macrocell60         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_6701/q
Path End       : \Counter_Hall:CounterUDB:prevCapture\/main_5
Capture Clock  : \Counter_Hall:CounterUDB:prevCapture\/clock_0
Path slack     : 34617p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6701/clock_0                                           macrocell83         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_6701/q                                    macrocell83   1250   1250  21428  RISE       1
\Counter_Hall:CounterUDB:prevCapture\/main_5  macrocell78   2290   3540  34617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:prevCapture\/clock_0              macrocell78         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_C:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_C:PWMUDB:runmode_enable\/clock_0
Path slack     : 34617p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:genblk1:ctrlreg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   1210   1210  34617  RISE       1
\PWM_C:PWMUDB:runmode_enable\/main_0      macrocell43    2329   3539  34617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:runmode_enable\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:genblk7:dbctrlreg\/control_1
Path End       : MODIN7_1/main_4
Capture Clock  : MODIN7_1/clock_0
Path slack     : 34621p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3535
-------------------------------------   ---- 
End-of-path arrival time (ps)           3535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:genblk7:dbctrlreg\/clock                     controlcell5        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:genblk7:dbctrlreg\/control_1  controlcell5   1210   1210  34621  RISE       1
MODIN7_1/main_4                             macrocell58    2325   3535  34621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell58         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_B:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_B:PWMUDB:runmode_enable\/clock_0
Path slack     : 34628p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3529
-------------------------------------   ---- 
End-of-path arrival time (ps)           3529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:genblk1:ctrlreg\/clock                       controlcell4        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:genblk1:ctrlreg\/control_7  controlcell4   1210   1210  34628  RISE       1
\PWM_B:PWMUDB:runmode_enable\/main_0      macrocell52    2319   3529  34628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:runmode_enable\/clock_0                      macrocell52         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:genblk7:dbctrlreg\/control_1
Path End       : \PWM_A:PWMUDB:db_cnt_1\/main_4
Capture Clock  : \PWM_A:PWMUDB:db_cnt_1\/clock_0
Path slack     : 34629p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3528
-------------------------------------   ---- 
End-of-path arrival time (ps)           3528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:genblk7:dbctrlreg\/clock                     controlcell7        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:genblk7:dbctrlreg\/control_1  controlcell7   1210   1210  34629  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/main_4              macrocell69    2318   3528  34629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/clock_0                            macrocell69         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_A:PWMUDB:db_ph2_run_temp\/ar_0
Capture Clock  : \PWM_A:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 35358p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Recovery time                                            0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6309
-------------------------------------   ---- 
End-of-path arrival time (ps)           6309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3   1210   1210  11536  RISE       1
\PWM_A:PWMUDB:db_ph2_run_temp\/ar_0              macrocell68    5099   6309  35358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell68         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_B:PWMUDB:runmode_enable\/ar_0
Capture Clock  : \PWM_B:PWMUDB:runmode_enable\/clock_0
Path slack     : 36071p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Recovery time                                            0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5596
-------------------------------------   ---- 
End-of-path arrival time (ps)           5596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3   1210   1210  11536  RISE       1
\PWM_B:PWMUDB:runmode_enable\/ar_0               macrocell52    4386   5596  36071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:runmode_enable\/clock_0                      macrocell52         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_A:PWMUDB:db_cnt_1\/ar_0
Capture Clock  : \PWM_A:PWMUDB:db_cnt_1\/clock_0
Path slack     : 36999p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Recovery time                                            0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4667
-------------------------------------   ---- 
End-of-path arrival time (ps)           4667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3   1210   1210  11536  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/ar_0                     macrocell69    3457   4667  36999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/clock_0                            macrocell69         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:status_0\/q
Path End       : \PWM_A:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_A:PWMUDB:genblk8:stsreg\/clock
Path slack     : 37007p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                            -500
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4159
-------------------------------------   ---- 
End-of-path arrival time (ps)           4159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:status_0\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:status_0\/q               macrocell72    1250   1250  37007  RISE       1
\PWM_A:PWMUDB:genblk8:stsreg\/status_0  statusicell3   2909   4159  37007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:genblk8:stsreg\/clock                        statusicell3        0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:status_1\/q
Path End       : \PWM_A:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \PWM_A:PWMUDB:genblk8:stsreg\/clock
Path slack     : 37596p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                            -500
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:status_1\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:status_1\/q               macrocell73    1250   1250  37596  RISE       1
\PWM_A:PWMUDB:genblk8:stsreg\/status_1  statusicell3   2321   3571  37596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:genblk8:stsreg\/clock                        statusicell3        0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2145648p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6190
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14828
-------------------------------------   ----- 
End-of-path arrival time (ps)           14828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg    datapathcell2    190    190  2145648  RISE       1
\UART_1:BUART:counter_load_not\/main_2           macrocell3      6113   6303  2145648  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell3      3350   9653  2145648  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   5175  14828  2145648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_1:BUART:sRX:RxSts\/clock
Path slack     : 2147077p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19090
-------------------------------------   ----- 
End-of-path arrival time (ps)           19090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  2147077  RISE       1
\UART_1:BUART:rx_status_4\/main_1                 macrocell8      6097   9677  2147077  RISE       1
\UART_1:BUART:rx_status_4\/q                      macrocell8      3350  13027  2147077  RISE       1
\UART_1:BUART:sRX:RxSts\/status_4                 statusicell2    6063  19090  2147077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxSts\/clock                             statusicell2        0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_1:BUART:sRX:RxBitCounter\/clock
Path slack     : 2149461p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -5360
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11846
-------------------------------------   ----- 
End-of-path arrival time (ps)           11846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell32         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q            macrocell32   1250   1250  2149461  RISE       1
\UART_1:BUART:rx_counter_load\/main_1  macrocell6    4932   6182  2149461  RISE       1
\UART_1:BUART:rx_counter_load\/q       macrocell6    3350   9532  2149461  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/load   count7cell    2313  11846  2149461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_1:BUART:sTX:TxSts\/clock
Path slack     : 2150826p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15340
-------------------------------------   ----- 
End-of-path arrival time (ps)           15340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  2150826  RISE       1
\UART_1:BUART:tx_status_0\/main_3                 macrocell4      5547   9127  2150826  RISE       1
\UART_1:BUART:tx_status_0\/q                      macrocell4      3350  12477  2150826  RISE       1
\UART_1:BUART:sTX:TxSts\/status_0                 statusicell1    2863  15340  2150826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxSts\/clock                             statusicell1        0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2152494p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8163
-------------------------------------   ---- 
End-of-path arrival time (ps)           8163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q          macrocell36     1250   1250  2152494  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   6913   8163  2152494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2153338p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7318
-------------------------------------   ---- 
End-of-path arrival time (ps)           7318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell31         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q         macrocell31     1250   1250  2150739  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   6068   7318  2153338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2153559p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7097
-------------------------------------   ---- 
End-of-path arrival time (ps)           7097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2145648  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   6907   7097  2153559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2153973p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9183
-------------------------------------   ---- 
End-of-path arrival time (ps)           9183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2153973  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_1   macrocell36   7243   9183  2153973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell36         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2154014p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9143
-------------------------------------   ---- 
End-of-path arrival time (ps)           9143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2154014  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_0   macrocell36   7203   9143  2154014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell36         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_3\/main_2
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2154141p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9015
-------------------------------------   ---- 
End-of-path arrival time (ps)           9015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell36   1250   1250  2152494  RISE       1
\UART_1:BUART:rx_state_3\/main_2   macrocell34   7765   9015  2154141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2154307p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8849
-------------------------------------   ---- 
End-of-path arrival time (ps)           8849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  2154307  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_2   macrocell36   6909   8849  2154307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell36         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_status_3\/main_2
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2154975p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8181
-------------------------------------   ---- 
End-of-path arrival time (ps)           8181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell36   1250   1250  2152494  RISE       1
\UART_1:BUART:rx_status_3\/main_2  macrocell41   6931   8181  2154975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_0\/main_2
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2154984p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8173
-------------------------------------   ---- 
End-of-path arrival time (ps)           8173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell36   1250   1250  2152494  RISE       1
\UART_1:BUART:rx_state_0\/main_2   macrocell32   6923   8173  2154984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2154984p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8173
-------------------------------------   ---- 
End-of-path arrival time (ps)           8173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q   macrocell36   1250   1250  2152494  RISE       1
\UART_1:BUART:rx_load_fifo\/main_2  macrocell33   6923   8173  2154984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_2\/main_2
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2154984p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8173
-------------------------------------   ---- 
End-of-path arrival time (ps)           8173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell36   1250   1250  2152494  RISE       1
\UART_1:BUART:rx_state_2\/main_2   macrocell35   6923   8173  2154984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell35         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:tx_state_0\/main_3
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2154985p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8172
-------------------------------------   ---- 
End-of-path arrival time (ps)           8172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  2150826  RISE       1
\UART_1:BUART:tx_state_0\/main_3                  macrocell28     4592   8172  2154985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell28         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_0\/main_0
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2155290p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7866
-------------------------------------   ---- 
End-of-path arrival time (ps)           7866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell31         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell31   1250   1250  2150739  RISE       1
\UART_1:BUART:rx_state_0\/main_0    macrocell32   6616   7866  2155290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2155290p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7866
-------------------------------------   ---- 
End-of-path arrival time (ps)           7866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell31         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell31   1250   1250  2150739  RISE       1
\UART_1:BUART:rx_load_fifo\/main_0  macrocell33   6616   7866  2155290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_2\/main_0
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2155290p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7866
-------------------------------------   ---- 
End-of-path arrival time (ps)           7866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell31         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell31   1250   1250  2150739  RISE       1
\UART_1:BUART:rx_state_2\/main_0    macrocell35   6616   7866  2155290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell35         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2155594p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5063
-------------------------------------   ---- 
End-of-path arrival time (ps)           5063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell27         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q                macrocell27     1250   1250  2148106  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   3813   5063  2155594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 2156041p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7115
-------------------------------------   ---- 
End-of-path arrival time (ps)           7115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2145648  RISE       1
\UART_1:BUART:tx_bitclk\/main_2                macrocell30     6925   7115  2156041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell30         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_0\/main_2
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2156049p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7108
-------------------------------------   ---- 
End-of-path arrival time (ps)           7108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2145648  RISE       1
\UART_1:BUART:tx_state_0\/main_2               macrocell28     6918   7108  2156049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell28         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_2\/main_2
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2156049p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7108
-------------------------------------   ---- 
End-of-path arrival time (ps)           7108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2145648  RISE       1
\UART_1:BUART:tx_state_2\/main_2               macrocell29     6918   7108  2156049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell29         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_status_3\/main_0
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2156232p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6924
-------------------------------------   ---- 
End-of-path arrival time (ps)           6924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell31         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell31   1250   1250  2150739  RISE       1
\UART_1:BUART:rx_status_3\/main_0   macrocell41   5674   6924  2156232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2156294p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4362
-------------------------------------   ---- 
End-of-path arrival time (ps)           4362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell32         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q                macrocell32     1250   1250  2149461  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   3112   4362  2156294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_3\/main_1
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2156417p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6739
-------------------------------------   ---- 
End-of-path arrival time (ps)           6739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell32         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell32   1250   1250  2149461  RISE       1
\UART_1:BUART:rx_state_3\/main_1  macrocell34   5489   6739  2156417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2156417p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6739
-------------------------------------   ---- 
End-of-path arrival time (ps)           6739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q               macrocell32   1250   1250  2149461  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_1  macrocell37   5489   6739  2156417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell37         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_status_3\/q
Path End       : \UART_1:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_1:BUART:sRX:RxSts\/clock
Path slack     : 2156537p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9629
-------------------------------------   ---- 
End-of-path arrival time (ps)           9629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_status_3\/q       macrocell41    1250   1250  2156537  RISE       1
\UART_1:BUART:sRX:RxSts\/status_3  statusicell2   8379   9629  2156537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxSts\/clock                             statusicell2        0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_1:BUART:txn\/main_3
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2156546p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6610
-------------------------------------   ---- 
End-of-path arrival time (ps)           6610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  2156546  RISE       1
\UART_1:BUART:txn\/main_3                macrocell26     2240   6610  2156546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell26         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2156563p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4094
-------------------------------------   ---- 
End-of-path arrival time (ps)           4094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q                macrocell28     1250   1250  2146783  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   2844   4094  2156563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:txn\/main_5
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2156727p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6430
-------------------------------------   ---- 
End-of-path arrival time (ps)           6430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  2156727  RISE       1
\UART_1:BUART:txn\/main_5                      macrocell26     6240   6430  2156727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell26         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:tx_state_2\/main_4
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2156738p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6418
-------------------------------------   ---- 
End-of-path arrival time (ps)           6418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  2156727  RISE       1
\UART_1:BUART:tx_state_2\/main_4               macrocell29     6228   6418  2156738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell29         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_3\/main_4
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2156783p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6374
-------------------------------------   ---- 
End-of-path arrival time (ps)           6374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell35         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell35   1250   1250  2149840  RISE       1
\UART_1:BUART:rx_state_3\/main_4  macrocell34   5124   6374  2156783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2156783p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6374
-------------------------------------   ---- 
End-of-path arrival time (ps)           6374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell35         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q               macrocell35   1250   1250  2149840  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_3  macrocell37   5124   6374  2156783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell37         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_1\/main_2
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2156854p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6303
-------------------------------------   ---- 
End-of-path arrival time (ps)           6303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2145648  RISE       1
\UART_1:BUART:tx_state_1\/main_2               macrocell27     6113   6303  2156854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell27         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_1:BUART:pollcount_1\/main_0
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 2157168p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5989
-------------------------------------   ---- 
End-of-path arrival time (ps)           5989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2154014  RISE       1
\UART_1:BUART:pollcount_1\/main_0        macrocell38   4049   5989  2157168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell38         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_1:BUART:pollcount_0\/main_0
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 2157168p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5989
-------------------------------------   ---- 
End-of-path arrival time (ps)           5989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2154014  RISE       1
\UART_1:BUART:pollcount_0\/main_0        macrocell39   4049   5989  2157168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_1:BUART:pollcount_1\/main_1
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 2157175p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5982
-------------------------------------   ---- 
End-of-path arrival time (ps)           5982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2153973  RISE       1
\UART_1:BUART:pollcount_1\/main_1        macrocell38   4042   5982  2157175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell38         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_1:BUART:pollcount_0\/main_1
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 2157175p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5982
-------------------------------------   ---- 
End-of-path arrival time (ps)           5982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2153973  RISE       1
\UART_1:BUART:pollcount_0\/main_1        macrocell39   4042   5982  2157175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_1\/main_3
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2157272p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5884
-------------------------------------   ---- 
End-of-path arrival time (ps)           5884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell29   1250   1250  2146067  RISE       1
\UART_1:BUART:tx_state_1\/main_3  macrocell27   4634   5884  2157272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell27         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:txn\/main_6
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2157572p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5584
-------------------------------------   ---- 
End-of-path arrival time (ps)           5584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell30         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q  macrocell30   1250   1250  2157572  RISE       1
\UART_1:BUART:txn\/main_6   macrocell26   4334   5584  2157572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell26         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:tx_state_1\/main_4
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2157794p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5363
-------------------------------------   ---- 
End-of-path arrival time (ps)           5363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  2156727  RISE       1
\UART_1:BUART:tx_state_1\/main_4               macrocell27     5173   5363  2157794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell27         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_0\/main_7
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2157982p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5175
-------------------------------------   ---- 
End-of-path arrival time (ps)           5175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2157982  RISE       1
\UART_1:BUART:rx_state_0\/main_7         macrocell32   3235   5175  2157982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2157982p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5175
-------------------------------------   ---- 
End-of-path arrival time (ps)           5175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2157982  RISE       1
\UART_1:BUART:rx_load_fifo\/main_7       macrocell33   3235   5175  2157982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_2\/main_7
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2157982p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5175
-------------------------------------   ---- 
End-of-path arrival time (ps)           5175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2157982  RISE       1
\UART_1:BUART:rx_state_2\/main_7         macrocell35   3235   5175  2157982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell35         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_1\/main_1
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2157988p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5168
-------------------------------------   ---- 
End-of-path arrival time (ps)           5168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell28   1250   1250  2146783  RISE       1
\UART_1:BUART:tx_state_1\/main_1  macrocell27   3918   5168  2157988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell27         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_0\/main_6
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2157993p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5164
-------------------------------------   ---- 
End-of-path arrival time (ps)           5164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2157993  RISE       1
\UART_1:BUART:rx_state_0\/main_6         macrocell32   3224   5164  2157993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2157993p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5164
-------------------------------------   ---- 
End-of-path arrival time (ps)           5164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2157993  RISE       1
\UART_1:BUART:rx_load_fifo\/main_6       macrocell33   3224   5164  2157993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_2\/main_6
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2157993p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5164
-------------------------------------   ---- 
End-of-path arrival time (ps)           5164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2157993  RISE       1
\UART_1:BUART:rx_state_2\/main_6         macrocell35   3224   5164  2157993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell35         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_0\/main_5
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2157995p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5161
-------------------------------------   ---- 
End-of-path arrival time (ps)           5161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2157995  RISE       1
\UART_1:BUART:rx_state_0\/main_5         macrocell32   3221   5161  2157995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2157995p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5161
-------------------------------------   ---- 
End-of-path arrival time (ps)           5161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2157995  RISE       1
\UART_1:BUART:rx_load_fifo\/main_5       macrocell33   3221   5161  2157995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_2\/main_5
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2157995p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5161
-------------------------------------   ---- 
End-of-path arrival time (ps)           5161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2157995  RISE       1
\UART_1:BUART:rx_state_2\/main_5         macrocell35   3221   5161  2157995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell35         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:txn\/main_1
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2158078p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5079
-------------------------------------   ---- 
End-of-path arrival time (ps)           5079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell27         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q  macrocell27   1250   1250  2148106  RISE       1
\UART_1:BUART:txn\/main_1    macrocell26   3829   5079  2158078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell26         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 2158078p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5079
-------------------------------------   ---- 
End-of-path arrival time (ps)           5079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell27         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q      macrocell27   1250   1250  2148106  RISE       1
\UART_1:BUART:tx_bitclk\/main_0  macrocell30   3829   5079  2158078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell30         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_0\/main_0
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2158087p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5070
-------------------------------------   ---- 
End-of-path arrival time (ps)           5070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell27         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell27   1250   1250  2148106  RISE       1
\UART_1:BUART:tx_state_0\/main_0  macrocell28   3820   5070  2158087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell28         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_2\/main_0
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2158087p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5070
-------------------------------------   ---- 
End-of-path arrival time (ps)           5070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell27         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell27   1250   1250  2148106  RISE       1
\UART_1:BUART:tx_state_2\/main_0  macrocell29   3820   5070  2158087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell29         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_0\/main_5
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2158096p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5061
-------------------------------------   ---- 
End-of-path arrival time (ps)           5061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell30         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell30   1250   1250  2157572  RISE       1
\UART_1:BUART:tx_state_0\/main_5  macrocell28   3811   5061  2158096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell28         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_2\/main_5
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2158096p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5061
-------------------------------------   ---- 
End-of-path arrival time (ps)           5061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell30         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell30   1250   1250  2157572  RISE       1
\UART_1:BUART:tx_state_2\/main_5  macrocell29   3811   5061  2158096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell29         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_1\/main_5
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2158141p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5016
-------------------------------------   ---- 
End-of-path arrival time (ps)           5016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell30         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell30   1250   1250  2157572  RISE       1
\UART_1:BUART:tx_state_1\/main_5  macrocell27   3766   5016  2158141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell27         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:txn\/q
Path End       : \UART_1:BUART:txn\/main_0
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2158198p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4959
-------------------------------------   ---- 
End-of-path arrival time (ps)           4959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell26         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:txn\/q       macrocell26   1250   1250  2158198  RISE       1
\UART_1:BUART:txn\/main_0  macrocell26   3709   4959  2158198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell26         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_status_3\/main_3
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2158220p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4936
-------------------------------------   ---- 
End-of-path arrival time (ps)           4936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell34         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q        macrocell34   1250   1250  2151806  RISE       1
\UART_1:BUART:rx_status_3\/main_3  macrocell41   3686   4936  2158220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_0\/main_3
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2158234p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4923
-------------------------------------   ---- 
End-of-path arrival time (ps)           4923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell34         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell34   1250   1250  2151806  RISE       1
\UART_1:BUART:rx_state_0\/main_3  macrocell32   3673   4923  2158234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2158234p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4923
-------------------------------------   ---- 
End-of-path arrival time (ps)           4923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell34         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q         macrocell34   1250   1250  2151806  RISE       1
\UART_1:BUART:rx_load_fifo\/main_3  macrocell33   3673   4923  2158234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_2\/main_3
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2158234p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4923
-------------------------------------   ---- 
End-of-path arrival time (ps)           4923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell34         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell34   1250   1250  2151806  RISE       1
\UART_1:BUART:rx_state_2\/main_3  macrocell35   3673   4923  2158234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell35         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_load_fifo\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2158485p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3130
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5052
-------------------------------------   ---- 
End-of-path arrival time (ps)           5052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell33         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_load_fifo\/q            macrocell33     1250   1250  2148965  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   3802   5052  2158485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_status_3\/main_1
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2158795p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4361
-------------------------------------   ---- 
End-of-path arrival time (ps)           4361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell32         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q        macrocell32   1250   1250  2149461  RISE       1
\UART_1:BUART:rx_status_3\/main_1  macrocell41   3111   4361  2158795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_3\/main_0
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2158800p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4356
-------------------------------------   ---- 
End-of-path arrival time (ps)           4356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell31         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell31   1250   1250  2150739  RISE       1
\UART_1:BUART:rx_state_3\/main_0    macrocell34   3106   4356  2158800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2158800p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4356
-------------------------------------   ---- 
End-of-path arrival time (ps)           4356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q        macrocell31   1250   1250  2150739  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_0  macrocell37   3106   4356  2158800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell37         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:rx_state_0\/main_9
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2158824p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4333
-------------------------------------   ---- 
End-of-path arrival time (ps)           4333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell39         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_0\/q      macrocell39   1250   1250  2153218  RISE       1
\UART_1:BUART:rx_state_0\/main_9  macrocell32   3083   4333  2158824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_3\/main_7
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2158900p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4257
-------------------------------------   ---- 
End-of-path arrival time (ps)           4257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2157982  RISE       1
\UART_1:BUART:rx_state_3\/main_7         macrocell34   2317   4257  2158900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_3\/main_6
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2158912p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4245
-------------------------------------   ---- 
End-of-path arrival time (ps)           4245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2157993  RISE       1
\UART_1:BUART:rx_state_3\/main_6         macrocell34   2305   4245  2158912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_3\/main_5
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2158914p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4243
-------------------------------------   ---- 
End-of-path arrival time (ps)           4243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2157995  RISE       1
\UART_1:BUART:rx_state_3\/main_5         macrocell34   2303   4243  2158914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_0\/main_1
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2158950p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4207
-------------------------------------   ---- 
End-of-path arrival time (ps)           4207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell32         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell32   1250   1250  2149461  RISE       1
\UART_1:BUART:rx_state_0\/main_1  macrocell32   2957   4207  2158950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2158950p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4207
-------------------------------------   ---- 
End-of-path arrival time (ps)           4207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell32         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q         macrocell32   1250   1250  2149461  RISE       1
\UART_1:BUART:rx_load_fifo\/main_1  macrocell33   2957   4207  2158950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_2\/main_1
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2158950p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4207
-------------------------------------   ---- 
End-of-path arrival time (ps)           4207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell32         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell32   1250   1250  2149461  RISE       1
\UART_1:BUART:rx_state_2\/main_1  macrocell35   2957   4207  2158950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell35         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:pollcount_1\/main_3
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 2158960p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4197
-------------------------------------   ---- 
End-of-path arrival time (ps)           4197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell39         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell39   1250   1250  2153218  RISE       1
\UART_1:BUART:pollcount_1\/main_3  macrocell38   2947   4197  2158960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell38         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:pollcount_0\/main_2
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 2158960p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4197
-------------------------------------   ---- 
End-of-path arrival time (ps)           4197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell39         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell39   1250   1250  2153218  RISE       1
\UART_1:BUART:pollcount_0\/main_2  macrocell39   2947   4197  2158960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:rx_status_3\/main_6
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2158960p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4197
-------------------------------------   ---- 
End-of-path arrival time (ps)           4197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell39         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell39   1250   1250  2153218  RISE       1
\UART_1:BUART:rx_status_3\/main_6  macrocell41   2947   4197  2158960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_1\/q
Path End       : \UART_1:BUART:rx_state_0\/main_8
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2158980p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4176
-------------------------------------   ---- 
End-of-path arrival time (ps)           4176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell38         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_1\/q      macrocell38   1250   1250  2153383  RISE       1
\UART_1:BUART:rx_state_0\/main_8  macrocell32   2926   4176  2158980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_1\/q
Path End       : \UART_1:BUART:pollcount_1\/main_2
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 2158983p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4174
-------------------------------------   ---- 
End-of-path arrival time (ps)           4174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell38         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_1\/q       macrocell38   1250   1250  2153383  RISE       1
\UART_1:BUART:pollcount_1\/main_2  macrocell38   2924   4174  2158983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell38         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_1\/q
Path End       : \UART_1:BUART:rx_status_3\/main_5
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2158983p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4174
-------------------------------------   ---- 
End-of-path arrival time (ps)           4174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell38         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_1\/q       macrocell38   1250   1250  2153383  RISE       1
\UART_1:BUART:rx_status_3\/main_5  macrocell41   2924   4174  2158983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_0\/main_1
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2159069p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4088
-------------------------------------   ---- 
End-of-path arrival time (ps)           4088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell28   1250   1250  2146783  RISE       1
\UART_1:BUART:tx_state_0\/main_1  macrocell28   2838   4088  2159069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell28         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_2\/main_1
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2159069p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4088
-------------------------------------   ---- 
End-of-path arrival time (ps)           4088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell28   1250   1250  2146783  RISE       1
\UART_1:BUART:tx_state_2\/main_1  macrocell29   2838   4088  2159069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell29         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:txn\/main_2
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2159074p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4083
-------------------------------------   ---- 
End-of-path arrival time (ps)           4083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q  macrocell28   1250   1250  2146783  RISE       1
\UART_1:BUART:txn\/main_2    macrocell26   2833   4083  2159074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell26         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 2159074p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4083
-------------------------------------   ---- 
End-of-path arrival time (ps)           4083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q      macrocell28   1250   1250  2146783  RISE       1
\UART_1:BUART:tx_bitclk\/main_1  macrocell30   2833   4083  2159074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell30         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_0\/main_4
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2159120p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell35         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell35   1250   1250  2149840  RISE       1
\UART_1:BUART:rx_state_0\/main_4  macrocell32   2787   4037  2159120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2159120p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell35         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q         macrocell35   1250   1250  2149840  RISE       1
\UART_1:BUART:rx_load_fifo\/main_4  macrocell33   2787   4037  2159120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_2\/main_4
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2159120p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell35         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell35   1250   1250  2149840  RISE       1
\UART_1:BUART:rx_state_2\/main_4  macrocell35   2787   4037  2159120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell35         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_status_3\/main_4
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2159139p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell35         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q        macrocell35   1250   1250  2149840  RISE       1
\UART_1:BUART:rx_status_3\/main_4  macrocell41   2768   4018  2159139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_1\/main_0
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2159311p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell27         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell27   1250   1250  2148106  RISE       1
\UART_1:BUART:tx_state_1\/main_0  macrocell27   2596   3846  2159311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell27         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_3\/main_3
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2159321p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3836
-------------------------------------   ---- 
End-of-path arrival time (ps)           3836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell34         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell34   1250   1250  2151806  RISE       1
\UART_1:BUART:rx_state_3\/main_3  macrocell34   2586   3836  2159321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159321p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3836
-------------------------------------   ---- 
End-of-path arrival time (ps)           3836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell34         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q               macrocell34   1250   1250  2151806  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_2  macrocell37   2586   3836  2159321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell37         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:txn\/main_4
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2159381p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3776
-------------------------------------   ---- 
End-of-path arrival time (ps)           3776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell29         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q  macrocell29   1250   1250  2146067  RISE       1
\UART_1:BUART:txn\/main_4    macrocell26   2526   3776  2159381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell26         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 2159381p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3776
-------------------------------------   ---- 
End-of-path arrival time (ps)           3776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell29         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q      macrocell29   1250   1250  2146067  RISE       1
\UART_1:BUART:tx_bitclk\/main_3  macrocell30   2526   3776  2159381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell30         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_0\/main_4
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2159381p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3776
-------------------------------------   ---- 
End-of-path arrival time (ps)           3776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell29   1250   1250  2146067  RISE       1
\UART_1:BUART:tx_state_0\/main_4  macrocell28   2526   3776  2159381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell28         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_2\/main_3
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2159381p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3776
-------------------------------------   ---- 
End-of-path arrival time (ps)           3776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell29   1250   1250  2146067  RISE       1
\UART_1:BUART:tx_state_2\/main_3  macrocell29   2526   3776  2159381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell29         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_last\/q
Path End       : \UART_1:BUART:rx_state_2\/main_8
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2159609p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_last\/clock_0                             macrocell42         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_last\/q          macrocell42   1250   1250  2159609  RISE       1
\UART_1:BUART:rx_state_2\/main_8  macrocell35   2298   3548  2159609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell35         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

