#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Oct 25 17:28:49 2023
# Process ID: 47828
# Current directory: C:/Users/user/verilog501
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent52656 C:\Users\user\verilog501\verilog501.xpr
# Log file: C:/Users/user/verilog501/vivado.log
# Journal file: C:/Users/user/verilog501\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/user/verilog501/verilog501.xpr
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/user/verilog501/verilog501.srcs/sources_1/imports/lab5_template/keyboard_sample/KeyboardDecoder.v] -no_script -reset -force -quiet
remove_files  C:/Users/user/verilog501/verilog501.srcs/sources_1/imports/lab5_template/keyboard_sample/KeyboardDecoder.v
export_ip_user_files -of_objects  [get_files C:/Users/user/verilog501/verilog501.srcs/sources_1/imports/lab5_template/keyboard_sample/SampleDisplay.v] -no_script -reset -force -quiet
remove_files  C:/Users/user/verilog501/verilog501.srcs/sources_1/imports/lab5_template/keyboard_sample/SampleDisplay.v
export_ip_user_files -of_objects  [get_files C:/Users/user/verilog501/verilog501.srcs/sources_1/imports/lab5_template/keyboard_sample/SevenSegment.v] -no_script -reset -force -quiet
remove_files  C:/Users/user/verilog501/verilog501.srcs/sources_1/imports/lab5_template/keyboard_sample/SevenSegment.v
export_ip_user_files -of_objects  [get_files C:/Users/user/verilog501/verilog501.srcs/sources_1/imports/lab5_template/keyboard_sample/one_pulse.v] -no_script -reset -force -quiet
remove_files  C:/Users/user/verilog501/verilog501.srcs/sources_1/imports/lab5_template/keyboard_sample/one_pulse.v
close_project
create_project verilog5_sample C:/Users/user/verilog5_sample -part xc7a35tcpg236-1
add_files -scan_for_includes {C:/Users/user/Documents/清大/大二/硬體設計與實驗/lab5/lab5_template/keyboard_sample/ip/Keyboard-Controller/keyboard_cntr_1.0/src/KeyboardCtrl.v C:/Users/user/Documents/清大/大二/硬體設計與實驗/lab5/lab5_template/keyboard_sample/ip/Keyboard-Controller/keyboard_cntr_1.0/src/Ps2Interface.v C:/Users/user/Documents/清大/大二/硬體設計與實驗/lab5/lab5_template/keyboard_sample/SampleDisplay.v C:/Users/user/Documents/清大/大二/硬體設計與實驗/lab5/lab5_template/keyboard_sample/KeyboardDecoder.v C:/Users/user/Documents/清大/大二/硬體設計與實驗/lab5/lab5_template/keyboard_sample/SevenSegment.v C:/Users/user/Documents/清大/大二/硬體設計與實驗/lab5/lab5_template/keyboard_sample/one_pulse.v}
import_files -force
import_files -fileset constrs_1 -force -norecurse C:/Users/user/Documents/清大/大二/硬體設計與實驗/lab5/lab5_template/keyboard_sample/KeyboardConstraints.xdc
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top KeyboardCtrl [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_run impl_1
close_design
update_ip_catalog -rebuild
set_property  ip_repo_paths  C:/Users/user/Documents/清大/大二/硬體設計與實驗/lab5/lab5_template/keyboard_sample/ip [current_project]
update_ip_catalog
create_ip -name KeyboardCtrl -vendor xilinx.com -library user -version 1.0 -module_name KeyboardCtrl_0 -dir c:/Users/user/verilog5_sample/verilog5_sample.srcs/sources_1/ip
generate_target {instantiation_template} [get_files c:/Users/user/verilog5_sample/verilog5_sample.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0.xci]
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  c:/Users/user/verilog5_sample/verilog5_sample.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0.xci]
generate_target all [get_files  c:/Users/user/verilog5_sample/verilog5_sample.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0.xci]
export_ip_user_files -of_objects [get_files c:/Users/user/verilog5_sample/verilog5_sample.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/user/verilog5_sample/verilog5_sample.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0.xci] -directory C:/Users/user/verilog5_sample/verilog5_sample.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/user/verilog5_sample/verilog5_sample.ip_user_files -ipstatic_source_dir C:/Users/user/verilog5_sample/verilog5_sample.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/user/verilog5_sample/verilog5_sample.cache/compile_simlib/modelsim} {questa=C:/Users/user/verilog5_sample/verilog5_sample.cache/compile_simlib/questa} {riviera=C:/Users/user/verilog5_sample/verilog5_sample.cache/compile_simlib/riviera} {activehdl=C:/Users/user/verilog5_sample/verilog5_sample.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name KeyboardCtrl -vendor xilinx.com -library user -version 1.0 -module_name KeyboardCtrl_1 -dir c:/Users/user/verilog5_sample/verilog5_sample.srcs/sources_1/ip
generate_target {instantiation_template} [get_files c:/Users/user/verilog5_sample/verilog5_sample.srcs/sources_1/ip/KeyboardCtrl_1/KeyboardCtrl_1.xci]
generate_target all [get_files  c:/Users/user/verilog5_sample/verilog5_sample.srcs/sources_1/ip/KeyboardCtrl_1/KeyboardCtrl_1.xci]
catch { config_ip_cache -export [get_ips -all KeyboardCtrl_1] }
export_ip_user_files -of_objects [get_files c:/Users/user/verilog5_sample/verilog5_sample.srcs/sources_1/ip/KeyboardCtrl_1/KeyboardCtrl_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/user/verilog5_sample/verilog5_sample.srcs/sources_1/ip/KeyboardCtrl_1/KeyboardCtrl_1.xci]
launch_runs -jobs 8 KeyboardCtrl_1_synth_1
export_simulation -of_objects [get_files c:/Users/user/verilog5_sample/verilog5_sample.srcs/sources_1/ip/KeyboardCtrl_1/KeyboardCtrl_1.xci] -directory C:/Users/user/verilog5_sample/verilog5_sample.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/user/verilog5_sample/verilog5_sample.ip_user_files -ipstatic_source_dir C:/Users/user/verilog5_sample/verilog5_sample.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/user/verilog5_sample/verilog5_sample.cache/compile_simlib/modelsim} {questa=C:/Users/user/verilog5_sample/verilog5_sample.cache/compile_simlib/questa} {riviera=C:/Users/user/verilog5_sample/verilog5_sample.cache/compile_simlib/riviera} {activehdl=C:/Users/user/verilog5_sample/verilog5_sample.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files c:/Users/user/verilog5_sample/verilog5_sample.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0.xci] -no_script -reset -force -quiet
remove_files  c:/Users/user/verilog5_sample/verilog5_sample.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0.xci
export_ip_user_files -of_objects  [get_files c:/Users/user/verilog5_sample/verilog5_sample.srcs/sources_1/ip/KeyboardCtrl_1/KeyboardCtrl_1.xci] -no_script -reset -force -quiet
remove_files  -fileset KeyboardCtrl_1 c:/Users/user/verilog5_sample/verilog5_sample.srcs/sources_1/ip/KeyboardCtrl_1/KeyboardCtrl_1.xci
create_ip -name KeyboardCtrl -vendor xilinx.com -library user -version 1.0 -module_name KeyboardCtrl_0 -dir c:/Users/user/verilog5_sample/verilog5_sample.srcs/sources_1/ip
generate_target {instantiation_template} [get_files c:/Users/user/verilog5_sample/verilog5_sample.srcs/sources_1/ip/KeyboardCtrl_0_1/KeyboardCtrl_0.xci]
generate_target all [get_files  c:/Users/user/verilog5_sample/verilog5_sample.srcs/sources_1/ip/KeyboardCtrl_0_1/KeyboardCtrl_0.xci]
catch { config_ip_cache -export [get_ips -all KeyboardCtrl_0] }
export_ip_user_files -of_objects [get_files c:/Users/user/verilog5_sample/verilog5_sample.srcs/sources_1/ip/KeyboardCtrl_0_1/KeyboardCtrl_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/user/verilog5_sample/verilog5_sample.srcs/sources_1/ip/KeyboardCtrl_0_1/KeyboardCtrl_0.xci]
launch_runs -jobs 8 KeyboardCtrl_0_synth_1
export_simulation -of_objects [get_files c:/Users/user/verilog5_sample/verilog5_sample.srcs/sources_1/ip/KeyboardCtrl_0_1/KeyboardCtrl_0.xci] -directory C:/Users/user/verilog5_sample/verilog5_sample.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/user/verilog5_sample/verilog5_sample.ip_user_files -ipstatic_source_dir C:/Users/user/verilog5_sample/verilog5_sample.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/user/verilog5_sample/verilog5_sample.cache/compile_simlib/modelsim} {questa=C:/Users/user/verilog5_sample/verilog5_sample.cache/compile_simlib/questa} {riviera=C:/Users/user/verilog5_sample/verilog5_sample.cache/compile_simlib/riviera} {activehdl=C:/Users/user/verilog5_sample/verilog5_sample.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top SampleDisplay [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/user/verilog5_sample/verilog5_sample.runs/impl_1/SampleDisplay.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/user/verilog5_sample/verilog5_sample.runs/impl_1/SampleDisplay.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
