#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Dec 21 19:33:04 2020
# Process ID: 9364
# Current directory: F:/FPGAexperiment1/vga_colorbar/vga_colorbar.runs/synth_1
# Command line: vivado.exe -log vga_colorbar.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source vga_colorbar.tcl
# Log file: F:/FPGAexperiment1/vga_colorbar/vga_colorbar.runs/synth_1/vga_colorbar.vds
# Journal file: F:/FPGAexperiment1/vga_colorbar/vga_colorbar.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source vga_colorbar.tcl -notrace
Command: synth_design -top vga_colorbar -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10588 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 394.012 ; gain = 100.875
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'vga_colorbar' [F:/FPGAexperiment1/vga_colorbar/vga_colorbar.srcs/sources_1/new/vga_colorbar.v:21]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [F:/FPGAexperiment1/vga_colorbar/vga_colorbar.runs/synth_1/.Xil/Vivado-9364-DESKTOP-IDAELR9/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [F:/FPGAexperiment1/vga_colorbar/vga_colorbar.runs/synth_1/.Xil/Vivado-9364-DESKTOP-IDAELR9/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'vga_driver' [F:/FPGAexperiment1/vga_colorbar/vga_colorbar.srcs/sources_1/new/vga_driver.v:21]
	Parameter H_SYNC bound to: 10'b0001100000 
	Parameter H_BACK bound to: 10'b0000110000 
	Parameter H_DISP bound to: 10'b1010000000 
	Parameter H_FRONT bound to: 10'b0000010000 
	Parameter H_TOTAL bound to: 10'b1100100000 
	Parameter V_SYNC bound to: 10'b0000000010 
	Parameter V_BACK bound to: 10'b0000100001 
	Parameter V_DISP bound to: 10'b0111100000 
	Parameter V_FRONT bound to: 10'b0000001010 
	Parameter V_TOTAL bound to: 10'b1000001101 
INFO: [Synth 8-6155] done synthesizing module 'vga_driver' (2#1) [F:/FPGAexperiment1/vga_colorbar/vga_colorbar.srcs/sources_1/new/vga_driver.v:21]
INFO: [Synth 8-6157] synthesizing module 'vga_display' [F:/FPGAexperiment1/vga_colorbar/vga_colorbar.srcs/sources_1/new/vga_display.v:22]
	Parameter H_DISP bound to: 10'b1010000000 
	Parameter V_DISP bound to: 10'b0111100000 
	Parameter WHITE bound to: 12'b111111111111 
	Parameter BLACK bound to: 12'b000000000000 
	Parameter RED bound to: 12'b111100000000 
	Parameter GREEN bound to: 12'b000011110000 
	Parameter BLUE bound to: 12'b000000001111 
	Parameter YELLOW bound to: 12'b111111110000 
	Parameter CYAN bound to: 12'b111100001111 
	Parameter ROYAL bound to: 12'b000011111111 
INFO: [Synth 8-6155] done synthesizing module 'vga_display' (3#1) [F:/FPGAexperiment1/vga_colorbar/vga_colorbar.srcs/sources_1/new/vga_display.v:22]
INFO: [Synth 8-6155] done synthesizing module 'vga_colorbar' (4#1) [F:/FPGAexperiment1/vga_colorbar/vga_colorbar.srcs/sources_1/new/vga_colorbar.v:21]
WARNING: [Synth 8-3331] design vga_display has unconnected port pixel_ypos[9]
WARNING: [Synth 8-3331] design vga_display has unconnected port pixel_ypos[8]
WARNING: [Synth 8-3331] design vga_display has unconnected port pixel_ypos[7]
WARNING: [Synth 8-3331] design vga_display has unconnected port pixel_ypos[6]
WARNING: [Synth 8-3331] design vga_display has unconnected port pixel_ypos[5]
WARNING: [Synth 8-3331] design vga_display has unconnected port pixel_ypos[4]
WARNING: [Synth 8-3331] design vga_display has unconnected port pixel_ypos[3]
WARNING: [Synth 8-3331] design vga_display has unconnected port pixel_ypos[2]
WARNING: [Synth 8-3331] design vga_display has unconnected port pixel_ypos[1]
WARNING: [Synth 8-3331] design vga_display has unconnected port pixel_ypos[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 450.371 ; gain = 157.234
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 450.371 ; gain = 157.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 450.371 ; gain = 157.234
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/FPGAexperiment1/vga_colorbar/vga_colorbar.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'u1_clk_wiz_0'
Finished Parsing XDC File [f:/FPGAexperiment1/vga_colorbar/vga_colorbar.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'u1_clk_wiz_0'
Parsing XDC File [F:/FPGAexperiment1/vga_colorbar/vga_colorbar.srcs/constrs_1/new/vga_colorbar_pin.xdc]
Finished Parsing XDC File [F:/FPGAexperiment1/vga_colorbar/vga_colorbar.srcs/constrs_1/new/vga_colorbar_pin.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/FPGAexperiment1/vga_colorbar/vga_colorbar.srcs/constrs_1/new/vga_colorbar_pin.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vga_colorbar_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vga_colorbar_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 777.762 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 777.762 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 777.762 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 777.762 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 777.762 ; gain = 484.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 777.762 ; gain = 484.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  f:/FPGAexperiment1/vga_colorbar/vga_colorbar.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  f:/FPGAexperiment1/vga_colorbar/vga_colorbar.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for u1_clk_wiz_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 777.762 ; gain = 484.625
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "cnt_v" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 777.762 ; gain = 484.625
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   8 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vga_driver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module vga_display 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   8 Input     12 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "u_vga_driver/cnt_v" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'u_vga_display/pixel_data_reg[0]' (FDC) to 'u_vga_display/pixel_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_vga_display/pixel_data_reg[1]' (FDC) to 'u_vga_display/pixel_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_vga_display/pixel_data_reg[2]' (FDC) to 'u_vga_display/pixel_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_vga_display/pixel_data_reg[4]' (FDC) to 'u_vga_display/pixel_data_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_vga_display/pixel_data_reg[5]' (FDC) to 'u_vga_display/pixel_data_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_vga_display/pixel_data_reg[6]' (FDC) to 'u_vga_display/pixel_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_vga_display/pixel_data_reg[8]' (FDC) to 'u_vga_display/pixel_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_vga_display/pixel_data_reg[9]' (FDC) to 'u_vga_display/pixel_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'u_vga_display/pixel_data_reg[10]' (FDC) to 'u_vga_display/pixel_data_reg[11]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 777.762 ; gain = 484.625
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'u1_clk_wiz_0/clk_out1' to pin 'u1_clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 777.762 ; gain = 484.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 792.875 ; gain = 499.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 792.875 ; gain = 499.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 792.875 ; gain = 499.738
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 792.875 ; gain = 499.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 792.875 ; gain = 499.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 792.875 ; gain = 499.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 792.875 ; gain = 499.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 792.875 ; gain = 499.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz_0 |     1|
|2     |LUT1      |     1|
|3     |LUT2      |     4|
|4     |LUT3      |     7|
|5     |LUT4      |     4|
|6     |LUT5      |    14|
|7     |LUT6      |    28|
|8     |FDCE      |    23|
|9     |IBUF      |     1|
|10    |OBUF      |    14|
+------+----------+------+

Report Instance Areas: 
+------+----------------+------------+------+
|      |Instance        |Module      |Cells |
+------+----------------+------------+------+
|1     |top             |            |    98|
|2     |  u_vga_driver  |vga_driver  |    77|
|3     |  u_vga_display |vga_display |     3|
+------+----------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 792.875 ; gain = 499.738
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 792.875 ; gain = 172.348
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 792.875 ; gain = 499.738
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 794.789 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 794.789 ; gain = 513.160
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 794.789 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'F:/FPGAexperiment1/vga_colorbar/vga_colorbar.runs/synth_1/vga_colorbar.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file vga_colorbar_utilization_synth.rpt -pb vga_colorbar_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec 21 19:33:45 2020...
