User-defined configuration file (/Users/sudo/CodeProjects/Tufts/EECE0193/Final_Project/EXPERIMENTS/Input/NVSim/iso_area/ReadLatency/STTRAM/1024KB/1024KB.cfg) is loaded

Memory Cell: MRAM (Magnetoresistive)
Cell Area (F^2)    : 54.000 (5.400Fx10.000F)
Cell Aspect Ratio  : 0.540
Cell Turned-On Resistance : 3.000Kohm
Cell Turned-Off Resistance: 6.000Kohm
Read Mode: Current-Sensing
  - Read Voltage: 0.250V
Reset Mode: Current
  - Reset Current: 80.000uA
  - Reset Pulse: 10.000ns
Set Mode: Current
  - Set Current: 80.000uA
  - Set Pulse: 10.000ns
Access Type: CMOS

====================
DESIGN SPECIFICATION
====================
Design Target: Random Access Memory
Capacity   : 1MB
Data Width : 128Bits (16Bytes)

Searching for the best solution that is optimized for read latency ...

=============
CONFIGURATION
=============
Bank Organization: 32 x 8
 - Row Activation   : 1 / 32
 - Column Activation: 8 / 8
Mat Organization: 2 x 2
 - Row Activation   : 2 / 2
 - Column Activation: 2 / 2
 - Subarray Size    : 64 Rows x 128 Columns
Mux Level:
 - Senseamp Mux      : 32
 - Output Level-1 Mux: 1
 - Output Level-2 Mux: 1
Local Wire:
 - Wire Type : Local Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Global Wire:
 - Wire Type : Global Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Buffer Design Style: Latency-Optimized
=============
   RESULT
=============
Area:
 - Total Area = 827.297um x 656.509um = 543128.201um^2
 |--- Mat Area      = 25.853um x 82.064um = 2121.595um^2   (40.367%)
 |--- Subarray Area = 12.927um x 38.916um = 503.042um^2   (42.562%)
 - Area Efficiency = 40.367%
Timing:
 -  Read Latency = 2.064ns
 |--- H-Tree Latency = 271.908ps
 |--- Mat Latency    = 1.792ns
    |--- Predecoder Latency = 122.672ps
    |--- Subarray Latency   = 1.669ns
       |--- Row Decoder Latency = 179.232ps
       |--- Bitline Latency     = 0.913ps
       |--- Senseamp Latency    = 1.456ns
       |--- Mux Latency         = 32.891ps
       |--- Precharge Latency   = 115.780ps
 - Write Latency = 10.438ns
 |--- H-Tree Latency = 135.954ps
 |--- Mat Latency    = 10.302ns
    |--- Predecoder Latency = 122.672ps
    |--- Subarray Latency   = 10.179ns
       |--- Write Pulse Duration = 10.000ns
       |--- Row Decoder Latency = 179.232ps
       |--- Charge Latency      = 4.429ps
 - Read Bandwidth  = 9.965GB/s
 - Write Bandwidth = 1.572GB/s
Power:
 -  Read Dynamic Energy = 63.214pJ
 |--- H-Tree Dynamic Energy = 27.268pJ
 |--- Mat Dynamic Energy    = 4.493pJ per mat
    |--- Predecoder Dynamic Energy = 0.029pJ
    |--- Subarray Dynamic Energy   = 1.116pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.029pJ
       |--- Mux Decoder Dynamic Energy = 0.066pJ
       |--- Bitline & Cell Read Energy = 0.349pJ
       |--- Senseamp Dynamic Energy    = 0.601pJ
       |--- Mux Dynamic Energy         = 0.016pJ
       |--- Precharge Dynamic Energy   = 0.054pJ
 - Write Dynamic Energy = 159.449pJ
 |--- H-Tree Dynamic Energy = 27.268pJ
 |--- Mat Dynamic Energy    = 16.523pJ per mat
    |--- Predecoder Dynamic Energy = 0.029pJ
    |--- Subarray Dynamic Energy   = 4.123pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.029pJ
       |--- Mux Decoder Dynamic Energy = 0.066pJ
       |--- Mux Dynamic Energy         = 0.016pJ
       |--- Bitline & Cell Write Energy= 4.013pJ
 - Leakage Power = 665.295uW
 |--- H-Tree Leakage Power = 0.000pW
 |--- Mat Leakage Power    = 2.599uW per mat

Finished!
