
#
# No core dump will be written. Minidumps are not enabled by default on client versions of Windows
#
# An error report file with more information is saved as:
# C:\Users\giovi\OneDrive\Desktop\Magistrale\Tesi\TestingDPU_Posit\project_1\hs_err_pid18420.log
srcscan starts
=============== Using vdb files for VHDL std libs ===========
INFO: VHDL library search path for library "std" is now "C:/Xilinx/Vivado/2023.2/data/precomp_hsv/vhdl/std" (VHDL-1505)
INFO: VHDL library search path for library "synopsINFO: VHDL library search path for library "std" is now "C:/Xilinx/Vivado/2023.2/INFO: VHDL library search path for libraINFO: VHDL library search path for library "synopsys" is now "C:/Xilinx/Vivado/2023INFO: VHDL library search path for library "unimacro" is now "C:/Xilinx/Vivado/2023.2/data/precomp_hsv/vhdl/unimacro" (VHDL-1505)
INFO: VHDL library search path for library "unisim" is now "C:/Xilinx/Vivado/2023.2/data/precomp_hsv/vhdl/unisim" (VHDL-1505)
INFO: VHDL library search path for library "vl" is now "C:/Xilinx/Vivado/2023.2/data/precomp_hsv/vhdl/vl" (VHDL-1505)
INFO: VHDL library search path for library "xpm" is now "C:/Xilinx/Vivado/2023.2/data/precomp_hsv/vhdl/xpm" (VHDL-1505)
-- Analyzing VHDL file "C:/Users/giovi/AppData/Local/Temp/VivadoEditorAssist14785775527408345997.tmp" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'IntAdder_14_f400_uid3' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'intadder_14_f400_uid3' (VHDL-9006)
INFO: analyzing entity 'LNSMINFO: analyzing entity 'IntAdder_14_f400_uid3' (VHDL-1012)
INFO: analyzing architecture 'arc-- Analyzing VHDL file "C:/Users/giovi/AppData/Local/Temp/VivadoEditorAssist3629020283557767587.tmp" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'CotranF1Table_4_9_6' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'cotranf1table_4_9_6' (VHDL-9006)
INFO: analyzing entity 'CotranF2INFO: analyzing entity 'CotranF1Table_4_9_6' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'cotranf1table_4_9_6' (VHDL-9006)
INFO: analyzing entity 'CotranF2Table_9_6' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'cotranf2table_9_6' (VHDL-9006)
INFO: analyzing entity 'CotranF3Table_9_6' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'cotranf3table_9_6' (VHDL-9006)
INFO: analyzing entity 'PolyCoeffTable_8_11' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'polycoefftable_8_11' (VHDL-9006)
INFO: analyzing entity 'IntMultiplier_UsingDSP_5_5_3_signed_uid14' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'intmultiplier_usingdsp_5_5_3_signed_uid14' (VHDL-9006)
INFO: analyzing entity 'IntAdder_7_f400_uid19' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'intadder_7_f400_uid19' (VHDL-9006)
INFO: analyzing entity 'PolynomialEvaluator_degree1_uid12' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'polynomialevaluator_degree1_uid12' (VHDL-9006)
INFO: analyzing entity 'FunctionEvaluator_9' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'functionevaluator_9' (VHDL-9006)
INFO: analyzing entity 'PolyCoeffTable_8_15' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'polycoefftable_8_15' (VHDL-9006)
INFO: analyzing entity 'IntMultiplier_UsingDSP_4_5_5_signed_uid34' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'intmultiplier_usingdsp_4_5_5_signed_uid34' (VHDL-9006)
INFO: analyzing entity 'IntAdder_11_f400_uid39' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'intadder_11_f400_uid39' (VHDL-9006)
INFO: analyzing entity 'PolynomialEvaluator_degree1_uid32' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'polynomialevaluator_degree1_uid32' (VHDL-9006)
INFO: analyzing entity 'FunctionEvaluator_29' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'functionevaluator_29' (VHDL-9006)
INFO: analyzing entity 'PolyCoeffTable_8_21' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'polycoefftable_8_21' (VHDL-9006)
INFO: analyzing entity 'IntMultiplier_UsingDSP_4_8_8_signed_uid54' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'intmultiplier_usingdsp_4_8_8_signed_uid54' (VHDL-9006)
INFO: analyzing entity 'IntAdder_14_f400_uid59' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'intadder_14_f400_uid59' (VHDL-9006)
INFO: analyzing entity 'PolynomialEvaluator_degree1_uid52' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'polynomialevaluator_degree1_uid52' (VHDL-9006)
INFO: analyzing entity 'FunctionEvaluator_49' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'functionevaluator_49' (VHDL-9006)
INFO: analyzing entity 'LNSAdd_4_9' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'lnsadd_4_9' (VHDL-9006)
C:/Users/giovi/AppData/Local/Temp/VivadoEditorAssist3629020283557767587.tmp(1956): ERROR: 'clk' is not declared (VHDL-1241)
C:/Users/giovi/AppData/Local/Temp/VivadoEditorAssist3629020283557767587.tmp(1957): ERROR: 'rst' is not declared (VHDL-1241)
C:/Users/giovi/AppData/Local/Temp/VivadoEditorAssist3629020283557767587.tmp(1962): ERROR: 'clk' is not declared (VHDL-1241)
C:/Users/giovi/AppData/Local/Temp/VivadoEditorAssist3629020283557767587.tmp(1963): ERROR: 'rst' is not declared (VHDL-1241)
C:/Users/giovi/AppData/Local/Temp/VivadoEditorAssist3629020283557767587.tmp(1967): ERROR: 'clk' is not declared (VHDL-1241)
C:/Users/giovi/AppData/Local/Temp/VivadoEditorAssist3629020283557767587.tmp(1968): ERROR: 'rst' is not declared (VHDL-1241)
INFO: analyzing entity 'Cotran_4_9_6_4' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'cotran_4_9_6_4' (VHDL-9006)
INFO: analyzing entity 'Cotran_Hybrid_4_9_6_4_1' (VHDL-1012)
INFO: analyzing architecture 'arch' of ensrcscan exits with return value 0
L-9006)
INFO: analyzing entity 'LNSAddSub_4_9' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'lnsaddsub_4_9' (VHDL-9006)
srcscan exits with return value 0
