 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : UART_RX
Version: K-2015.06
Date   : Tue Dec 13 05:46:44 2022
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: PAR_EN (input port clocked by CLK)
  Endpoint: data_valid (output port clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_RX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    20.00      20.00 f
  PAR_EN (in)                              0.11      20.11 f
  U1/Y (BUFX4M)                            0.38      20.49 f
  U_FSM/PAR_EN (FSM_test_1)                0.00      20.49 f
  U_FSM/U10/Y (AOI211X2M)                  0.81      21.30 r
  U_FSM/U19/Y (CLKINVX1M)                  0.90      22.19 f
  U_FSM/U20/Y (CLKINVX32M)                 1.03      23.22 r
  U_FSM/data_valid (FSM_test_1)            0.00      23.22 r
  data_valid (out)                         0.00      23.22 r
  data arrival time                                  23.22

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.25      99.75
  output external delay                  -20.00      79.75
  data required time                                 79.75
  -----------------------------------------------------------
  data required time                                 79.75
  data arrival time                                 -23.22
  -----------------------------------------------------------
  slack (MET)                                        56.53


  Startpoint: Prescale[2]
              (input port clocked by CLK)
  Endpoint: U_edge_bit_counter/bit_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_RX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  Prescale[2] (in)                                        0.18      20.18 r
  U3/Y (BUFX4M)                                           0.58      20.75 r
  U_edge_bit_counter/Prescale[2] (edge_bit_counter_test_1)
                                                          0.00      20.75 r
  U_edge_bit_counter/U67/Y (XNOR2X1M)                     0.61      21.37 r
  U_edge_bit_counter/U69/Y (CLKNAND2X2M)                  0.65      22.02 f
  U_edge_bit_counter/U6/Y (NOR4X4M)                       0.68      22.69 r
  U_edge_bit_counter/U32/Y (NAND2X3M)                     0.86      23.56 f
  U_edge_bit_counter/U24/Y (AOI21X2M)                     1.04      24.60 r
  U_edge_bit_counter/U27/Y (INVX2M)                       0.67      25.27 f
  U_edge_bit_counter/U34/Y (AOI21X2M)                     0.95      26.22 r
  U_edge_bit_counter/U50/Y (OAI21X2M)                     0.66      26.87 f
  U_edge_bit_counter/U57/Y (AOI32X1M)                     0.81      27.69 r
  U_edge_bit_counter/U56/Y (INVX2M)                       0.31      28.00 f
  U_edge_bit_counter/bit_cnt_reg[2]/D (SDFFRX1M)          0.00      28.00 f
  data arrival time                                                 28.00

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U_edge_bit_counter/bit_cnt_reg[2]/CK (SDFFRX1M)         0.00      99.75 r
  library setup time                                     -0.47      99.28
  data required time                                                99.28
  --------------------------------------------------------------------------
  data required time                                                99.28
  data arrival time                                                -28.00
  --------------------------------------------------------------------------
  slack (MET)                                                       71.28


  Startpoint: Prescale[2]
              (input port clocked by CLK)
  Endpoint: U_edge_bit_counter/bit_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_RX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  Prescale[2] (in)                                        0.18      20.18 r
  U3/Y (BUFX4M)                                           0.58      20.75 r
  U_edge_bit_counter/Prescale[2] (edge_bit_counter_test_1)
                                                          0.00      20.75 r
  U_edge_bit_counter/U67/Y (XNOR2X1M)                     0.61      21.37 r
  U_edge_bit_counter/U69/Y (CLKNAND2X2M)                  0.65      22.02 f
  U_edge_bit_counter/U6/Y (NOR4X4M)                       0.68      22.69 r
  U_edge_bit_counter/U32/Y (NAND2X3M)                     0.86      23.56 f
  U_edge_bit_counter/U24/Y (AOI21X2M)                     1.04      24.60 r
  U_edge_bit_counter/U27/Y (INVX2M)                       0.67      25.27 f
  U_edge_bit_counter/U34/Y (AOI21X2M)                     0.95      26.22 r
  U_edge_bit_counter/U50/Y (OAI21X2M)                     0.66      26.87 f
  U_edge_bit_counter/U55/Y (AOI21X2M)                     0.61      27.48 r
  U_edge_bit_counter/U53/Y (OAI21X2M)                     0.32      27.80 f
  U_edge_bit_counter/bit_cnt_reg[3]/D (SDFFRX1M)          0.00      27.80 f
  data arrival time                                                 27.80

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U_edge_bit_counter/bit_cnt_reg[3]/CK (SDFFRX1M)         0.00      99.75 r
  library setup time                                     -0.49      99.26
  data required time                                                99.26
  --------------------------------------------------------------------------
  data required time                                                99.26
  data arrival time                                                -27.80
  --------------------------------------------------------------------------
  slack (MET)                                                       71.46


  Startpoint: Prescale[1]
              (input port clocked by CLK)
  Endpoint: U_data_sampling/samp1_reg
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_RX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  Prescale[1] (in)                                        0.18      20.18 r
  U2/Y (BUFX4M)                                           0.67      20.84 r
  U_data_sampling/Prescale[1] (data_sampling_test_1)      0.00      20.84 r
  U_data_sampling/U15/Y (OR2X2M)                          0.72      21.57 r
  U_data_sampling/U13/Y (OR2X2M)                          0.70      22.27 r
  U_data_sampling/U12/Y (NOR2X2M)                         0.45      22.71 f
  U_data_sampling/U40/Y (AO21XLM)                         0.67      23.38 f
  U_data_sampling/U42/Y (XNOR2X1M)                        0.61      23.99 r
  U_data_sampling/U43/Y (CLKNAND2X2M)                     0.60      24.59 f
  U_data_sampling/U5/Y (NOR4X4M)                          0.80      25.39 r
  U_data_sampling/U22/Y (NAND2X1M)                        0.86      26.25 f
  U_data_sampling/U21/Y (OAI2BB2X1M)                      0.76      27.01 f
  U_data_sampling/samp1_reg/D (SDFFQX2M)                  0.00      27.01 f
  data arrival time                                                 27.01

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U_data_sampling/samp1_reg/CK (SDFFQX2M)                 0.00      99.75 r
  library setup time                                     -0.44      99.31
  data required time                                                99.31
  --------------------------------------------------------------------------
  data required time                                                99.31
  data arrival time                                                -27.01
  --------------------------------------------------------------------------
  slack (MET)                                                       72.29


  Startpoint: Prescale[2]
              (input port clocked by CLK)
  Endpoint: U_edge_bit_counter/bit_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_RX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  Prescale[2] (in)                                        0.18      20.18 r
  U3/Y (BUFX4M)                                           0.58      20.75 r
  U_edge_bit_counter/Prescale[2] (edge_bit_counter_test_1)
                                                          0.00      20.75 r
  U_edge_bit_counter/U67/Y (XNOR2X1M)                     0.61      21.37 r
  U_edge_bit_counter/U69/Y (CLKNAND2X2M)                  0.65      22.02 f
  U_edge_bit_counter/U6/Y (NOR4X4M)                       0.68      22.69 r
  U_edge_bit_counter/U32/Y (NAND2X3M)                     0.86      23.56 f
  U_edge_bit_counter/U24/Y (AOI21X2M)                     1.04      24.60 r
  U_edge_bit_counter/U27/Y (INVX2M)                       0.67      25.27 f
  U_edge_bit_counter/U34/Y (AOI21X2M)                     0.95      26.22 r
  U_edge_bit_counter/U51/Y (OAI2BB2X1M)                   0.55      26.77 f
  U_edge_bit_counter/bit_cnt_reg[1]/D (SDFFRX1M)          0.00      26.77 f
  data arrival time                                                 26.77

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U_edge_bit_counter/bit_cnt_reg[1]/CK (SDFFRX1M)         0.00      99.75 r
  library setup time                                     -0.53      99.22
  data required time                                                99.22
  --------------------------------------------------------------------------
  data required time                                                99.22
  data arrival time                                                -26.77
  --------------------------------------------------------------------------
  slack (MET)                                                       72.45


  Startpoint: Prescale[1]
              (input port clocked by CLK)
  Endpoint: U_data_sampling/samp3_reg
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_RX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  Prescale[1] (in)                                        0.18      20.18 r
  U2/Y (BUFX4M)                                           0.67      20.84 r
  U_data_sampling/Prescale[1] (data_sampling_test_1)      0.00      20.84 r
  U_data_sampling/U15/Y (OR2X2M)                          0.72      21.57 r
  U_data_sampling/U13/Y (OR2X2M)                          0.70      22.27 r
  U_data_sampling/U12/Y (NOR2X2M)                         0.45      22.71 f
  U_data_sampling/U40/Y (AO21XLM)                         0.67      23.38 f
  U_data_sampling/U42/Y (XNOR2X1M)                        0.49      23.87 f
  U_data_sampling/U43/Y (CLKNAND2X2M)                     0.42      24.29 r
  U_data_sampling/U5/Y (NOR4X4M)                          0.29      24.58 f
  U_data_sampling/U4/Y (NAND4BX1M)                        1.32      25.90 f
  U_data_sampling/U28/Y (OAI2BB2X1M)                      1.08      26.98 r
  U_data_sampling/samp3_reg/D (SDFFQX1M)                  0.00      26.98 r
  data arrival time                                                 26.98

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U_data_sampling/samp3_reg/CK (SDFFQX1M)                 0.00      99.75 r
  library setup time                                     -0.31      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                -26.98
  --------------------------------------------------------------------------
  slack (MET)                                                       72.46


  Startpoint: Prescale[1]
              (input port clocked by CLK)
  Endpoint: U_data_sampling/samp2_reg
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_RX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  Prescale[1] (in)                                        0.18      20.18 r
  U2/Y (BUFX4M)                                           0.67      20.84 r
  U_data_sampling/Prescale[1] (data_sampling_test_1)      0.00      20.84 r
  U_data_sampling/U15/Y (OR2X2M)                          0.72      21.57 r
  U_data_sampling/U13/Y (OR2X2M)                          0.70      22.27 r
  U_data_sampling/U12/Y (NOR2X2M)                         0.45      22.71 f
  U_data_sampling/U40/Y (AO21XLM)                         0.67      23.38 f
  U_data_sampling/U42/Y (XNOR2X1M)                        0.49      23.87 f
  U_data_sampling/U43/Y (CLKNAND2X2M)                     0.42      24.29 r
  U_data_sampling/U5/Y (NOR4X4M)                          0.29      24.58 f
  U_data_sampling/U3/Y (NOR3BX1M)                         1.78      26.36 r
  U_data_sampling/U23/Y (AO2B2X2M)                        0.52      26.88 f
  U_data_sampling/samp2_reg/D (SDFFQX2M)                  0.00      26.88 f
  data arrival time                                                 26.88

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U_data_sampling/samp2_reg/CK (SDFFQX2M)                 0.00      99.75 r
  library setup time                                     -0.37      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                -26.88
  --------------------------------------------------------------------------
  slack (MET)                                                       72.50


  Startpoint: Prescale[2]
              (input port clocked by CLK)
  Endpoint: U_edge_bit_counter/bit_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_RX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  Prescale[2] (in)                                        0.18      20.18 r
  U3/Y (BUFX4M)                                           0.58      20.75 r
  U_edge_bit_counter/Prescale[2] (edge_bit_counter_test_1)
                                                          0.00      20.75 r
  U_edge_bit_counter/U67/Y (XNOR2X1M)                     0.61      21.37 r
  U_edge_bit_counter/U69/Y (CLKNAND2X2M)                  0.65      22.02 f
  U_edge_bit_counter/U6/Y (NOR4X4M)                       0.68      22.69 r
  U_edge_bit_counter/U32/Y (NAND2X3M)                     0.86      23.56 f
  U_edge_bit_counter/U24/Y (AOI21X2M)                     1.04      24.60 r
  U_edge_bit_counter/U27/Y (INVX2M)                       0.67      25.27 f
  U_edge_bit_counter/U49/Y (OAI32X2M)                     0.89      26.16 r
  U_edge_bit_counter/bit_cnt_reg[0]/D (SDFFRX2M)          0.00      26.16 r
  data arrival time                                                 26.16

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U_edge_bit_counter/bit_cnt_reg[0]/CK (SDFFRX2M)         0.00      99.75 r
  library setup time                                     -0.43      99.32
  data required time                                                99.32
  --------------------------------------------------------------------------
  data required time                                                99.32
  data arrival time                                                -26.16
  --------------------------------------------------------------------------
  slack (MET)                                                       73.17


  Startpoint: Prescale[2]
              (input port clocked by CLK)
  Endpoint: U_edge_bit_counter/edge_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_RX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  Prescale[2] (in)                                        0.18      20.18 r
  U3/Y (BUFX4M)                                           0.58      20.75 r
  U_edge_bit_counter/Prescale[2] (edge_bit_counter_test_1)
                                                          0.00      20.75 r
  U_edge_bit_counter/U67/Y (XNOR2X1M)                     0.61      21.37 r
  U_edge_bit_counter/U69/Y (CLKNAND2X2M)                  0.65      22.02 f
  U_edge_bit_counter/U6/Y (NOR4X4M)                       0.68      22.69 r
  U_edge_bit_counter/U32/Y (NAND2X3M)                     0.86      23.56 f
  U_edge_bit_counter/U30/Y (INVX2M)                       0.85      24.40 r
  U_edge_bit_counter/U37/Y (AOI21X2M)                     0.30      24.70 f
  U_edge_bit_counter/U36/Y (OAI22X1M)                     0.79      25.49 r
  U_edge_bit_counter/edge_cnt_reg[0]/D (SDFFRX1M)         0.00      25.49 r
  data arrival time                                                 25.49

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U_edge_bit_counter/edge_cnt_reg[0]/CK (SDFFRX1M)        0.00      99.75 r
  library setup time                                     -0.40      99.35
  data required time                                                99.35
  --------------------------------------------------------------------------
  data required time                                                99.35
  data arrival time                                                -25.49
  --------------------------------------------------------------------------
  slack (MET)                                                       73.86


  Startpoint: Prescale[2]
              (input port clocked by CLK)
  Endpoint: U_edge_bit_counter/edge_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_RX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  Prescale[2] (in)                                        0.18      20.18 r
  U3/Y (BUFX4M)                                           0.58      20.75 r
  U_edge_bit_counter/Prescale[2] (edge_bit_counter_test_1)
                                                          0.00      20.75 r
  U_edge_bit_counter/U67/Y (XNOR2X1M)                     0.61      21.37 r
  U_edge_bit_counter/U69/Y (CLKNAND2X2M)                  0.65      22.02 f
  U_edge_bit_counter/U6/Y (NOR4X4M)                       0.68      22.69 r
  U_edge_bit_counter/U35/Y (NOR2X6M)                      0.42      23.12 f
  U_edge_bit_counter/U29/Y (AOI2B1X2M)                    0.84      23.96 r
  U_edge_bit_counter/U60/Y (AOI21BX2M)                    0.38      24.34 r
  U_edge_bit_counter/U58/Y (OAI32X2M)                     0.27      24.61 f
  U_edge_bit_counter/edge_cnt_reg[3]/D (SDFFRX2M)         0.00      24.61 f
  data arrival time                                                 24.61

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U_edge_bit_counter/edge_cnt_reg[3]/CK (SDFFRX2M)        0.00      99.75 r
  library setup time                                     -0.51      99.24
  data required time                                                99.24
  --------------------------------------------------------------------------
  data required time                                                99.24
  data arrival time                                                -24.61
  --------------------------------------------------------------------------
  slack (MET)                                                       74.62


1
