Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "C:\Users\siddh\Google Drive\UIUC\Academic Years\Junior\Spring 2021\ECE385\Labs\Lab 7\lab7soc.qsys" --block-symbol-file --output-directory="C:\Users\siddh\Google Drive\UIUC\Academic Years\Junior\Spring 2021\ECE385\Labs\Lab 7\lab7soc" --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading Lab 7/lab7soc.qsys
Progress: Reading input file
Progress: Adding AES [AES_Decryption_Core 1.0]
Progress: Parameterizing module AES
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding sdram [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram
Progress: Adding sdram_pll [altpll 18.1]
Progress: Parameterizing module sdram_pll
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: lab7soc.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: lab7soc.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: lab7soc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: lab7soc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "C:\Users\siddh\Google Drive\UIUC\Academic Years\Junior\Spring 2021\ECE385\Labs\Lab 7\lab7soc.qsys" --synthesis=VERILOG --output-directory="C:\Users\siddh\Google Drive\UIUC\Academic Years\Junior\Spring 2021\ECE385\Labs\Lab 7\lab7soc\synthesis" --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading Lab 7/lab7soc.qsys
Progress: Reading input file
Progress: Adding AES [AES_Decryption_Core 1.0]
Progress: Parameterizing module AES
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding sdram [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram
Progress: Adding sdram_pll [altpll 18.1]
Progress: Parameterizing module sdram_pll
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: lab7soc.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: lab7soc.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: lab7soc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: lab7soc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: lab7soc: Generating lab7soc "lab7soc" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src3 and cmd_mux_005.sink1
Info: Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5
Info: Inserting clock-crossing logic between rsp_demux_005.src1 and rsp_mux_001.sink3
Info: AES: "lab7soc" instantiated AES_Decryption_Core "AES"
Info: jtag_uart_0: Starting RTL generation for module 'lab7soc_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=lab7soc_jtag_uart_0 --dir=C:/Users/siddh/AppData/Local/Temp/alt8726_5500210203747185387.dir/0036_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/siddh/AppData/Local/Temp/alt8726_5500210203747185387.dir/0036_jtag_uart_0_gen//lab7soc_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'lab7soc_jtag_uart_0'
Info: jtag_uart_0: "lab7soc" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_gen2_0: "lab7soc" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: sdram: Starting RTL generation for module 'lab7soc_sdram'
Info: sdram:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=lab7soc_sdram --dir=C:/Users/siddh/AppData/Local/Temp/alt8726_5500210203747185387.dir/0037_sdram_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/siddh/AppData/Local/Temp/alt8726_5500210203747185387.dir/0037_sdram_gen//lab7soc_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'lab7soc_sdram'
Info: sdram: "lab7soc" instantiated altera_avalon_new_sdram_controller "sdram"
Info: sdram_pll: "lab7soc" instantiated altpll "sdram_pll"
Info: sysid_qsys_0: "lab7soc" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: timer_0: Starting RTL generation for module 'lab7soc_timer_0'
Info: timer_0:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=lab7soc_timer_0 --dir=C:/Users/siddh/AppData/Local/Temp/alt8726_5500210203747185387.dir/0041_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/siddh/AppData/Local/Temp/alt8726_5500210203747185387.dir/0041_timer_0_gen//lab7soc_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'lab7soc_timer_0'
Info: timer_0: "lab7soc" instantiated altera_avalon_timer "timer_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "lab7soc" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "lab7soc" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "lab7soc" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'lab7soc_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=lab7soc_nios2_gen2_0_cpu --dir=C:/Users/siddh/AppData/Local/Temp/alt8726_5500210203747185387.dir/0044_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/siddh/AppData/Local/Temp/alt8726_5500210203747185387.dir/0044_cpu_gen//lab7soc_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2021.04.09 14:26:03 (*) Starting Nios II generation
Info: cpu: # 2021.04.09 14:26:03 (*)   Checking for plaintext license.
Info: cpu: # 2021.04.09 14:26:04 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2021.04.09 14:26:04 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2021.04.09 14:26:04 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2021.04.09 14:26:04 (*)   Plaintext license not found.
Info: cpu: # 2021.04.09 14:26:04 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2021.04.09 14:26:04 (*)   Elaborating CPU configuration settings
Info: cpu: # 2021.04.09 14:26:04 (*)   Creating all objects for CPU
Info: cpu: # 2021.04.09 14:26:08 (*)   Generating RTL from CPU objects
Info: cpu: # 2021.04.09 14:26:08 (*)   Creating plain-text RTL
Info: cpu: # 2021.04.09 14:26:10 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'lab7soc_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: AES_AES_Slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "AES_AES_Slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: AES_AES_Slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "AES_AES_Slave_agent"
Info: AES_AES_Slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "AES_AES_Slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info: sdram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 7/lab7soc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 7/lab7soc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 7/lab7soc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: sdram_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_s1_rsp_width_adapter"
Info: Reusing file C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 7/lab7soc/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 7/lab7soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 7/lab7soc/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_005: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_005"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_005" instantiated error_adapter "error_adapter_0"
Info: lab7soc: Done "lab7soc" with 37 modules, 61 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
