// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module coo_enc_inputMatrix (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_r_TDATA,
        in_r_TVALID,
        in_r_TREADY,
        matrix_address0,
        matrix_ce0,
        matrix_we0,
        matrix_d0,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        grp_fu_78_p_din0,
        grp_fu_78_p_dout0,
        grp_fu_78_p_ce,
        grp_fu_81_p_din0,
        grp_fu_81_p_din1,
        grp_fu_81_p_opcode,
        grp_fu_81_p_dout0,
        grp_fu_81_p_ce
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_state3 = 4'd4;
parameter    ap_ST_fsm_state4 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [127:0] in_r_TDATA;
input   in_r_TVALID;
output   in_r_TREADY;
output  [13:0] matrix_address0;
output   matrix_ce0;
output   matrix_we0;
output  [31:0] matrix_d0;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;
output  [31:0] ap_return_2;
output  [31:0] grp_fu_78_p_din0;
input  [63:0] grp_fu_78_p_dout0;
output   grp_fu_78_p_ce;
output  [63:0] grp_fu_81_p_din0;
output  [63:0] grp_fu_81_p_din1;
output  [4:0] grp_fu_81_p_opcode;
input  [0:0] grp_fu_81_p_dout0;
output   grp_fu_81_p_ce;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg in_r_TREADY;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    in_r_TDATA_blk_n;
reg   [31:0] data_V_reg_439;
reg   [31:0] tmp_s_reg_444;
reg   [31:0] tmp_6_reg_449;
wire  signed [31:0] result_V_fu_259_p3;
reg  signed [31:0] result_V_reg_454;
wire  signed [31:0] result_V_7_fu_401_p3;
reg  signed [31:0] result_V_7_reg_460;
wire   [31:0] mul_fu_409_p2;
reg   [31:0] mul_reg_466;
wire    ap_CS_fsm_state2;
wire    grp_inputMatrix_Pipeline_VITIS_LOOP_16_1_fu_88_ap_start;
wire    grp_inputMatrix_Pipeline_VITIS_LOOP_16_1_fu_88_ap_done;
wire    grp_inputMatrix_Pipeline_VITIS_LOOP_16_1_fu_88_ap_idle;
wire    grp_inputMatrix_Pipeline_VITIS_LOOP_16_1_fu_88_ap_ready;
wire   [13:0] grp_inputMatrix_Pipeline_VITIS_LOOP_16_1_fu_88_matrix_address0;
wire    grp_inputMatrix_Pipeline_VITIS_LOOP_16_1_fu_88_matrix_ce0;
wire    grp_inputMatrix_Pipeline_VITIS_LOOP_16_1_fu_88_matrix_we0;
wire   [31:0] grp_inputMatrix_Pipeline_VITIS_LOOP_16_1_fu_88_matrix_d0;
wire    grp_inputMatrix_Pipeline_VITIS_LOOP_16_1_fu_88_in_r_TREADY;
wire   [31:0] grp_inputMatrix_Pipeline_VITIS_LOOP_16_1_fu_88_L_0_out;
wire    grp_inputMatrix_Pipeline_VITIS_LOOP_16_1_fu_88_L_0_out_ap_vld;
wire   [31:0] grp_inputMatrix_Pipeline_VITIS_LOOP_16_1_fu_88_grp_fu_471_p_din0;
wire    grp_inputMatrix_Pipeline_VITIS_LOOP_16_1_fu_88_grp_fu_471_p_ce;
wire   [63:0] grp_inputMatrix_Pipeline_VITIS_LOOP_16_1_fu_88_grp_fu_474_p_din0;
wire   [63:0] grp_inputMatrix_Pipeline_VITIS_LOOP_16_1_fu_88_grp_fu_474_p_din1;
wire   [4:0] grp_inputMatrix_Pipeline_VITIS_LOOP_16_1_fu_88_grp_fu_474_p_opcode;
wire    grp_inputMatrix_Pipeline_VITIS_LOOP_16_1_fu_88_grp_fu_474_p_ce;
reg    grp_inputMatrix_Pipeline_VITIS_LOOP_16_1_fu_88_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
reg    ap_block_state1;
wire   [22:0] p_Result_1_fu_149_p1;
wire   [24:0] mantissa_fu_153_p4;
wire   [7:0] xs_exp_V_fu_139_p4;
wire   [8:0] zext_ln346_fu_167_p1;
wire   [8:0] add_ln346_fu_171_p2;
wire   [7:0] sub_ln1512_fu_185_p2;
wire   [0:0] isNeg_fu_177_p3;
wire  signed [8:0] sext_ln1512_fu_191_p1;
wire   [8:0] ush_fu_195_p3;
wire  signed [31:0] sext_ln1488_fu_203_p1;
wire   [78:0] zext_ln15_fu_163_p1;
wire   [78:0] zext_ln1488_fu_207_p1;
wire   [78:0] r_V_fu_211_p2;
wire   [0:0] tmp_fu_223_p3;
wire   [78:0] r_V_1_fu_217_p2;
wire   [31:0] zext_ln818_fu_231_p1;
wire   [31:0] tmp_7_fu_235_p4;
wire   [31:0] val_fu_245_p3;
wire   [0:0] p_Result_s_fu_131_p3;
wire   [31:0] result_V_2_fu_253_p2;
wire   [22:0] p_Result_3_fu_285_p4;
wire   [24:0] mantissa_1_fu_295_p4;
wire   [7:0] xs_exp_V_1_fu_275_p4;
wire   [8:0] zext_ln346_1_fu_309_p1;
wire   [8:0] add_ln346_1_fu_313_p2;
wire   [7:0] sub_ln1512_1_fu_327_p2;
wire   [0:0] isNeg_1_fu_319_p3;
wire  signed [8:0] sext_ln1512_1_fu_333_p1;
wire   [8:0] ush_1_fu_337_p3;
wire  signed [31:0] sext_ln1488_1_fu_345_p1;
wire   [78:0] zext_ln15_1_fu_305_p1;
wire   [78:0] zext_ln1488_1_fu_349_p1;
wire   [78:0] r_V_2_fu_353_p2;
wire   [0:0] tmp_4_fu_365_p3;
wire   [78:0] r_V_3_fu_359_p2;
wire   [31:0] zext_ln818_1_fu_373_p1;
wire   [31:0] tmp_8_fu_377_p4;
wire   [31:0] val_1_fu_387_p3;
wire   [0:0] p_Result_2_fu_267_p3;
wire   [31:0] result_V_6_fu_395_p2;
reg    grp_fu_471_ce;
reg    grp_fu_474_ce;
reg   [3:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
#0 grp_inputMatrix_Pipeline_VITIS_LOOP_16_1_fu_88_ap_start_reg = 1'b0;
end

coo_enc_inputMatrix_Pipeline_VITIS_LOOP_16_1 grp_inputMatrix_Pipeline_VITIS_LOOP_16_1_fu_88(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_inputMatrix_Pipeline_VITIS_LOOP_16_1_fu_88_ap_start),
    .ap_done(grp_inputMatrix_Pipeline_VITIS_LOOP_16_1_fu_88_ap_done),
    .ap_idle(grp_inputMatrix_Pipeline_VITIS_LOOP_16_1_fu_88_ap_idle),
    .ap_ready(grp_inputMatrix_Pipeline_VITIS_LOOP_16_1_fu_88_ap_ready),
    .in_r_TVALID(in_r_TVALID),
    .data_V(data_V_reg_439),
    .tmp_1(tmp_s_reg_444),
    .tmp_2(tmp_6_reg_449),
    .mul(mul_reg_466),
    .matrix_address0(grp_inputMatrix_Pipeline_VITIS_LOOP_16_1_fu_88_matrix_address0),
    .matrix_ce0(grp_inputMatrix_Pipeline_VITIS_LOOP_16_1_fu_88_matrix_ce0),
    .matrix_we0(grp_inputMatrix_Pipeline_VITIS_LOOP_16_1_fu_88_matrix_we0),
    .matrix_d0(grp_inputMatrix_Pipeline_VITIS_LOOP_16_1_fu_88_matrix_d0),
    .in_r_TDATA(in_r_TDATA),
    .in_r_TREADY(grp_inputMatrix_Pipeline_VITIS_LOOP_16_1_fu_88_in_r_TREADY),
    .L_0_out(grp_inputMatrix_Pipeline_VITIS_LOOP_16_1_fu_88_L_0_out),
    .L_0_out_ap_vld(grp_inputMatrix_Pipeline_VITIS_LOOP_16_1_fu_88_L_0_out_ap_vld),
    .grp_fu_471_p_din0(grp_inputMatrix_Pipeline_VITIS_LOOP_16_1_fu_88_grp_fu_471_p_din0),
    .grp_fu_471_p_dout0(grp_fu_78_p_dout0),
    .grp_fu_471_p_ce(grp_inputMatrix_Pipeline_VITIS_LOOP_16_1_fu_88_grp_fu_471_p_ce),
    .grp_fu_474_p_din0(grp_inputMatrix_Pipeline_VITIS_LOOP_16_1_fu_88_grp_fu_474_p_din0),
    .grp_fu_474_p_din1(grp_inputMatrix_Pipeline_VITIS_LOOP_16_1_fu_88_grp_fu_474_p_din1),
    .grp_fu_474_p_opcode(grp_inputMatrix_Pipeline_VITIS_LOOP_16_1_fu_88_grp_fu_474_p_opcode),
    .grp_fu_474_p_dout0(grp_fu_81_p_dout0),
    .grp_fu_474_p_ce(grp_inputMatrix_Pipeline_VITIS_LOOP_16_1_fu_88_grp_fu_474_p_ce)
);

coo_enc_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U10(
    .din0(result_V_7_reg_460),
    .din1(result_V_reg_454),
    .dout(mul_fu_409_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_inputMatrix_Pipeline_VITIS_LOOP_16_1_fu_88_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_inputMatrix_Pipeline_VITIS_LOOP_16_1_fu_88_ap_start_reg <= 1'b1;
        end else if ((grp_inputMatrix_Pipeline_VITIS_LOOP_16_1_fu_88_ap_ready == 1'b1)) begin
            grp_inputMatrix_Pipeline_VITIS_LOOP_16_1_fu_88_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        data_V_reg_439 <= {{in_r_TDATA[63:32]}};
        result_V_7_reg_460 <= result_V_7_fu_401_p3;
        result_V_reg_454 <= result_V_fu_259_p3;
        tmp_6_reg_449 <= {{in_r_TDATA[127:96]}};
        tmp_s_reg_444 <= {{in_r_TDATA[95:64]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        mul_reg_466 <= mul_fu_409_p2;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) | (in_r_TVALID == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_inputMatrix_Pipeline_VITIS_LOOP_16_1_fu_88_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_471_ce = grp_inputMatrix_Pipeline_VITIS_LOOP_16_1_fu_88_grp_fu_471_p_ce;
    end else begin
        grp_fu_471_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_474_ce = grp_inputMatrix_Pipeline_VITIS_LOOP_16_1_fu_88_grp_fu_474_p_ce;
    end else begin
        grp_fu_474_ce = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        in_r_TDATA_blk_n = in_r_TVALID;
    end else begin
        in_r_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (in_r_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        in_r_TREADY = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        in_r_TREADY = grp_inputMatrix_Pipeline_VITIS_LOOP_16_1_fu_88_in_r_TREADY;
    end else begin
        in_r_TREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (in_r_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((grp_inputMatrix_Pipeline_VITIS_LOOP_16_1_fu_88_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln346_1_fu_313_p2 = ($signed(zext_ln346_1_fu_309_p1) + $signed(9'd385));

assign add_ln346_fu_171_p2 = ($signed(zext_ln346_fu_167_p1) + $signed(9'd385));

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (in_r_TVALID == 1'b0));
end

assign ap_return_0 = result_V_reg_454;

assign ap_return_1 = result_V_7_reg_460;

assign ap_return_2 = grp_inputMatrix_Pipeline_VITIS_LOOP_16_1_fu_88_L_0_out;

assign grp_fu_78_p_ce = grp_fu_471_ce;

assign grp_fu_78_p_din0 = grp_inputMatrix_Pipeline_VITIS_LOOP_16_1_fu_88_grp_fu_471_p_din0;

assign grp_fu_81_p_ce = grp_fu_474_ce;

assign grp_fu_81_p_din0 = grp_inputMatrix_Pipeline_VITIS_LOOP_16_1_fu_88_grp_fu_474_p_din0;

assign grp_fu_81_p_din1 = grp_inputMatrix_Pipeline_VITIS_LOOP_16_1_fu_88_grp_fu_474_p_din1;

assign grp_fu_81_p_opcode = grp_inputMatrix_Pipeline_VITIS_LOOP_16_1_fu_88_grp_fu_474_p_opcode;

assign grp_inputMatrix_Pipeline_VITIS_LOOP_16_1_fu_88_ap_start = grp_inputMatrix_Pipeline_VITIS_LOOP_16_1_fu_88_ap_start_reg;

assign isNeg_1_fu_319_p3 = add_ln346_1_fu_313_p2[32'd8];

assign isNeg_fu_177_p3 = add_ln346_fu_171_p2[32'd8];

assign mantissa_1_fu_295_p4 = {{{{1'd1}, {p_Result_3_fu_285_p4}}}, {1'd0}};

assign mantissa_fu_153_p4 = {{{{1'd1}, {p_Result_1_fu_149_p1}}}, {1'd0}};

assign matrix_address0 = grp_inputMatrix_Pipeline_VITIS_LOOP_16_1_fu_88_matrix_address0;

assign matrix_ce0 = grp_inputMatrix_Pipeline_VITIS_LOOP_16_1_fu_88_matrix_ce0;

assign matrix_d0 = grp_inputMatrix_Pipeline_VITIS_LOOP_16_1_fu_88_matrix_d0;

assign matrix_we0 = grp_inputMatrix_Pipeline_VITIS_LOOP_16_1_fu_88_matrix_we0;

assign p_Result_1_fu_149_p1 = in_r_TDATA[22:0];

assign p_Result_2_fu_267_p3 = in_r_TDATA[32'd63];

assign p_Result_3_fu_285_p4 = {{in_r_TDATA[54:32]}};

assign p_Result_s_fu_131_p3 = in_r_TDATA[32'd31];

assign r_V_1_fu_217_p2 = zext_ln15_fu_163_p1 << zext_ln1488_fu_207_p1;

assign r_V_2_fu_353_p2 = zext_ln15_1_fu_305_p1 >> zext_ln1488_1_fu_349_p1;

assign r_V_3_fu_359_p2 = zext_ln15_1_fu_305_p1 << zext_ln1488_1_fu_349_p1;

assign r_V_fu_211_p2 = zext_ln15_fu_163_p1 >> zext_ln1488_fu_207_p1;

assign result_V_2_fu_253_p2 = (32'd0 - val_fu_245_p3);

assign result_V_6_fu_395_p2 = (32'd0 - val_1_fu_387_p3);

assign result_V_7_fu_401_p3 = ((p_Result_2_fu_267_p3[0:0] == 1'b1) ? result_V_6_fu_395_p2 : val_1_fu_387_p3);

assign result_V_fu_259_p3 = ((p_Result_s_fu_131_p3[0:0] == 1'b1) ? result_V_2_fu_253_p2 : val_fu_245_p3);

assign sext_ln1488_1_fu_345_p1 = $signed(ush_1_fu_337_p3);

assign sext_ln1488_fu_203_p1 = $signed(ush_fu_195_p3);

assign sext_ln1512_1_fu_333_p1 = $signed(sub_ln1512_1_fu_327_p2);

assign sext_ln1512_fu_191_p1 = $signed(sub_ln1512_fu_185_p2);

assign sub_ln1512_1_fu_327_p2 = (8'd127 - xs_exp_V_1_fu_275_p4);

assign sub_ln1512_fu_185_p2 = (8'd127 - xs_exp_V_fu_139_p4);

assign tmp_4_fu_365_p3 = r_V_2_fu_353_p2[32'd24];

assign tmp_7_fu_235_p4 = {{r_V_1_fu_217_p2[55:24]}};

assign tmp_8_fu_377_p4 = {{r_V_3_fu_359_p2[55:24]}};

assign tmp_fu_223_p3 = r_V_fu_211_p2[32'd24];

assign ush_1_fu_337_p3 = ((isNeg_1_fu_319_p3[0:0] == 1'b1) ? sext_ln1512_1_fu_333_p1 : add_ln346_1_fu_313_p2);

assign ush_fu_195_p3 = ((isNeg_fu_177_p3[0:0] == 1'b1) ? sext_ln1512_fu_191_p1 : add_ln346_fu_171_p2);

assign val_1_fu_387_p3 = ((isNeg_1_fu_319_p3[0:0] == 1'b1) ? zext_ln818_1_fu_373_p1 : tmp_8_fu_377_p4);

assign val_fu_245_p3 = ((isNeg_fu_177_p3[0:0] == 1'b1) ? zext_ln818_fu_231_p1 : tmp_7_fu_235_p4);

assign xs_exp_V_1_fu_275_p4 = {{in_r_TDATA[62:55]}};

assign xs_exp_V_fu_139_p4 = {{in_r_TDATA[30:23]}};

assign zext_ln1488_1_fu_349_p1 = $unsigned(sext_ln1488_1_fu_345_p1);

assign zext_ln1488_fu_207_p1 = $unsigned(sext_ln1488_fu_203_p1);

assign zext_ln15_1_fu_305_p1 = mantissa_1_fu_295_p4;

assign zext_ln15_fu_163_p1 = mantissa_fu_153_p4;

assign zext_ln346_1_fu_309_p1 = xs_exp_V_1_fu_275_p4;

assign zext_ln346_fu_167_p1 = xs_exp_V_fu_139_p4;

assign zext_ln818_1_fu_373_p1 = tmp_4_fu_365_p3;

assign zext_ln818_fu_231_p1 = tmp_fu_223_p3;

endmodule //coo_enc_inputMatrix
