/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  reg [9:0] _03_;
  wire [15:0] _04_;
  reg [3:0] _05_;
  wire [6:0] _06_;
  wire [3:0] _07_;
  wire celloutsig_0_0z;
  wire [10:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [3:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [7:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [4:0] celloutsig_0_22z;
  wire [4:0] celloutsig_0_23z;
  wire [8:0] celloutsig_0_24z;
  wire [6:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [2:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire [7:0] celloutsig_0_34z;
  wire [3:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [14:0] celloutsig_0_37z;
  wire [7:0] celloutsig_0_38z;
  wire [6:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire celloutsig_0_46z;
  wire [7:0] celloutsig_0_47z;
  wire [4:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_62z;
  wire [4:0] celloutsig_0_66z;
  wire celloutsig_0_67z;
  wire celloutsig_0_6z;
  wire [18:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire [15:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [15:0] celloutsig_1_17z;
  wire [10:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [14:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [10:0] celloutsig_1_6z;
  wire [9:0] celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_40z = !(celloutsig_0_25z[5] ? celloutsig_0_23z[0] : celloutsig_0_18z);
  assign celloutsig_1_9z = !(celloutsig_1_8z[0] ? _00_ : celloutsig_1_1z);
  assign celloutsig_1_16z = !(celloutsig_1_10z ? celloutsig_1_2z[14] : celloutsig_1_7z[7]);
  assign celloutsig_0_2z = !(in_data[55] ? celloutsig_0_0z : celloutsig_0_1z);
  assign celloutsig_1_14z = celloutsig_1_8z[0] | ~(celloutsig_1_6z[10]);
  assign celloutsig_0_33z = _01_ ^ _02_;
  assign celloutsig_0_36z = celloutsig_0_2z ^ _02_;
  assign celloutsig_0_42z = celloutsig_0_21z ^ celloutsig_0_5z;
  assign celloutsig_1_1z = celloutsig_1_0z[12] ^ celloutsig_1_0z[5];
  assign celloutsig_0_46z = ~(celloutsig_0_36z ^ celloutsig_0_33z);
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _03_ <= 10'h000;
    else _03_ <= { celloutsig_0_20z, celloutsig_0_30z, celloutsig_0_18z };
  reg [6:0] _19_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _19_ <= 7'h00;
    else _19_ <= in_data[20:14];
  assign { _06_[6:5], _01_, _06_[3:0] } = _19_;
  reg [15:0] _20_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _20_ <= 16'h0000;
    else _20_ <= { celloutsig_1_0z[18:6], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign { _04_[15:7], _00_, _04_[5:0] } = _20_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _05_ <= 4'h0;
    else _05_ <= { celloutsig_1_7z[1], celloutsig_1_8z };
  reg [3:0] _22_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _22_ <= 4'h0;
    else _22_ <= celloutsig_0_3z[6:3];
  assign { _02_, _07_[2:0] } = _22_;
  assign celloutsig_1_8z = celloutsig_1_2z[2:0] & { celloutsig_1_7z[5:4], celloutsig_1_3z };
  assign celloutsig_0_34z = { celloutsig_0_10z[7], celloutsig_0_16z, celloutsig_0_22z, celloutsig_0_14z } / { 1'h1, celloutsig_0_10z[7:1] };
  assign celloutsig_0_21z = celloutsig_0_17z[2:0] == _06_[2:0];
  assign celloutsig_0_62z = { in_data[42:41], celloutsig_0_12z, celloutsig_0_17z, celloutsig_0_35z } === { celloutsig_0_25z[5:4], celloutsig_0_21z, celloutsig_0_27z, celloutsig_0_30z, celloutsig_0_49z, celloutsig_0_40z };
  assign celloutsig_0_30z = { celloutsig_0_13z[1:0], celloutsig_0_16z } === celloutsig_0_23z[2:0];
  assign celloutsig_0_0z = in_data[32:24] >= in_data[69:61];
  assign celloutsig_0_6z = { celloutsig_0_3z, celloutsig_0_1z } >= { in_data[83:77], celloutsig_0_0z };
  assign celloutsig_0_28z = { celloutsig_0_10z[10:9], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_27z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_12z } >= { celloutsig_0_22z[2:1], 1'h1, celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_27z };
  assign celloutsig_0_16z = { celloutsig_0_10z[9:5], celloutsig_0_5z } <= { celloutsig_0_10z[6:2], celloutsig_0_5z };
  assign celloutsig_0_5z = { in_data[57:54], celloutsig_0_0z } && { in_data[78:77], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_1z = { in_data[44:30], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } && in_data[41:22];
  assign celloutsig_0_3z = { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z } % { 1'h1, in_data[55], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_22z = { _07_[2], celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_21z } % { 1'h1, celloutsig_0_10z[6:5], celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_25z = { _06_[6:5], _01_, _06_[3:0] } % { 1'h1, celloutsig_0_3z[4:0], celloutsig_0_19z };
  assign celloutsig_1_2z = celloutsig_1_0z[14:0] * { celloutsig_1_0z[15:2], celloutsig_1_1z };
  assign celloutsig_1_17z = in_data[150:135] * { in_data[122:113], celloutsig_1_15z, celloutsig_1_12z, celloutsig_1_16z, celloutsig_1_12z, celloutsig_1_9z, celloutsig_1_14z };
  assign celloutsig_1_18z = { celloutsig_1_7z[9:1], celloutsig_1_15z, celloutsig_1_10z } * celloutsig_1_13z[13:3];
  assign celloutsig_0_17z = { _02_, _07_[2:0] } * in_data[11:8];
  assign celloutsig_0_67z = celloutsig_0_47z[5:0] != { celloutsig_0_10z[3], celloutsig_0_5z, 1'h1, celloutsig_0_21z, celloutsig_0_30z, celloutsig_0_2z };
  assign celloutsig_0_14z = { _06_[5], _01_, _06_[3], celloutsig_0_0z, celloutsig_0_4z } != { celloutsig_0_10z[10:7], celloutsig_0_1z };
  assign celloutsig_0_27z = { celloutsig_0_17z[2:0], celloutsig_0_6z } != { celloutsig_0_3z[4:2], celloutsig_0_18z };
  assign celloutsig_0_31z = { celloutsig_0_10z[8:4], celloutsig_0_28z, celloutsig_0_16z, celloutsig_0_21z } != { _06_[5], _01_, _06_[3:0], celloutsig_0_26z, celloutsig_0_1z };
  assign celloutsig_0_11z = { celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_4z } !== { celloutsig_0_10z[8:7], celloutsig_0_3z };
  assign celloutsig_0_12z = { celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_5z } !== { in_data[37:36], 1'h1, celloutsig_0_4z };
  assign celloutsig_0_4z = & { celloutsig_0_3z, celloutsig_0_1z, in_data[91:84] };
  assign celloutsig_1_3z = & { celloutsig_1_1z, celloutsig_1_0z[11:5] };
  assign celloutsig_1_10z = & celloutsig_1_6z[6:0];
  assign celloutsig_0_19z = & { _02_, _07_[2:0], celloutsig_0_0z };
  assign celloutsig_1_19z = celloutsig_1_17z[11] & celloutsig_1_4z;
  assign celloutsig_0_26z = celloutsig_0_12z & celloutsig_0_2z;
  assign celloutsig_1_12z = | { celloutsig_1_10z, _00_, celloutsig_1_9z, _04_[15:7], _04_[5:0], celloutsig_1_2z[3:2] };
  assign celloutsig_1_15z = | { celloutsig_1_13z, _05_, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_0z[7:0] };
  assign celloutsig_0_18z = | celloutsig_0_3z[3:0];
  assign celloutsig_0_35z = celloutsig_0_24z[7:4] >> { celloutsig_0_10z[4:2], celloutsig_0_11z };
  assign celloutsig_0_66z = celloutsig_0_22z >> { _03_[8:6], 1'h1, celloutsig_0_62z };
  assign celloutsig_1_7z = { celloutsig_1_0z[14:6], celloutsig_1_1z } >> { in_data[164:156], celloutsig_1_3z };
  assign celloutsig_0_20z = celloutsig_0_10z[9:2] >> { _06_[6:5], _01_, _06_[3:1], celloutsig_0_14z, celloutsig_0_4z };
  assign celloutsig_0_24z = { celloutsig_0_20z[5:3], celloutsig_0_14z, celloutsig_0_17z, celloutsig_0_5z } >> { celloutsig_0_11z, celloutsig_0_20z };
  assign celloutsig_0_47z = celloutsig_0_37z[12:5] << { celloutsig_0_38z[6:0], celloutsig_0_27z };
  assign celloutsig_0_49z = { celloutsig_0_47z[3:1], celloutsig_0_42z, celloutsig_0_46z } << { celloutsig_0_34z[6:3], celloutsig_0_6z };
  assign celloutsig_1_0z = in_data[124:106] << in_data[135:117];
  assign celloutsig_0_15z = { celloutsig_0_6z, celloutsig_0_13z } << { in_data[44], celloutsig_0_13z };
  assign celloutsig_0_29z = { celloutsig_0_3z[2:1], celloutsig_0_1z } << celloutsig_0_3z[6:4];
  assign celloutsig_0_23z = { celloutsig_0_4z, celloutsig_0_17z } <<< { celloutsig_0_18z, celloutsig_0_4z, celloutsig_0_13z };
  assign celloutsig_0_37z = { celloutsig_0_13z[1], celloutsig_0_5z, celloutsig_0_26z, celloutsig_0_16z, celloutsig_0_29z, celloutsig_0_36z, celloutsig_0_12z, celloutsig_0_17z, celloutsig_0_12z, celloutsig_0_28z } - { _07_[2:0], celloutsig_0_31z, _06_[6:5], _01_, _06_[3:0], _02_, _07_[2:0] };
  assign celloutsig_1_13z = celloutsig_1_0z[15:0] - { in_data[124:119], celloutsig_1_7z };
  assign celloutsig_0_13z = celloutsig_0_3z[4:2] - celloutsig_0_10z[6:4];
  assign celloutsig_0_38z = { celloutsig_0_3z[1:0], celloutsig_0_16z, celloutsig_0_23z } ~^ { celloutsig_0_36z, celloutsig_0_3z };
  assign celloutsig_1_6z = { _04_[12:7], _00_, _04_[5:2] } ~^ { _04_[11:7], _00_, _04_[5], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_1_4z = ~((celloutsig_1_2z[11] & celloutsig_1_1z) | (celloutsig_1_1z & in_data[115]));
  assign celloutsig_0_10z[1] = ~ celloutsig_0_5z;
  assign { celloutsig_0_10z[9:2], celloutsig_0_10z[10] } = { celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z } ^ { in_data[24], _06_[6:5], _01_, _06_[3:0], in_data[25] };
  assign _04_[6] = _00_;
  assign _06_[4] = _01_;
  assign _07_[3] = _02_;
  assign celloutsig_0_10z[0] = celloutsig_0_10z[1];
  assign { out_data[138:128], out_data[96], out_data[36:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_66z, celloutsig_0_67z };
endmodule
