static void T_1 F_1 ( void )\r\n{\r\nint V_1 ;\r\nF_2 ( V_2 , 1 ) ;\r\nF_2 ( V_3 , 1 ) ;\r\nV_1 = F_3 ( V_2 , L_1 ) ;\r\nif ( V_1 == 0 ) {\r\nV_1 = F_4 ( V_2 ) ;\r\nif ( V_1 )\r\nF_5 ( V_2 ) ;\r\n}\r\nif ( V_1 ) {\r\nF_6 ( L_2 ) ;\r\nreturn;\r\n}\r\nV_1 = F_3 ( V_3 , L_3 ) ;\r\nif ( V_1 == 0 ) {\r\nV_1 = F_4 ( V_3 ) ;\r\nif ( V_1 )\r\nF_5 ( V_3 ) ;\r\n}\r\nif ( V_1 ) {\r\nF_6 ( L_4 ) ;\r\ngoto V_4;\r\n}\r\nV_1 = F_3 ( V_5 , L_5 ) ;\r\nif ( V_1 == 0 ) {\r\nV_1 = F_7 ( V_5 , 0 ) ;\r\nif ( V_1 )\r\nF_5 ( V_5 ) ;\r\n}\r\nif ( V_1 ) {\r\nF_6 ( L_6 ) ;\r\ngoto V_6;\r\n}\r\nif ( F_8 ( V_2 ) &&\r\nF_8 ( V_3 ) ) {\r\nreturn;\r\n}\r\nF_9 ( 300 ) ;\r\nF_10 ( V_5 , 1 ) ;\r\nF_11 ( L_7 ) ;\r\nreturn;\r\nV_6:\r\nF_5 ( V_3 ) ;\r\nV_4:\r\nF_5 ( V_2 ) ;\r\nreturn;\r\n}\r\nstatic void T_1 F_12 ( void )\r\n{\r\nint V_1 ;\r\nV_1 = F_3 ( V_7 ,\r\nL_8 ) ;\r\nif ( V_1 == 0 ) {\r\nV_1 = F_7 ( V_7 , 1 ) ;\r\nif ( V_1 )\r\nF_5 ( V_7 ) ;\r\n}\r\nif ( V_1 )\r\nF_6 ( L_9 ) ;\r\nV_1 = F_3 ( V_8 ,\r\nL_10 ) ;\r\nif ( V_1 == 0 ) {\r\nV_1 = F_7 ( V_8 , 1 ) ;\r\nif ( V_1 )\r\nF_5 ( V_8 ) ;\r\n}\r\nif ( V_1 )\r\nF_6 ( L_11 ) ;\r\nV_1 = F_3 ( V_9 ,\r\nL_12 ) ;\r\nif ( V_1 == 0 ) {\r\nV_1 = F_7 ( V_9 , 1 ) ;\r\nif ( V_1 )\r\nF_5 ( V_9 ) ;\r\n}\r\nif ( V_1 )\r\nF_6 ( L_13 ) ;\r\nF_13 ( & V_10 ) ;\r\n}\r\nstatic void F_14 ( void )\r\n{\r\nF_10 ( V_11 , 1 ) ;\r\n}\r\nstatic void T_1 F_15 ( void )\r\n{\r\nF_16 () ;\r\nF_17 ( V_12 ) ;\r\nF_18 () ;\r\nF_19 () ;\r\nF_20 ( & V_13 ) ;\r\nF_21 () ;\r\nF_22 () ;\r\nF_23 () ;\r\nF_1 () ;\r\nF_24 ( & V_14 ) ;\r\nF_25 ( V_15 ,\r\nV_16 ) ;\r\nF_13 ( & V_17 ) ;\r\nF_13 ( & V_18 ) ;\r\nF_12 () ;\r\nF_26 ( 0 , V_19 ,\r\nF_27 ( V_19 ) ) ;\r\nF_2 ( V_11 , 1 ) ;\r\nif ( F_3 ( V_11 , L_14 ) == 0 &&\r\nF_7 ( V_11 , 0 ) == 0 )\r\nV_20 = F_14 ;\r\nelse\r\nF_6 ( L_15 ) ;\r\nF_28 ( L_16 ) ;\r\n}
