
main.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <main>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	f241 0318 	movw	r3, #4120	; 0x1018
   a:	f2c4 0302 	movt	r3, #16386	; 0x4002
   e:	f241 0218 	movw	r2, #4120	; 0x1018
  12:	f2c4 0202 	movt	r2, #16386	; 0x4002
  16:	6812      	ldr	r2, [r2, #0]
  18:	f042 0204 	orr.w	r2, r2, #4
  1c:	601a      	str	r2, [r3, #0]
  1e:	f640 0304 	movw	r3, #2052	; 0x804
  22:	f2c4 0301 	movt	r3, #16385	; 0x4001
  26:	f640 0204 	movw	r2, #2052	; 0x804
  2a:	f2c4 0201 	movt	r2, #16385	; 0x4001
  2e:	6812      	ldr	r2, [r2, #0]
  30:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
  34:	601a      	str	r2, [r3, #0]
  36:	f640 0304 	movw	r3, #2052	; 0x804
  3a:	f2c4 0301 	movt	r3, #16385	; 0x4001
  3e:	f640 0204 	movw	r2, #2052	; 0x804
  42:	f2c4 0201 	movt	r2, #16385	; 0x4001
  46:	6812      	ldr	r2, [r2, #0]
  48:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
  4c:	601a      	str	r2, [r3, #0]
  4e:	f240 0300 	movw	r3, #0
  52:	f2c0 0300 	movt	r3, #0
  56:	681b      	ldr	r3, [r3, #0]
  58:	881a      	ldrh	r2, [r3, #0]
  5a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  5e:	801a      	strh	r2, [r3, #0]
  60:	f04f 0300 	mov.w	r3, #0
  64:	607b      	str	r3, [r7, #4]
  66:	e003      	b.n	70 <main+0x70>
  68:	687b      	ldr	r3, [r7, #4]
  6a:	f103 0301 	add.w	r3, r3, #1
  6e:	607b      	str	r3, [r7, #4]
  70:	687a      	ldr	r2, [r7, #4]
  72:	f241 3387 	movw	r3, #4999	; 0x1387
  76:	429a      	cmp	r2, r3
  78:	ddf6      	ble.n	68 <main+0x68>
  7a:	f240 0300 	movw	r3, #0
  7e:	f2c0 0300 	movt	r3, #0
  82:	681b      	ldr	r3, [r3, #0]
  84:	881a      	ldrh	r2, [r3, #0]
  86:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  8a:	801a      	strh	r2, [r3, #0]
  8c:	f04f 0300 	mov.w	r3, #0
  90:	607b      	str	r3, [r7, #4]
  92:	e003      	b.n	9c <main+0x9c>
  94:	687b      	ldr	r3, [r7, #4]
  96:	f103 0301 	add.w	r3, r3, #1
  9a:	607b      	str	r3, [r7, #4]
  9c:	687a      	ldr	r2, [r7, #4]
  9e:	f241 3387 	movw	r3, #4999	; 0x1387
  a2:	429a      	cmp	r2, r3
  a4:	ddf6      	ble.n	94 <main+0x94>
  a6:	e7d2      	b.n	4e <main+0x4e>

Disassembly of section .data:

00000000 <R_ODR>:
   0:	4001080c 	andmi	r0, r1, ip, lsl #16

00000004 <g_variables>:
   4:	00030201 	andeq	r0, r3, r1, lsl #4

Disassembly of section .rodata:

00000000 <const_variables>:
   0:	00030201 	andeq	r0, r3, r1, lsl #4

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000018e 	andeq	r0, r0, lr, lsl #3
   4:	00000002 	andeq	r0, r0, r2
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000120 	andeq	r0, r0, r0, lsr #2
  10:	00011901 	andeq	r1, r1, r1, lsl #18
  14:	00007d00 	andeq	r7, r0, r0, lsl #26
  18:	00000000 	andeq	r0, r0, r0
  1c:	0000a800 	andeq	sl, r0, r0, lsl #16
  20:	00000000 	andeq	r0, r0, r0
  24:	06010200 	streq	r0, [r1], -r0, lsl #4
  28:	0000014e 	andeq	r0, r0, lr, asr #2
  2c:	30080102 	andcc	r0, r8, r2, lsl #2
  30:	02000000 	andeq	r0, r0, #0
  34:	012c0502 	teqeq	ip, r2, lsl #10
  38:	02020000 	andeq	r0, r2, #0
  3c:	00005007 	andeq	r5, r0, r7
  40:	05040200 	streq	r0, [r4, #-512]	; 0x200
  44:	0000013f 	andeq	r0, r0, pc, lsr r1
  48:	00013603 	andeq	r3, r1, r3, lsl #12
  4c:	53500200 	cmppl	r0, #0, 4
  50:	02000000 	andeq	r0, r0, #0
  54:	003e0704 	eorseq	r0, lr, r4, lsl #14
  58:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
  5c:	00010b05 	andeq	r0, r1, r5, lsl #22
  60:	07080200 	streq	r0, [r8, -r0, lsl #4]
  64:	000000da 	ldrdeq	r0, [r0], -sl
  68:	69050404 	stmdbvs	r5, {r2, sl}
  6c:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
  70:	00700704 	rsbseq	r0, r0, r4, lsl #14
  74:	f9030000 			; <UNDEFINED> instruction: 0xf9030000
  78:	01000000 	mrseq	r0, (UNDEF: 0)
  7c:	00008116 	andeq	r8, r0, r6, lsl r1
  80:	006f0500 	rsbeq	r0, pc, r0, lsl #10
  84:	04060000 	streq	r0, [r6], #-0
  88:	00b12201 	adcseq	r2, r1, r1, lsl #4
  8c:	0c070000 	stceq	0, cr0, [r7], {-0}
  90:	01000000 	mrseq	r0, (UNDEF: 0)
  94:	00007624 	andeq	r7, r0, r4, lsr #12
  98:	130d0400 	movwne	r0, #54272	; 0xd400
  9c:	07002302 	streq	r2, [r0, -r2, lsl #6]
  a0:	00000148 	andeq	r0, r0, r8, asr #2
  a4:	00762501 	rsbseq	r2, r6, r1, lsl #10
  a8:	01040000 	mrseq	r0, (UNDEF: 4)
  ac:	00230212 	eoreq	r0, r3, r2, lsl r2
  b0:	01040800 	tsteq	r4, r0, lsl #16
  b4:	0000d01e 	andeq	sp, r0, lr, lsl r0
  b8:	00250900 	eoreq	r0, r5, r0, lsl #18
  bc:	20010000 	andcs	r0, r1, r0
  c0:	00000076 	andeq	r0, r0, r6, ror r0
  c4:	6e69700a 	cdpvs	0, 6, cr7, cr9, cr10, {0}
  c8:	86260100 	strthi	r0, [r6], -r0, lsl #2
  cc:	00000000 	andeq	r0, r0, r0
  d0:	0000f103 	andeq	pc, r0, r3, lsl #2
  d4:	b1280100 	teqlt	r8, r0, lsl #2
  d8:	0b000000 	bleq	e0 <.debug_info+0xe0>
  dc:	00006b01 	andeq	r6, r0, r1, lsl #22
  e0:	01300100 	teqeq	r0, r0, lsl #2
  e4:	00000068 	andeq	r0, r0, r8, rrx
  e8:	00000000 	andeq	r0, r0, r0
  ec:	000000a8 	andeq	r0, r0, r8, lsr #1
  f0:	00000000 	andeq	r0, r0, r0
  f4:	00010601 	andeq	r0, r1, r1, lsl #12
  f8:	00690c00 	rsbeq	r0, r9, r0, lsl #24
  fc:	00683201 	rsbeq	r3, r8, r1, lsl #4
 100:	91020000 	mrsls	r0, (UNDEF: 2)
 104:	5a0d0074 	bpl	3401d8 <g_variables+0x3401d4>
 108:	01000001 	tsteq	r0, r1
 10c:	0001182a 	andeq	r1, r1, sl, lsr #16
 110:	03050100 	movweq	r0, #20736	; 0x5100
 114:	00000000 	andeq	r0, r0, r0
 118:	011e040e 	tsteq	lr, lr, lsl #8
 11c:	d0050000 	andle	r0, r5, r0
 120:	0f000000 	svceq	0x00000000
 124:	0000002c 	andeq	r0, r0, ip, lsr #32
 128:	00000133 	andeq	r0, r0, r3, lsr r1
 12c:	00013310 	andeq	r3, r1, r0, lsl r3
 130:	02000200 	andeq	r0, r0, #0, 4
 134:	01020704 	tsteq	r2, r4, lsl #14
 138:	000d0000 	andeq	r0, sp, r0
 13c:	01000000 	mrseq	r0, (UNDEF: 0)
 140:	0001232b 	andeq	r2, r1, fp, lsr #6
 144:	03050100 	movweq	r0, #20736	; 0x5100
 148:	00000000 	andeq	r0, r0, r0
 14c:	0000150d 	andeq	r1, r0, sp, lsl #10
 150:	5e2c0100 	sufple	f0, f4, f0
 154:	01000001 	tsteq	r0, r1
 158:	00000305 	andeq	r0, r0, r5, lsl #6
 15c:	23110000 	tstcs	r1, #0
 160:	0d000001 	stceq	0, cr0, [r0, #-4]
 164:	00000063 	andeq	r0, r0, r3, rrx
 168:	01752d01 	cmneq	r5, r1, lsl #26
 16c:	05010000 	streq	r0, [r1, #-0]
 170:	00000003 	andeq	r0, r0, r3
 174:	01230500 	teqeq	r3, r0, lsl #10
 178:	62120000 	andsvs	r0, r2, #0
 17c:	01007373 	tsteq	r0, r3, ror r3
 180:	00018c2e 	andeq	r8, r1, lr, lsr #24
 184:	03050100 	movweq	r0, #20736	; 0x5100
 188:	00000000 	andeq	r0, r0, r0
 18c:	00002c05 	andeq	r2, r0, r5, lsl #24
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0x101
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10011201 	andne	r1, r1, r1, lsl #4
  10:	02000006 	andeq	r0, r0, #6
  14:	0b0b0024 	bleq	2c00ac <g_variables+0x2c00a8>
  18:	0e030b3e 	vmoveq.16	d3[0], r0
  1c:	16030000 	strne	r0, [r3], -r0
  20:	3a0e0300 	bcc	380c28 <g_variables+0x380c24>
  24:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  28:	04000013 	streq	r0, [r0], #-19
  2c:	0b0b0024 	bleq	2c00c4 <g_variables+0x2c00c0>
  30:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  34:	35050000 	strcc	r0, [r5, #-0]
  38:	00134900 	andseq	r4, r3, r0, lsl #18
  3c:	01130600 	tsteq	r3, r0, lsl #12
  40:	0b3a0b0b 	bleq	e82c74 <g_variables+0xe82c70>
  44:	13010b3b 	movwne	r0, #6971	; 0x1b3b
  48:	0d070000 	stceq	0, cr0, [r7, #-0]
  4c:	3a0e0300 	bcc	380c54 <g_variables+0x380c50>
  50:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  54:	0d0b0b13 	vstreq	d0, [fp, #-76]	; 0xffffffb4
  58:	380b0c0b 	stmdacc	fp, {r0, r1, r3, sl, fp}
  5c:	0800000a 	stmdaeq	r0, {r1, r3}
  60:	0b0b0117 	bleq	2c04c4 <g_variables+0x2c04c0>
  64:	0b3b0b3a 	bleq	ec2d54 <g_variables+0xec2d50>
  68:	00001301 	andeq	r1, r0, r1, lsl #6
  6c:	03000d09 	movweq	r0, #3337	; 0xd09
  70:	3b0b3a0e 	blcc	2ce8b0 <g_variables+0x2ce8ac>
  74:	0013490b 	andseq	r4, r3, fp, lsl #18
  78:	000d0a00 	andeq	r0, sp, r0, lsl #20
  7c:	0b3a0803 	bleq	e82090 <g_variables+0xe8208c>
  80:	13490b3b 	movtne	r0, #39739	; 0x9b3b
  84:	2e0b0000 	cdpcs	0, 0, cr0, cr11, cr0, {0}
  88:	030c3f01 	movweq	r3, #52993	; 0xcf01
  8c:	3b0b3a0e 	blcc	2ce8cc <g_variables+0x2ce8c8>
  90:	490c270b 	stmdbmi	ip, {r0, r1, r3, r8, r9, sl, sp}
  94:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
  98:	97064001 	strls	r4, [r6, -r1]
  9c:	13010c42 	movwne	r0, #7234	; 0x1c42
  a0:	340c0000 	strcc	r0, [ip], #-0
  a4:	3a080300 	bcc	200cac <g_variables+0x200ca8>
  a8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  ac:	000a0213 	andeq	r0, sl, r3, lsl r2
  b0:	00340d00 	eorseq	r0, r4, r0, lsl #26
  b4:	0b3a0e03 	bleq	e838c8 <g_variables+0xe838c4>
  b8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
  bc:	0a020c3f 	beq	831c0 <g_variables+0x831bc>
  c0:	0f0e0000 	svceq	0x000e0000
  c4:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  c8:	0f000013 	svceq	0x00000013
  cc:	13490101 	movtne	r0, #37121	; 0x9101
  d0:	00001301 	andeq	r1, r0, r1, lsl #6
  d4:	49002110 	stmdbmi	r0, {r4, r8, sp}
  d8:	000b2f13 	andeq	r2, fp, r3, lsl pc
  dc:	00261100 	eoreq	r1, r6, r0, lsl #2
  e0:	00001349 	andeq	r1, r0, r9, asr #6
  e4:	03003412 	movweq	r3, #1042	; 0x412
  e8:	3b0b3a08 	blcc	2ce910 <g_variables+0x2ce90c>
  ec:	3f13490b 	svccc	0x0013490b
  f0:	000a020c 	andeq	r0, sl, ip, lsl #4
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000000 	andeq	r0, r0, r0
   4:	00000002 	andeq	r0, r0, r2
   8:	007d0002 	rsbseq	r0, sp, r2
   c:	00000002 	andeq	r0, r0, r2
  10:	00000004 	andeq	r0, r0, r4
  14:	047d0002 	ldrbteq	r0, [sp], #-2
  18:	00000004 	andeq	r0, r0, r4
  1c:	00000006 	andeq	r0, r0, r6
  20:	107d0002 	rsbsne	r0, sp, r2
  24:	00000006 	andeq	r0, r0, r6
  28:	000000a8 	andeq	r0, r0, r8, lsr #1
  2c:	10770002 	rsbsne	r0, r7, r2
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	000000a8 	andeq	r0, r0, r8, lsr #1
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000097 	muleq	r0, r7, r0
   4:	00620002 	rsbeq	r0, r2, r2
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	63010000 	movwvs	r0, #4096	; 0x1000
  1c:	72612f3a 	rsbvc	r2, r1, #58, 30	; 0xe8
  20:	6f745f6d 	svcvs	0x00745f6d
  24:	68636c6f 	stmdavs	r3!, {r0, r1, r2, r3, r5, r6, sl, fp, sp, lr}^
  28:	2f6e6961 	svccs	0x006e6961
  2c:	2f62696c 	svccs	0x0062696c
  30:	2f636367 	svccs	0x00636367
  34:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
  38:	72612f2e 	rsbvc	r2, r1, #46, 30	; 0xb8
  3c:	6f6e2d6d 	svcvs	0x006e2d6d
  40:	652d656e 	strvs	r6, [sp, #-1390]!	; 0x56e
  44:	2f696261 	svccs	0x00696261
  48:	2d737973 	ldclcs	9, cr7, [r3, #-460]!	; 0xfffffe34
  4c:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  50:	00656475 	rsbeq	r6, r5, r5, ror r4
  54:	69616d00 	stmdbvs	r1!, {r8, sl, fp, sp, lr}^
  58:	00632e6e 	rsbeq	r2, r3, lr, ror #28
  5c:	73000000 	movwvc	r0, #0
  60:	6e696474 	mcrvs	4, 3, r6, cr9, cr4, {3}
  64:	00682e74 	rsbeq	r2, r8, r4, ror lr
  68:	00000001 	andeq	r0, r0, r1
  6c:	00020500 	andeq	r0, r2, r0, lsl #10
  70:	03000000 	movweq	r0, #0
  74:	bb3e0130 	bllt	f8053c <g_variables+0xf80538>
  78:	0091bebb 			; <UNDEFINED> instruction: 0x0091bebb
  7c:	06020402 	streq	r0, [r2], -r2, lsl #8
  80:	0402004a 	streq	r0, [r2], #-74	; 0x4a
  84:	5a064a01 	bpl	192890 <g_variables+0x19288c>
  88:	04020091 	streq	r0, [r2], #-145	; 0x91
  8c:	004a0602 	subeq	r0, sl, r2, lsl #12
  90:	4a010402 	bmi	410a0 <g_variables+0x4109c>
  94:	01025a06 	tsteq	r2, r6, lsl #20
  98:	Address 0x00000098 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	61765f67 	cmnvs	r6, r7, ror #30
   4:	62616972 	rsbvs	r6, r1, #1867776	; 0x1c8000
   8:	0073656c 	rsbseq	r6, r3, ip, ror #10
   c:	65736572 	ldrbvs	r6, [r3, #-1394]!	; 0x572
  10:	64657672 	strbtvs	r7, [r5], #-1650	; 0x672
  14:	6e6f6300 	cdpvs	3, 6, cr6, cr15, cr0, {0}
  18:	765f7473 			; <UNDEFINED> instruction: 0x765f7473
  1c:	61697261 	cmnvs	r9, r1, ror #4
  20:	73656c62 	cmnvc	r5, #25088	; 0x6200
  24:	6c6c6100 	stfvse	f6, [ip], #-0
  28:	6569665f 	strbvs	r6, [r9, #-1631]!	; 0x65f
  2c:	0073646c 	rsbseq	r6, r3, ip, ror #8
  30:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  34:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xe67
  38:	61686320 	cmnvs	r8, r0, lsr #6
  3c:	6f6c0072 	svcvs	0x006c0072
  40:	7520676e 	strvc	r6, [r0, #-1902]!	; 0x76e
  44:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  48:	2064656e 	rsbcs	r6, r4, lr, ror #10
  4c:	00746e69 	rsbseq	r6, r4, r9, ror #28
  50:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  54:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
  58:	6e676973 	mcrvs	9, 3, r6, cr7, cr3, {3}
  5c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  60:	6200746e 	andvs	r7, r0, #1845493760	; 0x6e000000
  64:	765f7373 			; <UNDEFINED> instruction: 0x765f7373
  68:	6d007261 	sfmvs	f7, 4, [r0, #-388]	; 0xfffffe7c
  6c:	006e6961 	rsbeq	r6, lr, r1, ror #18
  70:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  74:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xe67
  78:	746e6920 	strbtvc	r6, [lr], #-2336	; 0x920
  7c:	5c3a4600 	ldcpl	6, cr4, [sl], #-0
  80:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
  84:	6e695f6e 	cdpvs	15, 6, cr5, cr9, cr14, {3}
  88:	7065645f 	rsbvc	r6, r5, pc, asr r4
  8c:	655c6874 	ldrbvs	r6, [ip, #-2164]	; 0x874
  90:	6465626d 	strbtvs	r6, [r5], #-621	; 0x26d
  94:	535f6564 	cmppl	pc, #100, 10	; 0x19000000
  98:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0x379
  9c:	6e4f5f6d 	cdpvs	15, 4, cr5, cr15, cr13, {3}
  a0:	5f6e696c 	svcpl	0x006e696c
  a4:	6c706944 	ldclvs	9, cr6, [r0], #-272	; 0xfffffef0
  a8:	5f656d6f 	svcpl	0x00656d6f
  ac:	6f706552 	svcvs	0x00706552
  b0:	7373415c 	cmnvc	r3, #92, 2
  b4:	6d6e6769 	stclvs	7, cr6, [lr, #-420]!	; 0xfffffe5c
  b8:	73746e65 	cmnvc	r4, #1616	; 0x650
  bc:	696e555c 	stmdbvs	lr!, {r2, r3, r4, r6, r8, sl, ip, lr}^
  c0:	455f3374 	ldrbmi	r3, [pc, #-884]	; fffffd54 <g_variables+0xfffffd50>
  c4:	6465626d 	strbtvs	r6, [r5], #-621	; 0x26d
  c8:	43646564 	cmnmi	r4, #100, 10	; 0x19000000
  cc:	73656c5c 	cmnvc	r5, #92, 24	; 0x5c00
  d0:	336e6f73 	cmncc	lr, #460	; 0x1cc
  d4:	42414c5c 	submi	r4, r1, #92, 24	; 0x5c00
  d8:	6f6c0032 	svcvs	0x006c0032
  dc:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  e0:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  e4:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  e8:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xe67
  ec:	746e6920 	strbtvc	r6, [lr], #-2336	; 0x920
  f0:	4f5f5200 	svcmi	0x005f5200
  f4:	745f5244 	ldrbvc	r5, [pc], #-580	; fc <.debug_str+0xfc>
  f8:	6e697600 	cdpvs	6, 6, cr7, cr9, cr0, {0}
  fc:	5f323374 	svcpl	0x00323374
 100:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
 104:	7974657a 	ldmdbvc	r4!, {r1, r3, r4, r5, r6, r8, sl, sp, lr}^
 108:	6c006570 	cfstr32vs	mvfx6, [r0], {112}	; 0x70
 10c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 110:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 114:	746e6920 	strbtvc	r6, [lr], #-2336	; 0x920
 118:	69616d00 	stmdbvs	r1!, {r8, sl, fp, sp, lr}^
 11c:	00632e6e 	rsbeq	r2, r3, lr, ror #28
 120:	20554e47 	subscs	r4, r5, r7, asr #28
 124:	2e342043 	cdpcs	0, 3, cr2, cr4, cr3, {2}
 128:	00322e37 	eorseq	r2, r2, r7, lsr lr
 12c:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
 130:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
 134:	69750074 	ldmdbvs	r5!, {r2, r4, r5, r6}^
 138:	3233746e 	eorscc	r7, r3, #1845493760	; 0x6e000000
 13c:	6c00745f 	cfstrsvs	mvf7, [r0], {95}	; 0x5f
 140:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 144:	00746e69 	rsbseq	r6, r4, r9, ror #28
 148:	316e6970 	smccc	59024	; 0xe690
 14c:	69730033 	ldmdbvs	r3!, {r0, r1, r4, r5}^
 150:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xe67
 154:	61686320 	cmnvs	r8, r0, lsr #6
 158:	5f520072 	svcpl	0x00520072
 15c:	0052444f 	subseq	r4, r2, pc, asr #8

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	2029554e 	eorcs	r5, r9, lr, asr #10
   c:	2e372e34 	mrccs	14, 1, r2, cr7, cr4, {1}
  10:	Address 0x00000010 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
  18:	0600334d 	streq	r3, [r0], -sp, asr #6
  1c:	094d070a 	stmdbeq	sp, {r1, r3, r8, r9, sl}^
  20:	14041202 	strne	r1, [r4], #-514	; 0x202
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1e011a01 	vmlane.f32	s2, s2, s2
  30:	Address 0x00000030 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  1c:	000000a8 	andeq	r0, r0, r8, lsr #1
  20:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  24:	100e4101 	andne	r4, lr, r1, lsl #2
  28:	00070d41 	andeq	r0, r7, r1, asr #26
