{
  "Top": "top",
  "RtlTop": "top",
  "RtlPrefix": "",
  "RtlSubPrefix": "top_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu7ev",
    "Package": "-ffvc1156",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "src": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<int, 0>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "src_V_0",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "interface",
          "interface": "src_V_1",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "interface",
          "interface": "src_V_2",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "interface",
          "interface": "src_V_3",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "interface",
          "interface": "src_V_4",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "interface",
          "interface": "src_V_5",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "interface",
          "interface": "src_V_6",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "interface",
          "interface": "src_V_7",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "interface",
          "interface": "src_V_8",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "interface",
          "interface": "src_V_9",
          "name": "",
          "usage": "data",
          "direction": "out"
        }
      ]
    },
    "dst": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<int, 0>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "dst_V_0",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "interface",
          "interface": "dst_V_1",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "interface",
          "interface": "dst_V_2",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "interface",
          "interface": "dst_V_3",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "interface",
          "interface": "dst_V_4",
          "name": "",
          "usage": "data",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": [
      "set_directive_top top -name top",
      "set_directive_top top -name top"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "top"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "49"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "top",
    "Version": "1.0",
    "DisplayName": "Top",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_top_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/..\/srcs\/ping_pong.cpp"],
    "Vhdl": [
      "impl\/vhdl\/top_buf2stream.vhd",
      "impl\/vhdl\/top_ping_0.vhd",
      "impl\/vhdl\/top_stream2buf.vhd",
      "impl\/vhdl\/top.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/top_buf2stream.v",
      "impl\/verilog\/top_ping_0.v",
      "impl\/verilog\/top_stream2buf.v",
      "impl\/verilog\/top.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "DesignXml": ".autopilot\/db\/top.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["E:\/LtrProjects\/SharedProjects\/HLS\/projects\/PING_PONG\/original\/.debug\/top.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "1",
        "ap_done": "1",
        "ap_idle": "1",
        "ap_ready": "1"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "dst_V_0": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "dst_V_0_",
      "portMap": {"dst_V_0_din": "WR_DATA"},
      "ports": [
        "dst_V_0_din",
        "dst_V_0_full_n",
        "dst_V_0_write"
      ]
    },
    "dst_V_1": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "dst_V_1_",
      "portMap": {"dst_V_1_din": "WR_DATA"},
      "ports": [
        "dst_V_1_din",
        "dst_V_1_full_n",
        "dst_V_1_write"
      ]
    },
    "dst_V_2": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "dst_V_2_",
      "portMap": {"dst_V_2_din": "WR_DATA"},
      "ports": [
        "dst_V_2_din",
        "dst_V_2_full_n",
        "dst_V_2_write"
      ]
    },
    "dst_V_3": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "dst_V_3_",
      "portMap": {"dst_V_3_din": "WR_DATA"},
      "ports": [
        "dst_V_3_din",
        "dst_V_3_full_n",
        "dst_V_3_write"
      ]
    },
    "dst_V_4": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "dst_V_4_",
      "portMap": {"dst_V_4_din": "WR_DATA"},
      "ports": [
        "dst_V_4_din",
        "dst_V_4_full_n",
        "dst_V_4_write"
      ]
    },
    "src_V_0": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_read",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "src_V_0_",
      "portMap": {"src_V_0_dout": "RD_DATA"},
      "ports": [
        "src_V_0_dout",
        "src_V_0_empty_n",
        "src_V_0_read"
      ]
    },
    "src_V_1": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_read",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "src_V_1_",
      "portMap": {"src_V_1_dout": "RD_DATA"},
      "ports": [
        "src_V_1_dout",
        "src_V_1_empty_n",
        "src_V_1_read"
      ]
    },
    "src_V_2": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_read",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "src_V_2_",
      "portMap": {"src_V_2_dout": "RD_DATA"},
      "ports": [
        "src_V_2_dout",
        "src_V_2_empty_n",
        "src_V_2_read"
      ]
    },
    "src_V_3": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_read",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "src_V_3_",
      "portMap": {"src_V_3_dout": "RD_DATA"},
      "ports": [
        "src_V_3_dout",
        "src_V_3_empty_n",
        "src_V_3_read"
      ]
    },
    "src_V_4": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_read",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "src_V_4_",
      "portMap": {"src_V_4_dout": "RD_DATA"},
      "ports": [
        "src_V_4_dout",
        "src_V_4_empty_n",
        "src_V_4_read"
      ]
    },
    "src_V_5": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_read",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "src_V_5_",
      "portMap": {"src_V_5_dout": "RD_DATA"},
      "ports": [
        "src_V_5_dout",
        "src_V_5_empty_n",
        "src_V_5_read"
      ]
    },
    "src_V_6": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_read",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "src_V_6_",
      "portMap": {"src_V_6_dout": "RD_DATA"},
      "ports": [
        "src_V_6_dout",
        "src_V_6_empty_n",
        "src_V_6_read"
      ]
    },
    "src_V_7": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_read",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "src_V_7_",
      "portMap": {"src_V_7_dout": "RD_DATA"},
      "ports": [
        "src_V_7_dout",
        "src_V_7_empty_n",
        "src_V_7_read"
      ]
    },
    "src_V_8": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_read",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "src_V_8_",
      "portMap": {"src_V_8_dout": "RD_DATA"},
      "ports": [
        "src_V_8_dout",
        "src_V_8_empty_n",
        "src_V_8_read"
      ]
    },
    "src_V_9": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_read",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "src_V_9_",
      "portMap": {"src_V_9_dout": "RD_DATA"},
      "ports": [
        "src_V_9_dout",
        "src_V_9_empty_n",
        "src_V_9_read"
      ]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "src_V_0_dout": {
      "dir": "in",
      "width": "32"
    },
    "src_V_0_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "src_V_0_read": {
      "dir": "out",
      "width": "1"
    },
    "src_V_1_dout": {
      "dir": "in",
      "width": "32"
    },
    "src_V_1_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "src_V_1_read": {
      "dir": "out",
      "width": "1"
    },
    "src_V_2_dout": {
      "dir": "in",
      "width": "32"
    },
    "src_V_2_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "src_V_2_read": {
      "dir": "out",
      "width": "1"
    },
    "src_V_3_dout": {
      "dir": "in",
      "width": "32"
    },
    "src_V_3_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "src_V_3_read": {
      "dir": "out",
      "width": "1"
    },
    "src_V_4_dout": {
      "dir": "in",
      "width": "32"
    },
    "src_V_4_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "src_V_4_read": {
      "dir": "out",
      "width": "1"
    },
    "src_V_5_dout": {
      "dir": "in",
      "width": "32"
    },
    "src_V_5_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "src_V_5_read": {
      "dir": "out",
      "width": "1"
    },
    "src_V_6_dout": {
      "dir": "in",
      "width": "32"
    },
    "src_V_6_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "src_V_6_read": {
      "dir": "out",
      "width": "1"
    },
    "src_V_7_dout": {
      "dir": "in",
      "width": "32"
    },
    "src_V_7_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "src_V_7_read": {
      "dir": "out",
      "width": "1"
    },
    "src_V_8_dout": {
      "dir": "in",
      "width": "32"
    },
    "src_V_8_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "src_V_8_read": {
      "dir": "out",
      "width": "1"
    },
    "src_V_9_dout": {
      "dir": "in",
      "width": "32"
    },
    "src_V_9_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "src_V_9_read": {
      "dir": "out",
      "width": "1"
    },
    "dst_V_0_din": {
      "dir": "out",
      "width": "32"
    },
    "dst_V_0_full_n": {
      "dir": "in",
      "width": "1"
    },
    "dst_V_0_write": {
      "dir": "out",
      "width": "1"
    },
    "dst_V_1_din": {
      "dir": "out",
      "width": "32"
    },
    "dst_V_1_full_n": {
      "dir": "in",
      "width": "1"
    },
    "dst_V_1_write": {
      "dir": "out",
      "width": "1"
    },
    "dst_V_2_din": {
      "dir": "out",
      "width": "32"
    },
    "dst_V_2_full_n": {
      "dir": "in",
      "width": "1"
    },
    "dst_V_2_write": {
      "dir": "out",
      "width": "1"
    },
    "dst_V_3_din": {
      "dir": "out",
      "width": "32"
    },
    "dst_V_3_full_n": {
      "dir": "in",
      "width": "1"
    },
    "dst_V_3_write": {
      "dir": "out",
      "width": "1"
    },
    "dst_V_4_din": {
      "dir": "out",
      "width": "32"
    },
    "dst_V_4_full_n": {
      "dir": "in",
      "width": "1"
    },
    "dst_V_4_write": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "top",
      "Instances": [
        {
          "ModuleName": "buf2stream",
          "InstanceName": "grp_buf2stream_fu_161"
        },
        {
          "ModuleName": "stream2buf",
          "InstanceName": "grp_stream2buf_fu_186"
        }
      ]
    },
    "Info": {
      "stream2buf": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "buf2stream": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "stream2buf": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "7",
          "LatencyWorst": "12",
          "PipelineIIMin": "1",
          "PipelineIIMax": "12",
          "PipelineII": "1 ~ 12",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.313"
        },
        "Loops": [{
            "Name": "LOOP_READ",
            "TripCount": "10",
            "Latency": "10",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "16",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "167",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "buf2stream": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "12",
          "LatencyWorst": "22",
          "PipelineIIMin": "1",
          "PipelineIIMax": "22",
          "PipelineII": "1 ~ 22",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.969"
        },
        "Loops": [{
            "Name": "LOOP_WRITE",
            "TripCount": "20",
            "Latency": "20",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "12",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "199",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "top": {
        "Latency": {
          "LatencyBest": "49",
          "LatencyAvg": "225",
          "LatencyWorst": "385",
          "PipelineIIMin": "50",
          "PipelineIIMax": "386",
          "PipelineII": "50 ~ 386",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.969"
        },
        "Loops": [{
            "Name": "PING_PONG",
            "TripCount": "16",
            "LatencyMin": "48",
            "LatencyMax": "384",
            "Latency": "48 ~ 384",
            "PipelineII": "",
            "PipelineDepthMin": "3",
            "PipelineDepthMax": "24",
            "PipelineDepth": "3 ~ 24"
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "FF": "1327",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "1626",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2020-10-15 23:47:03 +0800",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.1"
  }
}
