<HDLImplementation name="sym_fir_real" language="verilog">
  <xi:include href="sym_fir_real_spec.xml"/>
  <StreamInterface Name="in"/>
  <StreamInterface Name="out"/>
</HDLImplementation>
