// Seed: 435193410
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output id_5;
  inout id_4;
  inout id_3;
  input id_2;
  output id_1;
  tri0 id_5;
  reg
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26;
  assign id_8 = 1;
  assign id_3 = (id_21 ? 1 : id_14 + id_11) ? {id_14{1'b0}} : id_22 - 1;
  logic id_27;
  always @(id_7 or 1) begin
    id_5[1] <= id_8 ? id_9 : 1;
  end
endmodule
