	#==================================================================================================
	#
	# This test program was automatically generated by the MicroTESK tool
	# Generation started: Wed Oct 16 14:30:37 MSK 2019
	#
	# Ivannikov Institute for System Programming of the Russian Academy of Sciences (ISP RAS)
	# 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
	#
	# http://www.microtesk.org
	# http://forge.ispras.ru/projects/microtesk
	#
	#==================================================================================================

	#==================================================================================================
	# Prologue (riscv_test.rb:231)

	#====================================== .section .text.init =======================================
	.section .text.init
	.align 6
	.weak stvec_handler
	.weak mtvec_handler
	.globl _start
_start:
	j reset_vector
	.align 2
trap_vector:
	csrr t5, mcause
	li t6, 0x8
	beq t5, t6, write_tohost
	li t6, 0x9
	beq t5, t6, write_tohost
	li t6, 0xb
	beq t5, t6, write_tohost
	la t5, mtvec_handler
	beqz t5, 1f
	jr t5
1:
	csrr t5, mcause
	bgez t5, handle_exception
	j other_exception
handle_exception:
other_exception:
1:
	ori gp, gp, 1337
write_tohost:
	nop
	sw gp, tohost, t5
	nop
	j write_tohost
reset_vector:
	csrr a0, mhartid
1:
	bnez a0, 1b
	la t0, 1f
	csrw mtvec, t0
	csrwi satp, 0x0
	.align 2
1:
	la t0, 1f
	csrw mtvec, t0
	li t0, 0xffffffffffffffff
	csrw pmpaddr0, t0
	li t0, 0x1f
	csrw pmpcfg0, t0
	.align 2
1:
	la t0, 1f
	csrw mtvec, t0
	csrwi medeleg, 0x0
	csrwi mideleg, 0x0
	csrwi mie, 0x0
	.align 2
1:
	li gp, 0x0
	la t0, trap_vector
	csrw mtvec, t0
	li a0, 0x1
	slli a0, a0, 0x1f
	bgez a0, 1f
	fence
	li gp, 0x1
	ecall
1:
	la t0, stvec_handler
	beqz t0, 1f
	csrw stvec, t0
	li t0, 0xb109
	csrw medeleg, t0
	csrr t1, medeleg
	bne t0, t1, other_exception
1:
	csrwi mstatus, 0x0
	la t0, 1f
	csrw mepc, t0
	csrr a0, mhartid
	mret
1:

	#==================================================================================================
	# External Code (rv32v_x_vl32e32m4d1_selfcheck.rb:48)

	addi a0, zero, 32
	vsetvli t0, a0, e32, m4

	#==================================================================================================
	# Test Case 0 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 0(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 0

	li sp, 0x80022000
	bne sp, t0, fail
	bne zero, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	ori sp, zero, 128
	bne sp, a1, fail
	li sp, 0xff80
	bne sp, a2, fail
	li sp, 0xff00
	bne sp, a3, fail
	bne zero, a4, fail
	li sp, 0xffffffffffffff80
	bne sp, a5, fail
	li sp, 0xffffffffffff0080
	bne sp, a6, fail
	li sp, 0xffffffffffff0100
	bne sp, a7, fail
	bne zero, s2, fail
	ori sp, zero, 256
	bne sp, s3, fail
	li sp, 0x1ff00
	bne sp, s4, fail
	li sp, 0x1fe00
	bne sp, s5, fail
	bne zero, s6, fail
	ori sp, zero, 256
	bne sp, s7, fail
	li sp, 0x1ff00
	bne sp, s8, fail
	li sp, 0x1fe00
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 1 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 0(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 1

	li sp, 0x80022000
	bne sp, t0, fail
	bne zero, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x8000
	bne sp, a0, fail
	ori sp, zero, 1
	bne sp, a1, fail
	li sp, 0xff01
	bne sp, a2, fail
	ori sp, zero, 2
	bne sp, a3, fail
	li sp, 0xffffffffffff8000
	bne sp, a4, fail
	not sp, zero
	bne sp, a5, fail
	li sp, 0xffffffffffff00ff
	bne sp, a6, fail
	li sp, 0xfffffffffffffffe
	bne sp, a7, fail
	li sp, 0x10000
	bne sp, s2, fail
	ori sp, zero, 2
	bne sp, s3, fail
	li sp, 0x1fe02
	bne sp, s4, fail
	ori sp, zero, 4
	bne sp, s5, fail
	li sp, 0x10000
	bne sp, s6, fail
	ori sp, zero, 2
	bne sp, s7, fail
	li sp, 0x1fe02
	bne sp, s8, fail
	ori sp, zero, 4
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 2 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 0(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 2

	li sp, 0x80022000
	bne sp, t0, fail
	bne zero, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 3
	bne sp, a0, fail
	ori sp, zero, 7
	bne sp, a1, fail
	ori sp, zero, 8
	bne sp, a2, fail
	ori sp, zero, 14
	bne sp, a3, fail
	li sp, 0xfffffffffffffffd
	bne sp, a4, fail
	li sp, 0xfffffffffffffff9
	bne sp, a5, fail
	li sp, 0xfffffffffffffff8
	bne sp, a6, fail
	li sp, 0xfffffffffffffff2
	bne sp, a7, fail
	ori sp, zero, 6
	bne sp, s2, fail
	ori sp, zero, 14
	bne sp, s3, fail
	ori sp, zero, 16
	bne sp, s4, fail
	ori sp, zero, 28
	bne sp, s5, fail
	ori sp, zero, 6
	bne sp, s6, fail
	ori sp, zero, 14
	bne sp, s7, fail
	ori sp, zero, 16
	bne sp, s8, fail
	ori sp, zero, 28
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 3 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 0(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 3

	li sp, 0x80022000
	bne sp, t0, fail
	bne zero, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 15
	bne sp, a0, fail
	li sp, 0xfff0
	bne sp, a1, fail
	li sp, 0xfff1
	bne sp, a2, fail
	li sp, 0xfff7
	bne sp, a3, fail
	li sp, 0xfffffffffffffff1
	bne sp, a4, fail
	li sp, 0xffffffffffff0010
	bne sp, a5, fail
	li sp, 0xffffffffffff000f
	bne sp, a6, fail
	li sp, 0xffffffffffff0009
	bne sp, a7, fail
	ori sp, zero, 30
	bne sp, s2, fail
	li sp, 0x1ffe0
	bne sp, s3, fail
	li sp, 0x1ffe2
	bne sp, s4, fail
	li sp, 0x1ffee
	bne sp, s5, fail
	ori sp, zero, 30
	bne sp, s6, fail
	li sp, 0x1ffe0
	bne sp, s7, fail
	li sp, 0x1ffe2
	bne sp, s8, fail
	li sp, 0x1ffee
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 4 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 0(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 4

	li sp, 0x80022000
	bne sp, t0, fail
	bne zero, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfff8
	bne sp, a0, fail
	li sp, 0xfffc
	bne sp, a1, fail
	li sp, 0xfffd
	bne sp, a2, fail
	li sp, 0xfffe
	bne sp, a3, fail
	li sp, 0xffffffffffff0008
	bne sp, a4, fail
	li sp, 0xffffffffffff0004
	bne sp, a5, fail
	li sp, 0xffffffffffff0003
	bne sp, a6, fail
	li sp, 0xffffffffffff0002
	bne sp, a7, fail
	li sp, 0x1fff0
	bne sp, s2, fail
	li sp, 0x1fff8
	bne sp, s3, fail
	li sp, 0x1fffa
	bne sp, s4, fail
	li sp, 0x1fffc
	bne sp, s5, fail
	li sp, 0x1fff0
	bne sp, s6, fail
	li sp, 0x1fff8
	bne sp, s7, fail
	li sp, 0x1fffa
	bne sp, s8, fail
	li sp, 0x1fffc
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 5 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 0(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 5

	li sp, 0x80022000
	bne sp, t0, fail
	bne zero, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 254
	bne sp, a0, fail
	li sp, 0xffff
	bne sp, a1, fail
	ori sp, zero, 127
	bne sp, a2, fail
	ori sp, zero, 255
	bne sp, a3, fail
	li sp, 0xffffffffffffff02
	bne sp, a4, fail
	li sp, 0xffffffffffff0001
	bne sp, a5, fail
	li sp, 0xffffffffffffff81
	bne sp, a6, fail
	li sp, 0xffffffffffffff01
	bne sp, a7, fail
	ori sp, zero, 508
	bne sp, s2, fail
	li sp, 0x1fffe
	bne sp, s3, fail
	ori sp, zero, 254
	bne sp, s4, fail
	ori sp, zero, 510
	bne sp, s5, fail
	ori sp, zero, 508
	bne sp, s6, fail
	li sp, 0x1fffe
	bne sp, s7, fail
	ori sp, zero, 254
	bne sp, s8, fail
	ori sp, zero, 510
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 6 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 0(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 6

	li sp, 0x80022000
	bne sp, t0, fail
	bne zero, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xff7f
	bne sp, a0, fail
	li sp, 0x7fff
	bne sp, a1, fail
	li sp, 0x58dc02e
	bne sp, a2, fail
	li sp, 0xffffffff99e76af6
	bne sp, a3, fail
	li sp, 0xffffffffffff0081
	bne sp, a4, fail
	li sp, 0xffffffffffff8001
	bne sp, a5, fail
	li sp, 0xfffffffffa723fd2
	bne sp, a6, fail
	li sp, 0x6618950a
	bne sp, a7, fail
	li sp, 0x1fefe
	bne sp, s2, fail
	li sp, 0xfffe
	bne sp, s3, fail
	li sp, 0xb1b805c
	bne sp, s4, fail
	li sp, 0x33ced5ec
	bne sp, s5, fail
	li sp, 0x1fefe
	bne sp, s6, fail
	li sp, 0xfffe
	bne sp, s7, fail
	li sp, 0xb1b805c
	bne sp, s8, fail
	li sp, 0x33ced5ec
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 7 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 0(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 7

	li sp, 0x80022000
	bne sp, t0, fail
	bne zero, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffff044c4aa
	bne sp, a0, fail
	li sp, 0x46bf6b91
	bne sp, a1, fail
	li sp, 0xffffffffc15e938f
	bne sp, a2, fail
	li sp, 0x5273f522
	bne sp, a3, fail
	li sp, 0xfbb3b56
	bne sp, a4, fail
	li sp, 0xffffffffb940946f
	bne sp, a5, fail
	li sp, 0x3ea16c71
	bne sp, a6, fail
	li sp, 0xffffffffad8c0ade
	bne sp, a7, fail
	li sp, 0xffffffffe0898954
	bne sp, s2, fail
	li sp, 0xffffffff8d7ed722
	bne sp, s3, fail
	li sp, 0xffffffff82bd271e
	bne sp, s4, fail
	li sp, 0xffffffffa4e7ea44
	bne sp, s5, fail
	li sp, 0xffffffffe0898954
	bne sp, s6, fail
	li sp, 0xffffffff8d7ed722
	bne sp, s7, fail
	li sp, 0xffffffff82bd271e
	bne sp, s8, fail
	li sp, 0xffffffffa4e7ea44
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 8 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 4(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 8

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 128
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffffff80
	bne sp, a0, fail
	bne zero, a1, fail
	li sp, 0xff00
	bne sp, a2, fail
	li sp, 0xfe80
	bne sp, a3, fail
	ori sp, zero, 128
	bne sp, a4, fail
	bne zero, a5, fail
	li sp, 0xffffffffffff0100
	bne sp, a6, fail
	li sp, 0xffffffffffff0180
	bne sp, a7, fail
	li sp, 0xffffffffffffff00
	bne sp, s2, fail
	bne zero, s3, fail
	li sp, 0x1fe00
	bne sp, s4, fail
	li sp, 0x1fd00
	bne sp, s5, fail
	li sp, 0xfffffffffffffe80
	bne sp, s6, fail
	li sp, 0xffffffffffffff80
	bne sp, s7, fail
	li sp, 0x1fd80
	bne sp, s8, fail
	li sp, 0x1fc80
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 9 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 4(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 9

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 128
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x7f80
	bne sp, a0, fail
	li sp, 0xffffffffffffff81
	bne sp, a1, fail
	li sp, 0xfe81
	bne sp, a2, fail
	li sp, 0xffffffffffffff82
	bne sp, a3, fail
	li sp, 0xffffffffffff8080
	bne sp, a4, fail
	ori sp, zero, 127
	bne sp, a5, fail
	li sp, 0xffffffffffff017f
	bne sp, a6, fail
	ori sp, zero, 126
	bne sp, a7, fail
	li sp, 0xff00
	bne sp, s2, fail
	li sp, 0xffffffffffffff02
	bne sp, s3, fail
	li sp, 0x1fd02
	bne sp, s4, fail
	li sp, 0xffffffffffffff04
	bne sp, s5, fail
	li sp, 0xfe80
	bne sp, s6, fail
	li sp, 0xfffffffffffffe82
	bne sp, s7, fail
	li sp, 0x1fc82
	bne sp, s8, fail
	li sp, 0xfffffffffffffe84
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 10 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 4(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 10

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 128
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffffff83
	bne sp, a0, fail
	li sp, 0xffffffffffffff87
	bne sp, a1, fail
	li sp, 0xffffffffffffff88
	bne sp, a2, fail
	li sp, 0xffffffffffffff8e
	bne sp, a3, fail
	ori sp, zero, 125
	bne sp, a4, fail
	ori sp, zero, 121
	bne sp, a5, fail
	ori sp, zero, 120
	bne sp, a6, fail
	ori sp, zero, 114
	bne sp, a7, fail
	li sp, 0xffffffffffffff06
	bne sp, s2, fail
	li sp, 0xffffffffffffff0e
	bne sp, s3, fail
	li sp, 0xffffffffffffff10
	bne sp, s4, fail
	li sp, 0xffffffffffffff1c
	bne sp, s5, fail
	li sp, 0xfffffffffffffe86
	bne sp, s6, fail
	li sp, 0xfffffffffffffe8e
	bne sp, s7, fail
	li sp, 0xfffffffffffffe90
	bne sp, s8, fail
	li sp, 0xfffffffffffffe9c
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 11 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 4(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 11

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 128
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffffff8f
	bne sp, a0, fail
	li sp, 0xff70
	bne sp, a1, fail
	li sp, 0xff71
	bne sp, a2, fail
	li sp, 0xff77
	bne sp, a3, fail
	ori sp, zero, 113
	bne sp, a4, fail
	li sp, 0xffffffffffff0090
	bne sp, a5, fail
	li sp, 0xffffffffffff008f
	bne sp, a6, fail
	li sp, 0xffffffffffff0089
	bne sp, a7, fail
	li sp, 0xffffffffffffff1e
	bne sp, s2, fail
	li sp, 0x1fee0
	bne sp, s3, fail
	li sp, 0x1fee2
	bne sp, s4, fail
	li sp, 0x1feee
	bne sp, s5, fail
	li sp, 0xfffffffffffffe9e
	bne sp, s6, fail
	li sp, 0x1fe60
	bne sp, s7, fail
	li sp, 0x1fe62
	bne sp, s8, fail
	li sp, 0x1fe6e
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 12 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 4(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 12

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 128
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xff78
	bne sp, a0, fail
	li sp, 0xff7c
	bne sp, a1, fail
	li sp, 0xff7d
	bne sp, a2, fail
	li sp, 0xff7e
	bne sp, a3, fail
	li sp, 0xffffffffffff0088
	bne sp, a4, fail
	li sp, 0xffffffffffff0084
	bne sp, a5, fail
	li sp, 0xffffffffffff0083
	bne sp, a6, fail
	li sp, 0xffffffffffff0082
	bne sp, a7, fail
	li sp, 0x1fef0
	bne sp, s2, fail
	li sp, 0x1fef8
	bne sp, s3, fail
	li sp, 0x1fefa
	bne sp, s4, fail
	li sp, 0x1fefc
	bne sp, s5, fail
	li sp, 0x1fe70
	bne sp, s6, fail
	li sp, 0x1fe78
	bne sp, s7, fail
	li sp, 0x1fe7a
	bne sp, s8, fail
	li sp, 0x1fe7c
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 13 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 4(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 13

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 128
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 126
	bne sp, a0, fail
	li sp, 0xff7f
	bne sp, a1, fail
	not sp, zero
	bne sp, a2, fail
	ori sp, zero, 127
	bne sp, a3, fail
	li sp, 0xffffffffffffff82
	bne sp, a4, fail
	li sp, 0xffffffffffff0081
	bne sp, a5, fail
	ori sp, zero, 1
	bne sp, a6, fail
	li sp, 0xffffffffffffff81
	bne sp, a7, fail
	ori sp, zero, 252
	bne sp, s2, fail
	li sp, 0x1fefe
	bne sp, s3, fail
	li sp, 0xfffffffffffffffe
	bne sp, s4, fail
	ori sp, zero, 254
	bne sp, s5, fail
	ori sp, zero, 124
	bne sp, s6, fail
	li sp, 0x1fe7e
	bne sp, s7, fail
	li sp, 0xffffffffffffff7e
	bne sp, s8, fail
	ori sp, zero, 126
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 14 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 4(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 14

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 128
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfeff
	bne sp, a0, fail
	li sp, 0x7f7f
	bne sp, a1, fail
	li sp, 0x58dbfae
	bne sp, a2, fail
	li sp, 0xffffffff99e76a76
	bne sp, a3, fail
	li sp, 0xffffffffffff0101
	bne sp, a4, fail
	li sp, 0xffffffffffff8081
	bne sp, a5, fail
	li sp, 0xfffffffffa724052
	bne sp, a6, fail
	li sp, 0x6618958a
	bne sp, a7, fail
	li sp, 0x1fdfe
	bne sp, s2, fail
	li sp, 0xfefe
	bne sp, s3, fail
	li sp, 0xb1b7f5c
	bne sp, s4, fail
	li sp, 0x33ced4ec
	bne sp, s5, fail
	li sp, 0x1fd7e
	bne sp, s6, fail
	li sp, 0xfe7e
	bne sp, s7, fail
	li sp, 0xb1b7edc
	bne sp, s8, fail
	li sp, 0x33ced46c
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 15 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 4(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 15

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 128
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffff044c42a
	bne sp, a0, fail
	li sp, 0x46bf6b11
	bne sp, a1, fail
	li sp, 0xffffffffc15e930f
	bne sp, a2, fail
	li sp, 0x5273f4a2
	bne sp, a3, fail
	li sp, 0xfbb3bd6
	bne sp, a4, fail
	li sp, 0xffffffffb94094ef
	bne sp, a5, fail
	li sp, 0x3ea16cf1
	bne sp, a6, fail
	li sp, 0xffffffffad8c0b5e
	bne sp, a7, fail
	li sp, 0xffffffffe0898854
	bne sp, s2, fail
	li sp, 0xffffffff8d7ed622
	bne sp, s3, fail
	li sp, 0xffffffff82bd261e
	bne sp, s4, fail
	li sp, 0xffffffffa4e7e944
	bne sp, s5, fail
	li sp, 0xffffffffe08987d4
	bne sp, s6, fail
	li sp, 0xffffffff8d7ed5a2
	bne sp, s7, fail
	li sp, 0xffffffff82bd259e
	bne sp, s8, fail
	li sp, 0xffffffffa4e7e8c4
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 16 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 8(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 16

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff80
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffff0080
	bne sp, a0, fail
	li sp, 0xffffffffffff0100
	bne sp, a1, fail
	bne zero, a2, fail
	li sp, 0xffffffffffffff80
	bne sp, a3, fail
	li sp, 0xff80
	bne sp, a4, fail
	li sp, 0xff00
	bne sp, a5, fail
	bne zero, a6, fail
	ori sp, zero, 128
	bne sp, a7, fail
	li sp, 0xfffffffffffe0100
	bne sp, s2, fail
	li sp, 0xfffffffffffe0200
	bne sp, s3, fail
	bne zero, s4, fail
	li sp, 0xffffffffffffff00
	bne sp, s5, fail
	li sp, 0xfffffffffffd0180
	bne sp, s6, fail
	li sp, 0xfffffffffffd0280
	bne sp, s7, fail
	li sp, 0xffffffffffff0080
	bne sp, s8, fail
	li sp, 0xfffffffffffeff80
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 17 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 8(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 17

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff80
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffff8080
	bne sp, a0, fail
	li sp, 0xffffffffffff0081
	bne sp, a1, fail
	li sp, 0xffffffffffffff81
	bne sp, a2, fail
	li sp, 0xffffffffffff0082
	bne sp, a3, fail
	li sp, 0x7f80
	bne sp, a4, fail
	li sp, 0xff7f
	bne sp, a5, fail
	ori sp, zero, 127
	bne sp, a6, fail
	li sp, 0xff7e
	bne sp, a7, fail
	li sp, 0xffffffffffff0100
	bne sp, s2, fail
	li sp, 0xfffffffffffe0102
	bne sp, s3, fail
	li sp, 0xffffffffffffff02
	bne sp, s4, fail
	li sp, 0xfffffffffffe0104
	bne sp, s5, fail
	li sp, 0xfffffffffffe0180
	bne sp, s6, fail
	li sp, 0xfffffffffffd0182
	bne sp, s7, fail
	li sp, 0xfffffffffffeff82
	bne sp, s8, fail
	li sp, 0xfffffffffffd0184
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 18 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 8(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 18

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff80
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffff0083
	bne sp, a0, fail
	li sp, 0xffffffffffff0087
	bne sp, a1, fail
	li sp, 0xffffffffffff0088
	bne sp, a2, fail
	li sp, 0xffffffffffff008e
	bne sp, a3, fail
	li sp, 0xff7d
	bne sp, a4, fail
	li sp, 0xff79
	bne sp, a5, fail
	li sp, 0xff78
	bne sp, a6, fail
	li sp, 0xff72
	bne sp, a7, fail
	li sp, 0xfffffffffffe0106
	bne sp, s2, fail
	li sp, 0xfffffffffffe010e
	bne sp, s3, fail
	li sp, 0xfffffffffffe0110
	bne sp, s4, fail
	li sp, 0xfffffffffffe011c
	bne sp, s5, fail
	li sp, 0xfffffffffffd0186
	bne sp, s6, fail
	li sp, 0xfffffffffffd018e
	bne sp, s7, fail
	li sp, 0xfffffffffffd0190
	bne sp, s8, fail
	li sp, 0xfffffffffffd019c
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 19 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 8(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 19

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff80
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffff008f
	bne sp, a0, fail
	ori sp, zero, 112
	bne sp, a1, fail
	ori sp, zero, 113
	bne sp, a2, fail
	ori sp, zero, 119
	bne sp, a3, fail
	li sp, 0xff71
	bne sp, a4, fail
	li sp, 0xffffffffffffff90
	bne sp, a5, fail
	li sp, 0xffffffffffffff8f
	bne sp, a6, fail
	li sp, 0xffffffffffffff89
	bne sp, a7, fail
	li sp, 0xfffffffffffe011e
	bne sp, s2, fail
	ori sp, zero, 224
	bne sp, s3, fail
	ori sp, zero, 226
	bne sp, s4, fail
	ori sp, zero, 238
	bne sp, s5, fail
	li sp, 0xfffffffffffd019e
	bne sp, s6, fail
	li sp, 0xffffffffffff0160
	bne sp, s7, fail
	li sp, 0xffffffffffff0162
	bne sp, s8, fail
	li sp, 0xffffffffffff016e
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 20 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 8(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 20

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff80
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 120
	bne sp, a0, fail
	ori sp, zero, 124
	bne sp, a1, fail
	ori sp, zero, 125
	bne sp, a2, fail
	ori sp, zero, 126
	bne sp, a3, fail
	li sp, 0xffffffffffffff88
	bne sp, a4, fail
	li sp, 0xffffffffffffff84
	bne sp, a5, fail
	li sp, 0xffffffffffffff83
	bne sp, a6, fail
	li sp, 0xffffffffffffff82
	bne sp, a7, fail
	ori sp, zero, 240
	bne sp, s2, fail
	ori sp, zero, 248
	bne sp, s3, fail
	ori sp, zero, 250
	bne sp, s4, fail
	ori sp, zero, 252
	bne sp, s5, fail
	li sp, 0xffffffffffff0170
	bne sp, s6, fail
	li sp, 0xffffffffffff0178
	bne sp, s7, fail
	li sp, 0xffffffffffff017a
	bne sp, s8, fail
	li sp, 0xffffffffffff017c
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 21 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 8(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 21

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff80
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffff017e
	bne sp, a0, fail
	ori sp, zero, 127
	bne sp, a1, fail
	li sp, 0xffffffffffff00ff
	bne sp, a2, fail
	li sp, 0xffffffffffff017f
	bne sp, a3, fail
	li sp, 0xfe82
	bne sp, a4, fail
	li sp, 0xffffffffffffff81
	bne sp, a5, fail
	li sp, 0xff01
	bne sp, a6, fail
	li sp, 0xfe81
	bne sp, a7, fail
	li sp, 0xfffffffffffe02fc
	bne sp, s2, fail
	ori sp, zero, 254
	bne sp, s3, fail
	li sp, 0xfffffffffffe01fe
	bne sp, s4, fail
	li sp, 0xfffffffffffe02fe
	bne sp, s5, fail
	li sp, 0xfffffffffffd037c
	bne sp, s6, fail
	li sp, 0xffffffffffff017e
	bne sp, s7, fail
	li sp, 0xfffffffffffd027e
	bne sp, s8, fail
	li sp, 0xfffffffffffd037e
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 22 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 8(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 22

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff80
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	not sp, zero
	bne sp, a0, fail
	li sp, 0xffffffffffff807f
	bne sp, a1, fail
	li sp, 0x58cc0ae
	bne sp, a2, fail
	li sp, 0xffffffff99e66b76
	bne sp, a3, fail
	ori sp, zero, 1
	bne sp, a4, fail
	li sp, 0x7f81
	bne sp, a5, fail
	li sp, 0xfffffffffa733f52
	bne sp, a6, fail
	li sp, 0x6619948a
	bne sp, a7, fail
	li sp, 0xfffffffffffffffe
	bne sp, s2, fail
	li sp, 0xffffffffffff00fe
	bne sp, s3, fail
	li sp, 0xb19815c
	bne sp, s4, fail
	li sp, 0x33ccd6ec
	bne sp, s5, fail
	li sp, 0xffffffffffff007e
	bne sp, s6, fail
	li sp, 0xfffffffffffe017e
	bne sp, s7, fail
	li sp, 0xb1881dc
	bne sp, s8, fail
	li sp, 0x33cbd76c
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 23 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 8(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 23

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff80
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffff043c52a
	bne sp, a0, fail
	li sp, 0x46be6c11
	bne sp, a1, fail
	li sp, 0xffffffffc15d940f
	bne sp, a2, fail
	li sp, 0x5272f5a2
	bne sp, a3, fail
	li sp, 0xfbc3ad6
	bne sp, a4, fail
	li sp, 0xffffffffb94193ef
	bne sp, a5, fail
	li sp, 0x3ea26bf1
	bne sp, a6, fail
	li sp, 0xffffffffad8d0a5e
	bne sp, a7, fail
	li sp, 0xffffffffe0878a54
	bne sp, s2, fail
	li sp, 0xffffffff8d7cd822
	bne sp, s3, fail
	li sp, 0xffffffff82bb281e
	bne sp, s4, fail
	li sp, 0xffffffffa4e5eb44
	bne sp, s5, fail
	li sp, 0xffffffffe0868ad4
	bne sp, s6, fail
	li sp, 0xffffffff8d7bd8a2
	bne sp, s7, fail
	li sp, 0xffffffff82ba289e
	bne sp, s8, fail
	li sp, 0xffffffffa4e4ebc4
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 24 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 12(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 24

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff00
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffff0100
	bne sp, a0, fail
	li sp, 0xffffffffffff0180
	bne sp, a1, fail
	ori sp, zero, 128
	bne sp, a2, fail
	bne zero, a3, fail
	li sp, 0xff00
	bne sp, a4, fail
	li sp, 0xfe80
	bne sp, a5, fail
	li sp, 0xffffffffffffff80
	bne sp, a6, fail
	bne zero, a7, fail
	li sp, 0xfffffffffffe0200
	bne sp, s2, fail
	li sp, 0xfffffffffffe0300
	bne sp, s3, fail
	ori sp, zero, 256
	bne sp, s4, fail
	bne zero, s5, fail
	li sp, 0xfffffffffffd0300
	bne sp, s6, fail
	li sp, 0xfffffffffffd0400
	bne sp, s7, fail
	li sp, 0xffffffffffff0200
	bne sp, s8, fail
	li sp, 0xffffffffffff0100
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 25 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 12(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 25

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff00
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffff8100
	bne sp, a0, fail
	li sp, 0xffffffffffff0101
	bne sp, a1, fail
	ori sp, zero, 1
	bne sp, a2, fail
	li sp, 0xffffffffffff0102
	bne sp, a3, fail
	li sp, 0x7f00
	bne sp, a4, fail
	li sp, 0xfeff
	bne sp, a5, fail
	not sp, zero
	bne sp, a6, fail
	li sp, 0xfefe
	bne sp, a7, fail
	li sp, 0xffffffffffff0200
	bne sp, s2, fail
	li sp, 0xfffffffffffe0202
	bne sp, s3, fail
	ori sp, zero, 2
	bne sp, s4, fail
	li sp, 0xfffffffffffe0204
	bne sp, s5, fail
	li sp, 0xfffffffffffe0300
	bne sp, s6, fail
	li sp, 0xfffffffffffd0302
	bne sp, s7, fail
	li sp, 0xffffffffffff0102
	bne sp, s8, fail
	li sp, 0xfffffffffffd0304
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 26 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 12(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 26

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff00
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffff0103
	bne sp, a0, fail
	li sp, 0xffffffffffff0107
	bne sp, a1, fail
	li sp, 0xffffffffffff0108
	bne sp, a2, fail
	li sp, 0xffffffffffff010e
	bne sp, a3, fail
	li sp, 0xfefd
	bne sp, a4, fail
	li sp, 0xfef9
	bne sp, a5, fail
	li sp, 0xfef8
	bne sp, a6, fail
	li sp, 0xfef2
	bne sp, a7, fail
	li sp, 0xfffffffffffe0206
	bne sp, s2, fail
	li sp, 0xfffffffffffe020e
	bne sp, s3, fail
	li sp, 0xfffffffffffe0210
	bne sp, s4, fail
	li sp, 0xfffffffffffe021c
	bne sp, s5, fail
	li sp, 0xfffffffffffd0306
	bne sp, s6, fail
	li sp, 0xfffffffffffd030e
	bne sp, s7, fail
	li sp, 0xfffffffffffd0310
	bne sp, s8, fail
	li sp, 0xfffffffffffd031c
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 27 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 12(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 27

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff00
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffff010f
	bne sp, a0, fail
	ori sp, zero, 240
	bne sp, a1, fail
	ori sp, zero, 241
	bne sp, a2, fail
	ori sp, zero, 247
	bne sp, a3, fail
	li sp, 0xfef1
	bne sp, a4, fail
	li sp, 0xffffffffffffff10
	bne sp, a5, fail
	li sp, 0xffffffffffffff0f
	bne sp, a6, fail
	li sp, 0xffffffffffffff09
	bne sp, a7, fail
	li sp, 0xfffffffffffe021e
	bne sp, s2, fail
	ori sp, zero, 480
	bne sp, s3, fail
	ori sp, zero, 482
	bne sp, s4, fail
	ori sp, zero, 494
	bne sp, s5, fail
	li sp, 0xfffffffffffd031e
	bne sp, s6, fail
	li sp, 0xffffffffffff02e0
	bne sp, s7, fail
	li sp, 0xffffffffffff02e2
	bne sp, s8, fail
	li sp, 0xffffffffffff02ee
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 28 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 12(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 28

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff00
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 248
	bne sp, a0, fail
	ori sp, zero, 252
	bne sp, a1, fail
	ori sp, zero, 253
	bne sp, a2, fail
	ori sp, zero, 254
	bne sp, a3, fail
	li sp, 0xffffffffffffff08
	bne sp, a4, fail
	li sp, 0xffffffffffffff04
	bne sp, a5, fail
	li sp, 0xffffffffffffff03
	bne sp, a6, fail
	li sp, 0xffffffffffffff02
	bne sp, a7, fail
	ori sp, zero, 496
	bne sp, s2, fail
	ori sp, zero, 504
	bne sp, s3, fail
	ori sp, zero, 506
	bne sp, s4, fail
	ori sp, zero, 508
	bne sp, s5, fail
	li sp, 0xffffffffffff02f0
	bne sp, s6, fail
	li sp, 0xffffffffffff02f8
	bne sp, s7, fail
	li sp, 0xffffffffffff02fa
	bne sp, s8, fail
	li sp, 0xffffffffffff02fc
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 29 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 12(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 29

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff00
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffff01fe
	bne sp, a0, fail
	ori sp, zero, 255
	bne sp, a1, fail
	li sp, 0xffffffffffff017f
	bne sp, a2, fail
	li sp, 0xffffffffffff01ff
	bne sp, a3, fail
	li sp, 0xfe02
	bne sp, a4, fail
	li sp, 0xffffffffffffff01
	bne sp, a5, fail
	li sp, 0xfe81
	bne sp, a6, fail
	li sp, 0xfe01
	bne sp, a7, fail
	li sp, 0xfffffffffffe03fc
	bne sp, s2, fail
	ori sp, zero, 510
	bne sp, s3, fail
	li sp, 0xfffffffffffe02fe
	bne sp, s4, fail
	li sp, 0xfffffffffffe03fe
	bne sp, s5, fail
	li sp, 0xfffffffffffd04fc
	bne sp, s6, fail
	li sp, 0xffffffffffff02fe
	bne sp, s7, fail
	li sp, 0xfffffffffffd03fe
	bne sp, s8, fail
	li sp, 0xfffffffffffd04fe
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 30 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 12(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 30

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff00
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 127
	bne sp, a0, fail
	li sp, 0xffffffffffff80ff
	bne sp, a1, fail
	li sp, 0x58cc12e
	bne sp, a2, fail
	li sp, 0xffffffff99e66bf6
	bne sp, a3, fail
	li sp, 0xffffffffffffff81
	bne sp, a4, fail
	li sp, 0x7f01
	bne sp, a5, fail
	li sp, 0xfffffffffa733ed2
	bne sp, a6, fail
	li sp, 0x6619940a
	bne sp, a7, fail
	ori sp, zero, 254
	bne sp, s2, fail
	li sp, 0xffffffffffff01fe
	bne sp, s3, fail
	li sp, 0xb19825c
	bne sp, s4, fail
	li sp, 0x33ccd7ec
	bne sp, s5, fail
	li sp, 0xffffffffffff01fe
	bne sp, s6, fail
	li sp, 0xfffffffffffe02fe
	bne sp, s7, fail
	li sp, 0xb18835c
	bne sp, s8, fail
	li sp, 0x33cbd8ec
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 31 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 12(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 31

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff00
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffff043c5aa
	bne sp, a0, fail
	li sp, 0x46be6c91
	bne sp, a1, fail
	li sp, 0xffffffffc15d948f
	bne sp, a2, fail
	li sp, 0x5272f622
	bne sp, a3, fail
	li sp, 0xfbc3a56
	bne sp, a4, fail
	li sp, 0xffffffffb941936f
	bne sp, a5, fail
	li sp, 0x3ea26b71
	bne sp, a6, fail
	li sp, 0xffffffffad8d09de
	bne sp, a7, fail
	li sp, 0xffffffffe0878b54
	bne sp, s2, fail
	li sp, 0xffffffff8d7cd922
	bne sp, s3, fail
	li sp, 0xffffffff82bb291e
	bne sp, s4, fail
	li sp, 0xffffffffa4e5ec44
	bne sp, s5, fail
	li sp, 0xffffffffe0868c54
	bne sp, s6, fail
	li sp, 0xffffffff8d7bda22
	bne sp, s7, fail
	li sp, 0xffffffff82ba2a1e
	bne sp, s8, fail
	li sp, 0xffffffffa4e4ed44
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 32 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 16(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 32

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x8000
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffff8000
	bne sp, a0, fail
	li sp, 0xffffffffffff8080
	bne sp, a1, fail
	li sp, 0x7f80
	bne sp, a2, fail
	li sp, 0x7f00
	bne sp, a3, fail
	li sp, 0x8000
	bne sp, a4, fail
	li sp, 0x7f80
	bne sp, a5, fail
	li sp, 0xffffffffffff8080
	bne sp, a6, fail
	li sp, 0xffffffffffff8100
	bne sp, a7, fail
	li sp, 0xffffffffffff0000
	bne sp, s2, fail
	li sp, 0xffffffffffff0100
	bne sp, s3, fail
	li sp, 0xff00
	bne sp, s4, fail
	li sp, 0xfe00
	bne sp, s5, fail
	li sp, 0xfffffffffffe8000
	bne sp, s6, fail
	li sp, 0xfffffffffffe8100
	bne sp, s7, fail
	li sp, 0x7f00
	bne sp, s8, fail
	li sp, 0x7e00
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 33 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 16(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 33

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x8000
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	li sp, 0xffffffffffff8001
	bne sp, a1, fail
	li sp, 0x7f01
	bne sp, a2, fail
	li sp, 0xffffffffffff8002
	bne sp, a3, fail
	bne zero, a4, fail
	li sp, 0x7fff
	bne sp, a5, fail
	li sp, 0xffffffffffff80ff
	bne sp, a6, fail
	li sp, 0x7ffe
	bne sp, a7, fail
	bne zero, s2, fail
	li sp, 0xffffffffffff0002
	bne sp, s3, fail
	li sp, 0xfe02
	bne sp, s4, fail
	li sp, 0xffffffffffff0004
	bne sp, s5, fail
	li sp, 0xffffffffffff8000
	bne sp, s6, fail
	li sp, 0xfffffffffffe8002
	bne sp, s7, fail
	li sp, 0x7e02
	bne sp, s8, fail
	li sp, 0xfffffffffffe8004
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 34 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 16(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 34

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x8000
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffff8003
	bne sp, a0, fail
	li sp, 0xffffffffffff8007
	bne sp, a1, fail
	li sp, 0xffffffffffff8008
	bne sp, a2, fail
	li sp, 0xffffffffffff800e
	bne sp, a3, fail
	li sp, 0x7ffd
	bne sp, a4, fail
	li sp, 0x7ff9
	bne sp, a5, fail
	li sp, 0x7ff8
	bne sp, a6, fail
	li sp, 0x7ff2
	bne sp, a7, fail
	li sp, 0xffffffffffff0006
	bne sp, s2, fail
	li sp, 0xffffffffffff000e
	bne sp, s3, fail
	li sp, 0xffffffffffff0010
	bne sp, s4, fail
	li sp, 0xffffffffffff001c
	bne sp, s5, fail
	li sp, 0xfffffffffffe8006
	bne sp, s6, fail
	li sp, 0xfffffffffffe800e
	bne sp, s7, fail
	li sp, 0xfffffffffffe8010
	bne sp, s8, fail
	li sp, 0xfffffffffffe801c
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 35 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 16(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 35

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x8000
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffff800f
	bne sp, a0, fail
	li sp, 0x7ff0
	bne sp, a1, fail
	li sp, 0x7ff1
	bne sp, a2, fail
	li sp, 0x7ff7
	bne sp, a3, fail
	li sp, 0x7ff1
	bne sp, a4, fail
	li sp, 0xffffffffffff8010
	bne sp, a5, fail
	li sp, 0xffffffffffff800f
	bne sp, a6, fail
	li sp, 0xffffffffffff8009
	bne sp, a7, fail
	li sp, 0xffffffffffff001e
	bne sp, s2, fail
	li sp, 0xffe0
	bne sp, s3, fail
	li sp, 0xffe2
	bne sp, s4, fail
	li sp, 0xffee
	bne sp, s5, fail
	li sp, 0xfffffffffffe801e
	bne sp, s6, fail
	li sp, 0x7fe0
	bne sp, s7, fail
	li sp, 0x7fe2
	bne sp, s8, fail
	li sp, 0x7fee
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 36 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 16(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 36

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x8000
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x7ff8
	bne sp, a0, fail
	li sp, 0x7ffc
	bne sp, a1, fail
	li sp, 0x7ffd
	bne sp, a2, fail
	li sp, 0x7ffe
	bne sp, a3, fail
	li sp, 0xffffffffffff8008
	bne sp, a4, fail
	li sp, 0xffffffffffff8004
	bne sp, a5, fail
	li sp, 0xffffffffffff8003
	bne sp, a6, fail
	li sp, 0xffffffffffff8002
	bne sp, a7, fail
	li sp, 0xfff0
	bne sp, s2, fail
	li sp, 0xfff8
	bne sp, s3, fail
	li sp, 0xfffa
	bne sp, s4, fail
	li sp, 0xfffc
	bne sp, s5, fail
	li sp, 0x7ff0
	bne sp, s6, fail
	li sp, 0x7ff8
	bne sp, s7, fail
	li sp, 0x7ffa
	bne sp, s8, fail
	li sp, 0x7ffc
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 37 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 16(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 37

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x8000
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffff80fe
	bne sp, a0, fail
	li sp, 0x7fff
	bne sp, a1, fail
	li sp, 0xffffffffffff807f
	bne sp, a2, fail
	li sp, 0xffffffffffff80ff
	bne sp, a3, fail
	li sp, 0x7f02
	bne sp, a4, fail
	li sp, 0xffffffffffff8001
	bne sp, a5, fail
	li sp, 0x7f81
	bne sp, a6, fail
	li sp, 0x7f01
	bne sp, a7, fail
	li sp, 0xffffffffffff01fc
	bne sp, s2, fail
	li sp, 0xfffe
	bne sp, s3, fail
	li sp, 0xffffffffffff00fe
	bne sp, s4, fail
	li sp, 0xffffffffffff01fe
	bne sp, s5, fail
	li sp, 0xfffffffffffe81fc
	bne sp, s6, fail
	li sp, 0x7ffe
	bne sp, s7, fail
	li sp, 0xfffffffffffe80fe
	bne sp, s8, fail
	li sp, 0xfffffffffffe81fe
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 38 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 16(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 38

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x8000
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x7f7f
	bne sp, a0, fail
	not sp, zero
	bne sp, a1, fail
	li sp, 0x58d402e
	bne sp, a2, fail
	li sp, 0xffffffff99e6eaf6
	bne sp, a3, fail
	li sp, 0xffffffffffff8081
	bne sp, a4, fail
	ori sp, zero, 1
	bne sp, a5, fail
	li sp, 0xfffffffffa72bfd2
	bne sp, a6, fail
	li sp, 0x6619150a
	bne sp, a7, fail
	li sp, 0xfefe
	bne sp, s2, fail
	li sp, 0xfffffffffffffffe
	bne sp, s3, fail
	li sp, 0xb1a805c
	bne sp, s4, fail
	li sp, 0x33cdd5ec
	bne sp, s5, fail
	li sp, 0x7efe
	bne sp, s6, fail
	li sp, 0xffffffffffff7ffe
	bne sp, s7, fail
	li sp, 0xb1a005c
	bne sp, s8, fail
	li sp, 0x33cd55ec
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 39 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 16(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 39

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x8000
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffff04444aa
	bne sp, a0, fail
	li sp, 0x46beeb91
	bne sp, a1, fail
	li sp, 0xffffffffc15e138f
	bne sp, a2, fail
	li sp, 0x52737522
	bne sp, a3, fail
	li sp, 0xfbbbb56
	bne sp, a4, fail
	li sp, 0xffffffffb941146f
	bne sp, a5, fail
	li sp, 0x3ea1ec71
	bne sp, a6, fail
	li sp, 0xffffffffad8c8ade
	bne sp, a7, fail
	li sp, 0xffffffffe0888954
	bne sp, s2, fail
	li sp, 0xffffffff8d7dd722
	bne sp, s3, fail
	li sp, 0xffffffff82bc271e
	bne sp, s4, fail
	li sp, 0xffffffffa4e6ea44
	bne sp, s5, fail
	li sp, 0xffffffffe0880954
	bne sp, s6, fail
	li sp, 0xffffffff8d7d5722
	bne sp, s7, fail
	li sp, 0xffffffff82bba71e
	bne sp, s8, fail
	li sp, 0xffffffffa4e66a44
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 40 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 20(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 40

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 1
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	not sp, zero
	bne sp, a0, fail
	ori sp, zero, 127
	bne sp, a1, fail
	li sp, 0xff7f
	bne sp, a2, fail
	li sp, 0xfeff
	bne sp, a3, fail
	ori sp, zero, 1
	bne sp, a4, fail
	li sp, 0xffffffffffffff81
	bne sp, a5, fail
	li sp, 0xffffffffffff0081
	bne sp, a6, fail
	li sp, 0xffffffffffff0101
	bne sp, a7, fail
	li sp, 0xfffffffffffffffe
	bne sp, s2, fail
	ori sp, zero, 254
	bne sp, s3, fail
	li sp, 0x1fefe
	bne sp, s4, fail
	li sp, 0x1fdfe
	bne sp, s5, fail
	li sp, 0xfffffffffffffffd
	bne sp, s6, fail
	ori sp, zero, 253
	bne sp, s7, fail
	li sp, 0x1fefd
	bne sp, s8, fail
	li sp, 0x1fdfd
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 41 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 20(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 41

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 1
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x7fff
	bne sp, a0, fail
	bne zero, a1, fail
	li sp, 0xff00
	bne sp, a2, fail
	ori sp, zero, 1
	bne sp, a3, fail
	li sp, 0xffffffffffff8001
	bne sp, a4, fail
	bne zero, a5, fail
	li sp, 0xffffffffffff0100
	bne sp, a6, fail
	not sp, zero
	bne sp, a7, fail
	li sp, 0xfffe
	bne sp, s2, fail
	bne zero, s3, fail
	li sp, 0x1fe00
	bne sp, s4, fail
	ori sp, zero, 2
	bne sp, s5, fail
	li sp, 0xfffd
	bne sp, s6, fail
	not sp, zero
	bne sp, s7, fail
	li sp, 0x1fdff
	bne sp, s8, fail
	ori sp, zero, 1
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 42 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 20(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 42

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 1
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 2
	bne sp, a0, fail
	ori sp, zero, 6
	bne sp, a1, fail
	ori sp, zero, 7
	bne sp, a2, fail
	ori sp, zero, 13
	bne sp, a3, fail
	li sp, 0xfffffffffffffffe
	bne sp, a4, fail
	li sp, 0xfffffffffffffffa
	bne sp, a5, fail
	li sp, 0xfffffffffffffff9
	bne sp, a6, fail
	li sp, 0xfffffffffffffff3
	bne sp, a7, fail
	ori sp, zero, 4
	bne sp, s2, fail
	ori sp, zero, 12
	bne sp, s3, fail
	ori sp, zero, 14
	bne sp, s4, fail
	ori sp, zero, 26
	bne sp, s5, fail
	ori sp, zero, 3
	bne sp, s6, fail
	ori sp, zero, 11
	bne sp, s7, fail
	ori sp, zero, 13
	bne sp, s8, fail
	ori sp, zero, 25
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 43 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 20(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 43

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 1
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 14
	bne sp, a0, fail
	li sp, 0xffef
	bne sp, a1, fail
	li sp, 0xfff0
	bne sp, a2, fail
	li sp, 0xfff6
	bne sp, a3, fail
	li sp, 0xfffffffffffffff2
	bne sp, a4, fail
	li sp, 0xffffffffffff0011
	bne sp, a5, fail
	li sp, 0xffffffffffff0010
	bne sp, a6, fail
	li sp, 0xffffffffffff000a
	bne sp, a7, fail
	ori sp, zero, 28
	bne sp, s2, fail
	li sp, 0x1ffde
	bne sp, s3, fail
	li sp, 0x1ffe0
	bne sp, s4, fail
	li sp, 0x1ffec
	bne sp, s5, fail
	ori sp, zero, 27
	bne sp, s6, fail
	li sp, 0x1ffdd
	bne sp, s7, fail
	li sp, 0x1ffdf
	bne sp, s8, fail
	li sp, 0x1ffeb
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 44 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 20(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 44

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 1
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfff7
	bne sp, a0, fail
	li sp, 0xfffb
	bne sp, a1, fail
	li sp, 0xfffc
	bne sp, a2, fail
	li sp, 0xfffd
	bne sp, a3, fail
	li sp, 0xffffffffffff0009
	bne sp, a4, fail
	li sp, 0xffffffffffff0005
	bne sp, a5, fail
	li sp, 0xffffffffffff0004
	bne sp, a6, fail
	li sp, 0xffffffffffff0003
	bne sp, a7, fail
	li sp, 0x1ffee
	bne sp, s2, fail
	li sp, 0x1fff6
	bne sp, s3, fail
	li sp, 0x1fff8
	bne sp, s4, fail
	li sp, 0x1fffa
	bne sp, s5, fail
	li sp, 0x1ffed
	bne sp, s6, fail
	li sp, 0x1fff5
	bne sp, s7, fail
	li sp, 0x1fff7
	bne sp, s8, fail
	li sp, 0x1fff9
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 45 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 20(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 45

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 1
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 253
	bne sp, a0, fail
	li sp, 0xfffe
	bne sp, a1, fail
	ori sp, zero, 126
	bne sp, a2, fail
	ori sp, zero, 254
	bne sp, a3, fail
	li sp, 0xffffffffffffff03
	bne sp, a4, fail
	li sp, 0xffffffffffff0002
	bne sp, a5, fail
	li sp, 0xffffffffffffff82
	bne sp, a6, fail
	li sp, 0xffffffffffffff02
	bne sp, a7, fail
	ori sp, zero, 506
	bne sp, s2, fail
	li sp, 0x1fffc
	bne sp, s3, fail
	ori sp, zero, 252
	bne sp, s4, fail
	ori sp, zero, 508
	bne sp, s5, fail
	ori sp, zero, 505
	bne sp, s6, fail
	li sp, 0x1fffb
	bne sp, s7, fail
	ori sp, zero, 251
	bne sp, s8, fail
	ori sp, zero, 507
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 46 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 20(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 46

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 1
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xff7e
	bne sp, a0, fail
	li sp, 0x7ffe
	bne sp, a1, fail
	li sp, 0x58dc02d
	bne sp, a2, fail
	li sp, 0xffffffff99e76af5
	bne sp, a3, fail
	li sp, 0xffffffffffff0082
	bne sp, a4, fail
	li sp, 0xffffffffffff8002
	bne sp, a5, fail
	li sp, 0xfffffffffa723fd3
	bne sp, a6, fail
	li sp, 0x6618950b
	bne sp, a7, fail
	li sp, 0x1fefc
	bne sp, s2, fail
	li sp, 0xfffc
	bne sp, s3, fail
	li sp, 0xb1b805a
	bne sp, s4, fail
	li sp, 0x33ced5ea
	bne sp, s5, fail
	li sp, 0x1fefb
	bne sp, s6, fail
	li sp, 0xfffb
	bne sp, s7, fail
	li sp, 0xb1b8059
	bne sp, s8, fail
	li sp, 0x33ced5e9
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 47 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 20(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 47

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 1
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffff044c4a9
	bne sp, a0, fail
	li sp, 0x46bf6b90
	bne sp, a1, fail
	li sp, 0xffffffffc15e938e
	bne sp, a2, fail
	li sp, 0x5273f521
	bne sp, a3, fail
	li sp, 0xfbb3b57
	bne sp, a4, fail
	li sp, 0xffffffffb9409470
	bne sp, a5, fail
	li sp, 0x3ea16c72
	bne sp, a6, fail
	li sp, 0xffffffffad8c0adf
	bne sp, a7, fail
	li sp, 0xffffffffe0898952
	bne sp, s2, fail
	li sp, 0xffffffff8d7ed720
	bne sp, s3, fail
	li sp, 0xffffffff82bd271c
	bne sp, s4, fail
	li sp, 0xffffffffa4e7ea42
	bne sp, s5, fail
	li sp, 0xffffffffe0898951
	bne sp, s6, fail
	li sp, 0xffffffff8d7ed71f
	bne sp, s7, fail
	li sp, 0xffffffff82bd271b
	bne sp, s8, fail
	li sp, 0xffffffffa4e7ea41
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 48 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 24(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 48

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff01
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffff00ff
	bne sp, a0, fail
	li sp, 0xffffffffffff017f
	bne sp, a1, fail
	ori sp, zero, 127
	bne sp, a2, fail
	not sp, zero
	bne sp, a3, fail
	li sp, 0xff01
	bne sp, a4, fail
	li sp, 0xfe81
	bne sp, a5, fail
	li sp, 0xffffffffffffff81
	bne sp, a6, fail
	ori sp, zero, 1
	bne sp, a7, fail
	li sp, 0xfffffffffffe01fe
	bne sp, s2, fail
	li sp, 0xfffffffffffe02fe
	bne sp, s3, fail
	ori sp, zero, 254
	bne sp, s4, fail
	li sp, 0xfffffffffffffffe
	bne sp, s5, fail
	li sp, 0xfffffffffffd02fd
	bne sp, s6, fail
	li sp, 0xfffffffffffd03fd
	bne sp, s7, fail
	li sp, 0xffffffffffff01fd
	bne sp, s8, fail
	li sp, 0xffffffffffff00fd
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 49 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 24(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 49

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff01
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffff80ff
	bne sp, a0, fail
	li sp, 0xffffffffffff0100
	bne sp, a1, fail
	bne zero, a2, fail
	li sp, 0xffffffffffff0101
	bne sp, a3, fail
	li sp, 0x7f01
	bne sp, a4, fail
	li sp, 0xff00
	bne sp, a5, fail
	bne zero, a6, fail
	li sp, 0xfeff
	bne sp, a7, fail
	li sp, 0xffffffffffff01fe
	bne sp, s2, fail
	li sp, 0xfffffffffffe0200
	bne sp, s3, fail
	bne zero, s4, fail
	li sp, 0xfffffffffffe0202
	bne sp, s5, fail
	li sp, 0xfffffffffffe02fd
	bne sp, s6, fail
	li sp, 0xfffffffffffd02ff
	bne sp, s7, fail
	li sp, 0xffffffffffff00ff
	bne sp, s8, fail
	li sp, 0xfffffffffffd0301
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 50 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 24(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 50

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff01
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffff0102
	bne sp, a0, fail
	li sp, 0xffffffffffff0106
	bne sp, a1, fail
	li sp, 0xffffffffffff0107
	bne sp, a2, fail
	li sp, 0xffffffffffff010d
	bne sp, a3, fail
	li sp, 0xfefe
	bne sp, a4, fail
	li sp, 0xfefa
	bne sp, a5, fail
	li sp, 0xfef9
	bne sp, a6, fail
	li sp, 0xfef3
	bne sp, a7, fail
	li sp, 0xfffffffffffe0204
	bne sp, s2, fail
	li sp, 0xfffffffffffe020c
	bne sp, s3, fail
	li sp, 0xfffffffffffe020e
	bne sp, s4, fail
	li sp, 0xfffffffffffe021a
	bne sp, s5, fail
	li sp, 0xfffffffffffd0303
	bne sp, s6, fail
	li sp, 0xfffffffffffd030b
	bne sp, s7, fail
	li sp, 0xfffffffffffd030d
	bne sp, s8, fail
	li sp, 0xfffffffffffd0319
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 51 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 24(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 51

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff01
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffff010e
	bne sp, a0, fail
	ori sp, zero, 239
	bne sp, a1, fail
	ori sp, zero, 240
	bne sp, a2, fail
	ori sp, zero, 246
	bne sp, a3, fail
	li sp, 0xfef2
	bne sp, a4, fail
	li sp, 0xffffffffffffff11
	bne sp, a5, fail
	li sp, 0xffffffffffffff10
	bne sp, a6, fail
	li sp, 0xffffffffffffff0a
	bne sp, a7, fail
	li sp, 0xfffffffffffe021c
	bne sp, s2, fail
	ori sp, zero, 478
	bne sp, s3, fail
	ori sp, zero, 480
	bne sp, s4, fail
	ori sp, zero, 492
	bne sp, s5, fail
	li sp, 0xfffffffffffd031b
	bne sp, s6, fail
	li sp, 0xffffffffffff02dd
	bne sp, s7, fail
	li sp, 0xffffffffffff02df
	bne sp, s8, fail
	li sp, 0xffffffffffff02eb
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 52 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 24(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 52

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff01
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 247
	bne sp, a0, fail
	ori sp, zero, 251
	bne sp, a1, fail
	ori sp, zero, 252
	bne sp, a2, fail
	ori sp, zero, 253
	bne sp, a3, fail
	li sp, 0xffffffffffffff09
	bne sp, a4, fail
	li sp, 0xffffffffffffff05
	bne sp, a5, fail
	li sp, 0xffffffffffffff04
	bne sp, a6, fail
	li sp, 0xffffffffffffff03
	bne sp, a7, fail
	ori sp, zero, 494
	bne sp, s2, fail
	ori sp, zero, 502
	bne sp, s3, fail
	ori sp, zero, 504
	bne sp, s4, fail
	ori sp, zero, 506
	bne sp, s5, fail
	li sp, 0xffffffffffff02ed
	bne sp, s6, fail
	li sp, 0xffffffffffff02f5
	bne sp, s7, fail
	li sp, 0xffffffffffff02f7
	bne sp, s8, fail
	li sp, 0xffffffffffff02f9
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 53 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 24(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 53

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff01
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffff01fd
	bne sp, a0, fail
	ori sp, zero, 254
	bne sp, a1, fail
	li sp, 0xffffffffffff017e
	bne sp, a2, fail
	li sp, 0xffffffffffff01fe
	bne sp, a3, fail
	li sp, 0xfe03
	bne sp, a4, fail
	li sp, 0xffffffffffffff02
	bne sp, a5, fail
	li sp, 0xfe82
	bne sp, a6, fail
	li sp, 0xfe02
	bne sp, a7, fail
	li sp, 0xfffffffffffe03fa
	bne sp, s2, fail
	ori sp, zero, 508
	bne sp, s3, fail
	li sp, 0xfffffffffffe02fc
	bne sp, s4, fail
	li sp, 0xfffffffffffe03fc
	bne sp, s5, fail
	li sp, 0xfffffffffffd04f9
	bne sp, s6, fail
	li sp, 0xffffffffffff02fb
	bne sp, s7, fail
	li sp, 0xfffffffffffd03fb
	bne sp, s8, fail
	li sp, 0xfffffffffffd04fb
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 54 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 24(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 54

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff01
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 126
	bne sp, a0, fail
	li sp, 0xffffffffffff80fe
	bne sp, a1, fail
	li sp, 0x58cc12d
	bne sp, a2, fail
	li sp, 0xffffffff99e66bf5
	bne sp, a3, fail
	li sp, 0xffffffffffffff82
	bne sp, a4, fail
	li sp, 0x7f02
	bne sp, a5, fail
	li sp, 0xfffffffffa733ed3
	bne sp, a6, fail
	li sp, 0x6619940b
	bne sp, a7, fail
	ori sp, zero, 252
	bne sp, s2, fail
	li sp, 0xffffffffffff01fc
	bne sp, s3, fail
	li sp, 0xb19825a
	bne sp, s4, fail
	li sp, 0x33ccd7ea
	bne sp, s5, fail
	li sp, 0xffffffffffff01fb
	bne sp, s6, fail
	li sp, 0xfffffffffffe02fb
	bne sp, s7, fail
	li sp, 0xb188359
	bne sp, s8, fail
	li sp, 0x33cbd8e9
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 55 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 24(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 55

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff01
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffff043c5a9
	bne sp, a0, fail
	li sp, 0x46be6c90
	bne sp, a1, fail
	li sp, 0xffffffffc15d948e
	bne sp, a2, fail
	li sp, 0x5272f621
	bne sp, a3, fail
	li sp, 0xfbc3a57
	bne sp, a4, fail
	li sp, 0xffffffffb9419370
	bne sp, a5, fail
	li sp, 0x3ea26b72
	bne sp, a6, fail
	li sp, 0xffffffffad8d09df
	bne sp, a7, fail
	li sp, 0xffffffffe0878b52
	bne sp, s2, fail
	li sp, 0xffffffff8d7cd920
	bne sp, s3, fail
	li sp, 0xffffffff82bb291c
	bne sp, s4, fail
	li sp, 0xffffffffa4e5ec42
	bne sp, s5, fail
	li sp, 0xffffffffe0868c51
	bne sp, s6, fail
	li sp, 0xffffffff8d7bda1f
	bne sp, s7, fail
	li sp, 0xffffffff82ba2a1b
	bne sp, s8, fail
	li sp, 0xffffffffa4e4ed41
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 56 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 28(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 56

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 2
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffffffffffe
	bne sp, a0, fail
	ori sp, zero, 126
	bne sp, a1, fail
	li sp, 0xff7e
	bne sp, a2, fail
	li sp, 0xfefe
	bne sp, a3, fail
	ori sp, zero, 2
	bne sp, a4, fail
	li sp, 0xffffffffffffff82
	bne sp, a5, fail
	li sp, 0xffffffffffff0082
	bne sp, a6, fail
	li sp, 0xffffffffffff0102
	bne sp, a7, fail
	li sp, 0xfffffffffffffffc
	bne sp, s2, fail
	ori sp, zero, 252
	bne sp, s3, fail
	li sp, 0x1fefc
	bne sp, s4, fail
	li sp, 0x1fdfc
	bne sp, s5, fail
	li sp, 0xfffffffffffffffa
	bne sp, s6, fail
	ori sp, zero, 250
	bne sp, s7, fail
	li sp, 0x1fefa
	bne sp, s8, fail
	li sp, 0x1fdfa
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 57 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 28(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 57

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 2
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x7ffe
	bne sp, a0, fail
	not sp, zero
	bne sp, a1, fail
	li sp, 0xfeff
	bne sp, a2, fail
	bne zero, a3, fail
	li sp, 0xffffffffffff8002
	bne sp, a4, fail
	ori sp, zero, 1
	bne sp, a5, fail
	li sp, 0xffffffffffff0101
	bne sp, a6, fail
	bne zero, a7, fail
	li sp, 0xfffc
	bne sp, s2, fail
	li sp, 0xfffffffffffffffe
	bne sp, s3, fail
	li sp, 0x1fdfe
	bne sp, s4, fail
	bne zero, s5, fail
	li sp, 0xfffa
	bne sp, s6, fail
	li sp, 0xfffffffffffffffc
	bne sp, s7, fail
	li sp, 0x1fdfc
	bne sp, s8, fail
	li sp, 0xfffffffffffffffe
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 58 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 28(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 58

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 2
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 1
	bne sp, a0, fail
	ori sp, zero, 5
	bne sp, a1, fail
	ori sp, zero, 6
	bne sp, a2, fail
	ori sp, zero, 12
	bne sp, a3, fail
	not sp, zero
	bne sp, a4, fail
	li sp, 0xfffffffffffffffb
	bne sp, a5, fail
	li sp, 0xfffffffffffffffa
	bne sp, a6, fail
	li sp, 0xfffffffffffffff4
	bne sp, a7, fail
	ori sp, zero, 2
	bne sp, s2, fail
	ori sp, zero, 10
	bne sp, s3, fail
	ori sp, zero, 12
	bne sp, s4, fail
	ori sp, zero, 24
	bne sp, s5, fail
	bne zero, s6, fail
	ori sp, zero, 8
	bne sp, s7, fail
	ori sp, zero, 10
	bne sp, s8, fail
	ori sp, zero, 22
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 59 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 28(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 59

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 2
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 13
	bne sp, a0, fail
	li sp, 0xffee
	bne sp, a1, fail
	li sp, 0xffef
	bne sp, a2, fail
	li sp, 0xfff5
	bne sp, a3, fail
	li sp, 0xfffffffffffffff3
	bne sp, a4, fail
	li sp, 0xffffffffffff0012
	bne sp, a5, fail
	li sp, 0xffffffffffff0011
	bne sp, a6, fail
	li sp, 0xffffffffffff000b
	bne sp, a7, fail
	ori sp, zero, 26
	bne sp, s2, fail
	li sp, 0x1ffdc
	bne sp, s3, fail
	li sp, 0x1ffde
	bne sp, s4, fail
	li sp, 0x1ffea
	bne sp, s5, fail
	ori sp, zero, 24
	bne sp, s6, fail
	li sp, 0x1ffda
	bne sp, s7, fail
	li sp, 0x1ffdc
	bne sp, s8, fail
	li sp, 0x1ffe8
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 60 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 28(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 60

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 2
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfff6
	bne sp, a0, fail
	li sp, 0xfffa
	bne sp, a1, fail
	li sp, 0xfffb
	bne sp, a2, fail
	li sp, 0xfffc
	bne sp, a3, fail
	li sp, 0xffffffffffff000a
	bne sp, a4, fail
	li sp, 0xffffffffffff0006
	bne sp, a5, fail
	li sp, 0xffffffffffff0005
	bne sp, a6, fail
	li sp, 0xffffffffffff0004
	bne sp, a7, fail
	li sp, 0x1ffec
	bne sp, s2, fail
	li sp, 0x1fff4
	bne sp, s3, fail
	li sp, 0x1fff6
	bne sp, s4, fail
	li sp, 0x1fff8
	bne sp, s5, fail
	li sp, 0x1ffea
	bne sp, s6, fail
	li sp, 0x1fff2
	bne sp, s7, fail
	li sp, 0x1fff4
	bne sp, s8, fail
	li sp, 0x1fff6
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 61 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 28(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 61

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 2
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 252
	bne sp, a0, fail
	li sp, 0xfffd
	bne sp, a1, fail
	ori sp, zero, 125
	bne sp, a2, fail
	ori sp, zero, 253
	bne sp, a3, fail
	li sp, 0xffffffffffffff04
	bne sp, a4, fail
	li sp, 0xffffffffffff0003
	bne sp, a5, fail
	li sp, 0xffffffffffffff83
	bne sp, a6, fail
	li sp, 0xffffffffffffff03
	bne sp, a7, fail
	ori sp, zero, 504
	bne sp, s2, fail
	li sp, 0x1fffa
	bne sp, s3, fail
	ori sp, zero, 250
	bne sp, s4, fail
	ori sp, zero, 506
	bne sp, s5, fail
	ori sp, zero, 502
	bne sp, s6, fail
	li sp, 0x1fff8
	bne sp, s7, fail
	ori sp, zero, 248
	bne sp, s8, fail
	ori sp, zero, 504
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 62 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 28(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 62

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 2
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xff7d
	bne sp, a0, fail
	li sp, 0x7ffd
	bne sp, a1, fail
	li sp, 0x58dc02c
	bne sp, a2, fail
	li sp, 0xffffffff99e76af4
	bne sp, a3, fail
	li sp, 0xffffffffffff0083
	bne sp, a4, fail
	li sp, 0xffffffffffff8003
	bne sp, a5, fail
	li sp, 0xfffffffffa723fd4
	bne sp, a6, fail
	li sp, 0x6618950c
	bne sp, a7, fail
	li sp, 0x1fefa
	bne sp, s2, fail
	li sp, 0xfffa
	bne sp, s3, fail
	li sp, 0xb1b8058
	bne sp, s4, fail
	li sp, 0x33ced5e8
	bne sp, s5, fail
	li sp, 0x1fef8
	bne sp, s6, fail
	li sp, 0xfff8
	bne sp, s7, fail
	li sp, 0xb1b8056
	bne sp, s8, fail
	li sp, 0x33ced5e6
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 63 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 28(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 63

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 2
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffff044c4a8
	bne sp, a0, fail
	li sp, 0x46bf6b8f
	bne sp, a1, fail
	li sp, 0xffffffffc15e938d
	bne sp, a2, fail
	li sp, 0x5273f520
	bne sp, a3, fail
	li sp, 0xfbb3b58
	bne sp, a4, fail
	li sp, 0xffffffffb9409471
	bne sp, a5, fail
	li sp, 0x3ea16c73
	bne sp, a6, fail
	li sp, 0xffffffffad8c0ae0
	bne sp, a7, fail
	li sp, 0xffffffffe0898950
	bne sp, s2, fail
	li sp, 0xffffffff8d7ed71e
	bne sp, s3, fail
	li sp, 0xffffffff82bd271a
	bne sp, s4, fail
	li sp, 0xffffffffa4e7ea40
	bne sp, s5, fail
	li sp, 0xffffffffe089894e
	bne sp, s6, fail
	li sp, 0xffffffff8d7ed71c
	bne sp, s7, fail
	li sp, 0xffffffff82bd2718
	bne sp, s8, fail
	li sp, 0xffffffffa4e7ea3e
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 64 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 32(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 64

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 3
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffffffffffd
	bne sp, a0, fail
	ori sp, zero, 125
	bne sp, a1, fail
	li sp, 0xff7d
	bne sp, a2, fail
	li sp, 0xfefd
	bne sp, a3, fail
	ori sp, zero, 3
	bne sp, a4, fail
	li sp, 0xffffffffffffff83
	bne sp, a5, fail
	li sp, 0xffffffffffff0083
	bne sp, a6, fail
	li sp, 0xffffffffffff0103
	bne sp, a7, fail
	li sp, 0xfffffffffffffffa
	bne sp, s2, fail
	ori sp, zero, 250
	bne sp, s3, fail
	li sp, 0x1fefa
	bne sp, s4, fail
	li sp, 0x1fdfa
	bne sp, s5, fail
	li sp, 0xfffffffffffffff7
	bne sp, s6, fail
	ori sp, zero, 247
	bne sp, s7, fail
	li sp, 0x1fef7
	bne sp, s8, fail
	li sp, 0x1fdf7
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 65 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 32(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 65

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 3
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x7ffd
	bne sp, a0, fail
	li sp, 0xfffffffffffffffe
	bne sp, a1, fail
	li sp, 0xfefe
	bne sp, a2, fail
	not sp, zero
	bne sp, a3, fail
	li sp, 0xffffffffffff8003
	bne sp, a4, fail
	ori sp, zero, 2
	bne sp, a5, fail
	li sp, 0xffffffffffff0102
	bne sp, a6, fail
	ori sp, zero, 1
	bne sp, a7, fail
	li sp, 0xfffa
	bne sp, s2, fail
	li sp, 0xfffffffffffffffc
	bne sp, s3, fail
	li sp, 0x1fdfc
	bne sp, s4, fail
	li sp, 0xfffffffffffffffe
	bne sp, s5, fail
	li sp, 0xfff7
	bne sp, s6, fail
	li sp, 0xfffffffffffffff9
	bne sp, s7, fail
	li sp, 0x1fdf9
	bne sp, s8, fail
	li sp, 0xfffffffffffffffb
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 66 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 32(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 66

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 3
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	ori sp, zero, 4
	bne sp, a1, fail
	ori sp, zero, 5
	bne sp, a2, fail
	ori sp, zero, 11
	bne sp, a3, fail
	bne zero, a4, fail
	li sp, 0xfffffffffffffffc
	bne sp, a5, fail
	li sp, 0xfffffffffffffffb
	bne sp, a6, fail
	li sp, 0xfffffffffffffff5
	bne sp, a7, fail
	bne zero, s2, fail
	ori sp, zero, 8
	bne sp, s3, fail
	ori sp, zero, 10
	bne sp, s4, fail
	ori sp, zero, 22
	bne sp, s5, fail
	li sp, 0xfffffffffffffffd
	bne sp, s6, fail
	ori sp, zero, 5
	bne sp, s7, fail
	ori sp, zero, 7
	bne sp, s8, fail
	ori sp, zero, 19
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 67 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 32(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 67

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 3
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 12
	bne sp, a0, fail
	li sp, 0xffed
	bne sp, a1, fail
	li sp, 0xffee
	bne sp, a2, fail
	li sp, 0xfff4
	bne sp, a3, fail
	li sp, 0xfffffffffffffff4
	bne sp, a4, fail
	li sp, 0xffffffffffff0013
	bne sp, a5, fail
	li sp, 0xffffffffffff0012
	bne sp, a6, fail
	li sp, 0xffffffffffff000c
	bne sp, a7, fail
	ori sp, zero, 24
	bne sp, s2, fail
	li sp, 0x1ffda
	bne sp, s3, fail
	li sp, 0x1ffdc
	bne sp, s4, fail
	li sp, 0x1ffe8
	bne sp, s5, fail
	ori sp, zero, 21
	bne sp, s6, fail
	li sp, 0x1ffd7
	bne sp, s7, fail
	li sp, 0x1ffd9
	bne sp, s8, fail
	li sp, 0x1ffe5
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 68 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 32(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 68

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 3
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfff5
	bne sp, a0, fail
	li sp, 0xfff9
	bne sp, a1, fail
	li sp, 0xfffa
	bne sp, a2, fail
	li sp, 0xfffb
	bne sp, a3, fail
	li sp, 0xffffffffffff000b
	bne sp, a4, fail
	li sp, 0xffffffffffff0007
	bne sp, a5, fail
	li sp, 0xffffffffffff0006
	bne sp, a6, fail
	li sp, 0xffffffffffff0005
	bne sp, a7, fail
	li sp, 0x1ffea
	bne sp, s2, fail
	li sp, 0x1fff2
	bne sp, s3, fail
	li sp, 0x1fff4
	bne sp, s4, fail
	li sp, 0x1fff6
	bne sp, s5, fail
	li sp, 0x1ffe7
	bne sp, s6, fail
	li sp, 0x1ffef
	bne sp, s7, fail
	li sp, 0x1fff1
	bne sp, s8, fail
	li sp, 0x1fff3
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 69 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 32(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 69

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 3
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 251
	bne sp, a0, fail
	li sp, 0xfffc
	bne sp, a1, fail
	ori sp, zero, 124
	bne sp, a2, fail
	ori sp, zero, 252
	bne sp, a3, fail
	li sp, 0xffffffffffffff05
	bne sp, a4, fail
	li sp, 0xffffffffffff0004
	bne sp, a5, fail
	li sp, 0xffffffffffffff84
	bne sp, a6, fail
	li sp, 0xffffffffffffff04
	bne sp, a7, fail
	ori sp, zero, 502
	bne sp, s2, fail
	li sp, 0x1fff8
	bne sp, s3, fail
	ori sp, zero, 248
	bne sp, s4, fail
	ori sp, zero, 504
	bne sp, s5, fail
	ori sp, zero, 499
	bne sp, s6, fail
	li sp, 0x1fff5
	bne sp, s7, fail
	ori sp, zero, 245
	bne sp, s8, fail
	ori sp, zero, 501
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 70 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 32(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 70

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 3
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xff7c
	bne sp, a0, fail
	li sp, 0x7ffc
	bne sp, a1, fail
	li sp, 0x58dc02b
	bne sp, a2, fail
	li sp, 0xffffffff99e76af3
	bne sp, a3, fail
	li sp, 0xffffffffffff0084
	bne sp, a4, fail
	li sp, 0xffffffffffff8004
	bne sp, a5, fail
	li sp, 0xfffffffffa723fd5
	bne sp, a6, fail
	li sp, 0x6618950d
	bne sp, a7, fail
	li sp, 0x1fef8
	bne sp, s2, fail
	li sp, 0xfff8
	bne sp, s3, fail
	li sp, 0xb1b8056
	bne sp, s4, fail
	li sp, 0x33ced5e6
	bne sp, s5, fail
	li sp, 0x1fef5
	bne sp, s6, fail
	li sp, 0xfff5
	bne sp, s7, fail
	li sp, 0xb1b8053
	bne sp, s8, fail
	li sp, 0x33ced5e3
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 71 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 32(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 71

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 3
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffff044c4a7
	bne sp, a0, fail
	li sp, 0x46bf6b8e
	bne sp, a1, fail
	li sp, 0xffffffffc15e938c
	bne sp, a2, fail
	li sp, 0x5273f51f
	bne sp, a3, fail
	li sp, 0xfbb3b59
	bne sp, a4, fail
	li sp, 0xffffffffb9409472
	bne sp, a5, fail
	li sp, 0x3ea16c74
	bne sp, a6, fail
	li sp, 0xffffffffad8c0ae1
	bne sp, a7, fail
	li sp, 0xffffffffe089894e
	bne sp, s2, fail
	li sp, 0xffffffff8d7ed71c
	bne sp, s3, fail
	li sp, 0xffffffff82bd2718
	bne sp, s4, fail
	li sp, 0xffffffffa4e7ea3e
	bne sp, s5, fail
	li sp, 0xffffffffe089894b
	bne sp, s6, fail
	li sp, 0xffffffff8d7ed719
	bne sp, s7, fail
	li sp, 0xffffffff82bd2715
	bne sp, s8, fail
	li sp, 0xffffffffa4e7ea3b
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 72 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 36(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 72

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 7
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffffffffff9
	bne sp, a0, fail
	ori sp, zero, 121
	bne sp, a1, fail
	li sp, 0xff79
	bne sp, a2, fail
	li sp, 0xfef9
	bne sp, a3, fail
	ori sp, zero, 7
	bne sp, a4, fail
	li sp, 0xffffffffffffff87
	bne sp, a5, fail
	li sp, 0xffffffffffff0087
	bne sp, a6, fail
	li sp, 0xffffffffffff0107
	bne sp, a7, fail
	li sp, 0xfffffffffffffff2
	bne sp, s2, fail
	ori sp, zero, 242
	bne sp, s3, fail
	li sp, 0x1fef2
	bne sp, s4, fail
	li sp, 0x1fdf2
	bne sp, s5, fail
	li sp, 0xffffffffffffffeb
	bne sp, s6, fail
	ori sp, zero, 235
	bne sp, s7, fail
	li sp, 0x1feeb
	bne sp, s8, fail
	li sp, 0x1fdeb
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 73 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 36(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 73

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 7
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x7ff9
	bne sp, a0, fail
	li sp, 0xfffffffffffffffa
	bne sp, a1, fail
	li sp, 0xfefa
	bne sp, a2, fail
	li sp, 0xfffffffffffffffb
	bne sp, a3, fail
	li sp, 0xffffffffffff8007
	bne sp, a4, fail
	ori sp, zero, 6
	bne sp, a5, fail
	li sp, 0xffffffffffff0106
	bne sp, a6, fail
	ori sp, zero, 5
	bne sp, a7, fail
	li sp, 0xfff2
	bne sp, s2, fail
	li sp, 0xfffffffffffffff4
	bne sp, s3, fail
	li sp, 0x1fdf4
	bne sp, s4, fail
	li sp, 0xfffffffffffffff6
	bne sp, s5, fail
	li sp, 0xffeb
	bne sp, s6, fail
	li sp, 0xffffffffffffffed
	bne sp, s7, fail
	li sp, 0x1fded
	bne sp, s8, fail
	li sp, 0xffffffffffffffef
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 74 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 36(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 74

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 7
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffffffffffc
	bne sp, a0, fail
	bne zero, a1, fail
	ori sp, zero, 1
	bne sp, a2, fail
	ori sp, zero, 7
	bne sp, a3, fail
	ori sp, zero, 4
	bne sp, a4, fail
	bne zero, a5, fail
	not sp, zero
	bne sp, a6, fail
	li sp, 0xfffffffffffffff9
	bne sp, a7, fail
	li sp, 0xfffffffffffffff8
	bne sp, s2, fail
	bne zero, s3, fail
	ori sp, zero, 2
	bne sp, s4, fail
	ori sp, zero, 14
	bne sp, s5, fail
	li sp, 0xfffffffffffffff1
	bne sp, s6, fail
	li sp, 0xfffffffffffffff9
	bne sp, s7, fail
	li sp, 0xfffffffffffffffb
	bne sp, s8, fail
	ori sp, zero, 7
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 75 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 36(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 75

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 7
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 8
	bne sp, a0, fail
	li sp, 0xffe9
	bne sp, a1, fail
	li sp, 0xffea
	bne sp, a2, fail
	li sp, 0xfff0
	bne sp, a3, fail
	li sp, 0xfffffffffffffff8
	bne sp, a4, fail
	li sp, 0xffffffffffff0017
	bne sp, a5, fail
	li sp, 0xffffffffffff0016
	bne sp, a6, fail
	li sp, 0xffffffffffff0010
	bne sp, a7, fail
	ori sp, zero, 16
	bne sp, s2, fail
	li sp, 0x1ffd2
	bne sp, s3, fail
	li sp, 0x1ffd4
	bne sp, s4, fail
	li sp, 0x1ffe0
	bne sp, s5, fail
	ori sp, zero, 9
	bne sp, s6, fail
	li sp, 0x1ffcb
	bne sp, s7, fail
	li sp, 0x1ffcd
	bne sp, s8, fail
	li sp, 0x1ffd9
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 76 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 36(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 76

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 7
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfff1
	bne sp, a0, fail
	li sp, 0xfff5
	bne sp, a1, fail
	li sp, 0xfff6
	bne sp, a2, fail
	li sp, 0xfff7
	bne sp, a3, fail
	li sp, 0xffffffffffff000f
	bne sp, a4, fail
	li sp, 0xffffffffffff000b
	bne sp, a5, fail
	li sp, 0xffffffffffff000a
	bne sp, a6, fail
	li sp, 0xffffffffffff0009
	bne sp, a7, fail
	li sp, 0x1ffe2
	bne sp, s2, fail
	li sp, 0x1ffea
	bne sp, s3, fail
	li sp, 0x1ffec
	bne sp, s4, fail
	li sp, 0x1ffee
	bne sp, s5, fail
	li sp, 0x1ffdb
	bne sp, s6, fail
	li sp, 0x1ffe3
	bne sp, s7, fail
	li sp, 0x1ffe5
	bne sp, s8, fail
	li sp, 0x1ffe7
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 77 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 36(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 77

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 7
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 247
	bne sp, a0, fail
	li sp, 0xfff8
	bne sp, a1, fail
	ori sp, zero, 120
	bne sp, a2, fail
	ori sp, zero, 248
	bne sp, a3, fail
	li sp, 0xffffffffffffff09
	bne sp, a4, fail
	li sp, 0xffffffffffff0008
	bne sp, a5, fail
	li sp, 0xffffffffffffff88
	bne sp, a6, fail
	li sp, 0xffffffffffffff08
	bne sp, a7, fail
	ori sp, zero, 494
	bne sp, s2, fail
	li sp, 0x1fff0
	bne sp, s3, fail
	ori sp, zero, 240
	bne sp, s4, fail
	ori sp, zero, 496
	bne sp, s5, fail
	ori sp, zero, 487
	bne sp, s6, fail
	li sp, 0x1ffe9
	bne sp, s7, fail
	ori sp, zero, 233
	bne sp, s8, fail
	ori sp, zero, 489
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 78 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 36(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 78

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 7
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xff78
	bne sp, a0, fail
	li sp, 0x7ff8
	bne sp, a1, fail
	li sp, 0x58dc027
	bne sp, a2, fail
	li sp, 0xffffffff99e76aef
	bne sp, a3, fail
	li sp, 0xffffffffffff0088
	bne sp, a4, fail
	li sp, 0xffffffffffff8008
	bne sp, a5, fail
	li sp, 0xfffffffffa723fd9
	bne sp, a6, fail
	li sp, 0x66189511
	bne sp, a7, fail
	li sp, 0x1fef0
	bne sp, s2, fail
	li sp, 0xfff0
	bne sp, s3, fail
	li sp, 0xb1b804e
	bne sp, s4, fail
	li sp, 0x33ced5de
	bne sp, s5, fail
	li sp, 0x1fee9
	bne sp, s6, fail
	li sp, 0xffe9
	bne sp, s7, fail
	li sp, 0xb1b8047
	bne sp, s8, fail
	li sp, 0x33ced5d7
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 79 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 36(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 79

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 7
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffff044c4a3
	bne sp, a0, fail
	li sp, 0x46bf6b8a
	bne sp, a1, fail
	li sp, 0xffffffffc15e9388
	bne sp, a2, fail
	li sp, 0x5273f51b
	bne sp, a3, fail
	li sp, 0xfbb3b5d
	bne sp, a4, fail
	li sp, 0xffffffffb9409476
	bne sp, a5, fail
	li sp, 0x3ea16c78
	bne sp, a6, fail
	li sp, 0xffffffffad8c0ae5
	bne sp, a7, fail
	li sp, 0xffffffffe0898946
	bne sp, s2, fail
	li sp, 0xffffffff8d7ed714
	bne sp, s3, fail
	li sp, 0xffffffff82bd2710
	bne sp, s4, fail
	li sp, 0xffffffffa4e7ea36
	bne sp, s5, fail
	li sp, 0xffffffffe089893f
	bne sp, s6, fail
	li sp, 0xffffffff8d7ed70d
	bne sp, s7, fail
	li sp, 0xffffffff82bd2709
	bne sp, s8, fail
	li sp, 0xffffffffa4e7ea2f
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 80 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 40(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 80

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 8
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffffffffff8
	bne sp, a0, fail
	ori sp, zero, 120
	bne sp, a1, fail
	li sp, 0xff78
	bne sp, a2, fail
	li sp, 0xfef8
	bne sp, a3, fail
	ori sp, zero, 8
	bne sp, a4, fail
	li sp, 0xffffffffffffff88
	bne sp, a5, fail
	li sp, 0xffffffffffff0088
	bne sp, a6, fail
	li sp, 0xffffffffffff0108
	bne sp, a7, fail
	li sp, 0xfffffffffffffff0
	bne sp, s2, fail
	ori sp, zero, 240
	bne sp, s3, fail
	li sp, 0x1fef0
	bne sp, s4, fail
	li sp, 0x1fdf0
	bne sp, s5, fail
	li sp, 0xffffffffffffffe8
	bne sp, s6, fail
	ori sp, zero, 232
	bne sp, s7, fail
	li sp, 0x1fee8
	bne sp, s8, fail
	li sp, 0x1fde8
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 81 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 40(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 81

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 8
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x7ff8
	bne sp, a0, fail
	li sp, 0xfffffffffffffff9
	bne sp, a1, fail
	li sp, 0xfef9
	bne sp, a2, fail
	li sp, 0xfffffffffffffffa
	bne sp, a3, fail
	li sp, 0xffffffffffff8008
	bne sp, a4, fail
	ori sp, zero, 7
	bne sp, a5, fail
	li sp, 0xffffffffffff0107
	bne sp, a6, fail
	ori sp, zero, 6
	bne sp, a7, fail
	li sp, 0xfff0
	bne sp, s2, fail
	li sp, 0xfffffffffffffff2
	bne sp, s3, fail
	li sp, 0x1fdf2
	bne sp, s4, fail
	li sp, 0xfffffffffffffff4
	bne sp, s5, fail
	li sp, 0xffe8
	bne sp, s6, fail
	li sp, 0xffffffffffffffea
	bne sp, s7, fail
	li sp, 0x1fdea
	bne sp, s8, fail
	li sp, 0xffffffffffffffec
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 82 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 40(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 82

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 8
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffffffffffb
	bne sp, a0, fail
	not sp, zero
	bne sp, a1, fail
	bne zero, a2, fail
	ori sp, zero, 6
	bne sp, a3, fail
	ori sp, zero, 5
	bne sp, a4, fail
	ori sp, zero, 1
	bne sp, a5, fail
	bne zero, a6, fail
	li sp, 0xfffffffffffffffa
	bne sp, a7, fail
	li sp, 0xfffffffffffffff6
	bne sp, s2, fail
	li sp, 0xfffffffffffffffe
	bne sp, s3, fail
	bne zero, s4, fail
	ori sp, zero, 12
	bne sp, s5, fail
	li sp, 0xffffffffffffffee
	bne sp, s6, fail
	li sp, 0xfffffffffffffff6
	bne sp, s7, fail
	li sp, 0xfffffffffffffff8
	bne sp, s8, fail
	ori sp, zero, 4
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 83 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 40(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 83

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 8
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 7
	bne sp, a0, fail
	li sp, 0xffe8
	bne sp, a1, fail
	li sp, 0xffe9
	bne sp, a2, fail
	li sp, 0xffef
	bne sp, a3, fail
	li sp, 0xfffffffffffffff9
	bne sp, a4, fail
	li sp, 0xffffffffffff0018
	bne sp, a5, fail
	li sp, 0xffffffffffff0017
	bne sp, a6, fail
	li sp, 0xffffffffffff0011
	bne sp, a7, fail
	ori sp, zero, 14
	bne sp, s2, fail
	li sp, 0x1ffd0
	bne sp, s3, fail
	li sp, 0x1ffd2
	bne sp, s4, fail
	li sp, 0x1ffde
	bne sp, s5, fail
	ori sp, zero, 6
	bne sp, s6, fail
	li sp, 0x1ffc8
	bne sp, s7, fail
	li sp, 0x1ffca
	bne sp, s8, fail
	li sp, 0x1ffd6
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 84 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 40(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 84

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 8
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfff0
	bne sp, a0, fail
	li sp, 0xfff4
	bne sp, a1, fail
	li sp, 0xfff5
	bne sp, a2, fail
	li sp, 0xfff6
	bne sp, a3, fail
	li sp, 0xffffffffffff0010
	bne sp, a4, fail
	li sp, 0xffffffffffff000c
	bne sp, a5, fail
	li sp, 0xffffffffffff000b
	bne sp, a6, fail
	li sp, 0xffffffffffff000a
	bne sp, a7, fail
	li sp, 0x1ffe0
	bne sp, s2, fail
	li sp, 0x1ffe8
	bne sp, s3, fail
	li sp, 0x1ffea
	bne sp, s4, fail
	li sp, 0x1ffec
	bne sp, s5, fail
	li sp, 0x1ffd8
	bne sp, s6, fail
	li sp, 0x1ffe0
	bne sp, s7, fail
	li sp, 0x1ffe2
	bne sp, s8, fail
	li sp, 0x1ffe4
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 85 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 40(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 85

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 8
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 246
	bne sp, a0, fail
	li sp, 0xfff7
	bne sp, a1, fail
	ori sp, zero, 119
	bne sp, a2, fail
	ori sp, zero, 247
	bne sp, a3, fail
	li sp, 0xffffffffffffff0a
	bne sp, a4, fail
	li sp, 0xffffffffffff0009
	bne sp, a5, fail
	li sp, 0xffffffffffffff89
	bne sp, a6, fail
	li sp, 0xffffffffffffff09
	bne sp, a7, fail
	ori sp, zero, 492
	bne sp, s2, fail
	li sp, 0x1ffee
	bne sp, s3, fail
	ori sp, zero, 238
	bne sp, s4, fail
	ori sp, zero, 494
	bne sp, s5, fail
	ori sp, zero, 484
	bne sp, s6, fail
	li sp, 0x1ffe6
	bne sp, s7, fail
	ori sp, zero, 230
	bne sp, s8, fail
	ori sp, zero, 486
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 86 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 40(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 86

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 8
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xff77
	bne sp, a0, fail
	li sp, 0x7ff7
	bne sp, a1, fail
	li sp, 0x58dc026
	bne sp, a2, fail
	li sp, 0xffffffff99e76aee
	bne sp, a3, fail
	li sp, 0xffffffffffff0089
	bne sp, a4, fail
	li sp, 0xffffffffffff8009
	bne sp, a5, fail
	li sp, 0xfffffffffa723fda
	bne sp, a6, fail
	li sp, 0x66189512
	bne sp, a7, fail
	li sp, 0x1feee
	bne sp, s2, fail
	li sp, 0xffee
	bne sp, s3, fail
	li sp, 0xb1b804c
	bne sp, s4, fail
	li sp, 0x33ced5dc
	bne sp, s5, fail
	li sp, 0x1fee6
	bne sp, s6, fail
	li sp, 0xffe6
	bne sp, s7, fail
	li sp, 0xb1b8044
	bne sp, s8, fail
	li sp, 0x33ced5d4
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 87 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 40(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 87

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 8
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffff044c4a2
	bne sp, a0, fail
	li sp, 0x46bf6b89
	bne sp, a1, fail
	li sp, 0xffffffffc15e9387
	bne sp, a2, fail
	li sp, 0x5273f51a
	bne sp, a3, fail
	li sp, 0xfbb3b5e
	bne sp, a4, fail
	li sp, 0xffffffffb9409477
	bne sp, a5, fail
	li sp, 0x3ea16c79
	bne sp, a6, fail
	li sp, 0xffffffffad8c0ae6
	bne sp, a7, fail
	li sp, 0xffffffffe0898944
	bne sp, s2, fail
	li sp, 0xffffffff8d7ed712
	bne sp, s3, fail
	li sp, 0xffffffff82bd270e
	bne sp, s4, fail
	li sp, 0xffffffffa4e7ea34
	bne sp, s5, fail
	li sp, 0xffffffffe089893c
	bne sp, s6, fail
	li sp, 0xffffffff8d7ed70a
	bne sp, s7, fail
	li sp, 0xffffffff82bd2706
	bne sp, s8, fail
	li sp, 0xffffffffa4e7ea2c
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 88 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 44(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 88

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 14
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffffffffff2
	bne sp, a0, fail
	ori sp, zero, 114
	bne sp, a1, fail
	li sp, 0xff72
	bne sp, a2, fail
	li sp, 0xfef2
	bne sp, a3, fail
	ori sp, zero, 14
	bne sp, a4, fail
	li sp, 0xffffffffffffff8e
	bne sp, a5, fail
	li sp, 0xffffffffffff008e
	bne sp, a6, fail
	li sp, 0xffffffffffff010e
	bne sp, a7, fail
	li sp, 0xffffffffffffffe4
	bne sp, s2, fail
	ori sp, zero, 228
	bne sp, s3, fail
	li sp, 0x1fee4
	bne sp, s4, fail
	li sp, 0x1fde4
	bne sp, s5, fail
	li sp, 0xffffffffffffffd6
	bne sp, s6, fail
	ori sp, zero, 214
	bne sp, s7, fail
	li sp, 0x1fed6
	bne sp, s8, fail
	li sp, 0x1fdd6
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 89 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 44(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 89

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 14
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x7ff2
	bne sp, a0, fail
	li sp, 0xfffffffffffffff3
	bne sp, a1, fail
	li sp, 0xfef3
	bne sp, a2, fail
	li sp, 0xfffffffffffffff4
	bne sp, a3, fail
	li sp, 0xffffffffffff800e
	bne sp, a4, fail
	ori sp, zero, 13
	bne sp, a5, fail
	li sp, 0xffffffffffff010d
	bne sp, a6, fail
	ori sp, zero, 12
	bne sp, a7, fail
	li sp, 0xffe4
	bne sp, s2, fail
	li sp, 0xffffffffffffffe6
	bne sp, s3, fail
	li sp, 0x1fde6
	bne sp, s4, fail
	li sp, 0xffffffffffffffe8
	bne sp, s5, fail
	li sp, 0xffd6
	bne sp, s6, fail
	li sp, 0xffffffffffffffd8
	bne sp, s7, fail
	li sp, 0x1fdd8
	bne sp, s8, fail
	li sp, 0xffffffffffffffda
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 90 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 44(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 90

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 14
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffffffffff5
	bne sp, a0, fail
	li sp, 0xfffffffffffffff9
	bne sp, a1, fail
	li sp, 0xfffffffffffffffa
	bne sp, a2, fail
	bne zero, a3, fail
	ori sp, zero, 11
	bne sp, a4, fail
	ori sp, zero, 7
	bne sp, a5, fail
	ori sp, zero, 6
	bne sp, a6, fail
	bne zero, a7, fail
	li sp, 0xffffffffffffffea
	bne sp, s2, fail
	li sp, 0xfffffffffffffff2
	bne sp, s3, fail
	li sp, 0xfffffffffffffff4
	bne sp, s4, fail
	bne zero, s5, fail
	li sp, 0xffffffffffffffdc
	bne sp, s6, fail
	li sp, 0xffffffffffffffe4
	bne sp, s7, fail
	li sp, 0xffffffffffffffe6
	bne sp, s8, fail
	li sp, 0xfffffffffffffff2
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 91 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 44(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 91

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 14
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 1
	bne sp, a0, fail
	li sp, 0xffe2
	bne sp, a1, fail
	li sp, 0xffe3
	bne sp, a2, fail
	li sp, 0xffe9
	bne sp, a3, fail
	not sp, zero
	bne sp, a4, fail
	li sp, 0xffffffffffff001e
	bne sp, a5, fail
	li sp, 0xffffffffffff001d
	bne sp, a6, fail
	li sp, 0xffffffffffff0017
	bne sp, a7, fail
	ori sp, zero, 2
	bne sp, s2, fail
	li sp, 0x1ffc4
	bne sp, s3, fail
	li sp, 0x1ffc6
	bne sp, s4, fail
	li sp, 0x1ffd2
	bne sp, s5, fail
	li sp, 0xfffffffffffffff4
	bne sp, s6, fail
	li sp, 0x1ffb6
	bne sp, s7, fail
	li sp, 0x1ffb8
	bne sp, s8, fail
	li sp, 0x1ffc4
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 92 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 44(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 92

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 14
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffea
	bne sp, a0, fail
	li sp, 0xffee
	bne sp, a1, fail
	li sp, 0xffef
	bne sp, a2, fail
	li sp, 0xfff0
	bne sp, a3, fail
	li sp, 0xffffffffffff0016
	bne sp, a4, fail
	li sp, 0xffffffffffff0012
	bne sp, a5, fail
	li sp, 0xffffffffffff0011
	bne sp, a6, fail
	li sp, 0xffffffffffff0010
	bne sp, a7, fail
	li sp, 0x1ffd4
	bne sp, s2, fail
	li sp, 0x1ffdc
	bne sp, s3, fail
	li sp, 0x1ffde
	bne sp, s4, fail
	li sp, 0x1ffe0
	bne sp, s5, fail
	li sp, 0x1ffc6
	bne sp, s6, fail
	li sp, 0x1ffce
	bne sp, s7, fail
	li sp, 0x1ffd0
	bne sp, s8, fail
	li sp, 0x1ffd2
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 93 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 44(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 93

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 14
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 240
	bne sp, a0, fail
	li sp, 0xfff1
	bne sp, a1, fail
	ori sp, zero, 113
	bne sp, a2, fail
	ori sp, zero, 241
	bne sp, a3, fail
	li sp, 0xffffffffffffff10
	bne sp, a4, fail
	li sp, 0xffffffffffff000f
	bne sp, a5, fail
	li sp, 0xffffffffffffff8f
	bne sp, a6, fail
	li sp, 0xffffffffffffff0f
	bne sp, a7, fail
	ori sp, zero, 480
	bne sp, s2, fail
	li sp, 0x1ffe2
	bne sp, s3, fail
	ori sp, zero, 226
	bne sp, s4, fail
	ori sp, zero, 482
	bne sp, s5, fail
	ori sp, zero, 466
	bne sp, s6, fail
	li sp, 0x1ffd4
	bne sp, s7, fail
	ori sp, zero, 212
	bne sp, s8, fail
	ori sp, zero, 468
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 94 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 44(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 94

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 14
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xff71
	bne sp, a0, fail
	li sp, 0x7ff1
	bne sp, a1, fail
	li sp, 0x58dc020
	bne sp, a2, fail
	li sp, 0xffffffff99e76ae8
	bne sp, a3, fail
	li sp, 0xffffffffffff008f
	bne sp, a4, fail
	li sp, 0xffffffffffff800f
	bne sp, a5, fail
	li sp, 0xfffffffffa723fe0
	bne sp, a6, fail
	li sp, 0x66189518
	bne sp, a7, fail
	li sp, 0x1fee2
	bne sp, s2, fail
	li sp, 0xffe2
	bne sp, s3, fail
	li sp, 0xb1b8040
	bne sp, s4, fail
	li sp, 0x33ced5d0
	bne sp, s5, fail
	li sp, 0x1fed4
	bne sp, s6, fail
	li sp, 0xffd4
	bne sp, s7, fail
	li sp, 0xb1b8032
	bne sp, s8, fail
	li sp, 0x33ced5c2
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 95 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 44(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 95

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 14
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffff044c49c
	bne sp, a0, fail
	li sp, 0x46bf6b83
	bne sp, a1, fail
	li sp, 0xffffffffc15e9381
	bne sp, a2, fail
	li sp, 0x5273f514
	bne sp, a3, fail
	li sp, 0xfbb3b64
	bne sp, a4, fail
	li sp, 0xffffffffb940947d
	bne sp, a5, fail
	li sp, 0x3ea16c7f
	bne sp, a6, fail
	li sp, 0xffffffffad8c0aec
	bne sp, a7, fail
	li sp, 0xffffffffe0898938
	bne sp, s2, fail
	li sp, 0xffffffff8d7ed706
	bne sp, s3, fail
	li sp, 0xffffffff82bd2702
	bne sp, s4, fail
	li sp, 0xffffffffa4e7ea28
	bne sp, s5, fail
	li sp, 0xffffffffe089892a
	bne sp, s6, fail
	li sp, 0xffffffff8d7ed6f8
	bne sp, s7, fail
	li sp, 0xffffffff82bd26f4
	bne sp, s8, fail
	li sp, 0xffffffffa4e7ea1a
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 96 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 48(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 96

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 15
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffffffffff1
	bne sp, a0, fail
	ori sp, zero, 113
	bne sp, a1, fail
	li sp, 0xff71
	bne sp, a2, fail
	li sp, 0xfef1
	bne sp, a3, fail
	ori sp, zero, 15
	bne sp, a4, fail
	li sp, 0xffffffffffffff8f
	bne sp, a5, fail
	li sp, 0xffffffffffff008f
	bne sp, a6, fail
	li sp, 0xffffffffffff010f
	bne sp, a7, fail
	li sp, 0xffffffffffffffe2
	bne sp, s2, fail
	ori sp, zero, 226
	bne sp, s3, fail
	li sp, 0x1fee2
	bne sp, s4, fail
	li sp, 0x1fde2
	bne sp, s5, fail
	li sp, 0xffffffffffffffd3
	bne sp, s6, fail
	ori sp, zero, 211
	bne sp, s7, fail
	li sp, 0x1fed3
	bne sp, s8, fail
	li sp, 0x1fdd3
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 97 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 48(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 97

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 15
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x7ff1
	bne sp, a0, fail
	li sp, 0xfffffffffffffff2
	bne sp, a1, fail
	li sp, 0xfef2
	bne sp, a2, fail
	li sp, 0xfffffffffffffff3
	bne sp, a3, fail
	li sp, 0xffffffffffff800f
	bne sp, a4, fail
	ori sp, zero, 14
	bne sp, a5, fail
	li sp, 0xffffffffffff010e
	bne sp, a6, fail
	ori sp, zero, 13
	bne sp, a7, fail
	li sp, 0xffe2
	bne sp, s2, fail
	li sp, 0xffffffffffffffe4
	bne sp, s3, fail
	li sp, 0x1fde4
	bne sp, s4, fail
	li sp, 0xffffffffffffffe6
	bne sp, s5, fail
	li sp, 0xffd3
	bne sp, s6, fail
	li sp, 0xffffffffffffffd5
	bne sp, s7, fail
	li sp, 0x1fdd5
	bne sp, s8, fail
	li sp, 0xffffffffffffffd7
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 98 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 48(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 98

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 15
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffffffffff4
	bne sp, a0, fail
	li sp, 0xfffffffffffffff8
	bne sp, a1, fail
	li sp, 0xfffffffffffffff9
	bne sp, a2, fail
	not sp, zero
	bne sp, a3, fail
	ori sp, zero, 12
	bne sp, a4, fail
	ori sp, zero, 8
	bne sp, a5, fail
	ori sp, zero, 7
	bne sp, a6, fail
	ori sp, zero, 1
	bne sp, a7, fail
	li sp, 0xffffffffffffffe8
	bne sp, s2, fail
	li sp, 0xfffffffffffffff0
	bne sp, s3, fail
	li sp, 0xfffffffffffffff2
	bne sp, s4, fail
	li sp, 0xfffffffffffffffe
	bne sp, s5, fail
	li sp, 0xffffffffffffffd9
	bne sp, s6, fail
	li sp, 0xffffffffffffffe1
	bne sp, s7, fail
	li sp, 0xffffffffffffffe3
	bne sp, s8, fail
	li sp, 0xffffffffffffffef
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 99 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 48(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 99

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 15
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	li sp, 0xffe1
	bne sp, a1, fail
	li sp, 0xffe2
	bne sp, a2, fail
	li sp, 0xffe8
	bne sp, a3, fail
	bne zero, a4, fail
	li sp, 0xffffffffffff001f
	bne sp, a5, fail
	li sp, 0xffffffffffff001e
	bne sp, a6, fail
	li sp, 0xffffffffffff0018
	bne sp, a7, fail
	bne zero, s2, fail
	li sp, 0x1ffc2
	bne sp, s3, fail
	li sp, 0x1ffc4
	bne sp, s4, fail
	li sp, 0x1ffd0
	bne sp, s5, fail
	li sp, 0xfffffffffffffff1
	bne sp, s6, fail
	li sp, 0x1ffb3
	bne sp, s7, fail
	li sp, 0x1ffb5
	bne sp, s8, fail
	li sp, 0x1ffc1
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 100 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 48(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 100

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 15
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffe9
	bne sp, a0, fail
	li sp, 0xffed
	bne sp, a1, fail
	li sp, 0xffee
	bne sp, a2, fail
	li sp, 0xffef
	bne sp, a3, fail
	li sp, 0xffffffffffff0017
	bne sp, a4, fail
	li sp, 0xffffffffffff0013
	bne sp, a5, fail
	li sp, 0xffffffffffff0012
	bne sp, a6, fail
	li sp, 0xffffffffffff0011
	bne sp, a7, fail
	li sp, 0x1ffd2
	bne sp, s2, fail
	li sp, 0x1ffda
	bne sp, s3, fail
	li sp, 0x1ffdc
	bne sp, s4, fail
	li sp, 0x1ffde
	bne sp, s5, fail
	li sp, 0x1ffc3
	bne sp, s6, fail
	li sp, 0x1ffcb
	bne sp, s7, fail
	li sp, 0x1ffcd
	bne sp, s8, fail
	li sp, 0x1ffcf
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 101 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 48(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 101

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 15
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 239
	bne sp, a0, fail
	li sp, 0xfff0
	bne sp, a1, fail
	ori sp, zero, 112
	bne sp, a2, fail
	ori sp, zero, 240
	bne sp, a3, fail
	li sp, 0xffffffffffffff11
	bne sp, a4, fail
	li sp, 0xffffffffffff0010
	bne sp, a5, fail
	li sp, 0xffffffffffffff90
	bne sp, a6, fail
	li sp, 0xffffffffffffff10
	bne sp, a7, fail
	ori sp, zero, 478
	bne sp, s2, fail
	li sp, 0x1ffe0
	bne sp, s3, fail
	ori sp, zero, 224
	bne sp, s4, fail
	ori sp, zero, 480
	bne sp, s5, fail
	ori sp, zero, 463
	bne sp, s6, fail
	li sp, 0x1ffd1
	bne sp, s7, fail
	ori sp, zero, 209
	bne sp, s8, fail
	ori sp, zero, 465
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 102 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 48(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 102

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 15
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xff70
	bne sp, a0, fail
	li sp, 0x7ff0
	bne sp, a1, fail
	li sp, 0x58dc01f
	bne sp, a2, fail
	li sp, 0xffffffff99e76ae7
	bne sp, a3, fail
	li sp, 0xffffffffffff0090
	bne sp, a4, fail
	li sp, 0xffffffffffff8010
	bne sp, a5, fail
	li sp, 0xfffffffffa723fe1
	bne sp, a6, fail
	li sp, 0x66189519
	bne sp, a7, fail
	li sp, 0x1fee0
	bne sp, s2, fail
	li sp, 0xffe0
	bne sp, s3, fail
	li sp, 0xb1b803e
	bne sp, s4, fail
	li sp, 0x33ced5ce
	bne sp, s5, fail
	li sp, 0x1fed1
	bne sp, s6, fail
	li sp, 0xffd1
	bne sp, s7, fail
	li sp, 0xb1b802f
	bne sp, s8, fail
	li sp, 0x33ced5bf
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 103 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 48(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 103

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 15
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffff044c49b
	bne sp, a0, fail
	li sp, 0x46bf6b82
	bne sp, a1, fail
	li sp, 0xffffffffc15e9380
	bne sp, a2, fail
	li sp, 0x5273f513
	bne sp, a3, fail
	li sp, 0xfbb3b65
	bne sp, a4, fail
	li sp, 0xffffffffb940947e
	bne sp, a5, fail
	li sp, 0x3ea16c80
	bne sp, a6, fail
	li sp, 0xffffffffad8c0aed
	bne sp, a7, fail
	li sp, 0xffffffffe0898936
	bne sp, s2, fail
	li sp, 0xffffffff8d7ed704
	bne sp, s3, fail
	li sp, 0xffffffff82bd2700
	bne sp, s4, fail
	li sp, 0xffffffffa4e7ea26
	bne sp, s5, fail
	li sp, 0xffffffffe0898927
	bne sp, s6, fail
	li sp, 0xffffffff8d7ed6f5
	bne sp, s7, fail
	li sp, 0xffffffff82bd26f1
	bne sp, s8, fail
	li sp, 0xffffffffa4e7ea17
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 104 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 52(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 104

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff0
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffff0010
	bne sp, a0, fail
	li sp, 0xffffffffffff0090
	bne sp, a1, fail
	li sp, 0xffffffffffffff90
	bne sp, a2, fail
	li sp, 0xffffffffffffff10
	bne sp, a3, fail
	li sp, 0xfff0
	bne sp, a4, fail
	li sp, 0xff70
	bne sp, a5, fail
	ori sp, zero, 112
	bne sp, a6, fail
	ori sp, zero, 240
	bne sp, a7, fail
	li sp, 0xfffffffffffe0020
	bne sp, s2, fail
	li sp, 0xfffffffffffe0120
	bne sp, s3, fail
	li sp, 0xffffffffffffff20
	bne sp, s4, fail
	li sp, 0xfffffffffffffe20
	bne sp, s5, fail
	li sp, 0xfffffffffffd0030
	bne sp, s6, fail
	li sp, 0xfffffffffffd0130
	bne sp, s7, fail
	li sp, 0xfffffffffffeff30
	bne sp, s8, fail
	li sp, 0xfffffffffffefe30
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 105 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 52(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 105

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff0
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffff8010
	bne sp, a0, fail
	li sp, 0xffffffffffff0011
	bne sp, a1, fail
	li sp, 0xffffffffffffff11
	bne sp, a2, fail
	li sp, 0xffffffffffff0012
	bne sp, a3, fail
	li sp, 0x7ff0
	bne sp, a4, fail
	li sp, 0xffef
	bne sp, a5, fail
	ori sp, zero, 239
	bne sp, a6, fail
	li sp, 0xffee
	bne sp, a7, fail
	li sp, 0xffffffffffff0020
	bne sp, s2, fail
	li sp, 0xfffffffffffe0022
	bne sp, s3, fail
	li sp, 0xfffffffffffffe22
	bne sp, s4, fail
	li sp, 0xfffffffffffe0024
	bne sp, s5, fail
	li sp, 0xfffffffffffe0030
	bne sp, s6, fail
	li sp, 0xfffffffffffd0032
	bne sp, s7, fail
	li sp, 0xfffffffffffefe32
	bne sp, s8, fail
	li sp, 0xfffffffffffd0034
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 106 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 52(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 106

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff0
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffff0013
	bne sp, a0, fail
	li sp, 0xffffffffffff0017
	bne sp, a1, fail
	li sp, 0xffffffffffff0018
	bne sp, a2, fail
	li sp, 0xffffffffffff001e
	bne sp, a3, fail
	li sp, 0xffed
	bne sp, a4, fail
	li sp, 0xffe9
	bne sp, a5, fail
	li sp, 0xffe8
	bne sp, a6, fail
	li sp, 0xffe2
	bne sp, a7, fail
	li sp, 0xfffffffffffe0026
	bne sp, s2, fail
	li sp, 0xfffffffffffe002e
	bne sp, s3, fail
	li sp, 0xfffffffffffe0030
	bne sp, s4, fail
	li sp, 0xfffffffffffe003c
	bne sp, s5, fail
	li sp, 0xfffffffffffd0036
	bne sp, s6, fail
	li sp, 0xfffffffffffd003e
	bne sp, s7, fail
	li sp, 0xfffffffffffd0040
	bne sp, s8, fail
	li sp, 0xfffffffffffd004c
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 107 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 52(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 107

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff0
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffff001f
	bne sp, a0, fail
	bne zero, a1, fail
	ori sp, zero, 1
	bne sp, a2, fail
	ori sp, zero, 7
	bne sp, a3, fail
	li sp, 0xffe1
	bne sp, a4, fail
	bne zero, a5, fail
	not sp, zero
	bne sp, a6, fail
	li sp, 0xfffffffffffffff9
	bne sp, a7, fail
	li sp, 0xfffffffffffe003e
	bne sp, s2, fail
	bne zero, s3, fail
	ori sp, zero, 2
	bne sp, s4, fail
	ori sp, zero, 14
	bne sp, s5, fail
	li sp, 0xfffffffffffd004e
	bne sp, s6, fail
	li sp, 0xffffffffffff0010
	bne sp, s7, fail
	li sp, 0xffffffffffff0012
	bne sp, s8, fail
	li sp, 0xffffffffffff001e
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 108 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 52(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 108

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff0
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 8
	bne sp, a0, fail
	ori sp, zero, 12
	bne sp, a1, fail
	ori sp, zero, 13
	bne sp, a2, fail
	ori sp, zero, 14
	bne sp, a3, fail
	li sp, 0xfffffffffffffff8
	bne sp, a4, fail
	li sp, 0xfffffffffffffff4
	bne sp, a5, fail
	li sp, 0xfffffffffffffff3
	bne sp, a6, fail
	li sp, 0xfffffffffffffff2
	bne sp, a7, fail
	ori sp, zero, 16
	bne sp, s2, fail
	ori sp, zero, 24
	bne sp, s3, fail
	ori sp, zero, 26
	bne sp, s4, fail
	ori sp, zero, 28
	bne sp, s5, fail
	li sp, 0xffffffffffff0020
	bne sp, s6, fail
	li sp, 0xffffffffffff0028
	bne sp, s7, fail
	li sp, 0xffffffffffff002a
	bne sp, s8, fail
	li sp, 0xffffffffffff002c
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 109 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 52(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 109

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff0
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffff010e
	bne sp, a0, fail
	ori sp, zero, 15
	bne sp, a1, fail
	li sp, 0xffffffffffff008f
	bne sp, a2, fail
	li sp, 0xffffffffffff010f
	bne sp, a3, fail
	li sp, 0xfef2
	bne sp, a4, fail
	li sp, 0xfffffffffffffff1
	bne sp, a5, fail
	li sp, 0xff71
	bne sp, a6, fail
	li sp, 0xfef1
	bne sp, a7, fail
	li sp, 0xfffffffffffe021c
	bne sp, s2, fail
	ori sp, zero, 30
	bne sp, s3, fail
	li sp, 0xfffffffffffe011e
	bne sp, s4, fail
	li sp, 0xfffffffffffe021e
	bne sp, s5, fail
	li sp, 0xfffffffffffd022c
	bne sp, s6, fail
	li sp, 0xffffffffffff002e
	bne sp, s7, fail
	li sp, 0xfffffffffffd012e
	bne sp, s8, fail
	li sp, 0xfffffffffffd022e
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 110 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 52(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 110

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff0
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffffff8f
	bne sp, a0, fail
	li sp, 0xffffffffffff800f
	bne sp, a1, fail
	li sp, 0x58cc03e
	bne sp, a2, fail
	li sp, 0xffffffff99e66b06
	bne sp, a3, fail
	ori sp, zero, 113
	bne sp, a4, fail
	li sp, 0x7ff1
	bne sp, a5, fail
	li sp, 0xfffffffffa733fc2
	bne sp, a6, fail
	li sp, 0x661994fa
	bne sp, a7, fail
	li sp, 0xffffffffffffff1e
	bne sp, s2, fail
	li sp, 0xffffffffffff001e
	bne sp, s3, fail
	li sp, 0xb19807c
	bne sp, s4, fail
	li sp, 0x33ccd60c
	bne sp, s5, fail
	li sp, 0xfffffffffffeff2e
	bne sp, s6, fail
	li sp, 0xfffffffffffe002e
	bne sp, s7, fail
	li sp, 0xb18808c
	bne sp, s8, fail
	li sp, 0x33cbd61c
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 111 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 52(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 111

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff0
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffff043c4ba
	bne sp, a0, fail
	li sp, 0x46be6ba1
	bne sp, a1, fail
	li sp, 0xffffffffc15d939f
	bne sp, a2, fail
	li sp, 0x5272f532
	bne sp, a3, fail
	li sp, 0xfbc3b46
	bne sp, a4, fail
	li sp, 0xffffffffb941945f
	bne sp, a5, fail
	li sp, 0x3ea26c61
	bne sp, a6, fail
	li sp, 0xffffffffad8d0ace
	bne sp, a7, fail
	li sp, 0xffffffffe0878974
	bne sp, s2, fail
	li sp, 0xffffffff8d7cd742
	bne sp, s3, fail
	li sp, 0xffffffff82bb273e
	bne sp, s4, fail
	li sp, 0xffffffffa4e5ea64
	bne sp, s5, fail
	li sp, 0xffffffffe0868984
	bne sp, s6, fail
	li sp, 0xffffffff8d7bd752
	bne sp, s7, fail
	li sp, 0xffffffff82ba274e
	bne sp, s8, fail
	li sp, 0xffffffffa4e4ea74
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 112 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 56(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 112

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff1
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffff000f
	bne sp, a0, fail
	li sp, 0xffffffffffff008f
	bne sp, a1, fail
	li sp, 0xffffffffffffff8f
	bne sp, a2, fail
	li sp, 0xffffffffffffff0f
	bne sp, a3, fail
	li sp, 0xfff1
	bne sp, a4, fail
	li sp, 0xff71
	bne sp, a5, fail
	ori sp, zero, 113
	bne sp, a6, fail
	ori sp, zero, 241
	bne sp, a7, fail
	li sp, 0xfffffffffffe001e
	bne sp, s2, fail
	li sp, 0xfffffffffffe011e
	bne sp, s3, fail
	li sp, 0xffffffffffffff1e
	bne sp, s4, fail
	li sp, 0xfffffffffffffe1e
	bne sp, s5, fail
	li sp, 0xfffffffffffd002d
	bne sp, s6, fail
	li sp, 0xfffffffffffd012d
	bne sp, s7, fail
	li sp, 0xfffffffffffeff2d
	bne sp, s8, fail
	li sp, 0xfffffffffffefe2d
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 113 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 56(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 113

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff1
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffff800f
	bne sp, a0, fail
	li sp, 0xffffffffffff0010
	bne sp, a1, fail
	li sp, 0xffffffffffffff10
	bne sp, a2, fail
	li sp, 0xffffffffffff0011
	bne sp, a3, fail
	li sp, 0x7ff1
	bne sp, a4, fail
	li sp, 0xfff0
	bne sp, a5, fail
	ori sp, zero, 240
	bne sp, a6, fail
	li sp, 0xffef
	bne sp, a7, fail
	li sp, 0xffffffffffff001e
	bne sp, s2, fail
	li sp, 0xfffffffffffe0020
	bne sp, s3, fail
	li sp, 0xfffffffffffffe20
	bne sp, s4, fail
	li sp, 0xfffffffffffe0022
	bne sp, s5, fail
	li sp, 0xfffffffffffe002d
	bne sp, s6, fail
	li sp, 0xfffffffffffd002f
	bne sp, s7, fail
	li sp, 0xfffffffffffefe2f
	bne sp, s8, fail
	li sp, 0xfffffffffffd0031
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 114 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 56(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 114

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff1
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffff0012
	bne sp, a0, fail
	li sp, 0xffffffffffff0016
	bne sp, a1, fail
	li sp, 0xffffffffffff0017
	bne sp, a2, fail
	li sp, 0xffffffffffff001d
	bne sp, a3, fail
	li sp, 0xffee
	bne sp, a4, fail
	li sp, 0xffea
	bne sp, a5, fail
	li sp, 0xffe9
	bne sp, a6, fail
	li sp, 0xffe3
	bne sp, a7, fail
	li sp, 0xfffffffffffe0024
	bne sp, s2, fail
	li sp, 0xfffffffffffe002c
	bne sp, s3, fail
	li sp, 0xfffffffffffe002e
	bne sp, s4, fail
	li sp, 0xfffffffffffe003a
	bne sp, s5, fail
	li sp, 0xfffffffffffd0033
	bne sp, s6, fail
	li sp, 0xfffffffffffd003b
	bne sp, s7, fail
	li sp, 0xfffffffffffd003d
	bne sp, s8, fail
	li sp, 0xfffffffffffd0049
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 115 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 56(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 115

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff1
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffff001e
	bne sp, a0, fail
	not sp, zero
	bne sp, a1, fail
	bne zero, a2, fail
	ori sp, zero, 6
	bne sp, a3, fail
	li sp, 0xffe2
	bne sp, a4, fail
	ori sp, zero, 1
	bne sp, a5, fail
	bne zero, a6, fail
	li sp, 0xfffffffffffffffa
	bne sp, a7, fail
	li sp, 0xfffffffffffe003c
	bne sp, s2, fail
	li sp, 0xfffffffffffffffe
	bne sp, s3, fail
	bne zero, s4, fail
	ori sp, zero, 12
	bne sp, s5, fail
	li sp, 0xfffffffffffd004b
	bne sp, s6, fail
	li sp, 0xffffffffffff000d
	bne sp, s7, fail
	li sp, 0xffffffffffff000f
	bne sp, s8, fail
	li sp, 0xffffffffffff001b
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 116 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 56(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 116

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff1
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 7
	bne sp, a0, fail
	ori sp, zero, 11
	bne sp, a1, fail
	ori sp, zero, 12
	bne sp, a2, fail
	ori sp, zero, 13
	bne sp, a3, fail
	li sp, 0xfffffffffffffff9
	bne sp, a4, fail
	li sp, 0xfffffffffffffff5
	bne sp, a5, fail
	li sp, 0xfffffffffffffff4
	bne sp, a6, fail
	li sp, 0xfffffffffffffff3
	bne sp, a7, fail
	ori sp, zero, 14
	bne sp, s2, fail
	ori sp, zero, 22
	bne sp, s3, fail
	ori sp, zero, 24
	bne sp, s4, fail
	ori sp, zero, 26
	bne sp, s5, fail
	li sp, 0xffffffffffff001d
	bne sp, s6, fail
	li sp, 0xffffffffffff0025
	bne sp, s7, fail
	li sp, 0xffffffffffff0027
	bne sp, s8, fail
	li sp, 0xffffffffffff0029
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 117 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 56(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 117

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff1
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffff010d
	bne sp, a0, fail
	ori sp, zero, 14
	bne sp, a1, fail
	li sp, 0xffffffffffff008e
	bne sp, a2, fail
	li sp, 0xffffffffffff010e
	bne sp, a3, fail
	li sp, 0xfef3
	bne sp, a4, fail
	li sp, 0xfffffffffffffff2
	bne sp, a5, fail
	li sp, 0xff72
	bne sp, a6, fail
	li sp, 0xfef2
	bne sp, a7, fail
	li sp, 0xfffffffffffe021a
	bne sp, s2, fail
	ori sp, zero, 28
	bne sp, s3, fail
	li sp, 0xfffffffffffe011c
	bne sp, s4, fail
	li sp, 0xfffffffffffe021c
	bne sp, s5, fail
	li sp, 0xfffffffffffd0229
	bne sp, s6, fail
	li sp, 0xffffffffffff002b
	bne sp, s7, fail
	li sp, 0xfffffffffffd012b
	bne sp, s8, fail
	li sp, 0xfffffffffffd022b
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 118 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 56(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 118

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff1
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffffff8e
	bne sp, a0, fail
	li sp, 0xffffffffffff800e
	bne sp, a1, fail
	li sp, 0x58cc03d
	bne sp, a2, fail
	li sp, 0xffffffff99e66b05
	bne sp, a3, fail
	ori sp, zero, 114
	bne sp, a4, fail
	li sp, 0x7ff2
	bne sp, a5, fail
	li sp, 0xfffffffffa733fc3
	bne sp, a6, fail
	li sp, 0x661994fb
	bne sp, a7, fail
	li sp, 0xffffffffffffff1c
	bne sp, s2, fail
	li sp, 0xffffffffffff001c
	bne sp, s3, fail
	li sp, 0xb19807a
	bne sp, s4, fail
	li sp, 0x33ccd60a
	bne sp, s5, fail
	li sp, 0xfffffffffffeff2b
	bne sp, s6, fail
	li sp, 0xfffffffffffe002b
	bne sp, s7, fail
	li sp, 0xb188089
	bne sp, s8, fail
	li sp, 0x33cbd619
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 119 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 56(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 119

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff1
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffff043c4b9
	bne sp, a0, fail
	li sp, 0x46be6ba0
	bne sp, a1, fail
	li sp, 0xffffffffc15d939e
	bne sp, a2, fail
	li sp, 0x5272f531
	bne sp, a3, fail
	li sp, 0xfbc3b47
	bne sp, a4, fail
	li sp, 0xffffffffb9419460
	bne sp, a5, fail
	li sp, 0x3ea26c62
	bne sp, a6, fail
	li sp, 0xffffffffad8d0acf
	bne sp, a7, fail
	li sp, 0xffffffffe0878972
	bne sp, s2, fail
	li sp, 0xffffffff8d7cd740
	bne sp, s3, fail
	li sp, 0xffffffff82bb273c
	bne sp, s4, fail
	li sp, 0xffffffffa4e5ea62
	bne sp, s5, fail
	li sp, 0xffffffffe0868981
	bne sp, s6, fail
	li sp, 0xffffffff8d7bd74f
	bne sp, s7, fail
	li sp, 0xffffffff82ba274b
	bne sp, s8, fail
	li sp, 0xffffffffa4e4ea71
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 120 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 60(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 120

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff7
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffff0009
	bne sp, a0, fail
	li sp, 0xffffffffffff0089
	bne sp, a1, fail
	li sp, 0xffffffffffffff89
	bne sp, a2, fail
	li sp, 0xffffffffffffff09
	bne sp, a3, fail
	li sp, 0xfff7
	bne sp, a4, fail
	li sp, 0xff77
	bne sp, a5, fail
	ori sp, zero, 119
	bne sp, a6, fail
	ori sp, zero, 247
	bne sp, a7, fail
	li sp, 0xfffffffffffe0012
	bne sp, s2, fail
	li sp, 0xfffffffffffe0112
	bne sp, s3, fail
	li sp, 0xffffffffffffff12
	bne sp, s4, fail
	li sp, 0xfffffffffffffe12
	bne sp, s5, fail
	li sp, 0xfffffffffffd001b
	bne sp, s6, fail
	li sp, 0xfffffffffffd011b
	bne sp, s7, fail
	li sp, 0xfffffffffffeff1b
	bne sp, s8, fail
	li sp, 0xfffffffffffefe1b
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 121 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 60(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 121

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff7
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffff8009
	bne sp, a0, fail
	li sp, 0xffffffffffff000a
	bne sp, a1, fail
	li sp, 0xffffffffffffff0a
	bne sp, a2, fail
	li sp, 0xffffffffffff000b
	bne sp, a3, fail
	li sp, 0x7ff7
	bne sp, a4, fail
	li sp, 0xfff6
	bne sp, a5, fail
	ori sp, zero, 246
	bne sp, a6, fail
	li sp, 0xfff5
	bne sp, a7, fail
	li sp, 0xffffffffffff0012
	bne sp, s2, fail
	li sp, 0xfffffffffffe0014
	bne sp, s3, fail
	li sp, 0xfffffffffffffe14
	bne sp, s4, fail
	li sp, 0xfffffffffffe0016
	bne sp, s5, fail
	li sp, 0xfffffffffffe001b
	bne sp, s6, fail
	li sp, 0xfffffffffffd001d
	bne sp, s7, fail
	li sp, 0xfffffffffffefe1d
	bne sp, s8, fail
	li sp, 0xfffffffffffd001f
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 122 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 60(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 122

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff7
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffff000c
	bne sp, a0, fail
	li sp, 0xffffffffffff0010
	bne sp, a1, fail
	li sp, 0xffffffffffff0011
	bne sp, a2, fail
	li sp, 0xffffffffffff0017
	bne sp, a3, fail
	li sp, 0xfff4
	bne sp, a4, fail
	li sp, 0xfff0
	bne sp, a5, fail
	li sp, 0xffef
	bne sp, a6, fail
	li sp, 0xffe9
	bne sp, a7, fail
	li sp, 0xfffffffffffe0018
	bne sp, s2, fail
	li sp, 0xfffffffffffe0020
	bne sp, s3, fail
	li sp, 0xfffffffffffe0022
	bne sp, s4, fail
	li sp, 0xfffffffffffe002e
	bne sp, s5, fail
	li sp, 0xfffffffffffd0021
	bne sp, s6, fail
	li sp, 0xfffffffffffd0029
	bne sp, s7, fail
	li sp, 0xfffffffffffd002b
	bne sp, s8, fail
	li sp, 0xfffffffffffd0037
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 123 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 60(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 123

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff7
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffff0018
	bne sp, a0, fail
	li sp, 0xfffffffffffffff9
	bne sp, a1, fail
	li sp, 0xfffffffffffffffa
	bne sp, a2, fail
	bne zero, a3, fail
	li sp, 0xffe8
	bne sp, a4, fail
	ori sp, zero, 7
	bne sp, a5, fail
	ori sp, zero, 6
	bne sp, a6, fail
	bne zero, a7, fail
	li sp, 0xfffffffffffe0030
	bne sp, s2, fail
	li sp, 0xfffffffffffffff2
	bne sp, s3, fail
	li sp, 0xfffffffffffffff4
	bne sp, s4, fail
	bne zero, s5, fail
	li sp, 0xfffffffffffd0039
	bne sp, s6, fail
	li sp, 0xfffffffffffefffb
	bne sp, s7, fail
	li sp, 0xfffffffffffefffd
	bne sp, s8, fail
	li sp, 0xffffffffffff0009
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 124 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 60(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 124

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff7
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 1
	bne sp, a0, fail
	ori sp, zero, 5
	bne sp, a1, fail
	ori sp, zero, 6
	bne sp, a2, fail
	ori sp, zero, 7
	bne sp, a3, fail
	not sp, zero
	bne sp, a4, fail
	li sp, 0xfffffffffffffffb
	bne sp, a5, fail
	li sp, 0xfffffffffffffffa
	bne sp, a6, fail
	li sp, 0xfffffffffffffff9
	bne sp, a7, fail
	ori sp, zero, 2
	bne sp, s2, fail
	ori sp, zero, 10
	bne sp, s3, fail
	ori sp, zero, 12
	bne sp, s4, fail
	ori sp, zero, 14
	bne sp, s5, fail
	li sp, 0xffffffffffff000b
	bne sp, s6, fail
	li sp, 0xffffffffffff0013
	bne sp, s7, fail
	li sp, 0xffffffffffff0015
	bne sp, s8, fail
	li sp, 0xffffffffffff0017
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 125 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 60(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 125

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff7
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffff0107
	bne sp, a0, fail
	ori sp, zero, 8
	bne sp, a1, fail
	li sp, 0xffffffffffff0088
	bne sp, a2, fail
	li sp, 0xffffffffffff0108
	bne sp, a3, fail
	li sp, 0xfef9
	bne sp, a4, fail
	li sp, 0xfffffffffffffff8
	bne sp, a5, fail
	li sp, 0xff78
	bne sp, a6, fail
	li sp, 0xfef8
	bne sp, a7, fail
	li sp, 0xfffffffffffe020e
	bne sp, s2, fail
	ori sp, zero, 16
	bne sp, s3, fail
	li sp, 0xfffffffffffe0110
	bne sp, s4, fail
	li sp, 0xfffffffffffe0210
	bne sp, s5, fail
	li sp, 0xfffffffffffd0217
	bne sp, s6, fail
	li sp, 0xffffffffffff0019
	bne sp, s7, fail
	li sp, 0xfffffffffffd0119
	bne sp, s8, fail
	li sp, 0xfffffffffffd0219
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 126 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 60(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 126

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff7
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffffff88
	bne sp, a0, fail
	li sp, 0xffffffffffff8008
	bne sp, a1, fail
	li sp, 0x58cc037
	bne sp, a2, fail
	li sp, 0xffffffff99e66aff
	bne sp, a3, fail
	ori sp, zero, 120
	bne sp, a4, fail
	li sp, 0x7ff8
	bne sp, a5, fail
	li sp, 0xfffffffffa733fc9
	bne sp, a6, fail
	li sp, 0x66199501
	bne sp, a7, fail
	li sp, 0xffffffffffffff10
	bne sp, s2, fail
	li sp, 0xffffffffffff0010
	bne sp, s3, fail
	li sp, 0xb19806e
	bne sp, s4, fail
	li sp, 0x33ccd5fe
	bne sp, s5, fail
	li sp, 0xfffffffffffeff19
	bne sp, s6, fail
	li sp, 0xfffffffffffe0019
	bne sp, s7, fail
	li sp, 0xb188077
	bne sp, s8, fail
	li sp, 0x33cbd607
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 127 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 60(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 127

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff7
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffff043c4b3
	bne sp, a0, fail
	li sp, 0x46be6b9a
	bne sp, a1, fail
	li sp, 0xffffffffc15d9398
	bne sp, a2, fail
	li sp, 0x5272f52b
	bne sp, a3, fail
	li sp, 0xfbc3b4d
	bne sp, a4, fail
	li sp, 0xffffffffb9419466
	bne sp, a5, fail
	li sp, 0x3ea26c68
	bne sp, a6, fail
	li sp, 0xffffffffad8d0ad5
	bne sp, a7, fail
	li sp, 0xffffffffe0878966
	bne sp, s2, fail
	li sp, 0xffffffff8d7cd734
	bne sp, s3, fail
	li sp, 0xffffffff82bb2730
	bne sp, s4, fail
	li sp, 0xffffffffa4e5ea56
	bne sp, s5, fail
	li sp, 0xffffffffe086896f
	bne sp, s6, fail
	li sp, 0xffffffff8d7bd73d
	bne sp, s7, fail
	li sp, 0xffffffff82ba2739
	bne sp, s8, fail
	li sp, 0xffffffffa4e4ea5f
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 128 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 64(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 128

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff8
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffff0008
	bne sp, a0, fail
	li sp, 0xffffffffffff0088
	bne sp, a1, fail
	li sp, 0xffffffffffffff88
	bne sp, a2, fail
	li sp, 0xffffffffffffff08
	bne sp, a3, fail
	li sp, 0xfff8
	bne sp, a4, fail
	li sp, 0xff78
	bne sp, a5, fail
	ori sp, zero, 120
	bne sp, a6, fail
	ori sp, zero, 248
	bne sp, a7, fail
	li sp, 0xfffffffffffe0010
	bne sp, s2, fail
	li sp, 0xfffffffffffe0110
	bne sp, s3, fail
	li sp, 0xffffffffffffff10
	bne sp, s4, fail
	li sp, 0xfffffffffffffe10
	bne sp, s5, fail
	li sp, 0xfffffffffffd0018
	bne sp, s6, fail
	li sp, 0xfffffffffffd0118
	bne sp, s7, fail
	li sp, 0xfffffffffffeff18
	bne sp, s8, fail
	li sp, 0xfffffffffffefe18
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 129 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 64(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 129

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff8
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffff8008
	bne sp, a0, fail
	li sp, 0xffffffffffff0009
	bne sp, a1, fail
	li sp, 0xffffffffffffff09
	bne sp, a2, fail
	li sp, 0xffffffffffff000a
	bne sp, a3, fail
	li sp, 0x7ff8
	bne sp, a4, fail
	li sp, 0xfff7
	bne sp, a5, fail
	ori sp, zero, 247
	bne sp, a6, fail
	li sp, 0xfff6
	bne sp, a7, fail
	li sp, 0xffffffffffff0010
	bne sp, s2, fail
	li sp, 0xfffffffffffe0012
	bne sp, s3, fail
	li sp, 0xfffffffffffffe12
	bne sp, s4, fail
	li sp, 0xfffffffffffe0014
	bne sp, s5, fail
	li sp, 0xfffffffffffe0018
	bne sp, s6, fail
	li sp, 0xfffffffffffd001a
	bne sp, s7, fail
	li sp, 0xfffffffffffefe1a
	bne sp, s8, fail
	li sp, 0xfffffffffffd001c
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 130 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 64(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 130

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff8
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffff000b
	bne sp, a0, fail
	li sp, 0xffffffffffff000f
	bne sp, a1, fail
	li sp, 0xffffffffffff0010
	bne sp, a2, fail
	li sp, 0xffffffffffff0016
	bne sp, a3, fail
	li sp, 0xfff5
	bne sp, a4, fail
	li sp, 0xfff1
	bne sp, a5, fail
	li sp, 0xfff0
	bne sp, a6, fail
	li sp, 0xffea
	bne sp, a7, fail
	li sp, 0xfffffffffffe0016
	bne sp, s2, fail
	li sp, 0xfffffffffffe001e
	bne sp, s3, fail
	li sp, 0xfffffffffffe0020
	bne sp, s4, fail
	li sp, 0xfffffffffffe002c
	bne sp, s5, fail
	li sp, 0xfffffffffffd001e
	bne sp, s6, fail
	li sp, 0xfffffffffffd0026
	bne sp, s7, fail
	li sp, 0xfffffffffffd0028
	bne sp, s8, fail
	li sp, 0xfffffffffffd0034
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 131 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 64(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 131

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff8
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffff0017
	bne sp, a0, fail
	li sp, 0xfffffffffffffff8
	bne sp, a1, fail
	li sp, 0xfffffffffffffff9
	bne sp, a2, fail
	not sp, zero
	bne sp, a3, fail
	li sp, 0xffe9
	bne sp, a4, fail
	ori sp, zero, 8
	bne sp, a5, fail
	ori sp, zero, 7
	bne sp, a6, fail
	ori sp, zero, 1
	bne sp, a7, fail
	li sp, 0xfffffffffffe002e
	bne sp, s2, fail
	li sp, 0xfffffffffffffff0
	bne sp, s3, fail
	li sp, 0xfffffffffffffff2
	bne sp, s4, fail
	li sp, 0xfffffffffffffffe
	bne sp, s5, fail
	li sp, 0xfffffffffffd0036
	bne sp, s6, fail
	li sp, 0xfffffffffffefff8
	bne sp, s7, fail
	li sp, 0xfffffffffffefffa
	bne sp, s8, fail
	li sp, 0xffffffffffff0006
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 132 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 64(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 132

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff8
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	ori sp, zero, 4
	bne sp, a1, fail
	ori sp, zero, 5
	bne sp, a2, fail
	ori sp, zero, 6
	bne sp, a3, fail
	bne zero, a4, fail
	li sp, 0xfffffffffffffffc
	bne sp, a5, fail
	li sp, 0xfffffffffffffffb
	bne sp, a6, fail
	li sp, 0xfffffffffffffffa
	bne sp, a7, fail
	bne zero, s2, fail
	ori sp, zero, 8
	bne sp, s3, fail
	ori sp, zero, 10
	bne sp, s4, fail
	ori sp, zero, 12
	bne sp, s5, fail
	li sp, 0xffffffffffff0008
	bne sp, s6, fail
	li sp, 0xffffffffffff0010
	bne sp, s7, fail
	li sp, 0xffffffffffff0012
	bne sp, s8, fail
	li sp, 0xffffffffffff0014
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 133 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 64(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 133

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff8
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffff0106
	bne sp, a0, fail
	ori sp, zero, 7
	bne sp, a1, fail
	li sp, 0xffffffffffff0087
	bne sp, a2, fail
	li sp, 0xffffffffffff0107
	bne sp, a3, fail
	li sp, 0xfefa
	bne sp, a4, fail
	li sp, 0xfffffffffffffff9
	bne sp, a5, fail
	li sp, 0xff79
	bne sp, a6, fail
	li sp, 0xfef9
	bne sp, a7, fail
	li sp, 0xfffffffffffe020c
	bne sp, s2, fail
	ori sp, zero, 14
	bne sp, s3, fail
	li sp, 0xfffffffffffe010e
	bne sp, s4, fail
	li sp, 0xfffffffffffe020e
	bne sp, s5, fail
	li sp, 0xfffffffffffd0214
	bne sp, s6, fail
	li sp, 0xffffffffffff0016
	bne sp, s7, fail
	li sp, 0xfffffffffffd0116
	bne sp, s8, fail
	li sp, 0xfffffffffffd0216
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 134 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 64(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 134

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff8
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffffff87
	bne sp, a0, fail
	li sp, 0xffffffffffff8007
	bne sp, a1, fail
	li sp, 0x58cc036
	bne sp, a2, fail
	li sp, 0xffffffff99e66afe
	bne sp, a3, fail
	ori sp, zero, 121
	bne sp, a4, fail
	li sp, 0x7ff9
	bne sp, a5, fail
	li sp, 0xfffffffffa733fca
	bne sp, a6, fail
	li sp, 0x66199502
	bne sp, a7, fail
	li sp, 0xffffffffffffff0e
	bne sp, s2, fail
	li sp, 0xffffffffffff000e
	bne sp, s3, fail
	li sp, 0xb19806c
	bne sp, s4, fail
	li sp, 0x33ccd5fc
	bne sp, s5, fail
	li sp, 0xfffffffffffeff16
	bne sp, s6, fail
	li sp, 0xfffffffffffe0016
	bne sp, s7, fail
	li sp, 0xb188074
	bne sp, s8, fail
	li sp, 0x33cbd604
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 135 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 64(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 135

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff8
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffff043c4b2
	bne sp, a0, fail
	li sp, 0x46be6b99
	bne sp, a1, fail
	li sp, 0xffffffffc15d9397
	bne sp, a2, fail
	li sp, 0x5272f52a
	bne sp, a3, fail
	li sp, 0xfbc3b4e
	bne sp, a4, fail
	li sp, 0xffffffffb9419467
	bne sp, a5, fail
	li sp, 0x3ea26c69
	bne sp, a6, fail
	li sp, 0xffffffffad8d0ad6
	bne sp, a7, fail
	li sp, 0xffffffffe0878964
	bne sp, s2, fail
	li sp, 0xffffffff8d7cd732
	bne sp, s3, fail
	li sp, 0xffffffff82bb272e
	bne sp, s4, fail
	li sp, 0xffffffffa4e5ea54
	bne sp, s5, fail
	li sp, 0xffffffffe086896c
	bne sp, s6, fail
	li sp, 0xffffffff8d7bd73a
	bne sp, s7, fail
	li sp, 0xffffffff82ba2736
	bne sp, s8, fail
	li sp, 0xffffffffa4e4ea5c
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 136 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 68(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 136

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffc
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffff0004
	bne sp, a0, fail
	li sp, 0xffffffffffff0084
	bne sp, a1, fail
	li sp, 0xffffffffffffff84
	bne sp, a2, fail
	li sp, 0xffffffffffffff04
	bne sp, a3, fail
	li sp, 0xfffc
	bne sp, a4, fail
	li sp, 0xff7c
	bne sp, a5, fail
	ori sp, zero, 124
	bne sp, a6, fail
	ori sp, zero, 252
	bne sp, a7, fail
	li sp, 0xfffffffffffe0008
	bne sp, s2, fail
	li sp, 0xfffffffffffe0108
	bne sp, s3, fail
	li sp, 0xffffffffffffff08
	bne sp, s4, fail
	li sp, 0xfffffffffffffe08
	bne sp, s5, fail
	li sp, 0xfffffffffffd000c
	bne sp, s6, fail
	li sp, 0xfffffffffffd010c
	bne sp, s7, fail
	li sp, 0xfffffffffffeff0c
	bne sp, s8, fail
	li sp, 0xfffffffffffefe0c
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 137 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 68(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 137

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffc
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffff8004
	bne sp, a0, fail
	li sp, 0xffffffffffff0005
	bne sp, a1, fail
	li sp, 0xffffffffffffff05
	bne sp, a2, fail
	li sp, 0xffffffffffff0006
	bne sp, a3, fail
	li sp, 0x7ffc
	bne sp, a4, fail
	li sp, 0xfffb
	bne sp, a5, fail
	ori sp, zero, 251
	bne sp, a6, fail
	li sp, 0xfffa
	bne sp, a7, fail
	li sp, 0xffffffffffff0008
	bne sp, s2, fail
	li sp, 0xfffffffffffe000a
	bne sp, s3, fail
	li sp, 0xfffffffffffffe0a
	bne sp, s4, fail
	li sp, 0xfffffffffffe000c
	bne sp, s5, fail
	li sp, 0xfffffffffffe000c
	bne sp, s6, fail
	li sp, 0xfffffffffffd000e
	bne sp, s7, fail
	li sp, 0xfffffffffffefe0e
	bne sp, s8, fail
	li sp, 0xfffffffffffd0010
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 138 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 68(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 138

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffc
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffff0007
	bne sp, a0, fail
	li sp, 0xffffffffffff000b
	bne sp, a1, fail
	li sp, 0xffffffffffff000c
	bne sp, a2, fail
	li sp, 0xffffffffffff0012
	bne sp, a3, fail
	li sp, 0xfff9
	bne sp, a4, fail
	li sp, 0xfff5
	bne sp, a5, fail
	li sp, 0xfff4
	bne sp, a6, fail
	li sp, 0xffee
	bne sp, a7, fail
	li sp, 0xfffffffffffe000e
	bne sp, s2, fail
	li sp, 0xfffffffffffe0016
	bne sp, s3, fail
	li sp, 0xfffffffffffe0018
	bne sp, s4, fail
	li sp, 0xfffffffffffe0024
	bne sp, s5, fail
	li sp, 0xfffffffffffd0012
	bne sp, s6, fail
	li sp, 0xfffffffffffd001a
	bne sp, s7, fail
	li sp, 0xfffffffffffd001c
	bne sp, s8, fail
	li sp, 0xfffffffffffd0028
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 139 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 68(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 139

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffc
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffff0013
	bne sp, a0, fail
	li sp, 0xfffffffffffffff4
	bne sp, a1, fail
	li sp, 0xfffffffffffffff5
	bne sp, a2, fail
	li sp, 0xfffffffffffffffb
	bne sp, a3, fail
	li sp, 0xffed
	bne sp, a4, fail
	ori sp, zero, 12
	bne sp, a5, fail
	ori sp, zero, 11
	bne sp, a6, fail
	ori sp, zero, 5
	bne sp, a7, fail
	li sp, 0xfffffffffffe0026
	bne sp, s2, fail
	li sp, 0xffffffffffffffe8
	bne sp, s3, fail
	li sp, 0xffffffffffffffea
	bne sp, s4, fail
	li sp, 0xfffffffffffffff6
	bne sp, s5, fail
	li sp, 0xfffffffffffd002a
	bne sp, s6, fail
	li sp, 0xfffffffffffeffec
	bne sp, s7, fail
	li sp, 0xfffffffffffeffee
	bne sp, s8, fail
	li sp, 0xfffffffffffefffa
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 140 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 68(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 140

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffc
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffffffffffc
	bne sp, a0, fail
	bne zero, a1, fail
	ori sp, zero, 1
	bne sp, a2, fail
	ori sp, zero, 2
	bne sp, a3, fail
	ori sp, zero, 4
	bne sp, a4, fail
	bne zero, a5, fail
	not sp, zero
	bne sp, a6, fail
	li sp, 0xfffffffffffffffe
	bne sp, a7, fail
	li sp, 0xfffffffffffffff8
	bne sp, s2, fail
	bne zero, s3, fail
	ori sp, zero, 2
	bne sp, s4, fail
	ori sp, zero, 4
	bne sp, s5, fail
	li sp, 0xfffffffffffefffc
	bne sp, s6, fail
	li sp, 0xffffffffffff0004
	bne sp, s7, fail
	li sp, 0xffffffffffff0006
	bne sp, s8, fail
	li sp, 0xffffffffffff0008
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 141 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 68(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 141

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffc
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffff0102
	bne sp, a0, fail
	ori sp, zero, 3
	bne sp, a1, fail
	li sp, 0xffffffffffff0083
	bne sp, a2, fail
	li sp, 0xffffffffffff0103
	bne sp, a3, fail
	li sp, 0xfefe
	bne sp, a4, fail
	li sp, 0xfffffffffffffffd
	bne sp, a5, fail
	li sp, 0xff7d
	bne sp, a6, fail
	li sp, 0xfefd
	bne sp, a7, fail
	li sp, 0xfffffffffffe0204
	bne sp, s2, fail
	ori sp, zero, 6
	bne sp, s3, fail
	li sp, 0xfffffffffffe0106
	bne sp, s4, fail
	li sp, 0xfffffffffffe0206
	bne sp, s5, fail
	li sp, 0xfffffffffffd0208
	bne sp, s6, fail
	li sp, 0xffffffffffff000a
	bne sp, s7, fail
	li sp, 0xfffffffffffd010a
	bne sp, s8, fail
	li sp, 0xfffffffffffd020a
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 142 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 68(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 142

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffc
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffffff83
	bne sp, a0, fail
	li sp, 0xffffffffffff8003
	bne sp, a1, fail
	li sp, 0x58cc032
	bne sp, a2, fail
	li sp, 0xffffffff99e66afa
	bne sp, a3, fail
	ori sp, zero, 125
	bne sp, a4, fail
	li sp, 0x7ffd
	bne sp, a5, fail
	li sp, 0xfffffffffa733fce
	bne sp, a6, fail
	li sp, 0x66199506
	bne sp, a7, fail
	li sp, 0xffffffffffffff06
	bne sp, s2, fail
	li sp, 0xffffffffffff0006
	bne sp, s3, fail
	li sp, 0xb198064
	bne sp, s4, fail
	li sp, 0x33ccd5f4
	bne sp, s5, fail
	li sp, 0xfffffffffffeff0a
	bne sp, s6, fail
	li sp, 0xfffffffffffe000a
	bne sp, s7, fail
	li sp, 0xb188068
	bne sp, s8, fail
	li sp, 0x33cbd5f8
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 143 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 68(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 143

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffc
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffff043c4ae
	bne sp, a0, fail
	li sp, 0x46be6b95
	bne sp, a1, fail
	li sp, 0xffffffffc15d9393
	bne sp, a2, fail
	li sp, 0x5272f526
	bne sp, a3, fail
	li sp, 0xfbc3b52
	bne sp, a4, fail
	li sp, 0xffffffffb941946b
	bne sp, a5, fail
	li sp, 0x3ea26c6d
	bne sp, a6, fail
	li sp, 0xffffffffad8d0ada
	bne sp, a7, fail
	li sp, 0xffffffffe087895c
	bne sp, s2, fail
	li sp, 0xffffffff8d7cd72a
	bne sp, s3, fail
	li sp, 0xffffffff82bb2726
	bne sp, s4, fail
	li sp, 0xffffffffa4e5ea4c
	bne sp, s5, fail
	li sp, 0xffffffffe0868960
	bne sp, s6, fail
	li sp, 0xffffffff8d7bd72e
	bne sp, s7, fail
	li sp, 0xffffffff82ba272a
	bne sp, s8, fail
	li sp, 0xffffffffa4e4ea50
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 144 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 72(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 144

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffd
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffff0003
	bne sp, a0, fail
	li sp, 0xffffffffffff0083
	bne sp, a1, fail
	li sp, 0xffffffffffffff83
	bne sp, a2, fail
	li sp, 0xffffffffffffff03
	bne sp, a3, fail
	li sp, 0xfffd
	bne sp, a4, fail
	li sp, 0xff7d
	bne sp, a5, fail
	ori sp, zero, 125
	bne sp, a6, fail
	ori sp, zero, 253
	bne sp, a7, fail
	li sp, 0xfffffffffffe0006
	bne sp, s2, fail
	li sp, 0xfffffffffffe0106
	bne sp, s3, fail
	li sp, 0xffffffffffffff06
	bne sp, s4, fail
	li sp, 0xfffffffffffffe06
	bne sp, s5, fail
	li sp, 0xfffffffffffd0009
	bne sp, s6, fail
	li sp, 0xfffffffffffd0109
	bne sp, s7, fail
	li sp, 0xfffffffffffeff09
	bne sp, s8, fail
	li sp, 0xfffffffffffefe09
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 145 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 72(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 145

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffd
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffff8003
	bne sp, a0, fail
	li sp, 0xffffffffffff0004
	bne sp, a1, fail
	li sp, 0xffffffffffffff04
	bne sp, a2, fail
	li sp, 0xffffffffffff0005
	bne sp, a3, fail
	li sp, 0x7ffd
	bne sp, a4, fail
	li sp, 0xfffc
	bne sp, a5, fail
	ori sp, zero, 252
	bne sp, a6, fail
	li sp, 0xfffb
	bne sp, a7, fail
	li sp, 0xffffffffffff0006
	bne sp, s2, fail
	li sp, 0xfffffffffffe0008
	bne sp, s3, fail
	li sp, 0xfffffffffffffe08
	bne sp, s4, fail
	li sp, 0xfffffffffffe000a
	bne sp, s5, fail
	li sp, 0xfffffffffffe0009
	bne sp, s6, fail
	li sp, 0xfffffffffffd000b
	bne sp, s7, fail
	li sp, 0xfffffffffffefe0b
	bne sp, s8, fail
	li sp, 0xfffffffffffd000d
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 146 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 72(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 146

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffd
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffff0006
	bne sp, a0, fail
	li sp, 0xffffffffffff000a
	bne sp, a1, fail
	li sp, 0xffffffffffff000b
	bne sp, a2, fail
	li sp, 0xffffffffffff0011
	bne sp, a3, fail
	li sp, 0xfffa
	bne sp, a4, fail
	li sp, 0xfff6
	bne sp, a5, fail
	li sp, 0xfff5
	bne sp, a6, fail
	li sp, 0xffef
	bne sp, a7, fail
	li sp, 0xfffffffffffe000c
	bne sp, s2, fail
	li sp, 0xfffffffffffe0014
	bne sp, s3, fail
	li sp, 0xfffffffffffe0016
	bne sp, s4, fail
	li sp, 0xfffffffffffe0022
	bne sp, s5, fail
	li sp, 0xfffffffffffd000f
	bne sp, s6, fail
	li sp, 0xfffffffffffd0017
	bne sp, s7, fail
	li sp, 0xfffffffffffd0019
	bne sp, s8, fail
	li sp, 0xfffffffffffd0025
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 147 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 72(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 147

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffd
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffff0012
	bne sp, a0, fail
	li sp, 0xfffffffffffffff3
	bne sp, a1, fail
	li sp, 0xfffffffffffffff4
	bne sp, a2, fail
	li sp, 0xfffffffffffffffa
	bne sp, a3, fail
	li sp, 0xffee
	bne sp, a4, fail
	ori sp, zero, 13
	bne sp, a5, fail
	ori sp, zero, 12
	bne sp, a6, fail
	ori sp, zero, 6
	bne sp, a7, fail
	li sp, 0xfffffffffffe0024
	bne sp, s2, fail
	li sp, 0xffffffffffffffe6
	bne sp, s3, fail
	li sp, 0xffffffffffffffe8
	bne sp, s4, fail
	li sp, 0xfffffffffffffff4
	bne sp, s5, fail
	li sp, 0xfffffffffffd0027
	bne sp, s6, fail
	li sp, 0xfffffffffffeffe9
	bne sp, s7, fail
	li sp, 0xfffffffffffeffeb
	bne sp, s8, fail
	li sp, 0xfffffffffffefff7
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 148 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 72(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 148

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffd
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffffffffffb
	bne sp, a0, fail
	not sp, zero
	bne sp, a1, fail
	bne zero, a2, fail
	ori sp, zero, 1
	bne sp, a3, fail
	ori sp, zero, 5
	bne sp, a4, fail
	ori sp, zero, 1
	bne sp, a5, fail
	bne zero, a6, fail
	not sp, zero
	bne sp, a7, fail
	li sp, 0xfffffffffffffff6
	bne sp, s2, fail
	li sp, 0xfffffffffffffffe
	bne sp, s3, fail
	bne zero, s4, fail
	ori sp, zero, 2
	bne sp, s5, fail
	li sp, 0xfffffffffffefff9
	bne sp, s6, fail
	li sp, 0xffffffffffff0001
	bne sp, s7, fail
	li sp, 0xffffffffffff0003
	bne sp, s8, fail
	li sp, 0xffffffffffff0005
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 149 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 72(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 149

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffd
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffff0101
	bne sp, a0, fail
	ori sp, zero, 2
	bne sp, a1, fail
	li sp, 0xffffffffffff0082
	bne sp, a2, fail
	li sp, 0xffffffffffff0102
	bne sp, a3, fail
	li sp, 0xfeff
	bne sp, a4, fail
	li sp, 0xfffffffffffffffe
	bne sp, a5, fail
	li sp, 0xff7e
	bne sp, a6, fail
	li sp, 0xfefe
	bne sp, a7, fail
	li sp, 0xfffffffffffe0202
	bne sp, s2, fail
	ori sp, zero, 4
	bne sp, s3, fail
	li sp, 0xfffffffffffe0104
	bne sp, s4, fail
	li sp, 0xfffffffffffe0204
	bne sp, s5, fail
	li sp, 0xfffffffffffd0205
	bne sp, s6, fail
	li sp, 0xffffffffffff0007
	bne sp, s7, fail
	li sp, 0xfffffffffffd0107
	bne sp, s8, fail
	li sp, 0xfffffffffffd0207
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 150 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 72(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 150

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffd
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffffff82
	bne sp, a0, fail
	li sp, 0xffffffffffff8002
	bne sp, a1, fail
	li sp, 0x58cc031
	bne sp, a2, fail
	li sp, 0xffffffff99e66af9
	bne sp, a3, fail
	ori sp, zero, 126
	bne sp, a4, fail
	li sp, 0x7ffe
	bne sp, a5, fail
	li sp, 0xfffffffffa733fcf
	bne sp, a6, fail
	li sp, 0x66199507
	bne sp, a7, fail
	li sp, 0xffffffffffffff04
	bne sp, s2, fail
	li sp, 0xffffffffffff0004
	bne sp, s3, fail
	li sp, 0xb198062
	bne sp, s4, fail
	li sp, 0x33ccd5f2
	bne sp, s5, fail
	li sp, 0xfffffffffffeff07
	bne sp, s6, fail
	li sp, 0xfffffffffffe0007
	bne sp, s7, fail
	li sp, 0xb188065
	bne sp, s8, fail
	li sp, 0x33cbd5f5
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 151 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 72(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 151

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffd
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffff043c4ad
	bne sp, a0, fail
	li sp, 0x46be6b94
	bne sp, a1, fail
	li sp, 0xffffffffc15d9392
	bne sp, a2, fail
	li sp, 0x5272f525
	bne sp, a3, fail
	li sp, 0xfbc3b53
	bne sp, a4, fail
	li sp, 0xffffffffb941946c
	bne sp, a5, fail
	li sp, 0x3ea26c6e
	bne sp, a6, fail
	li sp, 0xffffffffad8d0adb
	bne sp, a7, fail
	li sp, 0xffffffffe087895a
	bne sp, s2, fail
	li sp, 0xffffffff8d7cd728
	bne sp, s3, fail
	li sp, 0xffffffff82bb2724
	bne sp, s4, fail
	li sp, 0xffffffffa4e5ea4a
	bne sp, s5, fail
	li sp, 0xffffffffe086895d
	bne sp, s6, fail
	li sp, 0xffffffff8d7bd72b
	bne sp, s7, fail
	li sp, 0xffffffff82ba2727
	bne sp, s8, fail
	li sp, 0xffffffffa4e4ea4d
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 152 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 76(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 152

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffe
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffff0002
	bne sp, a0, fail
	li sp, 0xffffffffffff0082
	bne sp, a1, fail
	li sp, 0xffffffffffffff82
	bne sp, a2, fail
	li sp, 0xffffffffffffff02
	bne sp, a3, fail
	li sp, 0xfffe
	bne sp, a4, fail
	li sp, 0xff7e
	bne sp, a5, fail
	ori sp, zero, 126
	bne sp, a6, fail
	ori sp, zero, 254
	bne sp, a7, fail
	li sp, 0xfffffffffffe0004
	bne sp, s2, fail
	li sp, 0xfffffffffffe0104
	bne sp, s3, fail
	li sp, 0xffffffffffffff04
	bne sp, s4, fail
	li sp, 0xfffffffffffffe04
	bne sp, s5, fail
	li sp, 0xfffffffffffd0006
	bne sp, s6, fail
	li sp, 0xfffffffffffd0106
	bne sp, s7, fail
	li sp, 0xfffffffffffeff06
	bne sp, s8, fail
	li sp, 0xfffffffffffefe06
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 153 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 76(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 153

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffe
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffff8002
	bne sp, a0, fail
	li sp, 0xffffffffffff0003
	bne sp, a1, fail
	li sp, 0xffffffffffffff03
	bne sp, a2, fail
	li sp, 0xffffffffffff0004
	bne sp, a3, fail
	li sp, 0x7ffe
	bne sp, a4, fail
	li sp, 0xfffd
	bne sp, a5, fail
	ori sp, zero, 253
	bne sp, a6, fail
	li sp, 0xfffc
	bne sp, a7, fail
	li sp, 0xffffffffffff0004
	bne sp, s2, fail
	li sp, 0xfffffffffffe0006
	bne sp, s3, fail
	li sp, 0xfffffffffffffe06
	bne sp, s4, fail
	li sp, 0xfffffffffffe0008
	bne sp, s5, fail
	li sp, 0xfffffffffffe0006
	bne sp, s6, fail
	li sp, 0xfffffffffffd0008
	bne sp, s7, fail
	li sp, 0xfffffffffffefe08
	bne sp, s8, fail
	li sp, 0xfffffffffffd000a
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 154 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 76(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 154

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffe
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffff0005
	bne sp, a0, fail
	li sp, 0xffffffffffff0009
	bne sp, a1, fail
	li sp, 0xffffffffffff000a
	bne sp, a2, fail
	li sp, 0xffffffffffff0010
	bne sp, a3, fail
	li sp, 0xfffb
	bne sp, a4, fail
	li sp, 0xfff7
	bne sp, a5, fail
	li sp, 0xfff6
	bne sp, a6, fail
	li sp, 0xfff0
	bne sp, a7, fail
	li sp, 0xfffffffffffe000a
	bne sp, s2, fail
	li sp, 0xfffffffffffe0012
	bne sp, s3, fail
	li sp, 0xfffffffffffe0014
	bne sp, s4, fail
	li sp, 0xfffffffffffe0020
	bne sp, s5, fail
	li sp, 0xfffffffffffd000c
	bne sp, s6, fail
	li sp, 0xfffffffffffd0014
	bne sp, s7, fail
	li sp, 0xfffffffffffd0016
	bne sp, s8, fail
	li sp, 0xfffffffffffd0022
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 155 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 76(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 155

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffe
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffff0011
	bne sp, a0, fail
	li sp, 0xfffffffffffffff2
	bne sp, a1, fail
	li sp, 0xfffffffffffffff3
	bne sp, a2, fail
	li sp, 0xfffffffffffffff9
	bne sp, a3, fail
	li sp, 0xffef
	bne sp, a4, fail
	ori sp, zero, 14
	bne sp, a5, fail
	ori sp, zero, 13
	bne sp, a6, fail
	ori sp, zero, 7
	bne sp, a7, fail
	li sp, 0xfffffffffffe0022
	bne sp, s2, fail
	li sp, 0xffffffffffffffe4
	bne sp, s3, fail
	li sp, 0xffffffffffffffe6
	bne sp, s4, fail
	li sp, 0xfffffffffffffff2
	bne sp, s5, fail
	li sp, 0xfffffffffffd0024
	bne sp, s6, fail
	li sp, 0xfffffffffffeffe6
	bne sp, s7, fail
	li sp, 0xfffffffffffeffe8
	bne sp, s8, fail
	li sp, 0xfffffffffffefff4
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 156 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 76(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 156

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffe
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffffffffffa
	bne sp, a0, fail
	li sp, 0xfffffffffffffffe
	bne sp, a1, fail
	not sp, zero
	bne sp, a2, fail
	bne zero, a3, fail
	ori sp, zero, 6
	bne sp, a4, fail
	ori sp, zero, 2
	bne sp, a5, fail
	ori sp, zero, 1
	bne sp, a6, fail
	bne zero, a7, fail
	li sp, 0xfffffffffffffff4
	bne sp, s2, fail
	li sp, 0xfffffffffffffffc
	bne sp, s3, fail
	li sp, 0xfffffffffffffffe
	bne sp, s4, fail
	bne zero, s5, fail
	li sp, 0xfffffffffffefff6
	bne sp, s6, fail
	li sp, 0xfffffffffffefffe
	bne sp, s7, fail
	li sp, 0xffffffffffff0000
	bne sp, s8, fail
	li sp, 0xffffffffffff0002
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 157 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 76(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 157

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffe
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffff0100
	bne sp, a0, fail
	ori sp, zero, 1
	bne sp, a1, fail
	li sp, 0xffffffffffff0081
	bne sp, a2, fail
	li sp, 0xffffffffffff0101
	bne sp, a3, fail
	li sp, 0xff00
	bne sp, a4, fail
	not sp, zero
	bne sp, a5, fail
	li sp, 0xff7f
	bne sp, a6, fail
	li sp, 0xfeff
	bne sp, a7, fail
	li sp, 0xfffffffffffe0200
	bne sp, s2, fail
	ori sp, zero, 2
	bne sp, s3, fail
	li sp, 0xfffffffffffe0102
	bne sp, s4, fail
	li sp, 0xfffffffffffe0202
	bne sp, s5, fail
	li sp, 0xfffffffffffd0202
	bne sp, s6, fail
	li sp, 0xffffffffffff0004
	bne sp, s7, fail
	li sp, 0xfffffffffffd0104
	bne sp, s8, fail
	li sp, 0xfffffffffffd0204
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 158 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 76(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 158

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffe
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffffff81
	bne sp, a0, fail
	li sp, 0xffffffffffff8001
	bne sp, a1, fail
	li sp, 0x58cc030
	bne sp, a2, fail
	li sp, 0xffffffff99e66af8
	bne sp, a3, fail
	ori sp, zero, 127
	bne sp, a4, fail
	li sp, 0x7fff
	bne sp, a5, fail
	li sp, 0xfffffffffa733fd0
	bne sp, a6, fail
	li sp, 0x66199508
	bne sp, a7, fail
	li sp, 0xffffffffffffff02
	bne sp, s2, fail
	li sp, 0xffffffffffff0002
	bne sp, s3, fail
	li sp, 0xb198060
	bne sp, s4, fail
	li sp, 0x33ccd5f0
	bne sp, s5, fail
	li sp, 0xfffffffffffeff04
	bne sp, s6, fail
	li sp, 0xfffffffffffe0004
	bne sp, s7, fail
	li sp, 0xb188062
	bne sp, s8, fail
	li sp, 0x33cbd5f2
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 159 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 76(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 159

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffe
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffff043c4ac
	bne sp, a0, fail
	li sp, 0x46be6b93
	bne sp, a1, fail
	li sp, 0xffffffffc15d9391
	bne sp, a2, fail
	li sp, 0x5272f524
	bne sp, a3, fail
	li sp, 0xfbc3b54
	bne sp, a4, fail
	li sp, 0xffffffffb941946d
	bne sp, a5, fail
	li sp, 0x3ea26c6f
	bne sp, a6, fail
	li sp, 0xffffffffad8d0adc
	bne sp, a7, fail
	li sp, 0xffffffffe0878958
	bne sp, s2, fail
	li sp, 0xffffffff8d7cd726
	bne sp, s3, fail
	li sp, 0xffffffff82bb2722
	bne sp, s4, fail
	li sp, 0xffffffffa4e5ea48
	bne sp, s5, fail
	li sp, 0xffffffffe086895a
	bne sp, s6, fail
	li sp, 0xffffffff8d7bd728
	bne sp, s7, fail
	li sp, 0xffffffff82ba2724
	bne sp, s8, fail
	li sp, 0xffffffffa4e4ea4a
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 160 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 80(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 160

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 254
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffffff02
	bne sp, a0, fail
	li sp, 0xffffffffffffff82
	bne sp, a1, fail
	li sp, 0xfe82
	bne sp, a2, fail
	li sp, 0xfe02
	bne sp, a3, fail
	ori sp, zero, 254
	bne sp, a4, fail
	ori sp, zero, 126
	bne sp, a5, fail
	li sp, 0xffffffffffff017e
	bne sp, a6, fail
	li sp, 0xffffffffffff01fe
	bne sp, a7, fail
	li sp, 0xfffffffffffffe04
	bne sp, s2, fail
	li sp, 0xffffffffffffff04
	bne sp, s3, fail
	li sp, 0x1fd04
	bne sp, s4, fail
	li sp, 0x1fc04
	bne sp, s5, fail
	li sp, 0xfffffffffffffd06
	bne sp, s6, fail
	li sp, 0xfffffffffffffe06
	bne sp, s7, fail
	li sp, 0x1fc06
	bne sp, s8, fail
	li sp, 0x1fb06
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 161 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 80(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 161

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 254
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x7f02
	bne sp, a0, fail
	li sp, 0xffffffffffffff03
	bne sp, a1, fail
	li sp, 0xfe03
	bne sp, a2, fail
	li sp, 0xffffffffffffff04
	bne sp, a3, fail
	li sp, 0xffffffffffff80fe
	bne sp, a4, fail
	ori sp, zero, 253
	bne sp, a5, fail
	li sp, 0xffffffffffff01fd
	bne sp, a6, fail
	ori sp, zero, 252
	bne sp, a7, fail
	li sp, 0xfe04
	bne sp, s2, fail
	li sp, 0xfffffffffffffe06
	bne sp, s3, fail
	li sp, 0x1fc06
	bne sp, s4, fail
	li sp, 0xfffffffffffffe08
	bne sp, s5, fail
	li sp, 0xfd06
	bne sp, s6, fail
	li sp, 0xfffffffffffffd08
	bne sp, s7, fail
	li sp, 0x1fb08
	bne sp, s8, fail
	li sp, 0xfffffffffffffd0a
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 162 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 80(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 162

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 254
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffffff05
	bne sp, a0, fail
	li sp, 0xffffffffffffff09
	bne sp, a1, fail
	li sp, 0xffffffffffffff0a
	bne sp, a2, fail
	li sp, 0xffffffffffffff10
	bne sp, a3, fail
	ori sp, zero, 251
	bne sp, a4, fail
	ori sp, zero, 247
	bne sp, a5, fail
	ori sp, zero, 246
	bne sp, a6, fail
	ori sp, zero, 240
	bne sp, a7, fail
	li sp, 0xfffffffffffffe0a
	bne sp, s2, fail
	li sp, 0xfffffffffffffe12
	bne sp, s3, fail
	li sp, 0xfffffffffffffe14
	bne sp, s4, fail
	li sp, 0xfffffffffffffe20
	bne sp, s5, fail
	li sp, 0xfffffffffffffd0c
	bne sp, s6, fail
	li sp, 0xfffffffffffffd14
	bne sp, s7, fail
	li sp, 0xfffffffffffffd16
	bne sp, s8, fail
	li sp, 0xfffffffffffffd22
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 163 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 80(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 163

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 254
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffffff11
	bne sp, a0, fail
	li sp, 0xfef2
	bne sp, a1, fail
	li sp, 0xfef3
	bne sp, a2, fail
	li sp, 0xfef9
	bne sp, a3, fail
	ori sp, zero, 239
	bne sp, a4, fail
	li sp, 0xffffffffffff010e
	bne sp, a5, fail
	li sp, 0xffffffffffff010d
	bne sp, a6, fail
	li sp, 0xffffffffffff0107
	bne sp, a7, fail
	li sp, 0xfffffffffffffe22
	bne sp, s2, fail
	li sp, 0x1fde4
	bne sp, s3, fail
	li sp, 0x1fde6
	bne sp, s4, fail
	li sp, 0x1fdf2
	bne sp, s5, fail
	li sp, 0xfffffffffffffd24
	bne sp, s6, fail
	li sp, 0x1fce6
	bne sp, s7, fail
	li sp, 0x1fce8
	bne sp, s8, fail
	li sp, 0x1fcf4
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 164 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 80(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 164

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 254
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfefa
	bne sp, a0, fail
	li sp, 0xfefe
	bne sp, a1, fail
	li sp, 0xfeff
	bne sp, a2, fail
	li sp, 0xff00
	bne sp, a3, fail
	li sp, 0xffffffffffff0106
	bne sp, a4, fail
	li sp, 0xffffffffffff0102
	bne sp, a5, fail
	li sp, 0xffffffffffff0101
	bne sp, a6, fail
	li sp, 0xffffffffffff0100
	bne sp, a7, fail
	li sp, 0x1fdf4
	bne sp, s2, fail
	li sp, 0x1fdfc
	bne sp, s3, fail
	li sp, 0x1fdfe
	bne sp, s4, fail
	li sp, 0x1fe00
	bne sp, s5, fail
	li sp, 0x1fcf6
	bne sp, s6, fail
	li sp, 0x1fcfe
	bne sp, s7, fail
	li sp, 0x1fd00
	bne sp, s8, fail
	li sp, 0x1fd02
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 165 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 80(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 165

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 254
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	li sp, 0xff01
	bne sp, a1, fail
	li sp, 0xffffffffffffff81
	bne sp, a2, fail
	ori sp, zero, 1
	bne sp, a3, fail
	bne zero, a4, fail
	li sp, 0xffffffffffff00ff
	bne sp, a5, fail
	ori sp, zero, 127
	bne sp, a6, fail
	not sp, zero
	bne sp, a7, fail
	bne zero, s2, fail
	li sp, 0x1fe02
	bne sp, s3, fail
	li sp, 0xffffffffffffff02
	bne sp, s4, fail
	ori sp, zero, 2
	bne sp, s5, fail
	li sp, 0xffffffffffffff02
	bne sp, s6, fail
	li sp, 0x1fd04
	bne sp, s7, fail
	li sp, 0xfffffffffffffe04
	bne sp, s8, fail
	li sp, 0xffffffffffffff04
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 166 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 80(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 166

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 254
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfe81
	bne sp, a0, fail
	li sp, 0x7f01
	bne sp, a1, fail
	li sp, 0x58dbf30
	bne sp, a2, fail
	li sp, 0xffffffff99e769f8
	bne sp, a3, fail
	li sp, 0xffffffffffff017f
	bne sp, a4, fail
	li sp, 0xffffffffffff80ff
	bne sp, a5, fail
	li sp, 0xfffffffffa7240d0
	bne sp, a6, fail
	li sp, 0x66189608
	bne sp, a7, fail
	li sp, 0x1fd02
	bne sp, s2, fail
	li sp, 0xfe02
	bne sp, s3, fail
	li sp, 0xb1b7e60
	bne sp, s4, fail
	li sp, 0x33ced3f0
	bne sp, s5, fail
	li sp, 0x1fc04
	bne sp, s6, fail
	li sp, 0xfd04
	bne sp, s7, fail
	li sp, 0xb1b7d62
	bne sp, s8, fail
	li sp, 0x33ced2f2
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 167 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 80(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 167

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 254
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffff044c3ac
	bne sp, a0, fail
	li sp, 0x46bf6a93
	bne sp, a1, fail
	li sp, 0xffffffffc15e9291
	bne sp, a2, fail
	li sp, 0x5273f424
	bne sp, a3, fail
	li sp, 0xfbb3c54
	bne sp, a4, fail
	li sp, 0xffffffffb940956d
	bne sp, a5, fail
	li sp, 0x3ea16d6f
	bne sp, a6, fail
	li sp, 0xffffffffad8c0bdc
	bne sp, a7, fail
	li sp, 0xffffffffe0898758
	bne sp, s2, fail
	li sp, 0xffffffff8d7ed526
	bne sp, s3, fail
	li sp, 0xffffffff82bd2522
	bne sp, s4, fail
	li sp, 0xffffffffa4e7e848
	bne sp, s5, fail
	li sp, 0xffffffffe089865a
	bne sp, s6, fail
	li sp, 0xffffffff8d7ed428
	bne sp, s7, fail
	li sp, 0xffffffff82bd2424
	bne sp, s8, fail
	li sp, 0xffffffffa4e7e74a
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 168 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 84(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 168

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffff
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffff0001
	bne sp, a0, fail
	li sp, 0xffffffffffff0081
	bne sp, a1, fail
	li sp, 0xffffffffffffff81
	bne sp, a2, fail
	li sp, 0xffffffffffffff01
	bne sp, a3, fail
	li sp, 0xffff
	bne sp, a4, fail
	li sp, 0xff7f
	bne sp, a5, fail
	ori sp, zero, 127
	bne sp, a6, fail
	ori sp, zero, 255
	bne sp, a7, fail
	li sp, 0xfffffffffffe0002
	bne sp, s2, fail
	li sp, 0xfffffffffffe0102
	bne sp, s3, fail
	li sp, 0xffffffffffffff02
	bne sp, s4, fail
	li sp, 0xfffffffffffffe02
	bne sp, s5, fail
	li sp, 0xfffffffffffd0003
	bne sp, s6, fail
	li sp, 0xfffffffffffd0103
	bne sp, s7, fail
	li sp, 0xfffffffffffeff03
	bne sp, s8, fail
	li sp, 0xfffffffffffefe03
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 169 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 84(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 169

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffff
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffff8001
	bne sp, a0, fail
	li sp, 0xffffffffffff0002
	bne sp, a1, fail
	li sp, 0xffffffffffffff02
	bne sp, a2, fail
	li sp, 0xffffffffffff0003
	bne sp, a3, fail
	li sp, 0x7fff
	bne sp, a4, fail
	li sp, 0xfffe
	bne sp, a5, fail
	ori sp, zero, 254
	bne sp, a6, fail
	li sp, 0xfffd
	bne sp, a7, fail
	li sp, 0xffffffffffff0002
	bne sp, s2, fail
	li sp, 0xfffffffffffe0004
	bne sp, s3, fail
	li sp, 0xfffffffffffffe04
	bne sp, s4, fail
	li sp, 0xfffffffffffe0006
	bne sp, s5, fail
	li sp, 0xfffffffffffe0003
	bne sp, s6, fail
	li sp, 0xfffffffffffd0005
	bne sp, s7, fail
	li sp, 0xfffffffffffefe05
	bne sp, s8, fail
	li sp, 0xfffffffffffd0007
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 170 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 84(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 170

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffff
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffff0004
	bne sp, a0, fail
	li sp, 0xffffffffffff0008
	bne sp, a1, fail
	li sp, 0xffffffffffff0009
	bne sp, a2, fail
	li sp, 0xffffffffffff000f
	bne sp, a3, fail
	li sp, 0xfffc
	bne sp, a4, fail
	li sp, 0xfff8
	bne sp, a5, fail
	li sp, 0xfff7
	bne sp, a6, fail
	li sp, 0xfff1
	bne sp, a7, fail
	li sp, 0xfffffffffffe0008
	bne sp, s2, fail
	li sp, 0xfffffffffffe0010
	bne sp, s3, fail
	li sp, 0xfffffffffffe0012
	bne sp, s4, fail
	li sp, 0xfffffffffffe001e
	bne sp, s5, fail
	li sp, 0xfffffffffffd0009
	bne sp, s6, fail
	li sp, 0xfffffffffffd0011
	bne sp, s7, fail
	li sp, 0xfffffffffffd0013
	bne sp, s8, fail
	li sp, 0xfffffffffffd001f
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 171 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 84(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 171

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffff
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffff0010
	bne sp, a0, fail
	li sp, 0xfffffffffffffff1
	bne sp, a1, fail
	li sp, 0xfffffffffffffff2
	bne sp, a2, fail
	li sp, 0xfffffffffffffff8
	bne sp, a3, fail
	li sp, 0xfff0
	bne sp, a4, fail
	ori sp, zero, 15
	bne sp, a5, fail
	ori sp, zero, 14
	bne sp, a6, fail
	ori sp, zero, 8
	bne sp, a7, fail
	li sp, 0xfffffffffffe0020
	bne sp, s2, fail
	li sp, 0xffffffffffffffe2
	bne sp, s3, fail
	li sp, 0xffffffffffffffe4
	bne sp, s4, fail
	li sp, 0xfffffffffffffff0
	bne sp, s5, fail
	li sp, 0xfffffffffffd0021
	bne sp, s6, fail
	li sp, 0xfffffffffffeffe3
	bne sp, s7, fail
	li sp, 0xfffffffffffeffe5
	bne sp, s8, fail
	li sp, 0xfffffffffffefff1
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 172 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 84(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 172

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffff
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffffffffff9
	bne sp, a0, fail
	li sp, 0xfffffffffffffffd
	bne sp, a1, fail
	li sp, 0xfffffffffffffffe
	bne sp, a2, fail
	not sp, zero
	bne sp, a3, fail
	ori sp, zero, 7
	bne sp, a4, fail
	ori sp, zero, 3
	bne sp, a5, fail
	ori sp, zero, 2
	bne sp, a6, fail
	ori sp, zero, 1
	bne sp, a7, fail
	li sp, 0xfffffffffffffff2
	bne sp, s2, fail
	li sp, 0xfffffffffffffffa
	bne sp, s3, fail
	li sp, 0xfffffffffffffffc
	bne sp, s4, fail
	li sp, 0xfffffffffffffffe
	bne sp, s5, fail
	li sp, 0xfffffffffffefff3
	bne sp, s6, fail
	li sp, 0xfffffffffffefffb
	bne sp, s7, fail
	li sp, 0xfffffffffffefffd
	bne sp, s8, fail
	li sp, 0xfffffffffffeffff
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 173 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 84(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 173

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffff
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffff00ff
	bne sp, a0, fail
	bne zero, a1, fail
	li sp, 0xffffffffffff0080
	bne sp, a2, fail
	li sp, 0xffffffffffff0100
	bne sp, a3, fail
	li sp, 0xff01
	bne sp, a4, fail
	bne zero, a5, fail
	li sp, 0xff80
	bne sp, a6, fail
	li sp, 0xff00
	bne sp, a7, fail
	li sp, 0xfffffffffffe01fe
	bne sp, s2, fail
	bne zero, s3, fail
	li sp, 0xfffffffffffe0100
	bne sp, s4, fail
	li sp, 0xfffffffffffe0200
	bne sp, s5, fail
	li sp, 0xfffffffffffd01ff
	bne sp, s6, fail
	li sp, 0xffffffffffff0001
	bne sp, s7, fail
	li sp, 0xfffffffffffd0101
	bne sp, s8, fail
	li sp, 0xfffffffffffd0201
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 174 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 84(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 174

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffff
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffffff80
	bne sp, a0, fail
	li sp, 0xffffffffffff8000
	bne sp, a1, fail
	li sp, 0x58cc02f
	bne sp, a2, fail
	li sp, 0xffffffff99e66af7
	bne sp, a3, fail
	ori sp, zero, 128
	bne sp, a4, fail
	li sp, 0x8000
	bne sp, a5, fail
	li sp, 0xfffffffffa733fd1
	bne sp, a6, fail
	li sp, 0x66199509
	bne sp, a7, fail
	li sp, 0xffffffffffffff00
	bne sp, s2, fail
	li sp, 0xffffffffffff0000
	bne sp, s3, fail
	li sp, 0xb19805e
	bne sp, s4, fail
	li sp, 0x33ccd5ee
	bne sp, s5, fail
	li sp, 0xfffffffffffeff01
	bne sp, s6, fail
	li sp, 0xfffffffffffe0001
	bne sp, s7, fail
	li sp, 0xb18805f
	bne sp, s8, fail
	li sp, 0x33cbd5ef
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 175 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 84(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 175

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffff
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffff043c4ab
	bne sp, a0, fail
	li sp, 0x46be6b92
	bne sp, a1, fail
	li sp, 0xffffffffc15d9390
	bne sp, a2, fail
	li sp, 0x5272f523
	bne sp, a3, fail
	li sp, 0xfbc3b55
	bne sp, a4, fail
	li sp, 0xffffffffb941946e
	bne sp, a5, fail
	li sp, 0x3ea26c70
	bne sp, a6, fail
	li sp, 0xffffffffad8d0add
	bne sp, a7, fail
	li sp, 0xffffffffe0878956
	bne sp, s2, fail
	li sp, 0xffffffff8d7cd724
	bne sp, s3, fail
	li sp, 0xffffffff82bb2720
	bne sp, s4, fail
	li sp, 0xffffffffa4e5ea46
	bne sp, s5, fail
	li sp, 0xffffffffe0868957
	bne sp, s6, fail
	li sp, 0xffffffff8d7bd725
	bne sp, s7, fail
	li sp, 0xffffffff82ba2721
	bne sp, s8, fail
	li sp, 0xffffffffa4e4ea47
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 176 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 88(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 176

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 127
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffffff81
	bne sp, a0, fail
	ori sp, zero, 1
	bne sp, a1, fail
	li sp, 0xff01
	bne sp, a2, fail
	li sp, 0xfe81
	bne sp, a3, fail
	ori sp, zero, 127
	bne sp, a4, fail
	not sp, zero
	bne sp, a5, fail
	li sp, 0xffffffffffff00ff
	bne sp, a6, fail
	li sp, 0xffffffffffff017f
	bne sp, a7, fail
	li sp, 0xffffffffffffff02
	bne sp, s2, fail
	ori sp, zero, 2
	bne sp, s3, fail
	li sp, 0x1fe02
	bne sp, s4, fail
	li sp, 0x1fd02
	bne sp, s5, fail
	li sp, 0xfffffffffffffe83
	bne sp, s6, fail
	li sp, 0xffffffffffffff83
	bne sp, s7, fail
	li sp, 0x1fd83
	bne sp, s8, fail
	li sp, 0x1fc83
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 177 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 88(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 177

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 127
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x7f81
	bne sp, a0, fail
	li sp, 0xffffffffffffff82
	bne sp, a1, fail
	li sp, 0xfe82
	bne sp, a2, fail
	li sp, 0xffffffffffffff83
	bne sp, a3, fail
	li sp, 0xffffffffffff807f
	bne sp, a4, fail
	ori sp, zero, 126
	bne sp, a5, fail
	li sp, 0xffffffffffff017e
	bne sp, a6, fail
	ori sp, zero, 125
	bne sp, a7, fail
	li sp, 0xff02
	bne sp, s2, fail
	li sp, 0xffffffffffffff04
	bne sp, s3, fail
	li sp, 0x1fd04
	bne sp, s4, fail
	li sp, 0xffffffffffffff06
	bne sp, s5, fail
	li sp, 0xfe83
	bne sp, s6, fail
	li sp, 0xfffffffffffffe85
	bne sp, s7, fail
	li sp, 0x1fc85
	bne sp, s8, fail
	li sp, 0xfffffffffffffe87
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 178 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 88(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 178

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 127
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffffff84
	bne sp, a0, fail
	li sp, 0xffffffffffffff88
	bne sp, a1, fail
	li sp, 0xffffffffffffff89
	bne sp, a2, fail
	li sp, 0xffffffffffffff8f
	bne sp, a3, fail
	ori sp, zero, 124
	bne sp, a4, fail
	ori sp, zero, 120
	bne sp, a5, fail
	ori sp, zero, 119
	bne sp, a6, fail
	ori sp, zero, 113
	bne sp, a7, fail
	li sp, 0xffffffffffffff08
	bne sp, s2, fail
	li sp, 0xffffffffffffff10
	bne sp, s3, fail
	li sp, 0xffffffffffffff12
	bne sp, s4, fail
	li sp, 0xffffffffffffff1e
	bne sp, s5, fail
	li sp, 0xfffffffffffffe89
	bne sp, s6, fail
	li sp, 0xfffffffffffffe91
	bne sp, s7, fail
	li sp, 0xfffffffffffffe93
	bne sp, s8, fail
	li sp, 0xfffffffffffffe9f
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 179 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 88(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 179

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 127
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffffff90
	bne sp, a0, fail
	li sp, 0xff71
	bne sp, a1, fail
	li sp, 0xff72
	bne sp, a2, fail
	li sp, 0xff78
	bne sp, a3, fail
	ori sp, zero, 112
	bne sp, a4, fail
	li sp, 0xffffffffffff008f
	bne sp, a5, fail
	li sp, 0xffffffffffff008e
	bne sp, a6, fail
	li sp, 0xffffffffffff0088
	bne sp, a7, fail
	li sp, 0xffffffffffffff20
	bne sp, s2, fail
	li sp, 0x1fee2
	bne sp, s3, fail
	li sp, 0x1fee4
	bne sp, s4, fail
	li sp, 0x1fef0
	bne sp, s5, fail
	li sp, 0xfffffffffffffea1
	bne sp, s6, fail
	li sp, 0x1fe63
	bne sp, s7, fail
	li sp, 0x1fe65
	bne sp, s8, fail
	li sp, 0x1fe71
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 180 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 88(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 180

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 127
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xff79
	bne sp, a0, fail
	li sp, 0xff7d
	bne sp, a1, fail
	li sp, 0xff7e
	bne sp, a2, fail
	li sp, 0xff7f
	bne sp, a3, fail
	li sp, 0xffffffffffff0087
	bne sp, a4, fail
	li sp, 0xffffffffffff0083
	bne sp, a5, fail
	li sp, 0xffffffffffff0082
	bne sp, a6, fail
	li sp, 0xffffffffffff0081
	bne sp, a7, fail
	li sp, 0x1fef2
	bne sp, s2, fail
	li sp, 0x1fefa
	bne sp, s3, fail
	li sp, 0x1fefc
	bne sp, s4, fail
	li sp, 0x1fefe
	bne sp, s5, fail
	li sp, 0x1fe73
	bne sp, s6, fail
	li sp, 0x1fe7b
	bne sp, s7, fail
	li sp, 0x1fe7d
	bne sp, s8, fail
	li sp, 0x1fe7f
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 181 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 88(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 181

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 127
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 127
	bne sp, a0, fail
	li sp, 0xff80
	bne sp, a1, fail
	bne zero, a2, fail
	ori sp, zero, 128
	bne sp, a3, fail
	li sp, 0xffffffffffffff81
	bne sp, a4, fail
	li sp, 0xffffffffffff0080
	bne sp, a5, fail
	bne zero, a6, fail
	li sp, 0xffffffffffffff80
	bne sp, a7, fail
	ori sp, zero, 254
	bne sp, s2, fail
	li sp, 0x1ff00
	bne sp, s3, fail
	bne zero, s4, fail
	ori sp, zero, 256
	bne sp, s5, fail
	ori sp, zero, 127
	bne sp, s6, fail
	li sp, 0x1fe81
	bne sp, s7, fail
	li sp, 0xffffffffffffff81
	bne sp, s8, fail
	ori sp, zero, 129
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 182 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 88(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 182

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 127
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xff00
	bne sp, a0, fail
	li sp, 0x7f80
	bne sp, a1, fail
	li sp, 0x58dbfaf
	bne sp, a2, fail
	li sp, 0xffffffff99e76a77
	bne sp, a3, fail
	li sp, 0xffffffffffff0100
	bne sp, a4, fail
	li sp, 0xffffffffffff8080
	bne sp, a5, fail
	li sp, 0xfffffffffa724051
	bne sp, a6, fail
	li sp, 0x66189589
	bne sp, a7, fail
	li sp, 0x1fe00
	bne sp, s2, fail
	li sp, 0xff00
	bne sp, s3, fail
	li sp, 0xb1b7f5e
	bne sp, s4, fail
	li sp, 0x33ced4ee
	bne sp, s5, fail
	li sp, 0x1fd81
	bne sp, s6, fail
	li sp, 0xfe81
	bne sp, s7, fail
	li sp, 0xb1b7edf
	bne sp, s8, fail
	li sp, 0x33ced46f
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 183 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 88(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 183

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 127
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffff044c42b
	bne sp, a0, fail
	li sp, 0x46bf6b12
	bne sp, a1, fail
	li sp, 0xffffffffc15e9310
	bne sp, a2, fail
	li sp, 0x5273f4a3
	bne sp, a3, fail
	li sp, 0xfbb3bd5
	bne sp, a4, fail
	li sp, 0xffffffffb94094ee
	bne sp, a5, fail
	li sp, 0x3ea16cf0
	bne sp, a6, fail
	li sp, 0xffffffffad8c0b5d
	bne sp, a7, fail
	li sp, 0xffffffffe0898856
	bne sp, s2, fail
	li sp, 0xffffffff8d7ed624
	bne sp, s3, fail
	li sp, 0xffffffff82bd2620
	bne sp, s4, fail
	li sp, 0xffffffffa4e7e946
	bne sp, s5, fail
	li sp, 0xffffffffe08987d7
	bne sp, s6, fail
	li sp, 0xffffffff8d7ed5a5
	bne sp, s7, fail
	li sp, 0xffffffff82bd25a1
	bne sp, s8, fail
	li sp, 0xffffffffa4e7e8c7
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 184 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 92(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 184

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 255
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffffff01
	bne sp, a0, fail
	li sp, 0xffffffffffffff81
	bne sp, a1, fail
	li sp, 0xfe81
	bne sp, a2, fail
	li sp, 0xfe01
	bne sp, a3, fail
	ori sp, zero, 255
	bne sp, a4, fail
	ori sp, zero, 127
	bne sp, a5, fail
	li sp, 0xffffffffffff017f
	bne sp, a6, fail
	li sp, 0xffffffffffff01ff
	bne sp, a7, fail
	li sp, 0xfffffffffffffe02
	bne sp, s2, fail
	li sp, 0xffffffffffffff02
	bne sp, s3, fail
	li sp, 0x1fd02
	bne sp, s4, fail
	li sp, 0x1fc02
	bne sp, s5, fail
	li sp, 0xfffffffffffffd03
	bne sp, s6, fail
	li sp, 0xfffffffffffffe03
	bne sp, s7, fail
	li sp, 0x1fc03
	bne sp, s8, fail
	li sp, 0x1fb03
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 185 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 92(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 185

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 255
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x7f01
	bne sp, a0, fail
	li sp, 0xffffffffffffff02
	bne sp, a1, fail
	li sp, 0xfe02
	bne sp, a2, fail
	li sp, 0xffffffffffffff03
	bne sp, a3, fail
	li sp, 0xffffffffffff80ff
	bne sp, a4, fail
	ori sp, zero, 254
	bne sp, a5, fail
	li sp, 0xffffffffffff01fe
	bne sp, a6, fail
	ori sp, zero, 253
	bne sp, a7, fail
	li sp, 0xfe02
	bne sp, s2, fail
	li sp, 0xfffffffffffffe04
	bne sp, s3, fail
	li sp, 0x1fc04
	bne sp, s4, fail
	li sp, 0xfffffffffffffe06
	bne sp, s5, fail
	li sp, 0xfd03
	bne sp, s6, fail
	li sp, 0xfffffffffffffd05
	bne sp, s7, fail
	li sp, 0x1fb05
	bne sp, s8, fail
	li sp, 0xfffffffffffffd07
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 186 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 92(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 186

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 255
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffffff04
	bne sp, a0, fail
	li sp, 0xffffffffffffff08
	bne sp, a1, fail
	li sp, 0xffffffffffffff09
	bne sp, a2, fail
	li sp, 0xffffffffffffff0f
	bne sp, a3, fail
	ori sp, zero, 252
	bne sp, a4, fail
	ori sp, zero, 248
	bne sp, a5, fail
	ori sp, zero, 247
	bne sp, a6, fail
	ori sp, zero, 241
	bne sp, a7, fail
	li sp, 0xfffffffffffffe08
	bne sp, s2, fail
	li sp, 0xfffffffffffffe10
	bne sp, s3, fail
	li sp, 0xfffffffffffffe12
	bne sp, s4, fail
	li sp, 0xfffffffffffffe1e
	bne sp, s5, fail
	li sp, 0xfffffffffffffd09
	bne sp, s6, fail
	li sp, 0xfffffffffffffd11
	bne sp, s7, fail
	li sp, 0xfffffffffffffd13
	bne sp, s8, fail
	li sp, 0xfffffffffffffd1f
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 187 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 92(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 187

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 255
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffffff10
	bne sp, a0, fail
	li sp, 0xfef1
	bne sp, a1, fail
	li sp, 0xfef2
	bne sp, a2, fail
	li sp, 0xfef8
	bne sp, a3, fail
	ori sp, zero, 240
	bne sp, a4, fail
	li sp, 0xffffffffffff010f
	bne sp, a5, fail
	li sp, 0xffffffffffff010e
	bne sp, a6, fail
	li sp, 0xffffffffffff0108
	bne sp, a7, fail
	li sp, 0xfffffffffffffe20
	bne sp, s2, fail
	li sp, 0x1fde2
	bne sp, s3, fail
	li sp, 0x1fde4
	bne sp, s4, fail
	li sp, 0x1fdf0
	bne sp, s5, fail
	li sp, 0xfffffffffffffd21
	bne sp, s6, fail
	li sp, 0x1fce3
	bne sp, s7, fail
	li sp, 0x1fce5
	bne sp, s8, fail
	li sp, 0x1fcf1
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 188 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 92(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 188

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 255
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfef9
	bne sp, a0, fail
	li sp, 0xfefd
	bne sp, a1, fail
	li sp, 0xfefe
	bne sp, a2, fail
	li sp, 0xfeff
	bne sp, a3, fail
	li sp, 0xffffffffffff0107
	bne sp, a4, fail
	li sp, 0xffffffffffff0103
	bne sp, a5, fail
	li sp, 0xffffffffffff0102
	bne sp, a6, fail
	li sp, 0xffffffffffff0101
	bne sp, a7, fail
	li sp, 0x1fdf2
	bne sp, s2, fail
	li sp, 0x1fdfa
	bne sp, s3, fail
	li sp, 0x1fdfc
	bne sp, s4, fail
	li sp, 0x1fdfe
	bne sp, s5, fail
	li sp, 0x1fcf3
	bne sp, s6, fail
	li sp, 0x1fcfb
	bne sp, s7, fail
	li sp, 0x1fcfd
	bne sp, s8, fail
	li sp, 0x1fcff
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 189 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 92(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 189

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 255
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	not sp, zero
	bne sp, a0, fail
	li sp, 0xff00
	bne sp, a1, fail
	li sp, 0xffffffffffffff80
	bne sp, a2, fail
	bne zero, a3, fail
	ori sp, zero, 1
	bne sp, a4, fail
	li sp, 0xffffffffffff0100
	bne sp, a5, fail
	ori sp, zero, 128
	bne sp, a6, fail
	bne zero, a7, fail
	li sp, 0xfffffffffffffffe
	bne sp, s2, fail
	li sp, 0x1fe00
	bne sp, s3, fail
	li sp, 0xffffffffffffff00
	bne sp, s4, fail
	bne zero, s5, fail
	li sp, 0xfffffffffffffeff
	bne sp, s6, fail
	li sp, 0x1fd01
	bne sp, s7, fail
	li sp, 0xfffffffffffffe01
	bne sp, s8, fail
	li sp, 0xffffffffffffff01
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 190 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 92(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 190

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 255
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfe80
	bne sp, a0, fail
	li sp, 0x7f00
	bne sp, a1, fail
	li sp, 0x58dbf2f
	bne sp, a2, fail
	li sp, 0xffffffff99e769f7
	bne sp, a3, fail
	li sp, 0xffffffffffff0180
	bne sp, a4, fail
	li sp, 0xffffffffffff8100
	bne sp, a5, fail
	li sp, 0xfffffffffa7240d1
	bne sp, a6, fail
	li sp, 0x66189609
	bne sp, a7, fail
	li sp, 0x1fd00
	bne sp, s2, fail
	li sp, 0xfe00
	bne sp, s3, fail
	li sp, 0xb1b7e5e
	bne sp, s4, fail
	li sp, 0x33ced3ee
	bne sp, s5, fail
	li sp, 0x1fc01
	bne sp, s6, fail
	li sp, 0xfd01
	bne sp, s7, fail
	li sp, 0xb1b7d5f
	bne sp, s8, fail
	li sp, 0x33ced2ef
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 191 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 92(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 191

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 255
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffff044c3ab
	bne sp, a0, fail
	li sp, 0x46bf6a92
	bne sp, a1, fail
	li sp, 0xffffffffc15e9290
	bne sp, a2, fail
	li sp, 0x5273f423
	bne sp, a3, fail
	li sp, 0xfbb3c55
	bne sp, a4, fail
	li sp, 0xffffffffb940956e
	bne sp, a5, fail
	li sp, 0x3ea16d70
	bne sp, a6, fail
	li sp, 0xffffffffad8c0bdd
	bne sp, a7, fail
	li sp, 0xffffffffe0898756
	bne sp, s2, fail
	li sp, 0xffffffff8d7ed524
	bne sp, s3, fail
	li sp, 0xffffffff82bd2520
	bne sp, s4, fail
	li sp, 0xffffffffa4e7e846
	bne sp, s5, fail
	li sp, 0xffffffffe0898657
	bne sp, s6, fail
	li sp, 0xffffffff8d7ed425
	bne sp, s7, fail
	li sp, 0xffffffff82bd2421
	bne sp, s8, fail
	li sp, 0xffffffffa4e7e747
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 192 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 96(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 192

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff7f
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffff0081
	bne sp, a0, fail
	li sp, 0xffffffffffff0101
	bne sp, a1, fail
	ori sp, zero, 1
	bne sp, a2, fail
	li sp, 0xffffffffffffff81
	bne sp, a3, fail
	li sp, 0xff7f
	bne sp, a4, fail
	li sp, 0xfeff
	bne sp, a5, fail
	not sp, zero
	bne sp, a6, fail
	ori sp, zero, 127
	bne sp, a7, fail
	li sp, 0xfffffffffffe0102
	bne sp, s2, fail
	li sp, 0xfffffffffffe0202
	bne sp, s3, fail
	ori sp, zero, 2
	bne sp, s4, fail
	li sp, 0xffffffffffffff02
	bne sp, s5, fail
	li sp, 0xfffffffffffd0183
	bne sp, s6, fail
	li sp, 0xfffffffffffd0283
	bne sp, s7, fail
	li sp, 0xffffffffffff0083
	bne sp, s8, fail
	li sp, 0xfffffffffffeff83
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 193 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 96(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 193

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff7f
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffff8081
	bne sp, a0, fail
	li sp, 0xffffffffffff0082
	bne sp, a1, fail
	li sp, 0xffffffffffffff82
	bne sp, a2, fail
	li sp, 0xffffffffffff0083
	bne sp, a3, fail
	li sp, 0x7f7f
	bne sp, a4, fail
	li sp, 0xff7e
	bne sp, a5, fail
	ori sp, zero, 126
	bne sp, a6, fail
	li sp, 0xff7d
	bne sp, a7, fail
	li sp, 0xffffffffffff0102
	bne sp, s2, fail
	li sp, 0xfffffffffffe0104
	bne sp, s3, fail
	li sp, 0xffffffffffffff04
	bne sp, s4, fail
	li sp, 0xfffffffffffe0106
	bne sp, s5, fail
	li sp, 0xfffffffffffe0183
	bne sp, s6, fail
	li sp, 0xfffffffffffd0185
	bne sp, s7, fail
	li sp, 0xfffffffffffeff85
	bne sp, s8, fail
	li sp, 0xfffffffffffd0187
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 194 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 96(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 194

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff7f
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffff0084
	bne sp, a0, fail
	li sp, 0xffffffffffff0088
	bne sp, a1, fail
	li sp, 0xffffffffffff0089
	bne sp, a2, fail
	li sp, 0xffffffffffff008f
	bne sp, a3, fail
	li sp, 0xff7c
	bne sp, a4, fail
	li sp, 0xff78
	bne sp, a5, fail
	li sp, 0xff77
	bne sp, a6, fail
	li sp, 0xff71
	bne sp, a7, fail
	li sp, 0xfffffffffffe0108
	bne sp, s2, fail
	li sp, 0xfffffffffffe0110
	bne sp, s3, fail
	li sp, 0xfffffffffffe0112
	bne sp, s4, fail
	li sp, 0xfffffffffffe011e
	bne sp, s5, fail
	li sp, 0xfffffffffffd0189
	bne sp, s6, fail
	li sp, 0xfffffffffffd0191
	bne sp, s7, fail
	li sp, 0xfffffffffffd0193
	bne sp, s8, fail
	li sp, 0xfffffffffffd019f
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 195 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 96(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 195

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff7f
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffff0090
	bne sp, a0, fail
	ori sp, zero, 113
	bne sp, a1, fail
	ori sp, zero, 114
	bne sp, a2, fail
	ori sp, zero, 120
	bne sp, a3, fail
	li sp, 0xff70
	bne sp, a4, fail
	li sp, 0xffffffffffffff8f
	bne sp, a5, fail
	li sp, 0xffffffffffffff8e
	bne sp, a6, fail
	li sp, 0xffffffffffffff88
	bne sp, a7, fail
	li sp, 0xfffffffffffe0120
	bne sp, s2, fail
	ori sp, zero, 226
	bne sp, s3, fail
	ori sp, zero, 228
	bne sp, s4, fail
	ori sp, zero, 240
	bne sp, s5, fail
	li sp, 0xfffffffffffd01a1
	bne sp, s6, fail
	li sp, 0xffffffffffff0163
	bne sp, s7, fail
	li sp, 0xffffffffffff0165
	bne sp, s8, fail
	li sp, 0xffffffffffff0171
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 196 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 96(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 196

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff7f
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 121
	bne sp, a0, fail
	ori sp, zero, 125
	bne sp, a1, fail
	ori sp, zero, 126
	bne sp, a2, fail
	ori sp, zero, 127
	bne sp, a3, fail
	li sp, 0xffffffffffffff87
	bne sp, a4, fail
	li sp, 0xffffffffffffff83
	bne sp, a5, fail
	li sp, 0xffffffffffffff82
	bne sp, a6, fail
	li sp, 0xffffffffffffff81
	bne sp, a7, fail
	ori sp, zero, 242
	bne sp, s2, fail
	ori sp, zero, 250
	bne sp, s3, fail
	ori sp, zero, 252
	bne sp, s4, fail
	ori sp, zero, 254
	bne sp, s5, fail
	li sp, 0xffffffffffff0173
	bne sp, s6, fail
	li sp, 0xffffffffffff017b
	bne sp, s7, fail
	li sp, 0xffffffffffff017d
	bne sp, s8, fail
	li sp, 0xffffffffffff017f
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 197 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 96(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 197

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff7f
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffff017f
	bne sp, a0, fail
	ori sp, zero, 128
	bne sp, a1, fail
	li sp, 0xffffffffffff0100
	bne sp, a2, fail
	li sp, 0xffffffffffff0180
	bne sp, a3, fail
	li sp, 0xfe81
	bne sp, a4, fail
	li sp, 0xffffffffffffff80
	bne sp, a5, fail
	li sp, 0xff00
	bne sp, a6, fail
	li sp, 0xfe80
	bne sp, a7, fail
	li sp, 0xfffffffffffe02fe
	bne sp, s2, fail
	ori sp, zero, 256
	bne sp, s3, fail
	li sp, 0xfffffffffffe0200
	bne sp, s4, fail
	li sp, 0xfffffffffffe0300
	bne sp, s5, fail
	li sp, 0xfffffffffffd037f
	bne sp, s6, fail
	li sp, 0xffffffffffff0181
	bne sp, s7, fail
	li sp, 0xfffffffffffd0281
	bne sp, s8, fail
	li sp, 0xfffffffffffd0381
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 198 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 96(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 198

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff7f
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	li sp, 0xffffffffffff8080
	bne sp, a1, fail
	li sp, 0x58cc0af
	bne sp, a2, fail
	li sp, 0xffffffff99e66b77
	bne sp, a3, fail
	bne zero, a4, fail
	li sp, 0x7f80
	bne sp, a5, fail
	li sp, 0xfffffffffa733f51
	bne sp, a6, fail
	li sp, 0x66199489
	bne sp, a7, fail
	bne zero, s2, fail
	li sp, 0xffffffffffff0100
	bne sp, s3, fail
	li sp, 0xb19815e
	bne sp, s4, fail
	li sp, 0x33ccd6ee
	bne sp, s5, fail
	li sp, 0xffffffffffff0081
	bne sp, s6, fail
	li sp, 0xfffffffffffe0181
	bne sp, s7, fail
	li sp, 0xb1881df
	bne sp, s8, fail
	li sp, 0x33cbd76f
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 199 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 96(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 199

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff7f
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffff043c52b
	bne sp, a0, fail
	li sp, 0x46be6c12
	bne sp, a1, fail
	li sp, 0xffffffffc15d9410
	bne sp, a2, fail
	li sp, 0x5272f5a3
	bne sp, a3, fail
	li sp, 0xfbc3ad5
	bne sp, a4, fail
	li sp, 0xffffffffb94193ee
	bne sp, a5, fail
	li sp, 0x3ea26bf0
	bne sp, a6, fail
	li sp, 0xffffffffad8d0a5d
	bne sp, a7, fail
	li sp, 0xffffffffe0878a56
	bne sp, s2, fail
	li sp, 0xffffffff8d7cd824
	bne sp, s3, fail
	li sp, 0xffffffff82bb2820
	bne sp, s4, fail
	li sp, 0xffffffffa4e5eb46
	bne sp, s5, fail
	li sp, 0xffffffffe0868ad7
	bne sp, s6, fail
	li sp, 0xffffffff8d7bd8a5
	bne sp, s7, fail
	li sp, 0xffffffff82ba28a1
	bne sp, s8, fail
	li sp, 0xffffffffa4e4ebc7
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 200 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 100(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 200

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x7fff
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffff8001
	bne sp, a0, fail
	li sp, 0xffffffffffff8081
	bne sp, a1, fail
	li sp, 0x7f81
	bne sp, a2, fail
	li sp, 0x7f01
	bne sp, a3, fail
	li sp, 0x7fff
	bne sp, a4, fail
	li sp, 0x7f7f
	bne sp, a5, fail
	li sp, 0xffffffffffff807f
	bne sp, a6, fail
	li sp, 0xffffffffffff80ff
	bne sp, a7, fail
	li sp, 0xffffffffffff0002
	bne sp, s2, fail
	li sp, 0xffffffffffff0102
	bne sp, s3, fail
	li sp, 0xff02
	bne sp, s4, fail
	li sp, 0xfe02
	bne sp, s5, fail
	li sp, 0xfffffffffffe8003
	bne sp, s6, fail
	li sp, 0xfffffffffffe8103
	bne sp, s7, fail
	li sp, 0x7f03
	bne sp, s8, fail
	li sp, 0x7e03
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 201 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 100(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 201

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x7fff
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 1
	bne sp, a0, fail
	li sp, 0xffffffffffff8002
	bne sp, a1, fail
	li sp, 0x7f02
	bne sp, a2, fail
	li sp, 0xffffffffffff8003
	bne sp, a3, fail
	not sp, zero
	bne sp, a4, fail
	li sp, 0x7ffe
	bne sp, a5, fail
	li sp, 0xffffffffffff80fe
	bne sp, a6, fail
	li sp, 0x7ffd
	bne sp, a7, fail
	ori sp, zero, 2
	bne sp, s2, fail
	li sp, 0xffffffffffff0004
	bne sp, s3, fail
	li sp, 0xfe04
	bne sp, s4, fail
	li sp, 0xffffffffffff0006
	bne sp, s5, fail
	li sp, 0xffffffffffff8003
	bne sp, s6, fail
	li sp, 0xfffffffffffe8005
	bne sp, s7, fail
	li sp, 0x7e05
	bne sp, s8, fail
	li sp, 0xfffffffffffe8007
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 202 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 100(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 202

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x7fff
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffff8004
	bne sp, a0, fail
	li sp, 0xffffffffffff8008
	bne sp, a1, fail
	li sp, 0xffffffffffff8009
	bne sp, a2, fail
	li sp, 0xffffffffffff800f
	bne sp, a3, fail
	li sp, 0x7ffc
	bne sp, a4, fail
	li sp, 0x7ff8
	bne sp, a5, fail
	li sp, 0x7ff7
	bne sp, a6, fail
	li sp, 0x7ff1
	bne sp, a7, fail
	li sp, 0xffffffffffff0008
	bne sp, s2, fail
	li sp, 0xffffffffffff0010
	bne sp, s3, fail
	li sp, 0xffffffffffff0012
	bne sp, s4, fail
	li sp, 0xffffffffffff001e
	bne sp, s5, fail
	li sp, 0xfffffffffffe8009
	bne sp, s6, fail
	li sp, 0xfffffffffffe8011
	bne sp, s7, fail
	li sp, 0xfffffffffffe8013
	bne sp, s8, fail
	li sp, 0xfffffffffffe801f
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 203 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 100(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 203

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x7fff
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffff8010
	bne sp, a0, fail
	li sp, 0x7ff1
	bne sp, a1, fail
	li sp, 0x7ff2
	bne sp, a2, fail
	li sp, 0x7ff8
	bne sp, a3, fail
	li sp, 0x7ff0
	bne sp, a4, fail
	li sp, 0xffffffffffff800f
	bne sp, a5, fail
	li sp, 0xffffffffffff800e
	bne sp, a6, fail
	li sp, 0xffffffffffff8008
	bne sp, a7, fail
	li sp, 0xffffffffffff0020
	bne sp, s2, fail
	li sp, 0xffe2
	bne sp, s3, fail
	li sp, 0xffe4
	bne sp, s4, fail
	li sp, 0xfff0
	bne sp, s5, fail
	li sp, 0xfffffffffffe8021
	bne sp, s6, fail
	li sp, 0x7fe3
	bne sp, s7, fail
	li sp, 0x7fe5
	bne sp, s8, fail
	li sp, 0x7ff1
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 204 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 100(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 204

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x7fff
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x7ff9
	bne sp, a0, fail
	li sp, 0x7ffd
	bne sp, a1, fail
	li sp, 0x7ffe
	bne sp, a2, fail
	li sp, 0x7fff
	bne sp, a3, fail
	li sp, 0xffffffffffff8007
	bne sp, a4, fail
	li sp, 0xffffffffffff8003
	bne sp, a5, fail
	li sp, 0xffffffffffff8002
	bne sp, a6, fail
	li sp, 0xffffffffffff8001
	bne sp, a7, fail
	li sp, 0xfff2
	bne sp, s2, fail
	li sp, 0xfffa
	bne sp, s3, fail
	li sp, 0xfffc
	bne sp, s4, fail
	li sp, 0xfffe
	bne sp, s5, fail
	li sp, 0x7ff3
	bne sp, s6, fail
	li sp, 0x7ffb
	bne sp, s7, fail
	li sp, 0x7ffd
	bne sp, s8, fail
	li sp, 0x7fff
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 205 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 100(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 205

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x7fff
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffff80ff
	bne sp, a0, fail
	li sp, 0x8000
	bne sp, a1, fail
	li sp, 0xffffffffffff8080
	bne sp, a2, fail
	li sp, 0xffffffffffff8100
	bne sp, a3, fail
	li sp, 0x7f01
	bne sp, a4, fail
	li sp, 0xffffffffffff8000
	bne sp, a5, fail
	li sp, 0x7f80
	bne sp, a6, fail
	li sp, 0x7f00
	bne sp, a7, fail
	li sp, 0xffffffffffff01fe
	bne sp, s2, fail
	li sp, 0x10000
	bne sp, s3, fail
	li sp, 0xffffffffffff0100
	bne sp, s4, fail
	li sp, 0xffffffffffff0200
	bne sp, s5, fail
	li sp, 0xfffffffffffe81ff
	bne sp, s6, fail
	li sp, 0x8001
	bne sp, s7, fail
	li sp, 0xfffffffffffe8101
	bne sp, s8, fail
	li sp, 0xfffffffffffe8201
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 206 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 100(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 206

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x7fff
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x7f80
	bne sp, a0, fail
	bne zero, a1, fail
	li sp, 0x58d402f
	bne sp, a2, fail
	li sp, 0xffffffff99e6eaf7
	bne sp, a3, fail
	li sp, 0xffffffffffff8080
	bne sp, a4, fail
	bne zero, a5, fail
	li sp, 0xfffffffffa72bfd1
	bne sp, a6, fail
	li sp, 0x66191509
	bne sp, a7, fail
	li sp, 0xff00
	bne sp, s2, fail
	bne zero, s3, fail
	li sp, 0xb1a805e
	bne sp, s4, fail
	li sp, 0x33cdd5ee
	bne sp, s5, fail
	li sp, 0x7f01
	bne sp, s6, fail
	li sp, 0xffffffffffff8001
	bne sp, s7, fail
	li sp, 0xb1a005f
	bne sp, s8, fail
	li sp, 0x33cd55ef
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 207 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 100(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 207

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x7fff
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffff04444ab
	bne sp, a0, fail
	li sp, 0x46beeb92
	bne sp, a1, fail
	li sp, 0xffffffffc15e1390
	bne sp, a2, fail
	li sp, 0x52737523
	bne sp, a3, fail
	li sp, 0xfbbbb55
	bne sp, a4, fail
	li sp, 0xffffffffb941146e
	bne sp, a5, fail
	li sp, 0x3ea1ec70
	bne sp, a6, fail
	li sp, 0xffffffffad8c8add
	bne sp, a7, fail
	li sp, 0xffffffffe0888956
	bne sp, s2, fail
	li sp, 0xffffffff8d7dd724
	bne sp, s3, fail
	li sp, 0xffffffff82bc2720
	bne sp, s4, fail
	li sp, 0xffffffffa4e6ea46
	bne sp, s5, fail
	li sp, 0xffffffffe0880957
	bne sp, s6, fail
	li sp, 0xffffffff8d7d5725
	bne sp, s7, fail
	li sp, 0xffffffff82bba721
	bne sp, s8, fail
	li sp, 0xffffffffa4e66a47
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 208 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 104(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 208

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x58dc02e
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffffa723fd2
	bne sp, a0, fail
	li sp, 0xfffffffffa724052
	bne sp, a1, fail
	li sp, 0xfffffffffa733f52
	bne sp, a2, fail
	li sp, 0xfffffffffa733ed2
	bne sp, a3, fail
	li sp, 0x58dc02e
	bne sp, a4, fail
	li sp, 0x58dbfae
	bne sp, a5, fail
	li sp, 0x58cc0ae
	bne sp, a6, fail
	li sp, 0x58cc12e
	bne sp, a7, fail
	li sp, 0xfffffffff4e47fa4
	bne sp, s2, fail
	li sp, 0xfffffffff4e480a4
	bne sp, s3, fail
	li sp, 0xfffffffff4e67ea4
	bne sp, s4, fail
	li sp, 0xfffffffff4e67da4
	bne sp, s5, fail
	li sp, 0xffffffffef56bf76
	bne sp, s6, fail
	li sp, 0xffffffffef56c076
	bne sp, s7, fail
	li sp, 0xffffffffef58be76
	bne sp, s8, fail
	li sp, 0xffffffffef58bd76
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 209 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 104(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 209

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x58dc02e
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffffa72bfd2
	bne sp, a0, fail
	li sp, 0xfffffffffa723fd3
	bne sp, a1, fail
	li sp, 0xfffffffffa733ed3
	bne sp, a2, fail
	li sp, 0xfffffffffa723fd4
	bne sp, a3, fail
	li sp, 0x58d402e
	bne sp, a4, fail
	li sp, 0x58dc02d
	bne sp, a5, fail
	li sp, 0x58cc12d
	bne sp, a6, fail
	li sp, 0x58dc02c
	bne sp, a7, fail
	li sp, 0xfffffffff4e57fa4
	bne sp, s2, fail
	li sp, 0xfffffffff4e47fa6
	bne sp, s3, fail
	li sp, 0xfffffffff4e67da6
	bne sp, s4, fail
	li sp, 0xfffffffff4e47fa8
	bne sp, s5, fail
	li sp, 0xffffffffef57bf76
	bne sp, s6, fail
	li sp, 0xffffffffef56bf78
	bne sp, s7, fail
	li sp, 0xffffffffef58bd78
	bne sp, s8, fail
	li sp, 0xffffffffef56bf7a
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 210 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 104(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 210

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x58dc02e
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffffa723fd5
	bne sp, a0, fail
	li sp, 0xfffffffffa723fd9
	bne sp, a1, fail
	li sp, 0xfffffffffa723fda
	bne sp, a2, fail
	li sp, 0xfffffffffa723fe0
	bne sp, a3, fail
	li sp, 0x58dc02b
	bne sp, a4, fail
	li sp, 0x58dc027
	bne sp, a5, fail
	li sp, 0x58dc026
	bne sp, a6, fail
	li sp, 0x58dc020
	bne sp, a7, fail
	li sp, 0xfffffffff4e47faa
	bne sp, s2, fail
	li sp, 0xfffffffff4e47fb2
	bne sp, s3, fail
	li sp, 0xfffffffff4e47fb4
	bne sp, s4, fail
	li sp, 0xfffffffff4e47fc0
	bne sp, s5, fail
	li sp, 0xffffffffef56bf7c
	bne sp, s6, fail
	li sp, 0xffffffffef56bf84
	bne sp, s7, fail
	li sp, 0xffffffffef56bf86
	bne sp, s8, fail
	li sp, 0xffffffffef56bf92
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 211 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 104(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 211

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x58dc02e
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffffa723fe1
	bne sp, a0, fail
	li sp, 0xfffffffffa733fc2
	bne sp, a1, fail
	li sp, 0xfffffffffa733fc3
	bne sp, a2, fail
	li sp, 0xfffffffffa733fc9
	bne sp, a3, fail
	li sp, 0x58dc01f
	bne sp, a4, fail
	li sp, 0x58cc03e
	bne sp, a5, fail
	li sp, 0x58cc03d
	bne sp, a6, fail
	li sp, 0x58cc037
	bne sp, a7, fail
	li sp, 0xfffffffff4e47fc2
	bne sp, s2, fail
	li sp, 0xfffffffff4e67f84
	bne sp, s3, fail
	li sp, 0xfffffffff4e67f86
	bne sp, s4, fail
	li sp, 0xfffffffff4e67f92
	bne sp, s5, fail
	li sp, 0xffffffffef56bf94
	bne sp, s6, fail
	li sp, 0xffffffffef58bf56
	bne sp, s7, fail
	li sp, 0xffffffffef58bf58
	bne sp, s8, fail
	li sp, 0xffffffffef58bf64
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 212 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 104(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 212

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x58dc02e
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffffa733fca
	bne sp, a0, fail
	li sp, 0xfffffffffa733fce
	bne sp, a1, fail
	li sp, 0xfffffffffa733fcf
	bne sp, a2, fail
	li sp, 0xfffffffffa733fd0
	bne sp, a3, fail
	li sp, 0x58cc036
	bne sp, a4, fail
	li sp, 0x58cc032
	bne sp, a5, fail
	li sp, 0x58cc031
	bne sp, a6, fail
	li sp, 0x58cc030
	bne sp, a7, fail
	li sp, 0xfffffffff4e67f94
	bne sp, s2, fail
	li sp, 0xfffffffff4e67f9c
	bne sp, s3, fail
	li sp, 0xfffffffff4e67f9e
	bne sp, s4, fail
	li sp, 0xfffffffff4e67fa0
	bne sp, s5, fail
	li sp, 0xffffffffef58bf66
	bne sp, s6, fail
	li sp, 0xffffffffef58bf6e
	bne sp, s7, fail
	li sp, 0xffffffffef58bf70
	bne sp, s8, fail
	li sp, 0xffffffffef58bf72
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 213 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 104(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 213

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x58dc02e
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffffa7240d0
	bne sp, a0, fail
	li sp, 0xfffffffffa733fd1
	bne sp, a1, fail
	li sp, 0xfffffffffa724051
	bne sp, a2, fail
	li sp, 0xfffffffffa7240d1
	bne sp, a3, fail
	li sp, 0x58dbf30
	bne sp, a4, fail
	li sp, 0x58cc02f
	bne sp, a5, fail
	li sp, 0x58dbfaf
	bne sp, a6, fail
	li sp, 0x58dbf2f
	bne sp, a7, fail
	li sp, 0xfffffffff4e481a0
	bne sp, s2, fail
	li sp, 0xfffffffff4e67fa2
	bne sp, s3, fail
	li sp, 0xfffffffff4e480a2
	bne sp, s4, fail
	li sp, 0xfffffffff4e481a2
	bne sp, s5, fail
	li sp, 0xffffffffef56c172
	bne sp, s6, fail
	li sp, 0xffffffffef58bf74
	bne sp, s7, fail
	li sp, 0xffffffffef56c074
	bne sp, s8, fail
	li sp, 0xffffffffef56c174
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 214 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 104(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 214

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x58dc02e
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffffa733f51
	bne sp, a0, fail
	li sp, 0xfffffffffa72bfd1
	bne sp, a1, fail
	bne zero, a2, fail
	li sp, 0xffffffff9459aac8
	bne sp, a3, fail
	li sp, 0x58cc0af
	bne sp, a4, fail
	li sp, 0x58d402f
	bne sp, a5, fail
	bne zero, a6, fail
	li sp, 0x6ba65538
	bne sp, a7, fail
	li sp, 0xfffffffff4e67ea2
	bne sp, s2, fail
	li sp, 0xfffffffff4e57fa2
	bne sp, s3, fail
	bne zero, s4, fail
	li sp, 0x28b35590
	bne sp, s5, fail
	li sp, 0xffffffffef58be74
	bne sp, s6, fail
	li sp, 0xffffffffef57bf74
	bne sp, s7, fail
	li sp, 0xfffffffffa723fd2
	bne sp, s8, fail
	li sp, 0x23259562
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 215 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 104(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 215

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x58dc02e
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffeab7047c
	bne sp, a0, fail
	li sp, 0x4131ab63
	bne sp, a1, fail
	li sp, 0xffffffffbbd0d361
	bne sp, a2, fail
	li sp, 0x4ce634f4
	bne sp, a3, fail
	li sp, 0x1548fb84
	bne sp, a4, fail
	li sp, 0xffffffffbece549d
	bne sp, a5, fail
	li sp, 0x442f2c9f
	bne sp, a6, fail
	li sp, 0xffffffffb319cb0c
	bne sp, a7, fail
	li sp, 0xffffffffd56e08f8
	bne sp, s2, fail
	li sp, 0xffffffff826356c6
	bne sp, s3, fail
	li sp, 0x77a1a6c2
	bne sp, s4, fail
	li sp, 0xffffffff99cc69e8
	bne sp, s5, fail
	li sp, 0xffffffffcfe048ca
	bne sp, s6, fail
	li sp, 0x7cd59698
	bne sp, s7, fail
	li sp, 0x7213e694
	bne sp, s8, fail
	li sp, 0xffffffff943ea9ba
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 216 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 108(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 216

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffffffff99e76af6
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x6618950a
	bne sp, a0, fail
	li sp, 0x6618958a
	bne sp, a1, fail
	li sp, 0x6619948a
	bne sp, a2, fail
	li sp, 0x6619940a
	bne sp, a3, fail
	li sp, 0xffffffff99e76af6
	bne sp, a4, fail
	li sp, 0xffffffff99e76a76
	bne sp, a5, fail
	li sp, 0xffffffff99e66b76
	bne sp, a6, fail
	li sp, 0xffffffff99e66bf6
	bne sp, a7, fail
	li sp, 0xffffffffcc312a14
	bne sp, s2, fail
	li sp, 0xffffffffcc312b14
	bne sp, s3, fail
	li sp, 0xffffffffcc332914
	bne sp, s4, fail
	li sp, 0xffffffffcc332814
	bne sp, s5, fail
	li sp, 0x3249bf1e
	bne sp, s6, fail
	li sp, 0x3249c01e
	bne sp, s7, fail
	li sp, 0x324bbe1e
	bne sp, s8, fail
	li sp, 0x324bbd1e
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 217 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 108(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 217

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffffffff99e76af6
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x6619150a
	bne sp, a0, fail
	li sp, 0x6618950b
	bne sp, a1, fail
	li sp, 0x6619940b
	bne sp, a2, fail
	li sp, 0x6618950c
	bne sp, a3, fail
	li sp, 0xffffffff99e6eaf6
	bne sp, a4, fail
	li sp, 0xffffffff99e76af5
	bne sp, a5, fail
	li sp, 0xffffffff99e66bf5
	bne sp, a6, fail
	li sp, 0xffffffff99e76af4
	bne sp, a7, fail
	li sp, 0xffffffffcc322a14
	bne sp, s2, fail
	li sp, 0xffffffffcc312a16
	bne sp, s3, fail
	li sp, 0xffffffffcc332816
	bne sp, s4, fail
	li sp, 0xffffffffcc312a18
	bne sp, s5, fail
	li sp, 0x324abf1e
	bne sp, s6, fail
	li sp, 0x3249bf20
	bne sp, s7, fail
	li sp, 0x324bbd20
	bne sp, s8, fail
	li sp, 0x3249bf22
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 218 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 108(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 218

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffffffff99e76af6
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x6618950d
	bne sp, a0, fail
	li sp, 0x66189511
	bne sp, a1, fail
	li sp, 0x66189512
	bne sp, a2, fail
	li sp, 0x66189518
	bne sp, a3, fail
	li sp, 0xffffffff99e76af3
	bne sp, a4, fail
	li sp, 0xffffffff99e76aef
	bne sp, a5, fail
	li sp, 0xffffffff99e76aee
	bne sp, a6, fail
	li sp, 0xffffffff99e76ae8
	bne sp, a7, fail
	li sp, 0xffffffffcc312a1a
	bne sp, s2, fail
	li sp, 0xffffffffcc312a22
	bne sp, s3, fail
	li sp, 0xffffffffcc312a24
	bne sp, s4, fail
	li sp, 0xffffffffcc312a30
	bne sp, s5, fail
	li sp, 0x3249bf24
	bne sp, s6, fail
	li sp, 0x3249bf2c
	bne sp, s7, fail
	li sp, 0x3249bf2e
	bne sp, s8, fail
	li sp, 0x3249bf3a
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 219 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 108(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 219

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffffffff99e76af6
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x66189519
	bne sp, a0, fail
	li sp, 0x661994fa
	bne sp, a1, fail
	li sp, 0x661994fb
	bne sp, a2, fail
	li sp, 0x66199501
	bne sp, a3, fail
	li sp, 0xffffffff99e76ae7
	bne sp, a4, fail
	li sp, 0xffffffff99e66b06
	bne sp, a5, fail
	li sp, 0xffffffff99e66b05
	bne sp, a6, fail
	li sp, 0xffffffff99e66aff
	bne sp, a7, fail
	li sp, 0xffffffffcc312a32
	bne sp, s2, fail
	li sp, 0xffffffffcc3329f4
	bne sp, s3, fail
	li sp, 0xffffffffcc3329f6
	bne sp, s4, fail
	li sp, 0xffffffffcc332a02
	bne sp, s5, fail
	li sp, 0x3249bf3c
	bne sp, s6, fail
	li sp, 0x324bbefe
	bne sp, s7, fail
	li sp, 0x324bbf00
	bne sp, s8, fail
	li sp, 0x324bbf0c
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 220 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 108(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 220

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffffffff99e76af6
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x66199502
	bne sp, a0, fail
	li sp, 0x66199506
	bne sp, a1, fail
	li sp, 0x66199507
	bne sp, a2, fail
	li sp, 0x66199508
	bne sp, a3, fail
	li sp, 0xffffffff99e66afe
	bne sp, a4, fail
	li sp, 0xffffffff99e66afa
	bne sp, a5, fail
	li sp, 0xffffffff99e66af9
	bne sp, a6, fail
	li sp, 0xffffffff99e66af8
	bne sp, a7, fail
	li sp, 0xffffffffcc332a04
	bne sp, s2, fail
	li sp, 0xffffffffcc332a0c
	bne sp, s3, fail
	li sp, 0xffffffffcc332a0e
	bne sp, s4, fail
	li sp, 0xffffffffcc332a10
	bne sp, s5, fail
	li sp, 0x324bbf0e
	bne sp, s6, fail
	li sp, 0x324bbf16
	bne sp, s7, fail
	li sp, 0x324bbf18
	bne sp, s8, fail
	li sp, 0x324bbf1a
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 221 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 108(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 221

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffffffff99e76af6
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x66189608
	bne sp, a0, fail
	li sp, 0x66199509
	bne sp, a1, fail
	li sp, 0x66189589
	bne sp, a2, fail
	li sp, 0x66189609
	bne sp, a3, fail
	li sp, 0xffffffff99e769f8
	bne sp, a4, fail
	li sp, 0xffffffff99e66af7
	bne sp, a5, fail
	li sp, 0xffffffff99e76a77
	bne sp, a6, fail
	li sp, 0xffffffff99e769f7
	bne sp, a7, fail
	li sp, 0xffffffffcc312c10
	bne sp, s2, fail
	li sp, 0xffffffffcc332a12
	bne sp, s3, fail
	li sp, 0xffffffffcc312b12
	bne sp, s4, fail
	li sp, 0xffffffffcc312c12
	bne sp, s5, fail
	li sp, 0x3249c11a
	bne sp, s6, fail
	li sp, 0x324bbf1c
	bne sp, s7, fail
	li sp, 0x3249c01c
	bne sp, s8, fail
	li sp, 0x3249c11c
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 222 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 108(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 222

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffffffff99e76af6
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x66199489
	bne sp, a0, fail
	li sp, 0x66191509
	bne sp, a1, fail
	li sp, 0x6ba65538
	bne sp, a2, fail
	bne zero, a3, fail
	li sp, 0xffffffff99e66b77
	bne sp, a4, fail
	li sp, 0xffffffff99e6eaf7
	bne sp, a5, fail
	li sp, 0xffffffff9459aac8
	bne sp, a6, fail
	bne zero, a7, fail
	li sp, 0xffffffffcc332912
	bne sp, s2, fail
	li sp, 0xffffffffcc322a12
	bne sp, s3, fail
	li sp, 0xffffffffd74caa70
	bne sp, s4, fail
	bne zero, s5, fail
	li sp, 0x324bbe1c
	bne sp, s6, fail
	li sp, 0x324abf1c
	bne sp, s7, fail
	li sp, 0x3d653f7a
	bne sp, s8, fail
	li sp, 0x6618950a
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 223 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 108(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 223

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffffffff99e76af6
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x565d59b4
	bne sp, a0, fail
	li sp, 0xffffffffacd8009b
	bne sp, a1, fail
	li sp, 0x27772899
	bne sp, a2, fail
	li sp, 0xffffffffb88c8a2c
	bne sp, a3, fail
	li sp, 0xffffffffa9a2a64c
	bne sp, a4, fail
	li sp, 0x5327ff65
	bne sp, a5, fail
	li sp, 0xffffffffd888d767
	bne sp, a6, fail
	li sp, 0x477375d4
	bne sp, a7, fail
	li sp, 0xffffffffacbab368
	bne sp, s2, fail
	li sp, 0x59b00136
	bne sp, s3, fail
	li sp, 0x4eee5132
	bne sp, s4, fail
	li sp, 0x71191458
	bne sp, s5, fail
	li sp, 0x12d34872
	bne sp, s6, fail
	li sp, 0xffffffffbfc89640
	bne sp, s7, fail
	li sp, 0xffffffffb506e63c
	bne sp, s8, fail
	li sp, 0xffffffffd731a962
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 224 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 112(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 224

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffffffff044c4aa
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfbb3b56
	bne sp, a0, fail
	li sp, 0xfbb3bd6
	bne sp, a1, fail
	li sp, 0xfbc3ad6
	bne sp, a2, fail
	li sp, 0xfbc3a56
	bne sp, a3, fail
	li sp, 0xfffffffff044c4aa
	bne sp, a4, fail
	li sp, 0xfffffffff044c42a
	bne sp, a5, fail
	li sp, 0xfffffffff043c52a
	bne sp, a6, fail
	li sp, 0xfffffffff043c5aa
	bne sp, a7, fail
	li sp, 0x1f7676ac
	bne sp, s2, fail
	li sp, 0x1f7677ac
	bne sp, s3, fail
	li sp, 0x1f7875ac
	bne sp, s4, fail
	li sp, 0x1f7874ac
	bne sp, s5, fail
	li sp, 0x2f31b202
	bne sp, s6, fail
	li sp, 0x2f31b302
	bne sp, s7, fail
	li sp, 0x2f33b102
	bne sp, s8, fail
	li sp, 0x2f33b002
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 225 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 112(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 225

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffffffff044c4aa
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfbbbb56
	bne sp, a0, fail
	li sp, 0xfbb3b57
	bne sp, a1, fail
	li sp, 0xfbc3a57
	bne sp, a2, fail
	li sp, 0xfbb3b58
	bne sp, a3, fail
	li sp, 0xfffffffff04444aa
	bne sp, a4, fail
	li sp, 0xfffffffff044c4a9
	bne sp, a5, fail
	li sp, 0xfffffffff043c5a9
	bne sp, a6, fail
	li sp, 0xfffffffff044c4a8
	bne sp, a7, fail
	li sp, 0x1f7776ac
	bne sp, s2, fail
	li sp, 0x1f7676ae
	bne sp, s3, fail
	li sp, 0x1f7874ae
	bne sp, s4, fail
	li sp, 0x1f7676b0
	bne sp, s5, fail
	li sp, 0x2f32b202
	bne sp, s6, fail
	li sp, 0x2f31b204
	bne sp, s7, fail
	li sp, 0x2f33b004
	bne sp, s8, fail
	li sp, 0x2f31b206
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 226 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 112(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 226

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffffffff044c4aa
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfbb3b59
	bne sp, a0, fail
	li sp, 0xfbb3b5d
	bne sp, a1, fail
	li sp, 0xfbb3b5e
	bne sp, a2, fail
	li sp, 0xfbb3b64
	bne sp, a3, fail
	li sp, 0xfffffffff044c4a7
	bne sp, a4, fail
	li sp, 0xfffffffff044c4a3
	bne sp, a5, fail
	li sp, 0xfffffffff044c4a2
	bne sp, a6, fail
	li sp, 0xfffffffff044c49c
	bne sp, a7, fail
	li sp, 0x1f7676b2
	bne sp, s2, fail
	li sp, 0x1f7676ba
	bne sp, s3, fail
	li sp, 0x1f7676bc
	bne sp, s4, fail
	li sp, 0x1f7676c8
	bne sp, s5, fail
	li sp, 0x2f31b208
	bne sp, s6, fail
	li sp, 0x2f31b210
	bne sp, s7, fail
	li sp, 0x2f31b212
	bne sp, s8, fail
	li sp, 0x2f31b21e
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 227 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 112(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 227

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffffffff044c4aa
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfbb3b65
	bne sp, a0, fail
	li sp, 0xfbc3b46
	bne sp, a1, fail
	li sp, 0xfbc3b47
	bne sp, a2, fail
	li sp, 0xfbc3b4d
	bne sp, a3, fail
	li sp, 0xfffffffff044c49b
	bne sp, a4, fail
	li sp, 0xfffffffff043c4ba
	bne sp, a5, fail
	li sp, 0xfffffffff043c4b9
	bne sp, a6, fail
	li sp, 0xfffffffff043c4b3
	bne sp, a7, fail
	li sp, 0x1f7676ca
	bne sp, s2, fail
	li sp, 0x1f78768c
	bne sp, s3, fail
	li sp, 0x1f78768e
	bne sp, s4, fail
	li sp, 0x1f78769a
	bne sp, s5, fail
	li sp, 0x2f31b220
	bne sp, s6, fail
	li sp, 0x2f33b1e2
	bne sp, s7, fail
	li sp, 0x2f33b1e4
	bne sp, s8, fail
	li sp, 0x2f33b1f0
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 228 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 112(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 228

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffffffff044c4aa
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfbc3b4e
	bne sp, a0, fail
	li sp, 0xfbc3b52
	bne sp, a1, fail
	li sp, 0xfbc3b53
	bne sp, a2, fail
	li sp, 0xfbc3b54
	bne sp, a3, fail
	li sp, 0xfffffffff043c4b2
	bne sp, a4, fail
	li sp, 0xfffffffff043c4ae
	bne sp, a5, fail
	li sp, 0xfffffffff043c4ad
	bne sp, a6, fail
	li sp, 0xfffffffff043c4ac
	bne sp, a7, fail
	li sp, 0x1f78769c
	bne sp, s2, fail
	li sp, 0x1f7876a4
	bne sp, s3, fail
	li sp, 0x1f7876a6
	bne sp, s4, fail
	li sp, 0x1f7876a8
	bne sp, s5, fail
	li sp, 0x2f33b1f2
	bne sp, s6, fail
	li sp, 0x2f33b1fa
	bne sp, s7, fail
	li sp, 0x2f33b1fc
	bne sp, s8, fail
	li sp, 0x2f33b1fe
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 229 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 112(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 229

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffffffff044c4aa
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfbb3c54
	bne sp, a0, fail
	li sp, 0xfbc3b55
	bne sp, a1, fail
	li sp, 0xfbb3bd5
	bne sp, a2, fail
	li sp, 0xfbb3c55
	bne sp, a3, fail
	li sp, 0xfffffffff044c3ac
	bne sp, a4, fail
	li sp, 0xfffffffff043c4ab
	bne sp, a5, fail
	li sp, 0xfffffffff044c42b
	bne sp, a6, fail
	li sp, 0xfffffffff044c3ab
	bne sp, a7, fail
	li sp, 0x1f7678a8
	bne sp, s2, fail
	li sp, 0x1f7876aa
	bne sp, s3, fail
	li sp, 0x1f7677aa
	bne sp, s4, fail
	li sp, 0x1f7678aa
	bne sp, s5, fail
	li sp, 0x2f31b3fe
	bne sp, s6, fail
	li sp, 0x2f33b200
	bne sp, s7, fail
	li sp, 0x2f31b300
	bne sp, s8, fail
	li sp, 0x2f31b400
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 230 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 112(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 230

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffffffff044c4aa
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfbc3ad5
	bne sp, a0, fail
	li sp, 0xfbbbb55
	bne sp, a1, fail
	li sp, 0x1548fb84
	bne sp, a2, fail
	li sp, 0xffffffffa9a2a64c
	bne sp, a3, fail
	li sp, 0xfffffffff043c52b
	bne sp, a4, fail
	li sp, 0xfffffffff04444ab
	bne sp, a5, fail
	li sp, 0xffffffffeab7047c
	bne sp, a6, fail
	li sp, 0x565d59b4
	bne sp, a7, fail
	li sp, 0x1f7875aa
	bne sp, s2, fail
	li sp, 0x1f7776aa
	bne sp, s3, fail
	li sp, 0x2a91f708
	bne sp, s4, fail
	li sp, 0x53454c98
	bne sp, s5, fail
	li sp, 0x2f33b100
	bne sp, s6, fail
	li sp, 0x2f32b200
	bne sp, s7, fail
	li sp, 0x3a4d325e
	bne sp, s8, fail
	li sp, 0x630087ee
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 231 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 112(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 231

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffffffff044c4aa
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	li sp, 0x567aa6e7
	bne sp, a1, fail
	li sp, 0xffffffffd119cee5
	bne sp, a2, fail
	li sp, 0x622f3078
	bne sp, a3, fail
	bne zero, a4, fail
	li sp, 0xffffffffa9855919
	bne sp, a5, fail
	li sp, 0x2ee6311b
	bne sp, a6, fail
	li sp, 0xffffffff9dd0cf88
	bne sp, a7, fail
	bne zero, s2, fail
	li sp, 0xffffffffacf54dce
	bne sp, s3, fail
	li sp, 0xffffffffa2339dca
	bne sp, s4, fail
	li sp, 0xffffffffc45e60f0
	bne sp, s5, fail
	li sp, 0xfbb3b56
	bne sp, s6, fail
	li sp, 0xffffffffbcb08924
	bne sp, s7, fail
	li sp, 0xffffffffb1eed920
	bne sp, s8, fail
	li sp, 0xffffffffd4199c46
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 232 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 116(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 232

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x46bf6b91
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffb940946f
	bne sp, a0, fail
	li sp, 0xffffffffb94094ef
	bne sp, a1, fail
	li sp, 0xffffffffb94193ef
	bne sp, a2, fail
	li sp, 0xffffffffb941936f
	bne sp, a3, fail
	li sp, 0x46bf6b91
	bne sp, a4, fail
	li sp, 0x46bf6b11
	bne sp, a5, fail
	li sp, 0x46be6c11
	bne sp, a6, fail
	li sp, 0x46be6c91
	bne sp, a7, fail
	li sp, 0x728128de
	bne sp, s2, fail
	li sp, 0x728129de
	bne sp, s3, fail
	li sp, 0x728327de
	bne sp, s4, fail
	li sp, 0x728326de
	bne sp, s5, fail
	li sp, 0x2bc1bd4d
	bne sp, s6, fail
	li sp, 0x2bc1be4d
	bne sp, s7, fail
	li sp, 0x2bc3bc4d
	bne sp, s8, fail
	li sp, 0x2bc3bb4d
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 233 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 116(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 233

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x46bf6b91
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffb941146f
	bne sp, a0, fail
	li sp, 0xffffffffb9409470
	bne sp, a1, fail
	li sp, 0xffffffffb9419370
	bne sp, a2, fail
	li sp, 0xffffffffb9409471
	bne sp, a3, fail
	li sp, 0x46beeb91
	bne sp, a4, fail
	li sp, 0x46bf6b90
	bne sp, a5, fail
	li sp, 0x46be6c90
	bne sp, a6, fail
	li sp, 0x46bf6b8f
	bne sp, a7, fail
	li sp, 0x728228de
	bne sp, s2, fail
	li sp, 0x728128e0
	bne sp, s3, fail
	li sp, 0x728326e0
	bne sp, s4, fail
	li sp, 0x728128e2
	bne sp, s5, fail
	li sp, 0x2bc2bd4d
	bne sp, s6, fail
	li sp, 0x2bc1bd4f
	bne sp, s7, fail
	li sp, 0x2bc3bb4f
	bne sp, s8, fail
	li sp, 0x2bc1bd51
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 234 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 116(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 234

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x46bf6b91
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffb9409472
	bne sp, a0, fail
	li sp, 0xffffffffb9409476
	bne sp, a1, fail
	li sp, 0xffffffffb9409477
	bne sp, a2, fail
	li sp, 0xffffffffb940947d
	bne sp, a3, fail
	li sp, 0x46bf6b8e
	bne sp, a4, fail
	li sp, 0x46bf6b8a
	bne sp, a5, fail
	li sp, 0x46bf6b89
	bne sp, a6, fail
	li sp, 0x46bf6b83
	bne sp, a7, fail
	li sp, 0x728128e4
	bne sp, s2, fail
	li sp, 0x728128ec
	bne sp, s3, fail
	li sp, 0x728128ee
	bne sp, s4, fail
	li sp, 0x728128fa
	bne sp, s5, fail
	li sp, 0x2bc1bd53
	bne sp, s6, fail
	li sp, 0x2bc1bd5b
	bne sp, s7, fail
	li sp, 0x2bc1bd5d
	bne sp, s8, fail
	li sp, 0x2bc1bd69
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 235 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 116(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 235

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x46bf6b91
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffb940947e
	bne sp, a0, fail
	li sp, 0xffffffffb941945f
	bne sp, a1, fail
	li sp, 0xffffffffb9419460
	bne sp, a2, fail
	li sp, 0xffffffffb9419466
	bne sp, a3, fail
	li sp, 0x46bf6b82
	bne sp, a4, fail
	li sp, 0x46be6ba1
	bne sp, a5, fail
	li sp, 0x46be6ba0
	bne sp, a6, fail
	li sp, 0x46be6b9a
	bne sp, a7, fail
	li sp, 0x728128fc
	bne sp, s2, fail
	li sp, 0x728328be
	bne sp, s3, fail
	li sp, 0x728328c0
	bne sp, s4, fail
	li sp, 0x728328cc
	bne sp, s5, fail
	li sp, 0x2bc1bd6b
	bne sp, s6, fail
	li sp, 0x2bc3bd2d
	bne sp, s7, fail
	li sp, 0x2bc3bd2f
	bne sp, s8, fail
	li sp, 0x2bc3bd3b
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 236 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 116(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 236

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x46bf6b91
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffb9419467
	bne sp, a0, fail
	li sp, 0xffffffffb941946b
	bne sp, a1, fail
	li sp, 0xffffffffb941946c
	bne sp, a2, fail
	li sp, 0xffffffffb941946d
	bne sp, a3, fail
	li sp, 0x46be6b99
	bne sp, a4, fail
	li sp, 0x46be6b95
	bne sp, a5, fail
	li sp, 0x46be6b94
	bne sp, a6, fail
	li sp, 0x46be6b93
	bne sp, a7, fail
	li sp, 0x728328ce
	bne sp, s2, fail
	li sp, 0x728328d6
	bne sp, s3, fail
	li sp, 0x728328d8
	bne sp, s4, fail
	li sp, 0x728328da
	bne sp, s5, fail
	li sp, 0x2bc3bd3d
	bne sp, s6, fail
	li sp, 0x2bc3bd45
	bne sp, s7, fail
	li sp, 0x2bc3bd47
	bne sp, s8, fail
	li sp, 0x2bc3bd49
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 237 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 116(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 237

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x46bf6b91
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffb940956d
	bne sp, a0, fail
	li sp, 0xffffffffb941946e
	bne sp, a1, fail
	li sp, 0xffffffffb94094ee
	bne sp, a2, fail
	li sp, 0xffffffffb940956e
	bne sp, a3, fail
	li sp, 0x46bf6a93
	bne sp, a4, fail
	li sp, 0x46be6b92
	bne sp, a5, fail
	li sp, 0x46bf6b12
	bne sp, a6, fail
	li sp, 0x46bf6a92
	bne sp, a7, fail
	li sp, 0x72812ada
	bne sp, s2, fail
	li sp, 0x728328dc
	bne sp, s3, fail
	li sp, 0x728129dc
	bne sp, s4, fail
	li sp, 0x72812adc
	bne sp, s5, fail
	li sp, 0x2bc1bf49
	bne sp, s6, fail
	li sp, 0x2bc3bd4b
	bne sp, s7, fail
	li sp, 0x2bc1be4b
	bne sp, s8, fail
	li sp, 0x2bc1bf4b
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 238 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 116(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 238

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x46bf6b91
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffb94193ee
	bne sp, a0, fail
	li sp, 0xffffffffb941146e
	bne sp, a1, fail
	li sp, 0xffffffffbece549d
	bne sp, a2, fail
	li sp, 0x5327ff65
	bne sp, a3, fail
	li sp, 0x46be6c12
	bne sp, a4, fail
	li sp, 0x46beeb92
	bne sp, a5, fail
	li sp, 0x4131ab63
	bne sp, a6, fail
	li sp, 0xffffffffacd8009b
	bne sp, a7, fail
	li sp, 0x728327dc
	bne sp, s2, fail
	li sp, 0x728228dc
	bne sp, s3, fail
	li sp, 0x7d9ca93a
	bne sp, s4, fail
	li sp, 0xffffffffa64ffeca
	bne sp, s5, fail
	li sp, 0x2bc3bc4b
	bne sp, s6, fail
	li sp, 0x2bc2bd4b
	bne sp, s7, fail
	li sp, 0x36dd3da9
	bne sp, s8, fail
	li sp, 0x5f909339
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 239 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 116(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 239

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x46bf6b91
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffa9855919
	bne sp, a0, fail
	bne zero, a1, fail
	li sp, 0x7a9f27fe
	bne sp, a2, fail
	li sp, 0xbb48991
	bne sp, a3, fail
	li sp, 0x567aa6e7
	bne sp, a4, fail
	bne zero, a5, fail
	li sp, 0xffffffff8560d802
	bne sp, a6, fail
	li sp, 0xfffffffff44b766f
	bne sp, a7, fail
	li sp, 0x530ab232
	bne sp, s2, fail
	bne zero, s3, fail
	li sp, 0xfffffffff53e4ffc
	bne sp, s4, fail
	li sp, 0x17691322
	bne sp, s5, fail
	li sp, 0xc4b46a1
	bne sp, s6, fail
	li sp, 0xffffffffb940946f
	bne sp, s7, fail
	li sp, 0xffffffffae7ee46b
	bne sp, s8, fail
	li sp, 0xffffffffd0a9a791
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 240 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 120(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 240

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffffffffc15e938f
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x3ea16c71
	bne sp, a0, fail
	li sp, 0x3ea16cf1
	bne sp, a1, fail
	li sp, 0x3ea26bf1
	bne sp, a2, fail
	li sp, 0x3ea26b71
	bne sp, a3, fail
	li sp, 0xffffffffc15e938f
	bne sp, a4, fail
	li sp, 0xffffffffc15e930f
	bne sp, a5, fail
	li sp, 0xffffffffc15d940f
	bne sp, a6, fail
	li sp, 0xffffffffc15d948f
	bne sp, a7, fail
	li sp, 0x7d42d8e2
	bne sp, s2, fail
	li sp, 0x7d42d9e2
	bne sp, s3, fail
	li sp, 0x7d44d7e2
	bne sp, s4, fail
	li sp, 0x7d44d6e2
	bne sp, s5, fail
	li sp, 0xffffffffbbe44553
	bne sp, s6, fail
	li sp, 0xffffffffbbe44653
	bne sp, s7, fail
	li sp, 0xffffffffbbe64453
	bne sp, s8, fail
	li sp, 0xffffffffbbe64353
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 241 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 120(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 241

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffffffffc15e938f
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x3ea1ec71
	bne sp, a0, fail
	li sp, 0x3ea16c72
	bne sp, a1, fail
	li sp, 0x3ea26b72
	bne sp, a2, fail
	li sp, 0x3ea16c73
	bne sp, a3, fail
	li sp, 0xffffffffc15e138f
	bne sp, a4, fail
	li sp, 0xffffffffc15e938e
	bne sp, a5, fail
	li sp, 0xffffffffc15d948e
	bne sp, a6, fail
	li sp, 0xffffffffc15e938d
	bne sp, a7, fail
	li sp, 0x7d43d8e2
	bne sp, s2, fail
	li sp, 0x7d42d8e4
	bne sp, s3, fail
	li sp, 0x7d44d6e4
	bne sp, s4, fail
	li sp, 0x7d42d8e6
	bne sp, s5, fail
	li sp, 0xffffffffbbe54553
	bne sp, s6, fail
	li sp, 0xffffffffbbe44555
	bne sp, s7, fail
	li sp, 0xffffffffbbe64355
	bne sp, s8, fail
	li sp, 0xffffffffbbe44557
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 242 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 120(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 242

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffffffffc15e938f
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x3ea16c74
	bne sp, a0, fail
	li sp, 0x3ea16c78
	bne sp, a1, fail
	li sp, 0x3ea16c79
	bne sp, a2, fail
	li sp, 0x3ea16c7f
	bne sp, a3, fail
	li sp, 0xffffffffc15e938c
	bne sp, a4, fail
	li sp, 0xffffffffc15e9388
	bne sp, a5, fail
	li sp, 0xffffffffc15e9387
	bne sp, a6, fail
	li sp, 0xffffffffc15e9381
	bne sp, a7, fail
	li sp, 0x7d42d8e8
	bne sp, s2, fail
	li sp, 0x7d42d8f0
	bne sp, s3, fail
	li sp, 0x7d42d8f2
	bne sp, s4, fail
	li sp, 0x7d42d8fe
	bne sp, s5, fail
	li sp, 0xffffffffbbe44559
	bne sp, s6, fail
	li sp, 0xffffffffbbe44561
	bne sp, s7, fail
	li sp, 0xffffffffbbe44563
	bne sp, s8, fail
	li sp, 0xffffffffbbe4456f
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 243 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 120(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 243

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffffffffc15e938f
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x3ea16c80
	bne sp, a0, fail
	li sp, 0x3ea26c61
	bne sp, a1, fail
	li sp, 0x3ea26c62
	bne sp, a2, fail
	li sp, 0x3ea26c68
	bne sp, a3, fail
	li sp, 0xffffffffc15e9380
	bne sp, a4, fail
	li sp, 0xffffffffc15d939f
	bne sp, a5, fail
	li sp, 0xffffffffc15d939e
	bne sp, a6, fail
	li sp, 0xffffffffc15d9398
	bne sp, a7, fail
	li sp, 0x7d42d900
	bne sp, s2, fail
	li sp, 0x7d44d8c2
	bne sp, s3, fail
	li sp, 0x7d44d8c4
	bne sp, s4, fail
	li sp, 0x7d44d8d0
	bne sp, s5, fail
	li sp, 0xffffffffbbe44571
	bne sp, s6, fail
	li sp, 0xffffffffbbe64533
	bne sp, s7, fail
	li sp, 0xffffffffbbe64535
	bne sp, s8, fail
	li sp, 0xffffffffbbe64541
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 244 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 120(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 244

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffffffffc15e938f
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x3ea26c69
	bne sp, a0, fail
	li sp, 0x3ea26c6d
	bne sp, a1, fail
	li sp, 0x3ea26c6e
	bne sp, a2, fail
	li sp, 0x3ea26c6f
	bne sp, a3, fail
	li sp, 0xffffffffc15d9397
	bne sp, a4, fail
	li sp, 0xffffffffc15d9393
	bne sp, a5, fail
	li sp, 0xffffffffc15d9392
	bne sp, a6, fail
	li sp, 0xffffffffc15d9391
	bne sp, a7, fail
	li sp, 0x7d44d8d2
	bne sp, s2, fail
	li sp, 0x7d44d8da
	bne sp, s3, fail
	li sp, 0x7d44d8dc
	bne sp, s4, fail
	li sp, 0x7d44d8de
	bne sp, s5, fail
	li sp, 0xffffffffbbe64543
	bne sp, s6, fail
	li sp, 0xffffffffbbe6454b
	bne sp, s7, fail
	li sp, 0xffffffffbbe6454d
	bne sp, s8, fail
	li sp, 0xffffffffbbe6454f
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 245 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 120(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 245

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffffffffc15e938f
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x3ea16d6f
	bne sp, a0, fail
	li sp, 0x3ea26c70
	bne sp, a1, fail
	li sp, 0x3ea16cf0
	bne sp, a2, fail
	li sp, 0x3ea16d70
	bne sp, a3, fail
	li sp, 0xffffffffc15e9291
	bne sp, a4, fail
	li sp, 0xffffffffc15d9390
	bne sp, a5, fail
	li sp, 0xffffffffc15e9310
	bne sp, a6, fail
	li sp, 0xffffffffc15e9290
	bne sp, a7, fail
	li sp, 0x7d42dade
	bne sp, s2, fail
	li sp, 0x7d44d8e0
	bne sp, s3, fail
	li sp, 0x7d42d9e0
	bne sp, s4, fail
	li sp, 0x7d42dae0
	bne sp, s5, fail
	li sp, 0xffffffffbbe4474f
	bne sp, s6, fail
	li sp, 0xffffffffbbe64551
	bne sp, s7, fail
	li sp, 0xffffffffbbe44651
	bne sp, s8, fail
	li sp, 0xffffffffbbe44751
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 246 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 120(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 246

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffffffffc15e938f
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x3ea26bf0
	bne sp, a0, fail
	li sp, 0x3ea1ec70
	bne sp, a1, fail
	li sp, 0x442f2c9f
	bne sp, a2, fail
	li sp, 0xffffffffd888d767
	bne sp, a3, fail
	li sp, 0xffffffffc15d9410
	bne sp, a4, fail
	li sp, 0xffffffffc15e1390
	bne sp, a5, fail
	li sp, 0xffffffffbbd0d361
	bne sp, a6, fail
	li sp, 0x27772899
	bne sp, a7, fail
	li sp, 0x7d44d7e0
	bne sp, s2, fail
	li sp, 0x7d43d8e0
	bne sp, s3, fail
	li sp, 0xffffffff885e593e
	bne sp, s4, fail
	li sp, 0xffffffffb111aece
	bne sp, s5, fail
	li sp, 0xffffffffbbe64451
	bne sp, s6, fail
	li sp, 0xffffffffbbe54551
	bne sp, s7, fail
	li sp, 0xffffffffc6ffc5af
	bne sp, s8, fail
	li sp, 0xffffffffefb31b3f
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 247 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 120(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 247

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffffffffc15e938f
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x2ee6311b
	bne sp, a0, fail
	li sp, 0xffffffff8560d802
	bne sp, a1, fail
	bne zero, a2, fail
	li sp, 0xffffffff91156193
	bne sp, a3, fail
	li sp, 0xffffffffd119cee5
	bne sp, a4, fail
	li sp, 0x7a9f27fe
	bne sp, a5, fail
	bne zero, a6, fail
	li sp, 0x6eea9e6d
	bne sp, a7, fail
	li sp, 0x5dcc6236
	bne sp, s2, fail
	li sp, 0xac1b004
	bne sp, s3, fail
	bne zero, s4, fail
	li sp, 0x222ac326
	bne sp, s5, fail
	li sp, 0xffffffff9c6dcea7
	bne sp, s6, fail
	li sp, 0x49631c75
	bne sp, s7, fail
	li sp, 0x3ea16c71
	bne sp, s8, fail
	li sp, 0x60cc2f97
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 248 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 124(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 248

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x5273f522
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffad8c0ade
	bne sp, a0, fail
	li sp, 0xffffffffad8c0b5e
	bne sp, a1, fail
	li sp, 0xffffffffad8d0a5e
	bne sp, a2, fail
	li sp, 0xffffffffad8d09de
	bne sp, a3, fail
	li sp, 0x5273f522
	bne sp, a4, fail
	li sp, 0x5273f4a2
	bne sp, a5, fail
	li sp, 0x5272f5a2
	bne sp, a6, fail
	li sp, 0x5272f622
	bne sp, a7, fail
	li sp, 0x5b1815bc
	bne sp, s2, fail
	li sp, 0x5b1816bc
	bne sp, s3, fail
	li sp, 0x5b1a14bc
	bne sp, s4, fail
	li sp, 0x5b1a13bc
	bne sp, s5, fail
	li sp, 0x8a4209a
	bne sp, s6, fail
	li sp, 0x8a4219a
	bne sp, s7, fail
	li sp, 0x8a61f9a
	bne sp, s8, fail
	li sp, 0x8a61e9a
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 249 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 124(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 249

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x5273f522
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffad8c8ade
	bne sp, a0, fail
	li sp, 0xffffffffad8c0adf
	bne sp, a1, fail
	li sp, 0xffffffffad8d09df
	bne sp, a2, fail
	li sp, 0xffffffffad8c0ae0
	bne sp, a3, fail
	li sp, 0x52737522
	bne sp, a4, fail
	li sp, 0x5273f521
	bne sp, a5, fail
	li sp, 0x5272f621
	bne sp, a6, fail
	li sp, 0x5273f520
	bne sp, a7, fail
	li sp, 0x5b1915bc
	bne sp, s2, fail
	li sp, 0x5b1815be
	bne sp, s3, fail
	li sp, 0x5b1a13be
	bne sp, s4, fail
	li sp, 0x5b1815c0
	bne sp, s5, fail
	li sp, 0x8a5209a
	bne sp, s6, fail
	li sp, 0x8a4209c
	bne sp, s7, fail
	li sp, 0x8a61e9c
	bne sp, s8, fail
	li sp, 0x8a4209e
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 250 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 124(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 250

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x5273f522
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffad8c0ae1
	bne sp, a0, fail
	li sp, 0xffffffffad8c0ae5
	bne sp, a1, fail
	li sp, 0xffffffffad8c0ae6
	bne sp, a2, fail
	li sp, 0xffffffffad8c0aec
	bne sp, a3, fail
	li sp, 0x5273f51f
	bne sp, a4, fail
	li sp, 0x5273f51b
	bne sp, a5, fail
	li sp, 0x5273f51a
	bne sp, a6, fail
	li sp, 0x5273f514
	bne sp, a7, fail
	li sp, 0x5b1815c2
	bne sp, s2, fail
	li sp, 0x5b1815ca
	bne sp, s3, fail
	li sp, 0x5b1815cc
	bne sp, s4, fail
	li sp, 0x5b1815d8
	bne sp, s5, fail
	li sp, 0x8a420a0
	bne sp, s6, fail
	li sp, 0x8a420a8
	bne sp, s7, fail
	li sp, 0x8a420aa
	bne sp, s8, fail
	li sp, 0x8a420b6
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 251 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 124(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 251

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x5273f522
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffad8c0aed
	bne sp, a0, fail
	li sp, 0xffffffffad8d0ace
	bne sp, a1, fail
	li sp, 0xffffffffad8d0acf
	bne sp, a2, fail
	li sp, 0xffffffffad8d0ad5
	bne sp, a3, fail
	li sp, 0x5273f513
	bne sp, a4, fail
	li sp, 0x5272f532
	bne sp, a5, fail
	li sp, 0x5272f531
	bne sp, a6, fail
	li sp, 0x5272f52b
	bne sp, a7, fail
	li sp, 0x5b1815da
	bne sp, s2, fail
	li sp, 0x5b1a159c
	bne sp, s3, fail
	li sp, 0x5b1a159e
	bne sp, s4, fail
	li sp, 0x5b1a15aa
	bne sp, s5, fail
	li sp, 0x8a420b8
	bne sp, s6, fail
	li sp, 0x8a6207a
	bne sp, s7, fail
	li sp, 0x8a6207c
	bne sp, s8, fail
	li sp, 0x8a62088
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 252 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 124(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 252

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x5273f522
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffad8d0ad6
	bne sp, a0, fail
	li sp, 0xffffffffad8d0ada
	bne sp, a1, fail
	li sp, 0xffffffffad8d0adb
	bne sp, a2, fail
	li sp, 0xffffffffad8d0adc
	bne sp, a3, fail
	li sp, 0x5272f52a
	bne sp, a4, fail
	li sp, 0x5272f526
	bne sp, a5, fail
	li sp, 0x5272f525
	bne sp, a6, fail
	li sp, 0x5272f524
	bne sp, a7, fail
	li sp, 0x5b1a15ac
	bne sp, s2, fail
	li sp, 0x5b1a15b4
	bne sp, s3, fail
	li sp, 0x5b1a15b6
	bne sp, s4, fail
	li sp, 0x5b1a15b8
	bne sp, s5, fail
	li sp, 0x8a6208a
	bne sp, s6, fail
	li sp, 0x8a62092
	bne sp, s7, fail
	li sp, 0x8a62094
	bne sp, s8, fail
	li sp, 0x8a62096
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 253 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 124(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 253

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x5273f522
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffad8c0bdc
	bne sp, a0, fail
	li sp, 0xffffffffad8d0add
	bne sp, a1, fail
	li sp, 0xffffffffad8c0b5d
	bne sp, a2, fail
	li sp, 0xffffffffad8c0bdd
	bne sp, a3, fail
	li sp, 0x5273f424
	bne sp, a4, fail
	li sp, 0x5272f523
	bne sp, a5, fail
	li sp, 0x5273f4a3
	bne sp, a6, fail
	li sp, 0x5273f423
	bne sp, a7, fail
	li sp, 0x5b1817b8
	bne sp, s2, fail
	li sp, 0x5b1a15ba
	bne sp, s3, fail
	li sp, 0x5b1816ba
	bne sp, s4, fail
	li sp, 0x5b1817ba
	bne sp, s5, fail
	li sp, 0x8a42296
	bne sp, s6, fail
	li sp, 0x8a62098
	bne sp, s7, fail
	li sp, 0x8a42198
	bne sp, s8, fail
	li sp, 0x8a42298
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 254 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 124(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 254

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x5273f522
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffad8d0a5d
	bne sp, a0, fail
	li sp, 0xffffffffad8c8add
	bne sp, a1, fail
	li sp, 0xffffffffb319cb0c
	bne sp, a2, fail
	li sp, 0x477375d4
	bne sp, a3, fail
	li sp, 0x5272f5a3
	bne sp, a4, fail
	li sp, 0x52737523
	bne sp, a5, fail
	li sp, 0x4ce634f4
	bne sp, a6, fail
	li sp, 0xffffffffb88c8a2c
	bne sp, a7, fail
	li sp, 0x5b1a14ba
	bne sp, s2, fail
	li sp, 0x5b1915ba
	bne sp, s3, fail
	li sp, 0x66339618
	bne sp, s4, fail
	li sp, 0xffffffff8ee6eba8
	bne sp, s5, fail
	li sp, 0x8a61f98
	bne sp, s6, fail
	li sp, 0x8a52098
	bne sp, s7, fail
	li sp, 0x13bfa0f6
	bne sp, s8, fail
	li sp, 0x3c72f686
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 255 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 124(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vsub.vv v0, v8, v28
	vsub.vv v4, v28, v12
	vsub.vv v8, v0, v4
	vsub.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 255

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x5273f522
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffff9dd0cf88
	bne sp, a0, fail
	li sp, 0xfffffffff44b766f
	bne sp, a1, fail
	li sp, 0x6eea9e6d
	bne sp, a2, fail
	bne zero, a3, fail
	li sp, 0x622f3078
	bne sp, a4, fail
	li sp, 0xbb48991
	bne sp, a5, fail
	li sp, 0xffffffff91156193
	bne sp, a6, fail
	bne zero, a7, fail
	li sp, 0x3ba19f10
	bne sp, s2, fail
	li sp, 0xffffffffe896ecde
	bne sp, s3, fail
	li sp, 0xffffffffddd53cda
	bne sp, s4, fail
	bne zero, s5, fail
	li sp, 0xffffffffe92da9ee
	bne sp, s6, fail
	li sp, 0xffffffff9622f7bc
	bne sp, s7, fail
	li sp, 0xffffffff8b6147b8
	bne sp, s8, fail
	li sp, 0xffffffffad8c0ade
	bne sp, s9, fail

	#==================================================================================================
	# External Code (null)


	#==================================================================================================
	# Epilogue (riscv_base.rb:290)

	j pass
fail:
	fence
1:
	beqz gp, 1b
	sll gp, gp, ra
	or gp, gp, ra
	ecall
pass:
	fence
	li gp, 0x1
	ecall
	unimp

	#==================================================================================================
	# Data

	#============================================= .data ==============================================
	.data

	#========================================== Global Data ===========================================
	.align 4
	.pushsection .tohost,"aw",@progbits
	.align 8; .global tohost; tohost: .dword 0;
	.align 8; .global fromhost; fromhost: .dword 0;
	.popsection;
	.align 4
	.globl begin_signature
begin_signature:

data:
	.word 0x0, 0x80, 0xFF80, 0xFF00, 0x8000, 0x1, 0xFF01, 0x2
	.word 0x3, 0x7, 0x8, 0xE, 0xF, 0xFFF0, 0xFFF1, 0xFFF7
	.word 0xFFF8, 0xFFFC, 0xFFFD, 0xFFFE, 0xFE, 0xFFFF, 0x7F, 0xFF
	.word 0xFF7F, 0x7FFF
	.word 0x58DC02E, 0x99E76AF6
	.word 0xF044C4AA, 0x46BF6B91
	.word 0xC15E938F, 0x5273F522
end:
	.skip 1

	.align 4
	.globl end_signature
end_signature:
	.align 8; .global begin_regstate; begin_regstate:
	.word 128;
	.align 8; .global end_regstate; end_regstate:
	.word 4;
