library ieee;
use ieee.std_logic_1164.all;

entity and_6to1_demo is
  port (
    oq : out std_logic
  );
end and_6to1_demo;

architecture structural_andDemo of and_6to1_demo is
component and_6to1 is
  port (
    op : in  std_logic_vector(5 downto 0);      
    oq : out std_logic
  );
end component and_6to1;
signal data_in  : std_logic_vector (15 downto 0);
begin
  extender_map : sign_extender port map (data_in, data_out);

  test_proc  : process
  begin
    data_in <= x"7fff";
    wait for 10 ns;  
    data_in <= x"8000";
    wait for 10 ns;
    data_in <= x"ffff";
    wait for 10 ns;
    data_in <= x"0000";
    wait for 10 ns;
    wait;
  end process;
end architecture structural_andDemo;
