import{_ as s,o as n,c as l,Q as a}from"./chunks/framework.9818e7a8.js";const t="/img/20170926191009923.png",e="/img/20190718230151.png",p="/img/20190718230334.png",u=JSON.parse('{"title":"Verilog HDL基础语法（上）","description":"","frontmatter":{"title":"Verilog HDL基础语法（上）","date":"2019-07-18T10:42:34.000Z","toc":true,"tags":["Verilog","HDL","硬件开发","数字电子技术","FPGA"]},"headers":[],"relativePath":"posts/zh/Verilog-HDL基础语法（上）.md","filePath":"posts/zh/Verilog-HDL基础语法（上）.md"}'),r={name:"posts/zh/Verilog-HDL基础语法（上）.md"},o=a("",58),i=[o];function c(d,y,E,D,b,g){return n(),l("div",null,i)}const m=s(r,[["render",c]]);export{u as __pageData,m as default};
