INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhou/Desktop/cpu/cpu.sim/sim_1/synth/timing/main_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhou/Desktop/cpu/cpu.srcs/sim_1/new/main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhou/Desktop/cpu/cpu.sim/sim_1/synth/timing/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [C:/Users/zhou/Desktop/cpu/cpu.sim/sim_1/synth/timing/glbl.v:6]
