-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/model_pqt_2x2_w16a16/amc_cnn_16w16a_ptq_src_SinglePortRAM_generic_block1.vhd
-- Created: 2025-02-19 19:19:31
-- 
-- Generated by MATLAB 9.8 and HDL Coder 3.16
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: amc_cnn_16w16a_ptq_src_SinglePortRAM_generic_block1
-- Source Path: model_pqt_2x2_w16a16/DUT HDL/Dense Layer 2/Dense Layer 2/Weight Storage 0/SinglePortRAM_generic
-- Hierarchy Level: 4
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY amc_cnn_16w16a_ptq_src_SinglePortRAM_generic_block1 IS
  GENERIC( AddrWidth                      : integer := 1;
           DataWidth                      : integer := 1
           );
  PORT( clk                               :   IN    std_logic;
        enb                               :   IN    std_logic;
        din                               :   IN    std_logic_vector(DataWidth - 1 DOWNTO 0);  -- generic width
        addr                              :   IN    std_logic_vector(AddrWidth - 1 DOWNTO 0);  -- generic width
        we                                :   IN    std_logic;  -- ufix1
        dout                              :   OUT   std_logic_vector(DataWidth - 1 DOWNTO 0)  -- generic width
        );
END amc_cnn_16w16a_ptq_src_SinglePortRAM_generic_block1;


ARCHITECTURE rtl OF amc_cnn_16w16a_ptq_src_SinglePortRAM_generic_block1 IS

  -- Local Type Definitions
  TYPE ram_type IS ARRAY (2**AddrWidth - 1 DOWNTO 0) of std_logic_vector(DataWidth - 1 DOWNTO 0);

  -- Signals
  SIGNAL ram                              : ram_type := (X"fe2a", X"2100", X"e864", X"02b4", X"12ce", X"ee06", X"ecd3", X"f834", X"2709", X"f8b5", X"f5e8", X"e70d", X"fa29", X"06ec",
                                                        X"0517", X"fe9b", X"ff06", X"0078", X"0ed8", X"f2fa", X"1003", X"faf8", X"fb77", X"013e", X"24c5", X"f579", X"fae0", X"0301",
                                                        X"f428", X"04bc", X"0f61", X"0d67", X"eb72", X"fe1b", X"f60c", X"0888", X"fe00", X"f8d9", X"ff38", X"f060", X"e812", X"f05a",
                                                        X"fa2a", X"fed7", X"0263", X"02b3", X"f486", X"eee9", X"f72a", X"081f", X"00aa", X"0b97", X"f84b", X"ef76", X"f9c5", X"fd2c",
                                                        X"ee83", X"fc9f", X"f537", X"e838", X"09f4", X"daec", X"e598", X"2025", X"07e5", X"1414", X"08f3", X"fe52", X"f917", X"0426",
                                                        X"0144", X"ef82", X"e621", X"0836", X"f73f", X"fa86", X"f5a4", X"e2c9", X"fcfb", X"e71f", X"ebe4", X"df6d", X"0818", X"f770",
                                                        X"0e02", X"08a4", X"eb67", X"fc2e", X"065c", X"fc24", X"ead2", X"1090", X"061f", X"f58a", X"e760", X"fbd1", X"ff7b", X"ed74",
                                                        X"fea5", X"03ce", X"01bd", X"04ba", X"e520", X"fe86", X"fc1f", X"fc63", X"ff6c", X"f73d", X"ef56", X"04aa", X"0370", X"fc3a",
                                                        X"f8e7", X"04aa", X"f29f", X"fdda", X"01a1", X"00d3", X"03c0", X"e284", X"f4cc", X"fbc8", X"05f5", X"0875", X"f8aa", X"01d1",
                                                        X"f572", X"fd6b");
  SIGNAL data_int                         : std_logic_vector(DataWidth - 1 DOWNTO 0) := X"fd6b";
  SIGNAL addr_unsigned                    : unsigned(AddrWidth - 1 DOWNTO 0);  -- generic width

BEGIN
  addr_unsigned <= unsigned(addr);

  SinglePortRAM_generic_process: PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF enb = '1' THEN
        IF we = '1' THEN
          ram(to_integer(addr_unsigned)) <= din;
          data_int <= din;
        ELSE
          data_int <= ram(to_integer(addr_unsigned));
        END IF;
      END IF;
    END IF;
  END PROCESS SinglePortRAM_generic_process;

  dout <= data_int;

END rtl;

