Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri May  4 23:23:48 2018
| Host         : idea-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file gtx3g_exdes_timing_summary_routed.rpt -rpx gtx3g_exdes_timing_summary_routed.rpx
| Design       : gtx3g_exdes
| Device       : 7z100i-ffg900
| Speed File   : -2L  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 69 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.338        0.000                      0                 4568        0.084        0.000                      0                 4568        2.691        0.000                       0                  2009  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                         ------------         ----------      --------------
Q0_CLK1_GTREFCLK_PAD_P_IN                                                     {0.000 3.333}        6.667           149.992         
drpclk_in_i                                                                   {0.000 5.000}        10.000          100.000         
gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 3.333}        6.667           149.992         
gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK        {0.000 3.333}        6.667           149.992         
gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 3.333}        6.667           149.992         
gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 3.333}        6.667           149.992         
gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/TXOUTCLK        {0.000 3.333}        6.667           149.992         
gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 3.333}        6.667           149.992         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Q0_CLK1_GTREFCLK_PAD_P_IN                                                                                                                                                                                                 5.174        0.000                       0                     2  
drpclk_in_i                                                                   7.329        0.000                      0                 1022        0.108        0.000                      0                 1022        4.286        0.000                       0                   541  
gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK        1.338        0.000                      0                 3540        0.084        0.000                      0                 3540        2.691        0.000                       0                  1466  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                              From Clock                                                              To Clock                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                              ----------                                                              --------                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                       gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK        4.275        0.000                      0                    6        1.262        0.000                      0                    6  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Q0_CLK1_GTREFCLK_PAD_P_IN
  To Clock:  Q0_CLK1_GTREFCLK_PAD_P_IN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.174ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Q0_CLK1_GTREFCLK_PAD_P_IN
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { Q0_CLK1_GTREFCLK_PAD_P_IN }

Check Type  Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period  n/a     GTXE2_COMMON/GTREFCLK1  n/a            1.493         6.667       5.174      GTXE2_COMMON_X0Y1  gtx3g_support_i/common0_i/gtxe2_common_i/GTREFCLK1
Min Period  n/a     IBUFDS_GTE2/I           n/a            1.408         6.667       5.259      IBUFDS_GTE2_X0Y5   gtx3g_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/I



---------------------------------------------------------------------------------------------------
From Clock:  drpclk_in_i
  To Clock:  drpclk_in_i

Setup :            0  Failing Endpoints,  Worst Slack        7.329ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.329ns  (required time - arrival time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/reset_time_out_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.432ns  (logic 0.668ns (27.467%)  route 1.764ns (72.533%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.531ns
    Clock Pessimism Removal (CPR):    0.664ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000     0.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.559     3.899    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.992 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.539     5.531    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X200Y69        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/reset_time_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y69        FDRE (Prop_fdre_C_Q)         0.259     5.790 f  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/reset_time_out_reg/Q
                         net (fo=28, routed)          0.671     6.461    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/reset_time_out
    SLICE_X200Y70        LUT3 (Prop_lut3_I1_O)        0.051     6.512 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_11/O
                         net (fo=1, routed)           0.432     6.944    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_11_n_0
    SLICE_X202Y70        LUT6 (Prop_lut6_I0_O)        0.134     7.078 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_7/O
                         net (fo=1, routed)           0.000     7.078    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_7_n_0
    SLICE_X202Y70        MUXF7 (Prop_muxf7_I0_O)      0.101     7.179 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]_i_3/O
                         net (fo=1, routed)           0.356     7.535    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state_reg[1]
    SLICE_X202Y71        LUT6 (Prop_lut6_I3_O)        0.123     7.658 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state[3]_i_1/O
                         net (fo=4, routed)           0.305     7.963    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock_n_1
    SLICE_X200Y72        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000    10.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.132    13.358    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    13.441 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.400    14.841    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X200Y72        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[1]/C
                         clock pessimism              0.664    15.505    
                         clock uncertainty           -0.035    15.470    
    SLICE_X200Y72        FDRE (Setup_fdre_C_CE)      -0.178    15.292    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.292    
                         arrival time                          -7.963    
  -------------------------------------------------------------------
                         slack                                  7.329    

Slack (MET) :             7.330ns  (required time - arrival time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/wait_time_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.450ns  (logic 0.571ns (23.310%)  route 1.879ns (76.690%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.484ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000     0.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.559     3.899    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.992 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.492     5.484    gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sysclk_in
    SLICE_X182Y82        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/wait_time_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y82        FDRE (Prop_fdre_C_Q)         0.259     5.743 f  gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/wait_time_cnt_reg[15]/Q
                         net (fo=2, routed)           0.446     6.189    gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/wait_time_cnt_reg[15]
    SLICE_X183Y81        LUT4 (Prop_lut4_I0_O)        0.043     6.232 f  gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/wait_time_cnt[0]_i_7__2/O
                         net (fo=3, routed)           0.595     6.827    gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/wait_time_cnt[0]_i_7__2_n_0
    SLICE_X186Y80        LUT6 (Prop_lut6_I5_O)        0.043     6.870 r  gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/FSM_sequential_rx_state[3]_i_9__0/O
                         net (fo=1, routed)           0.000     6.870    gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/FSM_sequential_rx_state[3]_i_9__0_n_0
    SLICE_X186Y80        MUXF7 (Prop_muxf7_I1_O)      0.103     6.973 r  gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/FSM_sequential_rx_state_reg[3]_i_4__0/O
                         net (fo=1, routed)           0.445     7.418    gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state_reg[1]
    SLICE_X186Y79        LUT5 (Prop_lut5_I2_O)        0.123     7.541 r  gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state[3]_i_1__0/O
                         net (fo=4, routed)           0.392     7.934    gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_data_valid_n_2
    SLICE_X186Y78        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000    10.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.132    13.358    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    13.441 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.397    14.838    gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sysclk_in
    SLICE_X186Y78        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/C
                         clock pessimism              0.639    15.477    
                         clock uncertainty           -0.035    15.442    
    SLICE_X186Y78        FDRE (Setup_fdre_C_CE)      -0.178    15.264    gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/FSM_sequential_rx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.264    
                         arrival time                          -7.934    
  -------------------------------------------------------------------
                         slack                                  7.330    

Slack (MET) :             7.330ns  (required time - arrival time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/wait_time_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.450ns  (logic 0.571ns (23.310%)  route 1.879ns (76.690%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.484ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000     0.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.559     3.899    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.992 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.492     5.484    gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sysclk_in
    SLICE_X182Y82        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/wait_time_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y82        FDRE (Prop_fdre_C_Q)         0.259     5.743 f  gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/wait_time_cnt_reg[15]/Q
                         net (fo=2, routed)           0.446     6.189    gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/wait_time_cnt_reg[15]
    SLICE_X183Y81        LUT4 (Prop_lut4_I0_O)        0.043     6.232 f  gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/wait_time_cnt[0]_i_7__2/O
                         net (fo=3, routed)           0.595     6.827    gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/wait_time_cnt[0]_i_7__2_n_0
    SLICE_X186Y80        LUT6 (Prop_lut6_I5_O)        0.043     6.870 r  gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/FSM_sequential_rx_state[3]_i_9__0/O
                         net (fo=1, routed)           0.000     6.870    gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/FSM_sequential_rx_state[3]_i_9__0_n_0
    SLICE_X186Y80        MUXF7 (Prop_muxf7_I1_O)      0.103     6.973 r  gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/FSM_sequential_rx_state_reg[3]_i_4__0/O
                         net (fo=1, routed)           0.445     7.418    gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state_reg[1]
    SLICE_X186Y79        LUT5 (Prop_lut5_I2_O)        0.123     7.541 r  gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state[3]_i_1__0/O
                         net (fo=4, routed)           0.392     7.934    gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_data_valid_n_2
    SLICE_X186Y78        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000    10.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.132    13.358    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    13.441 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.397    14.838    gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sysclk_in
    SLICE_X186Y78        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/C
                         clock pessimism              0.639    15.477    
                         clock uncertainty           -0.035    15.442    
    SLICE_X186Y78        FDRE (Setup_fdre_C_CE)      -0.178    15.264    gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/FSM_sequential_rx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.264    
                         arrival time                          -7.934    
  -------------------------------------------------------------------
                         slack                                  7.330    

Slack (MET) :             7.330ns  (required time - arrival time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/wait_time_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.450ns  (logic 0.571ns (23.310%)  route 1.879ns (76.690%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.484ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000     0.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.559     3.899    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.992 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.492     5.484    gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sysclk_in
    SLICE_X182Y82        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/wait_time_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y82        FDRE (Prop_fdre_C_Q)         0.259     5.743 f  gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/wait_time_cnt_reg[15]/Q
                         net (fo=2, routed)           0.446     6.189    gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/wait_time_cnt_reg[15]
    SLICE_X183Y81        LUT4 (Prop_lut4_I0_O)        0.043     6.232 f  gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/wait_time_cnt[0]_i_7__2/O
                         net (fo=3, routed)           0.595     6.827    gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/wait_time_cnt[0]_i_7__2_n_0
    SLICE_X186Y80        LUT6 (Prop_lut6_I5_O)        0.043     6.870 r  gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/FSM_sequential_rx_state[3]_i_9__0/O
                         net (fo=1, routed)           0.000     6.870    gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/FSM_sequential_rx_state[3]_i_9__0_n_0
    SLICE_X186Y80        MUXF7 (Prop_muxf7_I1_O)      0.103     6.973 r  gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/FSM_sequential_rx_state_reg[3]_i_4__0/O
                         net (fo=1, routed)           0.445     7.418    gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state_reg[1]
    SLICE_X186Y79        LUT5 (Prop_lut5_I2_O)        0.123     7.541 r  gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state[3]_i_1__0/O
                         net (fo=4, routed)           0.392     7.934    gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_data_valid_n_2
    SLICE_X186Y78        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000    10.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.132    13.358    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    13.441 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.397    14.838    gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sysclk_in
    SLICE_X186Y78        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/C
                         clock pessimism              0.639    15.477    
                         clock uncertainty           -0.035    15.442    
    SLICE_X186Y78        FDRE (Setup_fdre_C_CE)      -0.178    15.264    gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/FSM_sequential_rx_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.264    
                         arrival time                          -7.934    
  -------------------------------------------------------------------
                         slack                                  7.330    

Slack (MET) :             7.343ns  (required time - arrival time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/reset_time_out_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.418ns  (logic 0.668ns (27.624%)  route 1.750ns (72.376%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.531ns
    Clock Pessimism Removal (CPR):    0.664ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000     0.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.559     3.899    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.992 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.539     5.531    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X200Y69        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/reset_time_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y69        FDRE (Prop_fdre_C_Q)         0.259     5.790 f  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/reset_time_out_reg/Q
                         net (fo=28, routed)          0.671     6.461    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/reset_time_out
    SLICE_X200Y70        LUT3 (Prop_lut3_I1_O)        0.051     6.512 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_11/O
                         net (fo=1, routed)           0.432     6.944    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_11_n_0
    SLICE_X202Y70        LUT6 (Prop_lut6_I0_O)        0.134     7.078 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_7/O
                         net (fo=1, routed)           0.000     7.078    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_7_n_0
    SLICE_X202Y70        MUXF7 (Prop_muxf7_I0_O)      0.101     7.179 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]_i_3/O
                         net (fo=1, routed)           0.356     7.535    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state_reg[1]
    SLICE_X202Y71        LUT6 (Prop_lut6_I3_O)        0.123     7.658 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state[3]_i_1/O
                         net (fo=4, routed)           0.291     7.949    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock_n_1
    SLICE_X200Y71        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000    10.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.132    13.358    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    13.441 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.401    14.842    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X200Y71        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[0]/C
                         clock pessimism              0.664    15.506    
                         clock uncertainty           -0.035    15.471    
    SLICE_X200Y71        FDRE (Setup_fdre_C_CE)      -0.178    15.293    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.293    
                         arrival time                          -7.949    
  -------------------------------------------------------------------
                         slack                                  7.343    

Slack (MET) :             7.343ns  (required time - arrival time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/reset_time_out_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.418ns  (logic 0.668ns (27.624%)  route 1.750ns (72.376%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.531ns
    Clock Pessimism Removal (CPR):    0.664ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000     0.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.559     3.899    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.992 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.539     5.531    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X200Y69        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/reset_time_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y69        FDRE (Prop_fdre_C_Q)         0.259     5.790 f  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/reset_time_out_reg/Q
                         net (fo=28, routed)          0.671     6.461    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/reset_time_out
    SLICE_X200Y70        LUT3 (Prop_lut3_I1_O)        0.051     6.512 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_11/O
                         net (fo=1, routed)           0.432     6.944    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_11_n_0
    SLICE_X202Y70        LUT6 (Prop_lut6_I0_O)        0.134     7.078 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_7/O
                         net (fo=1, routed)           0.000     7.078    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_7_n_0
    SLICE_X202Y70        MUXF7 (Prop_muxf7_I0_O)      0.101     7.179 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]_i_3/O
                         net (fo=1, routed)           0.356     7.535    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state_reg[1]
    SLICE_X202Y71        LUT6 (Prop_lut6_I3_O)        0.123     7.658 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state[3]_i_1/O
                         net (fo=4, routed)           0.291     7.949    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock_n_1
    SLICE_X200Y71        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000    10.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.132    13.358    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    13.441 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.401    14.842    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X200Y71        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[2]/C
                         clock pessimism              0.664    15.506    
                         clock uncertainty           -0.035    15.471    
    SLICE_X200Y71        FDRE (Setup_fdre_C_CE)      -0.178    15.293    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.293    
                         arrival time                          -7.949    
  -------------------------------------------------------------------
                         slack                                  7.343    

Slack (MET) :             7.360ns  (required time - arrival time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/reset_time_out_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.404ns  (logic 0.668ns (27.787%)  route 1.736ns (72.213%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.531ns
    Clock Pessimism Removal (CPR):    0.664ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000     0.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.559     3.899    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.992 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.539     5.531    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X200Y69        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/reset_time_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y69        FDRE (Prop_fdre_C_Q)         0.259     5.790 f  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/reset_time_out_reg/Q
                         net (fo=28, routed)          0.671     6.461    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/reset_time_out
    SLICE_X200Y70        LUT3 (Prop_lut3_I1_O)        0.051     6.512 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_11/O
                         net (fo=1, routed)           0.432     6.944    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_11_n_0
    SLICE_X202Y70        LUT6 (Prop_lut6_I0_O)        0.134     7.078 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_7/O
                         net (fo=1, routed)           0.000     7.078    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_7_n_0
    SLICE_X202Y70        MUXF7 (Prop_muxf7_I0_O)      0.101     7.179 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]_i_3/O
                         net (fo=1, routed)           0.356     7.535    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state_reg[1]
    SLICE_X202Y71        LUT6 (Prop_lut6_I3_O)        0.123     7.658 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state[3]_i_1/O
                         net (fo=4, routed)           0.277     7.935    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock_n_1
    SLICE_X200Y70        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000    10.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.132    13.358    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    13.441 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.403    14.844    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X200Y70        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]/C
                         clock pessimism              0.664    15.508    
                         clock uncertainty           -0.035    15.473    
    SLICE_X200Y70        FDRE (Setup_fdre_C_CE)      -0.178    15.295    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]
  -------------------------------------------------------------------
                         required time                         15.295    
                         arrival time                          -7.935    
  -------------------------------------------------------------------
                         slack                                  7.360    

Slack (MET) :             7.365ns  (required time - arrival time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/time_out_2ms_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/FSM_sequential_tx_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.377ns  (logic 0.571ns (24.020%)  route 1.806ns (75.980%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.527ns
    Clock Pessimism Removal (CPR):    0.665ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000     0.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.559     3.899    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.992 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.535     5.527    gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sysclk_in
    SLICE_X200Y77        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/time_out_2ms_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y77        FDRE (Prop_fdre_C_Q)         0.259     5.786 r  gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/time_out_2ms_reg/Q
                         net (fo=4, routed)           0.502     6.288    gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_qplllock/time_out_2ms_reg
    SLICE_X200Y77        LUT2 (Prop_lut2_I0_O)        0.043     6.331 r  gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state[3]_i_13__0/O
                         net (fo=1, routed)           0.531     6.862    gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state[3]_i_13__0_n_0
    SLICE_X200Y75        LUT6 (Prop_lut6_I0_O)        0.043     6.905 r  gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state[3]_i_10__0/O
                         net (fo=1, routed)           0.000     6.905    gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state[3]_i_10__0_n_0
    SLICE_X200Y75        MUXF7 (Prop_muxf7_I1_O)      0.103     7.008 r  gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state_reg[3]_i_5__0/O
                         net (fo=1, routed)           0.473     7.481    gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state_reg[3]_i_5__0_n_0
    SLICE_X200Y76        LUT6 (Prop_lut6_I5_O)        0.123     7.604 r  gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state[3]_i_1__0/O
                         net (fo=4, routed)           0.300     7.904    gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_qplllock_n_1
    SLICE_X201Y77        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/FSM_sequential_tx_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000    10.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.132    13.358    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    13.441 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.400    14.841    gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sysclk_in
    SLICE_X201Y77        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/FSM_sequential_tx_state_reg[0]/C
                         clock pessimism              0.665    15.506    
                         clock uncertainty           -0.035    15.471    
    SLICE_X201Y77        FDRE (Setup_fdre_C_CE)      -0.201    15.270    gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/FSM_sequential_tx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.270    
                         arrival time                          -7.904    
  -------------------------------------------------------------------
                         slack                                  7.365    

Slack (MET) :             7.365ns  (required time - arrival time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/time_out_2ms_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/FSM_sequential_tx_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.377ns  (logic 0.571ns (24.020%)  route 1.806ns (75.980%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.527ns
    Clock Pessimism Removal (CPR):    0.665ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000     0.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.559     3.899    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.992 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.535     5.527    gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sysclk_in
    SLICE_X200Y77        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/time_out_2ms_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y77        FDRE (Prop_fdre_C_Q)         0.259     5.786 r  gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/time_out_2ms_reg/Q
                         net (fo=4, routed)           0.502     6.288    gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_qplllock/time_out_2ms_reg
    SLICE_X200Y77        LUT2 (Prop_lut2_I0_O)        0.043     6.331 r  gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state[3]_i_13__0/O
                         net (fo=1, routed)           0.531     6.862    gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state[3]_i_13__0_n_0
    SLICE_X200Y75        LUT6 (Prop_lut6_I0_O)        0.043     6.905 r  gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state[3]_i_10__0/O
                         net (fo=1, routed)           0.000     6.905    gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state[3]_i_10__0_n_0
    SLICE_X200Y75        MUXF7 (Prop_muxf7_I1_O)      0.103     7.008 r  gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state_reg[3]_i_5__0/O
                         net (fo=1, routed)           0.473     7.481    gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state_reg[3]_i_5__0_n_0
    SLICE_X200Y76        LUT6 (Prop_lut6_I5_O)        0.123     7.604 r  gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state[3]_i_1__0/O
                         net (fo=4, routed)           0.300     7.904    gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_qplllock_n_1
    SLICE_X201Y77        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/FSM_sequential_tx_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000    10.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.132    13.358    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    13.441 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.400    14.841    gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sysclk_in
    SLICE_X201Y77        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/FSM_sequential_tx_state_reg[1]/C
                         clock pessimism              0.665    15.506    
                         clock uncertainty           -0.035    15.471    
    SLICE_X201Y77        FDRE (Setup_fdre_C_CE)      -0.201    15.270    gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/FSM_sequential_tx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.270    
                         arrival time                          -7.904    
  -------------------------------------------------------------------
                         slack                                  7.365    

Slack (MET) :             7.365ns  (required time - arrival time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/time_out_2ms_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/FSM_sequential_tx_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.377ns  (logic 0.571ns (24.020%)  route 1.806ns (75.980%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.527ns
    Clock Pessimism Removal (CPR):    0.665ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000     0.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.559     3.899    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.992 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.535     5.527    gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sysclk_in
    SLICE_X200Y77        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/time_out_2ms_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y77        FDRE (Prop_fdre_C_Q)         0.259     5.786 r  gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/time_out_2ms_reg/Q
                         net (fo=4, routed)           0.502     6.288    gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_qplllock/time_out_2ms_reg
    SLICE_X200Y77        LUT2 (Prop_lut2_I0_O)        0.043     6.331 r  gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state[3]_i_13__0/O
                         net (fo=1, routed)           0.531     6.862    gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state[3]_i_13__0_n_0
    SLICE_X200Y75        LUT6 (Prop_lut6_I0_O)        0.043     6.905 r  gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state[3]_i_10__0/O
                         net (fo=1, routed)           0.000     6.905    gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state[3]_i_10__0_n_0
    SLICE_X200Y75        MUXF7 (Prop_muxf7_I1_O)      0.103     7.008 r  gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state_reg[3]_i_5__0/O
                         net (fo=1, routed)           0.473     7.481    gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state_reg[3]_i_5__0_n_0
    SLICE_X200Y76        LUT6 (Prop_lut6_I5_O)        0.123     7.604 r  gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state[3]_i_1__0/O
                         net (fo=4, routed)           0.300     7.904    gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_qplllock_n_1
    SLICE_X201Y77        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/FSM_sequential_tx_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000    10.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.132    13.358    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    13.441 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.400    14.841    gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sysclk_in
    SLICE_X201Y77        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/FSM_sequential_tx_state_reg[2]/C
                         clock pessimism              0.665    15.506    
                         clock uncertainty           -0.035    15.471    
    SLICE_X201Y77        FDRE (Setup_fdre_C_CE)      -0.201    15.270    gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/FSM_sequential_tx_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.270    
                         arrival time                          -7.904    
  -------------------------------------------------------------------
                         slack                                  7.365    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXDLYSRESETDONE/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXDLYSRESETDONE/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.395ns
    Source Clock Delay      (SCD):    2.734ns
    Clock Pessimism Removal (CPR):    0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000     0.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.022    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.048 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.686     2.734    gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXDLYSRESETDONE/sysclk_in
    SLICE_X205Y66        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXDLYSRESETDONE/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y66        FDRE (Prop_fdre_C_Q)         0.100     2.834 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXDLYSRESETDONE/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.889    gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXDLYSRESETDONE/data_sync1
    SLICE_X205Y66        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXDLYSRESETDONE/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000     0.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.489 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.906     3.395    gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXDLYSRESETDONE/sysclk_in
    SLICE_X205Y66        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXDLYSRESETDONE/data_sync_reg2/C
                         clock pessimism             -0.661     2.734    
    SLICE_X205Y66        FDRE (Hold_fdre_C_D)         0.047     2.781    gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXDLYSRESETDONE/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.781    
                         arrival time                           2.889    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXDLYSRESETDONE/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXDLYSRESETDONE/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.387ns
    Source Clock Delay      (SCD):    2.726ns
    Clock Pessimism Removal (CPR):    0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000     0.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.022    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.048 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.678     2.726    gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXDLYSRESETDONE/sysclk_in
    SLICE_X203Y73        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXDLYSRESETDONE/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y73        FDRE (Prop_fdre_C_Q)         0.100     2.826 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXDLYSRESETDONE/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.881    gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXDLYSRESETDONE/data_sync1
    SLICE_X203Y73        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXDLYSRESETDONE/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000     0.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.489 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.898     3.387    gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXDLYSRESETDONE/sysclk_in
    SLICE_X203Y73        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXDLYSRESETDONE/data_sync_reg2/C
                         clock pessimism             -0.661     2.726    
    SLICE_X203Y73        FDRE (Hold_fdre_C_D)         0.047     2.773    gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXDLYSRESETDONE/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.773    
                         arrival time                           2.881    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.387ns
    Source Clock Delay      (SCD):    2.726ns
    Clock Pessimism Removal (CPR):    0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000     0.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.022    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.048 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.678     2.726    gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_time_out_wait_bypass/sysclk_in
    SLICE_X201Y76        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y76        FDRE (Prop_fdre_C_Q)         0.100     2.826 r  gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.881    gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_time_out_wait_bypass/data_sync1
    SLICE_X201Y76        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000     0.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.489 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.898     3.387    gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_time_out_wait_bypass/sysclk_in
    SLICE_X201Y76        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/C
                         clock pessimism             -0.661     2.726    
    SLICE_X201Y76        FDRE (Hold_fdre_C_D)         0.047     2.773    gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.773    
                         arrival time                           2.881    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_qplllock/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_qplllock/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.393ns
    Source Clock Delay      (SCD):    2.731ns
    Clock Pessimism Removal (CPR):    0.662ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000     0.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.022    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.048 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.683     2.731    gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_qplllock/sysclk_in
    SLICE_X193Y66        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_qplllock/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y66        FDRE (Prop_fdre_C_Q)         0.100     2.831 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_qplllock/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.886    gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_qplllock/data_sync1
    SLICE_X193Y66        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_qplllock/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000     0.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.489 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.904     3.393    gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_qplllock/sysclk_in
    SLICE_X193Y66        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_qplllock/data_sync_reg2/C
                         clock pessimism             -0.662     2.731    
    SLICE_X193Y66        FDRE (Hold_fdre_C_D)         0.047     2.778    gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_qplllock/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.778    
                         arrival time                           2.886    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.393ns
    Source Clock Delay      (SCD):    2.731ns
    Clock Pessimism Removal (CPR):    0.662ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000     0.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.022    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.048 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.683     2.731    gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/sysclk_in
    SLICE_X191Y65        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y65        FDRE (Prop_fdre_C_Q)         0.100     2.831 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.886    gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync1
    SLICE_X191Y65        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000     0.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.489 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.904     3.393    gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/sysclk_in
    SLICE_X191Y65        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/C
                         clock pessimism             -0.662     2.731    
    SLICE_X191Y65        FDRE (Hold_fdre_C_D)         0.047     2.778    gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.778    
                         arrival time                           2.886    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXPHALIGNDONE/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXPHALIGNDONE/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.392ns
    Source Clock Delay      (SCD):    2.730ns
    Clock Pessimism Removal (CPR):    0.662ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000     0.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.022    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.048 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.682     2.730    gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXPHALIGNDONE/sysclk_in
    SLICE_X203Y69        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXPHALIGNDONE/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y69        FDRE (Prop_fdre_C_Q)         0.100     2.830 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXPHALIGNDONE/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.885    gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXPHALIGNDONE/data_sync1
    SLICE_X203Y69        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXPHALIGNDONE/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000     0.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.489 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.903     3.392    gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXPHALIGNDONE/sysclk_in
    SLICE_X203Y69        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXPHALIGNDONE/data_sync_reg2/C
                         clock pessimism             -0.662     2.730    
    SLICE_X203Y69        FDRE (Hold_fdre_C_D)         0.047     2.777    gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXPHALIGNDONE/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.777    
                         arrival time                           2.885    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXPHALIGNDONE/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXPHALIGNDONE/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.386ns
    Source Clock Delay      (SCD):    2.726ns
    Clock Pessimism Removal (CPR):    0.660ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000     0.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.022    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.048 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.678     2.726    gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXPHALIGNDONE/sysclk_in
    SLICE_X205Y74        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXPHALIGNDONE/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y74        FDRE (Prop_fdre_C_Q)         0.100     2.826 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXPHALIGNDONE/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.881    gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXPHALIGNDONE/data_sync1
    SLICE_X205Y74        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXPHALIGNDONE/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000     0.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.489 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.897     3.386    gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXPHALIGNDONE/sysclk_in
    SLICE_X205Y74        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXPHALIGNDONE/data_sync_reg2/C
                         clock pessimism             -0.660     2.726    
    SLICE_X205Y74        FDRE (Hold_fdre_C_D)         0.047     2.773    gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXPHALIGNDONE/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.773    
                         arrival time                           2.881    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.728ns
    Clock Pessimism Removal (CPR):    0.662ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000     0.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.022    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.048 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.680     2.728    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/sysclk_in
    SLICE_X199Y71        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y71        FDRE (Prop_fdre_C_Q)         0.100     2.828 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.883    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync1
    SLICE_X199Y71        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000     0.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.489 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.901     3.390    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/sysclk_in
    SLICE_X199Y71        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/C
                         clock pessimism             -0.662     2.728    
    SLICE_X199Y71        FDRE (Hold_fdre_C_D)         0.047     2.775    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.775    
                         arrival time                           2.883    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.388ns
    Source Clock Delay      (SCD):    2.726ns
    Clock Pessimism Removal (CPR):    0.662ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000     0.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.022    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.048 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.678     2.726    gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_time_out_wait_bypass/sysclk_in
    SLICE_X191Y79        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y79        FDRE (Prop_fdre_C_Q)         0.100     2.826 r  gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.881    gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_time_out_wait_bypass/data_sync1
    SLICE_X191Y79        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000     0.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.489 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.899     3.388    gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_time_out_wait_bypass/sysclk_in
    SLICE_X191Y79        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/C
                         clock pessimism             -0.662     2.726    
    SLICE_X191Y79        FDRE (Hold_fdre_C_D)         0.047     2.773    gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.773    
                         arrival time                           2.881    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.391ns
    Source Clock Delay      (SCD):    2.729ns
    Clock Pessimism Removal (CPR):    0.662ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000     0.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.022    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.048 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.681     2.729    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock/sysclk_in
    SLICE_X199Y70        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y70        FDRE (Prop_fdre_C_Q)         0.100     2.829 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.884    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock/data_sync1
    SLICE_X199Y70        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000     0.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.489 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.902     3.391    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock/sysclk_in
    SLICE_X199Y70        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock/data_sync_reg2/C
                         clock pessimism             -0.662     2.729    
    SLICE_X199Y70        FDRE (Hold_fdre_C_D)         0.047     2.776    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.776    
                         arrival time                           2.884    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         drpclk_in_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { DRPCLK_IN }

Check Type        Corner  Lib Pin                      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK         n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y5  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK         n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y6  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_COMMON/QPLLLOCKDETCLK  n/a            1.493         10.000      8.507      GTXE2_COMMON_X0Y1   gtx3g_support_i/common0_i/gtxe2_common_i/QPLLLOCKDETCLK
Min Period        n/a     BUFG/I                       n/a            1.409         10.000      8.592      BUFGCTRL_X0Y1       DRP_CLK_BUFG/I
Min Period        n/a     FDCE/C                       n/a            0.750         10.000      9.250      SLICE_X195Y68       gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[1]/C
Min Period        n/a     FDRE/C                       n/a            0.750         10.000      9.250      SLICE_X204Y72       gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/FSM_onehot_tx_phalign_manual_state_reg[4]/C
Min Period        n/a     FDRE/C                       n/a            0.750         10.000      9.250      SLICE_X204Y72       gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/FSM_onehot_tx_phalign_manual_state_reg[5]/C
Min Period        n/a     FDRE/C                       n/a            0.750         10.000      9.250      SLICE_X204Y72       gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/FSM_onehot_tx_phalign_manual_state_reg[6]/C
Min Period        n/a     FDRE/C                       n/a            0.750         10.000      9.250      SLICE_X204Y72       gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/FSM_onehot_tx_phalign_manual_state_reg[7]/C
Min Period        n/a     FDCE/C                       n/a            0.750         10.000      9.250      SLICE_X194Y68       gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.400         5.000       4.600      SLICE_X190Y61       gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[7]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.400         5.000       4.600      SLICE_X190Y62       gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.400         5.000       4.600      SLICE_X190Y62       gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.400         5.000       4.600      SLICE_X190Y62       gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg5/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.400         5.000       4.600      SLICE_X205Y66       gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXDLYSRESETDONE/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.400         5.000       4.600      SLICE_X205Y66       gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXDLYSRESETDONE/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.400         5.000       4.600      SLICE_X205Y66       gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXDLYSRESETDONE/data_sync_reg5/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.400         5.000       4.600      SLICE_X203Y69       gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXPHALIGNDONE/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.400         5.000       4.600      SLICE_X203Y69       gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXPHALIGNDONE/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.400         5.000       4.600      SLICE_X203Y69       gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXPHALIGNDONE/data_sync_reg5/C
High Pulse Width  Fast    FDRE/C                       n/a            0.350         5.000       4.650      SLICE_X194Y65       gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.350         5.000       4.650      SLICE_X194Y65       gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.350         5.000       4.650      SLICE_X194Y65       gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.350         5.000       4.650      SLICE_X192Y65       gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.350         5.000       4.650      SLICE_X190Y63       gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.350         5.000       4.650      SLICE_X190Y63       gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[2]/C
High Pulse Width  Fast    FDSE/C                       n/a            0.350         5.000       4.650      SLICE_X190Y63       gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.350         5.000       4.650      SLICE_X190Y64       gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[4]/C
High Pulse Width  Fast    FDSE/C                       n/a            0.350         5.000       4.650      SLICE_X190Y64       gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[5]/C
High Pulse Width  Fast    FDSE/C                       n/a            0.350         5.000       4.650      SLICE_X190Y64       gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  To Clock:  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        1.338ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.691ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.338ns  (required time - arrival time)
  Source:                 gt0_frame_check/system_reset_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_frame_check/data_word_cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        5.007ns  (logic 0.266ns (5.312%)  route 4.741ns (94.688%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.852ns = ( 9.519 - 6.667 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.391 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        1.540     2.931    gt0_frame_check/GT0_TXUSRCLK_OUT
    SLICE_X203Y68        FDRE                                         r  gt0_frame_check/system_reset_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y68        FDRE (Prop_fdre_C_Q)         0.223     3.154 r  gt0_frame_check/system_reset_r2_reg/Q
                         net (fo=37, routed)          0.367     3.521    gt0_frame_check/system_reset_r2
    SLICE_X202Y71        LUT2 (Prop_lut2_I1_O)        0.043     3.564 r  gt0_frame_check/rx_fifo_rst_i_1/O
                         net (fo=182, routed)         4.374     7.938    gt0_frame_check/block_word_cnt0
    SLICE_X212Y267       FDRE                                         r  gt0_frame_check/data_word_cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234     7.901    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.984 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        1.535     9.519    gt0_frame_check/GT0_TXUSRCLK_OUT
    SLICE_X212Y267       FDRE                                         r  gt0_frame_check/data_word_cnt_reg[28]/C
                         clock pessimism              0.074     9.593    
                         clock uncertainty           -0.035     9.558    
    SLICE_X212Y267       FDRE (Setup_fdre_C_R)       -0.281     9.277    gt0_frame_check/data_word_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                          9.277    
                         arrival time                          -7.938    
  -------------------------------------------------------------------
                         slack                                  1.338    

Slack (MET) :             1.338ns  (required time - arrival time)
  Source:                 gt0_frame_check/system_reset_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_frame_check/data_word_cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        5.007ns  (logic 0.266ns (5.312%)  route 4.741ns (94.688%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.852ns = ( 9.519 - 6.667 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.391 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        1.540     2.931    gt0_frame_check/GT0_TXUSRCLK_OUT
    SLICE_X203Y68        FDRE                                         r  gt0_frame_check/system_reset_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y68        FDRE (Prop_fdre_C_Q)         0.223     3.154 r  gt0_frame_check/system_reset_r2_reg/Q
                         net (fo=37, routed)          0.367     3.521    gt0_frame_check/system_reset_r2
    SLICE_X202Y71        LUT2 (Prop_lut2_I1_O)        0.043     3.564 r  gt0_frame_check/rx_fifo_rst_i_1/O
                         net (fo=182, routed)         4.374     7.938    gt0_frame_check/block_word_cnt0
    SLICE_X212Y267       FDRE                                         r  gt0_frame_check/data_word_cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234     7.901    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.984 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        1.535     9.519    gt0_frame_check/GT0_TXUSRCLK_OUT
    SLICE_X212Y267       FDRE                                         r  gt0_frame_check/data_word_cnt_reg[29]/C
                         clock pessimism              0.074     9.593    
                         clock uncertainty           -0.035     9.558    
    SLICE_X212Y267       FDRE (Setup_fdre_C_R)       -0.281     9.277    gt0_frame_check/data_word_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                          9.277    
                         arrival time                          -7.938    
  -------------------------------------------------------------------
                         slack                                  1.338    

Slack (MET) :             1.338ns  (required time - arrival time)
  Source:                 gt0_frame_check/system_reset_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_frame_check/data_word_cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        5.007ns  (logic 0.266ns (5.312%)  route 4.741ns (94.688%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.852ns = ( 9.519 - 6.667 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.391 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        1.540     2.931    gt0_frame_check/GT0_TXUSRCLK_OUT
    SLICE_X203Y68        FDRE                                         r  gt0_frame_check/system_reset_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y68        FDRE (Prop_fdre_C_Q)         0.223     3.154 r  gt0_frame_check/system_reset_r2_reg/Q
                         net (fo=37, routed)          0.367     3.521    gt0_frame_check/system_reset_r2
    SLICE_X202Y71        LUT2 (Prop_lut2_I1_O)        0.043     3.564 r  gt0_frame_check/rx_fifo_rst_i_1/O
                         net (fo=182, routed)         4.374     7.938    gt0_frame_check/block_word_cnt0
    SLICE_X212Y267       FDRE                                         r  gt0_frame_check/data_word_cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234     7.901    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.984 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        1.535     9.519    gt0_frame_check/GT0_TXUSRCLK_OUT
    SLICE_X212Y267       FDRE                                         r  gt0_frame_check/data_word_cnt_reg[30]/C
                         clock pessimism              0.074     9.593    
                         clock uncertainty           -0.035     9.558    
    SLICE_X212Y267       FDRE (Setup_fdre_C_R)       -0.281     9.277    gt0_frame_check/data_word_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                          9.277    
                         arrival time                          -7.938    
  -------------------------------------------------------------------
                         slack                                  1.338    

Slack (MET) :             1.338ns  (required time - arrival time)
  Source:                 gt0_frame_check/system_reset_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_frame_check/data_word_cnt_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        5.007ns  (logic 0.266ns (5.312%)  route 4.741ns (94.688%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.852ns = ( 9.519 - 6.667 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.391 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        1.540     2.931    gt0_frame_check/GT0_TXUSRCLK_OUT
    SLICE_X203Y68        FDRE                                         r  gt0_frame_check/system_reset_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y68        FDRE (Prop_fdre_C_Q)         0.223     3.154 r  gt0_frame_check/system_reset_r2_reg/Q
                         net (fo=37, routed)          0.367     3.521    gt0_frame_check/system_reset_r2
    SLICE_X202Y71        LUT2 (Prop_lut2_I1_O)        0.043     3.564 r  gt0_frame_check/rx_fifo_rst_i_1/O
                         net (fo=182, routed)         4.374     7.938    gt0_frame_check/block_word_cnt0
    SLICE_X212Y267       FDRE                                         r  gt0_frame_check/data_word_cnt_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234     7.901    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.984 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        1.535     9.519    gt0_frame_check/GT0_TXUSRCLK_OUT
    SLICE_X212Y267       FDRE                                         r  gt0_frame_check/data_word_cnt_reg[31]/C
                         clock pessimism              0.074     9.593    
                         clock uncertainty           -0.035     9.558    
    SLICE_X212Y267       FDRE (Setup_fdre_C_R)       -0.281     9.277    gt0_frame_check/data_word_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                          9.277    
                         arrival time                          -7.938    
  -------------------------------------------------------------------
                         slack                                  1.338    

Slack (MET) :             1.399ns  (required time - arrival time)
  Source:                 gt0_frame_check/system_reset_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_frame_check/data_word_cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        4.951ns  (logic 0.266ns (5.373%)  route 4.685ns (94.627%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.856ns = ( 9.523 - 6.667 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.391 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        1.540     2.931    gt0_frame_check/GT0_TXUSRCLK_OUT
    SLICE_X203Y68        FDRE                                         r  gt0_frame_check/system_reset_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y68        FDRE (Prop_fdre_C_Q)         0.223     3.154 r  gt0_frame_check/system_reset_r2_reg/Q
                         net (fo=37, routed)          0.367     3.521    gt0_frame_check/system_reset_r2
    SLICE_X202Y71        LUT2 (Prop_lut2_I1_O)        0.043     3.564 r  gt0_frame_check/rx_fifo_rst_i_1/O
                         net (fo=182, routed)         4.318     7.882    gt0_frame_check/block_word_cnt0
    SLICE_X212Y263       FDRE                                         r  gt0_frame_check/data_word_cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234     7.901    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.984 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        1.539     9.523    gt0_frame_check/GT0_TXUSRCLK_OUT
    SLICE_X212Y263       FDRE                                         r  gt0_frame_check/data_word_cnt_reg[12]/C
                         clock pessimism              0.074     9.597    
                         clock uncertainty           -0.035     9.562    
    SLICE_X212Y263       FDRE (Setup_fdre_C_R)       -0.281     9.281    gt0_frame_check/data_word_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          9.281    
                         arrival time                          -7.882    
  -------------------------------------------------------------------
                         slack                                  1.399    

Slack (MET) :             1.399ns  (required time - arrival time)
  Source:                 gt0_frame_check/system_reset_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_frame_check/data_word_cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        4.951ns  (logic 0.266ns (5.373%)  route 4.685ns (94.627%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.856ns = ( 9.523 - 6.667 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.391 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        1.540     2.931    gt0_frame_check/GT0_TXUSRCLK_OUT
    SLICE_X203Y68        FDRE                                         r  gt0_frame_check/system_reset_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y68        FDRE (Prop_fdre_C_Q)         0.223     3.154 r  gt0_frame_check/system_reset_r2_reg/Q
                         net (fo=37, routed)          0.367     3.521    gt0_frame_check/system_reset_r2
    SLICE_X202Y71        LUT2 (Prop_lut2_I1_O)        0.043     3.564 r  gt0_frame_check/rx_fifo_rst_i_1/O
                         net (fo=182, routed)         4.318     7.882    gt0_frame_check/block_word_cnt0
    SLICE_X212Y263       FDRE                                         r  gt0_frame_check/data_word_cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234     7.901    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.984 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        1.539     9.523    gt0_frame_check/GT0_TXUSRCLK_OUT
    SLICE_X212Y263       FDRE                                         r  gt0_frame_check/data_word_cnt_reg[13]/C
                         clock pessimism              0.074     9.597    
                         clock uncertainty           -0.035     9.562    
    SLICE_X212Y263       FDRE (Setup_fdre_C_R)       -0.281     9.281    gt0_frame_check/data_word_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          9.281    
                         arrival time                          -7.882    
  -------------------------------------------------------------------
                         slack                                  1.399    

Slack (MET) :             1.399ns  (required time - arrival time)
  Source:                 gt0_frame_check/system_reset_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_frame_check/data_word_cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        4.951ns  (logic 0.266ns (5.373%)  route 4.685ns (94.627%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.856ns = ( 9.523 - 6.667 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.391 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        1.540     2.931    gt0_frame_check/GT0_TXUSRCLK_OUT
    SLICE_X203Y68        FDRE                                         r  gt0_frame_check/system_reset_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y68        FDRE (Prop_fdre_C_Q)         0.223     3.154 r  gt0_frame_check/system_reset_r2_reg/Q
                         net (fo=37, routed)          0.367     3.521    gt0_frame_check/system_reset_r2
    SLICE_X202Y71        LUT2 (Prop_lut2_I1_O)        0.043     3.564 r  gt0_frame_check/rx_fifo_rst_i_1/O
                         net (fo=182, routed)         4.318     7.882    gt0_frame_check/block_word_cnt0
    SLICE_X212Y263       FDRE                                         r  gt0_frame_check/data_word_cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234     7.901    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.984 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        1.539     9.523    gt0_frame_check/GT0_TXUSRCLK_OUT
    SLICE_X212Y263       FDRE                                         r  gt0_frame_check/data_word_cnt_reg[14]/C
                         clock pessimism              0.074     9.597    
                         clock uncertainty           -0.035     9.562    
    SLICE_X212Y263       FDRE (Setup_fdre_C_R)       -0.281     9.281    gt0_frame_check/data_word_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          9.281    
                         arrival time                          -7.882    
  -------------------------------------------------------------------
                         slack                                  1.399    

Slack (MET) :             1.399ns  (required time - arrival time)
  Source:                 gt0_frame_check/system_reset_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_frame_check/data_word_cnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        4.951ns  (logic 0.266ns (5.373%)  route 4.685ns (94.627%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.856ns = ( 9.523 - 6.667 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.391 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        1.540     2.931    gt0_frame_check/GT0_TXUSRCLK_OUT
    SLICE_X203Y68        FDRE                                         r  gt0_frame_check/system_reset_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y68        FDRE (Prop_fdre_C_Q)         0.223     3.154 r  gt0_frame_check/system_reset_r2_reg/Q
                         net (fo=37, routed)          0.367     3.521    gt0_frame_check/system_reset_r2
    SLICE_X202Y71        LUT2 (Prop_lut2_I1_O)        0.043     3.564 r  gt0_frame_check/rx_fifo_rst_i_1/O
                         net (fo=182, routed)         4.318     7.882    gt0_frame_check/block_word_cnt0
    SLICE_X212Y263       FDRE                                         r  gt0_frame_check/data_word_cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234     7.901    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.984 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        1.539     9.523    gt0_frame_check/GT0_TXUSRCLK_OUT
    SLICE_X212Y263       FDRE                                         r  gt0_frame_check/data_word_cnt_reg[15]/C
                         clock pessimism              0.074     9.597    
                         clock uncertainty           -0.035     9.562    
    SLICE_X212Y263       FDRE (Setup_fdre_C_R)       -0.281     9.281    gt0_frame_check/data_word_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          9.281    
                         arrival time                          -7.882    
  -------------------------------------------------------------------
                         slack                                  1.399    

Slack (MET) :             1.425ns  (required time - arrival time)
  Source:                 gt0_frame_check/system_reset_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_frame_check/data_word_cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        4.922ns  (logic 0.266ns (5.404%)  route 4.656ns (94.596%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.853ns = ( 9.520 - 6.667 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.391 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        1.540     2.931    gt0_frame_check/GT0_TXUSRCLK_OUT
    SLICE_X203Y68        FDRE                                         r  gt0_frame_check/system_reset_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y68        FDRE (Prop_fdre_C_Q)         0.223     3.154 r  gt0_frame_check/system_reset_r2_reg/Q
                         net (fo=37, routed)          0.367     3.521    gt0_frame_check/system_reset_r2
    SLICE_X202Y71        LUT2 (Prop_lut2_I1_O)        0.043     3.564 r  gt0_frame_check/rx_fifo_rst_i_1/O
                         net (fo=182, routed)         4.289     7.853    gt0_frame_check/block_word_cnt0
    SLICE_X212Y266       FDRE                                         r  gt0_frame_check/data_word_cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234     7.901    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.984 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        1.536     9.520    gt0_frame_check/GT0_TXUSRCLK_OUT
    SLICE_X212Y266       FDRE                                         r  gt0_frame_check/data_word_cnt_reg[24]/C
                         clock pessimism              0.074     9.594    
                         clock uncertainty           -0.035     9.559    
    SLICE_X212Y266       FDRE (Setup_fdre_C_R)       -0.281     9.278    gt0_frame_check/data_word_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                          9.278    
                         arrival time                          -7.853    
  -------------------------------------------------------------------
                         slack                                  1.425    

Slack (MET) :             1.425ns  (required time - arrival time)
  Source:                 gt0_frame_check/system_reset_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_frame_check/data_word_cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        4.922ns  (logic 0.266ns (5.404%)  route 4.656ns (94.596%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.853ns = ( 9.520 - 6.667 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.391 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        1.540     2.931    gt0_frame_check/GT0_TXUSRCLK_OUT
    SLICE_X203Y68        FDRE                                         r  gt0_frame_check/system_reset_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y68        FDRE (Prop_fdre_C_Q)         0.223     3.154 r  gt0_frame_check/system_reset_r2_reg/Q
                         net (fo=37, routed)          0.367     3.521    gt0_frame_check/system_reset_r2
    SLICE_X202Y71        LUT2 (Prop_lut2_I1_O)        0.043     3.564 r  gt0_frame_check/rx_fifo_rst_i_1/O
                         net (fo=182, routed)         4.289     7.853    gt0_frame_check/block_word_cnt0
    SLICE_X212Y266       FDRE                                         r  gt0_frame_check/data_word_cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234     7.901    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.984 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        1.536     9.520    gt0_frame_check/GT0_TXUSRCLK_OUT
    SLICE_X212Y266       FDRE                                         r  gt0_frame_check/data_word_cnt_reg[25]/C
                         clock pessimism              0.074     9.594    
                         clock uncertainty           -0.035     9.559    
    SLICE_X212Y266       FDRE (Setup_fdre_C_R)       -0.281     9.278    gt0_frame_check/data_word_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                          9.278    
                         arrival time                          -7.853    
  -------------------------------------------------------------------
                         slack                                  1.425    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 gt0_frame_check/ver_correct_mask_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_frame_check/rx_fifo_out_correct_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.512%)  route 0.054ns (29.488%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.539ns
    Source Clock Delay      (SCD):    1.274ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.600 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        0.674     1.274    gt0_frame_check/GT0_TXUSRCLK_OUT
    SLICE_X191Y75        FDRE                                         r  gt0_frame_check/ver_correct_mask_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y75        FDRE (Prop_fdre_C_Q)         0.100     1.374 r  gt0_frame_check/ver_correct_mask_reg_reg[7]/Q
                         net (fo=1, routed)           0.054     1.428    gt0_frame_check/ver_correct_mask_reg__0[7]
    SLICE_X190Y75        LUT4 (Prop_lut4_I3_O)        0.028     1.456 r  gt0_frame_check/rx_fifo_out_correct[7]_i_1/O
                         net (fo=1, routed)           0.000     1.456    gt0_frame_check/rx_fifo_out_correct[7]_i_1_n_0
    SLICE_X190Y75        FDRE                                         r  gt0_frame_check/rx_fifo_out_correct_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.645 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        0.894     1.539    gt0_frame_check/GT0_TXUSRCLK_OUT
    SLICE_X190Y75        FDRE                                         r  gt0_frame_check/rx_fifo_out_correct_reg[7]/C
                         clock pessimism             -0.254     1.285    
    SLICE_X190Y75        FDRE (Hold_fdre_C_D)         0.087     1.372    gt0_frame_check/rx_fifo_out_correct_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.372    
                         arrival time                           1.456    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 gt0_frame_check/pattern_gen_inst_2/prbs31_gen_inst1/prbs31_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_frame_check/pattern_gen_inst_2/prbs31_gen_inst1/prbs31_reg_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.542ns
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.600 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        0.676     1.276    gt0_frame_check/pattern_gen_inst_2/prbs31_gen_inst1/GT0_TXUSRCLK_OUT
    SLICE_X191Y77        FDRE                                         r  gt0_frame_check/pattern_gen_inst_2/prbs31_gen_inst1/prbs31_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y77        FDRE (Prop_fdre_C_Q)         0.100     1.376 r  gt0_frame_check/pattern_gen_inst_2/prbs31_gen_inst1/prbs31_reg_reg[30]/Q
                         net (fo=1, routed)           0.055     1.431    gt0_frame_check/pattern_gen_inst_2/prbs31_gen_inst1/prbs31_reg[30]
    SLICE_X190Y77        LUT2 (Prop_lut2_I0_O)        0.028     1.459 r  gt0_frame_check/pattern_gen_inst_2/prbs31_gen_inst1/prbs31_reg[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.459    gt0_frame_check/pattern_gen_inst_2/prbs31_gen_inst1/prbs31_reg[0]_i_1__1_n_0
    SLICE_X190Y77        FDSE                                         r  gt0_frame_check/pattern_gen_inst_2/prbs31_gen_inst1/prbs31_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.645 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        0.897     1.542    gt0_frame_check/pattern_gen_inst_2/prbs31_gen_inst1/GT0_TXUSRCLK_OUT
    SLICE_X190Y77        FDSE                                         r  gt0_frame_check/pattern_gen_inst_2/prbs31_gen_inst1/prbs31_reg_reg[0]/C
                         clock pessimism             -0.255     1.287    
    SLICE_X190Y77        FDSE (Hold_fdse_C_D)         0.087     1.374    gt0_frame_check/pattern_gen_inst_2/prbs31_gen_inst1/prbs31_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.374    
                         arrival time                           1.459    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 gt1_frame_check/rx_data_r3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt1_frame_check/rx_data_r5_reg[0]_srl2___gt1_frame_check_rx_data_r4_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.100ns (46.685%)  route 0.114ns (53.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.556ns
    Source Clock Delay      (SCD):    1.289ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.600 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        0.689     1.289    gt1_frame_check/GT0_TXUSRCLK_OUT
    SLICE_X204Y89        FDRE                                         r  gt1_frame_check/rx_data_r3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y89        FDRE (Prop_fdre_C_Q)         0.100     1.389 r  gt1_frame_check/rx_data_r3_reg[0]/Q
                         net (fo=2, routed)           0.114     1.503    gt1_frame_check/rx_data_r3[0]
    SLICE_X202Y88        SRL16E                                       r  gt1_frame_check/rx_data_r5_reg[0]_srl2___gt1_frame_check_rx_data_r4_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.645 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        0.911     1.556    gt1_frame_check/GT0_TXUSRCLK_OUT
    SLICE_X202Y88        SRL16E                                       r  gt1_frame_check/rx_data_r5_reg[0]_srl2___gt1_frame_check_rx_data_r4_reg_r/CLK
                         clock pessimism             -0.233     1.323    
    SLICE_X202Y88        SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     1.415    gt1_frame_check/rx_data_r5_reg[0]_srl2___gt1_frame_check_rx_data_r4_reg_r
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           1.503    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 gt1_frame_gen/tx_data_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt1_frame_gen/parity_encoder_inst_1/ver_parity_word_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.322%)  route 0.062ns (32.678%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.552ns
    Source Clock Delay      (SCD):    1.286ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.600 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        0.686     1.286    gt1_frame_gen/GT0_TXUSRCLK_OUT
    SLICE_X197Y84        FDRE                                         r  gt1_frame_gen/tx_data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y84        FDRE (Prop_fdre_C_Q)         0.100     1.386 r  gt1_frame_gen/tx_data_reg_reg[3]/Q
                         net (fo=3, routed)           0.062     1.448    gt1_frame_gen/parity_encoder_inst_1/Q[3]
    SLICE_X196Y84        LUT2 (Prop_lut2_I0_O)        0.028     1.476 r  gt1_frame_gen/parity_encoder_inst_1/ver_parity_word_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.476    gt1_frame_gen/parity_encoder_inst_1/ver_parity_word_reg[3]_i_1__0_n_0
    SLICE_X196Y84        FDRE                                         r  gt1_frame_gen/parity_encoder_inst_1/ver_parity_word_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.645 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        0.907     1.552    gt1_frame_gen/parity_encoder_inst_1/GT0_TXUSRCLK_OUT
    SLICE_X196Y84        FDRE                                         r  gt1_frame_gen/parity_encoder_inst_1/ver_parity_word_reg_reg[3]/C
                         clock pessimism             -0.255     1.297    
    SLICE_X196Y84        FDRE (Hold_fdre_C_D)         0.087     1.384    gt1_frame_gen/parity_encoder_inst_1/ver_parity_word_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.384    
                         arrival time                           1.476    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 gt1_frame_gen/tx_data_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt1_frame_gen/parity_encoder_inst_1/ver_parity_word_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.322%)  route 0.062ns (32.678%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.553ns
    Source Clock Delay      (SCD):    1.286ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.600 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        0.686     1.286    gt1_frame_gen/GT0_TXUSRCLK_OUT
    SLICE_X197Y86        FDRE                                         r  gt1_frame_gen/tx_data_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y86        FDRE (Prop_fdre_C_Q)         0.100     1.386 r  gt1_frame_gen/tx_data_reg_reg[14]/Q
                         net (fo=3, routed)           0.062     1.448    gt1_frame_gen/parity_encoder_inst_1/Q[14]
    SLICE_X196Y86        LUT2 (Prop_lut2_I0_O)        0.028     1.476 r  gt1_frame_gen/parity_encoder_inst_1/ver_parity_word_reg[14]_i_1__0/O
                         net (fo=1, routed)           0.000     1.476    gt1_frame_gen/parity_encoder_inst_1/ver_parity_word_reg[14]_i_1__0_n_0
    SLICE_X196Y86        FDRE                                         r  gt1_frame_gen/parity_encoder_inst_1/ver_parity_word_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.645 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        0.908     1.553    gt1_frame_gen/parity_encoder_inst_1/GT0_TXUSRCLK_OUT
    SLICE_X196Y86        FDRE                                         r  gt1_frame_gen/parity_encoder_inst_1/ver_parity_word_reg_reg[14]/C
                         clock pessimism             -0.256     1.297    
    SLICE_X196Y86        FDRE (Hold_fdre_C_D)         0.087     1.384    gt1_frame_gen/parity_encoder_inst_1/ver_parity_word_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.384    
                         arrival time                           1.476    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 gt0_frame_gen/test_init_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_frame_gen/tx_data_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.128ns (63.789%)  route 0.073ns (36.211%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.553ns
    Source Clock Delay      (SCD):    1.286ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.600 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        0.686     1.286    gt0_frame_gen/GT0_TXUSRCLK_OUT
    SLICE_X199Y64        FDRE                                         r  gt0_frame_gen/test_init_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y64        FDRE (Prop_fdre_C_Q)         0.100     1.386 r  gt0_frame_gen/test_init_cnt_reg[14]/Q
                         net (fo=4, routed)           0.073     1.459    gt0_frame_gen/pattern_gen_inst_1/test_init_cnt_reg[10]
    SLICE_X198Y64        LUT6 (Prop_lut6_I2_O)        0.028     1.487 r  gt0_frame_gen/pattern_gen_inst_1/tx_data_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     1.487    gt0_frame_gen/pattern_gen_inst_1_n_1
    SLICE_X198Y64        FDRE                                         r  gt0_frame_gen/tx_data_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.645 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        0.908     1.553    gt0_frame_gen/GT0_TXUSRCLK_OUT
    SLICE_X198Y64        FDRE                                         r  gt0_frame_gen/tx_data_reg_reg[14]/C
                         clock pessimism             -0.256     1.297    
    SLICE_X198Y64        FDRE (Hold_fdre_C_D)         0.087     1.384    gt0_frame_gen/tx_data_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.384    
                         arrival time                           1.487    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 gt1_frame_check/rx_data_r3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt1_frame_check/rx_data_r5_reg[5]_srl2___gt1_frame_check_rx_data_r4_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.118ns (53.892%)  route 0.101ns (46.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.556ns
    Source Clock Delay      (SCD):    1.287ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.600 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        0.687     1.287    gt1_frame_check/GT0_TXUSRCLK_OUT
    SLICE_X202Y87        FDRE                                         r  gt1_frame_check/rx_data_r3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y87        FDRE (Prop_fdre_C_Q)         0.118     1.405 r  gt1_frame_check/rx_data_r3_reg[5]/Q
                         net (fo=2, routed)           0.101     1.506    gt1_frame_check/rx_data_r3[5]
    SLICE_X202Y88        SRL16E                                       r  gt1_frame_check/rx_data_r5_reg[5]_srl2___gt1_frame_check_rx_data_r4_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.645 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        0.911     1.556    gt1_frame_check/GT0_TXUSRCLK_OUT
    SLICE_X202Y88        SRL16E                                       r  gt1_frame_check/rx_data_r5_reg[5]_srl2___gt1_frame_check_rx_data_r4_reg_r/CLK
                         clock pessimism             -0.254     1.302    
    SLICE_X202Y88        SRL16E (Hold_srl16e_CLK_D)
                                                      0.099     1.401    gt1_frame_check/rx_data_r5_reg[5]_srl2___gt1_frame_check_rx_data_r4_reg_r
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.548ns
    Source Clock Delay      (SCD):    1.283ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.600 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        0.683     1.283    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/gt0_txusrclk_in
    SLICE_X205Y69        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y69        FDRE (Prop_fdre_C_Q)         0.100     1.383 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     1.438    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X205Y69        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.645 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        0.903     1.548    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/gt0_txusrclk_in
    SLICE_X205Y69        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.265     1.283    
    SLICE_X205Y69        FDRE (Hold_fdre_C_D)         0.047     1.330    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.330    
                         arrival time                           1.438    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gt1_rxresetdone_r2_reg/C
                            (rising edge-triggered cell FDCE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt1_rxresetdone_r3_reg/D
                            (rising edge-triggered cell FDCE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.553ns
    Source Clock Delay      (SCD):    1.287ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.600 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        0.687     1.287    USER_CLK_OBUF
    SLICE_X205Y86        FDCE                                         r  gt1_rxresetdone_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y86        FDCE (Prop_fdce_C_Q)         0.100     1.387 r  gt1_rxresetdone_r2_reg/Q
                         net (fo=1, routed)           0.055     1.442    gt1_rxresetdone_r2
    SLICE_X205Y86        FDCE                                         r  gt1_rxresetdone_r3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.645 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        0.908     1.553    USER_CLK_OBUF
    SLICE_X205Y86        FDCE                                         r  gt1_rxresetdone_r3_reg/C
                         clock pessimism             -0.266     1.287    
    SLICE_X205Y86        FDCE (Hold_fdce_C_D)         0.047     1.334    gt1_rxresetdone_r3_reg
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.442    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.545ns
    Source Clock Delay      (SCD):    1.279ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.600 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        0.679     1.279    gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt1_rxusrclk_in
    SLICE_X189Y80        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y80        FDRE (Prop_fdre_C_Q)         0.100     1.379 r  gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     1.434    gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync1
    SLICE_X189Y80        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.645 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        0.900     1.545    gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt1_rxusrclk_in
    SLICE_X189Y80        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.266     1.279    
    SLICE_X189Y80        FDRE (Hold_fdre_C_D)         0.047     1.326    gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.326    
                         arrival time                           1.434    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.030         6.667       3.637      GTXE2_CHANNEL_X0Y5  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.030         6.667       3.637      GTXE2_CHANNEL_X0Y5  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.030         6.667       3.637      GTXE2_CHANNEL_X0Y5  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.030         6.667       3.637      GTXE2_CHANNEL_X0Y5  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.030         6.667       3.637      GTXE2_CHANNEL_X0Y6  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.030         6.667       3.637      GTXE2_CHANNEL_X0Y6  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.030         6.667       3.637      GTXE2_CHANNEL_X0Y6  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.030         6.667       3.637      GTXE2_CHANNEL_X0Y6  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXOUTCLK   n/a            2.424         6.667       4.243      GTXE2_CHANNEL_X0Y5  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
Min Period        n/a     RAMB18E1/CLKARDCLK       n/a            2.095         6.667       4.572      RAMB18_X9Y30        gt0_frame_check/rx_word_fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X190Y69       gt0_frame_check/rx_data_r5_reg[10]_srl3___gt0_frame_check_rx_data_r5_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X190Y69       gt0_frame_check/rx_data_r5_reg[11]_srl3___gt0_frame_check_rx_data_r5_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X190Y69       gt0_frame_check/rx_data_r5_reg[12]_srl3___gt0_frame_check_rx_data_r5_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X190Y69       gt0_frame_check/rx_data_r5_reg[13]_srl3___gt0_frame_check_rx_data_r5_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X190Y69       gt0_frame_check/rx_data_r5_reg[14]_srl3___gt0_frame_check_rx_data_r5_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X190Y69       gt0_frame_check/rx_data_r5_reg[15]_srl3___gt0_frame_check_rx_data_r5_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X190Y69       gt0_frame_check/rx_data_r5_reg[8]_srl3___gt0_frame_check_rx_data_r5_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X190Y69       gt0_frame_check/rx_data_r5_reg[9]_srl3___gt0_frame_check_rx_data_r5_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X198Y56       gt0_frame_gen/pattern_gen_inst_1/prbs23_gen_inst1/prbs23_reg_reg[20]_srl3___gt0_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_1/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X190Y69       gt0_frame_check/rx_data_r5_reg[10]_srl3___gt0_frame_check_rx_data_r5_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X190Y78       gt0_frame_check/pattern_gen_inst_2/prbs20_gen_inst1/prbs20_reg_reg[17]_srl2___gt0_frame_check_pattern_gen_inst_2_prbs31_gen_inst1_prbs31_reg_reg_r_20/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X198Y56       gt0_frame_gen/pattern_gen_inst_1/prbs23_gen_inst1/prbs23_reg_reg[20]_srl3___gt0_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_1/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X190Y78       gt0_frame_check/pattern_gen_inst_2/prbs23_gen_inst1/prbs23_reg_reg[20]_srl3___gt0_frame_check_pattern_gen_inst_2_prbs31_gen_inst1_prbs31_reg_reg_r_21/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X194Y89       gt1_frame_gen/pattern_gen_inst_1/prbs20_gen_inst1/prbs20_reg_reg[17]_srl2___gt1_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_10/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X194Y89       gt1_frame_gen/pattern_gen_inst_1/prbs20_gen_inst1/prbs20_reg_reg[17]_srl2___gt1_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_10/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X190Y78       gt0_frame_check/pattern_gen_inst_2/prbs31_gen_inst1/prbs31_reg_reg[25]_srl10___gt0_frame_check_pattern_gen_inst_2_prbs31_gen_inst1_prbs31_reg_reg_r_28/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X194Y89       gt1_frame_gen/pattern_gen_inst_1/prbs23_gen_inst1/prbs23_reg_reg[20]_srl3___gt1_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_11/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X194Y89       gt1_frame_gen/pattern_gen_inst_1/prbs23_gen_inst1/prbs23_reg_reg[20]_srl3___gt1_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_11/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X194Y89       gt1_frame_gen/pattern_gen_inst_1/prbs31_gen_inst1/prbs31_reg_reg[25]_srl10___gt1_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_18/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X194Y89       gt1_frame_gen/pattern_gen_inst_1/prbs31_gen_inst1/prbs31_reg_reg[25]_srl10___gt1_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_18/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  To Clock:  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        4.275ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.262ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.275ns  (required time - arrival time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt1_rxresetdone_r2_reg/CLR
                            (recovery check against rising-edge clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.951ns  (logic 1.052ns (53.913%)  route 0.899ns (46.087%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 9.393 - 6.667 ) 
    Source Clock Delay      (SCD):    3.106ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.391 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        1.715     3.106    gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gt1_rxusrclk2_in
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                                r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.009     4.115 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.498     4.614    gtx3g_support_i/gt1_rxresetdone_i
    SLICE_X205Y86        LUT1 (Prop_lut1_I0_O)        0.043     4.657 f  gtx3g_support_i/gt1_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.401     5.058    gtx3g_support_i_n_42
    SLICE_X205Y86        FDCE                                         f  gt1_rxresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234     7.901    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.984 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        1.409     9.393    USER_CLK_OBUF
    SLICE_X205Y86        FDCE                                         r  gt1_rxresetdone_r2_reg/C
                         clock pessimism              0.187     9.580    
                         clock uncertainty           -0.035     9.545    
    SLICE_X205Y86        FDCE (Recov_fdce_C_CLR)     -0.212     9.333    gt1_rxresetdone_r2_reg
  -------------------------------------------------------------------
                         required time                          9.333    
                         arrival time                          -5.058    
  -------------------------------------------------------------------
                         slack                                  4.275    

Slack (MET) :             4.275ns  (required time - arrival time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt1_rxresetdone_r3_reg/CLR
                            (recovery check against rising-edge clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.951ns  (logic 1.052ns (53.913%)  route 0.899ns (46.087%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 9.393 - 6.667 ) 
    Source Clock Delay      (SCD):    3.106ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.391 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        1.715     3.106    gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gt1_rxusrclk2_in
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                                r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.009     4.115 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.498     4.614    gtx3g_support_i/gt1_rxresetdone_i
    SLICE_X205Y86        LUT1 (Prop_lut1_I0_O)        0.043     4.657 f  gtx3g_support_i/gt1_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.401     5.058    gtx3g_support_i_n_42
    SLICE_X205Y86        FDCE                                         f  gt1_rxresetdone_r3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234     7.901    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.984 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        1.409     9.393    USER_CLK_OBUF
    SLICE_X205Y86        FDCE                                         r  gt1_rxresetdone_r3_reg/C
                         clock pessimism              0.187     9.580    
                         clock uncertainty           -0.035     9.545    
    SLICE_X205Y86        FDCE (Recov_fdce_C_CLR)     -0.212     9.333    gt1_rxresetdone_r3_reg
  -------------------------------------------------------------------
                         required time                          9.333    
                         arrival time                          -5.058    
  -------------------------------------------------------------------
                         slack                                  4.275    

Slack (MET) :             4.275ns  (required time - arrival time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt1_rxresetdone_r_reg/CLR
                            (recovery check against rising-edge clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.951ns  (logic 1.052ns (53.913%)  route 0.899ns (46.087%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 9.393 - 6.667 ) 
    Source Clock Delay      (SCD):    3.106ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.391 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        1.715     3.106    gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gt1_rxusrclk2_in
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                                r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.009     4.115 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.498     4.614    gtx3g_support_i/gt1_rxresetdone_i
    SLICE_X205Y86        LUT1 (Prop_lut1_I0_O)        0.043     4.657 f  gtx3g_support_i/gt1_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.401     5.058    gtx3g_support_i_n_42
    SLICE_X205Y86        FDCE                                         f  gt1_rxresetdone_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234     7.901    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.984 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        1.409     9.393    USER_CLK_OBUF
    SLICE_X205Y86        FDCE                                         r  gt1_rxresetdone_r_reg/C
                         clock pessimism              0.187     9.580    
                         clock uncertainty           -0.035     9.545    
    SLICE_X205Y86        FDCE (Recov_fdce_C_CLR)     -0.212     9.333    gt1_rxresetdone_r_reg
  -------------------------------------------------------------------
                         required time                          9.333    
                         arrival time                          -5.058    
  -------------------------------------------------------------------
                         slack                                  4.275    

Slack (MET) :             4.331ns  (required time - arrival time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_rxresetdone_r2_reg/CLR
                            (recovery check against rising-edge clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.897ns  (logic 1.052ns (55.469%)  route 0.845ns (44.531%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 9.390 - 6.667 ) 
    Source Clock Delay      (SCD):    3.102ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.391 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        1.711     3.102    gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                                r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.009     4.111 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.463     4.574    gtx3g_support_i/gt0_rxresetdone_i
    SLICE_X204Y66        LUT1 (Prop_lut1_I0_O)        0.043     4.617 f  gtx3g_support_i/gt0_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.382     4.999    gtx3g_support_i_n_41
    SLICE_X204Y66        FDCE                                         f  gt0_rxresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234     7.901    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.984 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        1.406     9.390    USER_CLK_OBUF
    SLICE_X204Y66        FDCE                                         r  gt0_rxresetdone_r2_reg/C
                         clock pessimism              0.187     9.577    
                         clock uncertainty           -0.035     9.542    
    SLICE_X204Y66        FDCE (Recov_fdce_C_CLR)     -0.212     9.330    gt0_rxresetdone_r2_reg
  -------------------------------------------------------------------
                         required time                          9.330    
                         arrival time                          -4.999    
  -------------------------------------------------------------------
                         slack                                  4.331    

Slack (MET) :             4.331ns  (required time - arrival time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_rxresetdone_r3_reg/CLR
                            (recovery check against rising-edge clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.897ns  (logic 1.052ns (55.469%)  route 0.845ns (44.531%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 9.390 - 6.667 ) 
    Source Clock Delay      (SCD):    3.102ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.391 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        1.711     3.102    gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                                r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.009     4.111 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.463     4.574    gtx3g_support_i/gt0_rxresetdone_i
    SLICE_X204Y66        LUT1 (Prop_lut1_I0_O)        0.043     4.617 f  gtx3g_support_i/gt0_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.382     4.999    gtx3g_support_i_n_41
    SLICE_X204Y66        FDCE                                         f  gt0_rxresetdone_r3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234     7.901    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.984 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        1.406     9.390    USER_CLK_OBUF
    SLICE_X204Y66        FDCE                                         r  gt0_rxresetdone_r3_reg/C
                         clock pessimism              0.187     9.577    
                         clock uncertainty           -0.035     9.542    
    SLICE_X204Y66        FDCE (Recov_fdce_C_CLR)     -0.212     9.330    gt0_rxresetdone_r3_reg
  -------------------------------------------------------------------
                         required time                          9.330    
                         arrival time                          -4.999    
  -------------------------------------------------------------------
                         slack                                  4.331    

Slack (MET) :             4.331ns  (required time - arrival time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_rxresetdone_r_reg/CLR
                            (recovery check against rising-edge clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.897ns  (logic 1.052ns (55.469%)  route 0.845ns (44.531%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 9.390 - 6.667 ) 
    Source Clock Delay      (SCD):    3.102ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.391 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        1.711     3.102    gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                                r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.009     4.111 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.463     4.574    gtx3g_support_i/gt0_rxresetdone_i
    SLICE_X204Y66        LUT1 (Prop_lut1_I0_O)        0.043     4.617 f  gtx3g_support_i/gt0_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.382     4.999    gtx3g_support_i_n_41
    SLICE_X204Y66        FDCE                                         f  gt0_rxresetdone_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234     7.901    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.984 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        1.406     9.390    USER_CLK_OBUF
    SLICE_X204Y66        FDCE                                         r  gt0_rxresetdone_r_reg/C
                         clock pessimism              0.187     9.577    
                         clock uncertainty           -0.035     9.542    
    SLICE_X204Y66        FDCE (Recov_fdce_C_CLR)     -0.212     9.330    gt0_rxresetdone_r_reg
  -------------------------------------------------------------------
                         required time                          9.330    
                         arrival time                          -4.999    
  -------------------------------------------------------------------
                         slack                                  4.331    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.262ns  (arrival time - required time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_rxresetdone_r2_reg/CLR
                            (removal check against rising-edge clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.631ns (60.934%)  route 0.405ns (39.066%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.551ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.600 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        0.855     1.455    gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                                r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      0.603     2.058 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.230     2.288    gtx3g_support_i/gt0_rxresetdone_i
    SLICE_X204Y66        LUT1 (Prop_lut1_I0_O)        0.028     2.316 f  gtx3g_support_i/gt0_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.175     2.491    gtx3g_support_i_n_41
    SLICE_X204Y66        FDCE                                         f  gt0_rxresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.645 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        0.906     1.551    USER_CLK_OBUF
    SLICE_X204Y66        FDCE                                         r  gt0_rxresetdone_r2_reg/C
                         clock pessimism             -0.253     1.298    
    SLICE_X204Y66        FDCE (Remov_fdce_C_CLR)     -0.069     1.229    gt0_rxresetdone_r2_reg
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           2.491    
  -------------------------------------------------------------------
                         slack                                  1.262    

Slack (MET) :             1.262ns  (arrival time - required time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_rxresetdone_r3_reg/CLR
                            (removal check against rising-edge clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.631ns (60.934%)  route 0.405ns (39.066%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.551ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.600 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        0.855     1.455    gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                                r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      0.603     2.058 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.230     2.288    gtx3g_support_i/gt0_rxresetdone_i
    SLICE_X204Y66        LUT1 (Prop_lut1_I0_O)        0.028     2.316 f  gtx3g_support_i/gt0_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.175     2.491    gtx3g_support_i_n_41
    SLICE_X204Y66        FDCE                                         f  gt0_rxresetdone_r3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.645 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        0.906     1.551    USER_CLK_OBUF
    SLICE_X204Y66        FDCE                                         r  gt0_rxresetdone_r3_reg/C
                         clock pessimism             -0.253     1.298    
    SLICE_X204Y66        FDCE (Remov_fdce_C_CLR)     -0.069     1.229    gt0_rxresetdone_r3_reg
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           2.491    
  -------------------------------------------------------------------
                         slack                                  1.262    

Slack (MET) :             1.262ns  (arrival time - required time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_rxresetdone_r_reg/CLR
                            (removal check against rising-edge clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.631ns (60.934%)  route 0.405ns (39.066%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.551ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.600 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        0.855     1.455    gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                                r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      0.603     2.058 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.230     2.288    gtx3g_support_i/gt0_rxresetdone_i
    SLICE_X204Y66        LUT1 (Prop_lut1_I0_O)        0.028     2.316 f  gtx3g_support_i/gt0_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.175     2.491    gtx3g_support_i_n_41
    SLICE_X204Y66        FDCE                                         f  gt0_rxresetdone_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.645 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        0.906     1.551    USER_CLK_OBUF
    SLICE_X204Y66        FDCE                                         r  gt0_rxresetdone_r_reg/C
                         clock pessimism             -0.253     1.298    
    SLICE_X204Y66        FDCE (Remov_fdce_C_CLR)     -0.069     1.229    gt0_rxresetdone_r_reg
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           2.491    
  -------------------------------------------------------------------
                         slack                                  1.262    

Slack (MET) :             1.301ns  (arrival time - required time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt1_rxresetdone_r2_reg/CLR
                            (removal check against rising-edge clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.631ns (58.792%)  route 0.442ns (41.208%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.553ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.600 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        0.858     1.458    gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gt1_rxusrclk2_in
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                                r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      0.603     2.061 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.248     2.310    gtx3g_support_i/gt1_rxresetdone_i
    SLICE_X205Y86        LUT1 (Prop_lut1_I0_O)        0.028     2.338 f  gtx3g_support_i/gt1_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.194     2.532    gtx3g_support_i_n_42
    SLICE_X205Y86        FDCE                                         f  gt1_rxresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.645 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        0.908     1.553    USER_CLK_OBUF
    SLICE_X205Y86        FDCE                                         r  gt1_rxresetdone_r2_reg/C
                         clock pessimism             -0.253     1.300    
    SLICE_X205Y86        FDCE (Remov_fdce_C_CLR)     -0.069     1.231    gt1_rxresetdone_r2_reg
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           2.532    
  -------------------------------------------------------------------
                         slack                                  1.301    

Slack (MET) :             1.301ns  (arrival time - required time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt1_rxresetdone_r3_reg/CLR
                            (removal check against rising-edge clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.631ns (58.792%)  route 0.442ns (41.208%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.553ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.600 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        0.858     1.458    gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gt1_rxusrclk2_in
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                                r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      0.603     2.061 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.248     2.310    gtx3g_support_i/gt1_rxresetdone_i
    SLICE_X205Y86        LUT1 (Prop_lut1_I0_O)        0.028     2.338 f  gtx3g_support_i/gt1_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.194     2.532    gtx3g_support_i_n_42
    SLICE_X205Y86        FDCE                                         f  gt1_rxresetdone_r3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.645 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        0.908     1.553    USER_CLK_OBUF
    SLICE_X205Y86        FDCE                                         r  gt1_rxresetdone_r3_reg/C
                         clock pessimism             -0.253     1.300    
    SLICE_X205Y86        FDCE (Remov_fdce_C_CLR)     -0.069     1.231    gt1_rxresetdone_r3_reg
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           2.532    
  -------------------------------------------------------------------
                         slack                                  1.301    

Slack (MET) :             1.301ns  (arrival time - required time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt1_rxresetdone_r_reg/CLR
                            (removal check against rising-edge clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.631ns (58.792%)  route 0.442ns (41.208%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.553ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.600 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        0.858     1.458    gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gt1_rxusrclk2_in
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                                r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      0.603     2.061 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.248     2.310    gtx3g_support_i/gt1_rxresetdone_i
    SLICE_X205Y86        LUT1 (Prop_lut1_I0_O)        0.028     2.338 f  gtx3g_support_i/gt1_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.194     2.532    gtx3g_support_i_n_42
    SLICE_X205Y86        FDCE                                         f  gt1_rxresetdone_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.645 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        0.908     1.553    USER_CLK_OBUF
    SLICE_X205Y86        FDCE                                         r  gt1_rxresetdone_r_reg/C
                         clock pessimism             -0.253     1.300    
    SLICE_X205Y86        FDCE (Remov_fdce_C_CLR)     -0.069     1.231    gt1_rxresetdone_r_reg
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           2.532    
  -------------------------------------------------------------------
                         slack                                  1.301    





