/******************************************************************************
 *   COPYRIGHT (C) 2011 PMC-SIERRA, INC. ALL RIGHTS RESERVED.
 * --------------------------------------------------------------------------
 *  This software embodies materials and concepts which are proprietary and
 *  confidential to PMC-Sierra, Inc.
 *  PMC-Sierra distributes this software to its customers pursuant to the
 *  terms and conditions of the Software License Agreement
 *  contained in the text file software.lic that is distributed along with
 *  the software. This software can only be utilized if all
 *  terms and conditions of the Software License Agreement are
 *  accepted. If there are any questions, concerns, or if the
 *  Software License Agreement text file, software.lic, is missing please
 *  contact PMC-Sierra for assistance.
 * -------------------------------------------------------------------------
 *   DESCRIPTION:
 *     Contains all register offset and register bit definitions for the
 *     odujat_core block
 * 
 *   NOTES:
 *     This file is generated by the script codegen.pm, version 1.1
 *     Do not modify this file.
 * 
 *     The input file is ../src/ioxml/pm55_82_09_ad_map.xml
 *     block_uri "file:../docs/rda/pm20_15_101_reg.xml"
 *     block_part_number "PM20_15_101"
 *     block_mnemonic "ODUJAT_CORE"
 * 
 *****************************************************************************/
#ifndef _ODUJAT_CORE_REGS_H
#define _ODUJAT_CORE_REGS_H

#ifdef __cplusplus
extern "C" {
#endif /* __cplusplus */


/*--------------------.
 | register addresses |
 +-------------------*/
#define PMC_ODUJAT_CORE_REG_CFG             0x001a0000
#define PMC_ODUJAT_CORE_REG_ERR_INT_EN      0x001a0004
#define PMC_ODUJAT_CORE_REG_ERR_INTS        0x001a0008
#define PMC_ODUJAT_CORE_REG_ERR_CHAN        0x001a000c
#define PMC_ODUJAT_CORE_REG_CHAN_CFG_0( N ) (0x001a0100 + (N) * 0x8)
#define PMC_ODUJAT_CORE_REG_CHAN_CFG_1( N ) (0x001a0104 + (N) * 0x8)

/*-------------------------.
 | Register 0x001a0000 CFG |
 +-------------------------+
 | bit  9 R/W  RAM_LS      |
 | bit  8 R/W  PG_OVERRIDE |
 +------------------------*/
#define PMC_ODUJAT_CORE_REG_CFG_UNUSED_MASK     0xfffffcfe
#define ODUJAT_CORE_REG_CFG_BIT_RAM_LS_MSK      0x00000200
#define ODUJAT_CORE_REG_CFG_BIT_RAM_LS_OFF      9
#define ODUJAT_CORE_REG_CFG_BIT_PG_OVERRIDE_MSK 0x00000100
#define ODUJAT_CORE_REG_CFG_BIT_PG_OVERRIDE_OFF 8

/*--------------------------------.
 | Register 0x001a0004 ERR_INT_EN |
 +--------------------------------+
 | bit  0 R/W  GAIN_OVF_E         |
 | bit  1 R/W  GAIN_UNDF_E        |
 +-------------------------------*/
#define PMC_ODUJAT_CORE_REG_ERR_INT_EN_UNUSED_MASK     0xfffffffc
#define ODUJAT_CORE_REG_ERR_INT_EN_BIT_GAIN_OVF_E_MSK  0x00000001
#define ODUJAT_CORE_REG_ERR_INT_EN_BIT_GAIN_OVF_E_OFF  0
#define ODUJAT_CORE_REG_ERR_INT_EN_BIT_GAIN_UNDF_E_MSK 0x00000002
#define ODUJAT_CORE_REG_ERR_INT_EN_BIT_GAIN_UNDF_E_OFF 1

/*------------------------------.
 | Register 0x001a0008 ERR_INTS |
 +------------------------------+
 | bit  0 R/W  GAIN_OVF_I       |
 | bit  1 R/W  GAIN_UNDF_I      |
 +-----------------------------*/
#define PMC_ODUJAT_CORE_REG_ERR_INTS_UNUSED_MASK     0xfffffffc
#define ODUJAT_CORE_REG_ERR_INTS_BIT_GAIN_OVF_I_MSK  0x00000001
#define ODUJAT_CORE_REG_ERR_INTS_BIT_GAIN_OVF_I_OFF  0
#define ODUJAT_CORE_REG_ERR_INTS_BIT_GAIN_UNDF_I_MSK 0x00000002
#define ODUJAT_CORE_REG_ERR_INTS_BIT_GAIN_UNDF_I_OFF 1

/*------------------------------.
 | Register 0x001a000c ERR_CHAN |
 +------------------------------+
 | bit  6:0 R  GAIN_ERR_CHAN    |
 +-----------------------------*/
#define PMC_ODUJAT_CORE_REG_ERR_CHAN_UNUSED_MASK       0xffffff80
#define ODUJAT_CORE_REG_ERR_CHAN_BIT_GAIN_ERR_CHAN_MSK 0x0000007f
#define ODUJAT_CORE_REG_ERR_CHAN_BIT_GAIN_ERR_CHAN_OFF 0

/* index definitions for PMC_ODUJAT_CORE_REG_CHAN_CFG_0 */
#define PMC_ODUJAT_CORE_REG_CHAN_CFG_0_INDEX_N_MIN           0
#define PMC_ODUJAT_CORE_REG_CHAN_CFG_0_INDEX_N_MAX           95
#define PMC_ODUJAT_CORE_REG_CHAN_CFG_0_INDEX_N_SIZE          96
#define PMC_ODUJAT_CORE_REG_CHAN_CFG_0_INDEX_N_OFFSET        0x8

/*----------------------------------------------.
 | Register (0x001a0100 + (N) * 0x8) CHAN_CFG_0 |
 +----------------------------------------------+
 | bit  17   R/W  JAT_ENABLE                    |
 | bit  16   R/W  ADD_CND                       |
 | bit  11:8 R/W  LOOP_ALPHA_SELECT             |
 | bit  4:0  R/W  CONV_GAIN_SELECT              |
 +---------------------------------------------*/
#define PMC_ODUJAT_CORE_REG_CHAN_CFG_0_UNUSED_MASK           0xfffcf0e0
#define ODUJAT_CORE_REG_CHAN_CFG_0_BIT_JAT_ENABLE_MSK        0x00020000
#define ODUJAT_CORE_REG_CHAN_CFG_0_BIT_JAT_ENABLE_OFF        17
#define ODUJAT_CORE_REG_CHAN_CFG_0_BIT_ADD_CND_MSK           0x00010000
#define ODUJAT_CORE_REG_CHAN_CFG_0_BIT_ADD_CND_OFF           16
#define ODUJAT_CORE_REG_CHAN_CFG_0_BIT_LOOP_ALPHA_SELECT_MSK 0x00000f00
#define ODUJAT_CORE_REG_CHAN_CFG_0_BIT_LOOP_ALPHA_SELECT_OFF 8
#define ODUJAT_CORE_REG_CHAN_CFG_0_BIT_CONV_GAIN_SELECT_MSK  0x0000001f
#define ODUJAT_CORE_REG_CHAN_CFG_0_BIT_CONV_GAIN_SELECT_OFF  0

/* index definitions for PMC_ODUJAT_CORE_REG_CHAN_CFG_1 */
#define PMC_ODUJAT_CORE_REG_CHAN_CFG_1_INDEX_N_MIN      0
#define PMC_ODUJAT_CORE_REG_CHAN_CFG_1_INDEX_N_MAX      95
#define PMC_ODUJAT_CORE_REG_CHAN_CFG_1_INDEX_N_SIZE     96
#define PMC_ODUJAT_CORE_REG_CHAN_CFG_1_INDEX_N_OFFSET   0x8

/*----------------------------------------------.
 | Register (0x001a0104 + (N) * 0x8) CHAN_CFG_1 |
 +----------------------------------------------+
 | bit  25:0 R/W  MC_NUMERATOR                  |
 +---------------------------------------------*/
#define PMC_ODUJAT_CORE_REG_CHAN_CFG_1_UNUSED_MASK      0xfc000000
#define ODUJAT_CORE_REG_CHAN_CFG_1_BIT_MC_NUMERATOR_MSK 0x03ffffff
#define ODUJAT_CORE_REG_CHAN_CFG_1_BIT_MC_NUMERATOR_OFF 0

#ifdef __cplusplus
}
#endif /* __cplusplus */

#endif /* _ODUJAT_CORE_REGS_H */
