============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Apr 25 2022  03:56:51 am
  Module:                 filter
  Operating conditions:   PVT_0P7V_25C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

           Instance                  Module       Cell Count  Cell Area  Net Area   Total Area 
-----------------------------------------------------------------------------------------------
filter                                                   112    102.643    78.113      180.756 
  genblk1_0_.greater_than_inst greater_than_eq             6      5.365     2.980        8.345 
    sr                         sr_latch                    3      2.799     0.998        3.797 
  genblk1_0_.less_than_inst    less_than_eq                7      6.065     3.236        9.301 
    sr                         sr_latch_1                  3      2.799     0.998        3.797 
  genblk1_1_.greater_than_inst greater_than_eq_1           6      5.365     2.980        8.345 
    sr                         sr_latch_2                  3      2.799     0.998        3.797 
  genblk1_1_.less_than_inst    less_than_eq_1              7      6.065     3.236        9.301 
    sr                         sr_latch_3                  3      2.799     0.998        3.797 
  genblk1_2_.greater_than_inst greater_than_eq_2           6      5.365     2.980        8.345 
    sr                         sr_latch_4                  3      2.799     0.998        3.797 
  genblk1_2_.less_than_inst    less_than_eq_2              7      6.065     3.236        9.301 
    sr                         sr_latch_5                  3      2.799     0.998        3.797 
  genblk1_3_.greater_than_inst greater_than_eq_3           6      5.365     2.980        8.345 
    sr                         sr_latch_6                  3      2.799     0.998        3.797 
  genblk1_3_.less_than_inst    less_than_eq_3              7      6.065     3.236        9.301 
    sr                         sr_latch_7                  3      2.799     0.998        3.797 
  genblk1_4_.greater_than_inst greater_than_eq_4           6      5.365     2.980        8.345 
    sr                         sr_latch_8                  3      2.799     0.998        3.797 
  genblk1_4_.less_than_inst    less_than_eq_4              7      6.065     3.236        9.301 
    sr                         sr_latch_9                  3      2.799     0.998        3.797 
  genblk1_5_.greater_than_inst greater_than_eq_5           6      5.365     2.980        8.345 
    sr                         sr_latch_10                 3      2.799     0.998        3.797 
  genblk1_5_.less_than_inst    less_than_eq_5              7      6.065     3.236        9.301 
    sr                         sr_latch_11                 3      2.799     0.998        3.797 
  genblk1_6_.greater_than_inst greater_than_eq_6           6      5.365     2.980        8.345 
    sr                         sr_latch_12                 3      2.799     0.998        3.797 
  genblk1_6_.less_than_inst    less_than_eq_6              7      6.065     3.236        9.301 
    sr                         sr_latch_13                 3      2.799     0.998        3.797 
  genblk1_7_.greater_than_inst greater_than_eq_7           6      5.365     2.980        8.345 
    sr                         sr_latch_14                 3      2.799     0.998        3.797 
  genblk1_7_.less_than_inst    less_than_eq_7              7      6.065     3.236        9.301 
    sr                         sr_latch_15                 3      2.799     0.998        3.797 
