Loading plugins phase: Elapsed time ==> 0s.213ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Kurty\Documents\Heart Rate Monitor PSoC\HR-Mon\Heart Rate Monitor Workspace\HRMon.cydsn\HRMon.cyprj -d CY8C5888LTI-LP097 -s C:\Users\Kurty\Documents\Heart Rate Monitor PSoC\HR-Mon\Heart Rate Monitor Workspace\HRMon.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.442ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.101ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  HRMon.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Kurty\Documents\Heart Rate Monitor PSoC\HR-Mon\Heart Rate Monitor Workspace\HRMon.cydsn\HRMon.cyprj -dcpsoc3 HRMon.v -verilog
======================================================================

======================================================================
Compiling:  HRMon.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Kurty\Documents\Heart Rate Monitor PSoC\HR-Mon\Heart Rate Monitor Workspace\HRMon.cydsn\HRMon.cyprj -dcpsoc3 HRMon.v -verilog
======================================================================

======================================================================
Compiling:  HRMon.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Kurty\Documents\Heart Rate Monitor PSoC\HR-Mon\Heart Rate Monitor Workspace\HRMon.cydsn\HRMon.cyprj -dcpsoc3 -verilog HRMon.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue May 25 22:02:28 2021


======================================================================
Compiling:  HRMon.v
Program  :   vpp
Options  :    -yv2 -q10 HRMon.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue May 25 22:02:28 2021

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'HRMon.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  HRMon.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Kurty\Documents\Heart Rate Monitor PSoC\HR-Mon\Heart Rate Monitor Workspace\HRMon.cydsn\HRMon.cyprj -dcpsoc3 -verilog HRMon.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue May 25 22:02:28 2021

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Kurty\Documents\Heart Rate Monitor PSoC\HR-Mon\Heart Rate Monitor Workspace\HRMon.cydsn\codegentemp\HRMon.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Kurty\Documents\Heart Rate Monitor PSoC\HR-Mon\Heart Rate Monitor Workspace\HRMon.cydsn\codegentemp\HRMon.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

tovif:  No errors.


======================================================================
Compiling:  HRMon.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Kurty\Documents\Heart Rate Monitor PSoC\HR-Mon\Heart Rate Monitor Workspace\HRMon.cydsn\HRMon.cyprj -dcpsoc3 -verilog HRMon.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue May 25 22:02:29 2021

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Kurty\Documents\Heart Rate Monitor PSoC\HR-Mon\Heart Rate Monitor Workspace\HRMon.cydsn\codegentemp\HRMon.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Kurty\Documents\Heart Rate Monitor PSoC\HR-Mon\Heart Rate Monitor Workspace\HRMon.cydsn\codegentemp\HRMon.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_20
	Net_21
	Net_22
	Net_23
	\One_Hz_Timer:Net_260\
	Net_42
	\One_Hz_Timer:TimerUDB:ctrl_ten\
	\One_Hz_Timer:TimerUDB:ctrl_cmode_0\
	\One_Hz_Timer:TimerUDB:ctrl_tmode_1\
	\One_Hz_Timer:TimerUDB:ctrl_tmode_0\
	\One_Hz_Timer:TimerUDB:ctrl_ic_1\
	\One_Hz_Timer:TimerUDB:ctrl_ic_0\
	Net_36
	\One_Hz_Timer:TimerUDB:zeros_3\
	\One_Hz_Timer:TimerUDB:zeros_2\
	\One_Hz_Timer:Net_102\
	\One_Hz_Timer:Net_266\
	\HR_Pulse_Comp:Net_9\
	Net_138
	Net_139
	Net_140
	Net_142
	Net_143
	Net_144
	Net_145
	Net_118


Deleted 26 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Seven_Segment_Reg:rst\ to \Seven_Segment_Reg:clk\
Aliasing tmpOE__Seven_Segment_net_5 to tmpOE__Seven_Segment_net_6
Aliasing tmpOE__Seven_Segment_net_4 to tmpOE__Seven_Segment_net_6
Aliasing tmpOE__Seven_Segment_net_3 to tmpOE__Seven_Segment_net_6
Aliasing tmpOE__Seven_Segment_net_2 to tmpOE__Seven_Segment_net_6
Aliasing tmpOE__Seven_Segment_net_1 to tmpOE__Seven_Segment_net_6
Aliasing tmpOE__Seven_Segment_net_0 to tmpOE__Seven_Segment_net_6
Aliasing zero to \Seven_Segment_Reg:clk\
Aliasing one to tmpOE__Seven_Segment_net_6
Aliasing tmpOE__Decimal_place_net_0 to tmpOE__Seven_Segment_net_6
Aliasing tmpOE__Digit_0_net_0 to tmpOE__Seven_Segment_net_6
Aliasing tmpOE__Digit_1_net_0 to tmpOE__Seven_Segment_net_6
Aliasing tmpOE__Digit_2_net_0 to tmpOE__Seven_Segment_net_6
Aliasing tmpOE__Digit_3_net_0 to tmpOE__Seven_Segment_net_6
Aliasing \Digit_Reg:clk\ to \Seven_Segment_Reg:clk\
Aliasing \Digit_Reg:rst\ to \Seven_Segment_Reg:clk\
Aliasing \One_Hz_Timer:TimerUDB:ctrl_cmode_1\ to \Seven_Segment_Reg:clk\
Aliasing \One_Hz_Timer:TimerUDB:trigger_enable\ to tmpOE__Seven_Segment_net_6
Aliasing \One_Hz_Timer:TimerUDB:status_6\ to \Seven_Segment_Reg:clk\
Aliasing \One_Hz_Timer:TimerUDB:status_5\ to \Seven_Segment_Reg:clk\
Aliasing \One_Hz_Timer:TimerUDB:status_4\ to \Seven_Segment_Reg:clk\
Aliasing \One_Hz_Timer:TimerUDB:status_0\ to \One_Hz_Timer:TimerUDB:tc_i\
Aliasing Net_34 to \Seven_Segment_Reg:clk\
Aliasing tmpOE__SIGNAL_IN_net_0 to tmpOE__Seven_Segment_net_6
Aliasing tmpOE__V_Sens_net_0 to tmpOE__Seven_Segment_net_6
Aliasing \HR_Pulse_DAC:Net_83\ to \Seven_Segment_Reg:clk\
Aliasing \HR_Pulse_DAC:Net_81\ to \Seven_Segment_Reg:clk\
Aliasing \HR_Pulse_DAC:Net_82\ to \Seven_Segment_Reg:clk\
Aliasing \HR_Pulse_Comp:clock\ to \Seven_Segment_Reg:clk\
Aliasing \HR_Pulse_TimerReset:clk\ to \Seven_Segment_Reg:clk\
Aliasing \HR_Pulse_TimerReset:rst\ to \Seven_Segment_Reg:clk\
Aliasing \HR_Pulse_Timer:Net_260\ to \Seven_Segment_Reg:clk\
Aliasing \HR_Pulse_Timer:Net_102\ to tmpOE__Seven_Segment_net_6
Aliasing \V_Sens_ADC:vp_ctl_0\ to \Seven_Segment_Reg:clk\
Aliasing \V_Sens_ADC:vp_ctl_2\ to \Seven_Segment_Reg:clk\
Aliasing \V_Sens_ADC:vn_ctl_1\ to \Seven_Segment_Reg:clk\
Aliasing \V_Sens_ADC:vn_ctl_3\ to \Seven_Segment_Reg:clk\
Aliasing \V_Sens_ADC:vp_ctl_1\ to \Seven_Segment_Reg:clk\
Aliasing \V_Sens_ADC:vp_ctl_3\ to \Seven_Segment_Reg:clk\
Aliasing \V_Sens_ADC:vn_ctl_0\ to \Seven_Segment_Reg:clk\
Aliasing \V_Sens_ADC:vn_ctl_2\ to \Seven_Segment_Reg:clk\
Aliasing \V_Sens_ADC:soc\ to \Seven_Segment_Reg:clk\
Aliasing \V_Sens_ADC:Net_383\ to \Seven_Segment_Reg:clk\
Aliasing \One_Hz_Timer:TimerUDB:capture_last\\D\ to \Seven_Segment_Reg:clk\
Aliasing \One_Hz_Timer:TimerUDB:hwEnable_reg\\D\ to \One_Hz_Timer:TimerUDB:run_mode\
Aliasing \One_Hz_Timer:TimerUDB:capture_out_reg_i\\D\ to \One_Hz_Timer:TimerUDB:capt_fifo_load_int\
Removing Lhs of wire \Seven_Segment_Reg:rst\[1] = \Seven_Segment_Reg:clk\[0]
Removing Rhs of wire Net_11[2] = \Seven_Segment_Reg:control_out_0\[3]
Removing Rhs of wire Net_11[2] = \Seven_Segment_Reg:control_0\[26]
Removing Rhs of wire Net_12[4] = \Seven_Segment_Reg:control_out_1\[5]
Removing Rhs of wire Net_12[4] = \Seven_Segment_Reg:control_1\[25]
Removing Rhs of wire Net_13[6] = \Seven_Segment_Reg:control_out_2\[7]
Removing Rhs of wire Net_13[6] = \Seven_Segment_Reg:control_2\[24]
Removing Rhs of wire Net_14[8] = \Seven_Segment_Reg:control_out_3\[9]
Removing Rhs of wire Net_14[8] = \Seven_Segment_Reg:control_3\[23]
Removing Rhs of wire Net_15[10] = \Seven_Segment_Reg:control_out_4\[11]
Removing Rhs of wire Net_15[10] = \Seven_Segment_Reg:control_4\[22]
Removing Rhs of wire Net_16[12] = \Seven_Segment_Reg:control_out_5\[13]
Removing Rhs of wire Net_16[12] = \Seven_Segment_Reg:control_5\[21]
Removing Rhs of wire Net_17[14] = \Seven_Segment_Reg:control_out_6\[15]
Removing Rhs of wire Net_17[14] = \Seven_Segment_Reg:control_6\[20]
Removing Rhs of wire Net_18[16] = \Seven_Segment_Reg:control_out_7\[17]
Removing Rhs of wire Net_18[16] = \Seven_Segment_Reg:control_7\[19]
Removing Lhs of wire tmpOE__Seven_Segment_net_5[29] = tmpOE__Seven_Segment_net_6[28]
Removing Lhs of wire tmpOE__Seven_Segment_net_4[30] = tmpOE__Seven_Segment_net_6[28]
Removing Lhs of wire tmpOE__Seven_Segment_net_3[31] = tmpOE__Seven_Segment_net_6[28]
Removing Lhs of wire tmpOE__Seven_Segment_net_2[32] = tmpOE__Seven_Segment_net_6[28]
Removing Lhs of wire tmpOE__Seven_Segment_net_1[33] = tmpOE__Seven_Segment_net_6[28]
Removing Lhs of wire tmpOE__Seven_Segment_net_0[34] = tmpOE__Seven_Segment_net_6[28]
Removing Rhs of wire zero[50] = \Seven_Segment_Reg:clk\[0]
Removing Lhs of wire one[51] = tmpOE__Seven_Segment_net_6[28]
Removing Lhs of wire tmpOE__Decimal_place_net_0[54] = tmpOE__Seven_Segment_net_6[28]
Removing Lhs of wire tmpOE__Digit_0_net_0[60] = tmpOE__Seven_Segment_net_6[28]
Removing Rhs of wire Net_89[61] = \Digit_Reg:control_out_0\[89]
Removing Rhs of wire Net_89[61] = \Digit_Reg:control_0\[109]
Removing Lhs of wire tmpOE__Digit_1_net_0[67] = tmpOE__Seven_Segment_net_6[28]
Removing Rhs of wire Net_90[68] = \Digit_Reg:control_out_1\[90]
Removing Rhs of wire Net_90[68] = \Digit_Reg:control_1\[108]
Removing Lhs of wire tmpOE__Digit_2_net_0[74] = tmpOE__Seven_Segment_net_6[28]
Removing Rhs of wire Net_91[75] = \Digit_Reg:control_out_2\[91]
Removing Rhs of wire Net_91[75] = \Digit_Reg:control_2\[107]
Removing Lhs of wire tmpOE__Digit_3_net_0[81] = tmpOE__Seven_Segment_net_6[28]
Removing Rhs of wire Net_92[82] = \Digit_Reg:control_out_3\[92]
Removing Rhs of wire Net_92[82] = \Digit_Reg:control_3\[106]
Removing Lhs of wire \Digit_Reg:clk\[87] = zero[50]
Removing Lhs of wire \Digit_Reg:rst\[88] = zero[50]
Removing Rhs of wire Net_46[111] = \One_Hz_Timer:Net_53\[115]
Removing Rhs of wire Net_46[111] = \One_Hz_Timer:TimerUDB:tc_reg_i\[148]
Removing Lhs of wire \One_Hz_Timer:TimerUDB:ctrl_enable\[130] = \One_Hz_Timer:TimerUDB:control_7\[122]
Removing Lhs of wire \One_Hz_Timer:TimerUDB:ctrl_cmode_1\[132] = zero[50]
Removing Rhs of wire \One_Hz_Timer:TimerUDB:timer_enable\[141] = \One_Hz_Timer:TimerUDB:runmode_enable\[153]
Removing Rhs of wire \One_Hz_Timer:TimerUDB:run_mode\[142] = \One_Hz_Timer:TimerUDB:hwEnable\[143]
Removing Lhs of wire \One_Hz_Timer:TimerUDB:run_mode\[142] = \One_Hz_Timer:TimerUDB:control_7\[122]
Removing Lhs of wire \One_Hz_Timer:TimerUDB:trigger_enable\[145] = tmpOE__Seven_Segment_net_6[28]
Removing Lhs of wire \One_Hz_Timer:TimerUDB:tc_i\[147] = \One_Hz_Timer:TimerUDB:status_tc\[144]
Removing Lhs of wire \One_Hz_Timer:TimerUDB:capt_fifo_load_int\[152] = \One_Hz_Timer:TimerUDB:capt_fifo_load\[140]
Removing Lhs of wire \One_Hz_Timer:TimerUDB:status_6\[155] = zero[50]
Removing Lhs of wire \One_Hz_Timer:TimerUDB:status_5\[156] = zero[50]
Removing Lhs of wire \One_Hz_Timer:TimerUDB:status_4\[157] = zero[50]
Removing Lhs of wire \One_Hz_Timer:TimerUDB:status_0\[158] = \One_Hz_Timer:TimerUDB:status_tc\[144]
Removing Lhs of wire \One_Hz_Timer:TimerUDB:status_1\[159] = \One_Hz_Timer:TimerUDB:capt_fifo_load\[140]
Removing Rhs of wire \One_Hz_Timer:TimerUDB:status_2\[160] = \One_Hz_Timer:TimerUDB:fifo_full\[161]
Removing Rhs of wire \One_Hz_Timer:TimerUDB:status_3\[162] = \One_Hz_Timer:TimerUDB:fifo_nempty\[163]
Removing Lhs of wire Net_34[165] = zero[50]
Removing Lhs of wire \One_Hz_Timer:TimerUDB:cs_addr_2\[166] = zero[50]
Removing Lhs of wire \One_Hz_Timer:TimerUDB:cs_addr_1\[167] = \One_Hz_Timer:TimerUDB:trig_reg\[154]
Removing Lhs of wire \One_Hz_Timer:TimerUDB:cs_addr_0\[168] = \One_Hz_Timer:TimerUDB:per_zero\[146]
Removing Lhs of wire tmpOE__SIGNAL_IN_net_0[253] = tmpOE__Seven_Segment_net_6[28]
Removing Lhs of wire tmpOE__V_Sens_net_0[260] = tmpOE__Seven_Segment_net_6[28]
Removing Lhs of wire \HR_Pulse_DAC:Net_83\[267] = zero[50]
Removing Lhs of wire \HR_Pulse_DAC:Net_81\[268] = zero[50]
Removing Lhs of wire \HR_Pulse_DAC:Net_82\[269] = zero[50]
Removing Lhs of wire \HR_Pulse_Comp:clock\[274] = zero[50]
Removing Rhs of wire Net_114[276] = \HR_Pulse_Comp:Net_1\[275]
Removing Rhs of wire Net_149[281] = \HR_Pulse_Timer:Net_57\[314]
Removing Lhs of wire \HR_Pulse_TimerReset:clk\[282] = zero[50]
Removing Lhs of wire \HR_Pulse_TimerReset:rst\[283] = zero[50]
Removing Rhs of wire Net_148[284] = \HR_Pulse_TimerReset:control_out_0\[285]
Removing Rhs of wire Net_148[284] = \HR_Pulse_TimerReset:control_0\[308]
Removing Lhs of wire \HR_Pulse_Timer:Net_260\[310] = zero[50]
Removing Lhs of wire \HR_Pulse_Timer:Net_266\[311] = tmpOE__Seven_Segment_net_6[28]
Removing Lhs of wire \HR_Pulse_Timer:Net_102\[316] = tmpOE__Seven_Segment_net_6[28]
Removing Lhs of wire \V_Sens_ADC:vp_ctl_0\[324] = zero[50]
Removing Lhs of wire \V_Sens_ADC:vp_ctl_2\[325] = zero[50]
Removing Lhs of wire \V_Sens_ADC:vn_ctl_1\[326] = zero[50]
Removing Lhs of wire \V_Sens_ADC:vn_ctl_3\[327] = zero[50]
Removing Lhs of wire \V_Sens_ADC:vp_ctl_1\[328] = zero[50]
Removing Lhs of wire \V_Sens_ADC:vp_ctl_3\[329] = zero[50]
Removing Lhs of wire \V_Sens_ADC:vn_ctl_0\[330] = zero[50]
Removing Lhs of wire \V_Sens_ADC:vn_ctl_2\[331] = zero[50]
Removing Rhs of wire \V_Sens_ADC:Net_188\[335] = \V_Sens_ADC:Net_221\[336]
Removing Lhs of wire \V_Sens_ADC:soc\[341] = zero[50]
Removing Lhs of wire \V_Sens_ADC:Net_383\[366] = zero[50]
Removing Lhs of wire \One_Hz_Timer:TimerUDB:capture_last\\D\[367] = zero[50]
Removing Lhs of wire \One_Hz_Timer:TimerUDB:tc_reg_i\\D\[368] = \One_Hz_Timer:TimerUDB:status_tc\[144]
Removing Lhs of wire \One_Hz_Timer:TimerUDB:hwEnable_reg\\D\[369] = \One_Hz_Timer:TimerUDB:control_7\[122]
Removing Lhs of wire \One_Hz_Timer:TimerUDB:capture_out_reg_i\\D\[370] = \One_Hz_Timer:TimerUDB:capt_fifo_load\[140]

------------------------------------------------------
Aliased 0 equations, 91 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'tmpOE__Seven_Segment_net_6' (cost = 0):
tmpOE__Seven_Segment_net_6 <=  ('1') ;

Note:  Expanding virtual equation for '\One_Hz_Timer:TimerUDB:fifo_load_polarized\' (cost = 0):
\One_Hz_Timer:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\One_Hz_Timer:TimerUDB:timer_enable\' (cost = 0):
\One_Hz_Timer:TimerUDB:timer_enable\ <= (\One_Hz_Timer:TimerUDB:control_7\);


Substituting virtuals - pass 2:


----------------------------------------------------------
Circuit simplification results:

	Expanded 4 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \One_Hz_Timer:TimerUDB:capt_fifo_load\ to zero
Removing Lhs of wire \One_Hz_Timer:TimerUDB:capt_fifo_load\[140] = zero[50]
Removing Lhs of wire \One_Hz_Timer:TimerUDB:trig_reg\[154] = \One_Hz_Timer:TimerUDB:control_7\[122]
Removing Lhs of wire \V_Sens_ADC:Net_188\[335] = \V_Sens_ADC:Net_385\[333]

------------------------------------------------------
Aliased 0 equations, 3 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Kurty\Documents\Heart Rate Monitor PSoC\HR-Mon\Heart Rate Monitor Workspace\HRMon.cydsn\HRMon.cyprj" -dcpsoc3 HRMon.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.344ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Tuesday, 25 May 2021 22:02:29
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Kurty\Documents\Heart Rate Monitor PSoC\HR-Mon\Heart Rate Monitor Workspace\HRMon.cydsn\HRMon.cyprj -d CY8C5888LTI-LP097 HRMon.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.020ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \One_Hz_Timer:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \One_Hz_Timer:TimerUDB:capture_out_reg_i\ from registered to combinatorial
Assigning clock timer_clock to clock ILO because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Analog  Clock 0: Automatic-assigning  clock 'V_Sens_ADC_theACLK'. Fanout=2, Signal=\V_Sens_ADC:Net_385\
    Digital Clock 0: Automatic-assigning  clock 'HR_Pulse_Clock'. Fanout=1, Signal=Net_127
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \One_Hz_Timer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ILO was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: ClockBlock_1k__SYNC:synccell.out
    UDB Clk/Enable \One_Hz_Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: ILO was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: ClockBlock_1k__SYNC_1:synccell.out
</CYPRESSTAG>
ADD: pft.M0040: information: The following 2 pin(s) will be assigned a location by the fitter: SIGNAL_IN(0), V_Sens(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Seven_Segment(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seven_Segment(0)__PA ,
            pin_input => Net_11 ,
            pad => Seven_Segment(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Seven_Segment(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seven_Segment(1)__PA ,
            pin_input => Net_12 ,
            pad => Seven_Segment(1)_PAD );
        Properties:
        {
        }

    Pin : Name = Seven_Segment(2)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seven_Segment(2)__PA ,
            pin_input => Net_13 ,
            pad => Seven_Segment(2)_PAD );
        Properties:
        {
        }

    Pin : Name = Seven_Segment(3)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seven_Segment(3)__PA ,
            pin_input => Net_14 ,
            pad => Seven_Segment(3)_PAD );
        Properties:
        {
        }

    Pin : Name = Seven_Segment(4)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seven_Segment(4)__PA ,
            pin_input => Net_15 ,
            pad => Seven_Segment(4)_PAD );
        Properties:
        {
        }

    Pin : Name = Seven_Segment(5)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seven_Segment(5)__PA ,
            pin_input => Net_16 ,
            pad => Seven_Segment(5)_PAD );
        Properties:
        {
        }

    Pin : Name = Seven_Segment(6)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seven_Segment(6)__PA ,
            pin_input => Net_17 ,
            pad => Seven_Segment(6)_PAD );
        Properties:
        {
        }

    Pin : Name = Decimal_place(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Decimal_place(0)__PA ,
            pin_input => Net_18 ,
            pad => Decimal_place(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Digit_0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Digit_0(0)__PA ,
            pin_input => Net_89 ,
            pad => Digit_0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Digit_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Digit_1(0)__PA ,
            pin_input => Net_90 ,
            pad => Digit_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Digit_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Digit_2(0)__PA ,
            pin_input => Net_91 ,
            pad => Digit_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Digit_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Digit_3(0)__PA ,
            pin_input => Net_92 ,
            pad => Digit_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SIGNAL_IN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SIGNAL_IN(0)__PA ,
            analog_term => Net_81 ,
            pad => SIGNAL_IN(0)_PAD );

    Pin : Name = V_Sens(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => V_Sens(0)__PA ,
            analog_term => Net_155 ,
            pad => V_Sens(0)_PAD );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\One_Hz_Timer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \One_Hz_Timer:TimerUDB:control_7\ * 
              \One_Hz_Timer:TimerUDB:per_zero\
        );
        Output = \One_Hz_Timer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)

    MacroCell: Name=Net_46, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \One_Hz_Timer:TimerUDB:control_7\ * 
              \One_Hz_Timer:TimerUDB:per_zero\
        );
        Output = Net_46 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\One_Hz_Timer:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \One_Hz_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \One_Hz_Timer:TimerUDB:per_zero\ ,
            chain_out => \One_Hz_Timer:TimerUDB:sT16:timerdp:carry\ ,
            clk_en => ClockBlock_1k__SYNC_OUT );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT)
        Next in chain : \One_Hz_Timer:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\One_Hz_Timer:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \One_Hz_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \One_Hz_Timer:TimerUDB:per_zero\ ,
            z0_comb => \One_Hz_Timer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \One_Hz_Timer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \One_Hz_Timer:TimerUDB:status_2\ ,
            chain_in => \One_Hz_Timer:TimerUDB:sT16:timerdp:carry\ ,
            clk_en => ClockBlock_1k__SYNC_OUT );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT)
        Previous in chain : \One_Hz_Timer:TimerUDB:sT16:timerdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\One_Hz_Timer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \One_Hz_Timer:TimerUDB:status_3\ ,
            status_2 => \One_Hz_Timer:TimerUDB:status_2\ ,
            status_0 => \One_Hz_Timer:TimerUDB:status_tc\ ,
            clk_en => ClockBlock_1k__SYNC_OUT );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT)
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =ClockBlock_1k__SYNC_1
        PORT MAP (
            in => ClockBlock_1k ,
            out => ClockBlock_1k__SYNC_OUT_1 ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =ClockBlock_1k__SYNC
        PORT MAP (
            in => ClockBlock_1k ,
            out => ClockBlock_1k__SYNC_OUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Seven_Segment_Reg:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_18 ,
            control_6 => Net_17 ,
            control_5 => Net_16 ,
            control_4 => Net_15 ,
            control_3 => Net_14 ,
            control_2 => Net_13 ,
            control_1 => Net_12 ,
            control_0 => Net_11 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Digit_Reg:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Digit_Reg:control_7\ ,
            control_6 => \Digit_Reg:control_6\ ,
            control_5 => \Digit_Reg:control_5\ ,
            control_4 => \Digit_Reg:control_4\ ,
            control_3 => Net_92 ,
            control_2 => Net_91 ,
            control_1 => Net_90 ,
            control_0 => Net_89 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\One_Hz_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \One_Hz_Timer:TimerUDB:control_7\ ,
            control_6 => \One_Hz_Timer:TimerUDB:control_6\ ,
            control_5 => \One_Hz_Timer:TimerUDB:control_5\ ,
            control_4 => \One_Hz_Timer:TimerUDB:control_4\ ,
            control_3 => \One_Hz_Timer:TimerUDB:control_3\ ,
            control_2 => \One_Hz_Timer:TimerUDB:control_2\ ,
            control_1 => \One_Hz_Timer:TimerUDB:control_1\ ,
            control_0 => \One_Hz_Timer:TimerUDB:control_0\ ,
            clk_en => ClockBlock_1k__SYNC_OUT_1 );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT_1)

    controlcell: Name =\HR_Pulse_TimerReset:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \HR_Pulse_TimerReset:control_7\ ,
            control_6 => \HR_Pulse_TimerReset:control_6\ ,
            control_5 => \HR_Pulse_TimerReset:control_5\ ,
            control_4 => \HR_Pulse_TimerReset:control_4\ ,
            control_3 => \HR_Pulse_TimerReset:control_3\ ,
            control_2 => \HR_Pulse_TimerReset:control_2\ ,
            control_1 => \HR_Pulse_TimerReset:control_1\ ,
            control_0 => Net_148 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =One_Hz_ISR
        PORT MAP (
            interrupt => Net_46 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =HR_Pulse_ISR
        PORT MAP (
            interrupt => Net_149 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\V_Sens_ADC:IRQ\
        PORT MAP (
            interrupt => Net_158 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    7 :    8 : 12.50 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    3 :   29 :   32 :  9.38 %
IO                            :   17 :   31 :   48 : 35.42 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    1 :    3 :    4 : 25.00 %
UDB                           :      :      :      :        
  Macrocells                  :    3 :  189 :  192 :  1.56 %
  Unique P-terms              :    1 :  383 :  384 :  0.26 %
  Total P-terms               :    2 :      :      :        
  Datapath Cells              :    2 :   22 :   24 :  8.33 %
  Status Cells                :    2 :   22 :   24 :  8.33 %
    StatusI Registers         :    1 :      :      :        
    Sync Cells (x2)           :    1 :      :      :        
  Control Cells               :    4 :   20 :   24 : 16.67 %
    Control Registers         :    4 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    1 :    3 :    4 : 25.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    1 :    2 : 50.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    1 :    3 :    4 : 25.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.142ms
Tech Mapping phase: Elapsed time ==> 0s.280ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_7@[IOP=(2)][IoId=(7)] : Decimal_place(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Digit_0(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : Digit_1(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : Digit_2(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : Digit_3(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : Seven_Segment(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : Seven_Segment(1) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : Seven_Segment(2) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : Seven_Segment(3) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : Seven_Segment(4) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : Seven_Segment(5) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : Seven_Segment(6) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : SIGNAL_IN(0)
IO_3@[IOP=(3)][IoId=(3)] : V_Sens(0)
Comparator[3]@[FFB(Comparator,3)] : \HR_Pulse_Comp:ctComp\
VIDAC[0]@[FFB(VIDAC,0)] : \HR_Pulse_DAC:viDAC8\
SAR[0]@[FFB(SAR,0)] : \V_Sens_ADC:ADC_SAR\
Vref[12]@[FFB(Vref,12)] : \V_Sens_ADC:vRef_Vdda\
Vref[6]@[FFB(Vref,6)] : vRef_1
Log: apr.M0058: The analog placement iterative improvement is 33% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 59% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 100% done. (App=cydsfit)
Analog Placement Results:
IO_7@[IOP=(2)][IoId=(7)] : Decimal_place(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Digit_0(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : Digit_1(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : Digit_2(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : Digit_3(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : Seven_Segment(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : Seven_Segment(1) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : Seven_Segment(2) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : Seven_Segment(3) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : Seven_Segment(4) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : Seven_Segment(5) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : Seven_Segment(6) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : SIGNAL_IN(0)
IO_5@[IOP=(3)][IoId=(5)] : V_Sens(0)
Comparator[0]@[FFB(Comparator,0)] : \HR_Pulse_Comp:ctComp\
VIDAC[2]@[FFB(VIDAC,2)] : \HR_Pulse_DAC:viDAC8\
SAR[1]@[FFB(SAR,1)] : \V_Sens_ADC:ADC_SAR\
Vref[12]@[FFB(Vref,12)] : \V_Sens_ADC:vRef_Vdda\
Vref[6]@[FFB(Vref,6)] : vRef_1

Analog Placement phase: Elapsed time ==> 1s.099ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.005ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_81 {
    comp_0_vplus
    agl7_x_comp_0_vplus
    agl7
    agl7_x_p0_3
    p0_3
  }
  Net: Net_155 {
    sar_1_vplus
    agr6_x_sar_1_vplus
    agr6
    agr6_x_p3_6
    p3_6
  }
  Net: Net_154 {
    vidac_2_vout
    agl4_x_vidac_2_vout
    agl4
    agl4_x_comp_0_vminus
    comp_0_vminus
  }
  Net: \HR_Pulse_DAC:Net_77\ {
  }
  Net: Net_156 {
    common_vssa
    sar_1_vminus_vssa
    sar_1_vminus_x_sar_1_vminus_vssa
    sar_1_vminus
  }
  Net: \V_Sens_ADC:Net_209\ {
  }
  Net: \V_Sens_ADC:Net_216\ {
    common_sar_vref_vdda
    common_sar_vref_vdda_x_sar_1_vref_vdda_vdda_2
    sar_1_vref_vdda_vdda_2
    sar_1_vref_x_sar_1_vref_vdda_vdda_2
    sar_1_vref
  }
  Net: \V_Sens_ADC:Net_255\ {
  }
}
Map of item to net {
  comp_0_vplus                                     -> Net_81
  agl7_x_comp_0_vplus                              -> Net_81
  agl7                                             -> Net_81
  agl7_x_p0_3                                      -> Net_81
  p0_3                                             -> Net_81
  sar_1_vplus                                      -> Net_155
  agr6_x_sar_1_vplus                               -> Net_155
  agr6                                             -> Net_155
  agr6_x_p3_6                                      -> Net_155
  p3_6                                             -> Net_155
  vidac_2_vout                                     -> Net_154
  agl4_x_vidac_2_vout                              -> Net_154
  agl4                                             -> Net_154
  agl4_x_comp_0_vminus                             -> Net_154
  comp_0_vminus                                    -> Net_154
  common_vssa                                      -> Net_156
  sar_1_vminus_vssa                                -> Net_156
  sar_1_vminus_x_sar_1_vminus_vssa                 -> Net_156
  sar_1_vminus                                     -> Net_156
  common_sar_vref_vdda                             -> \V_Sens_ADC:Net_216\
  common_sar_vref_vdda_x_sar_1_vref_vdda_vdda_2    -> \V_Sens_ADC:Net_216\
  sar_1_vref_vdda_vdda_2                           -> \V_Sens_ADC:Net_216\
  sar_1_vref_x_sar_1_vref_vdda_vdda_2              -> \V_Sens_ADC:Net_216\
  sar_1_vref                                       -> \V_Sens_ADC:Net_216\
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.374ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.3 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    2 :   46 :   48 :   4.17%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            1.00
                   Pterms :            0.50
               Macrocells :            1.50
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.041ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          6 :       0.33 :       0.50
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] contents:
controlcell: Name =\Digit_Reg:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Digit_Reg:control_7\ ,
        control_6 => \Digit_Reg:control_6\ ,
        control_5 => \Digit_Reg:control_5\ ,
        control_4 => \Digit_Reg:control_4\ ,
        control_3 => Net_92 ,
        control_2 => Net_91 ,
        control_1 => Net_90 ,
        control_0 => Net_89 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=2, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\One_Hz_Timer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \One_Hz_Timer:TimerUDB:control_7\ * 
              \One_Hz_Timer:TimerUDB:per_zero\
        );
        Output = \One_Hz_Timer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_46, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \One_Hz_Timer:TimerUDB:control_7\ * 
              \One_Hz_Timer:TimerUDB:per_zero\
        );
        Output = Net_46 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\One_Hz_Timer:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \One_Hz_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \One_Hz_Timer:TimerUDB:per_zero\ ,
        z0_comb => \One_Hz_Timer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \One_Hz_Timer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \One_Hz_Timer:TimerUDB:status_2\ ,
        chain_in => \One_Hz_Timer:TimerUDB:sT16:timerdp:carry\ ,
        clk_en => ClockBlock_1k__SYNC_OUT );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT)
    Previous in chain : \One_Hz_Timer:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\One_Hz_Timer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \One_Hz_Timer:TimerUDB:status_3\ ,
        status_2 => \One_Hz_Timer:TimerUDB:status_2\ ,
        status_0 => \One_Hz_Timer:TimerUDB:status_tc\ ,
        clk_en => ClockBlock_1k__SYNC_OUT );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT)

UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] contents:
controlcell: Name =\HR_Pulse_TimerReset:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \HR_Pulse_TimerReset:control_7\ ,
        control_6 => \HR_Pulse_TimerReset:control_6\ ,
        control_5 => \HR_Pulse_TimerReset:control_5\ ,
        control_4 => \HR_Pulse_TimerReset:control_4\ ,
        control_3 => \HR_Pulse_TimerReset:control_3\ ,
        control_2 => \HR_Pulse_TimerReset:control_2\ ,
        control_1 => \HR_Pulse_TimerReset:control_1\ ,
        control_0 => Net_148 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,4)] contents:
datapathcell: Name =\One_Hz_Timer:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \One_Hz_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \One_Hz_Timer:TimerUDB:per_zero\ ,
        chain_out => \One_Hz_Timer:TimerUDB:sT16:timerdp:carry\ ,
        clk_en => ClockBlock_1k__SYNC_OUT );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT)
    Next in chain : \One_Hz_Timer:TimerUDB:sT16:timerdp:u1\

controlcell: Name =\One_Hz_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \One_Hz_Timer:TimerUDB:control_7\ ,
        control_6 => \One_Hz_Timer:TimerUDB:control_6\ ,
        control_5 => \One_Hz_Timer:TimerUDB:control_5\ ,
        control_4 => \One_Hz_Timer:TimerUDB:control_4\ ,
        control_3 => \One_Hz_Timer:TimerUDB:control_3\ ,
        control_2 => \One_Hz_Timer:TimerUDB:control_2\ ,
        control_1 => \One_Hz_Timer:TimerUDB:control_1\ ,
        control_0 => \One_Hz_Timer:TimerUDB:control_0\ ,
        clk_en => ClockBlock_1k__SYNC_OUT_1 );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT_1)

UDB [UDB=(1,5)] contents:
controlcell: Name =\Seven_Segment_Reg:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_18 ,
        control_6 => Net_17 ,
        control_5 => Net_16 ,
        control_4 => Net_15 ,
        control_3 => Net_14 ,
        control_2 => Net_13 ,
        control_1 => Net_12 ,
        control_0 => Net_11 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

synccell: Name =ClockBlock_1k__SYNC_1
    PORT MAP (
        in => ClockBlock_1k ,
        out => ClockBlock_1k__SYNC_OUT_1 ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =ClockBlock_1k__SYNC
    PORT MAP (
        in => ClockBlock_1k ,
        out => ClockBlock_1k__SYNC_OUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =One_Hz_ISR
        PORT MAP (
            interrupt => Net_46 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\V_Sens_ADC:IRQ\
        PORT MAP (
            interrupt => Net_158 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(17)] 
    interrupt: Name =HR_Pulse_ISR
        PORT MAP (
            interrupt => Net_149 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=3]: 
Pin : Name = SIGNAL_IN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SIGNAL_IN(0)__PA ,
        analog_term => Net_81 ,
        pad => SIGNAL_IN(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=4]: 
Pin : Name = Digit_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Digit_3(0)__PA ,
        pin_input => Net_92 ,
        pad => Digit_3(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Digit_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Digit_2(0)__PA ,
        pin_input => Net_91 ,
        pad => Digit_2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Digit_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Digit_1(0)__PA ,
        pin_input => Net_90 ,
        pad => Digit_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Digit_0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Digit_0(0)__PA ,
        pin_input => Net_89 ,
        pad => Digit_0(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = Seven_Segment(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seven_Segment(0)__PA ,
        pin_input => Net_11 ,
        pad => Seven_Segment(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Seven_Segment(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seven_Segment(1)__PA ,
        pin_input => Net_12 ,
        pad => Seven_Segment(1)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Seven_Segment(2)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seven_Segment(2)__PA ,
        pin_input => Net_13 ,
        pad => Seven_Segment(2)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Seven_Segment(3)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seven_Segment(3)__PA ,
        pin_input => Net_14 ,
        pad => Seven_Segment(3)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Seven_Segment(4)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seven_Segment(4)__PA ,
        pin_input => Net_15 ,
        pad => Seven_Segment(4)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Seven_Segment(5)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seven_Segment(5)__PA ,
        pin_input => Net_16 ,
        pad => Seven_Segment(5)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Seven_Segment(6)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seven_Segment(6)__PA ,
        pin_input => Net_17 ,
        pad => Seven_Segment(6)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Decimal_place(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Decimal_place(0)__PA ,
        pin_input => Net_18 ,
        pad => Decimal_place(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=6]: 
Pin : Name = V_Sens(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => V_Sens(0)__PA ,
        analog_term => Net_155 ,
        pad => V_Sens(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            aclk_glb_0 => \V_Sens_ADC:Net_385\ ,
            aclk_0 => \V_Sens_ADC:Net_385_local\ ,
            clk_a_dig_glb_0 => \V_Sens_ADC:Net_381\ ,
            clk_a_dig_0 => \V_Sens_ADC:Net_381_local\ ,
            dclk_glb_0 => Net_127 ,
            dclk_0 => Net_127_local );
        Properties:
        {
        }
Comparator group 0: 
    Comparator Block @ F(Comparator,0): 
    comparatorcell: Name =\HR_Pulse_Comp:ctComp\
        PORT MAP (
            vplus => Net_81 ,
            vminus => Net_154 ,
            out => Net_114 );
        Properties:
        {
            cy_registers = ""
        }
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\HR_Pulse_Timer:TimerHW\
        PORT MAP (
            clock => Net_127 ,
            enable => __ONE__ ,
            capture => Net_114 ,
            timer_reset => Net_148 ,
            tc => \HR_Pulse_Timer:Net_51\ ,
            cmp => \HR_Pulse_Timer:Net_261\ ,
            irq => Net_149 );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,2): 
    vidaccell: Name =\HR_Pulse_DAC:viDAC8\
        PORT MAP (
            vout => Net_154 ,
            iout => \HR_Pulse_DAC:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,6): 
    vrefcell: Name =vRef_1
        PORT MAP (
            vout => Net_156 );
        Properties:
        {
            autoenable = 1
            guid = "15B3DB15-B7B3-4d62-A2DF-25EA392A7161"
            ignoresleep = 0
            name = "Vssa (GND)"
        }
    Vref Block @ F(Vref,12): 
    vrefcell: Name =\V_Sens_ADC:vRef_Vdda\
        PORT MAP (
            vout => \V_Sens_ADC:Net_216\ );
        Properties:
        {
            autoenable = 1
            guid = "206B3D12-10C8-4e0c-A050-DDD8AA31CF27"
            ignoresleep = 0
            name = "Vdda(HiZ)"
        }
LPF group 0: empty
SAR group 0: 
    SAR Block @ F(SAR,1): 
    sarcell: Name =\V_Sens_ADC:ADC_SAR\
        PORT MAP (
            vplus => Net_155 ,
            vminus => Net_156 ,
            ext_pin => \V_Sens_ADC:Net_209\ ,
            vrefhi_out => \V_Sens_ADC:Net_255\ ,
            vref => \V_Sens_ADC:Net_216\ ,
            clock => \V_Sens_ADC:Net_385\ ,
            pump_clock => \V_Sens_ADC:Net_385\ ,
            irq => \V_Sens_ADC:Net_252\ ,
            next => Net_161 ,
            data_out_udb_11 => \V_Sens_ADC:Net_207_11\ ,
            data_out_udb_10 => \V_Sens_ADC:Net_207_10\ ,
            data_out_udb_9 => \V_Sens_ADC:Net_207_9\ ,
            data_out_udb_8 => \V_Sens_ADC:Net_207_8\ ,
            data_out_udb_7 => \V_Sens_ADC:Net_207_7\ ,
            data_out_udb_6 => \V_Sens_ADC:Net_207_6\ ,
            data_out_udb_5 => \V_Sens_ADC:Net_207_5\ ,
            data_out_udb_4 => \V_Sens_ADC:Net_207_4\ ,
            data_out_udb_3 => \V_Sens_ADC:Net_207_3\ ,
            data_out_udb_2 => \V_Sens_ADC:Net_207_2\ ,
            data_out_udb_1 => \V_Sens_ADC:Net_207_1\ ,
            data_out_udb_0 => \V_Sens_ADC:Net_207_0\ ,
            eof_udb => Net_158 );
        Properties:
        {
            cy_registers = ""
        }
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                  | 
Port | Pin | Fixed |      Type |       Drive Mode |             Name | Connections
-----+-----+-------+-----------+------------------+------------------+----------------
   0 |   3 |       |      NONE |      HI_Z_ANALOG |     SIGNAL_IN(0) | Analog(Net_81)
-----+-----+-------+-----------+------------------+------------------+----------------
   1 |   4 |     * |      NONE |         CMOS_OUT |       Digit_3(0) | In(Net_92)
     |   5 |     * |      NONE |         CMOS_OUT |       Digit_2(0) | In(Net_91)
     |   6 |     * |      NONE |         CMOS_OUT |       Digit_1(0) | In(Net_90)
     |   7 |     * |      NONE |         CMOS_OUT |       Digit_0(0) | In(Net_89)
-----+-----+-------+-----------+------------------+------------------+----------------
   2 |   0 |     * |      NONE |         CMOS_OUT | Seven_Segment(0) | In(Net_11)
     |   1 |     * |      NONE |         CMOS_OUT | Seven_Segment(1) | In(Net_12)
     |   2 |     * |      NONE |         CMOS_OUT | Seven_Segment(2) | In(Net_13)
     |   3 |     * |      NONE |         CMOS_OUT | Seven_Segment(3) | In(Net_14)
     |   4 |     * |      NONE |         CMOS_OUT | Seven_Segment(4) | In(Net_15)
     |   5 |     * |      NONE |         CMOS_OUT | Seven_Segment(5) | In(Net_16)
     |   6 |     * |      NONE |         CMOS_OUT | Seven_Segment(6) | In(Net_17)
     |   7 |     * |      NONE |         CMOS_OUT | Decimal_place(0) | In(Net_18)
-----+-----+-------+-----------+------------------+------------------+----------------
   3 |   6 |       |      NONE |      HI_Z_ANALOG |        V_Sens(0) | Analog(Net_155)
--------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.046ms
Digital Placement phase: Elapsed time ==> 2s.011ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "HRMon_r.vh2" --pcf-path "HRMon.pco" --des-name "HRMon" --dsf-path "HRMon.dsf" --sdc-path "HRMon.sdc" --lib-path "HRMon_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.263ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.058ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in HRMon_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.447ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.296ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 6s.958ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 6s.964ms
API generation phase: Elapsed time ==> 2s.171ms
Dependency generation phase: Elapsed time ==> 0s.031ms
Cleanup phase: Elapsed time ==> 0s.000ms
