Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Mar  9 17:20:43 2023
| Host         : 3304-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file LedPosition_BASYS3_timing_summary_routed.rpt -pb LedPosition_BASYS3_timing_summary_routed.pb -rpx LedPosition_BASYS3_timing_summary_routed.rpx -warn_on_violation
| Design       : LedPosition_BASYS3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.853        0.000                      0                   88        0.186        0.000                      0                   88        4.500        0.000                       0                    87  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.853        0.000                      0                   88        0.186        0.000                      0                   88        4.500        0.000                       0                    87  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.853ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.853ns  (required time - arrival time)
  Source:                 DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.195ns  (logic 2.177ns (51.894%)  route 2.018ns (48.106%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.619     5.140    DEBOUNCE_DEC/CLK
    SLICE_X60Y23         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.518     5.658 r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[1]/Q
                         net (fo=2, routed)           1.046     6.704    DEBOUNCE_DEC/PULSE_GENERATOR.count_reg_n_0_[1]
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.360 r  DEBOUNCE_DEC/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.360    DEBOUNCE_DEC/count0_carry_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.474 r  DEBOUNCE_DEC/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.483    DEBOUNCE_DEC/count0_carry__0_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.597 r  DEBOUNCE_DEC/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.597    DEBOUNCE_DEC/count0_carry__1_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.711 r  DEBOUNCE_DEC/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.711    DEBOUNCE_DEC/count0_carry__2_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.825 r  DEBOUNCE_DEC/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.825    DEBOUNCE_DEC/count0_carry__3_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.047 r  DEBOUNCE_DEC/count0_carry__4/O[0]
                         net (fo=1, routed)           0.963     9.010    DEBOUNCE_DEC/count0_carry__4_n_7
    SLICE_X60Y27         LUT2 (Prop_lut2_I1_O)        0.325     9.335 r  DEBOUNCE_DEC/PULSE_GENERATOR.count[21]_i_1__0/O
                         net (fo=1, routed)           0.000     9.335    DEBOUNCE_DEC/count[21]
    SLICE_X60Y27         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.504    14.845    DEBOUNCE_DEC/CLK
    SLICE_X60Y27         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[21]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X60Y27         FDCE (Setup_fdce_C_D)        0.118    15.188    DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                          -9.335    
  -------------------------------------------------------------------
                         slack                                  5.853    

Slack (MET) :             5.880ns  (required time - arrival time)
  Source:                 DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.129ns  (logic 2.267ns (54.903%)  route 1.862ns (45.096%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.619     5.140    DEBOUNCE_DEC/CLK
    SLICE_X60Y23         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.518     5.658 r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[1]/Q
                         net (fo=2, routed)           1.046     6.704    DEBOUNCE_DEC/PULSE_GENERATOR.count_reg_n_0_[1]
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.360 r  DEBOUNCE_DEC/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.360    DEBOUNCE_DEC/count0_carry_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.474 r  DEBOUNCE_DEC/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.483    DEBOUNCE_DEC/count0_carry__0_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.597 r  DEBOUNCE_DEC/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.597    DEBOUNCE_DEC/count0_carry__1_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.711 r  DEBOUNCE_DEC/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.711    DEBOUNCE_DEC/count0_carry__2_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.825 r  DEBOUNCE_DEC/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.825    DEBOUNCE_DEC/count0_carry__3_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.159 r  DEBOUNCE_DEC/count0_carry__4/O[1]
                         net (fo=1, routed)           0.807     8.966    DEBOUNCE_DEC/count0_carry__4_n_6
    SLICE_X60Y28         LUT2 (Prop_lut2_I1_O)        0.303     9.269 r  DEBOUNCE_DEC/PULSE_GENERATOR.count[22]_i_1__0/O
                         net (fo=1, routed)           0.000     9.269    DEBOUNCE_DEC/count[22]
    SLICE_X60Y28         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.506    14.847    DEBOUNCE_DEC/CLK
    SLICE_X60Y28         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[22]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X60Y28         FDCE (Setup_fdce_C_D)        0.077    15.149    DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                          -9.269    
  -------------------------------------------------------------------
                         slack                                  5.880    

Slack (MET) :             5.945ns  (required time - arrival time)
  Source:                 DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.062ns  (logic 2.153ns (53.005%)  route 1.909ns (46.995%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.619     5.140    DEBOUNCE_DEC/CLK
    SLICE_X60Y23         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.518     5.658 r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[1]/Q
                         net (fo=2, routed)           1.046     6.704    DEBOUNCE_DEC/PULSE_GENERATOR.count_reg_n_0_[1]
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.360 r  DEBOUNCE_DEC/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.360    DEBOUNCE_DEC/count0_carry_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.474 r  DEBOUNCE_DEC/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.483    DEBOUNCE_DEC/count0_carry__0_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.597 r  DEBOUNCE_DEC/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.597    DEBOUNCE_DEC/count0_carry__1_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.711 r  DEBOUNCE_DEC/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.711    DEBOUNCE_DEC/count0_carry__2_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.045 r  DEBOUNCE_DEC/count0_carry__3/O[1]
                         net (fo=1, routed)           0.854     8.899    DEBOUNCE_DEC/count0_carry__3_n_6
    SLICE_X60Y27         LUT2 (Prop_lut2_I1_O)        0.303     9.202 r  DEBOUNCE_DEC/PULSE_GENERATOR.count[18]_i_1__0/O
                         net (fo=1, routed)           0.000     9.202    DEBOUNCE_DEC/count[18]
    SLICE_X60Y27         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.504    14.845    DEBOUNCE_DEC/CLK
    SLICE_X60Y27         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[18]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X60Y27         FDCE (Setup_fdce_C_D)        0.077    15.147    DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[18]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                          -9.202    
  -------------------------------------------------------------------
                         slack                                  5.945    

Slack (MET) :             6.050ns  (required time - arrival time)
  Source:                 DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.953ns  (logic 1.935ns (48.954%)  route 2.018ns (51.046%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.619     5.140    DEBOUNCE_DEC/CLK
    SLICE_X60Y23         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.518     5.658 r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[1]/Q
                         net (fo=2, routed)           1.046     6.704    DEBOUNCE_DEC/PULSE_GENERATOR.count_reg_n_0_[1]
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.360 r  DEBOUNCE_DEC/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.360    DEBOUNCE_DEC/count0_carry_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.474 r  DEBOUNCE_DEC/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.483    DEBOUNCE_DEC/count0_carry__0_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.796 r  DEBOUNCE_DEC/count0_carry__1/O[3]
                         net (fo=1, routed)           0.963     8.759    DEBOUNCE_DEC/count0_carry__1_n_4
    SLICE_X62Y25         LUT2 (Prop_lut2_I1_O)        0.334     9.093 r  DEBOUNCE_DEC/PULSE_GENERATOR.count[12]_i_1__0/O
                         net (fo=1, routed)           0.000     9.093    DEBOUNCE_DEC/count[12]
    SLICE_X62Y25         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.502    14.843    DEBOUNCE_DEC/CLK
    SLICE_X62Y25         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[12]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X62Y25         FDCE (Setup_fdce_C_D)        0.075    15.143    DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[12]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                          -9.093    
  -------------------------------------------------------------------
                         slack                                  6.050    

Slack (MET) :             6.058ns  (required time - arrival time)
  Source:                 DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.948ns  (logic 2.039ns (51.648%)  route 1.909ns (48.352%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.619     5.140    DEBOUNCE_DEC/CLK
    SLICE_X60Y23         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.518     5.658 r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[1]/Q
                         net (fo=2, routed)           1.046     6.704    DEBOUNCE_DEC/PULSE_GENERATOR.count_reg_n_0_[1]
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.360 r  DEBOUNCE_DEC/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.360    DEBOUNCE_DEC/count0_carry_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.474 r  DEBOUNCE_DEC/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.483    DEBOUNCE_DEC/count0_carry__0_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.597 r  DEBOUNCE_DEC/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.597    DEBOUNCE_DEC/count0_carry__1_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.931 r  DEBOUNCE_DEC/count0_carry__2/O[1]
                         net (fo=1, routed)           0.854     8.785    DEBOUNCE_DEC/count0_carry__2_n_6
    SLICE_X60Y26         LUT2 (Prop_lut2_I1_O)        0.303     9.088 r  DEBOUNCE_DEC/PULSE_GENERATOR.count[14]_i_1__0/O
                         net (fo=1, routed)           0.000     9.088    DEBOUNCE_DEC/count[14]
    SLICE_X60Y26         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.503    14.844    DEBOUNCE_DEC/CLK
    SLICE_X60Y26         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[14]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X60Y26         FDCE (Setup_fdce_C_D)        0.077    15.146    DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[14]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                          -9.088    
  -------------------------------------------------------------------
                         slack                                  6.058    

Slack (MET) :             6.073ns  (required time - arrival time)
  Source:                 DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.933ns  (logic 1.027ns (26.110%)  route 2.906ns (73.890%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.620     5.141    DEBOUNCE_DEC/CLK
    SLICE_X60Y27         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDCE (Prop_fdce_C_Q)         0.478     5.619 f  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[20]/Q
                         net (fo=2, routed)           1.000     6.619    DEBOUNCE_DEC/PULSE_GENERATOR.count_reg_n_0_[20]
    SLICE_X60Y27         LUT4 (Prop_lut4_I0_O)        0.301     6.920 r  DEBOUNCE_DEC/PULSE_GENERATOR.count[23]_i_4__0/O
                         net (fo=1, routed)           1.006     7.926    DEBOUNCE_DEC/PULSE_GENERATOR.count[23]_i_4__0_n_0
    SLICE_X60Y25         LUT6 (Prop_lut6_I1_O)        0.124     8.050 r  DEBOUNCE_DEC/PULSE_GENERATOR.count[23]_i_2__0/O
                         net (fo=24, routed)          0.901     8.951    DEBOUNCE_DEC/PULSE_GENERATOR.count[23]_i_2__0_n_0
    SLICE_X60Y24         LUT2 (Prop_lut2_I0_O)        0.124     9.075 r  DEBOUNCE_DEC/PULSE_GENERATOR.count[6]_i_1__0/O
                         net (fo=1, routed)           0.000     9.075    DEBOUNCE_DEC/count[6]
    SLICE_X60Y24         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.501    14.842    DEBOUNCE_DEC/CLK
    SLICE_X60Y24         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[6]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X60Y24         FDCE (Setup_fdce_C_D)        0.081    15.148    DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                          -9.075    
  -------------------------------------------------------------------
                         slack                                  6.073    

Slack (MET) :             6.078ns  (required time - arrival time)
  Source:                 DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.967ns  (logic 1.949ns (49.129%)  route 2.018ns (50.871%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.619     5.140    DEBOUNCE_DEC/CLK
    SLICE_X60Y23         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.518     5.658 r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[1]/Q
                         net (fo=2, routed)           1.046     6.704    DEBOUNCE_DEC/PULSE_GENERATOR.count_reg_n_0_[1]
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.360 r  DEBOUNCE_DEC/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.360    DEBOUNCE_DEC/count0_carry_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.474 r  DEBOUNCE_DEC/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.483    DEBOUNCE_DEC/count0_carry__0_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.597 r  DEBOUNCE_DEC/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.597    DEBOUNCE_DEC/count0_carry__1_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.819 r  DEBOUNCE_DEC/count0_carry__2/O[0]
                         net (fo=1, routed)           0.963     8.782    DEBOUNCE_DEC/count0_carry__2_n_7
    SLICE_X60Y25         LUT2 (Prop_lut2_I1_O)        0.325     9.107 r  DEBOUNCE_DEC/PULSE_GENERATOR.count[13]_i_1__0/O
                         net (fo=1, routed)           0.000     9.107    DEBOUNCE_DEC/count[13]
    SLICE_X60Y25         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.501    14.842    DEBOUNCE_DEC/CLK
    SLICE_X60Y25         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[13]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X60Y25         FDCE (Setup_fdce_C_D)        0.118    15.185    DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.185    
                         arrival time                          -9.107    
  -------------------------------------------------------------------
                         slack                                  6.078    

Slack (MET) :             6.081ns  (required time - arrival time)
  Source:                 DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.924ns  (logic 1.027ns (26.174%)  route 2.897ns (73.826%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.620     5.141    DEBOUNCE_DEC/CLK
    SLICE_X60Y27         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDCE (Prop_fdce_C_Q)         0.478     5.619 f  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[20]/Q
                         net (fo=2, routed)           1.000     6.619    DEBOUNCE_DEC/PULSE_GENERATOR.count_reg_n_0_[20]
    SLICE_X60Y27         LUT4 (Prop_lut4_I0_O)        0.301     6.920 r  DEBOUNCE_DEC/PULSE_GENERATOR.count[23]_i_4__0/O
                         net (fo=1, routed)           1.006     7.926    DEBOUNCE_DEC/PULSE_GENERATOR.count[23]_i_4__0_n_0
    SLICE_X60Y25         LUT6 (Prop_lut6_I1_O)        0.124     8.050 r  DEBOUNCE_DEC/PULSE_GENERATOR.count[23]_i_2__0/O
                         net (fo=24, routed)          0.891     8.941    DEBOUNCE_DEC/PULSE_GENERATOR.count[23]_i_2__0_n_0
    SLICE_X60Y24         LUT2 (Prop_lut2_I0_O)        0.124     9.065 r  DEBOUNCE_DEC/PULSE_GENERATOR.count[7]_i_1__0/O
                         net (fo=1, routed)           0.000     9.065    DEBOUNCE_DEC/count[7]
    SLICE_X60Y24         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.501    14.842    DEBOUNCE_DEC/CLK
    SLICE_X60Y24         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[7]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X60Y24         FDCE (Setup_fdce_C_D)        0.079    15.146    DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                          -9.065    
  -------------------------------------------------------------------
                         slack                                  6.081    

Slack (MET) :             6.082ns  (required time - arrival time)
  Source:                 DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.961ns  (logic 1.055ns (26.633%)  route 2.906ns (73.367%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.620     5.141    DEBOUNCE_DEC/CLK
    SLICE_X60Y27         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDCE (Prop_fdce_C_Q)         0.478     5.619 f  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[20]/Q
                         net (fo=2, routed)           1.000     6.619    DEBOUNCE_DEC/PULSE_GENERATOR.count_reg_n_0_[20]
    SLICE_X60Y27         LUT4 (Prop_lut4_I0_O)        0.301     6.920 r  DEBOUNCE_DEC/PULSE_GENERATOR.count[23]_i_4__0/O
                         net (fo=1, routed)           1.006     7.926    DEBOUNCE_DEC/PULSE_GENERATOR.count[23]_i_4__0_n_0
    SLICE_X60Y25         LUT6 (Prop_lut6_I1_O)        0.124     8.050 r  DEBOUNCE_DEC/PULSE_GENERATOR.count[23]_i_2__0/O
                         net (fo=24, routed)          0.901     8.951    DEBOUNCE_DEC/PULSE_GENERATOR.count[23]_i_2__0_n_0
    SLICE_X60Y24         LUT2 (Prop_lut2_I0_O)        0.152     9.103 r  DEBOUNCE_DEC/PULSE_GENERATOR.count[9]_i_1__0/O
                         net (fo=1, routed)           0.000     9.103    DEBOUNCE_DEC/count[9]
    SLICE_X60Y24         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.501    14.842    DEBOUNCE_DEC/CLK
    SLICE_X60Y24         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[9]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X60Y24         FDCE (Setup_fdce_C_D)        0.118    15.185    DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.185    
                         arrival time                          -9.103    
  -------------------------------------------------------------------
                         slack                                  6.082    

Slack (MET) :             6.091ns  (required time - arrival time)
  Source:                 DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.953ns  (logic 1.056ns (26.716%)  route 2.897ns (73.284%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.620     5.141    DEBOUNCE_DEC/CLK
    SLICE_X60Y27         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDCE (Prop_fdce_C_Q)         0.478     5.619 f  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[20]/Q
                         net (fo=2, routed)           1.000     6.619    DEBOUNCE_DEC/PULSE_GENERATOR.count_reg_n_0_[20]
    SLICE_X60Y27         LUT4 (Prop_lut4_I0_O)        0.301     6.920 r  DEBOUNCE_DEC/PULSE_GENERATOR.count[23]_i_4__0/O
                         net (fo=1, routed)           1.006     7.926    DEBOUNCE_DEC/PULSE_GENERATOR.count[23]_i_4__0_n_0
    SLICE_X60Y25         LUT6 (Prop_lut6_I1_O)        0.124     8.050 r  DEBOUNCE_DEC/PULSE_GENERATOR.count[23]_i_2__0/O
                         net (fo=24, routed)          0.891     8.941    DEBOUNCE_DEC/PULSE_GENERATOR.count[23]_i_2__0_n_0
    SLICE_X60Y24         LUT2 (Prop_lut2_I0_O)        0.153     9.094 r  DEBOUNCE_DEC/PULSE_GENERATOR.count[8]_i_1__0/O
                         net (fo=1, routed)           0.000     9.094    DEBOUNCE_DEC/count[8]
    SLICE_X60Y24         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.501    14.842    DEBOUNCE_DEC/CLK
    SLICE_X60Y24         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[8]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X60Y24         FDCE (Setup_fdce_C_D)        0.118    15.185    DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.185    
                         arrival time                          -9.094    
  -------------------------------------------------------------------
                         slack                                  6.091    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 DEBOUNCE_INC/FSM_sequential_currentState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_POSITION_DRIVER/currentLedPosition_IS_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.770%)  route 0.082ns (28.230%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.585     1.468    DEBOUNCE_INC/CLK
    SLICE_X60Y29         FDCE                                         r  DEBOUNCE_INC/FSM_sequential_currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  DEBOUNCE_INC/FSM_sequential_currentState_reg[0]/Q
                         net (fo=6, routed)           0.082     1.714    DEBOUNCE_INC/FSM_sequential_currentState_reg[1]_0[0]
    SLICE_X61Y29         LUT5 (Prop_lut5_I1_O)        0.045     1.759 r  DEBOUNCE_INC/currentLedPosition_IS[1]_i_1/O
                         net (fo=1, routed)           0.000     1.759    LED_POSITION_DRIVER/D[1]
    SLICE_X61Y29         FDCE                                         r  LED_POSITION_DRIVER/currentLedPosition_IS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.853     1.980    LED_POSITION_DRIVER/CLK
    SLICE_X61Y29         FDCE                                         r  LED_POSITION_DRIVER/currentLedPosition_IS_reg[1]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X61Y29         FDCE (Hold_fdce_C_D)         0.092     1.573    LED_POSITION_DRIVER/currentLedPosition_IS_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 DEBOUNCE_INC/FSM_sequential_currentState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_POSITION_DRIVER/currentLedPosition_IS_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.209ns (71.038%)  route 0.085ns (28.962%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.585     1.468    DEBOUNCE_INC/CLK
    SLICE_X60Y29         FDCE                                         r  DEBOUNCE_INC/FSM_sequential_currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  DEBOUNCE_INC/FSM_sequential_currentState_reg[0]/Q
                         net (fo=6, routed)           0.085     1.717    LED_POSITION_DRIVER/currentLedPosition_IS_reg[2]_0[0]
    SLICE_X61Y29         LUT6 (Prop_lut6_I2_O)        0.045     1.762 r  LED_POSITION_DRIVER/currentLedPosition_IS[2]_i_1/O
                         net (fo=1, routed)           0.000     1.762    LED_POSITION_DRIVER/currentLedPosition_IS[2]_i_1_n_0
    SLICE_X61Y29         FDCE                                         r  LED_POSITION_DRIVER/currentLedPosition_IS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.853     1.980    LED_POSITION_DRIVER/CLK
    SLICE_X61Y29         FDCE                                         r  LED_POSITION_DRIVER/currentLedPosition_IS_reg[2]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X61Y29         FDCE (Hold_fdce_C_D)         0.092     1.573    LED_POSITION_DRIVER/currentLedPosition_IS_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 SYNC_BTNL/syncChain_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_DEC/FSM_sequential_currentState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.189ns (50.386%)  route 0.186ns (49.614%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.584     1.467    SYNC_BTNL/CLK
    SLICE_X58Y27         FDCE                                         r  SYNC_BTNL/syncChain_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y27         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  SYNC_BTNL/syncChain_reg[1]/Q
                         net (fo=2, routed)           0.186     1.794    DEBOUNCE_DEC/FSM_sequential_currentState_reg[1]_0[0]
    SLICE_X60Y29         LUT4 (Prop_lut4_I2_O)        0.048     1.842 r  DEBOUNCE_DEC/FSM_sequential_currentState[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.842    DEBOUNCE_DEC/nextState[1]
    SLICE_X60Y29         FDCE                                         r  DEBOUNCE_DEC/FSM_sequential_currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.853     1.980    DEBOUNCE_DEC/CLK
    SLICE_X60Y29         FDCE                                         r  DEBOUNCE_DEC/FSM_sequential_currentState_reg[1]/C
                         clock pessimism             -0.498     1.482    
    SLICE_X60Y29         FDCE (Hold_fdce_C_D)         0.131     1.613    DEBOUNCE_DEC/FSM_sequential_currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 SYNC_BTNL/syncChain_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_DEC/FSM_sequential_currentState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.986%)  route 0.186ns (50.014%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.584     1.467    SYNC_BTNL/CLK
    SLICE_X58Y27         FDCE                                         r  SYNC_BTNL/syncChain_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y27         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  SYNC_BTNL/syncChain_reg[1]/Q
                         net (fo=2, routed)           0.186     1.794    DEBOUNCE_DEC/FSM_sequential_currentState_reg[1]_0[0]
    SLICE_X60Y29         LUT3 (Prop_lut3_I1_O)        0.045     1.839 r  DEBOUNCE_DEC/FSM_sequential_currentState[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.839    DEBOUNCE_DEC/nextState[0]
    SLICE_X60Y29         FDCE                                         r  DEBOUNCE_DEC/FSM_sequential_currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.853     1.980    DEBOUNCE_DEC/CLK
    SLICE_X60Y29         FDCE                                         r  DEBOUNCE_DEC/FSM_sequential_currentState_reg[0]/C
                         clock pessimism             -0.498     1.482    
    SLICE_X60Y29         FDCE (Hold_fdce_C_D)         0.120     1.602    DEBOUNCE_DEC/FSM_sequential_currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 SYNC_BTNR/syncChain_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_INC/FSM_sequential_currentState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.189ns (49.107%)  route 0.196ns (50.893%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.584     1.467    SYNC_BTNR/CLK
    SLICE_X58Y27         FDCE                                         r  SYNC_BTNR/syncChain_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y27         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  SYNC_BTNR/syncChain_reg[1]/Q
                         net (fo=2, routed)           0.196     1.804    DEBOUNCE_INC/Q[0]
    SLICE_X60Y29         LUT4 (Prop_lut4_I0_O)        0.048     1.852 r  DEBOUNCE_INC/FSM_sequential_currentState[1]_i_1/O
                         net (fo=1, routed)           0.000     1.852    DEBOUNCE_INC/nextState[1]
    SLICE_X60Y29         FDCE                                         r  DEBOUNCE_INC/FSM_sequential_currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.853     1.980    DEBOUNCE_INC/CLK
    SLICE_X60Y29         FDCE                                         r  DEBOUNCE_INC/FSM_sequential_currentState_reg[1]/C
                         clock pessimism             -0.498     1.482    
    SLICE_X60Y29         FDCE (Hold_fdce_C_D)         0.131     1.613    DEBOUNCE_INC/FSM_sequential_currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 SYNC_BTNR/syncChain_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_INC/FSM_sequential_currentState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.707%)  route 0.196ns (51.293%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.584     1.467    SYNC_BTNR/CLK
    SLICE_X58Y27         FDCE                                         r  SYNC_BTNR/syncChain_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y27         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  SYNC_BTNR/syncChain_reg[1]/Q
                         net (fo=2, routed)           0.196     1.804    DEBOUNCE_INC/Q[0]
    SLICE_X60Y29         LUT3 (Prop_lut3_I2_O)        0.045     1.849 r  DEBOUNCE_INC/FSM_sequential_currentState[0]_i_1/O
                         net (fo=1, routed)           0.000     1.849    DEBOUNCE_INC/nextState[0]
    SLICE_X60Y29         FDCE                                         r  DEBOUNCE_INC/FSM_sequential_currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.853     1.980    DEBOUNCE_INC/CLK
    SLICE_X60Y29         FDCE                                         r  DEBOUNCE_INC/FSM_sequential_currentState_reg[0]/C
                         clock pessimism             -0.498     1.482    
    SLICE_X60Y29         FDCE (Hold_fdce_C_D)         0.121     1.603    DEBOUNCE_INC/FSM_sequential_currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.582     1.465    DEBOUNCE_DEC/CLK
    SLICE_X60Y23         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.164     1.629 f  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[0]/Q
                         net (fo=3, routed)           0.175     1.804    DEBOUNCE_DEC/PULSE_GENERATOR.count_reg_n_0_[0]
    SLICE_X60Y23         LUT1 (Prop_lut1_I0_O)        0.043     1.847 r  DEBOUNCE_DEC/PULSE_GENERATOR.count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.847    DEBOUNCE_DEC/count[0]
    SLICE_X60Y23         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.849     1.976    DEBOUNCE_DEC/CLK
    SLICE_X60Y23         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[0]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X60Y23         FDCE (Hold_fdce_C_D)         0.133     1.598    DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 LED_POSITION_DRIVER/currentLedPosition_IS_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_POSITION_DRIVER/currentLedPosition_IS_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.136%)  route 0.158ns (45.864%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.585     1.468    LED_POSITION_DRIVER/CLK
    SLICE_X61Y29         FDCE                                         r  LED_POSITION_DRIVER/currentLedPosition_IS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  LED_POSITION_DRIVER/currentLedPosition_IS_reg[0]/Q
                         net (fo=11, routed)          0.158     1.767    LED_POSITION_DRIVER/Q[0]
    SLICE_X61Y29         LUT6 (Prop_lut6_I4_O)        0.045     1.812 r  LED_POSITION_DRIVER/currentLedPosition_IS[3]_i_2/O
                         net (fo=1, routed)           0.000     1.812    LED_POSITION_DRIVER/currentLedPosition_IS[3]_i_2_n_0
    SLICE_X61Y29         FDCE                                         r  LED_POSITION_DRIVER/currentLedPosition_IS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.853     1.980    LED_POSITION_DRIVER/CLK
    SLICE_X61Y29         FDCE                                         r  LED_POSITION_DRIVER/currentLedPosition_IS_reg[3]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X61Y29         FDCE (Hold_fdce_C_D)         0.091     1.559    LED_POSITION_DRIVER/currentLedPosition_IS_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 DEBOUNCE_INC/PULSE_GENERATOR.count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_INC/PULSE_GENERATOR.count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.581     1.464    DEBOUNCE_INC/CLK
    SLICE_X59Y24         FDCE                                         r  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDCE (Prop_fdce_C_Q)         0.141     1.605 f  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[0]/Q
                         net (fo=3, routed)           0.167     1.772    DEBOUNCE_INC/count[0]
    SLICE_X59Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.817 r  DEBOUNCE_INC/PULSE_GENERATOR.count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.817    DEBOUNCE_INC/count_0[0]
    SLICE_X59Y24         FDCE                                         r  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.848     1.975    DEBOUNCE_INC/CLK
    SLICE_X59Y24         FDCE                                         r  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[0]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X59Y24         FDCE (Hold_fdce_C_D)         0.091     1.555    DEBOUNCE_INC/PULSE_GENERATOR.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 DEBOUNCE_DEC/enable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_DEC/enable_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.585     1.468    DEBOUNCE_DEC/CLK
    SLICE_X59Y29         FDRE                                         r  DEBOUNCE_DEC/enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  DEBOUNCE_DEC/enable_reg/Q
                         net (fo=2, routed)           0.168     1.777    DEBOUNCE_DEC/enable_reg_n_0
    SLICE_X59Y29         LUT3 (Prop_lut3_I1_O)        0.045     1.822 r  DEBOUNCE_DEC/enable_i_1__0/O
                         net (fo=1, routed)           0.000     1.822    DEBOUNCE_DEC/enable_i_1__0_n_0
    SLICE_X59Y29         FDRE                                         r  DEBOUNCE_DEC/enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.853     1.980    DEBOUNCE_DEC/CLK
    SLICE_X59Y29         FDRE                                         r  DEBOUNCE_DEC/enable_reg/C
                         clock pessimism             -0.512     1.468    
    SLICE_X59Y29         FDRE (Hold_fdre_C_D)         0.091     1.559    DEBOUNCE_DEC/enable_reg
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y29   DEBOUNCE_DEC/FSM_sequential_currentState_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y29   DEBOUNCE_DEC/FSM_sequential_currentState_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y25   DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y25   DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y26   DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y26   DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y26   DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y26   DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y27   DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   DEBOUNCE_DEC/FSM_sequential_currentState_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   DEBOUNCE_DEC/FSM_sequential_currentState_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y29   DEBOUNCE_DEC/enable_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   DEBOUNCE_INC/FSM_sequential_currentState_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   DEBOUNCE_INC/FSM_sequential_currentState_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y29   DEBOUNCE_INC/enable_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y29   LED_POSITION_DRIVER/currentLedPosition_IS_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y29   LED_POSITION_DRIVER/currentLedPosition_IS_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y29   LED_POSITION_DRIVER/currentLedPosition_IS_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y29   LED_POSITION_DRIVER/currentLedPosition_IS_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y25   DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y25   DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y26   DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y26   DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y26   DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y26   DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y27   DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y27   DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y23   DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[1]/C



