# Floating-Point-Adder
IEEE 754 Standard based Verilog coded Floating Point Adder

# Features
 Separate modules for separate blocks
 
 # Issues
 Underflow and Overflow not considered properly
 
 # Assumptions
 Sign of both the numbers used is the same
