#include <kernel/cpu.h>
#include <kernel/int.h>
#include <stdint.h>
#include <stddef.h>
#include <kernel/kprintf.h>
#include <kernel/symbols.h>
#include <kernel/spinlock.h>
#include <kernel/mmu.h>
#include <kernel/cpu.h>
#include <kernel/macros.h>

static struct idt_pointer idtp;
static idt_entry_t idt[256];

static uint8_t free_vector = 32;

/**
 * @brief Initialize a gate
 */
void idt_set_gate(uint8_t num, void* handler, uint16_t selector, uint8_t flags, int userspace) {
	uintptr_t base = (uintptr_t)handler;
	idt[num].base_low  = (base) & 0xFFFF;
	idt[num].base_mid  = (base >> 16) & 0xFFFF;
	idt[num].base_high = (base >> 32) & 0xFFFFFFFF;
	idt[num].selector = selector;
	idt[num].zero = 0;
	idt[num].pad = 0;
	idt[num].flags = flags | (userspace ? 0x60 : 0);
}

uint8_t idt_allocate(void) {
	static spinlock_t lock = SPINLOCK_ZERO;
	
	spinlock_acquire(&lock);

	if(free_vector == 0xf0) {
		panic("IDT Vectors exhauted\n", NULL);
	}

	uint8_t ret = free_vector++;
	spinlock_release(&lock);
	return ret;
}

irq_t *irqs = NULL;

extern void *isrs[];

/**
 * @brief Initializes the IDT and sets up gates for all interrupts.
 */
void __init idt_init(void) {
	idtp.limit = sizeof(idt);
	idtp.base  = (uintptr_t)&idt;

	for(uint64_t i = 0; i < 256; i++) {
		idt_set_gate(i, isrs[i], 0x28, 0x8e, 0);
	}

	idt_reload();
	irqs = malloc(sizeof(irq_t) * IRQ_COUNT);
}

void idt_reload(void) {
	asm volatile (
		"lidt %0"
		: : "m"(idtp)
	);
}

void irq_install(irq_t irq, int index) {
	irqs[index - 32] = irq;
	kprintf("irq: Install IRQ %d to %p\n", index - 32, irqs[index - 32]);
}

static void _exception(struct regs* r, const char* description) {
	if((r->cs & 0x3) == 0) {
	 	panic(description, r);
	}
}

static void _handle_irq(struct regs* r, int irqIndex) {
	irq_t handler = irqs[irqIndex];
	if(!handler) {
		panic("Received IRQ without handler", r);
	}
	handler(r);
}

#define EXC(i, n) case i: _exception(r, n); break;
#define IRQ(i) case i: _handle_irq(r, i - 32); break;

struct regs* isr_handler_inner(struct regs* r) {
	switch (r->int_no) {
		EXC(0, "divide-by-zero")
		EXC(3, "breakpoint") /* TODO: map to ptrace event */
		EXC(4, "overflow")
		EXC(5, "bound range exceeded")
		EXC(6, "invalid opcode")
		EXC(7, "device not available")
		case 8: panic("Double fault", r); break;
		EXC(10, "invalid TSS")
		EXC(11, "segment not present")
		EXC(12, "stack-segment fault")
		case 13: panic("General protection fault", r); break;
		EXC(14, "page fault") // TODO: Make a handler
		EXC(16, "floating point exception")
		EXC(17, "alignment check")
		EXC(18, "machine check")
		EXC(19, "SIMD floating-point exception")
		EXC(20, "virtualization exception")
		EXC(21, "control protection exception")
		EXC(28, "hypervisor injection exception")
		EXC(29, "mmu communication exception")
		EXC(30, "security exception")

		IRQ(32)
		case 99: {
			core_t* core = get_gs_register();
			kprintf("Received halt signal on core %lu\n", core->lapic_id);
			halt();
		} break;

		default: {
			core_t* core = get_gs_register();
			kprintf("int: Received Unexpected interrupt on core %lu, vector = %lu\n", core->lapic_id, r->int_no);
		} break;
	}

	return r;
}

struct regs* isr_handler(struct regs* r) {
    struct regs* out = isr_handler_inner(r);
    
	return out;
}