// Seed: 3462025046
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_6 = id_3;
  assign id_5 = id_7;
  integer [-1 : 1] id_8;
  wire id_9;
  wire \id_10 ;
endmodule
module module_1 #(
    parameter id_12 = 32'd47,
    parameter id_3  = 32'd72,
    parameter id_6  = 32'd16
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    _id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  output wire id_14;
  input wire id_13;
  inout wire _id_12;
  input wire id_11;
  output wire id_10;
  output wor id_9;
  input wire id_8;
  output wire id_7;
  input wire _id_6;
  output wire id_5;
  output wire id_4;
  input wire _id_3;
  input wire id_2;
  input wire id_1;
  wire  id_16;
  logic id_17 [1 'h0 : id_6];
  localparam id_18 = (1);
  logic [~  id_12 : id_3] id_19;
  assign id_9 = 1;
  logic id_20;
  ;
  parameter id_21 = -1;
  tri0 [id_12 : -1] id_22 = -1;
  wire id_23;
  module_0 modCall_1 (
      id_21,
      id_10,
      id_21,
      id_23,
      id_5,
      id_21,
      id_22
  );
  assign id_20 = -1'd0;
endmodule
