# //  Questa Sim-64
# //  Version 10.6b linux_x86_64 May 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim work.main -voptargs="+acc" "+MEM_IMAGE=memory_image.txt" -do "add wave sim:/main/* ; run -all" 
# Start time: 20:04:33 on Jun 02,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../rtl/main.sv(46): (vopt-2685) [TFMPC] - Too few port connections for 'i_inst_fetch'.  Expected 9, found 8.
# ** Warning: ../rtl/main.sv(46): (vopt-2718) [TFMPC] - Missing connection for port 'pc4_dc'.
# Loading sv_std.std
# Loading work.main_sv_unit(fast)
# Loading work.main(fast)
# Loading work.if_sv_unit(fast)
# Loading work.inst_f(fast)
# Loading work.id_sv_unit(fast)
# Loading work.id(fast)
# Loading work.mem_sv_unit(fast)
# Loading work.mem(fast)
# Loading work.wb_sv_unit(fast)
# Loading work.wb(fast)
# ** Warning: (vsim-PLI-3691) ../rtl/if.sv(64): Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /main/i_inst_fetch File: ../rtl/if.sv
# ** Warning: (vsim-PLI-3691) ../rtl/mem.sv(28): Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /main/i_memory File: ../rtl/mem.sv
# ** Warning: (vsim-3015) ../rtl/main.sv(46): [PCDPC] - Port size (32) does not match connection size (1) for port 'address'. The port definition is at: ../rtl/if.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /main/i_inst_fetch File: ../rtl/if.sv
# ** Warning: (vsim-3015) ../rtl/main.sv(46): [PCDPC] - Port size (32) does not match connection size (1) for port 'instruction'. The port definition is at: ../rtl/if.sv(13).
#    Time: 0 ns  Iteration: 0  Instance: /main/i_inst_fetch File: ../rtl/if.sv
# ** Warning: (vsim-3015) ../rtl/main.sv(89): [PCDPC] - Port size (32) does not match connection size (1) for port 'addr_in'. The port definition is at: ../rtl/mem.sv(11).
#    Time: 0 ns  Iteration: 0  Instance: /main/i_memory File: ../rtl/mem.sv
# ** Warning: (vsim-3015) ../rtl/main.sv(89): [PCDPC] - Port size (5) does not match connection size (1) for port 'addr_reg_in'. The port definition is at: ../rtl/mem.sv(12).
#    Time: 0 ns  Iteration: 0  Instance: /main/i_memory File: ../rtl/mem.sv
# ** Warning: (vsim-3015) ../rtl/main.sv(89): [PCDPC] - Port size (32) does not match connection size (1) for port 'write_data'. The port definition is at: ../rtl/mem.sv(13).
#    Time: 0 ns  Iteration: 0  Instance: /main/i_memory File: ../rtl/mem.sv
# add wave sim:/main/* 
#  run -all
# End time: 20:04:47 on Jun 02,2023, Elapsed time: 0:00:14
# Errors: 0, Warnings: 9
