
06_FreeRTOS_Queue_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007a44  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001ac  08007bf4  08007bf4  00008bf4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007da0  08007da0  0000906c  2**0
                  CONTENTS
  4 .ARM          00000008  08007da0  08007da0  00008da0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007da8  08007da8  0000906c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007da8  08007da8  00008da8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007dac  08007dac  00008dac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08007db0  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001bf4  2000006c  08007e1c  0000906c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001c60  08007e1c  00009c60  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000906c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001bd65  00000000  00000000  0000909c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000038dc  00000000  00000000  00024e01  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001760  00000000  00000000  000286e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001224  00000000  00000000  00029e40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00004964  00000000  00000000  0002b064  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019333  00000000  00000000  0002f9c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010f342  00000000  00000000  00048cfb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0015803d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006a48  00000000  00000000  00158080  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000062  00000000  00000000  0015eac8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08007bdc 	.word	0x08007bdc

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000070 	.word	0x20000070
 80001ec:	08007bdc 	.word	0x08007bdc

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002a4:	f000 b96a 	b.w	800057c <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	460c      	mov	r4, r1
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	d14e      	bne.n	800036a <__udivmoddi4+0xaa>
 80002cc:	4694      	mov	ip, r2
 80002ce:	458c      	cmp	ip, r1
 80002d0:	4686      	mov	lr, r0
 80002d2:	fab2 f282 	clz	r2, r2
 80002d6:	d962      	bls.n	800039e <__udivmoddi4+0xde>
 80002d8:	b14a      	cbz	r2, 80002ee <__udivmoddi4+0x2e>
 80002da:	f1c2 0320 	rsb	r3, r2, #32
 80002de:	4091      	lsls	r1, r2
 80002e0:	fa20 f303 	lsr.w	r3, r0, r3
 80002e4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002e8:	4319      	orrs	r1, r3
 80002ea:	fa00 fe02 	lsl.w	lr, r0, r2
 80002ee:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002f2:	fa1f f68c 	uxth.w	r6, ip
 80002f6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002fa:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002fe:	fb07 1114 	mls	r1, r7, r4, r1
 8000302:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000306:	fb04 f106 	mul.w	r1, r4, r6
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000316:	f080 8112 	bcs.w	800053e <__udivmoddi4+0x27e>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 810f 	bls.w	800053e <__udivmoddi4+0x27e>
 8000320:	3c02      	subs	r4, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a59      	subs	r1, r3, r1
 8000326:	fa1f f38e 	uxth.w	r3, lr
 800032a:	fbb1 f0f7 	udiv	r0, r1, r7
 800032e:	fb07 1110 	mls	r1, r7, r0, r1
 8000332:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000336:	fb00 f606 	mul.w	r6, r0, r6
 800033a:	429e      	cmp	r6, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x94>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000346:	f080 80fc 	bcs.w	8000542 <__udivmoddi4+0x282>
 800034a:	429e      	cmp	r6, r3
 800034c:	f240 80f9 	bls.w	8000542 <__udivmoddi4+0x282>
 8000350:	4463      	add	r3, ip
 8000352:	3802      	subs	r0, #2
 8000354:	1b9b      	subs	r3, r3, r6
 8000356:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800035a:	2100      	movs	r1, #0
 800035c:	b11d      	cbz	r5, 8000366 <__udivmoddi4+0xa6>
 800035e:	40d3      	lsrs	r3, r2
 8000360:	2200      	movs	r2, #0
 8000362:	e9c5 3200 	strd	r3, r2, [r5]
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d905      	bls.n	800037a <__udivmoddi4+0xba>
 800036e:	b10d      	cbz	r5, 8000374 <__udivmoddi4+0xb4>
 8000370:	e9c5 0100 	strd	r0, r1, [r5]
 8000374:	2100      	movs	r1, #0
 8000376:	4608      	mov	r0, r1
 8000378:	e7f5      	b.n	8000366 <__udivmoddi4+0xa6>
 800037a:	fab3 f183 	clz	r1, r3
 800037e:	2900      	cmp	r1, #0
 8000380:	d146      	bne.n	8000410 <__udivmoddi4+0x150>
 8000382:	42a3      	cmp	r3, r4
 8000384:	d302      	bcc.n	800038c <__udivmoddi4+0xcc>
 8000386:	4290      	cmp	r0, r2
 8000388:	f0c0 80f0 	bcc.w	800056c <__udivmoddi4+0x2ac>
 800038c:	1a86      	subs	r6, r0, r2
 800038e:	eb64 0303 	sbc.w	r3, r4, r3
 8000392:	2001      	movs	r0, #1
 8000394:	2d00      	cmp	r5, #0
 8000396:	d0e6      	beq.n	8000366 <__udivmoddi4+0xa6>
 8000398:	e9c5 6300 	strd	r6, r3, [r5]
 800039c:	e7e3      	b.n	8000366 <__udivmoddi4+0xa6>
 800039e:	2a00      	cmp	r2, #0
 80003a0:	f040 8090 	bne.w	80004c4 <__udivmoddi4+0x204>
 80003a4:	eba1 040c 	sub.w	r4, r1, ip
 80003a8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003ac:	fa1f f78c 	uxth.w	r7, ip
 80003b0:	2101      	movs	r1, #1
 80003b2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003b6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ba:	fb08 4416 	mls	r4, r8, r6, r4
 80003be:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003c2:	fb07 f006 	mul.w	r0, r7, r6
 80003c6:	4298      	cmp	r0, r3
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x11c>
 80003ca:	eb1c 0303 	adds.w	r3, ip, r3
 80003ce:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x11a>
 80003d4:	4298      	cmp	r0, r3
 80003d6:	f200 80cd 	bhi.w	8000574 <__udivmoddi4+0x2b4>
 80003da:	4626      	mov	r6, r4
 80003dc:	1a1c      	subs	r4, r3, r0
 80003de:	fa1f f38e 	uxth.w	r3, lr
 80003e2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003e6:	fb08 4410 	mls	r4, r8, r0, r4
 80003ea:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ee:	fb00 f707 	mul.w	r7, r0, r7
 80003f2:	429f      	cmp	r7, r3
 80003f4:	d908      	bls.n	8000408 <__udivmoddi4+0x148>
 80003f6:	eb1c 0303 	adds.w	r3, ip, r3
 80003fa:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 80003fe:	d202      	bcs.n	8000406 <__udivmoddi4+0x146>
 8000400:	429f      	cmp	r7, r3
 8000402:	f200 80b0 	bhi.w	8000566 <__udivmoddi4+0x2a6>
 8000406:	4620      	mov	r0, r4
 8000408:	1bdb      	subs	r3, r3, r7
 800040a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800040e:	e7a5      	b.n	800035c <__udivmoddi4+0x9c>
 8000410:	f1c1 0620 	rsb	r6, r1, #32
 8000414:	408b      	lsls	r3, r1
 8000416:	fa22 f706 	lsr.w	r7, r2, r6
 800041a:	431f      	orrs	r7, r3
 800041c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000420:	fa04 f301 	lsl.w	r3, r4, r1
 8000424:	ea43 030c 	orr.w	r3, r3, ip
 8000428:	40f4      	lsrs	r4, r6
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	0c38      	lsrs	r0, r7, #16
 8000430:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000434:	fbb4 fef0 	udiv	lr, r4, r0
 8000438:	fa1f fc87 	uxth.w	ip, r7
 800043c:	fb00 441e 	mls	r4, r0, lr, r4
 8000440:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000444:	fb0e f90c 	mul.w	r9, lr, ip
 8000448:	45a1      	cmp	r9, r4
 800044a:	fa02 f201 	lsl.w	r2, r2, r1
 800044e:	d90a      	bls.n	8000466 <__udivmoddi4+0x1a6>
 8000450:	193c      	adds	r4, r7, r4
 8000452:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000456:	f080 8084 	bcs.w	8000562 <__udivmoddi4+0x2a2>
 800045a:	45a1      	cmp	r9, r4
 800045c:	f240 8081 	bls.w	8000562 <__udivmoddi4+0x2a2>
 8000460:	f1ae 0e02 	sub.w	lr, lr, #2
 8000464:	443c      	add	r4, r7
 8000466:	eba4 0409 	sub.w	r4, r4, r9
 800046a:	fa1f f983 	uxth.w	r9, r3
 800046e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000472:	fb00 4413 	mls	r4, r0, r3, r4
 8000476:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800047a:	fb03 fc0c 	mul.w	ip, r3, ip
 800047e:	45a4      	cmp	ip, r4
 8000480:	d907      	bls.n	8000492 <__udivmoddi4+0x1d2>
 8000482:	193c      	adds	r4, r7, r4
 8000484:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000488:	d267      	bcs.n	800055a <__udivmoddi4+0x29a>
 800048a:	45a4      	cmp	ip, r4
 800048c:	d965      	bls.n	800055a <__udivmoddi4+0x29a>
 800048e:	3b02      	subs	r3, #2
 8000490:	443c      	add	r4, r7
 8000492:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000496:	fba0 9302 	umull	r9, r3, r0, r2
 800049a:	eba4 040c 	sub.w	r4, r4, ip
 800049e:	429c      	cmp	r4, r3
 80004a0:	46ce      	mov	lr, r9
 80004a2:	469c      	mov	ip, r3
 80004a4:	d351      	bcc.n	800054a <__udivmoddi4+0x28a>
 80004a6:	d04e      	beq.n	8000546 <__udivmoddi4+0x286>
 80004a8:	b155      	cbz	r5, 80004c0 <__udivmoddi4+0x200>
 80004aa:	ebb8 030e 	subs.w	r3, r8, lr
 80004ae:	eb64 040c 	sbc.w	r4, r4, ip
 80004b2:	fa04 f606 	lsl.w	r6, r4, r6
 80004b6:	40cb      	lsrs	r3, r1
 80004b8:	431e      	orrs	r6, r3
 80004ba:	40cc      	lsrs	r4, r1
 80004bc:	e9c5 6400 	strd	r6, r4, [r5]
 80004c0:	2100      	movs	r1, #0
 80004c2:	e750      	b.n	8000366 <__udivmoddi4+0xa6>
 80004c4:	f1c2 0320 	rsb	r3, r2, #32
 80004c8:	fa20 f103 	lsr.w	r1, r0, r3
 80004cc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d0:	fa24 f303 	lsr.w	r3, r4, r3
 80004d4:	4094      	lsls	r4, r2
 80004d6:	430c      	orrs	r4, r1
 80004d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004dc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004e0:	fa1f f78c 	uxth.w	r7, ip
 80004e4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004e8:	fb08 3110 	mls	r1, r8, r0, r3
 80004ec:	0c23      	lsrs	r3, r4, #16
 80004ee:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004f2:	fb00 f107 	mul.w	r1, r0, r7
 80004f6:	4299      	cmp	r1, r3
 80004f8:	d908      	bls.n	800050c <__udivmoddi4+0x24c>
 80004fa:	eb1c 0303 	adds.w	r3, ip, r3
 80004fe:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000502:	d22c      	bcs.n	800055e <__udivmoddi4+0x29e>
 8000504:	4299      	cmp	r1, r3
 8000506:	d92a      	bls.n	800055e <__udivmoddi4+0x29e>
 8000508:	3802      	subs	r0, #2
 800050a:	4463      	add	r3, ip
 800050c:	1a5b      	subs	r3, r3, r1
 800050e:	b2a4      	uxth	r4, r4
 8000510:	fbb3 f1f8 	udiv	r1, r3, r8
 8000514:	fb08 3311 	mls	r3, r8, r1, r3
 8000518:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800051c:	fb01 f307 	mul.w	r3, r1, r7
 8000520:	42a3      	cmp	r3, r4
 8000522:	d908      	bls.n	8000536 <__udivmoddi4+0x276>
 8000524:	eb1c 0404 	adds.w	r4, ip, r4
 8000528:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 800052c:	d213      	bcs.n	8000556 <__udivmoddi4+0x296>
 800052e:	42a3      	cmp	r3, r4
 8000530:	d911      	bls.n	8000556 <__udivmoddi4+0x296>
 8000532:	3902      	subs	r1, #2
 8000534:	4464      	add	r4, ip
 8000536:	1ae4      	subs	r4, r4, r3
 8000538:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800053c:	e739      	b.n	80003b2 <__udivmoddi4+0xf2>
 800053e:	4604      	mov	r4, r0
 8000540:	e6f0      	b.n	8000324 <__udivmoddi4+0x64>
 8000542:	4608      	mov	r0, r1
 8000544:	e706      	b.n	8000354 <__udivmoddi4+0x94>
 8000546:	45c8      	cmp	r8, r9
 8000548:	d2ae      	bcs.n	80004a8 <__udivmoddi4+0x1e8>
 800054a:	ebb9 0e02 	subs.w	lr, r9, r2
 800054e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000552:	3801      	subs	r0, #1
 8000554:	e7a8      	b.n	80004a8 <__udivmoddi4+0x1e8>
 8000556:	4631      	mov	r1, r6
 8000558:	e7ed      	b.n	8000536 <__udivmoddi4+0x276>
 800055a:	4603      	mov	r3, r0
 800055c:	e799      	b.n	8000492 <__udivmoddi4+0x1d2>
 800055e:	4630      	mov	r0, r6
 8000560:	e7d4      	b.n	800050c <__udivmoddi4+0x24c>
 8000562:	46d6      	mov	lr, sl
 8000564:	e77f      	b.n	8000466 <__udivmoddi4+0x1a6>
 8000566:	4463      	add	r3, ip
 8000568:	3802      	subs	r0, #2
 800056a:	e74d      	b.n	8000408 <__udivmoddi4+0x148>
 800056c:	4606      	mov	r6, r0
 800056e:	4623      	mov	r3, r4
 8000570:	4608      	mov	r0, r1
 8000572:	e70f      	b.n	8000394 <__udivmoddi4+0xd4>
 8000574:	3e02      	subs	r6, #2
 8000576:	4463      	add	r3, ip
 8000578:	e730      	b.n	80003dc <__udivmoddi4+0x11c>
 800057a:	bf00      	nop

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000584:	f000 fb83 	bl	8000c8e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000588:	f000 f840 	bl	800060c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800058c:	f000 f8bc 	bl	8000708 <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 8000590:	f000 f88e 	bl	80006b0 <MX_LPUART1_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000594:	f003 fa8c 	bl	8003ab0 <osKernelInitialize>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of Queue_1 */
  Queue_1Handle = osMessageQueueNew (8, sizeof(uint8_t), &Queue_1_attributes);
 8000598:	4a11      	ldr	r2, [pc, #68]	@ (80005e0 <main+0x60>)
 800059a:	2101      	movs	r1, #1
 800059c:	2008      	movs	r0, #8
 800059e:	f003 fbab 	bl	8003cf8 <osMessageQueueNew>
 80005a2:	4603      	mov	r3, r0
 80005a4:	4a0f      	ldr	r2, [pc, #60]	@ (80005e4 <main+0x64>)
 80005a6:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of Sender_Task_1 */
  Sender_Task_1Handle = osThreadNew(Start_Sender_Task_1, NULL, &Sender_Task_1_attributes);
 80005a8:	4a0f      	ldr	r2, [pc, #60]	@ (80005e8 <main+0x68>)
 80005aa:	2100      	movs	r1, #0
 80005ac:	480f      	ldr	r0, [pc, #60]	@ (80005ec <main+0x6c>)
 80005ae:	f003 fac9 	bl	8003b44 <osThreadNew>
 80005b2:	4603      	mov	r3, r0
 80005b4:	4a0e      	ldr	r2, [pc, #56]	@ (80005f0 <main+0x70>)
 80005b6:	6013      	str	r3, [r2, #0]

  /* creation of Sender_Task_2 */
  Sender_Task_2Handle = osThreadNew(Start_Sender_Task_2, NULL, &Sender_Task_2_attributes);
 80005b8:	4a0e      	ldr	r2, [pc, #56]	@ (80005f4 <main+0x74>)
 80005ba:	2100      	movs	r1, #0
 80005bc:	480e      	ldr	r0, [pc, #56]	@ (80005f8 <main+0x78>)
 80005be:	f003 fac1 	bl	8003b44 <osThreadNew>
 80005c2:	4603      	mov	r3, r0
 80005c4:	4a0d      	ldr	r2, [pc, #52]	@ (80005fc <main+0x7c>)
 80005c6:	6013      	str	r3, [r2, #0]

  /* creation of Receiver_Task */
  Receiver_TaskHandle = osThreadNew(Start_Receiver_Task, NULL, &Receiver_Task_attributes);
 80005c8:	4a0d      	ldr	r2, [pc, #52]	@ (8000600 <main+0x80>)
 80005ca:	2100      	movs	r1, #0
 80005cc:	480d      	ldr	r0, [pc, #52]	@ (8000604 <main+0x84>)
 80005ce:	f003 fab9 	bl	8003b44 <osThreadNew>
 80005d2:	4603      	mov	r3, r0
 80005d4:	4a0c      	ldr	r2, [pc, #48]	@ (8000608 <main+0x88>)
 80005d6:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80005d8:	f003 fa8e 	bl	8003af8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80005dc:	bf00      	nop
 80005de:	e7fd      	b.n	80005dc <main+0x5c>
 80005e0:	08007d0c 	.word	0x08007d0c
 80005e4:	2000011c 	.word	0x2000011c
 80005e8:	08007ca0 	.word	0x08007ca0
 80005ec:	08000751 	.word	0x08000751
 80005f0:	20000110 	.word	0x20000110
 80005f4:	08007cc4 	.word	0x08007cc4
 80005f8:	080007cd 	.word	0x080007cd
 80005fc:	20000114 	.word	0x20000114
 8000600:	08007ce8 	.word	0x08007ce8
 8000604:	08000821 	.word	0x08000821
 8000608:	20000118 	.word	0x20000118

0800060c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	b096      	sub	sp, #88	@ 0x58
 8000610:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000612:	f107 0314 	add.w	r3, r7, #20
 8000616:	2244      	movs	r2, #68	@ 0x44
 8000618:	2100      	movs	r1, #0
 800061a:	4618      	mov	r0, r3
 800061c:	f006 fcf6 	bl	800700c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000620:	463b      	mov	r3, r7
 8000622:	2200      	movs	r2, #0
 8000624:	601a      	str	r2, [r3, #0]
 8000626:	605a      	str	r2, [r3, #4]
 8000628:	609a      	str	r2, [r3, #8]
 800062a:	60da      	str	r2, [r3, #12]
 800062c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800062e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000632:	f000 fde7 	bl	8001204 <HAL_PWREx_ControlVoltageScaling>
 8000636:	4603      	mov	r3, r0
 8000638:	2b00      	cmp	r3, #0
 800063a:	d001      	beq.n	8000640 <SystemClock_Config+0x34>
  {
    Error_Handler();
 800063c:	f000 f920 	bl	8000880 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000640:	2302      	movs	r3, #2
 8000642:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000644:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000648:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800064a:	2340      	movs	r3, #64	@ 0x40
 800064c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800064e:	2302      	movs	r3, #2
 8000650:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000652:	2302      	movs	r3, #2
 8000654:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000656:	2301      	movs	r3, #1
 8000658:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 800065a:	230a      	movs	r3, #10
 800065c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800065e:	2302      	movs	r3, #2
 8000660:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000662:	2302      	movs	r3, #2
 8000664:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000666:	2302      	movs	r3, #2
 8000668:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800066a:	f107 0314 	add.w	r3, r7, #20
 800066e:	4618      	mov	r0, r3
 8000670:	f000 fe2e 	bl	80012d0 <HAL_RCC_OscConfig>
 8000674:	4603      	mov	r3, r0
 8000676:	2b00      	cmp	r3, #0
 8000678:	d001      	beq.n	800067e <SystemClock_Config+0x72>
  {
    Error_Handler();
 800067a:	f000 f901 	bl	8000880 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800067e:	230f      	movs	r3, #15
 8000680:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000682:	2303      	movs	r3, #3
 8000684:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000686:	2300      	movs	r3, #0
 8000688:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800068a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800068e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000690:	2300      	movs	r3, #0
 8000692:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000694:	463b      	mov	r3, r7
 8000696:	2104      	movs	r1, #4
 8000698:	4618      	mov	r0, r3
 800069a:	f001 fa33 	bl	8001b04 <HAL_RCC_ClockConfig>
 800069e:	4603      	mov	r3, r0
 80006a0:	2b00      	cmp	r3, #0
 80006a2:	d001      	beq.n	80006a8 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80006a4:	f000 f8ec 	bl	8000880 <Error_Handler>
  }
}
 80006a8:	bf00      	nop
 80006aa:	3758      	adds	r7, #88	@ 0x58
 80006ac:	46bd      	mov	sp, r7
 80006ae:	bd80      	pop	{r7, pc}

080006b0 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 80006b4:	4b12      	ldr	r3, [pc, #72]	@ (8000700 <MX_LPUART1_UART_Init+0x50>)
 80006b6:	4a13      	ldr	r2, [pc, #76]	@ (8000704 <MX_LPUART1_UART_Init+0x54>)
 80006b8:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 80006ba:	4b11      	ldr	r3, [pc, #68]	@ (8000700 <MX_LPUART1_UART_Init+0x50>)
 80006bc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80006c0:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80006c2:	4b0f      	ldr	r3, [pc, #60]	@ (8000700 <MX_LPUART1_UART_Init+0x50>)
 80006c4:	2200      	movs	r2, #0
 80006c6:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80006c8:	4b0d      	ldr	r3, [pc, #52]	@ (8000700 <MX_LPUART1_UART_Init+0x50>)
 80006ca:	2200      	movs	r2, #0
 80006cc:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 80006ce:	4b0c      	ldr	r3, [pc, #48]	@ (8000700 <MX_LPUART1_UART_Init+0x50>)
 80006d0:	2200      	movs	r2, #0
 80006d2:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80006d4:	4b0a      	ldr	r3, [pc, #40]	@ (8000700 <MX_LPUART1_UART_Init+0x50>)
 80006d6:	220c      	movs	r2, #12
 80006d8:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006da:	4b09      	ldr	r3, [pc, #36]	@ (8000700 <MX_LPUART1_UART_Init+0x50>)
 80006dc:	2200      	movs	r2, #0
 80006de:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80006e0:	4b07      	ldr	r3, [pc, #28]	@ (8000700 <MX_LPUART1_UART_Init+0x50>)
 80006e2:	2200      	movs	r2, #0
 80006e4:	621a      	str	r2, [r3, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80006e6:	4b06      	ldr	r3, [pc, #24]	@ (8000700 <MX_LPUART1_UART_Init+0x50>)
 80006e8:	2200      	movs	r2, #0
 80006ea:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80006ec:	4804      	ldr	r0, [pc, #16]	@ (8000700 <MX_LPUART1_UART_Init+0x50>)
 80006ee:	f002 fbef 	bl	8002ed0 <HAL_UART_Init>
 80006f2:	4603      	mov	r3, r0
 80006f4:	2b00      	cmp	r3, #0
 80006f6:	d001      	beq.n	80006fc <MX_LPUART1_UART_Init+0x4c>
  {
    Error_Handler();
 80006f8:	f000 f8c2 	bl	8000880 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 80006fc:	bf00      	nop
 80006fe:	bd80      	pop	{r7, pc}
 8000700:	20000088 	.word	0x20000088
 8000704:	40008000 	.word	0x40008000

08000708 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	b082      	sub	sp, #8
 800070c:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800070e:	4b0f      	ldr	r3, [pc, #60]	@ (800074c <MX_GPIO_Init+0x44>)
 8000710:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000712:	4a0e      	ldr	r2, [pc, #56]	@ (800074c <MX_GPIO_Init+0x44>)
 8000714:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000718:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800071a:	4b0c      	ldr	r3, [pc, #48]	@ (800074c <MX_GPIO_Init+0x44>)
 800071c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800071e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000722:	607b      	str	r3, [r7, #4]
 8000724:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 8000726:	f000 fdc3 	bl	80012b0 <HAL_PWREx_EnableVddIO2>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800072a:	4b08      	ldr	r3, [pc, #32]	@ (800074c <MX_GPIO_Init+0x44>)
 800072c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800072e:	4a07      	ldr	r2, [pc, #28]	@ (800074c <MX_GPIO_Init+0x44>)
 8000730:	f043 0301 	orr.w	r3, r3, #1
 8000734:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000736:	4b05      	ldr	r3, [pc, #20]	@ (800074c <MX_GPIO_Init+0x44>)
 8000738:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800073a:	f003 0301 	and.w	r3, r3, #1
 800073e:	603b      	str	r3, [r7, #0]
 8000740:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000742:	bf00      	nop
 8000744:	3708      	adds	r7, #8
 8000746:	46bd      	mov	sp, r7
 8000748:	bd80      	pop	{r7, pc}
 800074a:	bf00      	nop
 800074c:	40021000 	.word	0x40021000

08000750 <Start_Sender_Task_1>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_Start_Sender_Task_1 */
void Start_Sender_Task_1(void *argument)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	b084      	sub	sp, #16
 8000754:	af00      	add	r7, sp, #0
 8000756:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  uint8_t count = 1;
 8000758:	2301      	movs	r3, #1
 800075a:	72fb      	strb	r3, [r7, #11]
  /* Infinite loop */
  for(;;)
  {
    printf("Sender Task 1\r\n");
 800075c:	4816      	ldr	r0, [pc, #88]	@ (80007b8 <Start_Sender_Task_1+0x68>)
 800075e:	f006 fb75 	bl	8006e4c <puts>

    // Try to put a message in the queue
    osStatus_t status = osMessageQueuePut(Queue_1Handle, &count, 0, 500);
 8000762:	4b16      	ldr	r3, [pc, #88]	@ (80007bc <Start_Sender_Task_1+0x6c>)
 8000764:	6818      	ldr	r0, [r3, #0]
 8000766:	f107 010b 	add.w	r1, r7, #11
 800076a:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800076e:	2200      	movs	r2, #0
 8000770:	f003 fb36 	bl	8003de0 <osMessageQueuePut>
 8000774:	60f8      	str	r0, [r7, #12]

    // Check if the queue is full
    if(status == osErrorResource)
 8000776:	68fb      	ldr	r3, [r7, #12]
 8000778:	f113 0f03 	cmn.w	r3, #3
 800077c:	d103      	bne.n	8000786 <Start_Sender_Task_1+0x36>
    {
      printf("Queue is full.\r\n");
 800077e:	4810      	ldr	r0, [pc, #64]	@ (80007c0 <Start_Sender_Task_1+0x70>)
 8000780:	f006 fb64 	bl	8006e4c <puts>
 8000784:	e003      	b.n	800078e <Start_Sender_Task_1+0x3e>
    }
    else
    {
      count++;
 8000786:	7afb      	ldrb	r3, [r7, #11]
 8000788:	3301      	adds	r3, #1
 800078a:	b2db      	uxtb	r3, r3
 800078c:	72fb      	strb	r3, [r7, #11]
    }

    // Terminate Sender_Task_2 if count reaches 21
    if(count == 21)
 800078e:	7afb      	ldrb	r3, [r7, #11]
 8000790:	2b15      	cmp	r3, #21
 8000792:	d104      	bne.n	800079e <Start_Sender_Task_1+0x4e>
    {
      osThreadTerminate(Sender_Task_2Handle);
 8000794:	4b0b      	ldr	r3, [pc, #44]	@ (80007c4 <Start_Sender_Task_1+0x74>)
 8000796:	681b      	ldr	r3, [r3, #0]
 8000798:	4618      	mov	r0, r3
 800079a:	f003 fa65 	bl	8003c68 <osThreadTerminate>
    }

    // Terminate Sender_Task_1 if count reaches 41
    if(count == 41)
 800079e:	7afb      	ldrb	r3, [r7, #11]
 80007a0:	2b29      	cmp	r3, #41	@ 0x29
 80007a2:	d104      	bne.n	80007ae <Start_Sender_Task_1+0x5e>
    {
      osThreadTerminate(Sender_Task_1Handle);
 80007a4:	4b08      	ldr	r3, [pc, #32]	@ (80007c8 <Start_Sender_Task_1+0x78>)
 80007a6:	681b      	ldr	r3, [r3, #0]
 80007a8:	4618      	mov	r0, r3
 80007aa:	f003 fa5d 	bl	8003c68 <osThreadTerminate>
    }

    osDelay(1000);
 80007ae:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80007b2:	f003 fa86 	bl	8003cc2 <osDelay>
  {
 80007b6:	e7d1      	b.n	800075c <Start_Sender_Task_1+0xc>
 80007b8:	08007c2c 	.word	0x08007c2c
 80007bc:	2000011c 	.word	0x2000011c
 80007c0:	08007c3c 	.word	0x08007c3c
 80007c4:	20000114 	.word	0x20000114
 80007c8:	20000110 	.word	0x20000110

080007cc <Start_Sender_Task_2>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Start_Sender_Task_2 */
void Start_Sender_Task_2(void *argument)
{
 80007cc:	b580      	push	{r7, lr}
 80007ce:	b084      	sub	sp, #16
 80007d0:	af00      	add	r7, sp, #0
 80007d2:	6078      	str	r0, [r7, #4]
	  /* USER CODE BEGIN Start_Sender_Task_2 */
		uint8_t count2 = 21;
 80007d4:	2315      	movs	r3, #21
 80007d6:	72fb      	strb	r3, [r7, #11]
	  /* Infinite loop */
	  for(;;)
	  {
		    printf("Sender Task 2\r\n");
 80007d8:	480e      	ldr	r0, [pc, #56]	@ (8000814 <Start_Sender_Task_2+0x48>)
 80007da:	f006 fb37 	bl	8006e4c <puts>
		    // Try to put a message in the queue
		    osStatus_t status = osMessageQueuePut(Queue_1Handle, &count2, 0, 500);
 80007de:	4b0e      	ldr	r3, [pc, #56]	@ (8000818 <Start_Sender_Task_2+0x4c>)
 80007e0:	6818      	ldr	r0, [r3, #0]
 80007e2:	f107 010b 	add.w	r1, r7, #11
 80007e6:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80007ea:	2200      	movs	r2, #0
 80007ec:	f003 faf8 	bl	8003de0 <osMessageQueuePut>
 80007f0:	60f8      	str	r0, [r7, #12]

		    // Check if the queue is full
		    if(status == osErrorResource)
 80007f2:	68fb      	ldr	r3, [r7, #12]
 80007f4:	f113 0f03 	cmn.w	r3, #3
 80007f8:	d103      	bne.n	8000802 <Start_Sender_Task_2+0x36>
		    {
		      printf("Queue is full.\r\n");
 80007fa:	4808      	ldr	r0, [pc, #32]	@ (800081c <Start_Sender_Task_2+0x50>)
 80007fc:	f006 fb26 	bl	8006e4c <puts>
 8000800:	e003      	b.n	800080a <Start_Sender_Task_2+0x3e>
		    }
		    else
		    {
		      count2++;
 8000802:	7afb      	ldrb	r3, [r7, #11]
 8000804:	3301      	adds	r3, #1
 8000806:	b2db      	uxtb	r3, r3
 8000808:	72fb      	strb	r3, [r7, #11]
		    }
		    osDelay(1000);
 800080a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800080e:	f003 fa58 	bl	8003cc2 <osDelay>
	  {
 8000812:	e7e1      	b.n	80007d8 <Start_Sender_Task_2+0xc>
 8000814:	08007c4c 	.word	0x08007c4c
 8000818:	2000011c 	.word	0x2000011c
 800081c:	08007c3c 	.word	0x08007c3c

08000820 <Start_Receiver_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Start_Receiver_Task */
void Start_Receiver_Task(void *argument)
{
 8000820:	b580      	push	{r7, lr}
 8000822:	b084      	sub	sp, #16
 8000824:	af00      	add	r7, sp, #0
 8000826:	6078      	str	r0, [r7, #4]
		uint8_t res;
	  /* Infinite loop */
	  for(;;)
	  {

		if(osMessageQueueGet(Queue_1Handle, &res, NULL, 500) == osOK)
 8000828:	4b0a      	ldr	r3, [pc, #40]	@ (8000854 <Start_Receiver_Task+0x34>)
 800082a:	6818      	ldr	r0, [r3, #0]
 800082c:	f107 010f 	add.w	r1, r7, #15
 8000830:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8000834:	2200      	movs	r2, #0
 8000836:	f003 fb33 	bl	8003ea0 <osMessageQueueGet>
 800083a:	4603      	mov	r3, r0
 800083c:	2b00      	cmp	r3, #0
 800083e:	d104      	bne.n	800084a <Start_Receiver_Task+0x2a>
		{
			printf("Receiver Task -----> Received Data : %d\r\n",res);
 8000840:	7bfb      	ldrb	r3, [r7, #15]
 8000842:	4619      	mov	r1, r3
 8000844:	4804      	ldr	r0, [pc, #16]	@ (8000858 <Start_Receiver_Task+0x38>)
 8000846:	f006 fa99 	bl	8006d7c <iprintf>
		}
		osDelay(1000);
 800084a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800084e:	f003 fa38 	bl	8003cc2 <osDelay>
		if(osMessageQueueGet(Queue_1Handle, &res, NULL, 500) == osOK)
 8000852:	e7e9      	b.n	8000828 <Start_Receiver_Task+0x8>
 8000854:	2000011c 	.word	0x2000011c
 8000858:	08007c5c 	.word	0x08007c5c

0800085c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	b082      	sub	sp, #8
 8000860:	af00      	add	r7, sp, #0
 8000862:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	681b      	ldr	r3, [r3, #0]
 8000868:	4a04      	ldr	r2, [pc, #16]	@ (800087c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800086a:	4293      	cmp	r3, r2
 800086c:	d101      	bne.n	8000872 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800086e:	f000 fa27 	bl	8000cc0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000872:	bf00      	nop
 8000874:	3708      	adds	r7, #8
 8000876:	46bd      	mov	sp, r7
 8000878:	bd80      	pop	{r7, pc}
 800087a:	bf00      	nop
 800087c:	40001000 	.word	0x40001000

08000880 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000880:	b480      	push	{r7}
 8000882:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000884:	b672      	cpsid	i
}
 8000886:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000888:	bf00      	nop
 800088a:	e7fd      	b.n	8000888 <Error_Handler+0x8>

0800088c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	b082      	sub	sp, #8
 8000890:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000892:	4b11      	ldr	r3, [pc, #68]	@ (80008d8 <HAL_MspInit+0x4c>)
 8000894:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000896:	4a10      	ldr	r2, [pc, #64]	@ (80008d8 <HAL_MspInit+0x4c>)
 8000898:	f043 0301 	orr.w	r3, r3, #1
 800089c:	6613      	str	r3, [r2, #96]	@ 0x60
 800089e:	4b0e      	ldr	r3, [pc, #56]	@ (80008d8 <HAL_MspInit+0x4c>)
 80008a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80008a2:	f003 0301 	and.w	r3, r3, #1
 80008a6:	607b      	str	r3, [r7, #4]
 80008a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008aa:	4b0b      	ldr	r3, [pc, #44]	@ (80008d8 <HAL_MspInit+0x4c>)
 80008ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80008ae:	4a0a      	ldr	r2, [pc, #40]	@ (80008d8 <HAL_MspInit+0x4c>)
 80008b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80008b4:	6593      	str	r3, [r2, #88]	@ 0x58
 80008b6:	4b08      	ldr	r3, [pc, #32]	@ (80008d8 <HAL_MspInit+0x4c>)
 80008b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80008ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80008be:	603b      	str	r3, [r7, #0]
 80008c0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80008c2:	2200      	movs	r2, #0
 80008c4:	210f      	movs	r1, #15
 80008c6:	f06f 0001 	mvn.w	r0, #1
 80008ca:	f000 fad1 	bl	8000e70 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008ce:	bf00      	nop
 80008d0:	3708      	adds	r7, #8
 80008d2:	46bd      	mov	sp, r7
 80008d4:	bd80      	pop	{r7, pc}
 80008d6:	bf00      	nop
 80008d8:	40021000 	.word	0x40021000

080008dc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80008dc:	b580      	push	{r7, lr}
 80008de:	b0ac      	sub	sp, #176	@ 0xb0
 80008e0:	af00      	add	r7, sp, #0
 80008e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008e4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80008e8:	2200      	movs	r2, #0
 80008ea:	601a      	str	r2, [r3, #0]
 80008ec:	605a      	str	r2, [r3, #4]
 80008ee:	609a      	str	r2, [r3, #8]
 80008f0:	60da      	str	r2, [r3, #12]
 80008f2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80008f4:	f107 0310 	add.w	r3, r7, #16
 80008f8:	228c      	movs	r2, #140	@ 0x8c
 80008fa:	2100      	movs	r1, #0
 80008fc:	4618      	mov	r0, r3
 80008fe:	f006 fb85 	bl	800700c <memset>
  if(huart->Instance==LPUART1)
 8000902:	687b      	ldr	r3, [r7, #4]
 8000904:	681b      	ldr	r3, [r3, #0]
 8000906:	4a22      	ldr	r2, [pc, #136]	@ (8000990 <HAL_UART_MspInit+0xb4>)
 8000908:	4293      	cmp	r3, r2
 800090a:	d13d      	bne.n	8000988 <HAL_UART_MspInit+0xac>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 800090c:	2320      	movs	r3, #32
 800090e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8000910:	2300      	movs	r3, #0
 8000912:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000914:	f107 0310 	add.w	r3, r7, #16
 8000918:	4618      	mov	r0, r3
 800091a:	f001 fb49 	bl	8001fb0 <HAL_RCCEx_PeriphCLKConfig>
 800091e:	4603      	mov	r3, r0
 8000920:	2b00      	cmp	r3, #0
 8000922:	d001      	beq.n	8000928 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000924:	f7ff ffac 	bl	8000880 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8000928:	4b1a      	ldr	r3, [pc, #104]	@ (8000994 <HAL_UART_MspInit+0xb8>)
 800092a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800092c:	4a19      	ldr	r2, [pc, #100]	@ (8000994 <HAL_UART_MspInit+0xb8>)
 800092e:	f043 0301 	orr.w	r3, r3, #1
 8000932:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8000934:	4b17      	ldr	r3, [pc, #92]	@ (8000994 <HAL_UART_MspInit+0xb8>)
 8000936:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000938:	f003 0301 	and.w	r3, r3, #1
 800093c:	60fb      	str	r3, [r7, #12]
 800093e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000940:	4b14      	ldr	r3, [pc, #80]	@ (8000994 <HAL_UART_MspInit+0xb8>)
 8000942:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000944:	4a13      	ldr	r2, [pc, #76]	@ (8000994 <HAL_UART_MspInit+0xb8>)
 8000946:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800094a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800094c:	4b11      	ldr	r3, [pc, #68]	@ (8000994 <HAL_UART_MspInit+0xb8>)
 800094e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000950:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000954:	60bb      	str	r3, [r7, #8]
 8000956:	68bb      	ldr	r3, [r7, #8]
    HAL_PWREx_EnableVddIO2();
 8000958:	f000 fcaa 	bl	80012b0 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 800095c:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8000960:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000964:	2302      	movs	r3, #2
 8000966:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800096a:	2300      	movs	r3, #0
 800096c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000970:	2303      	movs	r3, #3
 8000972:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8000976:	2308      	movs	r3, #8
 8000978:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800097c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000980:	4619      	mov	r1, r3
 8000982:	4805      	ldr	r0, [pc, #20]	@ (8000998 <HAL_UART_MspInit+0xbc>)
 8000984:	f000 fa9e 	bl	8000ec4 <HAL_GPIO_Init>

  /* USER CODE END LPUART1_MspInit 1 */

  }

}
 8000988:	bf00      	nop
 800098a:	37b0      	adds	r7, #176	@ 0xb0
 800098c:	46bd      	mov	sp, r7
 800098e:	bd80      	pop	{r7, pc}
 8000990:	40008000 	.word	0x40008000
 8000994:	40021000 	.word	0x40021000
 8000998:	48001800 	.word	0x48001800

0800099c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	b08e      	sub	sp, #56	@ 0x38
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 80009a4:	2300      	movs	r3, #0
 80009a6:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80009aa:	4b34      	ldr	r3, [pc, #208]	@ (8000a7c <HAL_InitTick+0xe0>)
 80009ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80009ae:	4a33      	ldr	r2, [pc, #204]	@ (8000a7c <HAL_InitTick+0xe0>)
 80009b0:	f043 0310 	orr.w	r3, r3, #16
 80009b4:	6593      	str	r3, [r2, #88]	@ 0x58
 80009b6:	4b31      	ldr	r3, [pc, #196]	@ (8000a7c <HAL_InitTick+0xe0>)
 80009b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80009ba:	f003 0310 	and.w	r3, r3, #16
 80009be:	60fb      	str	r3, [r7, #12]
 80009c0:	68fb      	ldr	r3, [r7, #12]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80009c2:	f107 0210 	add.w	r2, r7, #16
 80009c6:	f107 0314 	add.w	r3, r7, #20
 80009ca:	4611      	mov	r1, r2
 80009cc:	4618      	mov	r0, r3
 80009ce:	f001 fa5d 	bl	8001e8c <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80009d2:	6a3b      	ldr	r3, [r7, #32]
 80009d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80009d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80009d8:	2b00      	cmp	r3, #0
 80009da:	d103      	bne.n	80009e4 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80009dc:	f001 fa2a 	bl	8001e34 <HAL_RCC_GetPCLK1Freq>
 80009e0:	6378      	str	r0, [r7, #52]	@ 0x34
 80009e2:	e004      	b.n	80009ee <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80009e4:	f001 fa26 	bl	8001e34 <HAL_RCC_GetPCLK1Freq>
 80009e8:	4603      	mov	r3, r0
 80009ea:	005b      	lsls	r3, r3, #1
 80009ec:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80009ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80009f0:	4a23      	ldr	r2, [pc, #140]	@ (8000a80 <HAL_InitTick+0xe4>)
 80009f2:	fba2 2303 	umull	r2, r3, r2, r3
 80009f6:	0c9b      	lsrs	r3, r3, #18
 80009f8:	3b01      	subs	r3, #1
 80009fa:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80009fc:	4b21      	ldr	r3, [pc, #132]	@ (8000a84 <HAL_InitTick+0xe8>)
 80009fe:	4a22      	ldr	r2, [pc, #136]	@ (8000a88 <HAL_InitTick+0xec>)
 8000a00:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000a02:	4b20      	ldr	r3, [pc, #128]	@ (8000a84 <HAL_InitTick+0xe8>)
 8000a04:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000a08:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000a0a:	4a1e      	ldr	r2, [pc, #120]	@ (8000a84 <HAL_InitTick+0xe8>)
 8000a0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000a0e:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000a10:	4b1c      	ldr	r3, [pc, #112]	@ (8000a84 <HAL_InitTick+0xe8>)
 8000a12:	2200      	movs	r2, #0
 8000a14:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a16:	4b1b      	ldr	r3, [pc, #108]	@ (8000a84 <HAL_InitTick+0xe8>)
 8000a18:	2200      	movs	r2, #0
 8000a1a:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a1c:	4b19      	ldr	r3, [pc, #100]	@ (8000a84 <HAL_InitTick+0xe8>)
 8000a1e:	2200      	movs	r2, #0
 8000a20:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8000a22:	4818      	ldr	r0, [pc, #96]	@ (8000a84 <HAL_InitTick+0xe8>)
 8000a24:	f001 ff8e 	bl	8002944 <HAL_TIM_Base_Init>
 8000a28:	4603      	mov	r3, r0
 8000a2a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8000a2e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000a32:	2b00      	cmp	r3, #0
 8000a34:	d11b      	bne.n	8000a6e <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000a36:	4813      	ldr	r0, [pc, #76]	@ (8000a84 <HAL_InitTick+0xe8>)
 8000a38:	f001 ffe6 	bl	8002a08 <HAL_TIM_Base_Start_IT>
 8000a3c:	4603      	mov	r3, r0
 8000a3e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8000a42:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000a46:	2b00      	cmp	r3, #0
 8000a48:	d111      	bne.n	8000a6e <HAL_InitTick+0xd2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000a4a:	2036      	movs	r0, #54	@ 0x36
 8000a4c:	f000 fa2c 	bl	8000ea8 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	2b0f      	cmp	r3, #15
 8000a54:	d808      	bhi.n	8000a68 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000a56:	2200      	movs	r2, #0
 8000a58:	6879      	ldr	r1, [r7, #4]
 8000a5a:	2036      	movs	r0, #54	@ 0x36
 8000a5c:	f000 fa08 	bl	8000e70 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000a60:	4a0a      	ldr	r2, [pc, #40]	@ (8000a8c <HAL_InitTick+0xf0>)
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	6013      	str	r3, [r2, #0]
 8000a66:	e002      	b.n	8000a6e <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 8000a68:	2301      	movs	r3, #1
 8000a6a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000a6e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8000a72:	4618      	mov	r0, r3
 8000a74:	3738      	adds	r7, #56	@ 0x38
 8000a76:	46bd      	mov	sp, r7
 8000a78:	bd80      	pop	{r7, pc}
 8000a7a:	bf00      	nop
 8000a7c:	40021000 	.word	0x40021000
 8000a80:	431bde83 	.word	0x431bde83
 8000a84:	20000120 	.word	0x20000120
 8000a88:	40001000 	.word	0x40001000
 8000a8c:	20000004 	.word	0x20000004

08000a90 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a90:	b480      	push	{r7}
 8000a92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000a94:	bf00      	nop
 8000a96:	e7fd      	b.n	8000a94 <NMI_Handler+0x4>

08000a98 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a98:	b480      	push	{r7}
 8000a9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a9c:	bf00      	nop
 8000a9e:	e7fd      	b.n	8000a9c <HardFault_Handler+0x4>

08000aa0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000aa0:	b480      	push	{r7}
 8000aa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000aa4:	bf00      	nop
 8000aa6:	e7fd      	b.n	8000aa4 <MemManage_Handler+0x4>

08000aa8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000aa8:	b480      	push	{r7}
 8000aaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000aac:	bf00      	nop
 8000aae:	e7fd      	b.n	8000aac <BusFault_Handler+0x4>

08000ab0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ab0:	b480      	push	{r7}
 8000ab2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ab4:	bf00      	nop
 8000ab6:	e7fd      	b.n	8000ab4 <UsageFault_Handler+0x4>

08000ab8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ab8:	b480      	push	{r7}
 8000aba:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000abc:	bf00      	nop
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac4:	4770      	bx	lr
	...

08000ac8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000acc:	4802      	ldr	r0, [pc, #8]	@ (8000ad8 <TIM6_DAC_IRQHandler+0x10>)
 8000ace:	f002 f80b 	bl	8002ae8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000ad2:	bf00      	nop
 8000ad4:	bd80      	pop	{r7, pc}
 8000ad6:	bf00      	nop
 8000ad8:	20000120 	.word	0x20000120

08000adc <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	b086      	sub	sp, #24
 8000ae0:	af00      	add	r7, sp, #0
 8000ae2:	60f8      	str	r0, [r7, #12]
 8000ae4:	60b9      	str	r1, [r7, #8]
 8000ae6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ae8:	2300      	movs	r3, #0
 8000aea:	617b      	str	r3, [r7, #20]
 8000aec:	e00a      	b.n	8000b04 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000aee:	f3af 8000 	nop.w
 8000af2:	4601      	mov	r1, r0
 8000af4:	68bb      	ldr	r3, [r7, #8]
 8000af6:	1c5a      	adds	r2, r3, #1
 8000af8:	60ba      	str	r2, [r7, #8]
 8000afa:	b2ca      	uxtb	r2, r1
 8000afc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000afe:	697b      	ldr	r3, [r7, #20]
 8000b00:	3301      	adds	r3, #1
 8000b02:	617b      	str	r3, [r7, #20]
 8000b04:	697a      	ldr	r2, [r7, #20]
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	429a      	cmp	r2, r3
 8000b0a:	dbf0      	blt.n	8000aee <_read+0x12>
  }

  return len;
 8000b0c:	687b      	ldr	r3, [r7, #4]
}
 8000b0e:	4618      	mov	r0, r3
 8000b10:	3718      	adds	r7, #24
 8000b12:	46bd      	mov	sp, r7
 8000b14:	bd80      	pop	{r7, pc}
	...

08000b18 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b084      	sub	sp, #16
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	60f8      	str	r0, [r7, #12]
 8000b20:	60b9      	str	r1, [r7, #8]
 8000b22:	607a      	str	r2, [r7, #4]
//
//  for (DataIdx = 0; DataIdx < len; DataIdx++)
//  {
//    __io_putchar(*ptr++);
//  }
	HAL_UART_Transmit(&hlpuart1, (unsigned char const *)ptr, len, HAL_MAX_DELAY);
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	b29a      	uxth	r2, r3
 8000b28:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000b2c:	68b9      	ldr	r1, [r7, #8]
 8000b2e:	4804      	ldr	r0, [pc, #16]	@ (8000b40 <_write+0x28>)
 8000b30:	f002 fa1c 	bl	8002f6c <HAL_UART_Transmit>
  return len;
 8000b34:	687b      	ldr	r3, [r7, #4]
}
 8000b36:	4618      	mov	r0, r3
 8000b38:	3710      	adds	r7, #16
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	bd80      	pop	{r7, pc}
 8000b3e:	bf00      	nop
 8000b40:	20000088 	.word	0x20000088

08000b44 <_close>:

int _close(int file)
{
 8000b44:	b480      	push	{r7}
 8000b46:	b083      	sub	sp, #12
 8000b48:	af00      	add	r7, sp, #0
 8000b4a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000b4c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8000b50:	4618      	mov	r0, r3
 8000b52:	370c      	adds	r7, #12
 8000b54:	46bd      	mov	sp, r7
 8000b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5a:	4770      	bx	lr

08000b5c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000b5c:	b480      	push	{r7}
 8000b5e:	b083      	sub	sp, #12
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	6078      	str	r0, [r7, #4]
 8000b64:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000b66:	683b      	ldr	r3, [r7, #0]
 8000b68:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000b6c:	605a      	str	r2, [r3, #4]
  return 0;
 8000b6e:	2300      	movs	r3, #0
}
 8000b70:	4618      	mov	r0, r3
 8000b72:	370c      	adds	r7, #12
 8000b74:	46bd      	mov	sp, r7
 8000b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b7a:	4770      	bx	lr

08000b7c <_isatty>:

int _isatty(int file)
{
 8000b7c:	b480      	push	{r7}
 8000b7e:	b083      	sub	sp, #12
 8000b80:	af00      	add	r7, sp, #0
 8000b82:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000b84:	2301      	movs	r3, #1
}
 8000b86:	4618      	mov	r0, r3
 8000b88:	370c      	adds	r7, #12
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b90:	4770      	bx	lr

08000b92 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000b92:	b480      	push	{r7}
 8000b94:	b085      	sub	sp, #20
 8000b96:	af00      	add	r7, sp, #0
 8000b98:	60f8      	str	r0, [r7, #12]
 8000b9a:	60b9      	str	r1, [r7, #8]
 8000b9c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000b9e:	2300      	movs	r3, #0
}
 8000ba0:	4618      	mov	r0, r3
 8000ba2:	3714      	adds	r7, #20
 8000ba4:	46bd      	mov	sp, r7
 8000ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000baa:	4770      	bx	lr

08000bac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	b086      	sub	sp, #24
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000bb4:	4a14      	ldr	r2, [pc, #80]	@ (8000c08 <_sbrk+0x5c>)
 8000bb6:	4b15      	ldr	r3, [pc, #84]	@ (8000c0c <_sbrk+0x60>)
 8000bb8:	1ad3      	subs	r3, r2, r3
 8000bba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000bbc:	697b      	ldr	r3, [r7, #20]
 8000bbe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000bc0:	4b13      	ldr	r3, [pc, #76]	@ (8000c10 <_sbrk+0x64>)
 8000bc2:	681b      	ldr	r3, [r3, #0]
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d102      	bne.n	8000bce <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000bc8:	4b11      	ldr	r3, [pc, #68]	@ (8000c10 <_sbrk+0x64>)
 8000bca:	4a12      	ldr	r2, [pc, #72]	@ (8000c14 <_sbrk+0x68>)
 8000bcc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000bce:	4b10      	ldr	r3, [pc, #64]	@ (8000c10 <_sbrk+0x64>)
 8000bd0:	681a      	ldr	r2, [r3, #0]
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	4413      	add	r3, r2
 8000bd6:	693a      	ldr	r2, [r7, #16]
 8000bd8:	429a      	cmp	r2, r3
 8000bda:	d207      	bcs.n	8000bec <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000bdc:	f006 faba 	bl	8007154 <__errno>
 8000be0:	4603      	mov	r3, r0
 8000be2:	220c      	movs	r2, #12
 8000be4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000be6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000bea:	e009      	b.n	8000c00 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000bec:	4b08      	ldr	r3, [pc, #32]	@ (8000c10 <_sbrk+0x64>)
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000bf2:	4b07      	ldr	r3, [pc, #28]	@ (8000c10 <_sbrk+0x64>)
 8000bf4:	681a      	ldr	r2, [r3, #0]
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	4413      	add	r3, r2
 8000bfa:	4a05      	ldr	r2, [pc, #20]	@ (8000c10 <_sbrk+0x64>)
 8000bfc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000bfe:	68fb      	ldr	r3, [r7, #12]
}
 8000c00:	4618      	mov	r0, r3
 8000c02:	3718      	adds	r7, #24
 8000c04:	46bd      	mov	sp, r7
 8000c06:	bd80      	pop	{r7, pc}
 8000c08:	20050000 	.word	0x20050000
 8000c0c:	00000400 	.word	0x00000400
 8000c10:	2000016c 	.word	0x2000016c
 8000c14:	20001c60 	.word	0x20001c60

08000c18 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000c18:	b480      	push	{r7}
 8000c1a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000c1c:	4b06      	ldr	r3, [pc, #24]	@ (8000c38 <SystemInit+0x20>)
 8000c1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000c22:	4a05      	ldr	r2, [pc, #20]	@ (8000c38 <SystemInit+0x20>)
 8000c24:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000c28:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000c2c:	bf00      	nop
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c34:	4770      	bx	lr
 8000c36:	bf00      	nop
 8000c38:	e000ed00 	.word	0xe000ed00

08000c3c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000c3c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000c74 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000c40:	f7ff ffea 	bl	8000c18 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000c44:	480c      	ldr	r0, [pc, #48]	@ (8000c78 <LoopForever+0x6>)
  ldr r1, =_edata
 8000c46:	490d      	ldr	r1, [pc, #52]	@ (8000c7c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000c48:	4a0d      	ldr	r2, [pc, #52]	@ (8000c80 <LoopForever+0xe>)
  movs r3, #0
 8000c4a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c4c:	e002      	b.n	8000c54 <LoopCopyDataInit>

08000c4e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c4e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c50:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c52:	3304      	adds	r3, #4

08000c54 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c54:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c56:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c58:	d3f9      	bcc.n	8000c4e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c5a:	4a0a      	ldr	r2, [pc, #40]	@ (8000c84 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000c5c:	4c0a      	ldr	r4, [pc, #40]	@ (8000c88 <LoopForever+0x16>)
  movs r3, #0
 8000c5e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c60:	e001      	b.n	8000c66 <LoopFillZerobss>

08000c62 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c62:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c64:	3204      	adds	r2, #4

08000c66 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c66:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c68:	d3fb      	bcc.n	8000c62 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000c6a:	f006 fa79 	bl	8007160 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000c6e:	f7ff fc87 	bl	8000580 <main>

08000c72 <LoopForever>:

LoopForever:
    b LoopForever
 8000c72:	e7fe      	b.n	8000c72 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000c74:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8000c78:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c7c:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8000c80:	08007db0 	.word	0x08007db0
  ldr r2, =_sbss
 8000c84:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8000c88:	20001c60 	.word	0x20001c60

08000c8c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000c8c:	e7fe      	b.n	8000c8c <ADC1_2_IRQHandler>

08000c8e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c8e:	b580      	push	{r7, lr}
 8000c90:	b082      	sub	sp, #8
 8000c92:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000c94:	2300      	movs	r3, #0
 8000c96:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c98:	2003      	movs	r0, #3
 8000c9a:	f000 f8de 	bl	8000e5a <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000c9e:	200f      	movs	r0, #15
 8000ca0:	f7ff fe7c 	bl	800099c <HAL_InitTick>
 8000ca4:	4603      	mov	r3, r0
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	d002      	beq.n	8000cb0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000caa:	2301      	movs	r3, #1
 8000cac:	71fb      	strb	r3, [r7, #7]
 8000cae:	e001      	b.n	8000cb4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000cb0:	f7ff fdec 	bl	800088c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000cb4:	79fb      	ldrb	r3, [r7, #7]
}
 8000cb6:	4618      	mov	r0, r3
 8000cb8:	3708      	adds	r7, #8
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	bd80      	pop	{r7, pc}
	...

08000cc0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000cc0:	b480      	push	{r7}
 8000cc2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000cc4:	4b06      	ldr	r3, [pc, #24]	@ (8000ce0 <HAL_IncTick+0x20>)
 8000cc6:	781b      	ldrb	r3, [r3, #0]
 8000cc8:	461a      	mov	r2, r3
 8000cca:	4b06      	ldr	r3, [pc, #24]	@ (8000ce4 <HAL_IncTick+0x24>)
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	4413      	add	r3, r2
 8000cd0:	4a04      	ldr	r2, [pc, #16]	@ (8000ce4 <HAL_IncTick+0x24>)
 8000cd2:	6013      	str	r3, [r2, #0]
}
 8000cd4:	bf00      	nop
 8000cd6:	46bd      	mov	sp, r7
 8000cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cdc:	4770      	bx	lr
 8000cde:	bf00      	nop
 8000ce0:	20000008 	.word	0x20000008
 8000ce4:	20000170 	.word	0x20000170

08000ce8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ce8:	b480      	push	{r7}
 8000cea:	af00      	add	r7, sp, #0
  return uwTick;
 8000cec:	4b03      	ldr	r3, [pc, #12]	@ (8000cfc <HAL_GetTick+0x14>)
 8000cee:	681b      	ldr	r3, [r3, #0]
}
 8000cf0:	4618      	mov	r0, r3
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf8:	4770      	bx	lr
 8000cfa:	bf00      	nop
 8000cfc:	20000170 	.word	0x20000170

08000d00 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d00:	b480      	push	{r7}
 8000d02:	b085      	sub	sp, #20
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	f003 0307 	and.w	r3, r3, #7
 8000d0e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d10:	4b0c      	ldr	r3, [pc, #48]	@ (8000d44 <__NVIC_SetPriorityGrouping+0x44>)
 8000d12:	68db      	ldr	r3, [r3, #12]
 8000d14:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d16:	68ba      	ldr	r2, [r7, #8]
 8000d18:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000d1c:	4013      	ands	r3, r2
 8000d1e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d20:	68fb      	ldr	r3, [r7, #12]
 8000d22:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d24:	68bb      	ldr	r3, [r7, #8]
 8000d26:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d28:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000d2c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000d30:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d32:	4a04      	ldr	r2, [pc, #16]	@ (8000d44 <__NVIC_SetPriorityGrouping+0x44>)
 8000d34:	68bb      	ldr	r3, [r7, #8]
 8000d36:	60d3      	str	r3, [r2, #12]
}
 8000d38:	bf00      	nop
 8000d3a:	3714      	adds	r7, #20
 8000d3c:	46bd      	mov	sp, r7
 8000d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d42:	4770      	bx	lr
 8000d44:	e000ed00 	.word	0xe000ed00

08000d48 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d48:	b480      	push	{r7}
 8000d4a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d4c:	4b04      	ldr	r3, [pc, #16]	@ (8000d60 <__NVIC_GetPriorityGrouping+0x18>)
 8000d4e:	68db      	ldr	r3, [r3, #12]
 8000d50:	0a1b      	lsrs	r3, r3, #8
 8000d52:	f003 0307 	and.w	r3, r3, #7
}
 8000d56:	4618      	mov	r0, r3
 8000d58:	46bd      	mov	sp, r7
 8000d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d5e:	4770      	bx	lr
 8000d60:	e000ed00 	.word	0xe000ed00

08000d64 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d64:	b480      	push	{r7}
 8000d66:	b083      	sub	sp, #12
 8000d68:	af00      	add	r7, sp, #0
 8000d6a:	4603      	mov	r3, r0
 8000d6c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	db0b      	blt.n	8000d8e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d76:	79fb      	ldrb	r3, [r7, #7]
 8000d78:	f003 021f 	and.w	r2, r3, #31
 8000d7c:	4907      	ldr	r1, [pc, #28]	@ (8000d9c <__NVIC_EnableIRQ+0x38>)
 8000d7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d82:	095b      	lsrs	r3, r3, #5
 8000d84:	2001      	movs	r0, #1
 8000d86:	fa00 f202 	lsl.w	r2, r0, r2
 8000d8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000d8e:	bf00      	nop
 8000d90:	370c      	adds	r7, #12
 8000d92:	46bd      	mov	sp, r7
 8000d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d98:	4770      	bx	lr
 8000d9a:	bf00      	nop
 8000d9c:	e000e100 	.word	0xe000e100

08000da0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000da0:	b480      	push	{r7}
 8000da2:	b083      	sub	sp, #12
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	4603      	mov	r3, r0
 8000da8:	6039      	str	r1, [r7, #0]
 8000daa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000dac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	db0a      	blt.n	8000dca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000db4:	683b      	ldr	r3, [r7, #0]
 8000db6:	b2da      	uxtb	r2, r3
 8000db8:	490c      	ldr	r1, [pc, #48]	@ (8000dec <__NVIC_SetPriority+0x4c>)
 8000dba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dbe:	0112      	lsls	r2, r2, #4
 8000dc0:	b2d2      	uxtb	r2, r2
 8000dc2:	440b      	add	r3, r1
 8000dc4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000dc8:	e00a      	b.n	8000de0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dca:	683b      	ldr	r3, [r7, #0]
 8000dcc:	b2da      	uxtb	r2, r3
 8000dce:	4908      	ldr	r1, [pc, #32]	@ (8000df0 <__NVIC_SetPriority+0x50>)
 8000dd0:	79fb      	ldrb	r3, [r7, #7]
 8000dd2:	f003 030f 	and.w	r3, r3, #15
 8000dd6:	3b04      	subs	r3, #4
 8000dd8:	0112      	lsls	r2, r2, #4
 8000dda:	b2d2      	uxtb	r2, r2
 8000ddc:	440b      	add	r3, r1
 8000dde:	761a      	strb	r2, [r3, #24]
}
 8000de0:	bf00      	nop
 8000de2:	370c      	adds	r7, #12
 8000de4:	46bd      	mov	sp, r7
 8000de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dea:	4770      	bx	lr
 8000dec:	e000e100 	.word	0xe000e100
 8000df0:	e000ed00 	.word	0xe000ed00

08000df4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000df4:	b480      	push	{r7}
 8000df6:	b089      	sub	sp, #36	@ 0x24
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	60f8      	str	r0, [r7, #12]
 8000dfc:	60b9      	str	r1, [r7, #8]
 8000dfe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e00:	68fb      	ldr	r3, [r7, #12]
 8000e02:	f003 0307 	and.w	r3, r3, #7
 8000e06:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e08:	69fb      	ldr	r3, [r7, #28]
 8000e0a:	f1c3 0307 	rsb	r3, r3, #7
 8000e0e:	2b04      	cmp	r3, #4
 8000e10:	bf28      	it	cs
 8000e12:	2304      	movcs	r3, #4
 8000e14:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e16:	69fb      	ldr	r3, [r7, #28]
 8000e18:	3304      	adds	r3, #4
 8000e1a:	2b06      	cmp	r3, #6
 8000e1c:	d902      	bls.n	8000e24 <NVIC_EncodePriority+0x30>
 8000e1e:	69fb      	ldr	r3, [r7, #28]
 8000e20:	3b03      	subs	r3, #3
 8000e22:	e000      	b.n	8000e26 <NVIC_EncodePriority+0x32>
 8000e24:	2300      	movs	r3, #0
 8000e26:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e28:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000e2c:	69bb      	ldr	r3, [r7, #24]
 8000e2e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e32:	43da      	mvns	r2, r3
 8000e34:	68bb      	ldr	r3, [r7, #8]
 8000e36:	401a      	ands	r2, r3
 8000e38:	697b      	ldr	r3, [r7, #20]
 8000e3a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e3c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000e40:	697b      	ldr	r3, [r7, #20]
 8000e42:	fa01 f303 	lsl.w	r3, r1, r3
 8000e46:	43d9      	mvns	r1, r3
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e4c:	4313      	orrs	r3, r2
         );
}
 8000e4e:	4618      	mov	r0, r3
 8000e50:	3724      	adds	r7, #36	@ 0x24
 8000e52:	46bd      	mov	sp, r7
 8000e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e58:	4770      	bx	lr

08000e5a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e5a:	b580      	push	{r7, lr}
 8000e5c:	b082      	sub	sp, #8
 8000e5e:	af00      	add	r7, sp, #0
 8000e60:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e62:	6878      	ldr	r0, [r7, #4]
 8000e64:	f7ff ff4c 	bl	8000d00 <__NVIC_SetPriorityGrouping>
}
 8000e68:	bf00      	nop
 8000e6a:	3708      	adds	r7, #8
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	bd80      	pop	{r7, pc}

08000e70 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b086      	sub	sp, #24
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	4603      	mov	r3, r0
 8000e78:	60b9      	str	r1, [r7, #8]
 8000e7a:	607a      	str	r2, [r7, #4]
 8000e7c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000e7e:	2300      	movs	r3, #0
 8000e80:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000e82:	f7ff ff61 	bl	8000d48 <__NVIC_GetPriorityGrouping>
 8000e86:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e88:	687a      	ldr	r2, [r7, #4]
 8000e8a:	68b9      	ldr	r1, [r7, #8]
 8000e8c:	6978      	ldr	r0, [r7, #20]
 8000e8e:	f7ff ffb1 	bl	8000df4 <NVIC_EncodePriority>
 8000e92:	4602      	mov	r2, r0
 8000e94:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e98:	4611      	mov	r1, r2
 8000e9a:	4618      	mov	r0, r3
 8000e9c:	f7ff ff80 	bl	8000da0 <__NVIC_SetPriority>
}
 8000ea0:	bf00      	nop
 8000ea2:	3718      	adds	r7, #24
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	bd80      	pop	{r7, pc}

08000ea8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b082      	sub	sp, #8
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	4603      	mov	r3, r0
 8000eb0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000eb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eb6:	4618      	mov	r0, r3
 8000eb8:	f7ff ff54 	bl	8000d64 <__NVIC_EnableIRQ>
}
 8000ebc:	bf00      	nop
 8000ebe:	3708      	adds	r7, #8
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	bd80      	pop	{r7, pc}

08000ec4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ec4:	b480      	push	{r7}
 8000ec6:	b087      	sub	sp, #28
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
 8000ecc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000ece:	2300      	movs	r3, #0
 8000ed0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000ed2:	e166      	b.n	80011a2 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000ed4:	683b      	ldr	r3, [r7, #0]
 8000ed6:	681a      	ldr	r2, [r3, #0]
 8000ed8:	2101      	movs	r1, #1
 8000eda:	697b      	ldr	r3, [r7, #20]
 8000edc:	fa01 f303 	lsl.w	r3, r1, r3
 8000ee0:	4013      	ands	r3, r2
 8000ee2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000ee4:	68fb      	ldr	r3, [r7, #12]
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	f000 8158 	beq.w	800119c <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000eec:	683b      	ldr	r3, [r7, #0]
 8000eee:	685b      	ldr	r3, [r3, #4]
 8000ef0:	f003 0303 	and.w	r3, r3, #3
 8000ef4:	2b01      	cmp	r3, #1
 8000ef6:	d005      	beq.n	8000f04 <HAL_GPIO_Init+0x40>
 8000ef8:	683b      	ldr	r3, [r7, #0]
 8000efa:	685b      	ldr	r3, [r3, #4]
 8000efc:	f003 0303 	and.w	r3, r3, #3
 8000f00:	2b02      	cmp	r3, #2
 8000f02:	d130      	bne.n	8000f66 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	689b      	ldr	r3, [r3, #8]
 8000f08:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000f0a:	697b      	ldr	r3, [r7, #20]
 8000f0c:	005b      	lsls	r3, r3, #1
 8000f0e:	2203      	movs	r2, #3
 8000f10:	fa02 f303 	lsl.w	r3, r2, r3
 8000f14:	43db      	mvns	r3, r3
 8000f16:	693a      	ldr	r2, [r7, #16]
 8000f18:	4013      	ands	r3, r2
 8000f1a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000f1c:	683b      	ldr	r3, [r7, #0]
 8000f1e:	68da      	ldr	r2, [r3, #12]
 8000f20:	697b      	ldr	r3, [r7, #20]
 8000f22:	005b      	lsls	r3, r3, #1
 8000f24:	fa02 f303 	lsl.w	r3, r2, r3
 8000f28:	693a      	ldr	r2, [r7, #16]
 8000f2a:	4313      	orrs	r3, r2
 8000f2c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	693a      	ldr	r2, [r7, #16]
 8000f32:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	685b      	ldr	r3, [r3, #4]
 8000f38:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000f3a:	2201      	movs	r2, #1
 8000f3c:	697b      	ldr	r3, [r7, #20]
 8000f3e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f42:	43db      	mvns	r3, r3
 8000f44:	693a      	ldr	r2, [r7, #16]
 8000f46:	4013      	ands	r3, r2
 8000f48:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000f4a:	683b      	ldr	r3, [r7, #0]
 8000f4c:	685b      	ldr	r3, [r3, #4]
 8000f4e:	091b      	lsrs	r3, r3, #4
 8000f50:	f003 0201 	and.w	r2, r3, #1
 8000f54:	697b      	ldr	r3, [r7, #20]
 8000f56:	fa02 f303 	lsl.w	r3, r2, r3
 8000f5a:	693a      	ldr	r2, [r7, #16]
 8000f5c:	4313      	orrs	r3, r2
 8000f5e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	693a      	ldr	r2, [r7, #16]
 8000f64:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000f66:	683b      	ldr	r3, [r7, #0]
 8000f68:	685b      	ldr	r3, [r3, #4]
 8000f6a:	f003 0303 	and.w	r3, r3, #3
 8000f6e:	2b03      	cmp	r3, #3
 8000f70:	d017      	beq.n	8000fa2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	68db      	ldr	r3, [r3, #12]
 8000f76:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000f78:	697b      	ldr	r3, [r7, #20]
 8000f7a:	005b      	lsls	r3, r3, #1
 8000f7c:	2203      	movs	r2, #3
 8000f7e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f82:	43db      	mvns	r3, r3
 8000f84:	693a      	ldr	r2, [r7, #16]
 8000f86:	4013      	ands	r3, r2
 8000f88:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000f8a:	683b      	ldr	r3, [r7, #0]
 8000f8c:	689a      	ldr	r2, [r3, #8]
 8000f8e:	697b      	ldr	r3, [r7, #20]
 8000f90:	005b      	lsls	r3, r3, #1
 8000f92:	fa02 f303 	lsl.w	r3, r2, r3
 8000f96:	693a      	ldr	r2, [r7, #16]
 8000f98:	4313      	orrs	r3, r2
 8000f9a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	693a      	ldr	r2, [r7, #16]
 8000fa0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000fa2:	683b      	ldr	r3, [r7, #0]
 8000fa4:	685b      	ldr	r3, [r3, #4]
 8000fa6:	f003 0303 	and.w	r3, r3, #3
 8000faa:	2b02      	cmp	r3, #2
 8000fac:	d123      	bne.n	8000ff6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000fae:	697b      	ldr	r3, [r7, #20]
 8000fb0:	08da      	lsrs	r2, r3, #3
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	3208      	adds	r2, #8
 8000fb6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000fba:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000fbc:	697b      	ldr	r3, [r7, #20]
 8000fbe:	f003 0307 	and.w	r3, r3, #7
 8000fc2:	009b      	lsls	r3, r3, #2
 8000fc4:	220f      	movs	r2, #15
 8000fc6:	fa02 f303 	lsl.w	r3, r2, r3
 8000fca:	43db      	mvns	r3, r3
 8000fcc:	693a      	ldr	r2, [r7, #16]
 8000fce:	4013      	ands	r3, r2
 8000fd0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000fd2:	683b      	ldr	r3, [r7, #0]
 8000fd4:	691a      	ldr	r2, [r3, #16]
 8000fd6:	697b      	ldr	r3, [r7, #20]
 8000fd8:	f003 0307 	and.w	r3, r3, #7
 8000fdc:	009b      	lsls	r3, r3, #2
 8000fde:	fa02 f303 	lsl.w	r3, r2, r3
 8000fe2:	693a      	ldr	r2, [r7, #16]
 8000fe4:	4313      	orrs	r3, r2
 8000fe6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000fe8:	697b      	ldr	r3, [r7, #20]
 8000fea:	08da      	lsrs	r2, r3, #3
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	3208      	adds	r2, #8
 8000ff0:	6939      	ldr	r1, [r7, #16]
 8000ff2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000ffc:	697b      	ldr	r3, [r7, #20]
 8000ffe:	005b      	lsls	r3, r3, #1
 8001000:	2203      	movs	r2, #3
 8001002:	fa02 f303 	lsl.w	r3, r2, r3
 8001006:	43db      	mvns	r3, r3
 8001008:	693a      	ldr	r2, [r7, #16]
 800100a:	4013      	ands	r3, r2
 800100c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800100e:	683b      	ldr	r3, [r7, #0]
 8001010:	685b      	ldr	r3, [r3, #4]
 8001012:	f003 0203 	and.w	r2, r3, #3
 8001016:	697b      	ldr	r3, [r7, #20]
 8001018:	005b      	lsls	r3, r3, #1
 800101a:	fa02 f303 	lsl.w	r3, r2, r3
 800101e:	693a      	ldr	r2, [r7, #16]
 8001020:	4313      	orrs	r3, r2
 8001022:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	693a      	ldr	r2, [r7, #16]
 8001028:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800102a:	683b      	ldr	r3, [r7, #0]
 800102c:	685b      	ldr	r3, [r3, #4]
 800102e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001032:	2b00      	cmp	r3, #0
 8001034:	f000 80b2 	beq.w	800119c <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001038:	4b61      	ldr	r3, [pc, #388]	@ (80011c0 <HAL_GPIO_Init+0x2fc>)
 800103a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800103c:	4a60      	ldr	r2, [pc, #384]	@ (80011c0 <HAL_GPIO_Init+0x2fc>)
 800103e:	f043 0301 	orr.w	r3, r3, #1
 8001042:	6613      	str	r3, [r2, #96]	@ 0x60
 8001044:	4b5e      	ldr	r3, [pc, #376]	@ (80011c0 <HAL_GPIO_Init+0x2fc>)
 8001046:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001048:	f003 0301 	and.w	r3, r3, #1
 800104c:	60bb      	str	r3, [r7, #8]
 800104e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001050:	4a5c      	ldr	r2, [pc, #368]	@ (80011c4 <HAL_GPIO_Init+0x300>)
 8001052:	697b      	ldr	r3, [r7, #20]
 8001054:	089b      	lsrs	r3, r3, #2
 8001056:	3302      	adds	r3, #2
 8001058:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800105c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800105e:	697b      	ldr	r3, [r7, #20]
 8001060:	f003 0303 	and.w	r3, r3, #3
 8001064:	009b      	lsls	r3, r3, #2
 8001066:	220f      	movs	r2, #15
 8001068:	fa02 f303 	lsl.w	r3, r2, r3
 800106c:	43db      	mvns	r3, r3
 800106e:	693a      	ldr	r2, [r7, #16]
 8001070:	4013      	ands	r3, r2
 8001072:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800107a:	d02b      	beq.n	80010d4 <HAL_GPIO_Init+0x210>
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	4a52      	ldr	r2, [pc, #328]	@ (80011c8 <HAL_GPIO_Init+0x304>)
 8001080:	4293      	cmp	r3, r2
 8001082:	d025      	beq.n	80010d0 <HAL_GPIO_Init+0x20c>
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	4a51      	ldr	r2, [pc, #324]	@ (80011cc <HAL_GPIO_Init+0x308>)
 8001088:	4293      	cmp	r3, r2
 800108a:	d01f      	beq.n	80010cc <HAL_GPIO_Init+0x208>
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	4a50      	ldr	r2, [pc, #320]	@ (80011d0 <HAL_GPIO_Init+0x30c>)
 8001090:	4293      	cmp	r3, r2
 8001092:	d019      	beq.n	80010c8 <HAL_GPIO_Init+0x204>
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	4a4f      	ldr	r2, [pc, #316]	@ (80011d4 <HAL_GPIO_Init+0x310>)
 8001098:	4293      	cmp	r3, r2
 800109a:	d013      	beq.n	80010c4 <HAL_GPIO_Init+0x200>
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	4a4e      	ldr	r2, [pc, #312]	@ (80011d8 <HAL_GPIO_Init+0x314>)
 80010a0:	4293      	cmp	r3, r2
 80010a2:	d00d      	beq.n	80010c0 <HAL_GPIO_Init+0x1fc>
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	4a4d      	ldr	r2, [pc, #308]	@ (80011dc <HAL_GPIO_Init+0x318>)
 80010a8:	4293      	cmp	r3, r2
 80010aa:	d007      	beq.n	80010bc <HAL_GPIO_Init+0x1f8>
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	4a4c      	ldr	r2, [pc, #304]	@ (80011e0 <HAL_GPIO_Init+0x31c>)
 80010b0:	4293      	cmp	r3, r2
 80010b2:	d101      	bne.n	80010b8 <HAL_GPIO_Init+0x1f4>
 80010b4:	2307      	movs	r3, #7
 80010b6:	e00e      	b.n	80010d6 <HAL_GPIO_Init+0x212>
 80010b8:	2308      	movs	r3, #8
 80010ba:	e00c      	b.n	80010d6 <HAL_GPIO_Init+0x212>
 80010bc:	2306      	movs	r3, #6
 80010be:	e00a      	b.n	80010d6 <HAL_GPIO_Init+0x212>
 80010c0:	2305      	movs	r3, #5
 80010c2:	e008      	b.n	80010d6 <HAL_GPIO_Init+0x212>
 80010c4:	2304      	movs	r3, #4
 80010c6:	e006      	b.n	80010d6 <HAL_GPIO_Init+0x212>
 80010c8:	2303      	movs	r3, #3
 80010ca:	e004      	b.n	80010d6 <HAL_GPIO_Init+0x212>
 80010cc:	2302      	movs	r3, #2
 80010ce:	e002      	b.n	80010d6 <HAL_GPIO_Init+0x212>
 80010d0:	2301      	movs	r3, #1
 80010d2:	e000      	b.n	80010d6 <HAL_GPIO_Init+0x212>
 80010d4:	2300      	movs	r3, #0
 80010d6:	697a      	ldr	r2, [r7, #20]
 80010d8:	f002 0203 	and.w	r2, r2, #3
 80010dc:	0092      	lsls	r2, r2, #2
 80010de:	4093      	lsls	r3, r2
 80010e0:	693a      	ldr	r2, [r7, #16]
 80010e2:	4313      	orrs	r3, r2
 80010e4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80010e6:	4937      	ldr	r1, [pc, #220]	@ (80011c4 <HAL_GPIO_Init+0x300>)
 80010e8:	697b      	ldr	r3, [r7, #20]
 80010ea:	089b      	lsrs	r3, r3, #2
 80010ec:	3302      	adds	r3, #2
 80010ee:	693a      	ldr	r2, [r7, #16]
 80010f0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80010f4:	4b3b      	ldr	r3, [pc, #236]	@ (80011e4 <HAL_GPIO_Init+0x320>)
 80010f6:	689b      	ldr	r3, [r3, #8]
 80010f8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80010fa:	68fb      	ldr	r3, [r7, #12]
 80010fc:	43db      	mvns	r3, r3
 80010fe:	693a      	ldr	r2, [r7, #16]
 8001100:	4013      	ands	r3, r2
 8001102:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001104:	683b      	ldr	r3, [r7, #0]
 8001106:	685b      	ldr	r3, [r3, #4]
 8001108:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800110c:	2b00      	cmp	r3, #0
 800110e:	d003      	beq.n	8001118 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8001110:	693a      	ldr	r2, [r7, #16]
 8001112:	68fb      	ldr	r3, [r7, #12]
 8001114:	4313      	orrs	r3, r2
 8001116:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001118:	4a32      	ldr	r2, [pc, #200]	@ (80011e4 <HAL_GPIO_Init+0x320>)
 800111a:	693b      	ldr	r3, [r7, #16]
 800111c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800111e:	4b31      	ldr	r3, [pc, #196]	@ (80011e4 <HAL_GPIO_Init+0x320>)
 8001120:	68db      	ldr	r3, [r3, #12]
 8001122:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001124:	68fb      	ldr	r3, [r7, #12]
 8001126:	43db      	mvns	r3, r3
 8001128:	693a      	ldr	r2, [r7, #16]
 800112a:	4013      	ands	r3, r2
 800112c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800112e:	683b      	ldr	r3, [r7, #0]
 8001130:	685b      	ldr	r3, [r3, #4]
 8001132:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001136:	2b00      	cmp	r3, #0
 8001138:	d003      	beq.n	8001142 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 800113a:	693a      	ldr	r2, [r7, #16]
 800113c:	68fb      	ldr	r3, [r7, #12]
 800113e:	4313      	orrs	r3, r2
 8001140:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001142:	4a28      	ldr	r2, [pc, #160]	@ (80011e4 <HAL_GPIO_Init+0x320>)
 8001144:	693b      	ldr	r3, [r7, #16]
 8001146:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001148:	4b26      	ldr	r3, [pc, #152]	@ (80011e4 <HAL_GPIO_Init+0x320>)
 800114a:	685b      	ldr	r3, [r3, #4]
 800114c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800114e:	68fb      	ldr	r3, [r7, #12]
 8001150:	43db      	mvns	r3, r3
 8001152:	693a      	ldr	r2, [r7, #16]
 8001154:	4013      	ands	r3, r2
 8001156:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001158:	683b      	ldr	r3, [r7, #0]
 800115a:	685b      	ldr	r3, [r3, #4]
 800115c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001160:	2b00      	cmp	r3, #0
 8001162:	d003      	beq.n	800116c <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8001164:	693a      	ldr	r2, [r7, #16]
 8001166:	68fb      	ldr	r3, [r7, #12]
 8001168:	4313      	orrs	r3, r2
 800116a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800116c:	4a1d      	ldr	r2, [pc, #116]	@ (80011e4 <HAL_GPIO_Init+0x320>)
 800116e:	693b      	ldr	r3, [r7, #16]
 8001170:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001172:	4b1c      	ldr	r3, [pc, #112]	@ (80011e4 <HAL_GPIO_Init+0x320>)
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001178:	68fb      	ldr	r3, [r7, #12]
 800117a:	43db      	mvns	r3, r3
 800117c:	693a      	ldr	r2, [r7, #16]
 800117e:	4013      	ands	r3, r2
 8001180:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001182:	683b      	ldr	r3, [r7, #0]
 8001184:	685b      	ldr	r3, [r3, #4]
 8001186:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800118a:	2b00      	cmp	r3, #0
 800118c:	d003      	beq.n	8001196 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 800118e:	693a      	ldr	r2, [r7, #16]
 8001190:	68fb      	ldr	r3, [r7, #12]
 8001192:	4313      	orrs	r3, r2
 8001194:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001196:	4a13      	ldr	r2, [pc, #76]	@ (80011e4 <HAL_GPIO_Init+0x320>)
 8001198:	693b      	ldr	r3, [r7, #16]
 800119a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800119c:	697b      	ldr	r3, [r7, #20]
 800119e:	3301      	adds	r3, #1
 80011a0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80011a2:	683b      	ldr	r3, [r7, #0]
 80011a4:	681a      	ldr	r2, [r3, #0]
 80011a6:	697b      	ldr	r3, [r7, #20]
 80011a8:	fa22 f303 	lsr.w	r3, r2, r3
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	f47f ae91 	bne.w	8000ed4 <HAL_GPIO_Init+0x10>
  }
}
 80011b2:	bf00      	nop
 80011b4:	bf00      	nop
 80011b6:	371c      	adds	r7, #28
 80011b8:	46bd      	mov	sp, r7
 80011ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011be:	4770      	bx	lr
 80011c0:	40021000 	.word	0x40021000
 80011c4:	40010000 	.word	0x40010000
 80011c8:	48000400 	.word	0x48000400
 80011cc:	48000800 	.word	0x48000800
 80011d0:	48000c00 	.word	0x48000c00
 80011d4:	48001000 	.word	0x48001000
 80011d8:	48001400 	.word	0x48001400
 80011dc:	48001800 	.word	0x48001800
 80011e0:	48001c00 	.word	0x48001c00
 80011e4:	40010400 	.word	0x40010400

080011e8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80011e8:	b480      	push	{r7}
 80011ea:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80011ec:	4b04      	ldr	r3, [pc, #16]	@ (8001200 <HAL_PWREx_GetVoltageRange+0x18>)
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80011f4:	4618      	mov	r0, r3
 80011f6:	46bd      	mov	sp, r7
 80011f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fc:	4770      	bx	lr
 80011fe:	bf00      	nop
 8001200:	40007000 	.word	0x40007000

08001204 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001204:	b480      	push	{r7}
 8001206:	b085      	sub	sp, #20
 8001208:	af00      	add	r7, sp, #0
 800120a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001212:	d130      	bne.n	8001276 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001214:	4b23      	ldr	r3, [pc, #140]	@ (80012a4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800121c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001220:	d038      	beq.n	8001294 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001222:	4b20      	ldr	r3, [pc, #128]	@ (80012a4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800122a:	4a1e      	ldr	r2, [pc, #120]	@ (80012a4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800122c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001230:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001232:	4b1d      	ldr	r3, [pc, #116]	@ (80012a8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	2232      	movs	r2, #50	@ 0x32
 8001238:	fb02 f303 	mul.w	r3, r2, r3
 800123c:	4a1b      	ldr	r2, [pc, #108]	@ (80012ac <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800123e:	fba2 2303 	umull	r2, r3, r2, r3
 8001242:	0c9b      	lsrs	r3, r3, #18
 8001244:	3301      	adds	r3, #1
 8001246:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001248:	e002      	b.n	8001250 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800124a:	68fb      	ldr	r3, [r7, #12]
 800124c:	3b01      	subs	r3, #1
 800124e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001250:	4b14      	ldr	r3, [pc, #80]	@ (80012a4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001252:	695b      	ldr	r3, [r3, #20]
 8001254:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001258:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800125c:	d102      	bne.n	8001264 <HAL_PWREx_ControlVoltageScaling+0x60>
 800125e:	68fb      	ldr	r3, [r7, #12]
 8001260:	2b00      	cmp	r3, #0
 8001262:	d1f2      	bne.n	800124a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001264:	4b0f      	ldr	r3, [pc, #60]	@ (80012a4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001266:	695b      	ldr	r3, [r3, #20]
 8001268:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800126c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001270:	d110      	bne.n	8001294 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001272:	2303      	movs	r3, #3
 8001274:	e00f      	b.n	8001296 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001276:	4b0b      	ldr	r3, [pc, #44]	@ (80012a4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800127e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001282:	d007      	beq.n	8001294 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001284:	4b07      	ldr	r3, [pc, #28]	@ (80012a4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800128c:	4a05      	ldr	r2, [pc, #20]	@ (80012a4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800128e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001292:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001294:	2300      	movs	r3, #0
}
 8001296:	4618      	mov	r0, r3
 8001298:	3714      	adds	r7, #20
 800129a:	46bd      	mov	sp, r7
 800129c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a0:	4770      	bx	lr
 80012a2:	bf00      	nop
 80012a4:	40007000 	.word	0x40007000
 80012a8:	20000000 	.word	0x20000000
 80012ac:	431bde83 	.word	0x431bde83

080012b0 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 80012b0:	b480      	push	{r7}
 80012b2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 80012b4:	4b05      	ldr	r3, [pc, #20]	@ (80012cc <HAL_PWREx_EnableVddIO2+0x1c>)
 80012b6:	685b      	ldr	r3, [r3, #4]
 80012b8:	4a04      	ldr	r2, [pc, #16]	@ (80012cc <HAL_PWREx_EnableVddIO2+0x1c>)
 80012ba:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80012be:	6053      	str	r3, [r2, #4]
}
 80012c0:	bf00      	nop
 80012c2:	46bd      	mov	sp, r7
 80012c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c8:	4770      	bx	lr
 80012ca:	bf00      	nop
 80012cc:	40007000 	.word	0x40007000

080012d0 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b088      	sub	sp, #32
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d102      	bne.n	80012e4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80012de:	2301      	movs	r3, #1
 80012e0:	f000 bc08 	b.w	8001af4 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80012e4:	4b96      	ldr	r3, [pc, #600]	@ (8001540 <HAL_RCC_OscConfig+0x270>)
 80012e6:	689b      	ldr	r3, [r3, #8]
 80012e8:	f003 030c 	and.w	r3, r3, #12
 80012ec:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80012ee:	4b94      	ldr	r3, [pc, #592]	@ (8001540 <HAL_RCC_OscConfig+0x270>)
 80012f0:	68db      	ldr	r3, [r3, #12]
 80012f2:	f003 0303 	and.w	r3, r3, #3
 80012f6:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	f003 0310 	and.w	r3, r3, #16
 8001300:	2b00      	cmp	r3, #0
 8001302:	f000 80e4 	beq.w	80014ce <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001306:	69bb      	ldr	r3, [r7, #24]
 8001308:	2b00      	cmp	r3, #0
 800130a:	d007      	beq.n	800131c <HAL_RCC_OscConfig+0x4c>
 800130c:	69bb      	ldr	r3, [r7, #24]
 800130e:	2b0c      	cmp	r3, #12
 8001310:	f040 808b 	bne.w	800142a <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001314:	697b      	ldr	r3, [r7, #20]
 8001316:	2b01      	cmp	r3, #1
 8001318:	f040 8087 	bne.w	800142a <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800131c:	4b88      	ldr	r3, [pc, #544]	@ (8001540 <HAL_RCC_OscConfig+0x270>)
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	f003 0302 	and.w	r3, r3, #2
 8001324:	2b00      	cmp	r3, #0
 8001326:	d005      	beq.n	8001334 <HAL_RCC_OscConfig+0x64>
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	699b      	ldr	r3, [r3, #24]
 800132c:	2b00      	cmp	r3, #0
 800132e:	d101      	bne.n	8001334 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8001330:	2301      	movs	r3, #1
 8001332:	e3df      	b.n	8001af4 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	6a1a      	ldr	r2, [r3, #32]
 8001338:	4b81      	ldr	r3, [pc, #516]	@ (8001540 <HAL_RCC_OscConfig+0x270>)
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	f003 0308 	and.w	r3, r3, #8
 8001340:	2b00      	cmp	r3, #0
 8001342:	d004      	beq.n	800134e <HAL_RCC_OscConfig+0x7e>
 8001344:	4b7e      	ldr	r3, [pc, #504]	@ (8001540 <HAL_RCC_OscConfig+0x270>)
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800134c:	e005      	b.n	800135a <HAL_RCC_OscConfig+0x8a>
 800134e:	4b7c      	ldr	r3, [pc, #496]	@ (8001540 <HAL_RCC_OscConfig+0x270>)
 8001350:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001354:	091b      	lsrs	r3, r3, #4
 8001356:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800135a:	4293      	cmp	r3, r2
 800135c:	d223      	bcs.n	80013a6 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	6a1b      	ldr	r3, [r3, #32]
 8001362:	4618      	mov	r0, r3
 8001364:	f000 fdc4 	bl	8001ef0 <RCC_SetFlashLatencyFromMSIRange>
 8001368:	4603      	mov	r3, r0
 800136a:	2b00      	cmp	r3, #0
 800136c:	d001      	beq.n	8001372 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800136e:	2301      	movs	r3, #1
 8001370:	e3c0      	b.n	8001af4 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001372:	4b73      	ldr	r3, [pc, #460]	@ (8001540 <HAL_RCC_OscConfig+0x270>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	4a72      	ldr	r2, [pc, #456]	@ (8001540 <HAL_RCC_OscConfig+0x270>)
 8001378:	f043 0308 	orr.w	r3, r3, #8
 800137c:	6013      	str	r3, [r2, #0]
 800137e:	4b70      	ldr	r3, [pc, #448]	@ (8001540 <HAL_RCC_OscConfig+0x270>)
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	6a1b      	ldr	r3, [r3, #32]
 800138a:	496d      	ldr	r1, [pc, #436]	@ (8001540 <HAL_RCC_OscConfig+0x270>)
 800138c:	4313      	orrs	r3, r2
 800138e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001390:	4b6b      	ldr	r3, [pc, #428]	@ (8001540 <HAL_RCC_OscConfig+0x270>)
 8001392:	685b      	ldr	r3, [r3, #4]
 8001394:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	69db      	ldr	r3, [r3, #28]
 800139c:	021b      	lsls	r3, r3, #8
 800139e:	4968      	ldr	r1, [pc, #416]	@ (8001540 <HAL_RCC_OscConfig+0x270>)
 80013a0:	4313      	orrs	r3, r2
 80013a2:	604b      	str	r3, [r1, #4]
 80013a4:	e025      	b.n	80013f2 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80013a6:	4b66      	ldr	r3, [pc, #408]	@ (8001540 <HAL_RCC_OscConfig+0x270>)
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	4a65      	ldr	r2, [pc, #404]	@ (8001540 <HAL_RCC_OscConfig+0x270>)
 80013ac:	f043 0308 	orr.w	r3, r3, #8
 80013b0:	6013      	str	r3, [r2, #0]
 80013b2:	4b63      	ldr	r3, [pc, #396]	@ (8001540 <HAL_RCC_OscConfig+0x270>)
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	6a1b      	ldr	r3, [r3, #32]
 80013be:	4960      	ldr	r1, [pc, #384]	@ (8001540 <HAL_RCC_OscConfig+0x270>)
 80013c0:	4313      	orrs	r3, r2
 80013c2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80013c4:	4b5e      	ldr	r3, [pc, #376]	@ (8001540 <HAL_RCC_OscConfig+0x270>)
 80013c6:	685b      	ldr	r3, [r3, #4]
 80013c8:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	69db      	ldr	r3, [r3, #28]
 80013d0:	021b      	lsls	r3, r3, #8
 80013d2:	495b      	ldr	r1, [pc, #364]	@ (8001540 <HAL_RCC_OscConfig+0x270>)
 80013d4:	4313      	orrs	r3, r2
 80013d6:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80013d8:	69bb      	ldr	r3, [r7, #24]
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d109      	bne.n	80013f2 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	6a1b      	ldr	r3, [r3, #32]
 80013e2:	4618      	mov	r0, r3
 80013e4:	f000 fd84 	bl	8001ef0 <RCC_SetFlashLatencyFromMSIRange>
 80013e8:	4603      	mov	r3, r0
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d001      	beq.n	80013f2 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80013ee:	2301      	movs	r3, #1
 80013f0:	e380      	b.n	8001af4 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80013f2:	f000 fc87 	bl	8001d04 <HAL_RCC_GetSysClockFreq>
 80013f6:	4602      	mov	r2, r0
 80013f8:	4b51      	ldr	r3, [pc, #324]	@ (8001540 <HAL_RCC_OscConfig+0x270>)
 80013fa:	689b      	ldr	r3, [r3, #8]
 80013fc:	091b      	lsrs	r3, r3, #4
 80013fe:	f003 030f 	and.w	r3, r3, #15
 8001402:	4950      	ldr	r1, [pc, #320]	@ (8001544 <HAL_RCC_OscConfig+0x274>)
 8001404:	5ccb      	ldrb	r3, [r1, r3]
 8001406:	f003 031f 	and.w	r3, r3, #31
 800140a:	fa22 f303 	lsr.w	r3, r2, r3
 800140e:	4a4e      	ldr	r2, [pc, #312]	@ (8001548 <HAL_RCC_OscConfig+0x278>)
 8001410:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001412:	4b4e      	ldr	r3, [pc, #312]	@ (800154c <HAL_RCC_OscConfig+0x27c>)
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	4618      	mov	r0, r3
 8001418:	f7ff fac0 	bl	800099c <HAL_InitTick>
 800141c:	4603      	mov	r3, r0
 800141e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001420:	7bfb      	ldrb	r3, [r7, #15]
 8001422:	2b00      	cmp	r3, #0
 8001424:	d052      	beq.n	80014cc <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8001426:	7bfb      	ldrb	r3, [r7, #15]
 8001428:	e364      	b.n	8001af4 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	699b      	ldr	r3, [r3, #24]
 800142e:	2b00      	cmp	r3, #0
 8001430:	d032      	beq.n	8001498 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001432:	4b43      	ldr	r3, [pc, #268]	@ (8001540 <HAL_RCC_OscConfig+0x270>)
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	4a42      	ldr	r2, [pc, #264]	@ (8001540 <HAL_RCC_OscConfig+0x270>)
 8001438:	f043 0301 	orr.w	r3, r3, #1
 800143c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800143e:	f7ff fc53 	bl	8000ce8 <HAL_GetTick>
 8001442:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001444:	e008      	b.n	8001458 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001446:	f7ff fc4f 	bl	8000ce8 <HAL_GetTick>
 800144a:	4602      	mov	r2, r0
 800144c:	693b      	ldr	r3, [r7, #16]
 800144e:	1ad3      	subs	r3, r2, r3
 8001450:	2b02      	cmp	r3, #2
 8001452:	d901      	bls.n	8001458 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8001454:	2303      	movs	r3, #3
 8001456:	e34d      	b.n	8001af4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001458:	4b39      	ldr	r3, [pc, #228]	@ (8001540 <HAL_RCC_OscConfig+0x270>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	f003 0302 	and.w	r3, r3, #2
 8001460:	2b00      	cmp	r3, #0
 8001462:	d0f0      	beq.n	8001446 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001464:	4b36      	ldr	r3, [pc, #216]	@ (8001540 <HAL_RCC_OscConfig+0x270>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	4a35      	ldr	r2, [pc, #212]	@ (8001540 <HAL_RCC_OscConfig+0x270>)
 800146a:	f043 0308 	orr.w	r3, r3, #8
 800146e:	6013      	str	r3, [r2, #0]
 8001470:	4b33      	ldr	r3, [pc, #204]	@ (8001540 <HAL_RCC_OscConfig+0x270>)
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	6a1b      	ldr	r3, [r3, #32]
 800147c:	4930      	ldr	r1, [pc, #192]	@ (8001540 <HAL_RCC_OscConfig+0x270>)
 800147e:	4313      	orrs	r3, r2
 8001480:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001482:	4b2f      	ldr	r3, [pc, #188]	@ (8001540 <HAL_RCC_OscConfig+0x270>)
 8001484:	685b      	ldr	r3, [r3, #4]
 8001486:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	69db      	ldr	r3, [r3, #28]
 800148e:	021b      	lsls	r3, r3, #8
 8001490:	492b      	ldr	r1, [pc, #172]	@ (8001540 <HAL_RCC_OscConfig+0x270>)
 8001492:	4313      	orrs	r3, r2
 8001494:	604b      	str	r3, [r1, #4]
 8001496:	e01a      	b.n	80014ce <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001498:	4b29      	ldr	r3, [pc, #164]	@ (8001540 <HAL_RCC_OscConfig+0x270>)
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	4a28      	ldr	r2, [pc, #160]	@ (8001540 <HAL_RCC_OscConfig+0x270>)
 800149e:	f023 0301 	bic.w	r3, r3, #1
 80014a2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80014a4:	f7ff fc20 	bl	8000ce8 <HAL_GetTick>
 80014a8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80014aa:	e008      	b.n	80014be <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80014ac:	f7ff fc1c 	bl	8000ce8 <HAL_GetTick>
 80014b0:	4602      	mov	r2, r0
 80014b2:	693b      	ldr	r3, [r7, #16]
 80014b4:	1ad3      	subs	r3, r2, r3
 80014b6:	2b02      	cmp	r3, #2
 80014b8:	d901      	bls.n	80014be <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80014ba:	2303      	movs	r3, #3
 80014bc:	e31a      	b.n	8001af4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80014be:	4b20      	ldr	r3, [pc, #128]	@ (8001540 <HAL_RCC_OscConfig+0x270>)
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	f003 0302 	and.w	r3, r3, #2
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d1f0      	bne.n	80014ac <HAL_RCC_OscConfig+0x1dc>
 80014ca:	e000      	b.n	80014ce <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80014cc:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	f003 0301 	and.w	r3, r3, #1
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d073      	beq.n	80015c2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80014da:	69bb      	ldr	r3, [r7, #24]
 80014dc:	2b08      	cmp	r3, #8
 80014de:	d005      	beq.n	80014ec <HAL_RCC_OscConfig+0x21c>
 80014e0:	69bb      	ldr	r3, [r7, #24]
 80014e2:	2b0c      	cmp	r3, #12
 80014e4:	d10e      	bne.n	8001504 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80014e6:	697b      	ldr	r3, [r7, #20]
 80014e8:	2b03      	cmp	r3, #3
 80014ea:	d10b      	bne.n	8001504 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014ec:	4b14      	ldr	r3, [pc, #80]	@ (8001540 <HAL_RCC_OscConfig+0x270>)
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d063      	beq.n	80015c0 <HAL_RCC_OscConfig+0x2f0>
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	685b      	ldr	r3, [r3, #4]
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d15f      	bne.n	80015c0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001500:	2301      	movs	r3, #1
 8001502:	e2f7      	b.n	8001af4 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	685b      	ldr	r3, [r3, #4]
 8001508:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800150c:	d106      	bne.n	800151c <HAL_RCC_OscConfig+0x24c>
 800150e:	4b0c      	ldr	r3, [pc, #48]	@ (8001540 <HAL_RCC_OscConfig+0x270>)
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	4a0b      	ldr	r2, [pc, #44]	@ (8001540 <HAL_RCC_OscConfig+0x270>)
 8001514:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001518:	6013      	str	r3, [r2, #0]
 800151a:	e025      	b.n	8001568 <HAL_RCC_OscConfig+0x298>
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	685b      	ldr	r3, [r3, #4]
 8001520:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001524:	d114      	bne.n	8001550 <HAL_RCC_OscConfig+0x280>
 8001526:	4b06      	ldr	r3, [pc, #24]	@ (8001540 <HAL_RCC_OscConfig+0x270>)
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	4a05      	ldr	r2, [pc, #20]	@ (8001540 <HAL_RCC_OscConfig+0x270>)
 800152c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001530:	6013      	str	r3, [r2, #0]
 8001532:	4b03      	ldr	r3, [pc, #12]	@ (8001540 <HAL_RCC_OscConfig+0x270>)
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	4a02      	ldr	r2, [pc, #8]	@ (8001540 <HAL_RCC_OscConfig+0x270>)
 8001538:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800153c:	6013      	str	r3, [r2, #0]
 800153e:	e013      	b.n	8001568 <HAL_RCC_OscConfig+0x298>
 8001540:	40021000 	.word	0x40021000
 8001544:	08007d24 	.word	0x08007d24
 8001548:	20000000 	.word	0x20000000
 800154c:	20000004 	.word	0x20000004
 8001550:	4ba0      	ldr	r3, [pc, #640]	@ (80017d4 <HAL_RCC_OscConfig+0x504>)
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	4a9f      	ldr	r2, [pc, #636]	@ (80017d4 <HAL_RCC_OscConfig+0x504>)
 8001556:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800155a:	6013      	str	r3, [r2, #0]
 800155c:	4b9d      	ldr	r3, [pc, #628]	@ (80017d4 <HAL_RCC_OscConfig+0x504>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	4a9c      	ldr	r2, [pc, #624]	@ (80017d4 <HAL_RCC_OscConfig+0x504>)
 8001562:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001566:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	685b      	ldr	r3, [r3, #4]
 800156c:	2b00      	cmp	r3, #0
 800156e:	d013      	beq.n	8001598 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001570:	f7ff fbba 	bl	8000ce8 <HAL_GetTick>
 8001574:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001576:	e008      	b.n	800158a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001578:	f7ff fbb6 	bl	8000ce8 <HAL_GetTick>
 800157c:	4602      	mov	r2, r0
 800157e:	693b      	ldr	r3, [r7, #16]
 8001580:	1ad3      	subs	r3, r2, r3
 8001582:	2b64      	cmp	r3, #100	@ 0x64
 8001584:	d901      	bls.n	800158a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001586:	2303      	movs	r3, #3
 8001588:	e2b4      	b.n	8001af4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800158a:	4b92      	ldr	r3, [pc, #584]	@ (80017d4 <HAL_RCC_OscConfig+0x504>)
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001592:	2b00      	cmp	r3, #0
 8001594:	d0f0      	beq.n	8001578 <HAL_RCC_OscConfig+0x2a8>
 8001596:	e014      	b.n	80015c2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001598:	f7ff fba6 	bl	8000ce8 <HAL_GetTick>
 800159c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800159e:	e008      	b.n	80015b2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80015a0:	f7ff fba2 	bl	8000ce8 <HAL_GetTick>
 80015a4:	4602      	mov	r2, r0
 80015a6:	693b      	ldr	r3, [r7, #16]
 80015a8:	1ad3      	subs	r3, r2, r3
 80015aa:	2b64      	cmp	r3, #100	@ 0x64
 80015ac:	d901      	bls.n	80015b2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80015ae:	2303      	movs	r3, #3
 80015b0:	e2a0      	b.n	8001af4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80015b2:	4b88      	ldr	r3, [pc, #544]	@ (80017d4 <HAL_RCC_OscConfig+0x504>)
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d1f0      	bne.n	80015a0 <HAL_RCC_OscConfig+0x2d0>
 80015be:	e000      	b.n	80015c2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80015c0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	f003 0302 	and.w	r3, r3, #2
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d060      	beq.n	8001690 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80015ce:	69bb      	ldr	r3, [r7, #24]
 80015d0:	2b04      	cmp	r3, #4
 80015d2:	d005      	beq.n	80015e0 <HAL_RCC_OscConfig+0x310>
 80015d4:	69bb      	ldr	r3, [r7, #24]
 80015d6:	2b0c      	cmp	r3, #12
 80015d8:	d119      	bne.n	800160e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80015da:	697b      	ldr	r3, [r7, #20]
 80015dc:	2b02      	cmp	r3, #2
 80015de:	d116      	bne.n	800160e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80015e0:	4b7c      	ldr	r3, [pc, #496]	@ (80017d4 <HAL_RCC_OscConfig+0x504>)
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d005      	beq.n	80015f8 <HAL_RCC_OscConfig+0x328>
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	68db      	ldr	r3, [r3, #12]
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d101      	bne.n	80015f8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80015f4:	2301      	movs	r3, #1
 80015f6:	e27d      	b.n	8001af4 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015f8:	4b76      	ldr	r3, [pc, #472]	@ (80017d4 <HAL_RCC_OscConfig+0x504>)
 80015fa:	685b      	ldr	r3, [r3, #4]
 80015fc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	691b      	ldr	r3, [r3, #16]
 8001604:	061b      	lsls	r3, r3, #24
 8001606:	4973      	ldr	r1, [pc, #460]	@ (80017d4 <HAL_RCC_OscConfig+0x504>)
 8001608:	4313      	orrs	r3, r2
 800160a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800160c:	e040      	b.n	8001690 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	68db      	ldr	r3, [r3, #12]
 8001612:	2b00      	cmp	r3, #0
 8001614:	d023      	beq.n	800165e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001616:	4b6f      	ldr	r3, [pc, #444]	@ (80017d4 <HAL_RCC_OscConfig+0x504>)
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	4a6e      	ldr	r2, [pc, #440]	@ (80017d4 <HAL_RCC_OscConfig+0x504>)
 800161c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001620:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001622:	f7ff fb61 	bl	8000ce8 <HAL_GetTick>
 8001626:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001628:	e008      	b.n	800163c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800162a:	f7ff fb5d 	bl	8000ce8 <HAL_GetTick>
 800162e:	4602      	mov	r2, r0
 8001630:	693b      	ldr	r3, [r7, #16]
 8001632:	1ad3      	subs	r3, r2, r3
 8001634:	2b02      	cmp	r3, #2
 8001636:	d901      	bls.n	800163c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001638:	2303      	movs	r3, #3
 800163a:	e25b      	b.n	8001af4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800163c:	4b65      	ldr	r3, [pc, #404]	@ (80017d4 <HAL_RCC_OscConfig+0x504>)
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001644:	2b00      	cmp	r3, #0
 8001646:	d0f0      	beq.n	800162a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001648:	4b62      	ldr	r3, [pc, #392]	@ (80017d4 <HAL_RCC_OscConfig+0x504>)
 800164a:	685b      	ldr	r3, [r3, #4]
 800164c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	691b      	ldr	r3, [r3, #16]
 8001654:	061b      	lsls	r3, r3, #24
 8001656:	495f      	ldr	r1, [pc, #380]	@ (80017d4 <HAL_RCC_OscConfig+0x504>)
 8001658:	4313      	orrs	r3, r2
 800165a:	604b      	str	r3, [r1, #4]
 800165c:	e018      	b.n	8001690 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800165e:	4b5d      	ldr	r3, [pc, #372]	@ (80017d4 <HAL_RCC_OscConfig+0x504>)
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	4a5c      	ldr	r2, [pc, #368]	@ (80017d4 <HAL_RCC_OscConfig+0x504>)
 8001664:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001668:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800166a:	f7ff fb3d 	bl	8000ce8 <HAL_GetTick>
 800166e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001670:	e008      	b.n	8001684 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001672:	f7ff fb39 	bl	8000ce8 <HAL_GetTick>
 8001676:	4602      	mov	r2, r0
 8001678:	693b      	ldr	r3, [r7, #16]
 800167a:	1ad3      	subs	r3, r2, r3
 800167c:	2b02      	cmp	r3, #2
 800167e:	d901      	bls.n	8001684 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001680:	2303      	movs	r3, #3
 8001682:	e237      	b.n	8001af4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001684:	4b53      	ldr	r3, [pc, #332]	@ (80017d4 <HAL_RCC_OscConfig+0x504>)
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800168c:	2b00      	cmp	r3, #0
 800168e:	d1f0      	bne.n	8001672 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	f003 0308 	and.w	r3, r3, #8
 8001698:	2b00      	cmp	r3, #0
 800169a:	d03c      	beq.n	8001716 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	695b      	ldr	r3, [r3, #20]
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d01c      	beq.n	80016de <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80016a4:	4b4b      	ldr	r3, [pc, #300]	@ (80017d4 <HAL_RCC_OscConfig+0x504>)
 80016a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80016aa:	4a4a      	ldr	r2, [pc, #296]	@ (80017d4 <HAL_RCC_OscConfig+0x504>)
 80016ac:	f043 0301 	orr.w	r3, r3, #1
 80016b0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80016b4:	f7ff fb18 	bl	8000ce8 <HAL_GetTick>
 80016b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80016ba:	e008      	b.n	80016ce <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80016bc:	f7ff fb14 	bl	8000ce8 <HAL_GetTick>
 80016c0:	4602      	mov	r2, r0
 80016c2:	693b      	ldr	r3, [r7, #16]
 80016c4:	1ad3      	subs	r3, r2, r3
 80016c6:	2b02      	cmp	r3, #2
 80016c8:	d901      	bls.n	80016ce <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80016ca:	2303      	movs	r3, #3
 80016cc:	e212      	b.n	8001af4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80016ce:	4b41      	ldr	r3, [pc, #260]	@ (80017d4 <HAL_RCC_OscConfig+0x504>)
 80016d0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80016d4:	f003 0302 	and.w	r3, r3, #2
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d0ef      	beq.n	80016bc <HAL_RCC_OscConfig+0x3ec>
 80016dc:	e01b      	b.n	8001716 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80016de:	4b3d      	ldr	r3, [pc, #244]	@ (80017d4 <HAL_RCC_OscConfig+0x504>)
 80016e0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80016e4:	4a3b      	ldr	r2, [pc, #236]	@ (80017d4 <HAL_RCC_OscConfig+0x504>)
 80016e6:	f023 0301 	bic.w	r3, r3, #1
 80016ea:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80016ee:	f7ff fafb 	bl	8000ce8 <HAL_GetTick>
 80016f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80016f4:	e008      	b.n	8001708 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80016f6:	f7ff faf7 	bl	8000ce8 <HAL_GetTick>
 80016fa:	4602      	mov	r2, r0
 80016fc:	693b      	ldr	r3, [r7, #16]
 80016fe:	1ad3      	subs	r3, r2, r3
 8001700:	2b02      	cmp	r3, #2
 8001702:	d901      	bls.n	8001708 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001704:	2303      	movs	r3, #3
 8001706:	e1f5      	b.n	8001af4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001708:	4b32      	ldr	r3, [pc, #200]	@ (80017d4 <HAL_RCC_OscConfig+0x504>)
 800170a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800170e:	f003 0302 	and.w	r3, r3, #2
 8001712:	2b00      	cmp	r3, #0
 8001714:	d1ef      	bne.n	80016f6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	f003 0304 	and.w	r3, r3, #4
 800171e:	2b00      	cmp	r3, #0
 8001720:	f000 80a6 	beq.w	8001870 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001724:	2300      	movs	r3, #0
 8001726:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001728:	4b2a      	ldr	r3, [pc, #168]	@ (80017d4 <HAL_RCC_OscConfig+0x504>)
 800172a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800172c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001730:	2b00      	cmp	r3, #0
 8001732:	d10d      	bne.n	8001750 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001734:	4b27      	ldr	r3, [pc, #156]	@ (80017d4 <HAL_RCC_OscConfig+0x504>)
 8001736:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001738:	4a26      	ldr	r2, [pc, #152]	@ (80017d4 <HAL_RCC_OscConfig+0x504>)
 800173a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800173e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001740:	4b24      	ldr	r3, [pc, #144]	@ (80017d4 <HAL_RCC_OscConfig+0x504>)
 8001742:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001744:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001748:	60bb      	str	r3, [r7, #8]
 800174a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800174c:	2301      	movs	r3, #1
 800174e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001750:	4b21      	ldr	r3, [pc, #132]	@ (80017d8 <HAL_RCC_OscConfig+0x508>)
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001758:	2b00      	cmp	r3, #0
 800175a:	d118      	bne.n	800178e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800175c:	4b1e      	ldr	r3, [pc, #120]	@ (80017d8 <HAL_RCC_OscConfig+0x508>)
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	4a1d      	ldr	r2, [pc, #116]	@ (80017d8 <HAL_RCC_OscConfig+0x508>)
 8001762:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001766:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001768:	f7ff fabe 	bl	8000ce8 <HAL_GetTick>
 800176c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800176e:	e008      	b.n	8001782 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001770:	f7ff faba 	bl	8000ce8 <HAL_GetTick>
 8001774:	4602      	mov	r2, r0
 8001776:	693b      	ldr	r3, [r7, #16]
 8001778:	1ad3      	subs	r3, r2, r3
 800177a:	2b02      	cmp	r3, #2
 800177c:	d901      	bls.n	8001782 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800177e:	2303      	movs	r3, #3
 8001780:	e1b8      	b.n	8001af4 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001782:	4b15      	ldr	r3, [pc, #84]	@ (80017d8 <HAL_RCC_OscConfig+0x508>)
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800178a:	2b00      	cmp	r3, #0
 800178c:	d0f0      	beq.n	8001770 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	689b      	ldr	r3, [r3, #8]
 8001792:	2b01      	cmp	r3, #1
 8001794:	d108      	bne.n	80017a8 <HAL_RCC_OscConfig+0x4d8>
 8001796:	4b0f      	ldr	r3, [pc, #60]	@ (80017d4 <HAL_RCC_OscConfig+0x504>)
 8001798:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800179c:	4a0d      	ldr	r2, [pc, #52]	@ (80017d4 <HAL_RCC_OscConfig+0x504>)
 800179e:	f043 0301 	orr.w	r3, r3, #1
 80017a2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80017a6:	e029      	b.n	80017fc <HAL_RCC_OscConfig+0x52c>
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	689b      	ldr	r3, [r3, #8]
 80017ac:	2b05      	cmp	r3, #5
 80017ae:	d115      	bne.n	80017dc <HAL_RCC_OscConfig+0x50c>
 80017b0:	4b08      	ldr	r3, [pc, #32]	@ (80017d4 <HAL_RCC_OscConfig+0x504>)
 80017b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80017b6:	4a07      	ldr	r2, [pc, #28]	@ (80017d4 <HAL_RCC_OscConfig+0x504>)
 80017b8:	f043 0304 	orr.w	r3, r3, #4
 80017bc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80017c0:	4b04      	ldr	r3, [pc, #16]	@ (80017d4 <HAL_RCC_OscConfig+0x504>)
 80017c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80017c6:	4a03      	ldr	r2, [pc, #12]	@ (80017d4 <HAL_RCC_OscConfig+0x504>)
 80017c8:	f043 0301 	orr.w	r3, r3, #1
 80017cc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80017d0:	e014      	b.n	80017fc <HAL_RCC_OscConfig+0x52c>
 80017d2:	bf00      	nop
 80017d4:	40021000 	.word	0x40021000
 80017d8:	40007000 	.word	0x40007000
 80017dc:	4b9d      	ldr	r3, [pc, #628]	@ (8001a54 <HAL_RCC_OscConfig+0x784>)
 80017de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80017e2:	4a9c      	ldr	r2, [pc, #624]	@ (8001a54 <HAL_RCC_OscConfig+0x784>)
 80017e4:	f023 0301 	bic.w	r3, r3, #1
 80017e8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80017ec:	4b99      	ldr	r3, [pc, #612]	@ (8001a54 <HAL_RCC_OscConfig+0x784>)
 80017ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80017f2:	4a98      	ldr	r2, [pc, #608]	@ (8001a54 <HAL_RCC_OscConfig+0x784>)
 80017f4:	f023 0304 	bic.w	r3, r3, #4
 80017f8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	689b      	ldr	r3, [r3, #8]
 8001800:	2b00      	cmp	r3, #0
 8001802:	d016      	beq.n	8001832 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001804:	f7ff fa70 	bl	8000ce8 <HAL_GetTick>
 8001808:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800180a:	e00a      	b.n	8001822 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800180c:	f7ff fa6c 	bl	8000ce8 <HAL_GetTick>
 8001810:	4602      	mov	r2, r0
 8001812:	693b      	ldr	r3, [r7, #16]
 8001814:	1ad3      	subs	r3, r2, r3
 8001816:	f241 3288 	movw	r2, #5000	@ 0x1388
 800181a:	4293      	cmp	r3, r2
 800181c:	d901      	bls.n	8001822 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800181e:	2303      	movs	r3, #3
 8001820:	e168      	b.n	8001af4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001822:	4b8c      	ldr	r3, [pc, #560]	@ (8001a54 <HAL_RCC_OscConfig+0x784>)
 8001824:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001828:	f003 0302 	and.w	r3, r3, #2
 800182c:	2b00      	cmp	r3, #0
 800182e:	d0ed      	beq.n	800180c <HAL_RCC_OscConfig+0x53c>
 8001830:	e015      	b.n	800185e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001832:	f7ff fa59 	bl	8000ce8 <HAL_GetTick>
 8001836:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001838:	e00a      	b.n	8001850 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800183a:	f7ff fa55 	bl	8000ce8 <HAL_GetTick>
 800183e:	4602      	mov	r2, r0
 8001840:	693b      	ldr	r3, [r7, #16]
 8001842:	1ad3      	subs	r3, r2, r3
 8001844:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001848:	4293      	cmp	r3, r2
 800184a:	d901      	bls.n	8001850 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800184c:	2303      	movs	r3, #3
 800184e:	e151      	b.n	8001af4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001850:	4b80      	ldr	r3, [pc, #512]	@ (8001a54 <HAL_RCC_OscConfig+0x784>)
 8001852:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001856:	f003 0302 	and.w	r3, r3, #2
 800185a:	2b00      	cmp	r3, #0
 800185c:	d1ed      	bne.n	800183a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800185e:	7ffb      	ldrb	r3, [r7, #31]
 8001860:	2b01      	cmp	r3, #1
 8001862:	d105      	bne.n	8001870 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001864:	4b7b      	ldr	r3, [pc, #492]	@ (8001a54 <HAL_RCC_OscConfig+0x784>)
 8001866:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001868:	4a7a      	ldr	r2, [pc, #488]	@ (8001a54 <HAL_RCC_OscConfig+0x784>)
 800186a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800186e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	f003 0320 	and.w	r3, r3, #32
 8001878:	2b00      	cmp	r3, #0
 800187a:	d03c      	beq.n	80018f6 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001880:	2b00      	cmp	r3, #0
 8001882:	d01c      	beq.n	80018be <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001884:	4b73      	ldr	r3, [pc, #460]	@ (8001a54 <HAL_RCC_OscConfig+0x784>)
 8001886:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800188a:	4a72      	ldr	r2, [pc, #456]	@ (8001a54 <HAL_RCC_OscConfig+0x784>)
 800188c:	f043 0301 	orr.w	r3, r3, #1
 8001890:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001894:	f7ff fa28 	bl	8000ce8 <HAL_GetTick>
 8001898:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800189a:	e008      	b.n	80018ae <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800189c:	f7ff fa24 	bl	8000ce8 <HAL_GetTick>
 80018a0:	4602      	mov	r2, r0
 80018a2:	693b      	ldr	r3, [r7, #16]
 80018a4:	1ad3      	subs	r3, r2, r3
 80018a6:	2b02      	cmp	r3, #2
 80018a8:	d901      	bls.n	80018ae <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80018aa:	2303      	movs	r3, #3
 80018ac:	e122      	b.n	8001af4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80018ae:	4b69      	ldr	r3, [pc, #420]	@ (8001a54 <HAL_RCC_OscConfig+0x784>)
 80018b0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80018b4:	f003 0302 	and.w	r3, r3, #2
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d0ef      	beq.n	800189c <HAL_RCC_OscConfig+0x5cc>
 80018bc:	e01b      	b.n	80018f6 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80018be:	4b65      	ldr	r3, [pc, #404]	@ (8001a54 <HAL_RCC_OscConfig+0x784>)
 80018c0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80018c4:	4a63      	ldr	r2, [pc, #396]	@ (8001a54 <HAL_RCC_OscConfig+0x784>)
 80018c6:	f023 0301 	bic.w	r3, r3, #1
 80018ca:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80018ce:	f7ff fa0b 	bl	8000ce8 <HAL_GetTick>
 80018d2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80018d4:	e008      	b.n	80018e8 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80018d6:	f7ff fa07 	bl	8000ce8 <HAL_GetTick>
 80018da:	4602      	mov	r2, r0
 80018dc:	693b      	ldr	r3, [r7, #16]
 80018de:	1ad3      	subs	r3, r2, r3
 80018e0:	2b02      	cmp	r3, #2
 80018e2:	d901      	bls.n	80018e8 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80018e4:	2303      	movs	r3, #3
 80018e6:	e105      	b.n	8001af4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80018e8:	4b5a      	ldr	r3, [pc, #360]	@ (8001a54 <HAL_RCC_OscConfig+0x784>)
 80018ea:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80018ee:	f003 0302 	and.w	r3, r3, #2
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d1ef      	bne.n	80018d6 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	f000 80f9 	beq.w	8001af2 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001904:	2b02      	cmp	r3, #2
 8001906:	f040 80cf 	bne.w	8001aa8 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800190a:	4b52      	ldr	r3, [pc, #328]	@ (8001a54 <HAL_RCC_OscConfig+0x784>)
 800190c:	68db      	ldr	r3, [r3, #12]
 800190e:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001910:	697b      	ldr	r3, [r7, #20]
 8001912:	f003 0203 	and.w	r2, r3, #3
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800191a:	429a      	cmp	r2, r3
 800191c:	d12c      	bne.n	8001978 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800191e:	697b      	ldr	r3, [r7, #20]
 8001920:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001928:	3b01      	subs	r3, #1
 800192a:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800192c:	429a      	cmp	r2, r3
 800192e:	d123      	bne.n	8001978 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001930:	697b      	ldr	r3, [r7, #20]
 8001932:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800193a:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800193c:	429a      	cmp	r2, r3
 800193e:	d11b      	bne.n	8001978 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001940:	697b      	ldr	r3, [r7, #20]
 8001942:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800194a:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800194c:	429a      	cmp	r2, r3
 800194e:	d113      	bne.n	8001978 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001950:	697b      	ldr	r3, [r7, #20]
 8001952:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800195a:	085b      	lsrs	r3, r3, #1
 800195c:	3b01      	subs	r3, #1
 800195e:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001960:	429a      	cmp	r2, r3
 8001962:	d109      	bne.n	8001978 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001964:	697b      	ldr	r3, [r7, #20]
 8001966:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800196e:	085b      	lsrs	r3, r3, #1
 8001970:	3b01      	subs	r3, #1
 8001972:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001974:	429a      	cmp	r2, r3
 8001976:	d071      	beq.n	8001a5c <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001978:	69bb      	ldr	r3, [r7, #24]
 800197a:	2b0c      	cmp	r3, #12
 800197c:	d068      	beq.n	8001a50 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800197e:	4b35      	ldr	r3, [pc, #212]	@ (8001a54 <HAL_RCC_OscConfig+0x784>)
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001986:	2b00      	cmp	r3, #0
 8001988:	d105      	bne.n	8001996 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800198a:	4b32      	ldr	r3, [pc, #200]	@ (8001a54 <HAL_RCC_OscConfig+0x784>)
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001992:	2b00      	cmp	r3, #0
 8001994:	d001      	beq.n	800199a <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8001996:	2301      	movs	r3, #1
 8001998:	e0ac      	b.n	8001af4 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800199a:	4b2e      	ldr	r3, [pc, #184]	@ (8001a54 <HAL_RCC_OscConfig+0x784>)
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	4a2d      	ldr	r2, [pc, #180]	@ (8001a54 <HAL_RCC_OscConfig+0x784>)
 80019a0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80019a4:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80019a6:	f7ff f99f 	bl	8000ce8 <HAL_GetTick>
 80019aa:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80019ac:	e008      	b.n	80019c0 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80019ae:	f7ff f99b 	bl	8000ce8 <HAL_GetTick>
 80019b2:	4602      	mov	r2, r0
 80019b4:	693b      	ldr	r3, [r7, #16]
 80019b6:	1ad3      	subs	r3, r2, r3
 80019b8:	2b02      	cmp	r3, #2
 80019ba:	d901      	bls.n	80019c0 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 80019bc:	2303      	movs	r3, #3
 80019be:	e099      	b.n	8001af4 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80019c0:	4b24      	ldr	r3, [pc, #144]	@ (8001a54 <HAL_RCC_OscConfig+0x784>)
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d1f0      	bne.n	80019ae <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80019cc:	4b21      	ldr	r3, [pc, #132]	@ (8001a54 <HAL_RCC_OscConfig+0x784>)
 80019ce:	68da      	ldr	r2, [r3, #12]
 80019d0:	4b21      	ldr	r3, [pc, #132]	@ (8001a58 <HAL_RCC_OscConfig+0x788>)
 80019d2:	4013      	ands	r3, r2
 80019d4:	687a      	ldr	r2, [r7, #4]
 80019d6:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80019d8:	687a      	ldr	r2, [r7, #4]
 80019da:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80019dc:	3a01      	subs	r2, #1
 80019de:	0112      	lsls	r2, r2, #4
 80019e0:	4311      	orrs	r1, r2
 80019e2:	687a      	ldr	r2, [r7, #4]
 80019e4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80019e6:	0212      	lsls	r2, r2, #8
 80019e8:	4311      	orrs	r1, r2
 80019ea:	687a      	ldr	r2, [r7, #4]
 80019ec:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80019ee:	0852      	lsrs	r2, r2, #1
 80019f0:	3a01      	subs	r2, #1
 80019f2:	0552      	lsls	r2, r2, #21
 80019f4:	4311      	orrs	r1, r2
 80019f6:	687a      	ldr	r2, [r7, #4]
 80019f8:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80019fa:	0852      	lsrs	r2, r2, #1
 80019fc:	3a01      	subs	r2, #1
 80019fe:	0652      	lsls	r2, r2, #25
 8001a00:	4311      	orrs	r1, r2
 8001a02:	687a      	ldr	r2, [r7, #4]
 8001a04:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001a06:	06d2      	lsls	r2, r2, #27
 8001a08:	430a      	orrs	r2, r1
 8001a0a:	4912      	ldr	r1, [pc, #72]	@ (8001a54 <HAL_RCC_OscConfig+0x784>)
 8001a0c:	4313      	orrs	r3, r2
 8001a0e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001a10:	4b10      	ldr	r3, [pc, #64]	@ (8001a54 <HAL_RCC_OscConfig+0x784>)
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	4a0f      	ldr	r2, [pc, #60]	@ (8001a54 <HAL_RCC_OscConfig+0x784>)
 8001a16:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001a1a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001a1c:	4b0d      	ldr	r3, [pc, #52]	@ (8001a54 <HAL_RCC_OscConfig+0x784>)
 8001a1e:	68db      	ldr	r3, [r3, #12]
 8001a20:	4a0c      	ldr	r2, [pc, #48]	@ (8001a54 <HAL_RCC_OscConfig+0x784>)
 8001a22:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001a26:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001a28:	f7ff f95e 	bl	8000ce8 <HAL_GetTick>
 8001a2c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a2e:	e008      	b.n	8001a42 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a30:	f7ff f95a 	bl	8000ce8 <HAL_GetTick>
 8001a34:	4602      	mov	r2, r0
 8001a36:	693b      	ldr	r3, [r7, #16]
 8001a38:	1ad3      	subs	r3, r2, r3
 8001a3a:	2b02      	cmp	r3, #2
 8001a3c:	d901      	bls.n	8001a42 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8001a3e:	2303      	movs	r3, #3
 8001a40:	e058      	b.n	8001af4 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a42:	4b04      	ldr	r3, [pc, #16]	@ (8001a54 <HAL_RCC_OscConfig+0x784>)
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d0f0      	beq.n	8001a30 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001a4e:	e050      	b.n	8001af2 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001a50:	2301      	movs	r3, #1
 8001a52:	e04f      	b.n	8001af4 <HAL_RCC_OscConfig+0x824>
 8001a54:	40021000 	.word	0x40021000
 8001a58:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a5c:	4b27      	ldr	r3, [pc, #156]	@ (8001afc <HAL_RCC_OscConfig+0x82c>)
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d144      	bne.n	8001af2 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001a68:	4b24      	ldr	r3, [pc, #144]	@ (8001afc <HAL_RCC_OscConfig+0x82c>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	4a23      	ldr	r2, [pc, #140]	@ (8001afc <HAL_RCC_OscConfig+0x82c>)
 8001a6e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001a72:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001a74:	4b21      	ldr	r3, [pc, #132]	@ (8001afc <HAL_RCC_OscConfig+0x82c>)
 8001a76:	68db      	ldr	r3, [r3, #12]
 8001a78:	4a20      	ldr	r2, [pc, #128]	@ (8001afc <HAL_RCC_OscConfig+0x82c>)
 8001a7a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001a7e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001a80:	f7ff f932 	bl	8000ce8 <HAL_GetTick>
 8001a84:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a86:	e008      	b.n	8001a9a <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a88:	f7ff f92e 	bl	8000ce8 <HAL_GetTick>
 8001a8c:	4602      	mov	r2, r0
 8001a8e:	693b      	ldr	r3, [r7, #16]
 8001a90:	1ad3      	subs	r3, r2, r3
 8001a92:	2b02      	cmp	r3, #2
 8001a94:	d901      	bls.n	8001a9a <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8001a96:	2303      	movs	r3, #3
 8001a98:	e02c      	b.n	8001af4 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a9a:	4b18      	ldr	r3, [pc, #96]	@ (8001afc <HAL_RCC_OscConfig+0x82c>)
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d0f0      	beq.n	8001a88 <HAL_RCC_OscConfig+0x7b8>
 8001aa6:	e024      	b.n	8001af2 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001aa8:	69bb      	ldr	r3, [r7, #24]
 8001aaa:	2b0c      	cmp	r3, #12
 8001aac:	d01f      	beq.n	8001aee <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001aae:	4b13      	ldr	r3, [pc, #76]	@ (8001afc <HAL_RCC_OscConfig+0x82c>)
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	4a12      	ldr	r2, [pc, #72]	@ (8001afc <HAL_RCC_OscConfig+0x82c>)
 8001ab4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001ab8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001aba:	f7ff f915 	bl	8000ce8 <HAL_GetTick>
 8001abe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001ac0:	e008      	b.n	8001ad4 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ac2:	f7ff f911 	bl	8000ce8 <HAL_GetTick>
 8001ac6:	4602      	mov	r2, r0
 8001ac8:	693b      	ldr	r3, [r7, #16]
 8001aca:	1ad3      	subs	r3, r2, r3
 8001acc:	2b02      	cmp	r3, #2
 8001ace:	d901      	bls.n	8001ad4 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8001ad0:	2303      	movs	r3, #3
 8001ad2:	e00f      	b.n	8001af4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001ad4:	4b09      	ldr	r3, [pc, #36]	@ (8001afc <HAL_RCC_OscConfig+0x82c>)
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d1f0      	bne.n	8001ac2 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001ae0:	4b06      	ldr	r3, [pc, #24]	@ (8001afc <HAL_RCC_OscConfig+0x82c>)
 8001ae2:	68da      	ldr	r2, [r3, #12]
 8001ae4:	4905      	ldr	r1, [pc, #20]	@ (8001afc <HAL_RCC_OscConfig+0x82c>)
 8001ae6:	4b06      	ldr	r3, [pc, #24]	@ (8001b00 <HAL_RCC_OscConfig+0x830>)
 8001ae8:	4013      	ands	r3, r2
 8001aea:	60cb      	str	r3, [r1, #12]
 8001aec:	e001      	b.n	8001af2 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001aee:	2301      	movs	r3, #1
 8001af0:	e000      	b.n	8001af4 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8001af2:	2300      	movs	r3, #0
}
 8001af4:	4618      	mov	r0, r3
 8001af6:	3720      	adds	r7, #32
 8001af8:	46bd      	mov	sp, r7
 8001afa:	bd80      	pop	{r7, pc}
 8001afc:	40021000 	.word	0x40021000
 8001b00:	feeefffc 	.word	0xfeeefffc

08001b04 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b084      	sub	sp, #16
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]
 8001b0c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d101      	bne.n	8001b18 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001b14:	2301      	movs	r3, #1
 8001b16:	e0e7      	b.n	8001ce8 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001b18:	4b75      	ldr	r3, [pc, #468]	@ (8001cf0 <HAL_RCC_ClockConfig+0x1ec>)
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	f003 0307 	and.w	r3, r3, #7
 8001b20:	683a      	ldr	r2, [r7, #0]
 8001b22:	429a      	cmp	r2, r3
 8001b24:	d910      	bls.n	8001b48 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b26:	4b72      	ldr	r3, [pc, #456]	@ (8001cf0 <HAL_RCC_ClockConfig+0x1ec>)
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	f023 0207 	bic.w	r2, r3, #7
 8001b2e:	4970      	ldr	r1, [pc, #448]	@ (8001cf0 <HAL_RCC_ClockConfig+0x1ec>)
 8001b30:	683b      	ldr	r3, [r7, #0]
 8001b32:	4313      	orrs	r3, r2
 8001b34:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b36:	4b6e      	ldr	r3, [pc, #440]	@ (8001cf0 <HAL_RCC_ClockConfig+0x1ec>)
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	f003 0307 	and.w	r3, r3, #7
 8001b3e:	683a      	ldr	r2, [r7, #0]
 8001b40:	429a      	cmp	r2, r3
 8001b42:	d001      	beq.n	8001b48 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001b44:	2301      	movs	r3, #1
 8001b46:	e0cf      	b.n	8001ce8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	f003 0302 	and.w	r3, r3, #2
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d010      	beq.n	8001b76 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	689a      	ldr	r2, [r3, #8]
 8001b58:	4b66      	ldr	r3, [pc, #408]	@ (8001cf4 <HAL_RCC_ClockConfig+0x1f0>)
 8001b5a:	689b      	ldr	r3, [r3, #8]
 8001b5c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001b60:	429a      	cmp	r2, r3
 8001b62:	d908      	bls.n	8001b76 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b64:	4b63      	ldr	r3, [pc, #396]	@ (8001cf4 <HAL_RCC_ClockConfig+0x1f0>)
 8001b66:	689b      	ldr	r3, [r3, #8]
 8001b68:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	689b      	ldr	r3, [r3, #8]
 8001b70:	4960      	ldr	r1, [pc, #384]	@ (8001cf4 <HAL_RCC_ClockConfig+0x1f0>)
 8001b72:	4313      	orrs	r3, r2
 8001b74:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	f003 0301 	and.w	r3, r3, #1
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d04c      	beq.n	8001c1c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	685b      	ldr	r3, [r3, #4]
 8001b86:	2b03      	cmp	r3, #3
 8001b88:	d107      	bne.n	8001b9a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001b8a:	4b5a      	ldr	r3, [pc, #360]	@ (8001cf4 <HAL_RCC_ClockConfig+0x1f0>)
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d121      	bne.n	8001bda <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8001b96:	2301      	movs	r3, #1
 8001b98:	e0a6      	b.n	8001ce8 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	685b      	ldr	r3, [r3, #4]
 8001b9e:	2b02      	cmp	r3, #2
 8001ba0:	d107      	bne.n	8001bb2 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001ba2:	4b54      	ldr	r3, [pc, #336]	@ (8001cf4 <HAL_RCC_ClockConfig+0x1f0>)
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d115      	bne.n	8001bda <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001bae:	2301      	movs	r3, #1
 8001bb0:	e09a      	b.n	8001ce8 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	685b      	ldr	r3, [r3, #4]
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d107      	bne.n	8001bca <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001bba:	4b4e      	ldr	r3, [pc, #312]	@ (8001cf4 <HAL_RCC_ClockConfig+0x1f0>)
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	f003 0302 	and.w	r3, r3, #2
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d109      	bne.n	8001bda <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001bc6:	2301      	movs	r3, #1
 8001bc8:	e08e      	b.n	8001ce8 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001bca:	4b4a      	ldr	r3, [pc, #296]	@ (8001cf4 <HAL_RCC_ClockConfig+0x1f0>)
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d101      	bne.n	8001bda <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001bd6:	2301      	movs	r3, #1
 8001bd8:	e086      	b.n	8001ce8 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001bda:	4b46      	ldr	r3, [pc, #280]	@ (8001cf4 <HAL_RCC_ClockConfig+0x1f0>)
 8001bdc:	689b      	ldr	r3, [r3, #8]
 8001bde:	f023 0203 	bic.w	r2, r3, #3
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	685b      	ldr	r3, [r3, #4]
 8001be6:	4943      	ldr	r1, [pc, #268]	@ (8001cf4 <HAL_RCC_ClockConfig+0x1f0>)
 8001be8:	4313      	orrs	r3, r2
 8001bea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001bec:	f7ff f87c 	bl	8000ce8 <HAL_GetTick>
 8001bf0:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001bf2:	e00a      	b.n	8001c0a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001bf4:	f7ff f878 	bl	8000ce8 <HAL_GetTick>
 8001bf8:	4602      	mov	r2, r0
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	1ad3      	subs	r3, r2, r3
 8001bfe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c02:	4293      	cmp	r3, r2
 8001c04:	d901      	bls.n	8001c0a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8001c06:	2303      	movs	r3, #3
 8001c08:	e06e      	b.n	8001ce8 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c0a:	4b3a      	ldr	r3, [pc, #232]	@ (8001cf4 <HAL_RCC_ClockConfig+0x1f0>)
 8001c0c:	689b      	ldr	r3, [r3, #8]
 8001c0e:	f003 020c 	and.w	r2, r3, #12
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	685b      	ldr	r3, [r3, #4]
 8001c16:	009b      	lsls	r3, r3, #2
 8001c18:	429a      	cmp	r2, r3
 8001c1a:	d1eb      	bne.n	8001bf4 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	f003 0302 	and.w	r3, r3, #2
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d010      	beq.n	8001c4a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	689a      	ldr	r2, [r3, #8]
 8001c2c:	4b31      	ldr	r3, [pc, #196]	@ (8001cf4 <HAL_RCC_ClockConfig+0x1f0>)
 8001c2e:	689b      	ldr	r3, [r3, #8]
 8001c30:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001c34:	429a      	cmp	r2, r3
 8001c36:	d208      	bcs.n	8001c4a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c38:	4b2e      	ldr	r3, [pc, #184]	@ (8001cf4 <HAL_RCC_ClockConfig+0x1f0>)
 8001c3a:	689b      	ldr	r3, [r3, #8]
 8001c3c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	689b      	ldr	r3, [r3, #8]
 8001c44:	492b      	ldr	r1, [pc, #172]	@ (8001cf4 <HAL_RCC_ClockConfig+0x1f0>)
 8001c46:	4313      	orrs	r3, r2
 8001c48:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001c4a:	4b29      	ldr	r3, [pc, #164]	@ (8001cf0 <HAL_RCC_ClockConfig+0x1ec>)
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	f003 0307 	and.w	r3, r3, #7
 8001c52:	683a      	ldr	r2, [r7, #0]
 8001c54:	429a      	cmp	r2, r3
 8001c56:	d210      	bcs.n	8001c7a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c58:	4b25      	ldr	r3, [pc, #148]	@ (8001cf0 <HAL_RCC_ClockConfig+0x1ec>)
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	f023 0207 	bic.w	r2, r3, #7
 8001c60:	4923      	ldr	r1, [pc, #140]	@ (8001cf0 <HAL_RCC_ClockConfig+0x1ec>)
 8001c62:	683b      	ldr	r3, [r7, #0]
 8001c64:	4313      	orrs	r3, r2
 8001c66:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c68:	4b21      	ldr	r3, [pc, #132]	@ (8001cf0 <HAL_RCC_ClockConfig+0x1ec>)
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	f003 0307 	and.w	r3, r3, #7
 8001c70:	683a      	ldr	r2, [r7, #0]
 8001c72:	429a      	cmp	r2, r3
 8001c74:	d001      	beq.n	8001c7a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8001c76:	2301      	movs	r3, #1
 8001c78:	e036      	b.n	8001ce8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	f003 0304 	and.w	r3, r3, #4
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d008      	beq.n	8001c98 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001c86:	4b1b      	ldr	r3, [pc, #108]	@ (8001cf4 <HAL_RCC_ClockConfig+0x1f0>)
 8001c88:	689b      	ldr	r3, [r3, #8]
 8001c8a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	68db      	ldr	r3, [r3, #12]
 8001c92:	4918      	ldr	r1, [pc, #96]	@ (8001cf4 <HAL_RCC_ClockConfig+0x1f0>)
 8001c94:	4313      	orrs	r3, r2
 8001c96:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	f003 0308 	and.w	r3, r3, #8
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d009      	beq.n	8001cb8 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001ca4:	4b13      	ldr	r3, [pc, #76]	@ (8001cf4 <HAL_RCC_ClockConfig+0x1f0>)
 8001ca6:	689b      	ldr	r3, [r3, #8]
 8001ca8:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	691b      	ldr	r3, [r3, #16]
 8001cb0:	00db      	lsls	r3, r3, #3
 8001cb2:	4910      	ldr	r1, [pc, #64]	@ (8001cf4 <HAL_RCC_ClockConfig+0x1f0>)
 8001cb4:	4313      	orrs	r3, r2
 8001cb6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001cb8:	f000 f824 	bl	8001d04 <HAL_RCC_GetSysClockFreq>
 8001cbc:	4602      	mov	r2, r0
 8001cbe:	4b0d      	ldr	r3, [pc, #52]	@ (8001cf4 <HAL_RCC_ClockConfig+0x1f0>)
 8001cc0:	689b      	ldr	r3, [r3, #8]
 8001cc2:	091b      	lsrs	r3, r3, #4
 8001cc4:	f003 030f 	and.w	r3, r3, #15
 8001cc8:	490b      	ldr	r1, [pc, #44]	@ (8001cf8 <HAL_RCC_ClockConfig+0x1f4>)
 8001cca:	5ccb      	ldrb	r3, [r1, r3]
 8001ccc:	f003 031f 	and.w	r3, r3, #31
 8001cd0:	fa22 f303 	lsr.w	r3, r2, r3
 8001cd4:	4a09      	ldr	r2, [pc, #36]	@ (8001cfc <HAL_RCC_ClockConfig+0x1f8>)
 8001cd6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001cd8:	4b09      	ldr	r3, [pc, #36]	@ (8001d00 <HAL_RCC_ClockConfig+0x1fc>)
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	4618      	mov	r0, r3
 8001cde:	f7fe fe5d 	bl	800099c <HAL_InitTick>
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	72fb      	strb	r3, [r7, #11]

  return status;
 8001ce6:	7afb      	ldrb	r3, [r7, #11]
}
 8001ce8:	4618      	mov	r0, r3
 8001cea:	3710      	adds	r7, #16
 8001cec:	46bd      	mov	sp, r7
 8001cee:	bd80      	pop	{r7, pc}
 8001cf0:	40022000 	.word	0x40022000
 8001cf4:	40021000 	.word	0x40021000
 8001cf8:	08007d24 	.word	0x08007d24
 8001cfc:	20000000 	.word	0x20000000
 8001d00:	20000004 	.word	0x20000004

08001d04 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001d04:	b480      	push	{r7}
 8001d06:	b089      	sub	sp, #36	@ 0x24
 8001d08:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	61fb      	str	r3, [r7, #28]
 8001d0e:	2300      	movs	r3, #0
 8001d10:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001d12:	4b3e      	ldr	r3, [pc, #248]	@ (8001e0c <HAL_RCC_GetSysClockFreq+0x108>)
 8001d14:	689b      	ldr	r3, [r3, #8]
 8001d16:	f003 030c 	and.w	r3, r3, #12
 8001d1a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001d1c:	4b3b      	ldr	r3, [pc, #236]	@ (8001e0c <HAL_RCC_GetSysClockFreq+0x108>)
 8001d1e:	68db      	ldr	r3, [r3, #12]
 8001d20:	f003 0303 	and.w	r3, r3, #3
 8001d24:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001d26:	693b      	ldr	r3, [r7, #16]
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d005      	beq.n	8001d38 <HAL_RCC_GetSysClockFreq+0x34>
 8001d2c:	693b      	ldr	r3, [r7, #16]
 8001d2e:	2b0c      	cmp	r3, #12
 8001d30:	d121      	bne.n	8001d76 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	2b01      	cmp	r3, #1
 8001d36:	d11e      	bne.n	8001d76 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001d38:	4b34      	ldr	r3, [pc, #208]	@ (8001e0c <HAL_RCC_GetSysClockFreq+0x108>)
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	f003 0308 	and.w	r3, r3, #8
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d107      	bne.n	8001d54 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001d44:	4b31      	ldr	r3, [pc, #196]	@ (8001e0c <HAL_RCC_GetSysClockFreq+0x108>)
 8001d46:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001d4a:	0a1b      	lsrs	r3, r3, #8
 8001d4c:	f003 030f 	and.w	r3, r3, #15
 8001d50:	61fb      	str	r3, [r7, #28]
 8001d52:	e005      	b.n	8001d60 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001d54:	4b2d      	ldr	r3, [pc, #180]	@ (8001e0c <HAL_RCC_GetSysClockFreq+0x108>)
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	091b      	lsrs	r3, r3, #4
 8001d5a:	f003 030f 	and.w	r3, r3, #15
 8001d5e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001d60:	4a2b      	ldr	r2, [pc, #172]	@ (8001e10 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001d62:	69fb      	ldr	r3, [r7, #28]
 8001d64:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d68:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001d6a:	693b      	ldr	r3, [r7, #16]
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d10d      	bne.n	8001d8c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001d70:	69fb      	ldr	r3, [r7, #28]
 8001d72:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001d74:	e00a      	b.n	8001d8c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001d76:	693b      	ldr	r3, [r7, #16]
 8001d78:	2b04      	cmp	r3, #4
 8001d7a:	d102      	bne.n	8001d82 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001d7c:	4b25      	ldr	r3, [pc, #148]	@ (8001e14 <HAL_RCC_GetSysClockFreq+0x110>)
 8001d7e:	61bb      	str	r3, [r7, #24]
 8001d80:	e004      	b.n	8001d8c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001d82:	693b      	ldr	r3, [r7, #16]
 8001d84:	2b08      	cmp	r3, #8
 8001d86:	d101      	bne.n	8001d8c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001d88:	4b23      	ldr	r3, [pc, #140]	@ (8001e18 <HAL_RCC_GetSysClockFreq+0x114>)
 8001d8a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001d8c:	693b      	ldr	r3, [r7, #16]
 8001d8e:	2b0c      	cmp	r3, #12
 8001d90:	d134      	bne.n	8001dfc <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001d92:	4b1e      	ldr	r3, [pc, #120]	@ (8001e0c <HAL_RCC_GetSysClockFreq+0x108>)
 8001d94:	68db      	ldr	r3, [r3, #12]
 8001d96:	f003 0303 	and.w	r3, r3, #3
 8001d9a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001d9c:	68bb      	ldr	r3, [r7, #8]
 8001d9e:	2b02      	cmp	r3, #2
 8001da0:	d003      	beq.n	8001daa <HAL_RCC_GetSysClockFreq+0xa6>
 8001da2:	68bb      	ldr	r3, [r7, #8]
 8001da4:	2b03      	cmp	r3, #3
 8001da6:	d003      	beq.n	8001db0 <HAL_RCC_GetSysClockFreq+0xac>
 8001da8:	e005      	b.n	8001db6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001daa:	4b1a      	ldr	r3, [pc, #104]	@ (8001e14 <HAL_RCC_GetSysClockFreq+0x110>)
 8001dac:	617b      	str	r3, [r7, #20]
      break;
 8001dae:	e005      	b.n	8001dbc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001db0:	4b19      	ldr	r3, [pc, #100]	@ (8001e18 <HAL_RCC_GetSysClockFreq+0x114>)
 8001db2:	617b      	str	r3, [r7, #20]
      break;
 8001db4:	e002      	b.n	8001dbc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001db6:	69fb      	ldr	r3, [r7, #28]
 8001db8:	617b      	str	r3, [r7, #20]
      break;
 8001dba:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001dbc:	4b13      	ldr	r3, [pc, #76]	@ (8001e0c <HAL_RCC_GetSysClockFreq+0x108>)
 8001dbe:	68db      	ldr	r3, [r3, #12]
 8001dc0:	091b      	lsrs	r3, r3, #4
 8001dc2:	f003 0307 	and.w	r3, r3, #7
 8001dc6:	3301      	adds	r3, #1
 8001dc8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001dca:	4b10      	ldr	r3, [pc, #64]	@ (8001e0c <HAL_RCC_GetSysClockFreq+0x108>)
 8001dcc:	68db      	ldr	r3, [r3, #12]
 8001dce:	0a1b      	lsrs	r3, r3, #8
 8001dd0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001dd4:	697a      	ldr	r2, [r7, #20]
 8001dd6:	fb03 f202 	mul.w	r2, r3, r2
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	fbb2 f3f3 	udiv	r3, r2, r3
 8001de0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001de2:	4b0a      	ldr	r3, [pc, #40]	@ (8001e0c <HAL_RCC_GetSysClockFreq+0x108>)
 8001de4:	68db      	ldr	r3, [r3, #12]
 8001de6:	0e5b      	lsrs	r3, r3, #25
 8001de8:	f003 0303 	and.w	r3, r3, #3
 8001dec:	3301      	adds	r3, #1
 8001dee:	005b      	lsls	r3, r3, #1
 8001df0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001df2:	697a      	ldr	r2, [r7, #20]
 8001df4:	683b      	ldr	r3, [r7, #0]
 8001df6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001dfa:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001dfc:	69bb      	ldr	r3, [r7, #24]
}
 8001dfe:	4618      	mov	r0, r3
 8001e00:	3724      	adds	r7, #36	@ 0x24
 8001e02:	46bd      	mov	sp, r7
 8001e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e08:	4770      	bx	lr
 8001e0a:	bf00      	nop
 8001e0c:	40021000 	.word	0x40021000
 8001e10:	08007d3c 	.word	0x08007d3c
 8001e14:	00f42400 	.word	0x00f42400
 8001e18:	007a1200 	.word	0x007a1200

08001e1c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001e1c:	b480      	push	{r7}
 8001e1e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001e20:	4b03      	ldr	r3, [pc, #12]	@ (8001e30 <HAL_RCC_GetHCLKFreq+0x14>)
 8001e22:	681b      	ldr	r3, [r3, #0]
}
 8001e24:	4618      	mov	r0, r3
 8001e26:	46bd      	mov	sp, r7
 8001e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2c:	4770      	bx	lr
 8001e2e:	bf00      	nop
 8001e30:	20000000 	.word	0x20000000

08001e34 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001e38:	f7ff fff0 	bl	8001e1c <HAL_RCC_GetHCLKFreq>
 8001e3c:	4602      	mov	r2, r0
 8001e3e:	4b06      	ldr	r3, [pc, #24]	@ (8001e58 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001e40:	689b      	ldr	r3, [r3, #8]
 8001e42:	0a1b      	lsrs	r3, r3, #8
 8001e44:	f003 0307 	and.w	r3, r3, #7
 8001e48:	4904      	ldr	r1, [pc, #16]	@ (8001e5c <HAL_RCC_GetPCLK1Freq+0x28>)
 8001e4a:	5ccb      	ldrb	r3, [r1, r3]
 8001e4c:	f003 031f 	and.w	r3, r3, #31
 8001e50:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e54:	4618      	mov	r0, r3
 8001e56:	bd80      	pop	{r7, pc}
 8001e58:	40021000 	.word	0x40021000
 8001e5c:	08007d34 	.word	0x08007d34

08001e60 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001e64:	f7ff ffda 	bl	8001e1c <HAL_RCC_GetHCLKFreq>
 8001e68:	4602      	mov	r2, r0
 8001e6a:	4b06      	ldr	r3, [pc, #24]	@ (8001e84 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001e6c:	689b      	ldr	r3, [r3, #8]
 8001e6e:	0adb      	lsrs	r3, r3, #11
 8001e70:	f003 0307 	and.w	r3, r3, #7
 8001e74:	4904      	ldr	r1, [pc, #16]	@ (8001e88 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001e76:	5ccb      	ldrb	r3, [r1, r3]
 8001e78:	f003 031f 	and.w	r3, r3, #31
 8001e7c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e80:	4618      	mov	r0, r3
 8001e82:	bd80      	pop	{r7, pc}
 8001e84:	40021000 	.word	0x40021000
 8001e88:	08007d34 	.word	0x08007d34

08001e8c <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001e8c:	b480      	push	{r7}
 8001e8e:	b083      	sub	sp, #12
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
 8001e94:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	220f      	movs	r2, #15
 8001e9a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8001e9c:	4b12      	ldr	r3, [pc, #72]	@ (8001ee8 <HAL_RCC_GetClockConfig+0x5c>)
 8001e9e:	689b      	ldr	r3, [r3, #8]
 8001ea0:	f003 0203 	and.w	r2, r3, #3
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8001ea8:	4b0f      	ldr	r3, [pc, #60]	@ (8001ee8 <HAL_RCC_GetClockConfig+0x5c>)
 8001eaa:	689b      	ldr	r3, [r3, #8]
 8001eac:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8001eb4:	4b0c      	ldr	r3, [pc, #48]	@ (8001ee8 <HAL_RCC_GetClockConfig+0x5c>)
 8001eb6:	689b      	ldr	r3, [r3, #8]
 8001eb8:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8001ec0:	4b09      	ldr	r3, [pc, #36]	@ (8001ee8 <HAL_RCC_GetClockConfig+0x5c>)
 8001ec2:	689b      	ldr	r3, [r3, #8]
 8001ec4:	08db      	lsrs	r3, r3, #3
 8001ec6:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8001ece:	4b07      	ldr	r3, [pc, #28]	@ (8001eec <HAL_RCC_GetClockConfig+0x60>)
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	f003 0207 	and.w	r2, r3, #7
 8001ed6:	683b      	ldr	r3, [r7, #0]
 8001ed8:	601a      	str	r2, [r3, #0]
}
 8001eda:	bf00      	nop
 8001edc:	370c      	adds	r7, #12
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee4:	4770      	bx	lr
 8001ee6:	bf00      	nop
 8001ee8:	40021000 	.word	0x40021000
 8001eec:	40022000 	.word	0x40022000

08001ef0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b086      	sub	sp, #24
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001ef8:	2300      	movs	r3, #0
 8001efa:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001efc:	4b2a      	ldr	r3, [pc, #168]	@ (8001fa8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001efe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f00:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d003      	beq.n	8001f10 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001f08:	f7ff f96e 	bl	80011e8 <HAL_PWREx_GetVoltageRange>
 8001f0c:	6178      	str	r0, [r7, #20]
 8001f0e:	e014      	b.n	8001f3a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001f10:	4b25      	ldr	r3, [pc, #148]	@ (8001fa8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001f12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f14:	4a24      	ldr	r2, [pc, #144]	@ (8001fa8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001f16:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f1a:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f1c:	4b22      	ldr	r3, [pc, #136]	@ (8001fa8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001f1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f20:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f24:	60fb      	str	r3, [r7, #12]
 8001f26:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001f28:	f7ff f95e 	bl	80011e8 <HAL_PWREx_GetVoltageRange>
 8001f2c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001f2e:	4b1e      	ldr	r3, [pc, #120]	@ (8001fa8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001f30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f32:	4a1d      	ldr	r2, [pc, #116]	@ (8001fa8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001f34:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001f38:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001f3a:	697b      	ldr	r3, [r7, #20]
 8001f3c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001f40:	d10b      	bne.n	8001f5a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	2b80      	cmp	r3, #128	@ 0x80
 8001f46:	d919      	bls.n	8001f7c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	2ba0      	cmp	r3, #160	@ 0xa0
 8001f4c:	d902      	bls.n	8001f54 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001f4e:	2302      	movs	r3, #2
 8001f50:	613b      	str	r3, [r7, #16]
 8001f52:	e013      	b.n	8001f7c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001f54:	2301      	movs	r3, #1
 8001f56:	613b      	str	r3, [r7, #16]
 8001f58:	e010      	b.n	8001f7c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	2b80      	cmp	r3, #128	@ 0x80
 8001f5e:	d902      	bls.n	8001f66 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001f60:	2303      	movs	r3, #3
 8001f62:	613b      	str	r3, [r7, #16]
 8001f64:	e00a      	b.n	8001f7c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	2b80      	cmp	r3, #128	@ 0x80
 8001f6a:	d102      	bne.n	8001f72 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001f6c:	2302      	movs	r3, #2
 8001f6e:	613b      	str	r3, [r7, #16]
 8001f70:	e004      	b.n	8001f7c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	2b70      	cmp	r3, #112	@ 0x70
 8001f76:	d101      	bne.n	8001f7c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001f78:	2301      	movs	r3, #1
 8001f7a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001f7c:	4b0b      	ldr	r3, [pc, #44]	@ (8001fac <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	f023 0207 	bic.w	r2, r3, #7
 8001f84:	4909      	ldr	r1, [pc, #36]	@ (8001fac <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001f86:	693b      	ldr	r3, [r7, #16]
 8001f88:	4313      	orrs	r3, r2
 8001f8a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001f8c:	4b07      	ldr	r3, [pc, #28]	@ (8001fac <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	f003 0307 	and.w	r3, r3, #7
 8001f94:	693a      	ldr	r2, [r7, #16]
 8001f96:	429a      	cmp	r2, r3
 8001f98:	d001      	beq.n	8001f9e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8001f9a:	2301      	movs	r3, #1
 8001f9c:	e000      	b.n	8001fa0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8001f9e:	2300      	movs	r3, #0
}
 8001fa0:	4618      	mov	r0, r3
 8001fa2:	3718      	adds	r7, #24
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	bd80      	pop	{r7, pc}
 8001fa8:	40021000 	.word	0x40021000
 8001fac:	40022000 	.word	0x40022000

08001fb0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b086      	sub	sp, #24
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8001fb8:	2300      	movs	r3, #0
 8001fba:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d041      	beq.n	8002050 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001fd0:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8001fd4:	d02a      	beq.n	800202c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8001fd6:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8001fda:	d824      	bhi.n	8002026 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8001fdc:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8001fe0:	d008      	beq.n	8001ff4 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8001fe2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8001fe6:	d81e      	bhi.n	8002026 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d00a      	beq.n	8002002 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8001fec:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001ff0:	d010      	beq.n	8002014 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8001ff2:	e018      	b.n	8002026 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8001ff4:	4b86      	ldr	r3, [pc, #536]	@ (8002210 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001ff6:	68db      	ldr	r3, [r3, #12]
 8001ff8:	4a85      	ldr	r2, [pc, #532]	@ (8002210 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001ffa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ffe:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002000:	e015      	b.n	800202e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	3304      	adds	r3, #4
 8002006:	2100      	movs	r1, #0
 8002008:	4618      	mov	r0, r3
 800200a:	f000 facd 	bl	80025a8 <RCCEx_PLLSAI1_Config>
 800200e:	4603      	mov	r3, r0
 8002010:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002012:	e00c      	b.n	800202e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	3320      	adds	r3, #32
 8002018:	2100      	movs	r1, #0
 800201a:	4618      	mov	r0, r3
 800201c:	f000 fbb6 	bl	800278c <RCCEx_PLLSAI2_Config>
 8002020:	4603      	mov	r3, r0
 8002022:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002024:	e003      	b.n	800202e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002026:	2301      	movs	r3, #1
 8002028:	74fb      	strb	r3, [r7, #19]
      break;
 800202a:	e000      	b.n	800202e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800202c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800202e:	7cfb      	ldrb	r3, [r7, #19]
 8002030:	2b00      	cmp	r3, #0
 8002032:	d10b      	bne.n	800204c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002034:	4b76      	ldr	r3, [pc, #472]	@ (8002210 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002036:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800203a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002042:	4973      	ldr	r1, [pc, #460]	@ (8002210 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002044:	4313      	orrs	r3, r2
 8002046:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800204a:	e001      	b.n	8002050 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800204c:	7cfb      	ldrb	r3, [r7, #19]
 800204e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002058:	2b00      	cmp	r3, #0
 800205a:	d041      	beq.n	80020e0 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002060:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002064:	d02a      	beq.n	80020bc <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8002066:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800206a:	d824      	bhi.n	80020b6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 800206c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002070:	d008      	beq.n	8002084 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002072:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002076:	d81e      	bhi.n	80020b6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002078:	2b00      	cmp	r3, #0
 800207a:	d00a      	beq.n	8002092 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 800207c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002080:	d010      	beq.n	80020a4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002082:	e018      	b.n	80020b6 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002084:	4b62      	ldr	r3, [pc, #392]	@ (8002210 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002086:	68db      	ldr	r3, [r3, #12]
 8002088:	4a61      	ldr	r2, [pc, #388]	@ (8002210 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800208a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800208e:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002090:	e015      	b.n	80020be <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	3304      	adds	r3, #4
 8002096:	2100      	movs	r1, #0
 8002098:	4618      	mov	r0, r3
 800209a:	f000 fa85 	bl	80025a8 <RCCEx_PLLSAI1_Config>
 800209e:	4603      	mov	r3, r0
 80020a0:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80020a2:	e00c      	b.n	80020be <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	3320      	adds	r3, #32
 80020a8:	2100      	movs	r1, #0
 80020aa:	4618      	mov	r0, r3
 80020ac:	f000 fb6e 	bl	800278c <RCCEx_PLLSAI2_Config>
 80020b0:	4603      	mov	r3, r0
 80020b2:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80020b4:	e003      	b.n	80020be <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80020b6:	2301      	movs	r3, #1
 80020b8:	74fb      	strb	r3, [r7, #19]
      break;
 80020ba:	e000      	b.n	80020be <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80020bc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80020be:	7cfb      	ldrb	r3, [r7, #19]
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d10b      	bne.n	80020dc <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80020c4:	4b52      	ldr	r3, [pc, #328]	@ (8002210 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80020ca:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80020d2:	494f      	ldr	r1, [pc, #316]	@ (8002210 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020d4:	4313      	orrs	r3, r2
 80020d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80020da:	e001      	b.n	80020e0 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80020dc:	7cfb      	ldrb	r3, [r7, #19]
 80020de:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	f000 80a0 	beq.w	800222e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80020ee:	2300      	movs	r3, #0
 80020f0:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80020f2:	4b47      	ldr	r3, [pc, #284]	@ (8002210 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d101      	bne.n	8002102 <HAL_RCCEx_PeriphCLKConfig+0x152>
 80020fe:	2301      	movs	r3, #1
 8002100:	e000      	b.n	8002104 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8002102:	2300      	movs	r3, #0
 8002104:	2b00      	cmp	r3, #0
 8002106:	d00d      	beq.n	8002124 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002108:	4b41      	ldr	r3, [pc, #260]	@ (8002210 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800210a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800210c:	4a40      	ldr	r2, [pc, #256]	@ (8002210 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800210e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002112:	6593      	str	r3, [r2, #88]	@ 0x58
 8002114:	4b3e      	ldr	r3, [pc, #248]	@ (8002210 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002116:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002118:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800211c:	60bb      	str	r3, [r7, #8]
 800211e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002120:	2301      	movs	r3, #1
 8002122:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002124:	4b3b      	ldr	r3, [pc, #236]	@ (8002214 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	4a3a      	ldr	r2, [pc, #232]	@ (8002214 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800212a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800212e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002130:	f7fe fdda 	bl	8000ce8 <HAL_GetTick>
 8002134:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002136:	e009      	b.n	800214c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002138:	f7fe fdd6 	bl	8000ce8 <HAL_GetTick>
 800213c:	4602      	mov	r2, r0
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	1ad3      	subs	r3, r2, r3
 8002142:	2b02      	cmp	r3, #2
 8002144:	d902      	bls.n	800214c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8002146:	2303      	movs	r3, #3
 8002148:	74fb      	strb	r3, [r7, #19]
        break;
 800214a:	e005      	b.n	8002158 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800214c:	4b31      	ldr	r3, [pc, #196]	@ (8002214 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002154:	2b00      	cmp	r3, #0
 8002156:	d0ef      	beq.n	8002138 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8002158:	7cfb      	ldrb	r3, [r7, #19]
 800215a:	2b00      	cmp	r3, #0
 800215c:	d15c      	bne.n	8002218 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800215e:	4b2c      	ldr	r3, [pc, #176]	@ (8002210 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002160:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002164:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002168:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800216a:	697b      	ldr	r3, [r7, #20]
 800216c:	2b00      	cmp	r3, #0
 800216e:	d01f      	beq.n	80021b0 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002176:	697a      	ldr	r2, [r7, #20]
 8002178:	429a      	cmp	r2, r3
 800217a:	d019      	beq.n	80021b0 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800217c:	4b24      	ldr	r3, [pc, #144]	@ (8002210 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800217e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002182:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002186:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002188:	4b21      	ldr	r3, [pc, #132]	@ (8002210 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800218a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800218e:	4a20      	ldr	r2, [pc, #128]	@ (8002210 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002190:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002194:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002198:	4b1d      	ldr	r3, [pc, #116]	@ (8002210 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800219a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800219e:	4a1c      	ldr	r2, [pc, #112]	@ (8002210 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80021a0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80021a4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80021a8:	4a19      	ldr	r2, [pc, #100]	@ (8002210 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80021aa:	697b      	ldr	r3, [r7, #20]
 80021ac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80021b0:	697b      	ldr	r3, [r7, #20]
 80021b2:	f003 0301 	and.w	r3, r3, #1
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d016      	beq.n	80021e8 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021ba:	f7fe fd95 	bl	8000ce8 <HAL_GetTick>
 80021be:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80021c0:	e00b      	b.n	80021da <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021c2:	f7fe fd91 	bl	8000ce8 <HAL_GetTick>
 80021c6:	4602      	mov	r2, r0
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	1ad3      	subs	r3, r2, r3
 80021cc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021d0:	4293      	cmp	r3, r2
 80021d2:	d902      	bls.n	80021da <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80021d4:	2303      	movs	r3, #3
 80021d6:	74fb      	strb	r3, [r7, #19]
            break;
 80021d8:	e006      	b.n	80021e8 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80021da:	4b0d      	ldr	r3, [pc, #52]	@ (8002210 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80021dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80021e0:	f003 0302 	and.w	r3, r3, #2
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d0ec      	beq.n	80021c2 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80021e8:	7cfb      	ldrb	r3, [r7, #19]
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d10c      	bne.n	8002208 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80021ee:	4b08      	ldr	r3, [pc, #32]	@ (8002210 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80021f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80021f4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021fe:	4904      	ldr	r1, [pc, #16]	@ (8002210 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002200:	4313      	orrs	r3, r2
 8002202:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002206:	e009      	b.n	800221c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002208:	7cfb      	ldrb	r3, [r7, #19]
 800220a:	74bb      	strb	r3, [r7, #18]
 800220c:	e006      	b.n	800221c <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800220e:	bf00      	nop
 8002210:	40021000 	.word	0x40021000
 8002214:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002218:	7cfb      	ldrb	r3, [r7, #19]
 800221a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800221c:	7c7b      	ldrb	r3, [r7, #17]
 800221e:	2b01      	cmp	r3, #1
 8002220:	d105      	bne.n	800222e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002222:	4ba6      	ldr	r3, [pc, #664]	@ (80024bc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002224:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002226:	4aa5      	ldr	r2, [pc, #660]	@ (80024bc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002228:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800222c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	f003 0301 	and.w	r3, r3, #1
 8002236:	2b00      	cmp	r3, #0
 8002238:	d00a      	beq.n	8002250 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800223a:	4ba0      	ldr	r3, [pc, #640]	@ (80024bc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800223c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002240:	f023 0203 	bic.w	r2, r3, #3
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002248:	499c      	ldr	r1, [pc, #624]	@ (80024bc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800224a:	4313      	orrs	r3, r2
 800224c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	f003 0302 	and.w	r3, r3, #2
 8002258:	2b00      	cmp	r3, #0
 800225a:	d00a      	beq.n	8002272 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800225c:	4b97      	ldr	r3, [pc, #604]	@ (80024bc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800225e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002262:	f023 020c 	bic.w	r2, r3, #12
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800226a:	4994      	ldr	r1, [pc, #592]	@ (80024bc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800226c:	4313      	orrs	r3, r2
 800226e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	f003 0304 	and.w	r3, r3, #4
 800227a:	2b00      	cmp	r3, #0
 800227c:	d00a      	beq.n	8002294 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800227e:	4b8f      	ldr	r3, [pc, #572]	@ (80024bc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002280:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002284:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800228c:	498b      	ldr	r1, [pc, #556]	@ (80024bc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800228e:	4313      	orrs	r3, r2
 8002290:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	f003 0308 	and.w	r3, r3, #8
 800229c:	2b00      	cmp	r3, #0
 800229e:	d00a      	beq.n	80022b6 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80022a0:	4b86      	ldr	r3, [pc, #536]	@ (80024bc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80022a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022a6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022ae:	4983      	ldr	r1, [pc, #524]	@ (80024bc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80022b0:	4313      	orrs	r3, r2
 80022b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f003 0310 	and.w	r3, r3, #16
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d00a      	beq.n	80022d8 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80022c2:	4b7e      	ldr	r3, [pc, #504]	@ (80024bc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80022c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022c8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80022d0:	497a      	ldr	r1, [pc, #488]	@ (80024bc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80022d2:	4313      	orrs	r3, r2
 80022d4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	f003 0320 	and.w	r3, r3, #32
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d00a      	beq.n	80022fa <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80022e4:	4b75      	ldr	r3, [pc, #468]	@ (80024bc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80022e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022ea:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022f2:	4972      	ldr	r1, [pc, #456]	@ (80024bc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80022f4:	4313      	orrs	r3, r2
 80022f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002302:	2b00      	cmp	r3, #0
 8002304:	d00a      	beq.n	800231c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002306:	4b6d      	ldr	r3, [pc, #436]	@ (80024bc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002308:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800230c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002314:	4969      	ldr	r1, [pc, #420]	@ (80024bc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002316:	4313      	orrs	r3, r2
 8002318:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002324:	2b00      	cmp	r3, #0
 8002326:	d00a      	beq.n	800233e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002328:	4b64      	ldr	r3, [pc, #400]	@ (80024bc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800232a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800232e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002336:	4961      	ldr	r1, [pc, #388]	@ (80024bc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002338:	4313      	orrs	r3, r2
 800233a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002346:	2b00      	cmp	r3, #0
 8002348:	d00a      	beq.n	8002360 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800234a:	4b5c      	ldr	r3, [pc, #368]	@ (80024bc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800234c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002350:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002358:	4958      	ldr	r1, [pc, #352]	@ (80024bc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800235a:	4313      	orrs	r3, r2
 800235c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002368:	2b00      	cmp	r3, #0
 800236a:	d00a      	beq.n	8002382 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800236c:	4b53      	ldr	r3, [pc, #332]	@ (80024bc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800236e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002372:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800237a:	4950      	ldr	r1, [pc, #320]	@ (80024bc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800237c:	4313      	orrs	r3, r2
 800237e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800238a:	2b00      	cmp	r3, #0
 800238c:	d00a      	beq.n	80023a4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800238e:	4b4b      	ldr	r3, [pc, #300]	@ (80024bc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002390:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002394:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800239c:	4947      	ldr	r1, [pc, #284]	@ (80024bc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800239e:	4313      	orrs	r3, r2
 80023a0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d00a      	beq.n	80023c6 <HAL_RCCEx_PeriphCLKConfig+0x416>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80023b0:	4b42      	ldr	r3, [pc, #264]	@ (80024bc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80023b2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80023b6:	f023 0203 	bic.w	r2, r3, #3
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023be:	493f      	ldr	r1, [pc, #252]	@ (80024bc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80023c0:	4313      	orrs	r3, r2
 80023c2:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d028      	beq.n	8002424 <HAL_RCCEx_PeriphCLKConfig+0x474>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80023d2:	4b3a      	ldr	r3, [pc, #232]	@ (80024bc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80023d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023d8:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80023e0:	4936      	ldr	r1, [pc, #216]	@ (80024bc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80023e2:	4313      	orrs	r3, r2
 80023e4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80023ec:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80023f0:	d106      	bne.n	8002400 <HAL_RCCEx_PeriphCLKConfig+0x450>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80023f2:	4b32      	ldr	r3, [pc, #200]	@ (80024bc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80023f4:	68db      	ldr	r3, [r3, #12]
 80023f6:	4a31      	ldr	r2, [pc, #196]	@ (80024bc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80023f8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80023fc:	60d3      	str	r3, [r2, #12]
 80023fe:	e011      	b.n	8002424 <HAL_RCCEx_PeriphCLKConfig+0x474>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002404:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002408:	d10c      	bne.n	8002424 <HAL_RCCEx_PeriphCLKConfig+0x474>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	3304      	adds	r3, #4
 800240e:	2101      	movs	r1, #1
 8002410:	4618      	mov	r0, r3
 8002412:	f000 f8c9 	bl	80025a8 <RCCEx_PLLSAI1_Config>
 8002416:	4603      	mov	r3, r0
 8002418:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800241a:	7cfb      	ldrb	r3, [r7, #19]
 800241c:	2b00      	cmp	r3, #0
 800241e:	d001      	beq.n	8002424 <HAL_RCCEx_PeriphCLKConfig+0x474>
        {
          /* set overall return value */
          status = ret;
 8002420:	7cfb      	ldrb	r3, [r7, #19]
 8002422:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800242c:	2b00      	cmp	r3, #0
 800242e:	d028      	beq.n	8002482 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002430:	4b22      	ldr	r3, [pc, #136]	@ (80024bc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002432:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002436:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800243e:	491f      	ldr	r1, [pc, #124]	@ (80024bc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002440:	4313      	orrs	r3, r2
 8002442:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800244a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800244e:	d106      	bne.n	800245e <HAL_RCCEx_PeriphCLKConfig+0x4ae>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002450:	4b1a      	ldr	r3, [pc, #104]	@ (80024bc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002452:	68db      	ldr	r3, [r3, #12]
 8002454:	4a19      	ldr	r2, [pc, #100]	@ (80024bc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002456:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800245a:	60d3      	str	r3, [r2, #12]
 800245c:	e011      	b.n	8002482 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002462:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002466:	d10c      	bne.n	8002482 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	3304      	adds	r3, #4
 800246c:	2101      	movs	r1, #1
 800246e:	4618      	mov	r0, r3
 8002470:	f000 f89a 	bl	80025a8 <RCCEx_PLLSAI1_Config>
 8002474:	4603      	mov	r3, r0
 8002476:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002478:	7cfb      	ldrb	r3, [r7, #19]
 800247a:	2b00      	cmp	r3, #0
 800247c:	d001      	beq.n	8002482 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
      {
        /* set overall return value */
        status = ret;
 800247e:	7cfb      	ldrb	r3, [r7, #19]
 8002480:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800248a:	2b00      	cmp	r3, #0
 800248c:	d02a      	beq.n	80024e4 <HAL_RCCEx_PeriphCLKConfig+0x534>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800248e:	4b0b      	ldr	r3, [pc, #44]	@ (80024bc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002490:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002494:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800249c:	4907      	ldr	r1, [pc, #28]	@ (80024bc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800249e:	4313      	orrs	r3, r2
 80024a0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80024a8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80024ac:	d108      	bne.n	80024c0 <HAL_RCCEx_PeriphCLKConfig+0x510>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80024ae:	4b03      	ldr	r3, [pc, #12]	@ (80024bc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80024b0:	68db      	ldr	r3, [r3, #12]
 80024b2:	4a02      	ldr	r2, [pc, #8]	@ (80024bc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80024b4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80024b8:	60d3      	str	r3, [r2, #12]
 80024ba:	e013      	b.n	80024e4 <HAL_RCCEx_PeriphCLKConfig+0x534>
 80024bc:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80024c4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80024c8:	d10c      	bne.n	80024e4 <HAL_RCCEx_PeriphCLKConfig+0x534>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	3304      	adds	r3, #4
 80024ce:	2101      	movs	r1, #1
 80024d0:	4618      	mov	r0, r3
 80024d2:	f000 f869 	bl	80025a8 <RCCEx_PLLSAI1_Config>
 80024d6:	4603      	mov	r3, r0
 80024d8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80024da:	7cfb      	ldrb	r3, [r7, #19]
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d001      	beq.n	80024e4 <HAL_RCCEx_PeriphCLKConfig+0x534>
      {
        /* set overall return value */
        status = ret;
 80024e0:	7cfb      	ldrb	r3, [r7, #19]
 80024e2:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d02f      	beq.n	8002550 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80024f0:	4b2c      	ldr	r3, [pc, #176]	@ (80025a4 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 80024f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024f6:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80024fe:	4929      	ldr	r1, [pc, #164]	@ (80025a4 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8002500:	4313      	orrs	r3, r2
 8002502:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800250a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800250e:	d10d      	bne.n	800252c <HAL_RCCEx_PeriphCLKConfig+0x57c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	3304      	adds	r3, #4
 8002514:	2102      	movs	r1, #2
 8002516:	4618      	mov	r0, r3
 8002518:	f000 f846 	bl	80025a8 <RCCEx_PLLSAI1_Config>
 800251c:	4603      	mov	r3, r0
 800251e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002520:	7cfb      	ldrb	r3, [r7, #19]
 8002522:	2b00      	cmp	r3, #0
 8002524:	d014      	beq.n	8002550 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 8002526:	7cfb      	ldrb	r3, [r7, #19]
 8002528:	74bb      	strb	r3, [r7, #18]
 800252a:	e011      	b.n	8002550 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002530:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002534:	d10c      	bne.n	8002550 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	3320      	adds	r3, #32
 800253a:	2102      	movs	r1, #2
 800253c:	4618      	mov	r0, r3
 800253e:	f000 f925 	bl	800278c <RCCEx_PLLSAI2_Config>
 8002542:	4603      	mov	r3, r0
 8002544:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002546:	7cfb      	ldrb	r3, [r7, #19]
 8002548:	2b00      	cmp	r3, #0
 800254a:	d001      	beq.n	8002550 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 800254c:	7cfb      	ldrb	r3, [r7, #19]
 800254e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002558:	2b00      	cmp	r3, #0
 800255a:	d00b      	beq.n	8002574 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800255c:	4b11      	ldr	r3, [pc, #68]	@ (80025a4 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800255e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002562:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800256c:	490d      	ldr	r1, [pc, #52]	@ (80025a4 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800256e:	4313      	orrs	r3, r2
 8002570:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800257c:	2b00      	cmp	r3, #0
 800257e:	d00b      	beq.n	8002598 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002580:	4b08      	ldr	r3, [pc, #32]	@ (80025a4 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8002582:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002586:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002590:	4904      	ldr	r1, [pc, #16]	@ (80025a4 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8002592:	4313      	orrs	r3, r2
 8002594:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002598:	7cbb      	ldrb	r3, [r7, #18]
}
 800259a:	4618      	mov	r0, r3
 800259c:	3718      	adds	r7, #24
 800259e:	46bd      	mov	sp, r7
 80025a0:	bd80      	pop	{r7, pc}
 80025a2:	bf00      	nop
 80025a4:	40021000 	.word	0x40021000

080025a8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b084      	sub	sp, #16
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
 80025b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80025b2:	2300      	movs	r3, #0
 80025b4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80025b6:	4b74      	ldr	r3, [pc, #464]	@ (8002788 <RCCEx_PLLSAI1_Config+0x1e0>)
 80025b8:	68db      	ldr	r3, [r3, #12]
 80025ba:	f003 0303 	and.w	r3, r3, #3
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d018      	beq.n	80025f4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80025c2:	4b71      	ldr	r3, [pc, #452]	@ (8002788 <RCCEx_PLLSAI1_Config+0x1e0>)
 80025c4:	68db      	ldr	r3, [r3, #12]
 80025c6:	f003 0203 	and.w	r2, r3, #3
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	429a      	cmp	r2, r3
 80025d0:	d10d      	bne.n	80025ee <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
       ||
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d009      	beq.n	80025ee <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80025da:	4b6b      	ldr	r3, [pc, #428]	@ (8002788 <RCCEx_PLLSAI1_Config+0x1e0>)
 80025dc:	68db      	ldr	r3, [r3, #12]
 80025de:	091b      	lsrs	r3, r3, #4
 80025e0:	f003 0307 	and.w	r3, r3, #7
 80025e4:	1c5a      	adds	r2, r3, #1
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	685b      	ldr	r3, [r3, #4]
       ||
 80025ea:	429a      	cmp	r2, r3
 80025ec:	d047      	beq.n	800267e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80025ee:	2301      	movs	r3, #1
 80025f0:	73fb      	strb	r3, [r7, #15]
 80025f2:	e044      	b.n	800267e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	2b03      	cmp	r3, #3
 80025fa:	d018      	beq.n	800262e <RCCEx_PLLSAI1_Config+0x86>
 80025fc:	2b03      	cmp	r3, #3
 80025fe:	d825      	bhi.n	800264c <RCCEx_PLLSAI1_Config+0xa4>
 8002600:	2b01      	cmp	r3, #1
 8002602:	d002      	beq.n	800260a <RCCEx_PLLSAI1_Config+0x62>
 8002604:	2b02      	cmp	r3, #2
 8002606:	d009      	beq.n	800261c <RCCEx_PLLSAI1_Config+0x74>
 8002608:	e020      	b.n	800264c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800260a:	4b5f      	ldr	r3, [pc, #380]	@ (8002788 <RCCEx_PLLSAI1_Config+0x1e0>)
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f003 0302 	and.w	r3, r3, #2
 8002612:	2b00      	cmp	r3, #0
 8002614:	d11d      	bne.n	8002652 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8002616:	2301      	movs	r3, #1
 8002618:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800261a:	e01a      	b.n	8002652 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800261c:	4b5a      	ldr	r3, [pc, #360]	@ (8002788 <RCCEx_PLLSAI1_Config+0x1e0>)
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002624:	2b00      	cmp	r3, #0
 8002626:	d116      	bne.n	8002656 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002628:	2301      	movs	r3, #1
 800262a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800262c:	e013      	b.n	8002656 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800262e:	4b56      	ldr	r3, [pc, #344]	@ (8002788 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002636:	2b00      	cmp	r3, #0
 8002638:	d10f      	bne.n	800265a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800263a:	4b53      	ldr	r3, [pc, #332]	@ (8002788 <RCCEx_PLLSAI1_Config+0x1e0>)
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002642:	2b00      	cmp	r3, #0
 8002644:	d109      	bne.n	800265a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8002646:	2301      	movs	r3, #1
 8002648:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800264a:	e006      	b.n	800265a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800264c:	2301      	movs	r3, #1
 800264e:	73fb      	strb	r3, [r7, #15]
      break;
 8002650:	e004      	b.n	800265c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002652:	bf00      	nop
 8002654:	e002      	b.n	800265c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002656:	bf00      	nop
 8002658:	e000      	b.n	800265c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800265a:	bf00      	nop
    }

    if(status == HAL_OK)
 800265c:	7bfb      	ldrb	r3, [r7, #15]
 800265e:	2b00      	cmp	r3, #0
 8002660:	d10d      	bne.n	800267e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002662:	4b49      	ldr	r3, [pc, #292]	@ (8002788 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002664:	68db      	ldr	r3, [r3, #12]
 8002666:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	6819      	ldr	r1, [r3, #0]
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	685b      	ldr	r3, [r3, #4]
 8002672:	3b01      	subs	r3, #1
 8002674:	011b      	lsls	r3, r3, #4
 8002676:	430b      	orrs	r3, r1
 8002678:	4943      	ldr	r1, [pc, #268]	@ (8002788 <RCCEx_PLLSAI1_Config+0x1e0>)
 800267a:	4313      	orrs	r3, r2
 800267c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800267e:	7bfb      	ldrb	r3, [r7, #15]
 8002680:	2b00      	cmp	r3, #0
 8002682:	d17c      	bne.n	800277e <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002684:	4b40      	ldr	r3, [pc, #256]	@ (8002788 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	4a3f      	ldr	r2, [pc, #252]	@ (8002788 <RCCEx_PLLSAI1_Config+0x1e0>)
 800268a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800268e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002690:	f7fe fb2a 	bl	8000ce8 <HAL_GetTick>
 8002694:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002696:	e009      	b.n	80026ac <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002698:	f7fe fb26 	bl	8000ce8 <HAL_GetTick>
 800269c:	4602      	mov	r2, r0
 800269e:	68bb      	ldr	r3, [r7, #8]
 80026a0:	1ad3      	subs	r3, r2, r3
 80026a2:	2b02      	cmp	r3, #2
 80026a4:	d902      	bls.n	80026ac <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80026a6:	2303      	movs	r3, #3
 80026a8:	73fb      	strb	r3, [r7, #15]
        break;
 80026aa:	e005      	b.n	80026b8 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80026ac:	4b36      	ldr	r3, [pc, #216]	@ (8002788 <RCCEx_PLLSAI1_Config+0x1e0>)
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d1ef      	bne.n	8002698 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80026b8:	7bfb      	ldrb	r3, [r7, #15]
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d15f      	bne.n	800277e <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80026be:	683b      	ldr	r3, [r7, #0]
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d110      	bne.n	80026e6 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80026c4:	4b30      	ldr	r3, [pc, #192]	@ (8002788 <RCCEx_PLLSAI1_Config+0x1e0>)
 80026c6:	691b      	ldr	r3, [r3, #16]
 80026c8:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 80026cc:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80026d0:	687a      	ldr	r2, [r7, #4]
 80026d2:	6892      	ldr	r2, [r2, #8]
 80026d4:	0211      	lsls	r1, r2, #8
 80026d6:	687a      	ldr	r2, [r7, #4]
 80026d8:	68d2      	ldr	r2, [r2, #12]
 80026da:	06d2      	lsls	r2, r2, #27
 80026dc:	430a      	orrs	r2, r1
 80026de:	492a      	ldr	r1, [pc, #168]	@ (8002788 <RCCEx_PLLSAI1_Config+0x1e0>)
 80026e0:	4313      	orrs	r3, r2
 80026e2:	610b      	str	r3, [r1, #16]
 80026e4:	e027      	b.n	8002736 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80026e6:	683b      	ldr	r3, [r7, #0]
 80026e8:	2b01      	cmp	r3, #1
 80026ea:	d112      	bne.n	8002712 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80026ec:	4b26      	ldr	r3, [pc, #152]	@ (8002788 <RCCEx_PLLSAI1_Config+0x1e0>)
 80026ee:	691b      	ldr	r3, [r3, #16]
 80026f0:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80026f4:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80026f8:	687a      	ldr	r2, [r7, #4]
 80026fa:	6892      	ldr	r2, [r2, #8]
 80026fc:	0211      	lsls	r1, r2, #8
 80026fe:	687a      	ldr	r2, [r7, #4]
 8002700:	6912      	ldr	r2, [r2, #16]
 8002702:	0852      	lsrs	r2, r2, #1
 8002704:	3a01      	subs	r2, #1
 8002706:	0552      	lsls	r2, r2, #21
 8002708:	430a      	orrs	r2, r1
 800270a:	491f      	ldr	r1, [pc, #124]	@ (8002788 <RCCEx_PLLSAI1_Config+0x1e0>)
 800270c:	4313      	orrs	r3, r2
 800270e:	610b      	str	r3, [r1, #16]
 8002710:	e011      	b.n	8002736 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002712:	4b1d      	ldr	r3, [pc, #116]	@ (8002788 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002714:	691b      	ldr	r3, [r3, #16]
 8002716:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800271a:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800271e:	687a      	ldr	r2, [r7, #4]
 8002720:	6892      	ldr	r2, [r2, #8]
 8002722:	0211      	lsls	r1, r2, #8
 8002724:	687a      	ldr	r2, [r7, #4]
 8002726:	6952      	ldr	r2, [r2, #20]
 8002728:	0852      	lsrs	r2, r2, #1
 800272a:	3a01      	subs	r2, #1
 800272c:	0652      	lsls	r2, r2, #25
 800272e:	430a      	orrs	r2, r1
 8002730:	4915      	ldr	r1, [pc, #84]	@ (8002788 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002732:	4313      	orrs	r3, r2
 8002734:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002736:	4b14      	ldr	r3, [pc, #80]	@ (8002788 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	4a13      	ldr	r2, [pc, #76]	@ (8002788 <RCCEx_PLLSAI1_Config+0x1e0>)
 800273c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002740:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002742:	f7fe fad1 	bl	8000ce8 <HAL_GetTick>
 8002746:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002748:	e009      	b.n	800275e <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800274a:	f7fe facd 	bl	8000ce8 <HAL_GetTick>
 800274e:	4602      	mov	r2, r0
 8002750:	68bb      	ldr	r3, [r7, #8]
 8002752:	1ad3      	subs	r3, r2, r3
 8002754:	2b02      	cmp	r3, #2
 8002756:	d902      	bls.n	800275e <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8002758:	2303      	movs	r3, #3
 800275a:	73fb      	strb	r3, [r7, #15]
          break;
 800275c:	e005      	b.n	800276a <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800275e:	4b0a      	ldr	r3, [pc, #40]	@ (8002788 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002766:	2b00      	cmp	r3, #0
 8002768:	d0ef      	beq.n	800274a <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 800276a:	7bfb      	ldrb	r3, [r7, #15]
 800276c:	2b00      	cmp	r3, #0
 800276e:	d106      	bne.n	800277e <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002770:	4b05      	ldr	r3, [pc, #20]	@ (8002788 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002772:	691a      	ldr	r2, [r3, #16]
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	699b      	ldr	r3, [r3, #24]
 8002778:	4903      	ldr	r1, [pc, #12]	@ (8002788 <RCCEx_PLLSAI1_Config+0x1e0>)
 800277a:	4313      	orrs	r3, r2
 800277c:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800277e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002780:	4618      	mov	r0, r3
 8002782:	3710      	adds	r7, #16
 8002784:	46bd      	mov	sp, r7
 8002786:	bd80      	pop	{r7, pc}
 8002788:	40021000 	.word	0x40021000

0800278c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b084      	sub	sp, #16
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
 8002794:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002796:	2300      	movs	r3, #0
 8002798:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800279a:	4b69      	ldr	r3, [pc, #420]	@ (8002940 <RCCEx_PLLSAI2_Config+0x1b4>)
 800279c:	68db      	ldr	r3, [r3, #12]
 800279e:	f003 0303 	and.w	r3, r3, #3
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d018      	beq.n	80027d8 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80027a6:	4b66      	ldr	r3, [pc, #408]	@ (8002940 <RCCEx_PLLSAI2_Config+0x1b4>)
 80027a8:	68db      	ldr	r3, [r3, #12]
 80027aa:	f003 0203 	and.w	r2, r3, #3
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	429a      	cmp	r2, r3
 80027b4:	d10d      	bne.n	80027d2 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
       ||
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d009      	beq.n	80027d2 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80027be:	4b60      	ldr	r3, [pc, #384]	@ (8002940 <RCCEx_PLLSAI2_Config+0x1b4>)
 80027c0:	68db      	ldr	r3, [r3, #12]
 80027c2:	091b      	lsrs	r3, r3, #4
 80027c4:	f003 0307 	and.w	r3, r3, #7
 80027c8:	1c5a      	adds	r2, r3, #1
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	685b      	ldr	r3, [r3, #4]
       ||
 80027ce:	429a      	cmp	r2, r3
 80027d0:	d047      	beq.n	8002862 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80027d2:	2301      	movs	r3, #1
 80027d4:	73fb      	strb	r3, [r7, #15]
 80027d6:	e044      	b.n	8002862 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	2b03      	cmp	r3, #3
 80027de:	d018      	beq.n	8002812 <RCCEx_PLLSAI2_Config+0x86>
 80027e0:	2b03      	cmp	r3, #3
 80027e2:	d825      	bhi.n	8002830 <RCCEx_PLLSAI2_Config+0xa4>
 80027e4:	2b01      	cmp	r3, #1
 80027e6:	d002      	beq.n	80027ee <RCCEx_PLLSAI2_Config+0x62>
 80027e8:	2b02      	cmp	r3, #2
 80027ea:	d009      	beq.n	8002800 <RCCEx_PLLSAI2_Config+0x74>
 80027ec:	e020      	b.n	8002830 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80027ee:	4b54      	ldr	r3, [pc, #336]	@ (8002940 <RCCEx_PLLSAI2_Config+0x1b4>)
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	f003 0302 	and.w	r3, r3, #2
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d11d      	bne.n	8002836 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80027fa:	2301      	movs	r3, #1
 80027fc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80027fe:	e01a      	b.n	8002836 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002800:	4b4f      	ldr	r3, [pc, #316]	@ (8002940 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002808:	2b00      	cmp	r3, #0
 800280a:	d116      	bne.n	800283a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 800280c:	2301      	movs	r3, #1
 800280e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002810:	e013      	b.n	800283a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002812:	4b4b      	ldr	r3, [pc, #300]	@ (8002940 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800281a:	2b00      	cmp	r3, #0
 800281c:	d10f      	bne.n	800283e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800281e:	4b48      	ldr	r3, [pc, #288]	@ (8002940 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002826:	2b00      	cmp	r3, #0
 8002828:	d109      	bne.n	800283e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800282a:	2301      	movs	r3, #1
 800282c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800282e:	e006      	b.n	800283e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002830:	2301      	movs	r3, #1
 8002832:	73fb      	strb	r3, [r7, #15]
      break;
 8002834:	e004      	b.n	8002840 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002836:	bf00      	nop
 8002838:	e002      	b.n	8002840 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800283a:	bf00      	nop
 800283c:	e000      	b.n	8002840 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800283e:	bf00      	nop
    }

    if(status == HAL_OK)
 8002840:	7bfb      	ldrb	r3, [r7, #15]
 8002842:	2b00      	cmp	r3, #0
 8002844:	d10d      	bne.n	8002862 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002846:	4b3e      	ldr	r3, [pc, #248]	@ (8002940 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002848:	68db      	ldr	r3, [r3, #12]
 800284a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	6819      	ldr	r1, [r3, #0]
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	685b      	ldr	r3, [r3, #4]
 8002856:	3b01      	subs	r3, #1
 8002858:	011b      	lsls	r3, r3, #4
 800285a:	430b      	orrs	r3, r1
 800285c:	4938      	ldr	r1, [pc, #224]	@ (8002940 <RCCEx_PLLSAI2_Config+0x1b4>)
 800285e:	4313      	orrs	r3, r2
 8002860:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002862:	7bfb      	ldrb	r3, [r7, #15]
 8002864:	2b00      	cmp	r3, #0
 8002866:	d166      	bne.n	8002936 <RCCEx_PLLSAI2_Config+0x1aa>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8002868:	4b35      	ldr	r3, [pc, #212]	@ (8002940 <RCCEx_PLLSAI2_Config+0x1b4>)
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	4a34      	ldr	r2, [pc, #208]	@ (8002940 <RCCEx_PLLSAI2_Config+0x1b4>)
 800286e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002872:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002874:	f7fe fa38 	bl	8000ce8 <HAL_GetTick>
 8002878:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800287a:	e009      	b.n	8002890 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800287c:	f7fe fa34 	bl	8000ce8 <HAL_GetTick>
 8002880:	4602      	mov	r2, r0
 8002882:	68bb      	ldr	r3, [r7, #8]
 8002884:	1ad3      	subs	r3, r2, r3
 8002886:	2b02      	cmp	r3, #2
 8002888:	d902      	bls.n	8002890 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800288a:	2303      	movs	r3, #3
 800288c:	73fb      	strb	r3, [r7, #15]
        break;
 800288e:	e005      	b.n	800289c <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002890:	4b2b      	ldr	r3, [pc, #172]	@ (8002940 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002898:	2b00      	cmp	r3, #0
 800289a:	d1ef      	bne.n	800287c <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800289c:	7bfb      	ldrb	r3, [r7, #15]
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d149      	bne.n	8002936 <RCCEx_PLLSAI2_Config+0x1aa>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80028a2:	683b      	ldr	r3, [r7, #0]
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d110      	bne.n	80028ca <RCCEx_PLLSAI2_Config+0x13e>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI2 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80028a8:	4b25      	ldr	r3, [pc, #148]	@ (8002940 <RCCEx_PLLSAI2_Config+0x1b4>)
 80028aa:	695b      	ldr	r3, [r3, #20]
 80028ac:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 80028b0:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80028b4:	687a      	ldr	r2, [r7, #4]
 80028b6:	6892      	ldr	r2, [r2, #8]
 80028b8:	0211      	lsls	r1, r2, #8
 80028ba:	687a      	ldr	r2, [r7, #4]
 80028bc:	68d2      	ldr	r2, [r2, #12]
 80028be:	06d2      	lsls	r2, r2, #27
 80028c0:	430a      	orrs	r2, r1
 80028c2:	491f      	ldr	r1, [pc, #124]	@ (8002940 <RCCEx_PLLSAI2_Config+0x1b4>)
 80028c4:	4313      	orrs	r3, r2
 80028c6:	614b      	str	r3, [r1, #20]
 80028c8:	e011      	b.n	80028ee <RCCEx_PLLSAI2_Config+0x162>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80028ca:	4b1d      	ldr	r3, [pc, #116]	@ (8002940 <RCCEx_PLLSAI2_Config+0x1b4>)
 80028cc:	695b      	ldr	r3, [r3, #20]
 80028ce:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80028d2:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80028d6:	687a      	ldr	r2, [r7, #4]
 80028d8:	6892      	ldr	r2, [r2, #8]
 80028da:	0211      	lsls	r1, r2, #8
 80028dc:	687a      	ldr	r2, [r7, #4]
 80028de:	6912      	ldr	r2, [r2, #16]
 80028e0:	0852      	lsrs	r2, r2, #1
 80028e2:	3a01      	subs	r2, #1
 80028e4:	0652      	lsls	r2, r2, #25
 80028e6:	430a      	orrs	r2, r1
 80028e8:	4915      	ldr	r1, [pc, #84]	@ (8002940 <RCCEx_PLLSAI2_Config+0x1b4>)
 80028ea:	4313      	orrs	r3, r2
 80028ec:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80028ee:	4b14      	ldr	r3, [pc, #80]	@ (8002940 <RCCEx_PLLSAI2_Config+0x1b4>)
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	4a13      	ldr	r2, [pc, #76]	@ (8002940 <RCCEx_PLLSAI2_Config+0x1b4>)
 80028f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80028f8:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028fa:	f7fe f9f5 	bl	8000ce8 <HAL_GetTick>
 80028fe:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002900:	e009      	b.n	8002916 <RCCEx_PLLSAI2_Config+0x18a>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002902:	f7fe f9f1 	bl	8000ce8 <HAL_GetTick>
 8002906:	4602      	mov	r2, r0
 8002908:	68bb      	ldr	r3, [r7, #8]
 800290a:	1ad3      	subs	r3, r2, r3
 800290c:	2b02      	cmp	r3, #2
 800290e:	d902      	bls.n	8002916 <RCCEx_PLLSAI2_Config+0x18a>
        {
          status = HAL_TIMEOUT;
 8002910:	2303      	movs	r3, #3
 8002912:	73fb      	strb	r3, [r7, #15]
          break;
 8002914:	e005      	b.n	8002922 <RCCEx_PLLSAI2_Config+0x196>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002916:	4b0a      	ldr	r3, [pc, #40]	@ (8002940 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800291e:	2b00      	cmp	r3, #0
 8002920:	d0ef      	beq.n	8002902 <RCCEx_PLLSAI2_Config+0x176>
        }
      }

      if(status == HAL_OK)
 8002922:	7bfb      	ldrb	r3, [r7, #15]
 8002924:	2b00      	cmp	r3, #0
 8002926:	d106      	bne.n	8002936 <RCCEx_PLLSAI2_Config+0x1aa>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8002928:	4b05      	ldr	r3, [pc, #20]	@ (8002940 <RCCEx_PLLSAI2_Config+0x1b4>)
 800292a:	695a      	ldr	r2, [r3, #20]
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	695b      	ldr	r3, [r3, #20]
 8002930:	4903      	ldr	r1, [pc, #12]	@ (8002940 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002932:	4313      	orrs	r3, r2
 8002934:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8002936:	7bfb      	ldrb	r3, [r7, #15]
}
 8002938:	4618      	mov	r0, r3
 800293a:	3710      	adds	r7, #16
 800293c:	46bd      	mov	sp, r7
 800293e:	bd80      	pop	{r7, pc}
 8002940:	40021000 	.word	0x40021000

08002944 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	b082      	sub	sp, #8
 8002948:	af00      	add	r7, sp, #0
 800294a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	2b00      	cmp	r3, #0
 8002950:	d101      	bne.n	8002956 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002952:	2301      	movs	r3, #1
 8002954:	e049      	b.n	80029ea <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800295c:	b2db      	uxtb	r3, r3
 800295e:	2b00      	cmp	r3, #0
 8002960:	d106      	bne.n	8002970 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	2200      	movs	r2, #0
 8002966:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800296a:	6878      	ldr	r0, [r7, #4]
 800296c:	f000 f841 	bl	80029f2 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	2202      	movs	r2, #2
 8002974:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681a      	ldr	r2, [r3, #0]
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	3304      	adds	r3, #4
 8002980:	4619      	mov	r1, r3
 8002982:	4610      	mov	r0, r2
 8002984:	f000 f9e0 	bl	8002d48 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	2201      	movs	r2, #1
 800298c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	2201      	movs	r2, #1
 8002994:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	2201      	movs	r2, #1
 800299c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	2201      	movs	r2, #1
 80029a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	2201      	movs	r2, #1
 80029ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	2201      	movs	r2, #1
 80029b4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	2201      	movs	r2, #1
 80029bc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	2201      	movs	r2, #1
 80029c4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	2201      	movs	r2, #1
 80029cc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	2201      	movs	r2, #1
 80029d4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	2201      	movs	r2, #1
 80029dc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	2201      	movs	r2, #1
 80029e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80029e8:	2300      	movs	r3, #0
}
 80029ea:	4618      	mov	r0, r3
 80029ec:	3708      	adds	r7, #8
 80029ee:	46bd      	mov	sp, r7
 80029f0:	bd80      	pop	{r7, pc}

080029f2 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80029f2:	b480      	push	{r7}
 80029f4:	b083      	sub	sp, #12
 80029f6:	af00      	add	r7, sp, #0
 80029f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80029fa:	bf00      	nop
 80029fc:	370c      	adds	r7, #12
 80029fe:	46bd      	mov	sp, r7
 8002a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a04:	4770      	bx	lr
	...

08002a08 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002a08:	b480      	push	{r7}
 8002a0a:	b085      	sub	sp, #20
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002a16:	b2db      	uxtb	r3, r3
 8002a18:	2b01      	cmp	r3, #1
 8002a1a:	d001      	beq.n	8002a20 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002a1c:	2301      	movs	r3, #1
 8002a1e:	e04f      	b.n	8002ac0 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	2202      	movs	r2, #2
 8002a24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	68da      	ldr	r2, [r3, #12]
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f042 0201 	orr.w	r2, r2, #1
 8002a36:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	4a23      	ldr	r2, [pc, #140]	@ (8002acc <HAL_TIM_Base_Start_IT+0xc4>)
 8002a3e:	4293      	cmp	r3, r2
 8002a40:	d01d      	beq.n	8002a7e <HAL_TIM_Base_Start_IT+0x76>
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002a4a:	d018      	beq.n	8002a7e <HAL_TIM_Base_Start_IT+0x76>
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	4a1f      	ldr	r2, [pc, #124]	@ (8002ad0 <HAL_TIM_Base_Start_IT+0xc8>)
 8002a52:	4293      	cmp	r3, r2
 8002a54:	d013      	beq.n	8002a7e <HAL_TIM_Base_Start_IT+0x76>
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	4a1e      	ldr	r2, [pc, #120]	@ (8002ad4 <HAL_TIM_Base_Start_IT+0xcc>)
 8002a5c:	4293      	cmp	r3, r2
 8002a5e:	d00e      	beq.n	8002a7e <HAL_TIM_Base_Start_IT+0x76>
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	4a1c      	ldr	r2, [pc, #112]	@ (8002ad8 <HAL_TIM_Base_Start_IT+0xd0>)
 8002a66:	4293      	cmp	r3, r2
 8002a68:	d009      	beq.n	8002a7e <HAL_TIM_Base_Start_IT+0x76>
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	4a1b      	ldr	r2, [pc, #108]	@ (8002adc <HAL_TIM_Base_Start_IT+0xd4>)
 8002a70:	4293      	cmp	r3, r2
 8002a72:	d004      	beq.n	8002a7e <HAL_TIM_Base_Start_IT+0x76>
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	4a19      	ldr	r2, [pc, #100]	@ (8002ae0 <HAL_TIM_Base_Start_IT+0xd8>)
 8002a7a:	4293      	cmp	r3, r2
 8002a7c:	d115      	bne.n	8002aaa <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	689a      	ldr	r2, [r3, #8]
 8002a84:	4b17      	ldr	r3, [pc, #92]	@ (8002ae4 <HAL_TIM_Base_Start_IT+0xdc>)
 8002a86:	4013      	ands	r3, r2
 8002a88:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	2b06      	cmp	r3, #6
 8002a8e:	d015      	beq.n	8002abc <HAL_TIM_Base_Start_IT+0xb4>
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002a96:	d011      	beq.n	8002abc <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	681a      	ldr	r2, [r3, #0]
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f042 0201 	orr.w	r2, r2, #1
 8002aa6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002aa8:	e008      	b.n	8002abc <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	681a      	ldr	r2, [r3, #0]
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f042 0201 	orr.w	r2, r2, #1
 8002ab8:	601a      	str	r2, [r3, #0]
 8002aba:	e000      	b.n	8002abe <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002abc:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8002abe:	2300      	movs	r3, #0
}
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	3714      	adds	r7, #20
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aca:	4770      	bx	lr
 8002acc:	40012c00 	.word	0x40012c00
 8002ad0:	40000400 	.word	0x40000400
 8002ad4:	40000800 	.word	0x40000800
 8002ad8:	40000c00 	.word	0x40000c00
 8002adc:	40013400 	.word	0x40013400
 8002ae0:	40014000 	.word	0x40014000
 8002ae4:	00010007 	.word	0x00010007

08002ae8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	b084      	sub	sp, #16
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	68db      	ldr	r3, [r3, #12]
 8002af6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	691b      	ldr	r3, [r3, #16]
 8002afe:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002b00:	68bb      	ldr	r3, [r7, #8]
 8002b02:	f003 0302 	and.w	r3, r3, #2
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d020      	beq.n	8002b4c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	f003 0302 	and.w	r3, r3, #2
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d01b      	beq.n	8002b4c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f06f 0202 	mvn.w	r2, #2
 8002b1c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	2201      	movs	r2, #1
 8002b22:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	699b      	ldr	r3, [r3, #24]
 8002b2a:	f003 0303 	and.w	r3, r3, #3
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d003      	beq.n	8002b3a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002b32:	6878      	ldr	r0, [r7, #4]
 8002b34:	f000 f8e9 	bl	8002d0a <HAL_TIM_IC_CaptureCallback>
 8002b38:	e005      	b.n	8002b46 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b3a:	6878      	ldr	r0, [r7, #4]
 8002b3c:	f000 f8db 	bl	8002cf6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b40:	6878      	ldr	r0, [r7, #4]
 8002b42:	f000 f8ec 	bl	8002d1e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	2200      	movs	r2, #0
 8002b4a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002b4c:	68bb      	ldr	r3, [r7, #8]
 8002b4e:	f003 0304 	and.w	r3, r3, #4
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d020      	beq.n	8002b98 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	f003 0304 	and.w	r3, r3, #4
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d01b      	beq.n	8002b98 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f06f 0204 	mvn.w	r2, #4
 8002b68:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	2202      	movs	r2, #2
 8002b6e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	699b      	ldr	r3, [r3, #24]
 8002b76:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d003      	beq.n	8002b86 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002b7e:	6878      	ldr	r0, [r7, #4]
 8002b80:	f000 f8c3 	bl	8002d0a <HAL_TIM_IC_CaptureCallback>
 8002b84:	e005      	b.n	8002b92 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b86:	6878      	ldr	r0, [r7, #4]
 8002b88:	f000 f8b5 	bl	8002cf6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b8c:	6878      	ldr	r0, [r7, #4]
 8002b8e:	f000 f8c6 	bl	8002d1e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	2200      	movs	r2, #0
 8002b96:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002b98:	68bb      	ldr	r3, [r7, #8]
 8002b9a:	f003 0308 	and.w	r3, r3, #8
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d020      	beq.n	8002be4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	f003 0308 	and.w	r3, r3, #8
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d01b      	beq.n	8002be4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	f06f 0208 	mvn.w	r2, #8
 8002bb4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	2204      	movs	r2, #4
 8002bba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	69db      	ldr	r3, [r3, #28]
 8002bc2:	f003 0303 	and.w	r3, r3, #3
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d003      	beq.n	8002bd2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002bca:	6878      	ldr	r0, [r7, #4]
 8002bcc:	f000 f89d 	bl	8002d0a <HAL_TIM_IC_CaptureCallback>
 8002bd0:	e005      	b.n	8002bde <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002bd2:	6878      	ldr	r0, [r7, #4]
 8002bd4:	f000 f88f 	bl	8002cf6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002bd8:	6878      	ldr	r0, [r7, #4]
 8002bda:	f000 f8a0 	bl	8002d1e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	2200      	movs	r2, #0
 8002be2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002be4:	68bb      	ldr	r3, [r7, #8]
 8002be6:	f003 0310 	and.w	r3, r3, #16
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d020      	beq.n	8002c30 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	f003 0310 	and.w	r3, r3, #16
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d01b      	beq.n	8002c30 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	f06f 0210 	mvn.w	r2, #16
 8002c00:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	2208      	movs	r2, #8
 8002c06:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	69db      	ldr	r3, [r3, #28]
 8002c0e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d003      	beq.n	8002c1e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002c16:	6878      	ldr	r0, [r7, #4]
 8002c18:	f000 f877 	bl	8002d0a <HAL_TIM_IC_CaptureCallback>
 8002c1c:	e005      	b.n	8002c2a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c1e:	6878      	ldr	r0, [r7, #4]
 8002c20:	f000 f869 	bl	8002cf6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c24:	6878      	ldr	r0, [r7, #4]
 8002c26:	f000 f87a 	bl	8002d1e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002c30:	68bb      	ldr	r3, [r7, #8]
 8002c32:	f003 0301 	and.w	r3, r3, #1
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d00c      	beq.n	8002c54 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	f003 0301 	and.w	r3, r3, #1
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d007      	beq.n	8002c54 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f06f 0201 	mvn.w	r2, #1
 8002c4c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002c4e:	6878      	ldr	r0, [r7, #4]
 8002c50:	f7fd fe04 	bl	800085c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8002c54:	68bb      	ldr	r3, [r7, #8]
 8002c56:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d104      	bne.n	8002c68 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8002c5e:	68bb      	ldr	r3, [r7, #8]
 8002c60:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d00c      	beq.n	8002c82 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d007      	beq.n	8002c82 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8002c7a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002c7c:	6878      	ldr	r0, [r7, #4]
 8002c7e:	f000 f913 	bl	8002ea8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8002c82:	68bb      	ldr	r3, [r7, #8]
 8002c84:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d00c      	beq.n	8002ca6 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d007      	beq.n	8002ca6 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8002c9e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8002ca0:	6878      	ldr	r0, [r7, #4]
 8002ca2:	f000 f90b 	bl	8002ebc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002ca6:	68bb      	ldr	r3, [r7, #8]
 8002ca8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d00c      	beq.n	8002cca <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d007      	beq.n	8002cca <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002cc2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002cc4:	6878      	ldr	r0, [r7, #4]
 8002cc6:	f000 f834 	bl	8002d32 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002cca:	68bb      	ldr	r3, [r7, #8]
 8002ccc:	f003 0320 	and.w	r3, r3, #32
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d00c      	beq.n	8002cee <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	f003 0320 	and.w	r3, r3, #32
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d007      	beq.n	8002cee <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	f06f 0220 	mvn.w	r2, #32
 8002ce6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002ce8:	6878      	ldr	r0, [r7, #4]
 8002cea:	f000 f8d3 	bl	8002e94 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002cee:	bf00      	nop
 8002cf0:	3710      	adds	r7, #16
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	bd80      	pop	{r7, pc}

08002cf6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002cf6:	b480      	push	{r7}
 8002cf8:	b083      	sub	sp, #12
 8002cfa:	af00      	add	r7, sp, #0
 8002cfc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002cfe:	bf00      	nop
 8002d00:	370c      	adds	r7, #12
 8002d02:	46bd      	mov	sp, r7
 8002d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d08:	4770      	bx	lr

08002d0a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002d0a:	b480      	push	{r7}
 8002d0c:	b083      	sub	sp, #12
 8002d0e:	af00      	add	r7, sp, #0
 8002d10:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002d12:	bf00      	nop
 8002d14:	370c      	adds	r7, #12
 8002d16:	46bd      	mov	sp, r7
 8002d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d1c:	4770      	bx	lr

08002d1e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002d1e:	b480      	push	{r7}
 8002d20:	b083      	sub	sp, #12
 8002d22:	af00      	add	r7, sp, #0
 8002d24:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002d26:	bf00      	nop
 8002d28:	370c      	adds	r7, #12
 8002d2a:	46bd      	mov	sp, r7
 8002d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d30:	4770      	bx	lr

08002d32 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002d32:	b480      	push	{r7}
 8002d34:	b083      	sub	sp, #12
 8002d36:	af00      	add	r7, sp, #0
 8002d38:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002d3a:	bf00      	nop
 8002d3c:	370c      	adds	r7, #12
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d44:	4770      	bx	lr
	...

08002d48 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002d48:	b480      	push	{r7}
 8002d4a:	b085      	sub	sp, #20
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	6078      	str	r0, [r7, #4]
 8002d50:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	4a46      	ldr	r2, [pc, #280]	@ (8002e74 <TIM_Base_SetConfig+0x12c>)
 8002d5c:	4293      	cmp	r3, r2
 8002d5e:	d013      	beq.n	8002d88 <TIM_Base_SetConfig+0x40>
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002d66:	d00f      	beq.n	8002d88 <TIM_Base_SetConfig+0x40>
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	4a43      	ldr	r2, [pc, #268]	@ (8002e78 <TIM_Base_SetConfig+0x130>)
 8002d6c:	4293      	cmp	r3, r2
 8002d6e:	d00b      	beq.n	8002d88 <TIM_Base_SetConfig+0x40>
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	4a42      	ldr	r2, [pc, #264]	@ (8002e7c <TIM_Base_SetConfig+0x134>)
 8002d74:	4293      	cmp	r3, r2
 8002d76:	d007      	beq.n	8002d88 <TIM_Base_SetConfig+0x40>
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	4a41      	ldr	r2, [pc, #260]	@ (8002e80 <TIM_Base_SetConfig+0x138>)
 8002d7c:	4293      	cmp	r3, r2
 8002d7e:	d003      	beq.n	8002d88 <TIM_Base_SetConfig+0x40>
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	4a40      	ldr	r2, [pc, #256]	@ (8002e84 <TIM_Base_SetConfig+0x13c>)
 8002d84:	4293      	cmp	r3, r2
 8002d86:	d108      	bne.n	8002d9a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002d8e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002d90:	683b      	ldr	r3, [r7, #0]
 8002d92:	685b      	ldr	r3, [r3, #4]
 8002d94:	68fa      	ldr	r2, [r7, #12]
 8002d96:	4313      	orrs	r3, r2
 8002d98:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	4a35      	ldr	r2, [pc, #212]	@ (8002e74 <TIM_Base_SetConfig+0x12c>)
 8002d9e:	4293      	cmp	r3, r2
 8002da0:	d01f      	beq.n	8002de2 <TIM_Base_SetConfig+0x9a>
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002da8:	d01b      	beq.n	8002de2 <TIM_Base_SetConfig+0x9a>
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	4a32      	ldr	r2, [pc, #200]	@ (8002e78 <TIM_Base_SetConfig+0x130>)
 8002dae:	4293      	cmp	r3, r2
 8002db0:	d017      	beq.n	8002de2 <TIM_Base_SetConfig+0x9a>
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	4a31      	ldr	r2, [pc, #196]	@ (8002e7c <TIM_Base_SetConfig+0x134>)
 8002db6:	4293      	cmp	r3, r2
 8002db8:	d013      	beq.n	8002de2 <TIM_Base_SetConfig+0x9a>
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	4a30      	ldr	r2, [pc, #192]	@ (8002e80 <TIM_Base_SetConfig+0x138>)
 8002dbe:	4293      	cmp	r3, r2
 8002dc0:	d00f      	beq.n	8002de2 <TIM_Base_SetConfig+0x9a>
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	4a2f      	ldr	r2, [pc, #188]	@ (8002e84 <TIM_Base_SetConfig+0x13c>)
 8002dc6:	4293      	cmp	r3, r2
 8002dc8:	d00b      	beq.n	8002de2 <TIM_Base_SetConfig+0x9a>
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	4a2e      	ldr	r2, [pc, #184]	@ (8002e88 <TIM_Base_SetConfig+0x140>)
 8002dce:	4293      	cmp	r3, r2
 8002dd0:	d007      	beq.n	8002de2 <TIM_Base_SetConfig+0x9a>
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	4a2d      	ldr	r2, [pc, #180]	@ (8002e8c <TIM_Base_SetConfig+0x144>)
 8002dd6:	4293      	cmp	r3, r2
 8002dd8:	d003      	beq.n	8002de2 <TIM_Base_SetConfig+0x9a>
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	4a2c      	ldr	r2, [pc, #176]	@ (8002e90 <TIM_Base_SetConfig+0x148>)
 8002dde:	4293      	cmp	r3, r2
 8002de0:	d108      	bne.n	8002df4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002de8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002dea:	683b      	ldr	r3, [r7, #0]
 8002dec:	68db      	ldr	r3, [r3, #12]
 8002dee:	68fa      	ldr	r2, [r7, #12]
 8002df0:	4313      	orrs	r3, r2
 8002df2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002dfa:	683b      	ldr	r3, [r7, #0]
 8002dfc:	695b      	ldr	r3, [r3, #20]
 8002dfe:	4313      	orrs	r3, r2
 8002e00:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	68fa      	ldr	r2, [r7, #12]
 8002e06:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002e08:	683b      	ldr	r3, [r7, #0]
 8002e0a:	689a      	ldr	r2, [r3, #8]
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002e10:	683b      	ldr	r3, [r7, #0]
 8002e12:	681a      	ldr	r2, [r3, #0]
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	4a16      	ldr	r2, [pc, #88]	@ (8002e74 <TIM_Base_SetConfig+0x12c>)
 8002e1c:	4293      	cmp	r3, r2
 8002e1e:	d00f      	beq.n	8002e40 <TIM_Base_SetConfig+0xf8>
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	4a18      	ldr	r2, [pc, #96]	@ (8002e84 <TIM_Base_SetConfig+0x13c>)
 8002e24:	4293      	cmp	r3, r2
 8002e26:	d00b      	beq.n	8002e40 <TIM_Base_SetConfig+0xf8>
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	4a17      	ldr	r2, [pc, #92]	@ (8002e88 <TIM_Base_SetConfig+0x140>)
 8002e2c:	4293      	cmp	r3, r2
 8002e2e:	d007      	beq.n	8002e40 <TIM_Base_SetConfig+0xf8>
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	4a16      	ldr	r2, [pc, #88]	@ (8002e8c <TIM_Base_SetConfig+0x144>)
 8002e34:	4293      	cmp	r3, r2
 8002e36:	d003      	beq.n	8002e40 <TIM_Base_SetConfig+0xf8>
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	4a15      	ldr	r2, [pc, #84]	@ (8002e90 <TIM_Base_SetConfig+0x148>)
 8002e3c:	4293      	cmp	r3, r2
 8002e3e:	d103      	bne.n	8002e48 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002e40:	683b      	ldr	r3, [r7, #0]
 8002e42:	691a      	ldr	r2, [r3, #16]
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	2201      	movs	r2, #1
 8002e4c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	691b      	ldr	r3, [r3, #16]
 8002e52:	f003 0301 	and.w	r3, r3, #1
 8002e56:	2b01      	cmp	r3, #1
 8002e58:	d105      	bne.n	8002e66 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	691b      	ldr	r3, [r3, #16]
 8002e5e:	f023 0201 	bic.w	r2, r3, #1
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	611a      	str	r2, [r3, #16]
  }
}
 8002e66:	bf00      	nop
 8002e68:	3714      	adds	r7, #20
 8002e6a:	46bd      	mov	sp, r7
 8002e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e70:	4770      	bx	lr
 8002e72:	bf00      	nop
 8002e74:	40012c00 	.word	0x40012c00
 8002e78:	40000400 	.word	0x40000400
 8002e7c:	40000800 	.word	0x40000800
 8002e80:	40000c00 	.word	0x40000c00
 8002e84:	40013400 	.word	0x40013400
 8002e88:	40014000 	.word	0x40014000
 8002e8c:	40014400 	.word	0x40014400
 8002e90:	40014800 	.word	0x40014800

08002e94 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002e94:	b480      	push	{r7}
 8002e96:	b083      	sub	sp, #12
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002e9c:	bf00      	nop
 8002e9e:	370c      	adds	r7, #12
 8002ea0:	46bd      	mov	sp, r7
 8002ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea6:	4770      	bx	lr

08002ea8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002ea8:	b480      	push	{r7}
 8002eaa:	b083      	sub	sp, #12
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002eb0:	bf00      	nop
 8002eb2:	370c      	adds	r7, #12
 8002eb4:	46bd      	mov	sp, r7
 8002eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eba:	4770      	bx	lr

08002ebc <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8002ebc:	b480      	push	{r7}
 8002ebe:	b083      	sub	sp, #12
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8002ec4:	bf00      	nop
 8002ec6:	370c      	adds	r7, #12
 8002ec8:	46bd      	mov	sp, r7
 8002eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ece:	4770      	bx	lr

08002ed0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	b082      	sub	sp, #8
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d101      	bne.n	8002ee2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002ede:	2301      	movs	r3, #1
 8002ee0:	e040      	b.n	8002f64 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d106      	bne.n	8002ef8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	2200      	movs	r2, #0
 8002eee:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002ef2:	6878      	ldr	r0, [r7, #4]
 8002ef4:	f7fd fcf2 	bl	80008dc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	2224      	movs	r2, #36	@ 0x24
 8002efc:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	681a      	ldr	r2, [r3, #0]
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f022 0201 	bic.w	r2, r2, #1
 8002f0c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d002      	beq.n	8002f1c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8002f16:	6878      	ldr	r0, [r7, #4]
 8002f18:	f000 fb6a 	bl	80035f0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002f1c:	6878      	ldr	r0, [r7, #4]
 8002f1e:	f000 f8af 	bl	8003080 <UART_SetConfig>
 8002f22:	4603      	mov	r3, r0
 8002f24:	2b01      	cmp	r3, #1
 8002f26:	d101      	bne.n	8002f2c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8002f28:	2301      	movs	r3, #1
 8002f2a:	e01b      	b.n	8002f64 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	685a      	ldr	r2, [r3, #4]
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002f3a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	689a      	ldr	r2, [r3, #8]
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002f4a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	681a      	ldr	r2, [r3, #0]
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f042 0201 	orr.w	r2, r2, #1
 8002f5a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002f5c:	6878      	ldr	r0, [r7, #4]
 8002f5e:	f000 fbe9 	bl	8003734 <UART_CheckIdleState>
 8002f62:	4603      	mov	r3, r0
}
 8002f64:	4618      	mov	r0, r3
 8002f66:	3708      	adds	r7, #8
 8002f68:	46bd      	mov	sp, r7
 8002f6a:	bd80      	pop	{r7, pc}

08002f6c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	b08a      	sub	sp, #40	@ 0x28
 8002f70:	af02      	add	r7, sp, #8
 8002f72:	60f8      	str	r0, [r7, #12]
 8002f74:	60b9      	str	r1, [r7, #8]
 8002f76:	603b      	str	r3, [r7, #0]
 8002f78:	4613      	mov	r3, r2
 8002f7a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002f80:	2b20      	cmp	r3, #32
 8002f82:	d177      	bne.n	8003074 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8002f84:	68bb      	ldr	r3, [r7, #8]
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d002      	beq.n	8002f90 <HAL_UART_Transmit+0x24>
 8002f8a:	88fb      	ldrh	r3, [r7, #6]
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d101      	bne.n	8002f94 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8002f90:	2301      	movs	r3, #1
 8002f92:	e070      	b.n	8003076 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	2200      	movs	r2, #0
 8002f98:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	2221      	movs	r2, #33	@ 0x21
 8002fa0:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002fa2:	f7fd fea1 	bl	8000ce8 <HAL_GetTick>
 8002fa6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	88fa      	ldrh	r2, [r7, #6]
 8002fac:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	88fa      	ldrh	r2, [r7, #6]
 8002fb4:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	689b      	ldr	r3, [r3, #8]
 8002fbc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002fc0:	d108      	bne.n	8002fd4 <HAL_UART_Transmit+0x68>
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	691b      	ldr	r3, [r3, #16]
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d104      	bne.n	8002fd4 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8002fca:	2300      	movs	r3, #0
 8002fcc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002fce:	68bb      	ldr	r3, [r7, #8]
 8002fd0:	61bb      	str	r3, [r7, #24]
 8002fd2:	e003      	b.n	8002fdc <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8002fd4:	68bb      	ldr	r3, [r7, #8]
 8002fd6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002fd8:	2300      	movs	r3, #0
 8002fda:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002fdc:	e02f      	b.n	800303e <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002fde:	683b      	ldr	r3, [r7, #0]
 8002fe0:	9300      	str	r3, [sp, #0]
 8002fe2:	697b      	ldr	r3, [r7, #20]
 8002fe4:	2200      	movs	r2, #0
 8002fe6:	2180      	movs	r1, #128	@ 0x80
 8002fe8:	68f8      	ldr	r0, [r7, #12]
 8002fea:	f000 fc4b 	bl	8003884 <UART_WaitOnFlagUntilTimeout>
 8002fee:	4603      	mov	r3, r0
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d004      	beq.n	8002ffe <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	2220      	movs	r2, #32
 8002ff8:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8002ffa:	2303      	movs	r3, #3
 8002ffc:	e03b      	b.n	8003076 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8002ffe:	69fb      	ldr	r3, [r7, #28]
 8003000:	2b00      	cmp	r3, #0
 8003002:	d10b      	bne.n	800301c <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003004:	69bb      	ldr	r3, [r7, #24]
 8003006:	881a      	ldrh	r2, [r3, #0]
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003010:	b292      	uxth	r2, r2
 8003012:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8003014:	69bb      	ldr	r3, [r7, #24]
 8003016:	3302      	adds	r3, #2
 8003018:	61bb      	str	r3, [r7, #24]
 800301a:	e007      	b.n	800302c <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800301c:	69fb      	ldr	r3, [r7, #28]
 800301e:	781a      	ldrb	r2, [r3, #0]
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8003026:	69fb      	ldr	r3, [r7, #28]
 8003028:	3301      	adds	r3, #1
 800302a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003032:	b29b      	uxth	r3, r3
 8003034:	3b01      	subs	r3, #1
 8003036:	b29a      	uxth	r2, r3
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003044:	b29b      	uxth	r3, r3
 8003046:	2b00      	cmp	r3, #0
 8003048:	d1c9      	bne.n	8002fde <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800304a:	683b      	ldr	r3, [r7, #0]
 800304c:	9300      	str	r3, [sp, #0]
 800304e:	697b      	ldr	r3, [r7, #20]
 8003050:	2200      	movs	r2, #0
 8003052:	2140      	movs	r1, #64	@ 0x40
 8003054:	68f8      	ldr	r0, [r7, #12]
 8003056:	f000 fc15 	bl	8003884 <UART_WaitOnFlagUntilTimeout>
 800305a:	4603      	mov	r3, r0
 800305c:	2b00      	cmp	r3, #0
 800305e:	d004      	beq.n	800306a <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	2220      	movs	r2, #32
 8003064:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8003066:	2303      	movs	r3, #3
 8003068:	e005      	b.n	8003076 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	2220      	movs	r2, #32
 800306e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8003070:	2300      	movs	r3, #0
 8003072:	e000      	b.n	8003076 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8003074:	2302      	movs	r3, #2
  }
}
 8003076:	4618      	mov	r0, r3
 8003078:	3720      	adds	r7, #32
 800307a:	46bd      	mov	sp, r7
 800307c:	bd80      	pop	{r7, pc}
	...

08003080 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003080:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003084:	b08a      	sub	sp, #40	@ 0x28
 8003086:	af00      	add	r7, sp, #0
 8003088:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800308a:	2300      	movs	r3, #0
 800308c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	689a      	ldr	r2, [r3, #8]
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	691b      	ldr	r3, [r3, #16]
 8003098:	431a      	orrs	r2, r3
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	695b      	ldr	r3, [r3, #20]
 800309e:	431a      	orrs	r2, r3
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	69db      	ldr	r3, [r3, #28]
 80030a4:	4313      	orrs	r3, r2
 80030a6:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	681a      	ldr	r2, [r3, #0]
 80030ae:	4ba4      	ldr	r3, [pc, #656]	@ (8003340 <UART_SetConfig+0x2c0>)
 80030b0:	4013      	ands	r3, r2
 80030b2:	68fa      	ldr	r2, [r7, #12]
 80030b4:	6812      	ldr	r2, [r2, #0]
 80030b6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80030b8:	430b      	orrs	r3, r1
 80030ba:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	685b      	ldr	r3, [r3, #4]
 80030c2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	68da      	ldr	r2, [r3, #12]
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	430a      	orrs	r2, r1
 80030d0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	699b      	ldr	r3, [r3, #24]
 80030d6:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	4a99      	ldr	r2, [pc, #612]	@ (8003344 <UART_SetConfig+0x2c4>)
 80030de:	4293      	cmp	r3, r2
 80030e0:	d004      	beq.n	80030ec <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	6a1b      	ldr	r3, [r3, #32]
 80030e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80030e8:	4313      	orrs	r3, r2
 80030ea:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	689b      	ldr	r3, [r3, #8]
 80030f2:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80030fc:	430a      	orrs	r2, r1
 80030fe:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	4a90      	ldr	r2, [pc, #576]	@ (8003348 <UART_SetConfig+0x2c8>)
 8003106:	4293      	cmp	r3, r2
 8003108:	d126      	bne.n	8003158 <UART_SetConfig+0xd8>
 800310a:	4b90      	ldr	r3, [pc, #576]	@ (800334c <UART_SetConfig+0x2cc>)
 800310c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003110:	f003 0303 	and.w	r3, r3, #3
 8003114:	2b03      	cmp	r3, #3
 8003116:	d81b      	bhi.n	8003150 <UART_SetConfig+0xd0>
 8003118:	a201      	add	r2, pc, #4	@ (adr r2, 8003120 <UART_SetConfig+0xa0>)
 800311a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800311e:	bf00      	nop
 8003120:	08003131 	.word	0x08003131
 8003124:	08003141 	.word	0x08003141
 8003128:	08003139 	.word	0x08003139
 800312c:	08003149 	.word	0x08003149
 8003130:	2301      	movs	r3, #1
 8003132:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003136:	e116      	b.n	8003366 <UART_SetConfig+0x2e6>
 8003138:	2302      	movs	r3, #2
 800313a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800313e:	e112      	b.n	8003366 <UART_SetConfig+0x2e6>
 8003140:	2304      	movs	r3, #4
 8003142:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003146:	e10e      	b.n	8003366 <UART_SetConfig+0x2e6>
 8003148:	2308      	movs	r3, #8
 800314a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800314e:	e10a      	b.n	8003366 <UART_SetConfig+0x2e6>
 8003150:	2310      	movs	r3, #16
 8003152:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003156:	e106      	b.n	8003366 <UART_SetConfig+0x2e6>
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	4a7c      	ldr	r2, [pc, #496]	@ (8003350 <UART_SetConfig+0x2d0>)
 800315e:	4293      	cmp	r3, r2
 8003160:	d138      	bne.n	80031d4 <UART_SetConfig+0x154>
 8003162:	4b7a      	ldr	r3, [pc, #488]	@ (800334c <UART_SetConfig+0x2cc>)
 8003164:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003168:	f003 030c 	and.w	r3, r3, #12
 800316c:	2b0c      	cmp	r3, #12
 800316e:	d82d      	bhi.n	80031cc <UART_SetConfig+0x14c>
 8003170:	a201      	add	r2, pc, #4	@ (adr r2, 8003178 <UART_SetConfig+0xf8>)
 8003172:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003176:	bf00      	nop
 8003178:	080031ad 	.word	0x080031ad
 800317c:	080031cd 	.word	0x080031cd
 8003180:	080031cd 	.word	0x080031cd
 8003184:	080031cd 	.word	0x080031cd
 8003188:	080031bd 	.word	0x080031bd
 800318c:	080031cd 	.word	0x080031cd
 8003190:	080031cd 	.word	0x080031cd
 8003194:	080031cd 	.word	0x080031cd
 8003198:	080031b5 	.word	0x080031b5
 800319c:	080031cd 	.word	0x080031cd
 80031a0:	080031cd 	.word	0x080031cd
 80031a4:	080031cd 	.word	0x080031cd
 80031a8:	080031c5 	.word	0x080031c5
 80031ac:	2300      	movs	r3, #0
 80031ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80031b2:	e0d8      	b.n	8003366 <UART_SetConfig+0x2e6>
 80031b4:	2302      	movs	r3, #2
 80031b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80031ba:	e0d4      	b.n	8003366 <UART_SetConfig+0x2e6>
 80031bc:	2304      	movs	r3, #4
 80031be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80031c2:	e0d0      	b.n	8003366 <UART_SetConfig+0x2e6>
 80031c4:	2308      	movs	r3, #8
 80031c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80031ca:	e0cc      	b.n	8003366 <UART_SetConfig+0x2e6>
 80031cc:	2310      	movs	r3, #16
 80031ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80031d2:	e0c8      	b.n	8003366 <UART_SetConfig+0x2e6>
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	4a5e      	ldr	r2, [pc, #376]	@ (8003354 <UART_SetConfig+0x2d4>)
 80031da:	4293      	cmp	r3, r2
 80031dc:	d125      	bne.n	800322a <UART_SetConfig+0x1aa>
 80031de:	4b5b      	ldr	r3, [pc, #364]	@ (800334c <UART_SetConfig+0x2cc>)
 80031e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031e4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80031e8:	2b30      	cmp	r3, #48	@ 0x30
 80031ea:	d016      	beq.n	800321a <UART_SetConfig+0x19a>
 80031ec:	2b30      	cmp	r3, #48	@ 0x30
 80031ee:	d818      	bhi.n	8003222 <UART_SetConfig+0x1a2>
 80031f0:	2b20      	cmp	r3, #32
 80031f2:	d00a      	beq.n	800320a <UART_SetConfig+0x18a>
 80031f4:	2b20      	cmp	r3, #32
 80031f6:	d814      	bhi.n	8003222 <UART_SetConfig+0x1a2>
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d002      	beq.n	8003202 <UART_SetConfig+0x182>
 80031fc:	2b10      	cmp	r3, #16
 80031fe:	d008      	beq.n	8003212 <UART_SetConfig+0x192>
 8003200:	e00f      	b.n	8003222 <UART_SetConfig+0x1a2>
 8003202:	2300      	movs	r3, #0
 8003204:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003208:	e0ad      	b.n	8003366 <UART_SetConfig+0x2e6>
 800320a:	2302      	movs	r3, #2
 800320c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003210:	e0a9      	b.n	8003366 <UART_SetConfig+0x2e6>
 8003212:	2304      	movs	r3, #4
 8003214:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003218:	e0a5      	b.n	8003366 <UART_SetConfig+0x2e6>
 800321a:	2308      	movs	r3, #8
 800321c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003220:	e0a1      	b.n	8003366 <UART_SetConfig+0x2e6>
 8003222:	2310      	movs	r3, #16
 8003224:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003228:	e09d      	b.n	8003366 <UART_SetConfig+0x2e6>
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	4a4a      	ldr	r2, [pc, #296]	@ (8003358 <UART_SetConfig+0x2d8>)
 8003230:	4293      	cmp	r3, r2
 8003232:	d125      	bne.n	8003280 <UART_SetConfig+0x200>
 8003234:	4b45      	ldr	r3, [pc, #276]	@ (800334c <UART_SetConfig+0x2cc>)
 8003236:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800323a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800323e:	2bc0      	cmp	r3, #192	@ 0xc0
 8003240:	d016      	beq.n	8003270 <UART_SetConfig+0x1f0>
 8003242:	2bc0      	cmp	r3, #192	@ 0xc0
 8003244:	d818      	bhi.n	8003278 <UART_SetConfig+0x1f8>
 8003246:	2b80      	cmp	r3, #128	@ 0x80
 8003248:	d00a      	beq.n	8003260 <UART_SetConfig+0x1e0>
 800324a:	2b80      	cmp	r3, #128	@ 0x80
 800324c:	d814      	bhi.n	8003278 <UART_SetConfig+0x1f8>
 800324e:	2b00      	cmp	r3, #0
 8003250:	d002      	beq.n	8003258 <UART_SetConfig+0x1d8>
 8003252:	2b40      	cmp	r3, #64	@ 0x40
 8003254:	d008      	beq.n	8003268 <UART_SetConfig+0x1e8>
 8003256:	e00f      	b.n	8003278 <UART_SetConfig+0x1f8>
 8003258:	2300      	movs	r3, #0
 800325a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800325e:	e082      	b.n	8003366 <UART_SetConfig+0x2e6>
 8003260:	2302      	movs	r3, #2
 8003262:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003266:	e07e      	b.n	8003366 <UART_SetConfig+0x2e6>
 8003268:	2304      	movs	r3, #4
 800326a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800326e:	e07a      	b.n	8003366 <UART_SetConfig+0x2e6>
 8003270:	2308      	movs	r3, #8
 8003272:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003276:	e076      	b.n	8003366 <UART_SetConfig+0x2e6>
 8003278:	2310      	movs	r3, #16
 800327a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800327e:	e072      	b.n	8003366 <UART_SetConfig+0x2e6>
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	4a35      	ldr	r2, [pc, #212]	@ (800335c <UART_SetConfig+0x2dc>)
 8003286:	4293      	cmp	r3, r2
 8003288:	d12a      	bne.n	80032e0 <UART_SetConfig+0x260>
 800328a:	4b30      	ldr	r3, [pc, #192]	@ (800334c <UART_SetConfig+0x2cc>)
 800328c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003290:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003294:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003298:	d01a      	beq.n	80032d0 <UART_SetConfig+0x250>
 800329a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800329e:	d81b      	bhi.n	80032d8 <UART_SetConfig+0x258>
 80032a0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80032a4:	d00c      	beq.n	80032c0 <UART_SetConfig+0x240>
 80032a6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80032aa:	d815      	bhi.n	80032d8 <UART_SetConfig+0x258>
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d003      	beq.n	80032b8 <UART_SetConfig+0x238>
 80032b0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80032b4:	d008      	beq.n	80032c8 <UART_SetConfig+0x248>
 80032b6:	e00f      	b.n	80032d8 <UART_SetConfig+0x258>
 80032b8:	2300      	movs	r3, #0
 80032ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80032be:	e052      	b.n	8003366 <UART_SetConfig+0x2e6>
 80032c0:	2302      	movs	r3, #2
 80032c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80032c6:	e04e      	b.n	8003366 <UART_SetConfig+0x2e6>
 80032c8:	2304      	movs	r3, #4
 80032ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80032ce:	e04a      	b.n	8003366 <UART_SetConfig+0x2e6>
 80032d0:	2308      	movs	r3, #8
 80032d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80032d6:	e046      	b.n	8003366 <UART_SetConfig+0x2e6>
 80032d8:	2310      	movs	r3, #16
 80032da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80032de:	e042      	b.n	8003366 <UART_SetConfig+0x2e6>
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	4a17      	ldr	r2, [pc, #92]	@ (8003344 <UART_SetConfig+0x2c4>)
 80032e6:	4293      	cmp	r3, r2
 80032e8:	d13a      	bne.n	8003360 <UART_SetConfig+0x2e0>
 80032ea:	4b18      	ldr	r3, [pc, #96]	@ (800334c <UART_SetConfig+0x2cc>)
 80032ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032f0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80032f4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80032f8:	d01a      	beq.n	8003330 <UART_SetConfig+0x2b0>
 80032fa:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80032fe:	d81b      	bhi.n	8003338 <UART_SetConfig+0x2b8>
 8003300:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003304:	d00c      	beq.n	8003320 <UART_SetConfig+0x2a0>
 8003306:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800330a:	d815      	bhi.n	8003338 <UART_SetConfig+0x2b8>
 800330c:	2b00      	cmp	r3, #0
 800330e:	d003      	beq.n	8003318 <UART_SetConfig+0x298>
 8003310:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003314:	d008      	beq.n	8003328 <UART_SetConfig+0x2a8>
 8003316:	e00f      	b.n	8003338 <UART_SetConfig+0x2b8>
 8003318:	2300      	movs	r3, #0
 800331a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800331e:	e022      	b.n	8003366 <UART_SetConfig+0x2e6>
 8003320:	2302      	movs	r3, #2
 8003322:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003326:	e01e      	b.n	8003366 <UART_SetConfig+0x2e6>
 8003328:	2304      	movs	r3, #4
 800332a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800332e:	e01a      	b.n	8003366 <UART_SetConfig+0x2e6>
 8003330:	2308      	movs	r3, #8
 8003332:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003336:	e016      	b.n	8003366 <UART_SetConfig+0x2e6>
 8003338:	2310      	movs	r3, #16
 800333a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800333e:	e012      	b.n	8003366 <UART_SetConfig+0x2e6>
 8003340:	efff69f3 	.word	0xefff69f3
 8003344:	40008000 	.word	0x40008000
 8003348:	40013800 	.word	0x40013800
 800334c:	40021000 	.word	0x40021000
 8003350:	40004400 	.word	0x40004400
 8003354:	40004800 	.word	0x40004800
 8003358:	40004c00 	.word	0x40004c00
 800335c:	40005000 	.word	0x40005000
 8003360:	2310      	movs	r3, #16
 8003362:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	4a9f      	ldr	r2, [pc, #636]	@ (80035e8 <UART_SetConfig+0x568>)
 800336c:	4293      	cmp	r3, r2
 800336e:	d17a      	bne.n	8003466 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003370:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003374:	2b08      	cmp	r3, #8
 8003376:	d824      	bhi.n	80033c2 <UART_SetConfig+0x342>
 8003378:	a201      	add	r2, pc, #4	@ (adr r2, 8003380 <UART_SetConfig+0x300>)
 800337a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800337e:	bf00      	nop
 8003380:	080033a5 	.word	0x080033a5
 8003384:	080033c3 	.word	0x080033c3
 8003388:	080033ad 	.word	0x080033ad
 800338c:	080033c3 	.word	0x080033c3
 8003390:	080033b3 	.word	0x080033b3
 8003394:	080033c3 	.word	0x080033c3
 8003398:	080033c3 	.word	0x080033c3
 800339c:	080033c3 	.word	0x080033c3
 80033a0:	080033bb 	.word	0x080033bb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80033a4:	f7fe fd46 	bl	8001e34 <HAL_RCC_GetPCLK1Freq>
 80033a8:	61f8      	str	r0, [r7, #28]
        break;
 80033aa:	e010      	b.n	80033ce <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80033ac:	4b8f      	ldr	r3, [pc, #572]	@ (80035ec <UART_SetConfig+0x56c>)
 80033ae:	61fb      	str	r3, [r7, #28]
        break;
 80033b0:	e00d      	b.n	80033ce <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80033b2:	f7fe fca7 	bl	8001d04 <HAL_RCC_GetSysClockFreq>
 80033b6:	61f8      	str	r0, [r7, #28]
        break;
 80033b8:	e009      	b.n	80033ce <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80033ba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80033be:	61fb      	str	r3, [r7, #28]
        break;
 80033c0:	e005      	b.n	80033ce <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80033c2:	2300      	movs	r3, #0
 80033c4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80033c6:	2301      	movs	r3, #1
 80033c8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80033cc:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80033ce:	69fb      	ldr	r3, [r7, #28]
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	f000 80fb 	beq.w	80035cc <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	685a      	ldr	r2, [r3, #4]
 80033da:	4613      	mov	r3, r2
 80033dc:	005b      	lsls	r3, r3, #1
 80033de:	4413      	add	r3, r2
 80033e0:	69fa      	ldr	r2, [r7, #28]
 80033e2:	429a      	cmp	r2, r3
 80033e4:	d305      	bcc.n	80033f2 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	685b      	ldr	r3, [r3, #4]
 80033ea:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80033ec:	69fa      	ldr	r2, [r7, #28]
 80033ee:	429a      	cmp	r2, r3
 80033f0:	d903      	bls.n	80033fa <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80033f2:	2301      	movs	r3, #1
 80033f4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80033f8:	e0e8      	b.n	80035cc <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80033fa:	69fb      	ldr	r3, [r7, #28]
 80033fc:	2200      	movs	r2, #0
 80033fe:	461c      	mov	r4, r3
 8003400:	4615      	mov	r5, r2
 8003402:	f04f 0200 	mov.w	r2, #0
 8003406:	f04f 0300 	mov.w	r3, #0
 800340a:	022b      	lsls	r3, r5, #8
 800340c:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8003410:	0222      	lsls	r2, r4, #8
 8003412:	68f9      	ldr	r1, [r7, #12]
 8003414:	6849      	ldr	r1, [r1, #4]
 8003416:	0849      	lsrs	r1, r1, #1
 8003418:	2000      	movs	r0, #0
 800341a:	4688      	mov	r8, r1
 800341c:	4681      	mov	r9, r0
 800341e:	eb12 0a08 	adds.w	sl, r2, r8
 8003422:	eb43 0b09 	adc.w	fp, r3, r9
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	685b      	ldr	r3, [r3, #4]
 800342a:	2200      	movs	r2, #0
 800342c:	603b      	str	r3, [r7, #0]
 800342e:	607a      	str	r2, [r7, #4]
 8003430:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003434:	4650      	mov	r0, sl
 8003436:	4659      	mov	r1, fp
 8003438:	f7fc ff2a 	bl	8000290 <__aeabi_uldivmod>
 800343c:	4602      	mov	r2, r0
 800343e:	460b      	mov	r3, r1
 8003440:	4613      	mov	r3, r2
 8003442:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003444:	69bb      	ldr	r3, [r7, #24]
 8003446:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800344a:	d308      	bcc.n	800345e <UART_SetConfig+0x3de>
 800344c:	69bb      	ldr	r3, [r7, #24]
 800344e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003452:	d204      	bcs.n	800345e <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	69ba      	ldr	r2, [r7, #24]
 800345a:	60da      	str	r2, [r3, #12]
 800345c:	e0b6      	b.n	80035cc <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800345e:	2301      	movs	r3, #1
 8003460:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8003464:	e0b2      	b.n	80035cc <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	69db      	ldr	r3, [r3, #28]
 800346a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800346e:	d15e      	bne.n	800352e <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8003470:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003474:	2b08      	cmp	r3, #8
 8003476:	d828      	bhi.n	80034ca <UART_SetConfig+0x44a>
 8003478:	a201      	add	r2, pc, #4	@ (adr r2, 8003480 <UART_SetConfig+0x400>)
 800347a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800347e:	bf00      	nop
 8003480:	080034a5 	.word	0x080034a5
 8003484:	080034ad 	.word	0x080034ad
 8003488:	080034b5 	.word	0x080034b5
 800348c:	080034cb 	.word	0x080034cb
 8003490:	080034bb 	.word	0x080034bb
 8003494:	080034cb 	.word	0x080034cb
 8003498:	080034cb 	.word	0x080034cb
 800349c:	080034cb 	.word	0x080034cb
 80034a0:	080034c3 	.word	0x080034c3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80034a4:	f7fe fcc6 	bl	8001e34 <HAL_RCC_GetPCLK1Freq>
 80034a8:	61f8      	str	r0, [r7, #28]
        break;
 80034aa:	e014      	b.n	80034d6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80034ac:	f7fe fcd8 	bl	8001e60 <HAL_RCC_GetPCLK2Freq>
 80034b0:	61f8      	str	r0, [r7, #28]
        break;
 80034b2:	e010      	b.n	80034d6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80034b4:	4b4d      	ldr	r3, [pc, #308]	@ (80035ec <UART_SetConfig+0x56c>)
 80034b6:	61fb      	str	r3, [r7, #28]
        break;
 80034b8:	e00d      	b.n	80034d6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80034ba:	f7fe fc23 	bl	8001d04 <HAL_RCC_GetSysClockFreq>
 80034be:	61f8      	str	r0, [r7, #28]
        break;
 80034c0:	e009      	b.n	80034d6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80034c2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80034c6:	61fb      	str	r3, [r7, #28]
        break;
 80034c8:	e005      	b.n	80034d6 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 80034ca:	2300      	movs	r3, #0
 80034cc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80034ce:	2301      	movs	r3, #1
 80034d0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80034d4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80034d6:	69fb      	ldr	r3, [r7, #28]
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d077      	beq.n	80035cc <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80034dc:	69fb      	ldr	r3, [r7, #28]
 80034de:	005a      	lsls	r2, r3, #1
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	685b      	ldr	r3, [r3, #4]
 80034e4:	085b      	lsrs	r3, r3, #1
 80034e6:	441a      	add	r2, r3
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	685b      	ldr	r3, [r3, #4]
 80034ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80034f0:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80034f2:	69bb      	ldr	r3, [r7, #24]
 80034f4:	2b0f      	cmp	r3, #15
 80034f6:	d916      	bls.n	8003526 <UART_SetConfig+0x4a6>
 80034f8:	69bb      	ldr	r3, [r7, #24]
 80034fa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80034fe:	d212      	bcs.n	8003526 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003500:	69bb      	ldr	r3, [r7, #24]
 8003502:	b29b      	uxth	r3, r3
 8003504:	f023 030f 	bic.w	r3, r3, #15
 8003508:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800350a:	69bb      	ldr	r3, [r7, #24]
 800350c:	085b      	lsrs	r3, r3, #1
 800350e:	b29b      	uxth	r3, r3
 8003510:	f003 0307 	and.w	r3, r3, #7
 8003514:	b29a      	uxth	r2, r3
 8003516:	8afb      	ldrh	r3, [r7, #22]
 8003518:	4313      	orrs	r3, r2
 800351a:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	8afa      	ldrh	r2, [r7, #22]
 8003522:	60da      	str	r2, [r3, #12]
 8003524:	e052      	b.n	80035cc <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8003526:	2301      	movs	r3, #1
 8003528:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800352c:	e04e      	b.n	80035cc <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800352e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003532:	2b08      	cmp	r3, #8
 8003534:	d827      	bhi.n	8003586 <UART_SetConfig+0x506>
 8003536:	a201      	add	r2, pc, #4	@ (adr r2, 800353c <UART_SetConfig+0x4bc>)
 8003538:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800353c:	08003561 	.word	0x08003561
 8003540:	08003569 	.word	0x08003569
 8003544:	08003571 	.word	0x08003571
 8003548:	08003587 	.word	0x08003587
 800354c:	08003577 	.word	0x08003577
 8003550:	08003587 	.word	0x08003587
 8003554:	08003587 	.word	0x08003587
 8003558:	08003587 	.word	0x08003587
 800355c:	0800357f 	.word	0x0800357f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003560:	f7fe fc68 	bl	8001e34 <HAL_RCC_GetPCLK1Freq>
 8003564:	61f8      	str	r0, [r7, #28]
        break;
 8003566:	e014      	b.n	8003592 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003568:	f7fe fc7a 	bl	8001e60 <HAL_RCC_GetPCLK2Freq>
 800356c:	61f8      	str	r0, [r7, #28]
        break;
 800356e:	e010      	b.n	8003592 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003570:	4b1e      	ldr	r3, [pc, #120]	@ (80035ec <UART_SetConfig+0x56c>)
 8003572:	61fb      	str	r3, [r7, #28]
        break;
 8003574:	e00d      	b.n	8003592 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003576:	f7fe fbc5 	bl	8001d04 <HAL_RCC_GetSysClockFreq>
 800357a:	61f8      	str	r0, [r7, #28]
        break;
 800357c:	e009      	b.n	8003592 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800357e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003582:	61fb      	str	r3, [r7, #28]
        break;
 8003584:	e005      	b.n	8003592 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8003586:	2300      	movs	r3, #0
 8003588:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800358a:	2301      	movs	r3, #1
 800358c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8003590:	bf00      	nop
    }

    if (pclk != 0U)
 8003592:	69fb      	ldr	r3, [r7, #28]
 8003594:	2b00      	cmp	r3, #0
 8003596:	d019      	beq.n	80035cc <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	685b      	ldr	r3, [r3, #4]
 800359c:	085a      	lsrs	r2, r3, #1
 800359e:	69fb      	ldr	r3, [r7, #28]
 80035a0:	441a      	add	r2, r3
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	685b      	ldr	r3, [r3, #4]
 80035a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80035aa:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80035ac:	69bb      	ldr	r3, [r7, #24]
 80035ae:	2b0f      	cmp	r3, #15
 80035b0:	d909      	bls.n	80035c6 <UART_SetConfig+0x546>
 80035b2:	69bb      	ldr	r3, [r7, #24]
 80035b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80035b8:	d205      	bcs.n	80035c6 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80035ba:	69bb      	ldr	r3, [r7, #24]
 80035bc:	b29a      	uxth	r2, r3
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	60da      	str	r2, [r3, #12]
 80035c4:	e002      	b.n	80035cc <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80035c6:	2301      	movs	r3, #1
 80035c8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	2200      	movs	r2, #0
 80035d0:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	2200      	movs	r2, #0
 80035d6:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80035d8:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 80035dc:	4618      	mov	r0, r3
 80035de:	3728      	adds	r7, #40	@ 0x28
 80035e0:	46bd      	mov	sp, r7
 80035e2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80035e6:	bf00      	nop
 80035e8:	40008000 	.word	0x40008000
 80035ec:	00f42400 	.word	0x00f42400

080035f0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80035f0:	b480      	push	{r7}
 80035f2:	b083      	sub	sp, #12
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035fc:	f003 0308 	and.w	r3, r3, #8
 8003600:	2b00      	cmp	r3, #0
 8003602:	d00a      	beq.n	800361a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	685b      	ldr	r3, [r3, #4]
 800360a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	430a      	orrs	r2, r1
 8003618:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800361e:	f003 0301 	and.w	r3, r3, #1
 8003622:	2b00      	cmp	r3, #0
 8003624:	d00a      	beq.n	800363c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	685b      	ldr	r3, [r3, #4]
 800362c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	430a      	orrs	r2, r1
 800363a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003640:	f003 0302 	and.w	r3, r3, #2
 8003644:	2b00      	cmp	r3, #0
 8003646:	d00a      	beq.n	800365e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	685b      	ldr	r3, [r3, #4]
 800364e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	430a      	orrs	r2, r1
 800365c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003662:	f003 0304 	and.w	r3, r3, #4
 8003666:	2b00      	cmp	r3, #0
 8003668:	d00a      	beq.n	8003680 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	685b      	ldr	r3, [r3, #4]
 8003670:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	430a      	orrs	r2, r1
 800367e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003684:	f003 0310 	and.w	r3, r3, #16
 8003688:	2b00      	cmp	r3, #0
 800368a:	d00a      	beq.n	80036a2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	689b      	ldr	r3, [r3, #8]
 8003692:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	430a      	orrs	r2, r1
 80036a0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036a6:	f003 0320 	and.w	r3, r3, #32
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d00a      	beq.n	80036c4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	689b      	ldr	r3, [r3, #8]
 80036b4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	430a      	orrs	r2, r1
 80036c2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d01a      	beq.n	8003706 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	685b      	ldr	r3, [r3, #4]
 80036d6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	430a      	orrs	r2, r1
 80036e4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036ea:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80036ee:	d10a      	bne.n	8003706 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	685b      	ldr	r3, [r3, #4]
 80036f6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	430a      	orrs	r2, r1
 8003704:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800370a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800370e:	2b00      	cmp	r3, #0
 8003710:	d00a      	beq.n	8003728 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	685b      	ldr	r3, [r3, #4]
 8003718:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	430a      	orrs	r2, r1
 8003726:	605a      	str	r2, [r3, #4]
  }
}
 8003728:	bf00      	nop
 800372a:	370c      	adds	r7, #12
 800372c:	46bd      	mov	sp, r7
 800372e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003732:	4770      	bx	lr

08003734 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003734:	b580      	push	{r7, lr}
 8003736:	b098      	sub	sp, #96	@ 0x60
 8003738:	af02      	add	r7, sp, #8
 800373a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	2200      	movs	r2, #0
 8003740:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003744:	f7fd fad0 	bl	8000ce8 <HAL_GetTick>
 8003748:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f003 0308 	and.w	r3, r3, #8
 8003754:	2b08      	cmp	r3, #8
 8003756:	d12e      	bne.n	80037b6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003758:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800375c:	9300      	str	r3, [sp, #0]
 800375e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003760:	2200      	movs	r2, #0
 8003762:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8003766:	6878      	ldr	r0, [r7, #4]
 8003768:	f000 f88c 	bl	8003884 <UART_WaitOnFlagUntilTimeout>
 800376c:	4603      	mov	r3, r0
 800376e:	2b00      	cmp	r3, #0
 8003770:	d021      	beq.n	80037b6 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003778:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800377a:	e853 3f00 	ldrex	r3, [r3]
 800377e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003780:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003782:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003786:	653b      	str	r3, [r7, #80]	@ 0x50
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	461a      	mov	r2, r3
 800378e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003790:	647b      	str	r3, [r7, #68]	@ 0x44
 8003792:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003794:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003796:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003798:	e841 2300 	strex	r3, r2, [r1]
 800379c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800379e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d1e6      	bne.n	8003772 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	2220      	movs	r2, #32
 80037a8:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	2200      	movs	r2, #0
 80037ae:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80037b2:	2303      	movs	r3, #3
 80037b4:	e062      	b.n	800387c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f003 0304 	and.w	r3, r3, #4
 80037c0:	2b04      	cmp	r3, #4
 80037c2:	d149      	bne.n	8003858 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80037c4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80037c8:	9300      	str	r3, [sp, #0]
 80037ca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80037cc:	2200      	movs	r2, #0
 80037ce:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80037d2:	6878      	ldr	r0, [r7, #4]
 80037d4:	f000 f856 	bl	8003884 <UART_WaitOnFlagUntilTimeout>
 80037d8:	4603      	mov	r3, r0
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d03c      	beq.n	8003858 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037e6:	e853 3f00 	ldrex	r3, [r3]
 80037ea:	623b      	str	r3, [r7, #32]
   return(result);
 80037ec:	6a3b      	ldr	r3, [r7, #32]
 80037ee:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80037f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	461a      	mov	r2, r3
 80037fa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80037fc:	633b      	str	r3, [r7, #48]	@ 0x30
 80037fe:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003800:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003802:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003804:	e841 2300 	strex	r3, r2, [r1]
 8003808:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800380a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800380c:	2b00      	cmp	r3, #0
 800380e:	d1e6      	bne.n	80037de <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	3308      	adds	r3, #8
 8003816:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003818:	693b      	ldr	r3, [r7, #16]
 800381a:	e853 3f00 	ldrex	r3, [r3]
 800381e:	60fb      	str	r3, [r7, #12]
   return(result);
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	f023 0301 	bic.w	r3, r3, #1
 8003826:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	3308      	adds	r3, #8
 800382e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003830:	61fa      	str	r2, [r7, #28]
 8003832:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003834:	69b9      	ldr	r1, [r7, #24]
 8003836:	69fa      	ldr	r2, [r7, #28]
 8003838:	e841 2300 	strex	r3, r2, [r1]
 800383c:	617b      	str	r3, [r7, #20]
   return(result);
 800383e:	697b      	ldr	r3, [r7, #20]
 8003840:	2b00      	cmp	r3, #0
 8003842:	d1e5      	bne.n	8003810 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	2220      	movs	r2, #32
 8003848:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	2200      	movs	r2, #0
 8003850:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003854:	2303      	movs	r3, #3
 8003856:	e011      	b.n	800387c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	2220      	movs	r2, #32
 800385c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	2220      	movs	r2, #32
 8003862:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	2200      	movs	r2, #0
 800386a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	2200      	movs	r2, #0
 8003870:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	2200      	movs	r2, #0
 8003876:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800387a:	2300      	movs	r3, #0
}
 800387c:	4618      	mov	r0, r3
 800387e:	3758      	adds	r7, #88	@ 0x58
 8003880:	46bd      	mov	sp, r7
 8003882:	bd80      	pop	{r7, pc}

08003884 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003884:	b580      	push	{r7, lr}
 8003886:	b084      	sub	sp, #16
 8003888:	af00      	add	r7, sp, #0
 800388a:	60f8      	str	r0, [r7, #12]
 800388c:	60b9      	str	r1, [r7, #8]
 800388e:	603b      	str	r3, [r7, #0]
 8003890:	4613      	mov	r3, r2
 8003892:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003894:	e04f      	b.n	8003936 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003896:	69bb      	ldr	r3, [r7, #24]
 8003898:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800389c:	d04b      	beq.n	8003936 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800389e:	f7fd fa23 	bl	8000ce8 <HAL_GetTick>
 80038a2:	4602      	mov	r2, r0
 80038a4:	683b      	ldr	r3, [r7, #0]
 80038a6:	1ad3      	subs	r3, r2, r3
 80038a8:	69ba      	ldr	r2, [r7, #24]
 80038aa:	429a      	cmp	r2, r3
 80038ac:	d302      	bcc.n	80038b4 <UART_WaitOnFlagUntilTimeout+0x30>
 80038ae:	69bb      	ldr	r3, [r7, #24]
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d101      	bne.n	80038b8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80038b4:	2303      	movs	r3, #3
 80038b6:	e04e      	b.n	8003956 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f003 0304 	and.w	r3, r3, #4
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d037      	beq.n	8003936 <UART_WaitOnFlagUntilTimeout+0xb2>
 80038c6:	68bb      	ldr	r3, [r7, #8]
 80038c8:	2b80      	cmp	r3, #128	@ 0x80
 80038ca:	d034      	beq.n	8003936 <UART_WaitOnFlagUntilTimeout+0xb2>
 80038cc:	68bb      	ldr	r3, [r7, #8]
 80038ce:	2b40      	cmp	r3, #64	@ 0x40
 80038d0:	d031      	beq.n	8003936 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	69db      	ldr	r3, [r3, #28]
 80038d8:	f003 0308 	and.w	r3, r3, #8
 80038dc:	2b08      	cmp	r3, #8
 80038de:	d110      	bne.n	8003902 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	2208      	movs	r2, #8
 80038e6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80038e8:	68f8      	ldr	r0, [r7, #12]
 80038ea:	f000 f838 	bl	800395e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	2208      	movs	r2, #8
 80038f2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	2200      	movs	r2, #0
 80038fa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80038fe:	2301      	movs	r3, #1
 8003900:	e029      	b.n	8003956 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	69db      	ldr	r3, [r3, #28]
 8003908:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800390c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003910:	d111      	bne.n	8003936 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800391a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800391c:	68f8      	ldr	r0, [r7, #12]
 800391e:	f000 f81e 	bl	800395e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	2220      	movs	r2, #32
 8003926:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	2200      	movs	r2, #0
 800392e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8003932:	2303      	movs	r3, #3
 8003934:	e00f      	b.n	8003956 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	69da      	ldr	r2, [r3, #28]
 800393c:	68bb      	ldr	r3, [r7, #8]
 800393e:	4013      	ands	r3, r2
 8003940:	68ba      	ldr	r2, [r7, #8]
 8003942:	429a      	cmp	r2, r3
 8003944:	bf0c      	ite	eq
 8003946:	2301      	moveq	r3, #1
 8003948:	2300      	movne	r3, #0
 800394a:	b2db      	uxtb	r3, r3
 800394c:	461a      	mov	r2, r3
 800394e:	79fb      	ldrb	r3, [r7, #7]
 8003950:	429a      	cmp	r2, r3
 8003952:	d0a0      	beq.n	8003896 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003954:	2300      	movs	r3, #0
}
 8003956:	4618      	mov	r0, r3
 8003958:	3710      	adds	r7, #16
 800395a:	46bd      	mov	sp, r7
 800395c:	bd80      	pop	{r7, pc}

0800395e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800395e:	b480      	push	{r7}
 8003960:	b095      	sub	sp, #84	@ 0x54
 8003962:	af00      	add	r7, sp, #0
 8003964:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800396c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800396e:	e853 3f00 	ldrex	r3, [r3]
 8003972:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003974:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003976:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800397a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	461a      	mov	r2, r3
 8003982:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003984:	643b      	str	r3, [r7, #64]	@ 0x40
 8003986:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003988:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800398a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800398c:	e841 2300 	strex	r3, r2, [r1]
 8003990:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003992:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003994:	2b00      	cmp	r3, #0
 8003996:	d1e6      	bne.n	8003966 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	3308      	adds	r3, #8
 800399e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039a0:	6a3b      	ldr	r3, [r7, #32]
 80039a2:	e853 3f00 	ldrex	r3, [r3]
 80039a6:	61fb      	str	r3, [r7, #28]
   return(result);
 80039a8:	69fb      	ldr	r3, [r7, #28]
 80039aa:	f023 0301 	bic.w	r3, r3, #1
 80039ae:	64bb      	str	r3, [r7, #72]	@ 0x48
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	3308      	adds	r3, #8
 80039b6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80039b8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80039ba:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039bc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80039be:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80039c0:	e841 2300 	strex	r3, r2, [r1]
 80039c4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80039c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d1e5      	bne.n	8003998 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80039d0:	2b01      	cmp	r3, #1
 80039d2:	d118      	bne.n	8003a06 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	e853 3f00 	ldrex	r3, [r3]
 80039e0:	60bb      	str	r3, [r7, #8]
   return(result);
 80039e2:	68bb      	ldr	r3, [r7, #8]
 80039e4:	f023 0310 	bic.w	r3, r3, #16
 80039e8:	647b      	str	r3, [r7, #68]	@ 0x44
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	461a      	mov	r2, r3
 80039f0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80039f2:	61bb      	str	r3, [r7, #24]
 80039f4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039f6:	6979      	ldr	r1, [r7, #20]
 80039f8:	69ba      	ldr	r2, [r7, #24]
 80039fa:	e841 2300 	strex	r3, r2, [r1]
 80039fe:	613b      	str	r3, [r7, #16]
   return(result);
 8003a00:	693b      	ldr	r3, [r7, #16]
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d1e6      	bne.n	80039d4 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	2220      	movs	r2, #32
 8003a0a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	2200      	movs	r2, #0
 8003a12:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	2200      	movs	r2, #0
 8003a18:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8003a1a:	bf00      	nop
 8003a1c:	3754      	adds	r7, #84	@ 0x54
 8003a1e:	46bd      	mov	sp, r7
 8003a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a24:	4770      	bx	lr
	...

08003a28 <__NVIC_SetPriority>:
{
 8003a28:	b480      	push	{r7}
 8003a2a:	b083      	sub	sp, #12
 8003a2c:	af00      	add	r7, sp, #0
 8003a2e:	4603      	mov	r3, r0
 8003a30:	6039      	str	r1, [r7, #0]
 8003a32:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a34:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	db0a      	blt.n	8003a52 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a3c:	683b      	ldr	r3, [r7, #0]
 8003a3e:	b2da      	uxtb	r2, r3
 8003a40:	490c      	ldr	r1, [pc, #48]	@ (8003a74 <__NVIC_SetPriority+0x4c>)
 8003a42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a46:	0112      	lsls	r2, r2, #4
 8003a48:	b2d2      	uxtb	r2, r2
 8003a4a:	440b      	add	r3, r1
 8003a4c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8003a50:	e00a      	b.n	8003a68 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a52:	683b      	ldr	r3, [r7, #0]
 8003a54:	b2da      	uxtb	r2, r3
 8003a56:	4908      	ldr	r1, [pc, #32]	@ (8003a78 <__NVIC_SetPriority+0x50>)
 8003a58:	79fb      	ldrb	r3, [r7, #7]
 8003a5a:	f003 030f 	and.w	r3, r3, #15
 8003a5e:	3b04      	subs	r3, #4
 8003a60:	0112      	lsls	r2, r2, #4
 8003a62:	b2d2      	uxtb	r2, r2
 8003a64:	440b      	add	r3, r1
 8003a66:	761a      	strb	r2, [r3, #24]
}
 8003a68:	bf00      	nop
 8003a6a:	370c      	adds	r7, #12
 8003a6c:	46bd      	mov	sp, r7
 8003a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a72:	4770      	bx	lr
 8003a74:	e000e100 	.word	0xe000e100
 8003a78:	e000ed00 	.word	0xe000ed00

08003a7c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8003a80:	4b05      	ldr	r3, [pc, #20]	@ (8003a98 <SysTick_Handler+0x1c>)
 8003a82:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8003a84:	f002 f83e 	bl	8005b04 <xTaskGetSchedulerState>
 8003a88:	4603      	mov	r3, r0
 8003a8a:	2b01      	cmp	r3, #1
 8003a8c:	d001      	beq.n	8003a92 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8003a8e:	f002 fe33 	bl	80066f8 <xPortSysTickHandler>
  }
}
 8003a92:	bf00      	nop
 8003a94:	bd80      	pop	{r7, pc}
 8003a96:	bf00      	nop
 8003a98:	e000e010 	.word	0xe000e010

08003a9c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8003a9c:	b580      	push	{r7, lr}
 8003a9e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8003aa0:	2100      	movs	r1, #0
 8003aa2:	f06f 0004 	mvn.w	r0, #4
 8003aa6:	f7ff ffbf 	bl	8003a28 <__NVIC_SetPriority>
#endif
}
 8003aaa:	bf00      	nop
 8003aac:	bd80      	pop	{r7, pc}
	...

08003ab0 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8003ab0:	b480      	push	{r7}
 8003ab2:	b083      	sub	sp, #12
 8003ab4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003ab6:	f3ef 8305 	mrs	r3, IPSR
 8003aba:	603b      	str	r3, [r7, #0]
  return(result);
 8003abc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d003      	beq.n	8003aca <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8003ac2:	f06f 0305 	mvn.w	r3, #5
 8003ac6:	607b      	str	r3, [r7, #4]
 8003ac8:	e00c      	b.n	8003ae4 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8003aca:	4b0a      	ldr	r3, [pc, #40]	@ (8003af4 <osKernelInitialize+0x44>)
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d105      	bne.n	8003ade <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8003ad2:	4b08      	ldr	r3, [pc, #32]	@ (8003af4 <osKernelInitialize+0x44>)
 8003ad4:	2201      	movs	r2, #1
 8003ad6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8003ad8:	2300      	movs	r3, #0
 8003ada:	607b      	str	r3, [r7, #4]
 8003adc:	e002      	b.n	8003ae4 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8003ade:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003ae2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8003ae4:	687b      	ldr	r3, [r7, #4]
}
 8003ae6:	4618      	mov	r0, r3
 8003ae8:	370c      	adds	r7, #12
 8003aea:	46bd      	mov	sp, r7
 8003aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af0:	4770      	bx	lr
 8003af2:	bf00      	nop
 8003af4:	20000174 	.word	0x20000174

08003af8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8003af8:	b580      	push	{r7, lr}
 8003afa:	b082      	sub	sp, #8
 8003afc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003afe:	f3ef 8305 	mrs	r3, IPSR
 8003b02:	603b      	str	r3, [r7, #0]
  return(result);
 8003b04:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d003      	beq.n	8003b12 <osKernelStart+0x1a>
    stat = osErrorISR;
 8003b0a:	f06f 0305 	mvn.w	r3, #5
 8003b0e:	607b      	str	r3, [r7, #4]
 8003b10:	e010      	b.n	8003b34 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8003b12:	4b0b      	ldr	r3, [pc, #44]	@ (8003b40 <osKernelStart+0x48>)
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	2b01      	cmp	r3, #1
 8003b18:	d109      	bne.n	8003b2e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8003b1a:	f7ff ffbf 	bl	8003a9c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8003b1e:	4b08      	ldr	r3, [pc, #32]	@ (8003b40 <osKernelStart+0x48>)
 8003b20:	2202      	movs	r2, #2
 8003b22:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8003b24:	f001 fb8a 	bl	800523c <vTaskStartScheduler>
      stat = osOK;
 8003b28:	2300      	movs	r3, #0
 8003b2a:	607b      	str	r3, [r7, #4]
 8003b2c:	e002      	b.n	8003b34 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8003b2e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003b32:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8003b34:	687b      	ldr	r3, [r7, #4]
}
 8003b36:	4618      	mov	r0, r3
 8003b38:	3708      	adds	r7, #8
 8003b3a:	46bd      	mov	sp, r7
 8003b3c:	bd80      	pop	{r7, pc}
 8003b3e:	bf00      	nop
 8003b40:	20000174 	.word	0x20000174

08003b44 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8003b44:	b580      	push	{r7, lr}
 8003b46:	b08e      	sub	sp, #56	@ 0x38
 8003b48:	af04      	add	r7, sp, #16
 8003b4a:	60f8      	str	r0, [r7, #12]
 8003b4c:	60b9      	str	r1, [r7, #8]
 8003b4e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8003b50:	2300      	movs	r3, #0
 8003b52:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003b54:	f3ef 8305 	mrs	r3, IPSR
 8003b58:	617b      	str	r3, [r7, #20]
  return(result);
 8003b5a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d17e      	bne.n	8003c5e <osThreadNew+0x11a>
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d07b      	beq.n	8003c5e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8003b66:	2380      	movs	r3, #128	@ 0x80
 8003b68:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8003b6a:	2318      	movs	r3, #24
 8003b6c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8003b6e:	2300      	movs	r3, #0
 8003b70:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8003b72:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003b76:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d045      	beq.n	8003c0a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d002      	beq.n	8003b8c <osThreadNew+0x48>
        name = attr->name;
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	699b      	ldr	r3, [r3, #24]
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d002      	beq.n	8003b9a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	699b      	ldr	r3, [r3, #24]
 8003b98:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8003b9a:	69fb      	ldr	r3, [r7, #28]
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d008      	beq.n	8003bb2 <osThreadNew+0x6e>
 8003ba0:	69fb      	ldr	r3, [r7, #28]
 8003ba2:	2b38      	cmp	r3, #56	@ 0x38
 8003ba4:	d805      	bhi.n	8003bb2 <osThreadNew+0x6e>
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	685b      	ldr	r3, [r3, #4]
 8003baa:	f003 0301 	and.w	r3, r3, #1
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d001      	beq.n	8003bb6 <osThreadNew+0x72>
        return (NULL);
 8003bb2:	2300      	movs	r3, #0
 8003bb4:	e054      	b.n	8003c60 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	695b      	ldr	r3, [r3, #20]
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d003      	beq.n	8003bc6 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	695b      	ldr	r3, [r3, #20]
 8003bc2:	089b      	lsrs	r3, r3, #2
 8003bc4:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	689b      	ldr	r3, [r3, #8]
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d00e      	beq.n	8003bec <osThreadNew+0xa8>
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	68db      	ldr	r3, [r3, #12]
 8003bd2:	2ba7      	cmp	r3, #167	@ 0xa7
 8003bd4:	d90a      	bls.n	8003bec <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d006      	beq.n	8003bec <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	695b      	ldr	r3, [r3, #20]
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d002      	beq.n	8003bec <osThreadNew+0xa8>
        mem = 1;
 8003be6:	2301      	movs	r3, #1
 8003be8:	61bb      	str	r3, [r7, #24]
 8003bea:	e010      	b.n	8003c0e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	689b      	ldr	r3, [r3, #8]
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d10c      	bne.n	8003c0e <osThreadNew+0xca>
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	68db      	ldr	r3, [r3, #12]
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d108      	bne.n	8003c0e <osThreadNew+0xca>
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	691b      	ldr	r3, [r3, #16]
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d104      	bne.n	8003c0e <osThreadNew+0xca>
          mem = 0;
 8003c04:	2300      	movs	r3, #0
 8003c06:	61bb      	str	r3, [r7, #24]
 8003c08:	e001      	b.n	8003c0e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8003c0a:	2300      	movs	r3, #0
 8003c0c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8003c0e:	69bb      	ldr	r3, [r7, #24]
 8003c10:	2b01      	cmp	r3, #1
 8003c12:	d110      	bne.n	8003c36 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8003c18:	687a      	ldr	r2, [r7, #4]
 8003c1a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003c1c:	9202      	str	r2, [sp, #8]
 8003c1e:	9301      	str	r3, [sp, #4]
 8003c20:	69fb      	ldr	r3, [r7, #28]
 8003c22:	9300      	str	r3, [sp, #0]
 8003c24:	68bb      	ldr	r3, [r7, #8]
 8003c26:	6a3a      	ldr	r2, [r7, #32]
 8003c28:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003c2a:	68f8      	ldr	r0, [r7, #12]
 8003c2c:	f001 f836 	bl	8004c9c <xTaskCreateStatic>
 8003c30:	4603      	mov	r3, r0
 8003c32:	613b      	str	r3, [r7, #16]
 8003c34:	e013      	b.n	8003c5e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8003c36:	69bb      	ldr	r3, [r7, #24]
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d110      	bne.n	8003c5e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8003c3c:	6a3b      	ldr	r3, [r7, #32]
 8003c3e:	b29a      	uxth	r2, r3
 8003c40:	f107 0310 	add.w	r3, r7, #16
 8003c44:	9301      	str	r3, [sp, #4]
 8003c46:	69fb      	ldr	r3, [r7, #28]
 8003c48:	9300      	str	r3, [sp, #0]
 8003c4a:	68bb      	ldr	r3, [r7, #8]
 8003c4c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003c4e:	68f8      	ldr	r0, [r7, #12]
 8003c50:	f001 f884 	bl	8004d5c <xTaskCreate>
 8003c54:	4603      	mov	r3, r0
 8003c56:	2b01      	cmp	r3, #1
 8003c58:	d001      	beq.n	8003c5e <osThreadNew+0x11a>
            hTask = NULL;
 8003c5a:	2300      	movs	r3, #0
 8003c5c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8003c5e:	693b      	ldr	r3, [r7, #16]
}
 8003c60:	4618      	mov	r0, r3
 8003c62:	3728      	adds	r7, #40	@ 0x28
 8003c64:	46bd      	mov	sp, r7
 8003c66:	bd80      	pop	{r7, pc}

08003c68 <osThreadTerminate>:
  vTaskDelete (NULL);
#endif
  for (;;);
}

osStatus_t osThreadTerminate (osThreadId_t thread_id) {
 8003c68:	b580      	push	{r7, lr}
 8003c6a:	b086      	sub	sp, #24
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003c74:	f3ef 8305 	mrs	r3, IPSR
 8003c78:	60bb      	str	r3, [r7, #8]
  return(result);
 8003c7a:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;
#ifndef USE_FreeRTOS_HEAP_1
  eTaskState tstate;

  if (IS_IRQ()) {
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d003      	beq.n	8003c88 <osThreadTerminate+0x20>
    stat = osErrorISR;
 8003c80:	f06f 0305 	mvn.w	r3, #5
 8003c84:	617b      	str	r3, [r7, #20]
 8003c86:	e017      	b.n	8003cb8 <osThreadTerminate+0x50>
  }
  else if (hTask == NULL) {
 8003c88:	693b      	ldr	r3, [r7, #16]
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d103      	bne.n	8003c96 <osThreadTerminate+0x2e>
    stat = osErrorParameter;
 8003c8e:	f06f 0303 	mvn.w	r3, #3
 8003c92:	617b      	str	r3, [r7, #20]
 8003c94:	e010      	b.n	8003cb8 <osThreadTerminate+0x50>
  }
  else {
    tstate = eTaskGetState (hTask);
 8003c96:	6938      	ldr	r0, [r7, #16]
 8003c98:	f001 fa68 	bl	800516c <eTaskGetState>
 8003c9c:	4603      	mov	r3, r0
 8003c9e:	73fb      	strb	r3, [r7, #15]

    if (tstate != eDeleted) {
 8003ca0:	7bfb      	ldrb	r3, [r7, #15]
 8003ca2:	2b04      	cmp	r3, #4
 8003ca4:	d005      	beq.n	8003cb2 <osThreadTerminate+0x4a>
      stat = osOK;
 8003ca6:	2300      	movs	r3, #0
 8003ca8:	617b      	str	r3, [r7, #20]
      vTaskDelete (hTask);
 8003caa:	6938      	ldr	r0, [r7, #16]
 8003cac:	f001 f9b4 	bl	8005018 <vTaskDelete>
 8003cb0:	e002      	b.n	8003cb8 <osThreadTerminate+0x50>
    } else {
      stat = osErrorResource;
 8003cb2:	f06f 0302 	mvn.w	r3, #2
 8003cb6:	617b      	str	r3, [r7, #20]
  }
#else
  stat = osError;
#endif

  return (stat);
 8003cb8:	697b      	ldr	r3, [r7, #20]
}
 8003cba:	4618      	mov	r0, r3
 8003cbc:	3718      	adds	r7, #24
 8003cbe:	46bd      	mov	sp, r7
 8003cc0:	bd80      	pop	{r7, pc}

08003cc2 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8003cc2:	b580      	push	{r7, lr}
 8003cc4:	b084      	sub	sp, #16
 8003cc6:	af00      	add	r7, sp, #0
 8003cc8:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003cca:	f3ef 8305 	mrs	r3, IPSR
 8003cce:	60bb      	str	r3, [r7, #8]
  return(result);
 8003cd0:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d003      	beq.n	8003cde <osDelay+0x1c>
    stat = osErrorISR;
 8003cd6:	f06f 0305 	mvn.w	r3, #5
 8003cda:	60fb      	str	r3, [r7, #12]
 8003cdc:	e007      	b.n	8003cee <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8003cde:	2300      	movs	r3, #0
 8003ce0:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d002      	beq.n	8003cee <osDelay+0x2c>
      vTaskDelay(ticks);
 8003ce8:	6878      	ldr	r0, [r7, #4]
 8003cea:	f001 fa09 	bl	8005100 <vTaskDelay>
    }
  }

  return (stat);
 8003cee:	68fb      	ldr	r3, [r7, #12]
}
 8003cf0:	4618      	mov	r0, r3
 8003cf2:	3710      	adds	r7, #16
 8003cf4:	46bd      	mov	sp, r7
 8003cf6:	bd80      	pop	{r7, pc}

08003cf8 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8003cf8:	b580      	push	{r7, lr}
 8003cfa:	b08a      	sub	sp, #40	@ 0x28
 8003cfc:	af02      	add	r7, sp, #8
 8003cfe:	60f8      	str	r0, [r7, #12]
 8003d00:	60b9      	str	r1, [r7, #8]
 8003d02:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8003d04:	2300      	movs	r3, #0
 8003d06:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003d08:	f3ef 8305 	mrs	r3, IPSR
 8003d0c:	613b      	str	r3, [r7, #16]
  return(result);
 8003d0e:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d15f      	bne.n	8003dd4 <osMessageQueueNew+0xdc>
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d05c      	beq.n	8003dd4 <osMessageQueueNew+0xdc>
 8003d1a:	68bb      	ldr	r3, [r7, #8]
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d059      	beq.n	8003dd4 <osMessageQueueNew+0xdc>
    mem = -1;
 8003d20:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003d24:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d029      	beq.n	8003d80 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	689b      	ldr	r3, [r3, #8]
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d012      	beq.n	8003d5a <osMessageQueueNew+0x62>
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	68db      	ldr	r3, [r3, #12]
 8003d38:	2b4f      	cmp	r3, #79	@ 0x4f
 8003d3a:	d90e      	bls.n	8003d5a <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d00a      	beq.n	8003d5a <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	695a      	ldr	r2, [r3, #20]
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	68b9      	ldr	r1, [r7, #8]
 8003d4c:	fb01 f303 	mul.w	r3, r1, r3
 8003d50:	429a      	cmp	r2, r3
 8003d52:	d302      	bcc.n	8003d5a <osMessageQueueNew+0x62>
        mem = 1;
 8003d54:	2301      	movs	r3, #1
 8003d56:	61bb      	str	r3, [r7, #24]
 8003d58:	e014      	b.n	8003d84 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	689b      	ldr	r3, [r3, #8]
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d110      	bne.n	8003d84 <osMessageQueueNew+0x8c>
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	68db      	ldr	r3, [r3, #12]
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d10c      	bne.n	8003d84 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d108      	bne.n	8003d84 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	695b      	ldr	r3, [r3, #20]
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d104      	bne.n	8003d84 <osMessageQueueNew+0x8c>
          mem = 0;
 8003d7a:	2300      	movs	r3, #0
 8003d7c:	61bb      	str	r3, [r7, #24]
 8003d7e:	e001      	b.n	8003d84 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8003d80:	2300      	movs	r3, #0
 8003d82:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8003d84:	69bb      	ldr	r3, [r7, #24]
 8003d86:	2b01      	cmp	r3, #1
 8003d88:	d10b      	bne.n	8003da2 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	691a      	ldr	r2, [r3, #16]
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	689b      	ldr	r3, [r3, #8]
 8003d92:	2100      	movs	r1, #0
 8003d94:	9100      	str	r1, [sp, #0]
 8003d96:	68b9      	ldr	r1, [r7, #8]
 8003d98:	68f8      	ldr	r0, [r7, #12]
 8003d9a:	f000 fa31 	bl	8004200 <xQueueGenericCreateStatic>
 8003d9e:	61f8      	str	r0, [r7, #28]
 8003da0:	e008      	b.n	8003db4 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8003da2:	69bb      	ldr	r3, [r7, #24]
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d105      	bne.n	8003db4 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8003da8:	2200      	movs	r2, #0
 8003daa:	68b9      	ldr	r1, [r7, #8]
 8003dac:	68f8      	ldr	r0, [r7, #12]
 8003dae:	f000 faa4 	bl	80042fa <xQueueGenericCreate>
 8003db2:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8003db4:	69fb      	ldr	r3, [r7, #28]
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d00c      	beq.n	8003dd4 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d003      	beq.n	8003dc8 <osMessageQueueNew+0xd0>
        name = attr->name;
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	617b      	str	r3, [r7, #20]
 8003dc6:	e001      	b.n	8003dcc <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8003dc8:	2300      	movs	r3, #0
 8003dca:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8003dcc:	6979      	ldr	r1, [r7, #20]
 8003dce:	69f8      	ldr	r0, [r7, #28]
 8003dd0:	f000 ff06 	bl	8004be0 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8003dd4:	69fb      	ldr	r3, [r7, #28]
}
 8003dd6:	4618      	mov	r0, r3
 8003dd8:	3720      	adds	r7, #32
 8003dda:	46bd      	mov	sp, r7
 8003ddc:	bd80      	pop	{r7, pc}
	...

08003de0 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8003de0:	b580      	push	{r7, lr}
 8003de2:	b088      	sub	sp, #32
 8003de4:	af00      	add	r7, sp, #0
 8003de6:	60f8      	str	r0, [r7, #12]
 8003de8:	60b9      	str	r1, [r7, #8]
 8003dea:	603b      	str	r3, [r7, #0]
 8003dec:	4613      	mov	r3, r2
 8003dee:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8003df4:	2300      	movs	r3, #0
 8003df6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003df8:	f3ef 8305 	mrs	r3, IPSR
 8003dfc:	617b      	str	r3, [r7, #20]
  return(result);
 8003dfe:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d028      	beq.n	8003e56 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8003e04:	69bb      	ldr	r3, [r7, #24]
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d005      	beq.n	8003e16 <osMessageQueuePut+0x36>
 8003e0a:	68bb      	ldr	r3, [r7, #8]
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d002      	beq.n	8003e16 <osMessageQueuePut+0x36>
 8003e10:	683b      	ldr	r3, [r7, #0]
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d003      	beq.n	8003e1e <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8003e16:	f06f 0303 	mvn.w	r3, #3
 8003e1a:	61fb      	str	r3, [r7, #28]
 8003e1c:	e038      	b.n	8003e90 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 8003e1e:	2300      	movs	r3, #0
 8003e20:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8003e22:	f107 0210 	add.w	r2, r7, #16
 8003e26:	2300      	movs	r3, #0
 8003e28:	68b9      	ldr	r1, [r7, #8]
 8003e2a:	69b8      	ldr	r0, [r7, #24]
 8003e2c:	f000 fbc6 	bl	80045bc <xQueueGenericSendFromISR>
 8003e30:	4603      	mov	r3, r0
 8003e32:	2b01      	cmp	r3, #1
 8003e34:	d003      	beq.n	8003e3e <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8003e36:	f06f 0302 	mvn.w	r3, #2
 8003e3a:	61fb      	str	r3, [r7, #28]
 8003e3c:	e028      	b.n	8003e90 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 8003e3e:	693b      	ldr	r3, [r7, #16]
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d025      	beq.n	8003e90 <osMessageQueuePut+0xb0>
 8003e44:	4b15      	ldr	r3, [pc, #84]	@ (8003e9c <osMessageQueuePut+0xbc>)
 8003e46:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003e4a:	601a      	str	r2, [r3, #0]
 8003e4c:	f3bf 8f4f 	dsb	sy
 8003e50:	f3bf 8f6f 	isb	sy
 8003e54:	e01c      	b.n	8003e90 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8003e56:	69bb      	ldr	r3, [r7, #24]
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d002      	beq.n	8003e62 <osMessageQueuePut+0x82>
 8003e5c:	68bb      	ldr	r3, [r7, #8]
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d103      	bne.n	8003e6a <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 8003e62:	f06f 0303 	mvn.w	r3, #3
 8003e66:	61fb      	str	r3, [r7, #28]
 8003e68:	e012      	b.n	8003e90 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8003e6a:	2300      	movs	r3, #0
 8003e6c:	683a      	ldr	r2, [r7, #0]
 8003e6e:	68b9      	ldr	r1, [r7, #8]
 8003e70:	69b8      	ldr	r0, [r7, #24]
 8003e72:	f000 faa1 	bl	80043b8 <xQueueGenericSend>
 8003e76:	4603      	mov	r3, r0
 8003e78:	2b01      	cmp	r3, #1
 8003e7a:	d009      	beq.n	8003e90 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8003e7c:	683b      	ldr	r3, [r7, #0]
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d003      	beq.n	8003e8a <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 8003e82:	f06f 0301 	mvn.w	r3, #1
 8003e86:	61fb      	str	r3, [r7, #28]
 8003e88:	e002      	b.n	8003e90 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 8003e8a:	f06f 0302 	mvn.w	r3, #2
 8003e8e:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8003e90:	69fb      	ldr	r3, [r7, #28]
}
 8003e92:	4618      	mov	r0, r3
 8003e94:	3720      	adds	r7, #32
 8003e96:	46bd      	mov	sp, r7
 8003e98:	bd80      	pop	{r7, pc}
 8003e9a:	bf00      	nop
 8003e9c:	e000ed04 	.word	0xe000ed04

08003ea0 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8003ea0:	b580      	push	{r7, lr}
 8003ea2:	b088      	sub	sp, #32
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	60f8      	str	r0, [r7, #12]
 8003ea8:	60b9      	str	r1, [r7, #8]
 8003eaa:	607a      	str	r2, [r7, #4]
 8003eac:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8003eb2:	2300      	movs	r3, #0
 8003eb4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003eb6:	f3ef 8305 	mrs	r3, IPSR
 8003eba:	617b      	str	r3, [r7, #20]
  return(result);
 8003ebc:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d028      	beq.n	8003f14 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8003ec2:	69bb      	ldr	r3, [r7, #24]
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d005      	beq.n	8003ed4 <osMessageQueueGet+0x34>
 8003ec8:	68bb      	ldr	r3, [r7, #8]
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d002      	beq.n	8003ed4 <osMessageQueueGet+0x34>
 8003ece:	683b      	ldr	r3, [r7, #0]
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d003      	beq.n	8003edc <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 8003ed4:	f06f 0303 	mvn.w	r3, #3
 8003ed8:	61fb      	str	r3, [r7, #28]
 8003eda:	e037      	b.n	8003f4c <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8003edc:	2300      	movs	r3, #0
 8003ede:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8003ee0:	f107 0310 	add.w	r3, r7, #16
 8003ee4:	461a      	mov	r2, r3
 8003ee6:	68b9      	ldr	r1, [r7, #8]
 8003ee8:	69b8      	ldr	r0, [r7, #24]
 8003eea:	f000 fce7 	bl	80048bc <xQueueReceiveFromISR>
 8003eee:	4603      	mov	r3, r0
 8003ef0:	2b01      	cmp	r3, #1
 8003ef2:	d003      	beq.n	8003efc <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8003ef4:	f06f 0302 	mvn.w	r3, #2
 8003ef8:	61fb      	str	r3, [r7, #28]
 8003efa:	e027      	b.n	8003f4c <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8003efc:	693b      	ldr	r3, [r7, #16]
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d024      	beq.n	8003f4c <osMessageQueueGet+0xac>
 8003f02:	4b15      	ldr	r3, [pc, #84]	@ (8003f58 <osMessageQueueGet+0xb8>)
 8003f04:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003f08:	601a      	str	r2, [r3, #0]
 8003f0a:	f3bf 8f4f 	dsb	sy
 8003f0e:	f3bf 8f6f 	isb	sy
 8003f12:	e01b      	b.n	8003f4c <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8003f14:	69bb      	ldr	r3, [r7, #24]
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d002      	beq.n	8003f20 <osMessageQueueGet+0x80>
 8003f1a:	68bb      	ldr	r3, [r7, #8]
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d103      	bne.n	8003f28 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8003f20:	f06f 0303 	mvn.w	r3, #3
 8003f24:	61fb      	str	r3, [r7, #28]
 8003f26:	e011      	b.n	8003f4c <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8003f28:	683a      	ldr	r2, [r7, #0]
 8003f2a:	68b9      	ldr	r1, [r7, #8]
 8003f2c:	69b8      	ldr	r0, [r7, #24]
 8003f2e:	f000 fbe3 	bl	80046f8 <xQueueReceive>
 8003f32:	4603      	mov	r3, r0
 8003f34:	2b01      	cmp	r3, #1
 8003f36:	d009      	beq.n	8003f4c <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8003f38:	683b      	ldr	r3, [r7, #0]
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d003      	beq.n	8003f46 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 8003f3e:	f06f 0301 	mvn.w	r3, #1
 8003f42:	61fb      	str	r3, [r7, #28]
 8003f44:	e002      	b.n	8003f4c <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 8003f46:	f06f 0302 	mvn.w	r3, #2
 8003f4a:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8003f4c:	69fb      	ldr	r3, [r7, #28]
}
 8003f4e:	4618      	mov	r0, r3
 8003f50:	3720      	adds	r7, #32
 8003f52:	46bd      	mov	sp, r7
 8003f54:	bd80      	pop	{r7, pc}
 8003f56:	bf00      	nop
 8003f58:	e000ed04 	.word	0xe000ed04

08003f5c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8003f5c:	b480      	push	{r7}
 8003f5e:	b085      	sub	sp, #20
 8003f60:	af00      	add	r7, sp, #0
 8003f62:	60f8      	str	r0, [r7, #12]
 8003f64:	60b9      	str	r1, [r7, #8]
 8003f66:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	4a07      	ldr	r2, [pc, #28]	@ (8003f88 <vApplicationGetIdleTaskMemory+0x2c>)
 8003f6c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8003f6e:	68bb      	ldr	r3, [r7, #8]
 8003f70:	4a06      	ldr	r2, [pc, #24]	@ (8003f8c <vApplicationGetIdleTaskMemory+0x30>)
 8003f72:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	2280      	movs	r2, #128	@ 0x80
 8003f78:	601a      	str	r2, [r3, #0]
}
 8003f7a:	bf00      	nop
 8003f7c:	3714      	adds	r7, #20
 8003f7e:	46bd      	mov	sp, r7
 8003f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f84:	4770      	bx	lr
 8003f86:	bf00      	nop
 8003f88:	20000178 	.word	0x20000178
 8003f8c:	20000220 	.word	0x20000220

08003f90 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8003f90:	b480      	push	{r7}
 8003f92:	b085      	sub	sp, #20
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	60f8      	str	r0, [r7, #12]
 8003f98:	60b9      	str	r1, [r7, #8]
 8003f9a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	4a07      	ldr	r2, [pc, #28]	@ (8003fbc <vApplicationGetTimerTaskMemory+0x2c>)
 8003fa0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8003fa2:	68bb      	ldr	r3, [r7, #8]
 8003fa4:	4a06      	ldr	r2, [pc, #24]	@ (8003fc0 <vApplicationGetTimerTaskMemory+0x30>)
 8003fa6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003fae:	601a      	str	r2, [r3, #0]
}
 8003fb0:	bf00      	nop
 8003fb2:	3714      	adds	r7, #20
 8003fb4:	46bd      	mov	sp, r7
 8003fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fba:	4770      	bx	lr
 8003fbc:	20000420 	.word	0x20000420
 8003fc0:	200004c8 	.word	0x200004c8

08003fc4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003fc4:	b480      	push	{r7}
 8003fc6:	b083      	sub	sp, #12
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	f103 0208 	add.w	r2, r3, #8
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003fdc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	f103 0208 	add.w	r2, r3, #8
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	f103 0208 	add.w	r2, r3, #8
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003ff8:	bf00      	nop
 8003ffa:	370c      	adds	r7, #12
 8003ffc:	46bd      	mov	sp, r7
 8003ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004002:	4770      	bx	lr

08004004 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004004:	b480      	push	{r7}
 8004006:	b083      	sub	sp, #12
 8004008:	af00      	add	r7, sp, #0
 800400a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	2200      	movs	r2, #0
 8004010:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004012:	bf00      	nop
 8004014:	370c      	adds	r7, #12
 8004016:	46bd      	mov	sp, r7
 8004018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800401c:	4770      	bx	lr

0800401e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800401e:	b480      	push	{r7}
 8004020:	b085      	sub	sp, #20
 8004022:	af00      	add	r7, sp, #0
 8004024:	6078      	str	r0, [r7, #4]
 8004026:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	685b      	ldr	r3, [r3, #4]
 800402c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800402e:	683b      	ldr	r3, [r7, #0]
 8004030:	68fa      	ldr	r2, [r7, #12]
 8004032:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	689a      	ldr	r2, [r3, #8]
 8004038:	683b      	ldr	r3, [r7, #0]
 800403a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	689b      	ldr	r3, [r3, #8]
 8004040:	683a      	ldr	r2, [r7, #0]
 8004042:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	683a      	ldr	r2, [r7, #0]
 8004048:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800404a:	683b      	ldr	r3, [r7, #0]
 800404c:	687a      	ldr	r2, [r7, #4]
 800404e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	1c5a      	adds	r2, r3, #1
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	601a      	str	r2, [r3, #0]
}
 800405a:	bf00      	nop
 800405c:	3714      	adds	r7, #20
 800405e:	46bd      	mov	sp, r7
 8004060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004064:	4770      	bx	lr

08004066 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004066:	b480      	push	{r7}
 8004068:	b085      	sub	sp, #20
 800406a:	af00      	add	r7, sp, #0
 800406c:	6078      	str	r0, [r7, #4]
 800406e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004070:	683b      	ldr	r3, [r7, #0]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004076:	68bb      	ldr	r3, [r7, #8]
 8004078:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800407c:	d103      	bne.n	8004086 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	691b      	ldr	r3, [r3, #16]
 8004082:	60fb      	str	r3, [r7, #12]
 8004084:	e00c      	b.n	80040a0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	3308      	adds	r3, #8
 800408a:	60fb      	str	r3, [r7, #12]
 800408c:	e002      	b.n	8004094 <vListInsert+0x2e>
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	685b      	ldr	r3, [r3, #4]
 8004092:	60fb      	str	r3, [r7, #12]
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	685b      	ldr	r3, [r3, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	68ba      	ldr	r2, [r7, #8]
 800409c:	429a      	cmp	r2, r3
 800409e:	d2f6      	bcs.n	800408e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	685a      	ldr	r2, [r3, #4]
 80040a4:	683b      	ldr	r3, [r7, #0]
 80040a6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80040a8:	683b      	ldr	r3, [r7, #0]
 80040aa:	685b      	ldr	r3, [r3, #4]
 80040ac:	683a      	ldr	r2, [r7, #0]
 80040ae:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80040b0:	683b      	ldr	r3, [r7, #0]
 80040b2:	68fa      	ldr	r2, [r7, #12]
 80040b4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	683a      	ldr	r2, [r7, #0]
 80040ba:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80040bc:	683b      	ldr	r3, [r7, #0]
 80040be:	687a      	ldr	r2, [r7, #4]
 80040c0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	1c5a      	adds	r2, r3, #1
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	601a      	str	r2, [r3, #0]
}
 80040cc:	bf00      	nop
 80040ce:	3714      	adds	r7, #20
 80040d0:	46bd      	mov	sp, r7
 80040d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d6:	4770      	bx	lr

080040d8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80040d8:	b480      	push	{r7}
 80040da:	b085      	sub	sp, #20
 80040dc:	af00      	add	r7, sp, #0
 80040de:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	691b      	ldr	r3, [r3, #16]
 80040e4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	685b      	ldr	r3, [r3, #4]
 80040ea:	687a      	ldr	r2, [r7, #4]
 80040ec:	6892      	ldr	r2, [r2, #8]
 80040ee:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	689b      	ldr	r3, [r3, #8]
 80040f4:	687a      	ldr	r2, [r7, #4]
 80040f6:	6852      	ldr	r2, [r2, #4]
 80040f8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	685b      	ldr	r3, [r3, #4]
 80040fe:	687a      	ldr	r2, [r7, #4]
 8004100:	429a      	cmp	r2, r3
 8004102:	d103      	bne.n	800410c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	689a      	ldr	r2, [r3, #8]
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	2200      	movs	r2, #0
 8004110:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	1e5a      	subs	r2, r3, #1
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	681b      	ldr	r3, [r3, #0]
}
 8004120:	4618      	mov	r0, r3
 8004122:	3714      	adds	r7, #20
 8004124:	46bd      	mov	sp, r7
 8004126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800412a:	4770      	bx	lr

0800412c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800412c:	b580      	push	{r7, lr}
 800412e:	b084      	sub	sp, #16
 8004130:	af00      	add	r7, sp, #0
 8004132:	6078      	str	r0, [r7, #4]
 8004134:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	2b00      	cmp	r3, #0
 800413e:	d10b      	bne.n	8004158 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004140:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004144:	f383 8811 	msr	BASEPRI, r3
 8004148:	f3bf 8f6f 	isb	sy
 800414c:	f3bf 8f4f 	dsb	sy
 8004150:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004152:	bf00      	nop
 8004154:	bf00      	nop
 8004156:	e7fd      	b.n	8004154 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004158:	f002 fa3e 	bl	80065d8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	681a      	ldr	r2, [r3, #0]
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004164:	68f9      	ldr	r1, [r7, #12]
 8004166:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004168:	fb01 f303 	mul.w	r3, r1, r3
 800416c:	441a      	add	r2, r3
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	2200      	movs	r2, #0
 8004176:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	681a      	ldr	r2, [r3, #0]
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	681a      	ldr	r2, [r3, #0]
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004188:	3b01      	subs	r3, #1
 800418a:	68f9      	ldr	r1, [r7, #12]
 800418c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800418e:	fb01 f303 	mul.w	r3, r1, r3
 8004192:	441a      	add	r2, r3
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	22ff      	movs	r2, #255	@ 0xff
 800419c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	22ff      	movs	r2, #255	@ 0xff
 80041a4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80041a8:	683b      	ldr	r3, [r7, #0]
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d114      	bne.n	80041d8 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	691b      	ldr	r3, [r3, #16]
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d01a      	beq.n	80041ec <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	3310      	adds	r3, #16
 80041ba:	4618      	mov	r0, r3
 80041bc:	f001 fadc 	bl	8005778 <xTaskRemoveFromEventList>
 80041c0:	4603      	mov	r3, r0
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d012      	beq.n	80041ec <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80041c6:	4b0d      	ldr	r3, [pc, #52]	@ (80041fc <xQueueGenericReset+0xd0>)
 80041c8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80041cc:	601a      	str	r2, [r3, #0]
 80041ce:	f3bf 8f4f 	dsb	sy
 80041d2:	f3bf 8f6f 	isb	sy
 80041d6:	e009      	b.n	80041ec <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	3310      	adds	r3, #16
 80041dc:	4618      	mov	r0, r3
 80041de:	f7ff fef1 	bl	8003fc4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	3324      	adds	r3, #36	@ 0x24
 80041e6:	4618      	mov	r0, r3
 80041e8:	f7ff feec 	bl	8003fc4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80041ec:	f002 fa26 	bl	800663c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80041f0:	2301      	movs	r3, #1
}
 80041f2:	4618      	mov	r0, r3
 80041f4:	3710      	adds	r7, #16
 80041f6:	46bd      	mov	sp, r7
 80041f8:	bd80      	pop	{r7, pc}
 80041fa:	bf00      	nop
 80041fc:	e000ed04 	.word	0xe000ed04

08004200 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004200:	b580      	push	{r7, lr}
 8004202:	b08e      	sub	sp, #56	@ 0x38
 8004204:	af02      	add	r7, sp, #8
 8004206:	60f8      	str	r0, [r7, #12]
 8004208:	60b9      	str	r1, [r7, #8]
 800420a:	607a      	str	r2, [r7, #4]
 800420c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	2b00      	cmp	r3, #0
 8004212:	d10b      	bne.n	800422c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8004214:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004218:	f383 8811 	msr	BASEPRI, r3
 800421c:	f3bf 8f6f 	isb	sy
 8004220:	f3bf 8f4f 	dsb	sy
 8004224:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004226:	bf00      	nop
 8004228:	bf00      	nop
 800422a:	e7fd      	b.n	8004228 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800422c:	683b      	ldr	r3, [r7, #0]
 800422e:	2b00      	cmp	r3, #0
 8004230:	d10b      	bne.n	800424a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8004232:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004236:	f383 8811 	msr	BASEPRI, r3
 800423a:	f3bf 8f6f 	isb	sy
 800423e:	f3bf 8f4f 	dsb	sy
 8004242:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004244:	bf00      	nop
 8004246:	bf00      	nop
 8004248:	e7fd      	b.n	8004246 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	2b00      	cmp	r3, #0
 800424e:	d002      	beq.n	8004256 <xQueueGenericCreateStatic+0x56>
 8004250:	68bb      	ldr	r3, [r7, #8]
 8004252:	2b00      	cmp	r3, #0
 8004254:	d001      	beq.n	800425a <xQueueGenericCreateStatic+0x5a>
 8004256:	2301      	movs	r3, #1
 8004258:	e000      	b.n	800425c <xQueueGenericCreateStatic+0x5c>
 800425a:	2300      	movs	r3, #0
 800425c:	2b00      	cmp	r3, #0
 800425e:	d10b      	bne.n	8004278 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8004260:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004264:	f383 8811 	msr	BASEPRI, r3
 8004268:	f3bf 8f6f 	isb	sy
 800426c:	f3bf 8f4f 	dsb	sy
 8004270:	623b      	str	r3, [r7, #32]
}
 8004272:	bf00      	nop
 8004274:	bf00      	nop
 8004276:	e7fd      	b.n	8004274 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	2b00      	cmp	r3, #0
 800427c:	d102      	bne.n	8004284 <xQueueGenericCreateStatic+0x84>
 800427e:	68bb      	ldr	r3, [r7, #8]
 8004280:	2b00      	cmp	r3, #0
 8004282:	d101      	bne.n	8004288 <xQueueGenericCreateStatic+0x88>
 8004284:	2301      	movs	r3, #1
 8004286:	e000      	b.n	800428a <xQueueGenericCreateStatic+0x8a>
 8004288:	2300      	movs	r3, #0
 800428a:	2b00      	cmp	r3, #0
 800428c:	d10b      	bne.n	80042a6 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800428e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004292:	f383 8811 	msr	BASEPRI, r3
 8004296:	f3bf 8f6f 	isb	sy
 800429a:	f3bf 8f4f 	dsb	sy
 800429e:	61fb      	str	r3, [r7, #28]
}
 80042a0:	bf00      	nop
 80042a2:	bf00      	nop
 80042a4:	e7fd      	b.n	80042a2 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80042a6:	2350      	movs	r3, #80	@ 0x50
 80042a8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80042aa:	697b      	ldr	r3, [r7, #20]
 80042ac:	2b50      	cmp	r3, #80	@ 0x50
 80042ae:	d00b      	beq.n	80042c8 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80042b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80042b4:	f383 8811 	msr	BASEPRI, r3
 80042b8:	f3bf 8f6f 	isb	sy
 80042bc:	f3bf 8f4f 	dsb	sy
 80042c0:	61bb      	str	r3, [r7, #24]
}
 80042c2:	bf00      	nop
 80042c4:	bf00      	nop
 80042c6:	e7fd      	b.n	80042c4 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80042c8:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80042ca:	683b      	ldr	r3, [r7, #0]
 80042cc:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80042ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d00d      	beq.n	80042f0 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80042d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042d6:	2201      	movs	r2, #1
 80042d8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80042dc:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80042e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042e2:	9300      	str	r3, [sp, #0]
 80042e4:	4613      	mov	r3, r2
 80042e6:	687a      	ldr	r2, [r7, #4]
 80042e8:	68b9      	ldr	r1, [r7, #8]
 80042ea:	68f8      	ldr	r0, [r7, #12]
 80042ec:	f000 f840 	bl	8004370 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80042f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80042f2:	4618      	mov	r0, r3
 80042f4:	3730      	adds	r7, #48	@ 0x30
 80042f6:	46bd      	mov	sp, r7
 80042f8:	bd80      	pop	{r7, pc}

080042fa <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80042fa:	b580      	push	{r7, lr}
 80042fc:	b08a      	sub	sp, #40	@ 0x28
 80042fe:	af02      	add	r7, sp, #8
 8004300:	60f8      	str	r0, [r7, #12]
 8004302:	60b9      	str	r1, [r7, #8]
 8004304:	4613      	mov	r3, r2
 8004306:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	2b00      	cmp	r3, #0
 800430c:	d10b      	bne.n	8004326 <xQueueGenericCreate+0x2c>
	__asm volatile
 800430e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004312:	f383 8811 	msr	BASEPRI, r3
 8004316:	f3bf 8f6f 	isb	sy
 800431a:	f3bf 8f4f 	dsb	sy
 800431e:	613b      	str	r3, [r7, #16]
}
 8004320:	bf00      	nop
 8004322:	bf00      	nop
 8004324:	e7fd      	b.n	8004322 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	68ba      	ldr	r2, [r7, #8]
 800432a:	fb02 f303 	mul.w	r3, r2, r3
 800432e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8004330:	69fb      	ldr	r3, [r7, #28]
 8004332:	3350      	adds	r3, #80	@ 0x50
 8004334:	4618      	mov	r0, r3
 8004336:	f002 fa71 	bl	800681c <pvPortMalloc>
 800433a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800433c:	69bb      	ldr	r3, [r7, #24]
 800433e:	2b00      	cmp	r3, #0
 8004340:	d011      	beq.n	8004366 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8004342:	69bb      	ldr	r3, [r7, #24]
 8004344:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004346:	697b      	ldr	r3, [r7, #20]
 8004348:	3350      	adds	r3, #80	@ 0x50
 800434a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800434c:	69bb      	ldr	r3, [r7, #24]
 800434e:	2200      	movs	r2, #0
 8004350:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004354:	79fa      	ldrb	r2, [r7, #7]
 8004356:	69bb      	ldr	r3, [r7, #24]
 8004358:	9300      	str	r3, [sp, #0]
 800435a:	4613      	mov	r3, r2
 800435c:	697a      	ldr	r2, [r7, #20]
 800435e:	68b9      	ldr	r1, [r7, #8]
 8004360:	68f8      	ldr	r0, [r7, #12]
 8004362:	f000 f805 	bl	8004370 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004366:	69bb      	ldr	r3, [r7, #24]
	}
 8004368:	4618      	mov	r0, r3
 800436a:	3720      	adds	r7, #32
 800436c:	46bd      	mov	sp, r7
 800436e:	bd80      	pop	{r7, pc}

08004370 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004370:	b580      	push	{r7, lr}
 8004372:	b084      	sub	sp, #16
 8004374:	af00      	add	r7, sp, #0
 8004376:	60f8      	str	r0, [r7, #12]
 8004378:	60b9      	str	r1, [r7, #8]
 800437a:	607a      	str	r2, [r7, #4]
 800437c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800437e:	68bb      	ldr	r3, [r7, #8]
 8004380:	2b00      	cmp	r3, #0
 8004382:	d103      	bne.n	800438c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004384:	69bb      	ldr	r3, [r7, #24]
 8004386:	69ba      	ldr	r2, [r7, #24]
 8004388:	601a      	str	r2, [r3, #0]
 800438a:	e002      	b.n	8004392 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800438c:	69bb      	ldr	r3, [r7, #24]
 800438e:	687a      	ldr	r2, [r7, #4]
 8004390:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004392:	69bb      	ldr	r3, [r7, #24]
 8004394:	68fa      	ldr	r2, [r7, #12]
 8004396:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004398:	69bb      	ldr	r3, [r7, #24]
 800439a:	68ba      	ldr	r2, [r7, #8]
 800439c:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800439e:	2101      	movs	r1, #1
 80043a0:	69b8      	ldr	r0, [r7, #24]
 80043a2:	f7ff fec3 	bl	800412c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80043a6:	69bb      	ldr	r3, [r7, #24]
 80043a8:	78fa      	ldrb	r2, [r7, #3]
 80043aa:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80043ae:	bf00      	nop
 80043b0:	3710      	adds	r7, #16
 80043b2:	46bd      	mov	sp, r7
 80043b4:	bd80      	pop	{r7, pc}
	...

080043b8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80043b8:	b580      	push	{r7, lr}
 80043ba:	b08e      	sub	sp, #56	@ 0x38
 80043bc:	af00      	add	r7, sp, #0
 80043be:	60f8      	str	r0, [r7, #12]
 80043c0:	60b9      	str	r1, [r7, #8]
 80043c2:	607a      	str	r2, [r7, #4]
 80043c4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80043c6:	2300      	movs	r3, #0
 80043c8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80043ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d10b      	bne.n	80043ec <xQueueGenericSend+0x34>
	__asm volatile
 80043d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80043d8:	f383 8811 	msr	BASEPRI, r3
 80043dc:	f3bf 8f6f 	isb	sy
 80043e0:	f3bf 8f4f 	dsb	sy
 80043e4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80043e6:	bf00      	nop
 80043e8:	bf00      	nop
 80043ea:	e7fd      	b.n	80043e8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80043ec:	68bb      	ldr	r3, [r7, #8]
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d103      	bne.n	80043fa <xQueueGenericSend+0x42>
 80043f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d101      	bne.n	80043fe <xQueueGenericSend+0x46>
 80043fa:	2301      	movs	r3, #1
 80043fc:	e000      	b.n	8004400 <xQueueGenericSend+0x48>
 80043fe:	2300      	movs	r3, #0
 8004400:	2b00      	cmp	r3, #0
 8004402:	d10b      	bne.n	800441c <xQueueGenericSend+0x64>
	__asm volatile
 8004404:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004408:	f383 8811 	msr	BASEPRI, r3
 800440c:	f3bf 8f6f 	isb	sy
 8004410:	f3bf 8f4f 	dsb	sy
 8004414:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004416:	bf00      	nop
 8004418:	bf00      	nop
 800441a:	e7fd      	b.n	8004418 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800441c:	683b      	ldr	r3, [r7, #0]
 800441e:	2b02      	cmp	r3, #2
 8004420:	d103      	bne.n	800442a <xQueueGenericSend+0x72>
 8004422:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004424:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004426:	2b01      	cmp	r3, #1
 8004428:	d101      	bne.n	800442e <xQueueGenericSend+0x76>
 800442a:	2301      	movs	r3, #1
 800442c:	e000      	b.n	8004430 <xQueueGenericSend+0x78>
 800442e:	2300      	movs	r3, #0
 8004430:	2b00      	cmp	r3, #0
 8004432:	d10b      	bne.n	800444c <xQueueGenericSend+0x94>
	__asm volatile
 8004434:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004438:	f383 8811 	msr	BASEPRI, r3
 800443c:	f3bf 8f6f 	isb	sy
 8004440:	f3bf 8f4f 	dsb	sy
 8004444:	623b      	str	r3, [r7, #32]
}
 8004446:	bf00      	nop
 8004448:	bf00      	nop
 800444a:	e7fd      	b.n	8004448 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800444c:	f001 fb5a 	bl	8005b04 <xTaskGetSchedulerState>
 8004450:	4603      	mov	r3, r0
 8004452:	2b00      	cmp	r3, #0
 8004454:	d102      	bne.n	800445c <xQueueGenericSend+0xa4>
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	2b00      	cmp	r3, #0
 800445a:	d101      	bne.n	8004460 <xQueueGenericSend+0xa8>
 800445c:	2301      	movs	r3, #1
 800445e:	e000      	b.n	8004462 <xQueueGenericSend+0xaa>
 8004460:	2300      	movs	r3, #0
 8004462:	2b00      	cmp	r3, #0
 8004464:	d10b      	bne.n	800447e <xQueueGenericSend+0xc6>
	__asm volatile
 8004466:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800446a:	f383 8811 	msr	BASEPRI, r3
 800446e:	f3bf 8f6f 	isb	sy
 8004472:	f3bf 8f4f 	dsb	sy
 8004476:	61fb      	str	r3, [r7, #28]
}
 8004478:	bf00      	nop
 800447a:	bf00      	nop
 800447c:	e7fd      	b.n	800447a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800447e:	f002 f8ab 	bl	80065d8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004482:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004484:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004486:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004488:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800448a:	429a      	cmp	r2, r3
 800448c:	d302      	bcc.n	8004494 <xQueueGenericSend+0xdc>
 800448e:	683b      	ldr	r3, [r7, #0]
 8004490:	2b02      	cmp	r3, #2
 8004492:	d129      	bne.n	80044e8 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004494:	683a      	ldr	r2, [r7, #0]
 8004496:	68b9      	ldr	r1, [r7, #8]
 8004498:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800449a:	f000 fa91 	bl	80049c0 <prvCopyDataToQueue>
 800449e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80044a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d010      	beq.n	80044ca <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80044a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044aa:	3324      	adds	r3, #36	@ 0x24
 80044ac:	4618      	mov	r0, r3
 80044ae:	f001 f963 	bl	8005778 <xTaskRemoveFromEventList>
 80044b2:	4603      	mov	r3, r0
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d013      	beq.n	80044e0 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80044b8:	4b3f      	ldr	r3, [pc, #252]	@ (80045b8 <xQueueGenericSend+0x200>)
 80044ba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80044be:	601a      	str	r2, [r3, #0]
 80044c0:	f3bf 8f4f 	dsb	sy
 80044c4:	f3bf 8f6f 	isb	sy
 80044c8:	e00a      	b.n	80044e0 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80044ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d007      	beq.n	80044e0 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80044d0:	4b39      	ldr	r3, [pc, #228]	@ (80045b8 <xQueueGenericSend+0x200>)
 80044d2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80044d6:	601a      	str	r2, [r3, #0]
 80044d8:	f3bf 8f4f 	dsb	sy
 80044dc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80044e0:	f002 f8ac 	bl	800663c <vPortExitCritical>
				return pdPASS;
 80044e4:	2301      	movs	r3, #1
 80044e6:	e063      	b.n	80045b0 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d103      	bne.n	80044f6 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80044ee:	f002 f8a5 	bl	800663c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80044f2:	2300      	movs	r3, #0
 80044f4:	e05c      	b.n	80045b0 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80044f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d106      	bne.n	800450a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80044fc:	f107 0314 	add.w	r3, r7, #20
 8004500:	4618      	mov	r0, r3
 8004502:	f001 f99d 	bl	8005840 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004506:	2301      	movs	r3, #1
 8004508:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800450a:	f002 f897 	bl	800663c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800450e:	f000 ff05 	bl	800531c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004512:	f002 f861 	bl	80065d8 <vPortEnterCritical>
 8004516:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004518:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800451c:	b25b      	sxtb	r3, r3
 800451e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004522:	d103      	bne.n	800452c <xQueueGenericSend+0x174>
 8004524:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004526:	2200      	movs	r2, #0
 8004528:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800452c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800452e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004532:	b25b      	sxtb	r3, r3
 8004534:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004538:	d103      	bne.n	8004542 <xQueueGenericSend+0x18a>
 800453a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800453c:	2200      	movs	r2, #0
 800453e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004542:	f002 f87b 	bl	800663c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004546:	1d3a      	adds	r2, r7, #4
 8004548:	f107 0314 	add.w	r3, r7, #20
 800454c:	4611      	mov	r1, r2
 800454e:	4618      	mov	r0, r3
 8004550:	f001 f98c 	bl	800586c <xTaskCheckForTimeOut>
 8004554:	4603      	mov	r3, r0
 8004556:	2b00      	cmp	r3, #0
 8004558:	d124      	bne.n	80045a4 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800455a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800455c:	f000 fb28 	bl	8004bb0 <prvIsQueueFull>
 8004560:	4603      	mov	r3, r0
 8004562:	2b00      	cmp	r3, #0
 8004564:	d018      	beq.n	8004598 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004566:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004568:	3310      	adds	r3, #16
 800456a:	687a      	ldr	r2, [r7, #4]
 800456c:	4611      	mov	r1, r2
 800456e:	4618      	mov	r0, r3
 8004570:	f001 f8b0 	bl	80056d4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004574:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004576:	f000 fab3 	bl	8004ae0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800457a:	f000 fedd 	bl	8005338 <xTaskResumeAll>
 800457e:	4603      	mov	r3, r0
 8004580:	2b00      	cmp	r3, #0
 8004582:	f47f af7c 	bne.w	800447e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8004586:	4b0c      	ldr	r3, [pc, #48]	@ (80045b8 <xQueueGenericSend+0x200>)
 8004588:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800458c:	601a      	str	r2, [r3, #0]
 800458e:	f3bf 8f4f 	dsb	sy
 8004592:	f3bf 8f6f 	isb	sy
 8004596:	e772      	b.n	800447e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004598:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800459a:	f000 faa1 	bl	8004ae0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800459e:	f000 fecb 	bl	8005338 <xTaskResumeAll>
 80045a2:	e76c      	b.n	800447e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80045a4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80045a6:	f000 fa9b 	bl	8004ae0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80045aa:	f000 fec5 	bl	8005338 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80045ae:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80045b0:	4618      	mov	r0, r3
 80045b2:	3738      	adds	r7, #56	@ 0x38
 80045b4:	46bd      	mov	sp, r7
 80045b6:	bd80      	pop	{r7, pc}
 80045b8:	e000ed04 	.word	0xe000ed04

080045bc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80045bc:	b580      	push	{r7, lr}
 80045be:	b090      	sub	sp, #64	@ 0x40
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	60f8      	str	r0, [r7, #12]
 80045c4:	60b9      	str	r1, [r7, #8]
 80045c6:	607a      	str	r2, [r7, #4]
 80045c8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 80045ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d10b      	bne.n	80045ec <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80045d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045d8:	f383 8811 	msr	BASEPRI, r3
 80045dc:	f3bf 8f6f 	isb	sy
 80045e0:	f3bf 8f4f 	dsb	sy
 80045e4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80045e6:	bf00      	nop
 80045e8:	bf00      	nop
 80045ea:	e7fd      	b.n	80045e8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80045ec:	68bb      	ldr	r3, [r7, #8]
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d103      	bne.n	80045fa <xQueueGenericSendFromISR+0x3e>
 80045f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80045f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d101      	bne.n	80045fe <xQueueGenericSendFromISR+0x42>
 80045fa:	2301      	movs	r3, #1
 80045fc:	e000      	b.n	8004600 <xQueueGenericSendFromISR+0x44>
 80045fe:	2300      	movs	r3, #0
 8004600:	2b00      	cmp	r3, #0
 8004602:	d10b      	bne.n	800461c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8004604:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004608:	f383 8811 	msr	BASEPRI, r3
 800460c:	f3bf 8f6f 	isb	sy
 8004610:	f3bf 8f4f 	dsb	sy
 8004614:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004616:	bf00      	nop
 8004618:	bf00      	nop
 800461a:	e7fd      	b.n	8004618 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800461c:	683b      	ldr	r3, [r7, #0]
 800461e:	2b02      	cmp	r3, #2
 8004620:	d103      	bne.n	800462a <xQueueGenericSendFromISR+0x6e>
 8004622:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004624:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004626:	2b01      	cmp	r3, #1
 8004628:	d101      	bne.n	800462e <xQueueGenericSendFromISR+0x72>
 800462a:	2301      	movs	r3, #1
 800462c:	e000      	b.n	8004630 <xQueueGenericSendFromISR+0x74>
 800462e:	2300      	movs	r3, #0
 8004630:	2b00      	cmp	r3, #0
 8004632:	d10b      	bne.n	800464c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8004634:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004638:	f383 8811 	msr	BASEPRI, r3
 800463c:	f3bf 8f6f 	isb	sy
 8004640:	f3bf 8f4f 	dsb	sy
 8004644:	623b      	str	r3, [r7, #32]
}
 8004646:	bf00      	nop
 8004648:	bf00      	nop
 800464a:	e7fd      	b.n	8004648 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800464c:	f002 f8a4 	bl	8006798 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004650:	f3ef 8211 	mrs	r2, BASEPRI
 8004654:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004658:	f383 8811 	msr	BASEPRI, r3
 800465c:	f3bf 8f6f 	isb	sy
 8004660:	f3bf 8f4f 	dsb	sy
 8004664:	61fa      	str	r2, [r7, #28]
 8004666:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004668:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800466a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800466c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800466e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004670:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004672:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004674:	429a      	cmp	r2, r3
 8004676:	d302      	bcc.n	800467e <xQueueGenericSendFromISR+0xc2>
 8004678:	683b      	ldr	r3, [r7, #0]
 800467a:	2b02      	cmp	r3, #2
 800467c:	d12f      	bne.n	80046de <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800467e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004680:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004684:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004688:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800468a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800468c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800468e:	683a      	ldr	r2, [r7, #0]
 8004690:	68b9      	ldr	r1, [r7, #8]
 8004692:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8004694:	f000 f994 	bl	80049c0 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004698:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800469c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80046a0:	d112      	bne.n	80046c8 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80046a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80046a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d016      	beq.n	80046d8 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80046aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80046ac:	3324      	adds	r3, #36	@ 0x24
 80046ae:	4618      	mov	r0, r3
 80046b0:	f001 f862 	bl	8005778 <xTaskRemoveFromEventList>
 80046b4:	4603      	mov	r3, r0
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d00e      	beq.n	80046d8 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d00b      	beq.n	80046d8 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	2201      	movs	r2, #1
 80046c4:	601a      	str	r2, [r3, #0]
 80046c6:	e007      	b.n	80046d8 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80046c8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80046cc:	3301      	adds	r3, #1
 80046ce:	b2db      	uxtb	r3, r3
 80046d0:	b25a      	sxtb	r2, r3
 80046d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80046d4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80046d8:	2301      	movs	r3, #1
 80046da:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80046dc:	e001      	b.n	80046e2 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80046de:	2300      	movs	r3, #0
 80046e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80046e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80046e4:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80046e6:	697b      	ldr	r3, [r7, #20]
 80046e8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80046ec:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80046ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80046f0:	4618      	mov	r0, r3
 80046f2:	3740      	adds	r7, #64	@ 0x40
 80046f4:	46bd      	mov	sp, r7
 80046f6:	bd80      	pop	{r7, pc}

080046f8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80046f8:	b580      	push	{r7, lr}
 80046fa:	b08c      	sub	sp, #48	@ 0x30
 80046fc:	af00      	add	r7, sp, #0
 80046fe:	60f8      	str	r0, [r7, #12]
 8004700:	60b9      	str	r1, [r7, #8]
 8004702:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004704:	2300      	movs	r3, #0
 8004706:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800470c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800470e:	2b00      	cmp	r3, #0
 8004710:	d10b      	bne.n	800472a <xQueueReceive+0x32>
	__asm volatile
 8004712:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004716:	f383 8811 	msr	BASEPRI, r3
 800471a:	f3bf 8f6f 	isb	sy
 800471e:	f3bf 8f4f 	dsb	sy
 8004722:	623b      	str	r3, [r7, #32]
}
 8004724:	bf00      	nop
 8004726:	bf00      	nop
 8004728:	e7fd      	b.n	8004726 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800472a:	68bb      	ldr	r3, [r7, #8]
 800472c:	2b00      	cmp	r3, #0
 800472e:	d103      	bne.n	8004738 <xQueueReceive+0x40>
 8004730:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004732:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004734:	2b00      	cmp	r3, #0
 8004736:	d101      	bne.n	800473c <xQueueReceive+0x44>
 8004738:	2301      	movs	r3, #1
 800473a:	e000      	b.n	800473e <xQueueReceive+0x46>
 800473c:	2300      	movs	r3, #0
 800473e:	2b00      	cmp	r3, #0
 8004740:	d10b      	bne.n	800475a <xQueueReceive+0x62>
	__asm volatile
 8004742:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004746:	f383 8811 	msr	BASEPRI, r3
 800474a:	f3bf 8f6f 	isb	sy
 800474e:	f3bf 8f4f 	dsb	sy
 8004752:	61fb      	str	r3, [r7, #28]
}
 8004754:	bf00      	nop
 8004756:	bf00      	nop
 8004758:	e7fd      	b.n	8004756 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800475a:	f001 f9d3 	bl	8005b04 <xTaskGetSchedulerState>
 800475e:	4603      	mov	r3, r0
 8004760:	2b00      	cmp	r3, #0
 8004762:	d102      	bne.n	800476a <xQueueReceive+0x72>
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	2b00      	cmp	r3, #0
 8004768:	d101      	bne.n	800476e <xQueueReceive+0x76>
 800476a:	2301      	movs	r3, #1
 800476c:	e000      	b.n	8004770 <xQueueReceive+0x78>
 800476e:	2300      	movs	r3, #0
 8004770:	2b00      	cmp	r3, #0
 8004772:	d10b      	bne.n	800478c <xQueueReceive+0x94>
	__asm volatile
 8004774:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004778:	f383 8811 	msr	BASEPRI, r3
 800477c:	f3bf 8f6f 	isb	sy
 8004780:	f3bf 8f4f 	dsb	sy
 8004784:	61bb      	str	r3, [r7, #24]
}
 8004786:	bf00      	nop
 8004788:	bf00      	nop
 800478a:	e7fd      	b.n	8004788 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800478c:	f001 ff24 	bl	80065d8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004790:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004792:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004794:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004796:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004798:	2b00      	cmp	r3, #0
 800479a:	d01f      	beq.n	80047dc <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800479c:	68b9      	ldr	r1, [r7, #8]
 800479e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80047a0:	f000 f978 	bl	8004a94 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80047a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047a6:	1e5a      	subs	r2, r3, #1
 80047a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047aa:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80047ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047ae:	691b      	ldr	r3, [r3, #16]
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d00f      	beq.n	80047d4 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80047b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047b6:	3310      	adds	r3, #16
 80047b8:	4618      	mov	r0, r3
 80047ba:	f000 ffdd 	bl	8005778 <xTaskRemoveFromEventList>
 80047be:	4603      	mov	r3, r0
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d007      	beq.n	80047d4 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80047c4:	4b3c      	ldr	r3, [pc, #240]	@ (80048b8 <xQueueReceive+0x1c0>)
 80047c6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80047ca:	601a      	str	r2, [r3, #0]
 80047cc:	f3bf 8f4f 	dsb	sy
 80047d0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80047d4:	f001 ff32 	bl	800663c <vPortExitCritical>
				return pdPASS;
 80047d8:	2301      	movs	r3, #1
 80047da:	e069      	b.n	80048b0 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d103      	bne.n	80047ea <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80047e2:	f001 ff2b 	bl	800663c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80047e6:	2300      	movs	r3, #0
 80047e8:	e062      	b.n	80048b0 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80047ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d106      	bne.n	80047fe <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80047f0:	f107 0310 	add.w	r3, r7, #16
 80047f4:	4618      	mov	r0, r3
 80047f6:	f001 f823 	bl	8005840 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80047fa:	2301      	movs	r3, #1
 80047fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80047fe:	f001 ff1d 	bl	800663c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004802:	f000 fd8b 	bl	800531c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004806:	f001 fee7 	bl	80065d8 <vPortEnterCritical>
 800480a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800480c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004810:	b25b      	sxtb	r3, r3
 8004812:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004816:	d103      	bne.n	8004820 <xQueueReceive+0x128>
 8004818:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800481a:	2200      	movs	r2, #0
 800481c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004820:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004822:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004826:	b25b      	sxtb	r3, r3
 8004828:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800482c:	d103      	bne.n	8004836 <xQueueReceive+0x13e>
 800482e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004830:	2200      	movs	r2, #0
 8004832:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004836:	f001 ff01 	bl	800663c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800483a:	1d3a      	adds	r2, r7, #4
 800483c:	f107 0310 	add.w	r3, r7, #16
 8004840:	4611      	mov	r1, r2
 8004842:	4618      	mov	r0, r3
 8004844:	f001 f812 	bl	800586c <xTaskCheckForTimeOut>
 8004848:	4603      	mov	r3, r0
 800484a:	2b00      	cmp	r3, #0
 800484c:	d123      	bne.n	8004896 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800484e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004850:	f000 f998 	bl	8004b84 <prvIsQueueEmpty>
 8004854:	4603      	mov	r3, r0
 8004856:	2b00      	cmp	r3, #0
 8004858:	d017      	beq.n	800488a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800485a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800485c:	3324      	adds	r3, #36	@ 0x24
 800485e:	687a      	ldr	r2, [r7, #4]
 8004860:	4611      	mov	r1, r2
 8004862:	4618      	mov	r0, r3
 8004864:	f000 ff36 	bl	80056d4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004868:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800486a:	f000 f939 	bl	8004ae0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800486e:	f000 fd63 	bl	8005338 <xTaskResumeAll>
 8004872:	4603      	mov	r3, r0
 8004874:	2b00      	cmp	r3, #0
 8004876:	d189      	bne.n	800478c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8004878:	4b0f      	ldr	r3, [pc, #60]	@ (80048b8 <xQueueReceive+0x1c0>)
 800487a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800487e:	601a      	str	r2, [r3, #0]
 8004880:	f3bf 8f4f 	dsb	sy
 8004884:	f3bf 8f6f 	isb	sy
 8004888:	e780      	b.n	800478c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800488a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800488c:	f000 f928 	bl	8004ae0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004890:	f000 fd52 	bl	8005338 <xTaskResumeAll>
 8004894:	e77a      	b.n	800478c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004896:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004898:	f000 f922 	bl	8004ae0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800489c:	f000 fd4c 	bl	8005338 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80048a0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80048a2:	f000 f96f 	bl	8004b84 <prvIsQueueEmpty>
 80048a6:	4603      	mov	r3, r0
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	f43f af6f 	beq.w	800478c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80048ae:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80048b0:	4618      	mov	r0, r3
 80048b2:	3730      	adds	r7, #48	@ 0x30
 80048b4:	46bd      	mov	sp, r7
 80048b6:	bd80      	pop	{r7, pc}
 80048b8:	e000ed04 	.word	0xe000ed04

080048bc <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80048bc:	b580      	push	{r7, lr}
 80048be:	b08e      	sub	sp, #56	@ 0x38
 80048c0:	af00      	add	r7, sp, #0
 80048c2:	60f8      	str	r0, [r7, #12]
 80048c4:	60b9      	str	r1, [r7, #8]
 80048c6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80048cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d10b      	bne.n	80048ea <xQueueReceiveFromISR+0x2e>
	__asm volatile
 80048d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048d6:	f383 8811 	msr	BASEPRI, r3
 80048da:	f3bf 8f6f 	isb	sy
 80048de:	f3bf 8f4f 	dsb	sy
 80048e2:	623b      	str	r3, [r7, #32]
}
 80048e4:	bf00      	nop
 80048e6:	bf00      	nop
 80048e8:	e7fd      	b.n	80048e6 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80048ea:	68bb      	ldr	r3, [r7, #8]
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d103      	bne.n	80048f8 <xQueueReceiveFromISR+0x3c>
 80048f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d101      	bne.n	80048fc <xQueueReceiveFromISR+0x40>
 80048f8:	2301      	movs	r3, #1
 80048fa:	e000      	b.n	80048fe <xQueueReceiveFromISR+0x42>
 80048fc:	2300      	movs	r3, #0
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d10b      	bne.n	800491a <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8004902:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004906:	f383 8811 	msr	BASEPRI, r3
 800490a:	f3bf 8f6f 	isb	sy
 800490e:	f3bf 8f4f 	dsb	sy
 8004912:	61fb      	str	r3, [r7, #28]
}
 8004914:	bf00      	nop
 8004916:	bf00      	nop
 8004918:	e7fd      	b.n	8004916 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800491a:	f001 ff3d 	bl	8006798 <vPortValidateInterruptPriority>
	__asm volatile
 800491e:	f3ef 8211 	mrs	r2, BASEPRI
 8004922:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004926:	f383 8811 	msr	BASEPRI, r3
 800492a:	f3bf 8f6f 	isb	sy
 800492e:	f3bf 8f4f 	dsb	sy
 8004932:	61ba      	str	r2, [r7, #24]
 8004934:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8004936:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004938:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800493a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800493c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800493e:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004940:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004942:	2b00      	cmp	r3, #0
 8004944:	d02f      	beq.n	80049a6 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8004946:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004948:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800494c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004950:	68b9      	ldr	r1, [r7, #8]
 8004952:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004954:	f000 f89e 	bl	8004a94 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004958:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800495a:	1e5a      	subs	r2, r3, #1
 800495c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800495e:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8004960:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8004964:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004968:	d112      	bne.n	8004990 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800496a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800496c:	691b      	ldr	r3, [r3, #16]
 800496e:	2b00      	cmp	r3, #0
 8004970:	d016      	beq.n	80049a0 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004972:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004974:	3310      	adds	r3, #16
 8004976:	4618      	mov	r0, r3
 8004978:	f000 fefe 	bl	8005778 <xTaskRemoveFromEventList>
 800497c:	4603      	mov	r3, r0
 800497e:	2b00      	cmp	r3, #0
 8004980:	d00e      	beq.n	80049a0 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	2b00      	cmp	r3, #0
 8004986:	d00b      	beq.n	80049a0 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	2201      	movs	r2, #1
 800498c:	601a      	str	r2, [r3, #0]
 800498e:	e007      	b.n	80049a0 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8004990:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004994:	3301      	adds	r3, #1
 8004996:	b2db      	uxtb	r3, r3
 8004998:	b25a      	sxtb	r2, r3
 800499a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800499c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 80049a0:	2301      	movs	r3, #1
 80049a2:	637b      	str	r3, [r7, #52]	@ 0x34
 80049a4:	e001      	b.n	80049aa <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 80049a6:	2300      	movs	r3, #0
 80049a8:	637b      	str	r3, [r7, #52]	@ 0x34
 80049aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80049ac:	613b      	str	r3, [r7, #16]
	__asm volatile
 80049ae:	693b      	ldr	r3, [r7, #16]
 80049b0:	f383 8811 	msr	BASEPRI, r3
}
 80049b4:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80049b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80049b8:	4618      	mov	r0, r3
 80049ba:	3738      	adds	r7, #56	@ 0x38
 80049bc:	46bd      	mov	sp, r7
 80049be:	bd80      	pop	{r7, pc}

080049c0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80049c0:	b580      	push	{r7, lr}
 80049c2:	b086      	sub	sp, #24
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	60f8      	str	r0, [r7, #12]
 80049c8:	60b9      	str	r1, [r7, #8]
 80049ca:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80049cc:	2300      	movs	r3, #0
 80049ce:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049d4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d10d      	bne.n	80049fa <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d14d      	bne.n	8004a82 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	689b      	ldr	r3, [r3, #8]
 80049ea:	4618      	mov	r0, r3
 80049ec:	f001 f8a8 	bl	8005b40 <xTaskPriorityDisinherit>
 80049f0:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	2200      	movs	r2, #0
 80049f6:	609a      	str	r2, [r3, #8]
 80049f8:	e043      	b.n	8004a82 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d119      	bne.n	8004a34 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	6858      	ldr	r0, [r3, #4]
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a08:	461a      	mov	r2, r3
 8004a0a:	68b9      	ldr	r1, [r7, #8]
 8004a0c:	f002 fbcf 	bl	80071ae <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	685a      	ldr	r2, [r3, #4]
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a18:	441a      	add	r2, r3
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	685a      	ldr	r2, [r3, #4]
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	689b      	ldr	r3, [r3, #8]
 8004a26:	429a      	cmp	r2, r3
 8004a28:	d32b      	bcc.n	8004a82 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	681a      	ldr	r2, [r3, #0]
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	605a      	str	r2, [r3, #4]
 8004a32:	e026      	b.n	8004a82 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	68d8      	ldr	r0, [r3, #12]
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a3c:	461a      	mov	r2, r3
 8004a3e:	68b9      	ldr	r1, [r7, #8]
 8004a40:	f002 fbb5 	bl	80071ae <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	68da      	ldr	r2, [r3, #12]
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a4c:	425b      	negs	r3, r3
 8004a4e:	441a      	add	r2, r3
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	68da      	ldr	r2, [r3, #12]
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	429a      	cmp	r2, r3
 8004a5e:	d207      	bcs.n	8004a70 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	689a      	ldr	r2, [r3, #8]
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a68:	425b      	negs	r3, r3
 8004a6a:	441a      	add	r2, r3
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	2b02      	cmp	r3, #2
 8004a74:	d105      	bne.n	8004a82 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004a76:	693b      	ldr	r3, [r7, #16]
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d002      	beq.n	8004a82 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004a7c:	693b      	ldr	r3, [r7, #16]
 8004a7e:	3b01      	subs	r3, #1
 8004a80:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004a82:	693b      	ldr	r3, [r7, #16]
 8004a84:	1c5a      	adds	r2, r3, #1
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8004a8a:	697b      	ldr	r3, [r7, #20]
}
 8004a8c:	4618      	mov	r0, r3
 8004a8e:	3718      	adds	r7, #24
 8004a90:	46bd      	mov	sp, r7
 8004a92:	bd80      	pop	{r7, pc}

08004a94 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004a94:	b580      	push	{r7, lr}
 8004a96:	b082      	sub	sp, #8
 8004a98:	af00      	add	r7, sp, #0
 8004a9a:	6078      	str	r0, [r7, #4]
 8004a9c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d018      	beq.n	8004ad8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	68da      	ldr	r2, [r3, #12]
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004aae:	441a      	add	r2, r3
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	68da      	ldr	r2, [r3, #12]
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	689b      	ldr	r3, [r3, #8]
 8004abc:	429a      	cmp	r2, r3
 8004abe:	d303      	bcc.n	8004ac8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681a      	ldr	r2, [r3, #0]
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	68d9      	ldr	r1, [r3, #12]
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ad0:	461a      	mov	r2, r3
 8004ad2:	6838      	ldr	r0, [r7, #0]
 8004ad4:	f002 fb6b 	bl	80071ae <memcpy>
	}
}
 8004ad8:	bf00      	nop
 8004ada:	3708      	adds	r7, #8
 8004adc:	46bd      	mov	sp, r7
 8004ade:	bd80      	pop	{r7, pc}

08004ae0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004ae0:	b580      	push	{r7, lr}
 8004ae2:	b084      	sub	sp, #16
 8004ae4:	af00      	add	r7, sp, #0
 8004ae6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004ae8:	f001 fd76 	bl	80065d8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004af2:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004af4:	e011      	b.n	8004b1a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d012      	beq.n	8004b24 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	3324      	adds	r3, #36	@ 0x24
 8004b02:	4618      	mov	r0, r3
 8004b04:	f000 fe38 	bl	8005778 <xTaskRemoveFromEventList>
 8004b08:	4603      	mov	r3, r0
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d001      	beq.n	8004b12 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004b0e:	f000 ff11 	bl	8005934 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004b12:	7bfb      	ldrb	r3, [r7, #15]
 8004b14:	3b01      	subs	r3, #1
 8004b16:	b2db      	uxtb	r3, r3
 8004b18:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004b1a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	dce9      	bgt.n	8004af6 <prvUnlockQueue+0x16>
 8004b22:	e000      	b.n	8004b26 <prvUnlockQueue+0x46>
					break;
 8004b24:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	22ff      	movs	r2, #255	@ 0xff
 8004b2a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8004b2e:	f001 fd85 	bl	800663c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004b32:	f001 fd51 	bl	80065d8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004b3c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004b3e:	e011      	b.n	8004b64 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	691b      	ldr	r3, [r3, #16]
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d012      	beq.n	8004b6e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	3310      	adds	r3, #16
 8004b4c:	4618      	mov	r0, r3
 8004b4e:	f000 fe13 	bl	8005778 <xTaskRemoveFromEventList>
 8004b52:	4603      	mov	r3, r0
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d001      	beq.n	8004b5c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004b58:	f000 feec 	bl	8005934 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004b5c:	7bbb      	ldrb	r3, [r7, #14]
 8004b5e:	3b01      	subs	r3, #1
 8004b60:	b2db      	uxtb	r3, r3
 8004b62:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004b64:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	dce9      	bgt.n	8004b40 <prvUnlockQueue+0x60>
 8004b6c:	e000      	b.n	8004b70 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004b6e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	22ff      	movs	r2, #255	@ 0xff
 8004b74:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8004b78:	f001 fd60 	bl	800663c <vPortExitCritical>
}
 8004b7c:	bf00      	nop
 8004b7e:	3710      	adds	r7, #16
 8004b80:	46bd      	mov	sp, r7
 8004b82:	bd80      	pop	{r7, pc}

08004b84 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004b84:	b580      	push	{r7, lr}
 8004b86:	b084      	sub	sp, #16
 8004b88:	af00      	add	r7, sp, #0
 8004b8a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004b8c:	f001 fd24 	bl	80065d8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d102      	bne.n	8004b9e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004b98:	2301      	movs	r3, #1
 8004b9a:	60fb      	str	r3, [r7, #12]
 8004b9c:	e001      	b.n	8004ba2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004b9e:	2300      	movs	r3, #0
 8004ba0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004ba2:	f001 fd4b 	bl	800663c <vPortExitCritical>

	return xReturn;
 8004ba6:	68fb      	ldr	r3, [r7, #12]
}
 8004ba8:	4618      	mov	r0, r3
 8004baa:	3710      	adds	r7, #16
 8004bac:	46bd      	mov	sp, r7
 8004bae:	bd80      	pop	{r7, pc}

08004bb0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004bb0:	b580      	push	{r7, lr}
 8004bb2:	b084      	sub	sp, #16
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004bb8:	f001 fd0e 	bl	80065d8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004bc4:	429a      	cmp	r2, r3
 8004bc6:	d102      	bne.n	8004bce <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004bc8:	2301      	movs	r3, #1
 8004bca:	60fb      	str	r3, [r7, #12]
 8004bcc:	e001      	b.n	8004bd2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8004bce:	2300      	movs	r3, #0
 8004bd0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004bd2:	f001 fd33 	bl	800663c <vPortExitCritical>

	return xReturn;
 8004bd6:	68fb      	ldr	r3, [r7, #12]
}
 8004bd8:	4618      	mov	r0, r3
 8004bda:	3710      	adds	r7, #16
 8004bdc:	46bd      	mov	sp, r7
 8004bde:	bd80      	pop	{r7, pc}

08004be0 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8004be0:	b480      	push	{r7}
 8004be2:	b085      	sub	sp, #20
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	6078      	str	r0, [r7, #4]
 8004be8:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004bea:	2300      	movs	r3, #0
 8004bec:	60fb      	str	r3, [r7, #12]
 8004bee:	e014      	b.n	8004c1a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8004bf0:	4a0f      	ldr	r2, [pc, #60]	@ (8004c30 <vQueueAddToRegistry+0x50>)
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d10b      	bne.n	8004c14 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8004bfc:	490c      	ldr	r1, [pc, #48]	@ (8004c30 <vQueueAddToRegistry+0x50>)
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	683a      	ldr	r2, [r7, #0]
 8004c02:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8004c06:	4a0a      	ldr	r2, [pc, #40]	@ (8004c30 <vQueueAddToRegistry+0x50>)
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	00db      	lsls	r3, r3, #3
 8004c0c:	4413      	add	r3, r2
 8004c0e:	687a      	ldr	r2, [r7, #4]
 8004c10:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8004c12:	e006      	b.n	8004c22 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	3301      	adds	r3, #1
 8004c18:	60fb      	str	r3, [r7, #12]
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	2b07      	cmp	r3, #7
 8004c1e:	d9e7      	bls.n	8004bf0 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8004c20:	bf00      	nop
 8004c22:	bf00      	nop
 8004c24:	3714      	adds	r7, #20
 8004c26:	46bd      	mov	sp, r7
 8004c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c2c:	4770      	bx	lr
 8004c2e:	bf00      	nop
 8004c30:	200008c8 	.word	0x200008c8

08004c34 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004c34:	b580      	push	{r7, lr}
 8004c36:	b086      	sub	sp, #24
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	60f8      	str	r0, [r7, #12]
 8004c3c:	60b9      	str	r1, [r7, #8]
 8004c3e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8004c44:	f001 fcc8 	bl	80065d8 <vPortEnterCritical>
 8004c48:	697b      	ldr	r3, [r7, #20]
 8004c4a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004c4e:	b25b      	sxtb	r3, r3
 8004c50:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004c54:	d103      	bne.n	8004c5e <vQueueWaitForMessageRestricted+0x2a>
 8004c56:	697b      	ldr	r3, [r7, #20]
 8004c58:	2200      	movs	r2, #0
 8004c5a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004c5e:	697b      	ldr	r3, [r7, #20]
 8004c60:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004c64:	b25b      	sxtb	r3, r3
 8004c66:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004c6a:	d103      	bne.n	8004c74 <vQueueWaitForMessageRestricted+0x40>
 8004c6c:	697b      	ldr	r3, [r7, #20]
 8004c6e:	2200      	movs	r2, #0
 8004c70:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004c74:	f001 fce2 	bl	800663c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8004c78:	697b      	ldr	r3, [r7, #20]
 8004c7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d106      	bne.n	8004c8e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8004c80:	697b      	ldr	r3, [r7, #20]
 8004c82:	3324      	adds	r3, #36	@ 0x24
 8004c84:	687a      	ldr	r2, [r7, #4]
 8004c86:	68b9      	ldr	r1, [r7, #8]
 8004c88:	4618      	mov	r0, r3
 8004c8a:	f000 fd49 	bl	8005720 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8004c8e:	6978      	ldr	r0, [r7, #20]
 8004c90:	f7ff ff26 	bl	8004ae0 <prvUnlockQueue>
	}
 8004c94:	bf00      	nop
 8004c96:	3718      	adds	r7, #24
 8004c98:	46bd      	mov	sp, r7
 8004c9a:	bd80      	pop	{r7, pc}

08004c9c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004c9c:	b580      	push	{r7, lr}
 8004c9e:	b08e      	sub	sp, #56	@ 0x38
 8004ca0:	af04      	add	r7, sp, #16
 8004ca2:	60f8      	str	r0, [r7, #12]
 8004ca4:	60b9      	str	r1, [r7, #8]
 8004ca6:	607a      	str	r2, [r7, #4]
 8004ca8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004caa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d10b      	bne.n	8004cc8 <xTaskCreateStatic+0x2c>
	__asm volatile
 8004cb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004cb4:	f383 8811 	msr	BASEPRI, r3
 8004cb8:	f3bf 8f6f 	isb	sy
 8004cbc:	f3bf 8f4f 	dsb	sy
 8004cc0:	623b      	str	r3, [r7, #32]
}
 8004cc2:	bf00      	nop
 8004cc4:	bf00      	nop
 8004cc6:	e7fd      	b.n	8004cc4 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8004cc8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d10b      	bne.n	8004ce6 <xTaskCreateStatic+0x4a>
	__asm volatile
 8004cce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004cd2:	f383 8811 	msr	BASEPRI, r3
 8004cd6:	f3bf 8f6f 	isb	sy
 8004cda:	f3bf 8f4f 	dsb	sy
 8004cde:	61fb      	str	r3, [r7, #28]
}
 8004ce0:	bf00      	nop
 8004ce2:	bf00      	nop
 8004ce4:	e7fd      	b.n	8004ce2 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004ce6:	23a8      	movs	r3, #168	@ 0xa8
 8004ce8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004cea:	693b      	ldr	r3, [r7, #16]
 8004cec:	2ba8      	cmp	r3, #168	@ 0xa8
 8004cee:	d00b      	beq.n	8004d08 <xTaskCreateStatic+0x6c>
	__asm volatile
 8004cf0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004cf4:	f383 8811 	msr	BASEPRI, r3
 8004cf8:	f3bf 8f6f 	isb	sy
 8004cfc:	f3bf 8f4f 	dsb	sy
 8004d00:	61bb      	str	r3, [r7, #24]
}
 8004d02:	bf00      	nop
 8004d04:	bf00      	nop
 8004d06:	e7fd      	b.n	8004d04 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004d08:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004d0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d01e      	beq.n	8004d4e <xTaskCreateStatic+0xb2>
 8004d10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d01b      	beq.n	8004d4e <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004d16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d18:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004d1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d1c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004d1e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004d20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d22:	2202      	movs	r2, #2
 8004d24:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004d28:	2300      	movs	r3, #0
 8004d2a:	9303      	str	r3, [sp, #12]
 8004d2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d2e:	9302      	str	r3, [sp, #8]
 8004d30:	f107 0314 	add.w	r3, r7, #20
 8004d34:	9301      	str	r3, [sp, #4]
 8004d36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d38:	9300      	str	r3, [sp, #0]
 8004d3a:	683b      	ldr	r3, [r7, #0]
 8004d3c:	687a      	ldr	r2, [r7, #4]
 8004d3e:	68b9      	ldr	r1, [r7, #8]
 8004d40:	68f8      	ldr	r0, [r7, #12]
 8004d42:	f000 f851 	bl	8004de8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004d46:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004d48:	f000 f8f6 	bl	8004f38 <prvAddNewTaskToReadyList>
 8004d4c:	e001      	b.n	8004d52 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8004d4e:	2300      	movs	r3, #0
 8004d50:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004d52:	697b      	ldr	r3, [r7, #20]
	}
 8004d54:	4618      	mov	r0, r3
 8004d56:	3728      	adds	r7, #40	@ 0x28
 8004d58:	46bd      	mov	sp, r7
 8004d5a:	bd80      	pop	{r7, pc}

08004d5c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004d5c:	b580      	push	{r7, lr}
 8004d5e:	b08c      	sub	sp, #48	@ 0x30
 8004d60:	af04      	add	r7, sp, #16
 8004d62:	60f8      	str	r0, [r7, #12]
 8004d64:	60b9      	str	r1, [r7, #8]
 8004d66:	603b      	str	r3, [r7, #0]
 8004d68:	4613      	mov	r3, r2
 8004d6a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004d6c:	88fb      	ldrh	r3, [r7, #6]
 8004d6e:	009b      	lsls	r3, r3, #2
 8004d70:	4618      	mov	r0, r3
 8004d72:	f001 fd53 	bl	800681c <pvPortMalloc>
 8004d76:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004d78:	697b      	ldr	r3, [r7, #20]
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d00e      	beq.n	8004d9c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8004d7e:	20a8      	movs	r0, #168	@ 0xa8
 8004d80:	f001 fd4c 	bl	800681c <pvPortMalloc>
 8004d84:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004d86:	69fb      	ldr	r3, [r7, #28]
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d003      	beq.n	8004d94 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004d8c:	69fb      	ldr	r3, [r7, #28]
 8004d8e:	697a      	ldr	r2, [r7, #20]
 8004d90:	631a      	str	r2, [r3, #48]	@ 0x30
 8004d92:	e005      	b.n	8004da0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004d94:	6978      	ldr	r0, [r7, #20]
 8004d96:	f001 fe0f 	bl	80069b8 <vPortFree>
 8004d9a:	e001      	b.n	8004da0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004d9c:	2300      	movs	r3, #0
 8004d9e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004da0:	69fb      	ldr	r3, [r7, #28]
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d017      	beq.n	8004dd6 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004da6:	69fb      	ldr	r3, [r7, #28]
 8004da8:	2200      	movs	r2, #0
 8004daa:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004dae:	88fa      	ldrh	r2, [r7, #6]
 8004db0:	2300      	movs	r3, #0
 8004db2:	9303      	str	r3, [sp, #12]
 8004db4:	69fb      	ldr	r3, [r7, #28]
 8004db6:	9302      	str	r3, [sp, #8]
 8004db8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004dba:	9301      	str	r3, [sp, #4]
 8004dbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004dbe:	9300      	str	r3, [sp, #0]
 8004dc0:	683b      	ldr	r3, [r7, #0]
 8004dc2:	68b9      	ldr	r1, [r7, #8]
 8004dc4:	68f8      	ldr	r0, [r7, #12]
 8004dc6:	f000 f80f 	bl	8004de8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004dca:	69f8      	ldr	r0, [r7, #28]
 8004dcc:	f000 f8b4 	bl	8004f38 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004dd0:	2301      	movs	r3, #1
 8004dd2:	61bb      	str	r3, [r7, #24]
 8004dd4:	e002      	b.n	8004ddc <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004dd6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004dda:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004ddc:	69bb      	ldr	r3, [r7, #24]
	}
 8004dde:	4618      	mov	r0, r3
 8004de0:	3720      	adds	r7, #32
 8004de2:	46bd      	mov	sp, r7
 8004de4:	bd80      	pop	{r7, pc}
	...

08004de8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004de8:	b580      	push	{r7, lr}
 8004dea:	b088      	sub	sp, #32
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	60f8      	str	r0, [r7, #12]
 8004df0:	60b9      	str	r1, [r7, #8]
 8004df2:	607a      	str	r2, [r7, #4]
 8004df4:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8004df6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004df8:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	009b      	lsls	r3, r3, #2
 8004dfe:	461a      	mov	r2, r3
 8004e00:	21a5      	movs	r1, #165	@ 0xa5
 8004e02:	f002 f903 	bl	800700c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004e06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e08:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8004e10:	3b01      	subs	r3, #1
 8004e12:	009b      	lsls	r3, r3, #2
 8004e14:	4413      	add	r3, r2
 8004e16:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004e18:	69bb      	ldr	r3, [r7, #24]
 8004e1a:	f023 0307 	bic.w	r3, r3, #7
 8004e1e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004e20:	69bb      	ldr	r3, [r7, #24]
 8004e22:	f003 0307 	and.w	r3, r3, #7
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d00b      	beq.n	8004e42 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8004e2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e2e:	f383 8811 	msr	BASEPRI, r3
 8004e32:	f3bf 8f6f 	isb	sy
 8004e36:	f3bf 8f4f 	dsb	sy
 8004e3a:	617b      	str	r3, [r7, #20]
}
 8004e3c:	bf00      	nop
 8004e3e:	bf00      	nop
 8004e40:	e7fd      	b.n	8004e3e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8004e42:	68bb      	ldr	r3, [r7, #8]
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d01f      	beq.n	8004e88 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004e48:	2300      	movs	r3, #0
 8004e4a:	61fb      	str	r3, [r7, #28]
 8004e4c:	e012      	b.n	8004e74 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004e4e:	68ba      	ldr	r2, [r7, #8]
 8004e50:	69fb      	ldr	r3, [r7, #28]
 8004e52:	4413      	add	r3, r2
 8004e54:	7819      	ldrb	r1, [r3, #0]
 8004e56:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004e58:	69fb      	ldr	r3, [r7, #28]
 8004e5a:	4413      	add	r3, r2
 8004e5c:	3334      	adds	r3, #52	@ 0x34
 8004e5e:	460a      	mov	r2, r1
 8004e60:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8004e62:	68ba      	ldr	r2, [r7, #8]
 8004e64:	69fb      	ldr	r3, [r7, #28]
 8004e66:	4413      	add	r3, r2
 8004e68:	781b      	ldrb	r3, [r3, #0]
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d006      	beq.n	8004e7c <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004e6e:	69fb      	ldr	r3, [r7, #28]
 8004e70:	3301      	adds	r3, #1
 8004e72:	61fb      	str	r3, [r7, #28]
 8004e74:	69fb      	ldr	r3, [r7, #28]
 8004e76:	2b0f      	cmp	r3, #15
 8004e78:	d9e9      	bls.n	8004e4e <prvInitialiseNewTask+0x66>
 8004e7a:	e000      	b.n	8004e7e <prvInitialiseNewTask+0x96>
			{
				break;
 8004e7c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004e7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e80:	2200      	movs	r2, #0
 8004e82:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004e86:	e003      	b.n	8004e90 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8004e88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e8a:	2200      	movs	r2, #0
 8004e8c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004e90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e92:	2b37      	cmp	r3, #55	@ 0x37
 8004e94:	d901      	bls.n	8004e9a <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004e96:	2337      	movs	r3, #55	@ 0x37
 8004e98:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004e9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e9c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004e9e:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004ea0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ea2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004ea4:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8004ea6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ea8:	2200      	movs	r2, #0
 8004eaa:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004eac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004eae:	3304      	adds	r3, #4
 8004eb0:	4618      	mov	r0, r3
 8004eb2:	f7ff f8a7 	bl	8004004 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004eb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004eb8:	3318      	adds	r3, #24
 8004eba:	4618      	mov	r0, r3
 8004ebc:	f7ff f8a2 	bl	8004004 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004ec0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ec2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004ec4:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004ec6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ec8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8004ecc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ece:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004ed0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ed2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004ed4:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004ed6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ed8:	2200      	movs	r2, #0
 8004eda:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004ede:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ee0:	2200      	movs	r2, #0
 8004ee2:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8004ee6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ee8:	3354      	adds	r3, #84	@ 0x54
 8004eea:	224c      	movs	r2, #76	@ 0x4c
 8004eec:	2100      	movs	r1, #0
 8004eee:	4618      	mov	r0, r3
 8004ef0:	f002 f88c 	bl	800700c <memset>
 8004ef4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ef6:	4a0d      	ldr	r2, [pc, #52]	@ (8004f2c <prvInitialiseNewTask+0x144>)
 8004ef8:	659a      	str	r2, [r3, #88]	@ 0x58
 8004efa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004efc:	4a0c      	ldr	r2, [pc, #48]	@ (8004f30 <prvInitialiseNewTask+0x148>)
 8004efe:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004f00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f02:	4a0c      	ldr	r2, [pc, #48]	@ (8004f34 <prvInitialiseNewTask+0x14c>)
 8004f04:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004f06:	683a      	ldr	r2, [r7, #0]
 8004f08:	68f9      	ldr	r1, [r7, #12]
 8004f0a:	69b8      	ldr	r0, [r7, #24]
 8004f0c:	f001 fa36 	bl	800637c <pxPortInitialiseStack>
 8004f10:	4602      	mov	r2, r0
 8004f12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f14:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004f16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d002      	beq.n	8004f22 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004f1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f1e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004f20:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004f22:	bf00      	nop
 8004f24:	3720      	adds	r7, #32
 8004f26:	46bd      	mov	sp, r7
 8004f28:	bd80      	pop	{r7, pc}
 8004f2a:	bf00      	nop
 8004f2c:	20001b14 	.word	0x20001b14
 8004f30:	20001b7c 	.word	0x20001b7c
 8004f34:	20001be4 	.word	0x20001be4

08004f38 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004f38:	b580      	push	{r7, lr}
 8004f3a:	b082      	sub	sp, #8
 8004f3c:	af00      	add	r7, sp, #0
 8004f3e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004f40:	f001 fb4a 	bl	80065d8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004f44:	4b2d      	ldr	r3, [pc, #180]	@ (8004ffc <prvAddNewTaskToReadyList+0xc4>)
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	3301      	adds	r3, #1
 8004f4a:	4a2c      	ldr	r2, [pc, #176]	@ (8004ffc <prvAddNewTaskToReadyList+0xc4>)
 8004f4c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004f4e:	4b2c      	ldr	r3, [pc, #176]	@ (8005000 <prvAddNewTaskToReadyList+0xc8>)
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d109      	bne.n	8004f6a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004f56:	4a2a      	ldr	r2, [pc, #168]	@ (8005000 <prvAddNewTaskToReadyList+0xc8>)
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004f5c:	4b27      	ldr	r3, [pc, #156]	@ (8004ffc <prvAddNewTaskToReadyList+0xc4>)
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	2b01      	cmp	r3, #1
 8004f62:	d110      	bne.n	8004f86 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004f64:	f000 fd0a 	bl	800597c <prvInitialiseTaskLists>
 8004f68:	e00d      	b.n	8004f86 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004f6a:	4b26      	ldr	r3, [pc, #152]	@ (8005004 <prvAddNewTaskToReadyList+0xcc>)
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d109      	bne.n	8004f86 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004f72:	4b23      	ldr	r3, [pc, #140]	@ (8005000 <prvAddNewTaskToReadyList+0xc8>)
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f7c:	429a      	cmp	r2, r3
 8004f7e:	d802      	bhi.n	8004f86 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004f80:	4a1f      	ldr	r2, [pc, #124]	@ (8005000 <prvAddNewTaskToReadyList+0xc8>)
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004f86:	4b20      	ldr	r3, [pc, #128]	@ (8005008 <prvAddNewTaskToReadyList+0xd0>)
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	3301      	adds	r3, #1
 8004f8c:	4a1e      	ldr	r2, [pc, #120]	@ (8005008 <prvAddNewTaskToReadyList+0xd0>)
 8004f8e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8004f90:	4b1d      	ldr	r3, [pc, #116]	@ (8005008 <prvAddNewTaskToReadyList+0xd0>)
 8004f92:	681a      	ldr	r2, [r3, #0]
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004f9c:	4b1b      	ldr	r3, [pc, #108]	@ (800500c <prvAddNewTaskToReadyList+0xd4>)
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	429a      	cmp	r2, r3
 8004fa2:	d903      	bls.n	8004fac <prvAddNewTaskToReadyList+0x74>
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fa8:	4a18      	ldr	r2, [pc, #96]	@ (800500c <prvAddNewTaskToReadyList+0xd4>)
 8004faa:	6013      	str	r3, [r2, #0]
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004fb0:	4613      	mov	r3, r2
 8004fb2:	009b      	lsls	r3, r3, #2
 8004fb4:	4413      	add	r3, r2
 8004fb6:	009b      	lsls	r3, r3, #2
 8004fb8:	4a15      	ldr	r2, [pc, #84]	@ (8005010 <prvAddNewTaskToReadyList+0xd8>)
 8004fba:	441a      	add	r2, r3
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	3304      	adds	r3, #4
 8004fc0:	4619      	mov	r1, r3
 8004fc2:	4610      	mov	r0, r2
 8004fc4:	f7ff f82b 	bl	800401e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004fc8:	f001 fb38 	bl	800663c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004fcc:	4b0d      	ldr	r3, [pc, #52]	@ (8005004 <prvAddNewTaskToReadyList+0xcc>)
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d00e      	beq.n	8004ff2 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004fd4:	4b0a      	ldr	r3, [pc, #40]	@ (8005000 <prvAddNewTaskToReadyList+0xc8>)
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fde:	429a      	cmp	r2, r3
 8004fe0:	d207      	bcs.n	8004ff2 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004fe2:	4b0c      	ldr	r3, [pc, #48]	@ (8005014 <prvAddNewTaskToReadyList+0xdc>)
 8004fe4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004fe8:	601a      	str	r2, [r3, #0]
 8004fea:	f3bf 8f4f 	dsb	sy
 8004fee:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004ff2:	bf00      	nop
 8004ff4:	3708      	adds	r7, #8
 8004ff6:	46bd      	mov	sp, r7
 8004ff8:	bd80      	pop	{r7, pc}
 8004ffa:	bf00      	nop
 8004ffc:	20000ddc 	.word	0x20000ddc
 8005000:	20000908 	.word	0x20000908
 8005004:	20000de8 	.word	0x20000de8
 8005008:	20000df8 	.word	0x20000df8
 800500c:	20000de4 	.word	0x20000de4
 8005010:	2000090c 	.word	0x2000090c
 8005014:	e000ed04 	.word	0xe000ed04

08005018 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 8005018:	b580      	push	{r7, lr}
 800501a:	b084      	sub	sp, #16
 800501c:	af00      	add	r7, sp, #0
 800501e:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8005020:	f001 fada 	bl	80065d8 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	2b00      	cmp	r3, #0
 8005028:	d102      	bne.n	8005030 <vTaskDelete+0x18>
 800502a:	4b2d      	ldr	r3, [pc, #180]	@ (80050e0 <vTaskDelete+0xc8>)
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	e000      	b.n	8005032 <vTaskDelete+0x1a>
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	3304      	adds	r3, #4
 8005038:	4618      	mov	r0, r3
 800503a:	f7ff f84d 	bl	80040d8 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005042:	2b00      	cmp	r3, #0
 8005044:	d004      	beq.n	8005050 <vTaskDelete+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	3318      	adds	r3, #24
 800504a:	4618      	mov	r0, r3
 800504c:	f7ff f844 	bl	80040d8 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 8005050:	4b24      	ldr	r3, [pc, #144]	@ (80050e4 <vTaskDelete+0xcc>)
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	3301      	adds	r3, #1
 8005056:	4a23      	ldr	r2, [pc, #140]	@ (80050e4 <vTaskDelete+0xcc>)
 8005058:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 800505a:	4b21      	ldr	r3, [pc, #132]	@ (80050e0 <vTaskDelete+0xc8>)
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	68fa      	ldr	r2, [r7, #12]
 8005060:	429a      	cmp	r2, r3
 8005062:	d10b      	bne.n	800507c <vTaskDelete+0x64>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	3304      	adds	r3, #4
 8005068:	4619      	mov	r1, r3
 800506a:	481f      	ldr	r0, [pc, #124]	@ (80050e8 <vTaskDelete+0xd0>)
 800506c:	f7fe ffd7 	bl	800401e <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 8005070:	4b1e      	ldr	r3, [pc, #120]	@ (80050ec <vTaskDelete+0xd4>)
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	3301      	adds	r3, #1
 8005076:	4a1d      	ldr	r2, [pc, #116]	@ (80050ec <vTaskDelete+0xd4>)
 8005078:	6013      	str	r3, [r2, #0]
 800507a:	e009      	b.n	8005090 <vTaskDelete+0x78>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 800507c:	4b1c      	ldr	r3, [pc, #112]	@ (80050f0 <vTaskDelete+0xd8>)
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	3b01      	subs	r3, #1
 8005082:	4a1b      	ldr	r2, [pc, #108]	@ (80050f0 <vTaskDelete+0xd8>)
 8005084:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 8005086:	68f8      	ldr	r0, [r7, #12]
 8005088:	f000 fce6 	bl	8005a58 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 800508c:	f000 fd1a 	bl	8005ac4 <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 8005090:	f001 fad4 	bl	800663c <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 8005094:	4b17      	ldr	r3, [pc, #92]	@ (80050f4 <vTaskDelete+0xdc>)
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	2b00      	cmp	r3, #0
 800509a:	d01c      	beq.n	80050d6 <vTaskDelete+0xbe>
		{
			if( pxTCB == pxCurrentTCB )
 800509c:	4b10      	ldr	r3, [pc, #64]	@ (80050e0 <vTaskDelete+0xc8>)
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	68fa      	ldr	r2, [r7, #12]
 80050a2:	429a      	cmp	r2, r3
 80050a4:	d117      	bne.n	80050d6 <vTaskDelete+0xbe>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 80050a6:	4b14      	ldr	r3, [pc, #80]	@ (80050f8 <vTaskDelete+0xe0>)
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d00b      	beq.n	80050c6 <vTaskDelete+0xae>
	__asm volatile
 80050ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050b2:	f383 8811 	msr	BASEPRI, r3
 80050b6:	f3bf 8f6f 	isb	sy
 80050ba:	f3bf 8f4f 	dsb	sy
 80050be:	60bb      	str	r3, [r7, #8]
}
 80050c0:	bf00      	nop
 80050c2:	bf00      	nop
 80050c4:	e7fd      	b.n	80050c2 <vTaskDelete+0xaa>
				portYIELD_WITHIN_API();
 80050c6:	4b0d      	ldr	r3, [pc, #52]	@ (80050fc <vTaskDelete+0xe4>)
 80050c8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80050cc:	601a      	str	r2, [r3, #0]
 80050ce:	f3bf 8f4f 	dsb	sy
 80050d2:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80050d6:	bf00      	nop
 80050d8:	3710      	adds	r7, #16
 80050da:	46bd      	mov	sp, r7
 80050dc:	bd80      	pop	{r7, pc}
 80050de:	bf00      	nop
 80050e0:	20000908 	.word	0x20000908
 80050e4:	20000df8 	.word	0x20000df8
 80050e8:	20000db0 	.word	0x20000db0
 80050ec:	20000dc4 	.word	0x20000dc4
 80050f0:	20000ddc 	.word	0x20000ddc
 80050f4:	20000de8 	.word	0x20000de8
 80050f8:	20000e04 	.word	0x20000e04
 80050fc:	e000ed04 	.word	0xe000ed04

08005100 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005100:	b580      	push	{r7, lr}
 8005102:	b084      	sub	sp, #16
 8005104:	af00      	add	r7, sp, #0
 8005106:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005108:	2300      	movs	r3, #0
 800510a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	2b00      	cmp	r3, #0
 8005110:	d018      	beq.n	8005144 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005112:	4b14      	ldr	r3, [pc, #80]	@ (8005164 <vTaskDelay+0x64>)
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	2b00      	cmp	r3, #0
 8005118:	d00b      	beq.n	8005132 <vTaskDelay+0x32>
	__asm volatile
 800511a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800511e:	f383 8811 	msr	BASEPRI, r3
 8005122:	f3bf 8f6f 	isb	sy
 8005126:	f3bf 8f4f 	dsb	sy
 800512a:	60bb      	str	r3, [r7, #8]
}
 800512c:	bf00      	nop
 800512e:	bf00      	nop
 8005130:	e7fd      	b.n	800512e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005132:	f000 f8f3 	bl	800531c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005136:	2100      	movs	r1, #0
 8005138:	6878      	ldr	r0, [r7, #4]
 800513a:	f000 fd71 	bl	8005c20 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800513e:	f000 f8fb 	bl	8005338 <xTaskResumeAll>
 8005142:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	2b00      	cmp	r3, #0
 8005148:	d107      	bne.n	800515a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800514a:	4b07      	ldr	r3, [pc, #28]	@ (8005168 <vTaskDelay+0x68>)
 800514c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005150:	601a      	str	r2, [r3, #0]
 8005152:	f3bf 8f4f 	dsb	sy
 8005156:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800515a:	bf00      	nop
 800515c:	3710      	adds	r7, #16
 800515e:	46bd      	mov	sp, r7
 8005160:	bd80      	pop	{r7, pc}
 8005162:	bf00      	nop
 8005164:	20000e04 	.word	0x20000e04
 8005168:	e000ed04 	.word	0xe000ed04

0800516c <eTaskGetState>:
/*-----------------------------------------------------------*/

#if( ( INCLUDE_eTaskGetState == 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_xTaskAbortDelay == 1 ) )

	eTaskState eTaskGetState( TaskHandle_t xTask )
	{
 800516c:	b580      	push	{r7, lr}
 800516e:	b088      	sub	sp, #32
 8005170:	af00      	add	r7, sp, #0
 8005172:	6078      	str	r0, [r7, #4]
	eTaskState eReturn;
	List_t const * pxStateList, *pxDelayedList, *pxOverflowedDelayedList;
	const TCB_t * const pxTCB = xTask;
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	61bb      	str	r3, [r7, #24]

		configASSERT( pxTCB );
 8005178:	69bb      	ldr	r3, [r7, #24]
 800517a:	2b00      	cmp	r3, #0
 800517c:	d10b      	bne.n	8005196 <eTaskGetState+0x2a>
	__asm volatile
 800517e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005182:	f383 8811 	msr	BASEPRI, r3
 8005186:	f3bf 8f6f 	isb	sy
 800518a:	f3bf 8f4f 	dsb	sy
 800518e:	60bb      	str	r3, [r7, #8]
}
 8005190:	bf00      	nop
 8005192:	bf00      	nop
 8005194:	e7fd      	b.n	8005192 <eTaskGetState+0x26>

		if( pxTCB == pxCurrentTCB )
 8005196:	4b24      	ldr	r3, [pc, #144]	@ (8005228 <eTaskGetState+0xbc>)
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	69ba      	ldr	r2, [r7, #24]
 800519c:	429a      	cmp	r2, r3
 800519e:	d102      	bne.n	80051a6 <eTaskGetState+0x3a>
		{
			/* The task calling this function is querying its own state. */
			eReturn = eRunning;
 80051a0:	2300      	movs	r3, #0
 80051a2:	77fb      	strb	r3, [r7, #31]
 80051a4:	e03a      	b.n	800521c <eTaskGetState+0xb0>
		}
		else
		{
			taskENTER_CRITICAL();
 80051a6:	f001 fa17 	bl	80065d8 <vPortEnterCritical>
			{
				pxStateList = listLIST_ITEM_CONTAINER( &( pxTCB->xStateListItem ) );
 80051aa:	69bb      	ldr	r3, [r7, #24]
 80051ac:	695b      	ldr	r3, [r3, #20]
 80051ae:	617b      	str	r3, [r7, #20]
				pxDelayedList = pxDelayedTaskList;
 80051b0:	4b1e      	ldr	r3, [pc, #120]	@ (800522c <eTaskGetState+0xc0>)
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	613b      	str	r3, [r7, #16]
				pxOverflowedDelayedList = pxOverflowDelayedTaskList;
 80051b6:	4b1e      	ldr	r3, [pc, #120]	@ (8005230 <eTaskGetState+0xc4>)
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	60fb      	str	r3, [r7, #12]
			}
			taskEXIT_CRITICAL();
 80051bc:	f001 fa3e 	bl	800663c <vPortExitCritical>

			if( ( pxStateList == pxDelayedList ) || ( pxStateList == pxOverflowedDelayedList ) )
 80051c0:	697a      	ldr	r2, [r7, #20]
 80051c2:	693b      	ldr	r3, [r7, #16]
 80051c4:	429a      	cmp	r2, r3
 80051c6:	d003      	beq.n	80051d0 <eTaskGetState+0x64>
 80051c8:	697a      	ldr	r2, [r7, #20]
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	429a      	cmp	r2, r3
 80051ce:	d102      	bne.n	80051d6 <eTaskGetState+0x6a>
			{
				/* The task being queried is referenced from one of the Blocked
				lists. */
				eReturn = eBlocked;
 80051d0:	2302      	movs	r3, #2
 80051d2:	77fb      	strb	r3, [r7, #31]
 80051d4:	e022      	b.n	800521c <eTaskGetState+0xb0>
			}

			#if ( INCLUDE_vTaskSuspend == 1 )
				else if( pxStateList == &xSuspendedTaskList )
 80051d6:	697b      	ldr	r3, [r7, #20]
 80051d8:	4a16      	ldr	r2, [pc, #88]	@ (8005234 <eTaskGetState+0xc8>)
 80051da:	4293      	cmp	r3, r2
 80051dc:	d112      	bne.n	8005204 <eTaskGetState+0x98>
				{
					/* The task being queried is referenced from the suspended
					list.  Is it genuinely suspended or is it blocked
					indefinitely? */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL )
 80051de:	69bb      	ldr	r3, [r7, #24]
 80051e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d10b      	bne.n	80051fe <eTaskGetState+0x92>
						{
							/* The task does not appear on the event list item of
							and of the RTOS objects, but could still be in the
							blocked state if it is waiting on its notification
							rather than waiting on an object. */
							if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 80051e6:	69bb      	ldr	r3, [r7, #24]
 80051e8:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 80051ec:	b2db      	uxtb	r3, r3
 80051ee:	2b01      	cmp	r3, #1
 80051f0:	d102      	bne.n	80051f8 <eTaskGetState+0x8c>
							{
								eReturn = eBlocked;
 80051f2:	2302      	movs	r3, #2
 80051f4:	77fb      	strb	r3, [r7, #31]
 80051f6:	e011      	b.n	800521c <eTaskGetState+0xb0>
							}
							else
							{
								eReturn = eSuspended;
 80051f8:	2303      	movs	r3, #3
 80051fa:	77fb      	strb	r3, [r7, #31]
 80051fc:	e00e      	b.n	800521c <eTaskGetState+0xb0>
						}
						#endif
					}
					else
					{
						eReturn = eBlocked;
 80051fe:	2302      	movs	r3, #2
 8005200:	77fb      	strb	r3, [r7, #31]
 8005202:	e00b      	b.n	800521c <eTaskGetState+0xb0>
					}
				}
			#endif

			#if ( INCLUDE_vTaskDelete == 1 )
				else if( ( pxStateList == &xTasksWaitingTermination ) || ( pxStateList == NULL ) )
 8005204:	697b      	ldr	r3, [r7, #20]
 8005206:	4a0c      	ldr	r2, [pc, #48]	@ (8005238 <eTaskGetState+0xcc>)
 8005208:	4293      	cmp	r3, r2
 800520a:	d002      	beq.n	8005212 <eTaskGetState+0xa6>
 800520c:	697b      	ldr	r3, [r7, #20]
 800520e:	2b00      	cmp	r3, #0
 8005210:	d102      	bne.n	8005218 <eTaskGetState+0xac>
				{
					/* The task being queried is referenced from the deleted
					tasks list, or it is not referenced from any lists at
					all. */
					eReturn = eDeleted;
 8005212:	2304      	movs	r3, #4
 8005214:	77fb      	strb	r3, [r7, #31]
 8005216:	e001      	b.n	800521c <eTaskGetState+0xb0>

			else /*lint !e525 Negative indentation is intended to make use of pre-processor clearer. */
			{
				/* If the task is not in any other state, it must be in the
				Ready (including pending ready) state. */
				eReturn = eReady;
 8005218:	2301      	movs	r3, #1
 800521a:	77fb      	strb	r3, [r7, #31]
			}
		}

		return eReturn;
 800521c:	7ffb      	ldrb	r3, [r7, #31]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 800521e:	4618      	mov	r0, r3
 8005220:	3720      	adds	r7, #32
 8005222:	46bd      	mov	sp, r7
 8005224:	bd80      	pop	{r7, pc}
 8005226:	bf00      	nop
 8005228:	20000908 	.word	0x20000908
 800522c:	20000d94 	.word	0x20000d94
 8005230:	20000d98 	.word	0x20000d98
 8005234:	20000dc8 	.word	0x20000dc8
 8005238:	20000db0 	.word	0x20000db0

0800523c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800523c:	b580      	push	{r7, lr}
 800523e:	b08a      	sub	sp, #40	@ 0x28
 8005240:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005242:	2300      	movs	r3, #0
 8005244:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005246:	2300      	movs	r3, #0
 8005248:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800524a:	463a      	mov	r2, r7
 800524c:	1d39      	adds	r1, r7, #4
 800524e:	f107 0308 	add.w	r3, r7, #8
 8005252:	4618      	mov	r0, r3
 8005254:	f7fe fe82 	bl	8003f5c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005258:	6839      	ldr	r1, [r7, #0]
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	68ba      	ldr	r2, [r7, #8]
 800525e:	9202      	str	r2, [sp, #8]
 8005260:	9301      	str	r3, [sp, #4]
 8005262:	2300      	movs	r3, #0
 8005264:	9300      	str	r3, [sp, #0]
 8005266:	2300      	movs	r3, #0
 8005268:	460a      	mov	r2, r1
 800526a:	4924      	ldr	r1, [pc, #144]	@ (80052fc <vTaskStartScheduler+0xc0>)
 800526c:	4824      	ldr	r0, [pc, #144]	@ (8005300 <vTaskStartScheduler+0xc4>)
 800526e:	f7ff fd15 	bl	8004c9c <xTaskCreateStatic>
 8005272:	4603      	mov	r3, r0
 8005274:	4a23      	ldr	r2, [pc, #140]	@ (8005304 <vTaskStartScheduler+0xc8>)
 8005276:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005278:	4b22      	ldr	r3, [pc, #136]	@ (8005304 <vTaskStartScheduler+0xc8>)
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	2b00      	cmp	r3, #0
 800527e:	d002      	beq.n	8005286 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005280:	2301      	movs	r3, #1
 8005282:	617b      	str	r3, [r7, #20]
 8005284:	e001      	b.n	800528a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005286:	2300      	movs	r3, #0
 8005288:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800528a:	697b      	ldr	r3, [r7, #20]
 800528c:	2b01      	cmp	r3, #1
 800528e:	d102      	bne.n	8005296 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8005290:	f000 fd1a 	bl	8005cc8 <xTimerCreateTimerTask>
 8005294:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005296:	697b      	ldr	r3, [r7, #20]
 8005298:	2b01      	cmp	r3, #1
 800529a:	d11b      	bne.n	80052d4 <vTaskStartScheduler+0x98>
	__asm volatile
 800529c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052a0:	f383 8811 	msr	BASEPRI, r3
 80052a4:	f3bf 8f6f 	isb	sy
 80052a8:	f3bf 8f4f 	dsb	sy
 80052ac:	613b      	str	r3, [r7, #16]
}
 80052ae:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80052b0:	4b15      	ldr	r3, [pc, #84]	@ (8005308 <vTaskStartScheduler+0xcc>)
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	3354      	adds	r3, #84	@ 0x54
 80052b6:	4a15      	ldr	r2, [pc, #84]	@ (800530c <vTaskStartScheduler+0xd0>)
 80052b8:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80052ba:	4b15      	ldr	r3, [pc, #84]	@ (8005310 <vTaskStartScheduler+0xd4>)
 80052bc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80052c0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80052c2:	4b14      	ldr	r3, [pc, #80]	@ (8005314 <vTaskStartScheduler+0xd8>)
 80052c4:	2201      	movs	r2, #1
 80052c6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80052c8:	4b13      	ldr	r3, [pc, #76]	@ (8005318 <vTaskStartScheduler+0xdc>)
 80052ca:	2200      	movs	r2, #0
 80052cc:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80052ce:	f001 f8df 	bl	8006490 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80052d2:	e00f      	b.n	80052f4 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80052d4:	697b      	ldr	r3, [r7, #20]
 80052d6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80052da:	d10b      	bne.n	80052f4 <vTaskStartScheduler+0xb8>
	__asm volatile
 80052dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052e0:	f383 8811 	msr	BASEPRI, r3
 80052e4:	f3bf 8f6f 	isb	sy
 80052e8:	f3bf 8f4f 	dsb	sy
 80052ec:	60fb      	str	r3, [r7, #12]
}
 80052ee:	bf00      	nop
 80052f0:	bf00      	nop
 80052f2:	e7fd      	b.n	80052f0 <vTaskStartScheduler+0xb4>
}
 80052f4:	bf00      	nop
 80052f6:	3718      	adds	r7, #24
 80052f8:	46bd      	mov	sp, r7
 80052fa:	bd80      	pop	{r7, pc}
 80052fc:	08007c88 	.word	0x08007c88
 8005300:	0800594d 	.word	0x0800594d
 8005304:	20000e00 	.word	0x20000e00
 8005308:	20000908 	.word	0x20000908
 800530c:	2000001c 	.word	0x2000001c
 8005310:	20000dfc 	.word	0x20000dfc
 8005314:	20000de8 	.word	0x20000de8
 8005318:	20000de0 	.word	0x20000de0

0800531c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800531c:	b480      	push	{r7}
 800531e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005320:	4b04      	ldr	r3, [pc, #16]	@ (8005334 <vTaskSuspendAll+0x18>)
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	3301      	adds	r3, #1
 8005326:	4a03      	ldr	r2, [pc, #12]	@ (8005334 <vTaskSuspendAll+0x18>)
 8005328:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800532a:	bf00      	nop
 800532c:	46bd      	mov	sp, r7
 800532e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005332:	4770      	bx	lr
 8005334:	20000e04 	.word	0x20000e04

08005338 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005338:	b580      	push	{r7, lr}
 800533a:	b084      	sub	sp, #16
 800533c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800533e:	2300      	movs	r3, #0
 8005340:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005342:	2300      	movs	r3, #0
 8005344:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005346:	4b42      	ldr	r3, [pc, #264]	@ (8005450 <xTaskResumeAll+0x118>)
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	2b00      	cmp	r3, #0
 800534c:	d10b      	bne.n	8005366 <xTaskResumeAll+0x2e>
	__asm volatile
 800534e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005352:	f383 8811 	msr	BASEPRI, r3
 8005356:	f3bf 8f6f 	isb	sy
 800535a:	f3bf 8f4f 	dsb	sy
 800535e:	603b      	str	r3, [r7, #0]
}
 8005360:	bf00      	nop
 8005362:	bf00      	nop
 8005364:	e7fd      	b.n	8005362 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005366:	f001 f937 	bl	80065d8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800536a:	4b39      	ldr	r3, [pc, #228]	@ (8005450 <xTaskResumeAll+0x118>)
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	3b01      	subs	r3, #1
 8005370:	4a37      	ldr	r2, [pc, #220]	@ (8005450 <xTaskResumeAll+0x118>)
 8005372:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005374:	4b36      	ldr	r3, [pc, #216]	@ (8005450 <xTaskResumeAll+0x118>)
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	2b00      	cmp	r3, #0
 800537a:	d162      	bne.n	8005442 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800537c:	4b35      	ldr	r3, [pc, #212]	@ (8005454 <xTaskResumeAll+0x11c>)
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	2b00      	cmp	r3, #0
 8005382:	d05e      	beq.n	8005442 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005384:	e02f      	b.n	80053e6 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005386:	4b34      	ldr	r3, [pc, #208]	@ (8005458 <xTaskResumeAll+0x120>)
 8005388:	68db      	ldr	r3, [r3, #12]
 800538a:	68db      	ldr	r3, [r3, #12]
 800538c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	3318      	adds	r3, #24
 8005392:	4618      	mov	r0, r3
 8005394:	f7fe fea0 	bl	80040d8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	3304      	adds	r3, #4
 800539c:	4618      	mov	r0, r3
 800539e:	f7fe fe9b 	bl	80040d8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80053a6:	4b2d      	ldr	r3, [pc, #180]	@ (800545c <xTaskResumeAll+0x124>)
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	429a      	cmp	r2, r3
 80053ac:	d903      	bls.n	80053b6 <xTaskResumeAll+0x7e>
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053b2:	4a2a      	ldr	r2, [pc, #168]	@ (800545c <xTaskResumeAll+0x124>)
 80053b4:	6013      	str	r3, [r2, #0]
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80053ba:	4613      	mov	r3, r2
 80053bc:	009b      	lsls	r3, r3, #2
 80053be:	4413      	add	r3, r2
 80053c0:	009b      	lsls	r3, r3, #2
 80053c2:	4a27      	ldr	r2, [pc, #156]	@ (8005460 <xTaskResumeAll+0x128>)
 80053c4:	441a      	add	r2, r3
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	3304      	adds	r3, #4
 80053ca:	4619      	mov	r1, r3
 80053cc:	4610      	mov	r0, r2
 80053ce:	f7fe fe26 	bl	800401e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80053d6:	4b23      	ldr	r3, [pc, #140]	@ (8005464 <xTaskResumeAll+0x12c>)
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053dc:	429a      	cmp	r2, r3
 80053de:	d302      	bcc.n	80053e6 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 80053e0:	4b21      	ldr	r3, [pc, #132]	@ (8005468 <xTaskResumeAll+0x130>)
 80053e2:	2201      	movs	r2, #1
 80053e4:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80053e6:	4b1c      	ldr	r3, [pc, #112]	@ (8005458 <xTaskResumeAll+0x120>)
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d1cb      	bne.n	8005386 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d001      	beq.n	80053f8 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80053f4:	f000 fb66 	bl	8005ac4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80053f8:	4b1c      	ldr	r3, [pc, #112]	@ (800546c <xTaskResumeAll+0x134>)
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	2b00      	cmp	r3, #0
 8005402:	d010      	beq.n	8005426 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005404:	f000 f846 	bl	8005494 <xTaskIncrementTick>
 8005408:	4603      	mov	r3, r0
 800540a:	2b00      	cmp	r3, #0
 800540c:	d002      	beq.n	8005414 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800540e:	4b16      	ldr	r3, [pc, #88]	@ (8005468 <xTaskResumeAll+0x130>)
 8005410:	2201      	movs	r2, #1
 8005412:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	3b01      	subs	r3, #1
 8005418:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	2b00      	cmp	r3, #0
 800541e:	d1f1      	bne.n	8005404 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8005420:	4b12      	ldr	r3, [pc, #72]	@ (800546c <xTaskResumeAll+0x134>)
 8005422:	2200      	movs	r2, #0
 8005424:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005426:	4b10      	ldr	r3, [pc, #64]	@ (8005468 <xTaskResumeAll+0x130>)
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	2b00      	cmp	r3, #0
 800542c:	d009      	beq.n	8005442 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800542e:	2301      	movs	r3, #1
 8005430:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005432:	4b0f      	ldr	r3, [pc, #60]	@ (8005470 <xTaskResumeAll+0x138>)
 8005434:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005438:	601a      	str	r2, [r3, #0]
 800543a:	f3bf 8f4f 	dsb	sy
 800543e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005442:	f001 f8fb 	bl	800663c <vPortExitCritical>

	return xAlreadyYielded;
 8005446:	68bb      	ldr	r3, [r7, #8]
}
 8005448:	4618      	mov	r0, r3
 800544a:	3710      	adds	r7, #16
 800544c:	46bd      	mov	sp, r7
 800544e:	bd80      	pop	{r7, pc}
 8005450:	20000e04 	.word	0x20000e04
 8005454:	20000ddc 	.word	0x20000ddc
 8005458:	20000d9c 	.word	0x20000d9c
 800545c:	20000de4 	.word	0x20000de4
 8005460:	2000090c 	.word	0x2000090c
 8005464:	20000908 	.word	0x20000908
 8005468:	20000df0 	.word	0x20000df0
 800546c:	20000dec 	.word	0x20000dec
 8005470:	e000ed04 	.word	0xe000ed04

08005474 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005474:	b480      	push	{r7}
 8005476:	b083      	sub	sp, #12
 8005478:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800547a:	4b05      	ldr	r3, [pc, #20]	@ (8005490 <xTaskGetTickCount+0x1c>)
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005480:	687b      	ldr	r3, [r7, #4]
}
 8005482:	4618      	mov	r0, r3
 8005484:	370c      	adds	r7, #12
 8005486:	46bd      	mov	sp, r7
 8005488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800548c:	4770      	bx	lr
 800548e:	bf00      	nop
 8005490:	20000de0 	.word	0x20000de0

08005494 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005494:	b580      	push	{r7, lr}
 8005496:	b086      	sub	sp, #24
 8005498:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800549a:	2300      	movs	r3, #0
 800549c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800549e:	4b4f      	ldr	r3, [pc, #316]	@ (80055dc <xTaskIncrementTick+0x148>)
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	f040 8090 	bne.w	80055c8 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80054a8:	4b4d      	ldr	r3, [pc, #308]	@ (80055e0 <xTaskIncrementTick+0x14c>)
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	3301      	adds	r3, #1
 80054ae:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80054b0:	4a4b      	ldr	r2, [pc, #300]	@ (80055e0 <xTaskIncrementTick+0x14c>)
 80054b2:	693b      	ldr	r3, [r7, #16]
 80054b4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80054b6:	693b      	ldr	r3, [r7, #16]
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d121      	bne.n	8005500 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80054bc:	4b49      	ldr	r3, [pc, #292]	@ (80055e4 <xTaskIncrementTick+0x150>)
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d00b      	beq.n	80054de <xTaskIncrementTick+0x4a>
	__asm volatile
 80054c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054ca:	f383 8811 	msr	BASEPRI, r3
 80054ce:	f3bf 8f6f 	isb	sy
 80054d2:	f3bf 8f4f 	dsb	sy
 80054d6:	603b      	str	r3, [r7, #0]
}
 80054d8:	bf00      	nop
 80054da:	bf00      	nop
 80054dc:	e7fd      	b.n	80054da <xTaskIncrementTick+0x46>
 80054de:	4b41      	ldr	r3, [pc, #260]	@ (80055e4 <xTaskIncrementTick+0x150>)
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	60fb      	str	r3, [r7, #12]
 80054e4:	4b40      	ldr	r3, [pc, #256]	@ (80055e8 <xTaskIncrementTick+0x154>)
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	4a3e      	ldr	r2, [pc, #248]	@ (80055e4 <xTaskIncrementTick+0x150>)
 80054ea:	6013      	str	r3, [r2, #0]
 80054ec:	4a3e      	ldr	r2, [pc, #248]	@ (80055e8 <xTaskIncrementTick+0x154>)
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	6013      	str	r3, [r2, #0]
 80054f2:	4b3e      	ldr	r3, [pc, #248]	@ (80055ec <xTaskIncrementTick+0x158>)
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	3301      	adds	r3, #1
 80054f8:	4a3c      	ldr	r2, [pc, #240]	@ (80055ec <xTaskIncrementTick+0x158>)
 80054fa:	6013      	str	r3, [r2, #0]
 80054fc:	f000 fae2 	bl	8005ac4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005500:	4b3b      	ldr	r3, [pc, #236]	@ (80055f0 <xTaskIncrementTick+0x15c>)
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	693a      	ldr	r2, [r7, #16]
 8005506:	429a      	cmp	r2, r3
 8005508:	d349      	bcc.n	800559e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800550a:	4b36      	ldr	r3, [pc, #216]	@ (80055e4 <xTaskIncrementTick+0x150>)
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	2b00      	cmp	r3, #0
 8005512:	d104      	bne.n	800551e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005514:	4b36      	ldr	r3, [pc, #216]	@ (80055f0 <xTaskIncrementTick+0x15c>)
 8005516:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800551a:	601a      	str	r2, [r3, #0]
					break;
 800551c:	e03f      	b.n	800559e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800551e:	4b31      	ldr	r3, [pc, #196]	@ (80055e4 <xTaskIncrementTick+0x150>)
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	68db      	ldr	r3, [r3, #12]
 8005524:	68db      	ldr	r3, [r3, #12]
 8005526:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005528:	68bb      	ldr	r3, [r7, #8]
 800552a:	685b      	ldr	r3, [r3, #4]
 800552c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800552e:	693a      	ldr	r2, [r7, #16]
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	429a      	cmp	r2, r3
 8005534:	d203      	bcs.n	800553e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005536:	4a2e      	ldr	r2, [pc, #184]	@ (80055f0 <xTaskIncrementTick+0x15c>)
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800553c:	e02f      	b.n	800559e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800553e:	68bb      	ldr	r3, [r7, #8]
 8005540:	3304      	adds	r3, #4
 8005542:	4618      	mov	r0, r3
 8005544:	f7fe fdc8 	bl	80040d8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005548:	68bb      	ldr	r3, [r7, #8]
 800554a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800554c:	2b00      	cmp	r3, #0
 800554e:	d004      	beq.n	800555a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005550:	68bb      	ldr	r3, [r7, #8]
 8005552:	3318      	adds	r3, #24
 8005554:	4618      	mov	r0, r3
 8005556:	f7fe fdbf 	bl	80040d8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800555a:	68bb      	ldr	r3, [r7, #8]
 800555c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800555e:	4b25      	ldr	r3, [pc, #148]	@ (80055f4 <xTaskIncrementTick+0x160>)
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	429a      	cmp	r2, r3
 8005564:	d903      	bls.n	800556e <xTaskIncrementTick+0xda>
 8005566:	68bb      	ldr	r3, [r7, #8]
 8005568:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800556a:	4a22      	ldr	r2, [pc, #136]	@ (80055f4 <xTaskIncrementTick+0x160>)
 800556c:	6013      	str	r3, [r2, #0]
 800556e:	68bb      	ldr	r3, [r7, #8]
 8005570:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005572:	4613      	mov	r3, r2
 8005574:	009b      	lsls	r3, r3, #2
 8005576:	4413      	add	r3, r2
 8005578:	009b      	lsls	r3, r3, #2
 800557a:	4a1f      	ldr	r2, [pc, #124]	@ (80055f8 <xTaskIncrementTick+0x164>)
 800557c:	441a      	add	r2, r3
 800557e:	68bb      	ldr	r3, [r7, #8]
 8005580:	3304      	adds	r3, #4
 8005582:	4619      	mov	r1, r3
 8005584:	4610      	mov	r0, r2
 8005586:	f7fe fd4a 	bl	800401e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800558a:	68bb      	ldr	r3, [r7, #8]
 800558c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800558e:	4b1b      	ldr	r3, [pc, #108]	@ (80055fc <xTaskIncrementTick+0x168>)
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005594:	429a      	cmp	r2, r3
 8005596:	d3b8      	bcc.n	800550a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8005598:	2301      	movs	r3, #1
 800559a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800559c:	e7b5      	b.n	800550a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800559e:	4b17      	ldr	r3, [pc, #92]	@ (80055fc <xTaskIncrementTick+0x168>)
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80055a4:	4914      	ldr	r1, [pc, #80]	@ (80055f8 <xTaskIncrementTick+0x164>)
 80055a6:	4613      	mov	r3, r2
 80055a8:	009b      	lsls	r3, r3, #2
 80055aa:	4413      	add	r3, r2
 80055ac:	009b      	lsls	r3, r3, #2
 80055ae:	440b      	add	r3, r1
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	2b01      	cmp	r3, #1
 80055b4:	d901      	bls.n	80055ba <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 80055b6:	2301      	movs	r3, #1
 80055b8:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80055ba:	4b11      	ldr	r3, [pc, #68]	@ (8005600 <xTaskIncrementTick+0x16c>)
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d007      	beq.n	80055d2 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 80055c2:	2301      	movs	r3, #1
 80055c4:	617b      	str	r3, [r7, #20]
 80055c6:	e004      	b.n	80055d2 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80055c8:	4b0e      	ldr	r3, [pc, #56]	@ (8005604 <xTaskIncrementTick+0x170>)
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	3301      	adds	r3, #1
 80055ce:	4a0d      	ldr	r2, [pc, #52]	@ (8005604 <xTaskIncrementTick+0x170>)
 80055d0:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80055d2:	697b      	ldr	r3, [r7, #20]
}
 80055d4:	4618      	mov	r0, r3
 80055d6:	3718      	adds	r7, #24
 80055d8:	46bd      	mov	sp, r7
 80055da:	bd80      	pop	{r7, pc}
 80055dc:	20000e04 	.word	0x20000e04
 80055e0:	20000de0 	.word	0x20000de0
 80055e4:	20000d94 	.word	0x20000d94
 80055e8:	20000d98 	.word	0x20000d98
 80055ec:	20000df4 	.word	0x20000df4
 80055f0:	20000dfc 	.word	0x20000dfc
 80055f4:	20000de4 	.word	0x20000de4
 80055f8:	2000090c 	.word	0x2000090c
 80055fc:	20000908 	.word	0x20000908
 8005600:	20000df0 	.word	0x20000df0
 8005604:	20000dec 	.word	0x20000dec

08005608 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005608:	b480      	push	{r7}
 800560a:	b085      	sub	sp, #20
 800560c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800560e:	4b2b      	ldr	r3, [pc, #172]	@ (80056bc <vTaskSwitchContext+0xb4>)
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	2b00      	cmp	r3, #0
 8005614:	d003      	beq.n	800561e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005616:	4b2a      	ldr	r3, [pc, #168]	@ (80056c0 <vTaskSwitchContext+0xb8>)
 8005618:	2201      	movs	r2, #1
 800561a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800561c:	e047      	b.n	80056ae <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800561e:	4b28      	ldr	r3, [pc, #160]	@ (80056c0 <vTaskSwitchContext+0xb8>)
 8005620:	2200      	movs	r2, #0
 8005622:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005624:	4b27      	ldr	r3, [pc, #156]	@ (80056c4 <vTaskSwitchContext+0xbc>)
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	60fb      	str	r3, [r7, #12]
 800562a:	e011      	b.n	8005650 <vTaskSwitchContext+0x48>
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	2b00      	cmp	r3, #0
 8005630:	d10b      	bne.n	800564a <vTaskSwitchContext+0x42>
	__asm volatile
 8005632:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005636:	f383 8811 	msr	BASEPRI, r3
 800563a:	f3bf 8f6f 	isb	sy
 800563e:	f3bf 8f4f 	dsb	sy
 8005642:	607b      	str	r3, [r7, #4]
}
 8005644:	bf00      	nop
 8005646:	bf00      	nop
 8005648:	e7fd      	b.n	8005646 <vTaskSwitchContext+0x3e>
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	3b01      	subs	r3, #1
 800564e:	60fb      	str	r3, [r7, #12]
 8005650:	491d      	ldr	r1, [pc, #116]	@ (80056c8 <vTaskSwitchContext+0xc0>)
 8005652:	68fa      	ldr	r2, [r7, #12]
 8005654:	4613      	mov	r3, r2
 8005656:	009b      	lsls	r3, r3, #2
 8005658:	4413      	add	r3, r2
 800565a:	009b      	lsls	r3, r3, #2
 800565c:	440b      	add	r3, r1
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	2b00      	cmp	r3, #0
 8005662:	d0e3      	beq.n	800562c <vTaskSwitchContext+0x24>
 8005664:	68fa      	ldr	r2, [r7, #12]
 8005666:	4613      	mov	r3, r2
 8005668:	009b      	lsls	r3, r3, #2
 800566a:	4413      	add	r3, r2
 800566c:	009b      	lsls	r3, r3, #2
 800566e:	4a16      	ldr	r2, [pc, #88]	@ (80056c8 <vTaskSwitchContext+0xc0>)
 8005670:	4413      	add	r3, r2
 8005672:	60bb      	str	r3, [r7, #8]
 8005674:	68bb      	ldr	r3, [r7, #8]
 8005676:	685b      	ldr	r3, [r3, #4]
 8005678:	685a      	ldr	r2, [r3, #4]
 800567a:	68bb      	ldr	r3, [r7, #8]
 800567c:	605a      	str	r2, [r3, #4]
 800567e:	68bb      	ldr	r3, [r7, #8]
 8005680:	685a      	ldr	r2, [r3, #4]
 8005682:	68bb      	ldr	r3, [r7, #8]
 8005684:	3308      	adds	r3, #8
 8005686:	429a      	cmp	r2, r3
 8005688:	d104      	bne.n	8005694 <vTaskSwitchContext+0x8c>
 800568a:	68bb      	ldr	r3, [r7, #8]
 800568c:	685b      	ldr	r3, [r3, #4]
 800568e:	685a      	ldr	r2, [r3, #4]
 8005690:	68bb      	ldr	r3, [r7, #8]
 8005692:	605a      	str	r2, [r3, #4]
 8005694:	68bb      	ldr	r3, [r7, #8]
 8005696:	685b      	ldr	r3, [r3, #4]
 8005698:	68db      	ldr	r3, [r3, #12]
 800569a:	4a0c      	ldr	r2, [pc, #48]	@ (80056cc <vTaskSwitchContext+0xc4>)
 800569c:	6013      	str	r3, [r2, #0]
 800569e:	4a09      	ldr	r2, [pc, #36]	@ (80056c4 <vTaskSwitchContext+0xbc>)
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80056a4:	4b09      	ldr	r3, [pc, #36]	@ (80056cc <vTaskSwitchContext+0xc4>)
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	3354      	adds	r3, #84	@ 0x54
 80056aa:	4a09      	ldr	r2, [pc, #36]	@ (80056d0 <vTaskSwitchContext+0xc8>)
 80056ac:	6013      	str	r3, [r2, #0]
}
 80056ae:	bf00      	nop
 80056b0:	3714      	adds	r7, #20
 80056b2:	46bd      	mov	sp, r7
 80056b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b8:	4770      	bx	lr
 80056ba:	bf00      	nop
 80056bc:	20000e04 	.word	0x20000e04
 80056c0:	20000df0 	.word	0x20000df0
 80056c4:	20000de4 	.word	0x20000de4
 80056c8:	2000090c 	.word	0x2000090c
 80056cc:	20000908 	.word	0x20000908
 80056d0:	2000001c 	.word	0x2000001c

080056d4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80056d4:	b580      	push	{r7, lr}
 80056d6:	b084      	sub	sp, #16
 80056d8:	af00      	add	r7, sp, #0
 80056da:	6078      	str	r0, [r7, #4]
 80056dc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d10b      	bne.n	80056fc <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80056e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056e8:	f383 8811 	msr	BASEPRI, r3
 80056ec:	f3bf 8f6f 	isb	sy
 80056f0:	f3bf 8f4f 	dsb	sy
 80056f4:	60fb      	str	r3, [r7, #12]
}
 80056f6:	bf00      	nop
 80056f8:	bf00      	nop
 80056fa:	e7fd      	b.n	80056f8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80056fc:	4b07      	ldr	r3, [pc, #28]	@ (800571c <vTaskPlaceOnEventList+0x48>)
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	3318      	adds	r3, #24
 8005702:	4619      	mov	r1, r3
 8005704:	6878      	ldr	r0, [r7, #4]
 8005706:	f7fe fcae 	bl	8004066 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800570a:	2101      	movs	r1, #1
 800570c:	6838      	ldr	r0, [r7, #0]
 800570e:	f000 fa87 	bl	8005c20 <prvAddCurrentTaskToDelayedList>
}
 8005712:	bf00      	nop
 8005714:	3710      	adds	r7, #16
 8005716:	46bd      	mov	sp, r7
 8005718:	bd80      	pop	{r7, pc}
 800571a:	bf00      	nop
 800571c:	20000908 	.word	0x20000908

08005720 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005720:	b580      	push	{r7, lr}
 8005722:	b086      	sub	sp, #24
 8005724:	af00      	add	r7, sp, #0
 8005726:	60f8      	str	r0, [r7, #12]
 8005728:	60b9      	str	r1, [r7, #8]
 800572a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	2b00      	cmp	r3, #0
 8005730:	d10b      	bne.n	800574a <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8005732:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005736:	f383 8811 	msr	BASEPRI, r3
 800573a:	f3bf 8f6f 	isb	sy
 800573e:	f3bf 8f4f 	dsb	sy
 8005742:	617b      	str	r3, [r7, #20]
}
 8005744:	bf00      	nop
 8005746:	bf00      	nop
 8005748:	e7fd      	b.n	8005746 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800574a:	4b0a      	ldr	r3, [pc, #40]	@ (8005774 <vTaskPlaceOnEventListRestricted+0x54>)
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	3318      	adds	r3, #24
 8005750:	4619      	mov	r1, r3
 8005752:	68f8      	ldr	r0, [r7, #12]
 8005754:	f7fe fc63 	bl	800401e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	2b00      	cmp	r3, #0
 800575c:	d002      	beq.n	8005764 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800575e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005762:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8005764:	6879      	ldr	r1, [r7, #4]
 8005766:	68b8      	ldr	r0, [r7, #8]
 8005768:	f000 fa5a 	bl	8005c20 <prvAddCurrentTaskToDelayedList>
	}
 800576c:	bf00      	nop
 800576e:	3718      	adds	r7, #24
 8005770:	46bd      	mov	sp, r7
 8005772:	bd80      	pop	{r7, pc}
 8005774:	20000908 	.word	0x20000908

08005778 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005778:	b580      	push	{r7, lr}
 800577a:	b086      	sub	sp, #24
 800577c:	af00      	add	r7, sp, #0
 800577e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	68db      	ldr	r3, [r3, #12]
 8005784:	68db      	ldr	r3, [r3, #12]
 8005786:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005788:	693b      	ldr	r3, [r7, #16]
 800578a:	2b00      	cmp	r3, #0
 800578c:	d10b      	bne.n	80057a6 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800578e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005792:	f383 8811 	msr	BASEPRI, r3
 8005796:	f3bf 8f6f 	isb	sy
 800579a:	f3bf 8f4f 	dsb	sy
 800579e:	60fb      	str	r3, [r7, #12]
}
 80057a0:	bf00      	nop
 80057a2:	bf00      	nop
 80057a4:	e7fd      	b.n	80057a2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80057a6:	693b      	ldr	r3, [r7, #16]
 80057a8:	3318      	adds	r3, #24
 80057aa:	4618      	mov	r0, r3
 80057ac:	f7fe fc94 	bl	80040d8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80057b0:	4b1d      	ldr	r3, [pc, #116]	@ (8005828 <xTaskRemoveFromEventList+0xb0>)
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d11d      	bne.n	80057f4 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80057b8:	693b      	ldr	r3, [r7, #16]
 80057ba:	3304      	adds	r3, #4
 80057bc:	4618      	mov	r0, r3
 80057be:	f7fe fc8b 	bl	80040d8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80057c2:	693b      	ldr	r3, [r7, #16]
 80057c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80057c6:	4b19      	ldr	r3, [pc, #100]	@ (800582c <xTaskRemoveFromEventList+0xb4>)
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	429a      	cmp	r2, r3
 80057cc:	d903      	bls.n	80057d6 <xTaskRemoveFromEventList+0x5e>
 80057ce:	693b      	ldr	r3, [r7, #16]
 80057d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057d2:	4a16      	ldr	r2, [pc, #88]	@ (800582c <xTaskRemoveFromEventList+0xb4>)
 80057d4:	6013      	str	r3, [r2, #0]
 80057d6:	693b      	ldr	r3, [r7, #16]
 80057d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80057da:	4613      	mov	r3, r2
 80057dc:	009b      	lsls	r3, r3, #2
 80057de:	4413      	add	r3, r2
 80057e0:	009b      	lsls	r3, r3, #2
 80057e2:	4a13      	ldr	r2, [pc, #76]	@ (8005830 <xTaskRemoveFromEventList+0xb8>)
 80057e4:	441a      	add	r2, r3
 80057e6:	693b      	ldr	r3, [r7, #16]
 80057e8:	3304      	adds	r3, #4
 80057ea:	4619      	mov	r1, r3
 80057ec:	4610      	mov	r0, r2
 80057ee:	f7fe fc16 	bl	800401e <vListInsertEnd>
 80057f2:	e005      	b.n	8005800 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80057f4:	693b      	ldr	r3, [r7, #16]
 80057f6:	3318      	adds	r3, #24
 80057f8:	4619      	mov	r1, r3
 80057fa:	480e      	ldr	r0, [pc, #56]	@ (8005834 <xTaskRemoveFromEventList+0xbc>)
 80057fc:	f7fe fc0f 	bl	800401e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005800:	693b      	ldr	r3, [r7, #16]
 8005802:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005804:	4b0c      	ldr	r3, [pc, #48]	@ (8005838 <xTaskRemoveFromEventList+0xc0>)
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800580a:	429a      	cmp	r2, r3
 800580c:	d905      	bls.n	800581a <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800580e:	2301      	movs	r3, #1
 8005810:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005812:	4b0a      	ldr	r3, [pc, #40]	@ (800583c <xTaskRemoveFromEventList+0xc4>)
 8005814:	2201      	movs	r2, #1
 8005816:	601a      	str	r2, [r3, #0]
 8005818:	e001      	b.n	800581e <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800581a:	2300      	movs	r3, #0
 800581c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800581e:	697b      	ldr	r3, [r7, #20]
}
 8005820:	4618      	mov	r0, r3
 8005822:	3718      	adds	r7, #24
 8005824:	46bd      	mov	sp, r7
 8005826:	bd80      	pop	{r7, pc}
 8005828:	20000e04 	.word	0x20000e04
 800582c:	20000de4 	.word	0x20000de4
 8005830:	2000090c 	.word	0x2000090c
 8005834:	20000d9c 	.word	0x20000d9c
 8005838:	20000908 	.word	0x20000908
 800583c:	20000df0 	.word	0x20000df0

08005840 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005840:	b480      	push	{r7}
 8005842:	b083      	sub	sp, #12
 8005844:	af00      	add	r7, sp, #0
 8005846:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005848:	4b06      	ldr	r3, [pc, #24]	@ (8005864 <vTaskInternalSetTimeOutState+0x24>)
 800584a:	681a      	ldr	r2, [r3, #0]
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005850:	4b05      	ldr	r3, [pc, #20]	@ (8005868 <vTaskInternalSetTimeOutState+0x28>)
 8005852:	681a      	ldr	r2, [r3, #0]
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	605a      	str	r2, [r3, #4]
}
 8005858:	bf00      	nop
 800585a:	370c      	adds	r7, #12
 800585c:	46bd      	mov	sp, r7
 800585e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005862:	4770      	bx	lr
 8005864:	20000df4 	.word	0x20000df4
 8005868:	20000de0 	.word	0x20000de0

0800586c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800586c:	b580      	push	{r7, lr}
 800586e:	b088      	sub	sp, #32
 8005870:	af00      	add	r7, sp, #0
 8005872:	6078      	str	r0, [r7, #4]
 8005874:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	2b00      	cmp	r3, #0
 800587a:	d10b      	bne.n	8005894 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800587c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005880:	f383 8811 	msr	BASEPRI, r3
 8005884:	f3bf 8f6f 	isb	sy
 8005888:	f3bf 8f4f 	dsb	sy
 800588c:	613b      	str	r3, [r7, #16]
}
 800588e:	bf00      	nop
 8005890:	bf00      	nop
 8005892:	e7fd      	b.n	8005890 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8005894:	683b      	ldr	r3, [r7, #0]
 8005896:	2b00      	cmp	r3, #0
 8005898:	d10b      	bne.n	80058b2 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800589a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800589e:	f383 8811 	msr	BASEPRI, r3
 80058a2:	f3bf 8f6f 	isb	sy
 80058a6:	f3bf 8f4f 	dsb	sy
 80058aa:	60fb      	str	r3, [r7, #12]
}
 80058ac:	bf00      	nop
 80058ae:	bf00      	nop
 80058b0:	e7fd      	b.n	80058ae <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80058b2:	f000 fe91 	bl	80065d8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80058b6:	4b1d      	ldr	r3, [pc, #116]	@ (800592c <xTaskCheckForTimeOut+0xc0>)
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	685b      	ldr	r3, [r3, #4]
 80058c0:	69ba      	ldr	r2, [r7, #24]
 80058c2:	1ad3      	subs	r3, r2, r3
 80058c4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80058c6:	683b      	ldr	r3, [r7, #0]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80058ce:	d102      	bne.n	80058d6 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80058d0:	2300      	movs	r3, #0
 80058d2:	61fb      	str	r3, [r7, #28]
 80058d4:	e023      	b.n	800591e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681a      	ldr	r2, [r3, #0]
 80058da:	4b15      	ldr	r3, [pc, #84]	@ (8005930 <xTaskCheckForTimeOut+0xc4>)
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	429a      	cmp	r2, r3
 80058e0:	d007      	beq.n	80058f2 <xTaskCheckForTimeOut+0x86>
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	685b      	ldr	r3, [r3, #4]
 80058e6:	69ba      	ldr	r2, [r7, #24]
 80058e8:	429a      	cmp	r2, r3
 80058ea:	d302      	bcc.n	80058f2 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80058ec:	2301      	movs	r3, #1
 80058ee:	61fb      	str	r3, [r7, #28]
 80058f0:	e015      	b.n	800591e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80058f2:	683b      	ldr	r3, [r7, #0]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	697a      	ldr	r2, [r7, #20]
 80058f8:	429a      	cmp	r2, r3
 80058fa:	d20b      	bcs.n	8005914 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80058fc:	683b      	ldr	r3, [r7, #0]
 80058fe:	681a      	ldr	r2, [r3, #0]
 8005900:	697b      	ldr	r3, [r7, #20]
 8005902:	1ad2      	subs	r2, r2, r3
 8005904:	683b      	ldr	r3, [r7, #0]
 8005906:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005908:	6878      	ldr	r0, [r7, #4]
 800590a:	f7ff ff99 	bl	8005840 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800590e:	2300      	movs	r3, #0
 8005910:	61fb      	str	r3, [r7, #28]
 8005912:	e004      	b.n	800591e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8005914:	683b      	ldr	r3, [r7, #0]
 8005916:	2200      	movs	r2, #0
 8005918:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800591a:	2301      	movs	r3, #1
 800591c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800591e:	f000 fe8d 	bl	800663c <vPortExitCritical>

	return xReturn;
 8005922:	69fb      	ldr	r3, [r7, #28]
}
 8005924:	4618      	mov	r0, r3
 8005926:	3720      	adds	r7, #32
 8005928:	46bd      	mov	sp, r7
 800592a:	bd80      	pop	{r7, pc}
 800592c:	20000de0 	.word	0x20000de0
 8005930:	20000df4 	.word	0x20000df4

08005934 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005934:	b480      	push	{r7}
 8005936:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005938:	4b03      	ldr	r3, [pc, #12]	@ (8005948 <vTaskMissedYield+0x14>)
 800593a:	2201      	movs	r2, #1
 800593c:	601a      	str	r2, [r3, #0]
}
 800593e:	bf00      	nop
 8005940:	46bd      	mov	sp, r7
 8005942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005946:	4770      	bx	lr
 8005948:	20000df0 	.word	0x20000df0

0800594c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800594c:	b580      	push	{r7, lr}
 800594e:	b082      	sub	sp, #8
 8005950:	af00      	add	r7, sp, #0
 8005952:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005954:	f000 f852 	bl	80059fc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005958:	4b06      	ldr	r3, [pc, #24]	@ (8005974 <prvIdleTask+0x28>)
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	2b01      	cmp	r3, #1
 800595e:	d9f9      	bls.n	8005954 <prvIdleTask+0x8>
			{
				taskYIELD();
 8005960:	4b05      	ldr	r3, [pc, #20]	@ (8005978 <prvIdleTask+0x2c>)
 8005962:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005966:	601a      	str	r2, [r3, #0]
 8005968:	f3bf 8f4f 	dsb	sy
 800596c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005970:	e7f0      	b.n	8005954 <prvIdleTask+0x8>
 8005972:	bf00      	nop
 8005974:	2000090c 	.word	0x2000090c
 8005978:	e000ed04 	.word	0xe000ed04

0800597c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800597c:	b580      	push	{r7, lr}
 800597e:	b082      	sub	sp, #8
 8005980:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005982:	2300      	movs	r3, #0
 8005984:	607b      	str	r3, [r7, #4]
 8005986:	e00c      	b.n	80059a2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005988:	687a      	ldr	r2, [r7, #4]
 800598a:	4613      	mov	r3, r2
 800598c:	009b      	lsls	r3, r3, #2
 800598e:	4413      	add	r3, r2
 8005990:	009b      	lsls	r3, r3, #2
 8005992:	4a12      	ldr	r2, [pc, #72]	@ (80059dc <prvInitialiseTaskLists+0x60>)
 8005994:	4413      	add	r3, r2
 8005996:	4618      	mov	r0, r3
 8005998:	f7fe fb14 	bl	8003fc4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	3301      	adds	r3, #1
 80059a0:	607b      	str	r3, [r7, #4]
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	2b37      	cmp	r3, #55	@ 0x37
 80059a6:	d9ef      	bls.n	8005988 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80059a8:	480d      	ldr	r0, [pc, #52]	@ (80059e0 <prvInitialiseTaskLists+0x64>)
 80059aa:	f7fe fb0b 	bl	8003fc4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80059ae:	480d      	ldr	r0, [pc, #52]	@ (80059e4 <prvInitialiseTaskLists+0x68>)
 80059b0:	f7fe fb08 	bl	8003fc4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80059b4:	480c      	ldr	r0, [pc, #48]	@ (80059e8 <prvInitialiseTaskLists+0x6c>)
 80059b6:	f7fe fb05 	bl	8003fc4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80059ba:	480c      	ldr	r0, [pc, #48]	@ (80059ec <prvInitialiseTaskLists+0x70>)
 80059bc:	f7fe fb02 	bl	8003fc4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80059c0:	480b      	ldr	r0, [pc, #44]	@ (80059f0 <prvInitialiseTaskLists+0x74>)
 80059c2:	f7fe faff 	bl	8003fc4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80059c6:	4b0b      	ldr	r3, [pc, #44]	@ (80059f4 <prvInitialiseTaskLists+0x78>)
 80059c8:	4a05      	ldr	r2, [pc, #20]	@ (80059e0 <prvInitialiseTaskLists+0x64>)
 80059ca:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80059cc:	4b0a      	ldr	r3, [pc, #40]	@ (80059f8 <prvInitialiseTaskLists+0x7c>)
 80059ce:	4a05      	ldr	r2, [pc, #20]	@ (80059e4 <prvInitialiseTaskLists+0x68>)
 80059d0:	601a      	str	r2, [r3, #0]
}
 80059d2:	bf00      	nop
 80059d4:	3708      	adds	r7, #8
 80059d6:	46bd      	mov	sp, r7
 80059d8:	bd80      	pop	{r7, pc}
 80059da:	bf00      	nop
 80059dc:	2000090c 	.word	0x2000090c
 80059e0:	20000d6c 	.word	0x20000d6c
 80059e4:	20000d80 	.word	0x20000d80
 80059e8:	20000d9c 	.word	0x20000d9c
 80059ec:	20000db0 	.word	0x20000db0
 80059f0:	20000dc8 	.word	0x20000dc8
 80059f4:	20000d94 	.word	0x20000d94
 80059f8:	20000d98 	.word	0x20000d98

080059fc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80059fc:	b580      	push	{r7, lr}
 80059fe:	b082      	sub	sp, #8
 8005a00:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005a02:	e019      	b.n	8005a38 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005a04:	f000 fde8 	bl	80065d8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005a08:	4b10      	ldr	r3, [pc, #64]	@ (8005a4c <prvCheckTasksWaitingTermination+0x50>)
 8005a0a:	68db      	ldr	r3, [r3, #12]
 8005a0c:	68db      	ldr	r3, [r3, #12]
 8005a0e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	3304      	adds	r3, #4
 8005a14:	4618      	mov	r0, r3
 8005a16:	f7fe fb5f 	bl	80040d8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005a1a:	4b0d      	ldr	r3, [pc, #52]	@ (8005a50 <prvCheckTasksWaitingTermination+0x54>)
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	3b01      	subs	r3, #1
 8005a20:	4a0b      	ldr	r2, [pc, #44]	@ (8005a50 <prvCheckTasksWaitingTermination+0x54>)
 8005a22:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005a24:	4b0b      	ldr	r3, [pc, #44]	@ (8005a54 <prvCheckTasksWaitingTermination+0x58>)
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	3b01      	subs	r3, #1
 8005a2a:	4a0a      	ldr	r2, [pc, #40]	@ (8005a54 <prvCheckTasksWaitingTermination+0x58>)
 8005a2c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005a2e:	f000 fe05 	bl	800663c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005a32:	6878      	ldr	r0, [r7, #4]
 8005a34:	f000 f810 	bl	8005a58 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005a38:	4b06      	ldr	r3, [pc, #24]	@ (8005a54 <prvCheckTasksWaitingTermination+0x58>)
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d1e1      	bne.n	8005a04 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005a40:	bf00      	nop
 8005a42:	bf00      	nop
 8005a44:	3708      	adds	r7, #8
 8005a46:	46bd      	mov	sp, r7
 8005a48:	bd80      	pop	{r7, pc}
 8005a4a:	bf00      	nop
 8005a4c:	20000db0 	.word	0x20000db0
 8005a50:	20000ddc 	.word	0x20000ddc
 8005a54:	20000dc4 	.word	0x20000dc4

08005a58 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005a58:	b580      	push	{r7, lr}
 8005a5a:	b084      	sub	sp, #16
 8005a5c:	af00      	add	r7, sp, #0
 8005a5e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	3354      	adds	r3, #84	@ 0x54
 8005a64:	4618      	mov	r0, r3
 8005a66:	f001 fae9 	bl	800703c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d108      	bne.n	8005a86 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a78:	4618      	mov	r0, r3
 8005a7a:	f000 ff9d 	bl	80069b8 <vPortFree>
				vPortFree( pxTCB );
 8005a7e:	6878      	ldr	r0, [r7, #4]
 8005a80:	f000 ff9a 	bl	80069b8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005a84:	e019      	b.n	8005aba <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005a8c:	2b01      	cmp	r3, #1
 8005a8e:	d103      	bne.n	8005a98 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8005a90:	6878      	ldr	r0, [r7, #4]
 8005a92:	f000 ff91 	bl	80069b8 <vPortFree>
	}
 8005a96:	e010      	b.n	8005aba <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005a9e:	2b02      	cmp	r3, #2
 8005aa0:	d00b      	beq.n	8005aba <prvDeleteTCB+0x62>
	__asm volatile
 8005aa2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005aa6:	f383 8811 	msr	BASEPRI, r3
 8005aaa:	f3bf 8f6f 	isb	sy
 8005aae:	f3bf 8f4f 	dsb	sy
 8005ab2:	60fb      	str	r3, [r7, #12]
}
 8005ab4:	bf00      	nop
 8005ab6:	bf00      	nop
 8005ab8:	e7fd      	b.n	8005ab6 <prvDeleteTCB+0x5e>
	}
 8005aba:	bf00      	nop
 8005abc:	3710      	adds	r7, #16
 8005abe:	46bd      	mov	sp, r7
 8005ac0:	bd80      	pop	{r7, pc}
	...

08005ac4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005ac4:	b480      	push	{r7}
 8005ac6:	b083      	sub	sp, #12
 8005ac8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005aca:	4b0c      	ldr	r3, [pc, #48]	@ (8005afc <prvResetNextTaskUnblockTime+0x38>)
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d104      	bne.n	8005ade <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005ad4:	4b0a      	ldr	r3, [pc, #40]	@ (8005b00 <prvResetNextTaskUnblockTime+0x3c>)
 8005ad6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005ada:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005adc:	e008      	b.n	8005af0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005ade:	4b07      	ldr	r3, [pc, #28]	@ (8005afc <prvResetNextTaskUnblockTime+0x38>)
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	68db      	ldr	r3, [r3, #12]
 8005ae4:	68db      	ldr	r3, [r3, #12]
 8005ae6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	685b      	ldr	r3, [r3, #4]
 8005aec:	4a04      	ldr	r2, [pc, #16]	@ (8005b00 <prvResetNextTaskUnblockTime+0x3c>)
 8005aee:	6013      	str	r3, [r2, #0]
}
 8005af0:	bf00      	nop
 8005af2:	370c      	adds	r7, #12
 8005af4:	46bd      	mov	sp, r7
 8005af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005afa:	4770      	bx	lr
 8005afc:	20000d94 	.word	0x20000d94
 8005b00:	20000dfc 	.word	0x20000dfc

08005b04 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005b04:	b480      	push	{r7}
 8005b06:	b083      	sub	sp, #12
 8005b08:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005b0a:	4b0b      	ldr	r3, [pc, #44]	@ (8005b38 <xTaskGetSchedulerState+0x34>)
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d102      	bne.n	8005b18 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005b12:	2301      	movs	r3, #1
 8005b14:	607b      	str	r3, [r7, #4]
 8005b16:	e008      	b.n	8005b2a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005b18:	4b08      	ldr	r3, [pc, #32]	@ (8005b3c <xTaskGetSchedulerState+0x38>)
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d102      	bne.n	8005b26 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005b20:	2302      	movs	r3, #2
 8005b22:	607b      	str	r3, [r7, #4]
 8005b24:	e001      	b.n	8005b2a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005b26:	2300      	movs	r3, #0
 8005b28:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005b2a:	687b      	ldr	r3, [r7, #4]
	}
 8005b2c:	4618      	mov	r0, r3
 8005b2e:	370c      	adds	r7, #12
 8005b30:	46bd      	mov	sp, r7
 8005b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b36:	4770      	bx	lr
 8005b38:	20000de8 	.word	0x20000de8
 8005b3c:	20000e04 	.word	0x20000e04

08005b40 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005b40:	b580      	push	{r7, lr}
 8005b42:	b086      	sub	sp, #24
 8005b44:	af00      	add	r7, sp, #0
 8005b46:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005b4c:	2300      	movs	r3, #0
 8005b4e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d058      	beq.n	8005c08 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005b56:	4b2f      	ldr	r3, [pc, #188]	@ (8005c14 <xTaskPriorityDisinherit+0xd4>)
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	693a      	ldr	r2, [r7, #16]
 8005b5c:	429a      	cmp	r2, r3
 8005b5e:	d00b      	beq.n	8005b78 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8005b60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b64:	f383 8811 	msr	BASEPRI, r3
 8005b68:	f3bf 8f6f 	isb	sy
 8005b6c:	f3bf 8f4f 	dsb	sy
 8005b70:	60fb      	str	r3, [r7, #12]
}
 8005b72:	bf00      	nop
 8005b74:	bf00      	nop
 8005b76:	e7fd      	b.n	8005b74 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8005b78:	693b      	ldr	r3, [r7, #16]
 8005b7a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d10b      	bne.n	8005b98 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8005b80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b84:	f383 8811 	msr	BASEPRI, r3
 8005b88:	f3bf 8f6f 	isb	sy
 8005b8c:	f3bf 8f4f 	dsb	sy
 8005b90:	60bb      	str	r3, [r7, #8]
}
 8005b92:	bf00      	nop
 8005b94:	bf00      	nop
 8005b96:	e7fd      	b.n	8005b94 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8005b98:	693b      	ldr	r3, [r7, #16]
 8005b9a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b9c:	1e5a      	subs	r2, r3, #1
 8005b9e:	693b      	ldr	r3, [r7, #16]
 8005ba0:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005ba2:	693b      	ldr	r3, [r7, #16]
 8005ba4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ba6:	693b      	ldr	r3, [r7, #16]
 8005ba8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005baa:	429a      	cmp	r2, r3
 8005bac:	d02c      	beq.n	8005c08 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005bae:	693b      	ldr	r3, [r7, #16]
 8005bb0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d128      	bne.n	8005c08 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005bb6:	693b      	ldr	r3, [r7, #16]
 8005bb8:	3304      	adds	r3, #4
 8005bba:	4618      	mov	r0, r3
 8005bbc:	f7fe fa8c 	bl	80040d8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005bc0:	693b      	ldr	r3, [r7, #16]
 8005bc2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005bc4:	693b      	ldr	r3, [r7, #16]
 8005bc6:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005bc8:	693b      	ldr	r3, [r7, #16]
 8005bca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bcc:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005bd0:	693b      	ldr	r3, [r7, #16]
 8005bd2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005bd4:	693b      	ldr	r3, [r7, #16]
 8005bd6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005bd8:	4b0f      	ldr	r3, [pc, #60]	@ (8005c18 <xTaskPriorityDisinherit+0xd8>)
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	429a      	cmp	r2, r3
 8005bde:	d903      	bls.n	8005be8 <xTaskPriorityDisinherit+0xa8>
 8005be0:	693b      	ldr	r3, [r7, #16]
 8005be2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005be4:	4a0c      	ldr	r2, [pc, #48]	@ (8005c18 <xTaskPriorityDisinherit+0xd8>)
 8005be6:	6013      	str	r3, [r2, #0]
 8005be8:	693b      	ldr	r3, [r7, #16]
 8005bea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005bec:	4613      	mov	r3, r2
 8005bee:	009b      	lsls	r3, r3, #2
 8005bf0:	4413      	add	r3, r2
 8005bf2:	009b      	lsls	r3, r3, #2
 8005bf4:	4a09      	ldr	r2, [pc, #36]	@ (8005c1c <xTaskPriorityDisinherit+0xdc>)
 8005bf6:	441a      	add	r2, r3
 8005bf8:	693b      	ldr	r3, [r7, #16]
 8005bfa:	3304      	adds	r3, #4
 8005bfc:	4619      	mov	r1, r3
 8005bfe:	4610      	mov	r0, r2
 8005c00:	f7fe fa0d 	bl	800401e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005c04:	2301      	movs	r3, #1
 8005c06:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005c08:	697b      	ldr	r3, [r7, #20]
	}
 8005c0a:	4618      	mov	r0, r3
 8005c0c:	3718      	adds	r7, #24
 8005c0e:	46bd      	mov	sp, r7
 8005c10:	bd80      	pop	{r7, pc}
 8005c12:	bf00      	nop
 8005c14:	20000908 	.word	0x20000908
 8005c18:	20000de4 	.word	0x20000de4
 8005c1c:	2000090c 	.word	0x2000090c

08005c20 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005c20:	b580      	push	{r7, lr}
 8005c22:	b084      	sub	sp, #16
 8005c24:	af00      	add	r7, sp, #0
 8005c26:	6078      	str	r0, [r7, #4]
 8005c28:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005c2a:	4b21      	ldr	r3, [pc, #132]	@ (8005cb0 <prvAddCurrentTaskToDelayedList+0x90>)
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005c30:	4b20      	ldr	r3, [pc, #128]	@ (8005cb4 <prvAddCurrentTaskToDelayedList+0x94>)
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	3304      	adds	r3, #4
 8005c36:	4618      	mov	r0, r3
 8005c38:	f7fe fa4e 	bl	80040d8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005c42:	d10a      	bne.n	8005c5a <prvAddCurrentTaskToDelayedList+0x3a>
 8005c44:	683b      	ldr	r3, [r7, #0]
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d007      	beq.n	8005c5a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005c4a:	4b1a      	ldr	r3, [pc, #104]	@ (8005cb4 <prvAddCurrentTaskToDelayedList+0x94>)
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	3304      	adds	r3, #4
 8005c50:	4619      	mov	r1, r3
 8005c52:	4819      	ldr	r0, [pc, #100]	@ (8005cb8 <prvAddCurrentTaskToDelayedList+0x98>)
 8005c54:	f7fe f9e3 	bl	800401e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005c58:	e026      	b.n	8005ca8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005c5a:	68fa      	ldr	r2, [r7, #12]
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	4413      	add	r3, r2
 8005c60:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005c62:	4b14      	ldr	r3, [pc, #80]	@ (8005cb4 <prvAddCurrentTaskToDelayedList+0x94>)
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	68ba      	ldr	r2, [r7, #8]
 8005c68:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005c6a:	68ba      	ldr	r2, [r7, #8]
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	429a      	cmp	r2, r3
 8005c70:	d209      	bcs.n	8005c86 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005c72:	4b12      	ldr	r3, [pc, #72]	@ (8005cbc <prvAddCurrentTaskToDelayedList+0x9c>)
 8005c74:	681a      	ldr	r2, [r3, #0]
 8005c76:	4b0f      	ldr	r3, [pc, #60]	@ (8005cb4 <prvAddCurrentTaskToDelayedList+0x94>)
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	3304      	adds	r3, #4
 8005c7c:	4619      	mov	r1, r3
 8005c7e:	4610      	mov	r0, r2
 8005c80:	f7fe f9f1 	bl	8004066 <vListInsert>
}
 8005c84:	e010      	b.n	8005ca8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005c86:	4b0e      	ldr	r3, [pc, #56]	@ (8005cc0 <prvAddCurrentTaskToDelayedList+0xa0>)
 8005c88:	681a      	ldr	r2, [r3, #0]
 8005c8a:	4b0a      	ldr	r3, [pc, #40]	@ (8005cb4 <prvAddCurrentTaskToDelayedList+0x94>)
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	3304      	adds	r3, #4
 8005c90:	4619      	mov	r1, r3
 8005c92:	4610      	mov	r0, r2
 8005c94:	f7fe f9e7 	bl	8004066 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005c98:	4b0a      	ldr	r3, [pc, #40]	@ (8005cc4 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	68ba      	ldr	r2, [r7, #8]
 8005c9e:	429a      	cmp	r2, r3
 8005ca0:	d202      	bcs.n	8005ca8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8005ca2:	4a08      	ldr	r2, [pc, #32]	@ (8005cc4 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005ca4:	68bb      	ldr	r3, [r7, #8]
 8005ca6:	6013      	str	r3, [r2, #0]
}
 8005ca8:	bf00      	nop
 8005caa:	3710      	adds	r7, #16
 8005cac:	46bd      	mov	sp, r7
 8005cae:	bd80      	pop	{r7, pc}
 8005cb0:	20000de0 	.word	0x20000de0
 8005cb4:	20000908 	.word	0x20000908
 8005cb8:	20000dc8 	.word	0x20000dc8
 8005cbc:	20000d98 	.word	0x20000d98
 8005cc0:	20000d94 	.word	0x20000d94
 8005cc4:	20000dfc 	.word	0x20000dfc

08005cc8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8005cc8:	b580      	push	{r7, lr}
 8005cca:	b08a      	sub	sp, #40	@ 0x28
 8005ccc:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8005cce:	2300      	movs	r3, #0
 8005cd0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8005cd2:	f000 fb13 	bl	80062fc <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8005cd6:	4b1d      	ldr	r3, [pc, #116]	@ (8005d4c <xTimerCreateTimerTask+0x84>)
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d021      	beq.n	8005d22 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8005cde:	2300      	movs	r3, #0
 8005ce0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8005ce2:	2300      	movs	r3, #0
 8005ce4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8005ce6:	1d3a      	adds	r2, r7, #4
 8005ce8:	f107 0108 	add.w	r1, r7, #8
 8005cec:	f107 030c 	add.w	r3, r7, #12
 8005cf0:	4618      	mov	r0, r3
 8005cf2:	f7fe f94d 	bl	8003f90 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8005cf6:	6879      	ldr	r1, [r7, #4]
 8005cf8:	68bb      	ldr	r3, [r7, #8]
 8005cfa:	68fa      	ldr	r2, [r7, #12]
 8005cfc:	9202      	str	r2, [sp, #8]
 8005cfe:	9301      	str	r3, [sp, #4]
 8005d00:	2302      	movs	r3, #2
 8005d02:	9300      	str	r3, [sp, #0]
 8005d04:	2300      	movs	r3, #0
 8005d06:	460a      	mov	r2, r1
 8005d08:	4911      	ldr	r1, [pc, #68]	@ (8005d50 <xTimerCreateTimerTask+0x88>)
 8005d0a:	4812      	ldr	r0, [pc, #72]	@ (8005d54 <xTimerCreateTimerTask+0x8c>)
 8005d0c:	f7fe ffc6 	bl	8004c9c <xTaskCreateStatic>
 8005d10:	4603      	mov	r3, r0
 8005d12:	4a11      	ldr	r2, [pc, #68]	@ (8005d58 <xTimerCreateTimerTask+0x90>)
 8005d14:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8005d16:	4b10      	ldr	r3, [pc, #64]	@ (8005d58 <xTimerCreateTimerTask+0x90>)
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d001      	beq.n	8005d22 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8005d1e:	2301      	movs	r3, #1
 8005d20:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8005d22:	697b      	ldr	r3, [r7, #20]
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d10b      	bne.n	8005d40 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8005d28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d2c:	f383 8811 	msr	BASEPRI, r3
 8005d30:	f3bf 8f6f 	isb	sy
 8005d34:	f3bf 8f4f 	dsb	sy
 8005d38:	613b      	str	r3, [r7, #16]
}
 8005d3a:	bf00      	nop
 8005d3c:	bf00      	nop
 8005d3e:	e7fd      	b.n	8005d3c <xTimerCreateTimerTask+0x74>
	return xReturn;
 8005d40:	697b      	ldr	r3, [r7, #20]
}
 8005d42:	4618      	mov	r0, r3
 8005d44:	3718      	adds	r7, #24
 8005d46:	46bd      	mov	sp, r7
 8005d48:	bd80      	pop	{r7, pc}
 8005d4a:	bf00      	nop
 8005d4c:	20000e38 	.word	0x20000e38
 8005d50:	08007c90 	.word	0x08007c90
 8005d54:	08005e95 	.word	0x08005e95
 8005d58:	20000e3c 	.word	0x20000e3c

08005d5c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8005d5c:	b580      	push	{r7, lr}
 8005d5e:	b08a      	sub	sp, #40	@ 0x28
 8005d60:	af00      	add	r7, sp, #0
 8005d62:	60f8      	str	r0, [r7, #12]
 8005d64:	60b9      	str	r1, [r7, #8]
 8005d66:	607a      	str	r2, [r7, #4]
 8005d68:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8005d6a:	2300      	movs	r3, #0
 8005d6c:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d10b      	bne.n	8005d8c <xTimerGenericCommand+0x30>
	__asm volatile
 8005d74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d78:	f383 8811 	msr	BASEPRI, r3
 8005d7c:	f3bf 8f6f 	isb	sy
 8005d80:	f3bf 8f4f 	dsb	sy
 8005d84:	623b      	str	r3, [r7, #32]
}
 8005d86:	bf00      	nop
 8005d88:	bf00      	nop
 8005d8a:	e7fd      	b.n	8005d88 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8005d8c:	4b19      	ldr	r3, [pc, #100]	@ (8005df4 <xTimerGenericCommand+0x98>)
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d02a      	beq.n	8005dea <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8005d94:	68bb      	ldr	r3, [r7, #8]
 8005d96:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8005da0:	68bb      	ldr	r3, [r7, #8]
 8005da2:	2b05      	cmp	r3, #5
 8005da4:	dc18      	bgt.n	8005dd8 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8005da6:	f7ff fead 	bl	8005b04 <xTaskGetSchedulerState>
 8005daa:	4603      	mov	r3, r0
 8005dac:	2b02      	cmp	r3, #2
 8005dae:	d109      	bne.n	8005dc4 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8005db0:	4b10      	ldr	r3, [pc, #64]	@ (8005df4 <xTimerGenericCommand+0x98>)
 8005db2:	6818      	ldr	r0, [r3, #0]
 8005db4:	f107 0110 	add.w	r1, r7, #16
 8005db8:	2300      	movs	r3, #0
 8005dba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005dbc:	f7fe fafc 	bl	80043b8 <xQueueGenericSend>
 8005dc0:	6278      	str	r0, [r7, #36]	@ 0x24
 8005dc2:	e012      	b.n	8005dea <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8005dc4:	4b0b      	ldr	r3, [pc, #44]	@ (8005df4 <xTimerGenericCommand+0x98>)
 8005dc6:	6818      	ldr	r0, [r3, #0]
 8005dc8:	f107 0110 	add.w	r1, r7, #16
 8005dcc:	2300      	movs	r3, #0
 8005dce:	2200      	movs	r2, #0
 8005dd0:	f7fe faf2 	bl	80043b8 <xQueueGenericSend>
 8005dd4:	6278      	str	r0, [r7, #36]	@ 0x24
 8005dd6:	e008      	b.n	8005dea <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8005dd8:	4b06      	ldr	r3, [pc, #24]	@ (8005df4 <xTimerGenericCommand+0x98>)
 8005dda:	6818      	ldr	r0, [r3, #0]
 8005ddc:	f107 0110 	add.w	r1, r7, #16
 8005de0:	2300      	movs	r3, #0
 8005de2:	683a      	ldr	r2, [r7, #0]
 8005de4:	f7fe fbea 	bl	80045bc <xQueueGenericSendFromISR>
 8005de8:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8005dea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8005dec:	4618      	mov	r0, r3
 8005dee:	3728      	adds	r7, #40	@ 0x28
 8005df0:	46bd      	mov	sp, r7
 8005df2:	bd80      	pop	{r7, pc}
 8005df4:	20000e38 	.word	0x20000e38

08005df8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8005df8:	b580      	push	{r7, lr}
 8005dfa:	b088      	sub	sp, #32
 8005dfc:	af02      	add	r7, sp, #8
 8005dfe:	6078      	str	r0, [r7, #4]
 8005e00:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005e02:	4b23      	ldr	r3, [pc, #140]	@ (8005e90 <prvProcessExpiredTimer+0x98>)
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	68db      	ldr	r3, [r3, #12]
 8005e08:	68db      	ldr	r3, [r3, #12]
 8005e0a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005e0c:	697b      	ldr	r3, [r7, #20]
 8005e0e:	3304      	adds	r3, #4
 8005e10:	4618      	mov	r0, r3
 8005e12:	f7fe f961 	bl	80040d8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005e16:	697b      	ldr	r3, [r7, #20]
 8005e18:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005e1c:	f003 0304 	and.w	r3, r3, #4
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d023      	beq.n	8005e6c <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8005e24:	697b      	ldr	r3, [r7, #20]
 8005e26:	699a      	ldr	r2, [r3, #24]
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	18d1      	adds	r1, r2, r3
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	683a      	ldr	r2, [r7, #0]
 8005e30:	6978      	ldr	r0, [r7, #20]
 8005e32:	f000 f8d5 	bl	8005fe0 <prvInsertTimerInActiveList>
 8005e36:	4603      	mov	r3, r0
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d020      	beq.n	8005e7e <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005e3c:	2300      	movs	r3, #0
 8005e3e:	9300      	str	r3, [sp, #0]
 8005e40:	2300      	movs	r3, #0
 8005e42:	687a      	ldr	r2, [r7, #4]
 8005e44:	2100      	movs	r1, #0
 8005e46:	6978      	ldr	r0, [r7, #20]
 8005e48:	f7ff ff88 	bl	8005d5c <xTimerGenericCommand>
 8005e4c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8005e4e:	693b      	ldr	r3, [r7, #16]
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d114      	bne.n	8005e7e <prvProcessExpiredTimer+0x86>
	__asm volatile
 8005e54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e58:	f383 8811 	msr	BASEPRI, r3
 8005e5c:	f3bf 8f6f 	isb	sy
 8005e60:	f3bf 8f4f 	dsb	sy
 8005e64:	60fb      	str	r3, [r7, #12]
}
 8005e66:	bf00      	nop
 8005e68:	bf00      	nop
 8005e6a:	e7fd      	b.n	8005e68 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005e6c:	697b      	ldr	r3, [r7, #20]
 8005e6e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005e72:	f023 0301 	bic.w	r3, r3, #1
 8005e76:	b2da      	uxtb	r2, r3
 8005e78:	697b      	ldr	r3, [r7, #20]
 8005e7a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005e7e:	697b      	ldr	r3, [r7, #20]
 8005e80:	6a1b      	ldr	r3, [r3, #32]
 8005e82:	6978      	ldr	r0, [r7, #20]
 8005e84:	4798      	blx	r3
}
 8005e86:	bf00      	nop
 8005e88:	3718      	adds	r7, #24
 8005e8a:	46bd      	mov	sp, r7
 8005e8c:	bd80      	pop	{r7, pc}
 8005e8e:	bf00      	nop
 8005e90:	20000e30 	.word	0x20000e30

08005e94 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8005e94:	b580      	push	{r7, lr}
 8005e96:	b084      	sub	sp, #16
 8005e98:	af00      	add	r7, sp, #0
 8005e9a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005e9c:	f107 0308 	add.w	r3, r7, #8
 8005ea0:	4618      	mov	r0, r3
 8005ea2:	f000 f859 	bl	8005f58 <prvGetNextExpireTime>
 8005ea6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8005ea8:	68bb      	ldr	r3, [r7, #8]
 8005eaa:	4619      	mov	r1, r3
 8005eac:	68f8      	ldr	r0, [r7, #12]
 8005eae:	f000 f805 	bl	8005ebc <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8005eb2:	f000 f8d7 	bl	8006064 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005eb6:	bf00      	nop
 8005eb8:	e7f0      	b.n	8005e9c <prvTimerTask+0x8>
	...

08005ebc <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8005ebc:	b580      	push	{r7, lr}
 8005ebe:	b084      	sub	sp, #16
 8005ec0:	af00      	add	r7, sp, #0
 8005ec2:	6078      	str	r0, [r7, #4]
 8005ec4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8005ec6:	f7ff fa29 	bl	800531c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005eca:	f107 0308 	add.w	r3, r7, #8
 8005ece:	4618      	mov	r0, r3
 8005ed0:	f000 f866 	bl	8005fa0 <prvSampleTimeNow>
 8005ed4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8005ed6:	68bb      	ldr	r3, [r7, #8]
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d130      	bne.n	8005f3e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8005edc:	683b      	ldr	r3, [r7, #0]
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d10a      	bne.n	8005ef8 <prvProcessTimerOrBlockTask+0x3c>
 8005ee2:	687a      	ldr	r2, [r7, #4]
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	429a      	cmp	r2, r3
 8005ee8:	d806      	bhi.n	8005ef8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8005eea:	f7ff fa25 	bl	8005338 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8005eee:	68f9      	ldr	r1, [r7, #12]
 8005ef0:	6878      	ldr	r0, [r7, #4]
 8005ef2:	f7ff ff81 	bl	8005df8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8005ef6:	e024      	b.n	8005f42 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8005ef8:	683b      	ldr	r3, [r7, #0]
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d008      	beq.n	8005f10 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8005efe:	4b13      	ldr	r3, [pc, #76]	@ (8005f4c <prvProcessTimerOrBlockTask+0x90>)
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d101      	bne.n	8005f0c <prvProcessTimerOrBlockTask+0x50>
 8005f08:	2301      	movs	r3, #1
 8005f0a:	e000      	b.n	8005f0e <prvProcessTimerOrBlockTask+0x52>
 8005f0c:	2300      	movs	r3, #0
 8005f0e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8005f10:	4b0f      	ldr	r3, [pc, #60]	@ (8005f50 <prvProcessTimerOrBlockTask+0x94>)
 8005f12:	6818      	ldr	r0, [r3, #0]
 8005f14:	687a      	ldr	r2, [r7, #4]
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	1ad3      	subs	r3, r2, r3
 8005f1a:	683a      	ldr	r2, [r7, #0]
 8005f1c:	4619      	mov	r1, r3
 8005f1e:	f7fe fe89 	bl	8004c34 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8005f22:	f7ff fa09 	bl	8005338 <xTaskResumeAll>
 8005f26:	4603      	mov	r3, r0
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d10a      	bne.n	8005f42 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8005f2c:	4b09      	ldr	r3, [pc, #36]	@ (8005f54 <prvProcessTimerOrBlockTask+0x98>)
 8005f2e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005f32:	601a      	str	r2, [r3, #0]
 8005f34:	f3bf 8f4f 	dsb	sy
 8005f38:	f3bf 8f6f 	isb	sy
}
 8005f3c:	e001      	b.n	8005f42 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8005f3e:	f7ff f9fb 	bl	8005338 <xTaskResumeAll>
}
 8005f42:	bf00      	nop
 8005f44:	3710      	adds	r7, #16
 8005f46:	46bd      	mov	sp, r7
 8005f48:	bd80      	pop	{r7, pc}
 8005f4a:	bf00      	nop
 8005f4c:	20000e34 	.word	0x20000e34
 8005f50:	20000e38 	.word	0x20000e38
 8005f54:	e000ed04 	.word	0xe000ed04

08005f58 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8005f58:	b480      	push	{r7}
 8005f5a:	b085      	sub	sp, #20
 8005f5c:	af00      	add	r7, sp, #0
 8005f5e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8005f60:	4b0e      	ldr	r3, [pc, #56]	@ (8005f9c <prvGetNextExpireTime+0x44>)
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d101      	bne.n	8005f6e <prvGetNextExpireTime+0x16>
 8005f6a:	2201      	movs	r2, #1
 8005f6c:	e000      	b.n	8005f70 <prvGetNextExpireTime+0x18>
 8005f6e:	2200      	movs	r2, #0
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d105      	bne.n	8005f88 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005f7c:	4b07      	ldr	r3, [pc, #28]	@ (8005f9c <prvGetNextExpireTime+0x44>)
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	68db      	ldr	r3, [r3, #12]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	60fb      	str	r3, [r7, #12]
 8005f86:	e001      	b.n	8005f8c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8005f88:	2300      	movs	r3, #0
 8005f8a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8005f8c:	68fb      	ldr	r3, [r7, #12]
}
 8005f8e:	4618      	mov	r0, r3
 8005f90:	3714      	adds	r7, #20
 8005f92:	46bd      	mov	sp, r7
 8005f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f98:	4770      	bx	lr
 8005f9a:	bf00      	nop
 8005f9c:	20000e30 	.word	0x20000e30

08005fa0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8005fa0:	b580      	push	{r7, lr}
 8005fa2:	b084      	sub	sp, #16
 8005fa4:	af00      	add	r7, sp, #0
 8005fa6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8005fa8:	f7ff fa64 	bl	8005474 <xTaskGetTickCount>
 8005fac:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8005fae:	4b0b      	ldr	r3, [pc, #44]	@ (8005fdc <prvSampleTimeNow+0x3c>)
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	68fa      	ldr	r2, [r7, #12]
 8005fb4:	429a      	cmp	r2, r3
 8005fb6:	d205      	bcs.n	8005fc4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8005fb8:	f000 f93a 	bl	8006230 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	2201      	movs	r2, #1
 8005fc0:	601a      	str	r2, [r3, #0]
 8005fc2:	e002      	b.n	8005fca <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	2200      	movs	r2, #0
 8005fc8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8005fca:	4a04      	ldr	r2, [pc, #16]	@ (8005fdc <prvSampleTimeNow+0x3c>)
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8005fd0:	68fb      	ldr	r3, [r7, #12]
}
 8005fd2:	4618      	mov	r0, r3
 8005fd4:	3710      	adds	r7, #16
 8005fd6:	46bd      	mov	sp, r7
 8005fd8:	bd80      	pop	{r7, pc}
 8005fda:	bf00      	nop
 8005fdc:	20000e40 	.word	0x20000e40

08005fe0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8005fe0:	b580      	push	{r7, lr}
 8005fe2:	b086      	sub	sp, #24
 8005fe4:	af00      	add	r7, sp, #0
 8005fe6:	60f8      	str	r0, [r7, #12]
 8005fe8:	60b9      	str	r1, [r7, #8]
 8005fea:	607a      	str	r2, [r7, #4]
 8005fec:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8005fee:	2300      	movs	r3, #0
 8005ff0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	68ba      	ldr	r2, [r7, #8]
 8005ff6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	68fa      	ldr	r2, [r7, #12]
 8005ffc:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8005ffe:	68ba      	ldr	r2, [r7, #8]
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	429a      	cmp	r2, r3
 8006004:	d812      	bhi.n	800602c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006006:	687a      	ldr	r2, [r7, #4]
 8006008:	683b      	ldr	r3, [r7, #0]
 800600a:	1ad2      	subs	r2, r2, r3
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	699b      	ldr	r3, [r3, #24]
 8006010:	429a      	cmp	r2, r3
 8006012:	d302      	bcc.n	800601a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006014:	2301      	movs	r3, #1
 8006016:	617b      	str	r3, [r7, #20]
 8006018:	e01b      	b.n	8006052 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800601a:	4b10      	ldr	r3, [pc, #64]	@ (800605c <prvInsertTimerInActiveList+0x7c>)
 800601c:	681a      	ldr	r2, [r3, #0]
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	3304      	adds	r3, #4
 8006022:	4619      	mov	r1, r3
 8006024:	4610      	mov	r0, r2
 8006026:	f7fe f81e 	bl	8004066 <vListInsert>
 800602a:	e012      	b.n	8006052 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800602c:	687a      	ldr	r2, [r7, #4]
 800602e:	683b      	ldr	r3, [r7, #0]
 8006030:	429a      	cmp	r2, r3
 8006032:	d206      	bcs.n	8006042 <prvInsertTimerInActiveList+0x62>
 8006034:	68ba      	ldr	r2, [r7, #8]
 8006036:	683b      	ldr	r3, [r7, #0]
 8006038:	429a      	cmp	r2, r3
 800603a:	d302      	bcc.n	8006042 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800603c:	2301      	movs	r3, #1
 800603e:	617b      	str	r3, [r7, #20]
 8006040:	e007      	b.n	8006052 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006042:	4b07      	ldr	r3, [pc, #28]	@ (8006060 <prvInsertTimerInActiveList+0x80>)
 8006044:	681a      	ldr	r2, [r3, #0]
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	3304      	adds	r3, #4
 800604a:	4619      	mov	r1, r3
 800604c:	4610      	mov	r0, r2
 800604e:	f7fe f80a 	bl	8004066 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8006052:	697b      	ldr	r3, [r7, #20]
}
 8006054:	4618      	mov	r0, r3
 8006056:	3718      	adds	r7, #24
 8006058:	46bd      	mov	sp, r7
 800605a:	bd80      	pop	{r7, pc}
 800605c:	20000e34 	.word	0x20000e34
 8006060:	20000e30 	.word	0x20000e30

08006064 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006064:	b580      	push	{r7, lr}
 8006066:	b08e      	sub	sp, #56	@ 0x38
 8006068:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800606a:	e0ce      	b.n	800620a <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	2b00      	cmp	r3, #0
 8006070:	da19      	bge.n	80060a6 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8006072:	1d3b      	adds	r3, r7, #4
 8006074:	3304      	adds	r3, #4
 8006076:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8006078:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800607a:	2b00      	cmp	r3, #0
 800607c:	d10b      	bne.n	8006096 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800607e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006082:	f383 8811 	msr	BASEPRI, r3
 8006086:	f3bf 8f6f 	isb	sy
 800608a:	f3bf 8f4f 	dsb	sy
 800608e:	61fb      	str	r3, [r7, #28]
}
 8006090:	bf00      	nop
 8006092:	bf00      	nop
 8006094:	e7fd      	b.n	8006092 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006096:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800609c:	6850      	ldr	r0, [r2, #4]
 800609e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80060a0:	6892      	ldr	r2, [r2, #8]
 80060a2:	4611      	mov	r1, r2
 80060a4:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	f2c0 80ae 	blt.w	800620a <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80060b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060b4:	695b      	ldr	r3, [r3, #20]
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d004      	beq.n	80060c4 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80060ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060bc:	3304      	adds	r3, #4
 80060be:	4618      	mov	r0, r3
 80060c0:	f7fe f80a 	bl	80040d8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80060c4:	463b      	mov	r3, r7
 80060c6:	4618      	mov	r0, r3
 80060c8:	f7ff ff6a 	bl	8005fa0 <prvSampleTimeNow>
 80060cc:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	2b09      	cmp	r3, #9
 80060d2:	f200 8097 	bhi.w	8006204 <prvProcessReceivedCommands+0x1a0>
 80060d6:	a201      	add	r2, pc, #4	@ (adr r2, 80060dc <prvProcessReceivedCommands+0x78>)
 80060d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060dc:	08006105 	.word	0x08006105
 80060e0:	08006105 	.word	0x08006105
 80060e4:	08006105 	.word	0x08006105
 80060e8:	0800617b 	.word	0x0800617b
 80060ec:	0800618f 	.word	0x0800618f
 80060f0:	080061db 	.word	0x080061db
 80060f4:	08006105 	.word	0x08006105
 80060f8:	08006105 	.word	0x08006105
 80060fc:	0800617b 	.word	0x0800617b
 8006100:	0800618f 	.word	0x0800618f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006104:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006106:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800610a:	f043 0301 	orr.w	r3, r3, #1
 800610e:	b2da      	uxtb	r2, r3
 8006110:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006112:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006116:	68ba      	ldr	r2, [r7, #8]
 8006118:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800611a:	699b      	ldr	r3, [r3, #24]
 800611c:	18d1      	adds	r1, r2, r3
 800611e:	68bb      	ldr	r3, [r7, #8]
 8006120:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006122:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006124:	f7ff ff5c 	bl	8005fe0 <prvInsertTimerInActiveList>
 8006128:	4603      	mov	r3, r0
 800612a:	2b00      	cmp	r3, #0
 800612c:	d06c      	beq.n	8006208 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800612e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006130:	6a1b      	ldr	r3, [r3, #32]
 8006132:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006134:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006136:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006138:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800613c:	f003 0304 	and.w	r3, r3, #4
 8006140:	2b00      	cmp	r3, #0
 8006142:	d061      	beq.n	8006208 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006144:	68ba      	ldr	r2, [r7, #8]
 8006146:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006148:	699b      	ldr	r3, [r3, #24]
 800614a:	441a      	add	r2, r3
 800614c:	2300      	movs	r3, #0
 800614e:	9300      	str	r3, [sp, #0]
 8006150:	2300      	movs	r3, #0
 8006152:	2100      	movs	r1, #0
 8006154:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006156:	f7ff fe01 	bl	8005d5c <xTimerGenericCommand>
 800615a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800615c:	6a3b      	ldr	r3, [r7, #32]
 800615e:	2b00      	cmp	r3, #0
 8006160:	d152      	bne.n	8006208 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8006162:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006166:	f383 8811 	msr	BASEPRI, r3
 800616a:	f3bf 8f6f 	isb	sy
 800616e:	f3bf 8f4f 	dsb	sy
 8006172:	61bb      	str	r3, [r7, #24]
}
 8006174:	bf00      	nop
 8006176:	bf00      	nop
 8006178:	e7fd      	b.n	8006176 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800617a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800617c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006180:	f023 0301 	bic.w	r3, r3, #1
 8006184:	b2da      	uxtb	r2, r3
 8006186:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006188:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800618c:	e03d      	b.n	800620a <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800618e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006190:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006194:	f043 0301 	orr.w	r3, r3, #1
 8006198:	b2da      	uxtb	r2, r3
 800619a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800619c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80061a0:	68ba      	ldr	r2, [r7, #8]
 80061a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061a4:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80061a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061a8:	699b      	ldr	r3, [r3, #24]
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d10b      	bne.n	80061c6 <prvProcessReceivedCommands+0x162>
	__asm volatile
 80061ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061b2:	f383 8811 	msr	BASEPRI, r3
 80061b6:	f3bf 8f6f 	isb	sy
 80061ba:	f3bf 8f4f 	dsb	sy
 80061be:	617b      	str	r3, [r7, #20]
}
 80061c0:	bf00      	nop
 80061c2:	bf00      	nop
 80061c4:	e7fd      	b.n	80061c2 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80061c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061c8:	699a      	ldr	r2, [r3, #24]
 80061ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061cc:	18d1      	adds	r1, r2, r3
 80061ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061d0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80061d2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80061d4:	f7ff ff04 	bl	8005fe0 <prvInsertTimerInActiveList>
					break;
 80061d8:	e017      	b.n	800620a <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80061da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061dc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80061e0:	f003 0302 	and.w	r3, r3, #2
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d103      	bne.n	80061f0 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 80061e8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80061ea:	f000 fbe5 	bl	80069b8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80061ee:	e00c      	b.n	800620a <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80061f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061f2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80061f6:	f023 0301 	bic.w	r3, r3, #1
 80061fa:	b2da      	uxtb	r2, r3
 80061fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061fe:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8006202:	e002      	b.n	800620a <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8006204:	bf00      	nop
 8006206:	e000      	b.n	800620a <prvProcessReceivedCommands+0x1a6>
					break;
 8006208:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800620a:	4b08      	ldr	r3, [pc, #32]	@ (800622c <prvProcessReceivedCommands+0x1c8>)
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	1d39      	adds	r1, r7, #4
 8006210:	2200      	movs	r2, #0
 8006212:	4618      	mov	r0, r3
 8006214:	f7fe fa70 	bl	80046f8 <xQueueReceive>
 8006218:	4603      	mov	r3, r0
 800621a:	2b00      	cmp	r3, #0
 800621c:	f47f af26 	bne.w	800606c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8006220:	bf00      	nop
 8006222:	bf00      	nop
 8006224:	3730      	adds	r7, #48	@ 0x30
 8006226:	46bd      	mov	sp, r7
 8006228:	bd80      	pop	{r7, pc}
 800622a:	bf00      	nop
 800622c:	20000e38 	.word	0x20000e38

08006230 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8006230:	b580      	push	{r7, lr}
 8006232:	b088      	sub	sp, #32
 8006234:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006236:	e049      	b.n	80062cc <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006238:	4b2e      	ldr	r3, [pc, #184]	@ (80062f4 <prvSwitchTimerLists+0xc4>)
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	68db      	ldr	r3, [r3, #12]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006242:	4b2c      	ldr	r3, [pc, #176]	@ (80062f4 <prvSwitchTimerLists+0xc4>)
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	68db      	ldr	r3, [r3, #12]
 8006248:	68db      	ldr	r3, [r3, #12]
 800624a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	3304      	adds	r3, #4
 8006250:	4618      	mov	r0, r3
 8006252:	f7fd ff41 	bl	80040d8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	6a1b      	ldr	r3, [r3, #32]
 800625a:	68f8      	ldr	r0, [r7, #12]
 800625c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006264:	f003 0304 	and.w	r3, r3, #4
 8006268:	2b00      	cmp	r3, #0
 800626a:	d02f      	beq.n	80062cc <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	699b      	ldr	r3, [r3, #24]
 8006270:	693a      	ldr	r2, [r7, #16]
 8006272:	4413      	add	r3, r2
 8006274:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8006276:	68ba      	ldr	r2, [r7, #8]
 8006278:	693b      	ldr	r3, [r7, #16]
 800627a:	429a      	cmp	r2, r3
 800627c:	d90e      	bls.n	800629c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	68ba      	ldr	r2, [r7, #8]
 8006282:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	68fa      	ldr	r2, [r7, #12]
 8006288:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800628a:	4b1a      	ldr	r3, [pc, #104]	@ (80062f4 <prvSwitchTimerLists+0xc4>)
 800628c:	681a      	ldr	r2, [r3, #0]
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	3304      	adds	r3, #4
 8006292:	4619      	mov	r1, r3
 8006294:	4610      	mov	r0, r2
 8006296:	f7fd fee6 	bl	8004066 <vListInsert>
 800629a:	e017      	b.n	80062cc <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800629c:	2300      	movs	r3, #0
 800629e:	9300      	str	r3, [sp, #0]
 80062a0:	2300      	movs	r3, #0
 80062a2:	693a      	ldr	r2, [r7, #16]
 80062a4:	2100      	movs	r1, #0
 80062a6:	68f8      	ldr	r0, [r7, #12]
 80062a8:	f7ff fd58 	bl	8005d5c <xTimerGenericCommand>
 80062ac:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d10b      	bne.n	80062cc <prvSwitchTimerLists+0x9c>
	__asm volatile
 80062b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062b8:	f383 8811 	msr	BASEPRI, r3
 80062bc:	f3bf 8f6f 	isb	sy
 80062c0:	f3bf 8f4f 	dsb	sy
 80062c4:	603b      	str	r3, [r7, #0]
}
 80062c6:	bf00      	nop
 80062c8:	bf00      	nop
 80062ca:	e7fd      	b.n	80062c8 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80062cc:	4b09      	ldr	r3, [pc, #36]	@ (80062f4 <prvSwitchTimerLists+0xc4>)
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d1b0      	bne.n	8006238 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80062d6:	4b07      	ldr	r3, [pc, #28]	@ (80062f4 <prvSwitchTimerLists+0xc4>)
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80062dc:	4b06      	ldr	r3, [pc, #24]	@ (80062f8 <prvSwitchTimerLists+0xc8>)
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	4a04      	ldr	r2, [pc, #16]	@ (80062f4 <prvSwitchTimerLists+0xc4>)
 80062e2:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80062e4:	4a04      	ldr	r2, [pc, #16]	@ (80062f8 <prvSwitchTimerLists+0xc8>)
 80062e6:	697b      	ldr	r3, [r7, #20]
 80062e8:	6013      	str	r3, [r2, #0]
}
 80062ea:	bf00      	nop
 80062ec:	3718      	adds	r7, #24
 80062ee:	46bd      	mov	sp, r7
 80062f0:	bd80      	pop	{r7, pc}
 80062f2:	bf00      	nop
 80062f4:	20000e30 	.word	0x20000e30
 80062f8:	20000e34 	.word	0x20000e34

080062fc <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80062fc:	b580      	push	{r7, lr}
 80062fe:	b082      	sub	sp, #8
 8006300:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8006302:	f000 f969 	bl	80065d8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8006306:	4b15      	ldr	r3, [pc, #84]	@ (800635c <prvCheckForValidListAndQueue+0x60>)
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	2b00      	cmp	r3, #0
 800630c:	d120      	bne.n	8006350 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800630e:	4814      	ldr	r0, [pc, #80]	@ (8006360 <prvCheckForValidListAndQueue+0x64>)
 8006310:	f7fd fe58 	bl	8003fc4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006314:	4813      	ldr	r0, [pc, #76]	@ (8006364 <prvCheckForValidListAndQueue+0x68>)
 8006316:	f7fd fe55 	bl	8003fc4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800631a:	4b13      	ldr	r3, [pc, #76]	@ (8006368 <prvCheckForValidListAndQueue+0x6c>)
 800631c:	4a10      	ldr	r2, [pc, #64]	@ (8006360 <prvCheckForValidListAndQueue+0x64>)
 800631e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006320:	4b12      	ldr	r3, [pc, #72]	@ (800636c <prvCheckForValidListAndQueue+0x70>)
 8006322:	4a10      	ldr	r2, [pc, #64]	@ (8006364 <prvCheckForValidListAndQueue+0x68>)
 8006324:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8006326:	2300      	movs	r3, #0
 8006328:	9300      	str	r3, [sp, #0]
 800632a:	4b11      	ldr	r3, [pc, #68]	@ (8006370 <prvCheckForValidListAndQueue+0x74>)
 800632c:	4a11      	ldr	r2, [pc, #68]	@ (8006374 <prvCheckForValidListAndQueue+0x78>)
 800632e:	2110      	movs	r1, #16
 8006330:	200a      	movs	r0, #10
 8006332:	f7fd ff65 	bl	8004200 <xQueueGenericCreateStatic>
 8006336:	4603      	mov	r3, r0
 8006338:	4a08      	ldr	r2, [pc, #32]	@ (800635c <prvCheckForValidListAndQueue+0x60>)
 800633a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800633c:	4b07      	ldr	r3, [pc, #28]	@ (800635c <prvCheckForValidListAndQueue+0x60>)
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	2b00      	cmp	r3, #0
 8006342:	d005      	beq.n	8006350 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006344:	4b05      	ldr	r3, [pc, #20]	@ (800635c <prvCheckForValidListAndQueue+0x60>)
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	490b      	ldr	r1, [pc, #44]	@ (8006378 <prvCheckForValidListAndQueue+0x7c>)
 800634a:	4618      	mov	r0, r3
 800634c:	f7fe fc48 	bl	8004be0 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006350:	f000 f974 	bl	800663c <vPortExitCritical>
}
 8006354:	bf00      	nop
 8006356:	46bd      	mov	sp, r7
 8006358:	bd80      	pop	{r7, pc}
 800635a:	bf00      	nop
 800635c:	20000e38 	.word	0x20000e38
 8006360:	20000e08 	.word	0x20000e08
 8006364:	20000e1c 	.word	0x20000e1c
 8006368:	20000e30 	.word	0x20000e30
 800636c:	20000e34 	.word	0x20000e34
 8006370:	20000ee4 	.word	0x20000ee4
 8006374:	20000e44 	.word	0x20000e44
 8006378:	08007c98 	.word	0x08007c98

0800637c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800637c:	b480      	push	{r7}
 800637e:	b085      	sub	sp, #20
 8006380:	af00      	add	r7, sp, #0
 8006382:	60f8      	str	r0, [r7, #12]
 8006384:	60b9      	str	r1, [r7, #8]
 8006386:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	3b04      	subs	r3, #4
 800638c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006394:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	3b04      	subs	r3, #4
 800639a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800639c:	68bb      	ldr	r3, [r7, #8]
 800639e:	f023 0201 	bic.w	r2, r3, #1
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	3b04      	subs	r3, #4
 80063aa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80063ac:	4a0c      	ldr	r2, [pc, #48]	@ (80063e0 <pxPortInitialiseStack+0x64>)
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	3b14      	subs	r3, #20
 80063b6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80063b8:	687a      	ldr	r2, [r7, #4]
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	3b04      	subs	r3, #4
 80063c2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	f06f 0202 	mvn.w	r2, #2
 80063ca:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	3b20      	subs	r3, #32
 80063d0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80063d2:	68fb      	ldr	r3, [r7, #12]
}
 80063d4:	4618      	mov	r0, r3
 80063d6:	3714      	adds	r7, #20
 80063d8:	46bd      	mov	sp, r7
 80063da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063de:	4770      	bx	lr
 80063e0:	080063e5 	.word	0x080063e5

080063e4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80063e4:	b480      	push	{r7}
 80063e6:	b085      	sub	sp, #20
 80063e8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80063ea:	2300      	movs	r3, #0
 80063ec:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80063ee:	4b13      	ldr	r3, [pc, #76]	@ (800643c <prvTaskExitError+0x58>)
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80063f6:	d00b      	beq.n	8006410 <prvTaskExitError+0x2c>
	__asm volatile
 80063f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063fc:	f383 8811 	msr	BASEPRI, r3
 8006400:	f3bf 8f6f 	isb	sy
 8006404:	f3bf 8f4f 	dsb	sy
 8006408:	60fb      	str	r3, [r7, #12]
}
 800640a:	bf00      	nop
 800640c:	bf00      	nop
 800640e:	e7fd      	b.n	800640c <prvTaskExitError+0x28>
	__asm volatile
 8006410:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006414:	f383 8811 	msr	BASEPRI, r3
 8006418:	f3bf 8f6f 	isb	sy
 800641c:	f3bf 8f4f 	dsb	sy
 8006420:	60bb      	str	r3, [r7, #8]
}
 8006422:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006424:	bf00      	nop
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	2b00      	cmp	r3, #0
 800642a:	d0fc      	beq.n	8006426 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800642c:	bf00      	nop
 800642e:	bf00      	nop
 8006430:	3714      	adds	r7, #20
 8006432:	46bd      	mov	sp, r7
 8006434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006438:	4770      	bx	lr
 800643a:	bf00      	nop
 800643c:	2000000c 	.word	0x2000000c

08006440 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006440:	4b07      	ldr	r3, [pc, #28]	@ (8006460 <pxCurrentTCBConst2>)
 8006442:	6819      	ldr	r1, [r3, #0]
 8006444:	6808      	ldr	r0, [r1, #0]
 8006446:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800644a:	f380 8809 	msr	PSP, r0
 800644e:	f3bf 8f6f 	isb	sy
 8006452:	f04f 0000 	mov.w	r0, #0
 8006456:	f380 8811 	msr	BASEPRI, r0
 800645a:	4770      	bx	lr
 800645c:	f3af 8000 	nop.w

08006460 <pxCurrentTCBConst2>:
 8006460:	20000908 	.word	0x20000908
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006464:	bf00      	nop
 8006466:	bf00      	nop

08006468 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006468:	4808      	ldr	r0, [pc, #32]	@ (800648c <prvPortStartFirstTask+0x24>)
 800646a:	6800      	ldr	r0, [r0, #0]
 800646c:	6800      	ldr	r0, [r0, #0]
 800646e:	f380 8808 	msr	MSP, r0
 8006472:	f04f 0000 	mov.w	r0, #0
 8006476:	f380 8814 	msr	CONTROL, r0
 800647a:	b662      	cpsie	i
 800647c:	b661      	cpsie	f
 800647e:	f3bf 8f4f 	dsb	sy
 8006482:	f3bf 8f6f 	isb	sy
 8006486:	df00      	svc	0
 8006488:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800648a:	bf00      	nop
 800648c:	e000ed08 	.word	0xe000ed08

08006490 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006490:	b580      	push	{r7, lr}
 8006492:	b086      	sub	sp, #24
 8006494:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006496:	4b47      	ldr	r3, [pc, #284]	@ (80065b4 <xPortStartScheduler+0x124>)
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	4a47      	ldr	r2, [pc, #284]	@ (80065b8 <xPortStartScheduler+0x128>)
 800649c:	4293      	cmp	r3, r2
 800649e:	d10b      	bne.n	80064b8 <xPortStartScheduler+0x28>
	__asm volatile
 80064a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064a4:	f383 8811 	msr	BASEPRI, r3
 80064a8:	f3bf 8f6f 	isb	sy
 80064ac:	f3bf 8f4f 	dsb	sy
 80064b0:	613b      	str	r3, [r7, #16]
}
 80064b2:	bf00      	nop
 80064b4:	bf00      	nop
 80064b6:	e7fd      	b.n	80064b4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80064b8:	4b3e      	ldr	r3, [pc, #248]	@ (80065b4 <xPortStartScheduler+0x124>)
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	4a3f      	ldr	r2, [pc, #252]	@ (80065bc <xPortStartScheduler+0x12c>)
 80064be:	4293      	cmp	r3, r2
 80064c0:	d10b      	bne.n	80064da <xPortStartScheduler+0x4a>
	__asm volatile
 80064c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064c6:	f383 8811 	msr	BASEPRI, r3
 80064ca:	f3bf 8f6f 	isb	sy
 80064ce:	f3bf 8f4f 	dsb	sy
 80064d2:	60fb      	str	r3, [r7, #12]
}
 80064d4:	bf00      	nop
 80064d6:	bf00      	nop
 80064d8:	e7fd      	b.n	80064d6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80064da:	4b39      	ldr	r3, [pc, #228]	@ (80065c0 <xPortStartScheduler+0x130>)
 80064dc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80064de:	697b      	ldr	r3, [r7, #20]
 80064e0:	781b      	ldrb	r3, [r3, #0]
 80064e2:	b2db      	uxtb	r3, r3
 80064e4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80064e6:	697b      	ldr	r3, [r7, #20]
 80064e8:	22ff      	movs	r2, #255	@ 0xff
 80064ea:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80064ec:	697b      	ldr	r3, [r7, #20]
 80064ee:	781b      	ldrb	r3, [r3, #0]
 80064f0:	b2db      	uxtb	r3, r3
 80064f2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80064f4:	78fb      	ldrb	r3, [r7, #3]
 80064f6:	b2db      	uxtb	r3, r3
 80064f8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80064fc:	b2da      	uxtb	r2, r3
 80064fe:	4b31      	ldr	r3, [pc, #196]	@ (80065c4 <xPortStartScheduler+0x134>)
 8006500:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006502:	4b31      	ldr	r3, [pc, #196]	@ (80065c8 <xPortStartScheduler+0x138>)
 8006504:	2207      	movs	r2, #7
 8006506:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006508:	e009      	b.n	800651e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800650a:	4b2f      	ldr	r3, [pc, #188]	@ (80065c8 <xPortStartScheduler+0x138>)
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	3b01      	subs	r3, #1
 8006510:	4a2d      	ldr	r2, [pc, #180]	@ (80065c8 <xPortStartScheduler+0x138>)
 8006512:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006514:	78fb      	ldrb	r3, [r7, #3]
 8006516:	b2db      	uxtb	r3, r3
 8006518:	005b      	lsls	r3, r3, #1
 800651a:	b2db      	uxtb	r3, r3
 800651c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800651e:	78fb      	ldrb	r3, [r7, #3]
 8006520:	b2db      	uxtb	r3, r3
 8006522:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006526:	2b80      	cmp	r3, #128	@ 0x80
 8006528:	d0ef      	beq.n	800650a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800652a:	4b27      	ldr	r3, [pc, #156]	@ (80065c8 <xPortStartScheduler+0x138>)
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	f1c3 0307 	rsb	r3, r3, #7
 8006532:	2b04      	cmp	r3, #4
 8006534:	d00b      	beq.n	800654e <xPortStartScheduler+0xbe>
	__asm volatile
 8006536:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800653a:	f383 8811 	msr	BASEPRI, r3
 800653e:	f3bf 8f6f 	isb	sy
 8006542:	f3bf 8f4f 	dsb	sy
 8006546:	60bb      	str	r3, [r7, #8]
}
 8006548:	bf00      	nop
 800654a:	bf00      	nop
 800654c:	e7fd      	b.n	800654a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800654e:	4b1e      	ldr	r3, [pc, #120]	@ (80065c8 <xPortStartScheduler+0x138>)
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	021b      	lsls	r3, r3, #8
 8006554:	4a1c      	ldr	r2, [pc, #112]	@ (80065c8 <xPortStartScheduler+0x138>)
 8006556:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006558:	4b1b      	ldr	r3, [pc, #108]	@ (80065c8 <xPortStartScheduler+0x138>)
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006560:	4a19      	ldr	r2, [pc, #100]	@ (80065c8 <xPortStartScheduler+0x138>)
 8006562:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	b2da      	uxtb	r2, r3
 8006568:	697b      	ldr	r3, [r7, #20]
 800656a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800656c:	4b17      	ldr	r3, [pc, #92]	@ (80065cc <xPortStartScheduler+0x13c>)
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	4a16      	ldr	r2, [pc, #88]	@ (80065cc <xPortStartScheduler+0x13c>)
 8006572:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006576:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006578:	4b14      	ldr	r3, [pc, #80]	@ (80065cc <xPortStartScheduler+0x13c>)
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	4a13      	ldr	r2, [pc, #76]	@ (80065cc <xPortStartScheduler+0x13c>)
 800657e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8006582:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006584:	f000 f8da 	bl	800673c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006588:	4b11      	ldr	r3, [pc, #68]	@ (80065d0 <xPortStartScheduler+0x140>)
 800658a:	2200      	movs	r2, #0
 800658c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800658e:	f000 f8f9 	bl	8006784 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006592:	4b10      	ldr	r3, [pc, #64]	@ (80065d4 <xPortStartScheduler+0x144>)
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	4a0f      	ldr	r2, [pc, #60]	@ (80065d4 <xPortStartScheduler+0x144>)
 8006598:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800659c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800659e:	f7ff ff63 	bl	8006468 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80065a2:	f7ff f831 	bl	8005608 <vTaskSwitchContext>
	prvTaskExitError();
 80065a6:	f7ff ff1d 	bl	80063e4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80065aa:	2300      	movs	r3, #0
}
 80065ac:	4618      	mov	r0, r3
 80065ae:	3718      	adds	r7, #24
 80065b0:	46bd      	mov	sp, r7
 80065b2:	bd80      	pop	{r7, pc}
 80065b4:	e000ed00 	.word	0xe000ed00
 80065b8:	410fc271 	.word	0x410fc271
 80065bc:	410fc270 	.word	0x410fc270
 80065c0:	e000e400 	.word	0xe000e400
 80065c4:	20000f34 	.word	0x20000f34
 80065c8:	20000f38 	.word	0x20000f38
 80065cc:	e000ed20 	.word	0xe000ed20
 80065d0:	2000000c 	.word	0x2000000c
 80065d4:	e000ef34 	.word	0xe000ef34

080065d8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80065d8:	b480      	push	{r7}
 80065da:	b083      	sub	sp, #12
 80065dc:	af00      	add	r7, sp, #0
	__asm volatile
 80065de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065e2:	f383 8811 	msr	BASEPRI, r3
 80065e6:	f3bf 8f6f 	isb	sy
 80065ea:	f3bf 8f4f 	dsb	sy
 80065ee:	607b      	str	r3, [r7, #4]
}
 80065f0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80065f2:	4b10      	ldr	r3, [pc, #64]	@ (8006634 <vPortEnterCritical+0x5c>)
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	3301      	adds	r3, #1
 80065f8:	4a0e      	ldr	r2, [pc, #56]	@ (8006634 <vPortEnterCritical+0x5c>)
 80065fa:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80065fc:	4b0d      	ldr	r3, [pc, #52]	@ (8006634 <vPortEnterCritical+0x5c>)
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	2b01      	cmp	r3, #1
 8006602:	d110      	bne.n	8006626 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006604:	4b0c      	ldr	r3, [pc, #48]	@ (8006638 <vPortEnterCritical+0x60>)
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	b2db      	uxtb	r3, r3
 800660a:	2b00      	cmp	r3, #0
 800660c:	d00b      	beq.n	8006626 <vPortEnterCritical+0x4e>
	__asm volatile
 800660e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006612:	f383 8811 	msr	BASEPRI, r3
 8006616:	f3bf 8f6f 	isb	sy
 800661a:	f3bf 8f4f 	dsb	sy
 800661e:	603b      	str	r3, [r7, #0]
}
 8006620:	bf00      	nop
 8006622:	bf00      	nop
 8006624:	e7fd      	b.n	8006622 <vPortEnterCritical+0x4a>
	}
}
 8006626:	bf00      	nop
 8006628:	370c      	adds	r7, #12
 800662a:	46bd      	mov	sp, r7
 800662c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006630:	4770      	bx	lr
 8006632:	bf00      	nop
 8006634:	2000000c 	.word	0x2000000c
 8006638:	e000ed04 	.word	0xe000ed04

0800663c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800663c:	b480      	push	{r7}
 800663e:	b083      	sub	sp, #12
 8006640:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006642:	4b12      	ldr	r3, [pc, #72]	@ (800668c <vPortExitCritical+0x50>)
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	2b00      	cmp	r3, #0
 8006648:	d10b      	bne.n	8006662 <vPortExitCritical+0x26>
	__asm volatile
 800664a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800664e:	f383 8811 	msr	BASEPRI, r3
 8006652:	f3bf 8f6f 	isb	sy
 8006656:	f3bf 8f4f 	dsb	sy
 800665a:	607b      	str	r3, [r7, #4]
}
 800665c:	bf00      	nop
 800665e:	bf00      	nop
 8006660:	e7fd      	b.n	800665e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006662:	4b0a      	ldr	r3, [pc, #40]	@ (800668c <vPortExitCritical+0x50>)
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	3b01      	subs	r3, #1
 8006668:	4a08      	ldr	r2, [pc, #32]	@ (800668c <vPortExitCritical+0x50>)
 800666a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800666c:	4b07      	ldr	r3, [pc, #28]	@ (800668c <vPortExitCritical+0x50>)
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	2b00      	cmp	r3, #0
 8006672:	d105      	bne.n	8006680 <vPortExitCritical+0x44>
 8006674:	2300      	movs	r3, #0
 8006676:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006678:	683b      	ldr	r3, [r7, #0]
 800667a:	f383 8811 	msr	BASEPRI, r3
}
 800667e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006680:	bf00      	nop
 8006682:	370c      	adds	r7, #12
 8006684:	46bd      	mov	sp, r7
 8006686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800668a:	4770      	bx	lr
 800668c:	2000000c 	.word	0x2000000c

08006690 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006690:	f3ef 8009 	mrs	r0, PSP
 8006694:	f3bf 8f6f 	isb	sy
 8006698:	4b15      	ldr	r3, [pc, #84]	@ (80066f0 <pxCurrentTCBConst>)
 800669a:	681a      	ldr	r2, [r3, #0]
 800669c:	f01e 0f10 	tst.w	lr, #16
 80066a0:	bf08      	it	eq
 80066a2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80066a6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066aa:	6010      	str	r0, [r2, #0]
 80066ac:	e92d 0009 	stmdb	sp!, {r0, r3}
 80066b0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80066b4:	f380 8811 	msr	BASEPRI, r0
 80066b8:	f3bf 8f4f 	dsb	sy
 80066bc:	f3bf 8f6f 	isb	sy
 80066c0:	f7fe ffa2 	bl	8005608 <vTaskSwitchContext>
 80066c4:	f04f 0000 	mov.w	r0, #0
 80066c8:	f380 8811 	msr	BASEPRI, r0
 80066cc:	bc09      	pop	{r0, r3}
 80066ce:	6819      	ldr	r1, [r3, #0]
 80066d0:	6808      	ldr	r0, [r1, #0]
 80066d2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066d6:	f01e 0f10 	tst.w	lr, #16
 80066da:	bf08      	it	eq
 80066dc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80066e0:	f380 8809 	msr	PSP, r0
 80066e4:	f3bf 8f6f 	isb	sy
 80066e8:	4770      	bx	lr
 80066ea:	bf00      	nop
 80066ec:	f3af 8000 	nop.w

080066f0 <pxCurrentTCBConst>:
 80066f0:	20000908 	.word	0x20000908
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80066f4:	bf00      	nop
 80066f6:	bf00      	nop

080066f8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80066f8:	b580      	push	{r7, lr}
 80066fa:	b082      	sub	sp, #8
 80066fc:	af00      	add	r7, sp, #0
	__asm volatile
 80066fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006702:	f383 8811 	msr	BASEPRI, r3
 8006706:	f3bf 8f6f 	isb	sy
 800670a:	f3bf 8f4f 	dsb	sy
 800670e:	607b      	str	r3, [r7, #4]
}
 8006710:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006712:	f7fe febf 	bl	8005494 <xTaskIncrementTick>
 8006716:	4603      	mov	r3, r0
 8006718:	2b00      	cmp	r3, #0
 800671a:	d003      	beq.n	8006724 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800671c:	4b06      	ldr	r3, [pc, #24]	@ (8006738 <xPortSysTickHandler+0x40>)
 800671e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006722:	601a      	str	r2, [r3, #0]
 8006724:	2300      	movs	r3, #0
 8006726:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006728:	683b      	ldr	r3, [r7, #0]
 800672a:	f383 8811 	msr	BASEPRI, r3
}
 800672e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006730:	bf00      	nop
 8006732:	3708      	adds	r7, #8
 8006734:	46bd      	mov	sp, r7
 8006736:	bd80      	pop	{r7, pc}
 8006738:	e000ed04 	.word	0xe000ed04

0800673c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800673c:	b480      	push	{r7}
 800673e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006740:	4b0b      	ldr	r3, [pc, #44]	@ (8006770 <vPortSetupTimerInterrupt+0x34>)
 8006742:	2200      	movs	r2, #0
 8006744:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006746:	4b0b      	ldr	r3, [pc, #44]	@ (8006774 <vPortSetupTimerInterrupt+0x38>)
 8006748:	2200      	movs	r2, #0
 800674a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800674c:	4b0a      	ldr	r3, [pc, #40]	@ (8006778 <vPortSetupTimerInterrupt+0x3c>)
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	4a0a      	ldr	r2, [pc, #40]	@ (800677c <vPortSetupTimerInterrupt+0x40>)
 8006752:	fba2 2303 	umull	r2, r3, r2, r3
 8006756:	099b      	lsrs	r3, r3, #6
 8006758:	4a09      	ldr	r2, [pc, #36]	@ (8006780 <vPortSetupTimerInterrupt+0x44>)
 800675a:	3b01      	subs	r3, #1
 800675c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800675e:	4b04      	ldr	r3, [pc, #16]	@ (8006770 <vPortSetupTimerInterrupt+0x34>)
 8006760:	2207      	movs	r2, #7
 8006762:	601a      	str	r2, [r3, #0]
}
 8006764:	bf00      	nop
 8006766:	46bd      	mov	sp, r7
 8006768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800676c:	4770      	bx	lr
 800676e:	bf00      	nop
 8006770:	e000e010 	.word	0xe000e010
 8006774:	e000e018 	.word	0xe000e018
 8006778:	20000000 	.word	0x20000000
 800677c:	10624dd3 	.word	0x10624dd3
 8006780:	e000e014 	.word	0xe000e014

08006784 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006784:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8006794 <vPortEnableVFP+0x10>
 8006788:	6801      	ldr	r1, [r0, #0]
 800678a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800678e:	6001      	str	r1, [r0, #0]
 8006790:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006792:	bf00      	nop
 8006794:	e000ed88 	.word	0xe000ed88

08006798 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006798:	b480      	push	{r7}
 800679a:	b085      	sub	sp, #20
 800679c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800679e:	f3ef 8305 	mrs	r3, IPSR
 80067a2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	2b0f      	cmp	r3, #15
 80067a8:	d915      	bls.n	80067d6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80067aa:	4a18      	ldr	r2, [pc, #96]	@ (800680c <vPortValidateInterruptPriority+0x74>)
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	4413      	add	r3, r2
 80067b0:	781b      	ldrb	r3, [r3, #0]
 80067b2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80067b4:	4b16      	ldr	r3, [pc, #88]	@ (8006810 <vPortValidateInterruptPriority+0x78>)
 80067b6:	781b      	ldrb	r3, [r3, #0]
 80067b8:	7afa      	ldrb	r2, [r7, #11]
 80067ba:	429a      	cmp	r2, r3
 80067bc:	d20b      	bcs.n	80067d6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80067be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067c2:	f383 8811 	msr	BASEPRI, r3
 80067c6:	f3bf 8f6f 	isb	sy
 80067ca:	f3bf 8f4f 	dsb	sy
 80067ce:	607b      	str	r3, [r7, #4]
}
 80067d0:	bf00      	nop
 80067d2:	bf00      	nop
 80067d4:	e7fd      	b.n	80067d2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80067d6:	4b0f      	ldr	r3, [pc, #60]	@ (8006814 <vPortValidateInterruptPriority+0x7c>)
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80067de:	4b0e      	ldr	r3, [pc, #56]	@ (8006818 <vPortValidateInterruptPriority+0x80>)
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	429a      	cmp	r2, r3
 80067e4:	d90b      	bls.n	80067fe <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80067e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067ea:	f383 8811 	msr	BASEPRI, r3
 80067ee:	f3bf 8f6f 	isb	sy
 80067f2:	f3bf 8f4f 	dsb	sy
 80067f6:	603b      	str	r3, [r7, #0]
}
 80067f8:	bf00      	nop
 80067fa:	bf00      	nop
 80067fc:	e7fd      	b.n	80067fa <vPortValidateInterruptPriority+0x62>
	}
 80067fe:	bf00      	nop
 8006800:	3714      	adds	r7, #20
 8006802:	46bd      	mov	sp, r7
 8006804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006808:	4770      	bx	lr
 800680a:	bf00      	nop
 800680c:	e000e3f0 	.word	0xe000e3f0
 8006810:	20000f34 	.word	0x20000f34
 8006814:	e000ed0c 	.word	0xe000ed0c
 8006818:	20000f38 	.word	0x20000f38

0800681c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800681c:	b580      	push	{r7, lr}
 800681e:	b08a      	sub	sp, #40	@ 0x28
 8006820:	af00      	add	r7, sp, #0
 8006822:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006824:	2300      	movs	r3, #0
 8006826:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006828:	f7fe fd78 	bl	800531c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800682c:	4b5c      	ldr	r3, [pc, #368]	@ (80069a0 <pvPortMalloc+0x184>)
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	2b00      	cmp	r3, #0
 8006832:	d101      	bne.n	8006838 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006834:	f000 f924 	bl	8006a80 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006838:	4b5a      	ldr	r3, [pc, #360]	@ (80069a4 <pvPortMalloc+0x188>)
 800683a:	681a      	ldr	r2, [r3, #0]
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	4013      	ands	r3, r2
 8006840:	2b00      	cmp	r3, #0
 8006842:	f040 8095 	bne.w	8006970 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	2b00      	cmp	r3, #0
 800684a:	d01e      	beq.n	800688a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800684c:	2208      	movs	r2, #8
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	4413      	add	r3, r2
 8006852:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	f003 0307 	and.w	r3, r3, #7
 800685a:	2b00      	cmp	r3, #0
 800685c:	d015      	beq.n	800688a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	f023 0307 	bic.w	r3, r3, #7
 8006864:	3308      	adds	r3, #8
 8006866:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	f003 0307 	and.w	r3, r3, #7
 800686e:	2b00      	cmp	r3, #0
 8006870:	d00b      	beq.n	800688a <pvPortMalloc+0x6e>
	__asm volatile
 8006872:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006876:	f383 8811 	msr	BASEPRI, r3
 800687a:	f3bf 8f6f 	isb	sy
 800687e:	f3bf 8f4f 	dsb	sy
 8006882:	617b      	str	r3, [r7, #20]
}
 8006884:	bf00      	nop
 8006886:	bf00      	nop
 8006888:	e7fd      	b.n	8006886 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	2b00      	cmp	r3, #0
 800688e:	d06f      	beq.n	8006970 <pvPortMalloc+0x154>
 8006890:	4b45      	ldr	r3, [pc, #276]	@ (80069a8 <pvPortMalloc+0x18c>)
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	687a      	ldr	r2, [r7, #4]
 8006896:	429a      	cmp	r2, r3
 8006898:	d86a      	bhi.n	8006970 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800689a:	4b44      	ldr	r3, [pc, #272]	@ (80069ac <pvPortMalloc+0x190>)
 800689c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800689e:	4b43      	ldr	r3, [pc, #268]	@ (80069ac <pvPortMalloc+0x190>)
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80068a4:	e004      	b.n	80068b0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80068a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068a8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80068aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80068b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068b2:	685b      	ldr	r3, [r3, #4]
 80068b4:	687a      	ldr	r2, [r7, #4]
 80068b6:	429a      	cmp	r2, r3
 80068b8:	d903      	bls.n	80068c2 <pvPortMalloc+0xa6>
 80068ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d1f1      	bne.n	80068a6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80068c2:	4b37      	ldr	r3, [pc, #220]	@ (80069a0 <pvPortMalloc+0x184>)
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80068c8:	429a      	cmp	r2, r3
 80068ca:	d051      	beq.n	8006970 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80068cc:	6a3b      	ldr	r3, [r7, #32]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	2208      	movs	r2, #8
 80068d2:	4413      	add	r3, r2
 80068d4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80068d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068d8:	681a      	ldr	r2, [r3, #0]
 80068da:	6a3b      	ldr	r3, [r7, #32]
 80068dc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80068de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068e0:	685a      	ldr	r2, [r3, #4]
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	1ad2      	subs	r2, r2, r3
 80068e6:	2308      	movs	r3, #8
 80068e8:	005b      	lsls	r3, r3, #1
 80068ea:	429a      	cmp	r2, r3
 80068ec:	d920      	bls.n	8006930 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80068ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	4413      	add	r3, r2
 80068f4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80068f6:	69bb      	ldr	r3, [r7, #24]
 80068f8:	f003 0307 	and.w	r3, r3, #7
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d00b      	beq.n	8006918 <pvPortMalloc+0xfc>
	__asm volatile
 8006900:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006904:	f383 8811 	msr	BASEPRI, r3
 8006908:	f3bf 8f6f 	isb	sy
 800690c:	f3bf 8f4f 	dsb	sy
 8006910:	613b      	str	r3, [r7, #16]
}
 8006912:	bf00      	nop
 8006914:	bf00      	nop
 8006916:	e7fd      	b.n	8006914 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006918:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800691a:	685a      	ldr	r2, [r3, #4]
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	1ad2      	subs	r2, r2, r3
 8006920:	69bb      	ldr	r3, [r7, #24]
 8006922:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006924:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006926:	687a      	ldr	r2, [r7, #4]
 8006928:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800692a:	69b8      	ldr	r0, [r7, #24]
 800692c:	f000 f90a 	bl	8006b44 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006930:	4b1d      	ldr	r3, [pc, #116]	@ (80069a8 <pvPortMalloc+0x18c>)
 8006932:	681a      	ldr	r2, [r3, #0]
 8006934:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006936:	685b      	ldr	r3, [r3, #4]
 8006938:	1ad3      	subs	r3, r2, r3
 800693a:	4a1b      	ldr	r2, [pc, #108]	@ (80069a8 <pvPortMalloc+0x18c>)
 800693c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800693e:	4b1a      	ldr	r3, [pc, #104]	@ (80069a8 <pvPortMalloc+0x18c>)
 8006940:	681a      	ldr	r2, [r3, #0]
 8006942:	4b1b      	ldr	r3, [pc, #108]	@ (80069b0 <pvPortMalloc+0x194>)
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	429a      	cmp	r2, r3
 8006948:	d203      	bcs.n	8006952 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800694a:	4b17      	ldr	r3, [pc, #92]	@ (80069a8 <pvPortMalloc+0x18c>)
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	4a18      	ldr	r2, [pc, #96]	@ (80069b0 <pvPortMalloc+0x194>)
 8006950:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006952:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006954:	685a      	ldr	r2, [r3, #4]
 8006956:	4b13      	ldr	r3, [pc, #76]	@ (80069a4 <pvPortMalloc+0x188>)
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	431a      	orrs	r2, r3
 800695c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800695e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006960:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006962:	2200      	movs	r2, #0
 8006964:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006966:	4b13      	ldr	r3, [pc, #76]	@ (80069b4 <pvPortMalloc+0x198>)
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	3301      	adds	r3, #1
 800696c:	4a11      	ldr	r2, [pc, #68]	@ (80069b4 <pvPortMalloc+0x198>)
 800696e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006970:	f7fe fce2 	bl	8005338 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006974:	69fb      	ldr	r3, [r7, #28]
 8006976:	f003 0307 	and.w	r3, r3, #7
 800697a:	2b00      	cmp	r3, #0
 800697c:	d00b      	beq.n	8006996 <pvPortMalloc+0x17a>
	__asm volatile
 800697e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006982:	f383 8811 	msr	BASEPRI, r3
 8006986:	f3bf 8f6f 	isb	sy
 800698a:	f3bf 8f4f 	dsb	sy
 800698e:	60fb      	str	r3, [r7, #12]
}
 8006990:	bf00      	nop
 8006992:	bf00      	nop
 8006994:	e7fd      	b.n	8006992 <pvPortMalloc+0x176>
	return pvReturn;
 8006996:	69fb      	ldr	r3, [r7, #28]
}
 8006998:	4618      	mov	r0, r3
 800699a:	3728      	adds	r7, #40	@ 0x28
 800699c:	46bd      	mov	sp, r7
 800699e:	bd80      	pop	{r7, pc}
 80069a0:	20001afc 	.word	0x20001afc
 80069a4:	20001b10 	.word	0x20001b10
 80069a8:	20001b00 	.word	0x20001b00
 80069ac:	20001af4 	.word	0x20001af4
 80069b0:	20001b04 	.word	0x20001b04
 80069b4:	20001b08 	.word	0x20001b08

080069b8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80069b8:	b580      	push	{r7, lr}
 80069ba:	b086      	sub	sp, #24
 80069bc:	af00      	add	r7, sp, #0
 80069be:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d04f      	beq.n	8006a6a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80069ca:	2308      	movs	r3, #8
 80069cc:	425b      	negs	r3, r3
 80069ce:	697a      	ldr	r2, [r7, #20]
 80069d0:	4413      	add	r3, r2
 80069d2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80069d4:	697b      	ldr	r3, [r7, #20]
 80069d6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80069d8:	693b      	ldr	r3, [r7, #16]
 80069da:	685a      	ldr	r2, [r3, #4]
 80069dc:	4b25      	ldr	r3, [pc, #148]	@ (8006a74 <vPortFree+0xbc>)
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	4013      	ands	r3, r2
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d10b      	bne.n	80069fe <vPortFree+0x46>
	__asm volatile
 80069e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069ea:	f383 8811 	msr	BASEPRI, r3
 80069ee:	f3bf 8f6f 	isb	sy
 80069f2:	f3bf 8f4f 	dsb	sy
 80069f6:	60fb      	str	r3, [r7, #12]
}
 80069f8:	bf00      	nop
 80069fa:	bf00      	nop
 80069fc:	e7fd      	b.n	80069fa <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80069fe:	693b      	ldr	r3, [r7, #16]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d00b      	beq.n	8006a1e <vPortFree+0x66>
	__asm volatile
 8006a06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a0a:	f383 8811 	msr	BASEPRI, r3
 8006a0e:	f3bf 8f6f 	isb	sy
 8006a12:	f3bf 8f4f 	dsb	sy
 8006a16:	60bb      	str	r3, [r7, #8]
}
 8006a18:	bf00      	nop
 8006a1a:	bf00      	nop
 8006a1c:	e7fd      	b.n	8006a1a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006a1e:	693b      	ldr	r3, [r7, #16]
 8006a20:	685a      	ldr	r2, [r3, #4]
 8006a22:	4b14      	ldr	r3, [pc, #80]	@ (8006a74 <vPortFree+0xbc>)
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	4013      	ands	r3, r2
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d01e      	beq.n	8006a6a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006a2c:	693b      	ldr	r3, [r7, #16]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d11a      	bne.n	8006a6a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006a34:	693b      	ldr	r3, [r7, #16]
 8006a36:	685a      	ldr	r2, [r3, #4]
 8006a38:	4b0e      	ldr	r3, [pc, #56]	@ (8006a74 <vPortFree+0xbc>)
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	43db      	mvns	r3, r3
 8006a3e:	401a      	ands	r2, r3
 8006a40:	693b      	ldr	r3, [r7, #16]
 8006a42:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006a44:	f7fe fc6a 	bl	800531c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006a48:	693b      	ldr	r3, [r7, #16]
 8006a4a:	685a      	ldr	r2, [r3, #4]
 8006a4c:	4b0a      	ldr	r3, [pc, #40]	@ (8006a78 <vPortFree+0xc0>)
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	4413      	add	r3, r2
 8006a52:	4a09      	ldr	r2, [pc, #36]	@ (8006a78 <vPortFree+0xc0>)
 8006a54:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006a56:	6938      	ldr	r0, [r7, #16]
 8006a58:	f000 f874 	bl	8006b44 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006a5c:	4b07      	ldr	r3, [pc, #28]	@ (8006a7c <vPortFree+0xc4>)
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	3301      	adds	r3, #1
 8006a62:	4a06      	ldr	r2, [pc, #24]	@ (8006a7c <vPortFree+0xc4>)
 8006a64:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006a66:	f7fe fc67 	bl	8005338 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006a6a:	bf00      	nop
 8006a6c:	3718      	adds	r7, #24
 8006a6e:	46bd      	mov	sp, r7
 8006a70:	bd80      	pop	{r7, pc}
 8006a72:	bf00      	nop
 8006a74:	20001b10 	.word	0x20001b10
 8006a78:	20001b00 	.word	0x20001b00
 8006a7c:	20001b0c 	.word	0x20001b0c

08006a80 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006a80:	b480      	push	{r7}
 8006a82:	b085      	sub	sp, #20
 8006a84:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006a86:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 8006a8a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006a8c:	4b27      	ldr	r3, [pc, #156]	@ (8006b2c <prvHeapInit+0xac>)
 8006a8e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	f003 0307 	and.w	r3, r3, #7
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d00c      	beq.n	8006ab4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	3307      	adds	r3, #7
 8006a9e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	f023 0307 	bic.w	r3, r3, #7
 8006aa6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006aa8:	68ba      	ldr	r2, [r7, #8]
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	1ad3      	subs	r3, r2, r3
 8006aae:	4a1f      	ldr	r2, [pc, #124]	@ (8006b2c <prvHeapInit+0xac>)
 8006ab0:	4413      	add	r3, r2
 8006ab2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006ab8:	4a1d      	ldr	r2, [pc, #116]	@ (8006b30 <prvHeapInit+0xb0>)
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006abe:	4b1c      	ldr	r3, [pc, #112]	@ (8006b30 <prvHeapInit+0xb0>)
 8006ac0:	2200      	movs	r2, #0
 8006ac2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	68ba      	ldr	r2, [r7, #8]
 8006ac8:	4413      	add	r3, r2
 8006aca:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006acc:	2208      	movs	r2, #8
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	1a9b      	subs	r3, r3, r2
 8006ad2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	f023 0307 	bic.w	r3, r3, #7
 8006ada:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	4a15      	ldr	r2, [pc, #84]	@ (8006b34 <prvHeapInit+0xb4>)
 8006ae0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006ae2:	4b14      	ldr	r3, [pc, #80]	@ (8006b34 <prvHeapInit+0xb4>)
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	2200      	movs	r2, #0
 8006ae8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006aea:	4b12      	ldr	r3, [pc, #72]	@ (8006b34 <prvHeapInit+0xb4>)
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	2200      	movs	r2, #0
 8006af0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006af6:	683b      	ldr	r3, [r7, #0]
 8006af8:	68fa      	ldr	r2, [r7, #12]
 8006afa:	1ad2      	subs	r2, r2, r3
 8006afc:	683b      	ldr	r3, [r7, #0]
 8006afe:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006b00:	4b0c      	ldr	r3, [pc, #48]	@ (8006b34 <prvHeapInit+0xb4>)
 8006b02:	681a      	ldr	r2, [r3, #0]
 8006b04:	683b      	ldr	r3, [r7, #0]
 8006b06:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006b08:	683b      	ldr	r3, [r7, #0]
 8006b0a:	685b      	ldr	r3, [r3, #4]
 8006b0c:	4a0a      	ldr	r2, [pc, #40]	@ (8006b38 <prvHeapInit+0xb8>)
 8006b0e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006b10:	683b      	ldr	r3, [r7, #0]
 8006b12:	685b      	ldr	r3, [r3, #4]
 8006b14:	4a09      	ldr	r2, [pc, #36]	@ (8006b3c <prvHeapInit+0xbc>)
 8006b16:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006b18:	4b09      	ldr	r3, [pc, #36]	@ (8006b40 <prvHeapInit+0xc0>)
 8006b1a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8006b1e:	601a      	str	r2, [r3, #0]
}
 8006b20:	bf00      	nop
 8006b22:	3714      	adds	r7, #20
 8006b24:	46bd      	mov	sp, r7
 8006b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b2a:	4770      	bx	lr
 8006b2c:	20000f3c 	.word	0x20000f3c
 8006b30:	20001af4 	.word	0x20001af4
 8006b34:	20001afc 	.word	0x20001afc
 8006b38:	20001b04 	.word	0x20001b04
 8006b3c:	20001b00 	.word	0x20001b00
 8006b40:	20001b10 	.word	0x20001b10

08006b44 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006b44:	b480      	push	{r7}
 8006b46:	b085      	sub	sp, #20
 8006b48:	af00      	add	r7, sp, #0
 8006b4a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006b4c:	4b28      	ldr	r3, [pc, #160]	@ (8006bf0 <prvInsertBlockIntoFreeList+0xac>)
 8006b4e:	60fb      	str	r3, [r7, #12]
 8006b50:	e002      	b.n	8006b58 <prvInsertBlockIntoFreeList+0x14>
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	60fb      	str	r3, [r7, #12]
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	687a      	ldr	r2, [r7, #4]
 8006b5e:	429a      	cmp	r2, r3
 8006b60:	d8f7      	bhi.n	8006b52 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	685b      	ldr	r3, [r3, #4]
 8006b6a:	68ba      	ldr	r2, [r7, #8]
 8006b6c:	4413      	add	r3, r2
 8006b6e:	687a      	ldr	r2, [r7, #4]
 8006b70:	429a      	cmp	r2, r3
 8006b72:	d108      	bne.n	8006b86 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	685a      	ldr	r2, [r3, #4]
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	685b      	ldr	r3, [r3, #4]
 8006b7c:	441a      	add	r2, r3
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	685b      	ldr	r3, [r3, #4]
 8006b8e:	68ba      	ldr	r2, [r7, #8]
 8006b90:	441a      	add	r2, r3
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	429a      	cmp	r2, r3
 8006b98:	d118      	bne.n	8006bcc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	681a      	ldr	r2, [r3, #0]
 8006b9e:	4b15      	ldr	r3, [pc, #84]	@ (8006bf4 <prvInsertBlockIntoFreeList+0xb0>)
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	429a      	cmp	r2, r3
 8006ba4:	d00d      	beq.n	8006bc2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	685a      	ldr	r2, [r3, #4]
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	685b      	ldr	r3, [r3, #4]
 8006bb0:	441a      	add	r2, r3
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	681a      	ldr	r2, [r3, #0]
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	601a      	str	r2, [r3, #0]
 8006bc0:	e008      	b.n	8006bd4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006bc2:	4b0c      	ldr	r3, [pc, #48]	@ (8006bf4 <prvInsertBlockIntoFreeList+0xb0>)
 8006bc4:	681a      	ldr	r2, [r3, #0]
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	601a      	str	r2, [r3, #0]
 8006bca:	e003      	b.n	8006bd4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	681a      	ldr	r2, [r3, #0]
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006bd4:	68fa      	ldr	r2, [r7, #12]
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	429a      	cmp	r2, r3
 8006bda:	d002      	beq.n	8006be2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	687a      	ldr	r2, [r7, #4]
 8006be0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006be2:	bf00      	nop
 8006be4:	3714      	adds	r7, #20
 8006be6:	46bd      	mov	sp, r7
 8006be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bec:	4770      	bx	lr
 8006bee:	bf00      	nop
 8006bf0:	20001af4 	.word	0x20001af4
 8006bf4:	20001afc 	.word	0x20001afc

08006bf8 <std>:
 8006bf8:	2300      	movs	r3, #0
 8006bfa:	b510      	push	{r4, lr}
 8006bfc:	4604      	mov	r4, r0
 8006bfe:	e9c0 3300 	strd	r3, r3, [r0]
 8006c02:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006c06:	6083      	str	r3, [r0, #8]
 8006c08:	8181      	strh	r1, [r0, #12]
 8006c0a:	6643      	str	r3, [r0, #100]	@ 0x64
 8006c0c:	81c2      	strh	r2, [r0, #14]
 8006c0e:	6183      	str	r3, [r0, #24]
 8006c10:	4619      	mov	r1, r3
 8006c12:	2208      	movs	r2, #8
 8006c14:	305c      	adds	r0, #92	@ 0x5c
 8006c16:	f000 f9f9 	bl	800700c <memset>
 8006c1a:	4b0d      	ldr	r3, [pc, #52]	@ (8006c50 <std+0x58>)
 8006c1c:	6263      	str	r3, [r4, #36]	@ 0x24
 8006c1e:	4b0d      	ldr	r3, [pc, #52]	@ (8006c54 <std+0x5c>)
 8006c20:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006c22:	4b0d      	ldr	r3, [pc, #52]	@ (8006c58 <std+0x60>)
 8006c24:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006c26:	4b0d      	ldr	r3, [pc, #52]	@ (8006c5c <std+0x64>)
 8006c28:	6323      	str	r3, [r4, #48]	@ 0x30
 8006c2a:	4b0d      	ldr	r3, [pc, #52]	@ (8006c60 <std+0x68>)
 8006c2c:	6224      	str	r4, [r4, #32]
 8006c2e:	429c      	cmp	r4, r3
 8006c30:	d006      	beq.n	8006c40 <std+0x48>
 8006c32:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006c36:	4294      	cmp	r4, r2
 8006c38:	d002      	beq.n	8006c40 <std+0x48>
 8006c3a:	33d0      	adds	r3, #208	@ 0xd0
 8006c3c:	429c      	cmp	r4, r3
 8006c3e:	d105      	bne.n	8006c4c <std+0x54>
 8006c40:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006c44:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006c48:	f000 baae 	b.w	80071a8 <__retarget_lock_init_recursive>
 8006c4c:	bd10      	pop	{r4, pc}
 8006c4e:	bf00      	nop
 8006c50:	08006e5d 	.word	0x08006e5d
 8006c54:	08006e7f 	.word	0x08006e7f
 8006c58:	08006eb7 	.word	0x08006eb7
 8006c5c:	08006edb 	.word	0x08006edb
 8006c60:	20001b14 	.word	0x20001b14

08006c64 <stdio_exit_handler>:
 8006c64:	4a02      	ldr	r2, [pc, #8]	@ (8006c70 <stdio_exit_handler+0xc>)
 8006c66:	4903      	ldr	r1, [pc, #12]	@ (8006c74 <stdio_exit_handler+0x10>)
 8006c68:	4803      	ldr	r0, [pc, #12]	@ (8006c78 <stdio_exit_handler+0x14>)
 8006c6a:	f000 b869 	b.w	8006d40 <_fwalk_sglue>
 8006c6e:	bf00      	nop
 8006c70:	20000010 	.word	0x20000010
 8006c74:	08007a65 	.word	0x08007a65
 8006c78:	20000020 	.word	0x20000020

08006c7c <cleanup_stdio>:
 8006c7c:	6841      	ldr	r1, [r0, #4]
 8006c7e:	4b0c      	ldr	r3, [pc, #48]	@ (8006cb0 <cleanup_stdio+0x34>)
 8006c80:	4299      	cmp	r1, r3
 8006c82:	b510      	push	{r4, lr}
 8006c84:	4604      	mov	r4, r0
 8006c86:	d001      	beq.n	8006c8c <cleanup_stdio+0x10>
 8006c88:	f000 feec 	bl	8007a64 <_fflush_r>
 8006c8c:	68a1      	ldr	r1, [r4, #8]
 8006c8e:	4b09      	ldr	r3, [pc, #36]	@ (8006cb4 <cleanup_stdio+0x38>)
 8006c90:	4299      	cmp	r1, r3
 8006c92:	d002      	beq.n	8006c9a <cleanup_stdio+0x1e>
 8006c94:	4620      	mov	r0, r4
 8006c96:	f000 fee5 	bl	8007a64 <_fflush_r>
 8006c9a:	68e1      	ldr	r1, [r4, #12]
 8006c9c:	4b06      	ldr	r3, [pc, #24]	@ (8006cb8 <cleanup_stdio+0x3c>)
 8006c9e:	4299      	cmp	r1, r3
 8006ca0:	d004      	beq.n	8006cac <cleanup_stdio+0x30>
 8006ca2:	4620      	mov	r0, r4
 8006ca4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006ca8:	f000 bedc 	b.w	8007a64 <_fflush_r>
 8006cac:	bd10      	pop	{r4, pc}
 8006cae:	bf00      	nop
 8006cb0:	20001b14 	.word	0x20001b14
 8006cb4:	20001b7c 	.word	0x20001b7c
 8006cb8:	20001be4 	.word	0x20001be4

08006cbc <global_stdio_init.part.0>:
 8006cbc:	b510      	push	{r4, lr}
 8006cbe:	4b0b      	ldr	r3, [pc, #44]	@ (8006cec <global_stdio_init.part.0+0x30>)
 8006cc0:	4c0b      	ldr	r4, [pc, #44]	@ (8006cf0 <global_stdio_init.part.0+0x34>)
 8006cc2:	4a0c      	ldr	r2, [pc, #48]	@ (8006cf4 <global_stdio_init.part.0+0x38>)
 8006cc4:	601a      	str	r2, [r3, #0]
 8006cc6:	4620      	mov	r0, r4
 8006cc8:	2200      	movs	r2, #0
 8006cca:	2104      	movs	r1, #4
 8006ccc:	f7ff ff94 	bl	8006bf8 <std>
 8006cd0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006cd4:	2201      	movs	r2, #1
 8006cd6:	2109      	movs	r1, #9
 8006cd8:	f7ff ff8e 	bl	8006bf8 <std>
 8006cdc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006ce0:	2202      	movs	r2, #2
 8006ce2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006ce6:	2112      	movs	r1, #18
 8006ce8:	f7ff bf86 	b.w	8006bf8 <std>
 8006cec:	20001c4c 	.word	0x20001c4c
 8006cf0:	20001b14 	.word	0x20001b14
 8006cf4:	08006c65 	.word	0x08006c65

08006cf8 <__sfp_lock_acquire>:
 8006cf8:	4801      	ldr	r0, [pc, #4]	@ (8006d00 <__sfp_lock_acquire+0x8>)
 8006cfa:	f000 ba56 	b.w	80071aa <__retarget_lock_acquire_recursive>
 8006cfe:	bf00      	nop
 8006d00:	20001c55 	.word	0x20001c55

08006d04 <__sfp_lock_release>:
 8006d04:	4801      	ldr	r0, [pc, #4]	@ (8006d0c <__sfp_lock_release+0x8>)
 8006d06:	f000 ba51 	b.w	80071ac <__retarget_lock_release_recursive>
 8006d0a:	bf00      	nop
 8006d0c:	20001c55 	.word	0x20001c55

08006d10 <__sinit>:
 8006d10:	b510      	push	{r4, lr}
 8006d12:	4604      	mov	r4, r0
 8006d14:	f7ff fff0 	bl	8006cf8 <__sfp_lock_acquire>
 8006d18:	6a23      	ldr	r3, [r4, #32]
 8006d1a:	b11b      	cbz	r3, 8006d24 <__sinit+0x14>
 8006d1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006d20:	f7ff bff0 	b.w	8006d04 <__sfp_lock_release>
 8006d24:	4b04      	ldr	r3, [pc, #16]	@ (8006d38 <__sinit+0x28>)
 8006d26:	6223      	str	r3, [r4, #32]
 8006d28:	4b04      	ldr	r3, [pc, #16]	@ (8006d3c <__sinit+0x2c>)
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d1f5      	bne.n	8006d1c <__sinit+0xc>
 8006d30:	f7ff ffc4 	bl	8006cbc <global_stdio_init.part.0>
 8006d34:	e7f2      	b.n	8006d1c <__sinit+0xc>
 8006d36:	bf00      	nop
 8006d38:	08006c7d 	.word	0x08006c7d
 8006d3c:	20001c4c 	.word	0x20001c4c

08006d40 <_fwalk_sglue>:
 8006d40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006d44:	4607      	mov	r7, r0
 8006d46:	4688      	mov	r8, r1
 8006d48:	4614      	mov	r4, r2
 8006d4a:	2600      	movs	r6, #0
 8006d4c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006d50:	f1b9 0901 	subs.w	r9, r9, #1
 8006d54:	d505      	bpl.n	8006d62 <_fwalk_sglue+0x22>
 8006d56:	6824      	ldr	r4, [r4, #0]
 8006d58:	2c00      	cmp	r4, #0
 8006d5a:	d1f7      	bne.n	8006d4c <_fwalk_sglue+0xc>
 8006d5c:	4630      	mov	r0, r6
 8006d5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006d62:	89ab      	ldrh	r3, [r5, #12]
 8006d64:	2b01      	cmp	r3, #1
 8006d66:	d907      	bls.n	8006d78 <_fwalk_sglue+0x38>
 8006d68:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006d6c:	3301      	adds	r3, #1
 8006d6e:	d003      	beq.n	8006d78 <_fwalk_sglue+0x38>
 8006d70:	4629      	mov	r1, r5
 8006d72:	4638      	mov	r0, r7
 8006d74:	47c0      	blx	r8
 8006d76:	4306      	orrs	r6, r0
 8006d78:	3568      	adds	r5, #104	@ 0x68
 8006d7a:	e7e9      	b.n	8006d50 <_fwalk_sglue+0x10>

08006d7c <iprintf>:
 8006d7c:	b40f      	push	{r0, r1, r2, r3}
 8006d7e:	b507      	push	{r0, r1, r2, lr}
 8006d80:	4906      	ldr	r1, [pc, #24]	@ (8006d9c <iprintf+0x20>)
 8006d82:	ab04      	add	r3, sp, #16
 8006d84:	6808      	ldr	r0, [r1, #0]
 8006d86:	f853 2b04 	ldr.w	r2, [r3], #4
 8006d8a:	6881      	ldr	r1, [r0, #8]
 8006d8c:	9301      	str	r3, [sp, #4]
 8006d8e:	f000 fb3f 	bl	8007410 <_vfiprintf_r>
 8006d92:	b003      	add	sp, #12
 8006d94:	f85d eb04 	ldr.w	lr, [sp], #4
 8006d98:	b004      	add	sp, #16
 8006d9a:	4770      	bx	lr
 8006d9c:	2000001c 	.word	0x2000001c

08006da0 <_puts_r>:
 8006da0:	6a03      	ldr	r3, [r0, #32]
 8006da2:	b570      	push	{r4, r5, r6, lr}
 8006da4:	6884      	ldr	r4, [r0, #8]
 8006da6:	4605      	mov	r5, r0
 8006da8:	460e      	mov	r6, r1
 8006daa:	b90b      	cbnz	r3, 8006db0 <_puts_r+0x10>
 8006dac:	f7ff ffb0 	bl	8006d10 <__sinit>
 8006db0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006db2:	07db      	lsls	r3, r3, #31
 8006db4:	d405      	bmi.n	8006dc2 <_puts_r+0x22>
 8006db6:	89a3      	ldrh	r3, [r4, #12]
 8006db8:	0598      	lsls	r0, r3, #22
 8006dba:	d402      	bmi.n	8006dc2 <_puts_r+0x22>
 8006dbc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006dbe:	f000 f9f4 	bl	80071aa <__retarget_lock_acquire_recursive>
 8006dc2:	89a3      	ldrh	r3, [r4, #12]
 8006dc4:	0719      	lsls	r1, r3, #28
 8006dc6:	d502      	bpl.n	8006dce <_puts_r+0x2e>
 8006dc8:	6923      	ldr	r3, [r4, #16]
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d135      	bne.n	8006e3a <_puts_r+0x9a>
 8006dce:	4621      	mov	r1, r4
 8006dd0:	4628      	mov	r0, r5
 8006dd2:	f000 f8c5 	bl	8006f60 <__swsetup_r>
 8006dd6:	b380      	cbz	r0, 8006e3a <_puts_r+0x9a>
 8006dd8:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8006ddc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006dde:	07da      	lsls	r2, r3, #31
 8006de0:	d405      	bmi.n	8006dee <_puts_r+0x4e>
 8006de2:	89a3      	ldrh	r3, [r4, #12]
 8006de4:	059b      	lsls	r3, r3, #22
 8006de6:	d402      	bmi.n	8006dee <_puts_r+0x4e>
 8006de8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006dea:	f000 f9df 	bl	80071ac <__retarget_lock_release_recursive>
 8006dee:	4628      	mov	r0, r5
 8006df0:	bd70      	pop	{r4, r5, r6, pc}
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	da04      	bge.n	8006e00 <_puts_r+0x60>
 8006df6:	69a2      	ldr	r2, [r4, #24]
 8006df8:	429a      	cmp	r2, r3
 8006dfa:	dc17      	bgt.n	8006e2c <_puts_r+0x8c>
 8006dfc:	290a      	cmp	r1, #10
 8006dfe:	d015      	beq.n	8006e2c <_puts_r+0x8c>
 8006e00:	6823      	ldr	r3, [r4, #0]
 8006e02:	1c5a      	adds	r2, r3, #1
 8006e04:	6022      	str	r2, [r4, #0]
 8006e06:	7019      	strb	r1, [r3, #0]
 8006e08:	68a3      	ldr	r3, [r4, #8]
 8006e0a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006e0e:	3b01      	subs	r3, #1
 8006e10:	60a3      	str	r3, [r4, #8]
 8006e12:	2900      	cmp	r1, #0
 8006e14:	d1ed      	bne.n	8006df2 <_puts_r+0x52>
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	da11      	bge.n	8006e3e <_puts_r+0x9e>
 8006e1a:	4622      	mov	r2, r4
 8006e1c:	210a      	movs	r1, #10
 8006e1e:	4628      	mov	r0, r5
 8006e20:	f000 f85f 	bl	8006ee2 <__swbuf_r>
 8006e24:	3001      	adds	r0, #1
 8006e26:	d0d7      	beq.n	8006dd8 <_puts_r+0x38>
 8006e28:	250a      	movs	r5, #10
 8006e2a:	e7d7      	b.n	8006ddc <_puts_r+0x3c>
 8006e2c:	4622      	mov	r2, r4
 8006e2e:	4628      	mov	r0, r5
 8006e30:	f000 f857 	bl	8006ee2 <__swbuf_r>
 8006e34:	3001      	adds	r0, #1
 8006e36:	d1e7      	bne.n	8006e08 <_puts_r+0x68>
 8006e38:	e7ce      	b.n	8006dd8 <_puts_r+0x38>
 8006e3a:	3e01      	subs	r6, #1
 8006e3c:	e7e4      	b.n	8006e08 <_puts_r+0x68>
 8006e3e:	6823      	ldr	r3, [r4, #0]
 8006e40:	1c5a      	adds	r2, r3, #1
 8006e42:	6022      	str	r2, [r4, #0]
 8006e44:	220a      	movs	r2, #10
 8006e46:	701a      	strb	r2, [r3, #0]
 8006e48:	e7ee      	b.n	8006e28 <_puts_r+0x88>
	...

08006e4c <puts>:
 8006e4c:	4b02      	ldr	r3, [pc, #8]	@ (8006e58 <puts+0xc>)
 8006e4e:	4601      	mov	r1, r0
 8006e50:	6818      	ldr	r0, [r3, #0]
 8006e52:	f7ff bfa5 	b.w	8006da0 <_puts_r>
 8006e56:	bf00      	nop
 8006e58:	2000001c 	.word	0x2000001c

08006e5c <__sread>:
 8006e5c:	b510      	push	{r4, lr}
 8006e5e:	460c      	mov	r4, r1
 8006e60:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006e64:	f000 f952 	bl	800710c <_read_r>
 8006e68:	2800      	cmp	r0, #0
 8006e6a:	bfab      	itete	ge
 8006e6c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006e6e:	89a3      	ldrhlt	r3, [r4, #12]
 8006e70:	181b      	addge	r3, r3, r0
 8006e72:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006e76:	bfac      	ite	ge
 8006e78:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006e7a:	81a3      	strhlt	r3, [r4, #12]
 8006e7c:	bd10      	pop	{r4, pc}

08006e7e <__swrite>:
 8006e7e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006e82:	461f      	mov	r7, r3
 8006e84:	898b      	ldrh	r3, [r1, #12]
 8006e86:	05db      	lsls	r3, r3, #23
 8006e88:	4605      	mov	r5, r0
 8006e8a:	460c      	mov	r4, r1
 8006e8c:	4616      	mov	r6, r2
 8006e8e:	d505      	bpl.n	8006e9c <__swrite+0x1e>
 8006e90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006e94:	2302      	movs	r3, #2
 8006e96:	2200      	movs	r2, #0
 8006e98:	f000 f926 	bl	80070e8 <_lseek_r>
 8006e9c:	89a3      	ldrh	r3, [r4, #12]
 8006e9e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006ea2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006ea6:	81a3      	strh	r3, [r4, #12]
 8006ea8:	4632      	mov	r2, r6
 8006eaa:	463b      	mov	r3, r7
 8006eac:	4628      	mov	r0, r5
 8006eae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006eb2:	f000 b93d 	b.w	8007130 <_write_r>

08006eb6 <__sseek>:
 8006eb6:	b510      	push	{r4, lr}
 8006eb8:	460c      	mov	r4, r1
 8006eba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006ebe:	f000 f913 	bl	80070e8 <_lseek_r>
 8006ec2:	1c43      	adds	r3, r0, #1
 8006ec4:	89a3      	ldrh	r3, [r4, #12]
 8006ec6:	bf15      	itete	ne
 8006ec8:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006eca:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006ece:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006ed2:	81a3      	strheq	r3, [r4, #12]
 8006ed4:	bf18      	it	ne
 8006ed6:	81a3      	strhne	r3, [r4, #12]
 8006ed8:	bd10      	pop	{r4, pc}

08006eda <__sclose>:
 8006eda:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006ede:	f000 b89d 	b.w	800701c <_close_r>

08006ee2 <__swbuf_r>:
 8006ee2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ee4:	460e      	mov	r6, r1
 8006ee6:	4614      	mov	r4, r2
 8006ee8:	4605      	mov	r5, r0
 8006eea:	b118      	cbz	r0, 8006ef4 <__swbuf_r+0x12>
 8006eec:	6a03      	ldr	r3, [r0, #32]
 8006eee:	b90b      	cbnz	r3, 8006ef4 <__swbuf_r+0x12>
 8006ef0:	f7ff ff0e 	bl	8006d10 <__sinit>
 8006ef4:	69a3      	ldr	r3, [r4, #24]
 8006ef6:	60a3      	str	r3, [r4, #8]
 8006ef8:	89a3      	ldrh	r3, [r4, #12]
 8006efa:	071a      	lsls	r2, r3, #28
 8006efc:	d501      	bpl.n	8006f02 <__swbuf_r+0x20>
 8006efe:	6923      	ldr	r3, [r4, #16]
 8006f00:	b943      	cbnz	r3, 8006f14 <__swbuf_r+0x32>
 8006f02:	4621      	mov	r1, r4
 8006f04:	4628      	mov	r0, r5
 8006f06:	f000 f82b 	bl	8006f60 <__swsetup_r>
 8006f0a:	b118      	cbz	r0, 8006f14 <__swbuf_r+0x32>
 8006f0c:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8006f10:	4638      	mov	r0, r7
 8006f12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006f14:	6823      	ldr	r3, [r4, #0]
 8006f16:	6922      	ldr	r2, [r4, #16]
 8006f18:	1a98      	subs	r0, r3, r2
 8006f1a:	6963      	ldr	r3, [r4, #20]
 8006f1c:	b2f6      	uxtb	r6, r6
 8006f1e:	4283      	cmp	r3, r0
 8006f20:	4637      	mov	r7, r6
 8006f22:	dc05      	bgt.n	8006f30 <__swbuf_r+0x4e>
 8006f24:	4621      	mov	r1, r4
 8006f26:	4628      	mov	r0, r5
 8006f28:	f000 fd9c 	bl	8007a64 <_fflush_r>
 8006f2c:	2800      	cmp	r0, #0
 8006f2e:	d1ed      	bne.n	8006f0c <__swbuf_r+0x2a>
 8006f30:	68a3      	ldr	r3, [r4, #8]
 8006f32:	3b01      	subs	r3, #1
 8006f34:	60a3      	str	r3, [r4, #8]
 8006f36:	6823      	ldr	r3, [r4, #0]
 8006f38:	1c5a      	adds	r2, r3, #1
 8006f3a:	6022      	str	r2, [r4, #0]
 8006f3c:	701e      	strb	r6, [r3, #0]
 8006f3e:	6962      	ldr	r2, [r4, #20]
 8006f40:	1c43      	adds	r3, r0, #1
 8006f42:	429a      	cmp	r2, r3
 8006f44:	d004      	beq.n	8006f50 <__swbuf_r+0x6e>
 8006f46:	89a3      	ldrh	r3, [r4, #12]
 8006f48:	07db      	lsls	r3, r3, #31
 8006f4a:	d5e1      	bpl.n	8006f10 <__swbuf_r+0x2e>
 8006f4c:	2e0a      	cmp	r6, #10
 8006f4e:	d1df      	bne.n	8006f10 <__swbuf_r+0x2e>
 8006f50:	4621      	mov	r1, r4
 8006f52:	4628      	mov	r0, r5
 8006f54:	f000 fd86 	bl	8007a64 <_fflush_r>
 8006f58:	2800      	cmp	r0, #0
 8006f5a:	d0d9      	beq.n	8006f10 <__swbuf_r+0x2e>
 8006f5c:	e7d6      	b.n	8006f0c <__swbuf_r+0x2a>
	...

08006f60 <__swsetup_r>:
 8006f60:	b538      	push	{r3, r4, r5, lr}
 8006f62:	4b29      	ldr	r3, [pc, #164]	@ (8007008 <__swsetup_r+0xa8>)
 8006f64:	4605      	mov	r5, r0
 8006f66:	6818      	ldr	r0, [r3, #0]
 8006f68:	460c      	mov	r4, r1
 8006f6a:	b118      	cbz	r0, 8006f74 <__swsetup_r+0x14>
 8006f6c:	6a03      	ldr	r3, [r0, #32]
 8006f6e:	b90b      	cbnz	r3, 8006f74 <__swsetup_r+0x14>
 8006f70:	f7ff fece 	bl	8006d10 <__sinit>
 8006f74:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006f78:	0719      	lsls	r1, r3, #28
 8006f7a:	d422      	bmi.n	8006fc2 <__swsetup_r+0x62>
 8006f7c:	06da      	lsls	r2, r3, #27
 8006f7e:	d407      	bmi.n	8006f90 <__swsetup_r+0x30>
 8006f80:	2209      	movs	r2, #9
 8006f82:	602a      	str	r2, [r5, #0]
 8006f84:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006f88:	81a3      	strh	r3, [r4, #12]
 8006f8a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006f8e:	e033      	b.n	8006ff8 <__swsetup_r+0x98>
 8006f90:	0758      	lsls	r0, r3, #29
 8006f92:	d512      	bpl.n	8006fba <__swsetup_r+0x5a>
 8006f94:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006f96:	b141      	cbz	r1, 8006faa <__swsetup_r+0x4a>
 8006f98:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006f9c:	4299      	cmp	r1, r3
 8006f9e:	d002      	beq.n	8006fa6 <__swsetup_r+0x46>
 8006fa0:	4628      	mov	r0, r5
 8006fa2:	f000 f913 	bl	80071cc <_free_r>
 8006fa6:	2300      	movs	r3, #0
 8006fa8:	6363      	str	r3, [r4, #52]	@ 0x34
 8006faa:	89a3      	ldrh	r3, [r4, #12]
 8006fac:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006fb0:	81a3      	strh	r3, [r4, #12]
 8006fb2:	2300      	movs	r3, #0
 8006fb4:	6063      	str	r3, [r4, #4]
 8006fb6:	6923      	ldr	r3, [r4, #16]
 8006fb8:	6023      	str	r3, [r4, #0]
 8006fba:	89a3      	ldrh	r3, [r4, #12]
 8006fbc:	f043 0308 	orr.w	r3, r3, #8
 8006fc0:	81a3      	strh	r3, [r4, #12]
 8006fc2:	6923      	ldr	r3, [r4, #16]
 8006fc4:	b94b      	cbnz	r3, 8006fda <__swsetup_r+0x7a>
 8006fc6:	89a3      	ldrh	r3, [r4, #12]
 8006fc8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006fcc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006fd0:	d003      	beq.n	8006fda <__swsetup_r+0x7a>
 8006fd2:	4621      	mov	r1, r4
 8006fd4:	4628      	mov	r0, r5
 8006fd6:	f000 fd93 	bl	8007b00 <__smakebuf_r>
 8006fda:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006fde:	f013 0201 	ands.w	r2, r3, #1
 8006fe2:	d00a      	beq.n	8006ffa <__swsetup_r+0x9a>
 8006fe4:	2200      	movs	r2, #0
 8006fe6:	60a2      	str	r2, [r4, #8]
 8006fe8:	6962      	ldr	r2, [r4, #20]
 8006fea:	4252      	negs	r2, r2
 8006fec:	61a2      	str	r2, [r4, #24]
 8006fee:	6922      	ldr	r2, [r4, #16]
 8006ff0:	b942      	cbnz	r2, 8007004 <__swsetup_r+0xa4>
 8006ff2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006ff6:	d1c5      	bne.n	8006f84 <__swsetup_r+0x24>
 8006ff8:	bd38      	pop	{r3, r4, r5, pc}
 8006ffa:	0799      	lsls	r1, r3, #30
 8006ffc:	bf58      	it	pl
 8006ffe:	6962      	ldrpl	r2, [r4, #20]
 8007000:	60a2      	str	r2, [r4, #8]
 8007002:	e7f4      	b.n	8006fee <__swsetup_r+0x8e>
 8007004:	2000      	movs	r0, #0
 8007006:	e7f7      	b.n	8006ff8 <__swsetup_r+0x98>
 8007008:	2000001c 	.word	0x2000001c

0800700c <memset>:
 800700c:	4402      	add	r2, r0
 800700e:	4603      	mov	r3, r0
 8007010:	4293      	cmp	r3, r2
 8007012:	d100      	bne.n	8007016 <memset+0xa>
 8007014:	4770      	bx	lr
 8007016:	f803 1b01 	strb.w	r1, [r3], #1
 800701a:	e7f9      	b.n	8007010 <memset+0x4>

0800701c <_close_r>:
 800701c:	b538      	push	{r3, r4, r5, lr}
 800701e:	4d06      	ldr	r5, [pc, #24]	@ (8007038 <_close_r+0x1c>)
 8007020:	2300      	movs	r3, #0
 8007022:	4604      	mov	r4, r0
 8007024:	4608      	mov	r0, r1
 8007026:	602b      	str	r3, [r5, #0]
 8007028:	f7f9 fd8c 	bl	8000b44 <_close>
 800702c:	1c43      	adds	r3, r0, #1
 800702e:	d102      	bne.n	8007036 <_close_r+0x1a>
 8007030:	682b      	ldr	r3, [r5, #0]
 8007032:	b103      	cbz	r3, 8007036 <_close_r+0x1a>
 8007034:	6023      	str	r3, [r4, #0]
 8007036:	bd38      	pop	{r3, r4, r5, pc}
 8007038:	20001c50 	.word	0x20001c50

0800703c <_reclaim_reent>:
 800703c:	4b29      	ldr	r3, [pc, #164]	@ (80070e4 <_reclaim_reent+0xa8>)
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	4283      	cmp	r3, r0
 8007042:	b570      	push	{r4, r5, r6, lr}
 8007044:	4604      	mov	r4, r0
 8007046:	d04b      	beq.n	80070e0 <_reclaim_reent+0xa4>
 8007048:	69c3      	ldr	r3, [r0, #28]
 800704a:	b1ab      	cbz	r3, 8007078 <_reclaim_reent+0x3c>
 800704c:	68db      	ldr	r3, [r3, #12]
 800704e:	b16b      	cbz	r3, 800706c <_reclaim_reent+0x30>
 8007050:	2500      	movs	r5, #0
 8007052:	69e3      	ldr	r3, [r4, #28]
 8007054:	68db      	ldr	r3, [r3, #12]
 8007056:	5959      	ldr	r1, [r3, r5]
 8007058:	2900      	cmp	r1, #0
 800705a:	d13b      	bne.n	80070d4 <_reclaim_reent+0x98>
 800705c:	3504      	adds	r5, #4
 800705e:	2d80      	cmp	r5, #128	@ 0x80
 8007060:	d1f7      	bne.n	8007052 <_reclaim_reent+0x16>
 8007062:	69e3      	ldr	r3, [r4, #28]
 8007064:	4620      	mov	r0, r4
 8007066:	68d9      	ldr	r1, [r3, #12]
 8007068:	f000 f8b0 	bl	80071cc <_free_r>
 800706c:	69e3      	ldr	r3, [r4, #28]
 800706e:	6819      	ldr	r1, [r3, #0]
 8007070:	b111      	cbz	r1, 8007078 <_reclaim_reent+0x3c>
 8007072:	4620      	mov	r0, r4
 8007074:	f000 f8aa 	bl	80071cc <_free_r>
 8007078:	6961      	ldr	r1, [r4, #20]
 800707a:	b111      	cbz	r1, 8007082 <_reclaim_reent+0x46>
 800707c:	4620      	mov	r0, r4
 800707e:	f000 f8a5 	bl	80071cc <_free_r>
 8007082:	69e1      	ldr	r1, [r4, #28]
 8007084:	b111      	cbz	r1, 800708c <_reclaim_reent+0x50>
 8007086:	4620      	mov	r0, r4
 8007088:	f000 f8a0 	bl	80071cc <_free_r>
 800708c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800708e:	b111      	cbz	r1, 8007096 <_reclaim_reent+0x5a>
 8007090:	4620      	mov	r0, r4
 8007092:	f000 f89b 	bl	80071cc <_free_r>
 8007096:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007098:	b111      	cbz	r1, 80070a0 <_reclaim_reent+0x64>
 800709a:	4620      	mov	r0, r4
 800709c:	f000 f896 	bl	80071cc <_free_r>
 80070a0:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80070a2:	b111      	cbz	r1, 80070aa <_reclaim_reent+0x6e>
 80070a4:	4620      	mov	r0, r4
 80070a6:	f000 f891 	bl	80071cc <_free_r>
 80070aa:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80070ac:	b111      	cbz	r1, 80070b4 <_reclaim_reent+0x78>
 80070ae:	4620      	mov	r0, r4
 80070b0:	f000 f88c 	bl	80071cc <_free_r>
 80070b4:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80070b6:	b111      	cbz	r1, 80070be <_reclaim_reent+0x82>
 80070b8:	4620      	mov	r0, r4
 80070ba:	f000 f887 	bl	80071cc <_free_r>
 80070be:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80070c0:	b111      	cbz	r1, 80070c8 <_reclaim_reent+0x8c>
 80070c2:	4620      	mov	r0, r4
 80070c4:	f000 f882 	bl	80071cc <_free_r>
 80070c8:	6a23      	ldr	r3, [r4, #32]
 80070ca:	b14b      	cbz	r3, 80070e0 <_reclaim_reent+0xa4>
 80070cc:	4620      	mov	r0, r4
 80070ce:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80070d2:	4718      	bx	r3
 80070d4:	680e      	ldr	r6, [r1, #0]
 80070d6:	4620      	mov	r0, r4
 80070d8:	f000 f878 	bl	80071cc <_free_r>
 80070dc:	4631      	mov	r1, r6
 80070de:	e7bb      	b.n	8007058 <_reclaim_reent+0x1c>
 80070e0:	bd70      	pop	{r4, r5, r6, pc}
 80070e2:	bf00      	nop
 80070e4:	2000001c 	.word	0x2000001c

080070e8 <_lseek_r>:
 80070e8:	b538      	push	{r3, r4, r5, lr}
 80070ea:	4d07      	ldr	r5, [pc, #28]	@ (8007108 <_lseek_r+0x20>)
 80070ec:	4604      	mov	r4, r0
 80070ee:	4608      	mov	r0, r1
 80070f0:	4611      	mov	r1, r2
 80070f2:	2200      	movs	r2, #0
 80070f4:	602a      	str	r2, [r5, #0]
 80070f6:	461a      	mov	r2, r3
 80070f8:	f7f9 fd4b 	bl	8000b92 <_lseek>
 80070fc:	1c43      	adds	r3, r0, #1
 80070fe:	d102      	bne.n	8007106 <_lseek_r+0x1e>
 8007100:	682b      	ldr	r3, [r5, #0]
 8007102:	b103      	cbz	r3, 8007106 <_lseek_r+0x1e>
 8007104:	6023      	str	r3, [r4, #0]
 8007106:	bd38      	pop	{r3, r4, r5, pc}
 8007108:	20001c50 	.word	0x20001c50

0800710c <_read_r>:
 800710c:	b538      	push	{r3, r4, r5, lr}
 800710e:	4d07      	ldr	r5, [pc, #28]	@ (800712c <_read_r+0x20>)
 8007110:	4604      	mov	r4, r0
 8007112:	4608      	mov	r0, r1
 8007114:	4611      	mov	r1, r2
 8007116:	2200      	movs	r2, #0
 8007118:	602a      	str	r2, [r5, #0]
 800711a:	461a      	mov	r2, r3
 800711c:	f7f9 fcde 	bl	8000adc <_read>
 8007120:	1c43      	adds	r3, r0, #1
 8007122:	d102      	bne.n	800712a <_read_r+0x1e>
 8007124:	682b      	ldr	r3, [r5, #0]
 8007126:	b103      	cbz	r3, 800712a <_read_r+0x1e>
 8007128:	6023      	str	r3, [r4, #0]
 800712a:	bd38      	pop	{r3, r4, r5, pc}
 800712c:	20001c50 	.word	0x20001c50

08007130 <_write_r>:
 8007130:	b538      	push	{r3, r4, r5, lr}
 8007132:	4d07      	ldr	r5, [pc, #28]	@ (8007150 <_write_r+0x20>)
 8007134:	4604      	mov	r4, r0
 8007136:	4608      	mov	r0, r1
 8007138:	4611      	mov	r1, r2
 800713a:	2200      	movs	r2, #0
 800713c:	602a      	str	r2, [r5, #0]
 800713e:	461a      	mov	r2, r3
 8007140:	f7f9 fcea 	bl	8000b18 <_write>
 8007144:	1c43      	adds	r3, r0, #1
 8007146:	d102      	bne.n	800714e <_write_r+0x1e>
 8007148:	682b      	ldr	r3, [r5, #0]
 800714a:	b103      	cbz	r3, 800714e <_write_r+0x1e>
 800714c:	6023      	str	r3, [r4, #0]
 800714e:	bd38      	pop	{r3, r4, r5, pc}
 8007150:	20001c50 	.word	0x20001c50

08007154 <__errno>:
 8007154:	4b01      	ldr	r3, [pc, #4]	@ (800715c <__errno+0x8>)
 8007156:	6818      	ldr	r0, [r3, #0]
 8007158:	4770      	bx	lr
 800715a:	bf00      	nop
 800715c:	2000001c 	.word	0x2000001c

08007160 <__libc_init_array>:
 8007160:	b570      	push	{r4, r5, r6, lr}
 8007162:	4d0d      	ldr	r5, [pc, #52]	@ (8007198 <__libc_init_array+0x38>)
 8007164:	4c0d      	ldr	r4, [pc, #52]	@ (800719c <__libc_init_array+0x3c>)
 8007166:	1b64      	subs	r4, r4, r5
 8007168:	10a4      	asrs	r4, r4, #2
 800716a:	2600      	movs	r6, #0
 800716c:	42a6      	cmp	r6, r4
 800716e:	d109      	bne.n	8007184 <__libc_init_array+0x24>
 8007170:	4d0b      	ldr	r5, [pc, #44]	@ (80071a0 <__libc_init_array+0x40>)
 8007172:	4c0c      	ldr	r4, [pc, #48]	@ (80071a4 <__libc_init_array+0x44>)
 8007174:	f000 fd32 	bl	8007bdc <_init>
 8007178:	1b64      	subs	r4, r4, r5
 800717a:	10a4      	asrs	r4, r4, #2
 800717c:	2600      	movs	r6, #0
 800717e:	42a6      	cmp	r6, r4
 8007180:	d105      	bne.n	800718e <__libc_init_array+0x2e>
 8007182:	bd70      	pop	{r4, r5, r6, pc}
 8007184:	f855 3b04 	ldr.w	r3, [r5], #4
 8007188:	4798      	blx	r3
 800718a:	3601      	adds	r6, #1
 800718c:	e7ee      	b.n	800716c <__libc_init_array+0xc>
 800718e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007192:	4798      	blx	r3
 8007194:	3601      	adds	r6, #1
 8007196:	e7f2      	b.n	800717e <__libc_init_array+0x1e>
 8007198:	08007da8 	.word	0x08007da8
 800719c:	08007da8 	.word	0x08007da8
 80071a0:	08007da8 	.word	0x08007da8
 80071a4:	08007dac 	.word	0x08007dac

080071a8 <__retarget_lock_init_recursive>:
 80071a8:	4770      	bx	lr

080071aa <__retarget_lock_acquire_recursive>:
 80071aa:	4770      	bx	lr

080071ac <__retarget_lock_release_recursive>:
 80071ac:	4770      	bx	lr

080071ae <memcpy>:
 80071ae:	440a      	add	r2, r1
 80071b0:	4291      	cmp	r1, r2
 80071b2:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80071b6:	d100      	bne.n	80071ba <memcpy+0xc>
 80071b8:	4770      	bx	lr
 80071ba:	b510      	push	{r4, lr}
 80071bc:	f811 4b01 	ldrb.w	r4, [r1], #1
 80071c0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80071c4:	4291      	cmp	r1, r2
 80071c6:	d1f9      	bne.n	80071bc <memcpy+0xe>
 80071c8:	bd10      	pop	{r4, pc}
	...

080071cc <_free_r>:
 80071cc:	b538      	push	{r3, r4, r5, lr}
 80071ce:	4605      	mov	r5, r0
 80071d0:	2900      	cmp	r1, #0
 80071d2:	d041      	beq.n	8007258 <_free_r+0x8c>
 80071d4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80071d8:	1f0c      	subs	r4, r1, #4
 80071da:	2b00      	cmp	r3, #0
 80071dc:	bfb8      	it	lt
 80071de:	18e4      	addlt	r4, r4, r3
 80071e0:	f000 f8e0 	bl	80073a4 <__malloc_lock>
 80071e4:	4a1d      	ldr	r2, [pc, #116]	@ (800725c <_free_r+0x90>)
 80071e6:	6813      	ldr	r3, [r2, #0]
 80071e8:	b933      	cbnz	r3, 80071f8 <_free_r+0x2c>
 80071ea:	6063      	str	r3, [r4, #4]
 80071ec:	6014      	str	r4, [r2, #0]
 80071ee:	4628      	mov	r0, r5
 80071f0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80071f4:	f000 b8dc 	b.w	80073b0 <__malloc_unlock>
 80071f8:	42a3      	cmp	r3, r4
 80071fa:	d908      	bls.n	800720e <_free_r+0x42>
 80071fc:	6820      	ldr	r0, [r4, #0]
 80071fe:	1821      	adds	r1, r4, r0
 8007200:	428b      	cmp	r3, r1
 8007202:	bf01      	itttt	eq
 8007204:	6819      	ldreq	r1, [r3, #0]
 8007206:	685b      	ldreq	r3, [r3, #4]
 8007208:	1809      	addeq	r1, r1, r0
 800720a:	6021      	streq	r1, [r4, #0]
 800720c:	e7ed      	b.n	80071ea <_free_r+0x1e>
 800720e:	461a      	mov	r2, r3
 8007210:	685b      	ldr	r3, [r3, #4]
 8007212:	b10b      	cbz	r3, 8007218 <_free_r+0x4c>
 8007214:	42a3      	cmp	r3, r4
 8007216:	d9fa      	bls.n	800720e <_free_r+0x42>
 8007218:	6811      	ldr	r1, [r2, #0]
 800721a:	1850      	adds	r0, r2, r1
 800721c:	42a0      	cmp	r0, r4
 800721e:	d10b      	bne.n	8007238 <_free_r+0x6c>
 8007220:	6820      	ldr	r0, [r4, #0]
 8007222:	4401      	add	r1, r0
 8007224:	1850      	adds	r0, r2, r1
 8007226:	4283      	cmp	r3, r0
 8007228:	6011      	str	r1, [r2, #0]
 800722a:	d1e0      	bne.n	80071ee <_free_r+0x22>
 800722c:	6818      	ldr	r0, [r3, #0]
 800722e:	685b      	ldr	r3, [r3, #4]
 8007230:	6053      	str	r3, [r2, #4]
 8007232:	4408      	add	r0, r1
 8007234:	6010      	str	r0, [r2, #0]
 8007236:	e7da      	b.n	80071ee <_free_r+0x22>
 8007238:	d902      	bls.n	8007240 <_free_r+0x74>
 800723a:	230c      	movs	r3, #12
 800723c:	602b      	str	r3, [r5, #0]
 800723e:	e7d6      	b.n	80071ee <_free_r+0x22>
 8007240:	6820      	ldr	r0, [r4, #0]
 8007242:	1821      	adds	r1, r4, r0
 8007244:	428b      	cmp	r3, r1
 8007246:	bf04      	itt	eq
 8007248:	6819      	ldreq	r1, [r3, #0]
 800724a:	685b      	ldreq	r3, [r3, #4]
 800724c:	6063      	str	r3, [r4, #4]
 800724e:	bf04      	itt	eq
 8007250:	1809      	addeq	r1, r1, r0
 8007252:	6021      	streq	r1, [r4, #0]
 8007254:	6054      	str	r4, [r2, #4]
 8007256:	e7ca      	b.n	80071ee <_free_r+0x22>
 8007258:	bd38      	pop	{r3, r4, r5, pc}
 800725a:	bf00      	nop
 800725c:	20001c5c 	.word	0x20001c5c

08007260 <sbrk_aligned>:
 8007260:	b570      	push	{r4, r5, r6, lr}
 8007262:	4e0f      	ldr	r6, [pc, #60]	@ (80072a0 <sbrk_aligned+0x40>)
 8007264:	460c      	mov	r4, r1
 8007266:	6831      	ldr	r1, [r6, #0]
 8007268:	4605      	mov	r5, r0
 800726a:	b911      	cbnz	r1, 8007272 <sbrk_aligned+0x12>
 800726c:	f000 fca6 	bl	8007bbc <_sbrk_r>
 8007270:	6030      	str	r0, [r6, #0]
 8007272:	4621      	mov	r1, r4
 8007274:	4628      	mov	r0, r5
 8007276:	f000 fca1 	bl	8007bbc <_sbrk_r>
 800727a:	1c43      	adds	r3, r0, #1
 800727c:	d103      	bne.n	8007286 <sbrk_aligned+0x26>
 800727e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8007282:	4620      	mov	r0, r4
 8007284:	bd70      	pop	{r4, r5, r6, pc}
 8007286:	1cc4      	adds	r4, r0, #3
 8007288:	f024 0403 	bic.w	r4, r4, #3
 800728c:	42a0      	cmp	r0, r4
 800728e:	d0f8      	beq.n	8007282 <sbrk_aligned+0x22>
 8007290:	1a21      	subs	r1, r4, r0
 8007292:	4628      	mov	r0, r5
 8007294:	f000 fc92 	bl	8007bbc <_sbrk_r>
 8007298:	3001      	adds	r0, #1
 800729a:	d1f2      	bne.n	8007282 <sbrk_aligned+0x22>
 800729c:	e7ef      	b.n	800727e <sbrk_aligned+0x1e>
 800729e:	bf00      	nop
 80072a0:	20001c58 	.word	0x20001c58

080072a4 <_malloc_r>:
 80072a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80072a8:	1ccd      	adds	r5, r1, #3
 80072aa:	f025 0503 	bic.w	r5, r5, #3
 80072ae:	3508      	adds	r5, #8
 80072b0:	2d0c      	cmp	r5, #12
 80072b2:	bf38      	it	cc
 80072b4:	250c      	movcc	r5, #12
 80072b6:	2d00      	cmp	r5, #0
 80072b8:	4606      	mov	r6, r0
 80072ba:	db01      	blt.n	80072c0 <_malloc_r+0x1c>
 80072bc:	42a9      	cmp	r1, r5
 80072be:	d904      	bls.n	80072ca <_malloc_r+0x26>
 80072c0:	230c      	movs	r3, #12
 80072c2:	6033      	str	r3, [r6, #0]
 80072c4:	2000      	movs	r0, #0
 80072c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80072ca:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80073a0 <_malloc_r+0xfc>
 80072ce:	f000 f869 	bl	80073a4 <__malloc_lock>
 80072d2:	f8d8 3000 	ldr.w	r3, [r8]
 80072d6:	461c      	mov	r4, r3
 80072d8:	bb44      	cbnz	r4, 800732c <_malloc_r+0x88>
 80072da:	4629      	mov	r1, r5
 80072dc:	4630      	mov	r0, r6
 80072de:	f7ff ffbf 	bl	8007260 <sbrk_aligned>
 80072e2:	1c43      	adds	r3, r0, #1
 80072e4:	4604      	mov	r4, r0
 80072e6:	d158      	bne.n	800739a <_malloc_r+0xf6>
 80072e8:	f8d8 4000 	ldr.w	r4, [r8]
 80072ec:	4627      	mov	r7, r4
 80072ee:	2f00      	cmp	r7, #0
 80072f0:	d143      	bne.n	800737a <_malloc_r+0xd6>
 80072f2:	2c00      	cmp	r4, #0
 80072f4:	d04b      	beq.n	800738e <_malloc_r+0xea>
 80072f6:	6823      	ldr	r3, [r4, #0]
 80072f8:	4639      	mov	r1, r7
 80072fa:	4630      	mov	r0, r6
 80072fc:	eb04 0903 	add.w	r9, r4, r3
 8007300:	f000 fc5c 	bl	8007bbc <_sbrk_r>
 8007304:	4581      	cmp	r9, r0
 8007306:	d142      	bne.n	800738e <_malloc_r+0xea>
 8007308:	6821      	ldr	r1, [r4, #0]
 800730a:	1a6d      	subs	r5, r5, r1
 800730c:	4629      	mov	r1, r5
 800730e:	4630      	mov	r0, r6
 8007310:	f7ff ffa6 	bl	8007260 <sbrk_aligned>
 8007314:	3001      	adds	r0, #1
 8007316:	d03a      	beq.n	800738e <_malloc_r+0xea>
 8007318:	6823      	ldr	r3, [r4, #0]
 800731a:	442b      	add	r3, r5
 800731c:	6023      	str	r3, [r4, #0]
 800731e:	f8d8 3000 	ldr.w	r3, [r8]
 8007322:	685a      	ldr	r2, [r3, #4]
 8007324:	bb62      	cbnz	r2, 8007380 <_malloc_r+0xdc>
 8007326:	f8c8 7000 	str.w	r7, [r8]
 800732a:	e00f      	b.n	800734c <_malloc_r+0xa8>
 800732c:	6822      	ldr	r2, [r4, #0]
 800732e:	1b52      	subs	r2, r2, r5
 8007330:	d420      	bmi.n	8007374 <_malloc_r+0xd0>
 8007332:	2a0b      	cmp	r2, #11
 8007334:	d917      	bls.n	8007366 <_malloc_r+0xc2>
 8007336:	1961      	adds	r1, r4, r5
 8007338:	42a3      	cmp	r3, r4
 800733a:	6025      	str	r5, [r4, #0]
 800733c:	bf18      	it	ne
 800733e:	6059      	strne	r1, [r3, #4]
 8007340:	6863      	ldr	r3, [r4, #4]
 8007342:	bf08      	it	eq
 8007344:	f8c8 1000 	streq.w	r1, [r8]
 8007348:	5162      	str	r2, [r4, r5]
 800734a:	604b      	str	r3, [r1, #4]
 800734c:	4630      	mov	r0, r6
 800734e:	f000 f82f 	bl	80073b0 <__malloc_unlock>
 8007352:	f104 000b 	add.w	r0, r4, #11
 8007356:	1d23      	adds	r3, r4, #4
 8007358:	f020 0007 	bic.w	r0, r0, #7
 800735c:	1ac2      	subs	r2, r0, r3
 800735e:	bf1c      	itt	ne
 8007360:	1a1b      	subne	r3, r3, r0
 8007362:	50a3      	strne	r3, [r4, r2]
 8007364:	e7af      	b.n	80072c6 <_malloc_r+0x22>
 8007366:	6862      	ldr	r2, [r4, #4]
 8007368:	42a3      	cmp	r3, r4
 800736a:	bf0c      	ite	eq
 800736c:	f8c8 2000 	streq.w	r2, [r8]
 8007370:	605a      	strne	r2, [r3, #4]
 8007372:	e7eb      	b.n	800734c <_malloc_r+0xa8>
 8007374:	4623      	mov	r3, r4
 8007376:	6864      	ldr	r4, [r4, #4]
 8007378:	e7ae      	b.n	80072d8 <_malloc_r+0x34>
 800737a:	463c      	mov	r4, r7
 800737c:	687f      	ldr	r7, [r7, #4]
 800737e:	e7b6      	b.n	80072ee <_malloc_r+0x4a>
 8007380:	461a      	mov	r2, r3
 8007382:	685b      	ldr	r3, [r3, #4]
 8007384:	42a3      	cmp	r3, r4
 8007386:	d1fb      	bne.n	8007380 <_malloc_r+0xdc>
 8007388:	2300      	movs	r3, #0
 800738a:	6053      	str	r3, [r2, #4]
 800738c:	e7de      	b.n	800734c <_malloc_r+0xa8>
 800738e:	230c      	movs	r3, #12
 8007390:	6033      	str	r3, [r6, #0]
 8007392:	4630      	mov	r0, r6
 8007394:	f000 f80c 	bl	80073b0 <__malloc_unlock>
 8007398:	e794      	b.n	80072c4 <_malloc_r+0x20>
 800739a:	6005      	str	r5, [r0, #0]
 800739c:	e7d6      	b.n	800734c <_malloc_r+0xa8>
 800739e:	bf00      	nop
 80073a0:	20001c5c 	.word	0x20001c5c

080073a4 <__malloc_lock>:
 80073a4:	4801      	ldr	r0, [pc, #4]	@ (80073ac <__malloc_lock+0x8>)
 80073a6:	f7ff bf00 	b.w	80071aa <__retarget_lock_acquire_recursive>
 80073aa:	bf00      	nop
 80073ac:	20001c54 	.word	0x20001c54

080073b0 <__malloc_unlock>:
 80073b0:	4801      	ldr	r0, [pc, #4]	@ (80073b8 <__malloc_unlock+0x8>)
 80073b2:	f7ff befb 	b.w	80071ac <__retarget_lock_release_recursive>
 80073b6:	bf00      	nop
 80073b8:	20001c54 	.word	0x20001c54

080073bc <__sfputc_r>:
 80073bc:	6893      	ldr	r3, [r2, #8]
 80073be:	3b01      	subs	r3, #1
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	b410      	push	{r4}
 80073c4:	6093      	str	r3, [r2, #8]
 80073c6:	da08      	bge.n	80073da <__sfputc_r+0x1e>
 80073c8:	6994      	ldr	r4, [r2, #24]
 80073ca:	42a3      	cmp	r3, r4
 80073cc:	db01      	blt.n	80073d2 <__sfputc_r+0x16>
 80073ce:	290a      	cmp	r1, #10
 80073d0:	d103      	bne.n	80073da <__sfputc_r+0x1e>
 80073d2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80073d6:	f7ff bd84 	b.w	8006ee2 <__swbuf_r>
 80073da:	6813      	ldr	r3, [r2, #0]
 80073dc:	1c58      	adds	r0, r3, #1
 80073de:	6010      	str	r0, [r2, #0]
 80073e0:	7019      	strb	r1, [r3, #0]
 80073e2:	4608      	mov	r0, r1
 80073e4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80073e8:	4770      	bx	lr

080073ea <__sfputs_r>:
 80073ea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80073ec:	4606      	mov	r6, r0
 80073ee:	460f      	mov	r7, r1
 80073f0:	4614      	mov	r4, r2
 80073f2:	18d5      	adds	r5, r2, r3
 80073f4:	42ac      	cmp	r4, r5
 80073f6:	d101      	bne.n	80073fc <__sfputs_r+0x12>
 80073f8:	2000      	movs	r0, #0
 80073fa:	e007      	b.n	800740c <__sfputs_r+0x22>
 80073fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007400:	463a      	mov	r2, r7
 8007402:	4630      	mov	r0, r6
 8007404:	f7ff ffda 	bl	80073bc <__sfputc_r>
 8007408:	1c43      	adds	r3, r0, #1
 800740a:	d1f3      	bne.n	80073f4 <__sfputs_r+0xa>
 800740c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007410 <_vfiprintf_r>:
 8007410:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007414:	460d      	mov	r5, r1
 8007416:	b09d      	sub	sp, #116	@ 0x74
 8007418:	4614      	mov	r4, r2
 800741a:	4698      	mov	r8, r3
 800741c:	4606      	mov	r6, r0
 800741e:	b118      	cbz	r0, 8007428 <_vfiprintf_r+0x18>
 8007420:	6a03      	ldr	r3, [r0, #32]
 8007422:	b90b      	cbnz	r3, 8007428 <_vfiprintf_r+0x18>
 8007424:	f7ff fc74 	bl	8006d10 <__sinit>
 8007428:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800742a:	07d9      	lsls	r1, r3, #31
 800742c:	d405      	bmi.n	800743a <_vfiprintf_r+0x2a>
 800742e:	89ab      	ldrh	r3, [r5, #12]
 8007430:	059a      	lsls	r2, r3, #22
 8007432:	d402      	bmi.n	800743a <_vfiprintf_r+0x2a>
 8007434:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007436:	f7ff feb8 	bl	80071aa <__retarget_lock_acquire_recursive>
 800743a:	89ab      	ldrh	r3, [r5, #12]
 800743c:	071b      	lsls	r3, r3, #28
 800743e:	d501      	bpl.n	8007444 <_vfiprintf_r+0x34>
 8007440:	692b      	ldr	r3, [r5, #16]
 8007442:	b99b      	cbnz	r3, 800746c <_vfiprintf_r+0x5c>
 8007444:	4629      	mov	r1, r5
 8007446:	4630      	mov	r0, r6
 8007448:	f7ff fd8a 	bl	8006f60 <__swsetup_r>
 800744c:	b170      	cbz	r0, 800746c <_vfiprintf_r+0x5c>
 800744e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007450:	07dc      	lsls	r4, r3, #31
 8007452:	d504      	bpl.n	800745e <_vfiprintf_r+0x4e>
 8007454:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007458:	b01d      	add	sp, #116	@ 0x74
 800745a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800745e:	89ab      	ldrh	r3, [r5, #12]
 8007460:	0598      	lsls	r0, r3, #22
 8007462:	d4f7      	bmi.n	8007454 <_vfiprintf_r+0x44>
 8007464:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007466:	f7ff fea1 	bl	80071ac <__retarget_lock_release_recursive>
 800746a:	e7f3      	b.n	8007454 <_vfiprintf_r+0x44>
 800746c:	2300      	movs	r3, #0
 800746e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007470:	2320      	movs	r3, #32
 8007472:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007476:	f8cd 800c 	str.w	r8, [sp, #12]
 800747a:	2330      	movs	r3, #48	@ 0x30
 800747c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800762c <_vfiprintf_r+0x21c>
 8007480:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007484:	f04f 0901 	mov.w	r9, #1
 8007488:	4623      	mov	r3, r4
 800748a:	469a      	mov	sl, r3
 800748c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007490:	b10a      	cbz	r2, 8007496 <_vfiprintf_r+0x86>
 8007492:	2a25      	cmp	r2, #37	@ 0x25
 8007494:	d1f9      	bne.n	800748a <_vfiprintf_r+0x7a>
 8007496:	ebba 0b04 	subs.w	fp, sl, r4
 800749a:	d00b      	beq.n	80074b4 <_vfiprintf_r+0xa4>
 800749c:	465b      	mov	r3, fp
 800749e:	4622      	mov	r2, r4
 80074a0:	4629      	mov	r1, r5
 80074a2:	4630      	mov	r0, r6
 80074a4:	f7ff ffa1 	bl	80073ea <__sfputs_r>
 80074a8:	3001      	adds	r0, #1
 80074aa:	f000 80a7 	beq.w	80075fc <_vfiprintf_r+0x1ec>
 80074ae:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80074b0:	445a      	add	r2, fp
 80074b2:	9209      	str	r2, [sp, #36]	@ 0x24
 80074b4:	f89a 3000 	ldrb.w	r3, [sl]
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	f000 809f 	beq.w	80075fc <_vfiprintf_r+0x1ec>
 80074be:	2300      	movs	r3, #0
 80074c0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80074c4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80074c8:	f10a 0a01 	add.w	sl, sl, #1
 80074cc:	9304      	str	r3, [sp, #16]
 80074ce:	9307      	str	r3, [sp, #28]
 80074d0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80074d4:	931a      	str	r3, [sp, #104]	@ 0x68
 80074d6:	4654      	mov	r4, sl
 80074d8:	2205      	movs	r2, #5
 80074da:	f814 1b01 	ldrb.w	r1, [r4], #1
 80074de:	4853      	ldr	r0, [pc, #332]	@ (800762c <_vfiprintf_r+0x21c>)
 80074e0:	f7f8 fe86 	bl	80001f0 <memchr>
 80074e4:	9a04      	ldr	r2, [sp, #16]
 80074e6:	b9d8      	cbnz	r0, 8007520 <_vfiprintf_r+0x110>
 80074e8:	06d1      	lsls	r1, r2, #27
 80074ea:	bf44      	itt	mi
 80074ec:	2320      	movmi	r3, #32
 80074ee:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80074f2:	0713      	lsls	r3, r2, #28
 80074f4:	bf44      	itt	mi
 80074f6:	232b      	movmi	r3, #43	@ 0x2b
 80074f8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80074fc:	f89a 3000 	ldrb.w	r3, [sl]
 8007500:	2b2a      	cmp	r3, #42	@ 0x2a
 8007502:	d015      	beq.n	8007530 <_vfiprintf_r+0x120>
 8007504:	9a07      	ldr	r2, [sp, #28]
 8007506:	4654      	mov	r4, sl
 8007508:	2000      	movs	r0, #0
 800750a:	f04f 0c0a 	mov.w	ip, #10
 800750e:	4621      	mov	r1, r4
 8007510:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007514:	3b30      	subs	r3, #48	@ 0x30
 8007516:	2b09      	cmp	r3, #9
 8007518:	d94b      	bls.n	80075b2 <_vfiprintf_r+0x1a2>
 800751a:	b1b0      	cbz	r0, 800754a <_vfiprintf_r+0x13a>
 800751c:	9207      	str	r2, [sp, #28]
 800751e:	e014      	b.n	800754a <_vfiprintf_r+0x13a>
 8007520:	eba0 0308 	sub.w	r3, r0, r8
 8007524:	fa09 f303 	lsl.w	r3, r9, r3
 8007528:	4313      	orrs	r3, r2
 800752a:	9304      	str	r3, [sp, #16]
 800752c:	46a2      	mov	sl, r4
 800752e:	e7d2      	b.n	80074d6 <_vfiprintf_r+0xc6>
 8007530:	9b03      	ldr	r3, [sp, #12]
 8007532:	1d19      	adds	r1, r3, #4
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	9103      	str	r1, [sp, #12]
 8007538:	2b00      	cmp	r3, #0
 800753a:	bfbb      	ittet	lt
 800753c:	425b      	neglt	r3, r3
 800753e:	f042 0202 	orrlt.w	r2, r2, #2
 8007542:	9307      	strge	r3, [sp, #28]
 8007544:	9307      	strlt	r3, [sp, #28]
 8007546:	bfb8      	it	lt
 8007548:	9204      	strlt	r2, [sp, #16]
 800754a:	7823      	ldrb	r3, [r4, #0]
 800754c:	2b2e      	cmp	r3, #46	@ 0x2e
 800754e:	d10a      	bne.n	8007566 <_vfiprintf_r+0x156>
 8007550:	7863      	ldrb	r3, [r4, #1]
 8007552:	2b2a      	cmp	r3, #42	@ 0x2a
 8007554:	d132      	bne.n	80075bc <_vfiprintf_r+0x1ac>
 8007556:	9b03      	ldr	r3, [sp, #12]
 8007558:	1d1a      	adds	r2, r3, #4
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	9203      	str	r2, [sp, #12]
 800755e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007562:	3402      	adds	r4, #2
 8007564:	9305      	str	r3, [sp, #20]
 8007566:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800763c <_vfiprintf_r+0x22c>
 800756a:	7821      	ldrb	r1, [r4, #0]
 800756c:	2203      	movs	r2, #3
 800756e:	4650      	mov	r0, sl
 8007570:	f7f8 fe3e 	bl	80001f0 <memchr>
 8007574:	b138      	cbz	r0, 8007586 <_vfiprintf_r+0x176>
 8007576:	9b04      	ldr	r3, [sp, #16]
 8007578:	eba0 000a 	sub.w	r0, r0, sl
 800757c:	2240      	movs	r2, #64	@ 0x40
 800757e:	4082      	lsls	r2, r0
 8007580:	4313      	orrs	r3, r2
 8007582:	3401      	adds	r4, #1
 8007584:	9304      	str	r3, [sp, #16]
 8007586:	f814 1b01 	ldrb.w	r1, [r4], #1
 800758a:	4829      	ldr	r0, [pc, #164]	@ (8007630 <_vfiprintf_r+0x220>)
 800758c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007590:	2206      	movs	r2, #6
 8007592:	f7f8 fe2d 	bl	80001f0 <memchr>
 8007596:	2800      	cmp	r0, #0
 8007598:	d03f      	beq.n	800761a <_vfiprintf_r+0x20a>
 800759a:	4b26      	ldr	r3, [pc, #152]	@ (8007634 <_vfiprintf_r+0x224>)
 800759c:	bb1b      	cbnz	r3, 80075e6 <_vfiprintf_r+0x1d6>
 800759e:	9b03      	ldr	r3, [sp, #12]
 80075a0:	3307      	adds	r3, #7
 80075a2:	f023 0307 	bic.w	r3, r3, #7
 80075a6:	3308      	adds	r3, #8
 80075a8:	9303      	str	r3, [sp, #12]
 80075aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80075ac:	443b      	add	r3, r7
 80075ae:	9309      	str	r3, [sp, #36]	@ 0x24
 80075b0:	e76a      	b.n	8007488 <_vfiprintf_r+0x78>
 80075b2:	fb0c 3202 	mla	r2, ip, r2, r3
 80075b6:	460c      	mov	r4, r1
 80075b8:	2001      	movs	r0, #1
 80075ba:	e7a8      	b.n	800750e <_vfiprintf_r+0xfe>
 80075bc:	2300      	movs	r3, #0
 80075be:	3401      	adds	r4, #1
 80075c0:	9305      	str	r3, [sp, #20]
 80075c2:	4619      	mov	r1, r3
 80075c4:	f04f 0c0a 	mov.w	ip, #10
 80075c8:	4620      	mov	r0, r4
 80075ca:	f810 2b01 	ldrb.w	r2, [r0], #1
 80075ce:	3a30      	subs	r2, #48	@ 0x30
 80075d0:	2a09      	cmp	r2, #9
 80075d2:	d903      	bls.n	80075dc <_vfiprintf_r+0x1cc>
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	d0c6      	beq.n	8007566 <_vfiprintf_r+0x156>
 80075d8:	9105      	str	r1, [sp, #20]
 80075da:	e7c4      	b.n	8007566 <_vfiprintf_r+0x156>
 80075dc:	fb0c 2101 	mla	r1, ip, r1, r2
 80075e0:	4604      	mov	r4, r0
 80075e2:	2301      	movs	r3, #1
 80075e4:	e7f0      	b.n	80075c8 <_vfiprintf_r+0x1b8>
 80075e6:	ab03      	add	r3, sp, #12
 80075e8:	9300      	str	r3, [sp, #0]
 80075ea:	462a      	mov	r2, r5
 80075ec:	4b12      	ldr	r3, [pc, #72]	@ (8007638 <_vfiprintf_r+0x228>)
 80075ee:	a904      	add	r1, sp, #16
 80075f0:	4630      	mov	r0, r6
 80075f2:	f3af 8000 	nop.w
 80075f6:	4607      	mov	r7, r0
 80075f8:	1c78      	adds	r0, r7, #1
 80075fa:	d1d6      	bne.n	80075aa <_vfiprintf_r+0x19a>
 80075fc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80075fe:	07d9      	lsls	r1, r3, #31
 8007600:	d405      	bmi.n	800760e <_vfiprintf_r+0x1fe>
 8007602:	89ab      	ldrh	r3, [r5, #12]
 8007604:	059a      	lsls	r2, r3, #22
 8007606:	d402      	bmi.n	800760e <_vfiprintf_r+0x1fe>
 8007608:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800760a:	f7ff fdcf 	bl	80071ac <__retarget_lock_release_recursive>
 800760e:	89ab      	ldrh	r3, [r5, #12]
 8007610:	065b      	lsls	r3, r3, #25
 8007612:	f53f af1f 	bmi.w	8007454 <_vfiprintf_r+0x44>
 8007616:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007618:	e71e      	b.n	8007458 <_vfiprintf_r+0x48>
 800761a:	ab03      	add	r3, sp, #12
 800761c:	9300      	str	r3, [sp, #0]
 800761e:	462a      	mov	r2, r5
 8007620:	4b05      	ldr	r3, [pc, #20]	@ (8007638 <_vfiprintf_r+0x228>)
 8007622:	a904      	add	r1, sp, #16
 8007624:	4630      	mov	r0, r6
 8007626:	f000 f879 	bl	800771c <_printf_i>
 800762a:	e7e4      	b.n	80075f6 <_vfiprintf_r+0x1e6>
 800762c:	08007d6c 	.word	0x08007d6c
 8007630:	08007d76 	.word	0x08007d76
 8007634:	00000000 	.word	0x00000000
 8007638:	080073eb 	.word	0x080073eb
 800763c:	08007d72 	.word	0x08007d72

08007640 <_printf_common>:
 8007640:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007644:	4616      	mov	r6, r2
 8007646:	4698      	mov	r8, r3
 8007648:	688a      	ldr	r2, [r1, #8]
 800764a:	690b      	ldr	r3, [r1, #16]
 800764c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007650:	4293      	cmp	r3, r2
 8007652:	bfb8      	it	lt
 8007654:	4613      	movlt	r3, r2
 8007656:	6033      	str	r3, [r6, #0]
 8007658:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800765c:	4607      	mov	r7, r0
 800765e:	460c      	mov	r4, r1
 8007660:	b10a      	cbz	r2, 8007666 <_printf_common+0x26>
 8007662:	3301      	adds	r3, #1
 8007664:	6033      	str	r3, [r6, #0]
 8007666:	6823      	ldr	r3, [r4, #0]
 8007668:	0699      	lsls	r1, r3, #26
 800766a:	bf42      	ittt	mi
 800766c:	6833      	ldrmi	r3, [r6, #0]
 800766e:	3302      	addmi	r3, #2
 8007670:	6033      	strmi	r3, [r6, #0]
 8007672:	6825      	ldr	r5, [r4, #0]
 8007674:	f015 0506 	ands.w	r5, r5, #6
 8007678:	d106      	bne.n	8007688 <_printf_common+0x48>
 800767a:	f104 0a19 	add.w	sl, r4, #25
 800767e:	68e3      	ldr	r3, [r4, #12]
 8007680:	6832      	ldr	r2, [r6, #0]
 8007682:	1a9b      	subs	r3, r3, r2
 8007684:	42ab      	cmp	r3, r5
 8007686:	dc26      	bgt.n	80076d6 <_printf_common+0x96>
 8007688:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800768c:	6822      	ldr	r2, [r4, #0]
 800768e:	3b00      	subs	r3, #0
 8007690:	bf18      	it	ne
 8007692:	2301      	movne	r3, #1
 8007694:	0692      	lsls	r2, r2, #26
 8007696:	d42b      	bmi.n	80076f0 <_printf_common+0xb0>
 8007698:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800769c:	4641      	mov	r1, r8
 800769e:	4638      	mov	r0, r7
 80076a0:	47c8      	blx	r9
 80076a2:	3001      	adds	r0, #1
 80076a4:	d01e      	beq.n	80076e4 <_printf_common+0xa4>
 80076a6:	6823      	ldr	r3, [r4, #0]
 80076a8:	6922      	ldr	r2, [r4, #16]
 80076aa:	f003 0306 	and.w	r3, r3, #6
 80076ae:	2b04      	cmp	r3, #4
 80076b0:	bf02      	ittt	eq
 80076b2:	68e5      	ldreq	r5, [r4, #12]
 80076b4:	6833      	ldreq	r3, [r6, #0]
 80076b6:	1aed      	subeq	r5, r5, r3
 80076b8:	68a3      	ldr	r3, [r4, #8]
 80076ba:	bf0c      	ite	eq
 80076bc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80076c0:	2500      	movne	r5, #0
 80076c2:	4293      	cmp	r3, r2
 80076c4:	bfc4      	itt	gt
 80076c6:	1a9b      	subgt	r3, r3, r2
 80076c8:	18ed      	addgt	r5, r5, r3
 80076ca:	2600      	movs	r6, #0
 80076cc:	341a      	adds	r4, #26
 80076ce:	42b5      	cmp	r5, r6
 80076d0:	d11a      	bne.n	8007708 <_printf_common+0xc8>
 80076d2:	2000      	movs	r0, #0
 80076d4:	e008      	b.n	80076e8 <_printf_common+0xa8>
 80076d6:	2301      	movs	r3, #1
 80076d8:	4652      	mov	r2, sl
 80076da:	4641      	mov	r1, r8
 80076dc:	4638      	mov	r0, r7
 80076de:	47c8      	blx	r9
 80076e0:	3001      	adds	r0, #1
 80076e2:	d103      	bne.n	80076ec <_printf_common+0xac>
 80076e4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80076e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80076ec:	3501      	adds	r5, #1
 80076ee:	e7c6      	b.n	800767e <_printf_common+0x3e>
 80076f0:	18e1      	adds	r1, r4, r3
 80076f2:	1c5a      	adds	r2, r3, #1
 80076f4:	2030      	movs	r0, #48	@ 0x30
 80076f6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80076fa:	4422      	add	r2, r4
 80076fc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007700:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007704:	3302      	adds	r3, #2
 8007706:	e7c7      	b.n	8007698 <_printf_common+0x58>
 8007708:	2301      	movs	r3, #1
 800770a:	4622      	mov	r2, r4
 800770c:	4641      	mov	r1, r8
 800770e:	4638      	mov	r0, r7
 8007710:	47c8      	blx	r9
 8007712:	3001      	adds	r0, #1
 8007714:	d0e6      	beq.n	80076e4 <_printf_common+0xa4>
 8007716:	3601      	adds	r6, #1
 8007718:	e7d9      	b.n	80076ce <_printf_common+0x8e>
	...

0800771c <_printf_i>:
 800771c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007720:	7e0f      	ldrb	r7, [r1, #24]
 8007722:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007724:	2f78      	cmp	r7, #120	@ 0x78
 8007726:	4691      	mov	r9, r2
 8007728:	4680      	mov	r8, r0
 800772a:	460c      	mov	r4, r1
 800772c:	469a      	mov	sl, r3
 800772e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007732:	d807      	bhi.n	8007744 <_printf_i+0x28>
 8007734:	2f62      	cmp	r7, #98	@ 0x62
 8007736:	d80a      	bhi.n	800774e <_printf_i+0x32>
 8007738:	2f00      	cmp	r7, #0
 800773a:	f000 80d2 	beq.w	80078e2 <_printf_i+0x1c6>
 800773e:	2f58      	cmp	r7, #88	@ 0x58
 8007740:	f000 80b9 	beq.w	80078b6 <_printf_i+0x19a>
 8007744:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007748:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800774c:	e03a      	b.n	80077c4 <_printf_i+0xa8>
 800774e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007752:	2b15      	cmp	r3, #21
 8007754:	d8f6      	bhi.n	8007744 <_printf_i+0x28>
 8007756:	a101      	add	r1, pc, #4	@ (adr r1, 800775c <_printf_i+0x40>)
 8007758:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800775c:	080077b5 	.word	0x080077b5
 8007760:	080077c9 	.word	0x080077c9
 8007764:	08007745 	.word	0x08007745
 8007768:	08007745 	.word	0x08007745
 800776c:	08007745 	.word	0x08007745
 8007770:	08007745 	.word	0x08007745
 8007774:	080077c9 	.word	0x080077c9
 8007778:	08007745 	.word	0x08007745
 800777c:	08007745 	.word	0x08007745
 8007780:	08007745 	.word	0x08007745
 8007784:	08007745 	.word	0x08007745
 8007788:	080078c9 	.word	0x080078c9
 800778c:	080077f3 	.word	0x080077f3
 8007790:	08007883 	.word	0x08007883
 8007794:	08007745 	.word	0x08007745
 8007798:	08007745 	.word	0x08007745
 800779c:	080078eb 	.word	0x080078eb
 80077a0:	08007745 	.word	0x08007745
 80077a4:	080077f3 	.word	0x080077f3
 80077a8:	08007745 	.word	0x08007745
 80077ac:	08007745 	.word	0x08007745
 80077b0:	0800788b 	.word	0x0800788b
 80077b4:	6833      	ldr	r3, [r6, #0]
 80077b6:	1d1a      	adds	r2, r3, #4
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	6032      	str	r2, [r6, #0]
 80077bc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80077c0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80077c4:	2301      	movs	r3, #1
 80077c6:	e09d      	b.n	8007904 <_printf_i+0x1e8>
 80077c8:	6833      	ldr	r3, [r6, #0]
 80077ca:	6820      	ldr	r0, [r4, #0]
 80077cc:	1d19      	adds	r1, r3, #4
 80077ce:	6031      	str	r1, [r6, #0]
 80077d0:	0606      	lsls	r6, r0, #24
 80077d2:	d501      	bpl.n	80077d8 <_printf_i+0xbc>
 80077d4:	681d      	ldr	r5, [r3, #0]
 80077d6:	e003      	b.n	80077e0 <_printf_i+0xc4>
 80077d8:	0645      	lsls	r5, r0, #25
 80077da:	d5fb      	bpl.n	80077d4 <_printf_i+0xb8>
 80077dc:	f9b3 5000 	ldrsh.w	r5, [r3]
 80077e0:	2d00      	cmp	r5, #0
 80077e2:	da03      	bge.n	80077ec <_printf_i+0xd0>
 80077e4:	232d      	movs	r3, #45	@ 0x2d
 80077e6:	426d      	negs	r5, r5
 80077e8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80077ec:	4859      	ldr	r0, [pc, #356]	@ (8007954 <_printf_i+0x238>)
 80077ee:	230a      	movs	r3, #10
 80077f0:	e011      	b.n	8007816 <_printf_i+0xfa>
 80077f2:	6821      	ldr	r1, [r4, #0]
 80077f4:	6833      	ldr	r3, [r6, #0]
 80077f6:	0608      	lsls	r0, r1, #24
 80077f8:	f853 5b04 	ldr.w	r5, [r3], #4
 80077fc:	d402      	bmi.n	8007804 <_printf_i+0xe8>
 80077fe:	0649      	lsls	r1, r1, #25
 8007800:	bf48      	it	mi
 8007802:	b2ad      	uxthmi	r5, r5
 8007804:	2f6f      	cmp	r7, #111	@ 0x6f
 8007806:	4853      	ldr	r0, [pc, #332]	@ (8007954 <_printf_i+0x238>)
 8007808:	6033      	str	r3, [r6, #0]
 800780a:	bf14      	ite	ne
 800780c:	230a      	movne	r3, #10
 800780e:	2308      	moveq	r3, #8
 8007810:	2100      	movs	r1, #0
 8007812:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007816:	6866      	ldr	r6, [r4, #4]
 8007818:	60a6      	str	r6, [r4, #8]
 800781a:	2e00      	cmp	r6, #0
 800781c:	bfa2      	ittt	ge
 800781e:	6821      	ldrge	r1, [r4, #0]
 8007820:	f021 0104 	bicge.w	r1, r1, #4
 8007824:	6021      	strge	r1, [r4, #0]
 8007826:	b90d      	cbnz	r5, 800782c <_printf_i+0x110>
 8007828:	2e00      	cmp	r6, #0
 800782a:	d04b      	beq.n	80078c4 <_printf_i+0x1a8>
 800782c:	4616      	mov	r6, r2
 800782e:	fbb5 f1f3 	udiv	r1, r5, r3
 8007832:	fb03 5711 	mls	r7, r3, r1, r5
 8007836:	5dc7      	ldrb	r7, [r0, r7]
 8007838:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800783c:	462f      	mov	r7, r5
 800783e:	42bb      	cmp	r3, r7
 8007840:	460d      	mov	r5, r1
 8007842:	d9f4      	bls.n	800782e <_printf_i+0x112>
 8007844:	2b08      	cmp	r3, #8
 8007846:	d10b      	bne.n	8007860 <_printf_i+0x144>
 8007848:	6823      	ldr	r3, [r4, #0]
 800784a:	07df      	lsls	r7, r3, #31
 800784c:	d508      	bpl.n	8007860 <_printf_i+0x144>
 800784e:	6923      	ldr	r3, [r4, #16]
 8007850:	6861      	ldr	r1, [r4, #4]
 8007852:	4299      	cmp	r1, r3
 8007854:	bfde      	ittt	le
 8007856:	2330      	movle	r3, #48	@ 0x30
 8007858:	f806 3c01 	strble.w	r3, [r6, #-1]
 800785c:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8007860:	1b92      	subs	r2, r2, r6
 8007862:	6122      	str	r2, [r4, #16]
 8007864:	f8cd a000 	str.w	sl, [sp]
 8007868:	464b      	mov	r3, r9
 800786a:	aa03      	add	r2, sp, #12
 800786c:	4621      	mov	r1, r4
 800786e:	4640      	mov	r0, r8
 8007870:	f7ff fee6 	bl	8007640 <_printf_common>
 8007874:	3001      	adds	r0, #1
 8007876:	d14a      	bne.n	800790e <_printf_i+0x1f2>
 8007878:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800787c:	b004      	add	sp, #16
 800787e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007882:	6823      	ldr	r3, [r4, #0]
 8007884:	f043 0320 	orr.w	r3, r3, #32
 8007888:	6023      	str	r3, [r4, #0]
 800788a:	4833      	ldr	r0, [pc, #204]	@ (8007958 <_printf_i+0x23c>)
 800788c:	2778      	movs	r7, #120	@ 0x78
 800788e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007892:	6823      	ldr	r3, [r4, #0]
 8007894:	6831      	ldr	r1, [r6, #0]
 8007896:	061f      	lsls	r7, r3, #24
 8007898:	f851 5b04 	ldr.w	r5, [r1], #4
 800789c:	d402      	bmi.n	80078a4 <_printf_i+0x188>
 800789e:	065f      	lsls	r7, r3, #25
 80078a0:	bf48      	it	mi
 80078a2:	b2ad      	uxthmi	r5, r5
 80078a4:	6031      	str	r1, [r6, #0]
 80078a6:	07d9      	lsls	r1, r3, #31
 80078a8:	bf44      	itt	mi
 80078aa:	f043 0320 	orrmi.w	r3, r3, #32
 80078ae:	6023      	strmi	r3, [r4, #0]
 80078b0:	b11d      	cbz	r5, 80078ba <_printf_i+0x19e>
 80078b2:	2310      	movs	r3, #16
 80078b4:	e7ac      	b.n	8007810 <_printf_i+0xf4>
 80078b6:	4827      	ldr	r0, [pc, #156]	@ (8007954 <_printf_i+0x238>)
 80078b8:	e7e9      	b.n	800788e <_printf_i+0x172>
 80078ba:	6823      	ldr	r3, [r4, #0]
 80078bc:	f023 0320 	bic.w	r3, r3, #32
 80078c0:	6023      	str	r3, [r4, #0]
 80078c2:	e7f6      	b.n	80078b2 <_printf_i+0x196>
 80078c4:	4616      	mov	r6, r2
 80078c6:	e7bd      	b.n	8007844 <_printf_i+0x128>
 80078c8:	6833      	ldr	r3, [r6, #0]
 80078ca:	6825      	ldr	r5, [r4, #0]
 80078cc:	6961      	ldr	r1, [r4, #20]
 80078ce:	1d18      	adds	r0, r3, #4
 80078d0:	6030      	str	r0, [r6, #0]
 80078d2:	062e      	lsls	r6, r5, #24
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	d501      	bpl.n	80078dc <_printf_i+0x1c0>
 80078d8:	6019      	str	r1, [r3, #0]
 80078da:	e002      	b.n	80078e2 <_printf_i+0x1c6>
 80078dc:	0668      	lsls	r0, r5, #25
 80078de:	d5fb      	bpl.n	80078d8 <_printf_i+0x1bc>
 80078e0:	8019      	strh	r1, [r3, #0]
 80078e2:	2300      	movs	r3, #0
 80078e4:	6123      	str	r3, [r4, #16]
 80078e6:	4616      	mov	r6, r2
 80078e8:	e7bc      	b.n	8007864 <_printf_i+0x148>
 80078ea:	6833      	ldr	r3, [r6, #0]
 80078ec:	1d1a      	adds	r2, r3, #4
 80078ee:	6032      	str	r2, [r6, #0]
 80078f0:	681e      	ldr	r6, [r3, #0]
 80078f2:	6862      	ldr	r2, [r4, #4]
 80078f4:	2100      	movs	r1, #0
 80078f6:	4630      	mov	r0, r6
 80078f8:	f7f8 fc7a 	bl	80001f0 <memchr>
 80078fc:	b108      	cbz	r0, 8007902 <_printf_i+0x1e6>
 80078fe:	1b80      	subs	r0, r0, r6
 8007900:	6060      	str	r0, [r4, #4]
 8007902:	6863      	ldr	r3, [r4, #4]
 8007904:	6123      	str	r3, [r4, #16]
 8007906:	2300      	movs	r3, #0
 8007908:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800790c:	e7aa      	b.n	8007864 <_printf_i+0x148>
 800790e:	6923      	ldr	r3, [r4, #16]
 8007910:	4632      	mov	r2, r6
 8007912:	4649      	mov	r1, r9
 8007914:	4640      	mov	r0, r8
 8007916:	47d0      	blx	sl
 8007918:	3001      	adds	r0, #1
 800791a:	d0ad      	beq.n	8007878 <_printf_i+0x15c>
 800791c:	6823      	ldr	r3, [r4, #0]
 800791e:	079b      	lsls	r3, r3, #30
 8007920:	d413      	bmi.n	800794a <_printf_i+0x22e>
 8007922:	68e0      	ldr	r0, [r4, #12]
 8007924:	9b03      	ldr	r3, [sp, #12]
 8007926:	4298      	cmp	r0, r3
 8007928:	bfb8      	it	lt
 800792a:	4618      	movlt	r0, r3
 800792c:	e7a6      	b.n	800787c <_printf_i+0x160>
 800792e:	2301      	movs	r3, #1
 8007930:	4632      	mov	r2, r6
 8007932:	4649      	mov	r1, r9
 8007934:	4640      	mov	r0, r8
 8007936:	47d0      	blx	sl
 8007938:	3001      	adds	r0, #1
 800793a:	d09d      	beq.n	8007878 <_printf_i+0x15c>
 800793c:	3501      	adds	r5, #1
 800793e:	68e3      	ldr	r3, [r4, #12]
 8007940:	9903      	ldr	r1, [sp, #12]
 8007942:	1a5b      	subs	r3, r3, r1
 8007944:	42ab      	cmp	r3, r5
 8007946:	dcf2      	bgt.n	800792e <_printf_i+0x212>
 8007948:	e7eb      	b.n	8007922 <_printf_i+0x206>
 800794a:	2500      	movs	r5, #0
 800794c:	f104 0619 	add.w	r6, r4, #25
 8007950:	e7f5      	b.n	800793e <_printf_i+0x222>
 8007952:	bf00      	nop
 8007954:	08007d7d 	.word	0x08007d7d
 8007958:	08007d8e 	.word	0x08007d8e

0800795c <__sflush_r>:
 800795c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007960:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007964:	0716      	lsls	r6, r2, #28
 8007966:	4605      	mov	r5, r0
 8007968:	460c      	mov	r4, r1
 800796a:	d454      	bmi.n	8007a16 <__sflush_r+0xba>
 800796c:	684b      	ldr	r3, [r1, #4]
 800796e:	2b00      	cmp	r3, #0
 8007970:	dc02      	bgt.n	8007978 <__sflush_r+0x1c>
 8007972:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007974:	2b00      	cmp	r3, #0
 8007976:	dd48      	ble.n	8007a0a <__sflush_r+0xae>
 8007978:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800797a:	2e00      	cmp	r6, #0
 800797c:	d045      	beq.n	8007a0a <__sflush_r+0xae>
 800797e:	2300      	movs	r3, #0
 8007980:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007984:	682f      	ldr	r7, [r5, #0]
 8007986:	6a21      	ldr	r1, [r4, #32]
 8007988:	602b      	str	r3, [r5, #0]
 800798a:	d030      	beq.n	80079ee <__sflush_r+0x92>
 800798c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800798e:	89a3      	ldrh	r3, [r4, #12]
 8007990:	0759      	lsls	r1, r3, #29
 8007992:	d505      	bpl.n	80079a0 <__sflush_r+0x44>
 8007994:	6863      	ldr	r3, [r4, #4]
 8007996:	1ad2      	subs	r2, r2, r3
 8007998:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800799a:	b10b      	cbz	r3, 80079a0 <__sflush_r+0x44>
 800799c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800799e:	1ad2      	subs	r2, r2, r3
 80079a0:	2300      	movs	r3, #0
 80079a2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80079a4:	6a21      	ldr	r1, [r4, #32]
 80079a6:	4628      	mov	r0, r5
 80079a8:	47b0      	blx	r6
 80079aa:	1c43      	adds	r3, r0, #1
 80079ac:	89a3      	ldrh	r3, [r4, #12]
 80079ae:	d106      	bne.n	80079be <__sflush_r+0x62>
 80079b0:	6829      	ldr	r1, [r5, #0]
 80079b2:	291d      	cmp	r1, #29
 80079b4:	d82b      	bhi.n	8007a0e <__sflush_r+0xb2>
 80079b6:	4a2a      	ldr	r2, [pc, #168]	@ (8007a60 <__sflush_r+0x104>)
 80079b8:	410a      	asrs	r2, r1
 80079ba:	07d6      	lsls	r6, r2, #31
 80079bc:	d427      	bmi.n	8007a0e <__sflush_r+0xb2>
 80079be:	2200      	movs	r2, #0
 80079c0:	6062      	str	r2, [r4, #4]
 80079c2:	04d9      	lsls	r1, r3, #19
 80079c4:	6922      	ldr	r2, [r4, #16]
 80079c6:	6022      	str	r2, [r4, #0]
 80079c8:	d504      	bpl.n	80079d4 <__sflush_r+0x78>
 80079ca:	1c42      	adds	r2, r0, #1
 80079cc:	d101      	bne.n	80079d2 <__sflush_r+0x76>
 80079ce:	682b      	ldr	r3, [r5, #0]
 80079d0:	b903      	cbnz	r3, 80079d4 <__sflush_r+0x78>
 80079d2:	6560      	str	r0, [r4, #84]	@ 0x54
 80079d4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80079d6:	602f      	str	r7, [r5, #0]
 80079d8:	b1b9      	cbz	r1, 8007a0a <__sflush_r+0xae>
 80079da:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80079de:	4299      	cmp	r1, r3
 80079e0:	d002      	beq.n	80079e8 <__sflush_r+0x8c>
 80079e2:	4628      	mov	r0, r5
 80079e4:	f7ff fbf2 	bl	80071cc <_free_r>
 80079e8:	2300      	movs	r3, #0
 80079ea:	6363      	str	r3, [r4, #52]	@ 0x34
 80079ec:	e00d      	b.n	8007a0a <__sflush_r+0xae>
 80079ee:	2301      	movs	r3, #1
 80079f0:	4628      	mov	r0, r5
 80079f2:	47b0      	blx	r6
 80079f4:	4602      	mov	r2, r0
 80079f6:	1c50      	adds	r0, r2, #1
 80079f8:	d1c9      	bne.n	800798e <__sflush_r+0x32>
 80079fa:	682b      	ldr	r3, [r5, #0]
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d0c6      	beq.n	800798e <__sflush_r+0x32>
 8007a00:	2b1d      	cmp	r3, #29
 8007a02:	d001      	beq.n	8007a08 <__sflush_r+0xac>
 8007a04:	2b16      	cmp	r3, #22
 8007a06:	d11e      	bne.n	8007a46 <__sflush_r+0xea>
 8007a08:	602f      	str	r7, [r5, #0]
 8007a0a:	2000      	movs	r0, #0
 8007a0c:	e022      	b.n	8007a54 <__sflush_r+0xf8>
 8007a0e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007a12:	b21b      	sxth	r3, r3
 8007a14:	e01b      	b.n	8007a4e <__sflush_r+0xf2>
 8007a16:	690f      	ldr	r7, [r1, #16]
 8007a18:	2f00      	cmp	r7, #0
 8007a1a:	d0f6      	beq.n	8007a0a <__sflush_r+0xae>
 8007a1c:	0793      	lsls	r3, r2, #30
 8007a1e:	680e      	ldr	r6, [r1, #0]
 8007a20:	bf08      	it	eq
 8007a22:	694b      	ldreq	r3, [r1, #20]
 8007a24:	600f      	str	r7, [r1, #0]
 8007a26:	bf18      	it	ne
 8007a28:	2300      	movne	r3, #0
 8007a2a:	eba6 0807 	sub.w	r8, r6, r7
 8007a2e:	608b      	str	r3, [r1, #8]
 8007a30:	f1b8 0f00 	cmp.w	r8, #0
 8007a34:	dde9      	ble.n	8007a0a <__sflush_r+0xae>
 8007a36:	6a21      	ldr	r1, [r4, #32]
 8007a38:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007a3a:	4643      	mov	r3, r8
 8007a3c:	463a      	mov	r2, r7
 8007a3e:	4628      	mov	r0, r5
 8007a40:	47b0      	blx	r6
 8007a42:	2800      	cmp	r0, #0
 8007a44:	dc08      	bgt.n	8007a58 <__sflush_r+0xfc>
 8007a46:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007a4a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007a4e:	81a3      	strh	r3, [r4, #12]
 8007a50:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007a54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007a58:	4407      	add	r7, r0
 8007a5a:	eba8 0800 	sub.w	r8, r8, r0
 8007a5e:	e7e7      	b.n	8007a30 <__sflush_r+0xd4>
 8007a60:	dfbffffe 	.word	0xdfbffffe

08007a64 <_fflush_r>:
 8007a64:	b538      	push	{r3, r4, r5, lr}
 8007a66:	690b      	ldr	r3, [r1, #16]
 8007a68:	4605      	mov	r5, r0
 8007a6a:	460c      	mov	r4, r1
 8007a6c:	b913      	cbnz	r3, 8007a74 <_fflush_r+0x10>
 8007a6e:	2500      	movs	r5, #0
 8007a70:	4628      	mov	r0, r5
 8007a72:	bd38      	pop	{r3, r4, r5, pc}
 8007a74:	b118      	cbz	r0, 8007a7e <_fflush_r+0x1a>
 8007a76:	6a03      	ldr	r3, [r0, #32]
 8007a78:	b90b      	cbnz	r3, 8007a7e <_fflush_r+0x1a>
 8007a7a:	f7ff f949 	bl	8006d10 <__sinit>
 8007a7e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d0f3      	beq.n	8007a6e <_fflush_r+0xa>
 8007a86:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007a88:	07d0      	lsls	r0, r2, #31
 8007a8a:	d404      	bmi.n	8007a96 <_fflush_r+0x32>
 8007a8c:	0599      	lsls	r1, r3, #22
 8007a8e:	d402      	bmi.n	8007a96 <_fflush_r+0x32>
 8007a90:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007a92:	f7ff fb8a 	bl	80071aa <__retarget_lock_acquire_recursive>
 8007a96:	4628      	mov	r0, r5
 8007a98:	4621      	mov	r1, r4
 8007a9a:	f7ff ff5f 	bl	800795c <__sflush_r>
 8007a9e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007aa0:	07da      	lsls	r2, r3, #31
 8007aa2:	4605      	mov	r5, r0
 8007aa4:	d4e4      	bmi.n	8007a70 <_fflush_r+0xc>
 8007aa6:	89a3      	ldrh	r3, [r4, #12]
 8007aa8:	059b      	lsls	r3, r3, #22
 8007aaa:	d4e1      	bmi.n	8007a70 <_fflush_r+0xc>
 8007aac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007aae:	f7ff fb7d 	bl	80071ac <__retarget_lock_release_recursive>
 8007ab2:	e7dd      	b.n	8007a70 <_fflush_r+0xc>

08007ab4 <__swhatbuf_r>:
 8007ab4:	b570      	push	{r4, r5, r6, lr}
 8007ab6:	460c      	mov	r4, r1
 8007ab8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007abc:	2900      	cmp	r1, #0
 8007abe:	b096      	sub	sp, #88	@ 0x58
 8007ac0:	4615      	mov	r5, r2
 8007ac2:	461e      	mov	r6, r3
 8007ac4:	da0d      	bge.n	8007ae2 <__swhatbuf_r+0x2e>
 8007ac6:	89a3      	ldrh	r3, [r4, #12]
 8007ac8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007acc:	f04f 0100 	mov.w	r1, #0
 8007ad0:	bf14      	ite	ne
 8007ad2:	2340      	movne	r3, #64	@ 0x40
 8007ad4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007ad8:	2000      	movs	r0, #0
 8007ada:	6031      	str	r1, [r6, #0]
 8007adc:	602b      	str	r3, [r5, #0]
 8007ade:	b016      	add	sp, #88	@ 0x58
 8007ae0:	bd70      	pop	{r4, r5, r6, pc}
 8007ae2:	466a      	mov	r2, sp
 8007ae4:	f000 f848 	bl	8007b78 <_fstat_r>
 8007ae8:	2800      	cmp	r0, #0
 8007aea:	dbec      	blt.n	8007ac6 <__swhatbuf_r+0x12>
 8007aec:	9901      	ldr	r1, [sp, #4]
 8007aee:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007af2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007af6:	4259      	negs	r1, r3
 8007af8:	4159      	adcs	r1, r3
 8007afa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007afe:	e7eb      	b.n	8007ad8 <__swhatbuf_r+0x24>

08007b00 <__smakebuf_r>:
 8007b00:	898b      	ldrh	r3, [r1, #12]
 8007b02:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007b04:	079d      	lsls	r5, r3, #30
 8007b06:	4606      	mov	r6, r0
 8007b08:	460c      	mov	r4, r1
 8007b0a:	d507      	bpl.n	8007b1c <__smakebuf_r+0x1c>
 8007b0c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007b10:	6023      	str	r3, [r4, #0]
 8007b12:	6123      	str	r3, [r4, #16]
 8007b14:	2301      	movs	r3, #1
 8007b16:	6163      	str	r3, [r4, #20]
 8007b18:	b003      	add	sp, #12
 8007b1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007b1c:	ab01      	add	r3, sp, #4
 8007b1e:	466a      	mov	r2, sp
 8007b20:	f7ff ffc8 	bl	8007ab4 <__swhatbuf_r>
 8007b24:	9f00      	ldr	r7, [sp, #0]
 8007b26:	4605      	mov	r5, r0
 8007b28:	4639      	mov	r1, r7
 8007b2a:	4630      	mov	r0, r6
 8007b2c:	f7ff fbba 	bl	80072a4 <_malloc_r>
 8007b30:	b948      	cbnz	r0, 8007b46 <__smakebuf_r+0x46>
 8007b32:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007b36:	059a      	lsls	r2, r3, #22
 8007b38:	d4ee      	bmi.n	8007b18 <__smakebuf_r+0x18>
 8007b3a:	f023 0303 	bic.w	r3, r3, #3
 8007b3e:	f043 0302 	orr.w	r3, r3, #2
 8007b42:	81a3      	strh	r3, [r4, #12]
 8007b44:	e7e2      	b.n	8007b0c <__smakebuf_r+0xc>
 8007b46:	89a3      	ldrh	r3, [r4, #12]
 8007b48:	6020      	str	r0, [r4, #0]
 8007b4a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007b4e:	81a3      	strh	r3, [r4, #12]
 8007b50:	9b01      	ldr	r3, [sp, #4]
 8007b52:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007b56:	b15b      	cbz	r3, 8007b70 <__smakebuf_r+0x70>
 8007b58:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007b5c:	4630      	mov	r0, r6
 8007b5e:	f000 f81d 	bl	8007b9c <_isatty_r>
 8007b62:	b128      	cbz	r0, 8007b70 <__smakebuf_r+0x70>
 8007b64:	89a3      	ldrh	r3, [r4, #12]
 8007b66:	f023 0303 	bic.w	r3, r3, #3
 8007b6a:	f043 0301 	orr.w	r3, r3, #1
 8007b6e:	81a3      	strh	r3, [r4, #12]
 8007b70:	89a3      	ldrh	r3, [r4, #12]
 8007b72:	431d      	orrs	r5, r3
 8007b74:	81a5      	strh	r5, [r4, #12]
 8007b76:	e7cf      	b.n	8007b18 <__smakebuf_r+0x18>

08007b78 <_fstat_r>:
 8007b78:	b538      	push	{r3, r4, r5, lr}
 8007b7a:	4d07      	ldr	r5, [pc, #28]	@ (8007b98 <_fstat_r+0x20>)
 8007b7c:	2300      	movs	r3, #0
 8007b7e:	4604      	mov	r4, r0
 8007b80:	4608      	mov	r0, r1
 8007b82:	4611      	mov	r1, r2
 8007b84:	602b      	str	r3, [r5, #0]
 8007b86:	f7f8 ffe9 	bl	8000b5c <_fstat>
 8007b8a:	1c43      	adds	r3, r0, #1
 8007b8c:	d102      	bne.n	8007b94 <_fstat_r+0x1c>
 8007b8e:	682b      	ldr	r3, [r5, #0]
 8007b90:	b103      	cbz	r3, 8007b94 <_fstat_r+0x1c>
 8007b92:	6023      	str	r3, [r4, #0]
 8007b94:	bd38      	pop	{r3, r4, r5, pc}
 8007b96:	bf00      	nop
 8007b98:	20001c50 	.word	0x20001c50

08007b9c <_isatty_r>:
 8007b9c:	b538      	push	{r3, r4, r5, lr}
 8007b9e:	4d06      	ldr	r5, [pc, #24]	@ (8007bb8 <_isatty_r+0x1c>)
 8007ba0:	2300      	movs	r3, #0
 8007ba2:	4604      	mov	r4, r0
 8007ba4:	4608      	mov	r0, r1
 8007ba6:	602b      	str	r3, [r5, #0]
 8007ba8:	f7f8 ffe8 	bl	8000b7c <_isatty>
 8007bac:	1c43      	adds	r3, r0, #1
 8007bae:	d102      	bne.n	8007bb6 <_isatty_r+0x1a>
 8007bb0:	682b      	ldr	r3, [r5, #0]
 8007bb2:	b103      	cbz	r3, 8007bb6 <_isatty_r+0x1a>
 8007bb4:	6023      	str	r3, [r4, #0]
 8007bb6:	bd38      	pop	{r3, r4, r5, pc}
 8007bb8:	20001c50 	.word	0x20001c50

08007bbc <_sbrk_r>:
 8007bbc:	b538      	push	{r3, r4, r5, lr}
 8007bbe:	4d06      	ldr	r5, [pc, #24]	@ (8007bd8 <_sbrk_r+0x1c>)
 8007bc0:	2300      	movs	r3, #0
 8007bc2:	4604      	mov	r4, r0
 8007bc4:	4608      	mov	r0, r1
 8007bc6:	602b      	str	r3, [r5, #0]
 8007bc8:	f7f8 fff0 	bl	8000bac <_sbrk>
 8007bcc:	1c43      	adds	r3, r0, #1
 8007bce:	d102      	bne.n	8007bd6 <_sbrk_r+0x1a>
 8007bd0:	682b      	ldr	r3, [r5, #0]
 8007bd2:	b103      	cbz	r3, 8007bd6 <_sbrk_r+0x1a>
 8007bd4:	6023      	str	r3, [r4, #0]
 8007bd6:	bd38      	pop	{r3, r4, r5, pc}
 8007bd8:	20001c50 	.word	0x20001c50

08007bdc <_init>:
 8007bdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007bde:	bf00      	nop
 8007be0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007be2:	bc08      	pop	{r3}
 8007be4:	469e      	mov	lr, r3
 8007be6:	4770      	bx	lr

08007be8 <_fini>:
 8007be8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007bea:	bf00      	nop
 8007bec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007bee:	bc08      	pop	{r3}
 8007bf0:	469e      	mov	lr, r3
 8007bf2:	4770      	bx	lr
