NewProject(/home/gq777/ece532/system/Video_To_RAM_System_256MB/pcores/split_compensate_v1_01_a/devl/projnav/split_compensate.ise)
SetProperty(Device Family, virtex2p)
SetProperty(Device, xc2vp30)
SetProperty(Package, ff896)
SetProperty(Speed Grade, -7)
SetProperty(Top-Level Module Type, HDL)
SetProperty(Synthesis Tool, XST (VHDL/Verilog))
SetProperty(Simulator, Modelsim-SE Mixed)
SetPreference(PathType, Absolute)
AddLibrary(split_compensate_v1_01_a, /home/gq777/ece532/system/Video_To_RAM_System_256MB/pcores, TRUE)
AddSource(/home/gq777/ece532/system/Video_To_RAM_System_256MB/pcores/split_compensate_v1_01_a/hdl/vhdl/split_compensate.vhd, VHDL Module)
AddSource(/home/gq777/ece532/system/Video_To_RAM_System_256MB/pcores/split_compensate_v1_01_a/hdl/verilog/user_logic.v, Verilog Module)
AddLibrary(proc_common_v2_00_a, /home/gq777/CAD/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores, TRUE)
AddSource(/home/gq777/CAD/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd, VHDL Module)
MoveToLibrary(/home/gq777/CAD/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd, proc_common_v2_00_a)
AddSource(/home/gq777/CAD/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ipif_pkg.vhd, VHDL Module)
MoveToLibrary(/home/gq777/CAD/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ipif_pkg.vhd, proc_common_v2_00_a)
AddSource(/home/gq777/CAD/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_muxcy.vhd, VHDL Module)
MoveToLibrary(/home/gq777/CAD/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_muxcy.vhd, proc_common_v2_00_a)
AddSource(/home/gq777/CAD/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_gate128.vhd, VHDL Module)
MoveToLibrary(/home/gq777/CAD/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_gate128.vhd, proc_common_v2_00_a)
AddSource(/home/gq777/CAD/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/family_support.vhd, VHDL Module)
MoveToLibrary(/home/gq777/CAD/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/family_support.vhd, proc_common_v2_00_a)
AddSource(/home/gq777/CAD/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect_f.vhd, VHDL Module)
MoveToLibrary(/home/gq777/CAD/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect_f.vhd, proc_common_v2_00_a)
AddSource(/home/gq777/CAD/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_f.vhd, VHDL Module)
MoveToLibrary(/home/gq777/CAD/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_f.vhd, proc_common_v2_00_a)
AddLibrary(plbv46_slave_single_v1_00_a, /home/gq777/CAD/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores, TRUE)
AddSource(/home/gq777/CAD/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_00_a/hdl/vhdl/plb_address_decoder.vhd, VHDL Module)
MoveToLibrary(/home/gq777/CAD/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_00_a/hdl/vhdl/plb_address_decoder.vhd, plbv46_slave_single_v1_00_a)
AddSource(/home/gq777/CAD/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_00_a/hdl/vhdl/plb_slave_attachment.vhd, VHDL Module)
MoveToLibrary(/home/gq777/CAD/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_00_a/hdl/vhdl/plb_slave_attachment.vhd, plbv46_slave_single_v1_00_a)
AddSource(/home/gq777/CAD/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_00_a/hdl/vhdl/plbv46_slave_single.vhd, VHDL Module)
MoveToLibrary(/home/gq777/CAD/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_00_a/hdl/vhdl/plbv46_slave_single.vhd, plbv46_slave_single_v1_00_a)
AddLibrary(proc_common_v2_00_a, /home/gq777/CAD/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores, TRUE)
AddSource(/home/gq777/CAD/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/family.vhd, VHDL Module)
MoveToLibrary(/home/gq777/CAD/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/family.vhd, proc_common_v2_00_a)
AddLibrary(plbv46_master_burst_v1_00_a, /home/gq777/CAD/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores, TRUE)
AddSource(/home/gq777/CAD/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_00_a/hdl/vhdl/plb_mstr_addr_gen.vhd, VHDL Module)
MoveToLibrary(/home/gq777/CAD/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_00_a/hdl/vhdl/plb_mstr_addr_gen.vhd, plbv46_master_burst_v1_00_a)
AddSource(/home/gq777/CAD/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_00_a/hdl/vhdl/rd_wr_calc_burst.vhd, VHDL Module)
MoveToLibrary(/home/gq777/CAD/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_00_a/hdl/vhdl/rd_wr_calc_burst.vhd, plbv46_master_burst_v1_00_a)
AddSource(/home/gq777/CAD/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_00_a/hdl/vhdl/rd_wr_controller.vhd, VHDL Module)
MoveToLibrary(/home/gq777/CAD/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_00_a/hdl/vhdl/rd_wr_controller.vhd, plbv46_master_burst_v1_00_a)
AddSource(/home/gq777/CAD/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_00_a/hdl/vhdl/llink_rd_backend_no_fifo.vhd, VHDL Module)
MoveToLibrary(/home/gq777/CAD/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_00_a/hdl/vhdl/llink_rd_backend_no_fifo.vhd, plbv46_master_burst_v1_00_a)
AddSource(/home/gq777/CAD/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_00_a/hdl/vhdl/llink_wr_backend_no_fifo.vhd, VHDL Module)
MoveToLibrary(/home/gq777/CAD/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_00_a/hdl/vhdl/llink_wr_backend_no_fifo.vhd, plbv46_master_burst_v1_00_a)
AddSource(/home/gq777/CAD/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_00_a/hdl/vhdl/data_width_adapter.vhd, VHDL Module)
MoveToLibrary(/home/gq777/CAD/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_00_a/hdl/vhdl/data_width_adapter.vhd, plbv46_master_burst_v1_00_a)
AddSource(/home/gq777/CAD/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_00_a/hdl/vhdl/data_mirror_128.vhd, VHDL Module)
MoveToLibrary(/home/gq777/CAD/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_00_a/hdl/vhdl/data_mirror_128.vhd, plbv46_master_burst_v1_00_a)
AddSource(/home/gq777/CAD/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_00_a/hdl/vhdl/cc_brst_exp_adptr.vhd, VHDL Module)
MoveToLibrary(/home/gq777/CAD/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_00_a/hdl/vhdl/cc_brst_exp_adptr.vhd, plbv46_master_burst_v1_00_a)
AddSource(/home/gq777/CAD/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_00_a/hdl/vhdl/plbv46_master_burst.vhd, VHDL Module)
MoveToLibrary(/home/gq777/CAD/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_00_a/hdl/vhdl/plbv46_master_burst.vhd, plbv46_master_burst_v1_00_a)
AddLibrary(proc_common_v2_00_a, /home/gq777/CAD/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores, TRUE)
AddSource(/home/gq777/CAD/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/soft_reset.vhd, VHDL Module)
MoveToLibrary(/home/gq777/CAD/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/soft_reset.vhd, proc_common_v2_00_a)
AddSource(/home/gq777/CAD/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd, VHDL Module)
MoveToLibrary(/home/gq777/CAD/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd, proc_common_v2_00_a)
AddSource(/home/gq777/CAD/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/muxf_struct_f.vhd, VHDL Module)
MoveToLibrary(/home/gq777/CAD/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/muxf_struct_f.vhd, proc_common_v2_00_a)
AddSource(/home/gq777/CAD/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/dynshreg_f.vhd, VHDL Module)
MoveToLibrary(/home/gq777/CAD/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/dynshreg_f.vhd, proc_common_v2_00_a)
AddSource(/home/gq777/CAD/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd, VHDL Module)
MoveToLibrary(/home/gq777/CAD/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd, proc_common_v2_00_a)
AddSource(/home/gq777/CAD/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo_f.vhd, VHDL Module)
MoveToLibrary(/home/gq777/CAD/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo_f.vhd, proc_common_v2_00_a)
CloseProject()
