
Selected circuits
===================
 - **Circuit**: 8x5-bit unsigned multiplier
 - **Selection criteria**: pareto optimal sub-set wrt. pwr and wce parameters

Parameters of selected circuits
----------------------------

| Circuit name | MAE<sub>%</sub> | WCE<sub>%</sub> | EP<sub>%</sub> | MRE<sub>%</sub> | MSE | Download |
| --- |  --- | --- | --- | --- | --- | --- | 
| mul8x5u_4E8 | 0.00 | 0.00 | 0.00 | 0.00 | 0 |  [[Verilog](mul8x5u_4E8.v)]  [[C](mul8x5u_4E8.c)] |
| mul8x5u_5R9 | 0.0092 | 0.024 | 50.00 | 0.28 | 1.2 |  [[Verilog](mul8x5u_5R9.v)]  [[C](mul8x5u_5R9.c)] |
| mul8x5u_44H | 0.027 | 0.073 | 70.31 | 0.79 | 9.2 |  [[Verilog](mul8x5u_44H.v)]  [[C](mul8x5u_44H.c)] |
| mul8x5u_37F | 0.059 | 0.17 | 81.47 | 1.69 | 39 |  [[Verilog](mul8x5u_37F.v)]  [[C](mul8x5u_37F.c)] |
| mul8x5u_4CX | 0.18 | 0.62 | 90.62 | 3.83 | 356 |  [[Verilog](mul8x5u_4CX.v)]  [[C](mul8x5u_4CX.c)] |
| mul8x5u_613 | 0.47 | 1.66 | 94.41 | 8.50 | 2287 |  [[Verilog](mul8x5u_613.v)]  [[C](mul8x5u_613.c)] |
| mul8x5u_13K | 1.05 | 3.91 | 95.95 | 20.33 | 11334 |  [[Verilog](mul8x5u_13K.v)]  [[C](mul8x5u_13K.c)] |
| mul8x5u_2ML | 3.85 | 12.89 | 96.31 | 54.36 | 154522 |  [[Verilog](mul8x5u_2ML.v)]  [[C](mul8x5u_2ML.c)] |
| mul8x5u_280 | 10.42 | 34.07 | 96.48 | 66.45 | 12108.165e2 |  [[Verilog](mul8x5u_280.v)]  [[C](mul8x5u_280.c)] |
| mul8x5u_541 | 24.12 | 96.50 | 96.50 | 100.00 | 70690.462e2 |  [[Verilog](mul8x5u_541.v)]  [[C](mul8x5u_541.c)] |
    
Parameters
--------------
![Parameters figure](fig.png)

References
--------------
   - V. Mrazek, L. Sekanina and Z. Vasicek, "Libraries of Approximate Circuits: Design and Application in CNN Accelerators"

             