#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* A0 */
#define A0__0__MASK 0x10u
#define A0__0__PC CYREG_IO_PC_PRT15_PC4
#define A0__0__PORT 15u
#define A0__0__SHIFT 4
#define A0__AG CYREG_PRT15_AG
#define A0__AMUX CYREG_PRT15_AMUX
#define A0__BIE CYREG_PRT15_BIE
#define A0__BIT_MASK CYREG_PRT15_BIT_MASK
#define A0__BYP CYREG_PRT15_BYP
#define A0__CTL CYREG_PRT15_CTL
#define A0__DM0 CYREG_PRT15_DM0
#define A0__DM1 CYREG_PRT15_DM1
#define A0__DM2 CYREG_PRT15_DM2
#define A0__DR CYREG_PRT15_DR
#define A0__INP_DIS CYREG_PRT15_INP_DIS
#define A0__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define A0__LCD_EN CYREG_PRT15_LCD_EN
#define A0__MASK 0x10u
#define A0__PORT 15u
#define A0__PRT CYREG_PRT15_PRT
#define A0__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define A0__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define A0__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define A0__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define A0__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define A0__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define A0__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define A0__PS CYREG_PRT15_PS
#define A0__SHIFT 4
#define A0__SLW CYREG_PRT15_SLW

/* A1 */
#define A1__0__MASK 0x20u
#define A1__0__PC CYREG_IO_PC_PRT15_PC5
#define A1__0__PORT 15u
#define A1__0__SHIFT 5
#define A1__AG CYREG_PRT15_AG
#define A1__AMUX CYREG_PRT15_AMUX
#define A1__BIE CYREG_PRT15_BIE
#define A1__BIT_MASK CYREG_PRT15_BIT_MASK
#define A1__BYP CYREG_PRT15_BYP
#define A1__CTL CYREG_PRT15_CTL
#define A1__DM0 CYREG_PRT15_DM0
#define A1__DM1 CYREG_PRT15_DM1
#define A1__DM2 CYREG_PRT15_DM2
#define A1__DR CYREG_PRT15_DR
#define A1__INP_DIS CYREG_PRT15_INP_DIS
#define A1__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define A1__LCD_EN CYREG_PRT15_LCD_EN
#define A1__MASK 0x20u
#define A1__PORT 15u
#define A1__PRT CYREG_PRT15_PRT
#define A1__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define A1__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define A1__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define A1__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define A1__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define A1__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define A1__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define A1__PS CYREG_PRT15_PS
#define A1__SHIFT 5
#define A1__SLW CYREG_PRT15_SLW

/* ADC_ADC_SAR */
#define ADC_ADC_SAR__CLK CYREG_SAR1_CLK
#define ADC_ADC_SAR__CSR0 CYREG_SAR1_CSR0
#define ADC_ADC_SAR__CSR1 CYREG_SAR1_CSR1
#define ADC_ADC_SAR__CSR2 CYREG_SAR1_CSR2
#define ADC_ADC_SAR__CSR3 CYREG_SAR1_CSR3
#define ADC_ADC_SAR__CSR4 CYREG_SAR1_CSR4
#define ADC_ADC_SAR__CSR5 CYREG_SAR1_CSR5
#define ADC_ADC_SAR__CSR6 CYREG_SAR1_CSR6
#define ADC_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC_ADC_SAR__PM_ACT_MSK 0x02u
#define ADC_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC_ADC_SAR__PM_STBY_MSK 0x02u
#define ADC_ADC_SAR__SW0 CYREG_SAR1_SW0
#define ADC_ADC_SAR__SW2 CYREG_SAR1_SW2
#define ADC_ADC_SAR__SW3 CYREG_SAR1_SW3
#define ADC_ADC_SAR__SW4 CYREG_SAR1_SW4
#define ADC_ADC_SAR__SW6 CYREG_SAR1_SW6
#define ADC_ADC_SAR__TR0 CYREG_SAR1_TR0
#define ADC_ADC_SAR__WRK0 CYREG_SAR1_WRK0
#define ADC_ADC_SAR__WRK1 CYREG_SAR1_WRK1

/* ADC_Bypass */
#define ADC_Bypass__0__MASK 0x04u
#define ADC_Bypass__0__PC CYREG_PRT0_PC2
#define ADC_Bypass__0__PORT 0u
#define ADC_Bypass__0__SHIFT 2
#define ADC_Bypass__AG CYREG_PRT0_AG
#define ADC_Bypass__AMUX CYREG_PRT0_AMUX
#define ADC_Bypass__BIE CYREG_PRT0_BIE
#define ADC_Bypass__BIT_MASK CYREG_PRT0_BIT_MASK
#define ADC_Bypass__BYP CYREG_PRT0_BYP
#define ADC_Bypass__CTL CYREG_PRT0_CTL
#define ADC_Bypass__DM0 CYREG_PRT0_DM0
#define ADC_Bypass__DM1 CYREG_PRT0_DM1
#define ADC_Bypass__DM2 CYREG_PRT0_DM2
#define ADC_Bypass__DR CYREG_PRT0_DR
#define ADC_Bypass__INP_DIS CYREG_PRT0_INP_DIS
#define ADC_Bypass__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define ADC_Bypass__LCD_EN CYREG_PRT0_LCD_EN
#define ADC_Bypass__MASK 0x04u
#define ADC_Bypass__PORT 0u
#define ADC_Bypass__PRT CYREG_PRT0_PRT
#define ADC_Bypass__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define ADC_Bypass__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define ADC_Bypass__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define ADC_Bypass__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define ADC_Bypass__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define ADC_Bypass__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define ADC_Bypass__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define ADC_Bypass__PS CYREG_PRT0_PS
#define ADC_Bypass__SHIFT 2
#define ADC_Bypass__SLW CYREG_PRT0_SLW

/* ADC_IRQ */
#define ADC_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_IRQ__INTC_MASK 0x01u
#define ADC_IRQ__INTC_NUMBER 0u
#define ADC_IRQ__INTC_PRIOR_NUM 7u
#define ADC_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define ADC_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ADC_theACLK */
#define ADC_theACLK__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define ADC_theACLK__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define ADC_theACLK__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define ADC_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_theACLK__INDEX 0x01u
#define ADC_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_theACLK__PM_ACT_MSK 0x02u
#define ADC_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_theACLK__PM_STBY_MSK 0x02u

/* A_B_DacClk */
#define A_B_DacClk__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define A_B_DacClk__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define A_B_DacClk__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define A_B_DacClk__CFG2_SRC_SEL_MASK 0x07u
#define A_B_DacClk__INDEX 0x03u
#define A_B_DacClk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define A_B_DacClk__PM_ACT_MSK 0x08u
#define A_B_DacClk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define A_B_DacClk__PM_STBY_MSK 0x08u

/* A_B_VDAC8_viDAC8 */
#define A_B_VDAC8_viDAC8__CR0 CYREG_DAC3_CR0
#define A_B_VDAC8_viDAC8__CR1 CYREG_DAC3_CR1
#define A_B_VDAC8_viDAC8__D CYREG_DAC3_D
#define A_B_VDAC8_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define A_B_VDAC8_viDAC8__PM_ACT_MSK 0x08u
#define A_B_VDAC8_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define A_B_VDAC8_viDAC8__PM_STBY_MSK 0x08u
#define A_B_VDAC8_viDAC8__STROBE CYREG_DAC3_STROBE
#define A_B_VDAC8_viDAC8__SW0 CYREG_DAC3_SW0
#define A_B_VDAC8_viDAC8__SW2 CYREG_DAC3_SW2
#define A_B_VDAC8_viDAC8__SW3 CYREG_DAC3_SW3
#define A_B_VDAC8_viDAC8__SW4 CYREG_DAC3_SW4
#define A_B_VDAC8_viDAC8__TR CYREG_DAC3_TR
#define A_B_VDAC8_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC3_M1
#define A_B_VDAC8_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC3_M2
#define A_B_VDAC8_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC3_M3
#define A_B_VDAC8_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC3_M4
#define A_B_VDAC8_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC3_M5
#define A_B_VDAC8_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC3_M6
#define A_B_VDAC8_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC3_M7
#define A_B_VDAC8_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC3_M8
#define A_B_VDAC8_viDAC8__TST CYREG_DAC3_TST

/* A_B_Wave1_DMA */
#define A_B_Wave1_DMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define A_B_Wave1_DMA__DRQ_NUMBER 0u
#define A_B_Wave1_DMA__NUMBEROF_TDS 0u
#define A_B_Wave1_DMA__PRIORITY 2u
#define A_B_Wave1_DMA__TERMIN_EN 0u
#define A_B_Wave1_DMA__TERMIN_SEL 0u
#define A_B_Wave1_DMA__TERMOUT0_EN 0u
#define A_B_Wave1_DMA__TERMOUT0_SEL 0u
#define A_B_Wave1_DMA__TERMOUT1_EN 0u
#define A_B_Wave1_DMA__TERMOUT1_SEL 0u

/* A_B_Wave2_DMA */
#define A_B_Wave2_DMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define A_B_Wave2_DMA__DRQ_NUMBER 1u
#define A_B_Wave2_DMA__NUMBEROF_TDS 0u
#define A_B_Wave2_DMA__PRIORITY 2u
#define A_B_Wave2_DMA__TERMIN_EN 0u
#define A_B_Wave2_DMA__TERMIN_SEL 0u
#define A_B_Wave2_DMA__TERMOUT0_EN 0u
#define A_B_Wave2_DMA__TERMOUT0_SEL 0u
#define A_B_Wave2_DMA__TERMOUT1_EN 0u
#define A_B_Wave2_DMA__TERMOUT1_SEL 0u

/* Amp_SC */
#define Amp_SC__BST CYREG_SC0_BST
#define Amp_SC__CLK CYREG_SC0_CLK
#define Amp_SC__CMPINV CYREG_SC_CMPINV
#define Amp_SC__CMPINV_MASK 0x01u
#define Amp_SC__CPTR CYREG_SC_CPTR
#define Amp_SC__CPTR_MASK 0x01u
#define Amp_SC__CR0 CYREG_SC0_CR0
#define Amp_SC__CR1 CYREG_SC0_CR1
#define Amp_SC__CR2 CYREG_SC0_CR2
#define Amp_SC__MSK CYREG_SC_MSK
#define Amp_SC__MSK_MASK 0x01u
#define Amp_SC__PM_ACT_CFG CYREG_PM_ACT_CFG9
#define Amp_SC__PM_ACT_MSK 0x01u
#define Amp_SC__PM_STBY_CFG CYREG_PM_STBY_CFG9
#define Amp_SC__PM_STBY_MSK 0x01u
#define Amp_SC__SR CYREG_SC_SR
#define Amp_SC__SR_MASK 0x01u
#define Amp_SC__SW0 CYREG_SC0_SW0
#define Amp_SC__SW10 CYREG_SC0_SW10
#define Amp_SC__SW2 CYREG_SC0_SW2
#define Amp_SC__SW3 CYREG_SC0_SW3
#define Amp_SC__SW4 CYREG_SC0_SW4
#define Amp_SC__SW6 CYREG_SC0_SW6
#define Amp_SC__SW7 CYREG_SC0_SW7
#define Amp_SC__SW8 CYREG_SC0_SW8
#define Amp_SC__WRK1 CYREG_SC_WRK1
#define Amp_SC__WRK1_MASK 0x01u

/* C_D_DacClk */
#define C_D_DacClk__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define C_D_DacClk__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define C_D_DacClk__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define C_D_DacClk__CFG2_SRC_SEL_MASK 0x07u
#define C_D_DacClk__INDEX 0x04u
#define C_D_DacClk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define C_D_DacClk__PM_ACT_MSK 0x10u
#define C_D_DacClk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define C_D_DacClk__PM_STBY_MSK 0x10u

/* C_D_VDAC8_viDAC8 */
#define C_D_VDAC8_viDAC8__CR0 CYREG_DAC1_CR0
#define C_D_VDAC8_viDAC8__CR1 CYREG_DAC1_CR1
#define C_D_VDAC8_viDAC8__D CYREG_DAC1_D
#define C_D_VDAC8_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define C_D_VDAC8_viDAC8__PM_ACT_MSK 0x02u
#define C_D_VDAC8_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define C_D_VDAC8_viDAC8__PM_STBY_MSK 0x02u
#define C_D_VDAC8_viDAC8__STROBE CYREG_DAC1_STROBE
#define C_D_VDAC8_viDAC8__SW0 CYREG_DAC1_SW0
#define C_D_VDAC8_viDAC8__SW2 CYREG_DAC1_SW2
#define C_D_VDAC8_viDAC8__SW3 CYREG_DAC1_SW3
#define C_D_VDAC8_viDAC8__SW4 CYREG_DAC1_SW4
#define C_D_VDAC8_viDAC8__TR CYREG_DAC1_TR
#define C_D_VDAC8_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC1_M1
#define C_D_VDAC8_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC1_M2
#define C_D_VDAC8_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC1_M3
#define C_D_VDAC8_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC1_M4
#define C_D_VDAC8_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC1_M5
#define C_D_VDAC8_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC1_M6
#define C_D_VDAC8_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC1_M7
#define C_D_VDAC8_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC1_M8
#define C_D_VDAC8_viDAC8__TST CYREG_DAC1_TST

/* C_D_Wave1_DMA */
#define C_D_Wave1_DMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define C_D_Wave1_DMA__DRQ_NUMBER 2u
#define C_D_Wave1_DMA__NUMBEROF_TDS 0u
#define C_D_Wave1_DMA__PRIORITY 2u
#define C_D_Wave1_DMA__TERMIN_EN 0u
#define C_D_Wave1_DMA__TERMIN_SEL 0u
#define C_D_Wave1_DMA__TERMOUT0_EN 0u
#define C_D_Wave1_DMA__TERMOUT0_SEL 0u
#define C_D_Wave1_DMA__TERMOUT1_EN 0u
#define C_D_Wave1_DMA__TERMOUT1_SEL 0u

/* C_D_Wave2_DMA */
#define C_D_Wave2_DMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define C_D_Wave2_DMA__DRQ_NUMBER 3u
#define C_D_Wave2_DMA__NUMBEROF_TDS 0u
#define C_D_Wave2_DMA__PRIORITY 2u
#define C_D_Wave2_DMA__TERMIN_EN 0u
#define C_D_Wave2_DMA__TERMIN_SEL 0u
#define C_D_Wave2_DMA__TERMOUT0_EN 0u
#define C_D_Wave2_DMA__TERMOUT0_SEL 0u
#define C_D_Wave2_DMA__TERMOUT1_EN 0u
#define C_D_Wave2_DMA__TERMOUT1_SEL 0u

/* E_F_DacClk */
#define E_F_DacClk__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define E_F_DacClk__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define E_F_DacClk__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define E_F_DacClk__CFG2_SRC_SEL_MASK 0x07u
#define E_F_DacClk__INDEX 0x02u
#define E_F_DacClk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define E_F_DacClk__PM_ACT_MSK 0x04u
#define E_F_DacClk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define E_F_DacClk__PM_STBY_MSK 0x04u

/* E_F_VDAC8_viDAC8 */
#define E_F_VDAC8_viDAC8__CR0 CYREG_DAC0_CR0
#define E_F_VDAC8_viDAC8__CR1 CYREG_DAC0_CR1
#define E_F_VDAC8_viDAC8__D CYREG_DAC0_D
#define E_F_VDAC8_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define E_F_VDAC8_viDAC8__PM_ACT_MSK 0x01u
#define E_F_VDAC8_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define E_F_VDAC8_viDAC8__PM_STBY_MSK 0x01u
#define E_F_VDAC8_viDAC8__STROBE CYREG_DAC0_STROBE
#define E_F_VDAC8_viDAC8__SW0 CYREG_DAC0_SW0
#define E_F_VDAC8_viDAC8__SW2 CYREG_DAC0_SW2
#define E_F_VDAC8_viDAC8__SW3 CYREG_DAC0_SW3
#define E_F_VDAC8_viDAC8__SW4 CYREG_DAC0_SW4
#define E_F_VDAC8_viDAC8__TR CYREG_DAC0_TR
#define E_F_VDAC8_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC0_M1
#define E_F_VDAC8_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC0_M2
#define E_F_VDAC8_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC0_M3
#define E_F_VDAC8_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC0_M4
#define E_F_VDAC8_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC0_M5
#define E_F_VDAC8_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC0_M6
#define E_F_VDAC8_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC0_M7
#define E_F_VDAC8_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC0_M8
#define E_F_VDAC8_viDAC8__TST CYREG_DAC0_TST

/* E_F_Wave1_DMA */
#define E_F_Wave1_DMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL1
#define E_F_Wave1_DMA__DRQ_NUMBER 4u
#define E_F_Wave1_DMA__NUMBEROF_TDS 0u
#define E_F_Wave1_DMA__PRIORITY 2u
#define E_F_Wave1_DMA__TERMIN_EN 0u
#define E_F_Wave1_DMA__TERMIN_SEL 0u
#define E_F_Wave1_DMA__TERMOUT0_EN 0u
#define E_F_Wave1_DMA__TERMOUT0_SEL 0u
#define E_F_Wave1_DMA__TERMOUT1_EN 0u
#define E_F_Wave1_DMA__TERMOUT1_SEL 0u

/* E_F_Wave2_DMA */
#define E_F_Wave2_DMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL1
#define E_F_Wave2_DMA__DRQ_NUMBER 5u
#define E_F_Wave2_DMA__NUMBEROF_TDS 0u
#define E_F_Wave2_DMA__PRIORITY 2u
#define E_F_Wave2_DMA__TERMIN_EN 0u
#define E_F_Wave2_DMA__TERMIN_SEL 0u
#define E_F_Wave2_DMA__TERMOUT0_EN 0u
#define E_F_Wave2_DMA__TERMOUT0_SEL 0u
#define E_F_Wave2_DMA__TERMOUT1_EN 0u
#define E_F_Wave2_DMA__TERMOUT1_SEL 0u

/* G_A_DacClk */
#define G_A_DacClk__CFG0 CYREG_CLKDIST_DCFG5_CFG0
#define G_A_DacClk__CFG1 CYREG_CLKDIST_DCFG5_CFG1
#define G_A_DacClk__CFG2 CYREG_CLKDIST_DCFG5_CFG2
#define G_A_DacClk__CFG2_SRC_SEL_MASK 0x07u
#define G_A_DacClk__INDEX 0x05u
#define G_A_DacClk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define G_A_DacClk__PM_ACT_MSK 0x20u
#define G_A_DacClk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define G_A_DacClk__PM_STBY_MSK 0x20u

/* G_A_VDAC8_viDAC8 */
#define G_A_VDAC8_viDAC8__CR0 CYREG_DAC2_CR0
#define G_A_VDAC8_viDAC8__CR1 CYREG_DAC2_CR1
#define G_A_VDAC8_viDAC8__D CYREG_DAC2_D
#define G_A_VDAC8_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define G_A_VDAC8_viDAC8__PM_ACT_MSK 0x04u
#define G_A_VDAC8_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define G_A_VDAC8_viDAC8__PM_STBY_MSK 0x04u
#define G_A_VDAC8_viDAC8__STROBE CYREG_DAC2_STROBE
#define G_A_VDAC8_viDAC8__SW0 CYREG_DAC2_SW0
#define G_A_VDAC8_viDAC8__SW2 CYREG_DAC2_SW2
#define G_A_VDAC8_viDAC8__SW3 CYREG_DAC2_SW3
#define G_A_VDAC8_viDAC8__SW4 CYREG_DAC2_SW4
#define G_A_VDAC8_viDAC8__TR CYREG_DAC2_TR
#define G_A_VDAC8_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC2_M1
#define G_A_VDAC8_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC2_M2
#define G_A_VDAC8_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC2_M3
#define G_A_VDAC8_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC2_M4
#define G_A_VDAC8_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC2_M5
#define G_A_VDAC8_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC2_M6
#define G_A_VDAC8_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC2_M7
#define G_A_VDAC8_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC2_M8
#define G_A_VDAC8_viDAC8__TST CYREG_DAC2_TST

/* G_A_Wave1_DMA */
#define G_A_Wave1_DMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL1
#define G_A_Wave1_DMA__DRQ_NUMBER 6u
#define G_A_Wave1_DMA__NUMBEROF_TDS 0u
#define G_A_Wave1_DMA__PRIORITY 2u
#define G_A_Wave1_DMA__TERMIN_EN 0u
#define G_A_Wave1_DMA__TERMIN_SEL 0u
#define G_A_Wave1_DMA__TERMOUT0_EN 0u
#define G_A_Wave1_DMA__TERMOUT0_SEL 0u
#define G_A_Wave1_DMA__TERMOUT1_EN 0u
#define G_A_Wave1_DMA__TERMOUT1_SEL 0u

/* G_A_Wave2_DMA */
#define G_A_Wave2_DMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL1
#define G_A_Wave2_DMA__DRQ_NUMBER 7u
#define G_A_Wave2_DMA__NUMBEROF_TDS 0u
#define G_A_Wave2_DMA__PRIORITY 2u
#define G_A_Wave2_DMA__TERMIN_EN 0u
#define G_A_Wave2_DMA__TERMIN_SEL 0u
#define G_A_Wave2_DMA__TERMOUT0_EN 0u
#define G_A_Wave2_DMA__TERMOUT0_SEL 0u
#define G_A_Wave2_DMA__TERMOUT1_EN 0u
#define G_A_Wave2_DMA__TERMOUT1_SEL 0u

/* A_Key */
#define A_Key__0__MASK 0x01u
#define A_Key__0__PC CYREG_PRT5_PC0
#define A_Key__0__PORT 5u
#define A_Key__0__SHIFT 0
#define A_Key__AG CYREG_PRT5_AG
#define A_Key__AMUX CYREG_PRT5_AMUX
#define A_Key__BIE CYREG_PRT5_BIE
#define A_Key__BIT_MASK CYREG_PRT5_BIT_MASK
#define A_Key__BYP CYREG_PRT5_BYP
#define A_Key__CTL CYREG_PRT5_CTL
#define A_Key__DM0 CYREG_PRT5_DM0
#define A_Key__DM1 CYREG_PRT5_DM1
#define A_Key__DM2 CYREG_PRT5_DM2
#define A_Key__DR CYREG_PRT5_DR
#define A_Key__INP_DIS CYREG_PRT5_INP_DIS
#define A_Key__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define A_Key__LCD_EN CYREG_PRT5_LCD_EN
#define A_Key__MASK 0x01u
#define A_Key__PORT 5u
#define A_Key__PRT CYREG_PRT5_PRT
#define A_Key__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define A_Key__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define A_Key__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define A_Key__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define A_Key__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define A_Key__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define A_Key__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define A_Key__PS CYREG_PRT5_PS
#define A_Key__SHIFT 0
#define A_Key__SLW CYREG_PRT5_SLW

/* B_Key */
#define B_Key__0__MASK 0x02u
#define B_Key__0__PC CYREG_PRT5_PC1
#define B_Key__0__PORT 5u
#define B_Key__0__SHIFT 1
#define B_Key__AG CYREG_PRT5_AG
#define B_Key__AMUX CYREG_PRT5_AMUX
#define B_Key__BIE CYREG_PRT5_BIE
#define B_Key__BIT_MASK CYREG_PRT5_BIT_MASK
#define B_Key__BYP CYREG_PRT5_BYP
#define B_Key__CTL CYREG_PRT5_CTL
#define B_Key__DM0 CYREG_PRT5_DM0
#define B_Key__DM1 CYREG_PRT5_DM1
#define B_Key__DM2 CYREG_PRT5_DM2
#define B_Key__DR CYREG_PRT5_DR
#define B_Key__INP_DIS CYREG_PRT5_INP_DIS
#define B_Key__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define B_Key__LCD_EN CYREG_PRT5_LCD_EN
#define B_Key__MASK 0x02u
#define B_Key__PORT 5u
#define B_Key__PRT CYREG_PRT5_PRT
#define B_Key__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define B_Key__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define B_Key__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define B_Key__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define B_Key__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define B_Key__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define B_Key__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define B_Key__PS CYREG_PRT5_PS
#define B_Key__SHIFT 1
#define B_Key__SLW CYREG_PRT5_SLW

/* C_Key */
#define C_Key__0__MASK 0x04u
#define C_Key__0__PC CYREG_PRT5_PC2
#define C_Key__0__PORT 5u
#define C_Key__0__SHIFT 2
#define C_Key__AG CYREG_PRT5_AG
#define C_Key__AMUX CYREG_PRT5_AMUX
#define C_Key__BIE CYREG_PRT5_BIE
#define C_Key__BIT_MASK CYREG_PRT5_BIT_MASK
#define C_Key__BYP CYREG_PRT5_BYP
#define C_Key__CTL CYREG_PRT5_CTL
#define C_Key__DM0 CYREG_PRT5_DM0
#define C_Key__DM1 CYREG_PRT5_DM1
#define C_Key__DM2 CYREG_PRT5_DM2
#define C_Key__DR CYREG_PRT5_DR
#define C_Key__INP_DIS CYREG_PRT5_INP_DIS
#define C_Key__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define C_Key__LCD_EN CYREG_PRT5_LCD_EN
#define C_Key__MASK 0x04u
#define C_Key__PORT 5u
#define C_Key__PRT CYREG_PRT5_PRT
#define C_Key__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define C_Key__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define C_Key__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define C_Key__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define C_Key__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define C_Key__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define C_Key__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define C_Key__PS CYREG_PRT5_PS
#define C_Key__SHIFT 2
#define C_Key__SLW CYREG_PRT5_SLW

/* Clock */
#define Clock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock__CFG2_SRC_SEL_MASK 0x07u
#define Clock__INDEX 0x00u
#define Clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock__PM_ACT_MSK 0x01u
#define Clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock__PM_STBY_MSK 0x01u

/* D_Key */
#define D_Key__0__MASK 0x08u
#define D_Key__0__PC CYREG_PRT5_PC3
#define D_Key__0__PORT 5u
#define D_Key__0__SHIFT 3
#define D_Key__AG CYREG_PRT5_AG
#define D_Key__AMUX CYREG_PRT5_AMUX
#define D_Key__BIE CYREG_PRT5_BIE
#define D_Key__BIT_MASK CYREG_PRT5_BIT_MASK
#define D_Key__BYP CYREG_PRT5_BYP
#define D_Key__CTL CYREG_PRT5_CTL
#define D_Key__DM0 CYREG_PRT5_DM0
#define D_Key__DM1 CYREG_PRT5_DM1
#define D_Key__DM2 CYREG_PRT5_DM2
#define D_Key__DR CYREG_PRT5_DR
#define D_Key__INP_DIS CYREG_PRT5_INP_DIS
#define D_Key__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define D_Key__LCD_EN CYREG_PRT5_LCD_EN
#define D_Key__MASK 0x08u
#define D_Key__PORT 5u
#define D_Key__PRT CYREG_PRT5_PRT
#define D_Key__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define D_Key__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define D_Key__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define D_Key__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define D_Key__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define D_Key__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define D_Key__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define D_Key__PS CYREG_PRT5_PS
#define D_Key__SHIFT 3
#define D_Key__SLW CYREG_PRT5_SLW

/* E_Key */
#define E_Key__0__MASK 0x10u
#define E_Key__0__PC CYREG_PRT5_PC4
#define E_Key__0__PORT 5u
#define E_Key__0__SHIFT 4
#define E_Key__AG CYREG_PRT5_AG
#define E_Key__AMUX CYREG_PRT5_AMUX
#define E_Key__BIE CYREG_PRT5_BIE
#define E_Key__BIT_MASK CYREG_PRT5_BIT_MASK
#define E_Key__BYP CYREG_PRT5_BYP
#define E_Key__CTL CYREG_PRT5_CTL
#define E_Key__DM0 CYREG_PRT5_DM0
#define E_Key__DM1 CYREG_PRT5_DM1
#define E_Key__DM2 CYREG_PRT5_DM2
#define E_Key__DR CYREG_PRT5_DR
#define E_Key__INP_DIS CYREG_PRT5_INP_DIS
#define E_Key__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define E_Key__LCD_EN CYREG_PRT5_LCD_EN
#define E_Key__MASK 0x10u
#define E_Key__PORT 5u
#define E_Key__PRT CYREG_PRT5_PRT
#define E_Key__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define E_Key__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define E_Key__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define E_Key__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define E_Key__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define E_Key__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define E_Key__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define E_Key__PS CYREG_PRT5_PS
#define E_Key__SHIFT 4
#define E_Key__SLW CYREG_PRT5_SLW

/* F_Key */
#define F_Key__0__MASK 0x20u
#define F_Key__0__PC CYREG_PRT5_PC5
#define F_Key__0__PORT 5u
#define F_Key__0__SHIFT 5
#define F_Key__AG CYREG_PRT5_AG
#define F_Key__AMUX CYREG_PRT5_AMUX
#define F_Key__BIE CYREG_PRT5_BIE
#define F_Key__BIT_MASK CYREG_PRT5_BIT_MASK
#define F_Key__BYP CYREG_PRT5_BYP
#define F_Key__CTL CYREG_PRT5_CTL
#define F_Key__DM0 CYREG_PRT5_DM0
#define F_Key__DM1 CYREG_PRT5_DM1
#define F_Key__DM2 CYREG_PRT5_DM2
#define F_Key__DR CYREG_PRT5_DR
#define F_Key__INP_DIS CYREG_PRT5_INP_DIS
#define F_Key__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define F_Key__LCD_EN CYREG_PRT5_LCD_EN
#define F_Key__MASK 0x20u
#define F_Key__PORT 5u
#define F_Key__PRT CYREG_PRT5_PRT
#define F_Key__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define F_Key__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define F_Key__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define F_Key__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define F_Key__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define F_Key__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define F_Key__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define F_Key__PS CYREG_PRT5_PS
#define F_Key__SHIFT 5
#define F_Key__SLW CYREG_PRT5_SLW

/* G_Key */
#define G_Key__0__MASK 0x40u
#define G_Key__0__PC CYREG_PRT5_PC6
#define G_Key__0__PORT 5u
#define G_Key__0__SHIFT 6
#define G_Key__AG CYREG_PRT5_AG
#define G_Key__AMUX CYREG_PRT5_AMUX
#define G_Key__BIE CYREG_PRT5_BIE
#define G_Key__BIT_MASK CYREG_PRT5_BIT_MASK
#define G_Key__BYP CYREG_PRT5_BYP
#define G_Key__CTL CYREG_PRT5_CTL
#define G_Key__DM0 CYREG_PRT5_DM0
#define G_Key__DM1 CYREG_PRT5_DM1
#define G_Key__DM2 CYREG_PRT5_DM2
#define G_Key__DR CYREG_PRT5_DR
#define G_Key__INP_DIS CYREG_PRT5_INP_DIS
#define G_Key__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define G_Key__LCD_EN CYREG_PRT5_LCD_EN
#define G_Key__MASK 0x40u
#define G_Key__PORT 5u
#define G_Key__PRT CYREG_PRT5_PRT
#define G_Key__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define G_Key__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define G_Key__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define G_Key__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define G_Key__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define G_Key__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define G_Key__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define G_Key__PS CYREG_PRT5_PS
#define G_Key__SHIFT 6
#define G_Key__SLW CYREG_PRT5_SLW

/* Pot_A */
#define Pot_A__0__MASK 0x40u
#define Pot_A__0__PC CYREG_PRT3_PC6
#define Pot_A__0__PORT 3u
#define Pot_A__0__SHIFT 6
#define Pot_A__AG CYREG_PRT3_AG
#define Pot_A__AMUX CYREG_PRT3_AMUX
#define Pot_A__BIE CYREG_PRT3_BIE
#define Pot_A__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pot_A__BYP CYREG_PRT3_BYP
#define Pot_A__CTL CYREG_PRT3_CTL
#define Pot_A__DM0 CYREG_PRT3_DM0
#define Pot_A__DM1 CYREG_PRT3_DM1
#define Pot_A__DM2 CYREG_PRT3_DM2
#define Pot_A__DR CYREG_PRT3_DR
#define Pot_A__INP_DIS CYREG_PRT3_INP_DIS
#define Pot_A__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pot_A__LCD_EN CYREG_PRT3_LCD_EN
#define Pot_A__MASK 0x40u
#define Pot_A__PORT 3u
#define Pot_A__PRT CYREG_PRT3_PRT
#define Pot_A__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pot_A__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pot_A__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pot_A__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pot_A__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pot_A__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pot_A__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pot_A__PS CYREG_PRT3_PS
#define Pot_A__SHIFT 6
#define Pot_A__SLW CYREG_PRT3_SLW

/* Pot_B */
#define Pot_B__0__MASK 0x80u
#define Pot_B__0__PC CYREG_PRT3_PC7
#define Pot_B__0__PORT 3u
#define Pot_B__0__SHIFT 7
#define Pot_B__AG CYREG_PRT3_AG
#define Pot_B__AMUX CYREG_PRT3_AMUX
#define Pot_B__BIE CYREG_PRT3_BIE
#define Pot_B__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pot_B__BYP CYREG_PRT3_BYP
#define Pot_B__CTL CYREG_PRT3_CTL
#define Pot_B__DM0 CYREG_PRT3_DM0
#define Pot_B__DM1 CYREG_PRT3_DM1
#define Pot_B__DM2 CYREG_PRT3_DM2
#define Pot_B__DR CYREG_PRT3_DR
#define Pot_B__INP_DIS CYREG_PRT3_INP_DIS
#define Pot_B__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pot_B__LCD_EN CYREG_PRT3_LCD_EN
#define Pot_B__MASK 0x80u
#define Pot_B__PORT 3u
#define Pot_B__PRT CYREG_PRT3_PRT
#define Pot_B__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pot_B__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pot_B__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pot_B__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pot_B__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pot_B__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pot_B__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pot_B__PS CYREG_PRT3_PS
#define Pot_B__SHIFT 7
#define Pot_B__SLW CYREG_PRT3_SLW

/* A2_Key */
#define A2_Key__0__MASK 0x80u
#define A2_Key__0__PC CYREG_PRT5_PC7
#define A2_Key__0__PORT 5u
#define A2_Key__0__SHIFT 7
#define A2_Key__AG CYREG_PRT5_AG
#define A2_Key__AMUX CYREG_PRT5_AMUX
#define A2_Key__BIE CYREG_PRT5_BIE
#define A2_Key__BIT_MASK CYREG_PRT5_BIT_MASK
#define A2_Key__BYP CYREG_PRT5_BYP
#define A2_Key__CTL CYREG_PRT5_CTL
#define A2_Key__DM0 CYREG_PRT5_DM0
#define A2_Key__DM1 CYREG_PRT5_DM1
#define A2_Key__DM2 CYREG_PRT5_DM2
#define A2_Key__DR CYREG_PRT5_DR
#define A2_Key__INP_DIS CYREG_PRT5_INP_DIS
#define A2_Key__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define A2_Key__LCD_EN CYREG_PRT5_LCD_EN
#define A2_Key__MASK 0x80u
#define A2_Key__PORT 5u
#define A2_Key__PRT CYREG_PRT5_PRT
#define A2_Key__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define A2_Key__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define A2_Key__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define A2_Key__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define A2_Key__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define A2_Key__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define A2_Key__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define A2_Key__PS CYREG_PRT5_PS
#define A2_Key__SHIFT 7
#define A2_Key__SLW CYREG_PRT5_SLW

/* Audio_out */
#define Audio_out__0__MASK 0x02u
#define Audio_out__0__PC CYREG_PRT4_PC1
#define Audio_out__0__PORT 4u
#define Audio_out__0__SHIFT 1
#define Audio_out__AG CYREG_PRT4_AG
#define Audio_out__AMUX CYREG_PRT4_AMUX
#define Audio_out__BIE CYREG_PRT4_BIE
#define Audio_out__BIT_MASK CYREG_PRT4_BIT_MASK
#define Audio_out__BYP CYREG_PRT4_BYP
#define Audio_out__CTL CYREG_PRT4_CTL
#define Audio_out__DM0 CYREG_PRT4_DM0
#define Audio_out__DM1 CYREG_PRT4_DM1
#define Audio_out__DM2 CYREG_PRT4_DM2
#define Audio_out__DR CYREG_PRT4_DR
#define Audio_out__INP_DIS CYREG_PRT4_INP_DIS
#define Audio_out__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Audio_out__LCD_EN CYREG_PRT4_LCD_EN
#define Audio_out__MASK 0x02u
#define Audio_out__PORT 4u
#define Audio_out__PRT CYREG_PRT4_PRT
#define Audio_out__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Audio_out__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Audio_out__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Audio_out__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Audio_out__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Audio_out__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Audio_out__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Audio_out__PS CYREG_PRT4_PS
#define Audio_out__SHIFT 1
#define Audio_out__SLW CYREG_PRT4_SLW

/* Status_Reg */
#define Status_Reg_sts_sts_reg__0__MASK 0x01u
#define Status_Reg_sts_sts_reg__0__POS 0
#define Status_Reg_sts_sts_reg__1__MASK 0x02u
#define Status_Reg_sts_sts_reg__1__POS 1
#define Status_Reg_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define Status_Reg_sts_sts_reg__16BIT_STATUS_REG CYREG_B0_UDB10_11_ST
#define Status_Reg_sts_sts_reg__2__MASK 0x04u
#define Status_Reg_sts_sts_reg__2__POS 2
#define Status_Reg_sts_sts_reg__3__MASK 0x08u
#define Status_Reg_sts_sts_reg__3__POS 3
#define Status_Reg_sts_sts_reg__4__MASK 0x10u
#define Status_Reg_sts_sts_reg__4__POS 4
#define Status_Reg_sts_sts_reg__5__MASK 0x20u
#define Status_Reg_sts_sts_reg__5__POS 5
#define Status_Reg_sts_sts_reg__6__MASK 0x40u
#define Status_Reg_sts_sts_reg__6__POS 6
#define Status_Reg_sts_sts_reg__7__MASK 0x80u
#define Status_Reg_sts_sts_reg__7__POS 7
#define Status_Reg_sts_sts_reg__MASK 0xFFu
#define Status_Reg_sts_sts_reg__MASK_REG CYREG_B0_UDB10_MSK
#define Status_Reg_sts_sts_reg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define Status_Reg_sts_sts_reg__PER_ST_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define Status_Reg_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define Status_Reg_sts_sts_reg__STATUS_CNT_REG CYREG_B0_UDB10_ST_CTL
#define Status_Reg_sts_sts_reg__STATUS_CONTROL_REG CYREG_B0_UDB10_ST_CTL
#define Status_Reg_sts_sts_reg__STATUS_REG CYREG_B0_UDB10_ST

/* Control_Reg */
#define Control_Reg_Sync_ctrl_reg__0__MASK 0x01u
#define Control_Reg_Sync_ctrl_reg__0__POS 0
#define Control_Reg_Sync_ctrl_reg__1__MASK 0x02u
#define Control_Reg_Sync_ctrl_reg__1__POS 1
#define Control_Reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define Control_Reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define Control_Reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB10_11_CTL
#define Control_Reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define Control_Reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB10_11_CTL
#define Control_Reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB10_11_MSK
#define Control_Reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define Control_Reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB10_11_MSK
#define Control_Reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define Control_Reg_Sync_ctrl_reg__2__MASK 0x04u
#define Control_Reg_Sync_ctrl_reg__2__POS 2
#define Control_Reg_Sync_ctrl_reg__3__MASK 0x08u
#define Control_Reg_Sync_ctrl_reg__3__POS 3
#define Control_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define Control_Reg_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB10_CTL
#define Control_Reg_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB10_ST_CTL
#define Control_Reg_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB10_CTL
#define Control_Reg_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB10_ST_CTL
#define Control_Reg_Sync_ctrl_reg__MASK 0x0Fu
#define Control_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define Control_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define Control_Reg_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB10_MSK

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "Design01"
#define CY_VERSION "PSoC Creator  3.2"
#define CYDEV_CHIP_DIE_GEN4 2u
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 12u
#define CYDEV_CHIP_DIE_PSOC4A 5u
#define CYDEV_CHIP_DIE_PSOC5LP 11u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E160069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 5u
#define CYDEV_CHIP_MEMBER_4C 9u
#define CYDEV_CHIP_MEMBER_4D 3u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 6u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4L 8u
#define CYDEV_CHIP_MEMBER_4M 7u
#define CYDEV_CHIP_MEMBER_5A 11u
#define CYDEV_CHIP_MEMBER_5B 10u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_GEN4_ES 17u
#define CYDEV_CHIP_REV_GEN4_ES2 33u
#define CYDEV_CHIP_REV_GEN4_PRODUCTION 17u
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000001u
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x000000FFu
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
