axi_ram.v,verilog,xil_defaultlib,../../../../../exp23/exp23/mycpu_env/soc_verify/soc_axi/rtl/xilinx_ip/axi_ram/sim/axi_ram.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
