INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/27260/Documents/GitHub/MIPS32_CPU/minisys/minisys.srcs/sources_1/imports/VGA char display/ram_set.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_set
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/27260/Documents/GitHub/MIPS32_CPU/minisys/minisys.srcs/sources_1/imports/VGA char display/vga_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_char_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/27260/Documents/GitHub/MIPS32_CPU/minisys/minisys.srcs/sim_1/new/VGA_Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA_Sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/27260/Documents/GitHub/MIPS32_CPU/minisys/minisys.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
