// Seed: 2219325508
module module_0 (
    input wire id_0,
    input wand id_1
    , id_13,
    output wire id_2,
    input wand id_3,
    input wor id_4,
    input wire id_5,
    input wor id_6,
    input tri id_7,
    output tri0 id_8,
    input uwire id_9,
    input supply0 id_10,
    input tri id_11
);
  wire \id_14 ;
  assign module_1.id_2 = 0;
  assign id_8 = -1;
endmodule
module module_1 (
    inout uwire id_0,
    output supply0 id_1,
    input tri0 id_2,
    output supply1 id_3
);
  logic id_5 = 1;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_3,
      id_0,
      id_0,
      id_2,
      id_0,
      id_0,
      id_3,
      id_2,
      id_2,
      id_2
  );
endmodule
