Project Informationd:\project\irisking\ikemb001\project\hardware\buffer\buffer\buffer.rpt

MAX+plus II Compiler Report File
Version 10.2 07/10/2002
Compiled: 04/08/2007 19:09:14

Copyright (C) 1988-2002 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir         Shareable
POF       Device          Pins    Pins     Pins     LCs  Expanders  % Utilized

buffer
      EPM7128AETC100-10    25       11       8      20      1           15 %

User Pins:                 25       11       8  



Project Informationd:\project\irisking\ikemb001\project\hardware\buffer\buffer\buffer.rpt

** PROJECT COMPILATION MESSAGES **

Warning: Primitive 'nWAIT' is stuck at VCC
Info: Reserved unused input pin 'addr8' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'addr7' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'addr6' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'vp2ctl2' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Warning: Node 'clkout' has an input assignment to chip 'buffer' but is not used as an input on this chip


** PROJECT TIMING MESSAGES **

Warning: Ignored timing assignment for tsu on output pin "clkout"
Warning: Ignored timing assignment for tco on buried node ":92"


Project Informationd:\project\irisking\ikemb001\project\hardware\buffer\buffer\buffer.rpt

** AUTO GLOBAL SIGNALS **



INFO: Signal 'nReset' chosen for auto global Clear


Project Informationd:\project\irisking\ikemb001\project\hardware\buffer\buffer\buffer.rpt

** PIN/LOCATION/CHIP ASSIGNMENTS **

                  Actual                  
    User       Assignments                
Assignments   (if different)     Node Name

buffer@58                         addr2
buffer@57                         addr3
buffer@56                         addr4
buffer@55                         addr5
buffer@54                         addr6
buffer@53                         addr7
buffer@52                         addr8
buffer@36                         BUFDIR
buffer@37                         BUFDIR1
buffer@87                         clock
buffer@27                         data0
buffer@28                         data1
buffer@29                         data2
buffer@30                         data3
buffer@31                         data4
buffer@32                         data5
buffer@33                         data6
buffer@35                         data7
buffer@99                         De
buffer@61                         dir1
buffer@98                         Hs
buffer@60                         ldir1
buffer@40                         nEXTBUS
buffer@67                         nFCE
buffer@64                         nFRE
buffer@65                         nFWE
buffer@75                         nGCS0
buffer@72                         nGCS1
buffer@71                         nGCS2
buffer@70                         nGCS3
buffer@69                         nGCS4
buffer@68                         nGCS5
buffer@49                         nOE
buffer@89                         nReset
buffer@63                         nWAIT
buffer@50                         nWE
buffer@100                        vCLK
buffer@84                         vp2clk0
buffer@83                         vp2clk1
buffer@81                         vp2ctl0
buffer@80                         vp2ctl1
buffer@79                         vp2ctl2
buffer@97                         Vs


Device-Specific Information:d:\project\irisking\ikemb001\project\hardware\buffer\buffer\buffer.rpt
buffer

***** Logic for device 'buffer' compiled without errors.




Device: EPM7128AETC100-10

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF
    Enable JTAG Support                        = ON
    User Code                                  = ffffffff
    MultiVolt I/O                              = OFF

                                             v v   v v v        
                               V   n         p p   p p p     c  
                               C   R   c     2 2 V 2 2 2     l  
             v       G   G G G C   e   l   G c c C c c c G G k  
             C       N G N N N I G s G o G N l l C t t t N N o  
             L D H V D N D D D N N e N c N D k k I l l l D D u  
             K e s s * D * * * T D t D k D * 0 1 O 0 1 2 * * t  
           ----------------------------------------------------_ 
          / 100  98  96  94  92  90  88  86  84  82  80  78  76   |_ 
         /     99  97  95  93  91  89  87  85  83  81  79  77    | 
   GND* |  1                                                    75 | nGCS0 
   GND* |  2                                                    74 | GND 
  VCCIO |  3                                                    73 | #TDO 
   #TDI |  4                                                    72 | nGCS1 
   GND* |  5                                                    71 | nGCS2 
   GND* |  6                                                    70 | nGCS3 
   GND* |  7                                                    69 | nGCS4 
   GND* |  8                                                    68 | nGCS5 
   GND* |  9                                                    67 | nFCE 
   GND* | 10                                                    66 | VCCIO 
    GND | 11                                                    65 | nFWE 
   GND* | 12                                                    64 | nFRE 
   GND* | 13                 EPM7128AETC100-10                  63 | nWAIT 
   GND* | 14                                                    62 | #TCK 
   #TMS | 15                                                    61 | dir1 
   GND* | 16                                                    60 | ldir1 
   GND* | 17                                                    59 | GND 
  VCCIO | 18                                                    58 | addr2 
   GND* | 19                                                    57 | addr3 
   GND* | 20                                                    56 | addr4 
   GND* | 21                                                    55 | addr5 
   GND* | 22                                                    54 | addr6 
   GND* | 23                                                    53 | addr7 
   GND* | 24                                                    52 | addr8 
   GND* | 25                                                    51 | VCCIO 
        |      27  29  31  33  35  37  39  41  43  45  47  49  _| 
         \   26  28  30  32  34  36  38  40  42  44  46  48  50   | 
          \----------------------------------------------------- 
             G d d d d d d d V d B B G V n G G G G G G G G n n  
             N a a a a a a a C a U U N C E N N N N N N N N O W  
             D t t t t t t t C t F F D C X D D D D D D D D E E  
               a a a a a a a I a D D   I T * *   * * * * *      
               0 1 2 3 4 5 6 O 7 I I   N B                      
                                 R R   T U                      
                                   1     S                      


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (3.3 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (3.3 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
GND* = These I/O pins can either be left unconnected or connected to GND. Connecting these pins to GND will improve the device's immunity to noise.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information:d:\project\irisking\ikemb001\project\hardware\buffer\buffer\buffer.rpt
buffer

** RESOURCE USAGE **

                                                Shareable     External
Logic Array Block     Logic Cells   I/O Pins    Expanders   Interconnect

A:     LC1 - LC16     4/16( 25%)   4/10( 40%)   0/16(  0%)   4/36( 11%) 
B:    LC17 - LC32     1/16(  6%)   1/10( 10%)   0/16(  0%)   6/36( 16%) 
C:    LC33 - LC48     0/16(  0%)   1/10( 10%)   0/16(  0%)   0/36(  0%) 
D:    LC49 - LC64    10/16( 62%)  10/10(100%)   1/16(  6%)  24/36( 66%) 
E:    LC65 - LC80     1/16(  6%)   3/10( 30%)   0/16(  0%)   9/36( 25%) 
F:    LC81 - LC96     2/16( 12%)  10/10(100%)   0/16(  0%)   2/36(  5%) 
G:   LC97 - LC112     1/16(  6%)  10/10(100%)   0/16(  0%)   0/36(  0%) 
H:  LC113 - LC128     1/16(  6%)   7/10( 70%)   0/16(  0%)   1/36(  2%) 


Total dedicated input pins used:                 2/4      ( 50%)
Total I/O pins used:                            46/80     ( 57%)
Total logic cells used:                         20/128    ( 15%)
Total shareable expanders used:                  1/128    (  1%)
Total Turbo logic cells used:                   20/128    ( 15%)
Total shareable expanders not available (n/a):   0/128    (  0%)
Average fan-in:                                  5.40
Total fan-in:                                   108

Total input pins required:                      25
Total fast input logic cells required:           0
Total output pins required:                     11
Total bidirectional pins required:               8
Total reserved pins required                     4
Total logic cells required:                     20
Total flipflops required:                        8
Total product terms required:                   37
Total logic cells lending parallel expanders:    0
Total shareable expanders in database:           1

Synthesized logic cells:                         1/ 128   (  0%)



Device-Specific Information:d:\project\irisking\ikemb001\project\hardware\buffer\buffer\buffer.rpt
buffer

** INPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  58   (91)  (F)      INPUT                0      0   0    0    0    8    1  addr2
  57   (89)  (F)      INPUT                0      0   0    0    0    8    1  addr3
  56   (88)  (F)      INPUT                0      0   0    0    0    8    1  addr4
  55   (86)  (F)      INPUT                0      0   0    0    0    8    1  addr5
  54   (85)  (F)      INPUT                0      0   0    0    0    0    0  addr6
  53   (83)  (F)      INPUT                0      0   0    0    0    0    0  addr7
  52   (81)  (F)      INPUT                0      0   0    0    0    0    0  addr8
  87      -   -       INPUT                0      0   0    0    0    1    0  clock
  27     64    D      BIDIR                1      1   0    7    1    1    0  data0 (configure0)
  28     62    D      BIDIR                1      1   0    7    1    1    0  data1 (configure1)
  29     61    D      BIDIR                1      1   0    7    1    1    0  data2 (configure2)
  30     59    D      BIDIR                1      1   0    7    1    1    0  data3 (configure3)
  31     57    D      BIDIR                1      1   0    7    1    1    0  data4 (configure4)
  32     56    D      BIDIR                1      1   0    7    1    1    0  data5 (configure5)
  33     54    D      BIDIR                1      1   0    7    1    1    0  data6 (configure6)
  35     53    D      BIDIR                1      1   0    7    1    1    0  data7 (configure7)
  67  (102)  (G)      INPUT                0      0   0    0    0    1    0  nFCE
  64   (99)  (G)      INPUT                0      0   0    0    0    5    0  nFRE
  65  (101)  (G)      INPUT                0      0   0    0    0    1    0  nFWE
  75  (113)  (H)      INPUT                0      0   0    0    0    1    0  nGCS0
  72  (110)  (G)      INPUT                0      0   0    0    0    1    0  nGCS1
  71  (109)  (G)      INPUT                0      0   0    0    0    1    0  nGCS2
  70  (107)  (G)      INPUT                0      0   0    0    0    1    0  nGCS3
  69  (105)  (G)      INPUT                0      0   0    0    0    9    1  nGCS4
  68  (104)  (G)      INPUT                0      0   0    0    0    1    0  nGCS5
  49   (78)  (E)      INPUT                0      0   0    0    0    4    1  nOE
  89      -   -       INPUT  G             0      0   0    0    0    0    0  nReset
  50   (80)  (E)      INPUT                0      0   0    0    0    8    0  nWE
  84  (126)  (H)      INPUT                0      0   0    0    0    1    0  vp2clk0
  83  (125)  (H)      INPUT                0      0   0    0    0    1    0  vp2clk1
  81  (123)  (H)      INPUT                0      0   0    0    0    1    0  vp2ctl0
  80  (121)  (H)      INPUT                0      0   0    0    0    1    0  vp2ctl1
  79  (120)  (H)      INPUT                0      0   0    0    0    0    0  vp2ctl2


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
h = Register powers up high
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:d:\project\irisking\ikemb001\project\hardware\buffer\buffer\buffer.rpt
buffer

** OUTPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  36     51    D     OUTPUT      t         0      0   0    2    0    0    0  BUFDIR
  37     49    D     OUTPUT      t         0      0   0    2    0    0    0  BUFDIR1
  76    115    H     OUTPUT      t         0      0   0    1    0    0    0  clkout
  27     64    D     TRI/FF      t         1      1   0    7    1    1    0  data0 (configure0)
  28     62    D     TRI/FF      t         1      1   0    7    1    1    0  data1 (configure1)
  29     61    D     TRI/FF      t         1      1   0    7    1    1    0  data2 (configure2)
  30     59    D     TRI/FF      t         1      1   0    7    1    1    0  data3 (configure3)
  31     57    D     TRI/FF      t         1      1   0    7    1    1    0  data4 (configure4)
  32     56    D     TRI/FF      t         1      1   0    7    1    1    0  data5 (configure5)
  33     54    D     TRI/FF      t         1      1   0    7    1    1    0  data6 (configure6)
  35     53    D     TRI/FF      t         1      1   0    7    1    1    0  data7 (configure7)
  99      6    A     OUTPUT      t         0      0   0    1    0    0    0  De
  61     94    F     OUTPUT      t         0      0   0    2    0    0    0  dir1
  98      8    A     OUTPUT      t         0      0   0    1    0    0    0  Hs
  60     93    F     OUTPUT      t         0      0   0    2    0    0    0  ldir1
  40     65    E     OUTPUT      t         0      0   0    9    0    0    0  nEXTBUS
  63     97    G     OUTPUT      t         0      0   0    0    0    0    0  nWAIT
 100      5    A     OUTPUT      t         0      0   0    1    0    0    0  vCLK
  97      9    A     OUTPUT      t         0      0   0    1    0    0    0  Vs


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
h = Register powers up high


Device-Specific Information:d:\project\irisking\ikemb001\project\hardware\buffer\buffer\buffer.rpt
buffer

** BURIED LOGIC **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
 (13)    19    B       SOFT    s t         0      0   0    6    0    0    0  configure_7_~1 (configure7~1)


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
h = Register powers up high


Device-Specific Information:d:\project\irisking\ikemb001\project\hardware\buffer\buffer\buffer.rpt
buffer

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'A':

                 Logic cells placed in LAB 'A'
        +------- LC6 De
        | +----- LC8 Hs
        | | +--- LC5 vCLK
        | | | +- LC9 Vs
        | | | | 
        | | | |   Other LABs fed by signals
        | | | |   that feed LAB 'A'
LC      | | | | | A B C D E F G H |     Logic cells that feed LAB 'A':

Pin
87   -> - - - - | - - - - - - - * | <-- clock
89   -> - - - - | - - - - - - - - | <-- nReset
84   -> - - * - | * - - - - - - - | <-- vp2clk0
83   -> * - - - | * - - - - - - - | <-- vp2clk1
81   -> - * - - | * - - - - - - - | <-- vp2ctl0
80   -> - - - * | * - - - - - - - | <-- vp2ctl1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:d:\project\irisking\ikemb001\project\hardware\buffer\buffer\buffer.rpt
buffer

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'B':

           Logic cells placed in LAB 'B'
        +- LC19 configure_7_~1
        | 
        |   Other LABs fed by signals
        |   that feed LAB 'B'
LC      | | A B C D E F G H |     Logic cells that feed LAB 'B':

Pin
58   -> * | - * - * - - - - | <-- addr2
57   -> * | - * - * - - - - | <-- addr3
56   -> * | - * - * - - - - | <-- addr4
55   -> * | - * - * - - - - | <-- addr5
87   -> - | - - - - - - - * | <-- clock
69   -> * | - * - * * - - - | <-- nGCS4
49   -> * | - * - * - * - - | <-- nOE
89   -> - | - - - - - - - - | <-- nReset


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:d:\project\irisking\ikemb001\project\hardware\buffer\buffer\buffer.rpt
buffer

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'D':

                             Logic cells placed in LAB 'D'
        +------------------- LC51 BUFDIR
        | +----------------- LC49 BUFDIR1
        | | +--------------- LC64 data0
        | | | +------------- LC62 data1
        | | | | +----------- LC61 data2
        | | | | | +--------- LC59 data3
        | | | | | | +------- LC57 data4
        | | | | | | | +----- LC56 data5
        | | | | | | | | +--- LC54 data6
        | | | | | | | | | +- LC53 data7
        | | | | | | | | | | 
        | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | | | | A B C D E F G H |     Logic cells that feed LAB 'D':
LC64 -> - - * - - - - - - - | - - - * - - - - | <-- data0
LC62 -> - - - * - - - - - - | - - - * - - - - | <-- data1
LC61 -> - - - - * - - - - - | - - - * - - - - | <-- data2
LC59 -> - - - - - * - - - - | - - - * - - - - | <-- data3
LC57 -> - - - - - - * - - - | - - - * - - - - | <-- data4
LC56 -> - - - - - - - * - - | - - - * - - - - | <-- data5
LC54 -> - - - - - - - - * - | - - - * - - - - | <-- data6
LC53 -> - - - - - - - - - * | - - - * - - - - | <-- data7

Pin
58   -> - - * * * * * * * * | - * - * - - - - | <-- addr2
57   -> - - * * * * * * * * | - * - * - - - - | <-- addr3
56   -> - - * * * * * * * * | - * - * - - - - | <-- addr4
55   -> - - * * * * * * * * | - * - * - - - - | <-- addr5
87   -> - - - - - - - - - - | - - - - - - - * | <-- clock
27   -> - - * - - - - - - - | - - - * - - - - | <-- data0
28   -> - - - * - - - - - - | - - - * - - - - | <-- data1
29   -> - - - - * - - - - - | - - - * - - - - | <-- data2
30   -> - - - - - * - - - - | - - - * - - - - | <-- data3
31   -> - - - - - - * - - - | - - - * - - - - | <-- data4
32   -> - - - - - - - * - - | - - - * - - - - | <-- data5
33   -> - - - - - - - - * - | - - - * - - - - | <-- data6
35   -> - - - - - - - - - * | - - - * - - - - | <-- data7
64   -> * * - - - - - - - - | - - - * * * - - | <-- nFRE
69   -> - - * * * * * * * * | - * - * * - - - | <-- nGCS4
49   -> * * - - - - - - - - | - * - * - * - - | <-- nOE
89   -> - - - - - - - - - - | - - - - - - - - | <-- nReset
50   -> - - * * * * * * * * | - - - * - - - - | <-- nWE


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:d:\project\irisking\ikemb001\project\hardware\buffer\buffer\buffer.rpt
buffer

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'E':

           Logic cells placed in LAB 'E'
        +- LC65 nEXTBUS
        | 
        |   Other LABs fed by signals
        |   that feed LAB 'E'
LC      | | A B C D E F G H |     Logic cells that feed LAB 'E':

Pin
87   -> - | - - - - - - - * | <-- clock
67   -> * | - - - - * - - - | <-- nFCE
64   -> * | - - - * * * - - | <-- nFRE
65   -> * | - - - - * - - - | <-- nFWE
75   -> * | - - - - * - - - | <-- nGCS0
72   -> * | - - - - * - - - | <-- nGCS1
71   -> * | - - - - * - - - | <-- nGCS2
70   -> * | - - - - * - - - | <-- nGCS3
69   -> * | - * - * * - - - | <-- nGCS4
68   -> * | - - - - * - - - | <-- nGCS5
89   -> - | - - - - - - - - | <-- nReset


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:d:\project\irisking\ikemb001\project\hardware\buffer\buffer\buffer.rpt
buffer

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'F':

             Logic cells placed in LAB 'F'
        +--- LC94 dir1
        | +- LC93 ldir1
        | | 
        | |   Other LABs fed by signals
        | |   that feed LAB 'F'
LC      | | | A B C D E F G H |     Logic cells that feed LAB 'F':

Pin
87   -> - - | - - - - - - - * | <-- clock
64   -> * * | - - - * * * - - | <-- nFRE
49   -> * * | - * - * - * - - | <-- nOE
89   -> - - | - - - - - - - - | <-- nReset


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:d:\project\irisking\ikemb001\project\hardware\buffer\buffer\buffer.rpt
buffer

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'G':

           Logic cells placed in LAB 'G'
        +- LC97 nWAIT
        | 
        |   Other LABs fed by signals
        |   that feed LAB 'G'
LC      | | A B C D E F G H |     Logic cells that feed LAB 'G':

Pin
87   -> - | - - - - - - - * | <-- clock
89   -> - | - - - - - - - - | <-- nReset


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:d:\project\irisking\ikemb001\project\hardware\buffer\buffer\buffer.rpt
buffer

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'H':

           Logic cells placed in LAB 'H'
        +- LC115 clkout
        | 
        |   Other LABs fed by signals
        |   that feed LAB 'H'
LC      | | A B C D E F G H |     Logic cells that feed LAB 'H':

Pin
87   -> * | - - - - - - - * | <-- clock
89   -> - | - - - - - - - - | <-- nReset


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:d:\project\irisking\ikemb001\project\hardware\buffer\buffer\buffer.rpt
buffer

** EQUATIONS **

addr2    : INPUT;
addr3    : INPUT;
addr4    : INPUT;
addr5    : INPUT;
addr6    : INPUT;
addr7    : INPUT;
addr8    : INPUT;
clock    : INPUT;
nFCE     : INPUT;
nFRE     : INPUT;
nFWE     : INPUT;
nGCS0    : INPUT;
nGCS1    : INPUT;
nGCS2    : INPUT;
nGCS3    : INPUT;
nGCS4    : INPUT;
nGCS5    : INPUT;
nOE      : INPUT;
nReset   : INPUT;
nWE      : INPUT;
vp2clk0  : INPUT;
vp2clk1  : INPUT;
vp2ctl0  : INPUT;
vp2ctl1  : INPUT;
vp2ctl2  : INPUT;

-- Node name is 'BUFDIR' 
-- Equation name is 'BUFDIR', location is LC051, type is output.
 BUFDIR  = LCELL( _EQ001 $  VCC);
  _EQ001 =  nFRE &  nOE;

-- Node name is 'BUFDIR1' 
-- Equation name is 'BUFDIR1', location is LC049, type is output.
 BUFDIR1 = LCELL( _EQ002 $  VCC);
  _EQ002 =  nFRE &  nOE;

-- Node name is 'clkout' 
-- Equation name is 'clkout', location is LC115, type is output.
 clkout  = LCELL( clock $  GND);

-- Node name is 'configure7~1' = 'configure_7_~1' from file "buffer.edf" line 186
-- Equation name is 'configure7~1', location is LC019, type is buried.
-- synthesized logic cell 
_LC019   = LCELL( _EQ003 $  GND);
  _EQ003 = !addr2 & !addr3 & !addr4 & !addr5 & !nGCS4 & !nOE;

-- Node name is 'data0' = 'configure_0_' from file "buffer.edf" line 165
-- Equation name is 'data0', location is LC064, type is bidir.
data0    = TRI(configure_0_,  _LC019);
configure_0_ = TFFE( _EQ004,  _EQ005, GLOBAL( nReset),  VCC,  VCC);
  _EQ004 = !addr2 & !addr3 & !addr4 & !addr5 & !configure_0_ &  data0 & 
             !nGCS4
         # !addr2 & !addr3 & !addr4 & !addr5 &  configure_0_ & !data0 & 
             !nGCS4;
  _EQ005 =  _X001;
  _X001  = EXP(!nGCS4 & !nWE);

-- Node name is 'data1' = 'configure_1_' from file "buffer.edf" line 168
-- Equation name is 'data1', location is LC062, type is bidir.
data1    = TRI(configure_1_,  _LC019);
configure_1_ = TFFE( _EQ006,  _EQ007, GLOBAL( nReset),  VCC,  VCC);
  _EQ006 = !addr2 & !addr3 & !addr4 & !addr5 & !configure_1_ &  data1 & 
             !nGCS4
         # !addr2 & !addr3 & !addr4 & !addr5 &  configure_1_ & !data1 & 
             !nGCS4;
  _EQ007 =  _X001;
  _X001  = EXP(!nGCS4 & !nWE);

-- Node name is 'data2' = 'configure_2_' from file "buffer.edf" line 171
-- Equation name is 'data2', location is LC061, type is bidir.
data2    = TRI(configure_2_,  _LC019);
configure_2_ = TFFE( _EQ008,  _EQ009, GLOBAL( nReset),  VCC,  VCC);
  _EQ008 = !addr2 & !addr3 & !addr4 & !addr5 & !configure_2_ &  data2 & 
             !nGCS4
         # !addr2 & !addr3 & !addr4 & !addr5 &  configure_2_ & !data2 & 
             !nGCS4;
  _EQ009 =  _X001;
  _X001  = EXP(!nGCS4 & !nWE);

-- Node name is 'data3' = 'configure_3_' from file "buffer.edf" line 174
-- Equation name is 'data3', location is LC059, type is bidir.
data3    = TRI(configure_3_,  _LC019);
configure_3_ = TFFE( _EQ010,  _EQ011, GLOBAL( nReset),  VCC,  VCC);
  _EQ010 = !addr2 & !addr3 & !addr4 & !addr5 & !configure_3_ &  data3 & 
             !nGCS4
         # !addr2 & !addr3 & !addr4 & !addr5 &  configure_3_ & !data3 & 
             !nGCS4;
  _EQ011 =  _X001;
  _X001  = EXP(!nGCS4 & !nWE);

-- Node name is 'data4' = 'configure_4_' from file "buffer.edf" line 177
-- Equation name is 'data4', location is LC057, type is bidir.
data4    = TRI(configure_4_,  _LC019);
configure_4_ = TFFE( _EQ012,  _EQ013, GLOBAL( nReset),  VCC,  VCC);
  _EQ012 = !addr2 & !addr3 & !addr4 & !addr5 & !configure_4_ &  data4 & 
             !nGCS4
         # !addr2 & !addr3 & !addr4 & !addr5 &  configure_4_ & !data4 & 
             !nGCS4;
  _EQ013 =  _X001;
  _X001  = EXP(!nGCS4 & !nWE);

-- Node name is 'data5' = 'configure_5_' from file "buffer.edf" line 180
-- Equation name is 'data5', location is LC056, type is bidir.
data5    = TRI(configure_5_,  _LC019);
configure_5_ = TFFE( _EQ014,  _EQ015, GLOBAL( nReset),  VCC,  VCC);
  _EQ014 = !addr2 & !addr3 & !addr4 & !addr5 & !configure_5_ &  data5 & 
             !nGCS4
         # !addr2 & !addr3 & !addr4 & !addr5 &  configure_5_ & !data5 & 
             !nGCS4;
  _EQ015 =  _X001;
  _X001  = EXP(!nGCS4 & !nWE);

-- Node name is 'data6' = 'configure_6_' from file "buffer.edf" line 183
-- Equation name is 'data6', location is LC054, type is bidir.
data6    = TRI(configure_6_,  _LC019);
configure_6_ = TFFE( _EQ016,  _EQ017, GLOBAL( nReset),  VCC,  VCC);
  _EQ016 = !addr2 & !addr3 & !addr4 & !addr5 & !configure_6_ &  data6 & 
             !nGCS4
         # !addr2 & !addr3 & !addr4 & !addr5 &  configure_6_ & !data6 & 
             !nGCS4;
  _EQ017 =  _X001;
  _X001  = EXP(!nGCS4 & !nWE);

-- Node name is 'data7' = 'configure_7_' from file "buffer.edf" line 186
-- Equation name is 'data7', location is LC053, type is bidir.
data7    = TRI(configure_7_,  _LC019);
configure_7_ = TFFE( _EQ018,  _EQ019, GLOBAL( nReset),  VCC,  VCC);
  _EQ018 = !addr2 & !addr3 & !addr4 & !addr5 & !configure_7_ &  data7 & 
             !nGCS4
         # !addr2 & !addr3 & !addr4 & !addr5 &  configure_7_ & !data7 & 
             !nGCS4;
  _EQ019 =  _X001;
  _X001  = EXP(!nGCS4 & !nWE);

-- Node name is 'De' 
-- Equation name is 'De', location is LC006, type is output.
 De      = LCELL( vp2clk1 $  GND);

-- Node name is 'dir1' 
-- Equation name is 'dir1', location is LC094, type is output.
 dir1    = LCELL( _EQ020 $  VCC);
  _EQ020 =  nFRE &  nOE;

-- Node name is 'Hs' 
-- Equation name is 'Hs', location is LC008, type is output.
 Hs      = LCELL( vp2ctl0 $  GND);

-- Node name is 'ldir1' 
-- Equation name is 'ldir1', location is LC093, type is output.
 ldir1   = LCELL( _EQ021 $  VCC);
  _EQ021 =  nFRE &  nOE;

-- Node name is 'nEXTBUS' 
-- Equation name is 'nEXTBUS', location is LC065, type is output.
 nEXTBUS = LCELL( _EQ022 $  GND);
  _EQ022 =  nFCE &  nFRE &  nFWE &  nGCS0 &  nGCS1 &  nGCS2 &  nGCS3 &  nGCS4 & 
              nGCS5;

-- Node name is 'nWAIT' 
-- Equation name is 'nWAIT', location is LC097, type is output.
 nWAIT   = LCELL( GND $  VCC);

-- Node name is 'vCLK' 
-- Equation name is 'vCLK', location is LC005, type is output.
 vCLK    = LCELL( vp2clk0 $  GND);

-- Node name is 'Vs' 
-- Equation name is 'Vs', location is LC009, type is output.
 Vs      = LCELL( vp2ctl1 $  GND);



--     Shareable expanders that are duplicated in multiple LABs:
--     (none)




Project Informationd:\project\irisking\ikemb001\project\hardware\buffer\buffer\buffer.rpt

** TIMING ASSIGNMENTS **

                         User       Actual 
Type  Location        Assignment    Value     Status   Critical Path

tsu   data0             999.9 ns     0.0 ns            data0 to register configure_0_.Q, using Clock nWE
tsu   data1             999.9 ns     0.0 ns            data1 to register configure_1_.Q, using Clock nWE
tsu   data2             999.9 ns     0.0 ns            data2 to register configure_2_.Q, using Clock nWE
tsu   data3             999.9 ns     0.0 ns            data3 to register configure_3_.Q, using Clock nWE
tsu   data4             999.9 ns     0.0 ns            data4 to register configure_4_.Q, using Clock nWE
tsu   data5             999.9 ns     0.0 ns            data5 to register configure_5_.Q, using Clock nWE
tsu   data6             999.9 ns     0.0 ns            data6 to register configure_6_.Q, using Clock nWE
tsu   data7             999.9 ns     0.0 ns            data7 to register configure_7_.Q, using Clock nWE
tsu   addr2             999.9 ns     0.1 ns            addr2 to register configure_0_.Q, using Clock nWE
tsu   addr2             999.9 ns     0.1 ns            addr2 to register configure_1_.Q, using Clock nWE
tsu   addr2             999.9 ns     0.1 ns            addr2 to register configure_2_.Q, using Clock nWE
tsu   addr2             999.9 ns     0.1 ns            addr2 to register configure_3_.Q, using Clock nWE
tsu   addr2             999.9 ns     0.1 ns            addr2 to register configure_4_.Q, using Clock nWE
tsu   addr2             999.9 ns     0.1 ns            addr2 to register configure_5_.Q, using Clock nWE
tsu   addr2             999.9 ns     0.1 ns            addr2 to register configure_6_.Q, using Clock nWE
tsu   addr2             999.9 ns     0.1 ns            addr2 to register configure_7_.Q, using Clock nWE
tsu   addr3             999.9 ns     0.1 ns            addr3 to register configure_0_.Q, using Clock nWE
tsu   addr3             999.9 ns     0.1 ns            addr3 to register configure_1_.Q, using Clock nWE
tsu   addr3             999.9 ns     0.1 ns            addr3 to register configure_2_.Q, using Clock nWE
tsu   addr3             999.9 ns     0.1 ns            addr3 to register configure_3_.Q, using Clock nWE
tsu   addr3             999.9 ns     0.1 ns            addr3 to register configure_4_.Q, using Clock nWE
tsu   addr3             999.9 ns     0.1 ns            addr3 to register configure_5_.Q, using Clock nWE
tsu   addr3             999.9 ns     0.1 ns            addr3 to register configure_6_.Q, using Clock nWE
tsu   addr3             999.9 ns     0.1 ns            addr3 to register configure_7_.Q, using Clock nWE
tsu   addr4             999.9 ns     0.1 ns            addr4 to register configure_0_.Q, using Clock nWE
tsu   addr4             999.9 ns     0.1 ns            addr4 to register configure_1_.Q, using Clock nWE
tsu   addr4             999.9 ns     0.1 ns            addr4 to register configure_2_.Q, using Clock nWE
tsu   addr4             999.9 ns     0.1 ns            addr4 to register configure_3_.Q, using Clock nWE
tsu   addr4             999.9 ns     0.1 ns            addr4 to register configure_4_.Q, using Clock nWE
tsu   addr4             999.9 ns     0.1 ns            addr4 to register configure_5_.Q, using Clock nWE
tsu   addr4             999.9 ns     0.1 ns            addr4 to register configure_6_.Q, using Clock nWE
tsu   addr4             999.9 ns     0.1 ns            addr4 to register configure_7_.Q, using Clock nWE
tsu   addr5             999.9 ns     0.1 ns            addr5 to register configure_0_.Q, using Clock nWE
tsu   addr5             999.9 ns     0.1 ns            addr5 to register configure_1_.Q, using Clock nWE
tsu   addr5             999.9 ns     0.1 ns            addr5 to register configure_2_.Q, using Clock nWE
tsu   addr5             999.9 ns     0.1 ns            addr5 to register configure_3_.Q, using Clock nWE
tsu   addr5             999.9 ns     0.1 ns            addr5 to register configure_4_.Q, using Clock nWE
tsu   addr5             999.9 ns     0.1 ns            addr5 to register configure_5_.Q, using Clock nWE
tsu   addr5             999.9 ns     0.1 ns            addr5 to register configure_6_.Q, using Clock nWE
tsu   addr5             999.9 ns     0.1 ns            addr5 to register configure_7_.Q, using Clock nWE
tsu   nGCS4             999.9 ns    10.4 ns            nGCS4 to register configure_0_.Q, using Clock nWE
tsu   nGCS4             999.9 ns    10.4 ns            nGCS4 to register configure_1_.Q, using Clock nWE
tsu   nGCS4             999.9 ns    10.4 ns            nGCS4 to register configure_2_.Q, using Clock nWE
tsu   nGCS4             999.9 ns    10.4 ns            nGCS4 to register configure_3_.Q, using Clock nWE
tsu   nGCS4             999.9 ns    10.4 ns            nGCS4 to register configure_4_.Q, using Clock nWE
tsu   nGCS4             999.9 ns    10.4 ns            nGCS4 to register configure_5_.Q, using Clock nWE
tsu   nGCS4             999.9 ns    10.4 ns            nGCS4 to register configure_6_.Q, using Clock nWE
tsu   nGCS4             999.9 ns    10.4 ns            nGCS4 to register configure_7_.Q, using Clock nWE
tco   un6_data_0_       999.9 ns    13.4 ns            nGCS4 to un6_data_0_, through register configure_0_.Q
tco   un6_data_0_       999.9 ns    13.2 ns            nWE to un6_data_0_, through register configure_0_.Q
tco   un6_data_1_       999.9 ns    13.4 ns            nGCS4 to un6_data_1_, through register configure_1_.Q
tco   un6_data_1_       999.9 ns    13.2 ns            nWE to un6_data_1_, through register configure_1_.Q
tco   un6_data_2_       999.9 ns    13.4 ns            nGCS4 to un6_data_2_, through register configure_2_.Q
tco   un6_data_2_       999.9 ns    13.2 ns            nWE to un6_data_2_, through register configure_2_.Q
tco   un6_data_3_       999.9 ns    13.4 ns            nGCS4 to un6_data_3_, through register configure_3_.Q
tco   un6_data_3_       999.9 ns    13.2 ns            nWE to un6_data_3_, through register configure_3_.Q
tco   un6_data_4_       999.9 ns    13.4 ns            nGCS4 to un6_data_4_, through register configure_4_.Q
tco   un6_data_4_       999.9 ns    13.2 ns            nWE to un6_data_4_, through register configure_4_.Q
tco   un6_data_5_       999.9 ns    13.4 ns            nGCS4 to un6_data_5_, through register configure_5_.Q
tco   un6_data_5_       999.9 ns    13.2 ns            nWE to un6_data_5_, through register configure_5_.Q
tco   un6_data_6_       999.9 ns    13.4 ns            nGCS4 to un6_data_6_, through register configure_6_.Q
tco   un6_data_6_       999.9 ns    13.2 ns            nWE to un6_data_6_, through register configure_6_.Q
tco   un6_data_7_       999.9 ns    13.4 ns            nGCS4 to un6_data_7_, through register configure_7_.Q
tco   un6_data_7_       999.9 ns    13.2 ns            nWE to un6_data_7_, through register configure_7_.Q
fmax  <default>         1.00 MHz  98.03 MHz            nGCS4 to register configure_0_.Q to register configure_0_.Q
fmax  <default>         1.00 MHz  98.03 MHz            nWE to register configure_0_.Q to register configure_0_.Q


Project Informationd:\project\irisking\ikemb001\project\hardware\buffer\buffer\buffer.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Standard

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'MAX7000AE' family

      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      PARALLEL_EXPANDERS                  = off
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SOFT_BUFFER_INSERTION               = on
      SUBFACTOR_EXTRACTION                = on
      TURBO_BIT                           = on
      XOR_SYNTHESIS                       = on
      IGNORE_SOFT_BUFFERS                 = off
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: 

   fmax                                   = 1.0MHz

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:00
   Partitioner                            00:00:00
   Fitter                                 00:00:03
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:01
   --------------------------             --------
   Total Time                             00:00:04


Memory Allocated
-----------------

Peak memory allocated during compilation  = 4,077K
