// Seed: 3600125346
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  supply0  id_3  ,  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  =  1  ,  id_10  ,  id_11  =  id_9  ==  1  ,  id_12  ,  id_13  ,  id_14  =  1  ;
  tri  id_15 = id_11;
  wire id_16;
  wire id_17;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_8;
  always_latch id_1 <= 1;
  module_0 modCall_1 (
      id_3,
      id_6
  );
endmodule
