processor
=========

this is processor design in VHDL

This implements simpleRisc ISA which is much similar to ARM ISA
