{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1762623424761 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762623424761 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 08 12:37:04 2025 " "Processing started: Sat Nov 08 12:37:04 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762623424761 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762623424761 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762623424761 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1762623425018 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1762623425018 ""}
{ "Warning" "WSGN_SEARCH_FILE" "top.v 2 2 " "Using design file top.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/msys64/home/migue/picosoc_simple/top.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762623430788 ""} { "Info" "ISGN_ENTITY_NAME" "2 bufg_opt " "Found entity 2: bufg_opt" {  } { { "top.v" "" { Text "C:/msys64/home/migue/picosoc_simple/top.v" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762623430788 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1762623430788 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1762623430788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufg_opt bufg_opt:bufg " "Elaborating entity \"bufg_opt\" for hierarchy \"bufg_opt:bufg\"" {  } { { "top.v" "bufg" { Text "C:/msys64/home/migue/picosoc_simple/top.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762623430788 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style picosoc_noflash.v(230) " "Unrecognized synthesis attribute \"ram_style\" at picosoc_noflash.v(230)" {  } { { "picosoc_noflash.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picosoc_noflash.v" 230 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762623430788 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style picosoc_noflash.v(248) " "Unrecognized synthesis attribute \"ram_style\" at picosoc_noflash.v(248)" {  } { { "picosoc_noflash.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picosoc_noflash.v" 248 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762623430788 ""}
{ "Warning" "WSGN_SEARCH_FILE" "picosoc_noflash.v 3 3 " "Using design file picosoc_noflash.v, which is not specified as a design file for the current project, but contains definitions for 3 design units and 3 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 picosoc_noflash " "Found entity 1: picosoc_noflash" {  } { { "picosoc_noflash.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picosoc_noflash.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762623430788 ""} { "Info" "ISGN_ENTITY_NAME" "2 picosoc_regs " "Found entity 2: picosoc_regs" {  } { { "picosoc_noflash.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picosoc_noflash.v" 221 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762623430788 ""} { "Info" "ISGN_ENTITY_NAME" "3 picosoc_mem " "Found entity 3: picosoc_mem" {  } { { "picosoc_noflash.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picosoc_noflash.v" 239 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762623430788 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1762623430788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "picosoc_noflash picosoc_noflash:soc " "Elaborating entity \"picosoc_noflash\" for hierarchy \"picosoc_noflash:soc\"" {  } { { "top.v" "soc" { Text "C:/msys64/home/migue/picosoc_simple/top.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762623430788 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(283) " "Verilog HDL warning at picorv32.v(283): extended using \"x\" or \"z\"" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 283 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1762623430798 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(303) " "Verilog HDL warning at picorv32.v(303): extended using \"x\" or \"z\"" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 303 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1762623430798 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(310) " "Verilog HDL warning at picorv32.v(310): extended using \"x\" or \"z\"" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 310 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1762623430798 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32.v(314) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32.v(314)" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 314 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762623430798 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(369) " "Verilog HDL warning at picorv32.v(369): extended using \"x\" or \"z\"" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 369 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1762623430798 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(371) " "Verilog HDL warning at picorv32.v(371): extended using \"x\" or \"z\"" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 371 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1762623430798 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case picorv32.v(385) " "Unrecognized synthesis attribute \"full_case\" at picorv32.v(385)" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 385 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762623430798 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1019) " "Verilog HDL warning at picorv32.v(1019): extended using \"x\" or \"z\"" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 1019 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1762623430798 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32.v(1099) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32.v(1099)" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 1099 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762623430798 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1228) " "Verilog HDL warning at picorv32.v(1228): extended using \"x\" or \"z\"" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 1228 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1762623430798 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32.v(1229) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32.v(1229)" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 1229 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762623430798 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case picorv32.v(1229) " "Unrecognized synthesis attribute \"full_case\" at picorv32.v(1229)" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 1229 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762623430798 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1245) " "Verilog HDL warning at picorv32.v(1245): extended using \"x\" or \"z\"" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 1245 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1762623430798 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32.v(1246) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32.v(1246)" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 1246 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762623430798 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case picorv32.v(1246) " "Unrecognized synthesis attribute \"full_case\" at picorv32.v(1246)" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 1246 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762623430798 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1289) " "Verilog HDL warning at picorv32.v(1289): extended using \"x\" or \"z\"" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 1289 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1762623430798 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32.v(1292) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32.v(1292)" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 1292 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762623430798 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1360) " "Verilog HDL warning at picorv32.v(1360): extended using \"x\" or \"z\"" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 1360 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1762623430798 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1376) " "Verilog HDL warning at picorv32.v(1376): extended using \"x\" or \"z\"" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 1376 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1762623430798 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1377) " "Verilog HDL warning at picorv32.v(1377): extended using \"x\" or \"z\"" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 1377 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1762623430798 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1389) " "Verilog HDL warning at picorv32.v(1389): extended using \"x\" or \"z\"" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 1389 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1762623430798 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1390) " "Verilog HDL warning at picorv32.v(1390): extended using \"x\" or \"z\"" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 1390 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1762623430798 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1408) " "Verilog HDL warning at picorv32.v(1408): extended using \"x\" or \"z\"" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 1408 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1762623430798 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1409) " "Verilog HDL warning at picorv32.v(1409): extended using \"x\" or \"z\"" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 1409 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1762623430798 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1412) " "Verilog HDL warning at picorv32.v(1412): extended using \"x\" or \"z\"" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 1412 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1762623430798 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1433) " "Verilog HDL warning at picorv32.v(1433): extended using \"x\" or \"z\"" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 1433 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1762623430798 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32.v(1463) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32.v(1463)" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 1463 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762623430798 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case picorv32.v(1463) " "Unrecognized synthesis attribute \"full_case\" at picorv32.v(1463)" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 1463 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762623430798 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32.v(1475) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32.v(1475)" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 1475 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762623430798 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1558) " "Verilog HDL warning at picorv32.v(1558): extended using \"x\" or \"z\"" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 1558 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1762623430798 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1559) " "Verilog HDL warning at picorv32.v(1559): extended using \"x\" or \"z\"" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 1559 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1762623430798 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32.v(1561) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32.v(1561)" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 1561 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762623430798 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32.v(1605) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32.v(1605)" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 1605 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762623430798 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case picorv32.v(1605) " "Unrecognized synthesis attribute \"full_case\" at picorv32.v(1605)" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 1605 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762623430798 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32.v(1713) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32.v(1713)" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 1713 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762623430798 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32.v(1744) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32.v(1744)" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 1744 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762623430798 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32.v(1814) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32.v(1814)" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 1814 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762623430798 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case picorv32.v(1814) " "Unrecognized synthesis attribute \"full_case\" at picorv32.v(1814)" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 1814 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762623430798 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32.v(1822) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32.v(1822)" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 1822 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762623430798 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case picorv32.v(1822) " "Unrecognized synthesis attribute \"full_case\" at picorv32.v(1822)" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 1822 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762623430798 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32.v(1837) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32.v(1837)" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 1837 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762623430798 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case picorv32.v(1837) " "Unrecognized synthesis attribute \"full_case\" at picorv32.v(1837)" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 1837 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762623430798 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32.v(1862) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32.v(1862)" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 1862 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762623430798 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case picorv32.v(1862) " "Unrecognized synthesis attribute \"full_case\" at picorv32.v(1862)" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 1862 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762623430798 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32.v(1879) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32.v(1879)" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 1879 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762623430798 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case picorv32.v(1879) " "Unrecognized synthesis attribute \"full_case\" at picorv32.v(1879)" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 1879 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762623430798 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1945) " "Verilog HDL warning at picorv32.v(1945): extended using \"x\" or \"z\"" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 1945 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1762623430798 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "picorv32.v(1374) " "Verilog HDL information at picorv32.v(1374): always construct contains both blocking and non-blocking assignments" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 1374 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1762623430798 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(2395) " "Verilog HDL warning at picorv32.v(2395): extended using \"x\" or \"z\"" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 2395 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1762623430798 ""}
{ "Warning" "WSGN_SEARCH_FILE" "picorv32.v 8 8 " "Using design file picorv32.v, which is not specified as a design file for the current project, but contains definitions for 8 design units and 8 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 picorv32 " "Found entity 1: picorv32" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762623430808 ""} { "Info" "ISGN_ENTITY_NAME" "2 picorv32_regs " "Found entity 2: picorv32_regs" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 2102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762623430808 ""} { "Info" "ISGN_ENTITY_NAME" "3 picorv32_pcpi_mul " "Found entity 3: picorv32_pcpi_mul" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 2125 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762623430808 ""} { "Info" "ISGN_ENTITY_NAME" "4 picorv32_pcpi_fast_mul " "Found entity 4: picorv32_pcpi_fast_mul" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 2246 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762623430808 ""} { "Info" "ISGN_ENTITY_NAME" "5 picorv32_pcpi_div " "Found entity 5: picorv32_pcpi_div" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 2348 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762623430808 ""} { "Info" "ISGN_ENTITY_NAME" "6 picorv32_axi " "Found entity 6: picorv32_axi" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 2445 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762623430808 ""} { "Info" "ISGN_ENTITY_NAME" "7 picorv32_axi_adapter " "Found entity 7: picorv32_axi_adapter" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 2659 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762623430808 ""} { "Info" "ISGN_ENTITY_NAME" "8 picorv32_wb " "Found entity 8: picorv32_wb" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 2743 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762623430808 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1762623430808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "picorv32 picosoc_noflash:soc\|picorv32:cpu " "Elaborating entity \"picorv32\" for hierarchy \"picosoc_noflash:soc\|picorv32:cpu\"" {  } { { "picosoc_noflash.v" "cpu" { Text "C:/msys64/home/migue/picosoc_simple/picosoc_noflash.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762623430818 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_insn_addr picorv32.v(164) " "Verilog HDL or VHDL warning at picorv32.v(164): object \"dbg_insn_addr\" assigned a value but never read" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 164 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1762623430818 "|top|picosoc_noflash:soc|picorv32:cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_valid picorv32.v(166) " "Verilog HDL or VHDL warning at picorv32.v(166): object \"dbg_mem_valid\" assigned a value but never read" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 166 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1762623430818 "|top|picosoc_noflash:soc|picorv32:cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_instr picorv32.v(167) " "Verilog HDL or VHDL warning at picorv32.v(167): object \"dbg_mem_instr\" assigned a value but never read" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 167 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1762623430818 "|top|picosoc_noflash:soc|picorv32:cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_ready picorv32.v(168) " "Verilog HDL or VHDL warning at picorv32.v(168): object \"dbg_mem_ready\" assigned a value but never read" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1762623430818 "|top|picosoc_noflash:soc|picorv32:cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_addr picorv32.v(169) " "Verilog HDL or VHDL warning at picorv32.v(169): object \"dbg_mem_addr\" assigned a value but never read" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 169 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1762623430818 "|top|picosoc_noflash:soc|picorv32:cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_wdata picorv32.v(170) " "Verilog HDL or VHDL warning at picorv32.v(170): object \"dbg_mem_wdata\" assigned a value but never read" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 170 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1762623430818 "|top|picosoc_noflash:soc|picorv32:cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_wstrb picorv32.v(171) " "Verilog HDL or VHDL warning at picorv32.v(171): object \"dbg_mem_wstrb\" assigned a value but never read" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 171 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1762623430818 "|top|picosoc_noflash:soc|picorv32:cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_rdata picorv32.v(172) " "Verilog HDL or VHDL warning at picorv32.v(172): object \"dbg_mem_rdata\" assigned a value but never read" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 172 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1762623430818 "|top|picosoc_noflash:soc|picorv32:cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_busy picorv32.v(358) " "Verilog HDL or VHDL warning at picorv32.v(358): object \"mem_busy\" assigned a value but never read" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 358 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1762623430818 "|top|picosoc_noflash:soc|picorv32:cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_rs1val picorv32.v(678) " "Verilog HDL or VHDL warning at picorv32.v(678): object \"dbg_rs1val\" assigned a value but never read" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 678 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1762623430818 "|top|picosoc_noflash:soc|picorv32:cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_rs2val picorv32.v(679) " "Verilog HDL or VHDL warning at picorv32.v(679): object \"dbg_rs2val\" assigned a value but never read" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 679 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1762623430829 "|top|picosoc_noflash:soc|picorv32:cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_rs1val_valid picorv32.v(680) " "Verilog HDL or VHDL warning at picorv32.v(680): object \"dbg_rs1val_valid\" assigned a value but never read" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 680 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1762623430829 "|top|picosoc_noflash:soc|picorv32:cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_rs2val_valid picorv32.v(681) " "Verilog HDL or VHDL warning at picorv32.v(681): object \"dbg_rs2val_valid\" assigned a value but never read" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 681 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1762623430829 "|top|picosoc_noflash:soc|picorv32:cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_valid_insn picorv32.v(750) " "Verilog HDL or VHDL warning at picorv32.v(750): object \"dbg_valid_insn\" assigned a value but never read" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 750 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1762623430829 "|top|picosoc_noflash:soc|picorv32:cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_ascii_state picorv32.v(1162) " "Verilog HDL or VHDL warning at picorv32.v(1162): object \"dbg_ascii_state\" assigned a value but never read" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 1162 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1762623430829 "|top|picosoc_noflash:soc|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(315) " "Verilog HDL warning at picorv32.v(315): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 315 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1762623430829 "|top|picosoc_noflash:soc|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "picorv32.v(315) " "Verilog HDL Case Statement warning at picorv32.v(315): incomplete case statement has no default case item" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 315 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1762623430829 "|top|picosoc_noflash:soc|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 picorv32.v(600) " "Verilog HDL assignment warning at picorv32.v(600): truncated value with size 32 to match size of target (2)" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 600 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762623430829 "|top|picosoc_noflash:soc|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(871) " "Verilog HDL assignment warning at picorv32.v(871): truncated value with size 32 to match size of target (5)" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 871 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762623430829 "|top|picosoc_noflash:soc|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(889) " "Verilog HDL assignment warning at picorv32.v(889): truncated value with size 32 to match size of target (5)" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 889 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762623430829 "|top|picosoc_noflash:soc|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(893) " "Verilog HDL assignment warning at picorv32.v(893): truncated value with size 32 to match size of target (5)" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 893 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762623430829 "|top|picosoc_noflash:soc|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(894) " "Verilog HDL assignment warning at picorv32.v(894): truncated value with size 32 to match size of target (5)" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 894 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762623430829 "|top|picosoc_noflash:soc|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(898) " "Verilog HDL assignment warning at picorv32.v(898): truncated value with size 32 to match size of target (5)" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 898 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762623430829 "|top|picosoc_noflash:soc|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(899) " "Verilog HDL assignment warning at picorv32.v(899): truncated value with size 32 to match size of target (5)" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 899 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762623430829 "|top|picosoc_noflash:soc|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(935) " "Verilog HDL assignment warning at picorv32.v(935): truncated value with size 32 to match size of target (5)" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 935 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762623430829 "|top|picosoc_noflash:soc|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(936) " "Verilog HDL assignment warning at picorv32.v(936): truncated value with size 32 to match size of target (5)" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 936 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762623430829 "|top|picosoc_noflash:soc|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 picorv32.v(937) " "Verilog HDL assignment warning at picorv32.v(937): truncated value with size 6 to match size of target (5)" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 937 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762623430829 "|top|picosoc_noflash:soc|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(941) " "Verilog HDL assignment warning at picorv32.v(941): truncated value with size 32 to match size of target (5)" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 941 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762623430829 "|top|picosoc_noflash:soc|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(942) " "Verilog HDL assignment warning at picorv32.v(942): truncated value with size 32 to match size of target (5)" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 942 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762623430829 "|top|picosoc_noflash:soc|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(946) " "Verilog HDL assignment warning at picorv32.v(946): truncated value with size 32 to match size of target (5)" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 946 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762623430829 "|top|picosoc_noflash:soc|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(947) " "Verilog HDL assignment warning at picorv32.v(947): truncated value with size 32 to match size of target (5)" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 947 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762623430829 "|top|picosoc_noflash:soc|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(948) " "Verilog HDL assignment warning at picorv32.v(948): truncated value with size 32 to match size of target (5)" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 948 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762623430829 "|top|picosoc_noflash:soc|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(956) " "Verilog HDL assignment warning at picorv32.v(956): truncated value with size 32 to match size of target (5)" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 956 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762623430829 "|top|picosoc_noflash:soc|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(961) " "Verilog HDL assignment warning at picorv32.v(961): truncated value with size 32 to match size of target (5)" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 961 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762623430829 "|top|picosoc_noflash:soc|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 picorv32.v(973) " "Verilog HDL assignment warning at picorv32.v(973): truncated value with size 6 to match size of target (5)" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 973 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762623430829 "|top|picosoc_noflash:soc|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 picorv32.v(1223) " "Verilog HDL assignment warning at picorv32.v(1223): truncated value with size 33 to match size of target (32)" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 1223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762623430829 "|top|picosoc_noflash:soc|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 picorv32.v(1228) " "Verilog HDL assignment warning at picorv32.v(1228): truncated value with size 32 to match size of target (1)" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 1228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762623430829 "|top|picosoc_noflash:soc|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1230) " "Verilog HDL warning at picorv32.v(1230): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 1230 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1762623430829 "|top|picosoc_noflash:soc|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.v(1230) " "Verilog HDL Case Statement warning at picorv32.v(1230): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 1230 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1762623430829 "|top|picosoc_noflash:soc|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1247) " "Verilog HDL warning at picorv32.v(1247): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 1247 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1762623430829 "|top|picosoc_noflash:soc|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.v(1247) " "Verilog HDL Case Statement warning at picorv32.v(1247): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 1247 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1762623430829 "|top|picosoc_noflash:soc|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1293) " "Verilog HDL warning at picorv32.v(1293): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 1293 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1762623430829 "|top|picosoc_noflash:soc|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "picorv32.v(1293) " "Verilog HDL Case Statement warning at picorv32.v(1293): incomplete case statement has no default case item" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 1293 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1762623430829 "|top|picosoc_noflash:soc|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 picorv32.v(1346) " "Verilog HDL assignment warning at picorv32.v(1346): truncated value with size 32 to match size of target (6)" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 1346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762623430829 "|top|picosoc_noflash:soc|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(1360) " "Verilog HDL assignment warning at picorv32.v(1360): truncated value with size 32 to match size of target (5)" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 1360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762623430829 "|top|picosoc_noflash:soc|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(1376) " "Verilog HDL assignment warning at picorv32.v(1376): truncated value with size 32 to match size of target (5)" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 1376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762623430829 "|top|picosoc_noflash:soc|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 picorv32.v(1398) " "Verilog HDL assignment warning at picorv32.v(1398): truncated value with size 32 to match size of target (4)" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 1398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762623430829 "|top|picosoc_noflash:soc|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 picorv32.v(1400) " "Verilog HDL assignment warning at picorv32.v(1400): truncated value with size 32 to match size of target (4)" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 1400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762623430829 "|top|picosoc_noflash:soc|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1476) " "Verilog HDL warning at picorv32.v(1476): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 1476 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1762623430829 "|top|picosoc_noflash:soc|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(1524) " "Verilog HDL assignment warning at picorv32.v(1524): truncated value with size 32 to match size of target (5)" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 1524 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762623430829 "|top|picosoc_noflash:soc|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(1572) " "Verilog HDL assignment warning at picorv32.v(1572): truncated value with size 32 to match size of target (5)" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 1572 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762623430829 "|top|picosoc_noflash:soc|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1606) " "Verilog HDL warning at picorv32.v(1606): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 1606 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1762623430829 "|top|picosoc_noflash:soc|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.v(1606) " "Verilog HDL Case Statement warning at picorv32.v(1606): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 1606 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1762623430829 "|top|picosoc_noflash:soc|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(1709) " "Verilog HDL assignment warning at picorv32.v(1709): truncated value with size 32 to match size of target (5)" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 1709 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762623430829 "|top|picosoc_noflash:soc|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(1739) " "Verilog HDL assignment warning at picorv32.v(1739): truncated value with size 32 to match size of target (5)" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 1739 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762623430829 "|top|picosoc_noflash:soc|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1815) " "Verilog HDL warning at picorv32.v(1815): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 1815 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1762623430829 "|top|picosoc_noflash:soc|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.v(1815) " "Verilog HDL Case Statement warning at picorv32.v(1815): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 1815 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1762623430829 "|top|picosoc_noflash:soc|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(1820) " "Verilog HDL assignment warning at picorv32.v(1820): truncated value with size 32 to match size of target (5)" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 1820 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762623430829 "|top|picosoc_noflash:soc|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1823) " "Verilog HDL warning at picorv32.v(1823): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 1823 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1762623430829 "|top|picosoc_noflash:soc|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.v(1823) " "Verilog HDL Case Statement warning at picorv32.v(1823): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 1823 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1762623430829 "|top|picosoc_noflash:soc|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(1828) " "Verilog HDL assignment warning at picorv32.v(1828): truncated value with size 32 to match size of target (5)" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 1828 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762623430829 "|top|picosoc_noflash:soc|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1838) " "Verilog HDL warning at picorv32.v(1838): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 1838 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1762623430829 "|top|picosoc_noflash:soc|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.v(1838) " "Verilog HDL Case Statement warning at picorv32.v(1838): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 1838 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1762623430829 "|top|picosoc_noflash:soc|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1863) " "Verilog HDL warning at picorv32.v(1863): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 1863 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1762623430829 "|top|picosoc_noflash:soc|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.v(1863) " "Verilog HDL Case Statement warning at picorv32.v(1863): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 1863 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1762623430829 "|top|picosoc_noflash:soc|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1880) " "Verilog HDL warning at picorv32.v(1880): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 1880 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1762623430829 "|top|picosoc_noflash:soc|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.v(1880) " "Verilog HDL Case Statement warning at picorv32.v(1880): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 1880 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1762623430829 "|top|picosoc_noflash:soc|picorv32:cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "picorv32_pcpi_mul picosoc_noflash:soc\|picorv32:cpu\|picorv32_pcpi_mul:pcpi_mul " "Elaborating entity \"picorv32_pcpi_mul\" for hierarchy \"picosoc_noflash:soc\|picorv32:cpu\|picorv32_pcpi_mul:pcpi_mul\"" {  } { { "picorv32.v" "pcpi_mul" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762623430829 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 picorv32.v(2219) " "Verilog HDL assignment warning at picorv32.v(2219): truncated value with size 32 to match size of target (7)" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 2219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762623430829 "|top|picosoc_noflash:soc|picorv32:cpu|picorv32_pcpi_mul:pcpi_mul"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 picorv32.v(2227) " "Verilog HDL assignment warning at picorv32.v(2227): truncated value with size 32 to match size of target (7)" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 2227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762623430829 "|top|picosoc_noflash:soc|picorv32:cpu|picorv32_pcpi_mul:pcpi_mul"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 picorv32.v(2241) " "Verilog HDL assignment warning at picorv32.v(2241): truncated value with size 64 to match size of target (32)" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 2241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762623430829 "|top|picosoc_noflash:soc|picorv32:cpu|picorv32_pcpi_mul:pcpi_mul"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "picorv32_pcpi_div picosoc_noflash:soc\|picorv32:cpu\|picorv32_pcpi_div:pcpi_div " "Elaborating entity \"picorv32_pcpi_div\" for hierarchy \"picosoc_noflash:soc\|picorv32:cpu\|picorv32_pcpi_div:pcpi_div\"" {  } { { "picorv32.v" "pcpi_div" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762623430829 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "picorv32.v(2406) " "Verilog HDL error at picorv32.v(2406): constant value overflow" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 2406 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1762623430829 "|top|picosoc_noflash:soc|picorv32:cpu|picorv32_pcpi_div:pcpi_div"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "63 32 picorv32.v(2427) " "Verilog HDL assignment warning at picorv32.v(2427): truncated value with size 63 to match size of target (32)" {  } { { "picorv32.v" "" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 2427 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762623430829 "|top|picosoc_noflash:soc|picorv32:cpu|picorv32_pcpi_div:pcpi_div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "picosoc_regs picosoc_noflash:soc\|picorv32:cpu\|picosoc_regs:cpuregs " "Elaborating entity \"picosoc_regs\" for hierarchy \"picosoc_noflash:soc\|picorv32:cpu\|picosoc_regs:cpuregs\"" {  } { { "picorv32.v" "cpuregs" { Text "C:/msys64/home/migue/picosoc_simple/picorv32.v" 1357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762623430829 ""}
{ "Warning" "WSGN_SEARCH_FILE" "progmem.v 1 1 " "Using design file progmem.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 progmem " "Found entity 1: progmem" {  } { { "progmem.v" "" { Text "C:/msys64/home/migue/picosoc_simple/progmem.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762623430839 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1762623430839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "progmem picosoc_noflash:soc\|progmem:progmem " "Elaborating entity \"progmem\" for hierarchy \"picosoc_noflash:soc\|progmem:progmem\"" {  } { { "picosoc_noflash.v" "progmem" { Text "C:/msys64/home/migue/picosoc_simple/picosoc_noflash.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762623430839 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 progmem.v(24) " "Net \"mem.data_a\" at progmem.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "progmem.v" "" { Text "C:/msys64/home/migue/picosoc_simple/progmem.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762623430839 "|top|picosoc_noflash:soc|progmem:progmem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 progmem.v(24) " "Net \"mem.waddr_a\" at progmem.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "progmem.v" "" { Text "C:/msys64/home/migue/picosoc_simple/progmem.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762623430839 "|top|picosoc_noflash:soc|progmem:progmem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 progmem.v(24) " "Net \"mem.we_a\" at progmem.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "progmem.v" "" { Text "C:/msys64/home/migue/picosoc_simple/progmem.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762623430839 "|top|picosoc_noflash:soc|progmem:progmem"}
{ "Warning" "WSGN_SEARCH_FILE" "simpleuart.v 1 1 " "Using design file simpleuart.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 simpleuart " "Found entity 1: simpleuart" {  } { { "simpleuart.v" "" { Text "C:/msys64/home/migue/picosoc_simple/simpleuart.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762623430850 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1762623430850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simpleuart picosoc_noflash:soc\|simpleuart:simpleuart " "Elaborating entity \"simpleuart\" for hierarchy \"picosoc_noflash:soc\|simpleuart:simpleuart\"" {  } { { "picosoc_noflash.v" "simpleuart" { Text "C:/msys64/home/migue/picosoc_simple/picosoc_noflash.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762623430850 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 simpleuart.v(97) " "Verilog HDL assignment warning at simpleuart.v(97): truncated value with size 32 to match size of target (4)" {  } { { "simpleuart.v" "" { Text "C:/msys64/home/migue/picosoc_simple/simpleuart.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762623430852 "|top|picosoc_noflash:soc|simpleuart:simpleuart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 simpleuart.v(111) " "Verilog HDL assignment warning at simpleuart.v(111): truncated value with size 32 to match size of target (10)" {  } { { "simpleuart.v" "" { Text "C:/msys64/home/migue/picosoc_simple/simpleuart.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762623430852 "|top|picosoc_noflash:soc|simpleuart:simpleuart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 simpleuart.v(117) " "Verilog HDL assignment warning at simpleuart.v(117): truncated value with size 32 to match size of target (10)" {  } { { "simpleuart.v" "" { Text "C:/msys64/home/migue/picosoc_simple/simpleuart.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762623430852 "|top|picosoc_noflash:soc|simpleuart:simpleuart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 simpleuart.v(127) " "Verilog HDL assignment warning at simpleuart.v(127): truncated value with size 32 to match size of target (4)" {  } { { "simpleuart.v" "" { Text "C:/msys64/home/migue/picosoc_simple/simpleuart.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762623430852 "|top|picosoc_noflash:soc|simpleuart:simpleuart"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "picosoc_mem picosoc_noflash:soc\|picosoc_mem:memory " "Elaborating entity \"picosoc_mem\" for hierarchy \"picosoc_noflash:soc\|picosoc_mem:memory\"" {  } { { "picosoc_noflash.v" "memory" { Text "C:/msys64/home/migue/picosoc_simple/picosoc_noflash.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762623430852 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "2048 1025 C:/msys64/home/migue/picosoc_simple/db/top.ram0_progmem_f478ddf.hdl.mif " "Memory depth (2048) in the design file differs from memory depth (1025) in the Memory Initialization File \"C:/msys64/home/migue/picosoc_simple/db/top.ram0_progmem_f478ddf.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1762623431651 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/msys64/home/migue/picosoc_simple/db/top.ram0_progmem_f478ddf.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/msys64/home/migue/picosoc_simple/db/top.ram0_progmem_f478ddf.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1762623431662 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "picosoc_noflash:soc\|picorv32:cpu\|picosoc_regs:cpuregs\|regs_rtl_0 " "Inferred RAM node \"picosoc_noflash:soc\|picorv32:cpu\|picosoc_regs:cpuregs\|regs_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1762623431692 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "picosoc_noflash:soc\|picorv32:cpu\|picosoc_regs:cpuregs\|regs_rtl_1 " "Inferred RAM node \"picosoc_noflash:soc\|picorv32:cpu\|picosoc_regs:cpuregs\|regs_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1762623431692 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "picosoc_noflash:soc\|progmem:progmem\|mem " "RAM logic \"picosoc_noflash:soc\|progmem:progmem\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "progmem.v" "mem" { Text "C:/msys64/home/migue/picosoc_simple/progmem.v" 24 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1762623431692 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1762623431692 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/msys64/home/migue/picosoc_simple/db/top.ram0_progmem_f478ddf.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/msys64/home/migue/picosoc_simple/db/top.ram0_progmem_f478ddf.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1762623431703 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "picosoc_noflash:soc\|picorv32:cpu\|picosoc_regs:cpuregs\|regs_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"picosoc_noflash:soc\|picorv32:cpu\|picosoc_regs:cpuregs\|regs_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762623433275 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762623433275 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762623433275 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762623433275 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762623433275 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762623433275 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762623433275 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762623433275 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762623433275 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762623433275 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762623433275 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762623433275 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762623433275 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762623433275 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1762623433275 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "picosoc_noflash:soc\|picorv32:cpu\|picosoc_regs:cpuregs\|regs_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"picosoc_noflash:soc\|picorv32:cpu\|picosoc_regs:cpuregs\|regs_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762623433275 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762623433275 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762623433275 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762623433275 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762623433275 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762623433275 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762623433275 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762623433275 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762623433275 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762623433275 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762623433275 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762623433275 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762623433275 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762623433275 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1762623433275 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1762623433275 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "picosoc_noflash:soc\|picorv32:cpu\|picosoc_regs:cpuregs\|altsyncram:regs_rtl_0 " "Elaborated megafunction instantiation \"picosoc_noflash:soc\|picorv32:cpu\|picosoc_regs:cpuregs\|altsyncram:regs_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762623433316 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "picosoc_noflash:soc\|picorv32:cpu\|picosoc_regs:cpuregs\|altsyncram:regs_rtl_0 " "Instantiated megafunction \"picosoc_noflash:soc\|picorv32:cpu\|picosoc_regs:cpuregs\|altsyncram:regs_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762623433316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762623433316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762623433316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762623433316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762623433316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762623433316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762623433316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762623433316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762623433316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762623433316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762623433316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762623433316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762623433316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762623433316 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1762623433316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j6d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j6d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j6d1 " "Found entity 1: altsyncram_j6d1" {  } { { "db/altsyncram_j6d1.tdf" "" { Text "C:/msys64/home/migue/picosoc_simple/db/altsyncram_j6d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762623433347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762623433347 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1762623433610 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1762623435182 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1762623438076 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/msys64/home/migue/picosoc_simple/output_files/top.map.smsg " "Generated suppressed messages file C:/msys64/home/migue/picosoc_simple/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762623438187 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1762623438371 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762623438371 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6068 " "Implemented 6068 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1762623438606 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1762623438606 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5993 " "Implemented 5993 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1762623438606 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1762623438606 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1762623438606 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 119 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 119 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4842 " "Peak virtual memory: 4842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762623438637 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 08 12:37:18 2025 " "Processing ended: Sat Nov 08 12:37:18 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762623438637 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762623438637 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762623438637 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1762623438637 ""}
