// Generated by CIRCT unknown git version
module SB_RAM40_4K(	// file.cleaned.mlir:2:3
  input         RCLK,	// file.cleaned.mlir:2:29
                RCLKE,	// file.cleaned.mlir:2:44
                RE,	// file.cleaned.mlir:2:60
  input  [10:0] RADDR,	// file.cleaned.mlir:2:73
  input         WCLK,	// file.cleaned.mlir:2:90
                WCLKE,	// file.cleaned.mlir:2:105
                WE,	// file.cleaned.mlir:2:121
  input  [10:0] WADDR,	// file.cleaned.mlir:2:134
  input  [15:0] MASK,	// file.cleaned.mlir:2:151
                WDATA,	// file.cleaned.mlir:2:167
  output [15:0] RDATA	// file.cleaned.mlir:2:185
);

  assign RDATA = 16'h0;	// file.cleaned.mlir:3:15, :4:5
endmodule

