FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"VCC\G";
2"UN$1$DS102350$I15$LE";
3"LE_ASYNC_PULSE\I";
4"ASYNC_PULSE_OUT\I";
5"VTT\G";
6"UN$1$10H124$I13$D";
7"CLK\I";
8"DATA\I";
9"VCC5\G";
10"GND\G";
11"ASYNC_PULSE_IN\I";
12"VCC\G";
%"10H124"
"1","(4725,3300)","0","ecl","I13";
;
CDS_LIB"ecl"
CDS_LMAN_SYM_OUTLINE"-100,100,50,-100"
SECTION"1";
"Y* \B"0;
"Q"4;
"D"6;
"C"12;
%"F06"
"1","(2400,3475)","0","ttl","I14";
MAX_DELAY"10000";
PACK_TYPE"SOIC"
CDS_LIB"ttl";
"A <SIZE-1..0>"3;
"Y <SIZE-1..0>* \B"2;
%"DS102350"
"1","(3800,3250)","0","ttl","I15";
;
CDS_LIB"ttl"
CDS_LMAN_SYM_OUTLINE"-175,350,175,-250";
"D/P2"8;
"CLK/P1"7;
"Q/P0"0;
"P7"0;
"P6"0;
"P5"0;
"P4"0;
"P3"0;
"IN"11;
"PS"9;
"MS"10;
"OUT"6;
"PWM"0;
"LE* \B"2;
%"LED_PULSE"
"1","(5075,3700)","0","tubii_lib","I16";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"PULSE_IN"6;
%"RSMD0805"
"1","(5075,3200)","1","resistors","I17";
;
$LOCATION"?"
VALUE"1000"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
TOL"1%"
PACKTYPE"0805";
"A<0>"5;
"B<0>"4;
%"RSMD0805"
"1","(2675,3600)","1","resistors","I18";
;
VALUE"499"
$LOCATION"?"
PACKTYPE"0805"
TOL"1%"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%";
"A<0>"2;
"B<0>"1;
END.
