sor_rate_div_32_by_32.vhd,vhdl,xil_defaultlib,../../../../../../library/akcore/v0303/sor_hdl/coregen/sor_rate_div_32_by_32/sim/sor_rate_div_32_by_32.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
