
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP6.4 <build 146967>)
| Date         : Wed Aug 20 00:05:37 2025
| Design       : hdmi_top
| Device       : PG2L100H
| Speed Grade  : -6
| Package      : FBG676
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                                                                                                                                                                                      
*********************************************************************************************************************************************************************************************************************************************************************************************************************
                                                                                                                                                                            Clock   Non-clock                                                                                                                        
 Clock                                                                                                                       Period       Waveform            Type          Loads       Loads  Sources                                                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 hdmi_top|sys_clk                                                                                                            1000.0000    {0.0000 500.0000}   Declared          0           0  {sys_clk}                                                                                                             
 PLL|u_pll/u_gpll/CLKOUT0                                                                                                    1000.0000    {0.0000 500.0000}   Declared        103          24  {u_pll/u_gpll/gpll_inst/CLKOUT0}                                                                                      
 PLL_2|pll_inst/u_gpll/CLKOUT1                                                                                               1000.0000    {0.0000 500.0000}   Declared         59           1  {pll_inst/u_gpll/gpll_inst/CLKOUT1}                                                                                   
 PLL_2|pll_inst/u_gpll/CLKOUT2                                                                                               1000.0000    {0.0000 500.0000}   Declared          0           0  {pll_inst/u_gpll/gpll_inst/CLKOUT2}                                                                                   
 ips2l_ddrphy_ppll_v1_0|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY    1000.0000    {0.0000 500.0000}   Declared         35           0  {ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY}         
 ddr3_test_slice_top_v1_10|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT  1000.0000    {0.0000 500.0000}   Declared         35           0  {ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT} 
 ips2l_ddrphy_ppll_v1_0|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll/u_ppll/CLKOUTPHY    1000.0000    {0.0000 500.0000}   Declared         84           0  {ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY}         
 ddr3_test_slice_top_v1_10|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_ddrphy_ioclkdiv/CLKDIVOUT  1000.0000    {0.0000 500.0000}   Declared         84           0  {ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT} 
 ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0                                    1000.0000    {0.0000 500.0000}   Declared        104          19  {ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0}                                         
 ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0                                   1000.0000    {0.0000 500.0000}   Declared       3002         209  {ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0}                                          
 PLL_2|pll_inst/u_gpll/CLKOUT0                                                                                               1000.0000    {0.0000 500.0000}   Declared        153          81  {pll_inst/u_gpll/gpll_inst/CLKOUT0}                                                                                   
=====================================================================================================================================================================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               hdmi_top|sys_clk                          
 Inferred_clock_group_1        asynchronous               PLL|u_pll/u_gpll/CLKOUT0                  
 Inferred_clock_group_2        asynchronous               PLL_2|pll_inst/u_gpll/CLKOUT1             
 Inferred_clock_group_3        asynchronous               PLL_2|pll_inst/u_gpll/CLKOUT2             
 Inferred_clock_group_4        asynchronous               ips2l_ddrphy_ppll_v1_0|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY
 Inferred_clock_group_5        asynchronous               ddr3_test_slice_top_v1_10|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT
 Inferred_clock_group_6        asynchronous               ips2l_ddrphy_ppll_v1_0|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll/u_ppll/CLKOUTPHY
 Inferred_clock_group_7        asynchronous               ddr3_test_slice_top_v1_10|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_ddrphy_ioclkdiv/CLKDIVOUT
 Inferred_clock_group_8        asynchronous               ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
 Inferred_clock_group_9        asynchronous               ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
 Inferred_clock_group_10       asynchronous               PLL_2|pll_inst/u_gpll/CLKOUT0             
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 PLL|u_pll/u_gpll/CLKOUT0
                             1.0000 MHz    273.0003 MHz      1000.0000         3.6630        996.337
 PLL_2|pll_inst/u_gpll/CLKOUT1
                             1.0000 MHz    460.1933 MHz      1000.0000         2.1730        997.827
 ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
                             1.0000 MHz    341.0641 MHz      1000.0000         2.9320        997.068
 ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
                             1.0000 MHz    152.0450 MHz      1000.0000         6.5770        993.423
 PLL_2|pll_inst/u_gpll/CLKOUT0
                             1.0000 MHz    130.0728 MHz      1000.0000         7.6880        992.312
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 PLL|u_pll/u_gpll/CLKOUT0
                        PLL|u_pll/u_gpll/CLKOUT0
                                                   996.337       0.000              0            523
 PLL_2|pll_inst/u_gpll/CLKOUT1
                        PLL_2|pll_inst/u_gpll/CLKOUT1
                                                   997.827       0.000              0            155
 ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
                        ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
                                                   997.068       0.000              0            430
 ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
                        ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
                                                   993.423       0.000              0          12408
 PLL_2|pll_inst/u_gpll/CLKOUT0
                        PLL_2|pll_inst/u_gpll/CLKOUT0
                                                   992.312       0.000              0            788
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 PLL|u_pll/u_gpll/CLKOUT0
                        PLL|u_pll/u_gpll/CLKOUT0
                                                     0.137       0.000              0            523
 PLL_2|pll_inst/u_gpll/CLKOUT1
                        PLL_2|pll_inst/u_gpll/CLKOUT1
                                                     0.348       0.000              0            155
 ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
                        ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
                                                     0.233       0.000              0            430
 ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
                        ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
                                                     0.141       0.000              0          12408
 PLL_2|pll_inst/u_gpll/CLKOUT0
                        PLL_2|pll_inst/u_gpll/CLKOUT0
                                                     0.354       0.000              0            788
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 PLL|u_pll/u_gpll/CLKOUT0
                        PLL|u_pll/u_gpll/CLKOUT0
                                                   996.374       0.000              0              3
 ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
                        ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
                                                   997.842       0.000              0            102
 ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
                        ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
                                                   995.888       0.000              0           2842
 PLL_2|pll_inst/u_gpll/CLKOUT0
                        PLL_2|pll_inst/u_gpll/CLKOUT0
                                                   997.131       0.000              0             27
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 PLL|u_pll/u_gpll/CLKOUT0
                        PLL|u_pll/u_gpll/CLKOUT0
                                                     0.088       0.000              0              3
 ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
                        ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
                                                     0.428       0.000              0            102
 ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
                        ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
                                                     0.351       0.000              0           2842
 PLL_2|pll_inst/u_gpll/CLKOUT0
                        PLL_2|pll_inst/u_gpll/CLKOUT0
                                                     1.157       0.000              0             27
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 PLL|u_pll/u_gpll/CLKOUT0                          499.040       0.000              0            103
 PLL_2|pll_inst/u_gpll/CLKOUT1                     499.800       0.000              0             59
 ips2l_ddrphy_ppll_v1_0|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY
                                                   499.535       0.000              0             35
 ddr3_test_slice_top_v1_10|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT
                                                   497.850       0.000              0             35
 ips2l_ddrphy_ppll_v1_0|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll/u_ppll/CLKOUTPHY
                                                   499.535       0.000              0             84
 ddr3_test_slice_top_v1_10|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_ddrphy_ioclkdiv/CLKDIVOUT
                                                   498.400       0.000              0             84
 ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
                                                   499.800       0.000              0            103
 ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
                                                   499.040       0.000              0           3001
 PLL_2|pll_inst/u_gpll/CLKOUT0                     499.040       0.000              0            153
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 PLL|u_pll/u_gpll/CLKOUT0
                        PLL|u_pll/u_gpll/CLKOUT0
                                                   997.796       0.000              0            523
 PLL_2|pll_inst/u_gpll/CLKOUT1
                        PLL_2|pll_inst/u_gpll/CLKOUT1
                                                   998.590       0.000              0            155
 ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
                        ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
                                                   998.239       0.000              0            430
 ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
                        ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
                                                   995.850       0.000              0          12408
 PLL_2|pll_inst/u_gpll/CLKOUT0
                        PLL_2|pll_inst/u_gpll/CLKOUT0
                                                   995.180       0.000              0            788
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 PLL|u_pll/u_gpll/CLKOUT0
                        PLL|u_pll/u_gpll/CLKOUT0
                                                     0.112       0.000              0            523
 PLL_2|pll_inst/u_gpll/CLKOUT1
                        PLL_2|pll_inst/u_gpll/CLKOUT1
                                                     0.253       0.000              0            155
 ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
                        ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
                                                     0.157       0.000              0            430
 ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
                        ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
                                                     0.101       0.000              0          12408
 PLL_2|pll_inst/u_gpll/CLKOUT0
                        PLL_2|pll_inst/u_gpll/CLKOUT0
                                                     0.252       0.000              0            788
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 PLL|u_pll/u_gpll/CLKOUT0
                        PLL|u_pll/u_gpll/CLKOUT0
                                                   997.680       0.000              0              3
 ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
                        ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
                                                   998.676       0.000              0            102
 ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
                        ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
                                                   997.248       0.000              0           2842
 PLL_2|pll_inst/u_gpll/CLKOUT0
                        PLL_2|pll_inst/u_gpll/CLKOUT0
                                                   998.196       0.000              0             27
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 PLL|u_pll/u_gpll/CLKOUT0
                        PLL|u_pll/u_gpll/CLKOUT0
                                                     0.099       0.000              0              3
 ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
                        ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
                                                     0.304       0.000              0            102
 ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
                        ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
                                                     0.248       0.000              0           2842
 PLL_2|pll_inst/u_gpll/CLKOUT0
                        PLL_2|pll_inst/u_gpll/CLKOUT0
                                                     0.809       0.000              0             27
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 PLL|u_pll/u_gpll/CLKOUT0                          499.430       0.000              0            103
 PLL_2|pll_inst/u_gpll/CLKOUT1                     499.800       0.000              0             59
 ips2l_ddrphy_ppll_v1_0|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY
                                                   499.535       0.000              0             35
 ddr3_test_slice_top_v1_10|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT
                                                   497.850       0.000              0             35
 ips2l_ddrphy_ppll_v1_0|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll/u_ppll/CLKOUTPHY
                                                   499.535       0.000              0             84
 ddr3_test_slice_top_v1_10|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_ddrphy_ioclkdiv/CLKDIVOUT
                                                   498.400       0.000              0             84
 ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
                                                   499.800       0.000              0            103
 ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
                                                   499.430       0.000              0           3001
 PLL_2|pll_inst/u_gpll/CLKOUT0                     499.430       0.000              0            153
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[20]/opit_0_AQ_perm/CLK
Endpoint    : ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[21]/opit_0_AQ_perm/RS
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.239
  Launch Clock Delay      :  2.628
  Clock Pessimism Removal :  0.359

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.168       1.280 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       1.882         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=127)      0.459       2.628         ntR1897          
 CLMA_45_744/CLK                                                           r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[20]/opit_0_AQ_perm/CLK

 CLMA_45_744/Q1                    tco                   0.203       2.831 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[18]/opit_0_AQ_perm/Q
                                   net (fanout=2)        0.636       3.467         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt [18]
 CLMS_33_727/Y2                    td                    0.179       3.646 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N403_12/LUT6_inst_perm/L6
                                   net (fanout=1)        0.121       3.767         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/_N43077
 CLMS_33_727/CR0                   td                    0.326       4.093 r       ms7210_ctrl_iic_top_inst/iic_dri/N39/gateop_LUT6DL5_perm/L5
                                   net (fanout=1)        0.244       4.337         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/_N43086
 CLMS_33_727/Y1                    td                    0.224       4.561 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N403_22/LUT6_inst_perm/L6
                                   net (fanout=3)        0.121       4.682         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N612 [0]
 CLMA_33_726/CR0                   td                    0.224       4.906 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/state_reg[4]/opit_0_inv_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=5)        0.583       5.489         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N539
 CLMA_45_720/RSCO                  td                    0.098       5.587 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[4]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       5.587         ntR785           
 CLMA_45_726/RSCO                  td                    0.075       5.662 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[8]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       5.662         ntR784           
 CLMA_45_732/RSCO                  td                    0.075       5.737 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[12]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       5.737         ntR783           
 CLMA_45_738/RSCO                  td                    0.075       5.812 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[16]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       5.812         ntR782           
 CLMA_45_744/RSCO                  td                    0.075       5.887 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[20]/opit_0_AQ_perm/RSCO
                                   net (fanout=1)        0.000       5.887         ntR781           
 CLMA_45_750/RSCI                                                          r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[21]/opit_0_AQ_perm/RS

 Data arrival time                                                   5.887         Logic Levels: 9  
                                                                                   Logic: 1.554ns(47.683%), Route: 1.705ns(52.317%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000    1000.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948    1000.948         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.143    1001.091 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515    1001.606         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.245    1001.851 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=127)      0.388    1002.239         ntR1897          
 CLMA_45_750/CLK                                                           r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[21]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.359    1002.598                          
 clock uncertainty                                      -0.150    1002.448                          

 Setup time                                             -0.224    1002.224                          

 Data required time                                               1002.224                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.224                          
 Data arrival time                                                   5.887                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.337                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/init_over/opit_0_inv/CLK
Endpoint    : ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/addr[1]/opit_0_inv_L6QL5Q1_perm/CE
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.247
  Launch Clock Delay      :  2.633
  Clock Pessimism Removal :  0.359

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.168       1.280 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       1.882         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=127)      0.464       2.633         ntR1897          
 CLMS_33_727/CLK                                                           r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/init_over/opit_0_inv/CLK

 CLMS_33_727/Q0                    tco                   0.203       2.836 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/init_over/opit_0_inv/Q
                                   net (fanout=17)       0.699       3.535         nt_led[4]        
 CLMA_33_702/CR2                   td                    0.231       3.766 r       ms7210_ctrl_iic_top_inst/N21[11]/LUT6D_inst_perm/L5
                                   net (fanout=15)       0.272       4.038         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/busy_falling
 CLMA_27_702/Y1                    td                    0.229       4.267 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N14_10/LUT6_inst_perm/L6
                                   net (fanout=1)        0.245       4.512         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/_N43058
 CLMS_27_703/Y3                    td                    0.074       4.586 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N14_11/LUT6_inst_perm/L6
                                   net (fanout=3)        0.486       5.072         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N612 [3]
 CLMA_45_714/CR0                   td                    0.212       5.284 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N589/LUT6D_inst_perm/L5
                                   net (fanout=12)       0.439       5.723         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N591
 CLMA_33_708/CECO                  td                    0.136       5.859 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/data_in[6]/opit_0_inv_L6QL5Q_perm/CECO
                                   net (fanout=4)        0.000       5.859         ntR101           
 CLMA_33_714/CECI                                                          r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/addr[1]/opit_0_inv_L6QL5Q1_perm/CE

 Data arrival time                                                   5.859         Logic Levels: 5  
                                                                                   Logic: 1.085ns(33.633%), Route: 2.141ns(66.367%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000    1000.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948    1000.948         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.143    1001.091 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515    1001.606         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.245    1001.851 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=127)      0.396    1002.247         ntR1897          
 CLMA_33_714/CLK                                                           r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/addr[1]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                         0.359    1002.606                          
 clock uncertainty                                      -0.150    1002.456                          

 Setup time                                             -0.226    1002.230                          

 Data required time                                               1002.230                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.230                          
 Data arrival time                                                   5.859                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.371                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/init_over/opit_0_inv/CLK
Endpoint    : ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/addr[3]/opit_0_inv_L6Q_perm/CE
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.247
  Launch Clock Delay      :  2.633
  Clock Pessimism Removal :  0.359

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.168       1.280 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       1.882         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=127)      0.464       2.633         ntR1897          
 CLMS_33_727/CLK                                                           r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/init_over/opit_0_inv/CLK

 CLMS_33_727/Q0                    tco                   0.203       2.836 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/init_over/opit_0_inv/Q
                                   net (fanout=17)       0.699       3.535         nt_led[4]        
 CLMA_33_702/CR2                   td                    0.231       3.766 r       ms7210_ctrl_iic_top_inst/N21[11]/LUT6D_inst_perm/L5
                                   net (fanout=15)       0.272       4.038         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/busy_falling
 CLMA_27_702/Y1                    td                    0.229       4.267 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N14_10/LUT6_inst_perm/L6
                                   net (fanout=1)        0.245       4.512         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/_N43058
 CLMS_27_703/Y3                    td                    0.074       4.586 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N14_11/LUT6_inst_perm/L6
                                   net (fanout=3)        0.486       5.072         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N612 [3]
 CLMA_45_714/CR0                   td                    0.212       5.284 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N589/LUT6D_inst_perm/L5
                                   net (fanout=12)       0.439       5.723         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N591
 CLMA_33_708/CECO                  td                    0.136       5.859 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/data_in[6]/opit_0_inv_L6QL5Q_perm/CECO
                                   net (fanout=4)        0.000       5.859         ntR101           
 CLMA_33_714/CECI                                                          r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/addr[3]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                   5.859         Logic Levels: 5  
                                                                                   Logic: 1.085ns(33.633%), Route: 2.141ns(66.367%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000    1000.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948    1000.948         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.143    1001.091 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515    1001.606         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.245    1001.851 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=127)      0.396    1002.247         ntR1897          
 CLMA_33_714/CLK                                                           r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/addr[3]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.359    1002.606                          
 clock uncertainty                                      -0.150    1002.456                          

 Setup time                                             -0.226    1002.230                          

 Data required time                                               1002.230                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.230                          
 Data arrival time                                                   5.859                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.371                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/iic_dri/state_reg[4]/opit_0_inv_L6Q_perm/CLK
Endpoint    : ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/ISR_IOLHR
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.303  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.913
  Launch Clock Delay      :  2.251
  Clock Pessimism Removal :  -0.359

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948       0.948         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.143       1.091 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       1.606         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.245       1.851 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=127)      0.400       2.251         ntR1897          
 CLMA_21_702/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/state_reg[4]/opit_0_inv_L6Q_perm/CLK

 CLMA_21_702/Q3                    tco                   0.158       2.409 f       ms7210_ctrl_iic_top_inst/iic_dri/state_reg[4]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=13)       0.245       2.654         ms7210_ctrl_iic_top_inst/iic_dri/state_reg [4]
 IOLHR_16_690/ISR_IOLHR                                                    f       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/ISR_IOLHR

 Data arrival time                                                   2.654         Logic Levels: 0  
                                                                                   Logic: 0.158ns(39.206%), Route: 0.245ns(60.794%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.168       1.280 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       1.882         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=127)      0.744       2.913         ntR1897          
 IOLHR_16_690/ICLK                                                         r       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/ICLK
 clock pessimism                                        -0.359       2.554                          
 clock uncertainty                                       0.000       2.554                          

 Hold time                                              -0.037       2.517                          

 Data required time                                                  2.517                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.517                          
 Data arrival time                                                   2.654                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.137                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/iic_dri/trans_en/opit_0_L6Q_perm/CLK
Endpoint    : hd_scl_obuf/opit_1/OSR_IOLHR
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.342  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.953
  Launch Clock Delay      :  2.252
  Clock Pessimism Removal :  -0.359

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948       0.948         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.143       1.091 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       1.606         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.245       1.851 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=127)      0.401       2.252         ntR1897          
 CLMA_21_696/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/trans_en/opit_0_L6Q_perm/CLK

 CLMA_21_696/Q1                    tco                   0.158       2.410 f       ms7210_ctrl_iic_top_inst/iic_dri/trans_en/opit_0_L6Q_perm/L6Q
                                   net (fanout=4)        0.324       2.734         ms7210_ctrl_iic_top_inst/iic_dri/trans_en
 IOLHR_16_696/OSR_IOLHR                                                    f       hd_scl_obuf/opit_1/OSR_IOLHR

 Data arrival time                                                   2.734         Logic Levels: 0  
                                                                                   Logic: 0.158ns(32.780%), Route: 0.324ns(67.220%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.168       1.280 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       1.882         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=127)      0.784       2.953         ntR1897          
 IOLHR_16_696/OCLK                                                         r       hd_scl_obuf/opit_1/OCLK
 clock pessimism                                        -0.359       2.594                          
 clock uncertainty                                       0.000       2.594                          

 Hold time                                              -0.041       2.553                          

 Data required time                                                  2.553                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.553                          
 Data arrival time                                                   2.734                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.181                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/iic_dri/state_reg[1]/opit_0_inv_L6Q_perm/CLK
Endpoint    : ms7210_ctrl_iic_top_inst/iic_dri/state_reg[2]/opit_0_inv_L6Q_perm/I4
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.639
  Launch Clock Delay      :  2.251
  Clock Pessimism Removal :  -0.359

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948       0.948         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.143       1.091 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       1.606         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.245       1.851 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=127)      0.400       2.251         ntR1897          
 CLMA_21_702/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/state_reg[1]/opit_0_inv_L6Q_perm/CLK

 CLMA_21_702/Q1                    tco                   0.158       2.409 f       ms7210_ctrl_iic_top_inst/iic_dri/state_reg[1]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=4)        0.087       2.496         ms7210_ctrl_iic_top_inst/iic_dri/state_reg [1]
 CLMA_21_703/A4                                                            f       ms7210_ctrl_iic_top_inst/iic_dri/state_reg[2]/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                   2.496         Logic Levels: 0  
                                                                                   Logic: 0.158ns(64.490%), Route: 0.087ns(35.510%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.168       1.280 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       1.882         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=127)      0.470       2.639         ntR1897          
 CLMA_21_703/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/state_reg[2]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.359       2.280                          
 clock uncertainty                                       0.000       2.280                          

 Hold time                                              -0.040       2.240                          

 Data required time                                                  2.240                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.240                          
 Data arrival time                                                   2.496                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.256                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_init_inst/miso_dly/opit_0/CLK
Endpoint    : sd_ctrl_inst/sd_read_inst/ack_en/opit_0_L6Q_perm/I4
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.209  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.209
  Launch Clock Delay      :  2.607
  Clock Pessimism Removal :  0.189

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        1.112       1.112         nt_sd_clk        
 USCM_215_582/CLKOUT               td                    0.168       1.280 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       1.882         ntclkbufg_2      
 HCKB_213_515/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=29)       0.438       2.607         ntR1893          
 CLMS_189_793/CLK                                                          r       sd_ctrl_inst/sd_init_inst/miso_dly/opit_0/CLK

 CLMS_189_793/Q0                   tco                   0.203       2.810 r       sd_ctrl_inst/sd_init_inst/miso_dly/opit_0/Q
                                   net (fanout=4)        0.746       3.556         sd_ctrl_inst/sd_init_inst/miso_dly
 CLMS_225_775/Y3                   td                    0.096       3.652 r       sd_ctrl_inst/sd_read_inst/rd_data_reg[0]/opit_0_L5Q_perm/L6
                                   net (fanout=1)        0.271       3.923         sd_ctrl_inst/sd_read_inst/_N43492
 CLMA_225_780/Y3                   td                    0.096       4.019 r       sd_ctrl_inst/sd_read_inst/N409/LUT6_inst_perm/L6
                                   net (fanout=1)        0.268       4.287         sd_ctrl_inst/sd_read_inst/N409
 CLMA_225_774/B4                                                           r       sd_ctrl_inst/sd_read_inst/ack_en/opit_0_L6Q_perm/I4

 Data arrival time                                                   4.287         Logic Levels: 2  
                                                                                   Logic: 0.395ns(23.512%), Route: 1.285ns(76.488%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000    1000.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        0.948    1000.948         nt_sd_clk        
 USCM_215_582/CLKOUT               td                    0.143    1001.091 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515    1001.606         ntclkbufg_2      
 HCKB_213_526/CLKOUT               td                    0.245    1001.851 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=30)       0.358    1002.209         ntR1894          
 CLMA_225_774/CLK                                                          r       sd_ctrl_inst/sd_read_inst/ack_en/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.189    1002.398                          
 clock uncertainty                                      -0.150    1002.248                          

 Setup time                                             -0.134    1002.114                          

 Data required time                                               1002.114                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.114                          
 Data arrival time                                                   4.287                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.827                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_init_inst/ack_en/opit_0_L6Q_perm/CLK
Endpoint    : sd_ctrl_inst/sd_init_inst/ack_data[0]/opit_0_srl/CE
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.071  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.215
  Launch Clock Delay      :  2.604
  Clock Pessimism Removal :  0.318

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        1.112       1.112         nt_sd_clk        
 USCM_215_582/CLKOUT               td                    0.168       1.280 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       1.882         ntclkbufg_2      
 HCKB_213_515/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=29)       0.435       2.604         ntR1893          
 CLMS_201_787/CLK                                                          r       sd_ctrl_inst/sd_init_inst/ack_en/opit_0_L6Q_perm/CLK

 CLMS_201_787/Q1                   tco                   0.203       2.807 r       sd_ctrl_inst/sd_init_inst/ack_en/opit_0_L6Q_perm/L6Q
                                   net (fanout=8)        0.137       2.944         sd_ctrl_inst/sd_init_inst/ack_en
 CLMS_201_787/CR2                  td                    0.222       3.166 r       CLKROUTE_72/CR   
                                   net (fanout=2)        0.120       3.286         ntR1817          
 CLMA_201_786/Y1                   td                    0.229       3.515 r       sd_ctrl_inst/sd_init_inst/N435_5/LUT6_inst_perm/L6
                                   net (fanout=16)       0.562       4.077         sd_ctrl_inst/sd_init_inst/N435
 CLMA_195_775/CE                                                           r       sd_ctrl_inst/sd_init_inst/ack_data[0]/opit_0_srl/CE

 Data arrival time                                                   4.077         Logic Levels: 2  
                                                                                   Logic: 0.654ns(44.399%), Route: 0.819ns(55.601%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000    1000.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        0.948    1000.948         nt_sd_clk        
 USCM_215_582/CLKOUT               td                    0.143    1001.091 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515    1001.606         ntclkbufg_2      
 HCKB_213_515/CLKOUT               td                    0.245    1001.851 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=29)       0.364    1002.215         ntR1893          
 CLMA_195_775/CLK                                                          r       sd_ctrl_inst/sd_init_inst/ack_data[0]/opit_0_srl/CLK
 clock pessimism                                         0.318    1002.533                          
 clock uncertainty                                      -0.150    1002.383                          

 Setup time                                             -0.226    1002.157                          

 Data required time                                               1002.157                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.157                          
 Data arrival time                                                   4.077                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.080                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_init_inst/ack_en/opit_0_L6Q_perm/CLK
Endpoint    : sd_ctrl_inst/sd_init_inst/ack_data[2]/opit_0_srl/CE
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.071  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.215
  Launch Clock Delay      :  2.604
  Clock Pessimism Removal :  0.318

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        1.112       1.112         nt_sd_clk        
 USCM_215_582/CLKOUT               td                    0.168       1.280 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       1.882         ntclkbufg_2      
 HCKB_213_515/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=29)       0.435       2.604         ntR1893          
 CLMS_201_787/CLK                                                          r       sd_ctrl_inst/sd_init_inst/ack_en/opit_0_L6Q_perm/CLK

 CLMS_201_787/Q1                   tco                   0.203       2.807 r       sd_ctrl_inst/sd_init_inst/ack_en/opit_0_L6Q_perm/L6Q
                                   net (fanout=8)        0.137       2.944         sd_ctrl_inst/sd_init_inst/ack_en
 CLMS_201_787/CR2                  td                    0.222       3.166 r       CLKROUTE_72/CR   
                                   net (fanout=2)        0.120       3.286         ntR1817          
 CLMA_201_786/Y1                   td                    0.229       3.515 r       sd_ctrl_inst/sd_init_inst/N435_5/LUT6_inst_perm/L6
                                   net (fanout=16)       0.562       4.077         sd_ctrl_inst/sd_init_inst/N435
 CLMA_195_775/CE                                                           r       sd_ctrl_inst/sd_init_inst/ack_data[2]/opit_0_srl/CE

 Data arrival time                                                   4.077         Logic Levels: 2  
                                                                                   Logic: 0.654ns(44.399%), Route: 0.819ns(55.601%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000    1000.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        0.948    1000.948         nt_sd_clk        
 USCM_215_582/CLKOUT               td                    0.143    1001.091 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515    1001.606         ntclkbufg_2      
 HCKB_213_515/CLKOUT               td                    0.245    1001.851 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=29)       0.364    1002.215         ntR1893          
 CLMA_195_775/CLK                                                          r       sd_ctrl_inst/sd_init_inst/ack_data[2]/opit_0_srl/CLK
 clock pessimism                                         0.318    1002.533                          
 clock uncertainty                                      -0.150    1002.383                          

 Setup time                                             -0.226    1002.157                          

 Data required time                                               1002.157                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.157                          
 Data arrival time                                                   4.077                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.080                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_init_inst/miso_dly/opit_0/CLK
Endpoint    : sd_ctrl_inst/sd_init_inst/ack_data[0]/opit_0_srl/D
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.025  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.603
  Launch Clock Delay      :  2.219
  Clock Pessimism Removal :  -0.359

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        0.948       0.948         nt_sd_clk        
 USCM_215_582/CLKOUT               td                    0.143       1.091 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       1.606         ntclkbufg_2      
 HCKB_213_515/CLKOUT               td                    0.245       1.851 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=29)       0.368       2.219         ntR1893          
 CLMS_189_793/CLK                                                          r       sd_ctrl_inst/sd_init_inst/miso_dly/opit_0/CLK

 CLMS_189_793/Q0                   tco                   0.158       2.377 f       sd_ctrl_inst/sd_init_inst/miso_dly/opit_0/Q
                                   net (fanout=4)        0.258       2.635         sd_ctrl_inst/sd_init_inst/miso_dly
 CLMA_195_775/M3                                                           f       sd_ctrl_inst/sd_init_inst/ack_data[0]/opit_0_srl/D

 Data arrival time                                                   2.635         Logic Levels: 0  
                                                                                   Logic: 0.158ns(37.981%), Route: 0.258ns(62.019%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        1.112       1.112         nt_sd_clk        
 USCM_215_582/CLKOUT               td                    0.168       1.280 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       1.882         ntclkbufg_2      
 HCKB_213_515/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=29)       0.434       2.603         ntR1893          
 CLMA_195_775/CLK                                                          r       sd_ctrl_inst/sd_init_inst/ack_data[0]/opit_0_srl/CLK
 clock pessimism                                        -0.359       2.244                          
 clock uncertainty                                       0.000       2.244                          

 Hold time                                               0.043       2.287                          

 Data required time                                                  2.287                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.287                          
 Data arrival time                                                   2.635                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.348                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_read_inst/cnt_ack_bit[1]/opit_0_L6QL5Q1_perm/CLK
Endpoint    : sd_ctrl_inst/sd_read_inst/cnt_ack_bit[4]/opit_0_L6Q_perm/I3
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.597
  Launch Clock Delay      :  2.209
  Clock Pessimism Removal :  -0.359

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        0.948       0.948         nt_sd_clk        
 USCM_215_582/CLKOUT               td                    0.143       1.091 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       1.606         ntclkbufg_2      
 HCKB_213_526/CLKOUT               td                    0.245       1.851 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=30)       0.358       2.209         ntR1894          
 CLMA_225_780/CLK                                                          r       sd_ctrl_inst/sd_read_inst/cnt_ack_bit[1]/opit_0_L6QL5Q1_perm/CLK

 CLMA_225_780/CR0                  tco                   0.173       2.382 f       sd_ctrl_inst/sd_read_inst/cnt_ack_bit[1]/opit_0_L6QL5Q1_perm/L5Q
                                   net (fanout=7)        0.157       2.539         sd_ctrl_inst/sd_read_inst/cnt_ack_bit [0]
 CLMA_225_774/C3                                                           f       sd_ctrl_inst/sd_read_inst/cnt_ack_bit[4]/opit_0_L6Q_perm/I3

 Data arrival time                                                   2.539         Logic Levels: 0  
                                                                                   Logic: 0.173ns(52.424%), Route: 0.157ns(47.576%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        1.112       1.112         nt_sd_clk        
 USCM_215_582/CLKOUT               td                    0.168       1.280 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       1.882         ntclkbufg_2      
 HCKB_213_526/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=30)       0.428       2.597         ntR1894          
 CLMA_225_774/CLK                                                          r       sd_ctrl_inst/sd_read_inst/cnt_ack_bit[4]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.359       2.238                          
 clock uncertainty                                       0.000       2.238                          

 Hold time                                              -0.047       2.191                          

 Data required time                                                  2.191                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.191                          
 Data arrival time                                                   2.539                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.348                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_init_inst/ack_data[10]/opit_0_srl/CLK
Endpoint    : sd_ctrl_inst/sd_init_inst/ack_data[12]/opit_0_srl/D
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.603
  Launch Clock Delay      :  2.216
  Clock Pessimism Removal :  -0.359

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        0.948       0.948         nt_sd_clk        
 USCM_215_582/CLKOUT               td                    0.143       1.091 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       1.606         ntclkbufg_2      
 HCKB_213_515/CLKOUT               td                    0.245       1.851 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=29)       0.365       2.216         ntR1893          
 CLMA_195_780/CLK                                                          r       sd_ctrl_inst/sd_init_inst/ack_data[10]/opit_0_srl/CLK

 CLMA_195_780/CR0                  tco                   0.173       2.389 f       sd_ctrl_inst/sd_init_inst/ack_data[10]/opit_0_srl/CR0
                                   net (fanout=3)        0.160       2.549         sd_ctrl_inst/sd_init_inst/ack_data [11]
 CLMA_195_775/M1                                                           f       sd_ctrl_inst/sd_init_inst/ack_data[12]/opit_0_srl/D

 Data arrival time                                                   2.549         Logic Levels: 0  
                                                                                   Logic: 0.173ns(51.952%), Route: 0.160ns(48.048%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        1.112       1.112         nt_sd_clk        
 USCM_215_582/CLKOUT               td                    0.168       1.280 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       1.882         ntclkbufg_2      
 HCKB_213_515/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=29)       0.434       2.603         ntR1893          
 CLMA_195_775/CLK                                                          r       sd_ctrl_inst/sd_init_inst/ack_data[12]/opit_0_srl/CLK
 clock pessimism                                        -0.359       2.244                          
 clock uncertainty                                       0.000       2.244                          

 Hold time                                              -0.049       2.195                          

 Data required time                                                  2.195                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.195                          
 Data arrival time                                                   2.549                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.354                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/time_out[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[2]/opit_0_inv_L6Q_perm/CE
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.930
  Launch Clock Delay      :  2.264
  Clock Pessimism Removal :  0.265

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       0.753         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.168       0.921 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       1.523         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_489/CLKOUT               td                    0.287       1.810 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=122)      0.454       2.264         ntR1895          
 CLMA_327_492/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/time_out[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_327_492/CR1                  tco                   0.251       2.515 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/time_out[5]/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=2)        0.486       3.001         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/time_out [5]
 CLMS_327_499/Y0                   td                    0.229       3.230 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/N225_6/LUT6_inst_perm/L6
                                   net (fanout=3)        0.673       3.903         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/N225
 CLMS_327_493/Y0                   td                    0.096       3.999 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/N320_1_3/LUT6_inst_perm/L6
                                   net (fanout=1)        0.269       4.268         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/_N43255
 CLMS_327_499/Y1                   td                    0.074       4.342 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/N325/gateop_perm/L6
                                   net (fanout=8)        0.409       4.751         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/N325
 CLMA_333_492/CE                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[2]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                   4.751         Logic Levels: 3  
                                                                                   Logic: 0.650ns(26.136%), Route: 1.837ns(73.864%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642    1000.642         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.143    1000.785 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515    1001.300         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_489/CLKOUT               td                    0.245    1001.545 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=122)      0.385    1001.930         ntR1895          
 CLMA_333_492/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[2]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.265    1002.195                          
 clock uncertainty                                      -0.150    1002.045                          

 Setup time                                             -0.226    1001.819                          

 Data required time                                               1001.819                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.819                          
 Data arrival time                                                   4.751                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.068                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/time_out[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[5]/opit_0_inv_L5Q_perm/CE
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.930
  Launch Clock Delay      :  2.264
  Clock Pessimism Removal :  0.265

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       0.753         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.168       0.921 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       1.523         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_489/CLKOUT               td                    0.287       1.810 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=122)      0.454       2.264         ntR1895          
 CLMA_327_492/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/time_out[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_327_492/CR1                  tco                   0.251       2.515 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/time_out[5]/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=2)        0.486       3.001         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/time_out [5]
 CLMS_327_499/Y0                   td                    0.229       3.230 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/N225_6/LUT6_inst_perm/L6
                                   net (fanout=3)        0.673       3.903         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/N225
 CLMS_327_493/Y0                   td                    0.096       3.999 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/N320_1_3/LUT6_inst_perm/L6
                                   net (fanout=1)        0.269       4.268         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/_N43255
 CLMS_327_499/Y1                   td                    0.074       4.342 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/N325/gateop_perm/L6
                                   net (fanout=8)        0.409       4.751         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/N325
 CLMA_333_492/CE                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[5]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   4.751         Logic Levels: 3  
                                                                                   Logic: 0.650ns(26.136%), Route: 1.837ns(73.864%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642    1000.642         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.143    1000.785 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515    1001.300         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_489/CLKOUT               td                    0.245    1001.545 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=122)      0.385    1001.930         ntR1895          
 CLMA_333_492/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.265    1002.195                          
 clock uncertainty                                      -0.150    1002.045                          

 Setup time                                             -0.226    1001.819                          

 Data required time                                               1001.819                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.819                          
 Data arrival time                                                   4.751                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.068                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/time_out[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[6]/opit_0_inv_L6Q_perm/CE
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.930
  Launch Clock Delay      :  2.264
  Clock Pessimism Removal :  0.265

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       0.753         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.168       0.921 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       1.523         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_489/CLKOUT               td                    0.287       1.810 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=122)      0.454       2.264         ntR1895          
 CLMA_327_492/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/time_out[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_327_492/CR1                  tco                   0.251       2.515 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/time_out[5]/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=2)        0.486       3.001         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/time_out [5]
 CLMS_327_499/Y0                   td                    0.229       3.230 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/N225_6/LUT6_inst_perm/L6
                                   net (fanout=3)        0.673       3.903         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/N225
 CLMS_327_493/Y0                   td                    0.096       3.999 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/N320_1_3/LUT6_inst_perm/L6
                                   net (fanout=1)        0.269       4.268         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/_N43255
 CLMS_327_499/Y1                   td                    0.074       4.342 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/N325/gateop_perm/L6
                                   net (fanout=8)        0.409       4.751         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/N325
 CLMA_333_492/CE                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[6]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                   4.751         Logic Levels: 3  
                                                                                   Logic: 0.650ns(26.136%), Route: 1.837ns(73.864%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642    1000.642         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.143    1000.785 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515    1001.300         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_489/CLKOUT               td                    0.245    1001.545 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=122)      0.385    1001.930         ntR1895          
 CLMA_333_492/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[6]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.265    1002.195                          
 clock uncertainty                                      -0.150    1002.045                          

 Setup time                                             -0.226    1001.819                          

 Data required time                                               1001.819                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.819                          
 Data arrival time                                                   4.751                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.068                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[8]/opit_0_inv_L6QQ_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/gpll_dps_dir/opit_0_inv_L6Q_perm/I5
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.266
  Launch Clock Delay      :  1.931
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       0.642         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.143       0.785 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       1.300         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_489/CLKOUT               td                    0.245       1.545 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=122)      0.386       1.931         ntR1895          
 CLMA_333_499/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[8]/opit_0_inv_L6QQ_perm/CLK

 CLMA_333_499/Q0                   tco                   0.158       2.089 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[8]/opit_0_inv_L6QQ_perm/L6Q
                                   net (fanout=2)        0.089       2.178         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg [7]
 CLMA_333_498/D5                                                           f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/gpll_dps_dir/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   2.178         Logic Levels: 0  
                                                                                   Logic: 0.158ns(63.968%), Route: 0.089ns(36.032%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       0.753         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.168       0.921 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       1.523         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_489/CLKOUT               td                    0.287       1.810 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=122)      0.456       2.266         ntR1895          
 CLMA_333_498/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/gpll_dps_dir/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.306       1.960                          
 clock uncertainty                                       0.000       1.960                          

 Hold time                                              -0.015       1.945                          

 Data required time                                                  1.945                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.945                          
 Data arrival time                                                   2.178                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.233                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[0]/opit_0_inv/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/gpll_dps_en/opit_0_inv_L6QL5Q1_perm/I4
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.266
  Launch Clock Delay      :  1.931
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       0.642         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.143       0.785 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       1.300         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_489/CLKOUT               td                    0.245       1.545 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=122)      0.386       1.931         ntR1895          
 CLMA_333_499/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[0]/opit_0_inv/CLK

 CLMA_333_499/CR2                  tco                   0.173       2.104 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[0]/opit_0_inv/Q
                                   net (fanout=3)        0.088       2.192         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg [0]
 CLMA_333_498/A4                                                           f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/gpll_dps_en/opit_0_inv_L6QL5Q1_perm/I4

 Data arrival time                                                   2.192         Logic Levels: 0  
                                                                                   Logic: 0.173ns(66.284%), Route: 0.088ns(33.716%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       0.753         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.168       0.921 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       1.523         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_489/CLKOUT               td                    0.287       1.810 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=122)      0.456       2.266         ntR1895          
 CLMA_333_498/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/gpll_dps_en/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                        -0.306       1.960                          
 clock uncertainty                                       0.000       1.960                          

 Hold time                                              -0.030       1.930                          

 Data required time                                                  1.930                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.930                          
 Data arrival time                                                   2.192                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.262                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[4]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/gpll_dps_dir/opit_0_inv_L6Q_perm/I4
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.266
  Launch Clock Delay      :  1.931
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       0.642         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.143       0.785 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       1.300         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_489/CLKOUT               td                    0.245       1.545 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=122)      0.386       1.931         ntR1895          
 CLMA_333_499/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[4]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_333_499/CR1                  tco                   0.174       2.105 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[4]/opit_0_inv_L6QL5Q1_perm/L5Q
                                   net (fanout=4)        0.087       2.192         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg [1]
 CLMA_333_498/D4                                                           f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/gpll_dps_dir/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                   2.192         Logic Levels: 0  
                                                                                   Logic: 0.174ns(66.667%), Route: 0.087ns(33.333%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       0.753         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.168       0.921 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       1.523         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_489/CLKOUT               td                    0.287       1.810 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=122)      0.456       2.266         ntR1895          
 CLMA_333_498/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/gpll_dps_dir/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.306       1.960                          
 clock uncertainty                                       0.000       1.960                          

 Hold time                                              -0.036       1.924                          

 Data required time                                                  1.924                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.924                          
 Data arrival time                                                   2.192                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.268                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_L6Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_L6Q_perm/I4
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  -2.204
  Launch Clock Delay      :  2.627
  Clock Pessimism Removal :  4.654

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.369       0.369 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       1.122         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.168       1.290 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       1.892         ddr_rw_inst/ui_clk
 HCKB_213_535/CLKOUT               td                    0.287       2.179 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=2435)     0.448       2.627         ntR1898          
 CLMA_303_727/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_L6Q_perm/CLK

 CLMA_303_727/Q1                   tco                   0.203       2.830 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=228)      1.539       4.369         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/calib_done
 CLMA_333_564/Y0                   td                    0.096       4.465 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/phy_cke_d[0]/opit_0_inv_L6QL5Q1_perm/L6
                                   net (fanout=1)        0.268       4.733         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/w_phy_cke [0]
 CLMA_333_559/Y2                   td                    0.096       4.829 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N173_4/LUT6_inst_perm/L6
                                   net (fanout=1)        0.269       5.098         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/_N44548
 CLMA_333_564/Y2                   td                    0.096       5.194 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N173_5/LUT6_inst_perm/L6
                                   net (fanout=2)        0.120       5.314         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/read_cmd [0]
 CLMA_333_564/Y1                   td                    0.179       5.493 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r2[0]/opit_0_inv_L6QQ_perm/L6
                                   net (fanout=18)       0.550       6.043         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux [0]
 CLMA_339_570/Y1                   td                    0.108       6.151 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_5[2]_2/LUT6D_inst_perm/L6
                                   net (fanout=1)        0.573       6.724         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N42739_2
 CLMA_339_624/CR0                  td                    0.278       7.002 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_14[2]_muxf7_perm/L7
                                   net (fanout=5)        0.399       7.401         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped [2]
 CLMA_345_624/Y1                   td                    0.074       7.475 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r2[3]/opit_0_inv_L6QQ_perm/L6
                                   net (fanout=1)        0.741       8.216         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src [3]
 CLMA_339_582/Y2                   td                    0.108       8.324 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[3]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.420       8.744         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N14470
 CLMS_339_577/D4                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                   8.744         Logic Levels: 8  
                                                                                   Logic: 1.238ns(20.239%), Route: 4.879ns(79.761%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000    1000.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -4.149     995.851 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642     996.493         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.143     996.636 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515     997.151         ddr_rw_inst/ui_clk
 HCKB_213_486/CLKOUT               td                    0.245     997.396 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=765)      0.400     997.796         ntR1899          
 CLMS_339_577/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         4.654    1002.450                          
 clock uncertainty                                      -0.150    1002.300                          

 Setup time                                             -0.133    1002.167                          

 Data required time                                               1002.167                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.167                          
 Data arrival time                                                   8.744                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.423                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_L6Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_L6Q_perm/I5
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.178  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  -2.205
  Launch Clock Delay      :  2.627
  Clock Pessimism Removal :  4.654

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.369       0.369 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       1.122         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.168       1.290 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       1.892         ddr_rw_inst/ui_clk
 HCKB_213_535/CLKOUT               td                    0.287       2.179 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=2435)     0.448       2.627         ntR1898          
 CLMA_303_727/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_L6Q_perm/CLK

 CLMA_303_727/Q1                   tco                   0.203       2.830 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=228)      1.539       4.369         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/calib_done
 CLMA_333_564/Y0                   td                    0.096       4.465 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/phy_cke_d[0]/opit_0_inv_L6QL5Q1_perm/L6
                                   net (fanout=1)        0.268       4.733         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/w_phy_cke [0]
 CLMA_333_559/Y2                   td                    0.096       4.829 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N173_4/LUT6_inst_perm/L6
                                   net (fanout=1)        0.269       5.098         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/_N44548
 CLMA_333_564/Y2                   td                    0.096       5.194 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N173_5/LUT6_inst_perm/L6
                                   net (fanout=2)        0.120       5.314         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/read_cmd [0]
 CLMA_333_564/Y1                   td                    0.179       5.493 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r2[0]/opit_0_inv_L6QQ_perm/L6
                                   net (fanout=18)       0.550       6.043         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux [0]
 CLMA_339_570/CR1                  td                    0.224       6.267 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_5[2]_2/LUT6D_inst_perm/L5
                                   net (fanout=1)        0.279       6.546         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/_N42751_2
 CLMA_345_564/CR2                  td                    0.279       6.825 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_14[2]_muxf7_perm/L7
                                   net (fanout=5)        0.572       7.397         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped [2]
 CLMA_327_594/Y1                   td                    0.096       7.493 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r2[2]/opit_0_inv_L6QQ_perm/L6
                                   net (fanout=2)        0.546       8.039         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src [2]
 CLMA_327_588/Y3                   td                    0.108       8.147 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[7]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.490       8.637         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N14474
 CLMS_327_583/D5                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   8.637         Logic Levels: 8  
                                                                                   Logic: 1.377ns(22.912%), Route: 4.633ns(77.088%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000    1000.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -4.149     995.851 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642     996.493         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.143     996.636 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515     997.151         ddr_rw_inst/ui_clk
 HCKB_213_486/CLKOUT               td                    0.245     997.396 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=765)      0.399     997.795         ntR1899          
 CLMS_327_583/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         4.654    1002.449                          
 clock uncertainty                                      -0.150    1002.299                          

 Setup time                                             -0.112    1002.187                          

 Data required time                                               1002.187                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.187                          
 Data arrival time                                                   8.637                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.550                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_L6Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_L6Q_perm/I3
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.175  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  -2.202
  Launch Clock Delay      :  2.627
  Clock Pessimism Removal :  4.654

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.369       0.369 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       1.122         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.168       1.290 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       1.892         ddr_rw_inst/ui_clk
 HCKB_213_535/CLKOUT               td                    0.287       2.179 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=2435)     0.448       2.627         ntR1898          
 CLMA_303_727/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_L6Q_perm/CLK

 CLMA_303_727/Q1                   tco                   0.203       2.830 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=228)      1.539       4.369         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/calib_done
 CLMA_333_564/Y0                   td                    0.096       4.465 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/phy_cke_d[0]/opit_0_inv_L6QL5Q1_perm/L6
                                   net (fanout=1)        0.268       4.733         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/w_phy_cke [0]
 CLMA_333_559/Y2                   td                    0.096       4.829 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N173_4/LUT6_inst_perm/L6
                                   net (fanout=1)        0.269       5.098         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/_N44548
 CLMA_333_564/Y2                   td                    0.096       5.194 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N173_5/LUT6_inst_perm/L6
                                   net (fanout=2)        0.120       5.314         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/read_cmd [0]
 CLMA_333_564/Y1                   td                    0.179       5.493 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r2[0]/opit_0_inv_L6QQ_perm/L6
                                   net (fanout=18)       0.707       6.200         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux [0]
 CLMS_345_577/Y1                   td                    0.108       6.308 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_9[0]/gateop_perm/L6
                                   net (fanout=1)        0.270       6.578         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N14089
 CLMA_351_576/CR2                  td                    0.279       6.857 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_14[0]_muxf7_perm/L7
                                   net (fanout=7)        0.396       7.253         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped [0]
 CLMA_351_570/Y0                   td                    0.108       7.361 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r2[1]/opit_0_inv_L6QQ_perm/L6
                                   net (fanout=3)        0.425       7.786         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src [1]
 CLMA_357_576/Y1                   td                    0.108       7.894 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[10]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.523       8.417         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N14477
 CLMA_351_576/A3                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_L6Q_perm/I3

 Data arrival time                                                   8.417         Logic Levels: 8  
                                                                                   Logic: 1.273ns(21.986%), Route: 4.517ns(78.014%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000    1000.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -4.149     995.851 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642     996.493         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.143     996.636 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515     997.151         ddr_rw_inst/ui_clk
 HCKB_213_486/CLKOUT               td                    0.245     997.396 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=765)      0.402     997.798         ntR1899          
 CLMA_351_576/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         4.654    1002.452                          
 clock uncertainty                                      -0.150    1002.302                          

 Setup time                                             -0.150    1002.152                          

 Data required time                                               1002.152                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.152                          
 Data arrival time                                                   8.417                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.735                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[20]/opit_0_inv/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[25]/opit_0_inv_32X2DL6QL5Q/DIH
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.074  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.639
  Launch Clock Delay      :  -2.218
  Clock Pessimism Removal :  -4.783

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -4.149      -4.149 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      -3.507         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.143      -3.364 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515      -2.849         ddr_rw_inst/ui_clk
 HCKB_213_535/CLKOUT               td                    0.245      -2.604 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=2435)     0.386      -2.218         ntR1898          
 CLMA_249_625/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[20]/opit_0_inv/CLK

 CLMA_249_625/Q1                   tco                   0.158      -2.060 f       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[20]/opit_0_inv/Q
                                   net (fanout=2)        0.285      -1.775         ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/dcd_wr_addr [20]
 CLMS_267_619/BD                                                           f       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[25]/opit_0_inv_32X2DL6QL5Q/DIH

 Data arrival time                                                  -1.775         Logic Levels: 0  
                                                                                   Logic: 0.158ns(35.666%), Route: 0.285ns(64.334%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.369       0.369 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       1.122         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.168       1.290 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       1.892         ddr_rw_inst/ui_clk
 HCKB_213_535/CLKOUT               td                    0.287       2.179 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=2435)     0.460       2.639         ntR1898          
 CLMS_267_619/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[25]/opit_0_inv_32X2DL6QL5Q/CLK
 clock pessimism                                        -4.783      -2.144                          
 clock uncertainty                                       0.000      -2.144                          

 Hold time                                               0.228      -1.916                          

 Data required time                                                 -1.916                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 -1.916                          
 Data arrival time                                                  -1.775                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.141                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.wptr[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0/mem/ram32x1d/WADDR[2]
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.642
  Launch Clock Delay      :  -2.212
  Clock Pessimism Removal :  -4.824

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -4.149      -4.149 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      -3.507         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.143      -3.364 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515      -2.849         ddr_rw_inst/ui_clk
 HCKB_213_535/CLKOUT               td                    0.245      -2.604 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=2435)     0.392      -2.212         ntR1898          
 CLMS_285_625/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.wptr[2]/opit_0_inv_L5Q_perm/CLK

 CLMS_285_625/CR3                  tco                   0.172      -2.040 f       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.wptr[2]/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=7)        0.233      -1.807         ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/wr_addr [2]
 CLMS_285_619/D2                                                           f       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0/mem/ram32x1d/WADDR[2]

 Data arrival time                                                  -1.807         Logic Levels: 0  
                                                                                   Logic: 0.172ns(42.469%), Route: 0.233ns(57.531%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.369       0.369 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       1.122         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.168       1.290 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       1.892         ddr_rw_inst/ui_clk
 HCKB_213_535/CLKOUT               td                    0.287       2.179 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=2435)     0.463       2.642         ntR1898          
 CLMS_285_619/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0/mem/ram32x1d/CLK
 clock pessimism                                        -4.824      -2.182                          
 clock uncertainty                                       0.000      -2.182                          

 Hold time                                               0.228      -1.954                          

 Data required time                                                 -1.954                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 -1.954                          
 Data arrival time                                                  -1.807                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.147                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.wptr[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0/mem/ram32x1d/WADDR[3]
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.642
  Launch Clock Delay      :  -2.212
  Clock Pessimism Removal :  -4.824

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -4.149      -4.149 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      -3.507         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.143      -3.364 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515      -2.849         ddr_rw_inst/ui_clk
 HCKB_213_535/CLKOUT               td                    0.245      -2.604 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=2435)     0.392      -2.212         ntR1898          
 CLMS_285_625/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.wptr[3]/opit_0_inv_L5Q_perm/CLK

 CLMS_285_625/CR0                  tco                   0.173      -2.039 f       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.wptr[3]/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=5)        0.233      -1.806         ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/wr_addr [3]
 CLMS_285_619/D3                                                           f       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0/mem/ram32x1d/WADDR[3]

 Data arrival time                                                  -1.806         Logic Levels: 0  
                                                                                   Logic: 0.173ns(42.611%), Route: 0.233ns(57.389%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.369       0.369 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       1.122         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.168       1.290 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       1.892         ddr_rw_inst/ui_clk
 HCKB_213_535/CLKOUT               td                    0.287       2.179 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=2435)     0.463       2.642         ntR1898          
 CLMS_285_619/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0/mem/ram32x1d/CLK
 clock pessimism                                        -4.824      -2.182                          
 clock uncertainty                                       0.000      -2.182                          

 Hold time                                               0.228      -1.954                          

 Data required time                                                 -1.954                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 -1.954                          
 Data arrival time                                                  -1.806                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.148                          
====================================================================================================

====================================================================================================

Startpoint  : vga_ctrl_inst/cnt_h[4]/opit_0_AQ_perm/CLK
Endpoint    : ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N171.eq_4/gateop_perm/CIN
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.616  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.135
  Launch Clock Delay      :  4.069
  Clock Pessimism Removal :  0.318

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.168       1.280 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       1.882         ntclkbufg_0      
 HCKB_213_536/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=122)      0.580       2.749         ntR1882          
 CLMA_219_769/CR2                  td                    0.222       2.971 r       CLKROUTE_136/CR  
                                   net (fanout=4)        1.098       4.069         ntR1890          
 CLMA_219_636/CLK                                                          r       vga_ctrl_inst/cnt_h[4]/opit_0_AQ_perm/CLK

 CLMA_219_636/Q3                   tco                   0.203       4.272 r       vga_ctrl_inst/cnt_h[4]/opit_0_AQ_perm/Q
                                   net (fanout=4)        0.380       4.652         vga_ctrl_inst/cnt_h [4]
 CLMA_219_648/Y3                   td                    0.074       4.726 r       vga_ctrl_inst/N46_4/LUT6_inst_perm/L6
                                   net (fanout=1)        0.380       5.106         vga_ctrl_inst/_N42816_1
 CLMA_219_649/CR2                  td                    0.222       5.328 r       CLKROUTE_76/CR   
                                   net (fanout=1)        1.312       6.640         ntR1821          
 CLMS_267_649/Y0                   td                    0.074       6.714 r       vga_ctrl_inst/rgb_valid_dly/opit_0_L6Q_perm/L6
                                   net (fanout=3)        0.263       6.977         nt_de_out        
 CLMA_267_660/CR1                  td                    0.227       7.204 r       CLKROUTE_110/CR  
                                   net (fanout=3)        0.121       7.325         ntR1855          
 CLMA_267_660/COUT                 td                    0.382       7.707 f       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       7.707         ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/_N9320
 CLMA_267_666/Y0                   td                    0.068       7.775 r       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[4]/opit_0_inv_AQ_perm/Y
                                   net (fanout=2)        0.281       8.056         ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N89 [4]
 CLMA_273_672/Y3                   td                    0.096       8.152 r       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/L6
                                   net (fanout=1)        1.266       9.418         ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/rrptr [4]
 CLMA_273_750/CR2                  td                    0.222       9.640 r       CLKROUTE_28/CR   
                                   net (fanout=1)        0.816      10.456         ntR1773          
 CLMA_273_666/COUT                 td                    0.352      10.808 f       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N171.eq_3/gateop_perm/COUT
                                   net (fanout=1)        0.000      10.808         ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N171.co [6]
 CLMA_273_672/CIN                                                          f       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N171.eq_4/gateop_perm/CIN

 Data arrival time                                                  10.808         Logic Levels: 9  
                                                                                   Logic: 1.920ns(28.491%), Route: 4.819ns(71.509%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000    1000.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948    1000.948         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.143    1001.091 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515    1001.606         ntclkbufg_0      
 HCKB_213_536/CLKOUT               td                    0.245    1001.851 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=122)      0.479    1002.330         ntR1882          
 CLMS_267_787/CR0                  td                    0.188    1002.518 r       CLKROUTE_131/CR  
                                   net (fanout=4)        0.617    1003.135         ntR1884          
 CLMA_273_672/CLK                                                          r       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_AL5Q_perm/CLK
 clock pessimism                                         0.318    1003.453                          
 clock uncertainty                                      -0.150    1003.303                          

 Setup time                                             -0.183    1003.120                          

 Data required time                                               1003.120                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.120                          
 Data arrival time                                                  10.808                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.312                          
====================================================================================================

====================================================================================================

Startpoint  : vga_ctrl_inst/cnt_h[4]/opit_0_AQ_perm/CLK
Endpoint    : ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/I4
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.520  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.231
  Launch Clock Delay      :  4.069
  Clock Pessimism Removal :  0.318

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.168       1.280 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       1.882         ntclkbufg_0      
 HCKB_213_536/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=122)      0.580       2.749         ntR1882          
 CLMA_219_769/CR2                  td                    0.222       2.971 r       CLKROUTE_136/CR  
                                   net (fanout=4)        1.098       4.069         ntR1890          
 CLMA_219_636/CLK                                                          r       vga_ctrl_inst/cnt_h[4]/opit_0_AQ_perm/CLK

 CLMA_219_636/Q3                   tco                   0.203       4.272 r       vga_ctrl_inst/cnt_h[4]/opit_0_AQ_perm/Q
                                   net (fanout=4)        0.380       4.652         vga_ctrl_inst/cnt_h [4]
 CLMA_219_648/Y3                   td                    0.074       4.726 r       vga_ctrl_inst/N46_4/LUT6_inst_perm/L6
                                   net (fanout=1)        0.380       5.106         vga_ctrl_inst/_N42816_1
 CLMA_219_649/CR2                  td                    0.222       5.328 r       CLKROUTE_76/CR   
                                   net (fanout=1)        1.312       6.640         ntR1821          
 CLMS_267_649/Y0                   td                    0.074       6.714 r       vga_ctrl_inst/rgb_valid_dly/opit_0_L6Q_perm/L6
                                   net (fanout=3)        0.263       6.977         nt_de_out        
 CLMA_267_660/CR1                  td                    0.227       7.204 r       CLKROUTE_110/CR  
                                   net (fanout=3)        0.121       7.325         ntR1855          
 CLMA_267_660/COUT                 td                    0.382       7.707 f       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       7.707         ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/_N9320
 CLMA_267_666/COUT                 td                    0.085       7.792 f       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       7.792         ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/_N9324
 CLMA_267_672/Y0                   td                    0.068       7.860 r       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_AQ_perm/Y
                                   net (fanout=2)        2.032       9.892         ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N89 [8]
 CLMS_267_679/C4                                                           r       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/I4

 Data arrival time                                                   9.892         Logic Levels: 7  
                                                                                   Logic: 1.335ns(22.926%), Route: 4.488ns(77.074%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000    1000.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948    1000.948         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.143    1001.091 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515    1001.606         ntclkbufg_0      
 HCKB_213_536/CLKOUT               td                    0.245    1001.851 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=122)      0.380    1002.231         ntR1882          
 CLMS_267_679/CLK                                                          r       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.318    1002.549                          
 clock uncertainty                                      -0.150    1002.399                          

 Setup time                                             -0.128    1002.271                          

 Data required time                                               1002.271                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.271                          
 Data arrival time                                                   9.892                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.379                          
====================================================================================================

====================================================================================================

Startpoint  : vga_ctrl_inst/cnt_h[4]/opit_0_AQ_perm/CLK
Endpoint    : ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N171.eq_4/gateop_perm/I2
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.616  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.135
  Launch Clock Delay      :  4.069
  Clock Pessimism Removal :  0.318

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.168       1.280 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       1.882         ntclkbufg_0      
 HCKB_213_536/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=122)      0.580       2.749         ntR1882          
 CLMA_219_769/CR2                  td                    0.222       2.971 r       CLKROUTE_136/CR  
                                   net (fanout=4)        1.098       4.069         ntR1890          
 CLMA_219_636/CLK                                                          r       vga_ctrl_inst/cnt_h[4]/opit_0_AQ_perm/CLK

 CLMA_219_636/Q3                   tco                   0.203       4.272 r       vga_ctrl_inst/cnt_h[4]/opit_0_AQ_perm/Q
                                   net (fanout=4)        0.380       4.652         vga_ctrl_inst/cnt_h [4]
 CLMA_219_648/Y3                   td                    0.074       4.726 r       vga_ctrl_inst/N46_4/LUT6_inst_perm/L6
                                   net (fanout=1)        0.380       5.106         vga_ctrl_inst/_N42816_1
 CLMA_219_649/CR2                  td                    0.222       5.328 r       CLKROUTE_76/CR   
                                   net (fanout=1)        1.312       6.640         ntR1821          
 CLMS_267_649/Y0                   td                    0.074       6.714 r       vga_ctrl_inst/rgb_valid_dly/opit_0_L6Q_perm/L6
                                   net (fanout=3)        0.263       6.977         nt_de_out        
 CLMA_267_660/CR1                  td                    0.227       7.204 r       CLKROUTE_110/CR  
                                   net (fanout=3)        0.121       7.325         ntR1855          
 CLMA_267_660/COUT                 td                    0.382       7.707 f       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       7.707         ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/_N9320
 CLMA_267_666/COUT                 td                    0.085       7.792 f       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       7.792         ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/_N9324
 CLMA_267_672/Y0                   td                    0.068       7.860 r       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_AQ_perm/Y
                                   net (fanout=2)        2.032       9.892         ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N89 [8]
 CLMS_267_679/Y2                   td                    0.096       9.988 r       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/L6
                                   net (fanout=1)        0.421      10.409         ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/rrptr [8]
 CLMA_273_672/A2                                                           r       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N171.eq_4/gateop_perm/I2

 Data arrival time                                                  10.409         Logic Levels: 8  
                                                                                   Logic: 1.431ns(22.571%), Route: 4.909ns(77.429%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000    1000.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948    1000.948         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.143    1001.091 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515    1001.606         ntclkbufg_0      
 HCKB_213_536/CLKOUT               td                    0.245    1001.851 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=122)      0.479    1002.330         ntR1882          
 CLMS_267_787/CR0                  td                    0.188    1002.518 r       CLKROUTE_131/CR  
                                   net (fanout=4)        0.617    1003.135         ntR1884          
 CLMA_273_672/CLK                                                          r       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_AL5Q_perm/CLK
 clock pessimism                                         0.318    1003.453                          
 clock uncertainty                                      -0.150    1003.303                          

 Setup time                                             -0.364    1002.939                          

 Data required time                                               1002.939                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.939                          
 Data arrival time                                                  10.409                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.530                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_init_inst/cnt_wait[3]/opit_0_L6QL5Q1_perm/CLK
Endpoint    : sd_ctrl_inst/sd_init_inst/cnt_wait[0]/opit_0_L6QL5_perm/I4
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.607
  Launch Clock Delay      :  2.219
  Clock Pessimism Removal :  -0.387

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948       0.948         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.143       1.091 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       1.606         ntclkbufg_0      
 HCKB_213_514/CLKOUT               td                    0.245       1.851 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=98)       0.368       2.219         ntR1881          
 CLMS_201_805/CLK                                                          r       sd_ctrl_inst/sd_init_inst/cnt_wait[3]/opit_0_L6QL5Q1_perm/CLK

 CLMS_201_805/CR0                  tco                   0.173       2.392 f       sd_ctrl_inst/sd_init_inst/cnt_wait[3]/opit_0_L6QL5Q1_perm/L5Q
                                   net (fanout=6)        0.146       2.538         sd_ctrl_inst/sd_init_inst/cnt_wait [2]
 CLMS_201_805/B4                                                           f       sd_ctrl_inst/sd_init_inst/cnt_wait[0]/opit_0_L6QL5_perm/I4

 Data arrival time                                                   2.538         Logic Levels: 0  
                                                                                   Logic: 0.173ns(54.232%), Route: 0.146ns(45.768%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.168       1.280 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       1.882         ntclkbufg_0      
 HCKB_213_514/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=98)       0.438       2.607         ntR1881          
 CLMS_201_805/CLK                                                          r       sd_ctrl_inst/sd_init_inst/cnt_wait[0]/opit_0_L6QL5_perm/CLK
 clock pessimism                                        -0.387       2.220                          
 clock uncertainty                                       0.000       2.220                          

 Hold time                                              -0.036       2.184                          

 Data required time                                                  2.184                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.184                          
 Data arrival time                                                   2.538                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.354                          
====================================================================================================

====================================================================================================

Startpoint  : data_rd_ctrl_inst/cnt_rd[7]/opit_0_L6QL5Q1_perm/CLK
Endpoint    : data_rd_ctrl_inst/cnt_rd[5]/opit_0_L5Q_perm/I3
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.606
  Launch Clock Delay      :  2.218
  Clock Pessimism Removal :  -0.387

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948       0.948         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.143       1.091 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       1.606         ntclkbufg_0      
 HCKB_213_514/CLKOUT               td                    0.245       1.851 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=98)       0.367       2.218         ntR1881          
 CLMS_189_787/CLK                                                          r       data_rd_ctrl_inst/cnt_rd[7]/opit_0_L6QL5Q1_perm/CLK

 CLMS_189_787/CR3                  tco                   0.172       2.390 f       data_rd_ctrl_inst/cnt_rd[7]/opit_0_L6QL5Q1_perm/L5Q
                                   net (fanout=8)        0.147       2.537         data_rd_ctrl_inst/cnt_rd [0]
 CLMS_189_787/C3                                                           f       data_rd_ctrl_inst/cnt_rd[5]/opit_0_L5Q_perm/I3

 Data arrival time                                                   2.537         Logic Levels: 0  
                                                                                   Logic: 0.172ns(53.918%), Route: 0.147ns(46.082%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.168       1.280 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       1.882         ntclkbufg_0      
 HCKB_213_514/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=98)       0.437       2.606         ntR1881          
 CLMS_189_787/CLK                                                          r       data_rd_ctrl_inst/cnt_rd[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.387       2.219                          
 clock uncertainty                                       0.000       2.219                          

 Hold time                                              -0.041       2.178                          

 Data required time                                                  2.178                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.178                          
 Data arrival time                                                   2.537                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.359                          
====================================================================================================

====================================================================================================

Startpoint  : vga_ctrl_inst/cnt_v[8]/opit_0_AQ/CLK
Endpoint    : ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/I4
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.244  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.789
  Launch Clock Delay      :  2.227
  Clock Pessimism Removal :  -0.318

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948       0.948         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.143       1.091 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       1.606         ntclkbufg_0      
 HCKB_213_536/CLKOUT               td                    0.245       1.851 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=122)      0.376       2.227         ntR1882          
 CLMA_219_655/CLK                                                          r       vga_ctrl_inst/cnt_v[8]/opit_0_AQ/CLK

 CLMA_219_655/Q0                   tco                   0.158       2.385 f       vga_ctrl_inst/cnt_v[5]/opit_0_AQ_perm/Q
                                   net (fanout=4)        0.426       2.811         vga_ctrl_inst/cnt_v [5]
 CLMS_267_649/Y0                   td                    0.143       2.954 f       vga_ctrl_inst/rgb_valid_dly/opit_0_L6Q_perm/L6
                                   net (fanout=3)        0.169       3.123         nt_de_out        
 CLMA_267_660/CR1                  td                    0.182       3.305 f       CLKROUTE_110/CR  
                                   net (fanout=3)        0.087       3.392         ntR1855          
 CLMA_267_660/COUT                 td                    0.205       3.597 r       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       3.597         ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/_N9320
 CLMA_267_666/Y0                   td                    0.041       3.638 f       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[4]/opit_0_inv_AQ_perm/Y
                                   net (fanout=2)        0.166       3.804         ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N89 [4]
 CLMA_273_672/D4                                                           f       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/I4

 Data arrival time                                                   3.804         Logic Levels: 4  
                                                                                   Logic: 0.729ns(46.227%), Route: 0.848ns(53.773%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.168       1.280 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       1.882         ntclkbufg_0      
 HCKB_213_536/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=122)      0.580       2.749         ntR1882          
 CLMS_267_787/CR0                  td                    0.220       2.969 r       CLKROUTE_131/CR  
                                   net (fanout=4)        0.820       3.789         ntR1884          
 CLMA_273_672/CLK                                                          r       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.318       3.471                          
 clock uncertainty                                       0.000       3.471                          

 Hold time                                              -0.033       3.438                          

 Data required time                                                  3.438                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.438                          
 Data arrival time                                                   3.804                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.366                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[12]/opit_0_inv_AQ_perm/CLK
Endpoint    : ms7210_ctrl_iic_top_inst/rstn_temp1/opit_0/RS
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.247
  Launch Clock Delay      :  2.632
  Clock Pessimism Removal :  0.318

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.168       1.280 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       1.882         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=127)      0.463       2.632         ntR1897          
 CLMA_159_906/CLK                                                          r       rstn_1ms[12]/opit_0_inv_AQ_perm/CLK

 CLMA_159_906/Q3                   tco                   0.203       2.835 r       rstn_1ms[12]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.269       3.104         rstn_1ms[12]     
 CLMS_159_901/Y0                   td                    0.229       3.333 r       N86_10/gateop_perm/L6
                                   net (fanout=3)        0.371       3.704         _N43033          
 CLMA_159_888/Y0                   td                    0.096       3.800 r       ddr_rw_inst/axi_ctrl_inst/N127/LUT6_inst_perm/L6
                                   net (fanout=132)      2.015       5.815         ddr_rw_inst/axi_ctrl_inst/N128
 CLMA_45_702/RS                                                            r       ms7210_ctrl_iic_top_inst/rstn_temp1/opit_0/RS

 Data arrival time                                                   5.815         Logic Levels: 2  
                                                                                   Logic: 0.528ns(16.588%), Route: 2.655ns(83.412%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000    1000.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948    1000.948         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.143    1001.091 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515    1001.606         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.245    1001.851 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=127)      0.396    1002.247         ntR1897          
 CLMA_45_702/CLK                                                           r       ms7210_ctrl_iic_top_inst/rstn_temp1/opit_0/CLK
 clock pessimism                                         0.318    1002.565                          
 clock uncertainty                                      -0.150    1002.415                          

 Recovery time                                          -0.226    1002.189                          

 Data required time                                               1002.189                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.189                          
 Data arrival time                                                   5.815                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.374                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/iic_dri/trans_en/opit_0_L6Q_perm/CLK
Endpoint    : hd_scl_obuf/opit_1/OSR_IOLHR
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.241  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.522
  Launch Clock Delay      :  2.640
  Clock Pessimism Removal :  0.359

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.168       1.280 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       1.882         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=127)      0.471       2.640         ntR1897          
 CLMA_21_696/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/trans_en/opit_0_L6Q_perm/CLK

 CLMA_21_696/Q1                    tco                   0.203       2.843 r       ms7210_ctrl_iic_top_inst/iic_dri/trans_en/opit_0_L6Q_perm/L6Q
                                   net (fanout=4)        0.539       3.382         ms7210_ctrl_iic_top_inst/iic_dri/trans_en
 IOLHR_16_696/OSR_IOLHR                                                    r       hd_scl_obuf/opit_1/OSR_IOLHR

 Data arrival time                                                   3.382         Logic Levels: 0  
                                                                                   Logic: 0.203ns(27.358%), Route: 0.539ns(72.642%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000    1000.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948    1000.948         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.143    1001.091 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515    1001.606         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.245    1001.851 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=127)      0.671    1002.522         ntR1897          
 IOLHR_16_696/OCLK                                                         r       hd_scl_obuf/opit_1/OCLK
 clock pessimism                                         0.359    1002.881                          
 clock uncertainty                                      -0.150    1002.731                          

 Recovery time                                          -0.292    1002.439                          

 Data required time                                               1002.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.439                          
 Data arrival time                                                   3.382                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.057                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/iic_dri/state_reg[4]/opit_0_inv_L6Q_perm/CLK
Endpoint    : ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/ISR_IOLHR
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.205  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.485
  Launch Clock Delay      :  2.639
  Clock Pessimism Removal :  0.359

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.168       1.280 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       1.882         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=127)      0.470       2.639         ntR1897          
 CLMA_21_702/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/state_reg[4]/opit_0_inv_L6Q_perm/CLK

 CLMA_21_702/Q3                    tco                   0.203       2.842 r       ms7210_ctrl_iic_top_inst/iic_dri/state_reg[4]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=13)       0.406       3.248         ms7210_ctrl_iic_top_inst/iic_dri/state_reg [4]
 IOLHR_16_690/ISR_IOLHR                                                    r       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/ISR_IOLHR

 Data arrival time                                                   3.248         Logic Levels: 0  
                                                                                   Logic: 0.203ns(33.333%), Route: 0.406ns(66.667%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000    1000.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948    1000.948         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.143    1001.091 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515    1001.606         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.245    1001.851 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=127)      0.634    1002.485         ntR1897          
 IOLHR_16_690/ICLK                                                         r       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/ICLK
 clock pessimism                                         0.359    1002.844                          
 clock uncertainty                                      -0.150    1002.694                          

 Recovery time                                          -0.253    1002.441                          

 Data required time                                               1002.441                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.441                          
 Data arrival time                                                   3.248                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.193                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/iic_dri/state_reg[4]/opit_0_inv_L6Q_perm/CLK
Endpoint    : ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/ISR_IOLHR
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.303  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.913
  Launch Clock Delay      :  2.251
  Clock Pessimism Removal :  -0.359

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948       0.948         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.143       1.091 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       1.606         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.245       1.851 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=127)      0.400       2.251         ntR1897          
 CLMA_21_702/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/state_reg[4]/opit_0_inv_L6Q_perm/CLK

 CLMA_21_702/Q3                    tco                   0.158       2.409 f       ms7210_ctrl_iic_top_inst/iic_dri/state_reg[4]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=13)       0.245       2.654         ms7210_ctrl_iic_top_inst/iic_dri/state_reg [4]
 IOLHR_16_690/ISR_IOLHR                                                    f       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/ISR_IOLHR

 Data arrival time                                                   2.654         Logic Levels: 0  
                                                                                   Logic: 0.158ns(39.206%), Route: 0.245ns(60.794%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.168       1.280 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       1.882         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=127)      0.744       2.913         ntR1897          
 IOLHR_16_690/ICLK                                                         r       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/ICLK
 clock pessimism                                        -0.359       2.554                          
 clock uncertainty                                       0.000       2.554                          

 Removal time                                            0.012       2.566                          

 Data required time                                                  2.566                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.566                          
 Data arrival time                                                   2.654                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.088                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/iic_dri/trans_en/opit_0_L6Q_perm/CLK
Endpoint    : hd_scl_obuf/opit_1/OSR_IOLHR
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.342  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.953
  Launch Clock Delay      :  2.252
  Clock Pessimism Removal :  -0.359

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948       0.948         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.143       1.091 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       1.606         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.245       1.851 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=127)      0.401       2.252         ntR1897          
 CLMA_21_696/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/trans_en/opit_0_L6Q_perm/CLK

 CLMA_21_696/Q1                    tco                   0.158       2.410 f       ms7210_ctrl_iic_top_inst/iic_dri/trans_en/opit_0_L6Q_perm/L6Q
                                   net (fanout=4)        0.324       2.734         ms7210_ctrl_iic_top_inst/iic_dri/trans_en
 IOLHR_16_696/OSR_IOLHR                                                    f       hd_scl_obuf/opit_1/OSR_IOLHR

 Data arrival time                                                   2.734         Logic Levels: 0  
                                                                                   Logic: 0.158ns(32.780%), Route: 0.324ns(67.220%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.168       1.280 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       1.882         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=127)      0.784       2.953         ntR1897          
 IOLHR_16_696/OCLK                                                         r       hd_scl_obuf/opit_1/OCLK
 clock pessimism                                        -0.359       2.594                          
 clock uncertainty                                       0.000       2.594                          

 Removal time                                           -0.082       2.512                          

 Data required time                                                  2.512                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.512                          
 Data arrival time                                                   2.734                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.222                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : ms7210_ctrl_iic_top_inst/rstn_temp1/opit_0/RS
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.075  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.635
  Launch Clock Delay      :  2.242
  Clock Pessimism Removal :  -0.318

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948       0.948         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.143       1.091 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       1.606         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.245       1.851 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=127)      0.391       2.242         ntR1897          
 CLMS_159_895/CLK                                                          r       rstn_1ms[0]/opit_0_inv_L6Q_perm/CLK

 CLMS_159_895/Q0                   tco                   0.158       2.400 f       rstn_1ms[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=5)        0.157       2.557         rstn_1ms[0]      
 CLMA_159_888/Y0                   td                    0.143       2.700 f       ddr_rw_inst/axi_ctrl_inst/N127/LUT6_inst_perm/L6
                                   net (fanout=132)      1.395       4.095         ddr_rw_inst/axi_ctrl_inst/N128
 CLMA_45_702/RS                                                            f       ms7210_ctrl_iic_top_inst/rstn_temp1/opit_0/RS

 Data arrival time                                                   4.095         Logic Levels: 1  
                                                                                   Logic: 0.301ns(16.244%), Route: 1.552ns(83.756%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.168       1.280 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       1.882         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=127)      0.466       2.635         ntR1897          
 CLMA_45_702/CLK                                                           r       ms7210_ctrl_iic_top_inst/rstn_temp1/opit_0/CLK
 clock pessimism                                        -0.318       2.317                          
 clock uncertainty                                       0.000       2.317                          

 Removal time                                           -0.064       2.253                          

 Data required time                                                  2.253                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.253                          
 Data arrival time                                                   4.095                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.842                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[1]/opit_0_inv_L6QQ_perm/RS
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.185  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.945
  Launch Clock Delay      :  2.266
  Clock Pessimism Removal :  0.136

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       0.753         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.168       0.921 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       1.523         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_489/CLKOUT               td                    0.287       1.810 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=122)      0.456       2.266         ntR1895          
 CLMS_309_523/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/CLK

 CLMS_309_523/CR0                  tco                   0.249       2.515 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=30)       1.348       3.863         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/logic_rstn
 CLMA_357_649/RS                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[1]/opit_0_inv_L6QQ_perm/RS

 Data arrival time                                                   3.863         Logic Levels: 0  
                                                                                   Logic: 0.249ns(15.592%), Route: 1.348ns(84.408%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642    1000.642         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.143    1000.785 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515    1001.300         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_534/CLKOUT               td                    0.245    1001.545 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=1)        0.400    1001.945         ntR1896          
 CLMA_357_649/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[1]/opit_0_inv_L6QQ_perm/CLK
 clock pessimism                                         0.136    1002.081                          
 clock uncertainty                                      -0.150    1001.931                          

 Recovery time                                          -0.226    1001.705                          

 Data required time                                               1001.705                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.705                          
 Data arrival time                                                   3.863                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.842                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[1]/opit_0_inv_L6QQ_perm/RS
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.061  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.940
  Launch Clock Delay      :  2.266
  Clock Pessimism Removal :  0.265

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       0.753         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.168       0.921 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       1.523         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_489/CLKOUT               td                    0.287       1.810 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=122)      0.456       2.266         ntR1895          
 CLMS_309_523/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/CLK

 CLMS_309_523/CR0                  tco                   0.249       2.515 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=30)       0.921       3.436         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/logic_rstn
 CLMA_357_529/RS                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[1]/opit_0_inv_L6QQ_perm/RS

 Data arrival time                                                   3.436         Logic Levels: 0  
                                                                                   Logic: 0.249ns(21.282%), Route: 0.921ns(78.718%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642    1000.642         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.143    1000.785 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515    1001.300         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_489/CLKOUT               td                    0.245    1001.545 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=122)      0.395    1001.940         ntR1895          
 CLMA_357_529/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[1]/opit_0_inv_L6QQ_perm/CLK
 clock pessimism                                         0.265    1002.205                          
 clock uncertainty                                      -0.150    1002.055                          

 Recovery time                                          -0.226    1001.829                          

 Data required time                                               1001.829                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.829                          
 Data arrival time                                                   3.436                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.393                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_srl/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[1]/opit_0_inv_L5Q_perm/RS
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.061  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.935
  Launch Clock Delay      :  2.261
  Clock Pessimism Removal :  0.265

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       0.753         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.168       0.921 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       1.523         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_489/CLKOUT               td                    0.287       1.810 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=122)      0.451       2.261         ntR1895          
 CLMA_285_516/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_srl/CLK

 CLMA_285_516/CR0                  tco                   0.249       2.510 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_srl/CR0
                                   net (fanout=31)       0.905       3.415         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_seq_rstn
 CLMA_327_528/RS                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.415         Logic Levels: 0  
                                                                                   Logic: 0.249ns(21.577%), Route: 0.905ns(78.423%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642    1000.642         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.143    1000.785 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515    1001.300         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_489/CLKOUT               td                    0.245    1001.545 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=122)      0.390    1001.935         ntR1895          
 CLMA_327_528/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.265    1002.200                          
 clock uncertainty                                      -0.150    1002.050                          

 Recovery time                                          -0.226    1001.824                          

 Data required time                                               1001.824                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.824                          
 Data arrival time                                                   3.415                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.409                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_srl/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/RS
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.263
  Launch Clock Delay      :  1.926
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       0.642         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.143       0.785 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       1.300         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_489/CLKOUT               td                    0.245       1.545 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=122)      0.381       1.926         ntR1895          
 CLMA_285_516/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_srl/CLK

 CLMA_285_516/CR0                  tco                   0.173       2.099 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_srl/CR0
                                   net (fanout=31)       0.222       2.321         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_seq_rstn
 CLMS_285_529/RS                                                           f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.321         Logic Levels: 0  
                                                                                   Logic: 0.173ns(43.797%), Route: 0.222ns(56.203%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       0.753         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.168       0.921 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       1.523         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_489/CLKOUT               td                    0.287       1.810 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=122)      0.453       2.263         ntR1895          
 CLMS_285_529/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.306       1.957                          
 clock uncertainty                                       0.000       1.957                          

 Removal time                                           -0.064       1.893                          

 Data required time                                                  1.893                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.893                          
 Data arrival time                                                   2.321                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.428                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_srl/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[2]/opit_0_inv_L6QL5Q_perm/RS
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.263
  Launch Clock Delay      :  1.926
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       0.642         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.143       0.785 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       1.300         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_489/CLKOUT               td                    0.245       1.545 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=122)      0.381       1.926         ntR1895          
 CLMA_285_516/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_srl/CLK

 CLMA_285_516/CR0                  tco                   0.173       2.099 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_srl/CR0
                                   net (fanout=31)       0.222       2.321         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_seq_rstn
 CLMA_291_522/RS                                                           f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[2]/opit_0_inv_L6QL5Q_perm/RS

 Data arrival time                                                   2.321         Logic Levels: 0  
                                                                                   Logic: 0.173ns(43.797%), Route: 0.222ns(56.203%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       0.753         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.168       0.921 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       1.523         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_489/CLKOUT               td                    0.287       1.810 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=122)      0.453       2.263         ntR1895          
 CLMA_291_522/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[2]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.306       1.957                          
 clock uncertainty                                       0.000       1.957                          

 Removal time                                           -0.064       1.893                          

 Data required time                                                  1.893                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.893                          
 Data arrival time                                                   2.321                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.428                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_srl/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L6QL5Q_perm/RS
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.263
  Launch Clock Delay      :  1.926
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       0.642         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.143       0.785 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       1.300         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_489/CLKOUT               td                    0.245       1.545 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=122)      0.381       1.926         ntR1895          
 CLMA_285_516/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_srl/CLK

 CLMA_285_516/CR0                  tco                   0.173       2.099 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_srl/CR0
                                   net (fanout=31)       0.222       2.321         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_seq_rstn
 CLMA_291_522/RS                                                           f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L6QL5Q_perm/RS

 Data arrival time                                                   2.321         Logic Levels: 0  
                                                                                   Logic: 0.173ns(43.797%), Route: 0.222ns(56.203%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       0.753         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.168       0.921 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       1.523         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_489/CLKOUT               td                    0.287       1.810 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=122)      0.453       2.263         ntR1895          
 CLMA_291_522/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.306       1.957                          
 clock uncertainty                                       0.000       1.957                          

 Removal time                                           -0.064       1.893                          

 Data required time                                                  1.893                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.893                          
 Data arrival time                                                   2.321                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.428                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrc_rstn_sync/sig_async_r1[0]/opit_0_srl/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[5][0]/opit_0_inv/RS
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.074  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  -2.224
  Launch Clock Delay      :  2.633
  Clock Pessimism Removal :  4.783

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.369       0.369 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       1.122         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.168       1.290 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       1.892         ddr_rw_inst/ui_clk
 HCKB_213_535/CLKOUT               td                    0.287       2.179 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=2435)     0.454       2.633         ntR1898          
 CLMA_303_691/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrc_rstn_sync/sig_async_r1[0]/opit_0_srl/CLK

 CLMA_303_691/CR0                  tco                   0.202       2.835 f       ddr_rw_inst/axi_ddr_inst/u_ddrc_rstn_sync/sig_async_r1[0]/opit_0_srl/CR0
                                   net (fanout=309)      1.641       4.476         ddr_rw_inst/axi_ddr_inst/ddrc_rstn
 CLMA_261_528/RSCO                 td                    0.094       4.570 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[7].twra2act_timing/timing_cnt[0]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       4.570         ntR214           
 CLMA_261_534/RSCO                 td                    0.075       4.645 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[7].twra2act_timing/timing_cnt[4]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       4.645         ntR213           
 CLMA_261_540/RSCO                 td                    0.075       4.720 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[6].trda2act_timing/timing_cnt[0]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       4.720         ntR212           
 CLMA_261_546/RSCO                 td                    0.075       4.795 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[7].trc_timing/timing_cnt[4]/opit_0_inv_L6QL5Q1_perm/RSCO
                                   net (fanout=3)        0.000       4.795         ntR211           
 CLMA_261_552/RSCO                 td                    0.075       4.870 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[5].trda2act_timing/timing_cnt[1]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       4.870         ntR210           
 CLMA_261_558/RSCO                 td                    0.075       4.945 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt2[3]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=4)        0.000       4.945         ntR209           
 CLMA_261_564/RSCO                 td                    0.075       5.020 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt2[3]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=4)        0.000       5.020         ntR208           
 CLMA_261_570/RSCO                 td                    0.075       5.095 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt1[4]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       5.095         ntR207           
 CLMA_261_576/RSCO                 td                    0.075       5.170 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt2[3]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=5)        0.000       5.170         ntR206           
 CLMA_261_582/RSCO                 td                    0.075       5.245 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt1[0]/opit_0_inv_L5Q_perm/RSCO
                                   net (fanout=2)        0.000       5.245         ntR205           
 CLMA_261_588/RSCO                 td                    0.075       5.320 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[21]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       5.320         ntR204           
 CLMA_261_594/RSCO                 td                    0.075       5.395 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[39]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=2)        0.000       5.395         ntR203           
 CLMA_261_600/RSCO                 td                    0.075       5.470 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[27]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       5.470         ntR202           
 CLMA_261_606/RSCO                 td                    0.075       5.545 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[24]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       5.545         ntR201           
 CLMA_261_612/RSCO                 td                    0.075       5.620 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_valid_d1/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.620         ntR200           
 CLMA_261_618/RSCO                 td                    0.075       5.695 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[25]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       5.695         ntR199           
 CLMA_261_624/RSCO                 td                    0.075       5.770 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[21]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.770         ntR198           
 CLMA_261_630/RSCO                 td                    0.075       5.845 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[52]/opit_0_inv/RSCO
                                   net (fanout=3)        0.000       5.845         ntR197           
 CLMA_261_636/RSCO                 td                    0.075       5.920 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[6][13]/opit_0_inv/RSCO
                                   net (fanout=3)        0.000       5.920         ntR196           
 CLMA_261_642/RSCO                 td                    0.075       5.995 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[4][14]/opit_0_inv/RSCO
                                   net (fanout=2)        0.000       5.995         ntR195           
 CLMA_261_648/RSCO                 td                    0.075       6.070 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[53]/opit_0_inv_L7Q_perm/RSCO
                                   net (fanout=3)        0.000       6.070         ntR194           
 CLMA_261_654/RSCO                 td                    0.075       6.145 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[4][13]/opit_0_inv/RSCO
                                   net (fanout=1)        0.000       6.145         ntR193           
 CLMA_261_660/RSCO                 td                    0.075       6.220 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[46]/opit_0_inv_L7Q_perm/RSCO
                                   net (fanout=3)        0.000       6.220         ntR192           
 CLMA_261_666/RSCO                 td                    0.075       6.295 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[0][6]/opit_0_inv/RSCO
                                   net (fanout=1)        0.000       6.295         ntR191           
 CLMA_261_672/RSCI                                                         r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[5][0]/opit_0_inv/RS

 Data arrival time                                                   6.295         Logic Levels: 24 
                                                                                   Logic: 2.021ns(55.188%), Route: 1.641ns(44.812%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000    1000.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -4.149     995.851 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642     996.493         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.143     996.636 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515     997.151         ddr_rw_inst/ui_clk
 HCKB_213_535/CLKOUT               td                    0.245     997.396 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=2435)     0.380     997.776         ntR1898          
 CLMA_261_672/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[5][0]/opit_0_inv/CLK
 clock pessimism                                         4.783    1002.559                          
 clock uncertainty                                      -0.150    1002.409                          

 Recovery time                                          -0.226    1002.183                          

 Data required time                                               1002.183                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.183                          
 Data arrival time                                                   6.295                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.888                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrc_rstn_sync/sig_async_r1[0]/opit_0_srl/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[0][0]/opit_0_inv/RS
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.073  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  -2.223
  Launch Clock Delay      :  2.633
  Clock Pessimism Removal :  4.783

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.369       0.369 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       1.122         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.168       1.290 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       1.892         ddr_rw_inst/ui_clk
 HCKB_213_535/CLKOUT               td                    0.287       2.179 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=2435)     0.454       2.633         ntR1898          
 CLMA_303_691/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrc_rstn_sync/sig_async_r1[0]/opit_0_srl/CLK

 CLMA_303_691/CR0                  tco                   0.202       2.835 f       ddr_rw_inst/axi_ddr_inst/u_ddrc_rstn_sync/sig_async_r1[0]/opit_0_srl/CR0
                                   net (fanout=309)      1.641       4.476         ddr_rw_inst/axi_ddr_inst/ddrc_rstn
 CLMA_261_528/RSCO                 td                    0.094       4.570 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[7].twra2act_timing/timing_cnt[0]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       4.570         ntR214           
 CLMA_261_534/RSCO                 td                    0.075       4.645 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[7].twra2act_timing/timing_cnt[4]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       4.645         ntR213           
 CLMA_261_540/RSCO                 td                    0.075       4.720 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[6].trda2act_timing/timing_cnt[0]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       4.720         ntR212           
 CLMA_261_546/RSCO                 td                    0.075       4.795 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[7].trc_timing/timing_cnt[4]/opit_0_inv_L6QL5Q1_perm/RSCO
                                   net (fanout=3)        0.000       4.795         ntR211           
 CLMA_261_552/RSCO                 td                    0.075       4.870 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[5].trda2act_timing/timing_cnt[1]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       4.870         ntR210           
 CLMA_261_558/RSCO                 td                    0.075       4.945 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt2[3]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=4)        0.000       4.945         ntR209           
 CLMA_261_564/RSCO                 td                    0.075       5.020 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt2[3]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=4)        0.000       5.020         ntR208           
 CLMA_261_570/RSCO                 td                    0.075       5.095 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt1[4]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       5.095         ntR207           
 CLMA_261_576/RSCO                 td                    0.075       5.170 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt2[3]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=5)        0.000       5.170         ntR206           
 CLMA_261_582/RSCO                 td                    0.075       5.245 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt1[0]/opit_0_inv_L5Q_perm/RSCO
                                   net (fanout=2)        0.000       5.245         ntR205           
 CLMA_261_588/RSCO                 td                    0.075       5.320 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[21]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       5.320         ntR204           
 CLMA_261_594/RSCO                 td                    0.075       5.395 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[39]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=2)        0.000       5.395         ntR203           
 CLMA_261_600/RSCO                 td                    0.075       5.470 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[27]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       5.470         ntR202           
 CLMA_261_606/RSCO                 td                    0.075       5.545 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[24]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       5.545         ntR201           
 CLMA_261_612/RSCO                 td                    0.075       5.620 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_valid_d1/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.620         ntR200           
 CLMA_261_618/RSCO                 td                    0.075       5.695 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[25]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       5.695         ntR199           
 CLMA_261_624/RSCO                 td                    0.075       5.770 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[21]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.770         ntR198           
 CLMA_261_630/RSCO                 td                    0.075       5.845 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[52]/opit_0_inv/RSCO
                                   net (fanout=3)        0.000       5.845         ntR197           
 CLMA_261_636/RSCO                 td                    0.075       5.920 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[6][13]/opit_0_inv/RSCO
                                   net (fanout=3)        0.000       5.920         ntR196           
 CLMA_261_642/RSCO                 td                    0.075       5.995 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[4][14]/opit_0_inv/RSCO
                                   net (fanout=2)        0.000       5.995         ntR195           
 CLMA_261_648/RSCO                 td                    0.075       6.070 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[53]/opit_0_inv_L7Q_perm/RSCO
                                   net (fanout=3)        0.000       6.070         ntR194           
 CLMA_261_654/RSCO                 td                    0.075       6.145 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[4][13]/opit_0_inv/RSCO
                                   net (fanout=1)        0.000       6.145         ntR193           
 CLMA_261_660/RSCO                 td                    0.075       6.220 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[46]/opit_0_inv_L7Q_perm/RSCO
                                   net (fanout=3)        0.000       6.220         ntR192           
 CLMA_261_666/RSCI                                                         r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[0][0]/opit_0_inv/RS

 Data arrival time                                                   6.220         Logic Levels: 23 
                                                                                   Logic: 1.946ns(54.251%), Route: 1.641ns(45.749%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000    1000.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -4.149     995.851 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642     996.493         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.143     996.636 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515     997.151         ddr_rw_inst/ui_clk
 HCKB_213_535/CLKOUT               td                    0.245     997.396 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=2435)     0.381     997.777         ntR1898          
 CLMA_261_666/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[0][0]/opit_0_inv/CLK
 clock pessimism                                         4.783    1002.560                          
 clock uncertainty                                      -0.150    1002.410                          

 Recovery time                                          -0.226    1002.184                          

 Data required time                                               1002.184                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.184                          
 Data arrival time                                                   6.220                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.964                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrc_rstn_sync/sig_async_r1[0]/opit_0_srl/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[0][3]/opit_0_inv/RS
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.073  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  -2.223
  Launch Clock Delay      :  2.633
  Clock Pessimism Removal :  4.783

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.369       0.369 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       1.122         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.168       1.290 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       1.892         ddr_rw_inst/ui_clk
 HCKB_213_535/CLKOUT               td                    0.287       2.179 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=2435)     0.454       2.633         ntR1898          
 CLMA_303_691/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrc_rstn_sync/sig_async_r1[0]/opit_0_srl/CLK

 CLMA_303_691/CR0                  tco                   0.202       2.835 f       ddr_rw_inst/axi_ddr_inst/u_ddrc_rstn_sync/sig_async_r1[0]/opit_0_srl/CR0
                                   net (fanout=309)      1.641       4.476         ddr_rw_inst/axi_ddr_inst/ddrc_rstn
 CLMA_261_528/RSCO                 td                    0.094       4.570 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[7].twra2act_timing/timing_cnt[0]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       4.570         ntR214           
 CLMA_261_534/RSCO                 td                    0.075       4.645 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[7].twra2act_timing/timing_cnt[4]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       4.645         ntR213           
 CLMA_261_540/RSCO                 td                    0.075       4.720 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[6].trda2act_timing/timing_cnt[0]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       4.720         ntR212           
 CLMA_261_546/RSCO                 td                    0.075       4.795 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[7].trc_timing/timing_cnt[4]/opit_0_inv_L6QL5Q1_perm/RSCO
                                   net (fanout=3)        0.000       4.795         ntR211           
 CLMA_261_552/RSCO                 td                    0.075       4.870 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[5].trda2act_timing/timing_cnt[1]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       4.870         ntR210           
 CLMA_261_558/RSCO                 td                    0.075       4.945 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt2[3]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=4)        0.000       4.945         ntR209           
 CLMA_261_564/RSCO                 td                    0.075       5.020 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt2[3]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=4)        0.000       5.020         ntR208           
 CLMA_261_570/RSCO                 td                    0.075       5.095 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt1[4]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       5.095         ntR207           
 CLMA_261_576/RSCO                 td                    0.075       5.170 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt2[3]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=5)        0.000       5.170         ntR206           
 CLMA_261_582/RSCO                 td                    0.075       5.245 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt1[0]/opit_0_inv_L5Q_perm/RSCO
                                   net (fanout=2)        0.000       5.245         ntR205           
 CLMA_261_588/RSCO                 td                    0.075       5.320 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[21]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       5.320         ntR204           
 CLMA_261_594/RSCO                 td                    0.075       5.395 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[39]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=2)        0.000       5.395         ntR203           
 CLMA_261_600/RSCO                 td                    0.075       5.470 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[27]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       5.470         ntR202           
 CLMA_261_606/RSCO                 td                    0.075       5.545 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[24]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       5.545         ntR201           
 CLMA_261_612/RSCO                 td                    0.075       5.620 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_valid_d1/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.620         ntR200           
 CLMA_261_618/RSCO                 td                    0.075       5.695 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[25]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       5.695         ntR199           
 CLMA_261_624/RSCO                 td                    0.075       5.770 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[21]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.770         ntR198           
 CLMA_261_630/RSCO                 td                    0.075       5.845 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[52]/opit_0_inv/RSCO
                                   net (fanout=3)        0.000       5.845         ntR197           
 CLMA_261_636/RSCO                 td                    0.075       5.920 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[6][13]/opit_0_inv/RSCO
                                   net (fanout=3)        0.000       5.920         ntR196           
 CLMA_261_642/RSCO                 td                    0.075       5.995 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[4][14]/opit_0_inv/RSCO
                                   net (fanout=2)        0.000       5.995         ntR195           
 CLMA_261_648/RSCO                 td                    0.075       6.070 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[53]/opit_0_inv_L7Q_perm/RSCO
                                   net (fanout=3)        0.000       6.070         ntR194           
 CLMA_261_654/RSCO                 td                    0.075       6.145 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[4][13]/opit_0_inv/RSCO
                                   net (fanout=1)        0.000       6.145         ntR193           
 CLMA_261_660/RSCO                 td                    0.075       6.220 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[46]/opit_0_inv_L7Q_perm/RSCO
                                   net (fanout=3)        0.000       6.220         ntR192           
 CLMA_261_666/RSCI                                                         r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[0][3]/opit_0_inv/RS

 Data arrival time                                                   6.220         Logic Levels: 23 
                                                                                   Logic: 1.946ns(54.251%), Route: 1.641ns(45.749%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000    1000.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -4.149     995.851 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642     996.493         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.143     996.636 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515     997.151         ddr_rw_inst/ui_clk
 HCKB_213_535/CLKOUT               td                    0.245     997.396 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=2435)     0.381     997.777         ntR1898          
 CLMA_261_666/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[0][3]/opit_0_inv/CLK
 clock pessimism                                         4.783    1002.560                          
 clock uncertainty                                      -0.150    1002.410                          

 Recovery time                                          -0.226    1002.184                          

 Data required time                                               1002.184                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.184                          
 Data arrival time                                                   6.220                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.964                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/up_dn_cnt[1]/opit_0_inv_L6QL5Q_perm/RS
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.633
  Launch Clock Delay      :  -2.221
  Clock Pessimism Removal :  -4.824

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -4.149      -4.149 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      -3.507         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.143      -3.364 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515      -2.849         ddr_rw_inst/ui_clk
 HCKB_213_486/CLKOUT               td                    0.245      -2.604 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=765)      0.383      -2.221         ntR1899          
 CLMA_333_480/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK

 CLMA_333_480/CR0                  tco                   0.173      -2.048 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CR0
                                   net (fanout=5)        0.144      -1.904         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_rstn_synced
 CLMA_333_486/RS                                                           f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/up_dn_cnt[1]/opit_0_inv_L6QL5Q_perm/RS

 Data arrival time                                                  -1.904         Logic Levels: 0  
                                                                                   Logic: 0.173ns(54.574%), Route: 0.144ns(45.426%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.369       0.369 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       1.122         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.168       1.290 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       1.892         ddr_rw_inst/ui_clk
 HCKB_213_486/CLKOUT               td                    0.287       2.179 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=765)      0.454       2.633         ntR1899          
 CLMA_333_486/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/up_dn_cnt[1]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -4.824      -2.191                          
 clock uncertainty                                       0.000      -2.191                          

 Removal time                                           -0.064      -2.255                          

 Data required time                                                 -2.255                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 -2.255                          
 Data arrival time                                                  -1.904                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.351                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/up_dn_cnt[2]/opit_0_inv_L6Q_LUT6DQL5_perm/RS
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.633
  Launch Clock Delay      :  -2.221
  Clock Pessimism Removal :  -4.824

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -4.149      -4.149 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      -3.507         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.143      -3.364 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515      -2.849         ddr_rw_inst/ui_clk
 HCKB_213_486/CLKOUT               td                    0.245      -2.604 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=765)      0.383      -2.221         ntR1899          
 CLMA_333_480/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK

 CLMA_333_480/CR0                  tco                   0.173      -2.048 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CR0
                                   net (fanout=5)        0.144      -1.904         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_rstn_synced
 CLMA_333_486/RS                                                           f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/up_dn_cnt[2]/opit_0_inv_L6Q_LUT6DQL5_perm/RS

 Data arrival time                                                  -1.904         Logic Levels: 0  
                                                                                   Logic: 0.173ns(54.574%), Route: 0.144ns(45.426%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.369       0.369 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       1.122         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.168       1.290 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       1.892         ddr_rw_inst/ui_clk
 HCKB_213_486/CLKOUT               td                    0.287       2.179 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=765)      0.454       2.633         ntR1899          
 CLMA_333_486/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/up_dn_cnt[2]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
 clock pessimism                                        -4.824      -2.191                          
 clock uncertainty                                       0.000      -2.191                          

 Removal time                                           -0.064      -2.255                          

 Data required time                                                 -2.255                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 -2.255                          
 Data arrival time                                                  -1.904                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.351                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/ddrphy_cpd_lock/opit_0_inv_L6Q_perm/RS
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.070  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.632
  Launch Clock Delay      :  -2.221
  Clock Pessimism Removal :  -4.783

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -4.149      -4.149 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      -3.507         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.143      -3.364 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515      -2.849         ddr_rw_inst/ui_clk
 HCKB_213_486/CLKOUT               td                    0.245      -2.604 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=765)      0.383      -2.221         ntR1899          
 CLMA_333_480/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK

 CLMA_333_480/CR0                  tco                   0.173      -2.048 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CR0
                                   net (fanout=5)        0.222      -1.826         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_rstn_synced
 CLMS_327_487/RS                                                           f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/ddrphy_cpd_lock/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                  -1.826         Logic Levels: 0  
                                                                                   Logic: 0.173ns(43.797%), Route: 0.222ns(56.203%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.369       0.369 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       1.122         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.168       1.290 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       1.892         ddr_rw_inst/ui_clk
 HCKB_213_486/CLKOUT               td                    0.287       2.179 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=765)      0.453       2.632         ntR1899          
 CLMS_327_487/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/ddrphy_cpd_lock/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -4.783      -2.151                          
 clock uncertainty                                       0.000      -2.151                          

 Removal time                                           -0.064      -2.215                          

 Data required time                                                 -2.215                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 -2.215                          
 Data arrival time                                                  -1.826                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.389                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK
Endpoint    : data_rd_ctrl_inst/rd_addr[31]/opit_0_AQ_perm/RS
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.068  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.220
  Launch Clock Delay      :  2.606
  Clock Pessimism Removal :  0.318

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.168       1.280 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       1.882         ntclkbufg_0      
 HCKB_213_514/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=98)       0.437       2.606         ntR1881          
 CLMA_195_793/CLK                                                          r       sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK

 CLMA_195_793/Q0                   tco                   0.203       2.809 r       sd_ctrl_inst/sd_init_inst/init_end/opit_0/Q
                                   net (fanout=7)        0.720       3.529         nt_led[7]        
 CLMS_159_817/CR0                  td                    0.212       3.741 r       sd_ctrl_inst/sd_init_inst/N227/gateop_LUT6DL5_perm/L5
                                   net (fanout=18)       0.742       4.483         data_rd_ctrl_inst/N92
 CLMS_207_775/RSCO                 td                    0.098       4.581 r       data_rd_ctrl_inst/rd_addr[4]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       4.581         ntR124           
 CLMS_207_781/RSCO                 td                    0.075       4.656 r       data_rd_ctrl_inst/rd_addr[8]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       4.656         ntR123           
 CLMS_207_787/RSCO                 td                    0.075       4.731 r       data_rd_ctrl_inst/rd_addr[12]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       4.731         ntR122           
 CLMS_207_793/RSCO                 td                    0.075       4.806 r       data_rd_ctrl_inst/rd_addr[16]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       4.806         ntR121           
 CLMS_207_799/RSCO                 td                    0.075       4.881 r       data_rd_ctrl_inst/rd_addr[20]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       4.881         ntR120           
 CLMS_207_805/RSCO                 td                    0.075       4.956 r       data_rd_ctrl_inst/rd_addr[24]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       4.956         ntR119           
 CLMS_207_811/RSCO                 td                    0.075       5.031 r       data_rd_ctrl_inst/rd_addr[28]/opit_0_AQ_perm/RSCO
                                   net (fanout=3)        0.000       5.031         ntR118           
 CLMS_207_817/RSCI                                                         r       data_rd_ctrl_inst/rd_addr[31]/opit_0_AQ_perm/RS

 Data arrival time                                                   5.031         Logic Levels: 8  
                                                                                   Logic: 0.963ns(39.711%), Route: 1.462ns(60.289%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000    1000.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948    1000.948         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.143    1001.091 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515    1001.606         ntclkbufg_0      
 HCKB_213_514/CLKOUT               td                    0.245    1001.851 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=98)       0.369    1002.220         ntR1881          
 CLMS_207_817/CLK                                                          r       data_rd_ctrl_inst/rd_addr[31]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.318    1002.538                          
 clock uncertainty                                      -0.150    1002.388                          

 Recovery time                                          -0.226    1002.162                          

 Data required time                                               1002.162                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.162                          
 Data arrival time                                                   5.031                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.131                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK
Endpoint    : data_rd_ctrl_inst/rd_addr[28]/opit_0_AQ_perm/RS
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.219
  Launch Clock Delay      :  2.606
  Clock Pessimism Removal :  0.318

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.168       1.280 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       1.882         ntclkbufg_0      
 HCKB_213_514/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=98)       0.437       2.606         ntR1881          
 CLMA_195_793/CLK                                                          r       sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK

 CLMA_195_793/Q0                   tco                   0.203       2.809 r       sd_ctrl_inst/sd_init_inst/init_end/opit_0/Q
                                   net (fanout=7)        0.720       3.529         nt_led[7]        
 CLMS_159_817/CR0                  td                    0.212       3.741 r       sd_ctrl_inst/sd_init_inst/N227/gateop_LUT6DL5_perm/L5
                                   net (fanout=18)       0.742       4.483         data_rd_ctrl_inst/N92
 CLMS_207_775/RSCO                 td                    0.098       4.581 r       data_rd_ctrl_inst/rd_addr[4]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       4.581         ntR124           
 CLMS_207_781/RSCO                 td                    0.075       4.656 r       data_rd_ctrl_inst/rd_addr[8]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       4.656         ntR123           
 CLMS_207_787/RSCO                 td                    0.075       4.731 r       data_rd_ctrl_inst/rd_addr[12]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       4.731         ntR122           
 CLMS_207_793/RSCO                 td                    0.075       4.806 r       data_rd_ctrl_inst/rd_addr[16]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       4.806         ntR121           
 CLMS_207_799/RSCO                 td                    0.075       4.881 r       data_rd_ctrl_inst/rd_addr[20]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       4.881         ntR120           
 CLMS_207_805/RSCO                 td                    0.075       4.956 r       data_rd_ctrl_inst/rd_addr[24]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       4.956         ntR119           
 CLMS_207_811/RSCI                                                         r       data_rd_ctrl_inst/rd_addr[28]/opit_0_AQ_perm/RS

 Data arrival time                                                   4.956         Logic Levels: 7  
                                                                                   Logic: 0.888ns(37.787%), Route: 1.462ns(62.213%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000    1000.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948    1000.948         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.143    1001.091 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515    1001.606         ntclkbufg_0      
 HCKB_213_514/CLKOUT               td                    0.245    1001.851 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=98)       0.368    1002.219         ntR1881          
 CLMS_207_811/CLK                                                          r       data_rd_ctrl_inst/rd_addr[28]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.318    1002.537                          
 clock uncertainty                                      -0.150    1002.387                          

 Recovery time                                          -0.226    1002.161                          

 Data required time                                               1002.161                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.161                          
 Data arrival time                                                   4.956                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.205                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK
Endpoint    : data_rd_ctrl_inst/cnt_wait[25]/opit_0_AQ_perm/RS
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.062  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.226
  Launch Clock Delay      :  2.606
  Clock Pessimism Removal :  0.318

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.168       1.280 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       1.882         ntclkbufg_0      
 HCKB_213_514/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=98)       0.437       2.606         ntR1881          
 CLMA_195_793/CLK                                                          r       sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK

 CLMA_195_793/Q0                   tco                   0.203       2.809 r       sd_ctrl_inst/sd_init_inst/init_end/opit_0/Q
                                   net (fanout=7)        0.720       3.529         nt_led[7]        
 CLMS_159_817/CR0                  td                    0.212       3.741 r       sd_ctrl_inst/sd_init_inst/N227/gateop_LUT6DL5_perm/L5
                                   net (fanout=18)       0.709       4.450         data_rd_ctrl_inst/N92
 CLMS_183_787/RSCO                 td                    0.098       4.548 r       data_rd_ctrl_inst/cnt_wait[4]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       4.548         ntR117           
 CLMS_183_793/RSCO                 td                    0.075       4.623 r       data_rd_ctrl_inst/cnt_wait[8]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       4.623         ntR116           
 CLMS_183_799/RSCO                 td                    0.075       4.698 r       data_rd_ctrl_inst/cnt_wait[12]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       4.698         ntR115           
 CLMS_183_805/RSCO                 td                    0.075       4.773 r       data_rd_ctrl_inst/cnt_wait[16]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       4.773         ntR114           
 CLMS_183_811/RSCO                 td                    0.075       4.848 r       data_rd_ctrl_inst/cnt_wait[20]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       4.848         ntR113           
 CLMS_183_817/RSCO                 td                    0.075       4.923 r       data_rd_ctrl_inst/cnt_wait[24]/opit_0_AQ_perm/RSCO
                                   net (fanout=1)        0.000       4.923         ntR112           
 CLMS_183_823/RSCI                                                         r       data_rd_ctrl_inst/cnt_wait[25]/opit_0_AQ_perm/RS

 Data arrival time                                                   4.923         Logic Levels: 7  
                                                                                   Logic: 0.888ns(38.325%), Route: 1.429ns(61.675%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000    1000.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948    1000.948         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.143    1001.091 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515    1001.606         ntclkbufg_0      
 HCKB_213_514/CLKOUT               td                    0.245    1001.851 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=98)       0.375    1002.226         ntR1881          
 CLMS_183_823/CLK                                                          r       data_rd_ctrl_inst/cnt_wait[25]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.318    1002.544                          
 clock uncertainty                                      -0.150    1002.394                          

 Recovery time                                          -0.226    1002.168                          

 Data required time                                               1002.168                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.168                          
 Data arrival time                                                   4.923                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.245                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK
Endpoint    : data_rd_ctrl_inst/state_reg[0]/opit_0_L6QL5Q_perm/RS
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.608
  Launch Clock Delay      :  2.218
  Clock Pessimism Removal :  -0.359

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948       0.948         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.143       1.091 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       1.606         ntclkbufg_0      
 HCKB_213_514/CLKOUT               td                    0.245       1.851 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=98)       0.367       2.218         ntR1881          
 CLMA_195_793/CLK                                                          r       sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK

 CLMA_195_793/Q0                   tco                   0.158       2.376 f       sd_ctrl_inst/sd_init_inst/init_end/opit_0/Q
                                   net (fanout=7)        0.458       2.834         nt_led[7]        
 CLMS_159_817/CR0                  td                    0.158       2.992 f       sd_ctrl_inst/sd_init_inst/N227/gateop_LUT6DL5_perm/L5
                                   net (fanout=18)       0.350       3.342         data_rd_ctrl_inst/N92
 CLMA_189_798/RS                                                           f       data_rd_ctrl_inst/state_reg[0]/opit_0_L6QL5Q_perm/RS

 Data arrival time                                                   3.342         Logic Levels: 1  
                                                                                   Logic: 0.316ns(28.114%), Route: 0.808ns(71.886%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.168       1.280 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       1.882         ntclkbufg_0      
 HCKB_213_514/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=98)       0.439       2.608         ntR1881          
 CLMA_189_798/CLK                                                          r       data_rd_ctrl_inst/state_reg[0]/opit_0_L6QL5Q_perm/CLK
 clock pessimism                                        -0.359       2.249                          
 clock uncertainty                                       0.000       2.249                          

 Removal time                                           -0.064       2.185                          

 Data required time                                                  2.185                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.185                          
 Data arrival time                                                   3.342                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.157                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK
Endpoint    : data_rd_ctrl_inst/rd_en/opit_0_L6QL5Q1_perm/RS
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.066  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.602
  Launch Clock Delay      :  2.218
  Clock Pessimism Removal :  -0.318

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948       0.948         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.143       1.091 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       1.606         ntclkbufg_0      
 HCKB_213_514/CLKOUT               td                    0.245       1.851 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=98)       0.367       2.218         ntR1881          
 CLMA_195_793/CLK                                                          r       sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK

 CLMA_195_793/Q0                   tco                   0.158       2.376 f       sd_ctrl_inst/sd_init_inst/init_end/opit_0/Q
                                   net (fanout=7)        0.458       2.834         nt_led[7]        
 CLMS_159_817/CR0                  td                    0.158       2.992 f       sd_ctrl_inst/sd_init_inst/N227/gateop_LUT6DL5_perm/L5
                                   net (fanout=18)       0.414       3.406         data_rd_ctrl_inst/N92
 CLMA_207_780/RS                                                           f       data_rd_ctrl_inst/rd_en/opit_0_L6QL5Q1_perm/RS

 Data arrival time                                                   3.406         Logic Levels: 1  
                                                                                   Logic: 0.316ns(26.599%), Route: 0.872ns(73.401%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.168       1.280 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       1.882         ntclkbufg_0      
 HCKB_213_514/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=98)       0.433       2.602         ntR1881          
 CLMA_207_780/CLK                                                          r       data_rd_ctrl_inst/rd_en/opit_0_L6QL5Q1_perm/CLK
 clock pessimism                                        -0.318       2.284                          
 clock uncertainty                                       0.000       2.284                          

 Removal time                                           -0.064       2.220                          

 Data required time                                                  2.220                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.220                          
 Data arrival time                                                   3.406                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.186                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK
Endpoint    : data_rd_ctrl_inst/cnt_rd[3]/opit_0_AQ_perm/RS
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.604
  Launch Clock Delay      :  2.218
  Clock Pessimism Removal :  -0.359

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948       0.948         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.143       1.091 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       1.606         ntclkbufg_0      
 HCKB_213_514/CLKOUT               td                    0.245       1.851 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=98)       0.367       2.218         ntR1881          
 CLMA_195_793/CLK                                                          r       sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK

 CLMA_195_793/Q0                   tco                   0.158       2.376 f       sd_ctrl_inst/sd_init_inst/init_end/opit_0/Q
                                   net (fanout=7)        0.458       2.834         nt_led[7]        
 CLMS_159_817/CR0                  td                    0.158       2.992 f       sd_ctrl_inst/sd_init_inst/N227/gateop_LUT6DL5_perm/L5
                                   net (fanout=18)       0.383       3.375         data_rd_ctrl_inst/N92
 CLMS_189_775/RS                                                           f       data_rd_ctrl_inst/cnt_rd[3]/opit_0_AQ_perm/RS

 Data arrival time                                                   3.375         Logic Levels: 1  
                                                                                   Logic: 0.316ns(27.312%), Route: 0.841ns(72.688%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.168       1.280 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       1.882         ntclkbufg_0      
 HCKB_213_514/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=98)       0.435       2.604         ntR1881          
 CLMS_189_775/CLK                                                          r       data_rd_ctrl_inst/cnt_rd[3]/opit_0_AQ_perm/CLK
 clock pessimism                                        -0.359       2.245                          
 clock uncertainty                                       0.000       2.245                          

 Removal time                                           -0.064       2.181                          

 Data required time                                                  2.181                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.181                          
 Data arrival time                                                   3.375                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.194                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k/CLKB[0]
Endpoint    : b_out[6] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.168       1.280 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       1.882         ntclkbufg_0      
 HCKB_213_536/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=122)      0.581       2.750         ntR1882          
 CLMS_309_781/CR2                  td                    0.222       2.972 r       CLKROUTE_137/CR  
                                   net (fanout=1)        0.823       3.795         ntR1887          
 DRM_322_672/CLKB[0]                                                       r       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k/CLKB[0]

 DRM_322_672/QB0[3]                tco                   1.565       5.360 r       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k/QB0[3]
                                   net (fanout=1)        1.568       6.928         rd_data[3]       
 CLMA_207_654/CR2                  td                    0.296       7.224 r       vga_ctrl_inst/N87[2]/LUT6D_inst_perm/L5
                                   net (fanout=1)        2.212       9.436         nt_b_out[6]      
 IOLHR_16_324/DO_P                 td                    0.611      10.047 r       b_out_obuf[6]/opit_1/DO_P
                                   net (fanout=1)        0.000      10.047         b_out_obuf[6]/ntO
 IOBS_0_324/PAD                    td                    2.385      12.432 r       b_out_obuf[6]/opit_0/O
                                   net (fanout=1)        0.129      12.561         b_out[6]         
 R22                                                                       r       b_out[6] (port)  

 Data arrival time                                                  12.561         Logic Levels: 3  
                                                                                   Logic: 4.857ns(55.407%), Route: 3.909ns(44.593%)
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k/CLKB[0]
Endpoint    : g_out[4] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.168       1.280 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       1.882         ntclkbufg_0      
 HCKB_213_536/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=122)      0.581       2.750         ntR1882          
 CLMS_309_781/CR2                  td                    0.222       2.972 r       CLKROUTE_137/CR  
                                   net (fanout=1)        0.823       3.795         ntR1887          
 DRM_322_672/CLKB[0]                                                       r       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k/CLKB[0]

 DRM_322_672/QB0[7]                tco                   1.565       5.360 r       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k/QB0[7]
                                   net (fanout=1)        1.698       7.058         rd_data[7]       
 CLMA_207_654/CR3                  td                    0.210       7.268 r       vga_ctrl_inst/N87[6]/LUT6D_inst_perm/L5
                                   net (fanout=1)        2.174       9.442         nt_g_out[4]      
 IOLHR_16_402/DO_P                 td                    0.611      10.053 r       g_out_obuf[4]/opit_1/DO_P
                                   net (fanout=1)        0.000      10.053         g_out_obuf[4]/ntO
 IOBD_0_402/PAD                    td                    2.381      12.434 r       g_out_obuf[4]/opit_0/O
                                   net (fanout=1)        0.099      12.533         g_out[4]         
 P23                                                                       r       g_out[4] (port)  

 Data arrival time                                                  12.533         Logic Levels: 3  
                                                                                   Logic: 4.767ns(54.555%), Route: 3.971ns(45.445%)
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k/CLKB[0]
Endpoint    : b_out[7] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.168       1.280 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       1.882         ntclkbufg_0      
 HCKB_213_536/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=122)      0.581       2.750         ntR1882          
 CLMS_309_781/CR2                  td                    0.222       2.972 r       CLKROUTE_137/CR  
                                   net (fanout=1)        0.823       3.795         ntR1887          
 DRM_322_672/CLKB[0]                                                       r       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k/CLKB[0]

 DRM_322_672/QB0[4]                tco                   1.565       5.360 r       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k/QB0[4]
                                   net (fanout=1)        1.635       6.995         rd_data[4]       
 CLMS_201_655/Y0                   td                    0.179       7.174 r       vga_ctrl_inst/N87[4]/LUT6D_inst_perm/L6
                                   net (fanout=1)        2.202       9.376         nt_b_out[7]      
 IOLHR_16_330/DO_P                 td                    0.611       9.987 r       b_out_obuf[7]/opit_1/DO_P
                                   net (fanout=1)        0.000       9.987         b_out_obuf[7]/ntO
 IOBD_0_330/PAD                    td                    2.381      12.368 r       b_out_obuf[7]/opit_0/O
                                   net (fanout=1)        0.123      12.491         b_out[7]         
 T22                                                                       r       b_out[7] (port)  

 Data arrival time                                                  12.491         Logic Levels: 3  
                                                                                   Logic: 4.736ns(54.462%), Route: 3.960ns(45.538%)
====================================================================================================

====================================================================================================

Startpoint  : hd_sda (port)
Endpoint    : ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/DI
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K23                                                     0.000       0.000 f       hd_sda (port)    
                                   net (fanout=1)        0.100       0.100         nt_hd_sda        
 IOBS_0_690/DIN                    td                    0.646       0.746 f       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_0/O
                                   net (fanout=1)        0.000       0.746         ms7210_ctrl_iic_top_inst.iic_sda_tri/ntI
 IOLHR_16_690/DI                                                           f       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/DI

 Data arrival time                                                   0.746         Logic Levels: 1  
                                                                                   Logic: 0.646ns(86.595%), Route: 0.100ns(13.405%)
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_L6Q_perm/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -4.149      -4.149 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      -3.507         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.143      -3.364 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515      -2.849         ddr_rw_inst/ui_clk
 HCKB_213_535/CLKOUT               td                    0.245      -2.604 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=2435)     0.378      -2.226         ntR1898          
 CLMA_303_727/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_L6Q_perm/CLK

 CLMA_303_727/Q1                   tco                   0.158      -2.068 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=228)      0.570      -1.498         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/calib_done
 CLMS_339_685/Y0                   td                    0.074      -1.424 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N28/LUT6D_inst_perm/L6
                                   net (fanout=1)        1.122      -0.302         nt_mem_rst_n     
 IOLHR_364_486/DO_P                td                    0.373       0.071 r       mem_rst_n_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000       0.071         mem_rst_n_obuf/ntO
 IOBS_372_486/PAD                  td                    0.861       0.932 r       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.165       1.097         mem_rst_n        
 H1                                                                        r       mem_rst_n (port) 

 Data arrival time                                                   1.097         Logic Levels: 3  
                                                                                   Logic: 1.466ns(44.117%), Route: 1.857ns(55.883%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[14] (port)
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/I4
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H9                                                      0.000       0.000 f       mem_dq[14] (port)
                                   net (fanout=1)        0.102       0.102         nt_mem_dq[14]    
 IOBD_372_846/DIN                  td                    0.813       0.915 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[6].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.915         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[6].u_iobuf_dq/ntI
 IOLHR_364_846/DI_TO_CLK           td                    0.704       1.619 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[6].u_iobuf_dq/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.216       1.835         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_in_dly [6]
 CLMA_357_847/A4                                                           f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/I4

 Data arrival time                                                   1.835         Logic Levels: 2  
                                                                                   Logic: 1.517ns(82.670%), Route: 0.318ns(17.330%)
====================================================================================================

{PLL|u_pll/u_gpll/CLKOUT0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.040     500.000         0.960           High Pulse Width  DRM_40_702/CLKA[0]      ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N325_2_concat_2/gopdrm_18k/CLKA
 499.040     500.000         0.960           Low Pulse Width   DRM_40_702/CLKA[0]      ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N325_2_concat_2/gopdrm_18k/CLKA
 499.040     500.000         0.960           Low Pulse Width   DRM_40_702/CLKB[0]      ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N325_2_concat_2/gopdrm_18k/CLKB
====================================================================================================

{PLL_2|pll_inst/u_gpll/CLKOUT1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.800     500.000         0.200           High Pulse Width  CLMA_195_775/CLK        sd_ctrl_inst/sd_init_inst/ack_data[0]/opit_0_srl/CLK
 499.800     500.000         0.200           Low Pulse Width   CLMA_195_775/CLK        sd_ctrl_inst/sd_init_inst/ack_data[0]/opit_0_srl/CLK
 499.800     500.000         0.200           High Pulse Width  CLMA_195_775/CLK        sd_ctrl_inst/sd_init_inst/ack_data[2]/opit_0_srl/CLK
====================================================================================================

{ips2l_ddrphy_ppll_v1_0|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.535     500.000         0.465           High Pulse Width  DDR_PHY_369_463/PHY_CLK_B_N
                                                                                       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/ddc_inst/CLKA
 499.535     500.000         0.465           Low Pulse Width   DDR_PHY_369_463/PHY_CLK_B_N
                                                                                       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/ddc_inst/CLKA
 499.535     500.000         0.465           High Pulse Width  TSERDES_371_463/SERCLK  ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_tserdes_ca0/oserdes_inst/SERCLK
====================================================================================================

{ddr3_test_slice_top_v1_10|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 497.850     500.000         2.150           Low Pulse Width   DDRPHY_CPD_369_310/PPLL_SYSCLK
                                                                                       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd/cpd_inst/CLK_PHY
 497.850     500.000         2.150           High Pulse Width  DDRPHY_CPD_369_310/PPLL_SYSCLK
                                                                                       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd/cpd_inst/CLK_PHY
 498.400     500.000         1.600           High Pulse Width  TSERDES_371_463/OCLKDIV ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_tserdes_ca0/oserdes_inst/OCLKDIV
====================================================================================================

{ips2l_ddrphy_ppll_v1_0|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll/u_ppll/CLKOUTPHY} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.535     500.000         0.465           Low Pulse Width   DDR_PHY_369_769/PHY_CLK_B_N
                                                                                       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/u_ddc_dq/ddc_inst_PHY/CLKA
 499.535     500.000         0.465           High Pulse Width  DDR_PHY_369_769/PHY_CLK_B_N
                                                                                       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/u_ddc_dq/ddc_inst_PHY/CLKA
 499.535     500.000         0.465           High Pulse Width  TSERDES_371_770/SERCLK  ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/u_tserdes0_dqs/oserdes_inst/SERCLK
====================================================================================================

{ddr3_test_slice_top_v1_10|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_ddrphy_ioclkdiv/CLKDIVOUT} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.400     500.000         1.600           High Pulse Width  IOLHR_364_774/ICLKDIV   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_1/ICLKDIV
 498.400     500.000         1.600           Low Pulse Width   IOLHR_364_774/ICLKDIV   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_1/ICLKDIV
 498.400     500.000         1.600           High Pulse Width  IOLHR_364_774/OCLKDIV   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_1/OCLKDIV
====================================================================================================

{ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.800     500.000         0.200           High Pulse Width  CLMA_333_493/CLK        ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_lock_d[0]/opit_0_inv_srl/CLK
 499.800     500.000         0.200           Low Pulse Width   CLMA_333_493/CLK        ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_lock_d[0]/opit_0_inv_srl/CLK
 499.800     500.000         0.200           High Pulse Width  CLMA_339_504/CLK        ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[0]/opit_0_inv_L6Q_perm/CLK
====================================================================================================

{ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.040     500.000         0.960           High Pulse Width  DRM_322_672/CLKA[0]     ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k/CLKA[0]
 499.040     500.000         0.960           Low Pulse Width   DRM_322_672/CLKA[0]     ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k/CLKA[0]
 499.040     500.000         0.960           Low Pulse Width   DRM_322_642/CLKA[0]     ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM36K_E1/gopdrm_36k/CLKA[0]
====================================================================================================

{PLL_2|pll_inst/u_gpll/CLKOUT0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.040     500.000         0.960           High Pulse Width  DRM_322_672/CLKB[0]     ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k/CLKB[0]
 499.040     500.000         0.960           Low Pulse Width   DRM_322_672/CLKB[0]     ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k/CLKB[0]
 499.040     500.000         0.960           Low Pulse Width   DRM_322_642/CLKB[0]     ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM36K_E1/gopdrm_36k/CLKB[0]
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[20]/opit_0_AQ_perm/CLK
Endpoint    : ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[21]/opit_0_AQ_perm/RS
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.522
  Launch Clock Delay      :  1.808
  Clock Pessimism Removal :  0.269

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.115       0.873 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.258         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=127)      0.317       1.808         ntR1897          
 CLMA_45_744/CLK                                                           r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[20]/opit_0_AQ_perm/CLK

 CLMA_45_744/Q3                    tco                   0.125       1.933 f       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[20]/opit_0_AQ_perm/Q
                                   net (fanout=2)        0.348       2.281         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt [20]
 CLMS_33_733/Y2                    td                    0.100       2.381 f       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N403_17/LUT6_inst_perm/L6
                                   net (fanout=1)        0.160       2.541         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/_N43082
 CLMS_33_727/CR0                   td                    0.131       2.672 f       ms7210_ctrl_iic_top_inst/iic_dri/N39/gateop_LUT6DL5_perm/L5
                                   net (fanout=1)        0.147       2.819         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/_N43086
 CLMS_33_727/Y1                    td                    0.122       2.941 f       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N403_22/LUT6_inst_perm/L6
                                   net (fanout=3)        0.075       3.016         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N612 [0]
 CLMA_33_726/CR0                   td                    0.126       3.142 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/state_reg[4]/opit_0_inv_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=5)        0.332       3.474         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N539
 CLMA_45_720/RSCO                  td                    0.056       3.530 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[4]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.530         ntR785           
 CLMA_45_726/RSCO                  td                    0.049       3.579 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[8]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.579         ntR784           
 CLMA_45_732/RSCO                  td                    0.049       3.628 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[12]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.628         ntR783           
 CLMA_45_738/RSCO                  td                    0.049       3.677 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[16]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.677         ntR782           
 CLMA_45_744/RSCO                  td                    0.049       3.726 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[20]/opit_0_AQ_perm/RSCO
                                   net (fanout=1)        0.000       3.726         ntR781           
 CLMA_45_750/RSCI                                                          r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[21]/opit_0_AQ_perm/RS

 Data arrival time                                                   3.726         Logic Levels: 9  
                                                                                   Logic: 0.856ns(44.630%), Route: 1.062ns(55.370%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000    1000.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635    1000.635         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.097    1000.732 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328    1001.060         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.195    1001.255 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=127)      0.267    1001.522         ntR1897          
 CLMA_45_750/CLK                                                           r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[21]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.269    1001.791                          
 clock uncertainty                                      -0.150    1001.641                          

 Setup time                                             -0.119    1001.522                          

 Data required time                                               1001.522                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.522                          
 Data arrival time                                                   3.726                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.796                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/init_over/opit_0_inv/CLK
Endpoint    : ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/addr[1]/opit_0_inv_L6QL5Q1_perm/CE
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.531
  Launch Clock Delay      :  1.813
  Clock Pessimism Removal :  0.269

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.115       0.873 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.258         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=127)      0.322       1.813         ntR1897          
 CLMS_33_727/CLK                                                           r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/init_over/opit_0_inv/CLK

 CLMS_33_727/Q0                    tco                   0.119       1.932 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/init_over/opit_0_inv/Q
                                   net (fanout=17)       0.405       2.337         nt_led[4]        
 CLMA_33_702/CR2                   td                    0.138       2.475 f       ms7210_ctrl_iic_top_inst/N21[11]/LUT6D_inst_perm/L5
                                   net (fanout=15)       0.160       2.635         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/busy_falling
 CLMA_27_702/Y1                    td                    0.125       2.760 f       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N14_10/LUT6_inst_perm/L6
                                   net (fanout=1)        0.145       2.905         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/_N43058
 CLMS_27_703/Y3                    td                    0.039       2.944 f       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N14_11/LUT6_inst_perm/L6
                                   net (fanout=3)        0.310       3.254         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N612 [3]
 CLMA_45_714/CR0                   td                    0.118       3.372 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N589/LUT6D_inst_perm/L5
                                   net (fanout=12)       0.252       3.624         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N591
 CLMA_33_708/CECO                  td                    0.088       3.712 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/data_in[6]/opit_0_inv_L6QL5Q_perm/CECO
                                   net (fanout=4)        0.000       3.712         ntR101           
 CLMA_33_714/CECI                                                          r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/addr[1]/opit_0_inv_L6QL5Q1_perm/CE

 Data arrival time                                                   3.712         Logic Levels: 5  
                                                                                   Logic: 0.627ns(33.017%), Route: 1.272ns(66.983%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000    1000.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635    1000.635         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.097    1000.732 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328    1001.060         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.195    1001.255 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=127)      0.276    1001.531         ntR1897          
 CLMA_33_714/CLK                                                           r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/addr[1]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                         0.269    1001.800                          
 clock uncertainty                                      -0.150    1001.650                          

 Setup time                                             -0.116    1001.534                          

 Data required time                                               1001.534                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.534                          
 Data arrival time                                                   3.712                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.822                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/init_over/opit_0_inv/CLK
Endpoint    : ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/addr[3]/opit_0_inv_L6Q_perm/CE
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.531
  Launch Clock Delay      :  1.813
  Clock Pessimism Removal :  0.269

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.115       0.873 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.258         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=127)      0.322       1.813         ntR1897          
 CLMS_33_727/CLK                                                           r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/init_over/opit_0_inv/CLK

 CLMS_33_727/Q0                    tco                   0.119       1.932 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/init_over/opit_0_inv/Q
                                   net (fanout=17)       0.405       2.337         nt_led[4]        
 CLMA_33_702/CR2                   td                    0.138       2.475 f       ms7210_ctrl_iic_top_inst/N21[11]/LUT6D_inst_perm/L5
                                   net (fanout=15)       0.160       2.635         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/busy_falling
 CLMA_27_702/Y1                    td                    0.125       2.760 f       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N14_10/LUT6_inst_perm/L6
                                   net (fanout=1)        0.145       2.905         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/_N43058
 CLMS_27_703/Y3                    td                    0.039       2.944 f       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N14_11/LUT6_inst_perm/L6
                                   net (fanout=3)        0.310       3.254         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N612 [3]
 CLMA_45_714/CR0                   td                    0.118       3.372 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N589/LUT6D_inst_perm/L5
                                   net (fanout=12)       0.252       3.624         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N591
 CLMA_33_708/CECO                  td                    0.088       3.712 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/data_in[6]/opit_0_inv_L6QL5Q_perm/CECO
                                   net (fanout=4)        0.000       3.712         ntR101           
 CLMA_33_714/CECI                                                          r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/addr[3]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                   3.712         Logic Levels: 5  
                                                                                   Logic: 0.627ns(33.017%), Route: 1.272ns(66.983%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000    1000.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635    1000.635         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.097    1000.732 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328    1001.060         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.195    1001.255 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=127)      0.276    1001.531         ntR1897          
 CLMA_33_714/CLK                                                           r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/addr[3]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.269    1001.800                          
 clock uncertainty                                      -0.150    1001.650                          

 Setup time                                             -0.116    1001.534                          

 Data required time                                               1001.534                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.534                          
 Data arrival time                                                   3.712                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.822                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/iic_dri/state_reg[4]/opit_0_inv_L6Q_perm/CLK
Endpoint    : ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/ISR_IOLHR
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.189  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.993
  Launch Clock Delay      :  1.535
  Clock Pessimism Removal :  -0.269

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635       0.635         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.097       0.732 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.060         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.195       1.255 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=127)      0.280       1.535         ntR1897          
 CLMA_21_702/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/state_reg[4]/opit_0_inv_L6Q_perm/CLK

 CLMA_21_702/Q3                    tco                   0.103       1.638 r       ms7210_ctrl_iic_top_inst/iic_dri/state_reg[4]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=13)       0.179       1.817         ms7210_ctrl_iic_top_inst/iic_dri/state_reg [4]
 IOLHR_16_690/ISR_IOLHR                                                    r       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/ISR_IOLHR

 Data arrival time                                                   1.817         Logic Levels: 0  
                                                                                   Logic: 0.103ns(36.525%), Route: 0.179ns(63.475%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.115       0.873 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.258         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=127)      0.502       1.993         ntR1897          
 IOLHR_16_690/ICLK                                                         r       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/ICLK
 clock pessimism                                        -0.269       1.724                          
 clock uncertainty                                       0.000       1.724                          

 Hold time                                              -0.019       1.705                          

 Data required time                                                  1.705                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.705                          
 Data arrival time                                                   1.817                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.112                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/iic_dri/trans_en/opit_0_L6Q_perm/CLK
Endpoint    : hd_scl_obuf/opit_1/OSR_IOLHR
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.214  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.019
  Launch Clock Delay      :  1.536
  Clock Pessimism Removal :  -0.269

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635       0.635         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.097       0.732 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.060         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.195       1.255 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=127)      0.281       1.536         ntR1897          
 CLMA_21_696/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/trans_en/opit_0_L6Q_perm/CLK

 CLMA_21_696/Q1                    tco                   0.109       1.645 f       ms7210_ctrl_iic_top_inst/iic_dri/trans_en/opit_0_L6Q_perm/L6Q
                                   net (fanout=4)        0.234       1.879         ms7210_ctrl_iic_top_inst/iic_dri/trans_en
 IOLHR_16_696/OSR_IOLHR                                                    f       hd_scl_obuf/opit_1/OSR_IOLHR

 Data arrival time                                                   1.879         Logic Levels: 0  
                                                                                   Logic: 0.109ns(31.778%), Route: 0.234ns(68.222%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.115       0.873 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.258         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=127)      0.528       2.019         ntR1897          
 IOLHR_16_696/OCLK                                                         r       hd_scl_obuf/opit_1/OCLK
 clock pessimism                                        -0.269       1.750                          
 clock uncertainty                                       0.000       1.750                          

 Hold time                                              -0.014       1.736                          

 Data required time                                                  1.736                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.736                          
 Data arrival time                                                   1.879                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.143                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/iic_dri/state_reg[1]/opit_0_inv_L6Q_perm/CLK
Endpoint    : ms7210_ctrl_iic_top_inst/iic_dri/state_reg[2]/opit_0_inv_L6Q_perm/I4
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.819
  Launch Clock Delay      :  1.535
  Clock Pessimism Removal :  -0.269

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635       0.635         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.097       0.732 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.060         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.195       1.255 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=127)      0.280       1.535         ntR1897          
 CLMA_21_702/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/state_reg[1]/opit_0_inv_L6Q_perm/CLK

 CLMA_21_702/Q1                    tco                   0.103       1.638 r       ms7210_ctrl_iic_top_inst/iic_dri/state_reg[1]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=4)        0.057       1.695         ms7210_ctrl_iic_top_inst/iic_dri/state_reg [1]
 CLMA_21_703/A4                                                            r       ms7210_ctrl_iic_top_inst/iic_dri/state_reg[2]/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                   1.695         Logic Levels: 0  
                                                                                   Logic: 0.103ns(64.375%), Route: 0.057ns(35.625%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.115       0.873 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.258         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=127)      0.328       1.819         ntR1897          
 CLMA_21_703/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/state_reg[2]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.269       1.550                          
 clock uncertainty                                       0.000       1.550                          

 Hold time                                              -0.024       1.526                          

 Data required time                                                  1.526                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.526                          
 Data arrival time                                                   1.695                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.169                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_init_inst/miso_dly/opit_0/CLK
Endpoint    : sd_ctrl_inst/sd_read_inst/ack_en/opit_0_L6Q_perm/I4
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.154  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.491
  Launch Clock Delay      :  1.786
  Clock Pessimism Removal :  0.141

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        0.758       0.758         nt_sd_clk        
 USCM_215_582/CLKOUT               td                    0.115       0.873 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.258         ntclkbufg_2      
 HCKB_213_515/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=29)       0.295       1.786         ntR1893          
 CLMS_189_793/CLK                                                          r       sd_ctrl_inst/sd_init_inst/miso_dly/opit_0/CLK

 CLMS_189_793/Q0                   tco                   0.125       1.911 f       sd_ctrl_inst/sd_init_inst/miso_dly/opit_0/Q
                                   net (fanout=4)        0.453       2.364         sd_ctrl_inst/sd_init_inst/miso_dly
 CLMS_225_775/Y3                   td                    0.066       2.430 f       sd_ctrl_inst/sd_read_inst/rd_data_reg[0]/opit_0_L5Q_perm/L6
                                   net (fanout=1)        0.160       2.590         sd_ctrl_inst/sd_read_inst/_N43492
 CLMA_225_780/Y3                   td                    0.066       2.656 f       sd_ctrl_inst/sd_read_inst/N409/LUT6_inst_perm/L6
                                   net (fanout=1)        0.160       2.816         sd_ctrl_inst/sd_read_inst/N409
 CLMA_225_774/B4                                                           f       sd_ctrl_inst/sd_read_inst/ack_en/opit_0_L6Q_perm/I4

 Data arrival time                                                   2.816         Logic Levels: 2  
                                                                                   Logic: 0.257ns(24.951%), Route: 0.773ns(75.049%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000    1000.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        0.635    1000.635         nt_sd_clk        
 USCM_215_582/CLKOUT               td                    0.097    1000.732 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328    1001.060         ntclkbufg_2      
 HCKB_213_526/CLKOUT               td                    0.195    1001.255 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=30)       0.236    1001.491         ntR1894          
 CLMA_225_774/CLK                                                          r       sd_ctrl_inst/sd_read_inst/ack_en/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.141    1001.632                          
 clock uncertainty                                      -0.150    1001.482                          

 Setup time                                             -0.076    1001.406                          

 Data required time                                               1001.406                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.406                          
 Data arrival time                                                   2.816                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.590                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_init_inst/ack_en/opit_0_L6Q_perm/CLK
Endpoint    : sd_ctrl_inst/sd_init_inst/ack_data[0]/opit_0_srl/CE
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.498
  Launch Clock Delay      :  1.783
  Clock Pessimism Removal :  0.236

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        0.758       0.758         nt_sd_clk        
 USCM_215_582/CLKOUT               td                    0.115       0.873 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.258         ntclkbufg_2      
 HCKB_213_515/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=29)       0.292       1.783         ntR1893          
 CLMS_201_787/CLK                                                          r       sd_ctrl_inst/sd_init_inst/ack_en/opit_0_L6Q_perm/CLK

 CLMS_201_787/Q1                   tco                   0.125       1.908 f       sd_ctrl_inst/sd_init_inst/ack_en/opit_0_L6Q_perm/L6Q
                                   net (fanout=8)        0.083       1.991         sd_ctrl_inst/sd_init_inst/ack_en
 CLMS_201_787/CR2                  td                    0.139       2.130 f       CLKROUTE_72/CR   
                                   net (fanout=2)        0.076       2.206         ntR1817          
 CLMA_201_786/Y1                   td                    0.125       2.331 r       sd_ctrl_inst/sd_init_inst/N435_5/LUT6_inst_perm/L6
                                   net (fanout=16)       0.308       2.639         sd_ctrl_inst/sd_init_inst/N435
 CLMA_195_775/CE                                                           r       sd_ctrl_inst/sd_init_inst/ack_data[0]/opit_0_srl/CE

 Data arrival time                                                   2.639         Logic Levels: 2  
                                                                                   Logic: 0.389ns(45.444%), Route: 0.467ns(54.556%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000    1000.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        0.635    1000.635         nt_sd_clk        
 USCM_215_582/CLKOUT               td                    0.097    1000.732 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328    1001.060         ntclkbufg_2      
 HCKB_213_515/CLKOUT               td                    0.195    1001.255 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=29)       0.243    1001.498         ntR1893          
 CLMA_195_775/CLK                                                          r       sd_ctrl_inst/sd_init_inst/ack_data[0]/opit_0_srl/CLK
 clock pessimism                                         0.236    1001.734                          
 clock uncertainty                                      -0.150    1001.584                          

 Setup time                                             -0.116    1001.468                          

 Data required time                                               1001.468                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.468                          
 Data arrival time                                                   2.639                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.829                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_init_inst/ack_en/opit_0_L6Q_perm/CLK
Endpoint    : sd_ctrl_inst/sd_init_inst/ack_data[2]/opit_0_srl/CE
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.498
  Launch Clock Delay      :  1.783
  Clock Pessimism Removal :  0.236

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        0.758       0.758         nt_sd_clk        
 USCM_215_582/CLKOUT               td                    0.115       0.873 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.258         ntclkbufg_2      
 HCKB_213_515/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=29)       0.292       1.783         ntR1893          
 CLMS_201_787/CLK                                                          r       sd_ctrl_inst/sd_init_inst/ack_en/opit_0_L6Q_perm/CLK

 CLMS_201_787/Q1                   tco                   0.125       1.908 f       sd_ctrl_inst/sd_init_inst/ack_en/opit_0_L6Q_perm/L6Q
                                   net (fanout=8)        0.083       1.991         sd_ctrl_inst/sd_init_inst/ack_en
 CLMS_201_787/CR2                  td                    0.139       2.130 f       CLKROUTE_72/CR   
                                   net (fanout=2)        0.076       2.206         ntR1817          
 CLMA_201_786/Y1                   td                    0.125       2.331 r       sd_ctrl_inst/sd_init_inst/N435_5/LUT6_inst_perm/L6
                                   net (fanout=16)       0.308       2.639         sd_ctrl_inst/sd_init_inst/N435
 CLMA_195_775/CE                                                           r       sd_ctrl_inst/sd_init_inst/ack_data[2]/opit_0_srl/CE

 Data arrival time                                                   2.639         Logic Levels: 2  
                                                                                   Logic: 0.389ns(45.444%), Route: 0.467ns(54.556%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000    1000.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        0.635    1000.635         nt_sd_clk        
 USCM_215_582/CLKOUT               td                    0.097    1000.732 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328    1001.060         ntclkbufg_2      
 HCKB_213_515/CLKOUT               td                    0.195    1001.255 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=29)       0.243    1001.498         ntR1893          
 CLMA_195_775/CLK                                                          r       sd_ctrl_inst/sd_init_inst/ack_data[2]/opit_0_srl/CLK
 clock pessimism                                         0.236    1001.734                          
 clock uncertainty                                      -0.150    1001.584                          

 Setup time                                             -0.116    1001.468                          

 Data required time                                               1001.468                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.468                          
 Data arrival time                                                   2.639                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.829                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_init_inst/ack_data[10]/opit_0_srl/CLK
Endpoint    : sd_ctrl_inst/sd_init_inst/ack_data[12]/opit_0_srl/D
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.014  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.782
  Launch Clock Delay      :  1.499
  Clock Pessimism Removal :  -0.269

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        0.635       0.635         nt_sd_clk        
 USCM_215_582/CLKOUT               td                    0.097       0.732 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.060         ntclkbufg_2      
 HCKB_213_515/CLKOUT               td                    0.195       1.255 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=29)       0.244       1.499         ntR1893          
 CLMA_195_780/CLK                                                          r       sd_ctrl_inst/sd_init_inst/ack_data[10]/opit_0_srl/CLK

 CLMA_195_780/CR0                  tco                   0.122       1.621 r       sd_ctrl_inst/sd_init_inst/ack_data[10]/opit_0_srl/CR0
                                   net (fanout=3)        0.120       1.741         sd_ctrl_inst/sd_init_inst/ack_data [11]
 CLMA_195_775/M1                                                           r       sd_ctrl_inst/sd_init_inst/ack_data[12]/opit_0_srl/D

 Data arrival time                                                   1.741         Logic Levels: 0  
                                                                                   Logic: 0.122ns(50.413%), Route: 0.120ns(49.587%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        0.758       0.758         nt_sd_clk        
 USCM_215_582/CLKOUT               td                    0.115       0.873 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.258         ntclkbufg_2      
 HCKB_213_515/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=29)       0.291       1.782         ntR1893          
 CLMA_195_775/CLK                                                          r       sd_ctrl_inst/sd_init_inst/ack_data[12]/opit_0_srl/CLK
 clock pessimism                                        -0.269       1.513                          
 clock uncertainty                                       0.000       1.513                          

 Hold time                                              -0.025       1.488                          

 Data required time                                                  1.488                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.488                          
 Data arrival time                                                   1.741                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_read_inst/cnt_ack_bit[1]/opit_0_L6QL5Q1_perm/CLK
Endpoint    : sd_ctrl_inst/sd_read_inst/cnt_ack_bit[4]/opit_0_L6Q_perm/I3
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.775
  Launch Clock Delay      :  1.491
  Clock Pessimism Removal :  -0.269

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        0.635       0.635         nt_sd_clk        
 USCM_215_582/CLKOUT               td                    0.097       0.732 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.060         ntclkbufg_2      
 HCKB_213_526/CLKOUT               td                    0.195       1.255 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=30)       0.236       1.491         ntR1894          
 CLMA_225_780/CLK                                                          r       sd_ctrl_inst/sd_read_inst/cnt_ack_bit[1]/opit_0_L6QL5Q1_perm/CLK

 CLMA_225_780/CR0                  tco                   0.122       1.613 r       sd_ctrl_inst/sd_read_inst/cnt_ack_bit[1]/opit_0_L6QL5Q1_perm/L5Q
                                   net (fanout=7)        0.118       1.731         sd_ctrl_inst/sd_read_inst/cnt_ack_bit [0]
 CLMA_225_774/C3                                                           r       sd_ctrl_inst/sd_read_inst/cnt_ack_bit[4]/opit_0_L6Q_perm/I3

 Data arrival time                                                   1.731         Logic Levels: 0  
                                                                                   Logic: 0.122ns(50.833%), Route: 0.118ns(49.167%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        0.758       0.758         nt_sd_clk        
 USCM_215_582/CLKOUT               td                    0.115       0.873 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.258         ntclkbufg_2      
 HCKB_213_526/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=30)       0.284       1.775         ntR1894          
 CLMA_225_774/CLK                                                          r       sd_ctrl_inst/sd_read_inst/cnt_ack_bit[4]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.269       1.506                          
 clock uncertainty                                       0.000       1.506                          

 Hold time                                              -0.028       1.478                          

 Data required time                                                  1.478                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.478                          
 Data arrival time                                                   1.731                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_init_inst/cnt_ack_bit[0]/opit_0_L5Q_perm/CLK
Endpoint    : sd_ctrl_inst/sd_init_inst/cnt_ack_bit[3]/opit_0_L6QL5Q_perm/I3
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.782
  Launch Clock Delay      :  1.498
  Clock Pessimism Removal :  -0.284

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        0.635       0.635         nt_sd_clk        
 USCM_215_582/CLKOUT               td                    0.097       0.732 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.060         ntclkbufg_2      
 HCKB_213_515/CLKOUT               td                    0.195       1.255 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=29)       0.243       1.498         ntR1893          
 CLMA_207_786/CLK                                                          r       sd_ctrl_inst/sd_init_inst/cnt_ack_bit[0]/opit_0_L5Q_perm/CLK

 CLMA_207_786/CR2                  tco                   0.123       1.621 f       sd_ctrl_inst/sd_init_inst/cnt_ack_bit[0]/opit_0_L5Q_perm/L5Q
                                   net (fanout=7)        0.105       1.726         sd_ctrl_inst/sd_init_inst/cnt_ack_bit [0]
 CLMA_207_786/A3                                                           f       sd_ctrl_inst/sd_init_inst/cnt_ack_bit[3]/opit_0_L6QL5Q_perm/I3

 Data arrival time                                                   1.726         Logic Levels: 0  
                                                                                   Logic: 0.123ns(53.947%), Route: 0.105ns(46.053%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        0.758       0.758         nt_sd_clk        
 USCM_215_582/CLKOUT               td                    0.115       0.873 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.258         ntclkbufg_2      
 HCKB_213_515/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=29)       0.291       1.782         ntR1893          
 CLMA_207_786/CLK                                                          r       sd_ctrl_inst/sd_init_inst/cnt_ack_bit[3]/opit_0_L6QL5Q_perm/CLK
 clock pessimism                                        -0.284       1.498                          
 clock uncertainty                                       0.000       1.498                          

 Hold time                                              -0.026       1.472                          

 Data required time                                                  1.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.472                          
 Data arrival time                                                   1.726                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.254                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/time_out[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[2]/opit_0_inv_L6Q_perm/CE
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.047  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.304
  Launch Clock Delay      :  1.545
  Clock Pessimism Removal :  0.194

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       0.501         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.115       0.616 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.001         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_489/CLKOUT               td                    0.233       1.234 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=122)      0.311       1.545         ntR1895          
 CLMA_327_492/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/time_out[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_327_492/CR1                  tco                   0.142       1.687 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/time_out[5]/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=2)        0.294       1.981         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/time_out [5]
 CLMS_327_499/Y0                   td                    0.125       2.106 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/N225_6/LUT6_inst_perm/L6
                                   net (fanout=3)        0.396       2.502         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/N225
 CLMS_327_493/Y0                   td                    0.066       2.568 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/N320_1_3/LUT6_inst_perm/L6
                                   net (fanout=1)        0.160       2.728         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/_N43255
 CLMS_327_499/Y1                   td                    0.040       2.768 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/N325/gateop_perm/L6
                                   net (fanout=8)        0.225       2.993         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/N325
 CLMA_333_492/CE                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[2]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                   2.993         Logic Levels: 3  
                                                                                   Logic: 0.373ns(25.760%), Route: 1.075ns(74.240%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420    1000.420         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.097    1000.517 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328    1000.845         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_489/CLKOUT               td                    0.195    1001.040 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=122)      0.264    1001.304         ntR1895          
 CLMA_333_492/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[2]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.194    1001.498                          
 clock uncertainty                                      -0.150    1001.348                          

 Setup time                                             -0.116    1001.232                          

 Data required time                                               1001.232                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.232                          
 Data arrival time                                                   2.993                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.239                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/time_out[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[5]/opit_0_inv_L5Q_perm/CE
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.047  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.304
  Launch Clock Delay      :  1.545
  Clock Pessimism Removal :  0.194

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       0.501         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.115       0.616 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.001         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_489/CLKOUT               td                    0.233       1.234 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=122)      0.311       1.545         ntR1895          
 CLMA_327_492/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/time_out[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_327_492/CR1                  tco                   0.142       1.687 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/time_out[5]/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=2)        0.294       1.981         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/time_out [5]
 CLMS_327_499/Y0                   td                    0.125       2.106 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/N225_6/LUT6_inst_perm/L6
                                   net (fanout=3)        0.396       2.502         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/N225
 CLMS_327_493/Y0                   td                    0.066       2.568 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/N320_1_3/LUT6_inst_perm/L6
                                   net (fanout=1)        0.160       2.728         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/_N43255
 CLMS_327_499/Y1                   td                    0.040       2.768 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/N325/gateop_perm/L6
                                   net (fanout=8)        0.225       2.993         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/N325
 CLMA_333_492/CE                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[5]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   2.993         Logic Levels: 3  
                                                                                   Logic: 0.373ns(25.760%), Route: 1.075ns(74.240%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420    1000.420         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.097    1000.517 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328    1000.845         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_489/CLKOUT               td                    0.195    1001.040 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=122)      0.264    1001.304         ntR1895          
 CLMA_333_492/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.194    1001.498                          
 clock uncertainty                                      -0.150    1001.348                          

 Setup time                                             -0.116    1001.232                          

 Data required time                                               1001.232                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.232                          
 Data arrival time                                                   2.993                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.239                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/time_out[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[6]/opit_0_inv_L6Q_perm/CE
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.047  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.304
  Launch Clock Delay      :  1.545
  Clock Pessimism Removal :  0.194

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       0.501         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.115       0.616 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.001         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_489/CLKOUT               td                    0.233       1.234 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=122)      0.311       1.545         ntR1895          
 CLMA_327_492/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/time_out[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_327_492/CR1                  tco                   0.142       1.687 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/time_out[5]/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=2)        0.294       1.981         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/time_out [5]
 CLMS_327_499/Y0                   td                    0.125       2.106 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/N225_6/LUT6_inst_perm/L6
                                   net (fanout=3)        0.396       2.502         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/N225
 CLMS_327_493/Y0                   td                    0.066       2.568 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/N320_1_3/LUT6_inst_perm/L6
                                   net (fanout=1)        0.160       2.728         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/_N43255
 CLMS_327_499/Y1                   td                    0.040       2.768 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/N325/gateop_perm/L6
                                   net (fanout=8)        0.225       2.993         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/N325
 CLMA_333_492/CE                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[6]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                   2.993         Logic Levels: 3  
                                                                                   Logic: 0.373ns(25.760%), Route: 1.075ns(74.240%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420    1000.420         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.097    1000.517 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328    1000.845         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_489/CLKOUT               td                    0.195    1001.040 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=122)      0.264    1001.304         ntR1895          
 CLMA_333_492/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[6]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.194    1001.498                          
 clock uncertainty                                      -0.150    1001.348                          

 Setup time                                             -0.116    1001.232                          

 Data required time                                               1001.232                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.232                          
 Data arrival time                                                   2.993                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.239                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[8]/opit_0_inv_L6QQ_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/gpll_dps_dir/opit_0_inv_L6Q_perm/I5
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.547
  Launch Clock Delay      :  1.305
  Clock Pessimism Removal :  -0.227

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       0.420         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.097       0.517 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       0.845         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_489/CLKOUT               td                    0.195       1.040 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=122)      0.265       1.305         ntR1895          
 CLMA_333_499/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[8]/opit_0_inv_L6QQ_perm/CLK

 CLMA_333_499/Q0                   tco                   0.103       1.408 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[8]/opit_0_inv_L6QQ_perm/L6Q
                                   net (fanout=2)        0.058       1.466         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg [7]
 CLMA_333_498/D5                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/gpll_dps_dir/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   1.466         Logic Levels: 0  
                                                                                   Logic: 0.103ns(63.975%), Route: 0.058ns(36.025%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       0.501         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.115       0.616 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.001         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_489/CLKOUT               td                    0.233       1.234 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=122)      0.313       1.547         ntR1895          
 CLMA_333_498/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/gpll_dps_dir/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.227       1.320                          
 clock uncertainty                                       0.000       1.320                          

 Hold time                                              -0.011       1.309                          

 Data required time                                                  1.309                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.309                          
 Data arrival time                                                   1.466                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.157                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[0]/opit_0_inv/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/gpll_dps_en/opit_0_inv_L6QL5Q1_perm/I4
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.547
  Launch Clock Delay      :  1.305
  Clock Pessimism Removal :  -0.227

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       0.420         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.097       0.517 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       0.845         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_489/CLKOUT               td                    0.195       1.040 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=122)      0.265       1.305         ntR1895          
 CLMA_333_499/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[0]/opit_0_inv/CLK

 CLMA_333_499/CR2                  tco                   0.122       1.427 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[0]/opit_0_inv/Q
                                   net (fanout=3)        0.059       1.486         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg [0]
 CLMA_333_498/A4                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/gpll_dps_en/opit_0_inv_L6QL5Q1_perm/I4

 Data arrival time                                                   1.486         Logic Levels: 0  
                                                                                   Logic: 0.122ns(67.403%), Route: 0.059ns(32.597%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       0.501         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.115       0.616 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.001         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_489/CLKOUT               td                    0.233       1.234 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=122)      0.313       1.547         ntR1895          
 CLMA_333_498/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/gpll_dps_en/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                        -0.227       1.320                          
 clock uncertainty                                       0.000       1.320                          

 Hold time                                              -0.015       1.305                          

 Data required time                                                  1.305                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.305                          
 Data arrival time                                                   1.486                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.181                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L6Q_perm/I4
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.554
  Launch Clock Delay      :  1.311
  Clock Pessimism Removal :  -0.242

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       0.420         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.097       0.517 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       0.845         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_489/CLKOUT               td                    0.195       1.040 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=122)      0.271       1.311         ntR1895          
 CLMA_315_552/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L6Q_perm/CLK

 CLMA_315_552/Q1                   tco                   0.103       1.414 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=2)        0.056       1.470         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt [0]
 CLMA_315_552/A4                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                   1.470         Logic Levels: 0  
                                                                                   Logic: 0.103ns(64.780%), Route: 0.056ns(35.220%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       0.501         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.115       0.616 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.001         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_489/CLKOUT               td                    0.233       1.234 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=122)      0.320       1.554         ntR1895          
 CLMA_315_552/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.242       1.312                          
 clock uncertainty                                       0.000       1.312                          

 Hold time                                              -0.024       1.288                          

 Data required time                                                  1.288                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.288                          
 Data arrival time                                                   1.470                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.182                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_L6Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_L6Q_perm/I4
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.120  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  -2.171
  Launch Clock Delay      :  2.471
  Clock Pessimism Removal :  4.522

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.932       0.932 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.433         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.115       1.548 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385       1.933         ddr_rw_inst/ui_clk
 HCKB_213_535/CLKOUT               td                    0.233       2.166 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=2435)     0.305       2.471         ntR1898          
 CLMA_303_727/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_L6Q_perm/CLK

 CLMA_303_727/Q1                   tco                   0.125       2.596 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=228)      0.994       3.590         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/calib_done
 CLMA_333_564/Y0                   td                    0.066       3.656 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/phy_cke_d[0]/opit_0_inv_L6QL5Q1_perm/L6
                                   net (fanout=1)        0.160       3.816         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/w_phy_cke [0]
 CLMA_333_559/Y2                   td                    0.066       3.882 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N173_4/LUT6_inst_perm/L6
                                   net (fanout=1)        0.160       4.042         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/_N44548
 CLMA_333_564/Y2                   td                    0.066       4.108 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N173_5/LUT6_inst_perm/L6
                                   net (fanout=2)        0.075       4.183         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/read_cmd [0]
 CLMA_333_564/Y1                   td                    0.104       4.287 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r2[0]/opit_0_inv_L6QQ_perm/L6
                                   net (fanout=18)       0.309       4.596         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux [0]
 CLMA_339_570/Y1                   td                    0.070       4.666 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_5[2]_2/LUT6D_inst_perm/L6
                                   net (fanout=1)        0.367       5.033         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N42739_2
 CLMA_339_624/CR0                  td                    0.167       5.200 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_14[2]_muxf7_perm/L7
                                   net (fanout=5)        0.242       5.442         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped [2]
 CLMA_345_624/Y1                   td                    0.039       5.481 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r2[3]/opit_0_inv_L6QQ_perm/L6
                                   net (fanout=1)        0.478       5.959         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src [3]
 CLMA_339_582/Y2                   td                    0.070       6.029 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[3]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.246       6.275         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N14470
 CLMS_339_577/D4                                                           f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                   6.275         Logic Levels: 8  
                                                                                   Logic: 0.773ns(20.321%), Route: 3.031ns(79.679%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000    1000.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -3.491     996.509 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420     996.929         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.097     997.026 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328     997.354         ddr_rw_inst/ui_clk
 HCKB_213_486/CLKOUT               td                    0.195     997.549 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=765)      0.280     997.829         ntR1899          
 CLMS_339_577/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         4.522    1002.351                          
 clock uncertainty                                      -0.150    1002.201                          

 Setup time                                             -0.076    1002.125                          

 Data required time                                               1002.125                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.125                          
 Data arrival time                                                   6.275                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.850                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_L6Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_L6Q_perm/I5
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.121  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  -2.172
  Launch Clock Delay      :  2.471
  Clock Pessimism Removal :  4.522

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.932       0.932 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.433         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.115       1.548 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385       1.933         ddr_rw_inst/ui_clk
 HCKB_213_535/CLKOUT               td                    0.233       2.166 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=2435)     0.305       2.471         ntR1898          
 CLMA_303_727/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_L6Q_perm/CLK

 CLMA_303_727/Q1                   tco                   0.125       2.596 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=228)      0.994       3.590         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/calib_done
 CLMA_333_564/Y0                   td                    0.066       3.656 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/phy_cke_d[0]/opit_0_inv_L6QL5Q1_perm/L6
                                   net (fanout=1)        0.160       3.816         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/w_phy_cke [0]
 CLMA_333_559/Y2                   td                    0.066       3.882 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N173_4/LUT6_inst_perm/L6
                                   net (fanout=1)        0.160       4.042         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/_N44548
 CLMA_333_564/Y2                   td                    0.066       4.108 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N173_5/LUT6_inst_perm/L6
                                   net (fanout=2)        0.075       4.183         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/read_cmd [0]
 CLMA_333_564/Y1                   td                    0.104       4.287 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r2[0]/opit_0_inv_L6QQ_perm/L6
                                   net (fanout=18)       0.309       4.596         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux [0]
 CLMA_339_570/CR1                  td                    0.135       4.731 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_5[2]_2/LUT6D_inst_perm/L5
                                   net (fanout=1)        0.164       4.895         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/_N42751_2
 CLMA_345_564/CR2                  td                    0.168       5.063 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_14[2]_muxf7_perm/L7
                                   net (fanout=5)        0.361       5.424         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped [2]
 CLMA_327_594/Y1                   td                    0.066       5.490 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r2[2]/opit_0_inv_L6QQ_perm/L6
                                   net (fanout=2)        0.310       5.800         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src [2]
 CLMA_327_588/Y3                   td                    0.070       5.870 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[7]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.295       6.165         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N14474
 CLMS_327_583/D5                                                           f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   6.165         Logic Levels: 8  
                                                                                   Logic: 0.866ns(23.443%), Route: 2.828ns(76.557%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000    1000.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -3.491     996.509 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420     996.929         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.097     997.026 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328     997.354         ddr_rw_inst/ui_clk
 HCKB_213_486/CLKOUT               td                    0.195     997.549 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=765)      0.279     997.828         ntR1899          
 CLMS_327_583/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         4.522    1002.350                          
 clock uncertainty                                      -0.150    1002.200                          

 Setup time                                             -0.049    1002.151                          

 Data required time                                               1002.151                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.151                          
 Data arrival time                                                   6.165                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.986                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_L6Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_L6Q_perm/I3
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.118  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  -2.169
  Launch Clock Delay      :  2.471
  Clock Pessimism Removal :  4.522

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.932       0.932 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.433         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.115       1.548 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385       1.933         ddr_rw_inst/ui_clk
 HCKB_213_535/CLKOUT               td                    0.233       2.166 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=2435)     0.305       2.471         ntR1898          
 CLMA_303_727/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_L6Q_perm/CLK

 CLMA_303_727/Q1                   tco                   0.125       2.596 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=228)      0.994       3.590         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/calib_done
 CLMA_333_564/Y0                   td                    0.066       3.656 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/phy_cke_d[0]/opit_0_inv_L6QL5Q1_perm/L6
                                   net (fanout=1)        0.160       3.816         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/w_phy_cke [0]
 CLMA_333_559/Y2                   td                    0.066       3.882 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N173_4/LUT6_inst_perm/L6
                                   net (fanout=1)        0.160       4.042         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/_N44548
 CLMA_333_564/Y2                   td                    0.066       4.108 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N173_5/LUT6_inst_perm/L6
                                   net (fanout=2)        0.075       4.183         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/read_cmd [0]
 CLMA_333_564/Y1                   td                    0.104       4.287 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r2[0]/opit_0_inv_L6QQ_perm/L6
                                   net (fanout=18)       0.413       4.700         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux [0]
 CLMS_345_577/Y1                   td                    0.070       4.770 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_9[0]/gateop_perm/L6
                                   net (fanout=1)        0.160       4.930         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N14089
 CLMA_351_576/CR2                  td                    0.168       5.098 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_14[0]_muxf7_perm/L7
                                   net (fanout=7)        0.229       5.327         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped [0]
 CLMA_351_570/Y0                   td                    0.070       5.397 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r2[1]/opit_0_inv_L6QQ_perm/L6
                                   net (fanout=3)        0.240       5.637         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src [1]
 CLMA_357_576/Y1                   td                    0.070       5.707 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[10]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.310       6.017         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N14477
 CLMA_351_576/A3                                                           f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_L6Q_perm/I3

 Data arrival time                                                   6.017         Logic Levels: 8  
                                                                                   Logic: 0.805ns(22.702%), Route: 2.741ns(77.298%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000    1000.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -3.491     996.509 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420     996.929         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.097     997.026 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328     997.354         ddr_rw_inst/ui_clk
 HCKB_213_486/CLKOUT               td                    0.195     997.549 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=765)      0.282     997.831         ntR1899          
 CLMA_351_576/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         4.522    1002.353                          
 clock uncertainty                                      -0.150    1002.203                          

 Setup time                                             -0.082    1002.121                          

 Data required time                                               1002.121                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.121                          
 Data arrival time                                                   6.017                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.104                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[20]/opit_0_inv/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[25]/opit_0_inv_32X2DL6QL5Q/DIH
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.053  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.484
  Launch Clock Delay      :  -2.186
  Clock Pessimism Removal :  -4.617

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -3.491      -3.491 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      -3.071         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.097      -2.974 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328      -2.646         ddr_rw_inst/ui_clk
 HCKB_213_535/CLKOUT               td                    0.195      -2.451 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=2435)     0.265      -2.186         ntR1898          
 CLMA_249_625/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[20]/opit_0_inv/CLK

 CLMA_249_625/Q1                   tco                   0.103      -2.083 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[20]/opit_0_inv/Q
                                   net (fanout=2)        0.210      -1.873         ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/dcd_wr_addr [20]
 CLMS_267_619/BD                                                           r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[25]/opit_0_inv_32X2DL6QL5Q/DIH

 Data arrival time                                                  -1.873         Logic Levels: 0  
                                                                                   Logic: 0.103ns(32.907%), Route: 0.210ns(67.093%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.932       0.932 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.433         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.115       1.548 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385       1.933         ddr_rw_inst/ui_clk
 HCKB_213_535/CLKOUT               td                    0.233       2.166 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=2435)     0.318       2.484         ntR1898          
 CLMS_267_619/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[25]/opit_0_inv_32X2DL6QL5Q/CLK
 clock pessimism                                        -4.617      -2.133                          
 clock uncertainty                                       0.000      -2.133                          

 Hold time                                               0.159      -1.974                          

 Data required time                                                 -1.974                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 -1.974                          
 Data arrival time                                                  -1.873                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.101                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.wptr[2]/opit_0_inv_L6Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[1]/opit_0_inv_32X2DL6QL5Q/WADDR[2]
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.477
  Launch Clock Delay      :  -2.187
  Clock Pessimism Removal :  -4.522

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -3.491      -3.491 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      -3.071         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.097      -2.974 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328      -2.646         ddr_rw_inst/ui_clk
 HCKB_213_486/CLKOUT               td                    0.195      -2.451 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=765)      0.264      -2.187         ntR1899          
 CLMA_225_600/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.wptr[2]/opit_0_inv_L6Q_perm/CLK

 CLMA_225_600/Q2                   tco                   0.109      -2.078 f       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.wptr[2]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=23)       0.298      -1.780         ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/wr_addr [2]
 CLMS_225_613/D2                                                           f       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[1]/opit_0_inv_32X2DL6QL5Q/WADDR[2]

 Data arrival time                                                  -1.780         Logic Levels: 0  
                                                                                   Logic: 0.109ns(26.781%), Route: 0.298ns(73.219%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.932       0.932 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.433         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.115       1.548 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385       1.933         ddr_rw_inst/ui_clk
 HCKB_213_535/CLKOUT               td                    0.233       2.166 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=2435)     0.311       2.477         ntR1898          
 CLMS_225_613/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[1]/opit_0_inv_32X2DL6QL5Q/CLK
 clock pessimism                                        -4.522      -2.045                          
 clock uncertainty                                       0.000      -2.045                          

 Hold time                                               0.161      -1.884                          

 Data required time                                                 -1.884                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 -1.884                          
 Data arrival time                                                  -1.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.104                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.wptr[2]/opit_0_inv_L6Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[3]/opit_0_inv_32X2DL6QL5Q/WADDR[2]
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.477
  Launch Clock Delay      :  -2.187
  Clock Pessimism Removal :  -4.522

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -3.491      -3.491 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      -3.071         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.097      -2.974 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328      -2.646         ddr_rw_inst/ui_clk
 HCKB_213_486/CLKOUT               td                    0.195      -2.451 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=765)      0.264      -2.187         ntR1899          
 CLMA_225_600/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.wptr[2]/opit_0_inv_L6Q_perm/CLK

 CLMA_225_600/Q2                   tco                   0.109      -2.078 f       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.wptr[2]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=23)       0.298      -1.780         ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/wr_addr [2]
 CLMS_225_613/D2                                                           f       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[3]/opit_0_inv_32X2DL6QL5Q/WADDR[2]

 Data arrival time                                                  -1.780         Logic Levels: 0  
                                                                                   Logic: 0.109ns(26.781%), Route: 0.298ns(73.219%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.932       0.932 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.433         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.115       1.548 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385       1.933         ddr_rw_inst/ui_clk
 HCKB_213_535/CLKOUT               td                    0.233       2.166 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=2435)     0.311       2.477         ntR1898          
 CLMS_225_613/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[3]/opit_0_inv_32X2DL6QL5Q/CLK
 clock pessimism                                        -4.522      -2.045                          
 clock uncertainty                                       0.000      -2.045                          

 Hold time                                               0.161      -1.884                          

 Data required time                                                 -1.884                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 -1.884                          
 Data arrival time                                                  -1.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.104                          
====================================================================================================

====================================================================================================

Startpoint  : vga_ctrl_inst/cnt_h[4]/opit_0_AQ_perm/CLK
Endpoint    : ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N171.eq_4/gateop_perm/CIN
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.343  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.056
  Launch Clock Delay      :  2.635
  Clock Pessimism Removal :  0.236

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.115       0.873 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.258         ntclkbufg_0      
 HCKB_213_536/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=122)      0.376       1.867         ntR1882          
 CLMA_219_769/CR2                  td                    0.132       1.999 r       CLKROUTE_136/CR  
                                   net (fanout=4)        0.636       2.635         ntR1890          
 CLMA_219_636/CLK                                                          r       vga_ctrl_inst/cnt_h[4]/opit_0_AQ_perm/CLK

 CLMA_219_636/Q3                   tco                   0.125       2.760 f       vga_ctrl_inst/cnt_h[4]/opit_0_AQ_perm/Q
                                   net (fanout=4)        0.236       2.996         vga_ctrl_inst/cnt_h [4]
 CLMA_219_648/Y3                   td                    0.039       3.035 f       vga_ctrl_inst/N46_4/LUT6_inst_perm/L6
                                   net (fanout=1)        0.216       3.251         vga_ctrl_inst/_N42816_1
 CLMA_219_649/CR2                  td                    0.139       3.390 f       CLKROUTE_76/CR   
                                   net (fanout=1)        0.830       4.220         ntR1821          
 CLMS_267_649/Y0                   td                    0.039       4.259 f       vga_ctrl_inst/rgb_valid_dly/opit_0_L6Q_perm/L6
                                   net (fanout=3)        0.170       4.429         nt_de_out        
 CLMA_267_660/CR1                  td                    0.142       4.571 f       CLKROUTE_110/CR  
                                   net (fanout=3)        0.075       4.646         ntR1855          
 CLMA_267_660/COUT                 td                    0.245       4.891 f       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       4.891         ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/_N9320
 CLMA_267_666/Y0                   td                    0.037       4.928 f       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[4]/opit_0_inv_AQ_perm/Y
                                   net (fanout=2)        0.164       5.092         ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N89 [4]
 CLMA_273_672/Y3                   td                    0.066       5.158 f       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/L6
                                   net (fanout=1)        0.792       5.950         ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/rrptr [4]
 CLMA_273_750/CR2                  td                    0.139       6.089 f       CLKROUTE_28/CR   
                                   net (fanout=1)        0.537       6.626         ntR1773          
 CLMA_273_666/COUT                 td                    0.231       6.857 f       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N171.eq_3/gateop_perm/COUT
                                   net (fanout=1)        0.000       6.857         ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N171.co [6]
 CLMA_273_672/CIN                                                          f       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N171.eq_4/gateop_perm/CIN

 Data arrival time                                                   6.857         Logic Levels: 9  
                                                                                   Logic: 1.202ns(28.470%), Route: 3.020ns(71.530%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000    1000.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635    1000.635         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.097    1000.732 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328    1001.060         ntclkbufg_0      
 HCKB_213_536/CLKOUT               td                    0.195    1001.255 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=122)      0.310    1001.565         ntR1882          
 CLMS_267_787/CR0                  td                    0.114    1001.679 r       CLKROUTE_131/CR  
                                   net (fanout=4)        0.377    1002.056         ntR1884          
 CLMA_273_672/CLK                                                          r       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_AL5Q_perm/CLK
 clock pessimism                                         0.236    1002.292                          
 clock uncertainty                                      -0.150    1002.142                          

 Setup time                                             -0.105    1002.037                          

 Data required time                                               1002.037                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.037                          
 Data arrival time                                                   6.857                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.180                          
====================================================================================================

====================================================================================================

Startpoint  : vga_ctrl_inst/cnt_h[4]/opit_0_AQ_perm/CLK
Endpoint    : ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_AL5Q_perm/I2
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.343  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.056
  Launch Clock Delay      :  2.635
  Clock Pessimism Removal :  0.236

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.115       0.873 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.258         ntclkbufg_0      
 HCKB_213_536/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=122)      0.376       1.867         ntR1882          
 CLMA_219_769/CR2                  td                    0.132       1.999 r       CLKROUTE_136/CR  
                                   net (fanout=4)        0.636       2.635         ntR1890          
 CLMA_219_636/CLK                                                          r       vga_ctrl_inst/cnt_h[4]/opit_0_AQ_perm/CLK

 CLMA_219_636/Q3                   tco                   0.125       2.760 f       vga_ctrl_inst/cnt_h[4]/opit_0_AQ_perm/Q
                                   net (fanout=4)        0.236       2.996         vga_ctrl_inst/cnt_h [4]
 CLMA_219_648/Y3                   td                    0.039       3.035 f       vga_ctrl_inst/N46_4/LUT6_inst_perm/L6
                                   net (fanout=1)        0.216       3.251         vga_ctrl_inst/_N42816_1
 CLMA_219_649/CR2                  td                    0.139       3.390 f       CLKROUTE_76/CR   
                                   net (fanout=1)        0.830       4.220         ntR1821          
 CLMS_267_649/Y0                   td                    0.039       4.259 f       vga_ctrl_inst/rgb_valid_dly/opit_0_L6Q_perm/L6
                                   net (fanout=3)        0.170       4.429         nt_de_out        
 CLMA_267_660/CR1                  td                    0.142       4.571 f       CLKROUTE_110/CR  
                                   net (fanout=3)        0.075       4.646         ntR1855          
 CLMA_267_660/COUT                 td                    0.245       4.891 f       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       4.891         ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/_N9320
 CLMA_267_666/COUT                 td                    0.056       4.947 f       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       4.947         ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/_N9324
 CLMA_267_672/COUT                 td                    0.056       5.003 f       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.003         ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/_N9328
 CLMA_267_678/Y0                   td                    0.037       5.040 f       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[12]/opit_0_inv_AQ_perm/Y
                                   net (fanout=3)        0.232       5.272         ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N89 [12]
 CLMS_267_685/CR0                  td                    0.139       5.411 f       CLKROUTE_58/CR   
                                   net (fanout=1)        1.261       6.672         ntR1803          
 CLMA_273_672/C2                                                           f       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_AL5Q_perm/I2

 Data arrival time                                                   6.672         Logic Levels: 9  
                                                                                   Logic: 1.017ns(25.192%), Route: 3.020ns(74.808%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000    1000.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635    1000.635         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.097    1000.732 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328    1001.060         ntclkbufg_0      
 HCKB_213_536/CLKOUT               td                    0.195    1001.255 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=122)      0.310    1001.565         ntR1882          
 CLMS_267_787/CR0                  td                    0.114    1001.679 r       CLKROUTE_131/CR  
                                   net (fanout=4)        0.377    1002.056         ntR1884          
 CLMA_273_672/CLK                                                          r       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_AL5Q_perm/CLK
 clock pessimism                                         0.236    1002.292                          
 clock uncertainty                                      -0.150    1002.142                          

 Setup time                                             -0.148    1001.994                          

 Data required time                                               1001.994                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.994                          
 Data arrival time                                                   6.672                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.322                          
====================================================================================================

====================================================================================================

Startpoint  : vga_ctrl_inst/cnt_h[4]/opit_0_AQ_perm/CLK
Endpoint    : ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/I4
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.885  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.514
  Launch Clock Delay      :  2.635
  Clock Pessimism Removal :  0.236

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.115       0.873 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.258         ntclkbufg_0      
 HCKB_213_536/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=122)      0.376       1.867         ntR1882          
 CLMA_219_769/CR2                  td                    0.132       1.999 r       CLKROUTE_136/CR  
                                   net (fanout=4)        0.636       2.635         ntR1890          
 CLMA_219_636/CLK                                                          r       vga_ctrl_inst/cnt_h[4]/opit_0_AQ_perm/CLK

 CLMA_219_636/Q3                   tco                   0.125       2.760 f       vga_ctrl_inst/cnt_h[4]/opit_0_AQ_perm/Q
                                   net (fanout=4)        0.236       2.996         vga_ctrl_inst/cnt_h [4]
 CLMA_219_648/Y3                   td                    0.039       3.035 f       vga_ctrl_inst/N46_4/LUT6_inst_perm/L6
                                   net (fanout=1)        0.216       3.251         vga_ctrl_inst/_N42816_1
 CLMA_219_649/CR2                  td                    0.139       3.390 f       CLKROUTE_76/CR   
                                   net (fanout=1)        0.830       4.220         ntR1821          
 CLMS_267_649/Y0                   td                    0.039       4.259 f       vga_ctrl_inst/rgb_valid_dly/opit_0_L6Q_perm/L6
                                   net (fanout=3)        0.170       4.429         nt_de_out        
 CLMA_267_660/CR1                  td                    0.142       4.571 f       CLKROUTE_110/CR  
                                   net (fanout=3)        0.075       4.646         ntR1855          
 CLMA_267_660/COUT                 td                    0.245       4.891 f       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       4.891         ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/_N9320
 CLMA_267_666/COUT                 td                    0.056       4.947 f       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       4.947         ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/_N9324
 CLMA_267_672/Y0                   td                    0.037       4.984 f       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_AQ_perm/Y
                                   net (fanout=2)        1.219       6.203         ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/N89 [8]
 CLMS_267_679/C4                                                           f       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/I4

 Data arrival time                                                   6.203         Logic Levels: 7  
                                                                                   Logic: 0.822ns(23.038%), Route: 2.746ns(76.962%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000    1000.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635    1000.635         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.097    1000.732 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328    1001.060         ntclkbufg_0      
 HCKB_213_536/CLKOUT               td                    0.195    1001.255 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=122)      0.259    1001.514         ntR1882          
 CLMS_267_679/CLK                                                          r       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.236    1001.750                          
 clock uncertainty                                      -0.150    1001.600                          

 Setup time                                             -0.071    1001.529                          

 Data required time                                               1001.529                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.529                          
 Data arrival time                                                   6.203                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.326                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_read_inst/cnt_data_bit[0]/opit_0_L5Q_perm/CLK
Endpoint    : sd_ctrl_inst/sd_read_inst/cnt_data_bit[3]/opit_0_L6Q_perm/I0
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.775
  Launch Clock Delay      :  1.491
  Clock Pessimism Removal :  -0.284

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635       0.635         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.097       0.732 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.060         ntclkbufg_0      
 HCKB_213_536/CLKOUT               td                    0.195       1.255 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=122)      0.236       1.491         ntR1882          
 CLMA_261_769/CLK                                                          r       sd_ctrl_inst/sd_read_inst/cnt_data_bit[0]/opit_0_L5Q_perm/CLK

 CLMA_261_769/CR2                  tco                   0.122       1.613 r       sd_ctrl_inst/sd_read_inst/cnt_data_bit[0]/opit_0_L5Q_perm/L5Q
                                   net (fanout=5)        0.058       1.671         sd_ctrl_inst/sd_read_inst/cnt_data_bit [0]
 CLMA_261_769/B0                                                           r       sd_ctrl_inst/sd_read_inst/cnt_data_bit[3]/opit_0_L6Q_perm/I0

 Data arrival time                                                   1.671         Logic Levels: 0  
                                                                                   Logic: 0.122ns(67.778%), Route: 0.058ns(32.222%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.115       0.873 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.258         ntclkbufg_0      
 HCKB_213_536/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=122)      0.284       1.775         ntR1882          
 CLMA_261_769/CLK                                                          r       sd_ctrl_inst/sd_read_inst/cnt_data_bit[3]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.284       1.491                          
 clock uncertainty                                       0.000       1.491                          

 Hold time                                              -0.072       1.419                          

 Data required time                                                  1.419                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.419                          
 Data arrival time                                                   1.671                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0_srl/CLK
Endpoint    : ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_AQ_perm/I0
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.775
  Launch Clock Delay      :  1.491
  Clock Pessimism Removal :  -0.284

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635       0.635         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.097       0.732 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.060         ntclkbufg_0      
 HCKB_213_536/CLKOUT               td                    0.195       1.255 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=122)      0.236       1.491         ntR1882          
 CLMS_291_769/CLK                                                          r       ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0_srl/CLK

 CLMS_291_769/CR2                  tco                   0.123       1.614 f       ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0_srl/CR0
                                   net (fanout=3)        0.061       1.675         ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/wrptr2 [8]
 CLMS_291_769/B0                                                           f       ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_AQ_perm/I0

 Data arrival time                                                   1.675         Logic Levels: 0  
                                                                                   Logic: 0.123ns(66.848%), Route: 0.061ns(33.152%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.115       0.873 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.258         ntclkbufg_0      
 HCKB_213_536/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=122)      0.284       1.775         ntR1882          
 CLMS_291_769/CLK                                                          r       ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_AQ_perm/CLK
 clock pessimism                                        -0.284       1.491                          
 clock uncertainty                                       0.000       1.491                          

 Hold time                                              -0.069       1.422                          

 Data required time                                                  1.422                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.422                          
 Data arrival time                                                   1.675                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : data_rd_ctrl_inst/cnt_rd[7]/opit_0_L6QL5Q1_perm/CLK
Endpoint    : data_rd_ctrl_inst/cnt_rd[5]/opit_0_L5Q_perm/I3
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.785
  Launch Clock Delay      :  1.501
  Clock Pessimism Removal :  -0.284

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635       0.635         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.097       0.732 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.060         ntclkbufg_0      
 HCKB_213_514/CLKOUT               td                    0.195       1.255 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=98)       0.246       1.501         ntR1881          
 CLMS_189_787/CLK                                                          r       data_rd_ctrl_inst/cnt_rd[7]/opit_0_L6QL5Q1_perm/CLK

 CLMS_189_787/CR3                  tco                   0.122       1.623 f       data_rd_ctrl_inst/cnt_rd[7]/opit_0_L6QL5Q1_perm/L5Q
                                   net (fanout=8)        0.104       1.727         data_rd_ctrl_inst/cnt_rd [0]
 CLMS_189_787/C3                                                           f       data_rd_ctrl_inst/cnt_rd[5]/opit_0_L5Q_perm/I3

 Data arrival time                                                   1.727         Logic Levels: 0  
                                                                                   Logic: 0.122ns(53.982%), Route: 0.104ns(46.018%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.115       0.873 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.258         ntclkbufg_0      
 HCKB_213_514/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=98)       0.294       1.785         ntR1881          
 CLMS_189_787/CLK                                                          r       data_rd_ctrl_inst/cnt_rd[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.284       1.501                          
 clock uncertainty                                       0.000       1.501                          

 Hold time                                              -0.028       1.473                          

 Data required time                                                  1.473                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.473                          
 Data arrival time                                                   1.727                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.254                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[12]/opit_0_inv_AQ_perm/CLK
Endpoint    : ms7210_ctrl_iic_top_inst/rstn_temp1/opit_0/RS
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.045  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.531
  Launch Clock Delay      :  1.812
  Clock Pessimism Removal :  0.236

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.115       0.873 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.258         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=127)      0.321       1.812         ntR1897          
 CLMA_159_906/CLK                                                          r       rstn_1ms[12]/opit_0_inv_AQ_perm/CLK

 CLMA_159_906/Q3                   tco                   0.125       1.937 f       rstn_1ms[12]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.160       2.097         rstn_1ms[12]     
 CLMS_159_901/Y0                   td                    0.125       2.222 f       N86_10/gateop_perm/L6
                                   net (fanout=3)        0.234       2.456         _N43033          
 CLMA_159_888/Y0                   td                    0.066       2.522 f       ddr_rw_inst/axi_ctrl_inst/N127/LUT6_inst_perm/L6
                                   net (fanout=132)      1.343       3.865         ddr_rw_inst/axi_ctrl_inst/N128
 CLMA_45_702/RS                                                            f       ms7210_ctrl_iic_top_inst/rstn_temp1/opit_0/RS

 Data arrival time                                                   3.865         Logic Levels: 2  
                                                                                   Logic: 0.316ns(15.392%), Route: 1.737ns(84.608%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000    1000.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635    1000.635         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.097    1000.732 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328    1001.060         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.195    1001.255 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=127)      0.276    1001.531         ntR1897          
 CLMA_45_702/CLK                                                           r       ms7210_ctrl_iic_top_inst/rstn_temp1/opit_0/CLK
 clock pessimism                                         0.236    1001.767                          
 clock uncertainty                                      -0.150    1001.617                          

 Recovery time                                          -0.072    1001.545                          

 Data required time                                               1001.545                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.545                          
 Data arrival time                                                   3.865                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.680                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/iic_dri/trans_en/opit_0_L6Q_perm/CLK
Endpoint    : hd_scl_obuf/opit_1/OSR_IOLHR
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.157  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.708
  Launch Clock Delay      :  1.820
  Clock Pessimism Removal :  0.269

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.115       0.873 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.258         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=127)      0.329       1.820         ntR1897          
 CLMA_21_696/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/trans_en/opit_0_L6Q_perm/CLK

 CLMA_21_696/Q1                    tco                   0.125       1.945 f       ms7210_ctrl_iic_top_inst/iic_dri/trans_en/opit_0_L6Q_perm/L6Q
                                   net (fanout=4)        0.313       2.258         ms7210_ctrl_iic_top_inst/iic_dri/trans_en
 IOLHR_16_696/OSR_IOLHR                                                    f       hd_scl_obuf/opit_1/OSR_IOLHR

 Data arrival time                                                   2.258         Logic Levels: 0  
                                                                                   Logic: 0.125ns(28.539%), Route: 0.313ns(71.461%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000    1000.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635    1000.635         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.097    1000.732 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328    1001.060         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.195    1001.255 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=127)      0.453    1001.708         ntR1897          
 IOLHR_16_696/OCLK                                                         r       hd_scl_obuf/opit_1/OCLK
 clock pessimism                                         0.269    1001.977                          
 clock uncertainty                                      -0.150    1001.827                          

 Recovery time                                          -0.141    1001.686                          

 Data required time                                               1001.686                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.686                          
 Data arrival time                                                   2.258                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.428                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/iic_dri/state_reg[4]/opit_0_inv_L6Q_perm/CLK
Endpoint    : ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/ISR_IOLHR
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.131  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.681
  Launch Clock Delay      :  1.819
  Clock Pessimism Removal :  0.269

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.115       0.873 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.258         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=127)      0.328       1.819         ntR1897          
 CLMA_21_702/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/state_reg[4]/opit_0_inv_L6Q_perm/CLK

 CLMA_21_702/Q3                    tco                   0.125       1.944 f       ms7210_ctrl_iic_top_inst/iic_dri/state_reg[4]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=13)       0.236       2.180         ms7210_ctrl_iic_top_inst/iic_dri/state_reg [4]
 IOLHR_16_690/ISR_IOLHR                                                    f       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/ISR_IOLHR

 Data arrival time                                                   2.180         Logic Levels: 0  
                                                                                   Logic: 0.125ns(34.626%), Route: 0.236ns(65.374%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000    1000.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635    1000.635         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.097    1000.732 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328    1001.060         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.195    1001.255 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=127)      0.426    1001.681         ntR1897          
 IOLHR_16_690/ICLK                                                         r       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/ICLK
 clock pessimism                                         0.269    1001.950                          
 clock uncertainty                                      -0.150    1001.800                          

 Recovery time                                          -0.118    1001.682                          

 Data required time                                               1001.682                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.682                          
 Data arrival time                                                   2.180                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.502                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/iic_dri/state_reg[4]/opit_0_inv_L6Q_perm/CLK
Endpoint    : ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/ISR_IOLHR
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.189  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.993
  Launch Clock Delay      :  1.535
  Clock Pessimism Removal :  -0.269

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635       0.635         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.097       0.732 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.060         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.195       1.255 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=127)      0.280       1.535         ntR1897          
 CLMA_21_702/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/state_reg[4]/opit_0_inv_L6Q_perm/CLK

 CLMA_21_702/Q3                    tco                   0.103       1.638 r       ms7210_ctrl_iic_top_inst/iic_dri/state_reg[4]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=13)       0.179       1.817         ms7210_ctrl_iic_top_inst/iic_dri/state_reg [4]
 IOLHR_16_690/ISR_IOLHR                                                    r       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/ISR_IOLHR

 Data arrival time                                                   1.817         Logic Levels: 0  
                                                                                   Logic: 0.103ns(36.525%), Route: 0.179ns(63.475%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.115       0.873 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.258         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=127)      0.502       1.993         ntR1897          
 IOLHR_16_690/ICLK                                                         r       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/ICLK
 clock pessimism                                        -0.269       1.724                          
 clock uncertainty                                       0.000       1.724                          

 Removal time                                           -0.006       1.718                          

 Data required time                                                  1.718                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.718                          
 Data arrival time                                                   1.817                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.099                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/iic_dri/trans_en/opit_0_L6Q_perm/CLK
Endpoint    : hd_scl_obuf/opit_1/OSR_IOLHR
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.214  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.019
  Launch Clock Delay      :  1.536
  Clock Pessimism Removal :  -0.269

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635       0.635         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.097       0.732 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.060         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.195       1.255 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=127)      0.281       1.536         ntR1897          
 CLMA_21_696/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/trans_en/opit_0_L6Q_perm/CLK

 CLMA_21_696/Q1                    tco                   0.109       1.645 f       ms7210_ctrl_iic_top_inst/iic_dri/trans_en/opit_0_L6Q_perm/L6Q
                                   net (fanout=4)        0.234       1.879         ms7210_ctrl_iic_top_inst/iic_dri/trans_en
 IOLHR_16_696/OSR_IOLHR                                                    f       hd_scl_obuf/opit_1/OSR_IOLHR

 Data arrival time                                                   1.879         Logic Levels: 0  
                                                                                   Logic: 0.109ns(31.778%), Route: 0.234ns(68.222%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.115       0.873 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.258         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=127)      0.528       2.019         ntR1897          
 IOLHR_16_696/OCLK                                                         r       hd_scl_obuf/opit_1/OCLK
 clock pessimism                                        -0.269       1.750                          
 clock uncertainty                                       0.000       1.750                          

 Removal time                                           -0.051       1.699                          

 Data required time                                                  1.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.699                          
 Data arrival time                                                   1.879                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.180                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : ms7210_ctrl_iic_top_inst/rstn_temp1/opit_0/RS
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.815
  Launch Clock Delay      :  1.525
  Clock Pessimism Removal :  -0.236

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635       0.635         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.097       0.732 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.060         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.195       1.255 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=127)      0.270       1.525         ntR1897          
 CLMS_159_895/CLK                                                          r       rstn_1ms[0]/opit_0_inv_L6Q_perm/CLK

 CLMS_159_895/Q0                   tco                   0.103       1.628 r       rstn_1ms[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=5)        0.118       1.746         rstn_1ms[0]      
 CLMA_159_888/Y0                   td                    0.102       1.848 r       ddr_rw_inst/axi_ctrl_inst/N127/LUT6_inst_perm/L6
                                   net (fanout=132)      0.928       2.776         ddr_rw_inst/axi_ctrl_inst/N128
 CLMA_45_702/RS                                                            r       ms7210_ctrl_iic_top_inst/rstn_temp1/opit_0/RS

 Data arrival time                                                   2.776         Logic Levels: 1  
                                                                                   Logic: 0.205ns(16.387%), Route: 1.046ns(83.613%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.115       0.873 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.258         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=127)      0.324       1.815         ntR1897          
 CLMA_45_702/CLK                                                           r       ms7210_ctrl_iic_top_inst/rstn_temp1/opit_0/CLK
 clock pessimism                                        -0.236       1.579                          
 clock uncertainty                                       0.000       1.579                          

 Removal time                                           -0.076       1.503                          

 Data required time                                                  1.503                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.503                          
 Data arrival time                                                   2.776                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.273                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[1]/opit_0_inv_L6QQ_perm/RS
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.128  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.320
  Launch Clock Delay      :  1.547
  Clock Pessimism Removal :  0.099

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       0.501         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.115       0.616 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.001         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_489/CLKOUT               td                    0.233       1.234 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=122)      0.313       1.547         ntR1895          
 CLMS_309_523/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/CLK

 CLMS_309_523/CR0                  tco                   0.141       1.688 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=30)       0.833       2.521         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/logic_rstn
 CLMA_357_649/RS                                                           f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[1]/opit_0_inv_L6QQ_perm/RS

 Data arrival time                                                   2.521         Logic Levels: 0  
                                                                                   Logic: 0.141ns(14.476%), Route: 0.833ns(85.524%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420    1000.420         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.097    1000.517 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328    1000.845         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_534/CLKOUT               td                    0.195    1001.040 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=1)        0.280    1001.320         ntR1896          
 CLMA_357_649/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[1]/opit_0_inv_L6QQ_perm/CLK
 clock pessimism                                         0.099    1001.419                          
 clock uncertainty                                      -0.150    1001.269                          

 Recovery time                                          -0.072    1001.197                          

 Data required time                                               1001.197                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.197                          
 Data arrival time                                                   2.521                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.676                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[0]/opit_0_inv_L6Q_perm/RS
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.307
  Launch Clock Delay      :  1.547
  Clock Pessimism Removal :  0.194

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       0.501         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.115       0.616 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.001         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_489/CLKOUT               td                    0.233       1.234 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=122)      0.313       1.547         ntR1895          
 CLMS_309_523/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/CLK

 CLMS_309_523/CR0                  tco                   0.141       1.688 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=30)       0.478       2.166         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/logic_rstn
 CLMA_339_492/RSCO                 td                    0.052       2.218 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[4]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=4)        0.000       2.218         ntR766           
 CLMA_339_498/RSCO                 td                    0.049       2.267 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[8]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=2)        0.000       2.267         ntR765           
 CLMA_339_504/RSCI                                                         r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[0]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   2.267         Logic Levels: 2  
                                                                                   Logic: 0.242ns(33.611%), Route: 0.478ns(66.389%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420    1000.420         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.097    1000.517 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328    1000.845         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_489/CLKOUT               td                    0.195    1001.040 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=122)      0.267    1001.307         ntR1895          
 CLMA_339_504/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.194    1001.501                          
 clock uncertainty                                      -0.150    1001.351                          

 Recovery time                                          -0.116    1001.235                          

 Data required time                                               1001.235                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.235                          
 Data arrival time                                                   2.267                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.968                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[9]/opit_0_inv_AQ_perm/RS
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.307
  Launch Clock Delay      :  1.547
  Clock Pessimism Removal :  0.194

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       0.501         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.115       0.616 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.001         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_489/CLKOUT               td                    0.233       1.234 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=122)      0.313       1.547         ntR1895          
 CLMS_309_523/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/CLK

 CLMS_309_523/CR0                  tco                   0.141       1.688 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=30)       0.478       2.166         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/logic_rstn
 CLMA_339_492/RSCO                 td                    0.052       2.218 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[4]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=4)        0.000       2.218         ntR766           
 CLMA_339_498/RSCO                 td                    0.049       2.267 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[8]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=2)        0.000       2.267         ntR765           
 CLMA_339_504/RSCI                                                         r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[9]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   2.267         Logic Levels: 2  
                                                                                   Logic: 0.242ns(33.611%), Route: 0.478ns(66.389%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420    1000.420         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.097    1000.517 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328    1000.845         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_489/CLKOUT               td                    0.195    1001.040 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=122)      0.267    1001.307         ntR1895          
 CLMA_339_504/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[9]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.194    1001.501                          
 clock uncertainty                                      -0.150    1001.351                          

 Recovery time                                          -0.116    1001.235                          

 Data required time                                               1001.235                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.235                          
 Data arrival time                                                   2.267                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.968                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_srl/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/RS
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.544
  Launch Clock Delay      :  1.300
  Clock Pessimism Removal :  -0.227

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       0.420         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.097       0.517 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       0.845         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_489/CLKOUT               td                    0.195       1.040 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=122)      0.260       1.300         ntR1895          
 CLMA_285_516/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_srl/CLK

 CLMA_285_516/CR0                  tco                   0.123       1.423 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_srl/CR0
                                   net (fanout=31)       0.160       1.583         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_seq_rstn
 CLMS_285_529/RS                                                           f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   1.583         Logic Levels: 0  
                                                                                   Logic: 0.123ns(43.463%), Route: 0.160ns(56.537%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       0.501         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.115       0.616 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.001         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_489/CLKOUT               td                    0.233       1.234 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=122)      0.310       1.544         ntR1895          
 CLMS_285_529/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.227       1.317                          
 clock uncertainty                                       0.000       1.317                          

 Removal time                                           -0.038       1.279                          

 Data required time                                                  1.279                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.279                          
 Data arrival time                                                   1.583                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.304                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_srl/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[2]/opit_0_inv_L6QL5Q_perm/RS
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.544
  Launch Clock Delay      :  1.300
  Clock Pessimism Removal :  -0.227

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       0.420         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.097       0.517 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       0.845         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_489/CLKOUT               td                    0.195       1.040 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=122)      0.260       1.300         ntR1895          
 CLMA_285_516/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_srl/CLK

 CLMA_285_516/CR0                  tco                   0.123       1.423 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_srl/CR0
                                   net (fanout=31)       0.160       1.583         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_seq_rstn
 CLMA_291_522/RS                                                           f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[2]/opit_0_inv_L6QL5Q_perm/RS

 Data arrival time                                                   1.583         Logic Levels: 0  
                                                                                   Logic: 0.123ns(43.463%), Route: 0.160ns(56.537%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       0.501         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.115       0.616 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.001         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_489/CLKOUT               td                    0.233       1.234 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=122)      0.310       1.544         ntR1895          
 CLMA_291_522/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[2]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.227       1.317                          
 clock uncertainty                                       0.000       1.317                          

 Removal time                                           -0.038       1.279                          

 Data required time                                                  1.279                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.279                          
 Data arrival time                                                   1.583                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.304                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_srl/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L6QL5Q_perm/RS
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.544
  Launch Clock Delay      :  1.300
  Clock Pessimism Removal :  -0.227

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       0.420         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.097       0.517 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       0.845         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_489/CLKOUT               td                    0.195       1.040 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=122)      0.260       1.300         ntR1895          
 CLMA_285_516/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_srl/CLK

 CLMA_285_516/CR0                  tco                   0.123       1.423 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_srl/CR0
                                   net (fanout=31)       0.160       1.583         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_seq_rstn
 CLMA_291_522/RS                                                           f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L6QL5Q_perm/RS

 Data arrival time                                                   1.583         Logic Levels: 0  
                                                                                   Logic: 0.123ns(43.463%), Route: 0.160ns(56.537%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       0.501         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_579/CLKOUT               td                    0.115       0.616 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.001         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_489/CLKOUT               td                    0.233       1.234 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=122)      0.310       1.544         ntR1895          
 CLMA_291_522/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.227       1.317                          
 clock uncertainty                                       0.000       1.317                          

 Removal time                                           -0.038       1.279                          

 Data required time                                                  1.279                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.279                          
 Data arrival time                                                   1.583                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.304                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrc_rstn_sync/sig_async_r1[0]/opit_0_srl/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[5][0]/opit_0_inv/RS
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  -2.192
  Launch Clock Delay      :  2.477
  Clock Pessimism Removal :  4.617

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.932       0.932 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.433         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.115       1.548 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385       1.933         ddr_rw_inst/ui_clk
 HCKB_213_535/CLKOUT               td                    0.233       2.166 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=2435)     0.311       2.477         ntR1898          
 CLMA_303_691/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrc_rstn_sync/sig_async_r1[0]/opit_0_srl/CLK

 CLMA_303_691/CR0                  tco                   0.141       2.618 f       ddr_rw_inst/axi_ddr_inst/u_ddrc_rstn_sync/sig_async_r1[0]/opit_0_srl/CR0
                                   net (fanout=309)      1.114       3.732         ddr_rw_inst/axi_ddr_inst/ddrc_rstn
 CLMA_261_528/RSCO                 td                    0.052       3.784 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[7].twra2act_timing/timing_cnt[0]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       3.784         ntR214           
 CLMA_261_534/RSCO                 td                    0.049       3.833 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[7].twra2act_timing/timing_cnt[4]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       3.833         ntR213           
 CLMA_261_540/RSCO                 td                    0.049       3.882 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[6].trda2act_timing/timing_cnt[0]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       3.882         ntR212           
 CLMA_261_546/RSCO                 td                    0.049       3.931 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[7].trc_timing/timing_cnt[4]/opit_0_inv_L6QL5Q1_perm/RSCO
                                   net (fanout=3)        0.000       3.931         ntR211           
 CLMA_261_552/RSCO                 td                    0.049       3.980 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[5].trda2act_timing/timing_cnt[1]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       3.980         ntR210           
 CLMA_261_558/RSCO                 td                    0.049       4.029 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt2[3]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=4)        0.000       4.029         ntR209           
 CLMA_261_564/RSCO                 td                    0.049       4.078 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt2[3]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=4)        0.000       4.078         ntR208           
 CLMA_261_570/RSCO                 td                    0.049       4.127 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt1[4]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       4.127         ntR207           
 CLMA_261_576/RSCO                 td                    0.049       4.176 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt2[3]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=5)        0.000       4.176         ntR206           
 CLMA_261_582/RSCO                 td                    0.049       4.225 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt1[0]/opit_0_inv_L5Q_perm/RSCO
                                   net (fanout=2)        0.000       4.225         ntR205           
 CLMA_261_588/RSCO                 td                    0.049       4.274 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[21]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       4.274         ntR204           
 CLMA_261_594/RSCO                 td                    0.049       4.323 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[39]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=2)        0.000       4.323         ntR203           
 CLMA_261_600/RSCO                 td                    0.049       4.372 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[27]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       4.372         ntR202           
 CLMA_261_606/RSCO                 td                    0.049       4.421 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[24]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       4.421         ntR201           
 CLMA_261_612/RSCO                 td                    0.049       4.470 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_valid_d1/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       4.470         ntR200           
 CLMA_261_618/RSCO                 td                    0.049       4.519 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[25]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       4.519         ntR199           
 CLMA_261_624/RSCO                 td                    0.049       4.568 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[21]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       4.568         ntR198           
 CLMA_261_630/RSCO                 td                    0.049       4.617 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[52]/opit_0_inv/RSCO
                                   net (fanout=3)        0.000       4.617         ntR197           
 CLMA_261_636/RSCO                 td                    0.049       4.666 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[6][13]/opit_0_inv/RSCO
                                   net (fanout=3)        0.000       4.666         ntR196           
 CLMA_261_642/RSCO                 td                    0.049       4.715 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[4][14]/opit_0_inv/RSCO
                                   net (fanout=2)        0.000       4.715         ntR195           
 CLMA_261_648/RSCO                 td                    0.049       4.764 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[53]/opit_0_inv_L7Q_perm/RSCO
                                   net (fanout=3)        0.000       4.764         ntR194           
 CLMA_261_654/RSCO                 td                    0.049       4.813 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[4][13]/opit_0_inv/RSCO
                                   net (fanout=1)        0.000       4.813         ntR193           
 CLMA_261_660/RSCO                 td                    0.049       4.862 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[46]/opit_0_inv_L7Q_perm/RSCO
                                   net (fanout=3)        0.000       4.862         ntR192           
 CLMA_261_666/RSCO                 td                    0.049       4.911 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[0][6]/opit_0_inv/RSCO
                                   net (fanout=1)        0.000       4.911         ntR191           
 CLMA_261_672/RSCI                                                         r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[5][0]/opit_0_inv/RS

 Data arrival time                                                   4.911         Logic Levels: 24 
                                                                                   Logic: 1.320ns(54.232%), Route: 1.114ns(45.768%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000    1000.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -3.491     996.509 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420     996.929         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.097     997.026 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328     997.354         ddr_rw_inst/ui_clk
 HCKB_213_535/CLKOUT               td                    0.195     997.549 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=2435)     0.259     997.808         ntR1898          
 CLMA_261_672/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[5][0]/opit_0_inv/CLK
 clock pessimism                                         4.617    1002.425                          
 clock uncertainty                                      -0.150    1002.275                          

 Recovery time                                          -0.116    1002.159                          

 Data required time                                               1002.159                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.159                          
 Data arrival time                                                   4.911                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.248                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrc_rstn_sync/sig_async_r1[0]/opit_0_srl/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[0][0]/opit_0_inv/RS
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.051  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  -2.191
  Launch Clock Delay      :  2.477
  Clock Pessimism Removal :  4.617

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.932       0.932 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.433         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.115       1.548 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385       1.933         ddr_rw_inst/ui_clk
 HCKB_213_535/CLKOUT               td                    0.233       2.166 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=2435)     0.311       2.477         ntR1898          
 CLMA_303_691/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrc_rstn_sync/sig_async_r1[0]/opit_0_srl/CLK

 CLMA_303_691/CR0                  tco                   0.141       2.618 f       ddr_rw_inst/axi_ddr_inst/u_ddrc_rstn_sync/sig_async_r1[0]/opit_0_srl/CR0
                                   net (fanout=309)      1.114       3.732         ddr_rw_inst/axi_ddr_inst/ddrc_rstn
 CLMA_261_528/RSCO                 td                    0.052       3.784 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[7].twra2act_timing/timing_cnt[0]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       3.784         ntR214           
 CLMA_261_534/RSCO                 td                    0.049       3.833 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[7].twra2act_timing/timing_cnt[4]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       3.833         ntR213           
 CLMA_261_540/RSCO                 td                    0.049       3.882 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[6].trda2act_timing/timing_cnt[0]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       3.882         ntR212           
 CLMA_261_546/RSCO                 td                    0.049       3.931 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[7].trc_timing/timing_cnt[4]/opit_0_inv_L6QL5Q1_perm/RSCO
                                   net (fanout=3)        0.000       3.931         ntR211           
 CLMA_261_552/RSCO                 td                    0.049       3.980 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[5].trda2act_timing/timing_cnt[1]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       3.980         ntR210           
 CLMA_261_558/RSCO                 td                    0.049       4.029 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt2[3]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=4)        0.000       4.029         ntR209           
 CLMA_261_564/RSCO                 td                    0.049       4.078 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt2[3]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=4)        0.000       4.078         ntR208           
 CLMA_261_570/RSCO                 td                    0.049       4.127 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt1[4]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       4.127         ntR207           
 CLMA_261_576/RSCO                 td                    0.049       4.176 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt2[3]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=5)        0.000       4.176         ntR206           
 CLMA_261_582/RSCO                 td                    0.049       4.225 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt1[0]/opit_0_inv_L5Q_perm/RSCO
                                   net (fanout=2)        0.000       4.225         ntR205           
 CLMA_261_588/RSCO                 td                    0.049       4.274 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[21]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       4.274         ntR204           
 CLMA_261_594/RSCO                 td                    0.049       4.323 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[39]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=2)        0.000       4.323         ntR203           
 CLMA_261_600/RSCO                 td                    0.049       4.372 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[27]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       4.372         ntR202           
 CLMA_261_606/RSCO                 td                    0.049       4.421 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[24]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       4.421         ntR201           
 CLMA_261_612/RSCO                 td                    0.049       4.470 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_valid_d1/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       4.470         ntR200           
 CLMA_261_618/RSCO                 td                    0.049       4.519 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[25]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       4.519         ntR199           
 CLMA_261_624/RSCO                 td                    0.049       4.568 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[21]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       4.568         ntR198           
 CLMA_261_630/RSCO                 td                    0.049       4.617 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[52]/opit_0_inv/RSCO
                                   net (fanout=3)        0.000       4.617         ntR197           
 CLMA_261_636/RSCO                 td                    0.049       4.666 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[6][13]/opit_0_inv/RSCO
                                   net (fanout=3)        0.000       4.666         ntR196           
 CLMA_261_642/RSCO                 td                    0.049       4.715 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[4][14]/opit_0_inv/RSCO
                                   net (fanout=2)        0.000       4.715         ntR195           
 CLMA_261_648/RSCO                 td                    0.049       4.764 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[53]/opit_0_inv_L7Q_perm/RSCO
                                   net (fanout=3)        0.000       4.764         ntR194           
 CLMA_261_654/RSCO                 td                    0.049       4.813 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[4][13]/opit_0_inv/RSCO
                                   net (fanout=1)        0.000       4.813         ntR193           
 CLMA_261_660/RSCO                 td                    0.049       4.862 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[46]/opit_0_inv_L7Q_perm/RSCO
                                   net (fanout=3)        0.000       4.862         ntR192           
 CLMA_261_666/RSCI                                                         r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[0][0]/opit_0_inv/RS

 Data arrival time                                                   4.862         Logic Levels: 23 
                                                                                   Logic: 1.271ns(53.291%), Route: 1.114ns(46.709%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000    1000.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -3.491     996.509 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420     996.929         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.097     997.026 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328     997.354         ddr_rw_inst/ui_clk
 HCKB_213_535/CLKOUT               td                    0.195     997.549 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=2435)     0.260     997.809         ntR1898          
 CLMA_261_666/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[0][0]/opit_0_inv/CLK
 clock pessimism                                         4.617    1002.426                          
 clock uncertainty                                      -0.150    1002.276                          

 Recovery time                                          -0.116    1002.160                          

 Data required time                                               1002.160                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.160                          
 Data arrival time                                                   4.862                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.298                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrc_rstn_sync/sig_async_r1[0]/opit_0_srl/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[0][3]/opit_0_inv/RS
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.051  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  -2.191
  Launch Clock Delay      :  2.477
  Clock Pessimism Removal :  4.617

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.932       0.932 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.433         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.115       1.548 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385       1.933         ddr_rw_inst/ui_clk
 HCKB_213_535/CLKOUT               td                    0.233       2.166 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=2435)     0.311       2.477         ntR1898          
 CLMA_303_691/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrc_rstn_sync/sig_async_r1[0]/opit_0_srl/CLK

 CLMA_303_691/CR0                  tco                   0.141       2.618 f       ddr_rw_inst/axi_ddr_inst/u_ddrc_rstn_sync/sig_async_r1[0]/opit_0_srl/CR0
                                   net (fanout=309)      1.114       3.732         ddr_rw_inst/axi_ddr_inst/ddrc_rstn
 CLMA_261_528/RSCO                 td                    0.052       3.784 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[7].twra2act_timing/timing_cnt[0]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       3.784         ntR214           
 CLMA_261_534/RSCO                 td                    0.049       3.833 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[7].twra2act_timing/timing_cnt[4]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       3.833         ntR213           
 CLMA_261_540/RSCO                 td                    0.049       3.882 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[6].trda2act_timing/timing_cnt[0]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       3.882         ntR212           
 CLMA_261_546/RSCO                 td                    0.049       3.931 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[7].trc_timing/timing_cnt[4]/opit_0_inv_L6QL5Q1_perm/RSCO
                                   net (fanout=3)        0.000       3.931         ntR211           
 CLMA_261_552/RSCO                 td                    0.049       3.980 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[5].trda2act_timing/timing_cnt[1]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       3.980         ntR210           
 CLMA_261_558/RSCO                 td                    0.049       4.029 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt2[3]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=4)        0.000       4.029         ntR209           
 CLMA_261_564/RSCO                 td                    0.049       4.078 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt2[3]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=4)        0.000       4.078         ntR208           
 CLMA_261_570/RSCO                 td                    0.049       4.127 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt1[4]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       4.127         ntR207           
 CLMA_261_576/RSCO                 td                    0.049       4.176 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt2[3]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=5)        0.000       4.176         ntR206           
 CLMA_261_582/RSCO                 td                    0.049       4.225 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt1[0]/opit_0_inv_L5Q_perm/RSCO
                                   net (fanout=2)        0.000       4.225         ntR205           
 CLMA_261_588/RSCO                 td                    0.049       4.274 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[21]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       4.274         ntR204           
 CLMA_261_594/RSCO                 td                    0.049       4.323 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[39]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=2)        0.000       4.323         ntR203           
 CLMA_261_600/RSCO                 td                    0.049       4.372 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[27]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       4.372         ntR202           
 CLMA_261_606/RSCO                 td                    0.049       4.421 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[24]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       4.421         ntR201           
 CLMA_261_612/RSCO                 td                    0.049       4.470 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_valid_d1/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       4.470         ntR200           
 CLMA_261_618/RSCO                 td                    0.049       4.519 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[25]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       4.519         ntR199           
 CLMA_261_624/RSCO                 td                    0.049       4.568 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[21]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       4.568         ntR198           
 CLMA_261_630/RSCO                 td                    0.049       4.617 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[52]/opit_0_inv/RSCO
                                   net (fanout=3)        0.000       4.617         ntR197           
 CLMA_261_636/RSCO                 td                    0.049       4.666 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[6][13]/opit_0_inv/RSCO
                                   net (fanout=3)        0.000       4.666         ntR196           
 CLMA_261_642/RSCO                 td                    0.049       4.715 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[4][14]/opit_0_inv/RSCO
                                   net (fanout=2)        0.000       4.715         ntR195           
 CLMA_261_648/RSCO                 td                    0.049       4.764 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[53]/opit_0_inv_L7Q_perm/RSCO
                                   net (fanout=3)        0.000       4.764         ntR194           
 CLMA_261_654/RSCO                 td                    0.049       4.813 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[4][13]/opit_0_inv/RSCO
                                   net (fanout=1)        0.000       4.813         ntR193           
 CLMA_261_660/RSCO                 td                    0.049       4.862 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[46]/opit_0_inv_L7Q_perm/RSCO
                                   net (fanout=3)        0.000       4.862         ntR192           
 CLMA_261_666/RSCI                                                         r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[0][3]/opit_0_inv/RS

 Data arrival time                                                   4.862         Logic Levels: 23 
                                                                                   Logic: 1.271ns(53.291%), Route: 1.114ns(46.709%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000    1000.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -3.491     996.509 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420     996.929         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.097     997.026 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328     997.354         ddr_rw_inst/ui_clk
 HCKB_213_535/CLKOUT               td                    0.195     997.549 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=2435)     0.260     997.809         ntR1898          
 CLMA_261_666/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[0][3]/opit_0_inv/CLK
 clock pessimism                                         4.617    1002.426                          
 clock uncertainty                                      -0.150    1002.276                          

 Recovery time                                          -0.116    1002.160                          

 Data required time                                               1002.160                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.160                          
 Data arrival time                                                   4.862                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.298                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/up_dn_cnt[1]/opit_0_inv_L6QL5Q_perm/RS
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.477
  Launch Clock Delay      :  -2.189
  Clock Pessimism Removal :  -4.650

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -3.491      -3.491 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      -3.071         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.097      -2.974 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328      -2.646         ddr_rw_inst/ui_clk
 HCKB_213_486/CLKOUT               td                    0.195      -2.451 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=765)      0.262      -2.189         ntR1899          
 CLMA_333_480/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK

 CLMA_333_480/CR0                  tco                   0.123      -2.066 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CR0
                                   net (fanout=5)        0.103      -1.963         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_rstn_synced
 CLMA_333_486/RS                                                           f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/up_dn_cnt[1]/opit_0_inv_L6QL5Q_perm/RS

 Data arrival time                                                  -1.963         Logic Levels: 0  
                                                                                   Logic: 0.123ns(54.425%), Route: 0.103ns(45.575%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.932       0.932 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.433         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.115       1.548 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385       1.933         ddr_rw_inst/ui_clk
 HCKB_213_486/CLKOUT               td                    0.233       2.166 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=765)      0.311       2.477         ntR1899          
 CLMA_333_486/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/up_dn_cnt[1]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -4.650      -2.173                          
 clock uncertainty                                       0.000      -2.173                          

 Removal time                                           -0.038      -2.211                          

 Data required time                                                 -2.211                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 -2.211                          
 Data arrival time                                                  -1.963                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.248                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/up_dn_cnt[2]/opit_0_inv_L6Q_LUT6DQL5_perm/RS
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.477
  Launch Clock Delay      :  -2.189
  Clock Pessimism Removal :  -4.650

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -3.491      -3.491 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      -3.071         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.097      -2.974 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328      -2.646         ddr_rw_inst/ui_clk
 HCKB_213_486/CLKOUT               td                    0.195      -2.451 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=765)      0.262      -2.189         ntR1899          
 CLMA_333_480/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK

 CLMA_333_480/CR0                  tco                   0.123      -2.066 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CR0
                                   net (fanout=5)        0.103      -1.963         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_rstn_synced
 CLMA_333_486/RS                                                           f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/up_dn_cnt[2]/opit_0_inv_L6Q_LUT6DQL5_perm/RS

 Data arrival time                                                  -1.963         Logic Levels: 0  
                                                                                   Logic: 0.123ns(54.425%), Route: 0.103ns(45.575%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.932       0.932 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.433         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.115       1.548 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385       1.933         ddr_rw_inst/ui_clk
 HCKB_213_486/CLKOUT               td                    0.233       2.166 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=765)      0.311       2.477         ntR1899          
 CLMA_333_486/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/up_dn_cnt[2]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
 clock pessimism                                        -4.650      -2.173                          
 clock uncertainty                                       0.000      -2.173                          

 Removal time                                           -0.038      -2.211                          

 Data required time                                                 -2.211                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 -2.211                          
 Data arrival time                                                  -1.963                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.248                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/ddrphy_cpd_lock/opit_0_inv_L6Q_perm/RS
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.476
  Launch Clock Delay      :  -2.189
  Clock Pessimism Removal :  -4.617

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -3.491      -3.491 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      -3.071         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.097      -2.974 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328      -2.646         ddr_rw_inst/ui_clk
 HCKB_213_486/CLKOUT               td                    0.195      -2.451 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=765)      0.262      -2.189         ntR1899          
 CLMA_333_480/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK

 CLMA_333_480/CR0                  tco                   0.123      -2.066 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CR0
                                   net (fanout=5)        0.160      -1.906         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_rstn_synced
 CLMS_327_487/RS                                                           f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/ddrphy_cpd_lock/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                  -1.906         Logic Levels: 0  
                                                                                   Logic: 0.123ns(43.463%), Route: 0.160ns(56.537%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.932       0.932 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.433         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.115       1.548 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385       1.933         ddr_rw_inst/ui_clk
 HCKB_213_486/CLKOUT               td                    0.233       2.166 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=765)      0.310       2.476         ntR1899          
 CLMS_327_487/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/ddrphy_cpd_lock/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -4.617      -2.141                          
 clock uncertainty                                       0.000      -2.141                          

 Removal time                                           -0.038      -2.179                          

 Data required time                                                 -2.179                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 -2.179                          
 Data arrival time                                                  -1.906                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.273                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK
Endpoint    : data_rd_ctrl_inst/rd_addr[31]/opit_0_AQ_perm/RS
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.503
  Launch Clock Delay      :  1.785
  Clock Pessimism Removal :  0.236

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.115       0.873 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.258         ntclkbufg_0      
 HCKB_213_514/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=98)       0.294       1.785         ntR1881          
 CLMA_195_793/CLK                                                          r       sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK

 CLMA_195_793/Q0                   tco                   0.125       1.910 f       sd_ctrl_inst/sd_init_inst/init_end/opit_0/Q
                                   net (fanout=7)        0.442       2.352         nt_led[7]        
 CLMS_159_817/CR0                  td                    0.131       2.483 f       sd_ctrl_inst/sd_init_inst/N227/gateop_LUT6DL5_perm/L5
                                   net (fanout=18)       0.475       2.958         data_rd_ctrl_inst/N92
 CLMS_207_775/RSCO                 td                    0.057       3.015 f       data_rd_ctrl_inst/rd_addr[4]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.015         ntR124           
 CLMS_207_781/RSCO                 td                    0.051       3.066 f       data_rd_ctrl_inst/rd_addr[8]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.066         ntR123           
 CLMS_207_787/RSCO                 td                    0.051       3.117 f       data_rd_ctrl_inst/rd_addr[12]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.117         ntR122           
 CLMS_207_793/RSCO                 td                    0.051       3.168 f       data_rd_ctrl_inst/rd_addr[16]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.168         ntR121           
 CLMS_207_799/RSCO                 td                    0.051       3.219 f       data_rd_ctrl_inst/rd_addr[20]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.219         ntR120           
 CLMS_207_805/RSCO                 td                    0.051       3.270 f       data_rd_ctrl_inst/rd_addr[24]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.270         ntR119           
 CLMS_207_811/RSCO                 td                    0.051       3.321 f       data_rd_ctrl_inst/rd_addr[28]/opit_0_AQ_perm/RSCO
                                   net (fanout=3)        0.000       3.321         ntR118           
 CLMS_207_817/RSCI                                                         f       data_rd_ctrl_inst/rd_addr[31]/opit_0_AQ_perm/RS

 Data arrival time                                                   3.321         Logic Levels: 8  
                                                                                   Logic: 0.619ns(40.299%), Route: 0.917ns(59.701%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000    1000.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635    1000.635         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.097    1000.732 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328    1001.060         ntclkbufg_0      
 HCKB_213_514/CLKOUT               td                    0.195    1001.255 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=98)       0.248    1001.503         ntR1881          
 CLMS_207_817/CLK                                                          r       data_rd_ctrl_inst/rd_addr[31]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.236    1001.739                          
 clock uncertainty                                      -0.150    1001.589                          

 Recovery time                                          -0.072    1001.517                          

 Data required time                                               1001.517                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.517                          
 Data arrival time                                                   3.321                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.196                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK
Endpoint    : data_rd_ctrl_inst/rd_addr[28]/opit_0_AQ_perm/RS
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.047  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.502
  Launch Clock Delay      :  1.785
  Clock Pessimism Removal :  0.236

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.115       0.873 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.258         ntclkbufg_0      
 HCKB_213_514/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=98)       0.294       1.785         ntR1881          
 CLMA_195_793/CLK                                                          r       sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK

 CLMA_195_793/Q0                   tco                   0.125       1.910 f       sd_ctrl_inst/sd_init_inst/init_end/opit_0/Q
                                   net (fanout=7)        0.442       2.352         nt_led[7]        
 CLMS_159_817/CR0                  td                    0.131       2.483 f       sd_ctrl_inst/sd_init_inst/N227/gateop_LUT6DL5_perm/L5
                                   net (fanout=18)       0.475       2.958         data_rd_ctrl_inst/N92
 CLMS_207_775/RSCO                 td                    0.057       3.015 f       data_rd_ctrl_inst/rd_addr[4]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.015         ntR124           
 CLMS_207_781/RSCO                 td                    0.051       3.066 f       data_rd_ctrl_inst/rd_addr[8]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.066         ntR123           
 CLMS_207_787/RSCO                 td                    0.051       3.117 f       data_rd_ctrl_inst/rd_addr[12]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.117         ntR122           
 CLMS_207_793/RSCO                 td                    0.051       3.168 f       data_rd_ctrl_inst/rd_addr[16]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.168         ntR121           
 CLMS_207_799/RSCO                 td                    0.051       3.219 f       data_rd_ctrl_inst/rd_addr[20]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.219         ntR120           
 CLMS_207_805/RSCO                 td                    0.051       3.270 f       data_rd_ctrl_inst/rd_addr[24]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.270         ntR119           
 CLMS_207_811/RSCI                                                         f       data_rd_ctrl_inst/rd_addr[28]/opit_0_AQ_perm/RS

 Data arrival time                                                   3.270         Logic Levels: 7  
                                                                                   Logic: 0.568ns(38.249%), Route: 0.917ns(61.751%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000    1000.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635    1000.635         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.097    1000.732 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328    1001.060         ntclkbufg_0      
 HCKB_213_514/CLKOUT               td                    0.195    1001.255 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=98)       0.247    1001.502         ntR1881          
 CLMS_207_811/CLK                                                          r       data_rd_ctrl_inst/rd_addr[28]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.236    1001.738                          
 clock uncertainty                                      -0.150    1001.588                          

 Recovery time                                          -0.072    1001.516                          

 Data required time                                               1001.516                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.516                          
 Data arrival time                                                   3.270                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.246                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK
Endpoint    : data_rd_ctrl_inst/cnt_wait[25]/opit_0_AQ_perm/RS
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.508
  Launch Clock Delay      :  1.785
  Clock Pessimism Removal :  0.236

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.115       0.873 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.258         ntclkbufg_0      
 HCKB_213_514/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=98)       0.294       1.785         ntR1881          
 CLMA_195_793/CLK                                                          r       sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK

 CLMA_195_793/Q0                   tco                   0.125       1.910 f       sd_ctrl_inst/sd_init_inst/init_end/opit_0/Q
                                   net (fanout=7)        0.442       2.352         nt_led[7]        
 CLMS_159_817/CR0                  td                    0.131       2.483 f       sd_ctrl_inst/sd_init_inst/N227/gateop_LUT6DL5_perm/L5
                                   net (fanout=18)       0.432       2.915         data_rd_ctrl_inst/N92
 CLMS_183_787/RSCO                 td                    0.057       2.972 f       data_rd_ctrl_inst/cnt_wait[4]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       2.972         ntR117           
 CLMS_183_793/RSCO                 td                    0.051       3.023 f       data_rd_ctrl_inst/cnt_wait[8]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.023         ntR116           
 CLMS_183_799/RSCO                 td                    0.051       3.074 f       data_rd_ctrl_inst/cnt_wait[12]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.074         ntR115           
 CLMS_183_805/RSCO                 td                    0.051       3.125 f       data_rd_ctrl_inst/cnt_wait[16]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.125         ntR114           
 CLMS_183_811/RSCO                 td                    0.051       3.176 f       data_rd_ctrl_inst/cnt_wait[20]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.176         ntR113           
 CLMS_183_817/RSCO                 td                    0.051       3.227 f       data_rd_ctrl_inst/cnt_wait[24]/opit_0_AQ_perm/RSCO
                                   net (fanout=1)        0.000       3.227         ntR112           
 CLMS_183_823/RSCI                                                         f       data_rd_ctrl_inst/cnt_wait[25]/opit_0_AQ_perm/RS

 Data arrival time                                                   3.227         Logic Levels: 7  
                                                                                   Logic: 0.568ns(39.390%), Route: 0.874ns(60.610%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000    1000.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635    1000.635         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.097    1000.732 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328    1001.060         ntclkbufg_0      
 HCKB_213_514/CLKOUT               td                    0.195    1001.255 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=98)       0.253    1001.508         ntR1881          
 CLMS_183_823/CLK                                                          r       data_rd_ctrl_inst/cnt_wait[25]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.236    1001.744                          
 clock uncertainty                                      -0.150    1001.594                          

 Recovery time                                          -0.072    1001.522                          

 Data required time                                               1001.522                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.522                          
 Data arrival time                                                   3.227                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.295                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK
Endpoint    : data_rd_ctrl_inst/state_reg[0]/opit_0_L6QL5Q_perm/RS
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.787
  Launch Clock Delay      :  1.501
  Clock Pessimism Removal :  -0.269

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635       0.635         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.097       0.732 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.060         ntclkbufg_0      
 HCKB_213_514/CLKOUT               td                    0.195       1.255 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=98)       0.246       1.501         ntR1881          
 CLMA_195_793/CLK                                                          r       sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK

 CLMA_195_793/Q0                   tco                   0.103       1.604 r       sd_ctrl_inst/sd_init_inst/init_end/opit_0/Q
                                   net (fanout=7)        0.323       1.927         nt_led[7]        
 CLMS_159_817/CR0                  td                    0.114       2.041 f       sd_ctrl_inst/sd_init_inst/N227/gateop_LUT6DL5_perm/L5
                                   net (fanout=18)       0.248       2.289         data_rd_ctrl_inst/N92
 CLMA_189_798/RS                                                           f       data_rd_ctrl_inst/state_reg[0]/opit_0_L6QL5Q_perm/RS

 Data arrival time                                                   2.289         Logic Levels: 1  
                                                                                   Logic: 0.217ns(27.538%), Route: 0.571ns(72.462%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.115       0.873 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.258         ntclkbufg_0      
 HCKB_213_514/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=98)       0.296       1.787         ntR1881          
 CLMA_189_798/CLK                                                          r       data_rd_ctrl_inst/state_reg[0]/opit_0_L6QL5Q_perm/CLK
 clock pessimism                                        -0.269       1.518                          
 clock uncertainty                                       0.000       1.518                          

 Removal time                                           -0.038       1.480                          

 Data required time                                                  1.480                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.480                          
 Data arrival time                                                   2.289                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.809                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK
Endpoint    : data_rd_ctrl_inst/rd_en/opit_0_L6QL5Q1_perm/RS
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.781
  Launch Clock Delay      :  1.501
  Clock Pessimism Removal :  -0.236

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635       0.635         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.097       0.732 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.060         ntclkbufg_0      
 HCKB_213_514/CLKOUT               td                    0.195       1.255 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=98)       0.246       1.501         ntR1881          
 CLMA_195_793/CLK                                                          r       sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK

 CLMA_195_793/Q0                   tco                   0.103       1.604 r       sd_ctrl_inst/sd_init_inst/init_end/opit_0/Q
                                   net (fanout=7)        0.323       1.927         nt_led[7]        
 CLMS_159_817/CR0                  td                    0.103       2.030 r       sd_ctrl_inst/sd_init_inst/N227/gateop_LUT6DL5_perm/L5
                                   net (fanout=18)       0.265       2.295         data_rd_ctrl_inst/N92
 CLMA_207_780/RS                                                           r       data_rd_ctrl_inst/rd_en/opit_0_L6QL5Q1_perm/RS

 Data arrival time                                                   2.295         Logic Levels: 1  
                                                                                   Logic: 0.206ns(25.945%), Route: 0.588ns(74.055%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.115       0.873 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.258         ntclkbufg_0      
 HCKB_213_514/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=98)       0.290       1.781         ntR1881          
 CLMA_207_780/CLK                                                          r       data_rd_ctrl_inst/rd_en/opit_0_L6QL5Q1_perm/CLK
 clock pessimism                                        -0.236       1.545                          
 clock uncertainty                                       0.000       1.545                          

 Removal time                                           -0.076       1.469                          

 Data required time                                                  1.469                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.469                          
 Data arrival time                                                   2.295                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.826                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK
Endpoint    : data_rd_ctrl_inst/cnt_wait[4]/opit_0_AQ_perm/RS
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.786
  Launch Clock Delay      :  1.501
  Clock Pessimism Removal :  -0.236

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635       0.635         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.097       0.732 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.060         ntclkbufg_0      
 HCKB_213_514/CLKOUT               td                    0.195       1.255 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=98)       0.246       1.501         ntR1881          
 CLMA_195_793/CLK                                                          r       sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK

 CLMA_195_793/Q0                   tco                   0.103       1.604 r       sd_ctrl_inst/sd_init_inst/init_end/opit_0/Q
                                   net (fanout=7)        0.323       1.927         nt_led[7]        
 CLMS_159_817/CR0                  td                    0.114       2.041 f       sd_ctrl_inst/sd_init_inst/N227/gateop_LUT6DL5_perm/L5
                                   net (fanout=18)       0.305       2.346         data_rd_ctrl_inst/N92
 CLMS_183_787/RS                                                           f       data_rd_ctrl_inst/cnt_wait[4]/opit_0_AQ_perm/RS

 Data arrival time                                                   2.346         Logic Levels: 1  
                                                                                   Logic: 0.217ns(25.680%), Route: 0.628ns(74.320%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.115       0.873 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.258         ntclkbufg_0      
 HCKB_213_514/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=98)       0.295       1.786         ntR1881          
 CLMS_183_787/CLK                                                          r       data_rd_ctrl_inst/cnt_wait[4]/opit_0_AQ_perm/CLK
 clock pessimism                                        -0.236       1.550                          
 clock uncertainty                                       0.000       1.550                          

 Removal time                                           -0.038       1.512                          

 Data required time                                                  1.512                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.512                          
 Data arrival time                                                   2.346                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.834                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k/CLKB[0]
Endpoint    : b_out[6] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.115       0.873 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.258         ntclkbufg_0      
 HCKB_213_536/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=122)      0.377       1.868         ntR1882          
 CLMS_309_781/CR2                  td                    0.132       2.000 r       CLKROUTE_137/CR  
                                   net (fanout=1)        0.474       2.474         ntR1887          
 DRM_322_672/CLKB[0]                                                       r       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k/CLKB[0]

 DRM_322_672/QB0[3]                tco                   1.021       3.495 f       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k/QB0[3]
                                   net (fanout=1)        0.997       4.492         rd_data[3]       
 CLMA_207_654/CR2                  td                    0.168       4.660 f       vga_ctrl_inst/N87[2]/LUT6D_inst_perm/L5
                                   net (fanout=1)        1.423       6.083         nt_b_out[6]      
 IOLHR_16_324/DO_P                 td                    0.353       6.436 f       b_out_obuf[6]/opit_1/DO_P
                                   net (fanout=1)        0.000       6.436         b_out_obuf[6]/ntO
 IOBS_0_324/PAD                    td                    2.022       8.458 f       b_out_obuf[6]/opit_0/O
                                   net (fanout=1)        0.129       8.587         b_out[6]         
 R22                                                                       f       b_out[6] (port)  

 Data arrival time                                                   8.587         Logic Levels: 3  
                                                                                   Logic: 3.564ns(58.302%), Route: 2.549ns(41.698%)
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k/CLKB[0]
Endpoint    : g_out[4] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.115       0.873 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.258         ntclkbufg_0      
 HCKB_213_536/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=122)      0.377       1.868         ntR1882          
 CLMS_309_781/CR2                  td                    0.132       2.000 r       CLKROUTE_137/CR  
                                   net (fanout=1)        0.474       2.474         ntR1887          
 DRM_322_672/CLKB[0]                                                       r       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k/CLKB[0]

 DRM_322_672/QB0[7]                tco                   1.021       3.495 f       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k/QB0[7]
                                   net (fanout=1)        1.069       4.564         rd_data[7]       
 CLMA_207_654/CR3                  td                    0.132       4.696 f       vga_ctrl_inst/N87[6]/LUT6D_inst_perm/L5
                                   net (fanout=1)        1.414       6.110         nt_g_out[4]      
 IOLHR_16_402/DO_P                 td                    0.353       6.463 f       g_out_obuf[4]/opit_1/DO_P
                                   net (fanout=1)        0.000       6.463         g_out_obuf[4]/ntO
 IOBD_0_402/PAD                    td                    2.007       8.470 f       g_out_obuf[4]/opit_0/O
                                   net (fanout=1)        0.099       8.569         g_out[4]         
 P23                                                                       f       g_out[4] (port)  

 Data arrival time                                                   8.569         Logic Levels: 3  
                                                                                   Logic: 3.513ns(57.637%), Route: 2.582ns(42.363%)
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k/CLKB[0]
Endpoint    : g_out[3] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         nt_pixclk_out    
 USCM_215_585/CLKOUT               td                    0.115       0.873 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.258         ntclkbufg_0      
 HCKB_213_536/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=122)      0.377       1.868         ntR1882          
 CLMS_309_781/CR2                  td                    0.132       2.000 r       CLKROUTE_137/CR  
                                   net (fanout=1)        0.474       2.474         ntR1887          
 DRM_322_672/CLKB[0]                                                       r       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k/CLKB[0]

 DRM_322_672/QB0[6]                tco                   1.021       3.495 f       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k/QB0[6]
                                   net (fanout=1)        1.092       4.587         rd_data[6]       
 CLMA_207_654/Y3                   td                    0.100       4.687 f       vga_ctrl_inst/N87[6]/LUT6D_inst_perm/L6
                                   net (fanout=1)        1.406       6.093         nt_g_out[3]      
 IOLHR_16_396/DO_P                 td                    0.353       6.446 f       g_out_obuf[3]/opit_1/DO_P
                                   net (fanout=1)        0.000       6.446         g_out_obuf[3]/ntO
 IOBS_0_396/PAD                    td                    2.022       8.468 f       g_out_obuf[3]/opit_0/O
                                   net (fanout=1)        0.095       8.563         g_out[3]         
 P24                                                                       f       g_out[3] (port)  

 Data arrival time                                                   8.563         Logic Levels: 3  
                                                                                   Logic: 3.496ns(57.415%), Route: 2.593ns(42.585%)
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_L6Q_perm/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -3.491      -3.491 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      -3.071         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_576/CLKOUT               td                    0.097      -2.974 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328      -2.646         ddr_rw_inst/ui_clk
 HCKB_213_535/CLKOUT               td                    0.195      -2.451 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=2435)     0.256      -2.195         ntR1898          
 CLMA_303_727/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_L6Q_perm/CLK

 CLMA_303_727/Q1                   tco                   0.103      -2.092 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=228)      0.399      -1.693         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/calib_done
 CLMS_339_685/Y0                   td                    0.047      -1.646 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N28/LUT6D_inst_perm/L6
                                   net (fanout=1)        0.684      -0.962         nt_mem_rst_n     
 IOLHR_364_486/DO_P                td                    0.220      -0.742 r       mem_rst_n_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000      -0.742         mem_rst_n_obuf/ntO
 IOBS_372_486/PAD                  td                    0.763       0.021 r       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.165       0.186         mem_rst_n        
 H1                                                                        r       mem_rst_n (port) 

 Data arrival time                                                   0.186         Logic Levels: 3  
                                                                                   Logic: 1.133ns(47.585%), Route: 1.248ns(52.415%)
====================================================================================================

====================================================================================================

Startpoint  : hd_sda (port)
Endpoint    : ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/DI
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K23                                                     0.000       0.000 f       hd_sda (port)    
                                   net (fanout=1)        0.100       0.100         nt_hd_sda        
 IOBS_0_690/DIN                    td                    0.440       0.540 f       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_0/O
                                   net (fanout=1)        0.000       0.540         ms7210_ctrl_iic_top_inst.iic_sda_tri/ntI
 IOLHR_16_690/DI                                                           f       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/DI

 Data arrival time                                                   0.540         Logic Levels: 1  
                                                                                   Logic: 0.440ns(81.481%), Route: 0.100ns(18.519%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[14] (port)
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/I4
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H9                                                      0.000       0.000 r       mem_dq[14] (port)
                                   net (fanout=1)        0.102       0.102         nt_mem_dq[14]    
 IOBD_372_846/DIN                  td                    0.479       0.581 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[6].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.581         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[6].u_iobuf_dq/ntI
 IOLHR_364_846/DI_TO_CLK           td                    0.516       1.097 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[6].u_iobuf_dq/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.159       1.256         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_in_dly [6]
 CLMA_357_847/A4                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/I4

 Data arrival time                                                   1.256         Logic Levels: 2  
                                                                                   Logic: 0.995ns(79.220%), Route: 0.261ns(20.780%)
====================================================================================================

{PLL|u_pll/u_gpll/CLKOUT0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.430     500.000         0.570           High Pulse Width  DRM_40_702/CLKA[0]      ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N325_2_concat_2/gopdrm_18k/CLKA
 499.430     500.000         0.570           Low Pulse Width   DRM_40_702/CLKA[0]      ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N325_2_concat_2/gopdrm_18k/CLKA
 499.430     500.000         0.570           Low Pulse Width   DRM_40_702/CLKB[0]      ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N325_2_concat_2/gopdrm_18k/CLKB
====================================================================================================

{PLL_2|pll_inst/u_gpll/CLKOUT1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.800     500.000         0.200           High Pulse Width  CLMA_195_775/CLK        sd_ctrl_inst/sd_init_inst/ack_data[0]/opit_0_srl/CLK
 499.800     500.000         0.200           Low Pulse Width   CLMA_195_775/CLK        sd_ctrl_inst/sd_init_inst/ack_data[0]/opit_0_srl/CLK
 499.800     500.000         0.200           High Pulse Width  CLMA_195_775/CLK        sd_ctrl_inst/sd_init_inst/ack_data[2]/opit_0_srl/CLK
====================================================================================================

{ips2l_ddrphy_ppll_v1_0|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.535     500.000         0.465           High Pulse Width  DDR_PHY_369_463/PHY_CLK_B_N
                                                                                       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/ddc_inst/CLKA
 499.535     500.000         0.465           Low Pulse Width   DDR_PHY_369_463/PHY_CLK_B_N
                                                                                       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/ddc_inst/CLKA
 499.535     500.000         0.465           High Pulse Width  TSERDES_371_463/SERCLK  ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_tserdes_ca0/oserdes_inst/SERCLK
====================================================================================================

{ddr3_test_slice_top_v1_10|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 497.850     500.000         2.150           Low Pulse Width   DDRPHY_CPD_369_310/PPLL_SYSCLK
                                                                                       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd/cpd_inst/CLK_PHY
 497.850     500.000         2.150           High Pulse Width  DDRPHY_CPD_369_310/PPLL_SYSCLK
                                                                                       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd/cpd_inst/CLK_PHY
 498.400     500.000         1.600           High Pulse Width  TSERDES_371_463/OCLKDIV ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_tserdes_ca0/oserdes_inst/OCLKDIV
====================================================================================================

{ips2l_ddrphy_ppll_v1_0|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll/u_ppll/CLKOUTPHY} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.535     500.000         0.465           Low Pulse Width   DDR_PHY_369_769/PHY_CLK_B_N
                                                                                       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/u_ddc_dq/ddc_inst_PHY/CLKA
 499.535     500.000         0.465           High Pulse Width  DDR_PHY_369_769/PHY_CLK_B_N
                                                                                       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/u_ddc_dq/ddc_inst_PHY/CLKA
 499.535     500.000         0.465           High Pulse Width  TSERDES_371_770/SERCLK  ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/u_tserdes0_dqs/oserdes_inst/SERCLK
====================================================================================================

{ddr3_test_slice_top_v1_10|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_ddrphy_ioclkdiv/CLKDIVOUT} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.400     500.000         1.600           High Pulse Width  IOLHR_364_774/ICLKDIV   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_1/ICLKDIV
 498.400     500.000         1.600           Low Pulse Width   IOLHR_364_774/ICLKDIV   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_1/ICLKDIV
 498.400     500.000         1.600           High Pulse Width  IOLHR_364_774/OCLKDIV   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_1/OCLKDIV
====================================================================================================

{ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.800     500.000         0.200           High Pulse Width  CLMA_333_493/CLK        ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_lock_d[0]/opit_0_inv_srl/CLK
 499.800     500.000         0.200           Low Pulse Width   CLMA_333_493/CLK        ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_lock_d[0]/opit_0_inv_srl/CLK
 499.800     500.000         0.200           High Pulse Width  CLMA_339_504/CLK        ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[0]/opit_0_inv_L6Q_perm/CLK
====================================================================================================

{ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.430     500.000         0.570           High Pulse Width  DRM_322_672/CLKA[0]     ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k/CLKA[0]
 499.430     500.000         0.570           Low Pulse Width   DRM_322_672/CLKA[0]     ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k/CLKA[0]
 499.430     500.000         0.570           Low Pulse Width   DRM_322_642/CLKA[0]     ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM36K_E1/gopdrm_36k/CLKA[0]
====================================================================================================

{PLL_2|pll_inst/u_gpll/CLKOUT0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.430     500.000         0.570           High Pulse Width  DRM_322_672/CLKB[0]     ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k/CLKB[0]
 499.430     500.000         0.570           Low Pulse Width   DRM_322_672/CLKB[0]     ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k/CLKB[0]
 499.430     500.000         0.570           Low Pulse Width   DRM_322_642/CLKB[0]     ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM36K_E1/gopdrm_36k/CLKB[0]
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-----------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                     
+-----------------------------------------------------------------------------------------------------------------------------+
| Input      | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/ISP_lab/06_hdmi/prj/hdmi_colorbar/place_route/hdmi_top_pnr.adf       
| Output     | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/ISP_lab/06_hdmi/prj/hdmi_colorbar/report_timing/hdmi_top_rtp.adf     
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/ISP_lab/06_hdmi/prj/hdmi_colorbar/report_timing/hdmi_top.rtr         
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/ISP_lab/06_hdmi/prj/hdmi_colorbar/report_timing/rtr.db               
+-----------------------------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 1,228 MB
Total CPU time to report_timing completion : 0h:0m:18s
Process Total CPU time to report_timing completion : 0h:0m:19s
Total real time to report_timing completion : 0h:0m:21s
