<stg><name>dut_calc_svd_update_on_diag_s_off_</name>


<trans_list>

<trans id="454" from="1" to="2">
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="2" to="3">
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="3" to="4">
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="4" to="5">
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="5" to="6">
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="6" to="7">
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="7" to="8">
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="8" to="9">
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="9" to="10">
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="10" to="11">
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="11" to="12">
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="12" to="13">
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="13" to="14">
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="14" to="15">
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="15" to="16">
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="16" to="17">
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="17" to="18">
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="18" to="19">
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="19" to="20">
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="20" to="21">
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="21" to="22">
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="475" from="22" to="23">
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="23" to="24">
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="24" to="25">
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="25" to="26">
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="26" to="27">
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="27" to="28">
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="28" to="29">
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="29" to="30">
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="30" to="31">
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="31" to="32">
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="32" to="33">
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="486" from="33" to="34">
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="34" to="35">
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="488" from="35" to="36">
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="36" to="37">
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="37" to="38">
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="38" to="39">
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="492" from="39" to="40">
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="493" from="40" to="41">
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="41" to="42">
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="495" from="42" to="43">
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="43" to="44">
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="497" from="44" to="45">
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="498" from="44" to="54">
<condition id="107">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="500" from="45" to="46">
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="501" from="46" to="47">
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="502" from="47" to="48">
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="503" from="48" to="49">
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="504" from="49" to="50">
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="505" from="50" to="51">
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="506" from="51" to="52">
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="507" from="52" to="53">
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="508" from="53" to="54">
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="509" from="54" to="44">
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %s_temp_1_1_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %s_temp_1_1_read)

]]></node>
<StgValue><ssdm name="s_temp_1_1_read_1"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:9  %s_temp_1_0_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %s_temp_1_0_read)

]]></node>
<StgValue><ssdm name="s_temp_1_0_read_1"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:10  %s_temp_0_1_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %s_temp_0_1_read)

]]></node>
<StgValue><ssdm name="s_temp_0_1_read_1"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:11  %s_temp_0_0_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %s_temp_0_0_read)

]]></node>
<StgValue><ssdm name="s_temp_0_0_read_1"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:14  %u1 = fsub float %s_temp_1_1_read_1, %s_temp_0_0_read_1

]]></node>
<StgValue><ssdm name="u1"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:15  %u2 = fadd float %s_temp_1_0_read_1, %s_temp_0_1_read_1

]]></node>
<StgValue><ssdm name="u2"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:19  %u1_1 = fadd float %s_temp_1_1_read_1, %s_temp_0_0_read_1

]]></node>
<StgValue><ssdm name="u1_1"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:20  %u2_1 = fsub float %s_temp_1_0_read_1, %s_temp_0_1_read_1

]]></node>
<StgValue><ssdm name="u2_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="63" st_id="2" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:14  %u1 = fsub float %s_temp_1_1_read_1, %s_temp_0_0_read_1

]]></node>
<StgValue><ssdm name="u1"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:15  %u2 = fadd float %s_temp_1_0_read_1, %s_temp_0_1_read_1

]]></node>
<StgValue><ssdm name="u2"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:19  %u1_1 = fadd float %s_temp_1_1_read_1, %s_temp_0_0_read_1

]]></node>
<StgValue><ssdm name="u1_1"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:20  %u2_1 = fsub float %s_temp_1_0_read_1, %s_temp_0_1_read_1

]]></node>
<StgValue><ssdm name="u2_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="67" st_id="3" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:14  %u1 = fsub float %s_temp_1_1_read_1, %s_temp_0_0_read_1

]]></node>
<StgValue><ssdm name="u1"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:15  %u2 = fadd float %s_temp_1_0_read_1, %s_temp_0_1_read_1

]]></node>
<StgValue><ssdm name="u2"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:19  %u1_1 = fadd float %s_temp_1_1_read_1, %s_temp_0_0_read_1

]]></node>
<StgValue><ssdm name="u1_1"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:20  %u2_1 = fsub float %s_temp_1_0_read_1, %s_temp_0_1_read_1

]]></node>
<StgValue><ssdm name="u2_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="71" st_id="4" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:14  %u1 = fsub float %s_temp_1_1_read_1, %s_temp_0_0_read_1

]]></node>
<StgValue><ssdm name="u1"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:15  %u2 = fadd float %s_temp_1_0_read_1, %s_temp_0_1_read_1

]]></node>
<StgValue><ssdm name="u2"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:19  %u1_1 = fadd float %s_temp_1_1_read_1, %s_temp_0_0_read_1

]]></node>
<StgValue><ssdm name="u1_1"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:20  %u2_1 = fsub float %s_temp_1_0_read_1, %s_temp_0_1_read_1

]]></node>
<StgValue><ssdm name="u2_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="75" st_id="5" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:14  %u1 = fsub float %s_temp_1_1_read_1, %s_temp_0_0_read_1

]]></node>
<StgValue><ssdm name="u1"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:15  %u2 = fadd float %s_temp_1_0_read_1, %s_temp_0_1_read_1

]]></node>
<StgValue><ssdm name="u2"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:19  %u1_1 = fadd float %s_temp_1_1_read_1, %s_temp_0_0_read_1

]]></node>
<StgValue><ssdm name="u1_1"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:20  %u2_1 = fsub float %s_temp_1_0_read_1, %s_temp_0_1_read_1

]]></node>
<StgValue><ssdm name="u2_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="79" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:16  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

]]></node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:21  %call_ret2 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

]]></node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="81" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:16  %call_ret1 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1, float %u2)

]]></node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="32" op_0_bw="64">
<![CDATA[
_ifconv:17  %cosA_half = extractvalue { float, float } %call_ret1, 0

]]></node>
<StgValue><ssdm name="cosA_half"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="32" op_0_bw="64">
<![CDATA[
_ifconv:18  %sinA_half = extractvalue { float, float } %call_ret1, 1

]]></node>
<StgValue><ssdm name="sinA_half"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:21  %call_ret2 = call fastcc { float, float } @"dut_calc_angle<float, float>"(float %u1_1, float %u2_1)

]]></node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="32" op_0_bw="64">
<![CDATA[
_ifconv:22  %cosB_half = extractvalue { float, float } %call_ret2, 0

]]></node>
<StgValue><ssdm name="cosB_half"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="32" op_0_bw="64">
<![CDATA[
_ifconv:23  %sinB_half = extractvalue { float, float } %call_ret2, 1

]]></node>
<StgValue><ssdm name="sinB_half"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="87" st_id="8" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:24  %tmp_i = fmul float %cosA_half, %cosB_half

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:25  %tmp_3_i = fmul float %sinA_half, %sinB_half

]]></node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:27  %tmp_to_int = bitcast float %cosA_half to i32

]]></node>
<StgValue><ssdm name="tmp_to_int"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:28  %tmp_neg = xor i32 %tmp_to_int, -2147483648

]]></node>
<StgValue><ssdm name="tmp_neg"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:29  %a2_assign = bitcast i32 %tmp_neg to float

]]></node>
<StgValue><ssdm name="a2_assign"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:30  %tmp_i3 = fmul float %sinA_half, %cosB_half

]]></node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:31  %tmp_3_i3 = fmul float %a2_assign, %sinB_half

]]></node>
<StgValue><ssdm name="tmp_3_i3"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:33  %tmp_to_int_16 = bitcast float %sinA_half to i32

]]></node>
<StgValue><ssdm name="tmp_to_int_16"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:34  %tmp_neg_17 = xor i32 %tmp_to_int_16, -2147483648

]]></node>
<StgValue><ssdm name="tmp_neg_17"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:35  %a2_assign_1 = bitcast i32 %tmp_neg_17 to float

]]></node>
<StgValue><ssdm name="a2_assign_1"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:36  %tmp_3_i4 = fmul float %a2_assign_1, %sinB_half

]]></node>
<StgValue><ssdm name="tmp_3_i4"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:38  %tmp_3_i5 = fmul float %cosA_half, %sinB_half

]]></node>
<StgValue><ssdm name="tmp_3_i5"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="99" st_id="9" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:24  %tmp_i = fmul float %cosA_half, %cosB_half

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="100" st_id="9" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:25  %tmp_3_i = fmul float %sinA_half, %sinB_half

]]></node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>

<operation id="101" st_id="9" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:30  %tmp_i3 = fmul float %sinA_half, %cosB_half

]]></node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>

<operation id="102" st_id="9" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:31  %tmp_3_i3 = fmul float %a2_assign, %sinB_half

]]></node>
<StgValue><ssdm name="tmp_3_i3"/></StgValue>
</operation>

<operation id="103" st_id="9" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:36  %tmp_3_i4 = fmul float %a2_assign_1, %sinB_half

]]></node>
<StgValue><ssdm name="tmp_3_i4"/></StgValue>
</operation>

<operation id="104" st_id="9" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:38  %tmp_3_i5 = fmul float %cosA_half, %sinB_half

]]></node>
<StgValue><ssdm name="tmp_3_i5"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="105" st_id="10" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:24  %tmp_i = fmul float %cosA_half, %cosB_half

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="106" st_id="10" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:25  %tmp_3_i = fmul float %sinA_half, %sinB_half

]]></node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>

<operation id="107" st_id="10" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:30  %tmp_i3 = fmul float %sinA_half, %cosB_half

]]></node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>

<operation id="108" st_id="10" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:31  %tmp_3_i3 = fmul float %a2_assign, %sinB_half

]]></node>
<StgValue><ssdm name="tmp_3_i3"/></StgValue>
</operation>

<operation id="109" st_id="10" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:36  %tmp_3_i4 = fmul float %a2_assign_1, %sinB_half

]]></node>
<StgValue><ssdm name="tmp_3_i4"/></StgValue>
</operation>

<operation id="110" st_id="10" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:38  %tmp_3_i5 = fmul float %cosA_half, %sinB_half

]]></node>
<StgValue><ssdm name="tmp_3_i5"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="111" st_id="11" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:24  %tmp_i = fmul float %cosA_half, %cosB_half

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="112" st_id="11" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:25  %tmp_3_i = fmul float %sinA_half, %sinB_half

]]></node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>

<operation id="113" st_id="11" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:30  %tmp_i3 = fmul float %sinA_half, %cosB_half

]]></node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>

<operation id="114" st_id="11" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:31  %tmp_3_i3 = fmul float %a2_assign, %sinB_half

]]></node>
<StgValue><ssdm name="tmp_3_i3"/></StgValue>
</operation>

<operation id="115" st_id="11" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:36  %tmp_3_i4 = fmul float %a2_assign_1, %sinB_half

]]></node>
<StgValue><ssdm name="tmp_3_i4"/></StgValue>
</operation>

<operation id="116" st_id="11" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:38  %tmp_3_i5 = fmul float %cosA_half, %sinB_half

]]></node>
<StgValue><ssdm name="tmp_3_i5"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="117" st_id="12" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:26  %uz_new = fadd float %tmp_i, %tmp_3_i

]]></node>
<StgValue><ssdm name="uz_new"/></StgValue>
</operation>

<operation id="118" st_id="12" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:32  %ux_new = fadd float %tmp_i3, %tmp_3_i3

]]></node>
<StgValue><ssdm name="ux_new"/></StgValue>
</operation>

<operation id="119" st_id="12" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:37  %vz_int_1 = fadd float %tmp_i, %tmp_3_i4

]]></node>
<StgValue><ssdm name="vz_int_1"/></StgValue>
</operation>

<operation id="120" st_id="12" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:39  %vy_int_1 = fadd float %tmp_i3, %tmp_3_i5

]]></node>
<StgValue><ssdm name="vy_int_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="121" st_id="13" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:26  %uz_new = fadd float %tmp_i, %tmp_3_i

]]></node>
<StgValue><ssdm name="uz_new"/></StgValue>
</operation>

<operation id="122" st_id="13" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:32  %ux_new = fadd float %tmp_i3, %tmp_3_i3

]]></node>
<StgValue><ssdm name="ux_new"/></StgValue>
</operation>

<operation id="123" st_id="13" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:37  %vz_int_1 = fadd float %tmp_i, %tmp_3_i4

]]></node>
<StgValue><ssdm name="vz_int_1"/></StgValue>
</operation>

<operation id="124" st_id="13" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:39  %vy_int_1 = fadd float %tmp_i3, %tmp_3_i5

]]></node>
<StgValue><ssdm name="vy_int_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="125" st_id="14" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:26  %uz_new = fadd float %tmp_i, %tmp_3_i

]]></node>
<StgValue><ssdm name="uz_new"/></StgValue>
</operation>

<operation id="126" st_id="14" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:32  %ux_new = fadd float %tmp_i3, %tmp_3_i3

]]></node>
<StgValue><ssdm name="ux_new"/></StgValue>
</operation>

<operation id="127" st_id="14" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:37  %vz_int_1 = fadd float %tmp_i, %tmp_3_i4

]]></node>
<StgValue><ssdm name="vz_int_1"/></StgValue>
</operation>

<operation id="128" st_id="14" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:39  %vy_int_1 = fadd float %tmp_i3, %tmp_3_i5

]]></node>
<StgValue><ssdm name="vy_int_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="129" st_id="15" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:26  %uz_new = fadd float %tmp_i, %tmp_3_i

]]></node>
<StgValue><ssdm name="uz_new"/></StgValue>
</operation>

<operation id="130" st_id="15" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:32  %ux_new = fadd float %tmp_i3, %tmp_3_i3

]]></node>
<StgValue><ssdm name="ux_new"/></StgValue>
</operation>

<operation id="131" st_id="15" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:37  %vz_int_1 = fadd float %tmp_i, %tmp_3_i4

]]></node>
<StgValue><ssdm name="vz_int_1"/></StgValue>
</operation>

<operation id="132" st_id="15" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:39  %vy_int_1 = fadd float %tmp_i3, %tmp_3_i5

]]></node>
<StgValue><ssdm name="vy_int_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="133" st_id="16" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:26  %uz_new = fadd float %tmp_i, %tmp_3_i

]]></node>
<StgValue><ssdm name="uz_new"/></StgValue>
</operation>

<operation id="134" st_id="16" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:32  %ux_new = fadd float %tmp_i3, %tmp_3_i3

]]></node>
<StgValue><ssdm name="ux_new"/></StgValue>
</operation>

<operation id="135" st_id="16" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:37  %vz_int_1 = fadd float %tmp_i, %tmp_3_i4

]]></node>
<StgValue><ssdm name="vz_int_1"/></StgValue>
</operation>

<operation id="136" st_id="16" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:39  %vy_int_1 = fadd float %tmp_i3, %tmp_3_i5

]]></node>
<StgValue><ssdm name="vy_int_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="137" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:43  %vy_int_to_int = bitcast float %vy_int_1 to i32

]]></node>
<StgValue><ssdm name="vy_int_to_int"/></StgValue>
</operation>

<operation id="138" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:44  %vy_int_neg = xor i32 %vy_int_to_int, -2147483648

]]></node>
<StgValue><ssdm name="vy_int_neg"/></StgValue>
</operation>

<operation id="139" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:45  %vy_int = bitcast i32 %vy_int_neg to float

]]></node>
<StgValue><ssdm name="vy_int"/></StgValue>
</operation>

<operation id="140" st_id="17" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:46  %tmp_i4 = fmul float %vz_int_1, %s_temp_0_0_read_1

]]></node>
<StgValue><ssdm name="tmp_i4"/></StgValue>
</operation>

<operation id="141" st_id="17" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:47  %tmp_3_i6 = fmul float %vy_int, %s_temp_0_1_read_1

]]></node>
<StgValue><ssdm name="tmp_3_i6"/></StgValue>
</operation>

<operation id="142" st_id="17" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:49  %tmp_i5 = fmul float %vz_int_1, %s_temp_1_0_read_1

]]></node>
<StgValue><ssdm name="tmp_i5"/></StgValue>
</operation>

<operation id="143" st_id="17" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:50  %tmp_3_i7 = fmul float %vy_int, %s_temp_1_1_read_1

]]></node>
<StgValue><ssdm name="tmp_3_i7"/></StgValue>
</operation>

<operation id="144" st_id="17" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:55  %tmp_i7 = fmul float %vy_int_1, %s_temp_0_0_read_1

]]></node>
<StgValue><ssdm name="tmp_i7"/></StgValue>
</operation>

<operation id="145" st_id="17" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:56  %tmp_3_i9 = fmul float %vz_int_1, %s_temp_0_1_read_1

]]></node>
<StgValue><ssdm name="tmp_3_i9"/></StgValue>
</operation>

<operation id="146" st_id="17" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:58  %tmp_i8 = fmul float %vy_int_1, %s_temp_1_0_read_1

]]></node>
<StgValue><ssdm name="tmp_i8"/></StgValue>
</operation>

<operation id="147" st_id="17" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:59  %tmp_3_i1 = fmul float %vz_int_1, %s_temp_1_1_read_1

]]></node>
<StgValue><ssdm name="tmp_3_i1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="148" st_id="18" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:46  %tmp_i4 = fmul float %vz_int_1, %s_temp_0_0_read_1

]]></node>
<StgValue><ssdm name="tmp_i4"/></StgValue>
</operation>

<operation id="149" st_id="18" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:47  %tmp_3_i6 = fmul float %vy_int, %s_temp_0_1_read_1

]]></node>
<StgValue><ssdm name="tmp_3_i6"/></StgValue>
</operation>

<operation id="150" st_id="18" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:49  %tmp_i5 = fmul float %vz_int_1, %s_temp_1_0_read_1

]]></node>
<StgValue><ssdm name="tmp_i5"/></StgValue>
</operation>

<operation id="151" st_id="18" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:50  %tmp_3_i7 = fmul float %vy_int, %s_temp_1_1_read_1

]]></node>
<StgValue><ssdm name="tmp_3_i7"/></StgValue>
</operation>

<operation id="152" st_id="18" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:55  %tmp_i7 = fmul float %vy_int_1, %s_temp_0_0_read_1

]]></node>
<StgValue><ssdm name="tmp_i7"/></StgValue>
</operation>

<operation id="153" st_id="18" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:56  %tmp_3_i9 = fmul float %vz_int_1, %s_temp_0_1_read_1

]]></node>
<StgValue><ssdm name="tmp_3_i9"/></StgValue>
</operation>

<operation id="154" st_id="18" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:58  %tmp_i8 = fmul float %vy_int_1, %s_temp_1_0_read_1

]]></node>
<StgValue><ssdm name="tmp_i8"/></StgValue>
</operation>

<operation id="155" st_id="18" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:59  %tmp_3_i1 = fmul float %vz_int_1, %s_temp_1_1_read_1

]]></node>
<StgValue><ssdm name="tmp_3_i1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="156" st_id="19" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:46  %tmp_i4 = fmul float %vz_int_1, %s_temp_0_0_read_1

]]></node>
<StgValue><ssdm name="tmp_i4"/></StgValue>
</operation>

<operation id="157" st_id="19" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:47  %tmp_3_i6 = fmul float %vy_int, %s_temp_0_1_read_1

]]></node>
<StgValue><ssdm name="tmp_3_i6"/></StgValue>
</operation>

<operation id="158" st_id="19" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:49  %tmp_i5 = fmul float %vz_int_1, %s_temp_1_0_read_1

]]></node>
<StgValue><ssdm name="tmp_i5"/></StgValue>
</operation>

<operation id="159" st_id="19" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:50  %tmp_3_i7 = fmul float %vy_int, %s_temp_1_1_read_1

]]></node>
<StgValue><ssdm name="tmp_3_i7"/></StgValue>
</operation>

<operation id="160" st_id="19" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:55  %tmp_i7 = fmul float %vy_int_1, %s_temp_0_0_read_1

]]></node>
<StgValue><ssdm name="tmp_i7"/></StgValue>
</operation>

<operation id="161" st_id="19" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:56  %tmp_3_i9 = fmul float %vz_int_1, %s_temp_0_1_read_1

]]></node>
<StgValue><ssdm name="tmp_3_i9"/></StgValue>
</operation>

<operation id="162" st_id="19" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:58  %tmp_i8 = fmul float %vy_int_1, %s_temp_1_0_read_1

]]></node>
<StgValue><ssdm name="tmp_i8"/></StgValue>
</operation>

<operation id="163" st_id="19" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:59  %tmp_3_i1 = fmul float %vz_int_1, %s_temp_1_1_read_1

]]></node>
<StgValue><ssdm name="tmp_3_i1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="164" st_id="20" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:46  %tmp_i4 = fmul float %vz_int_1, %s_temp_0_0_read_1

]]></node>
<StgValue><ssdm name="tmp_i4"/></StgValue>
</operation>

<operation id="165" st_id="20" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:47  %tmp_3_i6 = fmul float %vy_int, %s_temp_0_1_read_1

]]></node>
<StgValue><ssdm name="tmp_3_i6"/></StgValue>
</operation>

<operation id="166" st_id="20" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:49  %tmp_i5 = fmul float %vz_int_1, %s_temp_1_0_read_1

]]></node>
<StgValue><ssdm name="tmp_i5"/></StgValue>
</operation>

<operation id="167" st_id="20" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:50  %tmp_3_i7 = fmul float %vy_int, %s_temp_1_1_read_1

]]></node>
<StgValue><ssdm name="tmp_3_i7"/></StgValue>
</operation>

<operation id="168" st_id="20" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:55  %tmp_i7 = fmul float %vy_int_1, %s_temp_0_0_read_1

]]></node>
<StgValue><ssdm name="tmp_i7"/></StgValue>
</operation>

<operation id="169" st_id="20" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:56  %tmp_3_i9 = fmul float %vz_int_1, %s_temp_0_1_read_1

]]></node>
<StgValue><ssdm name="tmp_3_i9"/></StgValue>
</operation>

<operation id="170" st_id="20" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:58  %tmp_i8 = fmul float %vy_int_1, %s_temp_1_0_read_1

]]></node>
<StgValue><ssdm name="tmp_i8"/></StgValue>
</operation>

<operation id="171" st_id="20" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:59  %tmp_3_i1 = fmul float %vz_int_1, %s_temp_1_1_read_1

]]></node>
<StgValue><ssdm name="tmp_3_i1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="172" st_id="21" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:48  %w_out1 = fadd float %tmp_i4, %tmp_3_i6

]]></node>
<StgValue><ssdm name="w_out1"/></StgValue>
</operation>

<operation id="173" st_id="21" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:51  %w_out2 = fadd float %tmp_i5, %tmp_3_i7

]]></node>
<StgValue><ssdm name="w_out2"/></StgValue>
</operation>

<operation id="174" st_id="21" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:57  %z_out1 = fadd float %tmp_i7, %tmp_3_i9

]]></node>
<StgValue><ssdm name="z_out1"/></StgValue>
</operation>

<operation id="175" st_id="21" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:60  %z_out2 = fadd float %tmp_i8, %tmp_3_i1

]]></node>
<StgValue><ssdm name="z_out2"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="176" st_id="22" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:48  %w_out1 = fadd float %tmp_i4, %tmp_3_i6

]]></node>
<StgValue><ssdm name="w_out1"/></StgValue>
</operation>

<operation id="177" st_id="22" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:51  %w_out2 = fadd float %tmp_i5, %tmp_3_i7

]]></node>
<StgValue><ssdm name="w_out2"/></StgValue>
</operation>

<operation id="178" st_id="22" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:57  %z_out1 = fadd float %tmp_i7, %tmp_3_i9

]]></node>
<StgValue><ssdm name="z_out1"/></StgValue>
</operation>

<operation id="179" st_id="22" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:60  %z_out2 = fadd float %tmp_i8, %tmp_3_i1

]]></node>
<StgValue><ssdm name="z_out2"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="180" st_id="23" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:48  %w_out1 = fadd float %tmp_i4, %tmp_3_i6

]]></node>
<StgValue><ssdm name="w_out1"/></StgValue>
</operation>

<operation id="181" st_id="23" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:51  %w_out2 = fadd float %tmp_i5, %tmp_3_i7

]]></node>
<StgValue><ssdm name="w_out2"/></StgValue>
</operation>

<operation id="182" st_id="23" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:57  %z_out1 = fadd float %tmp_i7, %tmp_3_i9

]]></node>
<StgValue><ssdm name="z_out1"/></StgValue>
</operation>

<operation id="183" st_id="23" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:60  %z_out2 = fadd float %tmp_i8, %tmp_3_i1

]]></node>
<StgValue><ssdm name="z_out2"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="184" st_id="24" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:48  %w_out1 = fadd float %tmp_i4, %tmp_3_i6

]]></node>
<StgValue><ssdm name="w_out1"/></StgValue>
</operation>

<operation id="185" st_id="24" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:51  %w_out2 = fadd float %tmp_i5, %tmp_3_i7

]]></node>
<StgValue><ssdm name="w_out2"/></StgValue>
</operation>

<operation id="186" st_id="24" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:57  %z_out1 = fadd float %tmp_i7, %tmp_3_i9

]]></node>
<StgValue><ssdm name="z_out1"/></StgValue>
</operation>

<operation id="187" st_id="24" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:60  %z_out2 = fadd float %tmp_i8, %tmp_3_i1

]]></node>
<StgValue><ssdm name="z_out2"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="188" st_id="25" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:48  %w_out1 = fadd float %tmp_i4, %tmp_3_i6

]]></node>
<StgValue><ssdm name="w_out1"/></StgValue>
</operation>

<operation id="189" st_id="25" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:51  %w_out2 = fadd float %tmp_i5, %tmp_3_i7

]]></node>
<StgValue><ssdm name="w_out2"/></StgValue>
</operation>

<operation id="190" st_id="25" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:57  %z_out1 = fadd float %tmp_i7, %tmp_3_i9

]]></node>
<StgValue><ssdm name="z_out1"/></StgValue>
</operation>

<operation id="191" st_id="25" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:60  %z_out2 = fadd float %tmp_i8, %tmp_3_i1

]]></node>
<StgValue><ssdm name="z_out2"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="192" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:40  %uy_int_to_int = bitcast float %ux_new to i32

]]></node>
<StgValue><ssdm name="uy_int_to_int"/></StgValue>
</operation>

<operation id="193" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:41  %uy_int_neg = xor i32 %uy_int_to_int, -2147483648

]]></node>
<StgValue><ssdm name="uy_int_neg"/></StgValue>
</operation>

<operation id="194" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:42  %uy_int = bitcast i32 %uy_int_neg to float

]]></node>
<StgValue><ssdm name="uy_int"/></StgValue>
</operation>

<operation id="195" st_id="26" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:52  %tmp_i6 = fmul float %uz_new, %w_out1

]]></node>
<StgValue><ssdm name="tmp_i6"/></StgValue>
</operation>

<operation id="196" st_id="26" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:53  %tmp_3_i8 = fmul float %uy_int, %w_out2

]]></node>
<StgValue><ssdm name="tmp_3_i8"/></StgValue>
</operation>

<operation id="197" st_id="26" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:61  %tmp_i9 = fmul float %ux_new, %z_out1

]]></node>
<StgValue><ssdm name="tmp_i9"/></StgValue>
</operation>

<operation id="198" st_id="26" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:62  %tmp_3_i2 = fmul float %uz_new, %z_out2

]]></node>
<StgValue><ssdm name="tmp_3_i2"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="199" st_id="27" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:52  %tmp_i6 = fmul float %uz_new, %w_out1

]]></node>
<StgValue><ssdm name="tmp_i6"/></StgValue>
</operation>

<operation id="200" st_id="27" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:53  %tmp_3_i8 = fmul float %uy_int, %w_out2

]]></node>
<StgValue><ssdm name="tmp_3_i8"/></StgValue>
</operation>

<operation id="201" st_id="27" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:61  %tmp_i9 = fmul float %ux_new, %z_out1

]]></node>
<StgValue><ssdm name="tmp_i9"/></StgValue>
</operation>

<operation id="202" st_id="27" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:62  %tmp_3_i2 = fmul float %uz_new, %z_out2

]]></node>
<StgValue><ssdm name="tmp_3_i2"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="203" st_id="28" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:52  %tmp_i6 = fmul float %uz_new, %w_out1

]]></node>
<StgValue><ssdm name="tmp_i6"/></StgValue>
</operation>

<operation id="204" st_id="28" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:53  %tmp_3_i8 = fmul float %uy_int, %w_out2

]]></node>
<StgValue><ssdm name="tmp_3_i8"/></StgValue>
</operation>

<operation id="205" st_id="28" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:61  %tmp_i9 = fmul float %ux_new, %z_out1

]]></node>
<StgValue><ssdm name="tmp_i9"/></StgValue>
</operation>

<operation id="206" st_id="28" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:62  %tmp_3_i2 = fmul float %uz_new, %z_out2

]]></node>
<StgValue><ssdm name="tmp_3_i2"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="207" st_id="29" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:52  %tmp_i6 = fmul float %uz_new, %w_out1

]]></node>
<StgValue><ssdm name="tmp_i6"/></StgValue>
</operation>

<operation id="208" st_id="29" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:53  %tmp_3_i8 = fmul float %uy_int, %w_out2

]]></node>
<StgValue><ssdm name="tmp_3_i8"/></StgValue>
</operation>

<operation id="209" st_id="29" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:61  %tmp_i9 = fmul float %ux_new, %z_out1

]]></node>
<StgValue><ssdm name="tmp_i9"/></StgValue>
</operation>

<operation id="210" st_id="29" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:62  %tmp_3_i2 = fmul float %uz_new, %z_out2

]]></node>
<StgValue><ssdm name="tmp_3_i2"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="211" st_id="30" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:54  %w_out_int = fadd float %tmp_i6, %tmp_3_i8

]]></node>
<StgValue><ssdm name="w_out_int"/></StgValue>
</operation>

<operation id="212" st_id="30" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:63  %z_out_int = fadd float %tmp_i9, %tmp_3_i2

]]></node>
<StgValue><ssdm name="z_out_int"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="213" st_id="31" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:54  %w_out_int = fadd float %tmp_i6, %tmp_3_i8

]]></node>
<StgValue><ssdm name="w_out_int"/></StgValue>
</operation>

<operation id="214" st_id="31" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:63  %z_out_int = fadd float %tmp_i9, %tmp_3_i2

]]></node>
<StgValue><ssdm name="z_out_int"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="215" st_id="32" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:54  %w_out_int = fadd float %tmp_i6, %tmp_3_i8

]]></node>
<StgValue><ssdm name="w_out_int"/></StgValue>
</operation>

<operation id="216" st_id="32" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:63  %z_out_int = fadd float %tmp_i9, %tmp_3_i2

]]></node>
<StgValue><ssdm name="z_out_int"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="217" st_id="33" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:54  %w_out_int = fadd float %tmp_i6, %tmp_3_i8

]]></node>
<StgValue><ssdm name="w_out_int"/></StgValue>
</operation>

<operation id="218" st_id="33" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:63  %z_out_int = fadd float %tmp_i9, %tmp_3_i2

]]></node>
<StgValue><ssdm name="z_out_int"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="219" st_id="34" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:54  %w_out_int = fadd float %tmp_i6, %tmp_3_i8

]]></node>
<StgValue><ssdm name="w_out_int"/></StgValue>
</operation>

<operation id="220" st_id="34" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:63  %z_out_int = fadd float %tmp_i9, %tmp_3_i2

]]></node>
<StgValue><ssdm name="z_out_int"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="221" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:0  %p_read_9 = call float @_ssdm_op_Read.ap_auto.float(float %p_read19)

]]></node>
<StgValue><ssdm name="p_read_9"/></StgValue>
</operation>

<operation id="222" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:1  %p_read_10 = call float @_ssdm_op_Read.ap_auto.float(float %p_read18)

]]></node>
<StgValue><ssdm name="p_read_10"/></StgValue>
</operation>

<operation id="223" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:2  %p_read_11 = call float @_ssdm_op_Read.ap_auto.float(float %p_read17)

]]></node>
<StgValue><ssdm name="p_read_11"/></StgValue>
</operation>

<operation id="224" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:3  %p_read_12 = call float @_ssdm_op_Read.ap_auto.float(float %p_read16)

]]></node>
<StgValue><ssdm name="p_read_12"/></StgValue>
</operation>

<operation id="225" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:4  %p_read_13 = call float @_ssdm_op_Read.ap_auto.float(float %p_read15)

]]></node>
<StgValue><ssdm name="p_read_13"/></StgValue>
</operation>

<operation id="226" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:5  %p_read_14 = call float @_ssdm_op_Read.ap_auto.float(float %p_read14)

]]></node>
<StgValue><ssdm name="p_read_14"/></StgValue>
</operation>

<operation id="227" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:6  %p_read_15 = call float @_ssdm_op_Read.ap_auto.float(float %p_read13)

]]></node>
<StgValue><ssdm name="p_read_15"/></StgValue>
</operation>

<operation id="228" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:7  %p_read_16 = call float @_ssdm_op_Read.ap_auto.float(float %p_read)

]]></node>
<StgValue><ssdm name="p_read_16"/></StgValue>
</operation>

<operation id="229" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:64  %p_Val2_s = bitcast float %w_out_int to i32

]]></node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="230" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:65  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)

]]></node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="231" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:66  %w_out_1_neg = xor i32 %p_Val2_s, -2147483648

]]></node>
<StgValue><ssdm name="w_out_1_neg"/></StgValue>
</operation>

<operation id="232" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:67  %w_out_1 = bitcast i32 %w_out_1_neg to float

]]></node>
<StgValue><ssdm name="w_out_1"/></StgValue>
</operation>

<operation id="233" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:68  %vw_int_to_int = bitcast float %vz_int_1 to i32

]]></node>
<StgValue><ssdm name="vw_int_to_int"/></StgValue>
</operation>

<operation id="234" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:69  %vw_int_neg = xor i32 %vw_int_to_int, -2147483648

]]></node>
<StgValue><ssdm name="vw_int_neg"/></StgValue>
</operation>

<operation id="235" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:70  %vw_int = bitcast i32 %vw_int_neg to float

]]></node>
<StgValue><ssdm name="vw_int"/></StgValue>
</operation>

<operation id="236" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:71  %w_out = select i1 %p_Result_s, float %w_out_1, float %w_out_int

]]></node>
<StgValue><ssdm name="w_out"/></StgValue>
</operation>

<operation id="237" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:72  %vw_int_3 = select i1 %p_Result_s, float %vw_int, float %vz_int_1

]]></node>
<StgValue><ssdm name="vw_int_3"/></StgValue>
</operation>

<operation id="238" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:73  %vx_int = select i1 %p_Result_s, float %vy_int_1, float %vy_int

]]></node>
<StgValue><ssdm name="vx_int"/></StgValue>
</operation>

<operation id="239" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:74  %p_Val2_30 = bitcast float %z_out_int to i32

]]></node>
<StgValue><ssdm name="p_Val2_30"/></StgValue>
</operation>

<operation id="240" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:75  %p_Result_10 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_30, i32 31)

]]></node>
<StgValue><ssdm name="p_Result_10"/></StgValue>
</operation>

<operation id="241" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:76  %z_out_1_neg = xor i32 %p_Val2_30, -2147483648

]]></node>
<StgValue><ssdm name="z_out_1_neg"/></StgValue>
</operation>

<operation id="242" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:77  %z_out = bitcast i32 %z_out_1_neg to float

]]></node>
<StgValue><ssdm name="z_out"/></StgValue>
</operation>

<operation id="243" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:78  %z_out_2 = select i1 %p_Result_10, float %z_out, float %z_out_int

]]></node>
<StgValue><ssdm name="z_out_2"/></StgValue>
</operation>

<operation id="244" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:79  %vy_int_2 = select i1 %p_Result_10, float %vy_int, float %vy_int_1

]]></node>
<StgValue><ssdm name="vy_int_2"/></StgValue>
</operation>

<operation id="245" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:80  %vz_int = select i1 %p_Result_10, float %vw_int, float %vz_int_1

]]></node>
<StgValue><ssdm name="vz_int"/></StgValue>
</operation>

<operation id="246" st_id="35" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:81  %tmp_i_i = fmul float %uz_new, %p_read_16

]]></node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="247" st_id="35" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:82  %tmp_3_i_i = fmul float %uy_int, %p_read_15

]]></node>
<StgValue><ssdm name="tmp_3_i_i"/></StgValue>
</operation>

<operation id="248" st_id="35" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:84  %tmp_i1_i = fmul float %ux_new, %p_read_16

]]></node>
<StgValue><ssdm name="tmp_i1_i"/></StgValue>
</operation>

<operation id="249" st_id="35" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:85  %tmp_3_i2_i = fmul float %uz_new, %p_read_15

]]></node>
<StgValue><ssdm name="tmp_3_i2_i"/></StgValue>
</operation>

<operation id="250" st_id="35" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:87  %tmp_i4_i = fmul float %uz_new, %p_read_14

]]></node>
<StgValue><ssdm name="tmp_i4_i"/></StgValue>
</operation>

<operation id="251" st_id="35" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:88  %tmp_3_i5_i = fmul float %uy_int, %p_read_13

]]></node>
<StgValue><ssdm name="tmp_3_i5_i"/></StgValue>
</operation>

<operation id="252" st_id="35" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:90  %tmp_i7_i = fmul float %ux_new, %p_read_14

]]></node>
<StgValue><ssdm name="tmp_i7_i"/></StgValue>
</operation>

<operation id="253" st_id="35" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:91  %tmp_3_i8_i = fmul float %uz_new, %p_read_13

]]></node>
<StgValue><ssdm name="tmp_3_i8_i"/></StgValue>
</operation>

<operation id="254" st_id="35" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:93  %tmp_i_i1 = fmul float %vw_int_3, %p_read_12

]]></node>
<StgValue><ssdm name="tmp_i_i1"/></StgValue>
</operation>

<operation id="255" st_id="35" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:94  %tmp_3_i_i1 = fmul float %vx_int, %p_read_11

]]></node>
<StgValue><ssdm name="tmp_3_i_i1"/></StgValue>
</operation>

<operation id="256" st_id="35" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:96  %tmp_i1_i1 = fmul float %vy_int_2, %p_read_12

]]></node>
<StgValue><ssdm name="tmp_i1_i1"/></StgValue>
</operation>

<operation id="257" st_id="35" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:97  %tmp_3_i2_i1 = fmul float %vz_int, %p_read_11

]]></node>
<StgValue><ssdm name="tmp_3_i2_i1"/></StgValue>
</operation>

<operation id="258" st_id="35" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:99  %tmp_i4_i1 = fmul float %vw_int_3, %p_read_10

]]></node>
<StgValue><ssdm name="tmp_i4_i1"/></StgValue>
</operation>

<operation id="259" st_id="35" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:100  %tmp_3_i5_i1 = fmul float %vx_int, %p_read_9

]]></node>
<StgValue><ssdm name="tmp_3_i5_i1"/></StgValue>
</operation>

<operation id="260" st_id="35" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:102  %tmp_i7_i1 = fmul float %vy_int_2, %p_read_10

]]></node>
<StgValue><ssdm name="tmp_i7_i1"/></StgValue>
</operation>

<operation id="261" st_id="35" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:103  %tmp_3_i8_i1 = fmul float %vz_int, %p_read_9

]]></node>
<StgValue><ssdm name="tmp_3_i8_i1"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="262" st_id="36" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:81  %tmp_i_i = fmul float %uz_new, %p_read_16

]]></node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="263" st_id="36" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:82  %tmp_3_i_i = fmul float %uy_int, %p_read_15

]]></node>
<StgValue><ssdm name="tmp_3_i_i"/></StgValue>
</operation>

<operation id="264" st_id="36" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:84  %tmp_i1_i = fmul float %ux_new, %p_read_16

]]></node>
<StgValue><ssdm name="tmp_i1_i"/></StgValue>
</operation>

<operation id="265" st_id="36" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:85  %tmp_3_i2_i = fmul float %uz_new, %p_read_15

]]></node>
<StgValue><ssdm name="tmp_3_i2_i"/></StgValue>
</operation>

<operation id="266" st_id="36" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:87  %tmp_i4_i = fmul float %uz_new, %p_read_14

]]></node>
<StgValue><ssdm name="tmp_i4_i"/></StgValue>
</operation>

<operation id="267" st_id="36" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:88  %tmp_3_i5_i = fmul float %uy_int, %p_read_13

]]></node>
<StgValue><ssdm name="tmp_3_i5_i"/></StgValue>
</operation>

<operation id="268" st_id="36" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:90  %tmp_i7_i = fmul float %ux_new, %p_read_14

]]></node>
<StgValue><ssdm name="tmp_i7_i"/></StgValue>
</operation>

<operation id="269" st_id="36" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:91  %tmp_3_i8_i = fmul float %uz_new, %p_read_13

]]></node>
<StgValue><ssdm name="tmp_3_i8_i"/></StgValue>
</operation>

<operation id="270" st_id="36" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:93  %tmp_i_i1 = fmul float %vw_int_3, %p_read_12

]]></node>
<StgValue><ssdm name="tmp_i_i1"/></StgValue>
</operation>

<operation id="271" st_id="36" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:94  %tmp_3_i_i1 = fmul float %vx_int, %p_read_11

]]></node>
<StgValue><ssdm name="tmp_3_i_i1"/></StgValue>
</operation>

<operation id="272" st_id="36" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:96  %tmp_i1_i1 = fmul float %vy_int_2, %p_read_12

]]></node>
<StgValue><ssdm name="tmp_i1_i1"/></StgValue>
</operation>

<operation id="273" st_id="36" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:97  %tmp_3_i2_i1 = fmul float %vz_int, %p_read_11

]]></node>
<StgValue><ssdm name="tmp_3_i2_i1"/></StgValue>
</operation>

<operation id="274" st_id="36" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:99  %tmp_i4_i1 = fmul float %vw_int_3, %p_read_10

]]></node>
<StgValue><ssdm name="tmp_i4_i1"/></StgValue>
</operation>

<operation id="275" st_id="36" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:100  %tmp_3_i5_i1 = fmul float %vx_int, %p_read_9

]]></node>
<StgValue><ssdm name="tmp_3_i5_i1"/></StgValue>
</operation>

<operation id="276" st_id="36" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:102  %tmp_i7_i1 = fmul float %vy_int_2, %p_read_10

]]></node>
<StgValue><ssdm name="tmp_i7_i1"/></StgValue>
</operation>

<operation id="277" st_id="36" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:103  %tmp_3_i8_i1 = fmul float %vz_int, %p_read_9

]]></node>
<StgValue><ssdm name="tmp_3_i8_i1"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="278" st_id="37" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:81  %tmp_i_i = fmul float %uz_new, %p_read_16

]]></node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="279" st_id="37" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:82  %tmp_3_i_i = fmul float %uy_int, %p_read_15

]]></node>
<StgValue><ssdm name="tmp_3_i_i"/></StgValue>
</operation>

<operation id="280" st_id="37" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:84  %tmp_i1_i = fmul float %ux_new, %p_read_16

]]></node>
<StgValue><ssdm name="tmp_i1_i"/></StgValue>
</operation>

<operation id="281" st_id="37" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:85  %tmp_3_i2_i = fmul float %uz_new, %p_read_15

]]></node>
<StgValue><ssdm name="tmp_3_i2_i"/></StgValue>
</operation>

<operation id="282" st_id="37" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:87  %tmp_i4_i = fmul float %uz_new, %p_read_14

]]></node>
<StgValue><ssdm name="tmp_i4_i"/></StgValue>
</operation>

<operation id="283" st_id="37" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:88  %tmp_3_i5_i = fmul float %uy_int, %p_read_13

]]></node>
<StgValue><ssdm name="tmp_3_i5_i"/></StgValue>
</operation>

<operation id="284" st_id="37" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:90  %tmp_i7_i = fmul float %ux_new, %p_read_14

]]></node>
<StgValue><ssdm name="tmp_i7_i"/></StgValue>
</operation>

<operation id="285" st_id="37" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:91  %tmp_3_i8_i = fmul float %uz_new, %p_read_13

]]></node>
<StgValue><ssdm name="tmp_3_i8_i"/></StgValue>
</operation>

<operation id="286" st_id="37" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:93  %tmp_i_i1 = fmul float %vw_int_3, %p_read_12

]]></node>
<StgValue><ssdm name="tmp_i_i1"/></StgValue>
</operation>

<operation id="287" st_id="37" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:94  %tmp_3_i_i1 = fmul float %vx_int, %p_read_11

]]></node>
<StgValue><ssdm name="tmp_3_i_i1"/></StgValue>
</operation>

<operation id="288" st_id="37" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:96  %tmp_i1_i1 = fmul float %vy_int_2, %p_read_12

]]></node>
<StgValue><ssdm name="tmp_i1_i1"/></StgValue>
</operation>

<operation id="289" st_id="37" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:97  %tmp_3_i2_i1 = fmul float %vz_int, %p_read_11

]]></node>
<StgValue><ssdm name="tmp_3_i2_i1"/></StgValue>
</operation>

<operation id="290" st_id="37" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:99  %tmp_i4_i1 = fmul float %vw_int_3, %p_read_10

]]></node>
<StgValue><ssdm name="tmp_i4_i1"/></StgValue>
</operation>

<operation id="291" st_id="37" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:100  %tmp_3_i5_i1 = fmul float %vx_int, %p_read_9

]]></node>
<StgValue><ssdm name="tmp_3_i5_i1"/></StgValue>
</operation>

<operation id="292" st_id="37" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:102  %tmp_i7_i1 = fmul float %vy_int_2, %p_read_10

]]></node>
<StgValue><ssdm name="tmp_i7_i1"/></StgValue>
</operation>

<operation id="293" st_id="37" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:103  %tmp_3_i8_i1 = fmul float %vz_int, %p_read_9

]]></node>
<StgValue><ssdm name="tmp_3_i8_i1"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="294" st_id="38" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:81  %tmp_i_i = fmul float %uz_new, %p_read_16

]]></node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="295" st_id="38" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:82  %tmp_3_i_i = fmul float %uy_int, %p_read_15

]]></node>
<StgValue><ssdm name="tmp_3_i_i"/></StgValue>
</operation>

<operation id="296" st_id="38" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:84  %tmp_i1_i = fmul float %ux_new, %p_read_16

]]></node>
<StgValue><ssdm name="tmp_i1_i"/></StgValue>
</operation>

<operation id="297" st_id="38" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:85  %tmp_3_i2_i = fmul float %uz_new, %p_read_15

]]></node>
<StgValue><ssdm name="tmp_3_i2_i"/></StgValue>
</operation>

<operation id="298" st_id="38" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:87  %tmp_i4_i = fmul float %uz_new, %p_read_14

]]></node>
<StgValue><ssdm name="tmp_i4_i"/></StgValue>
</operation>

<operation id="299" st_id="38" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:88  %tmp_3_i5_i = fmul float %uy_int, %p_read_13

]]></node>
<StgValue><ssdm name="tmp_3_i5_i"/></StgValue>
</operation>

<operation id="300" st_id="38" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:90  %tmp_i7_i = fmul float %ux_new, %p_read_14

]]></node>
<StgValue><ssdm name="tmp_i7_i"/></StgValue>
</operation>

<operation id="301" st_id="38" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:91  %tmp_3_i8_i = fmul float %uz_new, %p_read_13

]]></node>
<StgValue><ssdm name="tmp_3_i8_i"/></StgValue>
</operation>

<operation id="302" st_id="38" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:93  %tmp_i_i1 = fmul float %vw_int_3, %p_read_12

]]></node>
<StgValue><ssdm name="tmp_i_i1"/></StgValue>
</operation>

<operation id="303" st_id="38" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:94  %tmp_3_i_i1 = fmul float %vx_int, %p_read_11

]]></node>
<StgValue><ssdm name="tmp_3_i_i1"/></StgValue>
</operation>

<operation id="304" st_id="38" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:96  %tmp_i1_i1 = fmul float %vy_int_2, %p_read_12

]]></node>
<StgValue><ssdm name="tmp_i1_i1"/></StgValue>
</operation>

<operation id="305" st_id="38" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:97  %tmp_3_i2_i1 = fmul float %vz_int, %p_read_11

]]></node>
<StgValue><ssdm name="tmp_3_i2_i1"/></StgValue>
</operation>

<operation id="306" st_id="38" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:99  %tmp_i4_i1 = fmul float %vw_int_3, %p_read_10

]]></node>
<StgValue><ssdm name="tmp_i4_i1"/></StgValue>
</operation>

<operation id="307" st_id="38" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:100  %tmp_3_i5_i1 = fmul float %vx_int, %p_read_9

]]></node>
<StgValue><ssdm name="tmp_3_i5_i1"/></StgValue>
</operation>

<operation id="308" st_id="38" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:102  %tmp_i7_i1 = fmul float %vy_int_2, %p_read_10

]]></node>
<StgValue><ssdm name="tmp_i7_i1"/></StgValue>
</operation>

<operation id="309" st_id="38" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:103  %tmp_3_i8_i1 = fmul float %vz_int, %p_read_9

]]></node>
<StgValue><ssdm name="tmp_3_i8_i1"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="310" st_id="39" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:83  %uw_out = fadd float %tmp_i_i, %tmp_3_i_i

]]></node>
<StgValue><ssdm name="uw_out"/></StgValue>
</operation>

<operation id="311" st_id="39" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:86  %ux_out = fadd float %tmp_i1_i, %tmp_3_i2_i

]]></node>
<StgValue><ssdm name="ux_out"/></StgValue>
</operation>

<operation id="312" st_id="39" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:89  %uy_out = fadd float %tmp_i4_i, %tmp_3_i5_i

]]></node>
<StgValue><ssdm name="uy_out"/></StgValue>
</operation>

<operation id="313" st_id="39" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:92  %uz_out = fadd float %tmp_i7_i, %tmp_3_i8_i

]]></node>
<StgValue><ssdm name="uz_out"/></StgValue>
</operation>

<operation id="314" st_id="39" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:95  %vw_out = fadd float %tmp_i_i1, %tmp_3_i_i1

]]></node>
<StgValue><ssdm name="vw_out"/></StgValue>
</operation>

<operation id="315" st_id="39" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:98  %vx_out = fadd float %tmp_i1_i1, %tmp_3_i2_i1

]]></node>
<StgValue><ssdm name="vx_out"/></StgValue>
</operation>

<operation id="316" st_id="39" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:101  %vy_out = fadd float %tmp_i4_i1, %tmp_3_i5_i1

]]></node>
<StgValue><ssdm name="vy_out"/></StgValue>
</operation>

<operation id="317" st_id="39" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:104  %vz_out = fadd float %tmp_i7_i1, %tmp_3_i8_i1

]]></node>
<StgValue><ssdm name="vz_out"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="318" st_id="40" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:83  %uw_out = fadd float %tmp_i_i, %tmp_3_i_i

]]></node>
<StgValue><ssdm name="uw_out"/></StgValue>
</operation>

<operation id="319" st_id="40" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:86  %ux_out = fadd float %tmp_i1_i, %tmp_3_i2_i

]]></node>
<StgValue><ssdm name="ux_out"/></StgValue>
</operation>

<operation id="320" st_id="40" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:89  %uy_out = fadd float %tmp_i4_i, %tmp_3_i5_i

]]></node>
<StgValue><ssdm name="uy_out"/></StgValue>
</operation>

<operation id="321" st_id="40" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:92  %uz_out = fadd float %tmp_i7_i, %tmp_3_i8_i

]]></node>
<StgValue><ssdm name="uz_out"/></StgValue>
</operation>

<operation id="322" st_id="40" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:95  %vw_out = fadd float %tmp_i_i1, %tmp_3_i_i1

]]></node>
<StgValue><ssdm name="vw_out"/></StgValue>
</operation>

<operation id="323" st_id="40" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:98  %vx_out = fadd float %tmp_i1_i1, %tmp_3_i2_i1

]]></node>
<StgValue><ssdm name="vx_out"/></StgValue>
</operation>

<operation id="324" st_id="40" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:101  %vy_out = fadd float %tmp_i4_i1, %tmp_3_i5_i1

]]></node>
<StgValue><ssdm name="vy_out"/></StgValue>
</operation>

<operation id="325" st_id="40" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:104  %vz_out = fadd float %tmp_i7_i1, %tmp_3_i8_i1

]]></node>
<StgValue><ssdm name="vz_out"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="326" st_id="41" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:83  %uw_out = fadd float %tmp_i_i, %tmp_3_i_i

]]></node>
<StgValue><ssdm name="uw_out"/></StgValue>
</operation>

<operation id="327" st_id="41" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:86  %ux_out = fadd float %tmp_i1_i, %tmp_3_i2_i

]]></node>
<StgValue><ssdm name="ux_out"/></StgValue>
</operation>

<operation id="328" st_id="41" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:89  %uy_out = fadd float %tmp_i4_i, %tmp_3_i5_i

]]></node>
<StgValue><ssdm name="uy_out"/></StgValue>
</operation>

<operation id="329" st_id="41" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:92  %uz_out = fadd float %tmp_i7_i, %tmp_3_i8_i

]]></node>
<StgValue><ssdm name="uz_out"/></StgValue>
</operation>

<operation id="330" st_id="41" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:95  %vw_out = fadd float %tmp_i_i1, %tmp_3_i_i1

]]></node>
<StgValue><ssdm name="vw_out"/></StgValue>
</operation>

<operation id="331" st_id="41" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:98  %vx_out = fadd float %tmp_i1_i1, %tmp_3_i2_i1

]]></node>
<StgValue><ssdm name="vx_out"/></StgValue>
</operation>

<operation id="332" st_id="41" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:101  %vy_out = fadd float %tmp_i4_i1, %tmp_3_i5_i1

]]></node>
<StgValue><ssdm name="vy_out"/></StgValue>
</operation>

<operation id="333" st_id="41" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:104  %vz_out = fadd float %tmp_i7_i1, %tmp_3_i8_i1

]]></node>
<StgValue><ssdm name="vz_out"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="334" st_id="42" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:83  %uw_out = fadd float %tmp_i_i, %tmp_3_i_i

]]></node>
<StgValue><ssdm name="uw_out"/></StgValue>
</operation>

<operation id="335" st_id="42" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:86  %ux_out = fadd float %tmp_i1_i, %tmp_3_i2_i

]]></node>
<StgValue><ssdm name="ux_out"/></StgValue>
</operation>

<operation id="336" st_id="42" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:89  %uy_out = fadd float %tmp_i4_i, %tmp_3_i5_i

]]></node>
<StgValue><ssdm name="uy_out"/></StgValue>
</operation>

<operation id="337" st_id="42" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:92  %uz_out = fadd float %tmp_i7_i, %tmp_3_i8_i

]]></node>
<StgValue><ssdm name="uz_out"/></StgValue>
</operation>

<operation id="338" st_id="42" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:95  %vw_out = fadd float %tmp_i_i1, %tmp_3_i_i1

]]></node>
<StgValue><ssdm name="vw_out"/></StgValue>
</operation>

<operation id="339" st_id="42" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:98  %vx_out = fadd float %tmp_i1_i1, %tmp_3_i2_i1

]]></node>
<StgValue><ssdm name="vx_out"/></StgValue>
</operation>

<operation id="340" st_id="42" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:101  %vy_out = fadd float %tmp_i4_i1, %tmp_3_i5_i1

]]></node>
<StgValue><ssdm name="vy_out"/></StgValue>
</operation>

<operation id="341" st_id="42" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:104  %vz_out = fadd float %tmp_i7_i1, %tmp_3_i8_i1

]]></node>
<StgValue><ssdm name="vz_out"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="342" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:12  %bottom_right_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %bottom_right)

]]></node>
<StgValue><ssdm name="bottom_right_read"/></StgValue>
</operation>

<operation id="343" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:13  %top_left_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %top_left)

]]></node>
<StgValue><ssdm name="top_left_read"/></StgValue>
</operation>

<operation id="344" st_id="43" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:83  %uw_out = fadd float %tmp_i_i, %tmp_3_i_i

]]></node>
<StgValue><ssdm name="uw_out"/></StgValue>
</operation>

<operation id="345" st_id="43" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:86  %ux_out = fadd float %tmp_i1_i, %tmp_3_i2_i

]]></node>
<StgValue><ssdm name="ux_out"/></StgValue>
</operation>

<operation id="346" st_id="43" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:89  %uy_out = fadd float %tmp_i4_i, %tmp_3_i5_i

]]></node>
<StgValue><ssdm name="uy_out"/></StgValue>
</operation>

<operation id="347" st_id="43" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:92  %uz_out = fadd float %tmp_i7_i, %tmp_3_i8_i

]]></node>
<StgValue><ssdm name="uz_out"/></StgValue>
</operation>

<operation id="348" st_id="43" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:95  %vw_out = fadd float %tmp_i_i1, %tmp_3_i_i1

]]></node>
<StgValue><ssdm name="vw_out"/></StgValue>
</operation>

<operation id="349" st_id="43" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:98  %vx_out = fadd float %tmp_i1_i1, %tmp_3_i2_i1

]]></node>
<StgValue><ssdm name="vx_out"/></StgValue>
</operation>

<operation id="350" st_id="43" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:101  %vy_out = fadd float %tmp_i4_i1, %tmp_3_i5_i1

]]></node>
<StgValue><ssdm name="vy_out"/></StgValue>
</operation>

<operation id="351" st_id="43" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:104  %vz_out = fadd float %tmp_i7_i1, %tmp_3_i8_i1

]]></node>
<StgValue><ssdm name="vz_out"/></StgValue>
</operation>

<operation id="352" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:105  br label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="353" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:0  %off_row = phi i10 [ 0, %_ifconv ], [ %off_row_2, %._crit_edge ]

]]></node>
<StgValue><ssdm name="off_row"/></StgValue>
</operation>

<operation id="354" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="32" op_0_bw="10">
<![CDATA[
:1  %off_row_cast1 = zext i10 %off_row to i32

]]></node>
<StgValue><ssdm name="off_row_cast1"/></StgValue>
</operation>

<operation id="355" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %exitcond = icmp eq i10 %off_row, -240

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="356" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="357" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4  %off_row_2 = add i10 %off_row, 1

]]></node>
<StgValue><ssdm name="off_row_2"/></StgValue>
</operation>

<operation id="358" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond, label %3, label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="359" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="133" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1810) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="360" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="134" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_5 = icmp eq i32 %off_row_cast1, %bottom_right_read

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="361" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="135" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_6 = icmp eq i32 %off_row_cast1, %top_left_read

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="362" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3  %or_cond = or i1 %tmp_5, %tmp_6

]]></node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="363" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="137" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %or_cond, label %._crit_edge, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="364" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="64" op_0_bw="10">
<![CDATA[
:0  %tmp_7 = zext i10 %off_row to i64

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="365" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %v_row_temp_1_addr = getelementptr [784 x float]* %v_row_temp_1, i64 0, i64 %tmp_7

]]></node>
<StgValue><ssdm name="v_row_temp_1_addr"/></StgValue>
</operation>

<operation id="366" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="32" op_0_bw="10">
<![CDATA[
:2  %vx_in = load float* %v_row_temp_1_addr, align 4

]]></node>
<StgValue><ssdm name="vx_in"/></StgValue>
</operation>

<operation id="367" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %u_row_temp_1_addr = getelementptr [784 x float]* %u_row_temp_1, i64 0, i64 %tmp_7

]]></node>
<StgValue><ssdm name="u_row_temp_1_addr"/></StgValue>
</operation>

<operation id="368" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="32" op_0_bw="10">
<![CDATA[
:4  %ux_in = load float* %u_row_temp_1_addr, align 4

]]></node>
<StgValue><ssdm name="ux_in"/></StgValue>
</operation>

<operation id="369" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="144" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %v_row_temp_0_addr = getelementptr [784 x float]* %v_row_temp_0, i64 0, i64 %tmp_7

]]></node>
<StgValue><ssdm name="v_row_temp_0_addr"/></StgValue>
</operation>

<operation id="370" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="32" op_0_bw="10">
<![CDATA[
:6  %vw_in = load float* %v_row_temp_0_addr, align 4

]]></node>
<StgValue><ssdm name="vw_in"/></StgValue>
</operation>

<operation id="371" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %u_row_temp_0_addr = getelementptr [784 x float]* %u_row_temp_0, i64 0, i64 %tmp_7

]]></node>
<StgValue><ssdm name="u_row_temp_0_addr"/></StgValue>
</operation>

<operation id="372" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="32" op_0_bw="10">
<![CDATA[
:8  %uw_in = load float* %u_row_temp_0_addr, align 4

]]></node>
<StgValue><ssdm name="uw_in"/></StgValue>
</operation>

<operation id="373" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="576" op_0_bw="576" op_1_bw="32">
<![CDATA[
:0  %newret1 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } undef, float %uw_out, 0

]]></node>
<StgValue><ssdm name="newret1"/></StgValue>
</operation>

<operation id="374" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="576" op_0_bw="576" op_1_bw="32">
<![CDATA[
:1  %newret3 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %newret1, float %ux_out, 1

]]></node>
<StgValue><ssdm name="newret3"/></StgValue>
</operation>

<operation id="375" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="576" op_0_bw="576" op_1_bw="32">
<![CDATA[
:2  %newret5 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %newret3, float %uy_out, 2

]]></node>
<StgValue><ssdm name="newret5"/></StgValue>
</operation>

<operation id="376" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="171" bw="576" op_0_bw="576" op_1_bw="32">
<![CDATA[
:3  %newret7 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %newret5, float %uz_out, 3

]]></node>
<StgValue><ssdm name="newret7"/></StgValue>
</operation>

<operation id="377" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="576" op_0_bw="576" op_1_bw="32">
<![CDATA[
:4  %newret9 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %newret7, float %vw_out, 4

]]></node>
<StgValue><ssdm name="newret9"/></StgValue>
</operation>

<operation id="378" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="576" op_0_bw="576" op_1_bw="32">
<![CDATA[
:5  %newret = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %newret9, float %vx_out, 5

]]></node>
<StgValue><ssdm name="newret"/></StgValue>
</operation>

<operation id="379" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="576" op_0_bw="576" op_1_bw="32">
<![CDATA[
:6  %newret8 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %newret, float %vy_out, 6

]]></node>
<StgValue><ssdm name="newret8"/></StgValue>
</operation>

<operation id="380" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="576" op_0_bw="576" op_1_bw="32">
<![CDATA[
:7  %newret2 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %newret8, float %vz_out, 7

]]></node>
<StgValue><ssdm name="newret2"/></StgValue>
</operation>

<operation id="381" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="576" op_0_bw="576" op_1_bw="32">
<![CDATA[
:8  %newret4 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %newret2, float %uz_new, 8

]]></node>
<StgValue><ssdm name="newret4"/></StgValue>
</operation>

<operation id="382" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="576" op_0_bw="576" op_1_bw="32">
<![CDATA[
:9  %newret6 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %newret4, float %ux_new, 9

]]></node>
<StgValue><ssdm name="newret6"/></StgValue>
</operation>

<operation id="383" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="576" op_0_bw="576" op_1_bw="32">
<![CDATA[
:10  %newret10 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %newret6, float %uy_int, 10

]]></node>
<StgValue><ssdm name="newret10"/></StgValue>
</operation>

<operation id="384" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="576" op_0_bw="576" op_1_bw="32">
<![CDATA[
:11  %newret11 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %newret10, float %uz_new, 11

]]></node>
<StgValue><ssdm name="newret11"/></StgValue>
</operation>

<operation id="385" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="576" op_0_bw="576" op_1_bw="32">
<![CDATA[
:12  %newret12 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %newret11, float %vw_int_3, 12

]]></node>
<StgValue><ssdm name="newret12"/></StgValue>
</operation>

<operation id="386" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="576" op_0_bw="576" op_1_bw="32">
<![CDATA[
:13  %newret13 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %newret12, float %vy_int_2, 13

]]></node>
<StgValue><ssdm name="newret13"/></StgValue>
</operation>

<operation id="387" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="576" op_0_bw="576" op_1_bw="32">
<![CDATA[
:14  %newret14 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %newret13, float %vx_int, 14

]]></node>
<StgValue><ssdm name="newret14"/></StgValue>
</operation>

<operation id="388" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="183" bw="576" op_0_bw="576" op_1_bw="32">
<![CDATA[
:15  %newret15 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %newret14, float %vz_int, 15

]]></node>
<StgValue><ssdm name="newret15"/></StgValue>
</operation>

<operation id="389" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="576" op_0_bw="576" op_1_bw="32">
<![CDATA[
:16  %newret16 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %newret15, float %w_out, 16

]]></node>
<StgValue><ssdm name="newret16"/></StgValue>
</operation>

<operation id="390" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="576" op_0_bw="576" op_1_bw="32">
<![CDATA[
:17  %newret17 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %newret16, float %z_out_2, 17

]]></node>
<StgValue><ssdm name="newret17"/></StgValue>
</operation>

<operation id="391" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="186" bw="0" op_0_bw="576">
<![CDATA[
:18  ret { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %newret17

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="392" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="141" bw="32" op_0_bw="10">
<![CDATA[
:2  %vx_in = load float* %v_row_temp_1_addr, align 4

]]></node>
<StgValue><ssdm name="vx_in"/></StgValue>
</operation>

<operation id="393" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="32" op_0_bw="10">
<![CDATA[
:4  %ux_in = load float* %u_row_temp_1_addr, align 4

]]></node>
<StgValue><ssdm name="ux_in"/></StgValue>
</operation>

<operation id="394" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="145" bw="32" op_0_bw="10">
<![CDATA[
:6  %vw_in = load float* %v_row_temp_0_addr, align 4

]]></node>
<StgValue><ssdm name="vw_in"/></StgValue>
</operation>

<operation id="395" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="147" bw="32" op_0_bw="10">
<![CDATA[
:8  %uw_in = load float* %u_row_temp_0_addr, align 4

]]></node>
<StgValue><ssdm name="uw_in"/></StgValue>
</operation>

<operation id="396" st_id="45" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i1 = fmul float %vw_in, %vw_int_3

]]></node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="397" st_id="45" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_3_i10 = fmul float %vx_in, %vx_int

]]></node>
<StgValue><ssdm name="tmp_3_i10"/></StgValue>
</operation>

<operation id="398" st_id="45" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_i2 = fmul float %vw_in, %vy_int_2

]]></node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>

<operation id="399" st_id="45" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3_i11 = fmul float %vx_in, %vz_int

]]></node>
<StgValue><ssdm name="tmp_3_i11"/></StgValue>
</operation>

<operation id="400" st_id="45" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_i10 = fmul float %uw_in, %uz_new

]]></node>
<StgValue><ssdm name="tmp_i10"/></StgValue>
</operation>

<operation id="401" st_id="45" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_3_i12 = fmul float %ux_in, %uy_int

]]></node>
<StgValue><ssdm name="tmp_3_i12"/></StgValue>
</operation>

<operation id="402" st_id="45" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_i11 = fmul float %uw_in, %ux_new

]]></node>
<StgValue><ssdm name="tmp_i11"/></StgValue>
</operation>

<operation id="403" st_id="45" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_3_i13 = fmul float %ux_in, %uz_new

]]></node>
<StgValue><ssdm name="tmp_3_i13"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="404" st_id="46" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i1 = fmul float %vw_in, %vw_int_3

]]></node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="405" st_id="46" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_3_i10 = fmul float %vx_in, %vx_int

]]></node>
<StgValue><ssdm name="tmp_3_i10"/></StgValue>
</operation>

<operation id="406" st_id="46" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_i2 = fmul float %vw_in, %vy_int_2

]]></node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>

<operation id="407" st_id="46" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3_i11 = fmul float %vx_in, %vz_int

]]></node>
<StgValue><ssdm name="tmp_3_i11"/></StgValue>
</operation>

<operation id="408" st_id="46" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_i10 = fmul float %uw_in, %uz_new

]]></node>
<StgValue><ssdm name="tmp_i10"/></StgValue>
</operation>

<operation id="409" st_id="46" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_3_i12 = fmul float %ux_in, %uy_int

]]></node>
<StgValue><ssdm name="tmp_3_i12"/></StgValue>
</operation>

<operation id="410" st_id="46" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_i11 = fmul float %uw_in, %ux_new

]]></node>
<StgValue><ssdm name="tmp_i11"/></StgValue>
</operation>

<operation id="411" st_id="46" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_3_i13 = fmul float %ux_in, %uz_new

]]></node>
<StgValue><ssdm name="tmp_3_i13"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="412" st_id="47" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i1 = fmul float %vw_in, %vw_int_3

]]></node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="413" st_id="47" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_3_i10 = fmul float %vx_in, %vx_int

]]></node>
<StgValue><ssdm name="tmp_3_i10"/></StgValue>
</operation>

<operation id="414" st_id="47" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_i2 = fmul float %vw_in, %vy_int_2

]]></node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>

<operation id="415" st_id="47" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3_i11 = fmul float %vx_in, %vz_int

]]></node>
<StgValue><ssdm name="tmp_3_i11"/></StgValue>
</operation>

<operation id="416" st_id="47" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_i10 = fmul float %uw_in, %uz_new

]]></node>
<StgValue><ssdm name="tmp_i10"/></StgValue>
</operation>

<operation id="417" st_id="47" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_3_i12 = fmul float %ux_in, %uy_int

]]></node>
<StgValue><ssdm name="tmp_3_i12"/></StgValue>
</operation>

<operation id="418" st_id="47" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_i11 = fmul float %uw_in, %ux_new

]]></node>
<StgValue><ssdm name="tmp_i11"/></StgValue>
</operation>

<operation id="419" st_id="47" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_3_i13 = fmul float %ux_in, %uz_new

]]></node>
<StgValue><ssdm name="tmp_3_i13"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="420" st_id="48" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i1 = fmul float %vw_in, %vw_int_3

]]></node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="421" st_id="48" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_3_i10 = fmul float %vx_in, %vx_int

]]></node>
<StgValue><ssdm name="tmp_3_i10"/></StgValue>
</operation>

<operation id="422" st_id="48" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_i2 = fmul float %vw_in, %vy_int_2

]]></node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>

<operation id="423" st_id="48" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3_i11 = fmul float %vx_in, %vz_int

]]></node>
<StgValue><ssdm name="tmp_3_i11"/></StgValue>
</operation>

<operation id="424" st_id="48" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_i10 = fmul float %uw_in, %uz_new

]]></node>
<StgValue><ssdm name="tmp_i10"/></StgValue>
</operation>

<operation id="425" st_id="48" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_3_i12 = fmul float %ux_in, %uy_int

]]></node>
<StgValue><ssdm name="tmp_3_i12"/></StgValue>
</operation>

<operation id="426" st_id="48" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_i11 = fmul float %uw_in, %ux_new

]]></node>
<StgValue><ssdm name="tmp_i11"/></StgValue>
</operation>

<operation id="427" st_id="48" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_3_i13 = fmul float %ux_in, %uz_new

]]></node>
<StgValue><ssdm name="tmp_3_i13"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="428" st_id="49" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %vw_out_1 = fadd float %tmp_i1, %tmp_3_i10

]]></node>
<StgValue><ssdm name="vw_out_1"/></StgValue>
</operation>

<operation id="429" st_id="49" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %vx_out_1 = fadd float %tmp_i2, %tmp_3_i11

]]></node>
<StgValue><ssdm name="vx_out_1"/></StgValue>
</operation>

<operation id="430" st_id="49" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %uw_out_1 = fadd float %tmp_i10, %tmp_3_i12

]]></node>
<StgValue><ssdm name="uw_out_1"/></StgValue>
</operation>

<operation id="431" st_id="49" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %ux_out_1 = fadd float %tmp_i11, %tmp_3_i13

]]></node>
<StgValue><ssdm name="ux_out_1"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="432" st_id="50" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %vw_out_1 = fadd float %tmp_i1, %tmp_3_i10

]]></node>
<StgValue><ssdm name="vw_out_1"/></StgValue>
</operation>

<operation id="433" st_id="50" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %vx_out_1 = fadd float %tmp_i2, %tmp_3_i11

]]></node>
<StgValue><ssdm name="vx_out_1"/></StgValue>
</operation>

<operation id="434" st_id="50" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %uw_out_1 = fadd float %tmp_i10, %tmp_3_i12

]]></node>
<StgValue><ssdm name="uw_out_1"/></StgValue>
</operation>

<operation id="435" st_id="50" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %ux_out_1 = fadd float %tmp_i11, %tmp_3_i13

]]></node>
<StgValue><ssdm name="ux_out_1"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="436" st_id="51" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %vw_out_1 = fadd float %tmp_i1, %tmp_3_i10

]]></node>
<StgValue><ssdm name="vw_out_1"/></StgValue>
</operation>

<operation id="437" st_id="51" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %vx_out_1 = fadd float %tmp_i2, %tmp_3_i11

]]></node>
<StgValue><ssdm name="vx_out_1"/></StgValue>
</operation>

<operation id="438" st_id="51" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %uw_out_1 = fadd float %tmp_i10, %tmp_3_i12

]]></node>
<StgValue><ssdm name="uw_out_1"/></StgValue>
</operation>

<operation id="439" st_id="51" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %ux_out_1 = fadd float %tmp_i11, %tmp_3_i13

]]></node>
<StgValue><ssdm name="ux_out_1"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="440" st_id="52" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %vw_out_1 = fadd float %tmp_i1, %tmp_3_i10

]]></node>
<StgValue><ssdm name="vw_out_1"/></StgValue>
</operation>

<operation id="441" st_id="52" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %vx_out_1 = fadd float %tmp_i2, %tmp_3_i11

]]></node>
<StgValue><ssdm name="vx_out_1"/></StgValue>
</operation>

<operation id="442" st_id="52" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %uw_out_1 = fadd float %tmp_i10, %tmp_3_i12

]]></node>
<StgValue><ssdm name="uw_out_1"/></StgValue>
</operation>

<operation id="443" st_id="52" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %ux_out_1 = fadd float %tmp_i11, %tmp_3_i13

]]></node>
<StgValue><ssdm name="ux_out_1"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="444" st_id="53" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %vw_out_1 = fadd float %tmp_i1, %tmp_3_i10

]]></node>
<StgValue><ssdm name="vw_out_1"/></StgValue>
</operation>

<operation id="445" st_id="53" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %vx_out_1 = fadd float %tmp_i2, %tmp_3_i11

]]></node>
<StgValue><ssdm name="vx_out_1"/></StgValue>
</operation>

<operation id="446" st_id="53" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %uw_out_1 = fadd float %tmp_i10, %tmp_3_i12

]]></node>
<StgValue><ssdm name="uw_out_1"/></StgValue>
</operation>

<operation id="447" st_id="53" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %ux_out_1 = fadd float %tmp_i11, %tmp_3_i13

]]></node>
<StgValue><ssdm name="ux_out_1"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="448" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:21  store float %vw_out_1, float* %v_row_temp_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="449" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:22  store float %vx_out_1, float* %v_row_temp_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="450" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:23  store float %uw_out_1, float* %u_row_temp_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="451" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:24  store float %ux_out_1, float* %u_row_temp_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="452" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="0" op_0_bw="0">
<![CDATA[
:25  br label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="453" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="166" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:0  br label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
