;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 1.6.2018. 16:41:59
;----------------------------------------------

;Address Opcode 	ASM
0x0000	0x0A63940C  	JMP        _main
0x0004	0x0000940C  	JMP        0
0x0008	0x0000940C  	JMP        0
0x000C	0x0000940C  	JMP        0
0x0010	0x0000940C  	JMP        0
0x0014	0x0000940C  	JMP        0
0x0018	0x0000940C  	JMP        0
0x001C	0x0000940C  	JMP        0
0x0020	0x0000940C  	JMP        0
0x0024	0x0000940C  	JMP        0
0x0028	0x0000940C  	JMP        0
0x002C	0x0000940C  	JMP        0
0x0030	0x0000940C  	JMP        0
0x0034	0x0A49940C  	JMP        _UART_Interrupt
0x0038	0x0000940C  	JMP        0
0x003C	0x0000940C  	JMP        0
0x0040	0x0000940C  	JMP        0
0x0044	0x0000940C  	JMP        0
0x0048	0x0000940C  	JMP        0
0x004C	0x0000940C  	JMP        0
0x0050	0x0000940C  	JMP        0
_main:
0x14C6	0xE5BF    	LDI        R27, 95
0x14C8	0xBFBD    	OUT        SPL+0, R27
0x14CA	0xE0B8    	LDI        R27, 8
0x14CC	0xBFBE    	OUT        SPL+1, R27
0x14CE	0x0AAD940E  	CALL       2733
;Click_UART1Wire_AVR.c,95 :: 		void main()
;Click_UART1Wire_AVR.c,97 :: 		systemInit();
0x14D2	0xDF08    	RCALL      _systemInit+0
;Click_UART1Wire_AVR.c,98 :: 		applicationInit();
0x14D4	0xDFB6    	RCALL      _applicationInit+0
;Click_UART1Wire_AVR.c,100 :: 		while (1)
L_main6:
;Click_UART1Wire_AVR.c,102 :: 		applicationTask();
0x14D6	0xDF36    	RCALL      _applicationTask+0
;Click_UART1Wire_AVR.c,103 :: 		}
0x14D8	0xCFFE    	RJMP       L_main6
;Click_UART1Wire_AVR.c,104 :: 		}
L_end_main:
L__main_end_loop:
0x14DA	0xCFFF    	RJMP       L__main_end_loop
; end of _main
_systemInit:
;Click_UART1Wire_AVR.c,36 :: 		void systemInit()
;Click_UART1Wire_AVR.c,38 :: 		mikrobus_uartInit( _MIKROBUS1, &_UART1WIRE_UART_CFG[0] );
0x12E4	0x922F    	PUSH       R2
0x12E6	0x923F    	PUSH       R3
0x12E8	0x924F    	PUSH       R4
0x12EA	0x925F    	PUSH       R5
0x12EC	0x926F    	PUSH       R6
0x12EE	0xE407    	LDI        R16, lo_addr(__UART1WIRE_UART_CFG+0)
0x12F0	0xE115    	LDI        R17, hi_addr(__UART1WIRE_UART_CFG+0)
0x12F2	0x2E30    	MOV        R3, R16
0x12F4	0x2E41    	MOV        R4, R17
0x12F6	0x2422    	CLR        R2
0x12F8	0xDD70    	RCALL      _mikrobus_uartInit+0
;Click_UART1Wire_AVR.c,39 :: 		mikrobus_logInit( _LOG_USBUART, 9600 );
0x12FA	0xE8B0    	LDI        R27, 128
0x12FC	0x2E3B    	MOV        R3, R27
0x12FE	0xE2B5    	LDI        R27, 37
0x1300	0x2E4B    	MOV        R4, R27
0x1302	0xE0B0    	LDI        R27, 0
0x1304	0x2E5B    	MOV        R5, R27
0x1306	0x2E6B    	MOV        R6, R27
0x1308	0xE1B0    	LDI        R27, 16
0x130A	0x2E2B    	MOV        R2, R27
0x130C	0xDD33    	RCALL      _mikrobus_logInit+0
;Click_UART1Wire_AVR.c,40 :: 		mikrobus_logWrite(" --- System init --- ", _LOG_LINE);
0x130E	0xE0B2    	LDI        R27, 2
0x1310	0x2E4B    	MOV        R4, R27
0x1312	0xE7BB    	LDI        R27, lo_addr(?lstr1_Click_UART1Wire_AVR+0)
0x1314	0x2E2B    	MOV        R2, R27
0x1316	0xE0B0    	LDI        R27, hi_addr(?lstr1_Click_UART1Wire_AVR+0)
0x1318	0x2E3B    	MOV        R3, R27
0x131A	0xDD87    	RCALL      _mikrobus_logWrite+0
;Click_UART1Wire_AVR.c,41 :: 		Delay_ms( 100 );
0x131C	0xE025    	LDI        R18, 5
0x131E	0xE01F    	LDI        R17, 15
0x1320	0xEF02    	LDI        R16, 242
L_systemInit0:
0x1322	0x950A    	DEC        R16
0x1324	0xF7F1    	BRNE       L_systemInit0
0x1326	0x951A    	DEC        R17
0x1328	0xF7E1    	BRNE       L_systemInit0
0x132A	0x952A    	DEC        R18
0x132C	0xF7D1    	BRNE       L_systemInit0
;Click_UART1Wire_AVR.c,42 :: 		}
L_end_systemInit:
0x132E	0x906F    	POP        R6
0x1330	0x905F    	POP        R5
0x1332	0x904F    	POP        R4
0x1334	0x903F    	POP        R3
0x1336	0x902F    	POP        R2
0x1338	0x9508    	RET
; end of _systemInit
_mikrobus_uartInit:
;easyavr_v7_ATMEGA32.c,253 :: 		T_mikrobus_ret mikrobus_uartInit(T_mikrobus_soc bus, const uint32_t *cfg)
;easyavr_v7_ATMEGA32.c,255 :: 		switch( bus )
0x0DDA	0x922F    	PUSH       R2
0x0DDC	0x923F    	PUSH       R3
0x0DDE	0x924F    	PUSH       R4
0x0DE0	0xC00E    	RJMP       L_mikrobus_uartInit96
;easyavr_v7_ATMEGA32.c,258 :: 		case _MIKROBUS1 : return _uartInit_1( cfg );
L_mikrobus_uartInit98:
0x0DE2	0x2C23    	MOV        R2, R3
0x0DE4	0x2C34    	MOV        R3, R4
0x0DE6	0xDD99    	RCALL      easyavr_v7_ATMEGA32__uartInit_1+0
0x0DE8	0xC014    	RJMP       L_end_mikrobus_uartInit
;easyavr_v7_ATMEGA32.c,261 :: 		case _MIKROBUS2 : return _uartInit_2( cfg );
L_mikrobus_uartInit99:
0x0DEA	0x2C23    	MOV        R2, R3
0x0DEC	0x2C34    	MOV        R3, R4
0x0DEE	0xDE68    	RCALL      easyavr_v7_ATMEGA32__uartInit_2+0
0x0DF0	0xC010    	RJMP       L_end_mikrobus_uartInit
;easyavr_v7_ATMEGA32.c,264 :: 		case _MIKROBUS3 : return _uartInit_3( cfg );
L_mikrobus_uartInit100:
0x0DF2	0x2C23    	MOV        R2, R3
0x0DF4	0x2C34    	MOV        R3, R4
0x0DF6	0xDE62    	RCALL      easyavr_v7_ATMEGA32__uartInit_3+0
0x0DF8	0xC00C    	RJMP       L_end_mikrobus_uartInit
;easyavr_v7_ATMEGA32.c,275 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_uartInit101:
0x0DFA	0xE001    	LDI        R16, 1
0x0DFC	0xC00A    	RJMP       L_end_mikrobus_uartInit
;easyavr_v7_ATMEGA32.c,276 :: 		}
L_mikrobus_uartInit96:
0x0DFE	0xE0B0    	LDI        R27, 0
0x0E00	0x162B    	CP         R2, R27
0x0E02	0xF379    	BREQ       L_mikrobus_uartInit98
L__mikrobus_uartInit303:
0x0E04	0xE0B1    	LDI        R27, 1
0x0E06	0x162B    	CP         R2, R27
0x0E08	0xF381    	BREQ       L_mikrobus_uartInit99
L__mikrobus_uartInit304:
0x0E0A	0xE0B2    	LDI        R27, 2
0x0E0C	0x162B    	CP         R2, R27
0x0E0E	0xF389    	BREQ       L_mikrobus_uartInit100
L__mikrobus_uartInit305:
0x0E10	0xCFF4    	RJMP       L_mikrobus_uartInit101
;easyavr_v7_ATMEGA32.c,278 :: 		}
L_end_mikrobus_uartInit:
0x0E12	0x904F    	POP        R4
0x0E14	0x903F    	POP        R3
0x0E16	0x902F    	POP        R2
0x0E18	0x9508    	RET
; end of _mikrobus_uartInit
easyavr_v7_ATMEGA32__uartInit_1:
0x091A	0x93CF    	PUSH       R28
0x091C	0x93DF    	PUSH       R29
0x091E	0xB7CD    	IN         R28, SPL+0
0x0920	0xB7DE    	IN         R29, SPL+1
0x0922	0x9722    	SBIW       R28, 2
0x0924	0xBFCD    	OUT        SPL+0, R28
0x0926	0xBFDE    	OUT        SPL+1, R29
0x0928	0x9621    	ADIW       R28, 1
;__ea_atmega32_uart.c,34 :: 		static T_mikrobus_ret _uartInit_1(const uint32_t* cfg)
;__ea_atmega32_uart.c,36 :: 		switch( cfg[0] )
0x092A	0x0181    	MOVW       R16, R2
0x092C	0x8308    	STD        Y+0, R16
0x092E	0x8319    	STD        Y+1, R17
0x0930	0xC062    	RJMP       L_easyavr_v7_ATMEGA32__uartInit_145
;__ea_atmega32_uart.c,38 :: 		case 4800   : UART1_Init_Advanced( 4800,  (unsigned char)cfg[1], (unsigned char)cfg[2]); break;
L_easyavr_v7_ATMEGA32__uartInit_147:
0x0932	0x01F1    	MOVW       R30, R2
0x0934	0x9634    	ADIW       R30, 4
0x0936	0x9104    	LPM        R16, Z
0x0938	0x2F10    	MOV        R17, R16
0x093A	0x01F1    	MOVW       R30, R2
0x093C	0x9638    	ADIW       R30, 8
0x093E	0x9104    	LPM        R16, Z
0x0940	0xE6B7    	LDI        R27, 103
0x0942	0xB9B9    	OUT        UBRRL+0, R27
0x0944	0xE0B0    	LDI        R27, 0
0x0946	0xBDB0    	OUT        UBRRH+0, R27
0x0948	0x2E70    	MOV        R7, R16
0x094A	0x2E61    	MOV        R6, R17
0x094C	0xDD18    	RCALL      _UART1_Init_Advanced+0
0x094E	0xC0AA    	RJMP       L_easyavr_v7_ATMEGA32__uartInit_146
;__ea_atmega32_uart.c,39 :: 		case 9600   : UART1_Init_Advanced( 9600,  (unsigned char)cfg[1], (unsigned char)cfg[2]); break;
L_easyavr_v7_ATMEGA32__uartInit_148:
0x0950	0x01F1    	MOVW       R30, R2
0x0952	0x9634    	ADIW       R30, 4
0x0954	0x9104    	LPM        R16, Z
0x0956	0x2F10    	MOV        R17, R16
0x0958	0x01F1    	MOVW       R30, R2
0x095A	0x9638    	ADIW       R30, 8
0x095C	0x9104    	LPM        R16, Z
0x095E	0xE3B3    	LDI        R27, 51
0x0960	0xB9B9    	OUT        UBRRL+0, R27
0x0962	0xE0B0    	LDI        R27, 0
0x0964	0xBDB0    	OUT        UBRRH+0, R27
0x0966	0x2E70    	MOV        R7, R16
0x0968	0x2E61    	MOV        R6, R17
0x096A	0xDD09    	RCALL      _UART1_Init_Advanced+0
0x096C	0xC09B    	RJMP       L_easyavr_v7_ATMEGA32__uartInit_146
;__ea_atmega32_uart.c,40 :: 		case 19200  : UART1_Init_Advanced( 19200, (unsigned char)cfg[1], (unsigned char)cfg[2]); break;
L_easyavr_v7_ATMEGA32__uartInit_149:
0x096E	0x01F1    	MOVW       R30, R2
0x0970	0x9634    	ADIW       R30, 4
0x0972	0x9104    	LPM        R16, Z
0x0974	0x2F10    	MOV        R17, R16
0x0976	0x01F1    	MOVW       R30, R2
0x0978	0x9638    	ADIW       R30, 8
0x097A	0x9104    	LPM        R16, Z
0x097C	0xE1B9    	LDI        R27, 25
0x097E	0xB9B9    	OUT        UBRRL+0, R27
0x0980	0xE0B0    	LDI        R27, 0
0x0982	0xBDB0    	OUT        UBRRH+0, R27
0x0984	0x2E70    	MOV        R7, R16
0x0986	0x2E61    	MOV        R6, R17
0x0988	0xDCFA    	RCALL      _UART1_Init_Advanced+0
0x098A	0xC08C    	RJMP       L_easyavr_v7_ATMEGA32__uartInit_146
;__ea_atmega32_uart.c,41 :: 		case 38400  : UART1_Init_Advanced( 38400, (unsigned char)cfg[1], (unsigned char)cfg[2]); break;
L_easyavr_v7_ATMEGA32__uartInit_150:
0x098C	0x01F1    	MOVW       R30, R2
0x098E	0x9634    	ADIW       R30, 4
0x0990	0x9104    	LPM        R16, Z
0x0992	0x2F10    	MOV        R17, R16
0x0994	0x01F1    	MOVW       R30, R2
0x0996	0x9638    	ADIW       R30, 8
0x0998	0x9104    	LPM        R16, Z
0x099A	0xE0BC    	LDI        R27, 12
0x099C	0xB9B9    	OUT        UBRRL+0, R27
0x099E	0xE0B0    	LDI        R27, 0
0x09A0	0xBDB0    	OUT        UBRRH+0, R27
0x09A2	0x2E70    	MOV        R7, R16
0x09A4	0x2E61    	MOV        R6, R17
0x09A6	0xDCEB    	RCALL      _UART1_Init_Advanced+0
0x09A8	0xC07D    	RJMP       L_easyavr_v7_ATMEGA32__uartInit_146
;__ea_atmega32_uart.c,42 :: 		case 57600  : UART1_Init_Advanced( 57600, (unsigned char)cfg[1], (unsigned char)cfg[2]); break;
L_easyavr_v7_ATMEGA32__uartInit_151:
0x09AA	0x01F1    	MOVW       R30, R2
0x09AC	0x9634    	ADIW       R30, 4
0x09AE	0x9104    	LPM        R16, Z
0x09B0	0x2F10    	MOV        R17, R16
0x09B2	0x01F1    	MOVW       R30, R2
0x09B4	0x9638    	ADIW       R30, 8
0x09B6	0x9104    	LPM        R16, Z
0x09B8	0xB1BB    	IN         R27, U2X_bit+0
0x09BA	0x60B2    	SBR        R27, 2
0x09BC	0xB9BB    	OUT        U2X_bit+0, R27
0x09BE	0xE1B0    	LDI        R27, 16
0x09C0	0xB9B9    	OUT        UBRRL+0, R27
0x09C2	0xE0B0    	LDI        R27, 0
0x09C4	0xBDB0    	OUT        UBRRH+0, R27
0x09C6	0x2E70    	MOV        R7, R16
0x09C8	0x2E61    	MOV        R6, R17
0x09CA	0xDCD9    	RCALL      _UART1_Init_Advanced+0
0x09CC	0xC06B    	RJMP       L_easyavr_v7_ATMEGA32__uartInit_146
;__ea_atmega32_uart.c,43 :: 		case 115200 : UART1_Init_Advanced( 115200,(unsigned char)cfg[1], (unsigned char)cfg[2]); break;
L_easyavr_v7_ATMEGA32__uartInit_152:
0x09CE	0x01F1    	MOVW       R30, R2
0x09D0	0x9634    	ADIW       R30, 4
0x09D2	0x9104    	LPM        R16, Z
0x09D4	0x2F10    	MOV        R17, R16
0x09D6	0x01F1    	MOVW       R30, R2
0x09D8	0x9638    	ADIW       R30, 8
0x09DA	0x9104    	LPM        R16, Z
0x09DC	0xB1BB    	IN         R27, U2X_bit+0
0x09DE	0x60B2    	SBR        R27, 2
0x09E0	0xB9BB    	OUT        U2X_bit+0, R27
0x09E2	0xE0B8    	LDI        R27, 8
0x09E4	0xB9B9    	OUT        UBRRL+0, R27
0x09E6	0xE0B0    	LDI        R27, 0
0x09E8	0xBDB0    	OUT        UBRRH+0, R27
0x09EA	0x2E70    	MOV        R7, R16
0x09EC	0x2E61    	MOV        R6, R17
0x09EE	0xDCC7    	RCALL      _UART1_Init_Advanced+0
0x09F0	0xC059    	RJMP       L_easyavr_v7_ATMEGA32__uartInit_146
;__ea_atmega32_uart.c,44 :: 		default : return _MIKROBUS_ERR_UART;
L_easyavr_v7_ATMEGA32__uartInit_153:
0x09F2	0xE005    	LDI        R16, 5
0x09F4	0xC058    	RJMP       L_end__uartInit_1
;__ea_atmega32_uart.c,45 :: 		}
L_easyavr_v7_ATMEGA32__uartInit_145:
0x09F6	0x8148    	LDD        R20, Y+0
0x09F8	0x8159    	LDD        R21, Y+1
0x09FA	0x01FA    	MOVW       R30, R20
0x09FC	0x9105    	LPM        R16, Z+
0x09FE	0x9115    	LPM        R17, Z+
0x0A00	0x9125    	LPM        R18, Z+
0x0A02	0x9135    	LPM        R19, Z+
0x0A04	0x3030    	CPI        R19, 0
0x0A06	0xF429    	BRNE       L_easyavr_v7_ATMEGA32__uartInit_1231
0x0A08	0x3020    	CPI        R18, 0
0x0A0A	0xF419    	BRNE       L_easyavr_v7_ATMEGA32__uartInit_1231
0x0A0C	0x3112    	CPI        R17, 18
0x0A0E	0xF409    	BRNE       L_easyavr_v7_ATMEGA32__uartInit_1231
0x0A10	0x3C00    	CPI        R16, 192
L_easyavr_v7_ATMEGA32__uartInit_1231:
0x0A12	0xF409    	BRNE       L_easyavr_v7_ATMEGA32__uartInit_1232
0x0A14	0xCF8E    	RJMP       L_easyavr_v7_ATMEGA32__uartInit_147
L_easyavr_v7_ATMEGA32__uartInit_1232:
0x0A16	0x01FA    	MOVW       R30, R20
0x0A18	0x9105    	LPM        R16, Z+
0x0A1A	0x9115    	LPM        R17, Z+
0x0A1C	0x9125    	LPM        R18, Z+
0x0A1E	0x9135    	LPM        R19, Z+
0x0A20	0x3030    	CPI        R19, 0
0x0A22	0xF429    	BRNE       L_easyavr_v7_ATMEGA32__uartInit_1233
0x0A24	0x3020    	CPI        R18, 0
0x0A26	0xF419    	BRNE       L_easyavr_v7_ATMEGA32__uartInit_1233
0x0A28	0x3215    	CPI        R17, 37
0x0A2A	0xF409    	BRNE       L_easyavr_v7_ATMEGA32__uartInit_1233
0x0A2C	0x3800    	CPI        R16, 128
L_easyavr_v7_ATMEGA32__uartInit_1233:
0x0A2E	0xF409    	BRNE       L_easyavr_v7_ATMEGA32__uartInit_1234
0x0A30	0xCF8F    	RJMP       L_easyavr_v7_ATMEGA32__uartInit_148
L_easyavr_v7_ATMEGA32__uartInit_1234:
0x0A32	0x01FA    	MOVW       R30, R20
0x0A34	0x9105    	LPM        R16, Z+
0x0A36	0x9115    	LPM        R17, Z+
0x0A38	0x9125    	LPM        R18, Z+
0x0A3A	0x9135    	LPM        R19, Z+
0x0A3C	0x3030    	CPI        R19, 0
0x0A3E	0xF429    	BRNE       L_easyavr_v7_ATMEGA32__uartInit_1235
0x0A40	0x3020    	CPI        R18, 0
0x0A42	0xF419    	BRNE       L_easyavr_v7_ATMEGA32__uartInit_1235
0x0A44	0x341B    	CPI        R17, 75
0x0A46	0xF409    	BRNE       L_easyavr_v7_ATMEGA32__uartInit_1235
0x0A48	0x3000    	CPI        R16, 0
L_easyavr_v7_ATMEGA32__uartInit_1235:
0x0A4A	0xF409    	BRNE       L_easyavr_v7_ATMEGA32__uartInit_1236
0x0A4C	0xCF90    	RJMP       L_easyavr_v7_ATMEGA32__uartInit_149
L_easyavr_v7_ATMEGA32__uartInit_1236:
0x0A4E	0x01FA    	MOVW       R30, R20
0x0A50	0x9105    	LPM        R16, Z+
0x0A52	0x9115    	LPM        R17, Z+
0x0A54	0x9125    	LPM        R18, Z+
0x0A56	0x9135    	LPM        R19, Z+
0x0A58	0x3030    	CPI        R19, 0
0x0A5A	0xF429    	BRNE       L_easyavr_v7_ATMEGA32__uartInit_1237
0x0A5C	0x3020    	CPI        R18, 0
0x0A5E	0xF419    	BRNE       L_easyavr_v7_ATMEGA32__uartInit_1237
0x0A60	0x3916    	CPI        R17, 150
0x0A62	0xF409    	BRNE       L_easyavr_v7_ATMEGA32__uartInit_1237
0x0A64	0x3000    	CPI        R16, 0
L_easyavr_v7_ATMEGA32__uartInit_1237:
0x0A66	0xF409    	BRNE       L_easyavr_v7_ATMEGA32__uartInit_1238
0x0A68	0xCF91    	RJMP       L_easyavr_v7_ATMEGA32__uartInit_150
L_easyavr_v7_ATMEGA32__uartInit_1238:
0x0A6A	0x01FA    	MOVW       R30, R20
0x0A6C	0x9105    	LPM        R16, Z+
0x0A6E	0x9115    	LPM        R17, Z+
0x0A70	0x9125    	LPM        R18, Z+
0x0A72	0x9135    	LPM        R19, Z+
0x0A74	0x3030    	CPI        R19, 0
0x0A76	0xF429    	BRNE       L_easyavr_v7_ATMEGA32__uartInit_1239
0x0A78	0x3020    	CPI        R18, 0
0x0A7A	0xF419    	BRNE       L_easyavr_v7_ATMEGA32__uartInit_1239
0x0A7C	0x3E11    	CPI        R17, 225
0x0A7E	0xF409    	BRNE       L_easyavr_v7_ATMEGA32__uartInit_1239
0x0A80	0x3000    	CPI        R16, 0
L_easyavr_v7_ATMEGA32__uartInit_1239:
0x0A82	0xF409    	BRNE       L_easyavr_v7_ATMEGA32__uartInit_1240
0x0A84	0xCF92    	RJMP       L_easyavr_v7_ATMEGA32__uartInit_151
L_easyavr_v7_ATMEGA32__uartInit_1240:
0x0A86	0x01FA    	MOVW       R30, R20
0x0A88	0x9105    	LPM        R16, Z+
0x0A8A	0x9115    	LPM        R17, Z+
0x0A8C	0x9125    	LPM        R18, Z+
0x0A8E	0x9135    	LPM        R19, Z+
0x0A90	0x3030    	CPI        R19, 0
0x0A92	0xF429    	BRNE       L_easyavr_v7_ATMEGA32__uartInit_1241
0x0A94	0x3021    	CPI        R18, 1
0x0A96	0xF419    	BRNE       L_easyavr_v7_ATMEGA32__uartInit_1241
0x0A98	0x3C12    	CPI        R17, 194
0x0A9A	0xF409    	BRNE       L_easyavr_v7_ATMEGA32__uartInit_1241
0x0A9C	0x3000    	CPI        R16, 0
L_easyavr_v7_ATMEGA32__uartInit_1241:
0x0A9E	0xF409    	BRNE       L_easyavr_v7_ATMEGA32__uartInit_1242
0x0AA0	0xCF96    	RJMP       L_easyavr_v7_ATMEGA32__uartInit_152
L_easyavr_v7_ATMEGA32__uartInit_1242:
0x0AA2	0xCFA7    	RJMP       L_easyavr_v7_ATMEGA32__uartInit_153
L_easyavr_v7_ATMEGA32__uartInit_146:
;__ea_atmega32_uart.c,46 :: 		return 0;
0x0AA4	0xE000    	LDI        R16, 0
;__ea_atmega32_uart.c,47 :: 		}
L_end__uartInit_1:
0x0AA6	0x9621    	ADIW       R28, 1
0x0AA8	0xBFCD    	OUT        SPL+0, R28
0x0AAA	0xBFDE    	OUT        SPL+1, R29
0x0AAC	0x91DF    	POP        R29
0x0AAE	0x91CF    	POP        R28
0x0AB0	0x9508    	RET
; end of easyavr_v7_ATMEGA32__uartInit_1
_UART1_Init_Advanced:
;__Lib_UART_d01_ursel.c,44 :: 		
;__Lib_UART_d01_ursel.c,45 :: 		
0x037E	0xE0BE    	LDI        R27, lo_addr(_UART1_Write+0)
0x0380	0x009B93B0  	STS        _UART_Wr_Ptr+0, R27
0x0384	0xE0B2    	LDI        R27, hi_addr(_UART1_Write+0)
0x0386	0x009C93B0  	STS        _UART_Wr_Ptr+1, R27
;__Lib_UART_d01_ursel.c,46 :: 		
0x038A	0xEDBC    	LDI        R27, lo_addr(_UART1_Read+0)
0x038C	0x009D93B0  	STS        _UART_Rd_Ptr+0, R27
0x0390	0xE0B2    	LDI        R27, hi_addr(_UART1_Read+0)
0x0392	0x009E93B0  	STS        _UART_Rd_Ptr+1, R27
;__Lib_UART_d01_ursel.c,47 :: 		
0x0396	0xEDB7    	LDI        R27, lo_addr(_UART1_Data_Ready+0)
0x0398	0x009F93B0  	STS        _UART_Rdy_Ptr+0, R27
0x039C	0xE0B2    	LDI        R27, hi_addr(_UART1_Data_Ready+0)
0x039E	0x00A093B0  	STS        _UART_Rdy_Ptr+1, R27
;__Lib_UART_d01_ursel.c,48 :: 		
0x03A2	0xEDB2    	LDI        R27, lo_addr(_UART1_Tx_Idle+0)
0x03A4	0x00AA93B0  	STS        _UART_Tx_Idle_Ptr+0, R27
0x03A8	0xE0B2    	LDI        R27, hi_addr(_UART1_Tx_Idle+0)
0x03AA	0x00AB93B0  	STS        _UART_Tx_Idle_Ptr+1, R27
;__Lib_UART_d01_ursel.c,50 :: 		
0x03AE	0xB3B1    	IN         R27, DDRD+0
0x03B0	0x7FBE    	CBR        R27, 1
0x03B2	0xBBB1    	OUT        DDRD+0, R27
;__Lib_UART_d01_ursel.c,51 :: 		
0x03B4	0xB3B1    	IN         R27, DDRD+0
0x03B6	0x60B2    	SBR        R27, 2
0x03B8	0xBBB1    	OUT        DDRD+0, R27
;__Lib_UART_d01_ursel.c,54 :: 		
0x03BA	0x2D06    	MOV        R16, R6
0x03BC	0x2907    	OR         R16, R7
0x03BE	0x6806    	ORI        R16, 134
0x03C0	0xBD00    	OUT        UCSR0C+0, R16
;__Lib_UART_d01_ursel.c,55 :: 		
0x03C2	0xB10A    	IN         R16, UCSR0B+0
0x03C4	0x6108    	ORI        R16, 24
0x03C6	0xB90A    	OUT        UCSR0B+0, R16
;__Lib_UART_d01_ursel.c,56 :: 		
L_end_UART1_Init_Advanced:
0x03C8	0x9508    	RET
; end of _UART1_Init_Advanced
easyavr_v7_ATMEGA32__uartInit_2:
0x0AC0	0x93CF    	PUSH       R28
0x0AC2	0x93DF    	PUSH       R29
0x0AC4	0xB7CD    	IN         R28, SPL+0
0x0AC6	0xB7DE    	IN         R29, SPL+1
0x0AC8	0x9722    	SBIW       R28, 2
0x0ACA	0xBFCD    	OUT        SPL+0, R28
0x0ACC	0xBFDE    	OUT        SPL+1, R29
0x0ACE	0x9621    	ADIW       R28, 1
;__ea_atmega32_uart.c,49 :: 		static T_mikrobus_ret _uartInit_2(const uint32_t* cfg)
;__ea_atmega32_uart.c,51 :: 		switch( cfg[0] )
0x0AD0	0x0181    	MOVW       R16, R2
0x0AD2	0x8308    	STD        Y+0, R16
0x0AD4	0x8319    	STD        Y+1, R17
0x0AD6	0xC062    	RJMP       L_easyavr_v7_ATMEGA32__uartInit_254
;__ea_atmega32_uart.c,53 :: 		case 4800   : UART1_Init_Advanced( 4800,  (unsigned char)cfg[1], (unsigned char)cfg[2]); break;
L_easyavr_v7_ATMEGA32__uartInit_256:
0x0AD8	0x01F1    	MOVW       R30, R2
0x0ADA	0x9634    	ADIW       R30, 4
0x0ADC	0x9104    	LPM        R16, Z
0x0ADE	0x2F10    	MOV        R17, R16
0x0AE0	0x01F1    	MOVW       R30, R2
0x0AE2	0x9638    	ADIW       R30, 8
0x0AE4	0x9104    	LPM        R16, Z
0x0AE6	0xE6B7    	LDI        R27, 103
0x0AE8	0xB9B9    	OUT        UBRRL+0, R27
0x0AEA	0xE0B0    	LDI        R27, 0
0x0AEC	0xBDB0    	OUT        UBRRH+0, R27
0x0AEE	0x2E70    	MOV        R7, R16
0x0AF0	0x2E61    	MOV        R6, R17
0x0AF2	0xDC45    	RCALL      _UART1_Init_Advanced+0
0x0AF4	0xC0AA    	RJMP       L_easyavr_v7_ATMEGA32__uartInit_255
;__ea_atmega32_uart.c,54 :: 		case 9600   : UART1_Init_Advanced( 9600,  (unsigned char)cfg[1], (unsigned char)cfg[2]); break;
L_easyavr_v7_ATMEGA32__uartInit_257:
0x0AF6	0x01F1    	MOVW       R30, R2
0x0AF8	0x9634    	ADIW       R30, 4
0x0AFA	0x9104    	LPM        R16, Z
0x0AFC	0x2F10    	MOV        R17, R16
0x0AFE	0x01F1    	MOVW       R30, R2
0x0B00	0x9638    	ADIW       R30, 8
0x0B02	0x9104    	LPM        R16, Z
0x0B04	0xE3B3    	LDI        R27, 51
0x0B06	0xB9B9    	OUT        UBRRL+0, R27
0x0B08	0xE0B0    	LDI        R27, 0
0x0B0A	0xBDB0    	OUT        UBRRH+0, R27
0x0B0C	0x2E70    	MOV        R7, R16
0x0B0E	0x2E61    	MOV        R6, R17
0x0B10	0xDC36    	RCALL      _UART1_Init_Advanced+0
0x0B12	0xC09B    	RJMP       L_easyavr_v7_ATMEGA32__uartInit_255
;__ea_atmega32_uart.c,55 :: 		case 19200  : UART1_Init_Advanced( 19200, (unsigned char)cfg[1], (unsigned char)cfg[2]); break;
L_easyavr_v7_ATMEGA32__uartInit_258:
0x0B14	0x01F1    	MOVW       R30, R2
0x0B16	0x9634    	ADIW       R30, 4
0x0B18	0x9104    	LPM        R16, Z
0x0B1A	0x2F10    	MOV        R17, R16
0x0B1C	0x01F1    	MOVW       R30, R2
0x0B1E	0x9638    	ADIW       R30, 8
0x0B20	0x9104    	LPM        R16, Z
0x0B22	0xE1B9    	LDI        R27, 25
0x0B24	0xB9B9    	OUT        UBRRL+0, R27
0x0B26	0xE0B0    	LDI        R27, 0
0x0B28	0xBDB0    	OUT        UBRRH+0, R27
0x0B2A	0x2E70    	MOV        R7, R16
0x0B2C	0x2E61    	MOV        R6, R17
0x0B2E	0xDC27    	RCALL      _UART1_Init_Advanced+0
0x0B30	0xC08C    	RJMP       L_easyavr_v7_ATMEGA32__uartInit_255
;__ea_atmega32_uart.c,56 :: 		case 38400  : UART1_Init_Advanced( 38400, (unsigned char)cfg[1], (unsigned char)cfg[2]); break;
L_easyavr_v7_ATMEGA32__uartInit_259:
0x0B32	0x01F1    	MOVW       R30, R2
0x0B34	0x9634    	ADIW       R30, 4
0x0B36	0x9104    	LPM        R16, Z
0x0B38	0x2F10    	MOV        R17, R16
0x0B3A	0x01F1    	MOVW       R30, R2
0x0B3C	0x9638    	ADIW       R30, 8
0x0B3E	0x9104    	LPM        R16, Z
0x0B40	0xE0BC    	LDI        R27, 12
0x0B42	0xB9B9    	OUT        UBRRL+0, R27
0x0B44	0xE0B0    	LDI        R27, 0
0x0B46	0xBDB0    	OUT        UBRRH+0, R27
0x0B48	0x2E70    	MOV        R7, R16
0x0B4A	0x2E61    	MOV        R6, R17
0x0B4C	0xDC18    	RCALL      _UART1_Init_Advanced+0
0x0B4E	0xC07D    	RJMP       L_easyavr_v7_ATMEGA32__uartInit_255
;__ea_atmega32_uart.c,57 :: 		case 57600  : UART1_Init_Advanced( 57600, (unsigned char)cfg[1], (unsigned char)cfg[2]); break;
L_easyavr_v7_ATMEGA32__uartInit_260:
0x0B50	0x01F1    	MOVW       R30, R2
0x0B52	0x9634    	ADIW       R30, 4
0x0B54	0x9104    	LPM        R16, Z
0x0B56	0x2F10    	MOV        R17, R16
0x0B58	0x01F1    	MOVW       R30, R2
0x0B5A	0x9638    	ADIW       R30, 8
0x0B5C	0x9104    	LPM        R16, Z
0x0B5E	0xB1BB    	IN         R27, U2X_bit+0
0x0B60	0x60B2    	SBR        R27, 2
0x0B62	0xB9BB    	OUT        U2X_bit+0, R27
0x0B64	0xE1B0    	LDI        R27, 16
0x0B66	0xB9B9    	OUT        UBRRL+0, R27
0x0B68	0xE0B0    	LDI        R27, 0
0x0B6A	0xBDB0    	OUT        UBRRH+0, R27
0x0B6C	0x2E70    	MOV        R7, R16
0x0B6E	0x2E61    	MOV        R6, R17
0x0B70	0xDC06    	RCALL      _UART1_Init_Advanced+0
0x0B72	0xC06B    	RJMP       L_easyavr_v7_ATMEGA32__uartInit_255
;__ea_atmega32_uart.c,58 :: 		case 115200 : UART1_Init_Advanced( 115200,(unsigned char)cfg[1], (unsigned char)cfg[2]); break;
L_easyavr_v7_ATMEGA32__uartInit_261:
0x0B74	0x01F1    	MOVW       R30, R2
0x0B76	0x9634    	ADIW       R30, 4
0x0B78	0x9104    	LPM        R16, Z
0x0B7A	0x2F10    	MOV        R17, R16
0x0B7C	0x01F1    	MOVW       R30, R2
0x0B7E	0x9638    	ADIW       R30, 8
0x0B80	0x9104    	LPM        R16, Z
0x0B82	0xB1BB    	IN         R27, U2X_bit+0
0x0B84	0x60B2    	SBR        R27, 2
0x0B86	0xB9BB    	OUT        U2X_bit+0, R27
0x0B88	0xE0B8    	LDI        R27, 8
0x0B8A	0xB9B9    	OUT        UBRRL+0, R27
0x0B8C	0xE0B0    	LDI        R27, 0
0x0B8E	0xBDB0    	OUT        UBRRH+0, R27
0x0B90	0x2E70    	MOV        R7, R16
0x0B92	0x2E61    	MOV        R6, R17
0x0B94	0xDBF4    	RCALL      _UART1_Init_Advanced+0
0x0B96	0xC059    	RJMP       L_easyavr_v7_ATMEGA32__uartInit_255
;__ea_atmega32_uart.c,59 :: 		default : return _MIKROBUS_ERR_UART;
L_easyavr_v7_ATMEGA32__uartInit_262:
0x0B98	0xE005    	LDI        R16, 5
0x0B9A	0xC058    	RJMP       L_end__uartInit_2
;__ea_atmega32_uart.c,60 :: 		}
L_easyavr_v7_ATMEGA32__uartInit_254:
0x0B9C	0x8148    	LDD        R20, Y+0
0x0B9E	0x8159    	LDD        R21, Y+1
0x0BA0	0x01FA    	MOVW       R30, R20
0x0BA2	0x9105    	LPM        R16, Z+
0x0BA4	0x9115    	LPM        R17, Z+
0x0BA6	0x9125    	LPM        R18, Z+
0x0BA8	0x9135    	LPM        R19, Z+
0x0BAA	0x3030    	CPI        R19, 0
0x0BAC	0xF429    	BRNE       L_easyavr_v7_ATMEGA32__uartInit_2244
0x0BAE	0x3020    	CPI        R18, 0
0x0BB0	0xF419    	BRNE       L_easyavr_v7_ATMEGA32__uartInit_2244
0x0BB2	0x3112    	CPI        R17, 18
0x0BB4	0xF409    	BRNE       L_easyavr_v7_ATMEGA32__uartInit_2244
0x0BB6	0x3C00    	CPI        R16, 192
L_easyavr_v7_ATMEGA32__uartInit_2244:
0x0BB8	0xF409    	BRNE       L_easyavr_v7_ATMEGA32__uartInit_2245
0x0BBA	0xCF8E    	RJMP       L_easyavr_v7_ATMEGA32__uartInit_256
L_easyavr_v7_ATMEGA32__uartInit_2245:
0x0BBC	0x01FA    	MOVW       R30, R20
0x0BBE	0x9105    	LPM        R16, Z+
0x0BC0	0x9115    	LPM        R17, Z+
0x0BC2	0x9125    	LPM        R18, Z+
0x0BC4	0x9135    	LPM        R19, Z+
0x0BC6	0x3030    	CPI        R19, 0
0x0BC8	0xF429    	BRNE       L_easyavr_v7_ATMEGA32__uartInit_2246
0x0BCA	0x3020    	CPI        R18, 0
0x0BCC	0xF419    	BRNE       L_easyavr_v7_ATMEGA32__uartInit_2246
0x0BCE	0x3215    	CPI        R17, 37
0x0BD0	0xF409    	BRNE       L_easyavr_v7_ATMEGA32__uartInit_2246
0x0BD2	0x3800    	CPI        R16, 128
L_easyavr_v7_ATMEGA32__uartInit_2246:
0x0BD4	0xF409    	BRNE       L_easyavr_v7_ATMEGA32__uartInit_2247
0x0BD6	0xCF8F    	RJMP       L_easyavr_v7_ATMEGA32__uartInit_257
L_easyavr_v7_ATMEGA32__uartInit_2247:
0x0BD8	0x01FA    	MOVW       R30, R20
0x0BDA	0x9105    	LPM        R16, Z+
0x0BDC	0x9115    	LPM        R17, Z+
0x0BDE	0x9125    	LPM        R18, Z+
0x0BE0	0x9135    	LPM        R19, Z+
0x0BE2	0x3030    	CPI        R19, 0
0x0BE4	0xF429    	BRNE       L_easyavr_v7_ATMEGA32__uartInit_2248
0x0BE6	0x3020    	CPI        R18, 0
0x0BE8	0xF419    	BRNE       L_easyavr_v7_ATMEGA32__uartInit_2248
0x0BEA	0x341B    	CPI        R17, 75
0x0BEC	0xF409    	BRNE       L_easyavr_v7_ATMEGA32__uartInit_2248
0x0BEE	0x3000    	CPI        R16, 0
L_easyavr_v7_ATMEGA32__uartInit_2248:
0x0BF0	0xF409    	BRNE       L_easyavr_v7_ATMEGA32__uartInit_2249
0x0BF2	0xCF90    	RJMP       L_easyavr_v7_ATMEGA32__uartInit_258
L_easyavr_v7_ATMEGA32__uartInit_2249:
0x0BF4	0x01FA    	MOVW       R30, R20
0x0BF6	0x9105    	LPM        R16, Z+
0x0BF8	0x9115    	LPM        R17, Z+
0x0BFA	0x9125    	LPM        R18, Z+
0x0BFC	0x9135    	LPM        R19, Z+
0x0BFE	0x3030    	CPI        R19, 0
0x0C00	0xF429    	BRNE       L_easyavr_v7_ATMEGA32__uartInit_2250
0x0C02	0x3020    	CPI        R18, 0
0x0C04	0xF419    	BRNE       L_easyavr_v7_ATMEGA32__uartInit_2250
0x0C06	0x3916    	CPI        R17, 150
0x0C08	0xF409    	BRNE       L_easyavr_v7_ATMEGA32__uartInit_2250
0x0C0A	0x3000    	CPI        R16, 0
L_easyavr_v7_ATMEGA32__uartInit_2250:
0x0C0C	0xF409    	BRNE       L_easyavr_v7_ATMEGA32__uartInit_2251
0x0C0E	0xCF91    	RJMP       L_easyavr_v7_ATMEGA32__uartInit_259
L_easyavr_v7_ATMEGA32__uartInit_2251:
0x0C10	0x01FA    	MOVW       R30, R20
0x0C12	0x9105    	LPM        R16, Z+
0x0C14	0x9115    	LPM        R17, Z+
0x0C16	0x9125    	LPM        R18, Z+
0x0C18	0x9135    	LPM        R19, Z+
0x0C1A	0x3030    	CPI        R19, 0
0x0C1C	0xF429    	BRNE       L_easyavr_v7_ATMEGA32__uartInit_2252
0x0C1E	0x3020    	CPI        R18, 0
0x0C20	0xF419    	BRNE       L_easyavr_v7_ATMEGA32__uartInit_2252
0x0C22	0x3E11    	CPI        R17, 225
0x0C24	0xF409    	BRNE       L_easyavr_v7_ATMEGA32__uartInit_2252
0x0C26	0x3000    	CPI        R16, 0
L_easyavr_v7_ATMEGA32__uartInit_2252:
0x0C28	0xF409    	BRNE       L_easyavr_v7_ATMEGA32__uartInit_2253
0x0C2A	0xCF92    	RJMP       L_easyavr_v7_ATMEGA32__uartInit_260
L_easyavr_v7_ATMEGA32__uartInit_2253:
0x0C2C	0x01FA    	MOVW       R30, R20
0x0C2E	0x9105    	LPM        R16, Z+
0x0C30	0x9115    	LPM        R17, Z+
0x0C32	0x9125    	LPM        R18, Z+
0x0C34	0x9135    	LPM        R19, Z+
0x0C36	0x3030    	CPI        R19, 0
0x0C38	0xF429    	BRNE       L_easyavr_v7_ATMEGA32__uartInit_2254
0x0C3A	0x3021    	CPI        R18, 1
0x0C3C	0xF419    	BRNE       L_easyavr_v7_ATMEGA32__uartInit_2254
0x0C3E	0x3C12    	CPI        R17, 194
0x0C40	0xF409    	BRNE       L_easyavr_v7_ATMEGA32__uartInit_2254
0x0C42	0x3000    	CPI        R16, 0
L_easyavr_v7_ATMEGA32__uartInit_2254:
0x0C44	0xF409    	BRNE       L_easyavr_v7_ATMEGA32__uartInit_2255
0x0C46	0xCF96    	RJMP       L_easyavr_v7_ATMEGA32__uartInit_261
L_easyavr_v7_ATMEGA32__uartInit_2255:
0x0C48	0xCFA7    	RJMP       L_easyavr_v7_ATMEGA32__uartInit_262
L_easyavr_v7_ATMEGA32__uartInit_255:
;__ea_atmega32_uart.c,61 :: 		return 0;
0x0C4A	0xE000    	LDI        R16, 0
;__ea_atmega32_uart.c,62 :: 		}
L_end__uartInit_2:
0x0C4C	0x9621    	ADIW       R28, 1
0x0C4E	0xBFCD    	OUT        SPL+0, R28
0x0C50	0xBFDE    	OUT        SPL+1, R29
0x0C52	0x91DF    	POP        R29
0x0C54	0x91CF    	POP        R28
0x0C56	0x9508    	RET
; end of easyavr_v7_ATMEGA32__uartInit_2
easyavr_v7_ATMEGA32__uartInit_3:
;__ea_atmega32_uart.c,64 :: 		static T_mikrobus_ret _uartInit_3(const uint32_t* cfg)
;__ea_atmega32_uart.c,66 :: 		return _MIKROBUS_ERR_UART;
0x0ABC	0xE005    	LDI        R16, 5
;__ea_atmega32_uart.c,67 :: 		}
L_end__uartInit_3:
0x0ABE	0x9508    	RET
; end of easyavr_v7_ATMEGA32__uartInit_3
_mikrobus_logInit:
;easyavr_v7_ATMEGA32.c,283 :: 		T_mikrobus_ret mikrobus_logInit(T_log_bus port, const uint32_t baud)
;easyavr_v7_ATMEGA32.c,285 :: 		switch( port )
0x0D74	0x922F    	PUSH       R2
0x0D76	0x923F    	PUSH       R3
0x0D78	0x924F    	PUSH       R4
0x0D7A	0x925F    	PUSH       R5
0x0D7C	0x926F    	PUSH       R6
0x0D7E	0xC01A    	RJMP       L_mikrobus_logInit102
;easyavr_v7_ATMEGA32.c,288 :: 		case _MIKROBUS1 : return _log_init1( baud );
L_mikrobus_logInit104:
0x0D80	0x2C23    	MOV        R2, R3
0x0D82	0x2C34    	MOV        R3, R4
0x0D84	0x2C45    	MOV        R4, R5
0x0D86	0x2C56    	MOV        R5, R6
0x0D88	0xDC9D    	RCALL      easyavr_v7_ATMEGA32__log_init1+0
0x0D8A	0xC021    	RJMP       L_end_mikrobus_logInit
;easyavr_v7_ATMEGA32.c,291 :: 		case _MIKROBUS2: return _log_init2( baud );
L_mikrobus_logInit105:
0x0D8C	0x2C23    	MOV        R2, R3
0x0D8E	0x2C34    	MOV        R3, R4
0x0D90	0x2C45    	MOV        R4, R5
0x0D92	0x2C56    	MOV        R5, R6
0x0D94	0xDC15    	RCALL      easyavr_v7_ATMEGA32__log_init2+0
0x0D96	0xC01B    	RJMP       L_end_mikrobus_logInit
;easyavr_v7_ATMEGA32.c,294 :: 		case _MIKROBUS3: return _log_init3( baud );
L_mikrobus_logInit106:
0x0D98	0x2C23    	MOV        R2, R3
0x0D9A	0x2C34    	MOV        R3, R4
0x0D9C	0x2C45    	MOV        R4, R5
0x0D9E	0x2C56    	MOV        R5, R6
0x0DA0	0xDC0D    	RCALL      easyavr_v7_ATMEGA32__log_init3+0
0x0DA2	0xC015    	RJMP       L_end_mikrobus_logInit
;easyavr_v7_ATMEGA32.c,306 :: 		case _LOG_USBUART : return _log_initUart( baud );
L_mikrobus_logInit107:
0x0DA4	0x2C23    	MOV        R2, R3
0x0DA6	0x2C34    	MOV        R3, R4
0x0DA8	0x2C45    	MOV        R4, R5
0x0DAA	0x2C56    	MOV        R5, R6
0x0DAC	0xDD0D    	RCALL      easyavr_v7_ATMEGA32__log_initUart+0
0x0DAE	0xC00F    	RJMP       L_end_mikrobus_logInit
;easyavr_v7_ATMEGA32.c,314 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_logInit108:
0x0DB0	0xE001    	LDI        R16, 1
0x0DB2	0xC00D    	RJMP       L_end_mikrobus_logInit
;easyavr_v7_ATMEGA32.c,315 :: 		}
L_mikrobus_logInit102:
0x0DB4	0xE0B0    	LDI        R27, 0
0x0DB6	0x162B    	CP         R2, R27
0x0DB8	0xF319    	BREQ       L_mikrobus_logInit104
L__mikrobus_logInit307:
0x0DBA	0xE0B1    	LDI        R27, 1
0x0DBC	0x162B    	CP         R2, R27
0x0DBE	0xF331    	BREQ       L_mikrobus_logInit105
L__mikrobus_logInit308:
0x0DC0	0xE0B2    	LDI        R27, 2
0x0DC2	0x162B    	CP         R2, R27
0x0DC4	0xF349    	BREQ       L_mikrobus_logInit106
L__mikrobus_logInit309:
0x0DC6	0xE1B0    	LDI        R27, 16
0x0DC8	0x162B    	CP         R2, R27
0x0DCA	0xF361    	BREQ       L_mikrobus_logInit107
L__mikrobus_logInit310:
0x0DCC	0xCFF1    	RJMP       L_mikrobus_logInit108
;easyavr_v7_ATMEGA32.c,317 :: 		}
L_end_mikrobus_logInit:
0x0DCE	0x906F    	POP        R6
0x0DD0	0x905F    	POP        R5
0x0DD2	0x904F    	POP        R4
0x0DD4	0x903F    	POP        R3
0x0DD6	0x902F    	POP        R2
0x0DD8	0x9508    	RET
; end of _mikrobus_logInit
easyavr_v7_ATMEGA32__log_init1:
;__ea_atmega32_log.c,23 :: 		static T_mikrobus_ret _log_init1(uint32_t baud)
;__ea_atmega32_log.c,25 :: 		switch( baud )
0x06C4	0xC02B    	RJMP       L_easyavr_v7_ATMEGA32__log_init163
;__ea_atmega32_log.c,27 :: 		case 4800   : UART1_Init(4800);   break;
L_easyavr_v7_ATMEGA32__log_init165:
0x06C6	0xE6B7    	LDI        R27, 103
0x06C8	0xB9B9    	OUT        UBRRL+0, R27
0x06CA	0xE0B0    	LDI        R27, 0
0x06CC	0xBDB0    	OUT        UBRRH+0, R27
0x06CE	0xDE7D    	RCALL      _UART1_Init+0
0x06D0	0xC073    	RJMP       L_easyavr_v7_ATMEGA32__log_init164
;__ea_atmega32_log.c,28 :: 		case 9600   : UART1_Init(9600);   break;
L_easyavr_v7_ATMEGA32__log_init166:
0x06D2	0xE3B3    	LDI        R27, 51
0x06D4	0xB9B9    	OUT        UBRRL+0, R27
0x06D6	0xE0B0    	LDI        R27, 0
0x06D8	0xBDB0    	OUT        UBRRH+0, R27
0x06DA	0xDE77    	RCALL      _UART1_Init+0
0x06DC	0xC06D    	RJMP       L_easyavr_v7_ATMEGA32__log_init164
;__ea_atmega32_log.c,29 :: 		case 19200  : UART1_Init(19200);  break;
L_easyavr_v7_ATMEGA32__log_init167:
0x06DE	0xE1B9    	LDI        R27, 25
0x06E0	0xB9B9    	OUT        UBRRL+0, R27
0x06E2	0xE0B0    	LDI        R27, 0
0x06E4	0xBDB0    	OUT        UBRRH+0, R27
0x06E6	0xDE71    	RCALL      _UART1_Init+0
0x06E8	0xC067    	RJMP       L_easyavr_v7_ATMEGA32__log_init164
;__ea_atmega32_log.c,30 :: 		case 38400  : UART1_Init(38400);  break;
L_easyavr_v7_ATMEGA32__log_init168:
0x06EA	0xE0BC    	LDI        R27, 12
0x06EC	0xB9B9    	OUT        UBRRL+0, R27
0x06EE	0xE0B0    	LDI        R27, 0
0x06F0	0xBDB0    	OUT        UBRRH+0, R27
0x06F2	0xDE6B    	RCALL      _UART1_Init+0
0x06F4	0xC061    	RJMP       L_easyavr_v7_ATMEGA32__log_init164
;__ea_atmega32_log.c,31 :: 		case 57600  : UART1_Init(57600);  break;
L_easyavr_v7_ATMEGA32__log_init169:
0x06F6	0xB1BB    	IN         R27, U2X_bit+0
0x06F8	0x60B2    	SBR        R27, 2
0x06FA	0xB9BB    	OUT        U2X_bit+0, R27
0x06FC	0xE1B0    	LDI        R27, 16
0x06FE	0xB9B9    	OUT        UBRRL+0, R27
0x0700	0xE0B0    	LDI        R27, 0
0x0702	0xBDB0    	OUT        UBRRH+0, R27
0x0704	0xDE62    	RCALL      _UART1_Init+0
0x0706	0xC058    	RJMP       L_easyavr_v7_ATMEGA32__log_init164
;__ea_atmega32_log.c,32 :: 		case 115200 : UART1_Init(115200); break;
L_easyavr_v7_ATMEGA32__log_init170:
0x0708	0xB1BB    	IN         R27, U2X_bit+0
0x070A	0x60B2    	SBR        R27, 2
0x070C	0xB9BB    	OUT        U2X_bit+0, R27
0x070E	0xE0B8    	LDI        R27, 8
0x0710	0xB9B9    	OUT        UBRRL+0, R27
0x0712	0xE0B0    	LDI        R27, 0
0x0714	0xBDB0    	OUT        UBRRH+0, R27
0x0716	0xDE59    	RCALL      _UART1_Init+0
0x0718	0xC04F    	RJMP       L_easyavr_v7_ATMEGA32__log_init164
;__ea_atmega32_log.c,33 :: 		default     : _MIKROBUS_ERR_LOG;
L_easyavr_v7_ATMEGA32__log_init171:
;__ea_atmega32_log.c,34 :: 		}
0x071A	0xC04E    	RJMP       L_easyavr_v7_ATMEGA32__log_init164
L_easyavr_v7_ATMEGA32__log_init163:
0x071C	0xE0B0    	LDI        R27, 0
0x071E	0x165B    	CP         R5, R27
0x0720	0xF441    	BRNE       L_easyavr_v7_ATMEGA32__log_init1259
0x0722	0xE0B0    	LDI        R27, 0
0x0724	0x164B    	CP         R4, R27
0x0726	0xF429    	BRNE       L_easyavr_v7_ATMEGA32__log_init1259
0x0728	0xE1B2    	LDI        R27, 18
0x072A	0x163B    	CP         R3, R27
0x072C	0xF411    	BRNE       L_easyavr_v7_ATMEGA32__log_init1259
0x072E	0xECB0    	LDI        R27, 192
0x0730	0x162B    	CP         R2, R27
L_easyavr_v7_ATMEGA32__log_init1259:
0x0732	0xF249    	BREQ       L_easyavr_v7_ATMEGA32__log_init165
L_easyavr_v7_ATMEGA32__log_init1260:
0x0734	0xE0B0    	LDI        R27, 0
0x0736	0x165B    	CP         R5, R27
0x0738	0xF441    	BRNE       L_easyavr_v7_ATMEGA32__log_init1261
0x073A	0xE0B0    	LDI        R27, 0
0x073C	0x164B    	CP         R4, R27
0x073E	0xF429    	BRNE       L_easyavr_v7_ATMEGA32__log_init1261
0x0740	0xE2B5    	LDI        R27, 37
0x0742	0x163B    	CP         R3, R27
0x0744	0xF411    	BRNE       L_easyavr_v7_ATMEGA32__log_init1261
0x0746	0xE8B0    	LDI        R27, 128
0x0748	0x162B    	CP         R2, R27
L_easyavr_v7_ATMEGA32__log_init1261:
0x074A	0xF409    	BRNE       L_easyavr_v7_ATMEGA32__log_init1262
0x074C	0xCFC2    	RJMP       L_easyavr_v7_ATMEGA32__log_init166
L_easyavr_v7_ATMEGA32__log_init1262:
0x074E	0xE0B0    	LDI        R27, 0
0x0750	0x165B    	CP         R5, R27
0x0752	0xF441    	BRNE       L_easyavr_v7_ATMEGA32__log_init1263
0x0754	0xE0B0    	LDI        R27, 0
0x0756	0x164B    	CP         R4, R27
0x0758	0xF429    	BRNE       L_easyavr_v7_ATMEGA32__log_init1263
0x075A	0xE4BB    	LDI        R27, 75
0x075C	0x163B    	CP         R3, R27
0x075E	0xF411    	BRNE       L_easyavr_v7_ATMEGA32__log_init1263
0x0760	0xE0B0    	LDI        R27, 0
0x0762	0x162B    	CP         R2, R27
L_easyavr_v7_ATMEGA32__log_init1263:
0x0764	0xF409    	BRNE       L_easyavr_v7_ATMEGA32__log_init1264
0x0766	0xCFBB    	RJMP       L_easyavr_v7_ATMEGA32__log_init167
L_easyavr_v7_ATMEGA32__log_init1264:
0x0768	0xE0B0    	LDI        R27, 0
0x076A	0x165B    	CP         R5, R27
0x076C	0xF441    	BRNE       L_easyavr_v7_ATMEGA32__log_init1265
0x076E	0xE0B0    	LDI        R27, 0
0x0770	0x164B    	CP         R4, R27
0x0772	0xF429    	BRNE       L_easyavr_v7_ATMEGA32__log_init1265
0x0774	0xE9B6    	LDI        R27, 150
0x0776	0x163B    	CP         R3, R27
0x0778	0xF411    	BRNE       L_easyavr_v7_ATMEGA32__log_init1265
0x077A	0xE0B0    	LDI        R27, 0
0x077C	0x162B    	CP         R2, R27
L_easyavr_v7_ATMEGA32__log_init1265:
0x077E	0xF409    	BRNE       L_easyavr_v7_ATMEGA32__log_init1266
0x0780	0xCFB4    	RJMP       L_easyavr_v7_ATMEGA32__log_init168
L_easyavr_v7_ATMEGA32__log_init1266:
0x0782	0xE0B0    	LDI        R27, 0
0x0784	0x165B    	CP         R5, R27
0x0786	0xF441    	BRNE       L_easyavr_v7_ATMEGA32__log_init1267
0x0788	0xE0B0    	LDI        R27, 0
0x078A	0x164B    	CP         R4, R27
0x078C	0xF429    	BRNE       L_easyavr_v7_ATMEGA32__log_init1267
0x078E	0xEEB1    	LDI        R27, 225
0x0790	0x163B    	CP         R3, R27
0x0792	0xF411    	BRNE       L_easyavr_v7_ATMEGA32__log_init1267
0x0794	0xE0B0    	LDI        R27, 0
0x0796	0x162B    	CP         R2, R27
L_easyavr_v7_ATMEGA32__log_init1267:
0x0798	0xF409    	BRNE       L_easyavr_v7_ATMEGA32__log_init1268
0x079A	0xCFAD    	RJMP       L_easyavr_v7_ATMEGA32__log_init169
L_easyavr_v7_ATMEGA32__log_init1268:
0x079C	0xE0B0    	LDI        R27, 0
0x079E	0x165B    	CP         R5, R27
0x07A0	0xF441    	BRNE       L_easyavr_v7_ATMEGA32__log_init1269
0x07A2	0xE0B1    	LDI        R27, 1
0x07A4	0x164B    	CP         R4, R27
0x07A6	0xF429    	BRNE       L_easyavr_v7_ATMEGA32__log_init1269
0x07A8	0xECB2    	LDI        R27, 194
0x07AA	0x163B    	CP         R3, R27
0x07AC	0xF411    	BRNE       L_easyavr_v7_ATMEGA32__log_init1269
0x07AE	0xE0B0    	LDI        R27, 0
0x07B0	0x162B    	CP         R2, R27
L_easyavr_v7_ATMEGA32__log_init1269:
0x07B2	0xF409    	BRNE       L_easyavr_v7_ATMEGA32__log_init1270
0x07B4	0xCFA9    	RJMP       L_easyavr_v7_ATMEGA32__log_init170
L_easyavr_v7_ATMEGA32__log_init1270:
0x07B6	0xCFB1    	RJMP       L_easyavr_v7_ATMEGA32__log_init171
L_easyavr_v7_ATMEGA32__log_init164:
;__ea_atmega32_log.c,35 :: 		logger = UART1_Write;
0x07B8	0xE0BE    	LDI        R27, lo_addr(_UART1_Write+0)
0x07BA	0x00A193B0  	STS        _logger+0, R27
0x07BE	0xE0B2    	LDI        R27, hi_addr(_UART1_Write+0)
0x07C0	0x00A293B0  	STS        _logger+1, R27
;__ea_atmega32_log.c,36 :: 		return 0;
0x07C4	0xE000    	LDI        R16, 0
;__ea_atmega32_log.c,37 :: 		}
L_end__log_init1:
0x07C6	0x9508    	RET
; end of easyavr_v7_ATMEGA32__log_init1
_UART1_Init:
;__Lib_UART_d01_ursel.c,31 :: 		
;__Lib_UART_d01_ursel.c,32 :: 		
0x03CA	0xE0BE    	LDI        R27, lo_addr(_UART1_Write+0)
0x03CC	0x009B93B0  	STS        _UART_Wr_Ptr+0, R27
0x03D0	0xE0B2    	LDI        R27, hi_addr(_UART1_Write+0)
0x03D2	0x009C93B0  	STS        _UART_Wr_Ptr+1, R27
;__Lib_UART_d01_ursel.c,33 :: 		
0x03D6	0xEDBC    	LDI        R27, lo_addr(_UART1_Read+0)
0x03D8	0x009D93B0  	STS        _UART_Rd_Ptr+0, R27
0x03DC	0xE0B2    	LDI        R27, hi_addr(_UART1_Read+0)
0x03DE	0x009E93B0  	STS        _UART_Rd_Ptr+1, R27
;__Lib_UART_d01_ursel.c,34 :: 		
0x03E2	0xEDB7    	LDI        R27, lo_addr(_UART1_Data_Ready+0)
0x03E4	0x009F93B0  	STS        _UART_Rdy_Ptr+0, R27
0x03E8	0xE0B2    	LDI        R27, hi_addr(_UART1_Data_Ready+0)
0x03EA	0x00A093B0  	STS        _UART_Rdy_Ptr+1, R27
;__Lib_UART_d01_ursel.c,35 :: 		
0x03EE	0xEDB2    	LDI        R27, lo_addr(_UART1_Tx_Idle+0)
0x03F0	0x00AA93B0  	STS        _UART_Tx_Idle_Ptr+0, R27
0x03F4	0xE0B2    	LDI        R27, hi_addr(_UART1_Tx_Idle+0)
0x03F6	0x00AB93B0  	STS        _UART_Tx_Idle_Ptr+1, R27
;__Lib_UART_d01_ursel.c,37 :: 		
0x03FA	0xB3B1    	IN         R27, DDRD+0
0x03FC	0x7FBE    	CBR        R27, 1
0x03FE	0xBBB1    	OUT        DDRD+0, R27
;__Lib_UART_d01_ursel.c,38 :: 		
0x0400	0xB3B1    	IN         R27, DDRD+0
0x0402	0x60B2    	SBR        R27, 2
0x0404	0xBBB1    	OUT        DDRD+0, R27
;__Lib_UART_d01_ursel.c,40 :: 		
0x0406	0xB10A    	IN         R16, UCSR0B+0
0x0408	0x6108    	ORI        R16, 24
0x040A	0xB90A    	OUT        UCSR0B+0, R16
;__Lib_UART_d01_ursel.c,41 :: 		
0x040C	0xE8B6    	LDI        R27, 134
0x040E	0xBDB0    	OUT        UCSR0C+0, R27
;__Lib_UART_d01_ursel.c,42 :: 		
L_end_UART1_Init:
0x0410	0x9508    	RET
; end of _UART1_Init
easyavr_v7_ATMEGA32__log_init2:
;__ea_atmega32_log.c,39 :: 		static T_mikrobus_ret _log_init2(uint32_t baud)
;__ea_atmega32_log.c,41 :: 		switch( baud )
0x05C0	0xC02B    	RJMP       L_easyavr_v7_ATMEGA32__log_init272
;__ea_atmega32_log.c,43 :: 		case 4800   : UART1_Init(4800);   break;
L_easyavr_v7_ATMEGA32__log_init274:
0x05C2	0xE6B7    	LDI        R27, 103
0x05C4	0xB9B9    	OUT        UBRRL+0, R27
0x05C6	0xE0B0    	LDI        R27, 0
0x05C8	0xBDB0    	OUT        UBRRH+0, R27
0x05CA	0xDEFF    	RCALL      _UART1_Init+0
0x05CC	0xC073    	RJMP       L_easyavr_v7_ATMEGA32__log_init273
;__ea_atmega32_log.c,44 :: 		case 9600   : UART1_Init(9600);   break;
L_easyavr_v7_ATMEGA32__log_init275:
0x05CE	0xE3B3    	LDI        R27, 51
0x05D0	0xB9B9    	OUT        UBRRL+0, R27
0x05D2	0xE0B0    	LDI        R27, 0
0x05D4	0xBDB0    	OUT        UBRRH+0, R27
0x05D6	0xDEF9    	RCALL      _UART1_Init+0
0x05D8	0xC06D    	RJMP       L_easyavr_v7_ATMEGA32__log_init273
;__ea_atmega32_log.c,45 :: 		case 19200  : UART1_Init(19200);  break;
L_easyavr_v7_ATMEGA32__log_init276:
0x05DA	0xE1B9    	LDI        R27, 25
0x05DC	0xB9B9    	OUT        UBRRL+0, R27
0x05DE	0xE0B0    	LDI        R27, 0
0x05E0	0xBDB0    	OUT        UBRRH+0, R27
0x05E2	0xDEF3    	RCALL      _UART1_Init+0
0x05E4	0xC067    	RJMP       L_easyavr_v7_ATMEGA32__log_init273
;__ea_atmega32_log.c,46 :: 		case 38400  : UART1_Init(38400);  break;
L_easyavr_v7_ATMEGA32__log_init277:
0x05E6	0xE0BC    	LDI        R27, 12
0x05E8	0xB9B9    	OUT        UBRRL+0, R27
0x05EA	0xE0B0    	LDI        R27, 0
0x05EC	0xBDB0    	OUT        UBRRH+0, R27
0x05EE	0xDEED    	RCALL      _UART1_Init+0
0x05F0	0xC061    	RJMP       L_easyavr_v7_ATMEGA32__log_init273
;__ea_atmega32_log.c,47 :: 		case 57600  : UART1_Init(57600);  break;
L_easyavr_v7_ATMEGA32__log_init278:
0x05F2	0xB1BB    	IN         R27, U2X_bit+0
0x05F4	0x60B2    	SBR        R27, 2
0x05F6	0xB9BB    	OUT        U2X_bit+0, R27
0x05F8	0xE1B0    	LDI        R27, 16
0x05FA	0xB9B9    	OUT        UBRRL+0, R27
0x05FC	0xE0B0    	LDI        R27, 0
0x05FE	0xBDB0    	OUT        UBRRH+0, R27
0x0600	0xDEE4    	RCALL      _UART1_Init+0
0x0602	0xC058    	RJMP       L_easyavr_v7_ATMEGA32__log_init273
;__ea_atmega32_log.c,48 :: 		case 115200 : UART1_Init(115200); break;
L_easyavr_v7_ATMEGA32__log_init279:
0x0604	0xB1BB    	IN         R27, U2X_bit+0
0x0606	0x60B2    	SBR        R27, 2
0x0608	0xB9BB    	OUT        U2X_bit+0, R27
0x060A	0xE0B8    	LDI        R27, 8
0x060C	0xB9B9    	OUT        UBRRL+0, R27
0x060E	0xE0B0    	LDI        R27, 0
0x0610	0xBDB0    	OUT        UBRRH+0, R27
0x0612	0xDEDB    	RCALL      _UART1_Init+0
0x0614	0xC04F    	RJMP       L_easyavr_v7_ATMEGA32__log_init273
;__ea_atmega32_log.c,49 :: 		default     : _MIKROBUS_ERR_LOG;
L_easyavr_v7_ATMEGA32__log_init280:
;__ea_atmega32_log.c,50 :: 		}
0x0616	0xC04E    	RJMP       L_easyavr_v7_ATMEGA32__log_init273
L_easyavr_v7_ATMEGA32__log_init272:
0x0618	0xE0B0    	LDI        R27, 0
0x061A	0x165B    	CP         R5, R27
0x061C	0xF441    	BRNE       L_easyavr_v7_ATMEGA32__log_init2272
0x061E	0xE0B0    	LDI        R27, 0
0x0620	0x164B    	CP         R4, R27
0x0622	0xF429    	BRNE       L_easyavr_v7_ATMEGA32__log_init2272
0x0624	0xE1B2    	LDI        R27, 18
0x0626	0x163B    	CP         R3, R27
0x0628	0xF411    	BRNE       L_easyavr_v7_ATMEGA32__log_init2272
0x062A	0xECB0    	LDI        R27, 192
0x062C	0x162B    	CP         R2, R27
L_easyavr_v7_ATMEGA32__log_init2272:
0x062E	0xF249    	BREQ       L_easyavr_v7_ATMEGA32__log_init274
L_easyavr_v7_ATMEGA32__log_init2273:
0x0630	0xE0B0    	LDI        R27, 0
0x0632	0x165B    	CP         R5, R27
0x0634	0xF441    	BRNE       L_easyavr_v7_ATMEGA32__log_init2274
0x0636	0xE0B0    	LDI        R27, 0
0x0638	0x164B    	CP         R4, R27
0x063A	0xF429    	BRNE       L_easyavr_v7_ATMEGA32__log_init2274
0x063C	0xE2B5    	LDI        R27, 37
0x063E	0x163B    	CP         R3, R27
0x0640	0xF411    	BRNE       L_easyavr_v7_ATMEGA32__log_init2274
0x0642	0xE8B0    	LDI        R27, 128
0x0644	0x162B    	CP         R2, R27
L_easyavr_v7_ATMEGA32__log_init2274:
0x0646	0xF409    	BRNE       L_easyavr_v7_ATMEGA32__log_init2275
0x0648	0xCFC2    	RJMP       L_easyavr_v7_ATMEGA32__log_init275
L_easyavr_v7_ATMEGA32__log_init2275:
0x064A	0xE0B0    	LDI        R27, 0
0x064C	0x165B    	CP         R5, R27
0x064E	0xF441    	BRNE       L_easyavr_v7_ATMEGA32__log_init2276
0x0650	0xE0B0    	LDI        R27, 0
0x0652	0x164B    	CP         R4, R27
0x0654	0xF429    	BRNE       L_easyavr_v7_ATMEGA32__log_init2276
0x0656	0xE4BB    	LDI        R27, 75
0x0658	0x163B    	CP         R3, R27
0x065A	0xF411    	BRNE       L_easyavr_v7_ATMEGA32__log_init2276
0x065C	0xE0B0    	LDI        R27, 0
0x065E	0x162B    	CP         R2, R27
L_easyavr_v7_ATMEGA32__log_init2276:
0x0660	0xF409    	BRNE       L_easyavr_v7_ATMEGA32__log_init2277
0x0662	0xCFBB    	RJMP       L_easyavr_v7_ATMEGA32__log_init276
L_easyavr_v7_ATMEGA32__log_init2277:
0x0664	0xE0B0    	LDI        R27, 0
0x0666	0x165B    	CP         R5, R27
0x0668	0xF441    	BRNE       L_easyavr_v7_ATMEGA32__log_init2278
0x066A	0xE0B0    	LDI        R27, 0
0x066C	0x164B    	CP         R4, R27
0x066E	0xF429    	BRNE       L_easyavr_v7_ATMEGA32__log_init2278
0x0670	0xE9B6    	LDI        R27, 150
0x0672	0x163B    	CP         R3, R27
0x0674	0xF411    	BRNE       L_easyavr_v7_ATMEGA32__log_init2278
0x0676	0xE0B0    	LDI        R27, 0
0x0678	0x162B    	CP         R2, R27
L_easyavr_v7_ATMEGA32__log_init2278:
0x067A	0xF409    	BRNE       L_easyavr_v7_ATMEGA32__log_init2279
0x067C	0xCFB4    	RJMP       L_easyavr_v7_ATMEGA32__log_init277
L_easyavr_v7_ATMEGA32__log_init2279:
0x067E	0xE0B0    	LDI        R27, 0
0x0680	0x165B    	CP         R5, R27
0x0682	0xF441    	BRNE       L_easyavr_v7_ATMEGA32__log_init2280
0x0684	0xE0B0    	LDI        R27, 0
0x0686	0x164B    	CP         R4, R27
0x0688	0xF429    	BRNE       L_easyavr_v7_ATMEGA32__log_init2280
0x068A	0xEEB1    	LDI        R27, 225
0x068C	0x163B    	CP         R3, R27
0x068E	0xF411    	BRNE       L_easyavr_v7_ATMEGA32__log_init2280
0x0690	0xE0B0    	LDI        R27, 0
0x0692	0x162B    	CP         R2, R27
L_easyavr_v7_ATMEGA32__log_init2280:
0x0694	0xF409    	BRNE       L_easyavr_v7_ATMEGA32__log_init2281
0x0696	0xCFAD    	RJMP       L_easyavr_v7_ATMEGA32__log_init278
L_easyavr_v7_ATMEGA32__log_init2281:
0x0698	0xE0B0    	LDI        R27, 0
0x069A	0x165B    	CP         R5, R27
0x069C	0xF441    	BRNE       L_easyavr_v7_ATMEGA32__log_init2282
0x069E	0xE0B1    	LDI        R27, 1
0x06A0	0x164B    	CP         R4, R27
0x06A2	0xF429    	BRNE       L_easyavr_v7_ATMEGA32__log_init2282
0x06A4	0xECB2    	LDI        R27, 194
0x06A6	0x163B    	CP         R3, R27
0x06A8	0xF411    	BRNE       L_easyavr_v7_ATMEGA32__log_init2282
0x06AA	0xE0B0    	LDI        R27, 0
0x06AC	0x162B    	CP         R2, R27
L_easyavr_v7_ATMEGA32__log_init2282:
0x06AE	0xF409    	BRNE       L_easyavr_v7_ATMEGA32__log_init2283
0x06B0	0xCFA9    	RJMP       L_easyavr_v7_ATMEGA32__log_init279
L_easyavr_v7_ATMEGA32__log_init2283:
0x06B2	0xCFB1    	RJMP       L_easyavr_v7_ATMEGA32__log_init280
L_easyavr_v7_ATMEGA32__log_init273:
;__ea_atmega32_log.c,51 :: 		logger = UART1_Write;
0x06B4	0xE0BE    	LDI        R27, lo_addr(_UART1_Write+0)
0x06B6	0x00A193B0  	STS        _logger+0, R27
0x06BA	0xE0B2    	LDI        R27, hi_addr(_UART1_Write+0)
0x06BC	0x00A293B0  	STS        _logger+1, R27
;__ea_atmega32_log.c,52 :: 		return 0;
0x06C0	0xE000    	LDI        R16, 0
;__ea_atmega32_log.c,53 :: 		}
L_end__log_init2:
0x06C2	0x9508    	RET
; end of easyavr_v7_ATMEGA32__log_init2
easyavr_v7_ATMEGA32__log_init3:
;__ea_atmega32_log.c,55 :: 		static T_mikrobus_ret _log_init3(uint32_t baud)
;__ea_atmega32_log.c,57 :: 		return _MIKROBUS_ERR_LOG;
0x05BC	0xE006    	LDI        R16, 6
;__ea_atmega32_log.c,58 :: 		}
L_end__log_init3:
0x05BE	0x9508    	RET
; end of easyavr_v7_ATMEGA32__log_init3
easyavr_v7_ATMEGA32__log_initUart:
;__ea_atmega32_log.c,60 :: 		static T_mikrobus_ret _log_initUart(uint32_t baud)
;__ea_atmega32_log.c,62 :: 		switch( baud )
0x07C8	0xC02B    	RJMP       L_easyavr_v7_ATMEGA32__log_initUart81
;__ea_atmega32_log.c,64 :: 		case 4800   : UART1_Init(4800);   break;
L_easyavr_v7_ATMEGA32__log_initUart83:
0x07CA	0xE6B7    	LDI        R27, 103
0x07CC	0xB9B9    	OUT        UBRRL+0, R27
0x07CE	0xE0B0    	LDI        R27, 0
0x07D0	0xBDB0    	OUT        UBRRH+0, R27
0x07D2	0xDDFB    	RCALL      _UART1_Init+0
0x07D4	0xC073    	RJMP       L_easyavr_v7_ATMEGA32__log_initUart82
;__ea_atmega32_log.c,65 :: 		case 9600   : UART1_Init(9600);   break;
L_easyavr_v7_ATMEGA32__log_initUart84:
0x07D6	0xE3B3    	LDI        R27, 51
0x07D8	0xB9B9    	OUT        UBRRL+0, R27
0x07DA	0xE0B0    	LDI        R27, 0
0x07DC	0xBDB0    	OUT        UBRRH+0, R27
0x07DE	0xDDF5    	RCALL      _UART1_Init+0
0x07E0	0xC06D    	RJMP       L_easyavr_v7_ATMEGA32__log_initUart82
;__ea_atmega32_log.c,66 :: 		case 19200  : UART1_Init(19200);  break;
L_easyavr_v7_ATMEGA32__log_initUart85:
0x07E2	0xE1B9    	LDI        R27, 25
0x07E4	0xB9B9    	OUT        UBRRL+0, R27
0x07E6	0xE0B0    	LDI        R27, 0
0x07E8	0xBDB0    	OUT        UBRRH+0, R27
0x07EA	0xDDEF    	RCALL      _UART1_Init+0
0x07EC	0xC067    	RJMP       L_easyavr_v7_ATMEGA32__log_initUart82
;__ea_atmega32_log.c,67 :: 		case 38400  : UART1_Init(38400);  break;
L_easyavr_v7_ATMEGA32__log_initUart86:
0x07EE	0xE0BC    	LDI        R27, 12
0x07F0	0xB9B9    	OUT        UBRRL+0, R27
0x07F2	0xE0B0    	LDI        R27, 0
0x07F4	0xBDB0    	OUT        UBRRH+0, R27
0x07F6	0xDDE9    	RCALL      _UART1_Init+0
0x07F8	0xC061    	RJMP       L_easyavr_v7_ATMEGA32__log_initUart82
;__ea_atmega32_log.c,68 :: 		case 57600  : UART1_Init(57600);  break;
L_easyavr_v7_ATMEGA32__log_initUart87:
0x07FA	0xB1BB    	IN         R27, U2X_bit+0
0x07FC	0x60B2    	SBR        R27, 2
0x07FE	0xB9BB    	OUT        U2X_bit+0, R27
0x0800	0xE1B0    	LDI        R27, 16
0x0802	0xB9B9    	OUT        UBRRL+0, R27
0x0804	0xE0B0    	LDI        R27, 0
0x0806	0xBDB0    	OUT        UBRRH+0, R27
0x0808	0xDDE0    	RCALL      _UART1_Init+0
0x080A	0xC058    	RJMP       L_easyavr_v7_ATMEGA32__log_initUart82
;__ea_atmega32_log.c,69 :: 		case 115200 : UART1_Init(115200); break;
L_easyavr_v7_ATMEGA32__log_initUart88:
0x080C	0xB1BB    	IN         R27, U2X_bit+0
0x080E	0x60B2    	SBR        R27, 2
0x0810	0xB9BB    	OUT        U2X_bit+0, R27
0x0812	0xE0B8    	LDI        R27, 8
0x0814	0xB9B9    	OUT        UBRRL+0, R27
0x0816	0xE0B0    	LDI        R27, 0
0x0818	0xBDB0    	OUT        UBRRH+0, R27
0x081A	0xDDD7    	RCALL      _UART1_Init+0
0x081C	0xC04F    	RJMP       L_easyavr_v7_ATMEGA32__log_initUart82
;__ea_atmega32_log.c,70 :: 		default     : _MIKROBUS_ERR_LOG;
L_easyavr_v7_ATMEGA32__log_initUart89:
;__ea_atmega32_log.c,71 :: 		}
0x081E	0xC04E    	RJMP       L_easyavr_v7_ATMEGA32__log_initUart82
L_easyavr_v7_ATMEGA32__log_initUart81:
0x0820	0xE0B0    	LDI        R27, 0
0x0822	0x165B    	CP         R5, R27
0x0824	0xF441    	BRNE       L_easyavr_v7_ATMEGA32__log_initUart286
0x0826	0xE0B0    	LDI        R27, 0
0x0828	0x164B    	CP         R4, R27
0x082A	0xF429    	BRNE       L_easyavr_v7_ATMEGA32__log_initUart286
0x082C	0xE1B2    	LDI        R27, 18
0x082E	0x163B    	CP         R3, R27
0x0830	0xF411    	BRNE       L_easyavr_v7_ATMEGA32__log_initUart286
0x0832	0xECB0    	LDI        R27, 192
0x0834	0x162B    	CP         R2, R27
L_easyavr_v7_ATMEGA32__log_initUart286:
0x0836	0xF249    	BREQ       L_easyavr_v7_ATMEGA32__log_initUart83
L_easyavr_v7_ATMEGA32__log_initUart287:
0x0838	0xE0B0    	LDI        R27, 0
0x083A	0x165B    	CP         R5, R27
0x083C	0xF441    	BRNE       L_easyavr_v7_ATMEGA32__log_initUart288
0x083E	0xE0B0    	LDI        R27, 0
0x0840	0x164B    	CP         R4, R27
0x0842	0xF429    	BRNE       L_easyavr_v7_ATMEGA32__log_initUart288
0x0844	0xE2B5    	LDI        R27, 37
0x0846	0x163B    	CP         R3, R27
0x0848	0xF411    	BRNE       L_easyavr_v7_ATMEGA32__log_initUart288
0x084A	0xE8B0    	LDI        R27, 128
0x084C	0x162B    	CP         R2, R27
L_easyavr_v7_ATMEGA32__log_initUart288:
0x084E	0xF409    	BRNE       L_easyavr_v7_ATMEGA32__log_initUart289
0x0850	0xCFC2    	RJMP       L_easyavr_v7_ATMEGA32__log_initUart84
L_easyavr_v7_ATMEGA32__log_initUart289:
0x0852	0xE0B0    	LDI        R27, 0
0x0854	0x165B    	CP         R5, R27
0x0856	0xF441    	BRNE       L_easyavr_v7_ATMEGA32__log_initUart290
0x0858	0xE0B0    	LDI        R27, 0
0x085A	0x164B    	CP         R4, R27
0x085C	0xF429    	BRNE       L_easyavr_v7_ATMEGA32__log_initUart290
0x085E	0xE4BB    	LDI        R27, 75
0x0860	0x163B    	CP         R3, R27
0x0862	0xF411    	BRNE       L_easyavr_v7_ATMEGA32__log_initUart290
0x0864	0xE0B0    	LDI        R27, 0
0x0866	0x162B    	CP         R2, R27
L_easyavr_v7_ATMEGA32__log_initUart290:
0x0868	0xF409    	BRNE       L_easyavr_v7_ATMEGA32__log_initUart291
0x086A	0xCFBB    	RJMP       L_easyavr_v7_ATMEGA32__log_initUart85
L_easyavr_v7_ATMEGA32__log_initUart291:
0x086C	0xE0B0    	LDI        R27, 0
0x086E	0x165B    	CP         R5, R27
0x0870	0xF441    	BRNE       L_easyavr_v7_ATMEGA32__log_initUart292
0x0872	0xE0B0    	LDI        R27, 0
0x0874	0x164B    	CP         R4, R27
0x0876	0xF429    	BRNE       L_easyavr_v7_ATMEGA32__log_initUart292
0x0878	0xE9B6    	LDI        R27, 150
0x087A	0x163B    	CP         R3, R27
0x087C	0xF411    	BRNE       L_easyavr_v7_ATMEGA32__log_initUart292
0x087E	0xE0B0    	LDI        R27, 0
0x0880	0x162B    	CP         R2, R27
L_easyavr_v7_ATMEGA32__log_initUart292:
0x0882	0xF409    	BRNE       L_easyavr_v7_ATMEGA32__log_initUart293
0x0884	0xCFB4    	RJMP       L_easyavr_v7_ATMEGA32__log_initUart86
L_easyavr_v7_ATMEGA32__log_initUart293:
0x0886	0xE0B0    	LDI        R27, 0
0x0888	0x165B    	CP         R5, R27
0x088A	0xF441    	BRNE       L_easyavr_v7_ATMEGA32__log_initUart294
0x088C	0xE0B0    	LDI        R27, 0
0x088E	0x164B    	CP         R4, R27
0x0890	0xF429    	BRNE       L_easyavr_v7_ATMEGA32__log_initUart294
0x0892	0xEEB1    	LDI        R27, 225
0x0894	0x163B    	CP         R3, R27
0x0896	0xF411    	BRNE       L_easyavr_v7_ATMEGA32__log_initUart294
0x0898	0xE0B0    	LDI        R27, 0
0x089A	0x162B    	CP         R2, R27
L_easyavr_v7_ATMEGA32__log_initUart294:
0x089C	0xF409    	BRNE       L_easyavr_v7_ATMEGA32__log_initUart295
0x089E	0xCFAD    	RJMP       L_easyavr_v7_ATMEGA32__log_initUart87
L_easyavr_v7_ATMEGA32__log_initUart295:
0x08A0	0xE0B0    	LDI        R27, 0
0x08A2	0x165B    	CP         R5, R27
0x08A4	0xF441    	BRNE       L_easyavr_v7_ATMEGA32__log_initUart296
0x08A6	0xE0B1    	LDI        R27, 1
0x08A8	0x164B    	CP         R4, R27
0x08AA	0xF429    	BRNE       L_easyavr_v7_ATMEGA32__log_initUart296
0x08AC	0xECB2    	LDI        R27, 194
0x08AE	0x163B    	CP         R3, R27
0x08B0	0xF411    	BRNE       L_easyavr_v7_ATMEGA32__log_initUart296
0x08B2	0xE0B0    	LDI        R27, 0
0x08B4	0x162B    	CP         R2, R27
L_easyavr_v7_ATMEGA32__log_initUart296:
0x08B6	0xF409    	BRNE       L_easyavr_v7_ATMEGA32__log_initUart297
0x08B8	0xCFA9    	RJMP       L_easyavr_v7_ATMEGA32__log_initUart88
L_easyavr_v7_ATMEGA32__log_initUart297:
0x08BA	0xCFB1    	RJMP       L_easyavr_v7_ATMEGA32__log_initUart89
L_easyavr_v7_ATMEGA32__log_initUart82:
;__ea_atmega32_log.c,72 :: 		logger = UART1_Write;
0x08BC	0xE0BE    	LDI        R27, lo_addr(_UART1_Write+0)
0x08BE	0x00A193B0  	STS        _logger+0, R27
0x08C2	0xE0B2    	LDI        R27, hi_addr(_UART1_Write+0)
0x08C4	0x00A293B0  	STS        _logger+1, R27
;__ea_atmega32_log.c,73 :: 		return 0;
0x08C8	0xE000    	LDI        R16, 0
;__ea_atmega32_log.c,74 :: 		}
L_end__log_initUart:
0x08CA	0x9508    	RET
; end of easyavr_v7_ATMEGA32__log_initUart
_mikrobus_logWrite:
0x0E2A	0x93CF    	PUSH       R28
0x0E2C	0x93DF    	PUSH       R29
0x0E2E	0xB7CD    	IN         R28, SPL+0
0x0E30	0xB7DE    	IN         R29, SPL+1
0x0E32	0x9722    	SBIW       R28, 2
0x0E34	0xBFCD    	OUT        SPL+0, R28
0x0E36	0xBFDE    	OUT        SPL+1, R29
0x0E38	0x9621    	ADIW       R28, 1
;easyavr_v7_ATMEGA32.c,319 :: 		T_mikrobus_ret mikrobus_logWrite(uint8_t* data_, T_log_format format)
;easyavr_v7_ATMEGA32.c,321 :: 		uint8_t *ptr = data_;
0x0E3A	0x922F    	PUSH       R2
0x0E3C	0x923F    	PUSH       R3
; ptr start address is: 16 (R16)
0x0E3E	0x0181    	MOVW       R16, R2
;easyavr_v7_ATMEGA32.c,322 :: 		uint8_t row = 13;
0x0E40	0xE0BD    	LDI        R27, 13
0x0E42	0x83B8    	STD        Y+0, R27
0x0E44	0xE0BA    	LDI        R27, 10
0x0E46	0x83B9    	STD        Y+1, R27
;easyavr_v7_ATMEGA32.c,323 :: 		uint8_t line = 10;
;easyavr_v7_ATMEGA32.c,324 :: 		switch( format )
0x0E48	0xC041    	RJMP       L_mikrobus_logWrite109
;easyavr_v7_ATMEGA32.c,326 :: 		case _LOG_BYTE :
L_mikrobus_logWrite111:
;easyavr_v7_ATMEGA32.c,327 :: 		_log_write( ptr );
0x0E4A	0x0118    	MOVW       R2, R16
; ptr end address is: 16 (R16)
0x0E4C	0xDD44    	RCALL      easyavr_v7_ATMEGA32__log_write+0
;easyavr_v7_ATMEGA32.c,328 :: 		break;
0x0E4E	0xC04A    	RJMP       L_mikrobus_logWrite110
;easyavr_v7_ATMEGA32.c,329 :: 		case _LOG_TEXT :
L_mikrobus_logWrite112:
;easyavr_v7_ATMEGA32.c,330 :: 		while( *ptr )
; ptr start address is: 16 (R16)
0x0E50	0x0198    	MOVW       R18, R16
L_mikrobus_logWrite113:
; ptr end address is: 16 (R16)
; ptr start address is: 18 (R18)
0x0E52	0x01F9    	MOVW       R30, R18
0x0E54	0x8100    	LD         R16, Z
0x0E56	0x2300    	TST        R16
0x0E58	0xF089    	BREQ       L_mikrobus_logWrite114
L__mikrobus_logWrite312:
;easyavr_v7_ATMEGA32.c,332 :: 		_log_write( ptr );
0x0E5A	0x933F    	PUSH       R19
0x0E5C	0x932F    	PUSH       R18
0x0E5E	0x924F    	PUSH       R4
0x0E60	0x923F    	PUSH       R3
0x0E62	0x922F    	PUSH       R2
0x0E64	0x0119    	MOVW       R2, R18
0x0E66	0xDD37    	RCALL      easyavr_v7_ATMEGA32__log_write+0
0x0E68	0x902F    	POP        R2
0x0E6A	0x903F    	POP        R3
0x0E6C	0x904F    	POP        R4
0x0E6E	0x912F    	POP        R18
0x0E70	0x913F    	POP        R19
;easyavr_v7_ATMEGA32.c,333 :: 		ptr++;
0x0E72	0x0189    	MOVW       R16, R18
0x0E74	0x5F0F    	SUBI       R16, 255
0x0E76	0x4F1F    	SBCI       R17, 255
0x0E78	0x0198    	MOVW       R18, R16
;easyavr_v7_ATMEGA32.c,334 :: 		}
; ptr end address is: 18 (R18)
0x0E7A	0xCFEB    	RJMP       L_mikrobus_logWrite113
L_mikrobus_logWrite114:
;easyavr_v7_ATMEGA32.c,335 :: 		break;
0x0E7C	0xC033    	RJMP       L_mikrobus_logWrite110
;easyavr_v7_ATMEGA32.c,336 :: 		case _LOG_LINE :
L_mikrobus_logWrite115:
;easyavr_v7_ATMEGA32.c,337 :: 		while( *ptr )
; ptr start address is: 16 (R16)
0x0E7E	0x0198    	MOVW       R18, R16
L_mikrobus_logWrite116:
; ptr end address is: 16 (R16)
; ptr start address is: 18 (R18)
0x0E80	0x01F9    	MOVW       R30, R18
0x0E82	0x8100    	LD         R16, Z
0x0E84	0x2300    	TST        R16
0x0E86	0xF089    	BREQ       L_mikrobus_logWrite117
L__mikrobus_logWrite313:
;easyavr_v7_ATMEGA32.c,339 :: 		_log_write( ptr );
0x0E88	0x933F    	PUSH       R19
0x0E8A	0x932F    	PUSH       R18
0x0E8C	0x924F    	PUSH       R4
0x0E8E	0x923F    	PUSH       R3
0x0E90	0x922F    	PUSH       R2
0x0E92	0x0119    	MOVW       R2, R18
0x0E94	0xDD20    	RCALL      easyavr_v7_ATMEGA32__log_write+0
0x0E96	0x902F    	POP        R2
0x0E98	0x903F    	POP        R3
0x0E9A	0x904F    	POP        R4
0x0E9C	0x912F    	POP        R18
0x0E9E	0x913F    	POP        R19
;easyavr_v7_ATMEGA32.c,340 :: 		ptr++;
0x0EA0	0x0189    	MOVW       R16, R18
0x0EA2	0x5F0F    	SUBI       R16, 255
0x0EA4	0x4F1F    	SBCI       R17, 255
0x0EA6	0x0198    	MOVW       R18, R16
;easyavr_v7_ATMEGA32.c,341 :: 		}
; ptr end address is: 18 (R18)
0x0EA8	0xCFEB    	RJMP       L_mikrobus_logWrite116
L_mikrobus_logWrite117:
;easyavr_v7_ATMEGA32.c,342 :: 		_log_write( &row );
0x0EAA	0x018E    	MOVW       R16, R28
0x0EAC	0x924F    	PUSH       R4
0x0EAE	0x923F    	PUSH       R3
0x0EB0	0x922F    	PUSH       R2
0x0EB2	0x0118    	MOVW       R2, R16
0x0EB4	0xDD10    	RCALL      easyavr_v7_ATMEGA32__log_write+0
;easyavr_v7_ATMEGA32.c,343 :: 		_log_write( &line );
0x0EB6	0x018E    	MOVW       R16, R28
0x0EB8	0x5F0F    	SUBI       R16, 255
0x0EBA	0x4F1F    	SBCI       R17, 255
0x0EBC	0x0118    	MOVW       R2, R16
0x0EBE	0xDD0B    	RCALL      easyavr_v7_ATMEGA32__log_write+0
0x0EC0	0x902F    	POP        R2
0x0EC2	0x903F    	POP        R3
0x0EC4	0x904F    	POP        R4
;easyavr_v7_ATMEGA32.c,344 :: 		break;
0x0EC6	0xC00E    	RJMP       L_mikrobus_logWrite110
;easyavr_v7_ATMEGA32.c,345 :: 		default :
L_mikrobus_logWrite118:
;easyavr_v7_ATMEGA32.c,346 :: 		return _MIKROBUS_ERR_LOG;
0x0EC8	0xE006    	LDI        R16, 6
0x0ECA	0xC00D    	RJMP       L_end_mikrobus_logWrite
;easyavr_v7_ATMEGA32.c,347 :: 		}
L_mikrobus_logWrite109:
; ptr start address is: 16 (R16)
0x0ECC	0xE0B0    	LDI        R27, 0
0x0ECE	0x164B    	CP         R4, R27
0x0ED0	0xF409    	BRNE       L__mikrobus_logWrite314
0x0ED2	0xCFBB    	RJMP       L_mikrobus_logWrite111
L__mikrobus_logWrite314:
0x0ED4	0xE0B1    	LDI        R27, 1
0x0ED6	0x164B    	CP         R4, R27
0x0ED8	0xF409    	BRNE       L__mikrobus_logWrite315
0x0EDA	0xCFBA    	RJMP       L_mikrobus_logWrite112
L__mikrobus_logWrite315:
0x0EDC	0xE0B2    	LDI        R27, 2
0x0EDE	0x164B    	CP         R4, R27
0x0EE0	0xF271    	BREQ       L_mikrobus_logWrite115
L__mikrobus_logWrite316:
; ptr end address is: 16 (R16)
0x0EE2	0xCFF2    	RJMP       L_mikrobus_logWrite118
L_mikrobus_logWrite110:
;easyavr_v7_ATMEGA32.c,348 :: 		return 0;
0x0EE4	0xE000    	LDI        R16, 0
;easyavr_v7_ATMEGA32.c,349 :: 		}
;easyavr_v7_ATMEGA32.c,348 :: 		return 0;
;easyavr_v7_ATMEGA32.c,349 :: 		}
L_end_mikrobus_logWrite:
0x0EE6	0x903F    	POP        R3
0x0EE8	0x902F    	POP        R2
0x0EEA	0x9621    	ADIW       R28, 1
0x0EEC	0xBFCD    	OUT        SPL+0, R28
0x0EEE	0xBFDE    	OUT        SPL+1, R29
0x0EF0	0x91DF    	POP        R29
0x0EF2	0x91CF    	POP        R28
0x0EF4	0x9508    	RET
; end of _mikrobus_logWrite
easyavr_v7_ATMEGA32__log_write:
;__ea_atmega32_log.c,17 :: 		static T_mikrobus_ret _log_write(uint8_t *data_)
;__ea_atmega32_log.c,19 :: 		logger( *data_ );
0x08D6	0x922F    	PUSH       R2
0x08D8	0x923F    	PUSH       R3
0x08DA	0x01F1    	MOVW       R30, R2
0x08DC	0x8100    	LD         R16, Z
0x08DE	0x2E20    	MOV        R2, R16
0x08E0	0x00A191E0  	LDS        R30, _logger+0
0x08E4	0x00A291F0  	LDS        R31, _logger+1
0x08E8	0x9509    	ICALL
;__ea_atmega32_log.c,20 :: 		return 0;
0x08EA	0xE000    	LDI        R16, 0
;__ea_atmega32_log.c,21 :: 		}
;__ea_atmega32_log.c,20 :: 		return 0;
;__ea_atmega32_log.c,21 :: 		}
L_end__log_write:
0x08EC	0x903F    	POP        R3
0x08EE	0x902F    	POP        R2
0x08F0	0x9508    	RET
; end of easyavr_v7_ATMEGA32__log_write
_UART1_Write:
;__Lib_UART_d01_ursel.c,58 :: 		
;__Lib_UART_d01_ursel.c,59 :: 		
L_UART1_Write0:
0x041C	0xB1BB    	IN         R27, UDRE0_bit+0
0x041E	0xFDB5    	SBRC       R27, 5
0x0420	0xC001    	RJMP       L_UART1_Write1
;__Lib_UART_d01_ursel.c,60 :: 		
0x0422	0xCFFC    	RJMP       L_UART1_Write0
L_UART1_Write1:
;__Lib_UART_d01_ursel.c,61 :: 		
0x0424	0xB1BB    	IN         R27, TXC0_bit+0
0x0426	0xFFB6    	SBRS       R27, 6
0x0428	0xC003    	RJMP       L_UART1_Write2
;__Lib_UART_d01_ursel.c,62 :: 		
0x042A	0xB1BB    	IN         R27, TXC0_bit+0
0x042C	0x64B0    	SBR        R27, 64
0x042E	0xB9BB    	OUT        TXC0_bit+0, R27
L_UART1_Write2:
;__Lib_UART_d01_ursel.c,63 :: 		
0x0430	0xB82C    	OUT        UDR0+0, R2
;__Lib_UART_d01_ursel.c,64 :: 		
L_end_UART1_Write:
0x0432	0x9508    	RET
; end of _UART1_Write
easyavr_v7_ATMEGA32__setAN_1:
;__ea_atmega32_gpio.c,43 :: 		static void _setAN_1  (uint8_t value) 	{ PORTA7_bit = value; }
0x0412	0xFA20    	BST        R2, 0
0x0414	0xB3BB    	IN         R27, PORTA7_bit+0
0x0416	0xF9B7    	BLD        R27, 7
0x0418	0xBBBB    	OUT        PORTA7_bit+0, R27
L_end__setAN_1:
0x041A	0x9508    	RET
; end of easyavr_v7_ATMEGA32__setAN_1
easyavr_v7_ATMEGA32__setRST_1:
;__ea_atmega32_gpio.c,44 :: 		static void _setRST_1 (uint8_t value) 	{ PORTA6_bit = value; }
0x0374	0xFA20    	BST        R2, 0
0x0376	0xB3BB    	IN         R27, PORTA6_bit+0
0x0378	0xF9B6    	BLD        R27, 6
0x037A	0xBBBB    	OUT        PORTA6_bit+0, R27
L_end__setRST_1:
0x037C	0x9508    	RET
; end of easyavr_v7_ATMEGA32__setRST_1
easyavr_v7_ATMEGA32__setCS_1:
;__ea_atmega32_gpio.c,45 :: 		static void _setCS_1  (uint8_t value) 	{ PORTA5_bit = value; }
0x0356	0xFA20    	BST        R2, 0
0x0358	0xB3BB    	IN         R27, PORTA5_bit+0
0x035A	0xF9B5    	BLD        R27, 5
0x035C	0xBBBB    	OUT        PORTA5_bit+0, R27
L_end__setCS_1:
0x035E	0x9508    	RET
; end of easyavr_v7_ATMEGA32__setCS_1
easyavr_v7_ATMEGA32__setSCK_1:
;__ea_atmega32_gpio.c,46 :: 		static void _setSCK_1 (uint8_t value) 	{ PORTB7_bit = value; }
0x034C	0xFA20    	BST        R2, 0
0x034E	0xB3B8    	IN         R27, PORTB7_bit+0
0x0350	0xF9B7    	BLD        R27, 7
0x0352	0xBBB8    	OUT        PORTB7_bit+0, R27
L_end__setSCK_1:
0x0354	0x9508    	RET
; end of easyavr_v7_ATMEGA32__setSCK_1
easyavr_v7_ATMEGA32__setMISO_1:
;__ea_atmega32_gpio.c,47 :: 		static void _setMISO_1(uint8_t value) 	{ PORTB6_bit = value; }
0x036A	0xFA20    	BST        R2, 0
0x036C	0xB3B8    	IN         R27, PORTB6_bit+0
0x036E	0xF9B6    	BLD        R27, 6
0x0370	0xBBB8    	OUT        PORTB6_bit+0, R27
L_end__setMISO_1:
0x0372	0x9508    	RET
; end of easyavr_v7_ATMEGA32__setMISO_1
easyavr_v7_ATMEGA32__setMOSI_1:
;__ea_atmega32_gpio.c,48 :: 		static void _setMOSI_1(uint8_t value) 	{ PORTB5_bit = value; }
0x0360	0xFA20    	BST        R2, 0
0x0362	0xB3B8    	IN         R27, PORTB5_bit+0
0x0364	0xF9B5    	BLD        R27, 5
0x0366	0xBBB8    	OUT        PORTB5_bit+0, R27
L_end__setMOSI_1:
0x0368	0x9508    	RET
; end of easyavr_v7_ATMEGA32__setMOSI_1
easyavr_v7_ATMEGA32__setPWM_1:
;__ea_atmega32_gpio.c,49 :: 		static void _setPWM_1 (uint8_t value) 	{ PORTD4_bit = value; }
0x0466	0xFA20    	BST        R2, 0
0x0468	0xB3B2    	IN         R27, PORTD4_bit+0
0x046A	0xF9B4    	BLD        R27, 4
0x046C	0xBBB2    	OUT        PORTD4_bit+0, R27
L_end__setPWM_1:
0x046E	0x9508    	RET
; end of easyavr_v7_ATMEGA32__setPWM_1
easyavr_v7_ATMEGA32__setINT_1:
;__ea_atmega32_gpio.c,50 :: 		static void _setINT_1 (uint8_t value) 	{ PORTD2_bit = value; }
0x0470	0xFA20    	BST        R2, 0
0x0472	0xB3B2    	IN         R27, PORTD2_bit+0
0x0474	0xF9B2    	BLD        R27, 2
0x0476	0xBBB2    	OUT        PORTD2_bit+0, R27
L_end__setINT_1:
0x0478	0x9508    	RET
; end of easyavr_v7_ATMEGA32__setINT_1
easyavr_v7_ATMEGA32__setRX_1:
;__ea_atmega32_gpio.c,51 :: 		static void _setRX_1  (uint8_t value) 	{ PORTD0_bit = value; }
0x0484	0xFA20    	BST        R2, 0
0x0486	0xB3B2    	IN         R27, PORTD0_bit+0
0x0488	0xF9B0    	BLD        R27, 0
0x048A	0xBBB2    	OUT        PORTD0_bit+0, R27
L_end__setRX_1:
0x048C	0x9508    	RET
; end of easyavr_v7_ATMEGA32__setRX_1
easyavr_v7_ATMEGA32__setTX_1:
;__ea_atmega32_gpio.c,52 :: 		static void _setTX_1  (uint8_t value) 	{ PORTD1_bit = value; }
0x047A	0xFA20    	BST        R2, 0
0x047C	0xB3B2    	IN         R27, PORTD1_bit+0
0x047E	0xF9B1    	BLD        R27, 1
0x0480	0xBBB2    	OUT        PORTD1_bit+0, R27
L_end__setTX_1:
0x0482	0x9508    	RET
; end of easyavr_v7_ATMEGA32__setTX_1
easyavr_v7_ATMEGA32__setSCL_1:
;__ea_atmega32_gpio.c,53 :: 		static void _setSCL_1 (uint8_t value) 	{ PORTC0_bit = value; }
0x045C	0xFA20    	BST        R2, 0
0x045E	0xB3B5    	IN         R27, PORTC0_bit+0
0x0460	0xF9B0    	BLD        R27, 0
0x0462	0xBBB5    	OUT        PORTC0_bit+0, R27
L_end__setSCL_1:
0x0464	0x9508    	RET
; end of easyavr_v7_ATMEGA32__setSCL_1
easyavr_v7_ATMEGA32__setSDA_1:
;__ea_atmega32_gpio.c,54 :: 		static void _setSDA_1 (uint8_t value) 	{ PORTC1_bit = value; }
0x043E	0xFA20    	BST        R2, 0
0x0440	0xB3B5    	IN         R27, PORTC1_bit+0
0x0442	0xF9B1    	BLD        R27, 1
0x0444	0xBBB5    	OUT        PORTC1_bit+0, R27
L_end__setSDA_1:
0x0446	0x9508    	RET
; end of easyavr_v7_ATMEGA32__setSDA_1
easyavr_v7_ATMEGA32__setAN_2:
;__ea_atmega32_gpio.c,68 :: 		static void _setAN_2  (uint8_t value)   { PORTA0_bit = value; }
0x0434	0xFA20    	BST        R2, 0
0x0436	0xB3BB    	IN         R27, PORTA0_bit+0
0x0438	0xF9B0    	BLD        R27, 0
0x043A	0xBBBB    	OUT        PORTA0_bit+0, R27
L_end__setAN_2:
0x043C	0x9508    	RET
; end of easyavr_v7_ATMEGA32__setAN_2
easyavr_v7_ATMEGA32__setRST_2:
;__ea_atmega32_gpio.c,69 :: 		static void _setRST_2 (uint8_t value)   { PORTA1_bit = value; }
0x0448	0xFA20    	BST        R2, 0
0x044A	0xB3BB    	IN         R27, PORTA1_bit+0
0x044C	0xF9B1    	BLD        R27, 1
0x044E	0xBBBB    	OUT        PORTA1_bit+0, R27
L_end__setRST_2:
0x0450	0x9508    	RET
; end of easyavr_v7_ATMEGA32__setRST_2
easyavr_v7_ATMEGA32__setCS_2:
;__ea_atmega32_gpio.c,70 :: 		static void _setCS_2  (uint8_t value)   { PORTA3_bit = value; }
0x0452	0xFA20    	BST        R2, 0
0x0454	0xB3BB    	IN         R27, PORTA3_bit+0
0x0456	0xF9B3    	BLD        R27, 3
0x0458	0xBBBB    	OUT        PORTA3_bit+0, R27
L_end__setCS_2:
0x045A	0x9508    	RET
; end of easyavr_v7_ATMEGA32__setCS_2
easyavr_v7_ATMEGA32__setSCK_2:
;__ea_atmega32_gpio.c,71 :: 		static void _setSCK_2 (uint8_t value)   { PORTB7_bit = value; }
0x0342	0xFA20    	BST        R2, 0
0x0344	0xB3B8    	IN         R27, PORTB7_bit+0
0x0346	0xF9B7    	BLD        R27, 7
0x0348	0xBBB8    	OUT        PORTB7_bit+0, R27
L_end__setSCK_2:
0x034A	0x9508    	RET
; end of easyavr_v7_ATMEGA32__setSCK_2
easyavr_v7_ATMEGA32__setMISO_2:
;__ea_atmega32_gpio.c,72 :: 		static void _setMISO_2(uint8_t value)   { PORTB6_bit = value; }
0x0236	0xFA20    	BST        R2, 0
0x0238	0xB3B8    	IN         R27, PORTB6_bit+0
0x023A	0xF9B6    	BLD        R27, 6
0x023C	0xBBB8    	OUT        PORTB6_bit+0, R27
L_end__setMISO_2:
0x023E	0x9508    	RET
; end of easyavr_v7_ATMEGA32__setMISO_2
easyavr_v7_ATMEGA32__setMOSI_2:
;__ea_atmega32_gpio.c,73 :: 		static void _setMOSI_2(uint8_t value)   { PORTB5_bit = value; }
0x022C	0xFA20    	BST        R2, 0
0x022E	0xB3B8    	IN         R27, PORTB5_bit+0
0x0230	0xF9B5    	BLD        R27, 5
0x0232	0xBBB8    	OUT        PORTB5_bit+0, R27
L_end__setMOSI_2:
0x0234	0x9508    	RET
; end of easyavr_v7_ATMEGA32__setMOSI_2
easyavr_v7_ATMEGA32__setPWM_2:
;__ea_atmega32_gpio.c,74 :: 		static void _setPWM_2 (uint8_t value)   { PORTD5_bit = value; }
0x0240	0xFA20    	BST        R2, 0
0x0242	0xB3B2    	IN         R27, PORTD5_bit+0
0x0244	0xF9B5    	BLD        R27, 5
0x0246	0xBBB2    	OUT        PORTD5_bit+0, R27
L_end__setPWM_2:
0x0248	0x9508    	RET
; end of easyavr_v7_ATMEGA32__setPWM_2
easyavr_v7_ATMEGA32__setINT_2:
;__ea_atmega32_gpio.c,75 :: 		static void _setINT_2 (uint8_t value)   { PORTD3_bit = value; }
0x0254	0xFA20    	BST        R2, 0
0x0256	0xB3B2    	IN         R27, PORTD3_bit+0
0x0258	0xF9B3    	BLD        R27, 3
0x025A	0xBBB2    	OUT        PORTD3_bit+0, R27
L_end__setINT_2:
0x025C	0x9508    	RET
; end of easyavr_v7_ATMEGA32__setINT_2
easyavr_v7_ATMEGA32__setRX_2:
;__ea_atmega32_gpio.c,76 :: 		static void _setRX_2  (uint8_t value)   { PORTD0_bit = value; }
0x024A	0xFA20    	BST        R2, 0
0x024C	0xB3B2    	IN         R27, PORTD0_bit+0
0x024E	0xF9B0    	BLD        R27, 0
0x0250	0xBBB2    	OUT        PORTD0_bit+0, R27
L_end__setRX_2:
0x0252	0x9508    	RET
; end of easyavr_v7_ATMEGA32__setRX_2
easyavr_v7_ATMEGA32__setTX_2:
;__ea_atmega32_gpio.c,77 :: 		static void _setTX_2  (uint8_t value)   { PORTD1_bit = value; }
0x0222	0xFA20    	BST        R2, 0
0x0224	0xB3B2    	IN         R27, PORTD1_bit+0
0x0226	0xF9B1    	BLD        R27, 1
0x0228	0xBBB2    	OUT        PORTD1_bit+0, R27
L_end__setTX_2:
0x022A	0x9508    	RET
; end of easyavr_v7_ATMEGA32__setTX_2
easyavr_v7_ATMEGA32__setSCL_2:
;__ea_atmega32_gpio.c,78 :: 		static void _setSCL_2 (uint8_t value)   { PORTC0_bit = value; }
0x01FA	0xFA20    	BST        R2, 0
0x01FC	0xB3B5    	IN         R27, PORTC0_bit+0
0x01FE	0xF9B0    	BLD        R27, 0
0x0200	0xBBB5    	OUT        PORTC0_bit+0, R27
L_end__setSCL_2:
0x0202	0x9508    	RET
; end of easyavr_v7_ATMEGA32__setSCL_2
easyavr_v7_ATMEGA32__setSDA_2:
;__ea_atmega32_gpio.c,79 :: 		static void _setSDA_2 (uint8_t value)   { PORTC1_bit = value; }
0x01F0	0xFA20    	BST        R2, 0
0x01F2	0xB3B5    	IN         R27, PORTC1_bit+0
0x01F4	0xF9B1    	BLD        R27, 1
0x01F6	0xBBB5    	OUT        PORTC1_bit+0, R27
L_end__setSDA_2:
0x01F8	0x9508    	RET
; end of easyavr_v7_ATMEGA32__setSDA_2
easyavr_v7_ATMEGA32__setAN_3:
;__ea_atmega32_gpio.c,93 :: 		static void _setAN_3  (uint8_t value)   { PORTA4_bit = value; }
0x0204	0xFA20    	BST        R2, 0
0x0206	0xB3BB    	IN         R27, PORTA4_bit+0
0x0208	0xF9B4    	BLD        R27, 4
0x020A	0xBBBB    	OUT        PORTA4_bit+0, R27
L_end__setAN_3:
0x020C	0x9508    	RET
; end of easyavr_v7_ATMEGA32__setAN_3
easyavr_v7_ATMEGA32__setRST_3:
;__ea_atmega32_gpio.c,94 :: 		static void _setRST_3 (uint8_t value)   { PORTB0_bit = value; }
0x0218	0xFA20    	BST        R2, 0
0x021A	0xB3B8    	IN         R27, PORTB0_bit+0
0x021C	0xF9B0    	BLD        R27, 0
0x021E	0xBBB8    	OUT        PORTB0_bit+0, R27
L_end__setRST_3:
0x0220	0x9508    	RET
; end of easyavr_v7_ATMEGA32__setRST_3
easyavr_v7_ATMEGA32__setCS_3:
;__ea_atmega32_gpio.c,95 :: 		static void _setCS_3  (uint8_t value)   { PORTB4_bit = value; }
0x020E	0xFA20    	BST        R2, 0
0x0210	0xB3B8    	IN         R27, PORTB4_bit+0
0x0212	0xF9B4    	BLD        R27, 4
0x0214	0xBBB8    	OUT        PORTB4_bit+0, R27
L_end__setCS_3:
0x0216	0x9508    	RET
; end of easyavr_v7_ATMEGA32__setCS_3
easyavr_v7_ATMEGA32__setSCK_3:
;__ea_atmega32_gpio.c,96 :: 		static void _setSCK_3 (uint8_t value)   { PORTB7_bit = value; }
0x031A	0xFA20    	BST        R2, 0
0x031C	0xB3B8    	IN         R27, PORTB7_bit+0
0x031E	0xF9B7    	BLD        R27, 7
0x0320	0xBBB8    	OUT        PORTB7_bit+0, R27
L_end__setSCK_3:
0x0322	0x9508    	RET
; end of easyavr_v7_ATMEGA32__setSCK_3
easyavr_v7_ATMEGA32__setMISO_3:
;__ea_atmega32_gpio.c,97 :: 		static void _setMISO_3(uint8_t value)   { PORTB6_bit = value; }
0x0310	0xFA20    	BST        R2, 0
0x0312	0xB3B8    	IN         R27, PORTB6_bit+0
0x0314	0xF9B6    	BLD        R27, 6
0x0316	0xBBB8    	OUT        PORTB6_bit+0, R27
L_end__setMISO_3:
0x0318	0x9508    	RET
; end of easyavr_v7_ATMEGA32__setMISO_3
easyavr_v7_ATMEGA32__setMOSI_3:
;__ea_atmega32_gpio.c,98 :: 		static void _setMOSI_3(uint8_t value)   { PORTB5_bit = value; }
0x0324	0xFA20    	BST        R2, 0
0x0326	0xB3B8    	IN         R27, PORTB5_bit+0
0x0328	0xF9B5    	BLD        R27, 5
0x032A	0xBBB8    	OUT        PORTB5_bit+0, R27
L_end__setMOSI_3:
0x032C	0x9508    	RET
; end of easyavr_v7_ATMEGA32__setMOSI_3
easyavr_v7_ATMEGA32__setPWM_3:
;__ea_atmega32_gpio.c,99 :: 		static void _setPWM_3 (uint8_t value)   { PORTB3_bit = value; }
0x0338	0xFA20    	BST        R2, 0
0x033A	0xB3B8    	IN         R27, PORTB3_bit+0
0x033C	0xF9B3    	BLD        R27, 3
0x033E	0xBBB8    	OUT        PORTB3_bit+0, R27
L_end__setPWM_3:
0x0340	0x9508    	RET
; end of easyavr_v7_ATMEGA32__setPWM_3
easyavr_v7_ATMEGA32__setINT_3:
;__ea_atmega32_gpio.c,100 :: 		static void _setINT_3 (uint8_t value)   { PORTB2_bit = value; }
0x032E	0xFA20    	BST        R2, 0
0x0330	0xB3B8    	IN         R27, PORTB2_bit+0
0x0332	0xF9B2    	BLD        R27, 2
0x0334	0xBBB8    	OUT        PORTB2_bit+0, R27
L_end__setINT_3:
0x0336	0x9508    	RET
; end of easyavr_v7_ATMEGA32__setINT_3
easyavr_v7_ATMEGA32__setRX_3:
;__ea_atmega32_gpio.c,101 :: 		static void _setRX_3  (uint8_t value)   { PORTD2_bit = value; }
0x0306	0xFA20    	BST        R2, 0
0x0308	0xB3B2    	IN         R27, PORTD2_bit+0
0x030A	0xF9B2    	BLD        R27, 2
0x030C	0xBBB2    	OUT        PORTD2_bit+0, R27
L_end__setRX_3:
0x030E	0x9508    	RET
; end of easyavr_v7_ATMEGA32__setRX_3
easyavr_v7_ATMEGA32__setTX_3:
;__ea_atmega32_gpio.c,102 :: 		static void _setTX_3  (uint8_t value)   { PORTD3_bit = value; }
0x0268	0xFA20    	BST        R2, 0
0x026A	0xB3B2    	IN         R27, PORTD3_bit+0
0x026C	0xF9B3    	BLD        R27, 3
0x026E	0xBBB2    	OUT        PORTD3_bit+0, R27
L_end__setTX_3:
0x0270	0x9508    	RET
; end of easyavr_v7_ATMEGA32__setTX_3
easyavr_v7_ATMEGA32__setSCL_3:
;__ea_atmega32_gpio.c,103 :: 		static void _setSCL_3 (uint8_t value)   { PORTC0_bit = value; }
0x025E	0xFA20    	BST        R2, 0
0x0260	0xB3B5    	IN         R27, PORTC0_bit+0
0x0262	0xF9B0    	BLD        R27, 0
0x0264	0xBBB5    	OUT        PORTC0_bit+0, R27
L_end__setSCL_3:
0x0266	0x9508    	RET
; end of easyavr_v7_ATMEGA32__setSCL_3
easyavr_v7_ATMEGA32__setSDA_3:
;__ea_atmega32_gpio.c,104 :: 		static void _setSDA_3 (uint8_t value)   { PORTC1_bit = value; }
0x0272	0xFA20    	BST        R2, 0
0x0274	0xB3B5    	IN         R27, PORTC1_bit+0
0x0276	0xF9B1    	BLD        R27, 1
0x0278	0xBBB5    	OUT        PORTC1_bit+0, R27
L_end__setSDA_3:
0x027A	0x9508    	RET
; end of easyavr_v7_ATMEGA32__setSDA_3
_applicationInit:
;Click_UART1Wire_AVR.c,44 :: 		void applicationInit()
;Click_UART1Wire_AVR.c,46 :: 		uart1wire_uartDriverInit( (T_UART1WIRE_P)&_MIKROBUS1_GPIO, (T_UART1WIRE_P)&_MIKROBUS1_UART );
0x1442	0x922F    	PUSH       R2
0x1444	0x923F    	PUSH       R3
0x1446	0x924F    	PUSH       R4
0x1448	0x925F    	PUSH       R5
0x144A	0xE5B3    	LDI        R27, lo_addr(__MIKROBUS1_UART+0)
0x144C	0x2E4B    	MOV        R4, R27
0x144E	0xE1B5    	LDI        R27, hi_addr(__MIKROBUS1_UART+0)
0x1450	0x2E5B    	MOV        R5, R27
0x1452	0xE1B7    	LDI        R27, lo_addr(__MIKROBUS1_GPIO+0)
0x1454	0x2E2B    	MOV        R2, R27
0x1456	0xE1B5    	LDI        R27, hi_addr(__MIKROBUS1_GPIO+0)
0x1458	0x2E3B    	MOV        R3, R27
0x145A	0xDCDF    	RCALL      _uart1wire_uartDriverInit+0
;Click_UART1Wire_AVR.c,49 :: 		UCSRB |= ( 1 << RXCIE );
0x145C	0xB1BA    	IN         R27, UCSRB+0
0x145E	0x68B0    	SBR        R27, 128
0x1460	0xB9BA    	OUT        UCSRB+0, R27
;Click_UART1Wire_AVR.c,50 :: 		SREG  |= ( 1 << SREG_I );
0x1462	0xB70F    	IN         R16, SREG+0
0x1464	0x6800    	ORI        R16, 128
0x1466	0xBF0F    	OUT        SREG+0, R16
;Click_UART1Wire_AVR.c,53 :: 		uart1wire_reset();
0x1468	0xDC71    	RCALL      _uart1wire_reset+0
;Click_UART1Wire_AVR.c,54 :: 		uart1wire_goToDataMode();
0x146A	0xDC6A    	RCALL      _uart1wire_goToDataMode+0
;Click_UART1Wire_AVR.c,55 :: 		Delay_10ms();
0x146C	0xDC7C    	RCALL      _Delay_10ms+0
;Click_UART1Wire_AVR.c,56 :: 		uart1wire_writeCommand(_UART1WIRE_SKIP_ROM);
0x146E	0xECBC    	LDI        R27, 204
0x1470	0x2E2B    	MOV        R2, R27
0x1472	0xDC77    	RCALL      _uart1wire_writeCommand+0
;Click_UART1Wire_AVR.c,57 :: 		uart1wire_writeCommand( 0x4E );
0x1474	0xE4BE    	LDI        R27, 78
0x1476	0x2E2B    	MOV        R2, R27
0x1478	0xDC74    	RCALL      _uart1wire_writeCommand+0
;Click_UART1Wire_AVR.c,58 :: 		uart1wire_writeCommand( 0x00 );
0x147A	0x2422    	CLR        R2
0x147C	0xDC72    	RCALL      _uart1wire_writeCommand+0
;Click_UART1Wire_AVR.c,59 :: 		uart1wire_writeCommand( 0x00 );
0x147E	0x2422    	CLR        R2
0x1480	0xDC70    	RCALL      _uart1wire_writeCommand+0
;Click_UART1Wire_AVR.c,60 :: 		uart1wire_writeCommand( 0x60 );
0x1482	0xE6B0    	LDI        R27, 96
0x1484	0x2E2B    	MOV        R2, R27
0x1486	0xDC6D    	RCALL      _uart1wire_writeCommand+0
;Click_UART1Wire_AVR.c,61 :: 		}
L_end_applicationInit:
0x1488	0x905F    	POP        R5
0x148A	0x904F    	POP        R4
0x148C	0x903F    	POP        R3
0x148E	0x902F    	POP        R2
0x1490	0x9508    	RET
; end of _applicationInit
_uart1wire_uartDriverInit:
;__uart1wire_Driver.c,66 :: 		void uart1wire_uartDriverInit(T_UART1WIRE_P gpioObj, T_UART1WIRE_P uartObj)
;__uart1wire_Driver.c,68 :: 		hal_uartMap( (T_HAL_P)uartObj );
0x0E1A	0x923F    	PUSH       R3
0x0E1C	0x922F    	PUSH       R2
0x0E1E	0x0112    	MOVW       R2, R4
0x0E20	0xDF60    	RCALL      __uart1wire_Driver_hal_uartMap+0
0x0E22	0x902F    	POP        R2
0x0E24	0x903F    	POP        R3
;__uart1wire_Driver.c,69 :: 		hal_gpioMap( (T_HAL_P)gpioObj );
0x0E26	0xDF5C    	RCALL      __uart1wire_Driver_hal_gpioMap+0
;__uart1wire_Driver.c,70 :: 		}
L_end_uart1wire_uartDriverInit:
0x0E28	0x9508    	RET
; end of _uart1wire_uartDriverInit
__uart1wire_Driver_hal_uartMap:
;__hal_avr.c,157 :: 		static void hal_uartMap(T_HAL_P uartObj)
;__hal_avr.c,161 :: 		fp_uartWrite = tmp->uartWrite;
0x0CE2	0x01F1    	MOVW       R30, R2
0x0CE4	0x9105    	LPM        R16, Z+
0x0CE6	0x9115    	LPM        R17, Z+
0x0CE8	0x00A89300  	STS        __uart1wire_Driver_fp_uartWrite+0, R16
0x0CEC	0x00A99310  	STS        __uart1wire_Driver_fp_uartWrite+1, R17
;__hal_avr.c,162 :: 		fp_uartRead  = tmp->uartRead;
0x0CF0	0x01F1    	MOVW       R30, R2
0x0CF2	0x9632    	ADIW       R30, 2
0x0CF4	0x9105    	LPM        R16, Z+
0x0CF6	0x9115    	LPM        R17, Z+
0x0CF8	0x00A39300  	STS        __uart1wire_Driver_fp_uartRead+0, R16
0x0CFC	0x00A49310  	STS        __uart1wire_Driver_fp_uartRead+1, R17
;__hal_avr.c,163 :: 		fp_uartReady = tmp->uartReady;
0x0D00	0x01F1    	MOVW       R30, R2
0x0D02	0x9634    	ADIW       R30, 4
0x0D04	0x9105    	LPM        R16, Z+
0x0D06	0x9115    	LPM        R17, Z+
0x0D08	0x00A59300  	STS        __uart1wire_Driver_fp_uartReady+0, R16
0x0D0C	0x00A69310  	STS        __uart1wire_Driver_fp_uartReady+1, R17
;__hal_avr.c,164 :: 		}
L_end_hal_uartMap:
0x0D10	0x9508    	RET
; end of __uart1wire_Driver_hal_uartMap
__uart1wire_Driver_hal_gpioMap:
;__uart1wire_hal.c,321 :: 		static void hal_gpioMap(T_HAL_P gpioObj)
;__uart1wire_hal.c,397 :: 		}
L_end_hal_gpioMap:
0x0CE0	0x9508    	RET
; end of __uart1wire_Driver_hal_gpioMap
_uart1wire_reset:
;__uart1wire_Driver.c,96 :: 		void uart1wire_reset()
;__uart1wire_Driver.c,98 :: 		hal_uartWrite( _UART1WIRE_COMMAND_MODE );
0x0D4C	0x922F    	PUSH       R2
0x0D4E	0xEEB3    	LDI        R27, 227
0x0D50	0x2E2B    	MOV        R2, R27
0x0D52	0xDFDF    	RCALL      __uart1wire_Driver_hal_uartWrite+0
;__uart1wire_Driver.c,99 :: 		Delay_1ms();
0x0D54	0xDFEE    	RCALL      _Delay_1ms+0
;__uart1wire_Driver.c,100 :: 		Delay_1ms();
0x0D56	0xDFED    	RCALL      _Delay_1ms+0
;__uart1wire_Driver.c,101 :: 		hal_uartWrite( _UART1WIRE_RESET );
0x0D58	0xECB1    	LDI        R27, 193
0x0D5A	0x2E2B    	MOV        R2, R27
0x0D5C	0xDFDA    	RCALL      __uart1wire_Driver_hal_uartWrite+0
;__uart1wire_Driver.c,102 :: 		}
L_end_uart1wire_reset:
0x0D5E	0x902F    	POP        R2
0x0D60	0x9508    	RET
; end of _uart1wire_reset
__uart1wire_Driver_hal_uartWrite:
;__hal_avr.c,166 :: 		static void hal_uartWrite(uint8_t input)
;__hal_avr.c,168 :: 		fp_uartWrite(input);
0x0D12	0x00A891E0  	LDS        R30, __uart1wire_Driver_fp_uartWrite+0
0x0D16	0x00A991F0  	LDS        R31, __uart1wire_Driver_fp_uartWrite+1
0x0D1A	0x9509    	ICALL
;__hal_avr.c,169 :: 		}
L_end_hal_uartWrite:
0x0D1C	0x9508    	RET
; end of __uart1wire_Driver_hal_uartWrite
_Delay_1ms:
;__Lib_Delays.c,34 :: 		void Delay_1ms() {
;__Lib_Delays.c,35 :: 		Delay_ms(1);
0x0D32	0xE01B    	LDI        R17, 11
0x0D34	0xE603    	LDI        R16, 99
L_Delay_1ms14:
0x0D36	0x950A    	DEC        R16
0x0D38	0xF7F1    	BRNE       L_Delay_1ms14
0x0D3A	0x951A    	DEC        R17
0x0D3C	0xF7E1    	BRNE       L_Delay_1ms14
;__Lib_Delays.c,36 :: 		}
L_end_Delay_1ms:
0x0D3E	0x9508    	RET
; end of _Delay_1ms
_uart1wire_goToDataMode:
;__uart1wire_Driver.c,91 :: 		void uart1wire_goToDataMode()
;__uart1wire_Driver.c,93 :: 		hal_uartWrite( _UART1WIRE_DATA_MODE );
0x0D40	0x922F    	PUSH       R2
0x0D42	0xEEB1    	LDI        R27, 225
0x0D44	0x2E2B    	MOV        R2, R27
0x0D46	0xDFE5    	RCALL      __uart1wire_Driver_hal_uartWrite+0
;__uart1wire_Driver.c,94 :: 		}
L_end_uart1wire_goToDataMode:
0x0D48	0x902F    	POP        R2
0x0D4A	0x9508    	RET
; end of _uart1wire_goToDataMode
_Delay_10ms:
;__Lib_Delays.c,50 :: 		void Delay_10ms() {
;__Lib_Delays.c,51 :: 		Delay_ms(10);
0x0D66	0xE618    	LDI        R17, 104
0x0D68	0xEE05    	LDI        R16, 229
L_Delay_10ms22:
0x0D6A	0x950A    	DEC        R16
0x0D6C	0xF7F1    	BRNE       L_Delay_10ms22
0x0D6E	0x951A    	DEC        R17
0x0D70	0xF7E1    	BRNE       L_Delay_10ms22
;__Lib_Delays.c,52 :: 		}
L_end_Delay_10ms:
0x0D72	0x9508    	RET
; end of _Delay_10ms
_uart1wire_writeCommand:
;__uart1wire_Driver.c,76 :: 		void uart1wire_writeCommand(uint8_t input)
;__uart1wire_Driver.c,78 :: 		hal_uartWrite( input );
0x0D62	0xDFD7    	RCALL      __uart1wire_Driver_hal_uartWrite+0
;__uart1wire_Driver.c,79 :: 		}
L_end_uart1wire_writeCommand:
0x0D64	0x9508    	RET
; end of _uart1wire_writeCommand
_applicationTask:
;Click_UART1Wire_AVR.c,63 :: 		void applicationTask()
;Click_UART1Wire_AVR.c,66 :: 		uart1wire_reset();
0x1344	0x922F    	PUSH       R2
0x1346	0x923F    	PUSH       R3
0x1348	0x924F    	PUSH       R4
0x134A	0x925F    	PUSH       R5
0x134C	0x926F    	PUSH       R6
0x134E	0x927F    	PUSH       R7
0x1350	0xDCFD    	RCALL      _uart1wire_reset+0
;Click_UART1Wire_AVR.c,67 :: 		uart1wire_goToDataMode();
0x1352	0xDCF6    	RCALL      _uart1wire_goToDataMode+0
;Click_UART1Wire_AVR.c,68 :: 		Delay_10ms();
0x1354	0xDD08    	RCALL      _Delay_10ms+0
;Click_UART1Wire_AVR.c,69 :: 		uart1wire_writeCommand(_UART1WIRE_SKIP_ROM);
0x1356	0xECBC    	LDI        R27, 204
0x1358	0x2E2B    	MOV        R2, R27
0x135A	0xDD03    	RCALL      _uart1wire_writeCommand+0
;Click_UART1Wire_AVR.c,70 :: 		uart1wire_writeCommand( 0x44 );
0x135C	0xE4B4    	LDI        R27, 68
0x135E	0x2E2B    	MOV        R2, R27
0x1360	0xDD00    	RCALL      _uart1wire_writeCommand+0
;Click_UART1Wire_AVR.c,71 :: 		Delay_ms( 750 );
0x1362	0xE12F    	LDI        R18, 31
0x1364	0xE711    	LDI        R17, 113
0x1366	0xE10F    	LDI        R16, 31
L_applicationTask2:
0x1368	0x950A    	DEC        R16
0x136A	0xF7F1    	BRNE       L_applicationTask2
0x136C	0x951A    	DEC        R17
0x136E	0xF7E1    	BRNE       L_applicationTask2
0x1370	0x952A    	DEC        R18
0x1372	0xF7D1    	BRNE       L_applicationTask2
0x1374	0x0000    	NOP
;Click_UART1Wire_AVR.c,74 :: 		uart1wire_reset();
0x1376	0xDCEA    	RCALL      _uart1wire_reset+0
;Click_UART1Wire_AVR.c,75 :: 		uart1wire_goToDataMode();
0x1378	0xDCE3    	RCALL      _uart1wire_goToDataMode+0
;Click_UART1Wire_AVR.c,76 :: 		Delay_10ms();
0x137A	0xDCF5    	RCALL      _Delay_10ms+0
;Click_UART1Wire_AVR.c,77 :: 		uart1wire_writeCommand(_UART1WIRE_SKIP_ROM);
0x137C	0xECBC    	LDI        R27, 204
0x137E	0x2E2B    	MOV        R2, R27
0x1380	0xDCF0    	RCALL      _uart1wire_writeCommand+0
;Click_UART1Wire_AVR.c,78 :: 		uart1wire_writeCommand( 0xBE );
0x1382	0xEBBE    	LDI        R27, 190
0x1384	0x2E2B    	MOV        R2, R27
0x1386	0xDCED    	RCALL      _uart1wire_writeCommand+0
;Click_UART1Wire_AVR.c,79 :: 		Delay_10ms();
0x1388	0xDCEE    	RCALL      _Delay_10ms+0
;Click_UART1Wire_AVR.c,81 :: 		uart1wire_readData(&dataBuffer[0], 8);
0x138A	0xE0B8    	LDI        R27, 8
0x138C	0x2E4B    	MOV        R4, R27
0x138E	0xE9B1    	LDI        R27, lo_addr(_dataBuffer+0)
0x1390	0x2E2B    	MOV        R2, R27
0x1392	0xE0B0    	LDI        R27, hi_addr(_dataBuffer+0)
0x1394	0x2E3B    	MOV        R3, R27
0x1396	0xDF6E    	RCALL      _uart1wire_readData+0
;Click_UART1Wire_AVR.c,83 :: 		Temp = dataBuffer[ 1 ];
0x1398	0x00929100  	LDS        R16, _dataBuffer+1
0x139C	0x00E39300  	STS        _Temp+0, R16
0x13A0	0xE0B0    	LDI        R27, 0
0x13A2	0x00E493B0  	STS        _Temp+1, R27
;Click_UART1Wire_AVR.c,84 :: 		Temp = Temp << 8;
0x13A6	0x00E39100  	LDS        R16, _Temp+0
0x13AA	0x00E49110  	LDS        R17, _Temp+1
0x13AE	0x2F30    	MOV        R19, R16
0x13B0	0x2722    	CLR        R18
0x13B2	0x00E39320  	STS        _Temp+0, R18
0x13B6	0x00E49330  	STS        _Temp+1, R19
;Click_UART1Wire_AVR.c,85 :: 		Temp = Temp | dataBuffer[ 0 ];
0x13BA	0x00919100  	LDS        R16, _dataBuffer+0
0x13BE	0xE010    	LDI        R17, 0
0x13C0	0x2B02    	OR         R16, R18
0x13C2	0x2B13    	OR         R17, R19
0x13C4	0x00E39300  	STS        _Temp+0, R16
0x13C8	0x00E49310  	STS        _Temp+1, R17
;Click_UART1Wire_AVR.c,87 :: 		fTemp = Temp * 0.0625;
0x13CC	0xE020    	LDI        R18, 0
0x13CE	0x2F32    	MOV        R19, R18
0x13D0	0xDD92    	RCALL      _float_ulong2fp+0
0x13D2	0xE040    	LDI        R20, 0
0x13D4	0xE050    	LDI        R21, 0
0x13D6	0xE860    	LDI        R22, 128
0x13D8	0xE37D    	LDI        R23, 61
0x13DA	0xDC57    	RCALL      _float_fpmul1+0
0x13DC	0x00DF9300  	STS        _fTemp+0, R16
0x13E0	0x00E09310  	STS        _fTemp+1, R17
0x13E4	0x00E19320  	STS        _fTemp+2, R18
0x13E8	0x00E29330  	STS        _fTemp+3, R19
;Click_UART1Wire_AVR.c,88 :: 		mikrobus_logWrite(" Temperature : ", _LOG_TEXT);
0x13EC	0xE0B1    	LDI        R27, 1
0x13EE	0x2E4B    	MOV        R4, R27
0x13F0	0xE6BB    	LDI        R27, lo_addr(?lstr2_Click_UART1Wire_AVR+0)
0x13F2	0x2E2B    	MOV        R2, R27
0x13F4	0xE0B0    	LDI        R27, hi_addr(?lstr2_Click_UART1Wire_AVR+0)
0x13F6	0x2E3B    	MOV        R3, R27
0x13F8	0xDD18    	RCALL      _mikrobus_logWrite+0
;Click_UART1Wire_AVR.c,89 :: 		FloatToStr(fTemp, demoText);
0x13FA	0xEABD    	LDI        R27, lo_addr(_demoText+0)
0x13FC	0x2E6B    	MOV        R6, R27
0x13FE	0xE0B0    	LDI        R27, hi_addr(_demoText+0)
0x1400	0x2E7B    	MOV        R7, R27
0x1402	0x00DF9020  	LDS        R2, _fTemp+0
0x1406	0x00E09030  	LDS        R3, _fTemp+1
0x140A	0x00E19040  	LDS        R4, _fTemp+2
0x140E	0x00E29050  	LDS        R5, _fTemp+3
0x1412	0xDD7A    	RCALL      _FloatToStr+0
;Click_UART1Wire_AVR.c,90 :: 		mikrobus_logWrite(demoText, _LOG_LINE);
0x1414	0xE0B2    	LDI        R27, 2
0x1416	0x2E4B    	MOV        R4, R27
0x1418	0xEABD    	LDI        R27, lo_addr(_demoText+0)
0x141A	0x2E2B    	MOV        R2, R27
0x141C	0xE0B0    	LDI        R27, hi_addr(_demoText+0)
0x141E	0x2E3B    	MOV        R3, R27
0x1420	0xDD04    	RCALL      _mikrobus_logWrite+0
;Click_UART1Wire_AVR.c,92 :: 		Delay_ms( 1000 );
0x1422	0xE229    	LDI        R18, 41
0x1424	0xE916    	LDI        R17, 150
0x1426	0xE800    	LDI        R16, 128
L_applicationTask4:
0x1428	0x950A    	DEC        R16
0x142A	0xF7F1    	BRNE       L_applicationTask4
0x142C	0x951A    	DEC        R17
0x142E	0xF7E1    	BRNE       L_applicationTask4
0x1430	0x952A    	DEC        R18
0x1432	0xF7D1    	BRNE       L_applicationTask4
;Click_UART1Wire_AVR.c,93 :: 		}
L_end_applicationTask:
0x1434	0x907F    	POP        R7
0x1436	0x906F    	POP        R6
0x1438	0x905F    	POP        R5
0x143A	0x904F    	POP        R4
0x143C	0x903F    	POP        R3
0x143E	0x902F    	POP        R2
0x1440	0x9508    	RET
; end of _applicationTask
_uart1wire_readData:
0x1274	0x93CF    	PUSH       R28
0x1276	0x93DF    	PUSH       R29
0x1278	0xB7CD    	IN         R28, SPL+0
0x127A	0xB7DE    	IN         R29, SPL+1
0x127C	0x9721    	SBIW       R28, 1
0x127E	0xBFCD    	OUT        SPL+0, R28
0x1280	0xBFDE    	OUT        SPL+1, R29
0x1282	0x9621    	ADIW       R28, 1
;__uart1wire_Driver.c,110 :: 		void uart1wire_readData(uint8_t *buf, uint8_t nData)
;__uart1wire_Driver.c,114 :: 		for(cnt = 0; cnt < nData; cnt++)
0x1284	0xE0B0    	LDI        R27, 0
0x1286	0x83B8    	STD        Y+0, R27
L_uart1wire_readData0:
0x1288	0x8108    	LDD        R16, Y+0
0x128A	0x1504    	CP         R16, R4
0x128C	0xF4F8    	BRSH       L_uart1wire_readData1
L__uart1wire_readData19:
;__uart1wire_Driver.c,116 :: 		_readyFlag = 0;
0x128E	0xE0B0    	LDI        R27, 0
0x1290	0x006A93B0  	STS        __uart1wire_Driver__readyFlag+0, R27
;__uart1wire_Driver.c,117 :: 		hal_uartWrite(_UART1WIRE_READ_SEQ);
0x1294	0x924F    	PUSH       R4
0x1296	0x923F    	PUSH       R3
0x1298	0x922F    	PUSH       R2
0x129A	0xEFBF    	LDI        R27, 255
0x129C	0x2E2B    	MOV        R2, R27
0x129E	0xDD39    	RCALL      __uart1wire_Driver_hal_uartWrite+0
0x12A0	0x902F    	POP        R2
0x12A2	0x903F    	POP        R3
0x12A4	0x904F    	POP        R4
;__uart1wire_Driver.c,118 :: 		while(1)
L_uart1wire_readData3:
;__uart1wire_Driver.c,120 :: 		if(_readyFlag == 1)
0x12A6	0x006A9100  	LDS        R16, __uart1wire_Driver__readyFlag+0
0x12AA	0x3001    	CPI        R16, 1
0x12AC	0xF449    	BRNE       L_uart1wire_readData5
L__uart1wire_readData20:
;__uart1wire_Driver.c,122 :: 		buf[ cnt ] = _readData;
0x12AE	0x8108    	LDD        R16, Y+0
0x12B0	0x2FE0    	MOV        R30, R16
0x12B2	0xE0F0    	LDI        R31, 0
0x12B4	0x0DE2    	ADD        R30, R2
0x12B6	0x1DF3    	ADC        R31, R3
0x12B8	0x00AC9100  	LDS        R16, __uart1wire_Driver__readData+0
0x12BC	0x8300    	ST         Z, R16
;__uart1wire_Driver.c,123 :: 		break;
0x12BE	0xC001    	RJMP       L_uart1wire_readData4
;__uart1wire_Driver.c,124 :: 		}
L_uart1wire_readData5:
;__uart1wire_Driver.c,125 :: 		}
0x12C0	0xCFF2    	RJMP       L_uart1wire_readData3
L_uart1wire_readData4:
;__uart1wire_Driver.c,126 :: 		Delay_10ms();
0x12C2	0xDD51    	RCALL      _Delay_10ms+0
;__uart1wire_Driver.c,114 :: 		for(cnt = 0; cnt < nData; cnt++)
0x12C4	0x8108    	LDD        R16, Y+0
0x12C6	0x5F0F    	SUBI       R16, 255
0x12C8	0x8308    	STD        Y+0, R16
;__uart1wire_Driver.c,127 :: 		}
0x12CA	0xCFDE    	RJMP       L_uart1wire_readData0
L_uart1wire_readData1:
;__uart1wire_Driver.c,128 :: 		}
L_end_uart1wire_readData:
0x12CC	0xBFCD    	OUT        SPL+0, R28
0x12CE	0xBFDE    	OUT        SPL+1, R29
0x12D0	0x91DF    	POP        R29
0x12D2	0x91CF    	POP        R28
0x12D4	0x9508    	RET
; end of _uart1wire_readData
_FloatToStr:
0x0F08	0x93CF    	PUSH       R28
0x0F0A	0x93DF    	PUSH       R29
0x0F0C	0xB7CD    	IN         R28, SPL+0
0x0F0E	0xB7DE    	IN         R29, SPL+1
0x0F10	0x9726    	SBIW       R28, 6
0x0F12	0xBFCD    	OUT        SPL+0, R28
0x0F14	0xBFDE    	OUT        SPL+1, R29
0x0F16	0x9621    	ADIW       R28, 1
;__Lib_Conversions.c,472 :: 		
;__Lib_Conversions.c,474 :: 		
0x0F18	0x922F    	PUSH       R2
0x0F1A	0x923F    	PUSH       R3
0x0F1C	0x924F    	PUSH       R4
0x0F1E	0x925F    	PUSH       R5
0x0F20	0xE0B0    	LDI        R27, 0
0x0F22	0x83BC    	STD        Y+4, R27
0x0F24	0xE0B0    	LDI        R27, 0
0x0F26	0x83BD    	STD        Y+5, R27
;__Lib_Conversions.c,476 :: 		
;__Lib_Conversions.c,479 :: 		
0x0F28	0x8228    	STD        Y+0, R2
0x0F2A	0x8239    	STD        Y+1, R3
0x0F2C	0x824A    	STD        Y+2, R4
0x0F2E	0x825B    	STD        Y+3, R5
;__Lib_Conversions.c,480 :: 		
0x0F30	0x8108    	LDD        R16, Y+0
0x0F32	0x8119    	LDD        R17, Y+1
0x0F34	0x812A    	LDD        R18, Y+2
0x0F36	0x813B    	LDD        R19, Y+3
0x0F38	0x3F3F    	CPI        R19, 255
0x0F3A	0xF429    	BRNE       L__FloatToStr185
0x0F3C	0x3F2F    	CPI        R18, 255
0x0F3E	0xF419    	BRNE       L__FloatToStr185
0x0F40	0x3F1F    	CPI        R17, 255
0x0F42	0xF409    	BRNE       L__FloatToStr185
0x0F44	0x3F0F    	CPI        R16, 255
L__FloatToStr185:
0x0F46	0xF441    	BRNE       L_FloatToStr76
L__FloatToStr186:
;__Lib_Conversions.c,481 :: 		
0x0F48	0xE6B4    	LDI        R27, lo_addr(?lstr1___Lib_Conversions+0)
0x0F4A	0x2E4B    	MOV        R4, R27
0x0F4C	0xE0B0    	LDI        R27, hi_addr(?lstr1___Lib_Conversions+0)
0x0F4E	0x2E5B    	MOV        R5, R27
0x0F50	0x0113    	MOVW       R2, R6
0x0F52	0xDEAC    	RCALL      _strcpy+0
;__Lib_Conversions.c,482 :: 		
0x0F54	0xE003    	LDI        R16, 3
0x0F56	0xC184    	RJMP       L_end_FloatToStr
;__Lib_Conversions.c,483 :: 		
L_FloatToStr76:
;__Lib_Conversions.c,484 :: 		
; i start address is: 22 (R22)
0x0F58	0xE061    	LDI        R22, 1
;__Lib_Conversions.c,485 :: 		
0x0F5A	0x018E    	MOVW       R16, R28
0x0F5C	0x01F8    	MOVW       R30, R16
0x0F5E	0x9633    	ADIW       R30, 3
0x0F60	0x8100    	LD         R16, Z
0x0F62	0xFF07    	SBRS       R16, 7
0x0F64	0xC016    	RJMP       L__FloatToStr110
;__Lib_Conversions.c,486 :: 		
0x0F66	0x018E    	MOVW       R16, R28
0x0F68	0x0198    	MOVW       R18, R16
0x0F6A	0x5F2D    	SUBI       R18, 253
0x0F6C	0x4F3F    	SBCI       R19, 255
0x0F6E	0x01F9    	MOVW       R30, R18
0x0F70	0x8100    	LD         R16, Z
0x0F72	0xE8B0    	LDI        R27, 128
0x0F74	0x270B    	EOR        R16, R27
0x0F76	0x01F9    	MOVW       R30, R18
0x0F78	0x8300    	ST         Z, R16
;__Lib_Conversions.c,487 :: 		
0x0F7A	0x2F06    	MOV        R16, R22
0x0F7C	0x5F0F    	SUBI       R16, 255
; i end address is: 22 (R22)
; i start address is: 18 (R18)
0x0F7E	0x2F20    	MOV        R18, R16
;__Lib_Conversions.c,488 :: 		
0x0F80	0x01F3    	MOVW       R30, R6
0x0F82	0xE2BD    	LDI        R27, 45
0x0F84	0x83B0    	ST         Z, R27
0x0F86	0x0183    	MOVW       R16, R6
0x0F88	0x5F0F    	SUBI       R16, 255
0x0F8A	0x4F1F    	SBCI       R17, 255
0x0F8C	0x0138    	MOVW       R6, R16
; i end address is: 18 (R18)
0x0F8E	0x2F42    	MOV        R20, R18
;__Lib_Conversions.c,489 :: 		
0x0F90	0xC001    	RJMP       L_FloatToStr77
L__FloatToStr110:
;__Lib_Conversions.c,485 :: 		
0x0F92	0x2F46    	MOV        R20, R22
;__Lib_Conversions.c,489 :: 		
L_FloatToStr77:
;__Lib_Conversions.c,490 :: 		
; i start address is: 20 (R20)
0x0F94	0x8108    	LDD        R16, Y+0
0x0F96	0x8119    	LDD        R17, Y+1
0x0F98	0x812A    	LDD        R18, Y+2
0x0F9A	0x813B    	LDD        R19, Y+3
0x0F9C	0x3030    	CPI        R19, 0
0x0F9E	0xF429    	BRNE       L__FloatToStr187
0x0FA0	0x3020    	CPI        R18, 0
0x0FA2	0xF419    	BRNE       L__FloatToStr187
0x0FA4	0x3010    	CPI        R17, 0
0x0FA6	0xF409    	BRNE       L__FloatToStr187
0x0FA8	0x3000    	CPI        R16, 0
L__FloatToStr187:
0x0FAA	0xF441    	BRNE       L_FloatToStr78
L__FloatToStr188:
; i end address is: 20 (R20)
;__Lib_Conversions.c,491 :: 		
0x0FAC	0xE6B8    	LDI        R27, lo_addr(?lstr2___Lib_Conversions+0)
0x0FAE	0x2E4B    	MOV        R4, R27
0x0FB0	0xE0B0    	LDI        R27, hi_addr(?lstr2___Lib_Conversions+0)
0x0FB2	0x2E5B    	MOV        R5, R27
0x0FB4	0x0113    	MOVW       R2, R6
0x0FB6	0xDE7A    	RCALL      _strcpy+0
;__Lib_Conversions.c,492 :: 		
0x0FB8	0xE000    	LDI        R16, 0
0x0FBA	0xC152    	RJMP       L_end_FloatToStr
;__Lib_Conversions.c,493 :: 		
L_FloatToStr78:
;__Lib_Conversions.c,494 :: 		
; i start address is: 20 (R20)
0x0FBC	0x8108    	LDD        R16, Y+0
0x0FBE	0x8119    	LDD        R17, Y+1
0x0FC0	0x812A    	LDD        R18, Y+2
0x0FC2	0x813B    	LDD        R19, Y+3
0x0FC4	0x373F    	CPI        R19, 127
0x0FC6	0xF429    	BRNE       L__FloatToStr189
0x0FC8	0x3820    	CPI        R18, 128
0x0FCA	0xF419    	BRNE       L__FloatToStr189
0x0FCC	0x3010    	CPI        R17, 0
0x0FCE	0xF409    	BRNE       L__FloatToStr189
0x0FD0	0x3000    	CPI        R16, 0
L__FloatToStr189:
0x0FD2	0xF451    	BRNE       L_FloatToStr79
L__FloatToStr190:
;__Lib_Conversions.c,495 :: 		
0x0FD4	0x934F    	PUSH       R20
0x0FD6	0xE6B0    	LDI        R27, lo_addr(?lstr3___Lib_Conversions+0)
0x0FD8	0x2E4B    	MOV        R4, R27
0x0FDA	0xE0B0    	LDI        R27, hi_addr(?lstr3___Lib_Conversions+0)
0x0FDC	0x2E5B    	MOV        R5, R27
0x0FDE	0x0113    	MOVW       R2, R6
0x0FE0	0xDE65    	RCALL      _strcpy+0
0x0FE2	0x914F    	POP        R20
;__Lib_Conversions.c,496 :: 		
0x0FE4	0x2F04    	MOV        R16, R20
; i end address is: 20 (R20)
0x0FE6	0xC13C    	RJMP       L_end_FloatToStr
;__Lib_Conversions.c,497 :: 		
L_FloatToStr79:
;__Lib_Conversions.c,505 :: 		
L_FloatToStr80:
0x0FE8	0x925F    	PUSH       R5
0x0FEA	0x924F    	PUSH       R4
0x0FEC	0x923F    	PUSH       R3
0x0FEE	0x922F    	PUSH       R2
0x0FF0	0xE040    	LDI        R20, 0
0x0FF2	0xE050    	LDI        R21, 0
0x0FF4	0xE860    	LDI        R22, 128
0x0FF6	0xE37F    	LDI        R23, 63
0x0FF8	0x8108    	LDD        R16, Y+0
0x0FFA	0x8119    	LDD        R17, Y+1
0x0FFC	0x812A    	LDD        R18, Y+2
0x0FFE	0x813B    	LDD        R19, Y+3
0x1000	0xDE4E    	RCALL      _float_op_less+0
0x1002	0x2800    	OR         R0, R0
0x1004	0xE000    	LDI        R16, 0
0x1006	0xF009    	BREQ       L__FloatToStr191
0x1008	0xE001    	LDI        R16, 1
L__FloatToStr191:
0x100A	0x902F    	POP        R2
0x100C	0x903F    	POP        R3
0x100E	0x904F    	POP        R4
0x1010	0x905F    	POP        R5
0x1012	0x2300    	TST        R16
0x1014	0xF0C9    	BREQ       L_FloatToStr81
L__FloatToStr192:
;__Lib_Conversions.c,506 :: 		
0x1016	0x925F    	PUSH       R5
0x1018	0x924F    	PUSH       R4
0x101A	0x923F    	PUSH       R3
0x101C	0x922F    	PUSH       R2
0x101E	0x8108    	LDD        R16, Y+0
0x1020	0x8119    	LDD        R17, Y+1
0x1022	0x812A    	LDD        R18, Y+2
0x1024	0x813B    	LDD        R19, Y+3
0x1026	0xE040    	LDI        R20, 0
0x1028	0xE050    	LDI        R21, 0
0x102A	0xE260    	LDI        R22, 32
0x102C	0xE471    	LDI        R23, 65
0x102E	0xDE2D    	RCALL      _float_fpmul1+0
0x1030	0x902F    	POP        R2
0x1032	0x903F    	POP        R3
0x1034	0x904F    	POP        R4
0x1036	0x905F    	POP        R5
0x1038	0x8308    	STD        Y+0, R16
0x103A	0x8319    	STD        Y+1, R17
0x103C	0x832A    	STD        Y+2, R18
0x103E	0x833B    	STD        Y+3, R19
;__Lib_Conversions.c,507 :: 		
0x1040	0x810D    	LDD        R16, Y+5
0x1042	0x5001    	SUBI       R16, 1
0x1044	0x830D    	STD        Y+5, R16
;__Lib_Conversions.c,508 :: 		
0x1046	0xCFD0    	RJMP       L_FloatToStr80
L_FloatToStr81:
;__Lib_Conversions.c,513 :: 		
L_FloatToStr82:
0x1048	0x925F    	PUSH       R5
0x104A	0x924F    	PUSH       R4
0x104C	0x923F    	PUSH       R3
0x104E	0x922F    	PUSH       R2
0x1050	0xE040    	LDI        R20, 0
0x1052	0xE050    	LDI        R21, 0
0x1054	0xE260    	LDI        R22, 32
0x1056	0xE471    	LDI        R23, 65
0x1058	0x8108    	LDD        R16, Y+0
0x105A	0x8119    	LDD        R17, Y+1
0x105C	0x812A    	LDD        R18, Y+2
0x105E	0x813B    	LDD        R19, Y+3
0x1060	0xDA2F    	RCALL      _float_op_gequ+0
0x1062	0x2800    	OR         R0, R0
0x1064	0xE000    	LDI        R16, 0
0x1066	0xF009    	BREQ       L__FloatToStr193
0x1068	0xE001    	LDI        R16, 1
L__FloatToStr193:
0x106A	0x902F    	POP        R2
0x106C	0x903F    	POP        R3
0x106E	0x904F    	POP        R4
0x1070	0x905F    	POP        R5
0x1072	0x2300    	TST        R16
0x1074	0xF0C9    	BREQ       L_FloatToStr83
L__FloatToStr194:
;__Lib_Conversions.c,514 :: 		
0x1076	0x925F    	PUSH       R5
0x1078	0x924F    	PUSH       R4
0x107A	0x923F    	PUSH       R3
0x107C	0x922F    	PUSH       R2
0x107E	0x8108    	LDD        R16, Y+0
0x1080	0x8119    	LDD        R17, Y+1
0x1082	0x812A    	LDD        R18, Y+2
0x1084	0x813B    	LDD        R19, Y+3
0x1086	0xEC4D    	LDI        R20, 205
0x1088	0xEC5C    	LDI        R21, 204
0x108A	0xEC6C    	LDI        R22, 204
0x108C	0xE37D    	LDI        R23, 61
0x108E	0xDDFD    	RCALL      _float_fpmul1+0
0x1090	0x902F    	POP        R2
0x1092	0x903F    	POP        R3
0x1094	0x904F    	POP        R4
0x1096	0x905F    	POP        R5
0x1098	0x8308    	STD        Y+0, R16
0x109A	0x8319    	STD        Y+1, R17
0x109C	0x832A    	STD        Y+2, R18
0x109E	0x833B    	STD        Y+3, R19
;__Lib_Conversions.c,515 :: 		
0x10A0	0x810D    	LDD        R16, Y+5
0x10A2	0x5F0F    	SUBI       R16, 255
0x10A4	0x830D    	STD        Y+5, R16
;__Lib_Conversions.c,516 :: 		
0x10A6	0xCFD0    	RJMP       L_FloatToStr82
L_FloatToStr83:
;__Lib_Conversions.c,521 :: 		
0x10A8	0x8108    	LDD        R16, Y+0
0x10AA	0x8119    	LDD        R17, Y+1
0x10AC	0x812A    	LDD        R18, Y+2
0x10AE	0x813B    	LDD        R19, Y+3
0x10B0	0x0F00    	LSL        R16
0x10B2	0x1F11    	ROL        R17
0x10B4	0x1F22    	ROL        R18
0x10B6	0x1F33    	ROL        R19
0x10B8	0x8308    	STD        Y+0, R16
0x10BA	0x8319    	STD        Y+1, R17
0x10BC	0x832A    	STD        Y+2, R18
0x10BE	0x833B    	STD        Y+3, R19
;__Lib_Conversions.c,530 :: 		
0x10C0	0x018E    	MOVW       R16, R28
0x10C2	0x01F8    	MOVW       R30, R16
0x10C4	0x9633    	ADIW       R30, 3
0x10C6	0x8100    	LD         R16, Z
0x10C8	0x570F    	SUBI       R16, 127
; d start address is: 20 (R20)
0x10CA	0x2F40    	MOV        R20, R16
;__Lib_Conversions.c,533 :: 		
0x10CC	0x018E    	MOVW       R16, R28
0x10CE	0x01F8    	MOVW       R30, R16
0x10D0	0x9633    	ADIW       R30, 3
0x10D2	0xE0B1    	LDI        R27, 1
0x10D4	0x83B0    	ST         Z, R27
;__Lib_Conversions.c,534 :: 		
0x10D6	0x8108    	LDD        R16, Y+0
0x10D8	0x8119    	LDD        R17, Y+1
0x10DA	0x812A    	LDD        R18, Y+2
0x10DC	0x813B    	LDD        R19, Y+3
0x10DE	0x2FB4    	MOV        R27, R20
0x10E0	0x23BB    	TST        R27
0x10E2	0xF031    	BREQ       L__FloatToStr196
L__FloatToStr195:
0x10E4	0x0F00    	LSL        R16
0x10E6	0x1F11    	ROL        R17
0x10E8	0x1F22    	ROL        R18
0x10EA	0x1F33    	ROL        R19
0x10EC	0x95BA    	DEC        R27
0x10EE	0xF7D1    	BRNE       L__FloatToStr195
L__FloatToStr196:
; d end address is: 20 (R20)
0x10F0	0x8308    	STD        Y+0, R16
0x10F2	0x8319    	STD        Y+1, R17
0x10F4	0x832A    	STD        Y+2, R18
0x10F6	0x833B    	STD        Y+3, R19
;__Lib_Conversions.c,535 :: 		
0x10F8	0x018E    	MOVW       R16, R28
0x10FA	0x01F8    	MOVW       R30, R16
0x10FC	0x9633    	ADIW       R30, 3
0x10FE	0x8100    	LD         R16, Z
0x1100	0x5D00    	SUBI       R16, 208
0x1102	0x01F3    	MOVW       R30, R6
0x1104	0x8300    	ST         Z, R16
0x1106	0x0183    	MOVW       R16, R6
0x1108	0x5F0F    	SUBI       R16, 255
0x110A	0x4F1F    	SBCI       R17, 255
0x110C	0x0138    	MOVW       R6, R16
;__Lib_Conversions.c,536 :: 		
0x110E	0x810D    	LDD        R16, Y+5
0x1110	0x3001    	CPI        R16, 1
0x1112	0xF02C    	BRLT       L__FloatToStr109
L__FloatToStr197:
0x1114	0x811D    	LDD        R17, Y+5
0x1116	0xE006    	LDI        R16, 6
0x1118	0x1701    	CP         R16, R17
0x111A	0xF00C    	BRLT       L__FloatToStr108
L__FloatToStr198:
0x111C	0xC009    	RJMP       L_FloatToStr86
L__FloatToStr109:
L__FloatToStr108:
;__Lib_Conversions.c,537 :: 		
0x111E	0x01F3    	MOVW       R30, R6
0x1120	0xE2BE    	LDI        R27, 46
0x1122	0x83B0    	ST         Z, R27
0x1124	0x0183    	MOVW       R16, R6
0x1126	0x5F0F    	SUBI       R16, 255
0x1128	0x4F1F    	SBCI       R17, 255
0x112A	0x0138    	MOVW       R6, R16
;__Lib_Conversions.c,538 :: 		
0x112C	0xE0B1    	LDI        R27, 1
0x112E	0x83BC    	STD        Y+4, R27
;__Lib_Conversions.c,539 :: 		
L_FloatToStr86:
;__Lib_Conversions.c,540 :: 		
; d start address is: 24 (R24)
0x1130	0xE086    	LDI        R24, 6
; d end address is: 24 (R24)
L_FloatToStr87:
; d start address is: 24 (R24)
0x1132	0x3080    	CPI        R24, 0
0x1134	0xF409    	BRNE       L__FloatToStr199
0x1136	0xC04B    	RJMP       L_FloatToStr88
L__FloatToStr199:
;__Lib_Conversions.c,541 :: 		
0x1138	0x018E    	MOVW       R16, R28
0x113A	0x01F8    	MOVW       R30, R16
0x113C	0x9633    	ADIW       R30, 3
0x113E	0xE0B0    	LDI        R27, 0
0x1140	0x83B0    	ST         Z, R27
;__Lib_Conversions.c,542 :: 		
0x1142	0x8108    	LDD        R16, Y+0
0x1144	0x8119    	LDD        R17, Y+1
0x1146	0x812A    	LDD        R18, Y+2
0x1148	0x813B    	LDD        R19, Y+3
0x114A	0x01A8    	MOVW       R20, R16
0x114C	0x01B9    	MOVW       R22, R18
0x114E	0x0F44    	LSL        R20
0x1150	0x1F55    	ROL        R21
0x1152	0x1F66    	ROL        R22
0x1154	0x1F77    	ROL        R23
0x1156	0x0F44    	LSL        R20
0x1158	0x1F55    	ROL        R21
0x115A	0x1F66    	ROL        R22
0x115C	0x1F77    	ROL        R23
0x115E	0x8108    	LDD        R16, Y+0
0x1160	0x8119    	LDD        R17, Y+1
0x1162	0x812A    	LDD        R18, Y+2
0x1164	0x813B    	LDD        R19, Y+3
0x1166	0x0F04    	ADD        R16, R20
0x1168	0x1F15    	ADC        R17, R21
0x116A	0x1F26    	ADC        R18, R22
0x116C	0x1F37    	ADC        R19, R23
0x116E	0x8308    	STD        Y+0, R16
0x1170	0x8319    	STD        Y+1, R17
0x1172	0x832A    	STD        Y+2, R18
0x1174	0x833B    	STD        Y+3, R19
;__Lib_Conversions.c,543 :: 		
0x1176	0x8108    	LDD        R16, Y+0
0x1178	0x8119    	LDD        R17, Y+1
0x117A	0x812A    	LDD        R18, Y+2
0x117C	0x813B    	LDD        R19, Y+3
0x117E	0x0F00    	LSL        R16
0x1180	0x1F11    	ROL        R17
0x1182	0x1F22    	ROL        R18
0x1184	0x1F33    	ROL        R19
0x1186	0x8308    	STD        Y+0, R16
0x1188	0x8319    	STD        Y+1, R17
0x118A	0x832A    	STD        Y+2, R18
0x118C	0x833B    	STD        Y+3, R19
;__Lib_Conversions.c,544 :: 		
0x118E	0x018E    	MOVW       R16, R28
0x1190	0x01F8    	MOVW       R30, R16
0x1192	0x9633    	ADIW       R30, 3
0x1194	0x8100    	LD         R16, Z
0x1196	0x5D00    	SUBI       R16, 208
0x1198	0x01F3    	MOVW       R30, R6
0x119A	0x8300    	ST         Z, R16
0x119C	0x0183    	MOVW       R16, R6
0x119E	0x5F0F    	SUBI       R16, 255
0x11A0	0x4F1F    	SBCI       R17, 255
0x11A2	0x0138    	MOVW       R6, R16
;__Lib_Conversions.c,545 :: 		
0x11A4	0x810C    	LDD        R16, Y+4
0x11A6	0x3000    	CPI        R16, 0
0x11A8	0xF471    	BRNE       L_FloatToStr90
L__FloatToStr200:
;__Lib_Conversions.c,546 :: 		
0x11AA	0x810D    	LDD        R16, Y+5
0x11AC	0x5001    	SUBI       R16, 1
0x11AE	0x830D    	STD        Y+5, R16
0x11B0	0x3000    	CPI        R16, 0
0x11B2	0xF449    	BRNE       L_FloatToStr91
L__FloatToStr201:
;__Lib_Conversions.c,547 :: 		
0x11B4	0x01F3    	MOVW       R30, R6
0x11B6	0xE2BE    	LDI        R27, 46
0x11B8	0x83B0    	ST         Z, R27
0x11BA	0x0183    	MOVW       R16, R6
0x11BC	0x5F0F    	SUBI       R16, 255
0x11BE	0x4F1F    	SBCI       R17, 255
0x11C0	0x0138    	MOVW       R6, R16
;__Lib_Conversions.c,548 :: 		
0x11C2	0xE0B1    	LDI        R27, 1
0x11C4	0x83BC    	STD        Y+4, R27
;__Lib_Conversions.c,549 :: 		
L_FloatToStr91:
L_FloatToStr90:
;__Lib_Conversions.c,540 :: 		
0x11C6	0x2F08    	MOV        R16, R24
0x11C8	0x5001    	SUBI       R16, 1
; d end address is: 24 (R24)
; d start address is: 16 (R16)
;__Lib_Conversions.c,550 :: 		
0x11CA	0x2F80    	MOV        R24, R16
; d end address is: 16 (R16)
0x11CC	0xCFB2    	RJMP       L_FloatToStr87
L_FloatToStr88:
;__Lib_Conversions.c,551 :: 		
L_FloatToStr92:
0x11CE	0x01F3    	MOVW       R30, R6
0x11D0	0x9731    	SBIW       R30, 1
0x11D2	0x8100    	LD         R16, Z
0x11D4	0x3300    	CPI        R16, 48
0x11D6	0xF429    	BRNE       L_FloatToStr93
L__FloatToStr202:
;__Lib_Conversions.c,552 :: 		
0x11D8	0x0183    	MOVW       R16, R6
0x11DA	0x5001    	SUBI       R16, 1
0x11DC	0x4010    	SBCI       R17, 0
0x11DE	0x0138    	MOVW       R6, R16
0x11E0	0xCFF6    	RJMP       L_FloatToStr92
L_FloatToStr93:
;__Lib_Conversions.c,553 :: 		
0x11E2	0x01F3    	MOVW       R30, R6
0x11E4	0x9731    	SBIW       R30, 1
0x11E6	0x8100    	LD         R16, Z
0x11E8	0x320E    	CPI        R16, 46
0x11EA	0xF421    	BRNE       L_FloatToStr94
L__FloatToStr203:
;__Lib_Conversions.c,554 :: 		
0x11EC	0x0183    	MOVW       R16, R6
0x11EE	0x5001    	SUBI       R16, 1
0x11F0	0x4010    	SBCI       R17, 0
0x11F2	0x0138    	MOVW       R6, R16
L_FloatToStr94:
;__Lib_Conversions.c,555 :: 		
0x11F4	0x810D    	LDD        R16, Y+5
0x11F6	0x3000    	CPI        R16, 0
0x11F8	0xF179    	BREQ       L_FloatToStr95
L__FloatToStr204:
;__Lib_Conversions.c,556 :: 		
0x11FA	0x01F3    	MOVW       R30, R6
0x11FC	0xE6B5    	LDI        R27, 101
0x11FE	0x83B0    	ST         Z, R27
0x1200	0x0183    	MOVW       R16, R6
0x1202	0x5F0F    	SUBI       R16, 255
0x1204	0x4F1F    	SBCI       R17, 255
0x1206	0x0138    	MOVW       R6, R16
;__Lib_Conversions.c,557 :: 		
0x1208	0x810D    	LDD        R16, Y+5
0x120A	0x3000    	CPI        R16, 0
0x120C	0xF45C    	BRGE       L_FloatToStr96
L__FloatToStr205:
;__Lib_Conversions.c,558 :: 		
0x120E	0x01F3    	MOVW       R30, R6
0x1210	0xE2BD    	LDI        R27, 45
0x1212	0x83B0    	ST         Z, R27
0x1214	0x0183    	MOVW       R16, R6
0x1216	0x5F0F    	SUBI       R16, 255
0x1218	0x4F1F    	SBCI       R17, 255
0x121A	0x0138    	MOVW       R6, R16
;__Lib_Conversions.c,559 :: 		
0x121C	0x800D    	LDD        R0, Y+5
0x121E	0xE000    	LDI        R16, 0
0x1220	0x1900    	SUB        R16, R0
0x1222	0x830D    	STD        Y+5, R16
;__Lib_Conversions.c,560 :: 		
L_FloatToStr96:
;__Lib_Conversions.c,561 :: 		
; d start address is: 18 (R18)
0x1224	0x812D    	LDD        R18, Y+5
;__Lib_Conversions.c,562 :: 		
0x1226	0x811D    	LDD        R17, Y+5
0x1228	0xE009    	LDI        R16, 9
0x122A	0x1701    	CP         R16, R17
0x122C	0xF450    	BRSH       L_FloatToStr97
L__FloatToStr206:
;__Lib_Conversions.c,563 :: 		
0x122E	0x2F02    	MOV        R16, R18
0x1230	0xE04A    	LDI        R20, 10
0x1232	0xD94D    	RCALL      _Div_8x8_U+0
0x1234	0x5D00    	SUBI       R16, 208
0x1236	0x01F3    	MOVW       R30, R6
0x1238	0x8300    	ST         Z, R16
0x123A	0x0183    	MOVW       R16, R6
0x123C	0x5F0F    	SUBI       R16, 255
0x123E	0x4F1F    	SBCI       R17, 255
0x1240	0x0138    	MOVW       R6, R16
L_FloatToStr97:
;__Lib_Conversions.c,564 :: 		
0x1242	0x2F02    	MOV        R16, R18
0x1244	0xE04A    	LDI        R20, 10
0x1246	0xD943    	RCALL      _Div_8x8_U+0
0x1248	0x2F09    	MOV        R16, R25
; d end address is: 18 (R18)
0x124A	0x5D00    	SUBI       R16, 208
0x124C	0x01F3    	MOVW       R30, R6
0x124E	0x8300    	ST         Z, R16
0x1250	0x0183    	MOVW       R16, R6
0x1252	0x5F0F    	SUBI       R16, 255
0x1254	0x4F1F    	SBCI       R17, 255
0x1256	0x0138    	MOVW       R6, R16
;__Lib_Conversions.c,565 :: 		
L_FloatToStr95:
;__Lib_Conversions.c,566 :: 		
0x1258	0x01F3    	MOVW       R30, R6
0x125A	0xE0B0    	LDI        R27, 0
0x125C	0x83B0    	ST         Z, R27
;__Lib_Conversions.c,567 :: 		
0x125E	0xE000    	LDI        R16, 0
;__Lib_Conversions.c,568 :: 		
;__Lib_Conversions.c,567 :: 		
;__Lib_Conversions.c,568 :: 		
L_end_FloatToStr:
0x1260	0x905F    	POP        R5
0x1262	0x904F    	POP        R4
0x1264	0x903F    	POP        R3
0x1266	0x902F    	POP        R2
0x1268	0x9625    	ADIW       R28, 5
0x126A	0xBFCD    	OUT        SPL+0, R28
0x126C	0xBFDE    	OUT        SPL+1, R29
0x126E	0x91DF    	POP        R29
0x1270	0x91CF    	POP        R28
0x1272	0x9508    	RET
; end of _FloatToStr
_strcpy:
;__Lib_CString.c,133 :: 		
;__Lib_CString.c,136 :: 		
; cp start address is: 20 (R20)
; cp start address is: 20 (R20)
0x0CAC	0x01A1    	MOVW       R20, R2
; cp end address is: 20 (R20)
;__Lib_CString.c,137 :: 		
L_strcpy34:
; cp start address is: 20 (R20)
0x0CAE	0x019A    	MOVW       R18, R20
0x0CB0	0x018A    	MOVW       R16, R20
0x0CB2	0x5F0F    	SUBI       R16, 255
0x0CB4	0x4F1F    	SBCI       R17, 255
0x0CB6	0x01A8    	MOVW       R20, R16
; cp end address is: 20 (R20)
0x0CB8	0x01F2    	MOVW       R30, R4
0x0CBA	0x0182    	MOVW       R16, R4
0x0CBC	0x5F0F    	SUBI       R16, 255
0x0CBE	0x4F1F    	SBCI       R17, 255
0x0CC0	0x0128    	MOVW       R4, R16
0x0CC2	0x8100    	LD         R16, Z
0x0CC4	0x01F9    	MOVW       R30, R18
0x0CC6	0x8300    	ST         Z, R16
0x0CC8	0x01F9    	MOVW       R30, R18
0x0CCA	0x8100    	LD         R16, Z
0x0CCC	0x2300    	TST        R16
0x0CCE	0xF009    	BREQ       L_strcpy35
L__strcpy133:
; cp end address is: 20 (R20)
;__Lib_CString.c,138 :: 		
; cp start address is: 20 (R20)
; cp end address is: 20 (R20)
0x0CD0	0xCFEE    	RJMP       L_strcpy34
L_strcpy35:
;__Lib_CString.c,139 :: 		
0x0CD2	0x0181    	MOVW       R16, R2
;__Lib_CString.c,140 :: 		
L_end_strcpy:
0x0CD4	0x9508    	RET
; end of _strcpy
_float_op_less:
;__Lib_MathDouble.c,729 :: 		
;__Lib_MathDouble.c,730 :: 		
0x0C9E	0xDB2C    	RCALL      _float_fpcmp1+0
;__Lib_MathDouble.c,732 :: 		
0x0CA0	0xF41C    	BRGE       op_less_false
;__Lib_MathDouble.c,733 :: 		
0x0CA2	0x2400    	CLR        R0
;__Lib_MathDouble.c,734 :: 		
0x0CA4	0x9403    	INC        R0
;__Lib_MathDouble.c,735 :: 		
0x0CA6	0xC001    	RJMP       op_less_exit
;__Lib_MathDouble.c,736 :: 		
op_less_false:
;__Lib_MathDouble.c,737 :: 		
0x0CA8	0x2400    	CLR        R0
;__Lib_MathDouble.c,738 :: 		
op_less_exit:
;__Lib_MathDouble.c,740 :: 		
L_end_float_op_less:
0x0CAA	0x9508    	RET
; end of _float_op_less
_float_fpcmp1:
;__Lib_MathDouble.c,652 :: 		
;__Lib_MathDouble.c,654 :: 		
0x02F8	0x2E04    	MOV        R0, R20
;__Lib_MathDouble.c,655 :: 		
0x02FA	0x2E15    	MOV        R1, R21
;__Lib_MathDouble.c,656 :: 		
0x02FC	0x2E26    	MOV        R2, R22
;__Lib_MathDouble.c,657 :: 		
0x02FE	0x2E37    	MOV        R3, R23
;__Lib_MathDouble.c,659 :: 		
0x0300	0xDF6C    	RCALL      _float_fpcmp+0
;__Lib_MathDouble.c,661 :: 		
0x0302	0x2300    	TST        R16
;__Lib_MathDouble.c,663 :: 		
L_end_float_fpcmp1:
0x0304	0x9508    	RET
; end of _float_fpcmp1
_float_fpcmp:
;__Lib_MathDouble.c,632 :: 		
;__Lib_MathDouble.c,633 :: 		
0x01DA	0xDFFC    	RCALL      _float_fpsub+0
;__Lib_MathDouble.c,635 :: 		
0x01DC	0x2333    	TST        R19
;__Lib_MathDouble.c,636 :: 		
0x01DE	0xF032    	BRMI       L011A
;__Lib_MathDouble.c,638 :: 		
0x01E0	0xDF39    	RCALL      _float_tstr16_r19+0
;__Lib_MathDouble.c,640 :: 		
0x01E2	0xF011    	BREQ       L0118
;__Lib_MathDouble.c,641 :: 		
0x01E4	0xE001    	LDI        R16, 1
;__Lib_MathDouble.c,642 :: 		
0x01E6	0xC003    	RJMP       L011Aexit
;__Lib_MathDouble.c,643 :: 		
L0118:
;__Lib_MathDouble.c,644 :: 		
0x01E8	0x2700    	CLR        R16
;__Lib_MathDouble.c,645 :: 		
0x01EA	0xC001    	RJMP       L011Aexit
;__Lib_MathDouble.c,646 :: 		
L011A:
;__Lib_MathDouble.c,647 :: 		
0x01EC	0xEF0F    	LDI        R16, 255
;__Lib_MathDouble.c,648 :: 		
L011Aexit:
;__Lib_MathDouble.c,650 :: 		
L_end_float_fpcmp:
0x01EE	0x9508    	RET
; end of _float_fpcmp
_float_fpsub:
;__Lib_MathDouble.c,384 :: 		
;__Lib_MathDouble.c,386 :: 		
0x01D4	0x9468    	SET
;__Lib_MathDouble.c,388 :: 		
0x01D6	0xDFA3    	RCALL      _float_fpadd_alt+0
;__Lib_MathDouble.c,389 :: 		
L_end_float_fpsub:
0x01D8	0x9508    	RET
; end of _float_fpsub
_float_fpadd_alt:
;__Lib_MathDouble.c,240 :: 		
;__Lib_MathDouble.c,241 :: 		
0x011E	0xDFCA    	RCALL      _float_unpacks+0
;__Lib_MathDouble.c,243 :: 		
0x0120	0xF409    	BRNE       L008A
;__Lib_MathDouble.c,244 :: 		
0x0122	0xC041    	RJMP       L00CC
;__Lib_MathDouble.c,245 :: 		
L008A:
;__Lib_MathDouble.c,246 :: 		
0x0124	0x2EE6    	MOV        R14, R22
;__Lib_MathDouble.c,247 :: 		
0x0126	0x2ED5    	MOV        R13, R21
;__Lib_MathDouble.c,248 :: 		
0x0128	0x2EC4    	MOV        R12, R20
;__Lib_MathDouble.c,249 :: 		
0x012A	0x2EB3    	MOV        R11, R19
;__Lib_MathDouble.c,250 :: 		
0x012C	0x2EA2    	MOV        R10, R18
;__Lib_MathDouble.c,251 :: 		
0x012E	0x2E91    	MOV        R9, R17
;__Lib_MathDouble.c,252 :: 		
0x0130	0x2E80    	MOV        R8, R16
;__Lib_MathDouble.c,253 :: 		
0x0132	0x2D00    	MOV        R16, R0
;__Lib_MathDouble.c,254 :: 		
0x0134	0x2D11    	MOV        R17, R1
;__Lib_MathDouble.c,255 :: 		
0x0136	0x2D22    	MOV        R18, R2
;__Lib_MathDouble.c,256 :: 		
0x0138	0x2D33    	MOV        R19, R3
;__Lib_MathDouble.c,258 :: 		
0x013A	0xDFBC    	RCALL      _float_unpacks+0
;__Lib_MathDouble.c,260 :: 		
0x013C	0xF409    	BRNE       L0098
;__Lib_MathDouble.c,261 :: 		
0x013E	0xC03D    	RJMP       L00D6
;__Lib_MathDouble.c,262 :: 		
L0098:
;__Lib_MathDouble.c,263 :: 		
0x0140	0x2F84    	MOV        R24, R20
;__Lib_MathDouble.c,264 :: 		
0x0142	0x2F95    	MOV        R25, R21
;__Lib_MathDouble.c,265 :: 		
0x0144	0x198C    	SUB        R24, R12
;__Lib_MathDouble.c,266 :: 		
0x0146	0x099D    	SBC        R25, R13
;__Lib_MathDouble.c,267 :: 		
0x0148	0xF0B9    	BREQ       L00B4
;__Lib_MathDouble.c,268 :: 		
0x014A	0xF472    	BRPL       L00AC
;__Lib_MathDouble.c,269 :: 		
0x014C	0x9590    	COM        R25
;__Lib_MathDouble.c,270 :: 		
0x014E	0x9580    	COM        R24
;__Lib_MathDouble.c,271 :: 		
0x0150	0x9601    	ADIW       R24, 1
;__Lib_MathDouble.c,272 :: 		
0x0152	0x2D4C    	MOV        R20, R12
;__Lib_MathDouble.c,273 :: 		
0x0154	0x2D5D    	MOV        R21, R13
;__Lib_MathDouble.c,274 :: 		
0x0156	0x3188    	CPI        R24, 24
;__Lib_MathDouble.c,275 :: 		
0x0158	0xF580    	BRCC       L00D6
;__Lib_MathDouble.c,276 :: 		
L00A5:
;__Lib_MathDouble.c,277 :: 		
0x015A	0x9535    	ASR        R19
;__Lib_MathDouble.c,278 :: 		
0x015C	0x9527    	ROR        R18
;__Lib_MathDouble.c,279 :: 		
0x015E	0x9517    	ROR        R17
;__Lib_MathDouble.c,280 :: 		
0x0160	0x9507    	ROR        R16
;__Lib_MathDouble.c,281 :: 		
0x0162	0x9701    	SBIW       R24, 1
;__Lib_MathDouble.c,282 :: 		
0x0164	0xF7D1    	BRNE       L00A5
;__Lib_MathDouble.c,283 :: 		
0x0166	0xC008    	RJMP       L00B4
;__Lib_MathDouble.c,284 :: 		
L00AC:
;__Lib_MathDouble.c,285 :: 		
0x0168	0x3188    	CPI        R24, 24
;__Lib_MathDouble.c,286 :: 		
0x016A	0xF4E8    	BRCC       L00CC
;__Lib_MathDouble.c,287 :: 		
L00AE:
;__Lib_MathDouble.c,288 :: 		
0x016C	0x94B5    	ASR        R11
;__Lib_MathDouble.c,289 :: 		
0x016E	0x94A7    	ROR        R10
;__Lib_MathDouble.c,290 :: 		
0x0170	0x9497    	ROR        R9
;__Lib_MathDouble.c,291 :: 		
0x0172	0x9487    	ROR        R8
;__Lib_MathDouble.c,292 :: 		
0x0174	0x9701    	SBIW       R24, 1
;__Lib_MathDouble.c,293 :: 		
0x0176	0xF7D1    	BRNE       L00AE
;__Lib_MathDouble.c,294 :: 		
L00B4:
;__Lib_MathDouble.c,295 :: 		
0x0178	0x2766    	CLR        R22
;__Lib_MathDouble.c,296 :: 		
0x017A	0xF02E    	BRTS       L00BB
;__Lib_MathDouble.c,297 :: 		
0x017C	0x0D08    	ADD        R16, R8
;__Lib_MathDouble.c,298 :: 		
0x017E	0x1D19    	ADC        R17, R9
;__Lib_MathDouble.c,299 :: 		
0x0180	0x1D2A    	ADC        R18, R10
;__Lib_MathDouble.c,300 :: 		
0x0182	0x1D3B    	ADC        R19, R11
;__Lib_MathDouble.c,301 :: 		
0x0184	0xC009    	RJMP       L00C4
;__Lib_MathDouble.c,302 :: 		
L00BB:
;__Lib_MathDouble.c,303 :: 		
0x0186	0x1A80    	SUB        R8, R16
;__Lib_MathDouble.c,304 :: 		
0x0188	0x0A91    	SBC        R9, R17
;__Lib_MathDouble.c,305 :: 		
0x018A	0x0AA2    	SBC        R10, R18
;__Lib_MathDouble.c,306 :: 		
0x018C	0x0AB3    	SBC        R11, R19
;__Lib_MathDouble.c,307 :: 		
0x018E	0x2D08    	MOV        R16, R8
;__Lib_MathDouble.c,308 :: 		
0x0190	0x2D19    	MOV        R17, R9
;__Lib_MathDouble.c,309 :: 		
0x0192	0x2D2A    	MOV        R18, R10
;__Lib_MathDouble.c,310 :: 		
0x0194	0x2D3B    	MOV        R19, R11
;__Lib_MathDouble.c,311 :: 		
0x0196	0x2333    	TST        R19
;__Lib_MathDouble.c,312 :: 		
L00C4:
;__Lib_MathDouble.c,313 :: 		
0x0198	0xF412    	BRPL       L00C7
;__Lib_MathDouble.c,315 :: 		
0x019A	0xDF64    	RCALL      _float_neg32+0
;__Lib_MathDouble.c,317 :: 		
0x019C	0xE860    	LDI        R22, 128
;__Lib_MathDouble.c,318 :: 		
L00C7:
;__Lib_MathDouble.c,320 :: 		
0x019E	0xDF91    	RCALL      _float_normalize_and_pack+0
;__Lib_MathDouble.c,322 :: 		
0x01A0	0xC001    	RJMP       L00CA
;__Lib_MathDouble.c,323 :: 		
L00C9:
;__Lib_MathDouble.c,325 :: 		
0x01A2	0xDF7E    	RCALL      _float_pack+0
;__Lib_MathDouble.c,327 :: 		
L00CA:
;__Lib_MathDouble.c,328 :: 		
0x01A4	0xC016    	RJMP       L00D6x
;__Lib_MathDouble.c,329 :: 		
L00CC:
;__Lib_MathDouble.c,330 :: 		
0x01A6	0x2D00    	MOV        R16, R0
;__Lib_MathDouble.c,331 :: 		
0x01A8	0x2D11    	MOV        R17, R1
;__Lib_MathDouble.c,332 :: 		
0x01AA	0x2D22    	MOV        R18, R2
;__Lib_MathDouble.c,333 :: 		
0x01AC	0x2D33    	MOV        R19, R3
;__Lib_MathDouble.c,334 :: 		
0x01AE	0xF7D6    	BRTC       L00CA
;__Lib_MathDouble.c,336 :: 		
0x01B0	0xDF51    	RCALL      _float_tstr16_r19+0
;__Lib_MathDouble.c,338 :: 		
0x01B2	0xF3C1    	BREQ       L00CA
;__Lib_MathDouble.c,339 :: 		
0x01B4	0xE840    	LDI        R20, 128
;__Lib_MathDouble.c,340 :: 		
0x01B6	0x2734    	EOR        R19, R20
;__Lib_MathDouble.c,341 :: 		
0x01B8	0xCFF5    	RJMP       L00CA
;__Lib_MathDouble.c,342 :: 		
L00D6:
;__Lib_MathDouble.c,343 :: 		
0x01BA	0x2D08    	MOV        R16, R8
;__Lib_MathDouble.c,344 :: 		
0x01BC	0x2D19    	MOV        R17, R9
;__Lib_MathDouble.c,345 :: 		
0x01BE	0x2D2A    	MOV        R18, R10
;__Lib_MathDouble.c,346 :: 		
0x01C0	0x2D3B    	MOV        R19, R11
;__Lib_MathDouble.c,347 :: 		
0x01C2	0x2D4C    	MOV        R20, R12
;__Lib_MathDouble.c,348 :: 		
0x01C4	0x2D5D    	MOV        R21, R13
;__Lib_MathDouble.c,349 :: 		
0x01C6	0x2D6E    	MOV        R22, R14
;__Lib_MathDouble.c,350 :: 		
0x01C8	0x2333    	TST        R19
;__Lib_MathDouble.c,351 :: 		
0x01CA	0xF75A    	BRPL       L00C9
;__Lib_MathDouble.c,353 :: 		
0x01CC	0xDF4B    	RCALL      _float_neg32+0
;__Lib_MathDouble.c,355 :: 		
0x01CE	0xE860    	LDI        R22, 128
;__Lib_MathDouble.c,356 :: 		
0x01D0	0xCFE8    	RJMP       L00C9
;__Lib_MathDouble.c,357 :: 		
L00D6x:
;__Lib_MathDouble.c,359 :: 		
L_end_float_fpadd_alt:
0x01D2	0x9508    	RET
; end of _float_fpadd_alt
_float_unpacks:
;__Lib_MathDouble.c,175 :: 		
;__Lib_MathDouble.c,176 :: 		
0x00B4	0xDFE0    	RCALL      _float_unpacku+0
;__Lib_MathDouble.c,178 :: 		
0x00B6	0xF021    	BREQ       L0154
;__Lib_MathDouble.c,179 :: 		
0x00B8	0x2366    	TST        R22
;__Lib_MathDouble.c,180 :: 		
0x00BA	0xF009    	BREQ       L0153
;__Lib_MathDouble.c,182 :: 		
0x00BC	0xDFD3    	RCALL      _float_neg32+0
;__Lib_MathDouble.c,184 :: 		
L0153:
;__Lib_MathDouble.c,185 :: 		
0x00BE	0x9498    	CLZ
;__Lib_MathDouble.c,186 :: 		
L0154:
;__Lib_MathDouble.c,188 :: 		
L_end_float_unpacks:
0x00C0	0x9508    	RET
; end of _float_unpacks
_float_unpacku:
;__Lib_MathDouble.c,148 :: 		
;__Lib_MathDouble.c,149 :: 		
0x0076	0xDFEE    	RCALL      _float_tstr16_r19+0
;__Lib_MathDouble.c,151 :: 		
0x0078	0xF079    	BREQ       L016E
;__Lib_MathDouble.c,152 :: 		
0x007A	0x2F63    	MOV        R22, R19
;__Lib_MathDouble.c,153 :: 		
0x007C	0x7860    	ANDI       R22, 128
;__Lib_MathDouble.c,154 :: 		
0x007E	0x0F22    	LSL        R18
;__Lib_MathDouble.c,155 :: 		
0x0080	0x1F33    	ROL        R19
;__Lib_MathDouble.c,156 :: 		
0x0082	0x2F43    	MOV        R20, R19
;__Lib_MathDouble.c,157 :: 		
0x0084	0xE75F    	LDI        R21, 127
;__Lib_MathDouble.c,158 :: 		
0x0086	0x1B45    	SUB        R20, R21
;__Lib_MathDouble.c,159 :: 		
0x0088	0x2755    	CLR        R21
;__Lib_MathDouble.c,160 :: 		
0x008A	0x4050    	SBCI       R21, 0
;__Lib_MathDouble.c,161 :: 		
0x008C	0x9526    	LSR        R18
;__Lib_MathDouble.c,162 :: 		
0x008E	0xE830    	LDI        R19, 128
;__Lib_MathDouble.c,163 :: 		
0x0090	0x2B23    	OR         R18, R19
;__Lib_MathDouble.c,164 :: 		
0x0092	0x2733    	CLR        R19
;__Lib_MathDouble.c,165 :: 		
0x0094	0x9498    	CLZ
;__Lib_MathDouble.c,166 :: 		
0x0096	0xC003    	RJMP       L016Ex
;__Lib_MathDouble.c,167 :: 		
L016E:
;__Lib_MathDouble.c,168 :: 		
0x0098	0x2744    	CLR        R20
;__Lib_MathDouble.c,169 :: 		
0x009A	0x2755    	CLR        R21
;__Lib_MathDouble.c,170 :: 		
0x009C	0x2766    	CLR        R22
;__Lib_MathDouble.c,171 :: 		
L016Ex:
;__Lib_MathDouble.c,173 :: 		
L_end_float_unpacku:
0x009E	0x9508    	RET
; end of _float_unpacku
_float_tstr16_r19:
;__Lib_MathDouble.c,17 :: 		
;__Lib_MathDouble.c,19 :: 		
0x0054	0x2300    	TST        R16
;__Lib_MathDouble.c,20 :: 		
0x0056	0xF429    	BRNE       L015C
;__Lib_MathDouble.c,21 :: 		
0x0058	0x2311    	TST        R17
;__Lib_MathDouble.c,22 :: 		
0x005A	0xF419    	BRNE       L015C
;__Lib_MathDouble.c,23 :: 		
0x005C	0x2322    	TST        R18
;__Lib_MathDouble.c,24 :: 		
0x005E	0xF409    	BRNE       L015C
;__Lib_MathDouble.c,25 :: 		
0x0060	0x2333    	TST        R19
;__Lib_MathDouble.c,26 :: 		
L015C:
;__Lib_MathDouble.c,28 :: 		
L_end_float_tstr16_r19:
0x0062	0x9508    	RET
; end of _float_tstr16_r19
_float_neg32:
;__Lib_MathDouble.c,4 :: 		
;__Lib_MathDouble.c,6 :: 		
0x0064	0x9500    	COM        R16
;__Lib_MathDouble.c,7 :: 		
0x0066	0x9510    	COM        R17
;__Lib_MathDouble.c,8 :: 		
0x0068	0x9520    	COM        R18
;__Lib_MathDouble.c,9 :: 		
0x006A	0x9530    	COM        R19
;__Lib_MathDouble.c,10 :: 		
0x006C	0x5F0F    	SUBI       R16, 255
;__Lib_MathDouble.c,11 :: 		
0x006E	0x4F1F    	SBCI       R17, 255
;__Lib_MathDouble.c,12 :: 		
0x0070	0x4F2F    	SBCI       R18, 255
;__Lib_MathDouble.c,13 :: 		
0x0072	0x4F3F    	SBCI       R19, 255
;__Lib_MathDouble.c,15 :: 		
L_end_float_neg32:
0x0074	0x9508    	RET
; end of _float_neg32
_float_normalize_and_pack:
;__Lib_MathDouble.c,45 :: 		
;__Lib_MathDouble.c,46 :: 		
0x00C2	0xDFC8    	RCALL      _float_tstr16_r19+0
;__Lib_MathDouble.c,48 :: 		
0x00C4	0xF111    	BREQ       L0196
;__Lib_MathDouble.c,49 :: 		
0x00C6	0x939F    	PUSH       R25
;__Lib_MathDouble.c,50 :: 		
0x00C8	0x938F    	PUSH       R24
;__Lib_MathDouble.c,51 :: 		
0x00CA	0xE78E    	LDI        R24, 126
;__Lib_MathDouble.c,52 :: 		
0x00CC	0xE090    	LDI        R25, 0
;__Lib_MathDouble.c,53 :: 		
L0178:
;__Lib_MathDouble.c,54 :: 		
0x00CE	0x2333    	TST        R19
;__Lib_MathDouble.c,55 :: 		
0x00D0	0xF051    	BREQ       L0184
;__Lib_MathDouble.c,56 :: 		
0x00D2	0x9536    	LSR        R19
;__Lib_MathDouble.c,57 :: 		
0x00D4	0x9527    	ROR        R18
;__Lib_MathDouble.c,58 :: 		
0x00D6	0x9517    	ROR        R17
;__Lib_MathDouble.c,59 :: 		
0x00D8	0x9507    	ROR        R16
;__Lib_MathDouble.c,60 :: 		
0x00DA	0x1748    	CP         R20, R24
;__Lib_MathDouble.c,61 :: 		
0x00DC	0x0759    	CPC        R21, R25
;__Lib_MathDouble.c,62 :: 		
0x00DE	0xF4B4    	BRGE       L0197
;__Lib_MathDouble.c,63 :: 		
0x00E0	0x5F4F    	SUBI       R20, 255
;__Lib_MathDouble.c,64 :: 		
0x00E2	0x4F5F    	SBCI       R21, 255
;__Lib_MathDouble.c,65 :: 		
0x00E4	0xCFF4    	RJMP       L0178
;__Lib_MathDouble.c,66 :: 		
L0184:
;__Lib_MathDouble.c,67 :: 		
0x00E6	0x9580    	COM        R24
;__Lib_MathDouble.c,68 :: 		
0x00E8	0x9590    	COM        R25
;__Lib_MathDouble.c,69 :: 		
0x00EA	0x9601    	ADIW       R24, 1
;__Lib_MathDouble.c,70 :: 		
L0187:
;__Lib_MathDouble.c,71 :: 		
0x00EC	0x2322    	TST        R18
;__Lib_MathDouble.c,72 :: 		
0x00EE	0xF09A    	BRMI       L019C
;__Lib_MathDouble.c,73 :: 		
0x00F0	0x0F00    	LSL        R16
;__Lib_MathDouble.c,74 :: 		
0x00F2	0x1F11    	ROL        R17
;__Lib_MathDouble.c,75 :: 		
0x00F4	0x1F22    	ROL        R18
;__Lib_MathDouble.c,76 :: 		
0x00F6	0x1748    	CP         R20, R24
;__Lib_MathDouble.c,77 :: 		
0x00F8	0x0759    	CPC        R21, R25
;__Lib_MathDouble.c,78 :: 		
0x00FA	0xF01C    	BRLT       L0192
;__Lib_MathDouble.c,79 :: 		
0x00FC	0x5041    	SUBI       R20, 1
;__Lib_MathDouble.c,80 :: 		
0x00FE	0x4050    	SBCI       R21, 0
;__Lib_MathDouble.c,81 :: 		
0x0100	0xCFF5    	RJMP       L0187
;__Lib_MathDouble.c,82 :: 		
L0192:
;__Lib_MathDouble.c,83 :: 		
0x0102	0x2700    	CLR        R16
;__Lib_MathDouble.c,84 :: 		
0x0104	0x2711    	CLR        R17
;__Lib_MathDouble.c,85 :: 		
0x0106	0x2722    	CLR        R18
;__Lib_MathDouble.c,86 :: 		
0x0108	0x2733    	CLR        R19
;__Lib_MathDouble.c,87 :: 		
L0196:
;__Lib_MathDouble.c,88 :: 		
0x010A	0xC008    	RJMP       L0196x
;__Lib_MathDouble.c,89 :: 		
L0197:
;__Lib_MathDouble.c,90 :: 		
0x010C	0x2733    	CLR        R19
;__Lib_MathDouble.c,91 :: 		
0x010E	0xEF0F    	LDI        R16, 255
;__Lib_MathDouble.c,92 :: 		
0x0110	0x2F10    	MOV        R17, R16
;__Lib_MathDouble.c,93 :: 		
0x0112	0xE72F    	LDI        R18, 127
;__Lib_MathDouble.c,94 :: 		
0x0114	0x2F32    	MOV        R19, R18
;__Lib_MathDouble.c,95 :: 		
L019C:
;__Lib_MathDouble.c,96 :: 		
0x0116	0x918F    	POP        R24
;__Lib_MathDouble.c,97 :: 		
0x0118	0x919F    	POP        R25
;__Lib_MathDouble.c,99 :: 		
0x011A	0xDFC2    	RCALL      _float_pack+0
;__Lib_MathDouble.c,101 :: 		
L0196x:
;__Lib_MathDouble.c,103 :: 		
L_end_float_normalize_and_pack:
0x011C	0x9508    	RET
; end of _float_normalize_and_pack
_float_pack:
;__Lib_MathDouble.c,30 :: 		
;__Lib_MathDouble.c,31 :: 		
0x00A0	0xDFD9    	RCALL      _float_tstr16_r19+0
;__Lib_MathDouble.c,33 :: 		
0x00A2	0xF039    	BREQ       L01A7
;__Lib_MathDouble.c,34 :: 		
0x00A4	0x5841    	SUBI       R20, 129
;__Lib_MathDouble.c,35 :: 		
0x00A6	0x4F5F    	SBCI       R21, 255
;__Lib_MathDouble.c,36 :: 		
0x00A8	0x2F34    	MOV        R19, R20
;__Lib_MathDouble.c,37 :: 		
0x00AA	0x0F22    	LSL        R18
;__Lib_MathDouble.c,38 :: 		
0x00AC	0x9536    	LSR        R19
;__Lib_MathDouble.c,39 :: 		
0x00AE	0x9527    	ROR        R18
;__Lib_MathDouble.c,40 :: 		
0x00B0	0x2B36    	OR         R19, R22
;__Lib_MathDouble.c,41 :: 		
L01A7:
;__Lib_MathDouble.c,43 :: 		
L_end_float_pack:
0x00B2	0x9508    	RET
; end of _float_pack
_float_fpmul1:
;__Lib_MathDouble.c,483 :: 		
;__Lib_MathDouble.c,485 :: 		
0x0C8A	0x2E04    	MOV        R0, R20
;__Lib_MathDouble.c,486 :: 		
0x0C8C	0x2E15    	MOV        R1, R21
;__Lib_MathDouble.c,487 :: 		
0x0C8E	0x2E26    	MOV        R2, R22
;__Lib_MathDouble.c,488 :: 		
0x0C90	0x2E37    	MOV        R3, R23
;__Lib_MathDouble.c,490 :: 		
0x0C92	0xDAF4    	RCALL      _float_fpmul+0
;__Lib_MathDouble.c,492 :: 		
0x0C94	0x2E00    	MOV        R0, R16
;__Lib_MathDouble.c,493 :: 		
0x0C96	0x2E11    	MOV        R1, R17
;__Lib_MathDouble.c,494 :: 		
0x0C98	0x2E22    	MOV        R2, R18
;__Lib_MathDouble.c,495 :: 		
0x0C9A	0x2E33    	MOV        R3, R19
;__Lib_MathDouble.c,497 :: 		
L_end_float_fpmul1:
0x0C9C	0x9508    	RET
; end of _float_fpmul1
_float_fpmul:
;__Lib_MathDouble.c,407 :: 		
;__Lib_MathDouble.c,408 :: 		
0x027C	0xDEFC    	RCALL      _float_unpacku+0
;__Lib_MathDouble.c,410 :: 		
0x027E	0xF181    	BREQ       L0097
;__Lib_MathDouble.c,411 :: 		
0x0280	0x2EE6    	MOV        R14, R22
;__Lib_MathDouble.c,412 :: 		
0x0282	0x2ED5    	MOV        R13, R21
;__Lib_MathDouble.c,413 :: 		
0x0284	0x2EC4    	MOV        R12, R20
;__Lib_MathDouble.c,414 :: 		
0x0286	0x2EB3    	MOV        R11, R19
;__Lib_MathDouble.c,415 :: 		
0x0288	0x2EA2    	MOV        R10, R18
;__Lib_MathDouble.c,416 :: 		
0x028A	0x2E91    	MOV        R9, R17
;__Lib_MathDouble.c,417 :: 		
0x028C	0x2E80    	MOV        R8, R16
;__Lib_MathDouble.c,418 :: 		
0x028E	0x2D00    	MOV        R16, R0
;__Lib_MathDouble.c,419 :: 		
0x0290	0x2D11    	MOV        R17, R1
;__Lib_MathDouble.c,420 :: 		
0x0292	0x2D22    	MOV        R18, R2
;__Lib_MathDouble.c,421 :: 		
0x0294	0x2D33    	MOV        R19, R3
;__Lib_MathDouble.c,423 :: 		
0x0296	0xDEEF    	RCALL      _float_unpacku+0
;__Lib_MathDouble.c,425 :: 		
0x0298	0xF119    	BREQ       L0097
;__Lib_MathDouble.c,426 :: 		
0x029A	0x256E    	EOR        R22, R14
;__Lib_MathDouble.c,427 :: 		
0x029C	0x0D4C    	ADD        R20, R12
;__Lib_MathDouble.c,428 :: 		
0x029E	0x1D5D    	ADC        R21, R13
;__Lib_MathDouble.c,429 :: 		
0x02A0	0x3840    	CPI        R20, 128
;__Lib_MathDouble.c,430 :: 		
0x02A2	0x0753    	CPC        R21, R19
;__Lib_MathDouble.c,431 :: 		
0x02A4	0xF4F4    	BRGE       L009B
;__Lib_MathDouble.c,432 :: 		
0x02A6	0x3841    	CPI        R20, 129
;__Lib_MathDouble.c,433 :: 		
0x02A8	0xEF7F    	LDI        R23, 255
;__Lib_MathDouble.c,434 :: 		
0x02AA	0x0757    	CPC        R21, R23
;__Lib_MathDouble.c,435 :: 		
0x02AC	0xF0FC    	BRLT       L00A0mul
;__Lib_MathDouble.c,436 :: 		
0x02AE	0x2788    	CLR        R24
;__Lib_MathDouble.c,437 :: 		
0x02B0	0x2799    	CLR        R25
;__Lib_MathDouble.c,438 :: 		
0x02B2	0x27AA    	CLR        R26
;__Lib_MathDouble.c,439 :: 		
0x02B4	0x27BB    	CLR        R27
;__Lib_MathDouble.c,440 :: 		
0x02B6	0xE270    	LDI        R23, 32
;__Lib_MathDouble.c,441 :: 		
L0083:
;__Lib_MathDouble.c,442 :: 		
0x02B8	0x95B6    	LSR        R27
;__Lib_MathDouble.c,443 :: 		
0x02BA	0x95A7    	ROR        R26
;__Lib_MathDouble.c,444 :: 		
0x02BC	0x9597    	ROR        R25
;__Lib_MathDouble.c,445 :: 		
0x02BE	0x9587    	ROR        R24
;__Lib_MathDouble.c,446 :: 		
0x02C0	0x9537    	ROR        R19
;__Lib_MathDouble.c,447 :: 		
0x02C2	0x9527    	ROR        R18
;__Lib_MathDouble.c,448 :: 		
0x02C4	0x9517    	ROR        R17
;__Lib_MathDouble.c,449 :: 		
0x02C6	0x9507    	ROR        R16
;__Lib_MathDouble.c,450 :: 		
0x02C8	0xF420    	BRCC       L0090
;__Lib_MathDouble.c,451 :: 		
0x02CA	0x0D88    	ADD        R24, R8
;__Lib_MathDouble.c,452 :: 		
0x02CC	0x1D99    	ADC        R25, R9
;__Lib_MathDouble.c,453 :: 		
0x02CE	0x1DAA    	ADC        R26, R10
;__Lib_MathDouble.c,454 :: 		
0x02D0	0x1DBB    	ADC        R27, R11
;__Lib_MathDouble.c,455 :: 		
L0090:
;__Lib_MathDouble.c,456 :: 		
0x02D2	0x957A    	DEC        R23
;__Lib_MathDouble.c,457 :: 		
0x02D4	0xF789    	BRNE       L0083
;__Lib_MathDouble.c,458 :: 		
0x02D6	0x2F03    	MOV        R16, R19
;__Lib_MathDouble.c,459 :: 		
0x02D8	0x2F3A    	MOV        R19, R26
;__Lib_MathDouble.c,460 :: 		
0x02DA	0x2F29    	MOV        R18, R25
;__Lib_MathDouble.c,461 :: 		
0x02DC	0x2F18    	MOV        R17, R24
;__Lib_MathDouble.c,463 :: 		
0x02DE	0xDEF1    	RCALL      _float_normalize_and_pack+0
;__Lib_MathDouble.c,465 :: 		
L0097:
;__Lib_MathDouble.c,466 :: 		
0x02E0	0xC00A    	RJMP       L00A0x
;__Lib_MathDouble.c,467 :: 		
L009B:
;__Lib_MathDouble.c,468 :: 		
0x02E2	0xEF0F    	LDI        R16, 255
;__Lib_MathDouble.c,469 :: 		
0x02E4	0x2F10    	MOV        R17, R16
;__Lib_MathDouble.c,470 :: 		
0x02E6	0xE72F    	LDI        R18, 127
;__Lib_MathDouble.c,471 :: 		
0x02E8	0xE73F    	LDI        R19, 127
;__Lib_MathDouble.c,472 :: 		
0x02EA	0xCFFA    	RJMP       L0097
;__Lib_MathDouble.c,473 :: 		
L00A0mul:
;__Lib_MathDouble.c,474 :: 		
0x02EC	0x2700    	CLR        R16
;__Lib_MathDouble.c,475 :: 		
0x02EE	0x2F10    	MOV        R17, R16
;__Lib_MathDouble.c,476 :: 		
0x02F0	0x2F20    	MOV        R18, R16
;__Lib_MathDouble.c,477 :: 		
0x02F2	0x2F30    	MOV        R19, R16
;__Lib_MathDouble.c,478 :: 		
0x02F4	0xCFF5    	RJMP       L0097
;__Lib_MathDouble.c,479 :: 		
L00A0x:
;__Lib_MathDouble.c,481 :: 		
L_end_float_fpmul:
0x02F6	0x9508    	RET
; end of _float_fpmul
_float_op_gequ:
;__Lib_MathDouble.c,691 :: 		
;__Lib_MathDouble.c,692 :: 		
0x04C0	0xDF1B    	RCALL      _float_fpcmp1+0
;__Lib_MathDouble.c,694 :: 		
0x04C2	0xF01C    	BRLT       op_gequ_false
;__Lib_MathDouble.c,695 :: 		
0x04C4	0x2400    	CLR        R0
;__Lib_MathDouble.c,696 :: 		
0x04C6	0x9403    	INC        R0
;__Lib_MathDouble.c,697 :: 		
0x04C8	0xC001    	RJMP       op_gequ_exit
;__Lib_MathDouble.c,698 :: 		
op_gequ_false:
;__Lib_MathDouble.c,699 :: 		
0x04CA	0x2400    	CLR        R0
;__Lib_MathDouble.c,700 :: 		
op_gequ_exit:
;__Lib_MathDouble.c,702 :: 		
L_end_float_op_gequ:
0x04CC	0x9508    	RET
; end of _float_op_gequ
_Div_8x8_U:
;__Lib_Math.c,121 :: 		
;__Lib_Math.c,123 :: 		
0x04CE	0x2799    	CLR        R25
;__Lib_Math.c,124 :: 		
0x04D0	0xE079    	LDI        R23, 9
;__Lib_Math.c,125 :: 		
0x04D2	0xC004    	RJMP       Div_8x8_U_L2
;__Lib_Math.c,126 :: 		
Div_8x8_U_L1:
;__Lib_Math.c,127 :: 		
0x04D4	0x1F99    	ROL        R25
;__Lib_Math.c,128 :: 		
0x04D6	0x1794    	CP         R25, R20
;__Lib_Math.c,129 :: 		
0x04D8	0xF008    	BRCS       Div_8x8_U_L2
;__Lib_Math.c,130 :: 		
0x04DA	0x1B94    	SUB        R25, R20
;__Lib_Math.c,131 :: 		
Div_8x8_U_L2:
;__Lib_Math.c,132 :: 		
0x04DC	0x1F00    	ROL        R16
;__Lib_Math.c,133 :: 		
0x04DE	0x957A    	DEC        R23
;__Lib_Math.c,134 :: 		
0x04E0	0xF7C9    	BRNE       Div_8x8_U_L1
;__Lib_Math.c,135 :: 		
0x04E2	0x9500    	COM        R16
;__Lib_Math.c,137 :: 		
L_end_Div_8x8_U:
0x04E4	0x9508    	RET
; end of _Div_8x8_U
_float_ulong2fp:
;__Lib_MathDouble.c,129 :: 		
;__Lib_MathDouble.c,131 :: 		
0x0EF6	0x9468    	BSET       6
;__Lib_MathDouble.c,133 :: 		
0x0EF8	0xDAD9    	RCALL      _float_long2fp+0
;__Lib_MathDouble.c,134 :: 		
L_end_float_ulong2fp:
0x0EFA	0x9508    	RET
; end of _float_ulong2fp
_float_long2fp:
;__Lib_MathDouble.c,105 :: 		
;__Lib_MathDouble.c,107 :: 		
0x04AC	0xE147    	LDI        R20, 23
;__Lib_MathDouble.c,108 :: 		
0x04AE	0x2766    	CLR        R22
;__Lib_MathDouble.c,109 :: 		
0x04B0	0x2755    	CLR        R21
;__Lib_MathDouble.c,110 :: 		
0x04B2	0xF026    	BRTS       L00FC
;__Lib_MathDouble.c,111 :: 		
0x04B4	0x2333    	TST        R19
;__Lib_MathDouble.c,112 :: 		
0x04B6	0xF412    	BRPL       L00FC
;__Lib_MathDouble.c,114 :: 		
0x04B8	0xDDD5    	RCALL      _float_neg32+0
;__Lib_MathDouble.c,116 :: 		
0x04BA	0xE860    	LDI        R22, 128
;__Lib_MathDouble.c,117 :: 		
L00FC:
;__Lib_MathDouble.c,119 :: 		
0x04BC	0xDE02    	RCALL      _float_normalize_and_pack+0
;__Lib_MathDouble.c,120 :: 		
L_end_float_long2fp:
0x04BE	0x9508    	RET
; end of _float_long2fp
___CC2DW:
;__Lib_System.c,25 :: 		
;__Lib_System.c,27 :: 		
L_loopDW:
;__Lib_System.c,28 :: 		
0x133A	0x9005    	LPM        R0, Z+
;__Lib_System.c,29 :: 		
0x133C	0x920D    	ST         X+, R0
;__Lib_System.c,30 :: 		
0x133E	0x9701    	SBIW       R24, 1
;__Lib_System.c,31 :: 		
0x1340	0xF7E1    	BRNE       L_loopDW
;__Lib_System.c,33 :: 		
L_end___CC2DW:
0x1342	0x9508    	RET
; end of ___CC2DW
0x155A	0xE6A0    	LDI        R26, 96
0x155C	0xE0B0    	LDI        R27, 0
0x155E	0xEDEC    	LDI        R30, 220
0x1560	0xE1F4    	LDI        R31, 20
0x1562	0xE38B    	LDI        R24, 59
0x1564	0xE090    	LDI        R25, 0
0x1566	0x099D940E  	CALL       ___CC2DW
0x156A	0x9508    	RET
_UART_Interrupt:
0x1492	0x920F    	PUSH       R0
0x1494	0x930F    	PUSH       R16
0x1496	0x93EF    	PUSH       R30
0x1498	0x93FF    	PUSH       R31
0x149A	0x93BF    	PUSH       R27
0x149C	0xB7BF    	IN         R27, SREG+0
0x149E	0x93BF    	PUSH       R27
;Click_UART1Wire_AVR.c,107 :: 		void UART_Interrupt() iv IVT_ADDR_USART__RXC ics ICS_AUTO
;Click_UART1Wire_AVR.c,109 :: 		readData = uart1wire_readByte();
0x14A0	0x922F    	PUSH       R2
0x14A2	0x923F    	PUSH       R3
0x14A4	0xDF18    	RCALL      _uart1wire_readByte+0
0x14A6	0x00A79300  	STS        _readData+0, R16
;Click_UART1Wire_AVR.c,110 :: 		uart1wire_storage(readData, 1);
0x14AA	0xE0B1    	LDI        R27, 1
0x14AC	0x2E3B    	MOV        R3, R27
0x14AE	0x2E20    	MOV        R2, R16
0x14B0	0xDF14    	RCALL      _uart1wire_storage+0
;Click_UART1Wire_AVR.c,111 :: 		}
L_end_UART_Interrupt:
0x14B2	0x903F    	POP        R3
0x14B4	0x902F    	POP        R2
0x14B6	0x91BF    	POP        R27
0x14B8	0xBFBF    	OUT        SREG+0, R27
0x14BA	0x91BF    	POP        R27
0x14BC	0x91FF    	POP        R31
0x14BE	0x91EF    	POP        R30
0x14C0	0x910F    	POP        R16
0x14C2	0x900F    	POP        R0
0x14C4	0x9518    	RETI
; end of _UART_Interrupt
_uart1wire_readByte:
;__uart1wire_Driver.c,81 :: 		uint8_t uart1wire_readByte()
;__uart1wire_Driver.c,83 :: 		return hal_uartRead();
0x12D6	0xDE12    	RCALL      __uart1wire_Driver_hal_uartRead+0
;__uart1wire_Driver.c,84 :: 		}
L_end_uart1wire_readByte:
0x12D8	0x9508    	RET
; end of _uart1wire_readByte
__uart1wire_Driver_hal_uartRead:
;__hal_avr.c,171 :: 		static uint8_t hal_uartRead()
;__hal_avr.c,173 :: 		return ( uint8_t )fp_uartRead();
0x0EFC	0x00A391E0  	LDS        R30, __uart1wire_Driver_fp_uartRead+0
0x0F00	0x00A491F0  	LDS        R31, __uart1wire_Driver_fp_uartRead+1
0x0F04	0x9509    	ICALL
;__hal_avr.c,174 :: 		}
L_end_hal_uartRead:
0x0F06	0x9508    	RET
; end of __uart1wire_Driver_hal_uartRead
_UART1_Read:
;__Lib_UART_d01_ursel.c,70 :: 		
;__Lib_UART_d01_ursel.c,71 :: 		
0x05B8	0xB10C    	IN         R16, UDR0+0
;__Lib_UART_d01_ursel.c,72 :: 		
L_end_UART1_Read:
0x05BA	0x9508    	RET
; end of _UART1_Read
_UART1_Data_Ready:
;__Lib_UART_d01_ursel.c,66 :: 		
;__Lib_UART_d01_ursel.c,67 :: 		
0x05AE	0xB00B    	IN         R0, RXC0_bit+0
0x05B0	0x2700    	CLR        R16
0x05B2	0xFC07    	SBRC       R0, 7
0x05B4	0x9503    	INC        R16
;__Lib_UART_d01_ursel.c,68 :: 		
L_end_UART1_Data_Ready:
0x05B6	0x9508    	RET
; end of _UART1_Data_Ready
_UART1_Tx_Idle:
;__Lib_UART_d01_ursel.c,74 :: 		
;__Lib_UART_d01_ursel.c,75 :: 		
0x05A4	0xB00B    	IN         R0, TXC0_bit+0
0x05A6	0x2700    	CLR        R16
0x05A8	0xFC06    	SBRC       R0, 6
0x05AA	0x9503    	INC        R16
;__Lib_UART_d01_ursel.c,76 :: 		
L_end_UART1_Tx_Idle:
0x05AC	0x9508    	RET
; end of _UART1_Tx_Idle
easyavr_v7_ATMEGA32__getAN_1:
;__ea_atmega32_gpio.c,31 :: 		static uint8_t _getAN_1  () 			{ return PINA7_bit;   }
0x0572	0xB209    	IN         R0, PINA7_bit+0
0x0574	0x2700    	CLR        R16
0x0576	0xFC07    	SBRC       R0, 7
0x0578	0x9503    	INC        R16
L_end__getAN_1:
0x057A	0x9508    	RET
; end of easyavr_v7_ATMEGA32__getAN_1
easyavr_v7_ATMEGA32__getRST_1:
;__ea_atmega32_gpio.c,32 :: 		static uint8_t _getRST_1 () 			{ return PINA6_bit;   }
0x0540	0xB209    	IN         R0, PINA6_bit+0
0x0542	0x2700    	CLR        R16
0x0544	0xFC06    	SBRC       R0, 6
0x0546	0x9503    	INC        R16
L_end__getRST_1:
0x0548	0x9508    	RET
; end of easyavr_v7_ATMEGA32__getRST_1
easyavr_v7_ATMEGA32__getCS_1:
;__ea_atmega32_gpio.c,33 :: 		static uint8_t _getCS_1  () 			{ return PINA5_bit;   }
0x0536	0xB209    	IN         R0, PINA5_bit+0
0x0538	0x2700    	CLR        R16
0x053A	0xFC05    	SBRC       R0, 5
0x053C	0x9503    	INC        R16
L_end__getCS_1:
0x053E	0x9508    	RET
; end of easyavr_v7_ATMEGA32__getCS_1
easyavr_v7_ATMEGA32__getSCK_1:
;__ea_atmega32_gpio.c,34 :: 		static uint8_t _getSCK_1 () 			{ return PINB7_bit;   }
0x052C	0xB206    	IN         R0, PINB7_bit+0
0x052E	0x2700    	CLR        R16
0x0530	0xFC07    	SBRC       R0, 7
0x0532	0x9503    	INC        R16
L_end__getSCK_1:
0x0534	0x9508    	RET
; end of easyavr_v7_ATMEGA32__getSCK_1
easyavr_v7_ATMEGA32__getMISO_1:
;__ea_atmega32_gpio.c,35 :: 		static uint8_t _getMISO_1() 			{ return PINB6_bit;   }
0x0554	0xB206    	IN         R0, PINB6_bit+0
0x0556	0x2700    	CLR        R16
0x0558	0xFC06    	SBRC       R0, 6
0x055A	0x9503    	INC        R16
L_end__getMISO_1:
0x055C	0x9508    	RET
; end of easyavr_v7_ATMEGA32__getMISO_1
easyavr_v7_ATMEGA32__getMOSI_1:
;__ea_atmega32_gpio.c,36 :: 		static uint8_t _getMOSI_1() 			{ return PINB5_bit;   }
0x055E	0xB206    	IN         R0, PINB5_bit+0
0x0560	0x2700    	CLR        R16
0x0562	0xFC05    	SBRC       R0, 5
0x0564	0x9503    	INC        R16
L_end__getMOSI_1:
0x0566	0x9508    	RET
; end of easyavr_v7_ATMEGA32__getMOSI_1
easyavr_v7_ATMEGA32__getPWM_1:
;__ea_atmega32_gpio.c,37 :: 		static uint8_t _getPWM_1 () 			{ return PIND4_bit;   }
0x0568	0xB200    	IN         R0, PIND4_bit+0
0x056A	0x2700    	CLR        R16
0x056C	0xFC04    	SBRC       R0, 4
0x056E	0x9503    	INC        R16
L_end__getPWM_1:
0x0570	0x9508    	RET
; end of easyavr_v7_ATMEGA32__getPWM_1
easyavr_v7_ATMEGA32__getINT_1:
;__ea_atmega32_gpio.c,38 :: 		static uint8_t _getINT_1 () 			{ return PIND2_bit;   }
0x054A	0xB200    	IN         R0, PIND2_bit+0
0x054C	0x2700    	CLR        R16
0x054E	0xFC02    	SBRC       R0, 2
0x0550	0x9503    	INC        R16
L_end__getINT_1:
0x0552	0x9508    	RET
; end of easyavr_v7_ATMEGA32__getINT_1
easyavr_v7_ATMEGA32__getRX_1:
;__ea_atmega32_gpio.c,39 :: 		static uint8_t _getRX_1  () 			{ return PIND0_bit;   }
0x048E	0xB200    	IN         R0, PIND0_bit+0
0x0490	0x2700    	CLR        R16
0x0492	0xFC00    	SBRC       R0, 0
0x0494	0x9503    	INC        R16
L_end__getRX_1:
0x0496	0x9508    	RET
; end of easyavr_v7_ATMEGA32__getRX_1
easyavr_v7_ATMEGA32__getTX_1:
;__ea_atmega32_gpio.c,40 :: 		static uint8_t _getTX_1  () 			{ return PIND1_bit;   }
0x0498	0xB200    	IN         R0, PIND1_bit+0
0x049A	0x2700    	CLR        R16
0x049C	0xFC01    	SBRC       R0, 1
0x049E	0x9503    	INC        R16
L_end__getTX_1:
0x04A0	0x9508    	RET
; end of easyavr_v7_ATMEGA32__getTX_1
easyavr_v7_ATMEGA32__getSCL_1:
;__ea_atmega32_gpio.c,41 :: 		static uint8_t _getSCL_1 () 			{ return PINC0_bit;   }
0x050E	0xB203    	IN         R0, PINC0_bit+0
0x0510	0x2700    	CLR        R16
0x0512	0xFC00    	SBRC       R0, 0
0x0514	0x9503    	INC        R16
L_end__getSCL_1:
0x0516	0x9508    	RET
; end of easyavr_v7_ATMEGA32__getSCL_1
easyavr_v7_ATMEGA32__getSDA_1:
;__ea_atmega32_gpio.c,42 :: 		static uint8_t _getSDA_1 () 			{ return PINC1_bit;   }
0x0518	0xB203    	IN         R0, PINC1_bit+0
0x051A	0x2700    	CLR        R16
0x051C	0xFC01    	SBRC       R0, 1
0x051E	0x9503    	INC        R16
L_end__getSDA_1:
0x0520	0x9508    	RET
; end of easyavr_v7_ATMEGA32__getSDA_1
easyavr_v7_ATMEGA32__getAN_2:
;__ea_atmega32_gpio.c,56 :: 		static uint8_t _getAN_2  ()             { return PINA0_bit;   }
0x0522	0xB209    	IN         R0, PINA0_bit+0
0x0524	0x2700    	CLR        R16
0x0526	0xFC00    	SBRC       R0, 0
0x0528	0x9503    	INC        R16
L_end__getAN_2:
0x052A	0x9508    	RET
; end of easyavr_v7_ATMEGA32__getAN_2
easyavr_v7_ATMEGA32__getRST_2:
;__ea_atmega32_gpio.c,57 :: 		static uint8_t _getRST_2 ()             { return PINA1_bit;   }
0x0504	0xB209    	IN         R0, PINA1_bit+0
0x0506	0x2700    	CLR        R16
0x0508	0xFC01    	SBRC       R0, 1
0x050A	0x9503    	INC        R16
L_end__getRST_2:
0x050C	0x9508    	RET
; end of easyavr_v7_ATMEGA32__getRST_2
easyavr_v7_ATMEGA32__getCS_2:
;__ea_atmega32_gpio.c,58 :: 		static uint8_t _getCS_2  ()             { return PINA3_bit;   }
0x04E6	0xB209    	IN         R0, PINA3_bit+0
0x04E8	0x2700    	CLR        R16
0x04EA	0xFC03    	SBRC       R0, 3
0x04EC	0x9503    	INC        R16
L_end__getCS_2:
0x04EE	0x9508    	RET
; end of easyavr_v7_ATMEGA32__getCS_2
easyavr_v7_ATMEGA32__getSCK_2:
;__ea_atmega32_gpio.c,59 :: 		static uint8_t _getSCK_2 ()             { return PINB7_bit;   }
0x04F0	0xB206    	IN         R0, PINB7_bit+0
0x04F2	0x2700    	CLR        R16
0x04F4	0xFC07    	SBRC       R0, 7
0x04F6	0x9503    	INC        R16
L_end__getSCK_2:
0x04F8	0x9508    	RET
; end of easyavr_v7_ATMEGA32__getSCK_2
easyavr_v7_ATMEGA32__getMISO_2:
;__ea_atmega32_gpio.c,60 :: 		static uint8_t _getMISO_2()             { return PINB6_bit;   }
0x04FA	0xB206    	IN         R0, PINB6_bit+0
0x04FC	0x2700    	CLR        R16
0x04FE	0xFC06    	SBRC       R0, 6
0x0500	0x9503    	INC        R16
L_end__getMISO_2:
0x0502	0x9508    	RET
; end of easyavr_v7_ATMEGA32__getMISO_2
easyavr_v7_ATMEGA32__getMOSI_2:
;__ea_atmega32_gpio.c,61 :: 		static uint8_t _getMOSI_2()             { return PINB5_bit;   }
0x059A	0xB206    	IN         R0, PINB5_bit+0
0x059C	0x2700    	CLR        R16
0x059E	0xFC05    	SBRC       R0, 5
0x05A0	0x9503    	INC        R16
L_end__getMOSI_2:
0x05A2	0x9508    	RET
; end of easyavr_v7_ATMEGA32__getMOSI_2
easyavr_v7_ATMEGA32__getPWM_2:
;__ea_atmega32_gpio.c,62 :: 		static uint8_t _getPWM_2 ()             { return PIND5_bit;   }
0x057C	0xB200    	IN         R0, PIND5_bit+0
0x057E	0x2700    	CLR        R16
0x0580	0xFC05    	SBRC       R0, 5
0x0582	0x9503    	INC        R16
L_end__getPWM_2:
0x0584	0x9508    	RET
; end of easyavr_v7_ATMEGA32__getPWM_2
easyavr_v7_ATMEGA32__getINT_2:
;__ea_atmega32_gpio.c,63 :: 		static uint8_t _getINT_2 ()             { return PIND3_bit;   }
0x0586	0xB200    	IN         R0, PIND3_bit+0
0x0588	0x2700    	CLR        R16
0x058A	0xFC03    	SBRC       R0, 3
0x058C	0x9503    	INC        R16
L_end__getINT_2:
0x058E	0x9508    	RET
; end of easyavr_v7_ATMEGA32__getINT_2
easyavr_v7_ATMEGA32__getRX_2:
;__ea_atmega32_gpio.c,64 :: 		static uint8_t _getRX_2  ()             { return PIND0_bit;   }
0x0590	0xB200    	IN         R0, PIND0_bit+0
0x0592	0x2700    	CLR        R16
0x0594	0xFC00    	SBRC       R0, 0
0x0596	0x9503    	INC        R16
L_end__getRX_2:
0x0598	0x9508    	RET
; end of easyavr_v7_ATMEGA32__getRX_2
easyavr_v7_ATMEGA32__getTX_2:
;__ea_atmega32_gpio.c,65 :: 		static uint8_t _getTX_2  ()             { return PIND1_bit;   }
0x04A2	0xB200    	IN         R0, PIND1_bit+0
0x04A4	0x2700    	CLR        R16
0x04A6	0xFC01    	SBRC       R0, 1
0x04A8	0x9503    	INC        R16
L_end__getTX_2:
0x04AA	0x9508    	RET
; end of easyavr_v7_ATMEGA32__getTX_2
easyavr_v7_ATMEGA32__getSCL_2:
;__ea_atmega32_gpio.c,66 :: 		static uint8_t _getSCL_2 ()             { return PINC0_bit;   }
0x0C80	0xB203    	IN         R0, PINC0_bit+0
0x0C82	0x2700    	CLR        R16
0x0C84	0xFC00    	SBRC       R0, 0
0x0C86	0x9503    	INC        R16
L_end__getSCL_2:
0x0C88	0x9508    	RET
; end of easyavr_v7_ATMEGA32__getSCL_2
easyavr_v7_ATMEGA32__getSDA_2:
;__ea_atmega32_gpio.c,67 :: 		static uint8_t _getSDA_2 ()             { return PINC1_bit;   }
0x0C62	0xB203    	IN         R0, PINC1_bit+0
0x0C64	0x2700    	CLR        R16
0x0C66	0xFC01    	SBRC       R0, 1
0x0C68	0x9503    	INC        R16
L_end__getSDA_2:
0x0C6A	0x9508    	RET
; end of easyavr_v7_ATMEGA32__getSDA_2
easyavr_v7_ATMEGA32__getAN_3:
;__ea_atmega32_gpio.c,81 :: 		static uint8_t _getAN_3  ()             { return PINA4_bit;   }
0x0C6C	0xB209    	IN         R0, PINA4_bit+0
0x0C6E	0x2700    	CLR        R16
0x0C70	0xFC04    	SBRC       R0, 4
0x0C72	0x9503    	INC        R16
L_end__getAN_3:
0x0C74	0x9508    	RET
; end of easyavr_v7_ATMEGA32__getAN_3
easyavr_v7_ATMEGA32__getRST_3:
;__ea_atmega32_gpio.c,82 :: 		static uint8_t _getRST_3 ()             { return PINB0_bit;   }
0x0C76	0xB206    	IN         R0, PINB0_bit+0
0x0C78	0x2700    	CLR        R16
0x0C7A	0xFC00    	SBRC       R0, 0
0x0C7C	0x9503    	INC        R16
L_end__getRST_3:
0x0C7E	0x9508    	RET
; end of easyavr_v7_ATMEGA32__getRST_3
easyavr_v7_ATMEGA32__getCS_3:
;__ea_atmega32_gpio.c,83 :: 		static uint8_t _getCS_3  ()             { return PINB4_bit;   }
0x0D1E	0xB206    	IN         R0, PINB4_bit+0
0x0D20	0x2700    	CLR        R16
0x0D22	0xFC04    	SBRC       R0, 4
0x0D24	0x9503    	INC        R16
L_end__getCS_3:
0x0D26	0x9508    	RET
; end of easyavr_v7_ATMEGA32__getCS_3
easyavr_v7_ATMEGA32__getSCK_3:
;__ea_atmega32_gpio.c,84 :: 		static uint8_t _getSCK_3 ()             { return PINB7_bit;   }
0x0D28	0xB206    	IN         R0, PINB7_bit+0
0x0D2A	0x2700    	CLR        R16
0x0D2C	0xFC07    	SBRC       R0, 7
0x0D2E	0x9503    	INC        R16
L_end__getSCK_3:
0x0D30	0x9508    	RET
; end of easyavr_v7_ATMEGA32__getSCK_3
easyavr_v7_ATMEGA32__getMISO_3:
;__ea_atmega32_gpio.c,85 :: 		static uint8_t _getMISO_3()             { return PINB6_bit;   }
0x0CD6	0xB206    	IN         R0, PINB6_bit+0
0x0CD8	0x2700    	CLR        R16
0x0CDA	0xFC06    	SBRC       R0, 6
0x0CDC	0x9503    	INC        R16
L_end__getMISO_3:
0x0CDE	0x9508    	RET
; end of easyavr_v7_ATMEGA32__getMISO_3
easyavr_v7_ATMEGA32__getMOSI_3:
;__ea_atmega32_gpio.c,86 :: 		static uint8_t _getMOSI_3()             { return PINB5_bit;   }
0x0C58	0xB206    	IN         R0, PINB5_bit+0
0x0C5A	0x2700    	CLR        R16
0x0C5C	0xFC05    	SBRC       R0, 5
0x0C5E	0x9503    	INC        R16
L_end__getMOSI_3:
0x0C60	0x9508    	RET
; end of easyavr_v7_ATMEGA32__getMOSI_3
easyavr_v7_ATMEGA32__getPWM_3:
;__ea_atmega32_gpio.c,87 :: 		static uint8_t _getPWM_3 ()             { return PINB3_bit;   }
0x08CC	0xB206    	IN         R0, PINB3_bit+0
0x08CE	0x2700    	CLR        R16
0x08D0	0xFC03    	SBRC       R0, 3
0x08D2	0x9503    	INC        R16
L_end__getPWM_3:
0x08D4	0x9508    	RET
; end of easyavr_v7_ATMEGA32__getPWM_3
easyavr_v7_ATMEGA32__getINT_3:
;__ea_atmega32_gpio.c,88 :: 		static uint8_t _getINT_3 ()             { return PINB2_bit;   }
0x08F2	0xB206    	IN         R0, PINB2_bit+0
0x08F4	0x2700    	CLR        R16
0x08F6	0xFC02    	SBRC       R0, 2
0x08F8	0x9503    	INC        R16
L_end__getINT_3:
0x08FA	0x9508    	RET
; end of easyavr_v7_ATMEGA32__getINT_3
easyavr_v7_ATMEGA32__getRX_3:
;__ea_atmega32_gpio.c,89 :: 		static uint8_t _getRX_3  ()             { return PIND2_bit;   }
0x0AB2	0xB200    	IN         R0, PIND2_bit+0
0x0AB4	0x2700    	CLR        R16
0x0AB6	0xFC02    	SBRC       R0, 2
0x0AB8	0x9503    	INC        R16
L_end__getRX_3:
0x0ABA	0x9508    	RET
; end of easyavr_v7_ATMEGA32__getRX_3
easyavr_v7_ATMEGA32__getTX_3:
;__ea_atmega32_gpio.c,90 :: 		static uint8_t _getTX_3  ()             { return PIND3_bit;   }
0x08FC	0xB200    	IN         R0, PIND3_bit+0
0x08FE	0x2700    	CLR        R16
0x0900	0xFC03    	SBRC       R0, 3
0x0902	0x9503    	INC        R16
L_end__getTX_3:
0x0904	0x9508    	RET
; end of easyavr_v7_ATMEGA32__getTX_3
easyavr_v7_ATMEGA32__getSCL_3:
;__ea_atmega32_gpio.c,91 :: 		static uint8_t _getSCL_3 ()             { return PINC0_bit;   }
0x0906	0xB203    	IN         R0, PINC0_bit+0
0x0908	0x2700    	CLR        R16
0x090A	0xFC00    	SBRC       R0, 0
0x090C	0x9503    	INC        R16
L_end__getSCL_3:
0x090E	0x9508    	RET
; end of easyavr_v7_ATMEGA32__getSCL_3
easyavr_v7_ATMEGA32__getSDA_3:
;__ea_atmega32_gpio.c,92 :: 		static uint8_t _getSDA_3 ()             { return PINC1_bit;   }
0x0910	0xB203    	IN         R0, PINC1_bit+0
0x0912	0x2700    	CLR        R16
0x0914	0xFC01    	SBRC       R0, 1
0x0916	0x9503    	INC        R16
L_end__getSDA_3:
0x0918	0x9508    	RET
; end of easyavr_v7_ATMEGA32__getSDA_3
_uart1wire_storage:
;__uart1wire_Driver.c,104 :: 		void uart1wire_storage(uint8_t _data, uint8_t flag)
;__uart1wire_Driver.c,106 :: 		_readData = _data;
0x12DA	0x00AC9220  	STS        __uart1wire_Driver__readData+0, R2
;__uart1wire_Driver.c,107 :: 		_readyFlag = flag;
0x12DE	0x006A9230  	STS        __uart1wire_Driver__readyFlag+0, R3
;__uart1wire_Driver.c,108 :: 		}
L_end_uart1wire_storage:
0x12E2	0x9508    	RET
; end of _uart1wire_storage
;easyavr_v7_ATMEGA32.c,47 :: __MIKROBUS1_GPIO
0x1517	0x0209 ;__MIKROBUS1_GPIO+0
0x1519	0x01BA ;__MIKROBUS1_GPIO+2
0x151B	0x01AB ;__MIKROBUS1_GPIO+4
0x151D	0x01A6 ;__MIKROBUS1_GPIO+6
0x151F	0x01B5 ;__MIKROBUS1_GPIO+8
0x1521	0x01B0 ;__MIKROBUS1_GPIO+10
0x1523	0x0233 ;__MIKROBUS1_GPIO+12
0x1525	0x0238 ;__MIKROBUS1_GPIO+14
0x1527	0x0242 ;__MIKROBUS1_GPIO+16
0x1529	0x023D ;__MIKROBUS1_GPIO+18
0x152B	0x022E ;__MIKROBUS1_GPIO+20
0x152D	0x021F ;__MIKROBUS1_GPIO+22
0x152F	0x02B9 ;__MIKROBUS1_GPIO+24
0x1531	0x02A0 ;__MIKROBUS1_GPIO+26
0x1533	0x029B ;__MIKROBUS1_GPIO+28
0x1535	0x0296 ;__MIKROBUS1_GPIO+30
0x1537	0x02AA ;__MIKROBUS1_GPIO+32
0x1539	0x02AF ;__MIKROBUS1_GPIO+34
0x153B	0x02B4 ;__MIKROBUS1_GPIO+36
0x153D	0x02A5 ;__MIKROBUS1_GPIO+38
0x153F	0x0247 ;__MIKROBUS1_GPIO+40
0x1541	0x024C ;__MIKROBUS1_GPIO+42
0x1543	0x0287 ;__MIKROBUS1_GPIO+44
0x1545	0x028C ;__MIKROBUS1_GPIO+46
; end of __MIKROBUS1_GPIO
;easyavr_v7_ATMEGA32.c,15 :: __MIKROBUS1_UART
0x1553	0x020E ;__MIKROBUS1_UART+0
0x1555	0x02DC ;__MIKROBUS1_UART+2
0x1557	0x02D7 ;__MIKROBUS1_UART+4
; end of __MIKROBUS1_UART
;Click_UART1Wire_AVR.c,20 :: __UART1WIRE_UART_CFG
0x1547	0x2580 ;__UART1WIRE_UART_CFG+0
0x1549	0x0000 ;__UART1WIRE_UART_CFG+2
0x154B	0x0000 ;__UART1WIRE_UART_CFG+4
0x154D	0x0000 ;__UART1WIRE_UART_CFG+6
0x154F	0x0000 ;__UART1WIRE_UART_CFG+8
0x1551	0x0000 ;__UART1WIRE_UART_CFG+10
; end of __UART1WIRE_UART_CFG
;__Lib_Conversions.c,0 :: ?ICS?lstr3___Lib_Conversions
0x14DC	0x4E49 ;?ICS?lstr3___Lib_Conversions+0
0x14DE	0x0046 ;?ICS?lstr3___Lib_Conversions+2
; end of ?ICS?lstr3___Lib_Conversions
;__Lib_Conversions.c,0 :: ?ICS?lstr1___Lib_Conversions
0x14E0	0x614E ;?ICS?lstr1___Lib_Conversions+0
0x14E2	0x004E ;?ICS?lstr1___Lib_Conversions+2
; end of ?ICS?lstr1___Lib_Conversions
;__Lib_Conversions.c,0 :: ?ICS?lstr2___Lib_Conversions
0x14E4	0x0030 ;?ICS?lstr2___Lib_Conversions+0
; end of ?ICS?lstr2___Lib_Conversions
;__uart1wire_Driver.c,0 :: ?ICS__uart1wire_Driver__readyFlag
0x14E6	0x00 ;?ICS__uart1wire_Driver__readyFlag+0
; end of ?ICS__uart1wire_Driver__readyFlag
;Click_UART1Wire_AVR.c,0 :: ?ICS?lstr2_Click_UART1Wire_AVR
0x14E7	0x5420 ;?ICS?lstr2_Click_UART1Wire_AVR+0
0x14E9	0x6D65 ;?ICS?lstr2_Click_UART1Wire_AVR+2
0x14EB	0x6570 ;?ICS?lstr2_Click_UART1Wire_AVR+4
0x14ED	0x6172 ;?ICS?lstr2_Click_UART1Wire_AVR+6
0x14EF	0x7574 ;?ICS?lstr2_Click_UART1Wire_AVR+8
0x14F1	0x6572 ;?ICS?lstr2_Click_UART1Wire_AVR+10
0x14F3	0x3A20 ;?ICS?lstr2_Click_UART1Wire_AVR+12
0x14F5	0x0020 ;?ICS?lstr2_Click_UART1Wire_AVR+14
; end of ?ICS?lstr2_Click_UART1Wire_AVR
;Click_UART1Wire_AVR.c,0 :: ?ICS?lstr1_Click_UART1Wire_AVR
0x14F7	0x2D20 ;?ICS?lstr1_Click_UART1Wire_AVR+0
0x14F9	0x2D2D ;?ICS?lstr1_Click_UART1Wire_AVR+2
0x14FB	0x5320 ;?ICS?lstr1_Click_UART1Wire_AVR+4
0x14FD	0x7379 ;?ICS?lstr1_Click_UART1Wire_AVR+6
0x14FF	0x6574 ;?ICS?lstr1_Click_UART1Wire_AVR+8
0x1501	0x206D ;?ICS?lstr1_Click_UART1Wire_AVR+10
0x1503	0x6E69 ;?ICS?lstr1_Click_UART1Wire_AVR+12
0x1505	0x7469 ;?ICS?lstr1_Click_UART1Wire_AVR+14
0x1507	0x2D20 ;?ICS?lstr1_Click_UART1Wire_AVR+16
0x1509	0x2D2D ;?ICS?lstr1_Click_UART1Wire_AVR+18
0x150B	0x0020 ;?ICS?lstr1_Click_UART1Wire_AVR+20
; end of ?ICS?lstr1_Click_UART1Wire_AVR
;Click_UART1Wire_AVR.c,0 :: ?ICS_dataBuffer
0x150D	0x0000 ;?ICS_dataBuffer+0
0x150F	0x0000 ;?ICS_dataBuffer+2
0x1511	0x0000 ;?ICS_dataBuffer+4
0x1513	0x0000 ;?ICS_dataBuffer+6
0x1515	0x0000 ;?ICS_dataBuffer+8
; end of ?ICS_dataBuffer
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x002A       [8]    _float_tstr16_r19
0x0032       [9]    _float_neg32
0x003B      [21]    _float_unpacku
0x0050      [10]    _float_pack
0x005A       [7]    _float_unpacks
0x0061      [46]    _float_normalize_and_pack
0x008F      [91]    _float_fpadd_alt
0x00EA       [3]    _float_fpsub
0x00ED      [11]    _float_fpcmp
0x00F8       [5]    easyavr_v7_ATMEGA32__setSDA_2
0x00FD       [5]    easyavr_v7_ATMEGA32__setSCL_2
0x0102       [5]    easyavr_v7_ATMEGA32__setAN_3
0x0107       [5]    easyavr_v7_ATMEGA32__setCS_3
0x010C       [5]    easyavr_v7_ATMEGA32__setRST_3
0x0111       [5]    easyavr_v7_ATMEGA32__setTX_2
0x0116       [5]    easyavr_v7_ATMEGA32__setMOSI_2
0x011B       [5]    easyavr_v7_ATMEGA32__setMISO_2
0x0120       [5]    easyavr_v7_ATMEGA32__setPWM_2
0x0125       [5]    easyavr_v7_ATMEGA32__setRX_2
0x012A       [5]    easyavr_v7_ATMEGA32__setINT_2
0x012F       [5]    easyavr_v7_ATMEGA32__setSCL_3
0x0134       [5]    easyavr_v7_ATMEGA32__setTX_3
0x0139       [5]    easyavr_v7_ATMEGA32__setSDA_3
0x013E      [62]    _float_fpmul
0x017C       [7]    _float_fpcmp1
0x0183       [5]    easyavr_v7_ATMEGA32__setRX_3
0x0188       [5]    easyavr_v7_ATMEGA32__setMISO_3
0x018D       [5]    easyavr_v7_ATMEGA32__setSCK_3
0x0192       [5]    easyavr_v7_ATMEGA32__setMOSI_3
0x0197       [5]    easyavr_v7_ATMEGA32__setINT_3
0x019C       [5]    easyavr_v7_ATMEGA32__setPWM_3
0x01A1       [5]    easyavr_v7_ATMEGA32__setSCK_2
0x01A6       [5]    easyavr_v7_ATMEGA32__setSCK_1
0x01AB       [5]    easyavr_v7_ATMEGA32__setCS_1
0x01B0       [5]    easyavr_v7_ATMEGA32__setMOSI_1
0x01B5       [5]    easyavr_v7_ATMEGA32__setMISO_1
0x01BA       [5]    easyavr_v7_ATMEGA32__setRST_1
0x01BF      [38]    _UART1_Init_Advanced
0x01E5      [36]    _UART1_Init
0x0209       [5]    easyavr_v7_ATMEGA32__setAN_1
0x020E      [12]    _UART1_Write
0x021A       [5]    easyavr_v7_ATMEGA32__setAN_2
0x021F       [5]    easyavr_v7_ATMEGA32__setSDA_1
0x0224       [5]    easyavr_v7_ATMEGA32__setRST_2
0x0229       [5]    easyavr_v7_ATMEGA32__setCS_2
0x022E       [5]    easyavr_v7_ATMEGA32__setSCL_1
0x0233       [5]    easyavr_v7_ATMEGA32__setPWM_1
0x0238       [5]    easyavr_v7_ATMEGA32__setINT_1
0x023D       [5]    easyavr_v7_ATMEGA32__setTX_1
0x0242       [5]    easyavr_v7_ATMEGA32__setRX_1
0x0247       [5]    easyavr_v7_ATMEGA32__getRX_1
0x024C       [5]    easyavr_v7_ATMEGA32__getTX_1
0x0251       [5]    easyavr_v7_ATMEGA32__getTX_2
0x0256      [10]    _float_long2fp
0x0260       [7]    _float_op_gequ
0x0267      [12]    _Div_8x8_U
0x0273       [5]    easyavr_v7_ATMEGA32__getCS_2
0x0278       [5]    easyavr_v7_ATMEGA32__getSCK_2
0x027D       [5]    easyavr_v7_ATMEGA32__getMISO_2
0x0282       [5]    easyavr_v7_ATMEGA32__getRST_2
0x0287       [5]    easyavr_v7_ATMEGA32__getSCL_1
0x028C       [5]    easyavr_v7_ATMEGA32__getSDA_1
0x0291       [5]    easyavr_v7_ATMEGA32__getAN_2
0x0296       [5]    easyavr_v7_ATMEGA32__getSCK_1
0x029B       [5]    easyavr_v7_ATMEGA32__getCS_1
0x02A0       [5]    easyavr_v7_ATMEGA32__getRST_1
0x02A5       [5]    easyavr_v7_ATMEGA32__getINT_1
0x02AA       [5]    easyavr_v7_ATMEGA32__getMISO_1
0x02AF       [5]    easyavr_v7_ATMEGA32__getMOSI_1
0x02B4       [5]    easyavr_v7_ATMEGA32__getPWM_1
0x02B9       [5]    easyavr_v7_ATMEGA32__getAN_1
0x02BE       [5]    easyavr_v7_ATMEGA32__getPWM_2
0x02C3       [5]    easyavr_v7_ATMEGA32__getINT_2
0x02C8       [5]    easyavr_v7_ATMEGA32__getRX_2
0x02CD       [5]    easyavr_v7_ATMEGA32__getMOSI_2
0x02D2       [5]    _UART1_Tx_Idle
0x02D7       [5]    _UART1_Data_Ready
0x02DC       [2]    _UART1_Read
0x02DE       [2]    easyavr_v7_ATMEGA32__log_init3
0x02E0     [130]    easyavr_v7_ATMEGA32__log_init2
0x0362     [130]    easyavr_v7_ATMEGA32__log_init1
0x03E4     [130]    easyavr_v7_ATMEGA32__log_initUart
0x0466       [5]    easyavr_v7_ATMEGA32__getPWM_3
0x046B      [14]    easyavr_v7_ATMEGA32__log_write
0x0479       [5]    easyavr_v7_ATMEGA32__getINT_3
0x047E       [5]    easyavr_v7_ATMEGA32__getTX_3
0x0483       [5]    easyavr_v7_ATMEGA32__getSCL_3
0x0488       [5]    easyavr_v7_ATMEGA32__getSDA_3
0x048D     [204]    easyavr_v7_ATMEGA32__uartInit_1
0x0559       [5]    easyavr_v7_ATMEGA32__getRX_3
0x055E       [2]    easyavr_v7_ATMEGA32__uartInit_3
0x0560     [204]    easyavr_v7_ATMEGA32__uartInit_2
0x062C       [5]    easyavr_v7_ATMEGA32__getMOSI_3
0x0631       [5]    easyavr_v7_ATMEGA32__getSDA_2
0x0636       [5]    easyavr_v7_ATMEGA32__getAN_3
0x063B       [5]    easyavr_v7_ATMEGA32__getRST_3
0x0640       [5]    easyavr_v7_ATMEGA32__getSCL_2
0x0645      [10]    _float_fpmul1
0x064F       [7]    _float_op_less
0x0656      [21]    _strcpy
0x066B       [5]    easyavr_v7_ATMEGA32__getMISO_3
0x0670       [1]    __uart1wire_Driver_hal_gpioMap
0x0671      [24]    __uart1wire_Driver_hal_uartMap
0x0689       [6]    __uart1wire_Driver_hal_uartWrite
0x068F       [5]    easyavr_v7_ATMEGA32__getCS_3
0x0694       [5]    easyavr_v7_ATMEGA32__getSCK_3
0x0699       [7]    _Delay_1ms
0x06A0       [6]    _uart1wire_goToDataMode
0x06A6      [11]    _uart1wire_reset
0x06B1       [2]    _uart1wire_writeCommand
0x06B3       [7]    _Delay_10ms
0x06BA      [51]    _mikrobus_logInit
0x06ED      [32]    _mikrobus_uartInit
0x070D       [8]    _uart1wire_uartDriverInit
0x0715     [102]    _mikrobus_logWrite
0x077B       [3]    _float_ulong2fp
0x077E       [6]    __uart1wire_Driver_hal_uartRead
0x0784     [438]    _FloatToStr
0x093A      [49]    _uart1wire_readData
0x096B       [2]    _uart1wire_readByte
0x096D       [5]    _uart1wire_storage
0x0972      [43]    _systemInit
0x099D       [5]    ___CC2DW
0x09A2     [127]    _applicationTask
0x0A21      [40]    _applicationInit
0x0A49      [26]    _UART_Interrupt
0x0A63      [11]    _main
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [1]    Delay_Cyc_loc_L0
0x0000       [1]    R0
0x0001       [1]    R1
0x0002       [1]    FARG_ShortToHex_input
0x0002       [2]    FARG_WordToHex_input
0x0002       [2]    FARG_strstr_s1
0x0002       [1]    FARG_ByteToHex_input
0x0002       [2]    FARG_VDelay_Advanced_ms_Time_ms
0x0002       [2]    FARG_VDelay_ms_Time_ms
0x0002       [1]    FARG_Delay_Cyc_cycles_div_by_10
0x0002       [2]    FARG_memchr_p
0x0002       [2]    FARG_memmove_to
0x0002       [2]    FARG_memcpy_d1
0x0002       [2]    FARG_memcmp_s1
0x0002       [1]    FARG___uart1wire_Driver_hal_uartWrite_input
0x0002       [2]    FARG___uart1wire_Driver_hal_uartMap_uartObj
0x0002       [2]    FARG___uart1wire_Driver_hal_gpioMap_gpioObj
0x0002       [2]    FARG_uart1wire_uartDriverInit_gpioObj
0x0002       [2]    FARG_uart1wire_readData_buf
0x0002       [1]    FARG_uart1wire_storage__data
0x0002       [1]    FARG_uart1wire_writeCommand_input
0x0002       [2]    FARG_strcspn_s1
0x0002       [2]    FARG_strspn_str1
0x0002       [2]    FARG_strncpy_to
0x0002       [2]    FARG_strtok_s1
0x0002       [2]    FARG_strrchr_ptr
0x0002       [2]    FARG_strpbrk_s1
0x0002       [2]    FARG_strncmp_s1
0x0002       [2]    FARG_strchr_ptr
0x0002       [2]    FARG_strcat_to
0x0002       [2]    FARG_memset_p1
0x0002       [2]    FARG_strcmp_s1
0x0002       [2]    FARG_strncat_to
0x0002       [2]    FARG_strlen_s
0x0002       [2]    FARG_strcpy_to
0x0002       [1]    FARG_easyavr_v7_ATMEGA32__setRST_2_value
0x0002       [2]    FARG_UART_Set_Active_read_ptr
0x0002       [1]    FARG_easyavr_v7_ATMEGA32__setCS_2_value
0x0002       [1]    FARG_easyavr_v7_ATMEGA32__setSCK_2_value
0x0002       [2]    FARG_UART1_Read_Text_Output
0x0002       [1]    FARG_easyavr_v7_ATMEGA32__setTX_1_value
0x0002       [1]    FARG_UART_Write__data
0x0002       [1]    FARG_easyavr_v7_ATMEGA32__setSCL_1_value
0x0002       [1]    FARG_easyavr_v7_ATMEGA32__setAN_2_value
0x0002       [1]    FARG_easyavr_v7_ATMEGA32__setSDA_1_value
0x0002       [2]    FARG_UART1_Write_Text_uart_text
0x0002       [4]    FARG_FloatToStr_fnum
0x0002       [1]    FARG_easyavr_v7_ATMEGA32__setINT_2_value
0x0002       [1]    FARG_easyavr_v7_ATMEGA32__setRX_2_value
0x0002       [2]    FARG_Ltrim_string
0x0002       [1]    FARG_easyavr_v7_ATMEGA32__setTX_2_value
0x0002       [1]    FARG_UART1_Write_data_
0x0002       [1]    FARG_easyavr_v7_ATMEGA32__setMISO_2_value
0x0002       [1]    FARG_easyavr_v7_ATMEGA32__setMOSI_2_value
0x0002       [4]    FARG_UART1_Init_Advanced_bps
0x0002       [1]    FARG_easyavr_v7_ATMEGA32__setPWM_2_value
0x0002       [1]    FARG_easyavr_v7_ATMEGA32__setRX_1_value
0x0002       [1]    R2
0x0002       [4]    FARG_easyavr_v7_ATMEGA32__log_initUart_baud
0x0002       [1]    FARG_mikrobus_gpioInit_bus
0x0002       [1]    FARG_easyavr_v7_ATMEGA32__setRST_1_value
0x0002       [1]    FARG_easyavr_v7_ATMEGA32__setAN_1_value
0x0002       [2]    FARG_easyavr_v7_ATMEGA32__log_write_data_
0x0002       [2]    FARG_easyavr_v7_ATMEGA32__uartInit_3_cfg
0x0002       [4]    FARG_easyavr_v7_ATMEGA32__log_init1_baud
0x0002       [4]    FARG_easyavr_v7_ATMEGA32__log_init3_baud
0x0002       [4]    FARG_easyavr_v7_ATMEGA32__log_init2_baud
0x0002       [1]    FARG_easyavr_v7_ATMEGA32__setCS_1_value
0x0002       [1]    FARG_mikrobus_logInit_port
0x0002       [1]    FARG_mikrobus_uartInit_bus
0x0002       [1]    FARG_easyavr_v7_ATMEGA32__setINT_1_value
0x0002       [2]    FARG_mikrobus_logWrite_data_
0x0002       [2]    FARG_UART_Write_Text_uart_text
0x0002       [1]    FARG_easyavr_v7_ATMEGA32__setMISO_1_value
0x0002       [1]    FARG_easyavr_v7_ATMEGA32__setSCK_1_value
0x0002       [2]    FARG_UART_Read_Text_Output
0x0002       [1]    FARG_easyavr_v7_ATMEGA32__setPWM_1_value
0x0002       [1]    FARG_easyavr_v7_ATMEGA32__setMOSI_1_value
0x0002       [2]    FARG_Rtrim_string
0x0002       [1]    FARG_easyavr_v7_ATMEGA32__setSDA_3_value
0x0002       [1]    FARG_ShortToStr_input
0x0002       [1]    FARG_easyavr_v7_ATMEGA32__setMOSI_3_value
0x0002       [2]    FARG_WordToStrWithZeros_input
0x0002       [1]    FARG_easyavr_v7_ATMEGA32__setMISO_3_value
0x0002       [2]    FARG_IntToStrWithZeros_input
0x0002       [1]    FARG_easyavr_v7_ATMEGA32__setSCK_3_value
0x0002       [2]    FARG_IntToStr_input
0x0002       [1]    FARG_easyavr_v7_ATMEGA32__gpioInit_1_pin
0x0002       [1]    FARG_easyavr_v7_ATMEGA32__setPWM_3_value
0x0002       [1]    FARG_easyavr_v7_ATMEGA32__setTX_3_value
0x0002       [4]    FARG_LongWordToHex_input
0x0002       [1]    FARG_easyavr_v7_ATMEGA32__setSCL_3_value
0x0002       [2]    FARG_IntToHex_input
0x0002       [1]    FARG_easyavr_v7_ATMEGA32__setRX_3_value
0x0002       [1]    FARG_ByteToStr_input
0x0002       [2]    FARG_WordToStr_input
0x0002       [4]    FARG_LongIntToHex_input
0x0002       [1]    FARG_easyavr_v7_ATMEGA32__setINT_3_value
0x0002       [1]    FARG_easyavr_v7_ATMEGA32__setCS_3_value
0x0002       [4]    FARG_LongIntToStrWithZeros_input
0x0002       [1]    FARG_easyavr_v7_ATMEGA32__setSDA_2_value
0x0002       [2]    FARG_easyavr_v7_ATMEGA32__uartInit_1_cfg
0x0002       [1]    FARG_easyavr_v7_ATMEGA32__gpioInit_3_pin
0x0002       [4]    FARG_LongToStr_input
0x0002       [1]    FARG_easyavr_v7_ATMEGA32__setAN_3_value
0x0002       [2]    FARG_easyavr_v7_ATMEGA32__uartInit_2_cfg
0x0002       [2]    FARG_Dec2Bcd16_decnum
0x0002       [1]    FARG_easyavr_v7_ATMEGA32__setSCL_2_value
0x0002       [1]    FARG_Dec2Bcd_decnum
0x0002       [1]    FARG_Bcd2Dec_bcdnum
0x0002       [2]    FARG_Bcd2Dec16_bcdnum
0x0002       [1]    FARG_easyavr_v7_ATMEGA32__gpioInit_2_pin
0x0002       [4]    FARG_LongWordToStrWithZeros_input
0x0002       [1]    FARG_easyavr_v7_ATMEGA32__setRST_3_value
0x0002       [4]    FARG_LongWordToStr_input
0x0003       [1]    R3
0x0003       [2]    FARG_ByteToHex_output
0x0003       [1]    FARG_uart1wire_storage_flag
0x0003       [2]    FARG_ShortToHex_output
0x0003       [1]    FARG_easyavr_v7_ATMEGA32__gpioInit_2_dir
0x0003       [1]    FARG_easyavr_v7_ATMEGA32__gpioInit_1_dir
0x0003       [2]    FARG_ShortToStr_output
0x0003       [1]    FARG_easyavr_v7_ATMEGA32__gpioInit_3_dir
0x0003       [2]    FARG_mikrobus_uartInit_cfg
0x0003       [1]    FARG_mikrobus_gpioInit_pin
0x0003       [4]    FARG_mikrobus_logInit_baud
0x0003       [2]    FARG_ByteToStr_output
0x0004       [1]    R4
0x0004       [1]    FARG_uart1wire_readData_nData
0x0004       [2]    FARG_uart1wire_uartDriverInit_uartObj
0x0004       [2]    FARG_UART1_Read_Text_Delimiter
0x0004       [1]    FARG_strchr_chr
0x0004       [2]    FARG_UART_Set_Active_write_ptr
0x0004       [2]    FARG_strncat_from
0x0004       [2]    FARG_strcpy_from
0x0004       [2]    FARG_strcmp_s2
0x0004       [2]    FARG_strcat_from
0x0004       [1]    FARG_mikrobus_gpioInit_direction
0x0004       [2]    FARG_memcpy_s1
0x0004       [2]    FARG_UART_Read_Text_Delimiter
0x0004       [1]    FARG_mikrobus_logWrite_format
0x0004       [1]    FARG_memset_character
0x0004       [2]    FARG_memmove_from
0x0004       [2]    FARG_strncpy_from
0x0004       [2]    FARG_strstr_s2
0x0004       [2]    FARG_WordToStrWithZeros_output
0x0004       [1]    FARG_strrchr_chr
0x0004       [2]    FARG_WordToHex_output
0x0004       [2]    FARG_IntToHex_output
0x0004       [2]    FARG_WordToStr_output
0x0004       [2]    FARG_IntToStr_output
0x0004       [2]    FARG_strtok_s2
0x0004       [2]    FARG_strcspn_s2
0x0004       [2]    FARG_strspn_str2
0x0004       [2]    FARG_strpbrk_s2
0x0004       [2]    FARG_IntToStrWithZeros_output
0x0004       [2]    FARG_strncmp_s2
0x0004       [1]    FARG_memchr_n
0x0004       [2]    FARG_VDelay_Advanced_ms_Current_Fosc_kHz
0x0004       [2]    FARG_memcmp_s2
0x0005       [2]    FARG_memset_n
0x0005       [2]    FARG_memchr_v
0x0005       [1]    R5
0x0006       [2]    FARG_strncpy_size
0x0006       [2]    FARG_LongIntToStrWithZeros_output
0x0006       [2]    FARG_FloatToStr_str
0x0006       [2]    FARG_strncat_size
0x0006       [1]    FARG_UART1_Init_Advanced_parity
0x0006       [2]    FARG_LongToStr_output
0x0006       [1]    FARG_strncmp_len
0x0006       [2]    FARG_LongIntToHex_output
0x0006       [2]    FARG_LongWordToStr_output
0x0006       [2]    FARG_LongWordToStrWithZeros_output
0x0006       [2]    FARG_LongWordToHex_output
0x0006       [2]    FARG_UART_Set_Active_tx_idle_ptr
0x0006       [1]    R6
0x0006       [1]    FARG_UART1_Read_Text_Attempts
0x0006       [2]    FARG_memmove_n
0x0006       [2]    FARG_memcmp_n
0x0006       [2]    FARG_memcpy_n
0x0006       [1]    FARG_UART_Read_Text_Attempts
0x0007       [1]    R7
0x0007       [1]    FARG_UART1_Init_Advanced_stop_bits
0x0008       [1]    R8
0x0009       [1]    R9
0x000A       [1]    R10
0x000B       [1]    R11
0x000C       [1]    R12
0x000D       [1]    R13
0x000E       [1]    R14
0x000F       [1]    R15
0x0010       [1]    R16
0x0011       [1]    R17
0x0012       [1]    R18
0x0013       [1]    R19
0x0014       [1]    R20
0x0015       [1]    R21
0x0016       [1]    R22
0x0017       [1]    R23
0x0018       [1]    R24
0x0019       [1]    R25
0x001A       [1]    XL
0x001A       [2]    X
0x001A       [1]    R26
0x001B       [1]    R27
0x001B       [1]    XH
0x001C       [2]    Y
0x001C       [1]    YL
0x001C       [1]    R28
0x001D       [1]    R29
0x001D       [1]    YH
0x001E       [1]    R30
0x001E       [1]    ZL
0x001E       [2]    Z
0x001F       [1]    ZH
0x001F       [1]    R31
0x0020       [0]    TWBR0_bit
0x0020       [1]    TWBR
0x0020       [0]    TWBR1_bit
0x0020       [0]    TWBR5_bit
0x0020       [0]    TWBR6_bit
0x0020       [0]    TWBR7_bit
0x0020       [0]    TWBR2_bit
0x0020       [0]    TWBR3_bit
0x0020       [0]    TWBR4_bit
0x0021       [0]    TWS3_bit
0x0021       [0]    TWS7_bit
0x0021       [0]    TWS4_bit
0x0021       [1]    TWSR
0x0021       [0]    TWPS0_bit
0x0021       [0]    TWPS1_bit
0x0021       [0]    TWS6_bit
0x0021       [0]    TWS5_bit
0x0022       [0]    TWA5_bit
0x0022       [0]    TWA3_bit
0x0022       [0]    TWGCE_bit
0x0022       [0]    TWA1_bit
0x0022       [0]    TWA2_bit
0x0022       [0]    TWA0_bit
0x0022       [0]    TWA6_bit
0x0022       [1]    TWAR
0x0022       [0]    TWA4_bit
0x0023       [0]    TWD0_bit
0x0023       [0]    TWD2_bit
0x0023       [0]    TWD1_bit
0x0023       [0]    TWD6_bit
0x0023       [0]    TWD4_bit
0x0023       [0]    TWD7_bit
0x0023       [0]    TWD5_bit
0x0023       [0]    TWD3_bit
0x0023       [1]    TWDR
0x0024       [1]    ADCL
0x0024       [0]    ADCL0_bit
0x0024       [0]    ADCL1_bit
0x0024       [0]    ADCL5_bit
0x0024       [0]    ADCL6_bit
0x0024       [0]    ADCL7_bit
0x0024       [0]    ADCL2_bit
0x0024       [0]    ADCL3_bit
0x0024       [0]    ADCL4_bit
0x0025       [0]    ADCH6_bit
0x0025       [0]    ADCH7_bit
0x0025       [1]    ADCH
0x0025       [0]    ADCH2_bit
0x0025       [0]    ADCH0_bit
0x0025       [0]    ADCH1_bit
0x0025       [0]    ADCH3_bit
0x0025       [0]    ADCH5_bit
0x0025       [0]    ADCH4_bit
0x0026       [0]    ADATE_bit
0x0026       [0]    ADIE_bit
0x0026       [0]    ADIF_bit
0x0026       [0]    ADPS0_bit
0x0026       [1]    ADCSRA
0x0026       [0]    ADPS2_bit
0x0026       [0]    ADPS1_bit
0x0026       [0]    ADSC_bit
0x0026       [0]    ADEN_bit
0x0027       [0]    REFS1_bit
0x0027       [0]    MUX3_bit
0x0027       [1]    ADMUX
0x0027       [0]    ADLAR_bit
0x0027       [0]    MUX4_bit
0x0027       [0]    REFS0_bit
0x0027       [0]    MUX0_bit
0x0027       [0]    MUX1_bit
0x0027       [0]    MUX2_bit
0x0028       [0]    ACIC_bit
0x0028       [1]    ACSR
0x0028       [0]    ACIS1_bit
0x0028       [0]    ACIE_bit
0x0028       [0]    ACIS0_bit
0x0028       [0]    ACBG_bit
0x0028       [0]    ACO_bit
0x0028       [0]    ACI_bit
0x0028       [0]    ACD_bit
0x0029       [0]    UBRR2_bit
0x0029       [0]    UBRR3_bit
0x0029       [0]    UBRR1_bit
0x0029       [0]    UBRR0_bit
0x0029       [0]    UBRR7_bit
0x0029       [0]    UBRR6_bit
0x0029       [0]    UBRR5_bit
0x0029       [0]    UBRR4_bit
0x0029       [1]    UBRRL
0x002A       [1]    UCSR0B
0x002A       [1]    UCSRB
0x002A       [0]    UDRIE_bit
0x002A       [0]    RXEN_bit
0x002A       [0]    TXCIE_bit
0x002A       [0]    RXCIE_bit
0x002A       [0]    TXEN_bit
0x002A       [0]    TXB8_bit
0x002A       [0]    UCSZ2_bit
0x002A       [0]    RXB8_bit
0x002B       [0]    DOR_bit
0x002B       [0]    UPE_bit
0x002B       [1]    UCSRA
0x002B       [0]    MPCM_bit
0x002B       [0]    U2X_bit
0x002B       [0]    FE_bit
0x002B       [0]    TXC_bit
0x002B       [0]    RXC_bit
0x002B       [0]    RXC0_bit
0x002B       [0]    UDRE0_bit
0x002B       [0]    UDRE_bit
0x002B       [0]    TXC0_bit
0x002C       [0]    UDR1_bit
0x002C       [0]    UDR2_bit
0x002C       [0]    UDR0__bit
0x002C       [1]    UDR0
0x002C       [1]    UDR
0x002C       [0]    UDR6_bit
0x002C       [0]    UDR7_bit
0x002C       [0]    UDR5_bit
0x002C       [0]    UDR3_bit
0x002C       [0]    UDR4_bit
0x002D       [0]    SPR1_bit
0x002D       [0]    CPHA_bit
0x002D       [1]    SPCR
0x002D       [0]    SPR0_bit
0x002D       [0]    CPOL_bit
0x002D       [0]    SPE_bit
0x002D       [0]    SPIE_bit
0x002D       [0]    MSTR_bit
0x002D       [0]    DORD_bit
0x002E       [0]    SPI2X_bit
0x002E       [1]    SPSR
0x002E       [0]    SPIF_bit
0x002E       [0]    WCOL_bit
0x002F       [0]    SPDR1_bit
0x002F       [0]    SPDR2_bit
0x002F       [1]    SPDR
0x002F       [0]    SPDR0_bit
0x002F       [0]    SPDR3_bit
0x002F       [0]    SPDR6_bit
0x002F       [0]    SPDR7_bit
0x002F       [0]    SPDR4_bit
0x002F       [0]    SPDR5_bit
0x0030       [0]    PIND1_bit
0x0030       [0]    PIND2_bit
0x0030       [1]    PIND
0x0030       [0]    PIND0_bit
0x0030       [0]    PIND3_bit
0x0030       [0]    PIND6_bit
0x0030       [0]    PIND7_bit
0x0030       [0]    PIND4_bit
0x0030       [0]    PIND5_bit
0x0031       [0]    DDD2_bit
0x0031       [0]    DDD3_bit
0x0031       [0]    DDD4_bit
0x0031       [1]    DDRD
0x0031       [0]    DDD0_bit
0x0031       [0]    DDD1_bit
0x0031       [0]    DDD7_bit
0x0031       [0]    DDD6_bit
0x0031       [0]    DDD5_bit
0x0032       [1]    PORTD
0x0032       [0]    PORTD4_bit
0x0032       [0]    PORTD5_bit
0x0032       [0]    PORTD7_bit
0x0032       [0]    PORTD6_bit
0x0032       [0]    PORTD3_bit
0x0032       [0]    PORTD2_bit
0x0032       [0]    PORTD0_bit
0x0032       [0]    PORTD1_bit
0x0033       [0]    PINC3_bit
0x0033       [0]    PINC5_bit
0x0033       [0]    PINC6_bit
0x0033       [0]    PINC2_bit
0x0033       [0]    PINC7_bit
0x0033       [0]    PINC4_bit
0x0033       [0]    PINC0_bit
0x0033       [1]    PINC
0x0033       [0]    PINC1_bit
0x0034       [0]    DDC3_bit
0x0034       [0]    DDC2_bit
0x0034       [0]    DDC1_bit
0x0034       [0]    DDC7_bit
0x0034       [0]    DDC6_bit
0x0034       [0]    DDC5_bit
0x0034       [0]    DDC4_bit
0x0034       [0]    DDC0_bit
0x0034       [1]    DDRC
0x0035       [0]    PORTC7_bit
0x0035       [0]    PORTC1_bit
0x0035       [1]    PORTC
0x0035       [0]    PORTC6_bit
0x0035       [0]    PORTC0_bit
0x0035       [0]    PORTC2_bit
0x0035       [0]    PORTC3_bit
0x0035       [0]    PORTC4_bit
0x0035       [0]    PORTC5_bit
0x0036       [0]    PINB1_bit
0x0036       [0]    PINB0_bit
0x0036       [0]    PINB7_bit
0x0036       [0]    PINB6_bit
0x0036       [1]    PINB
0x0036       [0]    PINB3_bit
0x0036       [0]    PINB2_bit
0x0036       [0]    PINB5_bit
0x0036       [0]    PINB4_bit
0x0037       [0]    DDB5_bit
0x0037       [0]    DDB1_bit
0x0037       [0]    DDB2_bit
0x0037       [0]    DDB4_bit
0x0037       [0]    DDB3_bit
0x0037       [0]    DDB0_bit
0x0037       [0]    DDB6_bit
0x0037       [0]    DDB7_bit
0x0037       [1]    DDRB
0x0038       [0]    PORTB0_bit
0x0038       [1]    PORTB
0x0038       [0]    PORTB1_bit
0x0038       [0]    PORTB4_bit
0x0038       [0]    PORTB5_bit
0x0038       [0]    PORTB6_bit
0x0038       [0]    PORTB3_bit
0x0038       [0]    PORTB2_bit
0x0038       [0]    PORTB7_bit
0x0039       [0]    PINA4_bit
0x0039       [0]    PINA2_bit
0x0039       [0]    PINA3_bit
0x0039       [0]    PINA7_bit
0x0039       [0]    PINA6_bit
0x0039       [0]    PINA5_bit
0x0039       [1]    PINA
0x0039       [0]    PINA1_bit
0x0039       [0]    PINA0_bit
0x003A       [0]    DDA6_bit
0x003A       [1]    DDRA
0x003A       [0]    DDA0_bit
0x003A       [0]    DDA3_bit
0x003A       [0]    DDA2_bit
0x003A       [0]    DDA4_bit
0x003A       [0]    DDA5_bit
0x003A       [0]    DDA1_bit
0x003A       [0]    DDA7_bit
0x003B       [0]    PORTA0_bit
0x003B       [0]    PORTA4_bit
0x003B       [1]    PORTA
0x003B       [0]    PORTA5_bit
0x003B       [0]    PORTA1_bit
0x003B       [0]    PORTA2_bit
0x003B       [0]    PORTA7_bit
0x003B       [0]    PORTA6_bit
0x003B       [0]    PORTA3_bit
0x003C       [0]    EERE_bit
0x003C       [1]    EECR
0x003C       [0]    EEWE_bit
0x003C       [0]    EERIE_bit
0x003C       [0]    EEMWE_bit
0x003D       [0]    EEDR1_bit
0x003D       [0]    EEDR2_bit
0x003D       [1]    EEDR
0x003D       [0]    EEDR0_bit
0x003D       [0]    EEDR3_bit
0x003D       [0]    EEDR6_bit
0x003D       [0]    EEDR7_bit
0x003D       [0]    EEDR4_bit
0x003D       [0]    EEDR5_bit
0x003E       [0]    EEAR5_bit
0x003E       [0]    EEAR4_bit
0x003E       [0]    EEAR7_bit
0x003E       [0]    EEAR6_bit
0x003E       [0]    EEAR3_bit
0x003E       [0]    EEAR00_bit
0x003E       [1]    EEARL
0x003E       [0]    EEAR2_bit
0x003E       [0]    EEAR1_bit
0x003F       [0]    EEAR8_bit
0x003F       [1]    EEARH
0x003F       [0]    EEAR9_bit
0x0040       [0]    UPM1_bit
0x0040       [1]    UCSR0C
0x0040       [0]    USBS_bit
0x0040       [0]    UPM0_bit
0x0040       [0]    URSEL_bit
0x0040       [0]    UBRR11_bit
0x0040       [0]    UMSEL_bit
0x0040       [0]    UBRR9_bit
0x0040       [1]    UCSRC
0x0040       [0]    UCPOL_bit
0x0040       [0]    UCSZ0_bit
0x0040       [0]    UBRR10_bit
0x0040       [1]    UBRRH
0x0040       [0]    UBRR8_bit
0x0040       [0]    UCSZ1_bit
0x0041       [0]    WDTOE_bit
0x0041       [0]    WDP1_bit
0x0041       [0]    WDP2_bit
0x0041       [0]    WDE_bit
0x0041       [0]    WDP0_bit
0x0041       [1]    WDTCR
0x0042       [0]    TCN2UB_bit
0x0042       [1]    ASSR
0x0042       [0]    AS2_bit
0x0042       [0]    OCR2UB_bit
0x0042       [0]    TCR2UB_bit
0x0043       [0]    OCR2_2_bit
0x0043       [0]    OCR2_1_bit
0x0043       [0]    OCR2_5_bit
0x0043       [0]    OCR2_3_bit
0x0043       [0]    OCR2_4_bit
0x0043       [0]    OCR2_7_bit
0x0043       [1]    OCR2
0x0043       [0]    OCR2_0_bit
0x0043       [0]    OCR2_6_bit
0x0044       [0]    TCNT2_5_bit
0x0044       [1]    TCNT2
0x0044       [0]    TCNT2_4_bit
0x0044       [0]    TCNT2_7_bit
0x0044       [0]    TCNT2_2_bit
0x0044       [0]    TCNT2_6_bit
0x0044       [0]    TCNT2_1_bit
0x0044       [0]    TCNT2_3_bit
0x0044       [0]    TCNT2_0_bit
0x0045       [1]    TCCR2
0x0045       [0]    WGM21_bit
0x0045       [0]    CS20_bit
0x0045       [0]    CS22_bit
0x0045       [0]    CS21_bit
0x0045       [0]    COM21_bit
0x0045       [0]    FOC2_bit
0x0045       [0]    WGM20_bit
0x0045       [0]    COM20_bit
0x0046       [1]    ICR1L
0x0046       [0]    ICR1L0_bit
0x0046       [0]    ICR1L3_bit
0x0046       [0]    ICR1L4_bit
0x0046       [0]    ICR1L2_bit
0x0046       [0]    ICR1L5_bit
0x0046       [0]    ICR1L1_bit
0x0046       [0]    ICR1L6_bit
0x0046       [0]    ICR1L7_bit
0x0047       [0]    ICR1H6_bit
0x0047       [0]    ICR1H4_bit
0x0047       [0]    ICR1H3_bit
0x0047       [0]    ICR1H0_bit
0x0047       [1]    ICR1H
0x0047       [0]    ICR1H5_bit
0x0047       [0]    ICR1H1_bit
0x0047       [0]    ICR1H2_bit
0x0047       [0]    ICR1H7_bit
0x0048       [0]    OCR1BL6_bit
0x0048       [0]    OCR1BL4_bit
0x0048       [0]    OCR1BL3_bit
0x0048       [0]    OCR1BL0_bit
0x0048       [0]    OCR1BL5_bit
0x0048       [0]    OCR1BL7_bit
0x0048       [0]    OCR1BL1_bit
0x0048       [1]    OCR1BL
0x0048       [0]    OCR1BL2_bit
0x0049       [0]    OCR1BH0_bit
0x0049       [0]    OCR1BH1_bit
0x0049       [0]    OCR1BH6_bit
0x0049       [1]    OCR1BH
0x0049       [0]    OCR1BH4_bit
0x0049       [0]    OCR1BH5_bit
0x0049       [0]    OCR1BH2_bit
0x0049       [0]    OCR1BH3_bit
0x0049       [0]    OCR1BH7_bit
0x004A       [0]    OCR1AL3_bit
0x004A       [0]    OCR1AL4_bit
0x004A       [0]    OCR1AL2_bit
0x004A       [0]    OCR1AL1_bit
0x004A       [0]    OCR1AL0_bit
0x004A       [0]    OCR1AL6_bit
0x004A       [0]    OCR1AL7_bit
0x004A       [0]    OCR1AL5_bit
0x004A       [1]    OCR1AL
0x004B       [0]    OCR1AH7_bit
0x004B       [0]    OCR1AH6_bit
0x004B       [0]    OCR1AH2_bit
0x004B       [0]    OCR1AH3_bit
0x004B       [0]    OCR1AH1_bit
0x004B       [1]    OCR1AH
0x004B       [0]    OCR1AH0_bit
0x004B       [0]    OCR1AH4_bit
0x004B       [0]    OCR1AH5_bit
0x004C       [0]    TCNT1L4_bit
0x004C       [1]    TCNT1L
0x004C       [0]    TCNT1L5_bit
0x004C       [0]    TCNT1L6_bit
0x004C       [0]    TCNT1L3_bit
0x004C       [0]    TCNT1L7_bit
0x004C       [0]    TCNT1L2_bit
0x004C       [0]    TCNT1L0_bit
0x004C       [0]    TCNT1L1_bit
0x004D       [0]    TCNT1H2_bit
0x004D       [0]    TCNT1H0_bit
0x004D       [1]    TCNT1H
0x004D       [0]    TCNT1H1_bit
0x004D       [0]    TCNT1H6_bit
0x004D       [0]    TCNT1H7_bit
0x004D       [0]    TCNT1H5_bit
0x004D       [0]    TCNT1H3_bit
0x004D       [0]    TCNT1H4_bit
0x004E       [0]    CS11_bit
0x004E       [0]    CS12_bit
0x004E       [1]    TCCR1B
0x004E       [0]    CS10_bit
0x004E       [0]    ICES1_bit
0x004E       [0]    ICNC1_bit
0x004E       [0]    WGM12_bit
0x004E       [0]    WGM13_bit
0x004F       [0]    WGM11_bit
0x004F       [0]    FOC1B_bit
0x004F       [1]    TCCR1A
0x004F       [0]    WGM10_bit
0x004F       [0]    FOC1A_bit
0x004F       [0]    COM1A0_bit
0x004F       [0]    COM1A1_bit
0x004F       [0]    COM1B0_bit
0x004F       [0]    COM1B1_bit
0x0050       [0]    ACME_bit
0x0050       [0]    PSR10_bit
0x0050       [0]    PSR2_bit
0x0050       [0]    ADTS0_bit
0x0050       [0]    ADTS1_bit
0x0050       [0]    PUD_bit
0x0050       [0]    ADTS2_bit
0x0050       [1]    SFIOR
0x0051       [0]    CAL7_bit
0x0051       [1]    OSCCAL
0x0051       [0]    CAL5_bit
0x0051       [0]    CAL6_bit
0x0051       [1]    OCDR
0x0051       [0]    CAL1_bit
0x0051       [0]    CAL2_bit
0x0051       [0]    CAL3_bit
0x0051       [0]    CAL4_bit
0x0051       [0]    CAL0_bit
0x0052       [0]    TCNT0_4_bit
0x0052       [0]    TCNT0_6_bit
0x0052       [0]    TCNT0_7_bit
0x0052       [0]    TCNT0_5_bit
0x0052       [0]    TCNT0_2_bit
0x0052       [0]    TCNT0_1_bit
0x0052       [1]    TCNT0
0x0052       [0]    TCNT0_3_bit
0x0052       [0]    TCNT0_0_bit
0x0053       [0]    CS02_bit
0x0053       [1]    TCCR0
0x0053       [0]    CS01_bit
0x0053       [0]    CS00_bit
0x0053       [0]    WGM01_bit
0x0053       [0]    WGM00_bit
0x0053       [0]    FOC0_bit
0x0053       [0]    COM00_bit
0x0053       [0]    COM01_bit
0x0054       [0]    ISC2_bit
0x0054       [1]    MCUCSR
0x0054       [0]    EXTRF_bit
0x0054       [0]    PORF_bit
0x0054       [0]    JTRF_bit
0x0054       [0]    JTD_bit
0x0054       [0]    BORF_bit
0x0054       [0]    WDRF_bit
0x0055       [0]    SM1_bit
0x0055       [0]    SM0_bit
0x0055       [0]    SE_bit
0x0055       [0]    SM2_bit
0x0055       [0]    ISC11_bit
0x0055       [0]    ISC00_bit
0x0055       [1]    MCUCR
0x0055       [0]    ISC10_bit
0x0055       [0]    ISC01_bit
0x0056       [0]    TWEN_bit
0x0056       [0]    TWWC_bit
0x0056       [1]    TWCR
0x0056       [0]    TWIE_bit
0x0056       [0]    TWEA_bit
0x0056       [0]    TWINT_bit
0x0056       [0]    TWSTO_bit
0x0056       [0]    TWSTA_bit
0x0057       [0]    BLBSET_bit
0x0057       [0]    PGWRT_bit
0x0057       [0]    PGERS_bit
0x0057       [0]    SPMIE_bit
0x0057       [0]    RWWSB_bit
0x0057       [0]    RWWSRE_bit
0x0057       [0]    SPMEN_bit
0x0057       [1]    SPMCR
0x0057       [1]    SPMCSR
0x0058       [0]    ICF1_bit
0x0058       [0]    OCF2_bit
0x0058       [0]    OCF1B_bit
0x0058       [1]    TIFR
0x0058       [0]    TOV0_bit
0x0058       [0]    OCF1A_bit
0x0058       [0]    OCF0_bit
0x0058       [0]    TOV1_bit
0x0058       [0]    TOV2_bit
0x0059       [0]    TOIE1_bit
0x0059       [1]    TIMSK
0x0059       [0]    TICIE1_bit
0x0059       [0]    OCIE2_bit
0x0059       [0]    TOIE2_bit
0x0059       [0]    OCIE1B_bit
0x0059       [0]    TOIE0_bit
0x0059       [0]    OCIE1A_bit
0x0059       [0]    OCIE0_bit
0x005A       [1]    GIFR
0x005A       [0]    INTF2_bit
0x005A       [0]    INTF0_bit
0x005A       [0]    INTF1_bit
0x005B       [0]    IVCE_bit
0x005B       [1]    GICR
0x005B       [0]    INT1_bit
0x005B       [0]    INT2_bit
0x005B       [0]    INT0_bit
0x005B       [0]    IVSEL_bit
0x005C       [0]    OCR0_5_bit
0x005C       [1]    OCR0
0x005C       [0]    OCR0_2_bit
0x005C       [0]    OCR0_6_bit
0x005C       [0]    OCR0_1_bit
0x005C       [0]    OCR0_0_bit
0x005C       [0]    OCR0_4_bit
0x005C       [0]    OCR0_7_bit
0x005C       [0]    OCR0_3_bit
0x005D       [0]    SP5_bit
0x005D       [0]    SP6_bit
0x005D       [0]    SP3_bit
0x005D       [1]    SPL
0x005D       [0]    SP1_bit
0x005D       [0]    SP2_bit
0x005D       [0]    SP7_bit
0x005D       [0]    SP4_bit
0x005D       [0]    SP0_bit
0x005E       [0]    SP8_bit
0x005E       [0]    SP10_bit
0x005E       [0]    SP9_bit
0x005E       [0]    SP11_bit
0x005E       [1]    SPH
0x005F       [0]    SREG_T_bit
0x005F       [0]    SREG_V_bit
0x005F       [0]    SREG_S_bit
0x005F       [0]    SREG_I_bit
0x005F       [0]    SREG_Z_bit
0x005F       [0]    SREG_H_bit
0x005F       [0]    SREG_C_bit
0x005F       [0]    SREG_N_bit
0x005F       [1]    SREG
0x0060       [4]    ?lstr3___Lib_Conversions
0x0064       [4]    ?lstr1___Lib_Conversions
0x0068       [2]    ?lstr2___Lib_Conversions
0x006A       [1]    __uart1wire_Driver__readyFlag
0x006B      [16]    ?lstr2_Click_UART1Wire_AVR
0x007B      [22]    ?lstr1_Click_UART1Wire_AVR
0x0091      [10]    _dataBuffer
0x009B       [2]    _UART_Wr_Ptr
0x009D       [2]    _UART_Rd_Ptr
0x009F       [2]    _UART_Rdy_Ptr
0x00A1       [2]    _logger
0x00A3       [2]    __uart1wire_Driver_fp_uartRead
0x00A5       [2]    __uart1wire_Driver_fp_uartReady
0x00A7       [1]    _readData
0x00A8       [2]    __uart1wire_Driver_fp_uartWrite
0x00AA       [2]    _UART_Tx_Idle_Ptr
0x00AC       [1]    __uart1wire_Driver__readData
0x00AD      [50]    _demoText
0x00DF       [4]    _fTemp
0x00E3       [2]    _Temp
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x14DC       [4]    ?ICS?lstr3___Lib_Conversions
0x14E0       [4]    ?ICS?lstr1___Lib_Conversions
0x14E4       [2]    ?ICS?lstr2___Lib_Conversions
0x14E6       [1]    ?ICS__uart1wire_Driver__readyFlag
0x14E7      [16]    ?ICS?lstr2_Click_UART1Wire_AVR
0x14F7      [22]    ?ICS?lstr1_Click_UART1Wire_AVR
0x150D      [10]    ?ICS_dataBuffer
0x1517      [48]    __MIKROBUS1_GPIO
0x1547      [12]    __UART1WIRE_UART_CFG
0x1553       [6]    __MIKROBUS1_UART
