QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
Start time: 15:26:41 on Dec 13,2024
vcom -2008 -work internal/ModelSimContainer/work proj/src/MIPS_types.vhd internal/testpy/tb.vhd proj/src/MIPS_types.vhd proj/src/OnesComp/onesComp.vhd proj/src/OnesComp/onesComp_N.vhd proj/src/BottomLevel/dffg.vhd proj/src/BottomLevel/org2.vhd proj/src/BottomLevel/controlUnit.vhd proj/src/BottomLevel/mux2t1_N.vhd proj/src/BottomLevel/andg2.vhd proj/src/BottomLevel/mux2t1.vhd proj/src/BottomLevel/xorg2.vhd proj/src/BottomLevel/invg.vhd proj/src/CarryLookaheadAdder/fullAdder.vhd proj/src/CarryLookaheadAdder/carryLookAheadAdder.vhd proj/src/TopLevel/MIPS_Processor.vhd proj/src/TopLevel/dffgPC.vhd proj/src/TopLevel/sign_ext.vhd proj/src/TopLevel/mem.vhd proj/src/TopLevel/regFile.vhd proj/src/TopLevel/decoder5t32.vhd proj/src/TopLevel/stackPointerRegister.vhd proj/src/TopLevel/mux32t1_new.vhd proj/src/FetchLogic/reg_N.vhd proj/src/FetchLogic/reg_NPC.vhd proj/src/FetchLogic/adder1bit.vhd proj/src/FetchLogic/adder_N.vhd proj/src/FetchLogic/dffgPC.vhd proj/src/FetchLogic/fetchLogic.vhd proj/src/BarrelShifter/barrelShifter.vhd proj/src/BarrelShifter/vectorReverser_N.vhd proj/src/Alu/lessThanModule.vhd proj/src/Alu/equalityModule.vhd proj/src/Alu/equalityMuxModule.vhd proj/src/Alu/alu.vhd proj/src/Alu/mux8t1_32.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package MIPS_types
-- Loading package std_logic_textio
-- Loading package ENV
-- Compiling entity tb
-- Compiling architecture mixed of tb
** Warning: proj/src/MIPS_types.vhd(15): (vcom-1615) Existing package 'MIPS_types' at line 15 will be overwritten.
-- Compiling package MIPS_types
-- Compiling entity onesComp
-- Compiling architecture structure of onesComp
-- Compiling entity onesComp_N
-- Compiling architecture structural of onesComp_N
-- Compiling entity dffg
-- Compiling architecture mixed of dffg
-- Compiling entity org2
-- Compiling architecture dataflow of org2
-- Compiling entity controlUnit
-- Compiling architecture behavioral of controlUnit
-- Compiling entity mux2t1_N
-- Compiling architecture structural of mux2t1_N
-- Compiling entity andg2
-- Compiling architecture dataflow of andg2
-- Compiling entity mux2t1
-- Compiling architecture structure of mux2t1
-- Compiling entity xorg2
-- Compiling architecture dataflow of xorg2
-- Compiling entity invg
-- Compiling architecture dataflow of invg
-- Compiling entity fullAdder
-- Compiling architecture structure of fullAdder
-- Compiling entity carryLookaheadAdder
-- Compiling architecture mixed of carryLookaheadAdder
-- Loading package MIPS_types
-- Compiling entity MIPS_Processor
-- Compiling architecture structure of MIPS_Processor
** Warning: proj/src/TopLevel/dffgPC.vhd(23): (vcom-1615) Existing entity 'dffgPC' at /home/coreybh/cpre381/Project1/MIPS-Single-Cycle-Processor/cpre381-toolflow/proj/src/FetchLogic/dffgPC.vhd(23) will be overwritten.
-- Compiling entity dffgPC
** Warning: proj/src/TopLevel/dffgPC.vhd(33): (vcom-1615) Existing architecture 'dffgPC(mixed)' at /home/coreybh/cpre381/Project1/MIPS-Single-Cycle-Processor/cpre381-toolflow/proj/src/FetchLogic/dffgPC.vhd(33) will be overwritten.
-- Compiling architecture mixed of dffgPC
-- Loading package NUMERIC_STD
-- Compiling entity sign_ext
-- Compiling architecture dataflow of sign_ext
-- Compiling entity mem
-- Compiling architecture rtl of mem
-- Compiling entity regFile
-- Compiling architecture structure of regFile
-- Compiling entity decoder5t32
-- Compiling architecture dataflow of decoder5t32
-- Compiling entity stackPointerRegister
-- Compiling architecture structure of stackPointerRegister
-- Compiling entity mux32t1_new
-- Compiling architecture mux_arch of mux32t1_new
-- Compiling entity reg_N
-- Compiling architecture structure of reg_N
-- Compiling entity reg_NPC
-- Compiling architecture structure of reg_NPC
-- Compiling entity adder1bit
-- Compiling architecture structure of adder1bit
-- Compiling entity adder_N
-- Compiling architecture structure of adder_N
** Warning: proj/src/FetchLogic/dffgPC.vhd(23): (vcom-1615) Existing entity 'dffgPC' at proj/src/TopLevel/dffgPC.vhd(23) will be overwritten.
-- Compiling entity dffgPC
** Warning: proj/src/FetchLogic/dffgPC.vhd(33): (vcom-1615) Existing architecture 'dffgPC(mixed)' at proj/src/TopLevel/dffgPC.vhd(33) will be overwritten.
-- Compiling architecture mixed of dffgPC
-- Compiling entity fetchLogic
-- Compiling architecture structural of fetchLogic
-- Compiling entity barrelShifter
-- Compiling architecture structural of barrelShifter
-- Compiling entity vectorReverser_N
-- Compiling architecture dataflow of vectorReverser_N
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_SIGNED
-- Compiling entity lessThanModule
-- Compiling architecture dataflow of lessThanModule
-- Compiling entity equalityModule
-- Compiling architecture dataflow of equalityModule
-- Compiling entity equalityMuxModule
-- Compiling architecture dataflow of equalityMuxModule
-- Compiling entity alu
-- Compiling architecture structural of alu
-- Compiling entity mux8t1_32
-- Compiling architecture structural of mux8t1_32
End time: 15:26:42 on Dec 13,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 5
