--------------------------------------------------------------------------------
Release 7.1.04i Trace H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

C:/ISE71/bin/nt/trce.exe -ise f:\pt8613\vhdl\pt8613 (work)\SDHD_module_v2.ise
-intstyle ise -e 3 -l 3 -s 6 -xml colorbar_generator colorbar_generator.ncd -o
colorbar_generator.twr colorbar_generator.pcf


Design file:              colorbar_generator.ncd
Physical constraint file: colorbar_generator.pcf
Device,speed:             xc2vp20,-6 (PRODUCTION 1.91 2005-07-22)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_i
-----------------+------------+------------+------------------+--------+
                 |  Setup to  |  Hold to   |                  |  Clock |
Source           | clk (edge) | clk (edge) |Internal Clock(s) |  Phase |
-----------------+------------+------------+------------------+--------+
en_i             |    0.195(R)|    1.245(R)|clk_i_BUFGP       |   0.000|
h_grid_state_i<1>|    4.131(R)|   -0.999(R)|clk_i_BUFGP       |   0.000|
h_grid_state_i<2>|    4.345(R)|   -1.221(R)|clk_i_BUFGP       |   0.000|
h_grid_state_i<3>|    3.870(R)|   -1.128(R)|clk_i_BUFGP       |   0.000|
pattern_i<0>     |    3.746(R)|   -1.807(R)|clk_i_BUFGP       |   0.000|
pattern_i<1>     |    3.826(R)|   -1.865(R)|clk_i_BUFGP       |   0.000|
-----------------+------------+------------+------------------+--------+

Clock clk_i to Pad
-------------------+------------+------------------+--------+
                   | clk (edge) |                  |  Clock |
Destination        | to PAD     |Internal Clock(s) |  Phase |
-------------------+------------+------------------+--------+
color_level_o<0>   |    4.603(R)|clk_i_BUFGP       |   0.000|
color_level_o<2>   |    4.612(R)|clk_i_BUFGP       |   0.000|
color_level_o<4>   |    4.603(R)|clk_i_BUFGP       |   0.000|
color_presence_o<0>|    4.673(R)|clk_i_BUFGP       |   0.000|
color_presence_o<1>|    4.649(R)|clk_i_BUFGP       |   0.000|
color_presence_o<2>|    4.682(R)|clk_i_BUFGP       |   0.000|
-------------------+------------+------------------+--------+

Analysis completed Fri Mar 02 15:13:19 2007
--------------------------------------------------------------------------------



Peak Memory Usage: 122 MB
