

================================================================
== Synthesis Summary Report of 'atax'
================================================================
+ General Information: 
    * Date:           Sun Mar 16 15:28:53 2025
    * Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
    * Project:        atax
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu55c-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+------+---------+------------+------------+-----+
    |                           Modules                          |  Issue |       | Latency |  Latency  | Iteration|         | Trip |          |      |         |            |            |     |
    |                           & Loops                          |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF     |     LUT    | URAM|
    +------------------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+------+---------+------------+------------+-----+
    |+ atax*                                                     |  Timing|  -1.45|     1156|  5.896e+03|         -|     1157|     -|  dataflow|     -|  8 (~0%)|  3669 (~0%)|  5123 (~0%)|    -|
    | + compute_tmp                                              |  Timing|  -1.45|     1156|  5.896e+03|         -|     1156|     -|        no|     -|  3 (~0%)|  1632 (~0%)|  2265 (~0%)|    -|
    |  + compute_tmp_Pipeline_VITIS_LOOP_9_1                     |       -|   2.56|       18|     90.000|         -|       18|     -|        no|     -|        -|    14 (~0%)|    97 (~0%)|    -|
    |   o VITIS_LOOP_9_1                                         |      II|   3.65|       16|     80.000|         2|        2|     8|       yes|     -|        -|           -|           -|    -|
    |  o VITIS_LOOP_14_2                                         |       -|   3.65|     1136|  5.794e+03|       142|        -|     8|        no|     -|        -|           -|           -|    -|
    |   + compute_tmp_Pipeline_VITIS_LOOP_15_3                   |  Timing|  -1.45|      136|    693.600|         -|      136|     -|        no|     -|  3 (~0%)|  1434 (~0%)|  1913 (~0%)|    -|
    |    o VITIS_LOOP_15_3                                       |      II|   3.65|      134|    683.400|        71|       64|     2|       yes|     -|        -|           -|           -|    -|
    | + compute_y_out                                            |  Timing|  -0.22|     1059|  5.295e+03|         -|     1059|     -|        no|     -|  5 (~0%)|  1971 (~0%)|  2762 (~0%)|    -|
    |  + compute_y_out_Pipeline_VITIS_LOOP_40_1                  |       -|   2.56|       18|     90.000|         -|       18|     -|        no|     -|        -|    14 (~0%)|    97 (~0%)|    -|
    |   o VITIS_LOOP_40_1                                        |      II|   3.65|       16|     80.000|         2|        2|     8|       yes|     -|        -|           -|           -|    -|
    |  + compute_y_out_Pipeline_VITIS_LOOP_45_2_VITIS_LOOP_46_3  |  Timing|  -0.22|     1038|  5.190e+03|         -|     1038|     -|        no|     -|  5 (~0%)|  1950 (~0%)|  2516 (~0%)|    -|
    |   o VITIS_LOOP_45_2_VITIS_LOOP_46_3                        |      II|   3.65|     1036|  5.180e+03|        77|       64|    16|       yes|     -|        -|           -|           -|    -|
    +------------------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+------+---------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+----------------+----------+
| Interface      | Bitwidth |
+----------------+----------+
| A_address0     | 10       |
| A_address1     | 10       |
| A_d0           | 32       |
| A_d1           | 32       |
| A_q0           | 32       |
| A_q1           | 32       |
| x_address0     | 5        |
| x_address1     | 5        |
| x_d0           | 32       |
| x_d1           | 32       |
| x_q0           | 32       |
| x_q1           | 32       |
| y_out_address0 | 5        |
| y_out_address1 | 5        |
| y_out_d0       | 32       |
| y_out_d1       | 32       |
| y_out_q0       | 32       |
| y_out_q1       | 32       |
+----------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| A        | in        | float*   |
| x        | in        | float*   |
| y_out    | inout     | float*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+----------------+---------+----------+
| Argument | HW Interface   | HW Type | HW Usage |
+----------+----------------+---------+----------+
| A        | A_address0     | port    | offset   |
| A        | A_ce0          | port    |          |
| A        | A_d0           | port    |          |
| A        | A_q0           | port    |          |
| A        | A_we0          | port    |          |
| A        | A_address1     | port    | offset   |
| A        | A_ce1          | port    |          |
| A        | A_d1           | port    |          |
| A        | A_q1           | port    |          |
| A        | A_we1          | port    |          |
| x        | x_address0     | port    | offset   |
| x        | x_ce0          | port    |          |
| x        | x_d0           | port    |          |
| x        | x_q0           | port    |          |
| x        | x_we0          | port    |          |
| x        | x_address1     | port    | offset   |
| x        | x_ce1          | port    |          |
| x        | x_d1           | port    |          |
| x        | x_q1           | port    |          |
| x        | x_we1          | port    |          |
| y_out    | y_out_address0 | port    | offset   |
| y_out    | y_out_ce0      | port    |          |
| y_out    | y_out_d0       | port    |          |
| y_out    | y_out_q0       | port    |          |
| y_out    | y_out_we0      | port    |          |
| y_out    | y_out_address1 | port    | offset   |
| y_out    | y_out_ce1      | port    |          |
| y_out    | y_out_d1       | port    |          |
| y_out    | y_out_q1       | port    |          |
| y_out    | y_out_we1      | port    |          |
+----------+----------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+------------------------------------------------------------+-----+--------+--------------+------+---------+---------+
| Name                                                       | DSP | Pragma | Variable     | Op   | Impl    | Latency |
+------------------------------------------------------------+-----+--------+--------------+------+---------+---------+
| + atax                                                     | 8   |        |              |      |         |         |
|  + compute_tmp                                             | 3   |        |              |      |         |         |
|    add_ln14_fu_189_p2                                      | -   |        | add_ln14     | add  | fabric  | 0       |
|   + compute_tmp_Pipeline_VITIS_LOOP_9_1                    | 0   |        |              |      |         |         |
|     add_ln9_fu_121_p2                                      | -   |        | add_ln9      | add  | fabric  | 0       |
|   + compute_tmp_Pipeline_VITIS_LOOP_15_3                   | 3   |        |              |      |         |         |
|     add_ln20_fu_1087_p2                                    | -   |        | add_ln20     | add  | fabric  | 0       |
|     add_ln20_1_fu_1109_p2                                  | -   |        | add_ln20_1   | add  | fabric  | 0       |
|     add_ln25_fu_1057_p2                                    | -   |        | add_ln25     | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3                       | 3   |        | mul          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_4_no_dsp_1_U2                        | -   |        | add          | fadd | fabric  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3                       | 3   |        | mul_s        | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_4_no_dsp_1_U2                        | -   |        | add65_s      | fadd | fabric  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3                       | 3   |        | mul_9        | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_4_no_dsp_1_U2                        | -   |        | add65_9      | fadd | fabric  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3                       | 3   |        | mul_4        | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_4_no_dsp_1_U2                        | -   |        | add65_4      | fadd | fabric  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3                       | 3   |        | mul_5        | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_4_no_dsp_1_U2                        | -   |        | add65_5      | fadd | fabric  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3                       | 3   |        | mul_1128_1   | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_4_no_dsp_1_U2                        | -   |        | add65_1129_1 | fadd | fabric  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3                       | 3   |        | mul_1128_2   | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_4_no_dsp_1_U2                        | -   |        | add65_1129_2 | fadd | fabric  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3                       | 3   |        | mul_1128_3   | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_4_no_dsp_1_U2                        | -   |        | add65_1129_3 | fadd | fabric  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3                       | 3   |        | mul_6        | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_4_no_dsp_1_U2                        | -   |        | add65_6      | fadd | fabric  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3                       | 3   |        | mul_2147_1   | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_4_no_dsp_1_U2                        | -   |        | add65_2148_1 | fadd | fabric  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3                       | 3   |        | mul_2147_2   | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_4_no_dsp_1_U2                        | -   |        | add65_2148_2 | fadd | fabric  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3                       | 3   |        | mul_2147_3   | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_4_no_dsp_1_U2                        | -   |        | add65_2148_3 | fadd | fabric  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3                       | 3   |        | mul_7        | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_4_no_dsp_1_U2                        | -   |        | add65_7      | fadd | fabric  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3                       | 3   |        | mul_3166_1   | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_4_no_dsp_1_U2                        | -   |        | add65_3167_1 | fadd | fabric  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3                       | 3   |        | mul_3166_2   | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_4_no_dsp_1_U2                        | -   |        | add65_3167_2 | fadd | fabric  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3                       | 3   |        | mul_3166_3   | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_4_no_dsp_1_U2                        | -   |        | add65_3167_3 | fadd | fabric  | 3       |
|     add_ln25_1_fu_1174_p2                                  | -   |        | add_ln25_1   | add  | fabric  | 0       |
|     add_ln25_2_fu_1194_p2                                  | -   |        | add_ln25_2   | add  | fabric  | 0       |
|     add_ln25_3_fu_1214_p2                                  | -   |        | add_ln25_3   | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3                       | 3   |        | mul_1        | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_4_no_dsp_1_U2                        | -   |        | add65_1      | fadd | fabric  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3                       | 3   |        | mul_1_s      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_4_no_dsp_1_U2                        | -   |        | add65_1_s    | fadd | fabric  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3                       | 3   |        | mul_1_6      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_4_no_dsp_1_U2                        | -   |        | add65_1_6    | fadd | fabric  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3                       | 3   |        | mul_1_7      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_4_no_dsp_1_U2                        | -   |        | add65_1_7    | fadd | fabric  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3                       | 3   |        | mul_1_1      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_4_no_dsp_1_U2                        | -   |        | add65_1_1    | fadd | fabric  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3                       | 3   |        | mul_1_1_1    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_4_no_dsp_1_U2                        | -   |        | add65_1_1_1  | fadd | fabric  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3                       | 3   |        | mul_1_1_2    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_4_no_dsp_1_U2                        | -   |        | add65_1_1_2  | fadd | fabric  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3                       | 3   |        | mul_1_1_3    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_4_no_dsp_1_U2                        | -   |        | add65_1_1_3  | fadd | fabric  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3                       | 3   |        | mul_1_2      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_4_no_dsp_1_U2                        | -   |        | add65_1_2    | fadd | fabric  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3                       | 3   |        | mul_1_2_1    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_4_no_dsp_1_U2                        | -   |        | add65_1_2_1  | fadd | fabric  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3                       | 3   |        | mul_1_2_2    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_4_no_dsp_1_U2                        | -   |        | add65_1_2_2  | fadd | fabric  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3                       | 3   |        | mul_1_2_3    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_4_no_dsp_1_U2                        | -   |        | add65_1_2_3  | fadd | fabric  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3                       | 3   |        | mul_1_3      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_4_no_dsp_1_U2                        | -   |        | add65_1_3    | fadd | fabric  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3                       | 3   |        | mul_1_3_1    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_4_no_dsp_1_U2                        | -   |        | add65_1_3_1  | fadd | fabric  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3                       | 3   |        | mul_1_3_2    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_4_no_dsp_1_U2                        | -   |        | add65_1_3_2  | fadd | fabric  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3                       | 3   |        | mul_1_3_3    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_4_no_dsp_1_U2                        | -   |        | add65_1_3_3  | fadd | fabric  | 3       |
|     add_ln25_4_fu_1292_p2                                  | -   |        | add_ln25_4   | add  | fabric  | 0       |
|     add_ln25_5_fu_1312_p2                                  | -   |        | add_ln25_5   | add  | fabric  | 0       |
|     add_ln25_6_fu_1364_p2                                  | -   |        | add_ln25_6   | add  | fabric  | 0       |
|     add_ln25_7_fu_1384_p2                                  | -   |        | add_ln25_7   | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3                       | 3   |        | mul_2        | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_4_no_dsp_1_U2                        | -   |        | add65_2      | fadd | fabric  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3                       | 3   |        | mul_2_s      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_4_no_dsp_1_U2                        | -   |        | add65_2_s    | fadd | fabric  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3                       | 3   |        | mul_2_6      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_4_no_dsp_1_U2                        | -   |        | add65_2_6    | fadd | fabric  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3                       | 3   |        | mul_2_7      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_4_no_dsp_1_U2                        | -   |        | add65_2_7    | fadd | fabric  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3                       | 3   |        | mul_2_1      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_4_no_dsp_1_U2                        | -   |        | add65_2_1    | fadd | fabric  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3                       | 3   |        | mul_2_1_1    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_4_no_dsp_1_U2                        | -   |        | add65_2_1_1  | fadd | fabric  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3                       | 3   |        | mul_2_1_2    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_4_no_dsp_1_U2                        | -   |        | add65_2_1_2  | fadd | fabric  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3                       | 3   |        | mul_2_1_3    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_4_no_dsp_1_U2                        | -   |        | add65_2_1_3  | fadd | fabric  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3                       | 3   |        | mul_2_2      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_4_no_dsp_1_U2                        | -   |        | add65_2_2    | fadd | fabric  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3                       | 3   |        | mul_2_2_1    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_4_no_dsp_1_U2                        | -   |        | add65_2_2_1  | fadd | fabric  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3                       | 3   |        | mul_2_2_2    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_4_no_dsp_1_U2                        | -   |        | add65_2_2_2  | fadd | fabric  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3                       | 3   |        | mul_2_2_3    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_4_no_dsp_1_U2                        | -   |        | add65_2_2_3  | fadd | fabric  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3                       | 3   |        | mul_2_3      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_4_no_dsp_1_U2                        | -   |        | add65_2_3    | fadd | fabric  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3                       | 3   |        | mul_2_3_1    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_4_no_dsp_1_U2                        | -   |        | add65_2_3_1  | fadd | fabric  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3                       | 3   |        | mul_2_3_2    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_4_no_dsp_1_U2                        | -   |        | add65_2_3_2  | fadd | fabric  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3                       | 3   |        | mul_2_3_3    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_4_no_dsp_1_U2                        | -   |        | add65_2_3_3  | fadd | fabric  | 3       |
|     add_ln25_8_fu_1432_p2                                  | -   |        | add_ln25_8   | add  | fabric  | 0       |
|     add_ln25_9_fu_1452_p2                                  | -   |        | add_ln25_9   | add  | fabric  | 0       |
|     add_ln25_10_fu_1472_p2                                 | -   |        | add_ln25_10  | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3                       | 3   |        | mul_3        | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_4_no_dsp_1_U2                        | -   |        | add65_3      | fadd | fabric  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3                       | 3   |        | mul_3_s      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_4_no_dsp_1_U2                        | -   |        | add65_3_s    | fadd | fabric  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3                       | 3   |        | mul_3_6      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_4_no_dsp_1_U2                        | -   |        | add65_3_6    | fadd | fabric  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3                       | 3   |        | mul_3_7      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_4_no_dsp_1_U2                        | -   |        | add65_3_7    | fadd | fabric  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3                       | 3   |        | mul_3_1      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_4_no_dsp_1_U2                        | -   |        | add65_3_1    | fadd | fabric  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3                       | 3   |        | mul_3_1_1    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_4_no_dsp_1_U2                        | -   |        | add65_3_1_1  | fadd | fabric  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3                       | 3   |        | mul_3_1_2    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_4_no_dsp_1_U2                        | -   |        | add65_3_1_2  | fadd | fabric  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3                       | 3   |        | mul_3_1_3    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_4_no_dsp_1_U2                        | -   |        | add65_3_1_3  | fadd | fabric  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3                       | 3   |        | mul_3_2      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_4_no_dsp_1_U2                        | -   |        | add65_3_2    | fadd | fabric  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3                       | 3   |        | mul_3_2_1    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_4_no_dsp_1_U2                        | -   |        | add65_3_2_1  | fadd | fabric  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3                       | 3   |        | mul_3_2_2    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_4_no_dsp_1_U2                        | -   |        | add65_3_2_2  | fadd | fabric  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3                       | 3   |        | mul_3_2_3    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_4_no_dsp_1_U2                        | -   |        | add65_3_2_3  | fadd | fabric  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3                       | 3   |        | mul_3_3      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_4_no_dsp_1_U2                        | -   |        | add65_3_3    | fadd | fabric  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3                       | 3   |        | mul_3_3_1    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_4_no_dsp_1_U2                        | -   |        | add65_3_3_1  | fadd | fabric  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3                       | 3   |        | mul_3_3_2    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_4_no_dsp_1_U2                        | -   |        | add65_3_3_2  | fadd | fabric  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3                       | 3   |        | mul_3_3_3    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_4_no_dsp_1_U2                        | -   |        | add65_3_3_3  | fadd | fabric  | 3       |
|     add_ln15_fu_1073_p2                                    | -   |        | add_ln15     | add  | fabric  | 0       |
|  + compute_y_out                                           | 5   |        |              |      |         |         |
|   + compute_y_out_Pipeline_VITIS_LOOP_40_1                 | 0   |        |              |      |         |         |
|     add_ln40_fu_125_p2                                     | -   |        | add_ln40     | add  | fabric  | 0       |
|   + compute_y_out_Pipeline_VITIS_LOOP_45_2_VITIS_LOOP_46_3 | 5   |        |              |      |         |         |
|     add_ln45_1_fu_983_p2                                   | -   |        | add_ln45_1   | add  | fabric  | 0       |
|     add_ln45_fu_995_p2                                     | -   |        | add_ln45     | add  | fabric  | 0       |
|     add_ln54_fu_1788_p2                                    | -   |        | add_ln54     | add  | fabric  | 0       |
|     add_ln54_1_fu_2078_p2                                  | -   |        | add_ln54_1   | add  | fabric  | 0       |
|     add_ln54_2_fu_2340_p2                                  | -   |        | add_ln54_2   | add  | fabric  | 0       |
|     add_ln54_3_fu_2606_p2                                  | -   |        | add_ln54_3   | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U29                      | 3   |        | mul          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_4_no_dsp_1_U28                       | -   |        | add          | fadd | fabric  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U29                      | 3   |        | mul_s        | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U27                     | 2   |        | add65_s      | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U29                      | 3   |        | mul_4        | fmul | maxdsp  | 3       |
|     add_ln64_fu_1113_p2                                    | -   |        | add_ln64     | add  | fabric  | 0       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U27                     | 2   |        | add65_4      | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U29                      | 3   |        | mul_5        | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U27                     | 2   |        | add65_5      | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U29                      | 3   |        | mul_6        | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_4_no_dsp_1_U28                       | -   |        | add65_6      | fadd | fabric  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U29                      | 3   |        | mul_1125_1   | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U27                     | 2   |        | add65_1129_1 | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U29                      | 3   |        | mul_1125_2   | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U27                     | 2   |        | add65_1129_2 | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U29                      | 3   |        | mul_1125_3   | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U27                     | 2   |        | add65_1129_3 | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U29                      | 3   |        | mul_7        | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_4_no_dsp_1_U28                       | -   |        | add65_7      | fadd | fabric  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U29                      | 3   |        | mul_2144_1   | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U27                     | 2   |        | add65_2148_1 | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U29                      | 3   |        | mul_2144_2   | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U27                     | 2   |        | add65_2148_2 | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U29                      | 3   |        | mul_2144_3   | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U27                     | 2   |        | add65_2148_3 | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U29                      | 3   |        | mul_8        | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_4_no_dsp_1_U28                       | -   |        | add65_8      | fadd | fabric  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U29                      | 3   |        | mul_3163_1   | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U27                     | 2   |        | add65_3167_1 | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U29                      | 3   |        | mul_3163_2   | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U27                     | 2   |        | add65_3167_2 | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U29                      | 3   |        | mul_3163_3   | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U27                     | 2   |        | add65_3167_3 | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U29                      | 3   |        | mul_1        | fmul | maxdsp  | 3       |
|     add_ln64_1_fu_1217_p2                                  | -   |        | add_ln64_1   | add  | fabric  | 0       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U27                     | 2   |        | add65_1      | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U29                      | 3   |        | mul_1_s      | fmul | maxdsp  | 3       |
|     add_ln64_2_fu_1260_p2                                  | -   |        | add_ln64_2   | add  | fabric  | 0       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U27                     | 2   |        | add65_1_s    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U29                      | 3   |        | mul_1_4      | fmul | maxdsp  | 3       |
|     add_ln64_3_fu_1280_p2                                  | -   |        | add_ln64_3   | add  | fabric  | 0       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U27                     | 2   |        | add65_1_4    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U29                      | 3   |        | mul_1_5      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U27                     | 2   |        | add65_1_5    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U29                      | 3   |        | mul_1_1      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U27                     | 2   |        | add65_1_1    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U29                      | 3   |        | mul_1_1_1    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U27                     | 2   |        | add65_1_1_1  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U29                      | 3   |        | mul_1_1_2    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U27                     | 2   |        | add65_1_1_2  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U29                      | 3   |        | mul_1_1_3    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U27                     | 2   |        | add65_1_1_3  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U29                      | 3   |        | mul_1_2      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U27                     | 2   |        | add65_1_2    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U29                      | 3   |        | mul_1_2_1    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U27                     | 2   |        | add65_1_2_1  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U29                      | 3   |        | mul_1_2_2    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U27                     | 2   |        | add65_1_2_2  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U29                      | 3   |        | mul_1_2_3    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U27                     | 2   |        | add65_1_2_3  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U29                      | 3   |        | mul_1_3      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U27                     | 2   |        | add65_1_3    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U29                      | 3   |        | mul_1_3_1    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U27                     | 2   |        | add65_1_3_1  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U29                      | 3   |        | mul_1_3_2    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U27                     | 2   |        | add65_1_3_2  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U29                      | 3   |        | mul_1_3_3    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U27                     | 2   |        | add65_1_3_3  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U29                      | 3   |        | mul_2        | fmul | maxdsp  | 3       |
|     add_ln64_4_fu_1342_p2                                  | -   |        | add_ln64_4   | add  | fabric  | 0       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U27                     | 2   |        | add65_2      | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U29                      | 3   |        | mul_2_s      | fmul | maxdsp  | 3       |
|     add_ln64_5_fu_1385_p2                                  | -   |        | add_ln64_5   | add  | fabric  | 0       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U27                     | 2   |        | add65_2_s    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U29                      | 3   |        | mul_2_4      | fmul | maxdsp  | 3       |
|     add_ln64_6_fu_1405_p2                                  | -   |        | add_ln64_6   | add  | fabric  | 0       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U27                     | 2   |        | add65_2_4    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U29                      | 3   |        | mul_2_5      | fmul | maxdsp  | 3       |
|     add_ln64_7_fu_1452_p2                                  | -   |        | add_ln64_7   | add  | fabric  | 0       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U27                     | 2   |        | add65_2_5    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U29                      | 3   |        | mul_2_1      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U27                     | 2   |        | add65_2_1    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U29                      | 3   |        | mul_2_1_1    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U27                     | 2   |        | add65_2_1_1  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U29                      | 3   |        | mul_2_1_2    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U27                     | 2   |        | add65_2_1_2  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U29                      | 3   |        | mul_2_1_3    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U27                     | 2   |        | add65_2_1_3  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U29                      | 3   |        | mul_2_2      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U27                     | 2   |        | add65_2_2    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U29                      | 3   |        | mul_2_2_1    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U27                     | 2   |        | add65_2_2_1  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U29                      | 3   |        | mul_2_2_2    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U27                     | 2   |        | add65_2_2_2  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U29                      | 3   |        | mul_2_2_3    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U27                     | 2   |        | add65_2_2_3  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U29                      | 3   |        | mul_2_3      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U27                     | 2   |        | add65_2_3    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U29                      | 3   |        | mul_2_3_1    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U27                     | 2   |        | add65_2_3_1  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U29                      | 3   |        | mul_2_3_2    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U27                     | 2   |        | add65_2_3_2  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U29                      | 3   |        | mul_2_3_3    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U27                     | 2   |        | add65_2_3_3  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U29                      | 3   |        | mul_3        | fmul | maxdsp  | 3       |
|     add_ln64_8_fu_1472_p2                                  | -   |        | add_ln64_8   | add  | fabric  | 0       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U27                     | 2   |        | add65_3      | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U29                      | 3   |        | mul_3_s      | fmul | maxdsp  | 3       |
|     add_ln64_9_fu_1519_p2                                  | -   |        | add_ln64_9   | add  | fabric  | 0       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U27                     | 2   |        | add65_3_s    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U29                      | 3   |        | mul_3_4      | fmul | maxdsp  | 3       |
|     add_ln64_10_fu_1539_p2                                 | -   |        | add_ln64_10  | add  | fabric  | 0       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U27                     | 2   |        | add65_3_4    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U29                      | 3   |        | mul_3_5      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U27                     | 2   |        | add65_3_5    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U29                      | 3   |        | mul_3_1      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U27                     | 2   |        | add65_3_1    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U29                      | 3   |        | mul_3_1_1    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U27                     | 2   |        | add65_3_1_1  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U29                      | 3   |        | mul_3_1_2    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U27                     | 2   |        | add65_3_1_2  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U29                      | 3   |        | mul_3_1_3    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U27                     | 2   |        | add65_3_1_3  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U29                      | 3   |        | mul_3_2      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U27                     | 2   |        | add65_3_2    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U29                      | 3   |        | mul_3_2_1    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U27                     | 2   |        | add65_3_2_1  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U29                      | 3   |        | mul_3_2_2    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U27                     | 2   |        | add65_3_2_2  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U29                      | 3   |        | mul_3_2_3    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U27                     | 2   |        | add65_3_2_3  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U29                      | 3   |        | mul_3_3      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U27                     | 2   |        | add65_3_3    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U29                      | 3   |        | mul_3_3_1    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U27                     | 2   |        | add65_3_3_1  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U29                      | 3   |        | mul_3_3_2    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U27                     | 2   |        | add65_3_3_2  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U29                      | 3   |        | mul_3_3_3    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U27                     | 2   |        | add65_3_3_3  | fadd | fulldsp | 4       |
|     add_ln46_fu_1134_p2                                    | -   |        | add_ln46     | add  | fabric  | 0       |
+------------------------------------------------------------+-----+--------+--------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+---------+------+------+--------+----------+---------+------+---------+
| Name    | BRAM | URAM | Pragma | Variable | Storage | Impl | Latency |
+---------+------+------+--------+----------+---------+------+---------+
| + atax  | 0    | 0    |        |          |         |      |         |
|   tmp_U | -    | -    |        | tmp      | ram_t2p | auto | 1       |
+---------+------+------+--------+----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+----------+----------+-----------------------------------------------+
| Type     | Options  | Location                                      |
+----------+----------+-----------------------------------------------+
| inline   | off      | ../atax/generate/atax.cpp:4 in compute_tmp    |
| unroll   | factor=4 | ../atax/generate/atax.cpp:10 in compute_tmp   |
| pipeline | II=1     | ../atax/generate/atax.cpp:16 in compute_tmp   |
| unroll   | factor=4 | ../atax/generate/atax.cpp:17 in compute_tmp   |
| inline   | off      | ../atax/generate/atax.cpp:38 in compute_y_out |
| unroll   | factor=4 | ../atax/generate/atax.cpp:41 in compute_y_out |
| pipeline | II=1     | ../atax/generate/atax.cpp:47 in compute_y_out |
| unroll   | factor=4 | ../atax/generate/atax.cpp:48 in compute_y_out |
| dataflow |          | ../atax/generate/atax.cpp:72 in atax          |
+----------+----------+-----------------------------------------------+


