--------------------------------------------------------------------------------
-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--------------------------------------------------------------------------------
--   ____  ____
--  /   /\/   /
-- /___/  \  /    Vendor: Xilinx
-- \   \   \/     Version: P.20131013
--  \   \         Application: netgen
--  /   /         Filename: main_timesim.vhd
-- /___/   /\     Timestamp: Thu May  7 19:12:10 2020
-- \   \  /  \ 
--  \___\/\___\
--             
-- Command	: -intstyle ise -s 5 -pcf main.pcf -rpw 100 -tpw 0 -ar Structure -tm main -insert_pp_buffers true -w -dir netgen/par -ofmt vhdl -sim main.ncd main_timesim.vhd 
-- Device	: 3s500efg320-5 (PRODUCTION 1.27 2013-10-13)
-- Input file	: main.ncd
-- Output file	: /home/damian_koper/Documents/GitHub/ucisw2/netgen/par/main_timesim.vhd
-- # of Entities	: 1
-- Design Name	: main
-- Xilinx	: /opt/Xilinx/14.7/ISE_DS/ISE/
--             
-- Purpose:    
--     This VHDL netlist is a verification model and uses simulation 
--     primitives which may not represent the true implementation of the 
--     device, however the netlist is functionally correct and should not 
--     be modified. This file cannot be synthesized and should only be used 
--     with supported simulation tools.
--             
-- Reference:  
--     Command Line Tools User Guide, Chapter 23
--     Synthesis and Simulation Design Guide, Chapter 6
--             
--------------------------------------------------------------------------------

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library SIMPRIM;
use SIMPRIM.VCOMPONENTS.ALL;
use SIMPRIM.VPACKAGE.ALL;

entity main is
  port (
    SPI_MISO : in STD_LOGIC := 'X'; 
    PS2_Clk : in STD_LOGIC := 'X'; 
    SDC_MOSI : out STD_LOGIC; 
    PS2_Data : in STD_LOGIC := 'X'; 
    Reset : in STD_LOGIC := 'X'; 
    DAC_CLR : out STD_LOGIC; 
    SDC_MISO : in STD_LOGIC := 'X'; 
    DAC_CS : out STD_LOGIC; 
    SDC_SS : out STD_LOGIC; 
    SPI_SCK : out STD_LOGIC; 
    SPI_MOSI : out STD_LOGIC; 
    Clk_50MHz : in STD_LOGIC := 'X'; 
    SDC_SCK : out STD_LOGIC; 
    Tone : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
    Octave : out STD_LOGIC_VECTOR ( 7 downto 0 ) 
  );
end main;

architecture Structure of main is
  signal NlwRenamedSig_IO_Reset : STD_LOGIC; 
  signal XLXI_27_XLXI_90_N49 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_N111 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_or0001_0 : STD_LOGIC; 
  signal XLXI_27_N273_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_N7 : STD_LOGIC; 
  signal XLXI_27_N334_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Mcount_cnt32_val_0 : STD_LOGIC; 
  signal XLXI_27_N271_0 : STD_LOGIC; 
  signal Clk_50MHz_BUFGP : STD_LOGIC; 
  signal XLXI_27_XLXI_90_ffSpC32n16_12285 : STD_LOGIC; 
  signal XLXI_27_N269_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_NextState_cmp_eq00007_0 : STD_LOGIC; 
  signal XLXI_27_N332_0 : STD_LOGIC; 
  signal XLXI_27_N212_0 : STD_LOGIC; 
  signal XLXI_27_N267_0 : STD_LOGIC; 
  signal XLXI_27_N238_0 : STD_LOGIC; 
  signal XLXI_27_N262_0 : STD_LOGIC; 
  signal XLXI_27_N242_0 : STD_LOGIC; 
  signal XLXI_27_N260_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_SCK_THL : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_cntSCK_or0000_0 : STD_LOGIC; 
  signal XLXI_27_N246_0 : STD_LOGIC; 
  signal XLXI_27_N258_0 : STD_LOGIC; 
  signal XLXI_31_XLXN_373_1_0 : STD_LOGIC; 
  signal XLXI_31_XLXN_373_3_0 : STD_LOGIC; 
  signal XLXI_31_XLXN_373_2_0 : STD_LOGIC; 
  signal N198_0 : STD_LOGIC; 
  signal N196_0 : STD_LOGIC; 
  signal XLXI_27_N250_0 : STD_LOGIC; 
  signal XLXI_27_N254_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXN_47_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_27_File_Source_Selected_12344 : STD_LOGIC; 
  signal XLXI_27_N16 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_N94 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_21_1_12352 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_N52 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_N13 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_N51 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_N12 : STD_LOGIC; 
  signal XLXI_34_cntMod11_or00002_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_RxCE1_12369 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_ffFAT32n16_12371 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_or0003_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_N31 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_0_mux000028_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_N45 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_N6_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_N24 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_N29_0 : STD_LOGIC; 
  signal XLXI_31_FileReader_State_FSM_FFd2_12394 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Stop_12395 : STD_LOGIC; 
  signal XLXI_31_FileReader_State_FSM_FFd1_12396 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0003_16_20_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0003_15_20_0 : STD_LOGIC; 
  signal XLXI_31_FileReader_State_FSM_FFd4_12402 : STD_LOGIC; 
  signal XLXN_153 : STD_LOGIC; 
  signal XLXI_31_FileReader_State_FSM_FFd3_12404 : STD_LOGIC; 
  signal XLXI_31_FileReader_State_FSM_FFd6_12405 : STD_LOGIC; 
  signal XLXI_31_FileReader_State_FSM_FFd5_12406 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_cmp_eq0005_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_RET_25_Q : STD_LOGIC; 
  signal XLXI_27_N133_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_mux0002_6_10_0 : STD_LOGIC; 
  signal XLXI_31_FileReader_State_FSM_FFd8_12413 : STD_LOGIC; 
  signal XLXI_31_FileReader_State_FSM_FFd7_12414 : STD_LOGIC; 
  signal XLXI_31_FileReader_State_FSM_FFd10_12415 : STD_LOGIC; 
  signal XLXI_31_FileReader_State_FSM_FFd9_12416 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_mux0002_6_14_12419 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_mux0002_6_19_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0003_18_7_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0003_17_20_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_N90 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_cmp_ne000833_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_mux0002_7_16_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_SCK_TLH : STD_LOGIC; 
  signal SDC_SCK_OBUF_12432 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_Full512_12433 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_Full512_mux00008_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_Full512_mux000021_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_Full512_mux000044_12436 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_and0016 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Go50M_0 : STD_LOGIC; 
  signal XLXI_27_N10 : STD_LOGIC; 
  signal XLXI_31_FileReader_State_FSM_FFd11_12452 : STD_LOGIC; 
  signal XLXI_31_XLXN_371_0_0 : STD_LOGIC; 
  signal N192_0 : STD_LOGIC; 
  signal N166_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt32_or0001 : STD_LOGIC; 
  signal XLXI_27_N304 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_N7 : STD_LOGIC; 
  signal N194_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mrom_rom000010_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regRx1B_12469 : STD_LOGIC; 
  signal XLXI_27_N214_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_Mmux_NextState54_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0003_2_mand_0 : STD_LOGIC; 
  signal XLXI_27_N14_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Res_Go_DInToggle_12474 : STD_LOGIC; 
  signal XLXI_27_N350 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_A_not0001_0 : STD_LOGIC; 
  signal N132 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_Result_4_bdd0 : STD_LOGIC; 
  signal XLXI_27_N286_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Sample_Rdy_not0001_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_cmp_le0000 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_and0001_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_10_Q : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Sample_Rdy_12502 : STD_LOGIC; 
  signal N186_0 : STD_LOGIC; 
  signal N180_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_N2 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_N0_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FIFO_Full512_50M_12515 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_DoPUSH_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Res_Busy_qBusyExt_12530 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Res_Busy_prevBusyExt_12531 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_N38 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_16_mux0002_0 : STD_LOGIC; 
  signal N142_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_21_and0000 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_N31 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mrom_rom00004 : STD_LOGIC; 
  signal N170_0 : STD_LOGIC; 
  signal N140_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_or0004 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_N35 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_N42 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_17_mux0007_0 : STD_LOGIC; 
  signal N200_0 : STD_LOGIC; 
  signal XLXI_34_PS_Samp_0 : STD_LOGIC; 
  signal XLXI_34_PS_ClkHL_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0003_5_mand_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_cmp_eq0003117_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_mux0003_5_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Msub_adrClus0_share0000_cy_6_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Msub_adrClus0_share0000_cy_8_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Msub_adrClus0_share0000_cy_10_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Msub_adrClus0_share0000_cy_12_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Msub_adrClus0_share0000_cy_14_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Msub_adrClus0_share0000_cy_16_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Msub_adrClus0_share0000_cy_18_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_cmp_eq0004 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_cy_2_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_cy_4_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_cy_6_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_cy_8_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_cy_10_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_cy_12_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_cy_14_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_cy_16_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_cy_18_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0003_22_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0003_21_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0003_20_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0003_19_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0003_18_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0003_17_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0003_16_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0003_15_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0003_14_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0003_13_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0003_12_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0003_11_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0003_10_0 : STD_LOGIC; 
  signal XLXI_27_N236_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0003_9_mand_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0004_13_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0003_8_mand_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0004_14_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0003_7_mand_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0004_15_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0003_6_mand_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0004_16_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0004_17_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0003_4_mand_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0004_18_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0003_3_mand_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0004_19_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0004_20_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0003_1_mand_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0004_21_0 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_0 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_1 : STD_LOGIC; 
  signal XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_1_Q : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_2 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_3 : STD_LOGIC; 
  signal XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_3_Q : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_4 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_5 : STD_LOGIC; 
  signal XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_5_Q : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_6 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_7 : STD_LOGIC; 
  signal XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_7_Q : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_8 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_9 : STD_LOGIC; 
  signal XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_9_Q : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_10 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_11 : STD_LOGIC; 
  signal XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_11_Q : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_12 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_13 : STD_LOGIC; 
  signal XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_13_Q : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_14 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_15 : STD_LOGIC; 
  signal XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_15_Q : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_16 : STD_LOGIC; 
  signal XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_17_Q : STD_LOGIC; 
  signal XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_19_Q : STD_LOGIC; 
  signal XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_21_Q : STD_LOGIC; 
  signal XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_23_Q : STD_LOGIC; 
  signal XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_25_Q : STD_LOGIC; 
  signal XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_27_Q : STD_LOGIC; 
  signal XLXI_34_Mcount_cnt8b_cy_1_Q : STD_LOGIC; 
  signal XLXI_34_Mcount_cnt8b_cy_3_Q : STD_LOGIC; 
  signal XLXI_31_FileReader_Msub_Playing_Time_addsub0001_cy_5_Q : STD_LOGIC; 
  signal XLXI_31_FileReader_Msub_Playing_Time_addsub0001_cy_7_Q : STD_LOGIC; 
  signal XLXI_31_FileReader_Msub_Playing_Time_addsub0001_cy_9_Q : STD_LOGIC; 
  signal XLXI_31_FileReader_Msub_Playing_Time_addsub0001_cy_11_Q : STD_LOGIC; 
  signal XLXI_31_FileReader_Msub_Playing_Time_addsub0001_cy_13_Q : STD_LOGIC; 
  signal XLXI_31_FileReader_Msub_Playing_Time_addsub0001_cy_15_Q : STD_LOGIC; 
  signal XLXI_31_FileReader_Msub_Playing_Time_addsub0001_cy_17_Q : STD_LOGIC; 
  signal XLXI_31_FileReader_Msub_Playing_Time_addsub0001_cy_19_Q : STD_LOGIC; 
  signal XLXI_31_FileReader_Msub_Playing_Time_addsub0001_cy_21_Q : STD_LOGIC; 
  signal XLXI_31_FileReader_Msub_Playing_Time_addsub0001_cy_23_Q : STD_LOGIC; 
  signal XLXI_31_FileReader_Msub_Playing_Time_addsub0001_cy_25_Q : STD_LOGIC; 
  signal XLXI_31_FileReader_Msub_Playing_Time_addsub0001_cy_27_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_1_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_3_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_5_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_7_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_9_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_11_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_13_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_15_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_17_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_19_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_21_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_23_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_25_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_27_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_theCnt_or0001_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_theCnt_or0000_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_Mcount_theCnt_cy_1_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_Mcount_theCnt_cy_3_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_Mcount_theCnt_cy_5_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt512_and0000_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt512_or0000 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_not0001_0 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_1_Q : STD_LOGIC; 
  signal XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_3_Q : STD_LOGIC; 
  signal XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_5_Q : STD_LOGIC; 
  signal XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_7_Q : STD_LOGIC; 
  signal XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_9_Q : STD_LOGIC; 
  signal XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_11_Q : STD_LOGIC; 
  signal XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_13_Q : STD_LOGIC; 
  signal XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_15_Q : STD_LOGIC; 
  signal XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_17_Q : STD_LOGIC; 
  signal XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_19_Q : STD_LOGIC; 
  signal XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_21_Q : STD_LOGIC; 
  signal XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_23_Q : STD_LOGIC; 
  signal XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_25_Q : STD_LOGIC; 
  signal XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_27_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Mcompar_NextState_cmp_eq0022_cy_4_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_cmp_eq0021913_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_1_Q : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_3_Q : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_5_Q : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_7_Q : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_9_Q : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_11_Q : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_13_Q : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_15_Q : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_17_Q : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_19_Q : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_21_Q : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_23_Q : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_25_Q : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_27_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_not0002_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_DoPOP_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_Mcount_cntBytes_cy_1_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_89_Mcount_cntBytes_cy_3_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_89_Mcount_cntBytes_cy_5_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_89_Mcount_cntBytes_cy_7_Q : STD_LOGIC; 
  signal XLXI_31_XLXN_232_8_0 : STD_LOGIC; 
  signal XLXI_31_XLXN_232_10_0 : STD_LOGIC; 
  signal XLXI_31_XLXN_232_11_0 : STD_LOGIC; 
  signal N94 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_10_5_f6 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_11_5_f6 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Tone_3_519_13214 : STD_LOGIC; 
  signal XLXI_31_XLXN_232_12_0 : STD_LOGIC; 
  signal XLXI_31_XLXN_232_13_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Tone_3_413_13218 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_12_5_f6 : STD_LOGIC; 
  signal N80 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_13_5_f6 : STD_LOGIC; 
  signal XLXI_31_XLXN_232_14_0 : STD_LOGIC; 
  signal XLXI_31_XLXN_232_15_0 : STD_LOGIC; 
  signal N76 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_14_5_f6 : STD_LOGIC; 
  signal N82 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_15_5_f6 : STD_LOGIC; 
  signal XLXI_31_XLXN_232_16_0 : STD_LOGIC; 
  signal N84 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_16_5_f6 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_1_Q : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_3_Q : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_5_Q : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_7_Q : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_9_Q : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_11_Q : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_13_Q : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_15_Q : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_17_Q : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_19_Q : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_21_Q : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_23_Q : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_25_Q : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_27_Q : STD_LOGIC; 
  signal XLXI_31_XLXN_232_5_0 : STD_LOGIC; 
  signal XLXI_31_XLXN_232_4_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_5_5_f6 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Tone_3_1019_13325 : STD_LOGIC; 
  signal XLXI_31_XLXN_232_6_0 : STD_LOGIC; 
  signal XLXI_31_XLXN_232_7_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Tone_3_913_13329 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_6_5_f6 : STD_LOGIC; 
  signal N102 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_7_5_f6 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_8_5_f6 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Tone_3_719_13335 : STD_LOGIC; 
  signal XLXI_31_XLXN_232_0_0 : STD_LOGIC; 
  signal XLXI_31_XLXN_232_3_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_and00011 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_N0 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXN_57_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_not0003_inv_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_not0002_0 : STD_LOGIC; 
  signal Reset_IBUF_13398 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_1_Q : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_3_Q : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_5_Q : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_7_Q : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_9_Q : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_11_Q : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_13_Q : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_15_Q : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_17_Q : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_19_Q : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_21_Q : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_23_Q : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_25_Q : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_27_Q : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult00001_P_to_Adder_B_0 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_17 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult00001_P_to_Adder_B_1 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_18 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult00001_P_to_Adder_B_2 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_19 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult00001_P_to_Adder_B_3 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_20 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult00001_P_to_Adder_B_4 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_21 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult00001_P_to_Adder_B_5 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_22 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult00001_P_to_Adder_B_6 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_23 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult00001_P_to_Adder_B_7 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_24 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult00001_P_to_Adder_B_8 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_25 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult00001_P_to_Adder_B_9 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_26 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult00001_P_to_Adder_B_10 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_27 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult00001_P_to_Adder_B_11 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_28 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult00001_P_to_Adder_B_12 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_29 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult00001_P_to_Adder_B_13 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_30 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult00001_P_to_Adder_B_14 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_31 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P_to_Adder_B_0 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_17 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P_to_Adder_B_1 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_18 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P_to_Adder_B_2 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_19 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P_to_Adder_B_3 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_20 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P_to_Adder_B_4 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_21 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P_to_Adder_B_5 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_22 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P_to_Adder_B_6 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_23 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P_to_Adder_B_7 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_24 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P_to_Adder_B_8 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_25 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P_to_Adder_B_9 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_26 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P_to_Adder_B_10 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_27 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P_to_Adder_B_11 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_28 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P_to_Adder_B_12 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_29 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P_to_Adder_B_13 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_30 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_31 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P_to_Adder_B_14 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Stop_not0001 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_cmp_ge0000 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_cmp_le0000 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_not0001_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Madd_adrRootDir_add0000_cy_1_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Madd_adrRootDir_add0000_cy_3_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Madd_adrRootDir_add0000_cy_5_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Madd_adrRootDir_add0000_cy_7_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Madd_adrRootDir_add0000_cy_9_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Madd_adrRootDir_add0000_cy_11_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Madd_adrRootDir_add0000_cy_13_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Madd_adrRootDir_add0000_cy_15_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Madd_adrRootDir_add0000_cy_17_Q : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P_to_Adder_B_0 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_17 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P_to_Adder_B_1 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_18 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P_to_Adder_B_2 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_19 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P_to_Adder_B_3 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_20 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P_to_Adder_B_4 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_21 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P_to_Adder_B_5 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_22 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P_to_Adder_B_6 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_23 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P_to_Adder_B_7 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_24 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P_to_Adder_B_8 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_25 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P_to_Adder_B_9 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_26 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P_to_Adder_B_10 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_27 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P_to_Adder_B_11 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_28 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P_to_Adder_B_12 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_29 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P_to_Adder_B_13 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_30 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_31 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P_to_Adder_B_14 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_or0000_0 : STD_LOGIC; 
  signal XLXI_31_XLXN_371_1_0 : STD_LOGIC; 
  signal XLXI_31_XLXN_371_2_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mrom_rom00006_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mrom_rom00005 : STD_LOGIC; 
  signal N124_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_0_6_f5 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_0_7_f5 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_0_5_f6 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mrom_rom00009_0 : STD_LOGIC; 
  signal N26_0 : STD_LOGIC; 
  signal N174_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_10_mux0008_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_6_mux0007_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_16_mux0008_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_9_mux0001_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_1_6_f5 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_1_7_f5 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_1_5_f6 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_1_mux0004_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_10_mux0005_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_20_mux0000 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_2_mux0005_0 : STD_LOGIC; 
  signal N150_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_2_6_f5 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_2_7_f5 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_2_5_f6 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_6_mux0001_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_2_mux0009_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_21_mux0000_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_N52_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_16_mux0005_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_3_mux0005_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_3_mux0006_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_18_mux0003 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_3_6_f5 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_3_7_f5 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_3_5_f6 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_3_mux0007_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_3_mux0008 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_4_mux0003_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_4_mux0002_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_N14 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_4_mux0005_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_N69 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_4_6_f5 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_4_7_f5 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_4_5_f6 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_4_mux0007_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_4_mux0006_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_N27 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_N29 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_5_mux0006_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_N41 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_10_mux0007_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_5_6_f5 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_5_7_f5 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_N37_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_5_mux0009_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_9_mux0008 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_12_mux0003_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_6_mux0003_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_6_mux0005_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_19_mux0001_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_6_6_f5 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_6_7_f5 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_6_mux0006_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_7_mux0004_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_7_mux0003_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_17_mux0005_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_12_mux0007_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_7_6_f5 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_7_7_f5 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_N23 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_7_mux0006_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_1_mux0002 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_N26 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_15_mux0005_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_8_mux0004_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_8_mux0003_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_8_mux0006_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_8_mux0005_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_8_6_f5 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_8_7_f5 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_8_mux0007_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_8_mux0009_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_10_mux0004_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_N67 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_N72 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_10_mux0006_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_10_6_f5 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_10_7_f5 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_10_mux0010_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_11_mux0006_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_11_mux0005_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_11_mux0008_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_11_6_f5 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_11_7_f5 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_11_mux0010_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_11_mux0011_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_12_6_f5 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_12_7_f5 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_12_mux0009_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_12_mux0008_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_13_6_f5 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_13_7_f5 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_13_mux0010_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_13_mux0009_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_N58 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_14_mux0006_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_14_mux0008_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_14_mux0007 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_14_6_f5 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_14_7_f5 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_14_mux0010_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_14_mux0009_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_15_mux0008_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_15_6_f5 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_15_7_f5 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_15_mux0010_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_16_mux0006 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_16_6_f5 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_16_7_f5 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_16_mux0010_0 : STD_LOGIC; 
  signal SPI_MISO_IBUF_13770 : STD_LOGIC; 
  signal SPI_MOSI_OBUF_13771 : STD_LOGIC; 
  signal Tone_0_OBUF_0 : STD_LOGIC; 
  signal Tone_1_OBUF_13773 : STD_LOGIC; 
  signal Tone_2_OBUF_13774 : STD_LOGIC; 
  signal Tone_3_OBUF_13775 : STD_LOGIC; 
  signal XLXI_33_iBusy_13777 : STD_LOGIC; 
  signal SDC_SS_OBUF_13778 : STD_LOGIC; 
  signal PS2_Data_IBUF_13780 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_16 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_15 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_14 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_13 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_12 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_11 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_10 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_9 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_8 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_7 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_6 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_5 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_4 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_3 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_2 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_1 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_0 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_16 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_15 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_14 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_13 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_12 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_11 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_10 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_9 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_8 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_7 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_6 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_5 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_4 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_3 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_2 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_1 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_0 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0000_BCOUT_to_Mmult_Playing_Time_mult00001_BCIN_17 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0000_BCOUT_to_Mmult_Playing_Time_mult00001_BCIN_16 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0000_BCOUT_to_Mmult_Playing_Time_mult00001_BCIN_15 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0000_BCOUT_to_Mmult_Playing_Time_mult00001_BCIN_14 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0000_BCOUT_to_Mmult_Playing_Time_mult00001_BCIN_13 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0000_BCOUT_to_Mmult_Playing_Time_mult00001_BCIN_12 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0000_BCOUT_to_Mmult_Playing_Time_mult00001_BCIN_11 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0000_BCOUT_to_Mmult_Playing_Time_mult00001_BCIN_10 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0000_BCOUT_to_Mmult_Playing_Time_mult00001_BCIN_9 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0000_BCOUT_to_Mmult_Playing_Time_mult00001_BCIN_8 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0000_BCOUT_to_Mmult_Playing_Time_mult00001_BCIN_7 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0000_BCOUT_to_Mmult_Playing_Time_mult00001_BCIN_6 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0000_BCOUT_to_Mmult_Playing_Time_mult00001_BCIN_5 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0000_BCOUT_to_Mmult_Playing_Time_mult00001_BCIN_4 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0000_BCOUT_to_Mmult_Playing_Time_mult00001_BCIN_3 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0000_BCOUT_to_Mmult_Playing_Time_mult00001_BCIN_2 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0000_BCOUT_to_Mmult_Playing_Time_mult00001_BCIN_1 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0000_BCOUT_to_Mmult_Playing_Time_mult00001_BCIN_0 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0001_BCOUT_to_Mmult_Playing_Time_mult00011_BCIN_17 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0001_BCOUT_to_Mmult_Playing_Time_mult00011_BCIN_16 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0001_BCOUT_to_Mmult_Playing_Time_mult00011_BCIN_15 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0001_BCOUT_to_Mmult_Playing_Time_mult00011_BCIN_14 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0001_BCOUT_to_Mmult_Playing_Time_mult00011_BCIN_13 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0001_BCOUT_to_Mmult_Playing_Time_mult00011_BCIN_12 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0001_BCOUT_to_Mmult_Playing_Time_mult00011_BCIN_11 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0001_BCOUT_to_Mmult_Playing_Time_mult00011_BCIN_10 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0001_BCOUT_to_Mmult_Playing_Time_mult00011_BCIN_9 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0001_BCOUT_to_Mmult_Playing_Time_mult00011_BCIN_8 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0001_BCOUT_to_Mmult_Playing_Time_mult00011_BCIN_7 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0001_BCOUT_to_Mmult_Playing_Time_mult00011_BCIN_6 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0001_BCOUT_to_Mmult_Playing_Time_mult00011_BCIN_5 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0001_BCOUT_to_Mmult_Playing_Time_mult00011_BCIN_4 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0001_BCOUT_to_Mmult_Playing_Time_mult00011_BCIN_3 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0001_BCOUT_to_Mmult_Playing_Time_mult00011_BCIN_2 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0001_BCOUT_to_Mmult_Playing_Time_mult00011_BCIN_1 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0001_BCOUT_to_Mmult_Playing_Time_mult00011_BCIN_0 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_15_0 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_16_0 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_17_0 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_18_0 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_19_0 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_20_0 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_21_0 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_22_0 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_23_0 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_24_0 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_25_0 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_26_0 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_27_0 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_28_0 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_29_0 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_30_0 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_31_0 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult0000_BCOUT_to_Mmult_mult00001_BCIN_17 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult0000_BCOUT_to_Mmult_mult00001_BCIN_16 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult0000_BCOUT_to_Mmult_mult00001_BCIN_15 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult0000_BCOUT_to_Mmult_mult00001_BCIN_14 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult0000_BCOUT_to_Mmult_mult00001_BCIN_13 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult0000_BCOUT_to_Mmult_mult00001_BCIN_12 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult0000_BCOUT_to_Mmult_mult00001_BCIN_11 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult0000_BCOUT_to_Mmult_mult00001_BCIN_10 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult0000_BCOUT_to_Mmult_mult00001_BCIN_9 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult0000_BCOUT_to_Mmult_mult00001_BCIN_8 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult0000_BCOUT_to_Mmult_mult00001_BCIN_7 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult0000_BCOUT_to_Mmult_mult00001_BCIN_6 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult0000_BCOUT_to_Mmult_mult00001_BCIN_5 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult0000_BCOUT_to_Mmult_mult00001_BCIN_4 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult0000_BCOUT_to_Mmult_mult00001_BCIN_3 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult0000_BCOUT_to_Mmult_mult00001_BCIN_2 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult0000_BCOUT_to_Mmult_mult00001_BCIN_1 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult0000_BCOUT_to_Mmult_mult00001_BCIN_0 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_0_0 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_1_0 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_2_0 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_3_0 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_4_0 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_5_0 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_6_0 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_7_0 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_8_0 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_9_0 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_10_0 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_11_0 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_12_0 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_13_0 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_14_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_DO_or0000_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_N40_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mrom_rom00003_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_0_9_f5 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_NextState_cmp_eq000031 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_1_9_f5 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_2_mux0002_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_2_mux0001_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_2_mux0004_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_2_mux0003_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_2_9_f5 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_Mmux_NextState_7_f5 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_NextState_and0000 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_3_mux0002_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_3_mux0001_0 : STD_LOGIC; 
  signal N118_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_3_9_f5 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXN_51 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_SCK_T_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_NextState_and0001_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_16_mux0004_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_4_9_f5 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_12_mux0004_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_5_mux0002_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_5_mux0004 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_5_9_f5 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_13_mux0004_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_10_mux0000_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_6_mux0002 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_6_9_f5 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_7_mux0000_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_18_mux0002_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_7_9_f5 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_8_mux0001_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_8_mux0002_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_8_9_f5 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_9_6_f5 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Tone_1_12 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_9_8_f5 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_9_mux0003 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_9_mux0002_0 : STD_LOGIC; 
  signal N184_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_9_mux0004_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_9_mux0006_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_not000114_0 : STD_LOGIC; 
  signal XLXI_27_N308 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_19_35_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_not0001_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_N53 : STD_LOGIC; 
  signal XLXI_27_N352 : STD_LOGIC; 
  signal XLXI_31_FileReader_State_cmp_eq0012 : STD_LOGIC; 
  signal XLXI_31_FileReader_N0 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_26_20 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Tone_3_130_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Tone_3_1558 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_NextState_1_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_NextState_3_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_27_Tone_DUMMY_0_48 : STD_LOGIC; 
  signal XLXI_31_XLXI_27_Tone_DUMMY_0_65 : STD_LOGIC; 
  signal XLXI_31_XLXI_27_Tone_DUMMY_1_44 : STD_LOGIC; 
  signal XLXI_31_XLXI_27_Tone_DUMMY_1_72 : STD_LOGIC; 
  signal XLXI_31_XLXI_27_Tone_DUMMY_2_33 : STD_LOGIC; 
  signal XLXI_31_XLXI_27_Tone_DUMMY_2_51 : STD_LOGIC; 
  signal N112 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_0_and0000 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_N27 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_N91 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_N2 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_cmp_ne000644 : STD_LOGIC; 
  signal XLXI_31_FileReader_N4_0 : STD_LOGIC; 
  signal N158_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_10_mux0003_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_10_9_f5 : STD_LOGIC; 
  signal N96 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_11_mux0002_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_11_mux0001_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_N71 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_11_9_f5 : STD_LOGIC; 
  signal N152_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_N62_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_12_9_f5 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_13_mux0003_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_13_9_f5 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_14_mux0002_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_N13 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_14_mux0004_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_N64_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_14_9_f5 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_N1_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMOSI_not0001_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_2_14_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_2_19_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_15_mux0002_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_15_mux0001_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_15_9_f5 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_16_9_f5 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Tone_1_11 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_17_mux0003_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Tone_1_2 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_17_8_f5 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_18_7_f5 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Tone_1_1_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_4_15_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_4_20_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_4_0_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_6_14_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_6_19_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXN_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_7_14_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_7_19_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_mux0002_8_126_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_N33 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_mux0002_8_150 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_and0012_0 : STD_LOGIC; 
  signal XLXI_27_N306_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_N87 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_cmp_ne000626_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_and0013_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_and0014_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_mux0002_9_123_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_mux0002_9_151 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_N44 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_N66 : STD_LOGIC; 
  signal XLXI_31_XLXI_27_next_state_0_and0000 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_Full512_mux0000232_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_Full512_mux0000217_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_RET_19_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_N15 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_cmp_eq0006_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_18_mux0006 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_1_23 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_3_23 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_5_23 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_iRxByteCE_or000011_O : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_iRxByteCE_or000016_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_N39 : STD_LOGIC; 
  signal XLXI_27_N106_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_N96_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_0_mux00007_O : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_0_mux00005_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_N34 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_0_and0000 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_0_mux000022_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_27_Tone_DUMMY_0_101_SW0_O : STD_LOGIC; 
  signal XLXI_31_XLXI_22_N30 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_mux0002_3_1_SW2_O : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_mux0002_5_1_SW0_O : STD_LOGIC; 
  signal XLXI_33_N1 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_DO_CE_50M_0 : STD_LOGIC; 
  signal XLXI_27_N127_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_30_mux0000_SW1_O : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_cmp_eq0020 : STD_LOGIC; 
  signal XLXI_33_N4_0 : STD_LOGIC; 
  signal XLXI_33_N2 : STD_LOGIC; 
  signal XLXI_33_regPISO_not0001_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_1_mux00007_O : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_1_mux00005_0 : STD_LOGIC; 
  signal XLXI_27_N130_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_31_mux0000_SW1_O : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_20_cmp_eq0000 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_22_mux00003_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_cmp_eq0001 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_WORD_10_not0001_0 : STD_LOGIC; 
  signal XLXI_27_N207_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_16_mux00001113_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_N11_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_24_mux0000_SW0_O : STD_LOGIC; 
  signal XLXI_27_N101_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_theCnt_or00017_O : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXN_53_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_theCnt_or00015_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_N39 : STD_LOGIC; 
  signal XLXI_33_N0 : STD_LOGIC; 
  signal XLXI_27_N103_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_25_mux0000_SW1_O : STD_LOGIC; 
  signal XLXI_27_N115_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_26_mux0000_SW1_O : STD_LOGIC; 
  signal XLXI_27_XLXI_90_N61 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_N37_0 : STD_LOGIC; 
  signal N182_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Tone_3_52_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Tone_3_72_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_N35_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_and0003_SW0_SW0_O : STD_LOGIC; 
  signal XLXI_27_XLXI_90_N55 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_and0003_0 : STD_LOGIC; 
  signal XLXN_152_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_N3 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_14_cmp_eq0000 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_2_mux00007_O : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_2_mux00005_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_cmp_eq0021 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_cmp_eq0021940_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_cmp_eq00219107_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_cmp_eq0021980_0 : STD_LOGIC; 
  signal XLXI_27_N118_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_27_mux0000_SW1_O : STD_LOGIC; 
  signal XLXI_27_N121_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_28_mux0000_SW1_O : STD_LOGIC; 
  signal XLXI_31_XLXI_22_N32 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_and000120_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_and00014_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_cmp_eq0000 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_N93 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_and0001_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_and000212_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_and00024_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_and0002_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_ffSpC32n16_cmp_eq0000_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_N97_0 : STD_LOGIC; 
  signal XLXI_27_N124_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_29_mux0000_SW1_O : STD_LOGIC; 
  signal XLXI_27_XLXI_90_N47 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_iRxByteCE_cmp_eq0001 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_10_and0000 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_N28 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_RET_0_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_N0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_N26 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_3_mux00007_O : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_3_mux00005_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_N40 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_1_mux0001 : STD_LOGIC; 
  signal N36 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_mux0002_25_19_O : STD_LOGIC; 
  signal XLXI_27_N320_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_5_mux00005_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Tone_3_102_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Tone_3_125_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Tone_3_128_O : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_or0000 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_0_11_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_0_1_14227 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_1_11_O : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_2_11_O : STD_LOGIC; 
  signal XLXI_27_XLXI_90_N56 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_15_1_14235 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_3_11_O : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_4_11_O : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_5_11_O : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_6_11_O : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_7_11_O : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_8_11_O : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_9_11_O : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_4_mux00007_O : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_4_mux00005_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_N0 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_Full512_mux0000212_O : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_mux0002_25_126_O : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_mux0002_25_10_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_6_mux00005_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_B_mux0000_4_SW1_O : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_B_mux0000_6_SW1_O : STD_LOGIC; 
  signal XLXI_31_XLXI_22_N7_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_N43 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_17_1_14267 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_11_1_14268 : STD_LOGIC; 
  signal XLXI_27_N256_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_5_mux00007_O : STD_LOGIC; 
  signal XLXI_31_XLXI_25_N23 : STD_LOGIC; 
  signal XLXI_31_FileReader_N9 : STD_LOGIC; 
  signal N92_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_27_Octave_DUMMY_2_SW0_O : STD_LOGIC; 
  signal XLXI_31_XLXI_27_Octave_DUMMY_3_SW0_O : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_and0004149_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_and0004178_O : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_and0004_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_and0004135_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_and0004102_O : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_and0021112_O : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_and0021125_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_and0021149_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_and0021158_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_N21 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_ffSpC32n16_cmp_eq000024_O : STD_LOGIC; 
  signal XLXI_27_XLXI_90_ffSpC32n16_cmp_eq000011_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_regMISO_3_1_14299 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_regMISO_4_1_14300 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_and00013 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_and00012 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_NextState_11_1_SW0_O : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_NextState_and0000 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_NextState_cmp_eq000312_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_NextState_cmp_eq000325_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_NextState_1_18_O : STD_LOGIC; 
  signal XLXI_27_XLXN_580_0 : STD_LOGIC; 
  signal XLXI_34_DataE0_cmp_eq00001_SW0_O : STD_LOGIC; 
  signal XLXI_34_N0_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_6_mux00007_O : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0003_10_SW0_O : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0003_11_SW0_O : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0003_12_SW0_O : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_24_2_0 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_24_14_O : STD_LOGIC; 
  signal N136_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0003_13_SW0_O : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0003_22_SW1_O : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_25_33_O : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_25_19_0 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_24_3_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0004_20_SW0_O : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0004_21_SW0_O : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0004_13_SW0_O : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0004_14_SW0_O : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0004_15_SW0_O : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0004_16_SW0_O : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0004_17_SW0_O : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0004_18_SW0_O : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0004_19_SW0_O : STD_LOGIC; 
  signal XLXI_27_XLXI_89_NextState_0_mux0000_SW1_O : STD_LOGIC; 
  signal XLXI_34_ByteRdy_cmp_eq0000 : STD_LOGIC; 
  signal XLXI_34_cntMod11_or00007_O : STD_LOGIC; 
  signal XLXI_34_cntMod11_or0000_0 : STD_LOGIC; 
  signal XLXI_33_regPISO_mux0000_0_1_14361 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_N41_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_mux0002_8_113_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_and000811_SW0_O : STD_LOGIC; 
  signal XLXI_27_XLXI_90_N60_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_7_mux00007_O : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_7_mux00005_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_NextState_cmp_eq00011_SW0_O : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_N4_0 : STD_LOGIC; 
  signal XLXI_34_qPS_Clk_14372 : STD_LOGIC; 
  signal XLXI_34_qPS_Clk_Prev_14373 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_not0001_SW1_O : STD_LOGIC; 
  signal XLXI_31_XLXI_4_Tone_DUMMY_0_SW0_O : STD_LOGIC; 
  signal XLXI_27_N110_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_N25_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_NextState_10_1_SW2_O : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_RET_10_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_Mmux_NextState519_O : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_Mmux_NextState524_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_Mmux_NextState556_O : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_Mmux_NextState528_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_HS_SCK_14391 : STD_LOGIC; 
  signal XLXI_27_N278 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_10_11_O : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_11_11_O : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_20_11_O : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_12_11_O : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_21_11_O : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_13_11_O : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_22_11_O : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_14_11_O : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_15_11_O : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_mux0002_20_1_SW0_O : STD_LOGIC; 
  signal XLXI_27_XLXI_90_RET_11_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_16_11_O : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_mux0002_22_1_SW1_O : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_and0000_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_17_11_O : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_mux0002_16_1_SW0_O : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_18_11_O : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_19_11_O : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0003_15_7_O : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0003_16_7_O : STD_LOGIC; 
  signal XLXI_27_N346_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0003_17_7_O : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0003_18_15_O : STD_LOGIC; 
  signal XLXI_27_XLXI_90_GoSRead_or0000_SW0_O : STD_LOGIC; 
  signal XLXI_27_N344_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_NextState_4_1_SW2_O : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_RET_4_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_NextState_5_1_SW1_O : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_NextState_6_1_SW2_O : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_RET_6_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_mux0002_15_116_O : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_mux0002_23_115_O : STD_LOGIC; 
  signal XLXI_34_PS_Samp_cmp_eq00004_O : STD_LOGIC; 
  signal XLXI_34_PS_Samp_cmp_eq00009_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_cmp_ne0006_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_mux0002_8_136_O : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_cmp_ne0008 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_cmp_ne0007_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_N5 : STD_LOGIC; 
  signal XLXI_27_N302_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_N8 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_mux0002_9_1132_O : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_mux0002_9_1119_0 : STD_LOGIC; 
  signal XLXI_27_N298_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_mux0002_9_183_O : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_NextState_cmp_eq00044_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_NextState_cmp_eq000412_14462 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_NextState_and000025_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_NextState_and000012_0 : STD_LOGIC; 
  signal XLXI_27_N322_0 : STD_LOGIC; 
  signal N86_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_cmp_eq0003112_O : STD_LOGIC; 
  signal XLXI_27_N318_0 : STD_LOGIC; 
  signal XLXN_118_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_4_next_state_2_bdd0 : STD_LOGIC; 
  signal XLXI_31_XLXI_4_next_state_11_bdd4 : STD_LOGIC; 
  signal XLXI_31_XLXI_4_next_state_10_bdd4 : STD_LOGIC; 
  signal XLXI_34_Mxor_ByteRdy_xor0000_xo_5_0 : STD_LOGIC; 
  signal XLXI_34_ByteRdy_14476 : STD_LOGIC; 
  signal XLXI_34_qF0_14477 : STD_LOGIC; 
  signal N134_0 : STD_LOGIC; 
  signal XLXI_33_Cnt_or0000_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_16_mux00001_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_17_mux00001_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_18_mux00001_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_19_mux00001_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_20_mux00001_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_21_mux00001_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_not0001_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_cmp_ne000717_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_RET_0_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_N25_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_cmp_ne000733_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_SectAddr_or0000 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_PrevSCK_14533 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_RET_13_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_NextState_cmp_eq0005_0 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_20_2_0 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_0_5 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_21_2_0 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_18_2_0 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_19_2_0 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_16_2_0 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_17_2_0 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_15_2_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Res_Busy_BusyExt_14555 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_Result_4_1_bdd0 : STD_LOGIC; 
  signal N40_0 : STD_LOGIC; 
  signal N44_0 : STD_LOGIC; 
  signal N42_0 : STD_LOGIC; 
  signal N59_0 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_22_2_0 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_23_2_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_iRxByteCE_or000031_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_iRxByteCE_or000055_0 : STD_LOGIC; 
  signal N32_0 : STD_LOGIC; 
  signal XLXI_31_FileReader_Octave_Char_not0001_0 : STD_LOGIC; 
  signal XLXI_31_FileReader_State_cmp_eq0008_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_regMISO_1_1_14573 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_SCK_TLH1_14602 : STD_LOGIC; 
  signal XLXI_34_ResDORdy_prevDIn_14603 : STD_LOGIC; 
  signal XLXI_34_ResDORdy_qDIn_14604 : STD_LOGIC; 
  signal XLXI_27_N41 : STD_LOGIC; 
  signal XLXI_27_N4 : STD_LOGIC; 
  signal XLXI_33_CmdSys_and0000_0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Res_Busy_qBusyInt_14608 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Res_DO_CE_DInToggle_14609 : STD_LOGIC; 
  signal N144 : STD_LOGIC; 
  signal N126 : STD_LOGIC; 
  signal N128 : STD_LOGIC; 
  signal XLXN_119 : STD_LOGIC; 
  signal N2_0 : STD_LOGIC; 
  signal N10 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMISO_and0000_0 : STD_LOGIC; 
  signal XLXI_33_ResStart_DInToggle_14622 : STD_LOGIC; 
  signal N162_0 : STD_LOGIC; 
  signal N4_0 : STD_LOGIC; 
  signal N6_0 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_N11 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_not000224_14628 : STD_LOGIC; 
  signal XLXI_34_ResDORdy_DInToggle_14629 : STD_LOGIC; 
  signal N164 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_0_2_14631 : STD_LOGIC; 
  signal XLXI_31_FileReader_N5 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_1_2_14633 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_2_2_14634 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_3_2_14635 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_4_2_14636 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_5_2_14637 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_6_2_14638 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_7_2_14639 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_8_2_14640 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_9_2_14641 : STD_LOGIC; 
  signal XLXI_31_FileReader_N27 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_mux0002_7_111_14644 : STD_LOGIC; 
  signal N176 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_10_2_14646 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_11_2_14647 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_12_2_14648 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_13_2_14649 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_14_2_14650 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_NextState_cmp_eq0000 : STD_LOGIC; 
  signal XLXN_154 : STD_LOGIC; 
  signal XLXI_34_Mxor_ByteRdy_xor0000_xo_4_0 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_and0000110_0 : STD_LOGIC; 
  signal N122 : STD_LOGIC; 
  signal XLXI_34_N6 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_RET_mux0000_19_11_14661 : STD_LOGIC; 
  signal N22_0 : STD_LOGIC; 
  signal XLXI_27_N51 : STD_LOGIC; 
  signal XLXI_27_N47 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_or0001 : STD_LOGIC; 
  signal XLXI_27_N273 : STD_LOGIC; 
  signal XLXI_27_N334 : STD_LOGIC; 
  signal SDC_MOSI_OBUF_14724 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Mcount_cnt32_val : STD_LOGIC; 
  signal XLXI_27_N271 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_divSCK_0_DYMUX_14766 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_divSCK_0_BYINV_14765 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_divSCK_0_SRINV_14764 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_divSCK_0_CLKINV_14763 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt32_cst : STD_LOGIC; 
  signal XLXI_27_N269 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_NextState_cmp_eq00007_14816 : STD_LOGIC; 
  signal XLXI_27_N332 : STD_LOGIC; 
  signal XLXI_27_N212 : STD_LOGIC; 
  signal XLXI_27_N267 : STD_LOGIC; 
  signal XLXI_27_N238 : STD_LOGIC; 
  signal XLXI_27_N262 : STD_LOGIC; 
  signal XLXI_27_N242 : STD_LOGIC; 
  signal XLXI_27_N260 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_cntSCK_0_DXMUX_14918 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_cntSCK_0_DYMUX_14911 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_cntSCK_0_SRINV_14901 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_cntSCK_0_CLKINV_14900 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_cntSCK_0_CEINV_14899 : STD_LOGIC; 
  signal XLXI_27_N246 : STD_LOGIC; 
  signal XLXI_27_N258 : STD_LOGIC; 
  signal N198 : STD_LOGIC; 
  signal N196 : STD_LOGIC; 
  signal XLXI_27_N250 : STD_LOGIC; 
  signal XLXI_27_N254 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Res_Go_DInToggle_cmp_eq0000 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_cntSCK_or0000 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXN_47 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_21_1_DXMUX_15059 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_21_1_FXMUX_15058 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_mux0002_10_1_15056 : STD_LOGIC; 
  signal XLXI_27_N16_pack_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_21_1_CLKINV_15044 : STD_LOGIC; 
  signal XLXI_27_N98 : STD_LOGIC; 
  signal XLXI_27_N92 : STD_LOGIC; 
  signal XLXI_27_N71 : STD_LOGIC; 
  signal XLXI_27_N65 : STD_LOGIC; 
  signal XLXI_34_cntMod11_or00002_15120 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_0_mux000028_15144 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_mux0002_2_15_15136 : STD_LOGIC; 
  signal XLXI_27_N194 : STD_LOGIC; 
  signal XLXI_27_N188 : STD_LOGIC; 
  signal XLXI_27_N164 : STD_LOGIC; 
  signal XLXI_27_N150 : STD_LOGIC; 
  signal XLXI_27_N108 : STD_LOGIC; 
  signal XLXI_31_FileReader_State_FSM_FFd1_DXMUX_15219 : STD_LOGIC; 
  signal XLXI_31_FileReader_State_FSM_FFd1_BXINV_15218 : STD_LOGIC; 
  signal XLXI_31_FileReader_State_FSM_FFd1_REVUSED_15217 : STD_LOGIC; 
  signal XLXI_31_FileReader_State_FSM_FFd1_SRINV_15215 : STD_LOGIC; 
  signal XLXI_31_FileReader_State_FSM_FFd1_CLKINV_15214 : STD_LOGIC; 
  signal XLXI_31_FileReader_State_FSM_FFd1_CEINV_15213 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0003_16_20_15247 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0003_15_20_15239 : STD_LOGIC; 
  signal XLXI_31_FileReader_State_FSM_FFd3_DXMUX_15262 : STD_LOGIC; 
  signal XLXI_31_FileReader_State_FSM_FFd3_BXINV_15261 : STD_LOGIC; 
  signal XLXI_31_FileReader_State_FSM_FFd3_REVUSED_15260 : STD_LOGIC; 
  signal XLXI_31_FileReader_State_FSM_FFd3_SRINV_15258 : STD_LOGIC; 
  signal XLXI_31_FileReader_State_FSM_FFd3_CLKINV_15257 : STD_LOGIC; 
  signal XLXI_31_FileReader_State_FSM_FFd3_CEINV_15256 : STD_LOGIC; 
  signal XLXI_31_FileReader_State_FSM_FFd5_DXMUX_15281 : STD_LOGIC; 
  signal XLXI_31_FileReader_State_FSM_FFd5_BXINV_15280 : STD_LOGIC; 
  signal XLXI_31_FileReader_State_FSM_FFd5_REVUSED_15279 : STD_LOGIC; 
  signal XLXI_31_FileReader_State_FSM_FFd5_SRINV_15277 : STD_LOGIC; 
  signal XLXI_31_FileReader_State_FSM_FFd5_CLKINV_15276 : STD_LOGIC; 
  signal XLXI_31_FileReader_State_FSM_FFd5_CEINV_15275 : STD_LOGIC; 
  signal XLXI_27_N133 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_mux0002_6_10_15302 : STD_LOGIC; 
  signal XLXI_31_FileReader_State_FSM_FFd7_DXMUX_15324 : STD_LOGIC; 
  signal XLXI_31_FileReader_State_FSM_FFd7_BXINV_15323 : STD_LOGIC; 
  signal XLXI_31_FileReader_State_FSM_FFd7_REVUSED_15322 : STD_LOGIC; 
  signal XLXI_31_FileReader_State_FSM_FFd7_SRINV_15320 : STD_LOGIC; 
  signal XLXI_31_FileReader_State_FSM_FFd7_CLKINV_15319 : STD_LOGIC; 
  signal XLXI_31_FileReader_State_FSM_FFd7_CEINV_15318 : STD_LOGIC; 
  signal XLXI_31_FileReader_State_FSM_FFd9_DXMUX_15343 : STD_LOGIC; 
  signal XLXI_31_FileReader_State_FSM_FFd9_BXINV_15342 : STD_LOGIC; 
  signal XLXI_31_FileReader_State_FSM_FFd9_REVUSED_15341 : STD_LOGIC; 
  signal XLXI_31_FileReader_State_FSM_FFd9_SRINV_15339 : STD_LOGIC; 
  signal XLXI_31_FileReader_State_FSM_FFd9_CLKINV_15338 : STD_LOGIC; 
  signal XLXI_31_FileReader_State_FSM_FFd9_CEINV_15337 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_mux0002_6_19_15371 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_mux0002_6_14_pack_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0003_18_7_15395 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0003_17_20_15387 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_cmp_ne000833_15419 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_mux0002_7_16_15411 : STD_LOGIC; 
  signal SDC_SCK_OBUF_DYMUX_15431 : STD_LOGIC; 
  signal SDC_SCK_OBUF_BYINV_15430 : STD_LOGIC; 
  signal SDC_SCK_OBUF_SRINV_15429 : STD_LOGIC; 
  signal SDC_SCK_OBUF_CLKINV_15428 : STD_LOGIC; 
  signal SDC_SCK_OBUF_CEINV_15427 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_Full512_mux000063_15458 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_Full512_mux000044_pack_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_mux0002_8_175_15482 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_mux0002_9_15_15474 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_1_DXMUX_15511 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_mux0002_30_1_15508 : STD_LOGIC; 
  signal XLXI_27_N10_pack_2 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_1_CLKINV_15495 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Res_Go_DIn_SR_0_DXMUX_15537 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Res_Go_DIn_SR_0_DYMUX_15532 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Res_Go_DIn_SR_0_GYMUX_15531 : STD_LOGIC; 
  signal XLXN_151 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Res_Go_DIn_SR_0_CLKINV_15522 : STD_LOGIC; 
  signal N192 : STD_LOGIC; 
  signal N166 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_22_XORF_15590 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_22_CYINIT_15589 : STD_LOGIC; 
  signal XLXI_27_N304_pack_1 : STD_LOGIC; 
  signal XLXI_27_N196 : STD_LOGIC; 
  signal XLXI_27_N180 : STD_LOGIC; 
  signal N194 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mrom_rom000010 : STD_LOGIC; 
  signal XLXI_27_N214 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_Mmux_NextState54_15652 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0003_2_mand : STD_LOGIC; 
  signal XLXI_27_N14 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Res_Go_DInToggle_SR_1_DXMUX_15700 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Res_Go_DInToggle_SR_1_DYMUX_15695 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Res_Go_DInToggle_SR_1_CLKINV_15693 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_3_DXMUX_15730 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_mux0002_28_1_15727 : STD_LOGIC; 
  signal XLXI_27_N350_pack_2 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_3_CLKINV_15713 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_A_7_DXMUX_15762 : STD_LOGIC; 
  signal N132_pack_2 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_A_7_CLKINV_15746 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_A_7_CEINV_15745 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_cntSCK_5_DXMUX_15797 : STD_LOGIC; 
  signal XLXI_27_N286 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_cntSCK_5_SRINV_15780 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_cntSCK_5_CLKINV_15779 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_cntSCK_5_CEINV_15778 : STD_LOGIC; 
  signal XLXI_27_N182 : STD_LOGIC; 
  signal XLXI_27_N170 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Sample_Rdy_DXMUX_15855 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Sample_Rdy_mux0002 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_A_not0001 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Sample_Rdy_CLKINV_15839 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Sample_Rdy_CEINV_15838 : STD_LOGIC; 
  signal N186 : STD_LOGIC; 
  signal N180 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_N0 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_N2_pack_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_11_DYMUX_15913 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_11_CLKINV_15911 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_17_DYMUX_15924 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_17_SRINV_15922 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_17_CLKINV_15921 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_DoPUSH : STD_LOGIC; 
  signal XLXI_27_XLXI_89_Full512_mux00008_15942 : STD_LOGIC; 
  signal XLXI_27_N162 : STD_LOGIC; 
  signal XLXI_27_N154 : STD_LOGIC; 
  signal XLXI_33_ResStart_DInToggle_cmp_eq0000 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Res_Busy_prevBusyExt_DYMUX_15994 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Res_Busy_prevBusyExt_CLKINV_15992 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_16_mux0002 : STD_LOGIC; 
  signal N142 : STD_LOGIC; 
  signal N170 : STD_LOGIC; 
  signal N140 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_29_DXMUX_16074 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_mux0002_2_111_16071 : STD_LOGIC; 
  signal XLXI_27_N79 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_29_SRINV_16058 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_29_CLKINV_16057 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_17_mux0007 : STD_LOGIC; 
  signal N200 : STD_LOGIC; 
  signal XLXI_34_cnt5b_4_DXMUX_16133 : STD_LOGIC; 
  signal XLXI_34_Mcount_cnt5b_cy_2_pack_2 : STD_LOGIC; 
  signal XLXI_34_cnt5b_4_SRINV_16116 : STD_LOGIC; 
  signal XLXI_34_cnt5b_4_CLKINV_16115 : STD_LOGIC; 
  signal XLXI_34_cnt5b_4_CEINV_16114 : STD_LOGIC; 
  signal XLXI_27_N49 : STD_LOGIC; 
  signal XLXI_27_N43 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0003_5_mand : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_cmp_eq0003117_16177 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_share0000_5_XORF_16223 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_share0000_5_CYINIT_16222 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_share0000_5_CY0F_16221 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_share0000_5_CYSELF_16214 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_share0000_5_BXINV_16212 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_share0000_5_XORG_16210 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_share0000_5_CYMUXG_16209 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Msub_adrClus0_share0000_cy_5_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_share0000_5_CY0G_16207 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_share0000_5_CYSELG_16201 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_share0000_7_XORF_16261 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_share0000_7_CYINIT_16260 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_share0000_7_XORG_16251 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Msub_adrClus0_share0000_cy_7_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_share0000_7_CYSELF_16249 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_share0000_7_CYMUXFAST_16248 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_share0000_7_CYAND_16247 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_share0000_7_FASTCARRY_16246 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_share0000_7_CYMUXG2_16245 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_share0000_7_CYMUXF2_16244 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_share0000_7_LOGIC_ONE_16243 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_share0000_7_CYSELG_16236 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_share0000_9_XORF_16299 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_share0000_9_CYINIT_16298 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_share0000_9_XORG_16289 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Msub_adrClus0_share0000_cy_9_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_share0000_9_CYSELF_16287 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_share0000_9_CYMUXFAST_16286 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_share0000_9_CYAND_16285 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_share0000_9_FASTCARRY_16284 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_share0000_9_CYMUXG2_16283 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_share0000_9_CYMUXF2_16282 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_share0000_9_LOGIC_ONE_16281 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_share0000_9_CYSELG_16274 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_share0000_11_XORF_16337 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_share0000_11_CYINIT_16336 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_share0000_11_XORG_16327 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Msub_adrClus0_share0000_cy_11_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_share0000_11_CYSELF_16325 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_share0000_11_CYMUXFAST_16324 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_share0000_11_CYAND_16323 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_share0000_11_FASTCARRY_16322 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_share0000_11_CYMUXG2_16321 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_share0000_11_CYMUXF2_16320 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_share0000_11_LOGIC_ONE_16319 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_share0000_11_CYSELG_16312 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_share0000_13_XORF_16375 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_share0000_13_CYINIT_16374 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_share0000_13_XORG_16365 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Msub_adrClus0_share0000_cy_13_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_share0000_13_CYSELF_16363 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_share0000_13_CYMUXFAST_16362 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_share0000_13_CYAND_16361 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_share0000_13_FASTCARRY_16360 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_share0000_13_CYMUXG2_16359 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_share0000_13_CYMUXF2_16358 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_share0000_13_LOGIC_ONE_16357 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_share0000_13_CYSELG_16350 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_share0000_15_XORF_16413 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_share0000_15_CYINIT_16412 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_share0000_15_XORG_16403 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Msub_adrClus0_share0000_cy_15_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_share0000_15_CYSELF_16401 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_share0000_15_CYMUXFAST_16400 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_share0000_15_CYAND_16399 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_share0000_15_FASTCARRY_16398 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_share0000_15_CYMUXG2_16397 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_share0000_15_CYMUXF2_16396 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_share0000_15_LOGIC_ONE_16395 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_share0000_15_CYSELG_16388 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_share0000_17_XORF_16451 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_share0000_17_CYINIT_16450 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_share0000_17_XORG_16441 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Msub_adrClus0_share0000_cy_17_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_share0000_17_CYSELF_16439 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_share0000_17_CYMUXFAST_16438 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_share0000_17_CYAND_16437 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_share0000_17_FASTCARRY_16436 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_share0000_17_CYMUXG2_16435 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_share0000_17_CYMUXF2_16434 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_share0000_17_LOGIC_ONE_16433 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_share0000_17_CYSELG_16426 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_share0000_19_XORF_16489 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_share0000_19_CYINIT_16488 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_share0000_19_XORG_16479 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Msub_adrClus0_share0000_cy_19_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_share0000_19_CYSELF_16477 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_share0000_19_CYMUXFAST_16476 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_share0000_19_CYAND_16475 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_share0000_19_FASTCARRY_16474 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_share0000_19_CYMUXG2_16473 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_share0000_19_CYMUXF2_16472 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_share0000_19_LOGIC_ONE_16471 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_share0000_19_CYSELG_16464 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_share0000_21_XORF_16520 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_share0000_21_LOGIC_ONE_16519 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_share0000_21_CYINIT_16518 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_share0000_21_CYSELF_16511 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_share0000_21_XORG_16508 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Msub_adrClus0_share0000_cy_21_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_1_CYINIT_16550 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_1_CYSELF_16544 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_1_BXINV_16542 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_1_CYMUXG_16541 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_1_LOGIC_ZERO_16539 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_1_CYSELG_16533 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_3_CYSELF_16574 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_3_CYMUXFAST_16573 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_3_CYAND_16572 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_3_FASTCARRY_16571 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_3_CYMUXG2_16570 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_3_CYMUXF2_16569 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_3_LOGIC_ZERO_16568 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_3_CYSELG_16562 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_5_CYSELF_16604 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_5_CYMUXFAST_16603 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_5_CYAND_16602 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_5_FASTCARRY_16601 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_5_CYMUXG2_16600 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_5_CYMUXF2_16599 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_5_LOGIC_ZERO_16598 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_5_CYSELG_16592 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_cmp_eq0004_CYSELF_16634 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_cmp_eq0004_CYMUXFAST_16633 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_cmp_eq0004_CYAND_16632 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_cmp_eq0004_FASTCARRY_16631 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_cmp_eq0004_CYMUXG2_16630 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_cmp_eq0004_CYMUXF2_16629 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_cmp_eq0004_LOGIC_ZERO_16628 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_cmp_eq0004_CYSELG_16622 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_0_DXMUX_16689 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_0_XORF_16687 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_0_LOGIC_ONE_16686 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_0_CYINIT_16685 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_0_CYSELF_16676 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_0_BXINV_16674 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_0_DYMUX_16668 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_0_XORG_16666 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_0_CYMUXG_16665 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_0_LOGIC_ZERO_16663 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_0_CYSELG_16654 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_0_G : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_0_SRINV_16652 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_0_CLKINV_16651 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_0_CEINV_16650 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_2_DXMUX_16745 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_2_XORF_16743 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_2_CYINIT_16742 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_2_F : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_2_DYMUX_16727 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_2_XORG_16725 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_2_CYSELF_16723 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_2_CYMUXFAST_16722 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_2_CYAND_16721 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_2_FASTCARRY_16720 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_2_CYMUXG2_16719 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_2_CYMUXF2_16718 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_2_LOGIC_ZERO_16717 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_2_CYSELG_16708 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_2_G : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_2_SRINV_16706 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_2_CLKINV_16705 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_2_CEINV_16704 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_4_DXMUX_16801 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_4_XORF_16799 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_4_CYINIT_16798 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_4_F : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_4_DYMUX_16783 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_4_XORG_16781 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_4_CYSELF_16779 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_4_CYMUXFAST_16778 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_4_CYAND_16777 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_4_FASTCARRY_16776 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_4_CYMUXG2_16775 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_4_CYMUXF2_16774 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_4_LOGIC_ZERO_16773 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_4_CYSELG_16764 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_4_G : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_4_SRINV_16762 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_4_CLKINV_16761 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_4_CEINV_16760 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_6_DXMUX_16857 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_6_XORF_16855 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_6_CYINIT_16854 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_6_F : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_6_DYMUX_16839 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_6_XORG_16837 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_6_CYSELF_16835 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_6_CYMUXFAST_16834 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_6_CYAND_16833 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_6_FASTCARRY_16832 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_6_CYMUXG2_16831 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_6_CYMUXF2_16830 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_6_LOGIC_ZERO_16829 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_6_CYSELG_16820 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_6_G : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_6_SRINV_16818 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_6_CLKINV_16817 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_6_CEINV_16816 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_8_DXMUX_16913 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_8_XORF_16911 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_8_CYINIT_16910 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_8_F : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_8_DYMUX_16895 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_8_XORG_16893 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_8_CYSELF_16891 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_8_CYMUXFAST_16890 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_8_CYAND_16889 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_8_FASTCARRY_16888 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_8_CYMUXG2_16887 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_8_CYMUXF2_16886 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_8_LOGIC_ZERO_16885 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_8_CYSELG_16876 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_8_G : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_8_SRINV_16874 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_8_CLKINV_16873 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_8_CEINV_16872 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_10_DXMUX_16940 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_10_XORF_16938 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_10_CYINIT_16937 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_10_rt_16935 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_10_SRINV_16927 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_10_CLKINV_16926 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrWr_10_CEINV_16925 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_1_XORF_16980 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_1_CYINIT_16979 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_1_CY0F_16978 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_1_CYSELF_16970 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_1_BXINV_16968 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_1_XORG_16966 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_1_CYMUXG_16965 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_cy_1_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_1_CY0G_16963 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_1_CYSELG_16955 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_3_XORF_17019 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_3_CYINIT_17018 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_3_CY0F_17017 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_3_XORG_17007 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_cy_3_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_3_CYSELF_17005 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_3_CYMUXFAST_17004 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_3_CYAND_17003 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_3_FASTCARRY_17002 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_3_CYMUXG2_17001 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_3_CYMUXF2_17000 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_3_CY0G_16999 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_3_CYSELG_16991 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_5_XORF_17058 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_5_CYINIT_17057 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_5_CY0F_17056 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_5_XORG_17046 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_cy_5_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_5_CYSELF_17044 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_5_CYMUXFAST_17043 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_5_CYAND_17042 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_5_FASTCARRY_17041 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_5_CYMUXG2_17040 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_5_CYMUXF2_17039 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_5_CY0G_17038 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_5_CYSELG_17030 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_7_XORF_17097 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_7_CYINIT_17096 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_7_CY0F_17095 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_7_XORG_17085 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_cy_7_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_7_CYSELF_17083 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_7_CYMUXFAST_17082 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_7_CYAND_17081 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_7_FASTCARRY_17080 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_7_CYMUXG2_17079 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_7_CYMUXF2_17078 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_7_CY0G_17077 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_7_CYSELG_17069 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_9_XORF_17136 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_9_CYINIT_17135 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_9_CY0F_17134 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_9_XORG_17124 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_cy_9_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_9_CYSELF_17122 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_9_CYMUXFAST_17121 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_9_CYAND_17120 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_9_FASTCARRY_17119 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_9_CYMUXG2_17118 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_9_CYMUXF2_17117 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_9_CY0G_17116 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_9_CYSELG_17108 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_11_XORF_17175 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_11_CYINIT_17174 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_11_CY0F_17173 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_11_XORG_17163 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_cy_11_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_11_CYSELF_17161 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_11_CYMUXFAST_17160 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_11_CYAND_17159 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_11_FASTCARRY_17158 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_11_CYMUXG2_17157 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_11_CYMUXF2_17156 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_11_CY0G_17155 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_11_CYSELG_17147 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_13_XORF_17214 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_13_CYINIT_17213 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_13_CY0F_17212 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_13_XORG_17202 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_cy_13_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_13_CYSELF_17200 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_13_CYMUXFAST_17199 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_13_CYAND_17198 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_13_FASTCARRY_17197 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_13_CYMUXG2_17196 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_13_CYMUXF2_17195 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_13_CY0G_17194 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_13_CYSELG_17186 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_15_XORF_17253 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_15_CYINIT_17252 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_15_CY0F_17251 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_15_XORG_17241 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_cy_15_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_15_CYSELF_17239 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_15_CYMUXFAST_17238 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_15_CYAND_17237 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_15_FASTCARRY_17236 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_15_CYMUXG2_17235 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_15_CYMUXF2_17234 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_15_CY0G_17233 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_15_CYSELG_17225 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_17_XORF_17291 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_17_CYINIT_17290 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_17_F : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_17_XORG_17279 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_cy_17_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_17_CYSELF_17277 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_17_CYMUXFAST_17276 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_17_CYAND_17275 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_17_FASTCARRY_17274 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_17_CYMUXG2_17273 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_17_CYMUXF2_17272 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_17_LOGIC_ZERO_17271 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_17_CYSELG_17262 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_17_G : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_19_XORF_17329 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_19_CYINIT_17328 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_19_F : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_19_XORG_17317 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_cy_19_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_19_CYSELF_17315 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_19_CYMUXFAST_17314 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_19_CYAND_17313 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_19_FASTCARRY_17312 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_19_CYMUXG2_17311 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_19_CYMUXF2_17310 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_19_LOGIC_ZERO_17309 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_19_CYSELG_17300 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_19_G : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_21_XORF_17360 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_21_LOGIC_ZERO_17359 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_21_CYINIT_17358 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_21_CYSELF_17349 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_21_F : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000_21_XORG_17346 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_cy_21_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_22_rt_17343 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_0_XORF_17396 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_0_CYINIT_17395 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_0_CY0F_17394 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_0_CYSELF_17388 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_0_BXINV_17386 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_0_XORG_17384 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_0_CYMUXG_17383 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_0_CY0G_17381 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_0_CYSELG_17375 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_2_XORF_17435 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_2_CYINIT_17434 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_2_CY0F_17433 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_2_XORG_17425 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_2_CYSELF_17423 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_2_CYMUXFAST_17422 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_2_CYAND_17421 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_2_FASTCARRY_17420 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_2_CYMUXG2_17419 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_2_CYMUXF2_17418 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_2_CY0G_17417 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_2_CYSELG_17411 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_4_XORF_17474 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_4_CYINIT_17473 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_4_CY0F_17472 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_4_XORG_17464 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_4_CYSELF_17462 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_4_CYMUXFAST_17461 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_4_CYAND_17460 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_4_FASTCARRY_17459 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_4_CYMUXG2_17458 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_4_CYMUXF2_17457 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_4_CY0G_17456 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_4_CYSELG_17450 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_6_XORF_17513 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_6_CYINIT_17512 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_6_CY0F_17511 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_6_XORG_17503 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_6_CYSELF_17501 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_6_CYMUXFAST_17500 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_6_CYAND_17499 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_6_FASTCARRY_17498 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_6_CYMUXG2_17497 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_6_CYMUXF2_17496 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_6_CY0G_17495 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_6_CYSELG_17489 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_8_XORF_17552 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_8_CYINIT_17551 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_8_CY0F_17550 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_8_XORG_17542 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_8_CYSELF_17540 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_8_CYMUXFAST_17539 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_8_CYAND_17538 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_8_FASTCARRY_17537 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_8_CYMUXG2_17536 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_8_CYMUXF2_17535 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_8_CY0G_17534 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_8_CYSELG_17528 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_10_XORF_17591 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_10_CYINIT_17590 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_10_CY0F_17589 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_10_XORG_17581 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_10_CYSELF_17579 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_10_CYMUXFAST_17578 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_10_CYAND_17577 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_10_FASTCARRY_17576 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_10_CYMUXG2_17575 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_10_CYMUXF2_17574 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_10_CY0G_17573 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_10_CYSELG_17567 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_12_XORF_17631 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_12_CYINIT_17630 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_12_CY0F_17629 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_12_XORG_17621 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_12_CYSELF_17619 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_12_CYMUXFAST_17618 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_12_CYAND_17617 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_12_FASTCARRY_17616 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_12_CYMUXG2_17615 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_12_CYMUXF2_17614 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_12_CY0G_17613 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0003_9_mand1 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_12_CYSELG_17605 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_14_XORF_17672 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_14_CYINIT_17671 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_14_CY0F_17670 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0003_8_mand1 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_14_XORG_17660 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_14_CYSELF_17658 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_14_CYMUXFAST_17657 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_14_CYAND_17656 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_14_FASTCARRY_17655 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_14_CYMUXG2_17654 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_14_CYMUXF2_17653 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_14_CY0G_17652 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0003_7_mand1 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_14_CYSELG_17644 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_16_XORF_17713 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_16_CYINIT_17712 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_16_CY0F_17711 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0003_6_mand1 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_16_XORG_17701 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_16_CYSELF_17699 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_16_CYMUXFAST_17698 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_16_CYAND_17697 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_16_FASTCARRY_17696 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_16_CYMUXG2_17695 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_16_CYMUXF2_17694 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_16_CY0G_17693 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0003_5_mand1 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_16_CYSELG_17685 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_18_XORF_17754 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_18_CYINIT_17753 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_18_CY0F_17752 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0003_4_mand1 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_18_XORG_17742 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_18_CYSELF_17740 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_18_CYMUXFAST_17739 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_18_CYAND_17738 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_18_FASTCARRY_17737 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_18_CYMUXG2_17736 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_18_CYMUXF2_17735 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_18_CY0G_17734 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0003_3_mand1 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_18_CYSELG_17726 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_20_XORF_17795 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_20_CYINIT_17794 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_20_CY0F_17793 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0003_2_mand1 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_20_XORG_17783 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_20_CYSELF_17781 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_20_CYMUXFAST_17780 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_20_CYAND_17779 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_20_FASTCARRY_17778 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_20_CYMUXG2_17777 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_20_CYMUXF2_17776 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_20_CY0G_17775 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0003_1_mand1 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_share0000_20_CYSELG_17767 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_0_XORF_17831 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_0_CYINIT_17830 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_0_CY0F_17829 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_0_CYSELF_17821 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_0_BXINV_17819 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_0_XORG_17817 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_0_CYMUXG_17816 : STD_LOGIC; 
  signal XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_0_Q : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_0_CY0G_17814 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_0_CYSELG_17806 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_2_XORF_17870 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_2_CYINIT_17869 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_2_CY0F_17868 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_2_XORG_17858 : STD_LOGIC; 
  signal XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_2_Q : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_2_CYSELF_17856 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_2_CYMUXFAST_17855 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_2_CYAND_17854 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_2_FASTCARRY_17853 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_2_CYMUXG2_17852 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_2_CYMUXF2_17851 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_2_CY0G_17850 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_2_CYSELG_17842 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_4_XORF_17909 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_4_CYINIT_17908 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_4_CY0F_17907 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_4_XORG_17897 : STD_LOGIC; 
  signal XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_4_Q : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_4_CYSELF_17895 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_4_CYMUXFAST_17894 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_4_CYAND_17893 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_4_FASTCARRY_17892 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_4_CYMUXG2_17891 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_4_CYMUXF2_17890 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_4_CY0G_17889 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_4_CYSELG_17881 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_6_XORF_17948 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_6_CYINIT_17947 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_6_CY0F_17946 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_6_XORG_17936 : STD_LOGIC; 
  signal XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_6_Q : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_6_CYSELF_17934 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_6_CYMUXFAST_17933 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_6_CYAND_17932 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_6_FASTCARRY_17931 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_6_CYMUXG2_17930 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_6_CYMUXF2_17929 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_6_CY0G_17928 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_6_CYSELG_17920 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_8_XORF_17986 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_8_CYINIT_17985 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_8_F : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_8_XORG_17974 : STD_LOGIC; 
  signal XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_8_Q : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_8_CYSELF_17972 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_8_CYMUXFAST_17971 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_8_CYAND_17970 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_8_FASTCARRY_17969 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_8_CYMUXG2_17968 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_8_CYMUXF2_17967 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_8_LOGIC_ZERO_17966 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_8_CYSELG_17957 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_8_G : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_10_XORF_18024 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_10_CYINIT_18023 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_10_F : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_10_XORG_18012 : STD_LOGIC; 
  signal XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_10_Q : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_10_CYSELF_18010 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_10_CYMUXFAST_18009 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_10_CYAND_18008 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_10_FASTCARRY_18007 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_10_CYMUXG2_18006 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_10_CYMUXF2_18005 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_10_LOGIC_ZERO_18004 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_10_CYSELG_17995 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_10_G : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_12_XORF_18062 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_12_CYINIT_18061 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_12_F : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_12_XORG_18050 : STD_LOGIC; 
  signal XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_12_Q : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_12_CYSELF_18048 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_12_CYMUXFAST_18047 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_12_CYAND_18046 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_12_FASTCARRY_18045 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_12_CYMUXG2_18044 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_12_CYMUXF2_18043 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_12_LOGIC_ZERO_18042 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_12_CYSELG_18033 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_12_G : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_14_XORF_18100 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_14_CYINIT_18099 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_14_F : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_14_XORG_18088 : STD_LOGIC; 
  signal XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_14_Q : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_14_CYSELF_18086 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_14_CYMUXFAST_18085 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_14_CYAND_18084 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_14_FASTCARRY_18083 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_14_CYMUXG2_18082 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_14_CYMUXF2_18081 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_14_LOGIC_ZERO_18080 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_14_CYSELG_18071 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_14_G : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_16_XORF_18138 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_16_CYINIT_18137 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_16_F : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_16_XORG_18126 : STD_LOGIC; 
  signal XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_16_Q : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_16_CYSELF_18124 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_16_CYMUXFAST_18123 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_16_CYAND_18122 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_16_FASTCARRY_18121 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_16_CYMUXG2_18120 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_16_CYMUXF2_18119 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_16_LOGIC_ZERO_18118 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_16_CYSELG_18109 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_16_G : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_18_XORF_18176 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_18_CYINIT_18175 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_18_F : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_18_XORG_18164 : STD_LOGIC; 
  signal XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_18_Q : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_18_CYSELF_18162 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_18_CYMUXFAST_18161 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_18_CYAND_18160 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_18_FASTCARRY_18159 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_18_CYMUXG2_18158 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_18_CYMUXF2_18157 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_18_LOGIC_ZERO_18156 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_18_CYSELG_18147 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_18_G : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_20_XORF_18214 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_20_CYINIT_18213 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_20_F : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_20_XORG_18202 : STD_LOGIC; 
  signal XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_20_Q : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_20_CYSELF_18200 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_20_CYMUXFAST_18199 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_20_CYAND_18198 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_20_FASTCARRY_18197 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_20_CYMUXG2_18196 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_20_CYMUXF2_18195 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_20_LOGIC_ZERO_18194 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_20_CYSELG_18185 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_20_G : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_22_XORF_18252 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_22_CYINIT_18251 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_22_F : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_22_XORG_18240 : STD_LOGIC; 
  signal XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_22_Q : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_22_CYSELF_18238 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_22_CYMUXFAST_18237 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_22_CYAND_18236 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_22_FASTCARRY_18235 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_22_CYMUXG2_18234 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_22_CYMUXF2_18233 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_22_LOGIC_ZERO_18232 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_22_CYSELG_18223 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_22_G : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_24_XORF_18290 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_24_CYINIT_18289 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_24_F : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_24_XORG_18278 : STD_LOGIC; 
  signal XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_24_Q : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_24_CYSELF_18276 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_24_CYMUXFAST_18275 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_24_CYAND_18274 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_24_FASTCARRY_18273 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_24_CYMUXG2_18272 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_24_CYMUXF2_18271 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_24_LOGIC_ZERO_18270 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_24_CYSELG_18261 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_24_G : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_26_XORF_18328 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_26_CYINIT_18327 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_26_F : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_26_XORG_18316 : STD_LOGIC; 
  signal XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_26_Q : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_26_CYSELF_18314 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_26_CYMUXFAST_18313 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_26_CYAND_18312 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_26_FASTCARRY_18311 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_26_CYMUXG2_18310 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_26_CYMUXF2_18309 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_26_LOGIC_ZERO_18308 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_26_CYSELG_18299 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_26_G : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_28_XORF_18366 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_28_CYINIT_18365 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_28_F : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_28_XORG_18354 : STD_LOGIC; 
  signal XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_28_Q : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_28_CYSELF_18352 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_28_CYMUXFAST_18351 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_28_CYAND_18350 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_28_FASTCARRY_18349 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_28_CYMUXG2_18348 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_28_CYMUXF2_18347 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_28_LOGIC_ZERO_18346 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_28_CYSELG_18337 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_28_G : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_30_XORF_18397 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_30_LOGIC_ZERO_18396 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_30_CYINIT_18395 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_30_CYSELF_18386 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_30_F : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0000_30_XORG_18383 : STD_LOGIC; 
  signal XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_30_Q : STD_LOGIC; 
  signal XLXI_31_FileReader_mult0000_31_rt_18380 : STD_LOGIC; 
  signal XLXI_34_cnt8b_0_DXMUX_18441 : STD_LOGIC; 
  signal XLXI_34_cnt8b_0_XORF_18439 : STD_LOGIC; 
  signal XLXI_34_cnt8b_0_LOGIC_ONE_18438 : STD_LOGIC; 
  signal XLXI_34_cnt8b_0_CYINIT_18437 : STD_LOGIC; 
  signal XLXI_34_cnt8b_0_CYSELF_18428 : STD_LOGIC; 
  signal XLXI_34_cnt8b_0_BXINV_18426 : STD_LOGIC; 
  signal XLXI_34_cnt8b_0_DYMUX_18422 : STD_LOGIC; 
  signal XLXI_34_cnt8b_0_XORG_18420 : STD_LOGIC; 
  signal XLXI_34_cnt8b_0_CYMUXG_18419 : STD_LOGIC; 
  signal XLXI_34_Mcount_cnt8b_cy_0_Q : STD_LOGIC; 
  signal XLXI_34_cnt8b_0_LOGIC_ZERO_18417 : STD_LOGIC; 
  signal XLXI_34_cnt8b_0_CYSELG_18408 : STD_LOGIC; 
  signal XLXI_34_cnt8b_0_G : STD_LOGIC; 
  signal XLXI_34_cnt8b_0_CLKINV_18406 : STD_LOGIC; 
  signal XLXI_34_cnt8b_2_DXMUX_18489 : STD_LOGIC; 
  signal XLXI_34_cnt8b_2_XORF_18487 : STD_LOGIC; 
  signal XLXI_34_cnt8b_2_CYINIT_18486 : STD_LOGIC; 
  signal XLXI_34_cnt8b_2_F : STD_LOGIC; 
  signal XLXI_34_cnt8b_2_DYMUX_18473 : STD_LOGIC; 
  signal XLXI_34_cnt8b_2_XORG_18471 : STD_LOGIC; 
  signal XLXI_34_Mcount_cnt8b_cy_2_Q : STD_LOGIC; 
  signal XLXI_34_cnt8b_2_CYSELF_18469 : STD_LOGIC; 
  signal XLXI_34_cnt8b_2_CYMUXFAST_18468 : STD_LOGIC; 
  signal XLXI_34_cnt8b_2_CYAND_18467 : STD_LOGIC; 
  signal XLXI_34_cnt8b_2_FASTCARRY_18466 : STD_LOGIC; 
  signal XLXI_34_cnt8b_2_CYMUXG2_18465 : STD_LOGIC; 
  signal XLXI_34_cnt8b_2_CYMUXF2_18464 : STD_LOGIC; 
  signal XLXI_34_cnt8b_2_LOGIC_ZERO_18463 : STD_LOGIC; 
  signal XLXI_34_cnt8b_2_CYSELG_18454 : STD_LOGIC; 
  signal XLXI_34_cnt8b_2_G : STD_LOGIC; 
  signal XLXI_34_cnt8b_2_CLKINV_18452 : STD_LOGIC; 
  signal XLXI_34_cnt8b_4_DXMUX_18537 : STD_LOGIC; 
  signal XLXI_34_cnt8b_4_XORF_18535 : STD_LOGIC; 
  signal XLXI_34_cnt8b_4_CYINIT_18534 : STD_LOGIC; 
  signal XLXI_34_cnt8b_4_F : STD_LOGIC; 
  signal XLXI_34_cnt8b_4_DYMUX_18521 : STD_LOGIC; 
  signal XLXI_34_cnt8b_4_XORG_18519 : STD_LOGIC; 
  signal XLXI_34_Mcount_cnt8b_cy_4_Q : STD_LOGIC; 
  signal XLXI_34_cnt8b_4_CYSELF_18517 : STD_LOGIC; 
  signal XLXI_34_cnt8b_4_CYMUXFAST_18516 : STD_LOGIC; 
  signal XLXI_34_cnt8b_4_CYAND_18515 : STD_LOGIC; 
  signal XLXI_34_cnt8b_4_FASTCARRY_18514 : STD_LOGIC; 
  signal XLXI_34_cnt8b_4_CYMUXG2_18513 : STD_LOGIC; 
  signal XLXI_34_cnt8b_4_CYMUXF2_18512 : STD_LOGIC; 
  signal XLXI_34_cnt8b_4_LOGIC_ZERO_18511 : STD_LOGIC; 
  signal XLXI_34_cnt8b_4_CYSELG_18502 : STD_LOGIC; 
  signal XLXI_34_cnt8b_4_G : STD_LOGIC; 
  signal XLXI_34_cnt8b_4_CLKINV_18500 : STD_LOGIC; 
  signal XLXI_34_cnt8b_6_DXMUX_18578 : STD_LOGIC; 
  signal XLXI_34_cnt8b_6_XORF_18576 : STD_LOGIC; 
  signal XLXI_34_cnt8b_6_LOGIC_ZERO_18575 : STD_LOGIC; 
  signal XLXI_34_cnt8b_6_CYINIT_18574 : STD_LOGIC; 
  signal XLXI_34_cnt8b_6_CYSELF_18565 : STD_LOGIC; 
  signal XLXI_34_cnt8b_6_F : STD_LOGIC; 
  signal XLXI_34_cnt8b_6_DYMUX_18560 : STD_LOGIC; 
  signal XLXI_34_cnt8b_6_XORG_18558 : STD_LOGIC; 
  signal XLXI_34_Mcount_cnt8b_cy_6_Q : STD_LOGIC; 
  signal XLXI_34_cnt8b_7_rt_18555 : STD_LOGIC; 
  signal XLXI_34_cnt8b_6_CLKINV_18547 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_4_XORF_18615 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_4_CYINIT_18614 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_4_CYSELF_18605 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_4_F : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_4_BXINV_18603 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_4_XORG_18601 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_4_CYMUXG_18600 : STD_LOGIC; 
  signal XLXI_31_FileReader_Msub_Playing_Time_addsub0001_cy_4_Q : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_4_LOGIC_ZERO_18598 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_4_CYSELG_18589 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_4_G : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_6_XORF_18653 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_6_CYINIT_18652 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_6_XORG_18641 : STD_LOGIC; 
  signal XLXI_31_FileReader_Msub_Playing_Time_addsub0001_cy_6_Q : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_6_CYSELF_18639 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_6_CYMUXFAST_18638 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_6_CYAND_18637 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_6_FASTCARRY_18636 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_6_CYMUXG2_18635 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_6_CYMUXF2_18634 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_6_LOGIC_ONE_18633 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_6_CYSELG_18624 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_8_XORF_18691 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_8_CYINIT_18690 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_8_XORG_18679 : STD_LOGIC; 
  signal XLXI_31_FileReader_Msub_Playing_Time_addsub0001_cy_8_Q : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_8_CYSELF_18677 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_8_CYMUXFAST_18676 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_8_CYAND_18675 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_8_FASTCARRY_18674 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_8_CYMUXG2_18673 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_8_CYMUXF2_18672 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_8_LOGIC_ONE_18671 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_8_CYSELG_18662 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_10_XORF_18729 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_10_CYINIT_18728 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_10_XORG_18717 : STD_LOGIC; 
  signal XLXI_31_FileReader_Msub_Playing_Time_addsub0001_cy_10_Q : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_10_CYSELF_18715 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_10_CYMUXFAST_18714 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_10_CYAND_18713 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_10_FASTCARRY_18712 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_10_CYMUXG2_18711 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_10_CYMUXF2_18710 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_10_LOGIC_ONE_18709 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_10_CYSELG_18700 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_12_XORF_18767 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_12_CYINIT_18766 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_12_XORG_18755 : STD_LOGIC; 
  signal XLXI_31_FileReader_Msub_Playing_Time_addsub0001_cy_12_Q : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_12_CYSELF_18753 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_12_CYMUXFAST_18752 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_12_CYAND_18751 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_12_FASTCARRY_18750 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_12_CYMUXG2_18749 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_12_CYMUXF2_18748 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_12_LOGIC_ONE_18747 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_12_CYSELG_18738 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_14_XORF_18805 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_14_CYINIT_18804 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_14_XORG_18793 : STD_LOGIC; 
  signal XLXI_31_FileReader_Msub_Playing_Time_addsub0001_cy_14_Q : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_14_CYSELF_18791 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_14_CYMUXFAST_18790 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_14_CYAND_18789 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_14_FASTCARRY_18788 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_14_CYMUXG2_18787 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_14_CYMUXF2_18786 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_14_LOGIC_ONE_18785 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_14_CYSELG_18776 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_16_XORF_18843 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_16_CYINIT_18842 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_16_XORG_18831 : STD_LOGIC; 
  signal XLXI_31_FileReader_Msub_Playing_Time_addsub0001_cy_16_Q : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_16_CYSELF_18829 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_16_CYMUXFAST_18828 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_16_CYAND_18827 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_16_FASTCARRY_18826 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_16_CYMUXG2_18825 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_16_CYMUXF2_18824 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_16_LOGIC_ONE_18823 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_16_CYSELG_18814 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_18_XORF_18881 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_18_CYINIT_18880 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_18_XORG_18869 : STD_LOGIC; 
  signal XLXI_31_FileReader_Msub_Playing_Time_addsub0001_cy_18_Q : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_18_CYSELF_18867 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_18_CYMUXFAST_18866 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_18_CYAND_18865 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_18_FASTCARRY_18864 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_18_CYMUXG2_18863 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_18_CYMUXF2_18862 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_18_LOGIC_ONE_18861 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_18_CYSELG_18852 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_20_XORF_18919 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_20_CYINIT_18918 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_20_XORG_18907 : STD_LOGIC; 
  signal XLXI_31_FileReader_Msub_Playing_Time_addsub0001_cy_20_Q : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_20_CYSELF_18905 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_20_CYMUXFAST_18904 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_20_CYAND_18903 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_20_FASTCARRY_18902 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_20_CYMUXG2_18901 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_20_CYMUXF2_18900 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_20_LOGIC_ONE_18899 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_20_CYSELG_18890 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_22_XORF_18957 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_22_CYINIT_18956 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_22_XORG_18945 : STD_LOGIC; 
  signal XLXI_31_FileReader_Msub_Playing_Time_addsub0001_cy_22_Q : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_22_CYSELF_18943 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_22_CYMUXFAST_18942 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_22_CYAND_18941 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_22_FASTCARRY_18940 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_22_CYMUXG2_18939 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_22_CYMUXF2_18938 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_22_LOGIC_ONE_18937 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_22_CYSELG_18928 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_24_XORF_18995 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_24_CYINIT_18994 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_24_XORG_18983 : STD_LOGIC; 
  signal XLXI_31_FileReader_Msub_Playing_Time_addsub0001_cy_24_Q : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_24_CYSELF_18981 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_24_CYMUXFAST_18980 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_24_CYAND_18979 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_24_FASTCARRY_18978 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_24_CYMUXG2_18977 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_24_CYMUXF2_18976 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_24_LOGIC_ONE_18975 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_24_CYSELG_18966 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_26_XORF_19033 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_26_CYINIT_19032 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_26_XORG_19021 : STD_LOGIC; 
  signal XLXI_31_FileReader_Msub_Playing_Time_addsub0001_cy_26_Q : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_26_CYSELF_19019 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_26_CYMUXFAST_19018 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_26_CYAND_19017 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_26_FASTCARRY_19016 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_26_CYMUXG2_19015 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_26_CYMUXF2_19014 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_26_LOGIC_ONE_19013 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_26_CYSELG_19004 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_28_XORF_19071 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_28_CYINIT_19070 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_28_XORG_19059 : STD_LOGIC; 
  signal XLXI_31_FileReader_Msub_Playing_Time_addsub0001_cy_28_Q : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_28_CYSELF_19057 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_28_CYMUXFAST_19056 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_28_CYAND_19055 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_28_FASTCARRY_19054 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_28_CYMUXG2_19053 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_28_CYMUXF2_19052 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_28_LOGIC_ONE_19051 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_28_CYSELG_19042 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_30_XORF_19102 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_30_LOGIC_ONE_19101 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_30_CYINIT_19100 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_30_CYSELF_19091 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_addsub0001_30_XORG_19088 : STD_LOGIC; 
  signal XLXI_31_FileReader_Msub_Playing_Time_addsub0001_cy_30_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_0_XORF_19138 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_0_LOGIC_ZERO_19137 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_0_CYINIT_19136 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_0_CYSELF_19127 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_0_F : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_0_BXINV_19125 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_0_XORG_19123 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_0_CYMUXG_19122 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_0_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_0_LOGIC_ONE_19120 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_0_CYSELG_19111 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_2_XORF_19176 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_2_CYINIT_19175 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_2_XORG_19164 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_2_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_2_CYSELF_19162 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_2_CYMUXFAST_19161 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_2_CYAND_19160 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_2_FASTCARRY_19159 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_2_CYMUXG2_19158 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_2_CYMUXF2_19157 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_2_LOGIC_ONE_19156 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_2_CYSELG_19147 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_4_XORF_19214 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_4_CYINIT_19213 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_4_XORG_19202 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_4_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_4_CYSELF_19200 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_4_CYMUXFAST_19199 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_4_CYAND_19198 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_4_FASTCARRY_19197 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_4_CYMUXG2_19196 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_4_CYMUXF2_19195 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_4_LOGIC_ONE_19194 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_4_CYSELG_19185 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_6_XORF_19252 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_6_CYINIT_19251 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_6_XORG_19240 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_6_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_6_CYSELF_19238 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_6_CYMUXFAST_19237 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_6_CYAND_19236 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_6_FASTCARRY_19235 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_6_CYMUXG2_19234 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_6_CYMUXF2_19233 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_6_LOGIC_ONE_19232 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_6_CYSELG_19223 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_8_XORF_19290 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_8_CYINIT_19289 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_8_XORG_19278 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_8_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_8_CYSELF_19276 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_8_CYMUXFAST_19275 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_8_CYAND_19274 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_8_FASTCARRY_19273 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_8_CYMUXG2_19272 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_8_CYMUXF2_19271 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_8_LOGIC_ONE_19270 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_8_CYSELG_19261 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_10_XORF_19328 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_10_CYINIT_19327 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_10_XORG_19316 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_10_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_10_CYSELF_19314 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_10_CYMUXFAST_19313 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_10_CYAND_19312 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_10_FASTCARRY_19311 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_10_CYMUXG2_19310 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_10_CYMUXF2_19309 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_10_LOGIC_ONE_19308 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_10_CYSELG_19299 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_12_XORF_19366 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_12_CYINIT_19365 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_12_XORG_19354 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_12_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_12_CYSELF_19352 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_12_CYMUXFAST_19351 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_12_CYAND_19350 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_12_FASTCARRY_19349 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_12_CYMUXG2_19348 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_12_CYMUXF2_19347 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_12_LOGIC_ONE_19346 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_12_CYSELG_19337 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_14_XORF_19404 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_14_CYINIT_19403 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_14_XORG_19392 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_14_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_14_CYSELF_19390 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_14_CYMUXFAST_19389 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_14_CYAND_19388 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_14_FASTCARRY_19387 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_14_CYMUXG2_19386 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_14_CYMUXF2_19385 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_14_LOGIC_ONE_19384 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_14_CYSELG_19375 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_16_XORF_19442 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_16_CYINIT_19441 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_16_XORG_19430 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_16_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_16_CYSELF_19428 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_16_CYMUXFAST_19427 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_16_CYAND_19426 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_16_FASTCARRY_19425 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_16_CYMUXG2_19424 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_16_CYMUXF2_19423 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_16_LOGIC_ONE_19422 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_16_CYSELG_19413 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_18_XORF_19480 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_18_CYINIT_19479 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_18_XORG_19468 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_18_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_18_CYSELF_19466 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_18_CYMUXFAST_19465 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_18_CYAND_19464 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_18_FASTCARRY_19463 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_18_CYMUXG2_19462 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_18_CYMUXF2_19461 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_18_LOGIC_ONE_19460 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_18_CYSELG_19451 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_20_XORF_19518 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_20_CYINIT_19517 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_20_XORG_19506 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_20_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_20_CYSELF_19504 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_20_CYMUXFAST_19503 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_20_CYAND_19502 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_20_FASTCARRY_19501 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_20_CYMUXG2_19500 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_20_CYMUXF2_19499 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_20_LOGIC_ONE_19498 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_20_CYSELG_19489 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_22_XORF_19556 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_22_CYINIT_19555 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_22_XORG_19544 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_22_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_22_CYSELF_19542 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_22_CYMUXFAST_19541 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_22_CYAND_19540 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_22_FASTCARRY_19539 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_22_CYMUXG2_19538 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_22_CYMUXF2_19537 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_22_LOGIC_ONE_19536 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_22_CYSELG_19527 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_24_XORF_19594 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_24_CYINIT_19593 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_24_XORG_19582 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_24_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_24_CYSELF_19580 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_24_CYMUXFAST_19579 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_24_CYAND_19578 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_24_FASTCARRY_19577 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_24_CYMUXG2_19576 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_24_CYMUXF2_19575 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_24_LOGIC_ONE_19574 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_24_CYSELG_19565 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_26_XORF_19632 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_26_CYINIT_19631 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_26_XORG_19620 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_26_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_26_CYSELF_19618 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_26_CYMUXFAST_19617 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_26_CYAND_19616 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_26_FASTCARRY_19615 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_26_CYMUXG2_19614 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_26_CYMUXF2_19613 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_26_LOGIC_ONE_19612 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_26_CYSELG_19603 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_28_XORF_19670 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_28_CYINIT_19669 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_28_XORG_19658 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_28_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_28_CYSELF_19656 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_28_CYMUXFAST_19655 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_28_CYAND_19654 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_28_FASTCARRY_19653 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_28_CYMUXG2_19652 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_28_CYMUXF2_19651 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_28_LOGIC_ONE_19650 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_28_CYSELG_19641 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_30_XORF_19701 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_30_LOGIC_ONE_19700 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_30_CYINIT_19699 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_30_CYSELF_19690 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_sub0000_30_XORG_19687 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_30_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_theCnt_0_DXMUX_19751 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_theCnt_0_XORF_19749 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_theCnt_0_LOGIC_ONE_19748 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_theCnt_0_CYINIT_19747 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_theCnt_0_CYSELF_19738 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_theCnt_0_BXINV_19736 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_theCnt_0_DYMUX_19730 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_theCnt_0_XORG_19728 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_theCnt_0_CYMUXG_19727 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_Mcount_theCnt_cy_0_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_theCnt_0_LOGIC_ZERO_19725 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_theCnt_0_CYSELG_19716 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_theCnt_0_G : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_theCnt_0_SRINV_19714 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_theCnt_0_CLKINV_19713 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_theCnt_0_CEINV_19712 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_theCnt_2_DXMUX_19807 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_theCnt_2_XORF_19805 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_theCnt_2_CYINIT_19804 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_theCnt_2_F : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_theCnt_2_DYMUX_19789 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_theCnt_2_XORG_19787 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_Mcount_theCnt_cy_2_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_theCnt_2_CYSELF_19785 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_theCnt_2_CYMUXFAST_19784 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_theCnt_2_CYAND_19783 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_theCnt_2_FASTCARRY_19782 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_theCnt_2_CYMUXG2_19781 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_theCnt_2_CYMUXF2_19780 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_theCnt_2_LOGIC_ZERO_19779 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_theCnt_2_CYSELG_19770 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_theCnt_2_G : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_theCnt_2_SRINV_19768 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_theCnt_2_CLKINV_19767 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_theCnt_2_CEINV_19766 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_theCnt_4_DXMUX_19863 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_theCnt_4_XORF_19861 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_theCnt_4_CYINIT_19860 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_theCnt_4_F : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_theCnt_4_DYMUX_19845 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_theCnt_4_XORG_19843 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_Mcount_theCnt_cy_4_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_theCnt_4_CYSELF_19841 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_theCnt_4_CYMUXFAST_19840 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_theCnt_4_CYAND_19839 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_theCnt_4_FASTCARRY_19838 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_theCnt_4_CYMUXG2_19837 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_theCnt_4_CYMUXF2_19836 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_theCnt_4_LOGIC_ZERO_19835 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_theCnt_4_CYSELG_19826 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_theCnt_4_G : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_theCnt_4_SRINV_19824 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_theCnt_4_CLKINV_19823 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_theCnt_4_CEINV_19822 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_theCnt_6_DXMUX_19919 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_theCnt_6_XORF_19917 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_theCnt_6_CYINIT_19916 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_theCnt_6_F : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_theCnt_6_DYMUX_19901 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_theCnt_6_XORG_19899 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_Mcount_theCnt_cy_6_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_theCnt_6_CYSELF_19897 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_theCnt_6_CYMUXFAST_19896 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_theCnt_6_CYAND_19895 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_theCnt_6_FASTCARRY_19894 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_theCnt_6_CYMUXG2_19893 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_theCnt_6_CYMUXF2_19892 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_theCnt_6_LOGIC_ZERO_19891 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_theCnt_6_CYSELG_19882 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_theCnt_6_G : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_theCnt_6_SRINV_19880 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_theCnt_6_CLKINV_19879 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_theCnt_6_CEINV_19878 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_theCnt_8_DXMUX_19968 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_theCnt_8_XORF_19966 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_theCnt_8_LOGIC_ZERO_19965 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_theCnt_8_CYINIT_19964 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_theCnt_8_CYSELF_19955 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_theCnt_8_F : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_theCnt_8_DYMUX_19948 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_theCnt_8_XORG_19946 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_Mcount_theCnt_cy_8_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_theCnt_9_rt_19943 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_theCnt_8_SRINV_19935 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_theCnt_8_CLKINV_19934 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_theCnt_8_CEINV_19933 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt512_0_DXMUX_20022 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt512_0_XORF_20020 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt512_0_LOGIC_ONE_20019 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt512_0_CYINIT_20018 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt512_0_CYSELF_20009 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt512_0_BXINV_20007 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt512_0_DYMUX_20001 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt512_0_XORG_19999 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt512_0_CYMUXG_19998 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt512_0_LOGIC_ZERO_19996 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt512_0_CYSELG_19987 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt512_0_G : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt512_0_SRINV_19985 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt512_0_CLKINV_19984 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt512_0_CEINV_19983 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt512_2_DXMUX_20078 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt512_2_XORF_20076 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt512_2_CYINIT_20075 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt512_2_F : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt512_2_DYMUX_20060 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt512_2_XORG_20058 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt512_2_CYSELF_20056 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt512_2_CYMUXFAST_20055 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt512_2_CYAND_20054 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt512_2_FASTCARRY_20053 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt512_2_CYMUXG2_20052 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt512_2_CYMUXF2_20051 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt512_2_LOGIC_ZERO_20050 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt512_2_CYSELG_20041 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt512_2_G : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt512_2_SRINV_20039 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt512_2_CLKINV_20038 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt512_2_CEINV_20037 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt512_4_DXMUX_20134 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt512_4_XORF_20132 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt512_4_CYINIT_20131 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt512_4_F : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt512_4_DYMUX_20116 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt512_4_XORG_20114 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt512_4_CYSELF_20112 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt512_4_CYMUXFAST_20111 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt512_4_CYAND_20110 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt512_4_FASTCARRY_20109 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt512_4_CYMUXG2_20108 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt512_4_CYMUXF2_20107 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt512_4_LOGIC_ZERO_20106 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt512_4_CYSELG_20097 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt512_4_G : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt512_4_SRINV_20095 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt512_4_CLKINV_20094 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt512_4_CEINV_20093 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt512_6_DXMUX_20190 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt512_6_XORF_20188 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt512_6_CYINIT_20187 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt512_6_F : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt512_6_DYMUX_20172 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt512_6_XORG_20170 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt512_6_CYSELF_20168 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt512_6_CYMUXFAST_20167 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt512_6_CYAND_20166 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt512_6_FASTCARRY_20165 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt512_6_CYMUXG2_20164 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt512_6_CYMUXF2_20163 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt512_6_LOGIC_ZERO_20162 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt512_6_CYSELG_20153 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt512_6_G : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt512_6_SRINV_20151 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt512_6_CLKINV_20150 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt512_6_CEINV_20149 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt512_8_DXMUX_20217 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt512_8_XORF_20215 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt512_8_CYINIT_20214 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt512_8_rt_20212 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt512_8_SRINV_20204 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt512_8_CLKINV_20203 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt512_8_CEINV_20202 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_0_DXMUX_20267 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_0_XORF_20265 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_0_CYINIT_20264 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_0_CYSELF_20257 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_0_DYMUX_20250 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_0_XORG_20248 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_0_CYMUXG_20247 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_0_Q : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_0_LOGIC_ONE_20245 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_0_CYSELG_20238 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_0_CLKINV_20236 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_0_CEINV_20235 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_2_DXMUX_20319 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_2_XORF_20317 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_2_CYINIT_20316 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_2_DYMUX_20304 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_2_XORG_20302 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_2_Q : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_2_CYSELF_20300 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_2_CYMUXFAST_20299 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_2_CYAND_20298 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_2_FASTCARRY_20297 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_2_CYMUXG2_20296 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_2_CYMUXF2_20295 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_2_LOGIC_ONE_20294 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_2_CYSELG_20287 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_2_CLKINV_20285 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_2_CEINV_20284 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_4_DXMUX_20371 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_4_XORF_20369 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_4_CYINIT_20368 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_4_DYMUX_20356 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_4_XORG_20354 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_4_Q : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_4_CYSELF_20352 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_4_CYMUXFAST_20351 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_4_CYAND_20350 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_4_FASTCARRY_20349 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_4_CYMUXG2_20348 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_4_CYMUXF2_20347 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_4_LOGIC_ONE_20346 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_4_CYSELG_20339 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_4_CLKINV_20337 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_4_CEINV_20336 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_6_DXMUX_20423 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_6_XORF_20421 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_6_CYINIT_20420 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_6_DYMUX_20408 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_6_XORG_20406 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_6_Q : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_6_CYSELF_20404 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_6_CYMUXFAST_20403 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_6_CYAND_20402 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_6_FASTCARRY_20401 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_6_CYMUXG2_20400 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_6_CYMUXF2_20399 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_6_LOGIC_ONE_20398 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_6_CYSELG_20391 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_6_CLKINV_20389 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_6_CEINV_20388 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_8_DXMUX_20475 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_8_XORF_20473 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_8_CYINIT_20472 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_8_DYMUX_20460 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_8_XORG_20458 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_8_Q : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_8_CYSELF_20456 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_8_CYMUXFAST_20455 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_8_CYAND_20454 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_8_FASTCARRY_20453 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_8_CYMUXG2_20452 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_8_CYMUXF2_20451 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_8_LOGIC_ONE_20450 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_8_CYSELG_20443 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_8_CLKINV_20441 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_8_CEINV_20440 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_10_DXMUX_20527 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_10_XORF_20525 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_10_CYINIT_20524 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_10_DYMUX_20512 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_10_XORG_20510 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_10_Q : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_10_CYSELF_20508 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_10_CYMUXFAST_20507 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_10_CYAND_20506 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_10_FASTCARRY_20505 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_10_CYMUXG2_20504 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_10_CYMUXF2_20503 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_10_LOGIC_ONE_20502 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_10_CYSELG_20495 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_10_CLKINV_20493 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_10_CEINV_20492 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_12_DXMUX_20579 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_12_XORF_20577 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_12_CYINIT_20576 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_12_DYMUX_20564 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_12_XORG_20562 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_12_Q : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_12_CYSELF_20560 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_12_CYMUXFAST_20559 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_12_CYAND_20558 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_12_FASTCARRY_20557 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_12_CYMUXG2_20556 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_12_CYMUXF2_20555 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_12_LOGIC_ONE_20554 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_12_CYSELG_20547 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_12_CLKINV_20545 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_12_CEINV_20544 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_14_DXMUX_20631 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_14_XORF_20629 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_14_CYINIT_20628 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_14_DYMUX_20616 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_14_XORG_20614 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_14_Q : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_14_CYSELF_20612 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_14_CYMUXFAST_20611 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_14_CYAND_20610 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_14_FASTCARRY_20609 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_14_CYMUXG2_20608 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_14_CYMUXF2_20607 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_14_LOGIC_ONE_20606 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_14_CYSELG_20599 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_14_CLKINV_20597 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_14_CEINV_20596 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_16_DXMUX_20683 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_16_XORF_20681 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_16_CYINIT_20680 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_16_DYMUX_20668 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_16_XORG_20666 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_16_Q : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_16_CYSELF_20664 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_16_CYMUXFAST_20663 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_16_CYAND_20662 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_16_FASTCARRY_20661 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_16_CYMUXG2_20660 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_16_CYMUXF2_20659 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_16_LOGIC_ONE_20658 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_16_CYSELG_20651 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_16_CLKINV_20649 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_16_CEINV_20648 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_18_DXMUX_20735 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_18_XORF_20733 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_18_CYINIT_20732 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_18_DYMUX_20720 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_18_XORG_20718 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_18_Q : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_18_CYSELF_20716 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_18_CYMUXFAST_20715 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_18_CYAND_20714 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_18_FASTCARRY_20713 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_18_CYMUXG2_20712 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_18_CYMUXF2_20711 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_18_LOGIC_ONE_20710 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_18_CYSELG_20703 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_18_CLKINV_20701 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_18_CEINV_20700 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_20_DXMUX_20787 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_20_XORF_20785 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_20_CYINIT_20784 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_20_DYMUX_20772 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_20_XORG_20770 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_20_Q : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_20_CYSELF_20768 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_20_CYMUXFAST_20767 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_20_CYAND_20766 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_20_FASTCARRY_20765 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_20_CYMUXG2_20764 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_20_CYMUXF2_20763 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_20_LOGIC_ONE_20762 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_20_CYSELG_20755 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_20_CLKINV_20753 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_20_CEINV_20752 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_22_DXMUX_20839 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_22_XORF_20837 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_22_CYINIT_20836 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_22_DYMUX_20824 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_22_XORG_20822 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_22_Q : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_22_CYSELF_20820 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_22_CYMUXFAST_20819 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_22_CYAND_20818 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_22_FASTCARRY_20817 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_22_CYMUXG2_20816 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_22_CYMUXF2_20815 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_22_LOGIC_ONE_20814 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_22_CYSELG_20807 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_22_CLKINV_20805 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_22_CEINV_20804 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_24_DXMUX_20891 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_24_XORF_20889 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_24_CYINIT_20888 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_24_DYMUX_20876 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_24_XORG_20874 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_24_Q : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_24_CYSELF_20872 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_24_CYMUXFAST_20871 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_24_CYAND_20870 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_24_FASTCARRY_20869 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_24_CYMUXG2_20868 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_24_CYMUXF2_20867 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_24_LOGIC_ONE_20866 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_24_CYSELG_20859 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_24_CLKINV_20857 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_24_CEINV_20856 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_26_DXMUX_20943 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_26_XORF_20941 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_26_CYINIT_20940 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_26_DYMUX_20928 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_26_XORG_20926 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_26_Q : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_26_CYSELF_20924 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_26_CYMUXFAST_20923 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_26_CYAND_20922 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_26_FASTCARRY_20921 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_26_CYMUXG2_20920 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_26_CYMUXF2_20919 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_26_LOGIC_ONE_20918 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_26_CYSELG_20911 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_26_CLKINV_20909 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_26_CEINV_20908 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_28_DXMUX_20995 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_28_XORF_20993 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_28_CYINIT_20992 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_28_DYMUX_20980 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_28_XORG_20978 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_28_Q : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_28_CYSELF_20976 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_28_CYMUXFAST_20975 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_28_CYAND_20974 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_28_FASTCARRY_20973 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_28_CYMUXG2_20972 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_28_CYMUXF2_20971 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_28_LOGIC_ONE_20970 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_28_CYSELG_20963 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_28_CLKINV_20961 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_28_CEINV_20960 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_30_DXMUX_21040 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_30_XORF_21038 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_30_LOGIC_ONE_21037 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_30_CYINIT_21036 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_30_CYSELF_21029 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_30_DYMUX_21023 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_30_XORG_21021 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_30_Q : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_30_CLKINV_21012 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_30_CEINV_21011 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Mcompar_NextState_cmp_eq0022_cy_1_CYINIT_21073 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Mcompar_NextState_cmp_eq0022_cy_1_CYSELF_21064 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt512_0_rt_21063 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Mcompar_NextState_cmp_eq0022_cy_1_BXINV_21062 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Mcompar_NextState_cmp_eq0022_cy_1_CYMUXG_21061 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Mcompar_NextState_cmp_eq0022_cy_0_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Mcompar_NextState_cmp_eq0022_cy_1_LOGIC_ZERO_21059 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Mcompar_NextState_cmp_eq0022_cy_1_CYSELG_21053 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Mcompar_NextState_cmp_eq0022_cy_3_CYSELF_21097 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Mcompar_NextState_cmp_eq0022_cy_3_CYMUXFAST_21096 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Mcompar_NextState_cmp_eq0022_cy_3_CYAND_21095 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Mcompar_NextState_cmp_eq0022_cy_3_FASTCARRY_21094 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Mcompar_NextState_cmp_eq0022_cy_3_CYMUXG2_21093 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Mcompar_NextState_cmp_eq0022_cy_3_CYMUXF2_21092 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Mcompar_NextState_cmp_eq0022_cy_3_LOGIC_ZERO_21091 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Mcompar_NextState_cmp_eq0022_cy_3_CYSELG_21085 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_cmp_eq0021913_LOGIC_ZERO_21130 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_cmp_eq0021913_CYINIT_21129 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_cmp_eq0021913_CYSELF_21123 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_cmp_eq0021913_21119 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_0_XORF_21165 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_0_LOGIC_ONE_21164 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_0_CYINIT_21163 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_0_CYSELF_21154 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_0_BXINV_21152 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_0_XORG_21150 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_0_CYMUXG_21149 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_0_Q : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_0_LOGIC_ZERO_21147 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_0_CYSELG_21138 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_0_G : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_2_XORF_21203 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_2_CYINIT_21202 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_2_F : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_2_XORG_21191 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_2_Q : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_2_CYSELF_21189 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_2_CYMUXFAST_21188 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_2_CYAND_21187 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_2_FASTCARRY_21186 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_2_CYMUXG2_21185 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_2_CYMUXF2_21184 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_2_LOGIC_ZERO_21183 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_2_CYSELG_21174 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_2_G : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_4_XORF_21241 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_4_CYINIT_21240 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_4_F : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_4_XORG_21229 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_4_Q : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_4_CYSELF_21227 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_4_CYMUXFAST_21226 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_4_CYAND_21225 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_4_FASTCARRY_21224 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_4_CYMUXG2_21223 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_4_CYMUXF2_21222 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_4_LOGIC_ZERO_21221 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_4_CYSELG_21212 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_4_G : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_6_XORF_21279 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_6_CYINIT_21278 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_6_F : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_6_XORG_21267 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_6_Q : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_6_CYSELF_21265 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_6_CYMUXFAST_21264 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_6_CYAND_21263 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_6_FASTCARRY_21262 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_6_CYMUXG2_21261 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_6_CYMUXF2_21260 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_6_LOGIC_ZERO_21259 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_6_CYSELG_21250 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_6_G : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_8_XORF_21317 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_8_CYINIT_21316 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_8_F : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_8_XORG_21305 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_8_Q : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_8_CYSELF_21303 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_8_CYMUXFAST_21302 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_8_CYAND_21301 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_8_FASTCARRY_21300 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_8_CYMUXG2_21299 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_8_CYMUXF2_21298 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_8_LOGIC_ZERO_21297 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_8_CYSELG_21288 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_8_G : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_10_XORF_21355 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_10_CYINIT_21354 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_10_F : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_10_XORG_21343 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_10_Q : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_10_CYSELF_21341 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_10_CYMUXFAST_21340 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_10_CYAND_21339 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_10_FASTCARRY_21338 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_10_CYMUXG2_21337 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_10_CYMUXF2_21336 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_10_LOGIC_ZERO_21335 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_10_CYSELG_21326 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_10_G : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_12_XORF_21393 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_12_CYINIT_21392 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_12_F : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_12_XORG_21381 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_12_Q : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_12_CYSELF_21379 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_12_CYMUXFAST_21378 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_12_CYAND_21377 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_12_FASTCARRY_21376 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_12_CYMUXG2_21375 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_12_CYMUXF2_21374 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_12_LOGIC_ZERO_21373 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_12_CYSELG_21364 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_12_G : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_14_XORF_21431 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_14_CYINIT_21430 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_14_F : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_14_XORG_21419 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_14_Q : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_14_CYSELF_21417 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_14_CYMUXFAST_21416 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_14_CYAND_21415 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_14_FASTCARRY_21414 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_14_CYMUXG2_21413 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_14_CYMUXF2_21412 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_14_LOGIC_ZERO_21411 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_14_CYSELG_21402 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_14_G : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_16_XORF_21469 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_16_CYINIT_21468 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_16_F : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_16_XORG_21457 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_16_Q : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_16_CYSELF_21455 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_16_CYMUXFAST_21454 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_16_CYAND_21453 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_16_FASTCARRY_21452 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_16_CYMUXG2_21451 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_16_CYMUXF2_21450 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_16_LOGIC_ZERO_21449 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_16_CYSELG_21440 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_16_G : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_18_XORF_21507 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_18_CYINIT_21506 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_18_F : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_18_XORG_21495 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_18_Q : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_18_CYSELF_21493 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_18_CYMUXFAST_21492 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_18_CYAND_21491 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_18_FASTCARRY_21490 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_18_CYMUXG2_21489 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_18_CYMUXF2_21488 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_18_LOGIC_ZERO_21487 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_18_CYSELG_21478 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_18_G : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_20_XORF_21545 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_20_CYINIT_21544 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_20_F : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_20_XORG_21533 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_20_Q : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_20_CYSELF_21531 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_20_CYMUXFAST_21530 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_20_CYAND_21529 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_20_FASTCARRY_21528 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_20_CYMUXG2_21527 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_20_CYMUXF2_21526 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_20_LOGIC_ZERO_21525 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_20_CYSELG_21516 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_20_G : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_22_XORF_21583 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_22_CYINIT_21582 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_22_F : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_22_XORG_21571 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_22_Q : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_22_CYSELF_21569 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_22_CYMUXFAST_21568 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_22_CYAND_21567 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_22_FASTCARRY_21566 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_22_CYMUXG2_21565 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_22_CYMUXF2_21564 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_22_LOGIC_ZERO_21563 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_22_CYSELG_21554 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_22_G : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_24_XORF_21621 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_24_CYINIT_21620 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_24_F : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_24_XORG_21609 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_24_Q : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_24_CYSELF_21607 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_24_CYMUXFAST_21606 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_24_CYAND_21605 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_24_FASTCARRY_21604 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_24_CYMUXG2_21603 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_24_CYMUXF2_21602 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_24_LOGIC_ZERO_21601 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_24_CYSELG_21592 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_24_G : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_26_XORF_21659 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_26_CYINIT_21658 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_26_F : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_26_XORG_21647 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_26_Q : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_26_CYSELF_21645 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_26_CYMUXFAST_21644 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_26_CYAND_21643 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_26_FASTCARRY_21642 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_26_CYMUXG2_21641 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_26_CYMUXF2_21640 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_26_LOGIC_ZERO_21639 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_26_CYSELG_21630 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_26_G : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_28_XORF_21697 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_28_CYINIT_21696 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_28_F : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_28_XORG_21685 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_28_Q : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_28_CYSELF_21683 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_28_CYMUXFAST_21682 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_28_CYAND_21681 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_28_FASTCARRY_21680 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_28_CYMUXG2_21679 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_28_CYMUXF2_21678 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_28_LOGIC_ZERO_21677 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_28_CYSELG_21668 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_28_G : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_30_XORF_21728 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_30_LOGIC_ZERO_21727 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_30_CYINIT_21726 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_30_CYSELF_21717 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_30_F : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000_30_XORG_21714 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_30_Q : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_31_rt_21711 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_0_XORF_21764 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_0_CYINIT_21763 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_0_CY0F_21762 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_0_CYSELF_21754 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_0_BXINV_21752 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_0_XORG_21750 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_0_CYMUXG_21749 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_0_CY0G_21747 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_0_CYSELG_21739 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_2_XORF_21803 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_2_CYINIT_21802 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_2_CY0F_21801 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_2_XORG_21791 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_2_CYSELF_21789 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_2_CYMUXFAST_21788 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_2_CYAND_21787 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_2_FASTCARRY_21786 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_2_CYMUXG2_21785 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_2_CYMUXF2_21784 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_2_CY0G_21783 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_2_CYSELG_21775 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_4_XORF_21842 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_4_CYINIT_21841 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_4_CY0F_21840 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_4_XORG_21830 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_4_CYSELF_21828 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_4_CYMUXFAST_21827 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_4_CYAND_21826 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_4_FASTCARRY_21825 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_4_CYMUXG2_21824 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_4_CYMUXF2_21823 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_4_CY0G_21822 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_4_CYSELG_21814 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_6_XORF_21881 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_6_CYINIT_21880 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_6_CY0F_21879 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_6_XORG_21869 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_6_CYSELF_21867 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_6_CYMUXFAST_21866 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_6_CYAND_21865 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_6_FASTCARRY_21864 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_6_CYMUXG2_21863 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_6_CYMUXF2_21862 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_6_CY0G_21861 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_6_CYSELG_21853 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_8_XORF_21920 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_8_CYINIT_21919 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_8_CY0F_21918 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_8_XORG_21908 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_8_CYSELF_21906 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_8_CYMUXFAST_21905 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_8_CYAND_21904 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_8_FASTCARRY_21903 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_8_CYMUXG2_21902 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_8_CYMUXF2_21901 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_8_CY0G_21900 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_8_CYSELG_21892 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_10_XORF_21959 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_10_CYINIT_21958 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_10_CY0F_21957 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_10_XORG_21947 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_10_CYSELF_21945 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_10_CYMUXFAST_21944 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_10_CYAND_21943 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_10_FASTCARRY_21942 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_10_CYMUXG2_21941 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_10_CYMUXF2_21940 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_10_CY0G_21939 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_10_CYSELG_21931 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_12_XORF_21998 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_12_CYINIT_21997 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_12_CY0F_21996 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_12_XORG_21986 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_12_CYSELF_21984 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_12_CYMUXFAST_21983 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_12_CYAND_21982 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_12_FASTCARRY_21981 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_12_CYMUXG2_21980 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_12_CYMUXF2_21979 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_12_CY0G_21978 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_12_CYSELG_21970 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_14_XORF_22037 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_14_CYINIT_22036 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_14_CY0F_22035 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_14_XORG_22025 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_14_CYSELF_22023 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_14_CYMUXFAST_22022 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_14_CYAND_22021 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_14_FASTCARRY_22020 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_14_CYMUXG2_22019 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_14_CYMUXF2_22018 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_14_CY0G_22017 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_14_CYSELG_22009 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_16_XORF_22075 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_16_CYINIT_22074 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_16_F : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_16_XORG_22063 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_16_CYSELF_22061 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_16_CYMUXFAST_22060 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_16_CYAND_22059 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_16_FASTCARRY_22058 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_16_CYMUXG2_22057 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_16_CYMUXF2_22056 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_16_LOGIC_ZERO_22055 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_16_CYSELG_22046 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_16_G : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_18_XORF_22113 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_18_CYINIT_22112 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_18_F : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_18_XORG_22101 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_18_CYSELF_22099 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_18_CYMUXFAST_22098 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_18_CYAND_22097 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_18_FASTCARRY_22096 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_18_CYMUXG2_22095 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_18_CYMUXF2_22094 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_18_LOGIC_ZERO_22093 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_18_CYSELG_22084 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_18_G : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_20_XORF_22151 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_20_CYINIT_22150 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_20_F : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_20_XORG_22139 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_20_CYSELF_22137 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_20_CYMUXFAST_22136 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_20_CYAND_22135 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_20_FASTCARRY_22134 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_20_CYMUXG2_22133 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_20_CYMUXF2_22132 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_20_LOGIC_ZERO_22131 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_20_CYSELG_22122 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_20_G : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_22_XORF_22166 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_22_CYINIT_22165 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_add0000_22_F : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_0_DXMUX_22216 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_0_XORF_22214 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_0_CYINIT_22213 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_0_CY0F_22212 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_0_CYSELF_22205 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_0_DYMUX_22197 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_0_XORG_22195 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_0_CYMUXG_22194 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_Mcount_cntBytes_cy_0_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_0_CY0G_22192 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_0_CYSELG_22185 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_0_SRINV_22183 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_0_CLKINV_22182 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_0_CEINV_22181 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_2_DXMUX_22273 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_2_XORF_22271 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_2_CYINIT_22270 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_2_CY0F_22269 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_2_DYMUX_22256 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_2_XORG_22254 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_Mcount_cntBytes_cy_2_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_2_CYSELF_22252 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_2_CYMUXFAST_22251 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_2_CYAND_22250 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_2_FASTCARRY_22249 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_2_CYMUXG2_22248 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_2_CYMUXF2_22247 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_2_CY0G_22246 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_2_CYSELG_22239 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_2_SRINV_22237 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_2_CLKINV_22236 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_2_CEINV_22235 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_4_DXMUX_22330 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_4_XORF_22328 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_4_CYINIT_22327 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_4_CY0F_22326 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_4_DYMUX_22313 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_4_XORG_22311 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_Mcount_cntBytes_cy_4_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_4_CYSELF_22309 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_4_CYMUXFAST_22308 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_4_CYAND_22307 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_4_FASTCARRY_22306 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_4_CYMUXG2_22305 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_4_CYMUXF2_22304 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_4_CY0G_22303 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_4_CYSELG_22296 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_4_SRINV_22294 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_4_CLKINV_22293 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_4_CEINV_22292 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_6_DXMUX_22387 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_6_XORF_22385 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_6_CYINIT_22384 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_6_CY0F_22383 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_6_DYMUX_22370 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_6_XORG_22368 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_Mcount_cntBytes_cy_6_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_6_CYSELF_22366 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_6_CYMUXFAST_22365 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_6_CYAND_22364 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_6_FASTCARRY_22363 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_6_CYMUXG2_22362 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_6_CYMUXF2_22361 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_6_CY0G_22360 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_6_CYSELG_22353 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_6_SRINV_22351 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_6_CLKINV_22350 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_6_CEINV_22349 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_8_DXMUX_22444 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_8_XORF_22442 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_8_CYINIT_22441 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_8_CY0F_22440 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_8_DYMUX_22427 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_8_XORG_22425 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_Mcount_cntBytes_cy_8_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_8_CYSELF_22423 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_8_CYMUXFAST_22422 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_8_CYAND_22421 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_8_FASTCARRY_22420 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_8_CYMUXG2_22419 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_8_CYMUXF2_22418 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_8_CY0G_22417 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_8_CYSELG_22410 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_8_SRINV_22408 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_8_CLKINV_22407 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_8_CEINV_22406 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_10_DXMUX_22493 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_10_XORF_22491 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_10_CYINIT_22490 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_10_CY0F_22489 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_10_CYSELF_22482 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_10_DYMUX_22475 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_10_XORG_22473 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_Mcount_cntBytes_cy_10_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_10_SRINV_22465 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_10_CLKINV_22464 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_10_CEINV_22463 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_1_CYINIT_22528 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_1_CY0F_22527 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_1_CYSELF_22519 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_1_BXINV_22517 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_1_CYMUXG_22516 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_1_CY0G_22514 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_1_CYSELG_22506 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_3_CY0F_22563 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_3_CYSELF_22555 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_3_CYMUXFAST_22554 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_3_CYAND_22553 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_3_FASTCARRY_22552 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_3_CYMUXG2_22551 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_3_CYMUXF2_22550 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_3_CY0G_22549 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_3_CYSELG_22543 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_5_CY0F_22598 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_5_CYSELF_22590 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_5_CYMUXFAST_22589 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_5_CYAND_22588 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_5_FASTCARRY_22587 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_5_CYMUXG2_22586 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_5_CYMUXF2_22585 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_5_CY0G_22584 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_5_CYSELG_22578 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_7_CY0F_22633 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_7_CYSELF_22625 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_7_CYMUXFAST_22624 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_7_CYAND_22623 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_7_FASTCARRY_22622 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_7_CYMUXG2_22621 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_7_CYMUXF2_22620 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_7_CY0G_22619 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_7_CYSELG_22613 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_9_CY0F_22666 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_9_CYSELF_22658 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_9_CYMUXFAST_22657 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_9_CYAND_22656 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_9_FASTCARRY_22655 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_9_CYMUXG2_22654 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_9_CYMUXF2_22653 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_9_CY0G_22652 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_9_CYSELG_22644 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_11_CY0F_22697 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_11_CYSELF_22688 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_11_CYMUXFAST_22687 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_11_CYAND_22686 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_11_FASTCARRY_22685 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_11_CYMUXG2_22684 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_11_CYMUXF2_22683 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_11_CY0G_22682 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_11_CYSELG_22674 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_13_CY0F_22728 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_13_CYSELF_22719 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_13_CYMUXFAST_22718 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_13_CYAND_22717 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_13_FASTCARRY_22716 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_13_CYMUXG2_22715 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_13_CYMUXF2_22714 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_13_CY0G_22713 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_13_CYSELG_22705 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_15_CYSELF_22749 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_15_CYMUXFAST_22748 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_15_CYAND_22747 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_15_FASTCARRY_22746 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_15_CYMUXG2_22745 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_15_CYMUXF2_22744 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_15_LOGIC_ZERO_22743 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_15_CYSELG_22734 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_17_CYSELF_22779 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_17_CYMUXFAST_22778 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_17_CYAND_22777 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_17_FASTCARRY_22776 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_17_CYMUXG2_22775 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_17_CYMUXF2_22774 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_17_LOGIC_ZERO_22773 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_17_CYSELG_22764 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_19_CYSELF_22809 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_19_CYMUXFAST_22808 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_19_CYAND_22807 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_19_FASTCARRY_22806 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_19_CYMUXG2_22805 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_19_CYMUXF2_22804 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_19_LOGIC_ZERO_22803 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_19_CYSELG_22794 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_21_CYSELF_22839 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_21_CYMUXFAST_22838 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_21_CYAND_22837 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_21_FASTCARRY_22836 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_21_CYMUXG2_22835 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_21_CYMUXF2_22834 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_21_LOGIC_ZERO_22833 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_21_CYSELG_22824 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_23_CYSELF_22869 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_23_CYMUXFAST_22868 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_23_CYAND_22867 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_23_FASTCARRY_22866 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_23_CYMUXG2_22865 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_23_CYMUXF2_22864 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_23_LOGIC_ZERO_22863 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_23_CYSELG_22854 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_25_CYSELF_22902 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_25_CYMUXFAST_22901 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_25_CYAND_22900 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_25_FASTCARRY_22899 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_25_CYMUXG2_22898 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_25_CYMUXF2_22897 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_25_LOGIC_ZERO_22896 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_25_CYSELG_22889 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_cmp_le0000_CYINIT_22923 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_cmp_le0000_CY0F_22922 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_cmp_le0000_CYSELF_22913 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_0_XORF_22958 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_0_LOGIC_ONE_22957 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_0_CYINIT_22956 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_0_CYSELF_22947 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_0_BXINV_22945 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_0_XORG_22943 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_0_CYMUXG_22942 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_0_Q : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_0_LOGIC_ZERO_22940 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_0_CYSELG_22931 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_0_G : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_2_XORF_22996 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_2_CYINIT_22995 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_2_F : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_2_XORG_22984 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_2_Q : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_2_CYSELF_22982 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_2_CYMUXFAST_22981 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_2_CYAND_22980 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_2_FASTCARRY_22979 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_2_CYMUXG2_22978 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_2_CYMUXF2_22977 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_2_LOGIC_ZERO_22976 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_2_CYSELG_22967 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_2_G : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_4_XORF_23034 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_4_CYINIT_23033 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_4_F : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_4_XORG_23022 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_4_Q : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_4_CYSELF_23020 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_4_CYMUXFAST_23019 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_4_CYAND_23018 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_4_FASTCARRY_23017 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_4_CYMUXG2_23016 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_4_CYMUXF2_23015 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_4_LOGIC_ZERO_23014 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_4_CYSELG_23005 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_4_G : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_6_XORF_23072 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_6_CYINIT_23071 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_6_F : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_6_XORG_23060 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_6_Q : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_6_CYSELF_23058 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_6_CYMUXFAST_23057 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_6_CYAND_23056 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_6_FASTCARRY_23055 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_6_CYMUXG2_23054 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_6_CYMUXF2_23053 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_6_LOGIC_ZERO_23052 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_6_CYSELG_23043 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_6_G : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_8_XORF_23110 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_8_CYINIT_23109 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_8_F : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_8_XORG_23098 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_8_Q : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_8_CYSELF_23096 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_8_CYMUXFAST_23095 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_8_CYAND_23094 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_8_FASTCARRY_23093 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_8_CYMUXG2_23092 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_8_CYMUXF2_23091 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_8_LOGIC_ZERO_23090 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_8_CYSELG_23081 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_8_G : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_10_XORF_23148 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_10_CYINIT_23147 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_10_F : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_10_XORG_23136 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_10_Q : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_10_CYSELF_23134 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_10_CYMUXFAST_23133 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_10_CYAND_23132 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_10_FASTCARRY_23131 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_10_CYMUXG2_23130 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_10_CYMUXF2_23129 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_10_LOGIC_ZERO_23128 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_10_CYSELG_23119 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_10_G : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_12_XORF_23186 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_12_CYINIT_23185 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_12_F : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_12_XORG_23174 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_12_Q : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_12_CYSELF_23172 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_12_CYMUXFAST_23171 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_12_CYAND_23170 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_12_FASTCARRY_23169 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_12_CYMUXG2_23168 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_12_CYMUXF2_23167 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_12_LOGIC_ZERO_23166 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_12_CYSELG_23157 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_12_G : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_14_XORF_23224 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_14_CYINIT_23223 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_14_F : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_14_XORG_23212 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_14_Q : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_14_CYSELF_23210 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_14_CYMUXFAST_23209 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_14_CYAND_23208 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_14_FASTCARRY_23207 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_14_CYMUXG2_23206 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_14_CYMUXF2_23205 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_14_LOGIC_ZERO_23204 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_14_CYSELG_23195 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_14_G : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_16_XORF_23262 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_16_CYINIT_23261 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_16_F : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_16_XORG_23250 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_16_Q : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_16_CYSELF_23248 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_16_CYMUXFAST_23247 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_16_CYAND_23246 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_16_FASTCARRY_23245 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_16_CYMUXG2_23244 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_16_CYMUXF2_23243 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_16_LOGIC_ZERO_23242 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_16_CYSELG_23233 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_16_G : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_18_XORF_23300 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_18_CYINIT_23299 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_18_F : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_18_XORG_23288 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_18_Q : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_18_CYSELF_23286 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_18_CYMUXFAST_23285 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_18_CYAND_23284 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_18_FASTCARRY_23283 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_18_CYMUXG2_23282 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_18_CYMUXF2_23281 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_18_LOGIC_ZERO_23280 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_18_CYSELG_23271 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_18_G : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_20_XORF_23338 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_20_CYINIT_23337 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_20_F : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_20_XORG_23326 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_20_Q : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_20_CYSELF_23324 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_20_CYMUXFAST_23323 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_20_CYAND_23322 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_20_FASTCARRY_23321 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_20_CYMUXG2_23320 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_20_CYMUXF2_23319 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_20_LOGIC_ZERO_23318 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_20_CYSELG_23309 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_20_G : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_22_XORF_23376 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_22_CYINIT_23375 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_22_F : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_22_XORG_23364 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_22_Q : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_22_CYSELF_23362 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_22_CYMUXFAST_23361 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_22_CYAND_23360 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_22_FASTCARRY_23359 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_22_CYMUXG2_23358 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_22_CYMUXF2_23357 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_22_LOGIC_ZERO_23356 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_22_CYSELG_23347 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_22_G : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_24_XORF_23414 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_24_CYINIT_23413 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_24_F : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_24_XORG_23402 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_24_Q : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_24_CYSELF_23400 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_24_CYMUXFAST_23399 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_24_CYAND_23398 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_24_FASTCARRY_23397 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_24_CYMUXG2_23396 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_24_CYMUXF2_23395 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_24_LOGIC_ZERO_23394 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_24_CYSELG_23385 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_24_G : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_26_XORF_23452 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_26_CYINIT_23451 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_26_F : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_26_XORG_23440 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_26_Q : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_26_CYSELF_23438 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_26_CYMUXFAST_23437 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_26_CYAND_23436 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_26_FASTCARRY_23435 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_26_CYMUXG2_23434 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_26_CYMUXF2_23433 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_26_LOGIC_ZERO_23432 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_26_CYSELG_23423 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_26_G : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_28_XORF_23490 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_28_CYINIT_23489 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_28_F : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_28_XORG_23478 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_28_Q : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_28_CYSELF_23476 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_28_CYMUXFAST_23475 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_28_CYAND_23474 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_28_FASTCARRY_23473 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_28_CYMUXG2_23472 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_28_CYMUXF2_23471 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_28_LOGIC_ZERO_23470 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_28_CYSELG_23461 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_28_G : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_30_XORF_23521 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_30_LOGIC_ZERO_23520 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_30_CYINIT_23519 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_30_CYSELF_23510 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_30_F : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000_30_XORG_23507 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_30_Q : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_31_rt_23504 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_1_CYINIT_23554 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_1_CY0F_23553 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_1_CYSELF_23545 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_1_BXINV_23543 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_1_CYMUXG_23542 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_0_Q : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_1_CY0G_23540 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_1_CYSELG_23534 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_3_CY0F_23589 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_3_CYSELF_23581 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_3_CYMUXFAST_23580 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_3_CYAND_23579 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_3_FASTCARRY_23578 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_3_CYMUXG2_23577 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_3_CYMUXF2_23576 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_3_CY0G_23575 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_3_CYSELG_23569 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_5_CY0F_23622 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_5_CYSELF_23614 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_5_CYMUXFAST_23613 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_5_CYAND_23612 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_5_FASTCARRY_23611 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_5_CYMUXG2_23610 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_5_CYMUXF2_23609 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_5_CY0G_23608 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_5_CYSELG_23600 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_7_CY0F_23657 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_7_CYSELF_23649 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_7_CYMUXFAST_23648 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_7_CYAND_23647 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_7_FASTCARRY_23646 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_7_CYMUXG2_23645 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_7_CYMUXF2_23644 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_7_CY0G_23643 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_7_CYSELG_23637 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_9_CY0F_23692 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_9_CYSELF_23684 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_9_CYMUXFAST_23683 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_9_CYAND_23682 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_9_FASTCARRY_23681 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_9_CYMUXG2_23680 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_9_CYMUXF2_23679 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_9_CY0G_23678 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_9_CYSELG_23672 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_11_CY0F_23727 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_11_CYSELF_23719 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_11_CYMUXFAST_23718 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_11_CYAND_23717 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_11_FASTCARRY_23716 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_11_CYMUXG2_23715 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_11_CYMUXF2_23714 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_11_CY0G_23713 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_11_CYSELG_23707 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_13_CY0F_23760 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_13_CYSELF_23752 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_13_CYMUXFAST_23751 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_13_CYAND_23750 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_13_FASTCARRY_23749 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_13_CYMUXG2_23748 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_13_CYMUXF2_23747 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_13_CY0G_23746 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_13_CYSELG_23738 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_15_CY0F_23791 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_15_CYSELF_23782 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_15_CYMUXFAST_23781 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_15_CYAND_23780 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_15_FASTCARRY_23779 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_15_CYMUXG2_23778 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_15_CYMUXF2_23777 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_15_CY0G_23776 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_15_CYSELG_23768 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_17_CY0F_23822 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_17_CYSELF_23813 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_17_CYMUXFAST_23812 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_17_CYAND_23811 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_17_FASTCARRY_23810 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_17_CYMUXG2_23809 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_17_CYMUXF2_23808 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_17_CY0G_23807 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_17_CYSELG_23799 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_19_CYSELF_23843 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_19_CYMUXFAST_23842 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_19_CYAND_23841 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_19_FASTCARRY_23840 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_19_CYMUXG2_23839 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_19_CYMUXF2_23838 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_19_LOGIC_ZERO_23837 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_19_CYSELG_23828 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_21_CYSELF_23873 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_21_CYMUXFAST_23872 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_21_CYAND_23871 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_21_FASTCARRY_23870 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_21_CYMUXG2_23869 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_21_CYMUXF2_23868 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_21_LOGIC_ZERO_23867 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_21_CYSELG_23858 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_23_CYSELF_23903 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_23_CYMUXFAST_23902 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_23_CYAND_23901 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_23_FASTCARRY_23900 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_23_CYMUXG2_23899 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_23_CYMUXF2_23898 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_23_LOGIC_ZERO_23897 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_23_CYSELG_23888 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_25_CYSELF_23933 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_25_CYMUXFAST_23932 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_25_CYAND_23931 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_25_FASTCARRY_23930 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_25_CYMUXG2_23929 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_25_CYMUXF2_23928 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_25_LOGIC_ZERO_23927 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_25_CYSELG_23918 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_27_CYSELF_23963 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_27_CYMUXFAST_23962 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_27_CYAND_23961 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_27_FASTCARRY_23960 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_27_CYMUXG2_23959 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_27_CYMUXF2_23958 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_27_LOGIC_ZERO_23957 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_27_CYSELG_23948 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_LOGIC_ZERO_24003 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_CYSELF_23995 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_CYMUXFAST_23994 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_CYAND_23993 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_FASTCARRY_23992 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_CYMUXG2_23991 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_CYMUXF2_23990 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_CY0G_23989 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_CYSELG_23980 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_1_CYINIT_24032 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_1_CYSELF_24026 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_1_BXINV_24024 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_1_CYMUXG_24023 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_0_Q : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_1_LOGIC_ZERO_24021 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_1_CYSELG_24015 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_3_CYSELF_24056 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_3_CYMUXFAST_24055 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_3_CYAND_24054 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_3_FASTCARRY_24053 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_3_CYMUXG2_24052 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_3_CYMUXF2_24051 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_3_LOGIC_ZERO_24050 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_3_CYSELG_24044 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_5_CYSELF_24086 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_5_CYMUXFAST_24085 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_5_CYAND_24084 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_5_FASTCARRY_24083 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_5_CYMUXG2_24082 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_5_CYMUXF2_24081 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_5_LOGIC_ZERO_24080 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_5_CYSELG_24074 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_7_CYSELF_24116 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_7_CYMUXFAST_24115 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_7_CYAND_24114 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_7_FASTCARRY_24113 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_7_CYMUXG2_24112 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_7_CYMUXF2_24111 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_7_LOGIC_ZERO_24110 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_7_CYSELG_24104 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_9_CYSELF_24146 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_9_CYMUXFAST_24145 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_9_CYAND_24144 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_9_FASTCARRY_24143 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_9_CYMUXG2_24142 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_9_CYMUXF2_24141 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_9_LOGIC_ZERO_24140 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_9_CYSELG_24134 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_and0001_wg_cy_1_CYINIT_24181 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_and0001_wg_cy_1_CYSELF_24174 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_and0001_wg_cy_1_BXINV_24172 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_and0001_wg_cy_1_CYMUXG_24171 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_and0001_wg_cy_1_LOGIC_ZERO_24169 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_and0001_wg_cy_1_CYSELG_24163 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_and00011_CYSELF_24205 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_and00011_CYMUXFAST_24204 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_and00011_CYAND_24203 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_and00011_FASTCARRY_24202 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_and00011_CYMUXG2_24201 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_and00011_CYMUXF2_24200 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_and00011_LOGIC_ZERO_24199 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_and00011_CYSELG_24193 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_RET_mux0001_10_11_wg_cy_1_CYINIT_24240 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_RET_mux0001_10_11_wg_cy_1_CYSELF_24232 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_RET_mux0001_10_11_wg_lut_0_Q_24231 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_RET_mux0001_10_11_wg_cy_1_BXINV_24230 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_RET_mux0001_10_11_wg_cy_1_CYMUXG_24229 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_RET_mux0001_10_11_wg_cy_0_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_RET_mux0001_10_11_wg_cy_1_LOGIC_ONE_24227 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_RET_mux0001_10_11_wg_cy_1_CYSELG_24221 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_RET_mux0001_10_11_wg_lut_1_Q_24220 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_RET_mux0001_10_11_wg_lut_2_Q_24265 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_RET_mux0001_10_11_wg_cy_3_CYSELF_24264 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_RET_mux0001_10_11_wg_cy_3_CYMUXFAST_24263 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_RET_mux0001_10_11_wg_cy_3_CYAND_24262 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_RET_mux0001_10_11_wg_cy_3_FASTCARRY_24261 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_RET_mux0001_10_11_wg_cy_3_CYMUXG2_24260 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_RET_mux0001_10_11_wg_cy_3_CYMUXF2_24259 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_RET_mux0001_10_11_wg_cy_3_LOGIC_ONE_24258 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_RET_mux0001_10_11_wg_cy_3_CYSELG_24252 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_RET_mux0001_10_11_wg_lut_3_Q_24251 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXN_57_LOGIC_ONE_24297 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXN_57_CYINIT_24296 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXN_57_CYSELF_24290 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_RET_mux0001_10_11_wg_lut_4_Q_24289 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXN_57 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_0_DXMUX_24346 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_0_XORF_24344 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_0_CYINIT_24343 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_0_CY0F_24342 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_0_CYSELF_24334 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_0_DYMUX_24326 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_0_XORG_24324 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_0_CYMUXG_24323 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_0_Q : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_0_CY0G_24321 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_0_CYSELG_24313 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_0_SRINV_24311 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_0_CLKINV_24310 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_0_CEINV_24309 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_2_DXMUX_24403 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_2_XORF_24401 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_2_CYINIT_24400 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_2_CY0F_24399 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_2_DYMUX_24385 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_2_XORG_24383 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_2_Q : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_2_CYSELF_24381 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_2_CYMUXFAST_24380 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_2_CYAND_24379 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_2_FASTCARRY_24378 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_2_CYMUXG2_24377 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_2_CYMUXF2_24376 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_2_CY0G_24375 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_2_CYSELG_24367 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_2_SRINV_24365 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_2_CLKINV_24364 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_2_CEINV_24363 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_4_DXMUX_24460 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_4_XORF_24458 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_4_CYINIT_24457 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_4_CY0F_24456 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_4_DYMUX_24442 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_4_XORG_24440 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_4_Q : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_4_CYSELF_24438 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_4_CYMUXFAST_24437 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_4_CYAND_24436 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_4_FASTCARRY_24435 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_4_CYMUXG2_24434 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_4_CYMUXF2_24433 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_4_CY0G_24432 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_4_CYSELG_24424 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_4_SRINV_24422 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_4_CLKINV_24421 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_4_CEINV_24420 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_6_DXMUX_24517 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_6_XORF_24515 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_6_CYINIT_24514 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_6_CY0F_24513 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_6_DYMUX_24499 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_6_XORG_24497 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_6_Q : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_6_CYSELF_24495 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_6_CYMUXFAST_24494 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_6_CYAND_24493 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_6_FASTCARRY_24492 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_6_CYMUXG2_24491 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_6_CYMUXF2_24490 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_6_CY0G_24489 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_6_CYSELG_24481 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_6_SRINV_24479 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_6_CLKINV_24478 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_6_CEINV_24477 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_8_DXMUX_24574 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_8_XORF_24572 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_8_CYINIT_24571 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_8_CY0F_24570 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_8_DYMUX_24556 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_8_XORG_24554 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_8_Q : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_8_CYSELF_24552 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_8_CYMUXFAST_24551 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_8_CYAND_24550 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_8_FASTCARRY_24549 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_8_CYMUXG2_24548 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_8_CYMUXF2_24547 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_8_CY0G_24546 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_8_CYSELG_24538 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_8_SRINV_24536 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_8_CLKINV_24535 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_8_CEINV_24534 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_10_DXMUX_24631 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_10_XORF_24629 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_10_CYINIT_24628 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_10_CY0F_24627 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_10_DYMUX_24613 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_10_XORG_24611 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_10_Q : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_10_CYSELF_24609 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_10_CYMUXFAST_24608 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_10_CYAND_24607 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_10_FASTCARRY_24606 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_10_CYMUXG2_24605 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_10_CYMUXF2_24604 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_10_CY0G_24603 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_10_CYSELG_24595 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_10_SRINV_24593 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_10_CLKINV_24592 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_10_CEINV_24591 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_12_DXMUX_24688 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_12_XORF_24686 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_12_CYINIT_24685 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_12_CY0F_24684 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_12_DYMUX_24670 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_12_XORG_24668 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_12_Q : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_12_CYSELF_24666 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_12_CYMUXFAST_24665 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_12_CYAND_24664 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_12_FASTCARRY_24663 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_12_CYMUXG2_24662 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_12_CYMUXF2_24661 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_12_CY0G_24660 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_12_CYSELG_24652 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_12_SRINV_24650 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_12_CLKINV_24649 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_12_CEINV_24648 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_14_DXMUX_24745 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_14_XORF_24743 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_14_CYINIT_24742 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_14_CY0F_24741 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_14_DYMUX_24727 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_14_XORG_24725 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_14_Q : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_14_CYSELF_24723 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_14_CYMUXFAST_24722 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_14_CYAND_24721 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_14_FASTCARRY_24720 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_14_CYMUXG2_24719 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_14_CYMUXF2_24718 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_14_CY0G_24717 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_14_CYSELG_24709 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_14_SRINV_24707 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_14_CLKINV_24706 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_14_CEINV_24705 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_16_DXMUX_24802 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_16_XORF_24800 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_16_CYINIT_24799 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_16_CY0F_24798 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_16_DYMUX_24784 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_16_XORG_24782 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_16_Q : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_16_CYSELF_24780 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_16_CYMUXFAST_24779 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_16_CYAND_24778 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_16_FASTCARRY_24777 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_16_CYMUXG2_24776 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_16_CYMUXF2_24775 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_16_CY0G_24774 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_16_CYSELG_24766 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_16_SRINV_24764 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_16_CLKINV_24763 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_16_CEINV_24762 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_18_DXMUX_24859 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_18_XORF_24857 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_18_CYINIT_24856 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_18_CY0F_24855 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_18_DYMUX_24841 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_18_XORG_24839 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_18_Q : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_18_CYSELF_24837 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_18_CYMUXFAST_24836 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_18_CYAND_24835 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_18_FASTCARRY_24834 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_18_CYMUXG2_24833 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_18_CYMUXF2_24832 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_18_CY0G_24831 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_18_CYSELG_24823 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_18_SRINV_24821 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_18_CLKINV_24820 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_18_CEINV_24819 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_20_DXMUX_24916 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_20_XORF_24914 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_20_CYINIT_24913 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_20_CY0F_24912 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_20_DYMUX_24898 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_20_XORG_24896 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_20_Q : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_20_CYSELF_24894 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_20_CYMUXFAST_24893 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_20_CYAND_24892 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_20_FASTCARRY_24891 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_20_CYMUXG2_24890 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_20_CYMUXF2_24889 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_20_CY0G_24888 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_20_CYSELG_24880 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_20_SRINV_24878 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_20_CLKINV_24877 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_20_CEINV_24876 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_22_DXMUX_24973 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_22_XORF_24971 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_22_CYINIT_24970 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_22_CY0F_24969 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_22_DYMUX_24955 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_22_XORG_24953 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_22_Q : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_22_CYSELF_24951 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_22_CYMUXFAST_24950 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_22_CYAND_24949 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_22_FASTCARRY_24948 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_22_CYMUXG2_24947 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_22_CYMUXF2_24946 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_22_CY0G_24945 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_22_CYSELG_24937 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_22_SRINV_24935 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_22_CLKINV_24934 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_22_CEINV_24933 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_24_DXMUX_25030 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_24_XORF_25028 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_24_CYINIT_25027 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_24_CY0F_25026 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_24_DYMUX_25012 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_24_XORG_25010 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_24_Q : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_24_CYSELF_25008 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_24_CYMUXFAST_25007 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_24_CYAND_25006 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_24_FASTCARRY_25005 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_24_CYMUXG2_25004 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_24_CYMUXF2_25003 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_24_CY0G_25002 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_24_CYSELG_24994 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_24_SRINV_24992 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_24_CLKINV_24991 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_24_CEINV_24990 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_26_DXMUX_25087 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_26_XORF_25085 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_26_CYINIT_25084 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_26_CY0F_25083 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_26_DYMUX_25069 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_26_XORG_25067 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_26_Q : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_26_CYSELF_25065 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_26_CYMUXFAST_25064 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_26_CYAND_25063 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_26_FASTCARRY_25062 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_26_CYMUXG2_25061 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_26_CYMUXF2_25060 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_26_CY0G_25059 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_26_CYSELG_25051 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_26_SRINV_25049 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_26_CLKINV_25048 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_26_CEINV_25047 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_28_DXMUX_25144 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_28_XORF_25142 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_28_CYINIT_25141 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_28_CY0F_25140 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_28_DYMUX_25126 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_28_XORG_25124 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_28_Q : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_28_CYSELF_25122 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_28_CYMUXFAST_25121 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_28_CYAND_25120 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_28_FASTCARRY_25119 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_28_CYMUXG2_25118 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_28_CYMUXF2_25117 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_28_CY0G_25116 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_28_CYSELG_25108 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_28_SRINV_25106 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_28_CLKINV_25105 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_28_CEINV_25104 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_30_DXMUX_25193 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_30_XORF_25191 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_30_CYINIT_25190 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_30_CY0F_25189 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_30_CYSELF_25181 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_30_DYMUX_25174 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_30_XORG_25172 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_30_Q : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_30_SRINV_25162 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_30_CLKINV_25161 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_30_CEINV_25160 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_wg_cy_1_CYINIT_25227 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_wg_cy_1_CYSELF_25221 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_wg_cy_1_BXINV_25219 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_wg_cy_1_CYMUXG_25218 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_wg_cy_1_LOGIC_ZERO_25216 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_wg_cy_1_CYSELG_25210 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_wg_cy_3_CYSELF_25251 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_wg_cy_3_CYMUXFAST_25250 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_wg_cy_3_CYAND_25249 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_wg_cy_3_FASTCARRY_25248 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_wg_cy_3_CYMUXG2_25247 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_wg_cy_3_CYMUXF2_25246 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_wg_cy_3_LOGIC_ZERO_25245 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_wg_cy_3_CYSELG_25239 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_CYSELF_25281 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_CYMUXFAST_25280 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_CYAND_25279 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_FASTCARRY_25278 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_CYMUXG2_25277 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_CYMUXF2_25276 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_LOGIC_ZERO_25275 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_CYSELG_25269 : STD_LOGIC; 
  signal XLXI_31_FileReader_mult0000_17_XORF_25322 : STD_LOGIC; 
  signal XLXI_31_FileReader_mult0000_17_CYINIT_25321 : STD_LOGIC; 
  signal XLXI_31_FileReader_mult0000_17_CY0F_25320 : STD_LOGIC; 
  signal XLXI_31_FileReader_mult0000_17_CYSELF_25312 : STD_LOGIC; 
  signal XLXI_31_FileReader_mult0000_17_BXINV_25310 : STD_LOGIC; 
  signal XLXI_31_FileReader_mult0000_17_XORG_25308 : STD_LOGIC; 
  signal XLXI_31_FileReader_mult0000_17_CYMUXG_25307 : STD_LOGIC; 
  signal XLXI_31_FileReader_mult0000_17_CY0G_25305 : STD_LOGIC; 
  signal XLXI_31_FileReader_mult0000_17_CYSELG_25297 : STD_LOGIC; 
  signal XLXI_31_FileReader_mult0000_19_XORF_25361 : STD_LOGIC; 
  signal XLXI_31_FileReader_mult0000_19_CYINIT_25360 : STD_LOGIC; 
  signal XLXI_31_FileReader_mult0000_19_CY0F_25359 : STD_LOGIC; 
  signal XLXI_31_FileReader_mult0000_19_XORG_25349 : STD_LOGIC; 
  signal XLXI_31_FileReader_mult0000_19_CYSELF_25347 : STD_LOGIC; 
  signal XLXI_31_FileReader_mult0000_19_CYMUXFAST_25346 : STD_LOGIC; 
  signal XLXI_31_FileReader_mult0000_19_CYAND_25345 : STD_LOGIC; 
  signal XLXI_31_FileReader_mult0000_19_FASTCARRY_25344 : STD_LOGIC; 
  signal XLXI_31_FileReader_mult0000_19_CYMUXG2_25343 : STD_LOGIC; 
  signal XLXI_31_FileReader_mult0000_19_CYMUXF2_25342 : STD_LOGIC; 
  signal XLXI_31_FileReader_mult0000_19_CY0G_25341 : STD_LOGIC; 
  signal XLXI_31_FileReader_mult0000_19_CYSELG_25333 : STD_LOGIC; 
  signal XLXI_31_FileReader_mult0000_21_XORF_25400 : STD_LOGIC; 
  signal XLXI_31_FileReader_mult0000_21_CYINIT_25399 : STD_LOGIC; 
  signal XLXI_31_FileReader_mult0000_21_CY0F_25398 : STD_LOGIC; 
  signal XLXI_31_FileReader_mult0000_21_XORG_25388 : STD_LOGIC; 
  signal XLXI_31_FileReader_mult0000_21_CYSELF_25386 : STD_LOGIC; 
  signal XLXI_31_FileReader_mult0000_21_CYMUXFAST_25385 : STD_LOGIC; 
  signal XLXI_31_FileReader_mult0000_21_CYAND_25384 : STD_LOGIC; 
  signal XLXI_31_FileReader_mult0000_21_FASTCARRY_25383 : STD_LOGIC; 
  signal XLXI_31_FileReader_mult0000_21_CYMUXG2_25382 : STD_LOGIC; 
  signal XLXI_31_FileReader_mult0000_21_CYMUXF2_25381 : STD_LOGIC; 
  signal XLXI_31_FileReader_mult0000_21_CY0G_25380 : STD_LOGIC; 
  signal XLXI_31_FileReader_mult0000_21_CYSELG_25372 : STD_LOGIC; 
  signal XLXI_31_FileReader_mult0000_23_XORF_25439 : STD_LOGIC; 
  signal XLXI_31_FileReader_mult0000_23_CYINIT_25438 : STD_LOGIC; 
  signal XLXI_31_FileReader_mult0000_23_CY0F_25437 : STD_LOGIC; 
  signal XLXI_31_FileReader_mult0000_23_XORG_25427 : STD_LOGIC; 
  signal XLXI_31_FileReader_mult0000_23_CYSELF_25425 : STD_LOGIC; 
  signal XLXI_31_FileReader_mult0000_23_CYMUXFAST_25424 : STD_LOGIC; 
  signal XLXI_31_FileReader_mult0000_23_CYAND_25423 : STD_LOGIC; 
  signal XLXI_31_FileReader_mult0000_23_FASTCARRY_25422 : STD_LOGIC; 
  signal XLXI_31_FileReader_mult0000_23_CYMUXG2_25421 : STD_LOGIC; 
  signal XLXI_31_FileReader_mult0000_23_CYMUXF2_25420 : STD_LOGIC; 
  signal XLXI_31_FileReader_mult0000_23_CY0G_25419 : STD_LOGIC; 
  signal XLXI_31_FileReader_mult0000_23_CYSELG_25411 : STD_LOGIC; 
  signal XLXI_31_FileReader_mult0000_25_XORF_25478 : STD_LOGIC; 
  signal XLXI_31_FileReader_mult0000_25_CYINIT_25477 : STD_LOGIC; 
  signal XLXI_31_FileReader_mult0000_25_CY0F_25476 : STD_LOGIC; 
  signal XLXI_31_FileReader_mult0000_25_XORG_25466 : STD_LOGIC; 
  signal XLXI_31_FileReader_mult0000_25_CYSELF_25464 : STD_LOGIC; 
  signal XLXI_31_FileReader_mult0000_25_CYMUXFAST_25463 : STD_LOGIC; 
  signal XLXI_31_FileReader_mult0000_25_CYAND_25462 : STD_LOGIC; 
  signal XLXI_31_FileReader_mult0000_25_FASTCARRY_25461 : STD_LOGIC; 
  signal XLXI_31_FileReader_mult0000_25_CYMUXG2_25460 : STD_LOGIC; 
  signal XLXI_31_FileReader_mult0000_25_CYMUXF2_25459 : STD_LOGIC; 
  signal XLXI_31_FileReader_mult0000_25_CY0G_25458 : STD_LOGIC; 
  signal XLXI_31_FileReader_mult0000_25_CYSELG_25450 : STD_LOGIC; 
  signal XLXI_31_FileReader_mult0000_27_XORF_25517 : STD_LOGIC; 
  signal XLXI_31_FileReader_mult0000_27_CYINIT_25516 : STD_LOGIC; 
  signal XLXI_31_FileReader_mult0000_27_CY0F_25515 : STD_LOGIC; 
  signal XLXI_31_FileReader_mult0000_27_XORG_25505 : STD_LOGIC; 
  signal XLXI_31_FileReader_mult0000_27_CYSELF_25503 : STD_LOGIC; 
  signal XLXI_31_FileReader_mult0000_27_CYMUXFAST_25502 : STD_LOGIC; 
  signal XLXI_31_FileReader_mult0000_27_CYAND_25501 : STD_LOGIC; 
  signal XLXI_31_FileReader_mult0000_27_FASTCARRY_25500 : STD_LOGIC; 
  signal XLXI_31_FileReader_mult0000_27_CYMUXG2_25499 : STD_LOGIC; 
  signal XLXI_31_FileReader_mult0000_27_CYMUXF2_25498 : STD_LOGIC; 
  signal XLXI_31_FileReader_mult0000_27_CY0G_25497 : STD_LOGIC; 
  signal XLXI_31_FileReader_mult0000_27_CYSELG_25489 : STD_LOGIC; 
  signal XLXI_31_FileReader_mult0000_29_XORF_25556 : STD_LOGIC; 
  signal XLXI_31_FileReader_mult0000_29_CYINIT_25555 : STD_LOGIC; 
  signal XLXI_31_FileReader_mult0000_29_CY0F_25554 : STD_LOGIC; 
  signal XLXI_31_FileReader_mult0000_29_XORG_25544 : STD_LOGIC; 
  signal XLXI_31_FileReader_mult0000_29_CYSELF_25542 : STD_LOGIC; 
  signal XLXI_31_FileReader_mult0000_29_CYMUXFAST_25541 : STD_LOGIC; 
  signal XLXI_31_FileReader_mult0000_29_CYAND_25540 : STD_LOGIC; 
  signal XLXI_31_FileReader_mult0000_29_FASTCARRY_25539 : STD_LOGIC; 
  signal XLXI_31_FileReader_mult0000_29_CYMUXG2_25538 : STD_LOGIC; 
  signal XLXI_31_FileReader_mult0000_29_CYMUXF2_25537 : STD_LOGIC; 
  signal XLXI_31_FileReader_mult0000_29_CY0G_25536 : STD_LOGIC; 
  signal XLXI_31_FileReader_mult0000_29_CYSELG_25528 : STD_LOGIC; 
  signal XLXI_31_FileReader_mult0000_31_XORF_25571 : STD_LOGIC; 
  signal XLXI_31_FileReader_mult0000_31_CYINIT_25570 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0001_17_XORF_25607 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0001_17_CYINIT_25606 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0001_17_CY0F_25605 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0001_17_CYSELF_25597 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0001_17_BXINV_25595 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0001_17_XORG_25593 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0001_17_CYMUXG_25592 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0001_17_CY0G_25590 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0001_17_CYSELG_25582 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0001_19_XORF_25646 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0001_19_CYINIT_25645 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0001_19_CY0F_25644 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0001_19_XORG_25634 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0001_19_CYSELF_25632 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0001_19_CYMUXFAST_25631 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0001_19_CYAND_25630 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0001_19_FASTCARRY_25629 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0001_19_CYMUXG2_25628 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0001_19_CYMUXF2_25627 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0001_19_CY0G_25626 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0001_19_CYSELG_25618 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0001_21_XORF_25685 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0001_21_CYINIT_25684 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0001_21_CY0F_25683 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0001_21_XORG_25673 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0001_21_CYSELF_25671 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0001_21_CYMUXFAST_25670 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0001_21_CYAND_25669 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0001_21_FASTCARRY_25668 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0001_21_CYMUXG2_25667 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0001_21_CYMUXF2_25666 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0001_21_CY0G_25665 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0001_21_CYSELG_25657 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0001_23_XORF_25724 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0001_23_CYINIT_25723 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0001_23_CY0F_25722 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0001_23_XORG_25712 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0001_23_CYSELF_25710 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0001_23_CYMUXFAST_25709 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0001_23_CYAND_25708 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0001_23_FASTCARRY_25707 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0001_23_CYMUXG2_25706 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0001_23_CYMUXF2_25705 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0001_23_CY0G_25704 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0001_23_CYSELG_25696 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0001_25_XORF_25763 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0001_25_CYINIT_25762 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0001_25_CY0F_25761 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0001_25_XORG_25751 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0001_25_CYSELF_25749 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0001_25_CYMUXFAST_25748 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0001_25_CYAND_25747 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0001_25_FASTCARRY_25746 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0001_25_CYMUXG2_25745 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0001_25_CYMUXF2_25744 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0001_25_CY0G_25743 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0001_25_CYSELG_25735 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0001_27_XORF_25802 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0001_27_CYINIT_25801 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0001_27_CY0F_25800 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0001_27_XORG_25790 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0001_27_CYSELF_25788 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0001_27_CYMUXFAST_25787 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0001_27_CYAND_25786 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0001_27_FASTCARRY_25785 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0001_27_CYMUXG2_25784 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0001_27_CYMUXF2_25783 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0001_27_CY0G_25782 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0001_27_CYSELG_25774 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0001_29_XORF_25841 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0001_29_CYINIT_25840 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0001_29_CY0F_25839 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0001_29_XORG_25829 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0001_29_CYSELF_25827 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0001_29_CYMUXFAST_25826 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0001_29_CYAND_25825 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0001_29_FASTCARRY_25824 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0001_29_CYMUXG2_25823 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0001_29_CYMUXF2_25822 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0001_29_CY0G_25821 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0001_29_CYSELG_25813 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0001_31_XORF_25856 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0001_31_CYINIT_25855 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_1_CYINIT_25886 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_1_CYSELF_25877 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_RET_mux0000_11_11_wg_lut_0_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_1_BXINV_25875 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_1_CYMUXG_25874 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_0_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_1_LOGIC_ONE_25872 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_1_CYSELG_25866 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_RET_mux0000_11_11_wg_lut_1_Q_25865 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_RET_mux0000_11_11_wg_lut_2_Q_25911 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_3_CYSELF_25910 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_3_CYMUXFAST_25909 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_3_CYAND_25908 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_3_FASTCARRY_25907 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_3_CYMUXG2_25906 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_3_CYMUXF2_25905 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_3_LOGIC_ONE_25904 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_3_CYSELG_25898 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_RET_mux0000_11_11_wg_lut_3_Q_25897 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_RET_mux0000_11_11_wg_lut_4_Q_25941 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_5_CYSELF_25940 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_5_CYMUXFAST_25939 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_5_CYAND_25938 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_5_FASTCARRY_25937 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_5_CYMUXG2_25936 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_5_CYMUXF2_25935 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_5_LOGIC_ONE_25934 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_5_CYSELG_25927 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_RET_mux0000_11_11_wg_lut_5_Q_25926 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_1_CYINIT_25975 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_1_CYSELF_25966 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_1_BXINV_25964 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_1_CYMUXG_25963 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_1_LOGIC_ONE_25961 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_1_CYSELG_25955 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_3_CYSELF_25999 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_3_CYMUXFAST_25998 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_3_CYAND_25997 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_3_FASTCARRY_25996 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_3_CYMUXG2_25995 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_3_CYMUXF2_25994 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_3_LOGIC_ONE_25993 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_3_CYSELG_25987 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_5_CYSELF_26029 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_5_CYMUXFAST_26028 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_5_CYAND_26027 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_5_FASTCARRY_26026 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_5_CYMUXG2_26025 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_5_CYMUXF2_26024 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_5_LOGIC_ONE_26023 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_5_CYSELG_26017 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_7_CYSELF_26059 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_7_CYMUXFAST_26058 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_7_CYAND_26057 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_7_FASTCARRY_26056 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_7_CYMUXG2_26055 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_7_CYMUXF2_26054 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_7_LOGIC_ONE_26053 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_7_CYSELG_26047 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_not0001_LOGIC_ONE_26092 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_not0001_CYINIT_26091 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_not0001_CYSELF_26085 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_Counter_not0001 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_1_LOGIC_ZERO_26122 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_1_CYINIT_26121 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_1_CYSELF_26112 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_3_rt_26111 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_1_BXINV_26110 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_1_CYMUXG_26109 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_1_LOGIC_ONE_26107 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_1_CYSELG_26101 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_3_CYSELF_26146 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_3_CYMUXFAST_26145 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_3_CYAND_26144 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_3_FASTCARRY_26143 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_3_CYMUXG2_26142 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_3_CYMUXF2_26141 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_3_LOGIC_ONE_26140 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_3_CYSELG_26134 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_5_CYSELF_26176 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_5_CYMUXFAST_26175 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_5_CYAND_26174 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_5_FASTCARRY_26173 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_5_CYMUXG2_26172 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_5_CYMUXF2_26171 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_5_LOGIC_ONE_26170 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_5_CYSELG_26164 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_7_CYSELF_26206 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_7_CYMUXFAST_26205 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_7_CYAND_26204 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_7_FASTCARRY_26203 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_7_CYMUXG2_26202 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_7_CYMUXF2_26201 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_7_LOGIC_ONE_26200 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_7_CYSELG_26193 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_cmp_ge0000_LOGIC_ZERO_26227 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_cmp_ge0000_CYINIT_26226 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_cmp_ge0000_CYSELF_26217 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_1_CYINIT_26256 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_1_CYSELF_26250 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_1_BXINV_26248 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_1_CYMUXG_26247 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_1_LOGIC_ZERO_26245 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_1_CYSELG_26239 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_3_CYSELF_26280 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_3_CYMUXFAST_26279 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_3_CYAND_26278 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_3_FASTCARRY_26277 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_3_CYMUXG2_26276 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_3_CYMUXF2_26275 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_3_LOGIC_ZERO_26274 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_3_CYSELG_26268 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_5_CYSELF_26310 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_5_CYMUXFAST_26309 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_5_CYAND_26308 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_5_FASTCARRY_26307 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_5_CYMUXG2_26306 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_5_CYMUXF2_26305 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_5_LOGIC_ZERO_26304 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_5_CYSELG_26298 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_7_CYSELF_26340 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_7_CYMUXFAST_26339 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_7_CYAND_26338 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_7_FASTCARRY_26337 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_7_CYMUXG2_26336 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_7_CYMUXF2_26335 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_7_LOGIC_ZERO_26334 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_7_CYSELG_26327 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_cmp_le0000_CYINIT_26361 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_cmp_le0000_CY0F_26360 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_cmp_le0000_CYSELF_26351 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_1_DXMUX_26407 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_1_XORF_26405 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_1_CYINIT_26404 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_1_CY0F_26403 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_1_CYSELF_26395 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_1_BXINV_26393 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_1_DYMUX_26388 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_1_XORG_26386 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_1_CYMUXG_26385 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Madd_adrRootDir_add0000_cy_0_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_1_CY0G_26383 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_1_CYSELG_26375 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_1_CLKINV_26373 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_1_CEINV_26372 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_3_DXMUX_26460 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_3_XORF_26458 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_3_CYINIT_26457 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_3_CY0F_26456 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_3_DYMUX_26443 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_3_XORG_26441 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Madd_adrRootDir_add0000_cy_2_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_3_CYSELF_26439 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_3_CYMUXFAST_26438 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_3_CYAND_26437 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_3_FASTCARRY_26436 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_3_CYMUXG2_26435 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_3_CYMUXF2_26434 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_3_CY0G_26433 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_3_CYSELG_26425 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_3_CLKINV_26423 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_3_CEINV_26422 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_5_DXMUX_26513 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_5_XORF_26511 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_5_CYINIT_26510 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_5_CY0F_26509 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_5_DYMUX_26496 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_5_XORG_26494 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Madd_adrRootDir_add0000_cy_4_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_5_CYSELF_26492 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_5_CYMUXFAST_26491 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_5_CYAND_26490 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_5_FASTCARRY_26489 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_5_CYMUXG2_26488 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_5_CYMUXF2_26487 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_5_CY0G_26486 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_5_CYSELG_26478 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_5_CLKINV_26476 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_5_CEINV_26475 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_7_DXMUX_26566 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_7_XORF_26564 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_7_CYINIT_26563 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_7_CY0F_26562 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_7_DYMUX_26549 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_7_XORG_26547 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Madd_adrRootDir_add0000_cy_6_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_7_CYSELF_26545 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_7_CYMUXFAST_26544 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_7_CYAND_26543 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_7_FASTCARRY_26542 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_7_CYMUXG2_26541 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_7_CYMUXF2_26540 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_7_CY0G_26539 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_7_CYSELG_26531 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_7_CLKINV_26529 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_7_CEINV_26528 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_9_DXMUX_26619 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_9_XORF_26617 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_9_CYINIT_26616 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_9_CY0F_26615 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_9_DYMUX_26602 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_9_XORG_26600 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Madd_adrRootDir_add0000_cy_8_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_9_CYSELF_26598 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_9_CYMUXFAST_26597 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_9_CYAND_26596 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_9_FASTCARRY_26595 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_9_CYMUXG2_26594 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_9_CYMUXF2_26593 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_9_CY0G_26592 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_9_CYSELG_26584 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_9_CLKINV_26582 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_9_CEINV_26581 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_11_DXMUX_26672 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_11_XORF_26670 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_11_CYINIT_26669 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_11_CY0F_26668 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_11_DYMUX_26655 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_11_XORG_26653 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Madd_adrRootDir_add0000_cy_10_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_11_CYSELF_26651 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_11_CYMUXFAST_26650 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_11_CYAND_26649 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_11_FASTCARRY_26648 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_11_CYMUXG2_26647 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_11_CYMUXF2_26646 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_11_CY0G_26645 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_11_CYSELG_26637 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_11_CLKINV_26635 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_11_CEINV_26634 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_13_DXMUX_26725 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_13_XORF_26723 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_13_CYINIT_26722 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_13_CY0F_26721 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_13_DYMUX_26708 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_13_XORG_26706 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Madd_adrRootDir_add0000_cy_12_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_13_CYSELF_26704 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_13_CYMUXFAST_26703 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_13_CYAND_26702 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_13_FASTCARRY_26701 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_13_CYMUXG2_26700 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_13_CYMUXF2_26699 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_13_CY0G_26698 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_13_CYSELG_26690 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_13_CLKINV_26688 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_13_CEINV_26687 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_15_DXMUX_26778 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_15_XORF_26776 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_15_CYINIT_26775 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_15_CY0F_26774 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_15_DYMUX_26761 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_15_XORG_26759 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Madd_adrRootDir_add0000_cy_14_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_15_CYSELF_26757 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_15_CYMUXFAST_26756 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_15_CYAND_26755 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_15_FASTCARRY_26754 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_15_CYMUXG2_26753 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_15_CYMUXF2_26752 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_15_CY0G_26751 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_15_CYSELG_26743 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_15_CLKINV_26741 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_15_CEINV_26740 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_17_DXMUX_26830 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_17_XORF_26828 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_17_CYINIT_26827 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_17_F : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_17_DYMUX_26813 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_17_XORG_26811 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Madd_adrRootDir_add0000_cy_16_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_17_CYSELF_26809 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_17_CYMUXFAST_26808 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_17_CYAND_26807 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_17_FASTCARRY_26806 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_17_CYMUXG2_26805 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_17_CYMUXF2_26804 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_17_LOGIC_ZERO_26803 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_17_CYSELG_26794 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_17_G : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_17_CLKINV_26792 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_17_CEINV_26791 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_19_DXMUX_26882 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_19_XORF_26880 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_19_CYINIT_26879 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_19_F : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_19_DYMUX_26865 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_19_XORG_26863 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Madd_adrRootDir_add0000_cy_18_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_19_CYSELF_26861 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_19_CYMUXFAST_26860 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_19_CYAND_26859 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_19_FASTCARRY_26858 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_19_CYMUXG2_26857 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_19_CYMUXF2_26856 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_19_LOGIC_ZERO_26855 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_19_CYSELG_26846 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_19_G : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_19_CLKINV_26844 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_19_CEINV_26843 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_21_DXMUX_26927 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_21_XORF_26925 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_21_LOGIC_ZERO_26924 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_21_CYINIT_26923 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_21_CYSELF_26914 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_21_F : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_21_DYMUX_26908 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_21_XORG_26906 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Madd_adrRootDir_add0000_cy_20_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_21_G : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_21_CLKINV_26895 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_21_CEINV_26894 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0000_17_XORF_26966 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0000_17_CYINIT_26965 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0000_17_CY0F_26964 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0000_17_CYSELF_26956 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0000_17_BXINV_26954 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0000_17_XORG_26952 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0000_17_CYMUXG_26951 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0000_17_CY0G_26949 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0000_17_CYSELG_26941 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0000_19_XORF_27005 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0000_19_CYINIT_27004 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0000_19_CY0F_27003 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0000_19_XORG_26993 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0000_19_CYSELF_26991 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0000_19_CYMUXFAST_26990 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0000_19_CYAND_26989 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0000_19_FASTCARRY_26988 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0000_19_CYMUXG2_26987 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0000_19_CYMUXF2_26986 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0000_19_CY0G_26985 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0000_19_CYSELG_26977 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0000_21_XORF_27044 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0000_21_CYINIT_27043 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0000_21_CY0F_27042 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0000_21_XORG_27032 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0000_21_CYSELF_27030 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0000_21_CYMUXFAST_27029 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0000_21_CYAND_27028 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0000_21_FASTCARRY_27027 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0000_21_CYMUXG2_27026 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0000_21_CYMUXF2_27025 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0000_21_CY0G_27024 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0000_21_CYSELG_27016 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0000_23_XORF_27083 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0000_23_CYINIT_27082 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0000_23_CY0F_27081 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0000_23_XORG_27071 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0000_23_CYSELF_27069 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0000_23_CYMUXFAST_27068 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0000_23_CYAND_27067 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0000_23_FASTCARRY_27066 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0000_23_CYMUXG2_27065 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0000_23_CYMUXF2_27064 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0000_23_CY0G_27063 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0000_23_CYSELG_27055 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0000_25_XORF_27122 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0000_25_CYINIT_27121 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0000_25_CY0F_27120 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0000_25_XORG_27110 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0000_25_CYSELF_27108 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0000_25_CYMUXFAST_27107 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0000_25_CYAND_27106 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0000_25_FASTCARRY_27105 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0000_25_CYMUXG2_27104 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0000_25_CYMUXF2_27103 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0000_25_CY0G_27102 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0000_25_CYSELG_27094 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0000_27_XORF_27161 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0000_27_CYINIT_27160 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0000_27_CY0F_27159 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0000_27_XORG_27149 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0000_27_CYSELF_27147 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0000_27_CYMUXFAST_27146 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0000_27_CYAND_27145 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0000_27_FASTCARRY_27144 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0000_27_CYMUXG2_27143 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0000_27_CYMUXF2_27142 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0000_27_CY0G_27141 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0000_27_CYSELG_27133 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0000_29_XORF_27200 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0000_29_CYINIT_27199 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0000_29_CY0F_27198 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0000_29_XORG_27188 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0000_29_CYSELF_27186 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0000_29_CYMUXFAST_27185 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0000_29_CYAND_27184 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0000_29_FASTCARRY_27183 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0000_29_CYMUXG2_27182 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0000_29_CYMUXF2_27181 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0000_29_CY0G_27180 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0000_29_CYSELG_27172 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0000_31_XORF_27215 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mult0000_31_CYINIT_27214 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_0_DXMUX_27265 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_0_XORF_27263 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_0_LOGIC_ONE_27262 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_0_CYINIT_27261 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_0_CYSELF_27252 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_0_BXINV_27250 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_0_DYMUX_27244 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_0_XORG_27242 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_0_CYMUXG_27241 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_0_LOGIC_ZERO_27239 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_0_CYSELG_27230 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_0_G : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_0_SRINV_27228 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_0_CLKINV_27227 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_0_CEINV_27226 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_2_DXMUX_27321 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_2_XORF_27319 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_2_CYINIT_27318 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_2_F : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_2_DYMUX_27303 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_2_XORG_27301 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_2_CYSELF_27299 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_2_CYMUXFAST_27298 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_2_CYAND_27297 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_2_FASTCARRY_27296 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_2_CYMUXG2_27295 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_2_CYMUXF2_27294 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_2_LOGIC_ZERO_27293 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_2_CYSELG_27284 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_2_G : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_2_SRINV_27282 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_2_CLKINV_27281 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_2_CEINV_27280 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_4_DXMUX_27377 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_4_XORF_27375 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_4_CYINIT_27374 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_4_F : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_4_DYMUX_27359 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_4_XORG_27357 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_4_CYSELF_27355 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_4_CYMUXFAST_27354 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_4_CYAND_27353 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_4_FASTCARRY_27352 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_4_CYMUXG2_27351 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_4_CYMUXF2_27350 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_4_LOGIC_ZERO_27349 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_4_CYSELG_27340 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_4_G : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_4_SRINV_27338 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_4_CLKINV_27337 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_4_CEINV_27336 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_6_DXMUX_27433 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_6_XORF_27431 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_6_CYINIT_27430 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_6_F : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_6_DYMUX_27415 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_6_XORG_27413 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_6_CYSELF_27411 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_6_CYMUXFAST_27410 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_6_CYAND_27409 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_6_FASTCARRY_27408 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_6_CYMUXG2_27407 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_6_CYMUXF2_27406 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_6_LOGIC_ZERO_27405 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_6_CYSELG_27396 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_6_G : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_6_SRINV_27394 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_6_CLKINV_27393 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_6_CEINV_27392 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_8_DXMUX_27489 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_8_XORF_27487 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_8_CYINIT_27486 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_8_F : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_8_DYMUX_27471 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_8_XORG_27469 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_8_CYSELF_27467 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_8_CYMUXFAST_27466 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_8_CYAND_27465 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_8_FASTCARRY_27464 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_8_CYMUXG2_27463 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_8_CYMUXF2_27462 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_8_LOGIC_ZERO_27461 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_8_CYSELG_27452 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_8_G : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_8_SRINV_27450 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_8_CLKINV_27449 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_8_CEINV_27448 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_10_DXMUX_27516 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_10_XORF_27514 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_10_CYINIT_27513 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_10_rt_27511 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_10_SRINV_27503 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_10_CLKINV_27502 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_10_CEINV_27501 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_0_5_f6_F5MUX_27552 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_0_7_27550 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_0_5_f6_BXINV_27544 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_0_5_f6_F6MUX_27542 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_0_8_27540 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_0_5_f6_BYINV_27533 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_0_7_f5_F5MUX_27576 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_0_81_27574 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_0_7_f5_BXINV_27568 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_0_9_27566 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_1_5_f6_F5MUX_27607 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_1_7_27605 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_1_5_f6_BXINV_27600 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_1_5_f6_F6MUX_27598 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_1_8_27596 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_1_5_f6_BYINV_27591 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_1_7_f5_F5MUX_27631 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_1_81_27629 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_1_7_f5_BXINV_27623 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_1_9_27621 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_2_5_f6_F5MUX_27662 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_2_7_27660 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_2_5_f6_BXINV_27655 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_2_5_f6_F6MUX_27653 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_2_8_27651 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_2_5_f6_BYINV_27646 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_2_7_f5_F5MUX_27686 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_2_81_27684 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_2_7_f5_BXINV_27678 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_2_9_27676 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_3_5_f6_F5MUX_27717 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_3_7_27715 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_3_5_f6_BXINV_27710 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_3_5_f6_F6MUX_27708 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_3_8_27706 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_3_5_f6_BYINV_27701 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_3_7_f5_F5MUX_27741 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_3_81_27739 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_3_7_f5_BXINV_27734 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_3_9_27732 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_4_5_f6_F5MUX_27772 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_4_7_27770 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_4_5_f6_BXINV_27764 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_4_5_f6_F6MUX_27762 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_4_8_27760 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_4_5_f6_BYINV_27755 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_4_7_f5_F5MUX_27796 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_4_81_27794 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_4_7_f5_BXINV_27788 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_4_7_f51_27786 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_5_5_f6_F5MUX_27827 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_5_7_27825 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_5_5_f6_BXINV_27820 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_5_5_f6_F6MUX_27818 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_5_8_27816 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_5_5_f6_BYINV_27811 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_5_7_f5_F5MUX_27851 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_5_81_27849 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_5_7_f5_BXINV_27844 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_5_9_27842 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_6_5_f6_F5MUX_27882 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_6_7_27880 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_6_5_f6_BXINV_27874 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_6_5_f6_F6MUX_27872 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_6_8_27870 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_6_5_f6_BYINV_27864 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_6_7_f5_F5MUX_27906 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_6_81_27904 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_6_7_f5_BXINV_27898 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_6_9_27896 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_7_5_f6_F5MUX_27937 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_7_7_27935 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_7_5_f6_BXINV_27929 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_7_5_f6_F6MUX_27927 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_7_8_27925 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_7_5_f6_BYINV_27920 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_7_7_f5_F5MUX_27961 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_7_81_27959 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_7_7_f5_BXINV_27954 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_7_9_27952 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_8_5_f6_F5MUX_27992 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_8_7_27990 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_8_5_f6_BXINV_27984 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_8_5_f6_F6MUX_27982 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_8_8_27980 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_8_5_f6_BYINV_27974 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_8_7_f5_F5MUX_28016 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_8_81_28014 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_8_7_f5_BXINV_28009 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_8_9_28007 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_10_5_f6_F5MUX_28047 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_10_7_28045 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_10_5_f6_BXINV_28039 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_10_5_f6_F6MUX_28037 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_10_8_28035 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_10_5_f6_BYINV_28030 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_10_7_f5_F5MUX_28071 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_10_81_28069 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_10_7_f5_BXINV_28064 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_10_9_28062 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_11_5_f6_F5MUX_28102 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_11_7_28100 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_11_5_f6_BXINV_28094 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_11_5_f6_F6MUX_28092 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_11_8_28090 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_11_5_f6_BYINV_28085 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_11_7_f5_F5MUX_28126 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_11_81_28124 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_11_7_f5_BXINV_28119 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_11_9_28117 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_12_5_f6_F5MUX_28157 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_12_7_28155 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_12_5_f6_BXINV_28150 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_12_5_f6_F6MUX_28148 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_12_8_28146 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_12_5_f6_BYINV_28141 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_12_7_f5_F5MUX_28181 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_12_81_28179 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_12_7_f5_BXINV_28173 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_12_9_28171 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_13_5_f6_F5MUX_28212 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_13_7_28210 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_13_5_f6_BXINV_28205 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_13_5_f6_F6MUX_28203 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_13_8_28201 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_13_5_f6_BYINV_28196 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_13_7_f5_F5MUX_28236 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_13_81_28234 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_13_7_f5_BXINV_28228 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_13_9_28226 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_14_5_f6_F5MUX_28267 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_14_7_28265 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_14_5_f6_BXINV_28260 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_14_5_f6_F6MUX_28258 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_14_8_28256 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_14_5_f6_BYINV_28250 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_14_7_f5_F5MUX_28291 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_14_81_28289 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_14_7_f5_BXINV_28283 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_14_9 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_15_5_f6_F5MUX_28322 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_15_7_28320 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_15_5_f6_BXINV_28315 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_15_5_f6_F6MUX_28313 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_15_8_28311 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_15_5_f6_BYINV_28306 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_15_7_f5_F5MUX_28346 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_15_81_28344 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_15_7_f5_BXINV_28339 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_15_9_28337 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_16_5_f6_F5MUX_28377 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_16_7_28375 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_16_5_f6_BXINV_28370 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_16_5_f6_F6MUX_28368 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_16_8_28366 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_16_5_f6_BYINV_28361 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_16_7_f5_F5MUX_28401 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_16_81_28399 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_16_7_f5_BXINV_28394 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_16_9_28392 : STD_LOGIC; 
  signal SPI_SCK_O : STD_LOGIC; 
  signal SPI_MISO_INBUF : STD_LOGIC; 
  signal SPI_MOSI_O : STD_LOGIC; 
  signal Tone_0_O : STD_LOGIC; 
  signal Tone_1_O : STD_LOGIC; 
  signal Tone_2_O : STD_LOGIC; 
  signal Tone_3_O : STD_LOGIC; 
  signal Tone_4_O : STD_LOGIC; 
  signal Tone_5_O : STD_LOGIC; 
  signal Tone_6_O : STD_LOGIC; 
  signal Tone_7_O : STD_LOGIC; 
  signal Clk_50MHz_INBUF : STD_LOGIC; 
  signal Reset_INBUF : STD_LOGIC; 
  signal DAC_CS_O : STD_LOGIC; 
  signal SDC_SS_O : STD_LOGIC; 
  signal Octave_0_O : STD_LOGIC; 
  signal Octave_1_O : STD_LOGIC; 
  signal Octave_2_O : STD_LOGIC; 
  signal Octave_3_O : STD_LOGIC; 
  signal Octave_4_O : STD_LOGIC; 
  signal Octave_5_O : STD_LOGIC; 
  signal Octave_6_O : STD_LOGIC; 
  signal Octave_7_O : STD_LOGIC; 
  signal DAC_CLR_O : STD_LOGIC; 
  signal SDC_MISO_INBUF : STD_LOGIC; 
  signal SDC_MOSI_O : STD_LOGIC; 
  signal SDC_SCK_O : STD_LOGIC; 
  signal PS2_Data_INBUF : STD_LOGIC; 
  signal PS2_Clk_INBUF : STD_LOGIC; 
  signal Clk_50MHz_BUFGP_BUFG_S_INVNOT : STD_LOGIC; 
  signal Clk_50MHz_BUFGP_BUFG_I0_INV : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P32 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P33 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P34 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P35 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0000_BCIN0 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0000_BCIN1 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0000_BCIN2 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0000_BCIN3 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0000_BCIN4 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0000_BCIN5 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0000_BCIN6 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0000_BCIN7 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0000_BCIN8 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0000_BCIN9 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0000_BCIN10 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0000_BCIN11 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0000_BCIN12 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0000_BCIN13 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0000_BCIN14 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0000_BCIN15 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0000_BCIN16 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0000_BCIN17 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0000_RSTP_INT : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0000_RSTB_INT : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0000_RSTA_INT : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0000_CLK_INT : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0000_CEP_INT : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0000_CEB_INT : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0000_CEA_INT : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P32 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P33 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P34 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P35 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0001_BCIN0 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0001_BCIN1 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0001_BCIN2 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0001_BCIN3 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0001_BCIN4 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0001_BCIN5 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0001_BCIN6 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0001_BCIN7 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0001_BCIN8 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0001_BCIN9 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0001_BCIN10 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0001_BCIN11 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0001_BCIN12 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0001_BCIN13 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0001_BCIN14 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0001_BCIN15 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0001_BCIN16 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0001_BCIN17 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0001_RSTP_INT : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0001_RSTB_INT : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0001_RSTA_INT : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0001_CLK_INT : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0001_CEP_INT : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0001_CEB_INT : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult0001_CEA_INT : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00001_BCOUT0 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00001_BCOUT1 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00001_BCOUT2 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00001_BCOUT3 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00001_BCOUT4 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00001_BCOUT5 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00001_BCOUT6 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00001_BCOUT7 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00001_BCOUT8 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00001_BCOUT9 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00001_BCOUT10 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00001_BCOUT11 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00001_BCOUT12 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00001_BCOUT13 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00001_BCOUT14 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00001_BCOUT15 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00001_BCOUT16 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00001_BCOUT17 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P15 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P16 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P17 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P18 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P19 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P20 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P21 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P22 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P23 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P24 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P25 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P26 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P27 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P28 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P29 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P30 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P31 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P32 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P33 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P34 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P35 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00001_B0 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00001_B1 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00001_B2 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00001_B3 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00001_B4 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00001_B5 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00001_B6 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00001_B7 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00001_B8 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00001_B9 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00001_B10 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00001_B11 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00001_B12 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00001_B13 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00001_B14 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00001_B15 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00001_B16 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00001_B17 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00001_RSTP_INT : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00001_RSTB_INT : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00001_RSTA_INT : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00001_CLK_INT : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00001_CEP_INT : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00001_CEB_INT : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00001_CEA_INT : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00011_BCOUT0 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00011_BCOUT1 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00011_BCOUT2 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00011_BCOUT3 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00011_BCOUT4 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00011_BCOUT5 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00011_BCOUT6 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00011_BCOUT7 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00011_BCOUT8 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00011_BCOUT9 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00011_BCOUT10 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00011_BCOUT11 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00011_BCOUT12 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00011_BCOUT13 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00011_BCOUT14 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00011_BCOUT15 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00011_BCOUT16 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00011_BCOUT17 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P15 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P16 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P17 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P18 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P19 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P20 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P21 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P22 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P23 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P24 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P25 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P26 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P27 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P28 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P29 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P30 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P31 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P32 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P33 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P34 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P35 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00011_B0 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00011_B1 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00011_B2 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00011_B3 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00011_B4 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00011_B5 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00011_B6 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00011_B7 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00011_B8 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00011_B9 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00011_B10 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00011_B11 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00011_B12 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00011_B13 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00011_B14 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00011_B15 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00011_B16 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00011_B17 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00011_RSTP_INT : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00011_RSTB_INT : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00011_RSTA_INT : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00011_CLK_INT : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00011_CEP_INT : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00011_CEB_INT : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00011_CEA_INT : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult0000_P32 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult0000_P33 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult0000_P34 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult0000_P35 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult0000_BCIN0 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult0000_BCIN1 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult0000_BCIN2 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult0000_BCIN3 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult0000_BCIN4 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult0000_BCIN5 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult0000_BCIN6 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult0000_BCIN7 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult0000_BCIN8 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult0000_BCIN9 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult0000_BCIN10 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult0000_BCIN11 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult0000_BCIN12 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult0000_BCIN13 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult0000_BCIN14 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult0000_BCIN15 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult0000_BCIN16 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult0000_BCIN17 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult0000_RSTP_INT : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult0000_RSTB_INT : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult0000_RSTA_INT : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult0000_CLK_INT : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult0000_CEP_INT : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult0000_CEB_INT : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult0000_CEA_INT : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult00001_BCOUT0 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult00001_BCOUT1 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult00001_BCOUT2 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult00001_BCOUT3 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult00001_BCOUT4 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult00001_BCOUT5 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult00001_BCOUT6 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult00001_BCOUT7 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult00001_BCOUT8 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult00001_BCOUT9 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult00001_BCOUT10 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult00001_BCOUT11 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult00001_BCOUT12 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult00001_BCOUT13 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult00001_BCOUT14 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult00001_BCOUT15 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult00001_BCOUT16 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult00001_BCOUT17 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult00001_P15 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult00001_P16 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult00001_P17 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult00001_P18 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult00001_P19 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult00001_P20 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult00001_P21 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult00001_P22 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult00001_P23 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult00001_P24 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult00001_P25 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult00001_P26 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult00001_P27 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult00001_P28 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult00001_P29 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult00001_P30 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult00001_P31 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult00001_P32 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult00001_P33 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult00001_P34 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult00001_P35 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult00001_B0 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult00001_B1 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult00001_B2 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult00001_B3 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult00001_B4 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult00001_B5 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult00001_B6 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult00001_B7 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult00001_B8 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult00001_B9 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult00001_B10 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult00001_B11 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult00001_B12 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult00001_B13 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult00001_B14 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult00001_B15 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult00001_B16 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult00001_B17 : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult00001_RSTP_INT : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult00001_RSTB_INT : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult00001_RSTA_INT : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult00001_CLK_INT : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult00001_CEP_INT : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult00001_CEB_INT : STD_LOGIC; 
  signal XLXI_31_FileReader_Mmult_mult00001_CEA_INT : STD_LOGIC; 
  signal XLXI_27_XLXI_89_Mram_BRAM_DOPB0 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_Mram_BRAM_DOPA0 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_Mram_BRAM_DOA7 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_Mram_BRAM_DOA6 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_Mram_BRAM_DOA5 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_Mram_BRAM_DOA4 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_Mram_BRAM_DOA3 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_Mram_BRAM_DOA2 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_Mram_BRAM_DOA1 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_Mram_BRAM_DOA0 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_Mram_BRAM_DIPB0 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_Mram_BRAM_DIB7 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_Mram_BRAM_DIB6 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_Mram_BRAM_DIB5 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_Mram_BRAM_DIB4 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_Mram_BRAM_DIB3 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_Mram_BRAM_DIB2 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_Mram_BRAM_DIB1 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_Mram_BRAM_DIB0 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_N12_F5MUX_29448 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_10_mux000011_29446 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_N12_BXINV_29441 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_10_mux000012_29439 : STD_LOGIC; 
  signal Tone_2_OBUF_F5MUX_29473 : STD_LOGIC; 
  signal Tone_2_OBUF_F : STD_LOGIC; 
  signal Tone_2_OBUF_BXINV_29462 : STD_LOGIC; 
  signal Tone_3_OBUF_F5MUX_29498 : STD_LOGIC; 
  signal Tone_3_OBUF_F : STD_LOGIC; 
  signal Tone_3_OBUF_BXINV_29487 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_0_9_f5_F5MUX_29523 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_0_10_29521 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_0_9_f5_BXINV_29514 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_0_11_29512 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_State_3_DXMUX_29554 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_State_3_F5MUX_29552 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_State_3_F : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_State_3_BXINV_29541 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_NextState_3_111 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_State_3_SRINV_29534 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_State_3_CLKINV_29533 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_1_9_f5_F5MUX_29582 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_1_10_29580 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_1_9_f5_BXINV_29575 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_1_11_29573 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_2_9_f5_F5MUX_29607 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_2_10_29605 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_2_9_f5_BXINV_29599 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_2_11_29597 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_State_0_DXMUX_29639 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_State_0_FXMUX_29638 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_State_0_F5MUX_29637 : STD_LOGIC; 
  signal XLXI_27_N377 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_State_0_BXINV_29630 : STD_LOGIC; 
  signal XLXI_27_N376 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_State_0_SRINV_29623 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_State_0_CLKINV_29622 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_3_9_f5_F5MUX_29667 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_3_10_29665 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_3_9_f5_BXINV_29659 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_3_11_29657 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_Mmux_NextState_6_f5_F5MUX_29692 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_State_0_mmx_out : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_Mmux_NextState_6_f5_BXINV_29683 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_Mmux_NextState_8_29681 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_Mmux_NextState_7_f5_F5MUX_29717 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_Mmux_NextState_81_29715 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_Mmux_NextState_7_f5_BXINV_29710 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_Mmux_NextState_9_29708 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_4_9_f5_F5MUX_29742 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_4_10_29740 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_4_9_f5_BXINV_29735 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_4_11_29733 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_5_9_f5_F5MUX_29767 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_5_10_29765 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_5_9_f5_BXINV_29759 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_5_11_29757 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_6_9_f5_F5MUX_29792 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_6_10_29790 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_6_9_f5_BXINV_29784 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_6_11_29782 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_7_9_f5_F5MUX_29817 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_7_10_29815 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_7_9_f5_BXINV_29809 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_7_11_29807 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_8_9_f5_F5MUX_29842 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_8_10_29840 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_8_9_f5_BXINV_29835 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_8_11_29833 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_9_DXMUX_29874 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_9_FXMUX_29873 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_9_F5MUX_29872 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_9_3_29870 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_9_BXINV_29864 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_9_4_29862 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_9_CLKINV_29856 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_9_CEINVNOT : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_9_6_f5_F5MUX_29902 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_9_7_29900 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_9_6_f5_BXINV_29894 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_9_8_29892 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_9_8_f5_F5MUX_29927 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_9_9_29925 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_9_8_f5_BXINV_29920 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_9_10_29918 : STD_LOGIC; 
  signal XLXI_27_N308_F5MUX_29952 : STD_LOGIC; 
  signal XLXI_27_N371 : STD_LOGIC; 
  signal XLXI_27_N308_BXINV_29945 : STD_LOGIC; 
  signal XLXI_27_N370 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_19_DXMUX_29984 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_19_FXMUX_29983 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_19_F5MUX_29982 : STD_LOGIC; 
  signal N213 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_19_BXINV_29975 : STD_LOGIC; 
  signal N212 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_19_CLKINV_29968 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_19_CEINVNOT : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_B_1_DXMUX_30018 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_B_1_F5MUX_30016 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_B_1_F : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_B_1_BXINV_30005 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_B_mux0000_1_1 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_B_1_CLKINV_29998 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_B_1_CEINV_29997 : STD_LOGIC; 
  signal XLXI_27_N352_F5MUX_30046 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_16_mux00001_SW2 : STD_LOGIC; 
  signal XLXI_27_N352_BXINV_30039 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_16_mux00001_SW21_30037 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_26_20_F5MUX_30071 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_26_201_30069 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_26_20_BXINV_30064 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_26_202_30062 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt512_or0000_F5MUX_30096 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt512_or0000_F : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt512_or0000_BXINV_30085 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt512_or00001_30083 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Tone_1_12_F5MUX_30121 : STD_LOGIC; 
  signal N203 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Tone_1_12_BXINV_30114 : STD_LOGIC; 
  signal N202 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_9_mux0003_F5MUX_30146 : STD_LOGIC; 
  signal N205 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_9_mux0003_BXINV_30139 : STD_LOGIC; 
  signal N204 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_21_and0000_F5MUX_30171 : STD_LOGIC; 
  signal XLXI_31_XLXI_27_state_0_rt_30169 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_21_and0000_BXINV_30161 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_21_and00001_30159 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_6_mux0002_F5MUX_30196 : STD_LOGIC; 
  signal N217 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_6_mux0002_BXINV_30189 : STD_LOGIC; 
  signal N216 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_2_DXMUX_30228 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_2_FXMUX_30227 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_2_F5MUX_30226 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Tone_3_1328 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_2_BXINV_30219 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_2_5_f6_rt_30217 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_2_CLKINV_30209 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_2_CEINVNOT : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Tone_3_1558_F5MUX_30256 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Tone_3_15581_30254 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Tone_3_1558_BXINV_30249 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_0_9_f5_rt_30247 : STD_LOGIC; 
  signal SDC_SS_OBUF_DXMUX_30285 : STD_LOGIC; 
  signal SDC_SS_OBUF_F5MUX_30283 : STD_LOGIC; 
  signal XLXI_27_N381 : STD_LOGIC; 
  signal SDC_SS_OBUF_BXINV_30276 : STD_LOGIC; 
  signal XLXI_27_N380 : STD_LOGIC; 
  signal SDC_SS_OBUF_CLKINV_30269 : STD_LOGIC; 
  signal XLXI_31_XLXI_27_Tone_DUMMY_0_48_F5MUX_30312 : STD_LOGIC; 
  signal XLXI_31_XLXI_27_Tone_DUMMY_0_481_30310 : STD_LOGIC; 
  signal XLXI_31_XLXI_27_Tone_DUMMY_0_48_BXINV_30305 : STD_LOGIC; 
  signal XLXI_31_XLXI_27_Tone_DUMMY_0_482_30303 : STD_LOGIC; 
  signal XLXI_31_XLXI_27_Tone_DUMMY_0_65_F5MUX_30337 : STD_LOGIC; 
  signal XLXI_31_XLXI_27_Tone_DUMMY_0_651_30335 : STD_LOGIC; 
  signal XLXI_31_XLXI_27_Tone_DUMMY_0_65_BXINV_30329 : STD_LOGIC; 
  signal XLXI_31_XLXI_27_Tone_DUMMY_0_652_30327 : STD_LOGIC; 
  signal XLXI_31_XLXI_27_Tone_DUMMY_1_44_F5MUX_30362 : STD_LOGIC; 
  signal XLXI_31_XLXI_27_Tone_DUMMY_1_441_30360 : STD_LOGIC; 
  signal XLXI_31_XLXI_27_Tone_DUMMY_1_44_BXINV_30355 : STD_LOGIC; 
  signal XLXI_31_XLXI_27_Tone_DUMMY_1_442_30353 : STD_LOGIC; 
  signal XLXI_31_XLXI_27_Tone_DUMMY_1_72_F5MUX_30387 : STD_LOGIC; 
  signal XLXI_31_XLXI_27_Tone_DUMMY_1_72_F : STD_LOGIC; 
  signal XLXI_31_XLXI_27_Tone_DUMMY_1_72_BXINV_30376 : STD_LOGIC; 
  signal XLXI_31_XLXI_27_Tone_DUMMY_1_721_30374 : STD_LOGIC; 
  signal XLXI_31_XLXI_27_Tone_DUMMY_2_33_F5MUX_30412 : STD_LOGIC; 
  signal XLXI_31_XLXI_27_Tone_DUMMY_2_331_30410 : STD_LOGIC; 
  signal XLXI_31_XLXI_27_Tone_DUMMY_2_33_BXINV_30405 : STD_LOGIC; 
  signal XLXI_31_XLXI_27_Tone_DUMMY_2_332_30403 : STD_LOGIC; 
  signal XLXI_31_XLXI_27_Tone_DUMMY_2_51_F5MUX_30437 : STD_LOGIC; 
  signal XLXI_31_XLXI_27_Tone_DUMMY_2_51_F : STD_LOGIC; 
  signal XLXI_31_XLXI_27_Tone_DUMMY_2_51_BXINV_30426 : STD_LOGIC; 
  signal XLXI_31_XLXI_27_Tone_DUMMY_2_511_30424 : STD_LOGIC; 
  signal XLXI_31_XLXN_371_3_F5MUX_30462 : STD_LOGIC; 
  signal XLXI_31_XLXI_27_Tone_DUMMY_3_101 : STD_LOGIC; 
  signal XLXI_31_XLXN_371_3_BXINV_30455 : STD_LOGIC; 
  signal Tone_3_OBUF_rt_30453 : STD_LOGIC; 
  signal N112_F5MUX_30487 : STD_LOGIC; 
  signal N207 : STD_LOGIC; 
  signal N112_BXINV_30480 : STD_LOGIC; 
  signal N206 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_State_2_DXMUX_30519 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_State_2_FXMUX_30518 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_State_2_F5MUX_30517 : STD_LOGIC; 
  signal XLXI_27_N379 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_State_2_BXINV_30510 : STD_LOGIC; 
  signal XLXI_27_N378 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_State_2_SRINV_30503 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_State_2_CLKINV_30502 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_N2_F5MUX_30547 : STD_LOGIC; 
  signal XLXI_27_N373 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_N2_BXINV_30540 : STD_LOGIC; 
  signal XLXI_27_N372 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_N58_F5MUX_30572 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_11_mux00042 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_N58_BXINV_30565 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_11_mux000421_30563 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_20_DXMUX_30604 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_20_FXMUX_30603 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_20_F5MUX_30602 : STD_LOGIC; 
  signal N215 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_20_BXINV_30594 : STD_LOGIC; 
  signal N214 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_20_CLKINV_30587 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_20_CEINVNOT : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_14_mux0007_F5MUX_30632 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_14_mux0007_F : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_14_mux0007_BXINV_30621 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_14_mux00071_30619 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_cmp_ne000644_F5MUX_30657 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_cmp_ne000644_F : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_cmp_ne000644_BXINV_30646 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_regMISO_1_rt_30644 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_1_DXMUX_30689 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_1_FXMUX_30688 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_1_F5MUX_30687 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Tone_3_14 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_1_BXINV_30679 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_1_5_f6_rt_30677 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_1_CLKINV_30669 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_1_CEINVNOT : STD_LOGIC; 
  signal XLXI_31_FileReader_N0_F5MUX_30717 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_24_1 : STD_LOGIC; 
  signal XLXI_31_FileReader_N0_BXINV_30710 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_24_11_30708 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_10_9_f5_F5MUX_30742 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_10_10_30740 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_10_9_f5_BXINV_30735 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_10_11_30733 : STD_LOGIC; 
  signal N96_F5MUX_30767 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Tone_3_11_SW0 : STD_LOGIC; 
  signal N96_BXINV_30760 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_4_9_f5_rt_30758 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_11_9_f5_F5MUX_30792 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_11_10_30790 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_11_9_f5_BXINV_30784 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_11_11_30782 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_12_9_f5_F5MUX_30817 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_12_10_30815 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_12_9_f5_BXINV_30810 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_12_11_30808 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_13_9_f5_F5MUX_30842 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_13_10_30840 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_13_9_f5_BXINV_30834 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_13_11_30832 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_14_9_f5_F5MUX_30867 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_14_10_30865 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_14_9_f5_BXINV_30860 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_14_11_30858 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_5_mux0004_F5MUX_30892 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_5_mux00041_30890 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_5_mux0004_BXINV_30885 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_5_mux00042_30883 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMOSI_2_DXMUX_30923 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMOSI_2_F5MUX_30921 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_2_701 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMOSI_2_BXINV_30914 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMOSI_1_rt_30912 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMOSI_2_CLKINV_30904 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMOSI_2_CEINV_30903 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_15_9_f5_F5MUX_30951 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_15_10_30949 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_15_9_f5_BXINV_30943 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_15_11_30941 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_16_9_f5_F5MUX_30976 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_16_10_30974 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_16_9_f5_BXINV_30969 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_16_11_30967 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_17_DXMUX_31008 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_17_FXMUX_31007 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_17_F5MUX_31006 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_17_3_31004 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_17_BXINV_30998 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_17_4_30996 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_17_CLKINV_30990 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_17_CEINVNOT : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_17_8_f5_F5MUX_31036 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_17_9_31034 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_17_8_f5_BXINV_31029 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_17_10_31027 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_18_DXMUX_31068 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_18_FXMUX_31067 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_18_F5MUX_31066 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_18_3_31064 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_18_BXINV_31059 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_18_4_31057 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_18_CLKINV_31051 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_18_CEINVNOT : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_18_7_f5_F5MUX_31096 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_18_8_31094 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_18_7_f5_BXINV_31089 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_18_9_31087 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMOSI_4_DXMUX_31127 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMOSI_4_F5MUX_31125 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_4_731 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMOSI_4_BXINV_31118 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMOSI_3_rt_31116 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMOSI_4_CLKINV_31108 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMOSI_4_CEINV_31107 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMOSI_6_DXMUX_31161 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMOSI_6_F5MUX_31159 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_6_701 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMOSI_6_BXINV_31152 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMOSI_5_rt_31150 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMOSI_6_CLKINV_31142 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMOSI_6_CEINV_31141 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMOSI_7_DXMUX_31195 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMOSI_7_F5MUX_31193 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_7_701 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMOSI_7_BXINV_31186 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMOSI_6_rt_31184 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMOSI_7_CLKINV_31176 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMOSI_7_CEINV_31175 : STD_LOGIC; 
  signal N80_F5MUX_31223 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Tone_3_3_SW0 : STD_LOGIC; 
  signal N80_BXINV_31216 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Tone_3_3_SW01_31214 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_mux0002_8_150_F5MUX_31248 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_mux0002_8_150_F_31246 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_mux0002_8_150_BXINV_31237 : STD_LOGIC; 
  signal XLXI_27_N368 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_mux0002_9_151_F5MUX_31273 : STD_LOGIC; 
  signal XLXI_27_N375 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_mux0002_9_151_BXINV_31266 : STD_LOGIC; 
  signal XLXI_27_N374 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Tone_1_2_F5MUX_31298 : STD_LOGIC; 
  signal N209 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Tone_1_2_BXINV_31291 : STD_LOGIC; 
  signal N208 : STD_LOGIC; 
  signal XLXI_31_XLXI_27_next_state_0_and0000_F5MUX_31323 : STD_LOGIC; 
  signal XLXI_31_XLXI_27_next_state_0_and0000_F : STD_LOGIC; 
  signal XLXI_31_XLXI_27_next_state_0_and0000_BXINV_31312 : STD_LOGIC; 
  signal XLXI_31_XLXI_27_next_state_0_and00001_31310 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_1_mux0002_F5MUX_31348 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_1_mux00021_31346 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_1_mux0002_BXINV_31341 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_1_mux00022_31339 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_Full512_DXMUX_31382 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_Full512_F5MUX_31380 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_Full512_mux0000851_31378 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_Full512_BXINV_31373 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_Full512_REVUSED_31372 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_Full512_G : STD_LOGIC; 
  signal XLXI_27_XLXI_89_Full512_SRINV_31360 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_Full512_CLKINV_31359 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_19_DXMUX_31415 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_19_F5MUX_31413 : STD_LOGIC; 
  signal XLXI_27_N367 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_19_BXINV_31405 : STD_LOGIC; 
  signal XLXI_27_N366 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_19_CLKINV_31397 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Tone_1_11_F5MUX_31442 : STD_LOGIC; 
  signal N211 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Tone_1_11_BXINV_31435 : STD_LOGIC; 
  signal N210 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt32_4_DXMUX_31478 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt32_4_F5MUX_31476 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Result_4_2_31474 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt32_4_BXINV_31469 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt32_4_REVUSED_31468 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Result_4_3 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt32_4_SRINV_31460 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt32_4_CLKINV_31459 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt32_4_CEINV_31458 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMOSI_0_DXMUX_31514 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMOSI_0_F5MUX_31512 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMOSI_0_F : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMOSI_0_BXINV_31501 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_0_34 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMOSI_0_CLKINV_31494 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMOSI_0_CEINV_31493 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_0_18_F5MUX_31542 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_0_18_F : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_0_18_BXINV_31531 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_0_181_31529 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_1_23_F5MUX_31567 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_1_231_31565 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_1_23_BXINV_31558 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_1_232_31556 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_3_23_F5MUX_31592 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_3_231_31590 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_3_23_BXINV_31583 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_3_232_31581 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_5_23_F5MUX_31617 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_5_231_31615 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_5_23_BXINV_31608 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_5_232_31606 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_iRxByteCE_or000016_31640 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_iRxByteCE_or000011_O_pack_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_N96 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_N39_pack_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_0_mux000013_31688 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_0_mux00007_O_pack_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_0_mux000022_31712 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_0_and0000_pack_1 : STD_LOGIC; 
  signal XLXI_31_XLXI_27_Tone_DUMMY_0_101_SW0_O_pack_1 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_2_mux0001 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_N41_pack_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_28_DXMUX_31789 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_mux0002_3_1_31786 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_mux0002_3_1_SW2_O_pack_2 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_28_CLKINV_31773 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_26_DXMUX_31819 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_mux0002_5_1_31816 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_mux0002_5_1_SW0_O_pack_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_26_CLKINV_31804 : STD_LOGIC; 
  signal XLXI_33_iBusy_cmp_eq0000 : STD_LOGIC; 
  signal XLXI_33_N1_pack_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_30_DXMUX_31873 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_30_mux0000_31870 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_30_mux0000_SW1_O_pack_2 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_30_CLKINV_31858 : STD_LOGIC; 
  signal XLXI_33_regPISO_not0001 : STD_LOGIC; 
  signal XLXI_33_N2_pack_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_1_mux000013_31922 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_1_mux00007_O_pack_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_31_DXMUX_31951 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_31_mux0000_31948 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_31_mux0000_SW1_O_pack_2 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_31_CLKINV_31936 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_and0013 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_N90_pack_1 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_N37 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_N35_pack_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_22_mux00003_32024 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_20_cmp_eq0000_pack_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_22_mux00005_32048 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_N45_pack_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_N11 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_N27_pack_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_24_DXMUX_32101 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_24_mux0000_32098 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_24_mux0000_SW0_O_pack_2 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_24_CLKINV_32086 : STD_LOGIC; 
  signal XLXI_27_N32 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_N49_pack_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_theCnt_or0001 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_theCnt_or00017_O_pack_1 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_4_mux0002 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_N39_pack_1 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_4_mux0003 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_N42_pack_2 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_4_mux0007 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_20_mux0000_pack_1 : STD_LOGIC; 
  signal XLXI_33_regPISO_18_DXMUX_32253 : STD_LOGIC; 
  signal XLXI_33_N0_pack_1 : STD_LOGIC; 
  signal XLXI_33_regPISO_18_CLKINV_32236 : STD_LOGIC; 
  signal XLXI_33_regPISO_18_CEINV_32235 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_25_DXMUX_32284 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_25_mux0000_32281 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_25_mux0000_SW1_O_pack_2 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_25_CLKINV_32269 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_26_DXMUX_32314 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_26_mux0000_32311 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_26_mux0000_SW1_O_pack_2 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_26_CLKINV_32299 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_N37 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_N61_pack_1 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_12_DXMUX_32371 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_12_FXMUX_32370 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Tone_3_413_pack_1 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_12_CLKINV_32355 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_12_CEINVNOT : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_11_DXMUX_32405 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_11_FXMUX_32404 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Tone_3_519_pack_2 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_11_CLKINV_32389 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_11_CEINVNOT : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_8_DXMUX_32439 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_8_FXMUX_32438 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Tone_3_719_pack_2 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_8_CLKINV_32423 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_8_CEINVNOT : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_and0003_32465 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_and0003_SW0_SW0_O_pack_1 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_6_DXMUX_32497 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_6_FXMUX_32496 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Tone_3_913_pack_1 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_6_CLKINV_32481 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_6_CEINVNOT : STD_LOGIC; 
  signal XLXI_27_XLXI_89_DoPOP : STD_LOGIC; 
  signal XLXI_27_XLXI_89_N3_pack_1 : STD_LOGIC; 
  signal N118 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_9_mux0008_pack_3 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_5_mux0002 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_N44_pack_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_2_mux000013_32595 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_2_mux00007_O_pack_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_or0003 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_cmp_eq0021_pack_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_27_DXMUX_32648 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_27_mux0000_32645 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_27_mux0000_SW1_O_pack_2 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_27_CLKINV_32633 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_N52 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_14_cmp_eq0000_pack_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_28_DXMUX_32702 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_28_mux0000_32699 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_28_mux0000_SW1_O_pack_2 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_28_CLKINV_32687 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_6_mux0001 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_N69_pack_1 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_6_mux0007 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_N32_pack_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_and0001 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_cmp_eq0000_pack_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_and0002 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_cmp_eq0001_pack_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_N97 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_N33_pack_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_29_DXMUX_32852 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_29_mux0000_32849 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_29_mux0000_SW1_O_pack_2 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_29_CLKINV_32837 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_16_mux00001113_32877 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_N93_pack_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_N1 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_N7_pack_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_22_DXMUX_32932 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_22_mux000017_32929 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_10_and0000_pack_2 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_22_SRINV_32915 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_22_CLKINV_32914 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_RET_0_DXMUX_32963 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_N0_pack_2 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_RET_0_CLKINV_32946 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_3_mux000013_32988 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_3_mux00007_O_pack_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_NextState_and0001 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_iRxByteCE_cmp_eq0001_pack_1 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_8_mux0001 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_N29_pack_1 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_8_mux0003 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_1_mux0001_pack_1 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_8_mux0009 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_18_mux0006_pack_1 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_10_mux0004 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_N13_pack_2 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_10_mux0007 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_N72_pack_3 : STD_LOGIC; 
  signal XLXI_27_N320 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_mux0002_25_19_O_pack_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_5_mux00005_33180 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_N91_pack_1 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_5_DXMUX_33212 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_5_FXMUX_33211 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Tone_3_1019_pack_2 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_5_CLKINV_33196 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_5_CEINVNOT : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_3_DXMUX_33246 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_3_FXMUX_33245 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Tone_3_128_O_pack_1 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_3_CLKINV_33229 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_3_CEINVNOT : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_0_11_33272 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_or0000_pack_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_0_DXMUX_33303 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_0_23_33300 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_0_1_pack_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_0_SRINV_33288 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_0_CLKINV_33287 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_1_DXMUX_33336 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_1_23_33333 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_1_11_O_pack_2 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_1_SRINV_33321 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_1_CLKINV_33320 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_2_DXMUX_33369 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_2_23_33366 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_2_11_O_pack_2 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_2_SRINV_33354 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_2_CLKINV_33353 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_N56_pack_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_3_DXMUX_33426 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_3_23_33423 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_3_11_O_pack_2 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_3_SRINV_33411 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_3_CLKINV_33410 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_4_DXMUX_33459 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_4_23_33456 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_4_11_O_pack_2 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_4_SRINV_33444 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_4_CLKINV_33443 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_5_DXMUX_33492 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_5_23_33489 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_5_11_O_pack_2 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_5_SRINV_33477 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_5_CLKINV_33476 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_6_DXMUX_33525 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_6_23_33522 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_6_11_O_pack_2 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_6_SRINV_33510 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_6_CLKINV_33509 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_7_DXMUX_33558 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_7_23_33555 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_7_11_O_pack_2 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_7_SRINV_33543 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_7_CLKINV_33542 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_8_DXMUX_33591 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_8_23_33588 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_8_11_O_pack_2 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_8_SRINV_33576 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_8_CLKINV_33575 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_9_DXMUX_33624 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_9_23_33621 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_9_11_O_pack_2 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_9_SRINV_33609 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_9_CLKINV_33608 : STD_LOGIC; 
  signal XLXI_27_N57 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_N51_pack_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_4_mux000013_33674 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_4_mux00007_O_pack_1 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_11_mux0002 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_N0_pack_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_Full512_mux0000217_33722 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_Full512_mux0000212_O_pack_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_State_3_DXMUX_33754 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_State_3_FXMUX_33753 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_NextState_and0000_pack_2 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_State_3_SRINV_33739 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_State_3_CLKINV_33738 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_6_DXMUX_33785 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_mux0002_25_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_mux0002_25_126_O_pack_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_6_CLKINV_33768 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_6_mux00005_33810 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_N47_pack_1 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_B_4_DXMUX_33841 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_B_mux0000_4_Q_33838 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_B_mux0000_4_SW1_O_pack_2 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_B_4_CLKINV_33825 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_B_4_CEINV_33824 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_B_6_DXMUX_33874 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_B_mux0000_6_Q_33871 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_B_mux0000_6_SW1_O_pack_2 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_B_6_CLKINV_33858 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_B_6_CEINV_33857 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_12_mux0003 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_N40_pack_1 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_12_mux0004 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_N26_pack_1 : STD_LOGIC; 
  signal XLXI_27_N73 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_N52_pack_1 : STD_LOGIC; 
  signal XLXI_27_N101 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_cmp_eq0020_pack_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_cmp_eq0005 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_N94_pack_1 : STD_LOGIC; 
  signal XLXI_27_N172 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_N7_pack_1 : STD_LOGIC; 
  signal XLXI_27_N256 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_N43_pack_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_5_mux000013_34068 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_5_mux00007_O_pack_1 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_13_mux0010 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_N38_pack_1 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_13_mux0003 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_N27_pack_1 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_13_mux0004 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_N67_pack_1 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_13_mux0009 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_N71_pack_1 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_A_6_DXMUX_34195 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_N23_pack_2 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_A_6_CLKINV_34178 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_A_6_CEINV_34177 : STD_LOGIC; 
  signal XLXI_31_FileReader_N9_pack_1 : STD_LOGIC; 
  signal XLXI_31_XLXI_27_Octave_DUMMY_2_SW0_O_pack_1 : STD_LOGIC; 
  signal XLXI_31_XLXI_27_Octave_DUMMY_3_SW0_O_pack_1 : STD_LOGIC; 
  signal XLXI_27_N30 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_N111_pack_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_and0004 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_and0004178_O_pack_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_and0004149_34341 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_and0004102_O_pack_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_N35 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_and0021112_O_pack_1 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_14_mux0002 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_N21_pack_1 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_14_mux0010 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_16_mux0006_pack_1 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_14_mux0009 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_N14_pack_2 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_ffSpC32n16_DXMUX_34469 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_ffSpC32n16_FXMUX_34468 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_ffSpC32n16_cmp_eq0000 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_ffSpC32n16_cmp_eq000024_O_pack_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_ffSpC32n16_CLKINV_34452 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_ffSpC32n16_CEINV_34451 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_and0001 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_and00013_pack_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_not0001 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_N53_pack_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_State_11_DXMUX_34550 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_NextState_11_11_34547 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_NextState_11_1_SW0_O_pack_2 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_State_11_SRINV_34534 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_State_11_CLKINV_34533 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_State_1_DXMUX_34583 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_NextState_1_121_34580 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_NextState_1_18_O_pack_2 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_State_1_SRINV_34567 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_State_1_CLKINV_34566 : STD_LOGIC; 
  signal XLXI_34_N0 : STD_LOGIC; 
  signal XLXI_34_DataE0_cmp_eq00001_SW0_O_pack_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_6_mux000013_34633 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_6_mux00007_O_pack_1 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_15_mux0005 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_N30_pack_1 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_10_mux0010_34681 : STD_LOGIC; 
  signal N36_pack_1 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_16_mux0008 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_N23_pack_2 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0003_10_SW0_O_pack_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0003_11_SW0_O_pack_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0003_12_SW0_O_pack_1 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_7_DXMUX_34807 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_7_FXMUX_34806 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_24_14_O_pack_1 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_7_CLKINV_34791 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0003_13_SW0_O_pack_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0003_22_SW1_O_pack_1 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_6_DXMUX_34886 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_6_FXMUX_34885 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_25_33_O_pack_2 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_6_CLKINV_34871 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0004_20_SW0_O_pack_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0004_21_SW0_O_pack_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0004_13_SW0_O_pack_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0004_14_SW0_O_pack_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0004_15_SW0_O_pack_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0004_16_SW0_O_pack_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0004_17_SW0_O_pack_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0004_18_SW0_O_pack_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0004_19_SW0_O_pack_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_State_0_DXMUX_35134 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_NextState : STD_LOGIC; 
  signal XLXI_27_XLXI_89_NextState_0_mux0000_SW1_O_pack_2 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_State_0_SRINV_35119 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_State_0_CLKINV_35118 : STD_LOGIC; 
  signal XLXI_34_cntMod11_or0000 : STD_LOGIC; 
  signal XLXI_34_cntMod11_or00007_O_pack_1 : STD_LOGIC; 
  signal XLXI_33_regPISO_9_DXMUX_35191 : STD_LOGIC; 
  signal XLXI_33_regPISO_mux0000_0_1_pack_1 : STD_LOGIC; 
  signal XLXI_33_regPISO_9_CLKINV_35175 : STD_LOGIC; 
  signal XLXI_33_regPISO_9_CEINV_35174 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_mux0002_8_113_35217 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_N55_pack_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_mux0002_8_126_35241 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_and000811_SW0_O_pack_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_N60 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_N31_pack_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_7_mux000013_35289 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_7_mux00007_O_pack_1 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_17_mux0005 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mrom_rom00004_pack_1 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Tone_3_52_35337 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_18_mux0003_pack_2 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_N4 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_NextState_cmp_eq00011_SW0_O_pack_1 : STD_LOGIC; 
  signal XLXI_34_ByteRdy_not0001 : STD_LOGIC; 
  signal XLXI_34_ByteRdy_cmp_eq0000_pack_1 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_not0001_35409 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_not0001_SW1_O_pack_1 : STD_LOGIC; 
  signal Tone_0_OBUF_35433 : STD_LOGIC; 
  signal XLXI_31_XLXI_4_Tone_DUMMY_0_SW0_O_pack_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_N25 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_N24_pack_1 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_21_mux0000 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_N31_pack_1 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_14_mux0008_35505 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mrom_rom00005_pack_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_State_10_DXMUX_35534 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_NextState_10_1_35531 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_NextState_10_1_SW2_O_pack_2 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_State_10_CLKINV_35518 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_Mmux_NextState524_35559 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_Mmux_NextState519_O_pack_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_State_1_DXMUX_35591 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_State_1_FXMUX_35590 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_Mmux_NextState556_O_pack_2 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_State_1_SRINV_35576 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_State_1_CLKINV_35575 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_SCK_T_35617 : STD_LOGIC; 
  signal XLXI_27_N278_pack_1 : STD_LOGIC; 
  signal N152 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_3_mux0008_pack_3 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_19_mux0001 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_N66_pack_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_10_DXMUX_35696 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_10_23_35693 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_10_11_O_pack_2 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_10_SRINV_35681 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_10_CLKINV_35680 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_11_DXMUX_35729 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_11_23_35726 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_11_11_O_pack_2 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_11_SRINV_35714 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_11_CLKINV_35713 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_20_DXMUX_35762 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_20_23_35759 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_20_11_O_pack_2 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_20_SRINV_35747 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_20_CLKINV_35746 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_12_DXMUX_35795 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_12_23_35792 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_12_11_O_pack_2 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_12_SRINV_35780 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_12_CLKINV_35779 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_21_DXMUX_35828 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_21_23_35825 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_21_11_O_pack_2 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_21_SRINV_35813 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_21_CLKINV_35812 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_13_DXMUX_35861 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_13_23_35858 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_13_11_O_pack_2 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_13_SRINV_35846 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_13_CLKINV_35845 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_22_DXMUX_35894 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_22_23_35891 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_22_11_O_pack_2 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_22_SRINV_35879 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_22_CLKINV_35878 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_14_DXMUX_35927 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_14_23_35924 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_14_11_O_pack_2 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_14_SRINV_35912 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_14_CLKINV_35911 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_15_DXMUX_35960 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_15_23_35957 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_15_11_O_pack_2 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_15_SRINV_35945 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_15_CLKINV_35944 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_11_1_DXMUX_35992 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_11_1_FXMUX_35991 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_mux0002_20_1_35989 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_mux0002_20_1_SW0_O_pack_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_11_1_CLKINV_35976 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_16_DXMUX_36024 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_16_23_36021 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_16_11_O_pack_2 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_16_SRINV_36009 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_16_CLKINV_36008 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_9_DXMUX_36055 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_mux0002_22_1_36052 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_mux0002_22_1_SW1_O_pack_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_9_CLKINV_36040 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_17_DXMUX_36087 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_17_23_36084 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_17_11_O_pack_2 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_17_SRINV_36072 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_17_CLKINV_36071 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_15_1_DXMUX_36119 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_15_1_FXMUX_36118 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_mux0002_16_1_36116 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_mux0002_16_1_SW0_O_pack_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_15_1_CLKINV_36102 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_18_DXMUX_36151 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_18_23_36148 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_18_11_O_pack_2 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_18_SRINV_36136 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_18_CLKINV_36135 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_19_DXMUX_36184 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_19_23_36181 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_19_11_O_pack_2 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_19_SRINV_36169 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_19_CLKINV_36168 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0003_15_7_O_pack_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0003_16_7_O_pack_1 : STD_LOGIC; 
  signal XLXI_27_N346 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_N15_pack_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0003_17_7_O_pack_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0003_18_15_O_pack_1 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_15_DXMUX_36338 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_15_FXMUX_36337 : STD_LOGIC; 
  signal N82_pack_1 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_15_CLKINV_36322 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_15_CEINVNOT : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_14_DXMUX_36372 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_14_FXMUX_36371 : STD_LOGIC; 
  signal N76_pack_1 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_14_CLKINV_36356 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_14_CEINVNOT : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_10_DXMUX_36406 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_10_FXMUX_36405 : STD_LOGIC; 
  signal N94_pack_1 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_10_CLKINV_36389 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_10_CEINVNOT : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_7_DXMUX_36440 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_7_FXMUX_36439 : STD_LOGIC; 
  signal N102_pack_1 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_7_CLKINV_36423 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_7_CEINVNOT : STD_LOGIC; 
  signal XLXI_27_XLXN_580 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_GoSRead_or0000_SW0_O_pack_1 : STD_LOGIC; 
  signal XLXI_27_N344 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_and0016_pack_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_N6 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_N28_pack_1 : STD_LOGIC; 
  signal XLXI_27_N75 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_N13_pack_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_State_4_DXMUX_36567 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_NextState_4_1_36564 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_NextState_4_1_SW2_O_pack_2 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_State_4_CLKINV_36551 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_State_5_DXMUX_36597 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_NextState_5_1_36594 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_NextState_5_1_SW1_O_pack_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_State_5_CLKINV_36582 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_State_6_DXMUX_36627 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_NextState_6_1_36624 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_NextState_6_1_SW2_O_pack_2 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_State_6_CLKINV_36611 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_16_DXMUX_36659 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_mux0002_15_124 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_mux0002_15_116_O_pack_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_16_SRINV_36642 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_16_CLKINV_36641 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_8_DXMUX_36692 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_mux0002_23_126 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_mux0002_23_115_O_pack_2 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_8_SRINV_36677 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_8_CLKINV_36676 : STD_LOGIC; 
  signal XLXI_34_PS_Samp : STD_LOGIC; 
  signal XLXI_34_PS_Samp_cmp_eq00004_O_pack_1 : STD_LOGIC; 
  signal XLXI_27_N290 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_mux0002_8_136_O_pack_1 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_16_DXMUX_36774 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_16_FXMUX_36773 : STD_LOGIC; 
  signal N84_pack_1 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_16_CLKINV_36758 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_16_CEINVNOT : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_19_DXMUX_36805 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_19_mux0000 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_N5_pack_2 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_19_CLKINV_36789 : STD_LOGIC; 
  signal XLXI_27_N306 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_cmp_ne0008_pack_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_N29 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_N34_pack_1 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_B_2_DXMUX_36885 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_B_mux0000_2_Q : STD_LOGIC; 
  signal XLXI_31_XLXI_25_N8_pack_2 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_B_2_CLKINV_36869 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_B_2_CEINV_36868 : STD_LOGIC; 
  signal XLXI_27_N298 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_mux0002_9_1132_O_pack_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_22_DXMUX_36942 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_mux0002_9_1157 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_mux0002_9_183_O_pack_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_22_SRINV_36927 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_22_CLKINV_36926 : STD_LOGIC; 
  signal XLXI_27_N322 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_NextState_and0000_pack_1 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_N7 : STD_LOGIC; 
  signal XLXI_31_XLXN_373_0_pack_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_cmp_eq0006 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_cmp_eq0003112_O_pack_1 : STD_LOGIC; 
  signal XLXI_31_XLXI_4_state_2_DXMUX_37055 : STD_LOGIC; 
  signal XLXI_31_XLXI_4_state_2_DYMUX_37042 : STD_LOGIC; 
  signal XLXI_31_XLXI_4_state_2_SRINV_37034 : STD_LOGIC; 
  signal XLXI_31_XLXI_4_state_2_CLKINV_37033 : STD_LOGIC; 
  signal XLXI_31_XLXI_4_state_2_CEINV_37032 : STD_LOGIC; 
  signal XLXI_31_XLXI_4_state_4_DXMUX_37097 : STD_LOGIC; 
  signal XLXI_31_XLXI_4_state_4_DYMUX_37084 : STD_LOGIC; 
  signal XLXI_31_XLXI_4_state_4_SRINV_37076 : STD_LOGIC; 
  signal XLXI_31_XLXI_4_state_4_CLKINV_37075 : STD_LOGIC; 
  signal XLXI_31_XLXI_4_state_4_CEINV_37074 : STD_LOGIC; 
  signal XLXI_31_XLXI_4_state_10_DXMUX_37139 : STD_LOGIC; 
  signal XLXI_31_XLXI_4_state_10_DYMUX_37126 : STD_LOGIC; 
  signal XLXI_31_XLXI_4_state_10_SRINV_37118 : STD_LOGIC; 
  signal XLXI_31_XLXI_4_state_10_CLKINV_37117 : STD_LOGIC; 
  signal XLXI_31_XLXI_4_state_10_CEINV_37116 : STD_LOGIC; 
  signal XLXI_31_XLXI_4_state_7_DYMUX_37168 : STD_LOGIC; 
  signal XLXI_31_XLXI_4_state_7_SRINV_37160 : STD_LOGIC; 
  signal XLXI_31_XLXI_4_state_7_CLKINV_37159 : STD_LOGIC; 
  signal XLXI_31_XLXI_4_state_7_CEINV_37158 : STD_LOGIC; 
  signal XLXI_31_XLXI_4_state_12_DXMUX_37217 : STD_LOGIC; 
  signal XLXI_31_XLXI_4_state_12_DYMUX_37204 : STD_LOGIC; 
  signal XLXI_31_XLXI_4_state_12_SRINV_37196 : STD_LOGIC; 
  signal XLXI_31_XLXI_4_state_12_CLKINV_37195 : STD_LOGIC; 
  signal XLXI_31_XLXI_4_state_12_CEINV_37194 : STD_LOGIC; 
  signal XLXI_34_qF0_not0001_pack_3 : STD_LOGIC; 
  signal XLXI_34_qF0_DYMUX_37243 : STD_LOGIC; 
  signal XLXI_34_DataF0 : STD_LOGIC; 
  signal XLXI_34_qF0_CLKINV_37233 : STD_LOGIC; 
  signal XLXI_34_qF0_CEINV_37232 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_0_DXMUX_37273 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_0_FXMUX_37272 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_0_CLKINV_37264 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_0_CEINVNOT : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_4_DXMUX_37295 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_4_FXMUX_37294 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_4_CLKINV_37286 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_4_CEINVNOT : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_13_DXMUX_37317 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_13_FXMUX_37316 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_13_CLKINV_37308 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_13_CEINVNOT : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_21_LOGIC_ZERO_37358 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_21_CYINIT_37357 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_21_CYSELF_37351 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_21_DYMUX_37345 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_21_GYMUX_37344 : STD_LOGIC; 
  signal XLXI_31_XLXN_232_21_pack_3 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_21_CLKINV_37337 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Last_Period_21_CEINVNOT : STD_LOGIC; 
  signal XLXI_33_Cnt_3_DXMUX_37392 : STD_LOGIC; 
  signal XLXI_33_Cnt_3_DYMUX_37380 : STD_LOGIC; 
  signal XLXI_33_Cnt_3_SRINV_37371 : STD_LOGIC; 
  signal XLXI_33_Cnt_3_CLKINV_37370 : STD_LOGIC; 
  signal XLXI_33_iBusy_and0000 : STD_LOGIC; 
  signal XLXI_33_Cnt_4_DYMUX_37418 : STD_LOGIC; 
  signal XLXI_33_Cnt_4_SRINV_37409 : STD_LOGIC; 
  signal XLXI_33_Cnt_4_CLKINV_37408 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_A_5_DXMUX_37463 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_A_5_DYMUX_37451 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_A_5_CLKINV_37442 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_A_5_CEINV_37441 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_B_0_DYMUX_37484 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_B_mux0000_0_Q : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_B_0_CLKINV_37476 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_B_0_CEINV_37475 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_cmp_eq0021980_37519 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_0_DYMUX_37510 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_0_mux000021 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_0_SRINV_37500 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_0_CLKINV_37499 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_1_DYMUX_37538 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_1_mux000021 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_1_SRINV_37528 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_1_CLKINV_37527 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_cmp_eq00219107_37573 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_2_DYMUX_37564 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_2_mux000021 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_2_SRINV_37554 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_2_CLKINV_37553 : STD_LOGIC; 
  signal XLXI_27_N318 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_3_DYMUX_37597 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_3_mux000021 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_3_SRINV_37587 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_3_CLKINV_37586 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_cmp_eq0021940_37639 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_4_DYMUX_37630 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_4_mux000021 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_4_SRINV_37620 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_4_CLKINV_37619 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_5_DYMUX_37658 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_5_mux000021 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_5_SRINV_37648 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_5_CLKINV_37647 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_6_DYMUX_37679 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_6_mux000021 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_6_SRINV_37669 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_6_CLKINV_37668 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_7_DYMUX_37700 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_7_mux000021 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_7_SRINV_37690 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_7_CLKINV_37689 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0003_9_mand : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_8_DYMUX_37726 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_8_mux00001_37723 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_8_SRINV_37716 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_8_CLKINV_37715 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_9_DYMUX_37759 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_9_mux00001_37756 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_9_SRINV_37749 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_9_CLKINV_37748 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_and0000 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_ffFAT32n16_DYMUX_37792 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_ffFAT32n16_cmp_eq0000 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_ffFAT32n16_CLKINV_37782 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_ffFAT32n16_CEINV_37781 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_ffSpC32n16_and0000 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_0_DYMUX_37824 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_0_mux00001_37821 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_0_SRINV_37815 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_0_CLKINV_37814 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_16_mux00001_37867 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_1_DYMUX_37857 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_1_mux00001_37854 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_1_SRINV_37848 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_1_CLKINV_37847 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_17_mux00001_37900 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_2_DYMUX_37890 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_2_mux00001_37887 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_2_SRINV_37881 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_2_CLKINV_37880 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_18_mux00001_37933 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_3_DYMUX_37923 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_3_mux00001_37920 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_3_SRINV_37914 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_3_CLKINV_37913 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_19_mux00001_37966 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_4_DYMUX_37956 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_4_mux00001_37953 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_4_SRINV_37947 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_4_CLKINV_37946 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_20_mux00001_37999 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_5_DYMUX_37989 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_5_mux00001_37986 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_5_SRINV_37980 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_5_CLKINV_37979 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_21_mux00001_38032 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_6_DYMUX_38022 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_6_mux00001_38019 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_6_SRINV_38013 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_6_CLKINV_38012 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_WORD_10_not0001 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_7_DYMUX_38055 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_7_mux00001_38052 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_7_SRINV_38046 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_7_CLKINV_38045 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_not0001 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_8_DYMUX_38089 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_8_mux00001_38086 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_8_SRINV_38080 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_8_CLKINV_38079 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_N41 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_9_DYMUX_38122 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_9_mux00001_38119 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_9_SRINV_38113 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_9_CLKINV_38112 : STD_LOGIC; 
  signal XLXI_33_regPISO_1_DXMUX_38167 : STD_LOGIC; 
  signal XLXI_33_regPISO_1_DYMUX_38153 : STD_LOGIC; 
  signal XLXI_33_regPISO_1_CLKINV_38143 : STD_LOGIC; 
  signal XLXI_33_regPISO_1_CEINV_38142 : STD_LOGIC; 
  signal XLXI_33_regPISO_3_DXMUX_38205 : STD_LOGIC; 
  signal XLXI_33_regPISO_3_DYMUX_38191 : STD_LOGIC; 
  signal XLXI_33_regPISO_3_CLKINV_38181 : STD_LOGIC; 
  signal XLXI_33_regPISO_3_CEINV_38180 : STD_LOGIC; 
  signal XLXI_33_regPISO_5_DXMUX_38243 : STD_LOGIC; 
  signal XLXI_33_regPISO_5_DYMUX_38230 : STD_LOGIC; 
  signal XLXI_33_regPISO_5_CLKINV_38221 : STD_LOGIC; 
  signal XLXI_33_regPISO_5_CEINV_38220 : STD_LOGIC; 
  signal XLXI_33_regPISO_7_DXMUX_38281 : STD_LOGIC; 
  signal XLXI_33_regPISO_7_DYMUX_38268 : STD_LOGIC; 
  signal XLXI_33_regPISO_7_CLKINV_38259 : STD_LOGIC; 
  signal XLXI_33_regPISO_7_CEINV_38258 : STD_LOGIC; 
  signal SPI_MOSI_OBUF_DXMUX_38319 : STD_LOGIC; 
  signal SPI_MOSI_OBUF_DYMUX_38305 : STD_LOGIC; 
  signal SPI_MOSI_OBUF_CLKINV_38296 : STD_LOGIC; 
  signal SPI_MOSI_OBUF_CEINV_38295 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_10_DYMUX_38345 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_10_mux00001 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_10_SRINV_38335 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_10_CLKINV_38334 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0003_7_mand : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_11_DYMUX_38378 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_11_mux00001_38375 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_11_SRINV_38368 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_11_CLKINV_38367 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0003_6_mand : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_12_DYMUX_38411 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_12_mux00001_38408 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_12_SRINV_38401 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_12_CLKINV_38400 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0003_4_mand : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_13_DYMUX_38444 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_13_mux00001_38441 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_13_SRINV_38434 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_13_CLKINV_38433 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0003_3_mand : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_14_DYMUX_38477 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_14_mux00001_38474 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_14_SRINV_38467 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_14_CLKINV_38466 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_15_DYMUX_38510 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_15_mux00001_38507 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_15_SRINV_38500 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_15_CLKINV_38499 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_17_DXMUX_38552 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_17_mux0000 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_17_DYMUX_38541 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_16_mux0000 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_17_CLKINV_38533 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_cmp_ne000717_38583 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_18_DYMUX_38573 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_18_mux0000 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_18_CLKINV_38565 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_11_DXMUX_38619 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_11_DYMUX_38606 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_11_CLKINV_38597 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_11_CEINV_38596 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_13_DXMUX_38657 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_13_DYMUX_38644 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_13_CLKINV_38635 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_13_CEINV_38634 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_21_DXMUX_38695 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_21_DYMUX_38682 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_21_CLKINV_38673 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_21_CEINV_38672 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_15_DXMUX_38733 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_15_DYMUX_38720 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_15_CLKINV_38711 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_15_CEINV_38710 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_23_DXMUX_38771 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_23_DYMUX_38758 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_23_CLKINV_38749 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_23_CEINV_38748 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_31_DXMUX_38809 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_31_DYMUX_38796 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_31_CLKINV_38787 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_31_CEINV_38786 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_17_DXMUX_38847 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_17_DYMUX_38834 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_17_CLKINV_38825 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_17_CEINV_38824 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_25_DXMUX_38885 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_25_DYMUX_38872 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_25_CLKINV_38863 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_25_CEINV_38862 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_11_DXMUX_38923 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_11_DYMUX_38911 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_11_CLKINV_38903 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_11_CEINV_38902 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_19_DXMUX_38961 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_19_DYMUX_38948 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_19_CLKINV_38939 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_19_CEINV_38938 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_27_DXMUX_38999 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_27_DYMUX_38986 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_27_CLKINV_38977 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_27_CEINV_38976 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_13_DXMUX_39037 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_13_DYMUX_39025 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_13_CLKINV_39017 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_13_CEINV_39016 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_21_DXMUX_39075 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_21_DYMUX_39063 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_21_CLKINV_39055 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_21_CEINV_39054 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_29_DXMUX_39113 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_29_DYMUX_39100 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_29_CLKINV_39091 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_29_CEINV_39090 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_15_DXMUX_39151 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_15_DYMUX_39139 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_15_CLKINV_39131 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_15_CEINV_39130 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_23_DXMUX_39189 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_23_DYMUX_39177 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_23_CLKINV_39169 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_23_CEINV_39168 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_31_DXMUX_39227 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_31_DYMUX_39215 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_31_CLKINV_39207 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_31_CEINV_39206 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_17_DXMUX_39265 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_17_DYMUX_39253 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_17_CLKINV_39245 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_17_CEINV_39244 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_25_DXMUX_39303 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_25_DYMUX_39291 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_25_CLKINV_39283 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_25_CEINV_39282 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_19_DXMUX_39341 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_19_DYMUX_39329 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_19_CLKINV_39321 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_19_CEINV_39320 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_27_DXMUX_39379 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_27_DYMUX_39367 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_27_CLKINV_39359 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_27_CEINV_39358 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_29_DXMUX_39417 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_29_DYMUX_39405 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_29_CLKINV_39397 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_29_CEINV_39396 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_mux0002_15_15_39453 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_17_1_DYMUX_39444 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_17_1_GYMUX_39443 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_mux0002_14_11 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_17_1_SRINV_39434 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_17_1_CLKINV_39433 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_RET_0_DXMUX_39489 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_RET_mux0001_0_11 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_RET_0_DYMUX_39475 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_NextState_0_11 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_RET_0_SRINV_39466 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_RET_0_CLKINV_39465 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_State_7_DYMUX_39510 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_NextState_7_11 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_State_7_SRINV_39501 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_State_7_CLKINV_39500 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_cmp_ne000733_39542 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_State_8_DYMUX_39532 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_NextState_8_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_State_8_CLKINV_39524 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_0_DXMUX_39578 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_mux0002_31_11_39575 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_0_DYMUX_39565 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_NextState_9_11 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_0_SRINV_39556 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_0_CLKINV_39555 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Go50M : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_2_DYMUX_39600 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_mux0002_29_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_2_CLKINV_39592 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_mux0002_25_10_39643 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_4_DYMUX_39632 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_mux0002_27_11 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_4_SRINV_39623 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_4_CLKINV_39622 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_7_DXMUX_39676 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_mux0002_24_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_7_DYMUX_39664 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_mux0002_26_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_7_CLKINV_39656 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_regAddr_10_DXMUX_39716 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_regAddr_10_DYMUX_39703 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_regAddr_10_SRINV_39695 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_regAddr_10_CLKINV_39694 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_regAddr_10_CEINV_39693 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt32_3_DXMUX_39758 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt32_3_DYMUX_39745 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt32_3_SRINV_39736 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt32_3_CLKINV_39735 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt32_3_CEINV_39734 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_11_DXMUX_39797 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_11_DYMUX_39785 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_11_CLKINV_39777 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_11_CEINV_39776 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_13_DXMUX_39835 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_13_DYMUX_39823 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_13_CLKINV_39815 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_13_CEINV_39814 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_21_DXMUX_39873 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_21_DYMUX_39861 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_21_CLKINV_39853 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_21_CEINV_39852 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_15_DXMUX_39911 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_15_DYMUX_39899 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_15_CLKINV_39891 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_15_CEINV_39890 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_22_0_39946 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_22_DYMUX_39935 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_22_CLKINV_39927 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_22_CEINV_39926 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_17_DXMUX_39982 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_17_DYMUX_39970 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_17_CLKINV_39962 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_17_CEINV_39961 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_19_DXMUX_40020 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_19_DYMUX_40008 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_19_CLKINV_40000 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_19_CEINV_39999 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_1_DXMUX_40058 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_1_DYMUX_40046 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_1_CLKINV_40038 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_1_CEINV_40037 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_3_DXMUX_40096 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_3_DYMUX_40084 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_3_CLKINV_40076 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_3_CEINV_40075 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_5_DXMUX_40134 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_5_DYMUX_40122 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_5_CLKINV_40114 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_5_CEINV_40113 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_7_DXMUX_40172 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_7_DYMUX_40160 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_7_CLKINV_40152 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_7_CEINV_40151 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMOSI_3_DXMUX_40210 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_3_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMOSI_3_DYMUX_40198 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_1_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMOSI_3_CLKINV_40190 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMOSI_3_CEINV_40189 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMOSI_5_DYMUX_40231 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_5_Q : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMOSI_5_CLKINV_40223 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMOSI_5_CEINV_40222 : STD_LOGIC; 
  signal XLXI_34_cntMod11_3_DXMUX_40272 : STD_LOGIC; 
  signal XLXI_34_Result_3_2 : STD_LOGIC; 
  signal XLXI_34_cntMod11_3_DYMUX_40259 : STD_LOGIC; 
  signal XLXI_34_Result_2_2 : STD_LOGIC; 
  signal XLXI_34_cntMod11_3_SRINV_40250 : STD_LOGIC; 
  signal XLXI_34_cntMod11_3_CLKINV_40249 : STD_LOGIC; 
  signal XLXI_34_cntMod11_3_CEINV_40248 : STD_LOGIC; 
  signal XLXI_27_N110 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_10_DYMUX_40299 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_10_mux00001 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_10_SRINV_40290 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_10_CLKINV_40289 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_11_DYMUX_40327 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_11_mux00001_40324 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_11_SRINV_40318 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_11_CLKINV_40317 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_12_DYMUX_40348 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_12_mux00001_40345 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_12_SRINV_40339 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_12_CLKINV_40338 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_20_DYMUX_40369 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_20_mux00001_40366 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_20_SRINV_40360 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_20_CLKINV_40359 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_13_DYMUX_40390 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_13_mux00001_40387 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_13_SRINV_40381 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_13_CLKINV_40380 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_21_DYMUX_40411 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_21_mux00001_40408 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_21_SRINV_40402 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_21_CLKINV_40401 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_14_DYMUX_40432 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_14_mux00001_40429 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_14_SRINV_40423 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_14_CLKINV_40422 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_22_DYMUX_40453 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_22_mux00001_40450 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_22_SRINV_40444 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_22_CLKINV_40443 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_15_DYMUX_40474 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_15_mux00001_40471 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_15_SRINV_40465 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_15_CLKINV_40464 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_23_DYMUX_40495 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_23_mux00001_40492 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_23_SRINV_40486 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_23_CLKINV_40485 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_16_DYMUX_40516 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_16_mux00001_40513 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_16_SRINV_40507 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_16_CLKINV_40506 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_17_DYMUX_40537 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_17_mux00001_40534 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_17_SRINV_40528 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_17_CLKINV_40527 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_18_DYMUX_40558 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_18_mux00001_40555 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_18_SRINV_40549 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_18_CLKINV_40548 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_19_DYMUX_40579 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_19_mux00001_40576 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_19_SRINV_40570 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_19_CLKINV_40569 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_RET_10_REVUSED_40603 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_RET_10_DYMUX_40602 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_RET_mux0001_10_111 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_RET_10_SRINV_40591 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_RET_10_CLKINV_40590 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regRx1B_DYMUX_40625 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXN_58 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regRx1B_CLKINV_40615 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regRx1B_CEINV_40614 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_theCnt_or00015_40660 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_HS_SCK_DYMUX_40650 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_HS_SCK_mux00001 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_HS_SCK_SRINV_40641 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_HS_SCK_CLKINV_40640 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_RET_11_DYMUX_40679 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_RET_mux0000_11_2 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_RET_11_SRINV_40669 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_RET_11_CLKINV_40668 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_RET_13_DYMUX_40700 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_RET_mux0000_13_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_RET_13_SRINV_40690 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_RET_13_CLKINV_40689 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_RET_25_DYMUX_40721 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_RET_mux0000_25_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_RET_25_SRINV_40711 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_RET_25_CLKINV_40710 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_RET_19_DYMUX_40742 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_RET_mux0000_19_27 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_RET_19_SRINV_40733 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_RET_19_CLKINV_40732 : STD_LOGIC; 
  signal XLXI_27_N198 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_State_20_DYMUX_40769 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_NextState_20_111_40766 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_State_20_SRINV_40760 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_State_20_CLKINV_40759 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_State_20_CEINV_40758 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_State_12_DYMUX_40797 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_NextState_12_1_40794 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_State_12_CLKINV_40789 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_State_15_DXMUX_40834 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_NextState_15_11 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_State_15_DYMUX_40820 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_NextState_13_11_40817 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_State_15_SRINV_40812 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_State_15_CLKINV_40811 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_State_17_DYMUX_40855 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_NextState_17_11 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_State_17_SRINV_40847 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_State_17_CLKINV_40846 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_11_DXMUX_40892 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_11_FXMUX_40891 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_11_DYMUX_40880 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_11_GYMUX_40879 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_11_CLKINV_40871 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_13_DXMUX_40928 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_13_FXMUX_40927 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_13_DYMUX_40916 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_13_GYMUX_40915 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_13_CLKINV_40907 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_15_DXMUX_40964 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_15_FXMUX_40963 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_15_DYMUX_40952 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_15_GYMUX_40951 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_15_CLKINV_40943 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_16_DYMUX_40983 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_16_GYMUX_40982 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_16_CLKINV_40974 : STD_LOGIC; 
  signal XLXI_33_regPISO_11_DXMUX_41020 : STD_LOGIC; 
  signal XLXI_33_regPISO_11_DYMUX_41007 : STD_LOGIC; 
  signal XLXI_33_regPISO_11_CLKINV_40998 : STD_LOGIC; 
  signal XLXI_33_regPISO_11_CEINV_40997 : STD_LOGIC; 
  signal XLXI_33_regPISO_13_DXMUX_41058 : STD_LOGIC; 
  signal XLXI_33_regPISO_13_DYMUX_41044 : STD_LOGIC; 
  signal XLXI_33_regPISO_13_CLKINV_41034 : STD_LOGIC; 
  signal XLXI_33_regPISO_13_CEINV_41033 : STD_LOGIC; 
  signal XLXI_33_regPISO_15_DXMUX_41096 : STD_LOGIC; 
  signal XLXI_33_regPISO_15_DYMUX_41082 : STD_LOGIC; 
  signal XLXI_33_regPISO_15_CLKINV_41072 : STD_LOGIC; 
  signal XLXI_33_regPISO_15_CEINV_41071 : STD_LOGIC; 
  signal XLXI_33_regPISO_17_DXMUX_41134 : STD_LOGIC; 
  signal XLXI_33_regPISO_17_DYMUX_41120 : STD_LOGIC; 
  signal XLXI_33_regPISO_17_CLKINV_41110 : STD_LOGIC; 
  signal XLXI_33_regPISO_17_CEINV_41109 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_DO_or0000 : STD_LOGIC; 
  signal XLXI_31_FileReader_State_FSM_FFd11_DYMUX_41160 : STD_LOGIC; 
  signal XLXI_31_FileReader_State_cmp_eq0005 : STD_LOGIC; 
  signal XLXI_31_FileReader_State_FSM_FFd11_SRINV_41152 : STD_LOGIC; 
  signal XLXI_31_FileReader_State_FSM_FFd11_CLKINV_41151 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_1_DXMUX_41205 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_1_DYMUX_41192 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_1_CLKINV_41183 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_1_CEINV_41182 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_3_DXMUX_41243 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_3_DYMUX_41230 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_3_CLKINV_41221 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_3_CEINV_41220 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_5_DXMUX_41281 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_5_DYMUX_41269 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_5_CLKINV_41260 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_5_CEINV_41259 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_7_DXMUX_41319 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_7_DYMUX_41307 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_7_CLKINV_41299 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_7_CEINV_41298 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_9_DXMUX_41357 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_9_DYMUX_41345 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_9_CLKINV_41337 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_9_CEINV_41336 : STD_LOGIC; 
  signal XLXI_34_cnt5b_3_DXMUX_41398 : STD_LOGIC; 
  signal XLXI_34_cnt5b_3_DYMUX_41385 : STD_LOGIC; 
  signal XLXI_34_cnt5b_3_SRINV_41376 : STD_LOGIC; 
  signal XLXI_34_cnt5b_3_CLKINV_41375 : STD_LOGIC; 
  signal XLXI_34_cnt5b_3_CEINV_41374 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_RET_4_REVUSED_41423 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_RET_4_DYMUX_41422 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_RET_mux0001_4_111 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_RET_4_SRINV_41411 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_RET_4_CLKINV_41410 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_RET_6_REVUSED_41448 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_RET_6_DYMUX_41447 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_RET_mux0001_6_111 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_RET_6_SRINV_41436 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_RET_6_CLKINV_41435 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_divSCK_1_DYMUX_41468 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_Result_1_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_divSCK_1_CLKINV_41458 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_divSCK_3_DXMUX_41502 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_Result_3_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_divSCK_3_DYMUX_41491 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_Result_2_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_divSCK_3_CLKINV_41482 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_divSCK_5_DYMUX_41520 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_Result_5_1_41517 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_divSCK_5_CLKINV_41511 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_1_DYMUX_41539 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_1_GYMUX_41538 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_1_CLKINV_41530 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_3_DXMUX_41575 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_3_FXMUX_41574 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_3_DYMUX_41563 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_3_GYMUX_41562 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_3_CLKINV_41554 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_5_DXMUX_41611 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_5_FXMUX_41610 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_5_DYMUX_41599 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_5_GYMUX_41598 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_5_CLKINV_41590 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_9_DXMUX_41647 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_9_FXMUX_41646 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_9_DYMUX_41635 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_9_GYMUX_41634 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_9_CLKINV_41626 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_cntSCK_3_DXMUX_41687 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_cntSCK_3_DYMUX_41674 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_cntSCK_3_SRINV_41665 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_cntSCK_3_CLKINV_41664 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_cntSCK_3_CEINV_41663 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_Mmux_NextState528_41724 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_RxCE1_DYMUX_41714 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_RxCE1_GYMUX_41713 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXN_51_pack_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_RxCE1_CLKINV_41706 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_RxCE1_CEINV_41705 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_1_DXMUX_41760 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_1_DYMUX_41747 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_1_CLKINV_41738 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_1_CEINV_41737 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_3_DXMUX_41798 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_3_DYMUX_41785 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_3_CLKINV_41776 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_3_CEINV_41775 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_1_DXMUX_41836 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_1_DYMUX_41824 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_1_CLKINV_41816 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_1_CEINV_41815 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_5_DXMUX_41874 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_5_DYMUX_41861 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_5_CLKINV_41852 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_5_CEINV_41851 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_3_DXMUX_41912 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_3_DYMUX_41900 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_3_CLKINV_41892 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_3_CEINV_41891 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_7_DXMUX_41950 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_7_DYMUX_41937 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_7_CLKINV_41928 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_7_CEINV_41927 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_5_DXMUX_41988 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_5_DYMUX_41976 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_5_CLKINV_41968 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_5_CEINV_41967 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_9_DXMUX_42026 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_9_DYMUX_42013 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_9_CLKINV_42004 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_A_9_CEINV_42003 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_7_DXMUX_42064 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_7_DYMUX_42052 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_7_CLKINV_42044 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_7_CEINV_42043 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_9_DXMUX_42102 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_9_DYMUX_42090 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_9_CLKINV_42082 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Counter_B_9_CEINV_42081 : STD_LOGIC; 
  signal N32 : STD_LOGIC; 
  signal XLXI_31_FileReader_State_FSM_FFd4_DYMUX_42129 : STD_LOGIC; 
  signal XLXI_31_FileReader_State_FSM_FFd4_GYMUX_42128 : STD_LOGIC; 
  signal XLXI_31_FileReader_State_cmp_eq0012_pack_1 : STD_LOGIC; 
  signal XLXI_31_FileReader_State_FSM_FFd4_SRINV_42119 : STD_LOGIC; 
  signal XLXI_31_FileReader_State_FSM_FFd4_CLKINV_42118 : STD_LOGIC; 
  signal XLXI_31_FileReader_State_FSM_FFd6_DYMUX_42158 : STD_LOGIC; 
  signal XLXI_31_FileReader_State_FSM_FFd6_GYMUX_42157 : STD_LOGIC; 
  signal XLXI_31_FileReader_Octave_Char_not0001 : STD_LOGIC; 
  signal XLXI_31_FileReader_State_FSM_FFd6_SRINV_42148 : STD_LOGIC; 
  signal XLXI_31_FileReader_State_FSM_FFd6_CLKINV_42147 : STD_LOGIC; 
  signal XLXI_31_FileReader_State_FSM_FFd8_DYMUX_42180 : STD_LOGIC; 
  signal XLXI_31_FileReader_State_FSM_FFd8_GYMUX_42179 : STD_LOGIC; 
  signal XLXI_31_FileReader_State_cmp_eq0008 : STD_LOGIC; 
  signal XLXI_31_FileReader_State_FSM_FFd8_SRINV_42170 : STD_LOGIC; 
  signal XLXI_31_FileReader_State_FSM_FFd8_CLKINV_42169 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_cmp_ne000626_42215 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_10_DYMUX_42205 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_10_mux00001_42202 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_10_SRINV_42197 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_10_CLKINV_42196 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_3_mux00005_42248 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_11_DYMUX_42239 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_11_mux00001_42236 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_11_SRINV_42231 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_11_CLKINV_42230 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_4_mux00005_42281 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_12_DYMUX_42272 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_12_mux00001_42269 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_12_SRINV_42264 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_12_CLKINV_42263 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_16_mux00006_42314 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_20_DYMUX_42305 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_20_mux000017_42302 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_20_SRINV_42297 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_20_CLKINV_42296 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_ffSpC32n16_cmp_eq000011_42347 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_13_DYMUX_42338 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_13_mux00001_42335 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_13_SRINV_42330 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_13_CLKINV_42329 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_17_mux00006_42380 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_21_DYMUX_42371 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_21_mux000017_42368 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_21_SRINV_42363 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_21_CLKINV_42362 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_and0004135_42413 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_14_DYMUX_42402 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_14_mux00001_42399 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_14_SRINV_42394 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_14_CLKINV_42393 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_7_mux00005_42446 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_15_DYMUX_42437 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_15_mux00001_42434 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_15_SRINV_42429 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_15_CLKINV_42428 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_18_mux00006_42479 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_16_DYMUX_42470 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_16_mux000017_42467 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_16_SRINV_42462 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_16_CLKINV_42461 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_19_mux00006_42512 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_17_DYMUX_42503 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_17_mux000017_42500 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_17_SRINV_42495 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_17_CLKINV_42494 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_20_mux00006_42545 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_18_DYMUX_42536 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_18_mux000017_42533 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_18_SRINV_42528 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_18_CLKINV_42527 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_10_DYMUX_42564 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_mux0002_21_11 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_10_SRINV_42555 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_10_CLKINV_42554 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_21_mux00006_42599 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_19_DYMUX_42590 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_19_mux000017_42587 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_19_SRINV_42582 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_19_CLKINV_42581 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_13_DXMUX_42632 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_mux0002_18_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_13_DYMUX_42621 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_mux0002_19_1_42618 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_13_CLKINV_42613 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_21_DXMUX_42657 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_21_DYMUX_42652 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_mux0002_11_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_21_CLKINV_42643 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_30_DYMUX_42677 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_mux0002_1_11_42674 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_30_SRINV_42668 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_30_CLKINV_42667 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_15_DXMUX_42703 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_15_DYMUX_42698 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_mux0002_17_1_42695 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_15_CLKINV_42688 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_23_DYMUX_42723 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_mux0002_8_177 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_23_SRINV_42715 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_23_CLKINV_42714 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_25_DYMUX_42742 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_mux0002_6_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_25_CLKINV_42732 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_18_DYMUX_42762 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_mux0002_13_11_42759 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_18_SRINV_42754 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_18_CLKINV_42753 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_27_DYMUX_42781 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_mux0002_4_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_27_CLKINV_42771 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_regAddr_12_DXMUX_42821 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_regAddr_12_DYMUX_42808 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_regAddr_12_SRINV_42800 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_regAddr_12_CLKINV_42799 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_regAddr_12_CEINV_42798 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_regAddr_14_DXMUX_42863 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_regAddr_14_DYMUX_42850 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_regAddr_14_SRINV_42842 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_regAddr_14_CLKINV_42841 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_regAddr_14_CEINV_42840 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_regAddr_22_DXMUX_42905 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_regAddr_22_DYMUX_42892 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_regAddr_22_SRINV_42884 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_regAddr_22_CLKINV_42883 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_regAddr_22_CEINV_42882 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_regAddr_16_DXMUX_42947 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_regAddr_16_DYMUX_42934 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_regAddr_16_SRINV_42926 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_regAddr_16_CLKINV_42925 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_regAddr_16_CEINV_42924 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_regAddr_24_DXMUX_42989 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_regAddr_24_DYMUX_42976 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_regAddr_24_SRINV_42968 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_regAddr_24_CLKINV_42967 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_regAddr_24_CEINV_42966 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_regAddr_17_DXMUX_43031 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_regAddr_17_DYMUX_43018 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_regAddr_17_SRINV_43010 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_regAddr_17_CLKINV_43009 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_regAddr_17_CEINV_43008 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_regAddr_26_DXMUX_43073 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_regAddr_26_DYMUX_43060 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_regAddr_26_SRINV_43052 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_regAddr_26_CLKINV_43051 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_regAddr_26_CEINV_43050 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_regAddr_20_DXMUX_43115 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_regAddr_20_DYMUX_43102 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_regAddr_20_SRINV_43094 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_regAddr_20_CLKINV_43093 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_regAddr_20_CEINV_43092 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_regAddr_28_DXMUX_43157 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_regAddr_28_DYMUX_43144 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_regAddr_28_SRINV_43136 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_regAddr_28_CLKINV_43135 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_regAddr_28_CEINV_43134 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_regAddr_30_DXMUX_43199 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_regAddr_30_DYMUX_43186 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_regAddr_30_SRINV_43178 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_regAddr_30_CLKINV_43177 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_regAddr_30_CEINV_43176 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_0_mux00005_43235 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_0_DYMUX_43226 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_0_mux00001_43223 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_0_SRINV_43218 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_0_CLKINV_43217 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_1_mux00005_43268 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_1_DYMUX_43259 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_1_mux00001_43256 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_1_SRINV_43251 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_1_CLKINV_43250 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_nrClus_2_mux00005_43301 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_2_DYMUX_43292 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_2_mux00001_43289 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_2_SRINV_43284 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_2_CLKINV_43283 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_and00014_43334 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_3_DYMUX_43325 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_3_mux00001_43322 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_3_SRINV_43317 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_3_CLKINV_43316 : STD_LOGIC; 
  signal XLXI_27_N160 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_4_DYMUX_43358 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_4_mux00001_43355 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_4_SRINV_43350 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_4_CLKINV_43349 : STD_LOGIC; 
  signal XLXI_27_N158 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_5_DYMUX_43391 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_5_mux00001_43388 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_5_SRINV_43383 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_5_CLKINV_43382 : STD_LOGIC; 
  signal XLXI_27_N156 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_6_DYMUX_43424 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_6_mux00001_43421 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_6_SRINV_43416 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_6_CLKINV_43415 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_and000120_43466 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_7_DYMUX_43457 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_7_mux00001_43454 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_7_SRINV_43449 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_7_CLKINV_43448 : STD_LOGIC; 
  signal XLXI_27_N302 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_8_DYMUX_43489 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_8_mux00001_43486 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_8_SRINV_43481 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_8_CLKINV_43480 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_and000212_43532 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_9_DYMUX_43523 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_9_mux00001_43520 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_9_SRINV_43515 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrFAT_9_CLKINV_43514 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_NextState_and000025_43556 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_iRxByteCE_or000031_43549 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_regAddr_18_DXMUX_43589 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_SectAddr_or0000_pack_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_regAddr_18_SRINV_43573 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_regAddr_18_CLKINV_43572 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_regAddr_18_CEINV_43571 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_N25 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_iRxByteCE_or000055_43608 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMOSI_not0001 : STD_LOGIC; 
  signal XLXN_118 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_12_mux0007 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_1_mux0004 : STD_LOGIC; 
  signal XLXI_27_N103 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FSize_0_and0000_pack_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_State_16_DXMUX_43719 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_NextState_16_11_43716 : STD_LOGIC; 
  signal XLXI_27_N41_pack_2 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_State_16_SRINV_43704 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_State_16_CLKINV_43703 : STD_LOGIC; 
  signal XLXI_27_N69 : STD_LOGIC; 
  signal XLXI_27_N59 : STD_LOGIC; 
  signal XLXI_27_N67 : STD_LOGIC; 
  signal XLXI_27_N61 : STD_LOGIC; 
  signal XLXI_27_N190 : STD_LOGIC; 
  signal XLXI_27_N192 : STD_LOGIC; 
  signal N134 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mmux_Period_19_35_43810 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_11_mux0010 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_2_mux0002 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_6_mux0006 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_2_mux0003 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_8_mux0002 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_2_mux0004 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_11_mux0008 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_2_mux0005 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_6_mux0005 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_2_mux0009 : STD_LOGIC; 
  signal XLXI_27_N127 : STD_LOGIC; 
  signal XLXI_27_N130 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_not0003_inv : STD_LOGIC; 
  signal XLXI_27_XLXI_89_cntBytes_not0002 : STD_LOGIC; 
  signal XLXI_27_N178 : STD_LOGIC; 
  signal XLXI_27_N174 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Stop_DYMUX_44019 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Stop_BYINV_44018 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Stop_SRINV_44017 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Stop_CLKINV_44016 : STD_LOGIC; 
  signal XLXI_34_PS_Samp_cmp_eq00009_44033 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXN_53 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_SCK_THL_pack_1 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_10_mux0008 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_3_mux0001 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_11_mux0011 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_3_mux0002 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_4_mux0005 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_3_mux0005 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_8_mux0006 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_3_mux0006 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_11_mux0005 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_3_mux0007 : STD_LOGIC; 
  signal XLXI_27_N124 : STD_LOGIC; 
  signal XLXI_27_N121 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FIFO_Full512_50M_DYMUX_44209 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_FIFO_Full512_50M_CLKINV_44207 : STD_LOGIC; 
  signal XLXI_27_N236 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt32_or0000 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0003_1_mand : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt32_or0001_pack_1 : STD_LOGIC; 
  signal XLXI_31_FileReader_Tone_Char_1_DXMUX_44276 : STD_LOGIC; 
  signal XLXI_31_FileReader_Tone_Char_1_DYMUX_44270 : STD_LOGIC; 
  signal XLXI_31_FileReader_Tone_Char_1_CLKINV_44268 : STD_LOGIC; 
  signal XLXI_31_FileReader_Tone_Char_1_CEINV_44267 : STD_LOGIC; 
  signal XLXI_31_FileReader_Tone_Char_3_DXMUX_44296 : STD_LOGIC; 
  signal XLXI_31_FileReader_Tone_Char_3_DYMUX_44290 : STD_LOGIC; 
  signal XLXI_31_FileReader_Tone_Char_3_CLKINV_44288 : STD_LOGIC; 
  signal XLXI_31_FileReader_Tone_Char_3_CEINV_44287 : STD_LOGIC; 
  signal XLXI_31_FileReader_Tone_Char_5_DXMUX_44316 : STD_LOGIC; 
  signal XLXI_31_FileReader_Tone_Char_5_DYMUX_44310 : STD_LOGIC; 
  signal XLXI_31_FileReader_Tone_Char_5_CLKINV_44308 : STD_LOGIC; 
  signal XLXI_31_FileReader_Tone_Char_5_CEINV_44307 : STD_LOGIC; 
  signal XLXI_31_FileReader_Tone_Char_7_DXMUX_44336 : STD_LOGIC; 
  signal XLXI_31_FileReader_Tone_Char_7_DYMUX_44330 : STD_LOGIC; 
  signal XLXI_31_FileReader_Tone_Char_7_CLKINV_44328 : STD_LOGIC; 
  signal XLXI_31_FileReader_Tone_Char_7_CEINV_44327 : STD_LOGIC; 
  signal XLXI_33_Cnt_0_DXMUX_44365 : STD_LOGIC; 
  signal XLXI_33_Cnt_0_DYMUX_44359 : STD_LOGIC; 
  signal XLXI_33_Cnt_0_SRINV_44349 : STD_LOGIC; 
  signal XLXI_33_Cnt_0_CLKINV_44348 : STD_LOGIC; 
  signal XLXI_27_N45 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_and00024_44384 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_mux0002_9_123_44415 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_and0012 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_mux0002_9_1119_44439 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_and0014 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_4_0_44451 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt512_and0000_44475 : STD_LOGIC; 
  signal XLXI_27_N4_pack_1 : STD_LOGIC; 
  signal XLXI_33_DATASys_11_DXMUX_44493 : STD_LOGIC; 
  signal XLXI_33_DATASys_11_DYMUX_44487 : STD_LOGIC; 
  signal XLXI_33_DATASys_11_CLKINV_44485 : STD_LOGIC; 
  signal XLXI_33_DATASys_11_CEINV_44484 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Res_Busy_qBusyInt_DYMUX_44505 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Res_Busy_qBusyInt_BYINV_44504 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Res_Busy_qBusyInt_SRINV_44503 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Res_Busy_qBusyInt_CLKINV_44502 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Res_Busy_qBusyExt_DYMUX_44515 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Res_Busy_qBusyExt_CLKINV_44513 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Res_DO_CE_DInToggle_SR_1_DXMUX_44531 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Res_DO_CE_DInToggle_SR_1_DYMUX_44526 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Res_DO_CE_DInToggle_SR_1_CLKINV_44524 : STD_LOGIC; 
  signal XLXI_31_FileReader_State_FSM_FFd2_DXMUX_44563 : STD_LOGIC; 
  signal XLXI_31_FileReader_State_FSM_FFd2_In : STD_LOGIC; 
  signal XLXN_153_pack_1 : STD_LOGIC; 
  signal XLXI_31_FileReader_State_FSM_FFd2_SRINV_44545 : STD_LOGIC; 
  signal XLXI_31_FileReader_State_FSM_FFd2_CLKINV_44544 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_8_mux0005 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_4_mux0006 : STD_LOGIC; 
  signal XLXI_33_iBusy_DXMUX_44604 : STD_LOGIC; 
  signal XLXI_33_iBusy_BXINV_44603 : STD_LOGIC; 
  signal XLXI_33_iBusy_REVUSED_44602 : STD_LOGIC; 
  signal XLXI_33_iBusy_SRINV_44600 : STD_LOGIC; 
  signal XLXI_33_iBusy_CLKINV_44599 : STD_LOGIC; 
  signal XLXI_33_iBusy_CEINV_44598 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_B_3_DXMUX_44639 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_B_mux0000_3_Q_44636 : STD_LOGIC; 
  signal N144_pack_2 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_B_3_CLKINV_44624 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_B_3_CEINV_44623 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_not000131_44665 : STD_LOGIC; 
  signal XLXI_27_N106 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_B_5_DXMUX_44696 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_B_mux0000_5_Q_44693 : STD_LOGIC; 
  signal N126_pack_2 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_B_5_CLKINV_44680 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_B_5_CEINV_44679 : STD_LOGIC; 
  signal XLXI_33_N4 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_B_7_DXMUX_44741 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_B_mux0000_7_Q_44738 : STD_LOGIC; 
  signal N128_pack_2 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_B_7_CLKINV_44725 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_B_7_CEINV_44724 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_N40 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_ffFAT32n16_and0000 : STD_LOGIC; 
  signal XLXI_34_PS_ClkHL : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_9_mux0002 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Tone_3_102_44796 : STD_LOGIC; 
  signal N182 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Tone_3_130_44820 : STD_LOGIC; 
  signal N158 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Tone_3_125_44844 : STD_LOGIC; 
  signal XLXI_31_XLXI_4_state_9_DXMUX_44884 : STD_LOGIC; 
  signal XLXI_31_XLXI_4_next_state_2_bdd0_pack_1 : STD_LOGIC; 
  signal XLXI_31_XLXI_4_state_9_SRINV_44869 : STD_LOGIC; 
  signal XLXI_31_XLXI_4_state_9_CLKINV_44868 : STD_LOGIC; 
  signal XLXI_31_XLXI_4_state_9_CEINV_44867 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_10_mux0003 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_5_mux0006 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_7_mux0004 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_5_mux0009 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_0_DYMUX_44945 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_0_CLKINV_44943 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrRootDir_0_CEINV_44942 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_or0004_LOGIC_ONE_44976 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_or0004_CYINIT_44975 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_or0004_CYSELF_44969 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_RET_mux0000_11_11_wg_lut_6_Q_44968 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_or0004_pack_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_SCK_TLH1_DYMUX_44984 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_SCK_TLH1_SRINV_44982 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_SCK_TLH1_CLKINV_44981 : STD_LOGIC; 
  signal N184 : STD_LOGIC; 
  signal N26 : STD_LOGIC; 
  signal XLXI_31_XLXI_27_File_Source_Selected_not0001 : STD_LOGIC; 
  signal XLXI_31_XLXI_27_File_Source_Selected_and0000 : STD_LOGIC; 
  signal XLXI_27_N96 : STD_LOGIC; 
  signal XLXI_27_N94 : STD_LOGIC; 
  signal XLXI_27_N184 : STD_LOGIC; 
  signal XLXI_27_N186 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Res_Busy_BusyExt_and0000 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_7_mux0000 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_6_mux0003 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Res_DO_CE_DInToggle_DYMUX_45128 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Res_DO_CE_DInToggle_CLKINV_45126 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Res_DO_CE_DInToggle_CEINV_45125 : STD_LOGIC; 
  signal XLXN_152 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_WORD_11_DXMUX_45160 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_WORD_11_DYMUX_45154 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_WORD_11_CLKINV_45152 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_WORD_11_CEINV_45151 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_WORD_13_DXMUX_45180 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_WORD_13_DYMUX_45174 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_WORD_13_CLKINV_45172 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_WORD_13_CEINV_45171 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_WORD_15_DXMUX_45200 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_WORD_15_DYMUX_45194 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_WORD_15_CLKINV_45192 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_WORD_15_CEINV_45191 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_4_20_45226 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_2_14_45218 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_6_19_45250 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_2_19_45242 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_7_19_45274 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_4_15_45266 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_7_14_45298 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_6_14_45291 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrClus0_not000114_45322 : STD_LOGIC; 
  signal XLXI_27_N207 : STD_LOGIC; 
  signal XLXI_27_N118 : STD_LOGIC; 
  signal XLXI_27_N115 : STD_LOGIC; 
  signal XLXI_27_N90 : STD_LOGIC; 
  signal XLXI_27_N88 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMISO_and0000 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_SCK_TLH_pack_1 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_15_mux0008 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_7_mux0003 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_18_mux0002 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_7_mux0006 : STD_LOGIC; 
  signal XLXI_27_N166 : STD_LOGIC; 
  signal XLXI_27_N168 : STD_LOGIC; 
  signal XLXI_33_ResStart_DInToggle_DYMUX_45476 : STD_LOGIC; 
  signal XLXI_33_ResStart_DInToggle_CLKINV_45474 : STD_LOGIC; 
  signal XLXI_33_ResStart_DInToggle_CEINV_45473 : STD_LOGIC; 
  signal XLXI_34_iDO_Rdy : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mrom_rom00003 : STD_LOGIC; 
  signal N174 : STD_LOGIC; 
  signal N162 : STD_LOGIC; 
  signal N4 : STD_LOGIC; 
  signal N6 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_not0003_inv : STD_LOGIC; 
  signal XLXI_31_XLXI_28_N11_pack_1 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_not0002 : STD_LOGIC; 
  signal XLXI_31_XLXI_28_Current_Oct_Num_not000224_pack_1 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_15_mux0002 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_8_mux0004 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_9_mux0004 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_8_mux0007 : STD_LOGIC; 
  signal XLXI_33_Cnt_or0000 : STD_LOGIC; 
  signal XLXI_33_CmdSys_and0000 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_12_mux0009 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_10_mux0000 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_11_mux0006 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_10_mux0005 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_11_mux0001 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_10_mux0006 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_adrRd_or0000 : STD_LOGIC; 
  signal XLXI_34_ResDORdy_DInToggle_DYMUX_45764 : STD_LOGIC; 
  signal XLXI_34_ResDORdy_DInToggle_CLKINV_45762 : STD_LOGIC; 
  signal XLXI_34_ResDORdy_DInToggle_CEINV_45761 : STD_LOGIC; 
  signal N164_pack_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_DO_1_DXMUX_45808 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_DO_1_DYMUX_45802 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_DO_1_CLKINV_45800 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_DO_1_CEINV_45799 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_DO_3_DXMUX_45828 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_DO_3_DYMUX_45822 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_DO_3_CLKINV_45820 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_DO_3_CEINV_45819 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_DO_5_DXMUX_45848 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_DO_5_DYMUX_45842 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_DO_5_CLKINV_45840 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_DO_5_CEINV_45839 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_DO_7_DXMUX_45868 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_DO_7_DYMUX_45862 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_DO_7_CLKINV_45860 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_DO_7_CEINV_45859 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_31_DXMUX_45900 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_31_FXMUX_45899 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_0_2_pack_2 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_31_CLKINV_45883 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_30_DXMUX_45931 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_30_FXMUX_45930 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_1_2_pack_2 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_30_CLKINV_45914 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_29_DXMUX_45962 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_29_FXMUX_45961 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_2_2_pack_2 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_29_CLKINV_45945 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_28_DXMUX_45993 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_28_FXMUX_45992 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_3_2_pack_2 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_28_CLKINV_45976 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_27_DXMUX_46024 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_27_FXMUX_46023 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_4_2_pack_2 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_27_CLKINV_46007 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_26_DXMUX_46055 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_26_FXMUX_46054 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_5_2_pack_2 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_26_CLKINV_46038 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_25_DXMUX_46086 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_25_FXMUX_46085 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_6_2_pack_2 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_25_CLKINV_46069 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_24_DXMUX_46117 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_24_FXMUX_46116 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_7_2_pack_2 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_24_CLKINV_46100 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_23_DXMUX_46148 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_23_FXMUX_46147 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_8_2_pack_2 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_23_CLKINV_46131 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_22_DXMUX_46179 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_22_FXMUX_46178 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_9_2_pack_2 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_22_CLKINV_46162 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_divSCK_4_DXMUX_46209 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_Result_4_1_46206 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_Result_4_1_bdd0_pack_2 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_divSCK_4_CLKINV_46192 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_cntSCK_4_DXMUX_46243 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_Result_4_bdd0_pack_2 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_cntSCK_4_SRINV_46226 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_cntSCK_4_CLKINV_46225 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_cntSCK_4_CEINV_46224 : STD_LOGIC; 
  signal XLXI_31_XLXI_4_state_6_DXMUX_46279 : STD_LOGIC; 
  signal XLXI_31_XLXI_4_next_state_10_bdd4_pack_1 : STD_LOGIC; 
  signal XLXI_31_XLXI_4_state_6_SRINV_46264 : STD_LOGIC; 
  signal XLXI_31_XLXI_4_state_6_CLKINV_46263 : STD_LOGIC; 
  signal XLXI_31_XLXI_4_state_6_CEINV_46262 : STD_LOGIC; 
  signal XLXI_31_XLXI_4_state_8_DXMUX_46315 : STD_LOGIC; 
  signal XLXI_31_XLXI_4_next_state_11_bdd4_pack_1 : STD_LOGIC; 
  signal XLXI_31_XLXI_4_state_8_SRINV_46300 : STD_LOGIC; 
  signal XLXI_31_XLXI_4_state_8_CLKINV_46299 : STD_LOGIC; 
  signal XLXI_31_XLXI_4_state_8_CEINV_46298 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_21_0_46342 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_10_0_46333 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_20_0_46366 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_11_0_46357 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_19_0_46390 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_12_0_46381 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_18_0_46414 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_13_0_46405 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_17_0_46438 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_14_0_46429 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_16_0_46462 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_15_0_46453 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_15_mux0001 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_9_mux0001 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_PrevSCK_DYMUX_46494 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_PrevSCK_CLKINV_46492 : STD_LOGIC; 
  signal N136 : STD_LOGIC; 
  signal XLXI_31_FileReader_N27_pack_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Res_Busy_BusyExt_DXMUX_46534 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Res_Busy_BusyExt_BXINV_46533 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Res_Busy_BusyExt_REVUSED_46532 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Res_Busy_BusyExt_SRINV_46530 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Res_Busy_BusyExt_CLKINV_46529 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Res_Busy_BusyExt_CEINV_46528 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_16_mux0004 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_9_mux0006 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0003_8_mand : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_regMISO_1_DXMUX_46592 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_regMISO_1_DYMUX_46586 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_regMISO_1_CLKINV_46584 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_regMISO_1_CEINV_46583 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_regMISO_3_DXMUX_46612 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_regMISO_3_DYMUX_46606 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_regMISO_3_CLKINV_46604 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_regMISO_3_CEINV_46603 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_regMISO_5_DXMUX_46632 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_regMISO_5_DYMUX_46626 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_regMISO_5_CLKINV_46624 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_regMISO_5_CEINV_46623 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_regMISO_7_DXMUX_46652 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_regMISO_7_DYMUX_46646 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_regMISO_7_CLKINV_46644 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_regMISO_7_CEINV_46643 : STD_LOGIC; 
  signal XLXI_33_ResStart_DInToggle_SR_1_DXMUX_46669 : STD_LOGIC; 
  signal XLXI_33_ResStart_DInToggle_SR_1_DYMUX_46664 : STD_LOGIC; 
  signal XLXI_33_ResStart_DInToggle_SR_1_CLKINV_46662 : STD_LOGIC; 
  signal XLXI_27_N63 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_Full512_mux0000232_46706 : STD_LOGIC; 
  signal XLXI_27_XLXI_89_Full512_mux000021 : STD_LOGIC; 
  signal XLXI_27_N34 : STD_LOGIC; 
  signal XLXI_27_N152 : STD_LOGIC; 
  signal XLXI_31_FileReader_Octave_Char_1_DXMUX_46748 : STD_LOGIC; 
  signal XLXI_31_FileReader_Octave_Char_1_DYMUX_46742 : STD_LOGIC; 
  signal XLXI_31_FileReader_Octave_Char_1_CLKINV_46740 : STD_LOGIC; 
  signal XLXI_31_FileReader_Octave_Char_1_CEINV_46739 : STD_LOGIC; 
  signal XLXI_31_FileReader_Octave_Char_3_DXMUX_46768 : STD_LOGIC; 
  signal XLXI_31_FileReader_Octave_Char_3_DYMUX_46762 : STD_LOGIC; 
  signal XLXI_31_FileReader_Octave_Char_3_CLKINV_46760 : STD_LOGIC; 
  signal XLXI_31_FileReader_Octave_Char_3_CEINV_46759 : STD_LOGIC; 
  signal XLXI_31_FileReader_Octave_Char_5_DXMUX_46788 : STD_LOGIC; 
  signal XLXI_31_FileReader_Octave_Char_5_DYMUX_46782 : STD_LOGIC; 
  signal XLXI_31_FileReader_Octave_Char_5_CLKINV_46780 : STD_LOGIC; 
  signal XLXI_31_FileReader_Octave_Char_5_CEINV_46779 : STD_LOGIC; 
  signal N92 : STD_LOGIC; 
  signal N86 : STD_LOGIC; 
  signal XLXI_31_FileReader_Octave_Char_7_DXMUX_46832 : STD_LOGIC; 
  signal XLXI_31_FileReader_Octave_Char_7_DYMUX_46826 : STD_LOGIC; 
  signal XLXI_31_FileReader_Octave_Char_7_CLKINV_46824 : STD_LOGIC; 
  signal XLXI_31_FileReader_Octave_Char_7_CEINV_46823 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_24_DXMUX_46865 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_mux0002_7_133 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_mux0002_7_111_pack_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_24_SRINV_46850 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_24_CLKINV_46849 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Tone_1_1 : STD_LOGIC; 
  signal N176_pack_1 : STD_LOGIC; 
  signal XLXI_31_XLXI_27_File_Source_Selected_DYMUX_46903 : STD_LOGIC; 
  signal XLXI_31_XLXI_27_File_Source_Selected_BYINV_46902 : STD_LOGIC; 
  signal XLXI_31_XLXI_27_File_Source_Selected_SRINV_46901 : STD_LOGIC; 
  signal XLXI_31_XLXI_27_File_Source_Selected_CLKINV_46900 : STD_LOGIC; 
  signal XLXI_31_XLXI_27_File_Source_Selected_CEINV_46899 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_SCK_T_inv : STD_LOGIC; 
  signal XLXI_31_XLXI_22_N64 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_12_mux0008 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_regMISO_1_1_DYMUX_46952 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_regMISO_1_1_CLKINV_46950 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_regMISO_1_1_CEINV_46949 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_regMISO_3_1_DYMUX_46964 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_regMISO_3_1_CLKINV_46962 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_regMISO_3_1_CEINV_46961 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_regMISO_4_1_DYMUX_46976 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_regMISO_4_1_CLKINV_46974 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_regMISO_4_1_CEINV_46973 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_21_DXMUX_47008 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_21_FXMUX_47007 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_10_2_pack_2 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_21_CLKINV_46991 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_20_DXMUX_47039 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_20_FXMUX_47038 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_11_2_pack_2 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_20_CLKINV_47022 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_19_DXMUX_47070 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_19_FXMUX_47069 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_12_2_pack_2 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_19_CLKINV_47053 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_15_2_47095 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_20_2_47087 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_18_DXMUX_47125 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_18_FXMUX_47124 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_13_2_pack_2 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_18_CLKINV_47108 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_16_2_47150 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_21_2_47142 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_17_DXMUX_47180 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_17_FXMUX_47179 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_14_2_pack_2 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_17_CLKINV_47163 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_17_2_47205 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_22_2_47197 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Res_Go_DInToggle_DYMUX_47215 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Res_Go_DInToggle_CLKINV_47213 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Res_Go_DInToggle_CEINV_47212 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_18_2_47241 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_24_2_47233 : STD_LOGIC; 
  signal N59 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_19_2_47258 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt32_0_DXMUX_47295 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt32_0_DYMUX_47288 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt32_0_SRINV_47278 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt32_0_CLKINV_47277 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_cnt32_0_CEINV_47276 : STD_LOGIC; 
  signal XLXN_119_DYMUX_47308 : STD_LOGIC; 
  signal XLXN_119_CLKINV_47306 : STD_LOGIC; 
  signal XLXN_119_CEINV_47305 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_State_2_DXMUX_47341 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_NextState_2_11_47338 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_NextState_cmp_eq0000_pack_2 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_State_2_SRINV_47326 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_State_2_CLKINV_47325 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_NextState_and000012_47367 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_NextState_cmp_eq000312_47360 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_State_18_DXMUX_47398 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_NextState_18_11 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_NextState_cmp_eq000412_pack_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_State_18_SRINV_47383 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_State_18_CLKINV_47382 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_NextState_cmp_eq00044_47424 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_NextState_cmp_eq000325_47417 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_NextState_cmp_eq0005 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_NextState_cmp_eq000031_pack_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_cmp_ne0006 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMISO_1_DXMUX_47478 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMISO_1_DYMUX_47472 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMISO_1_CLKINV_47470 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMISO_1_CEINV_47469 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMISO_3_DXMUX_47498 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMISO_3_DYMUX_47492 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMISO_3_CLKINV_47490 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMISO_3_CEINV_47489 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMISO_5_DXMUX_47518 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMISO_5_DYMUX_47512 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMISO_5_CLKINV_47510 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMISO_5_CEINV_47509 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMISO_7_DXMUX_47538 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMISO_7_DYMUX_47532 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMISO_7_CLKINV_47530 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_2_regMISO_7_CEINV_47529 : STD_LOGIC; 
  signal XLXI_34_ResDORdy_prevDIn_DYMUX_47548 : STD_LOGIC; 
  signal XLXI_34_ResDORdy_prevDIn_CLKINV_47546 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_5_0_47573 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_6_0_47597 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_and0021125_47609 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_and0021149_47621 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_and0021158_47633 : STD_LOGIC; 
  signal XLXI_33_DATASys_5_DXMUX_47651 : STD_LOGIC; 
  signal XLXI_33_DATASys_5_DYMUX_47645 : STD_LOGIC; 
  signal XLXI_33_DATASys_5_CLKINV_47643 : STD_LOGIC; 
  signal XLXI_33_DATASys_5_CEINV_47642 : STD_LOGIC; 
  signal XLXI_33_DATASys_7_DXMUX_47671 : STD_LOGIC; 
  signal XLXI_33_DATASys_7_DYMUX_47665 : STD_LOGIC; 
  signal XLXI_33_DATASys_7_CLKINV_47663 : STD_LOGIC; 
  signal XLXI_33_DATASys_7_CEINV_47662 : STD_LOGIC; 
  signal XLXI_33_DATASys_9_DXMUX_47691 : STD_LOGIC; 
  signal XLXI_33_DATASys_9_DYMUX_47685 : STD_LOGIC; 
  signal XLXI_33_DATASys_9_CLKINV_47683 : STD_LOGIC; 
  signal XLXI_33_DATASys_9_CEINV_47682 : STD_LOGIC; 
  signal XLXI_34_cntMod11_0_DXMUX_47723 : STD_LOGIC; 
  signal XLXI_34_cntMod11_0_DYMUX_47716 : STD_LOGIC; 
  signal XLXI_34_Result_1_2 : STD_LOGIC; 
  signal XLXI_34_cntMod11_0_SRINV_47706 : STD_LOGIC; 
  signal XLXI_34_cntMod11_0_CLKINV_47705 : STD_LOGIC; 
  signal XLXI_34_cntMod11_0_CEINV_47704 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mrom_rom00009 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Mrom_rom00006 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Tone_3_72_47774 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_14_mux0004 : STD_LOGIC; 
  signal N124 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_14_mux0006 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Sample_Rdy_not0001 : STD_LOGIC; 
  signal XLXI_31_XLXI_25_Next_8b_Sample_and00012_pack_1 : STD_LOGIC; 
  signal XLXI_31_FileReader_State_FSM_FFd10_DXMUX_47853 : STD_LOGIC; 
  signal XLXI_31_FileReader_State_cmp_eq0006 : STD_LOGIC; 
  signal XLXN_154_pack_1 : STD_LOGIC; 
  signal XLXI_31_FileReader_State_FSM_FFd10_SRINV_47837 : STD_LOGIC; 
  signal XLXI_31_FileReader_State_FSM_FFd10_CLKINV_47836 : STD_LOGIC; 
  signal N2 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Res_DO_CE_DIn_SR_1_DXMUX_47904 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Res_DO_CE_DIn_SR_1_FXMUX_47903 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_DO_CE_50M : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Res_DO_CE_DIn_SR_1_DYMUX_47891 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Res_DO_CE_DIn_SR_1_CLKINV_47889 : STD_LOGIC; 
  signal N44 : STD_LOGIC; 
  signal N40 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_theCnt_or0000 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXN_1_pack_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_State_14_DYMUX_47965 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_State_14_SRINV_47963 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_State_14_CLKINV_47962 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_State_14_CEINV_47961 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_State_19_DXMUX_47983 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_State_19_BXINV_47982 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_State_19_REVUSED_47981 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_State_19_SRINV_47979 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_State_19_CLKINV_47978 : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_State_19_CEINV_47977 : STD_LOGIC; 
  signal XLXI_31_FileReader_N4 : STD_LOGIC; 
  signal N122_pack_1 : STD_LOGIC; 
  signal XLXI_34_ByteRdy_DXMUX_48042 : STD_LOGIC; 
  signal XLXI_34_ByteRdy_and0000_48039 : STD_LOGIC; 
  signal XLXI_34_N6_pack_1 : STD_LOGIC; 
  signal XLXI_34_ByteRdy_SRINV_48025 : STD_LOGIC; 
  signal XLXI_34_ByteRdy_CLKINV_48024 : STD_LOGIC; 
  signal N42 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_16_mux0005 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_15_mux0010 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_WORD_1_DXMUX_48098 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_WORD_1_DYMUX_48092 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_WORD_1_CLKINV_48090 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_WORD_1_CEINV_48089 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_WORD_3_DXMUX_48118 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_WORD_3_DYMUX_48112 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_WORD_3_CLKINV_48110 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_WORD_3_CEINV_48109 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_WORD_5_DXMUX_48138 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_WORD_5_DYMUX_48132 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_WORD_5_CLKINV_48130 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_WORD_5_CEINV_48129 : STD_LOGIC; 
  signal XLXN_116_1_DXMUX_48158 : STD_LOGIC; 
  signal XLXN_116_1_DYMUX_48152 : STD_LOGIC; 
  signal XLXN_116_1_CLKINV_48150 : STD_LOGIC; 
  signal XLXN_116_1_CEINV_48149 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_WORD_7_DXMUX_48178 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_WORD_7_DYMUX_48172 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_WORD_7_CLKINV_48170 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_WORD_7_CEINV_48169 : STD_LOGIC; 
  signal XLXN_116_3_DXMUX_48198 : STD_LOGIC; 
  signal XLXN_116_3_DYMUX_48192 : STD_LOGIC; 
  signal XLXN_116_3_CLKINV_48190 : STD_LOGIC; 
  signal XLXN_116_3_CEINV_48189 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_WORD_9_DXMUX_48218 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_WORD_9_DYMUX_48212 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_WORD_9_CLKINV_48210 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_WORD_9_CEINV_48209 : STD_LOGIC; 
  signal XLXN_116_5_DXMUX_48238 : STD_LOGIC; 
  signal XLXN_116_5_DYMUX_48232 : STD_LOGIC; 
  signal XLXN_116_5_CLKINV_48230 : STD_LOGIC; 
  signal XLXN_116_5_CEINV_48229 : STD_LOGIC; 
  signal XLXN_116_7_DXMUX_48258 : STD_LOGIC; 
  signal XLXN_116_7_DYMUX_48252 : STD_LOGIC; 
  signal XLXN_116_7_CLKINV_48250 : STD_LOGIC; 
  signal XLXN_116_7_CEINV_48249 : STD_LOGIC; 
  signal XLXI_34_reg11b_10_DXMUX_48278 : STD_LOGIC; 
  signal XLXI_34_reg11b_10_DYMUX_48272 : STD_LOGIC; 
  signal XLXI_34_reg11b_10_CLKINV_48270 : STD_LOGIC; 
  signal XLXI_34_reg11b_10_CEINV_48269 : STD_LOGIC; 
  signal XLXI_34_qPS_Clk_Prev_DYMUX_48288 : STD_LOGIC; 
  signal XLXI_34_qPS_Clk_Prev_CLKINV_48286 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_16_mux0010 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_N62 : STD_LOGIC; 
  signal XLXI_27_N176 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_9_0_48349 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_0_0_48340 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_8_0_48373 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_1_0_48364 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_23_2_48397 : STD_LOGIC; 
  signal XLXI_31_FileReader_N5_pack_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_7_0_48421 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_2_0_48412 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_0_DXMUX_48451 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_0_FXMUX_48450 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_0_5_pack_1 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_0_CLKINV_48434 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_4_0_48476 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_adrSec_mux0002_3_0_48467 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_25_19_48488 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_mux0000_24_3 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_Res_DO_CE_DInToggle_cmp_eq0000 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_RET_mux0000_19_20_48536 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_RET_mux0000_19_11_pack_1 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_mux0002_23_10_48548 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_State_mux0002_7_131_48560 : STD_LOGIC; 
  signal XLXI_31_XLXI_27_state_0_DXMUX_48593 : STD_LOGIC; 
  signal XLXI_31_XLXI_27_next_state : STD_LOGIC; 
  signal N10_pack_3 : STD_LOGIC; 
  signal XLXI_31_XLXI_27_state_0_SRINV_48578 : STD_LOGIC; 
  signal XLXI_31_XLXI_27_state_0_CLKINV_48577 : STD_LOGIC; 
  signal XLXI_31_XLXI_27_state_0_CEINV_48576 : STD_LOGIC; 
  signal N150 : STD_LOGIC; 
  signal XLXI_31_XLXI_22_Period_17_mux0003 : STD_LOGIC; 
  signal N22 : STD_LOGIC; 
  signal XLXI_34_qPS_Clk_DYMUX_48642 : STD_LOGIC; 
  signal XLXI_34_qPS_Clk_CLKINV_48640 : STD_LOGIC; 
  signal XLXI_34_qPS_Clk_CEINV_48639 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_NextState_cmp_ne0007 : STD_LOGIC; 
  signal XLXI_27_XLXI_90_N87_pack_1 : STD_LOGIC; 
  signal Tone_1_OBUF_pack_1 : STD_LOGIC; 
  signal XLXI_31_FileReader_Playing_Time_and0000110_48704 : STD_LOGIC; 
  signal XLXI_33_ResStart_DIn_SR_1_DXMUX_48719 : STD_LOGIC; 
  signal XLXI_33_ResStart_DIn_SR_1_DYMUX_48714 : STD_LOGIC; 
  signal XLXI_33_ResStart_DIn_SR_1_CLKINV_48712 : STD_LOGIC; 
  signal XLXI_34_ResDORdy_qDIn_DYMUX_48728 : STD_LOGIC; 
  signal XLXI_34_ResDORdy_qDIn_CLKINV_48726 : STD_LOGIC; 
  signal XLXI_34_cnt5b_0_DXMUX_48759 : STD_LOGIC; 
  signal XLXI_34_cnt5b_0_DYMUX_48752 : STD_LOGIC; 
  signal XLXI_34_cnt5b_0_SRINV_48742 : STD_LOGIC; 
  signal XLXI_34_cnt5b_0_CLKINV_48741 : STD_LOGIC; 
  signal XLXI_34_cnt5b_0_CEINV_48740 : STD_LOGIC; 
  signal Tone_4_OUTPUT_OFF_O1INV_28463 : STD_LOGIC; 
  signal Tone_5_OUTPUT_OFF_O1INV_28471 : STD_LOGIC; 
  signal Tone_6_OUTPUT_OFF_O1INV_28479 : STD_LOGIC; 
  signal Tone_7_OUTPUT_OFF_O1INV_28487 : STD_LOGIC; 
  signal DAC_CLR_OUTPUT_OFF_O1INV_28587 : STD_LOGIC; 
  signal NlwBufferSignal_XLXI_27_XLXI_90_adrSec_share0000_12_GAND_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_XLXI_27_XLXI_90_adrSec_share0000_12_GAND_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_XLXI_27_XLXI_90_adrSec_share0000_14_FAND_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_XLXI_27_XLXI_90_adrSec_share0000_14_FAND_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_XLXI_27_XLXI_90_adrSec_share0000_14_GAND_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_XLXI_27_XLXI_90_adrSec_share0000_14_GAND_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_XLXI_27_XLXI_90_adrSec_share0000_16_FAND_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_XLXI_27_XLXI_90_adrSec_share0000_16_FAND_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_XLXI_27_XLXI_90_adrSec_share0000_16_GAND_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_XLXI_27_XLXI_90_adrSec_share0000_16_GAND_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_XLXI_27_XLXI_90_adrSec_share0000_18_FAND_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_XLXI_27_XLXI_90_adrSec_share0000_18_FAND_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_XLXI_27_XLXI_90_adrSec_share0000_18_GAND_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_XLXI_27_XLXI_90_adrSec_share0000_18_GAND_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_XLXI_27_XLXI_90_adrSec_share0000_20_FAND_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_XLXI_27_XLXI_90_adrSec_share0000_20_FAND_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_XLXI_27_XLXI_90_adrSec_share0000_20_GAND_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_XLXI_27_XLXI_90_adrSec_share0000_20_GAND_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult0001_A_15_Q : STD_LOGIC; 
  signal NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult0001_A_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult0001_A_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult0001_A_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult0001_A_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult00011_A_17_Q : STD_LOGIC; 
  signal NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult00011_A_16_Q : STD_LOGIC; 
  signal NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult00011_A_15_Q : STD_LOGIC; 
  signal NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult00011_A_14_Q : STD_LOGIC; 
  signal NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult00011_A_12_Q : STD_LOGIC; 
  signal NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult00011_A_10_Q : STD_LOGIC; 
  signal NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult00011_A_8_Q : STD_LOGIC; 
  signal NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult00011_A_7_Q : STD_LOGIC; 
  signal NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult00011_A_6_Q : STD_LOGIC; 
  signal NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult00011_A_4_Q : STD_LOGIC; 
  signal NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult00011_A_2_Q : STD_LOGIC; 
  signal VCC : STD_LOGIC; 
  signal GND : STD_LOGIC; 
  signal XLXI_27_XLXI_86_XLXI_1_regMISO : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal XLXI_27_XLXI_90_FSize : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal XLXI_27_XLXI_90_State : STD_LOGIC_VECTOR ( 30 downto 0 ); 
  signal XLXI_27_XLXI_90_adrClus0 : STD_LOGIC_VECTOR ( 22 downto 0 ); 
  signal XLXI_27_XLXI_90_adrFAT : STD_LOGIC_VECTOR ( 22 downto 0 ); 
  signal XLXI_27_XLXI_86_XLXI_1_State : STD_LOGIC_VECTOR ( 20 downto 0 ); 
  signal XLXI_27_XLXI_86_XLXI_2_State : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal XLXI_27_XLXI_86_XLXI_2_regMOSI : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal XLXI_27_XLXI_86_XLXI_2_divSCK : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal XLXI_27_XLXI_86_XLXI_1_theCnt : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal XLXI_27_XLXI_86_XLXI_2_cntSCK : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal XLXI_31_XLXN_373 : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal XLXI_27_XLXI_90_Res_Go_DIn_SR : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal XLXI_27_XLXI_90_cnt32 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal XLXI_34_cnt5b : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal XLXI_27_XLXI_90_adrFAT_add0000 : STD_LOGIC_VECTOR ( 22 downto 0 ); 
  signal XLXI_27_XLXI_90_WORD : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal XLXI_27_XLXI_90_nrClus : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal XLXI_27_XLXI_89_cntBytes : STD_LOGIC_VECTOR ( 11 downto 0 ); 
  signal XLXI_27_XLXI_90_adrSec : STD_LOGIC_VECTOR ( 22 downto 0 ); 
  signal XLXI_27_XLXI_90_adrSec_share0000 : STD_LOGIC_VECTOR ( 22 downto 0 ); 
  signal XLXI_27_XLXI_90_Res_Go_DInToggle_SR : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal XLXI_31_XLXI_25_Next_8b_Sample_A : STD_LOGIC_VECTOR ( 7 downto 4 ); 
  signal XLXI_31_XLXI_25_Next_8b_Sample_B : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal XLXI_27_XLXI_90_Res_DO_CE_DInToggle_SR : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal XLXI_33_ResStart_DIn_SR : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal XLXI_34_Mcount_cnt5b_cy : STD_LOGIC_VECTOR ( 2 downto 2 ); 
  signal XLXI_27_XLXI_90_adrRootDir : STD_LOGIC_VECTOR ( 22 downto 0 ); 
  signal XLXI_27_XLXI_90_adrClus0_addsub0000 : STD_LOGIC_VECTOR ( 22 downto 1 ); 
  signal XLXI_27_XLXI_90_adrClus0_share0000 : STD_LOGIC_VECTOR ( 22 downto 5 ); 
  signal XLXI_27_XLXI_89_adrWr : STD_LOGIC_VECTOR ( 10 downto 0 ); 
  signal XLXI_27_XLXI_89_Mcount_adrWr_cy : STD_LOGIC_VECTOR ( 8 downto 0 ); 
  signal XLXI_27_XLXI_90_Madd_adrSec_share0000_cy : STD_LOGIC_VECTOR ( 20 downto 0 ); 
  signal XLXN_155 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal XLXI_31_FileReader_Playing_Time_addsub0000 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal XLXI_31_FileReader_mult0000 : STD_LOGIC_VECTOR ( 31 downto 17 ); 
  signal XLXI_34_cnt8b : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal XLXI_31_FileReader_Playing_Time_addsub0001 : STD_LOGIC_VECTOR ( 31 downto 4 ); 
  signal XLXI_27_XLXI_90_FSize_sub0000 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal XLXI_27_XLXI_90_cnt512 : STD_LOGIC_VECTOR ( 8 downto 0 ); 
  signal XLXI_27_XLXI_90_Mcount_cnt512_cy : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal XLXI_31_FileReader_Playing_Time_Counter : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal XLXI_31_FileReader_Playing_Time : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal XLXI_31_XLXI_25_Counter_A : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal XLXI_31_XLXI_25_Counter_A_addsub0000 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal XLXI_27_XLXI_90_Madd_adrFAT_add0000_cy : STD_LOGIC_VECTOR ( 20 downto 0 ); 
  signal XLXI_31_XLXI_25_Counter_B : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal XLXI_31_XLXN_232 : STD_LOGIC_VECTOR ( 21 downto 0 ); 
  signal XLXI_31_XLXN_371 : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal XLXI_31_XLXI_25_Counter_B_addsub0000 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal XLXI_31_XLXI_25_Last_Period : STD_LOGIC_VECTOR ( 21 downto 0 ); 
  signal XLXI_31_XLXI_28_Current_Oct_Num : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal XLXI_31_FileReader_Mmult_mult00000_Madd_cy : STD_LOGIC_VECTOR ( 29 downto 17 ); 
  signal XLXI_31_FileReader_Playing_Time_mult0001 : STD_LOGIC_VECTOR ( 31 downto 17 ); 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_cy : STD_LOGIC_VECTOR ( 29 downto 17 ); 
  signal XLXI_31_FileReader_Playing_Time_mult0000 : STD_LOGIC_VECTOR ( 31 downto 17 ); 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_cy : STD_LOGIC_VECTOR ( 29 downto 17 ); 
  signal XLXI_27_XLXI_89_adrRd : STD_LOGIC_VECTOR ( 10 downto 0 ); 
  signal XLXI_27_XLXI_89_Mcount_adrRd_cy : STD_LOGIC_VECTOR ( 8 downto 0 ); 
  signal XLXI_27_XLXI_90_DO : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal XLXI_31_XLXI_4_state : STD_LOGIC_VECTOR ( 12 downto 1 ); 
  signal XLXI_31_XLXI_27_state : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal XLXI_27_XLXI_86_XLXI_2_NextState : STD_LOGIC_VECTOR ( 3 downto 1 ); 
  signal XLXI_31_FileReader_Tone_Char : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal XLXN_116 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal XLXI_27_XLXI_86_XLXI_1_regAddr : STD_LOGIC_VECTOR ( 31 downto 9 ); 
  signal XLXI_27_XLXI_86_XLXI_2_regMISO : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal XLXI_33_Cnt : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal XLXI_33_regPISO : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal XLXI_33_ResStart_DInToggle_SR : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal XLXI_27_XLXI_89_State : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal XLXI_31_FileReader_Octave_Char : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal XLXI_33_DATASys : STD_LOGIC_VECTOR ( 11 downto 4 ); 
  signal XLXI_34_cntMod11 : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal XLXI_31_XLXI_25_Next_8b_Sample : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal XLXI_34_reg11b : STD_LOGIC_VECTOR ( 10 downto 9 ); 
  signal XLXI_27_XLXI_90_Res_DO_CE_DIn_SR : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal XLXI_27_XLXI_86_XLXI_2_Result : STD_LOGIC_VECTOR ( 5 downto 1 ); 
  signal XLXI_27_XLXI_90_Madd_adrSec_share0000_lut : STD_LOGIC_VECTOR ( 22 downto 0 ); 
  signal XLXI_31_XLXI_25_Next_8b_Sample_A_mux0000 : STD_LOGIC_VECTOR ( 7 downto 4 ); 
  signal XLXI_34_Result : STD_LOGIC_VECTOR ( 4 downto 1 ); 
  signal XLXI_27_XLXI_90_Msub_adrClus0_share0000_lut : STD_LOGIC_VECTOR ( 22 downto 5 ); 
  signal XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_lut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal XLXI_27_XLXI_89_Mcount_adrWr_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_lut : STD_LOGIC_VECTOR ( 16 downto 1 ); 
  signal XLXI_31_FileReader_Madd_Playing_Time_addsub0000_lut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal XLXI_34_Mcount_cnt8b_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut : STD_LOGIC_VECTOR ( 31 downto 6 ); 
  signal XLXI_27_XLXI_90_Msub_FSize_sub0000_lut : STD_LOGIC_VECTOR ( 31 downto 1 ); 
  signal XLXI_27_XLXI_86_XLXI_1_Mcount_theCnt_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal XLXI_27_XLXI_90_Mcount_cnt512_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal XLXI_27_XLXI_90_Mcompar_NextState_cmp_eq0022_lut : STD_LOGIC_VECTOR ( 4 downto 1 ); 
  signal XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal XLXI_27_XLXI_90_Madd_adrFAT_add0000_lut : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal XLXI_27_XLXI_89_Mcount_cntBytes_lut : STD_LOGIC_VECTOR ( 11 downto 0 ); 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_lut : STD_LOGIC_VECTOR ( 26 downto 0 ); 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_lut : STD_LOGIC_VECTOR ( 29 downto 0 ); 
  signal XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_lut : STD_LOGIC_VECTOR ( 10 downto 0 ); 
  signal XLXI_31_XLXI_25_Next_8b_Sample_and0001_wg_lut : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal XLXI_31_XLXI_25_Next_8b_Sample_and0001_wg_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_wg_lut : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_wg_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal XLXI_31_FileReader_Mmult_mult00000_Madd_lut : STD_LOGIC_VECTOR ( 31 downto 17 ); 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_lut : STD_LOGIC_VECTOR ( 31 downto 17 ); 
  signal XLXI_31_FileReader_Playing_Stop_not0001_wg_lut : STD_LOGIC_VECTOR ( 8 downto 0 ); 
  signal XLXI_31_FileReader_Playing_Stop_not0001_wg_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_lut : STD_LOGIC_VECTOR ( 8 downto 1 ); 
  signal XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_lut : STD_LOGIC_VECTOR ( 8 downto 0 ); 
  signal XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal XLXI_27_XLXI_90_Madd_adrRootDir_add0000_lut : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_lut : STD_LOGIC_VECTOR ( 31 downto 17 ); 
  signal XLXI_27_XLXI_89_Mcount_adrRd_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal XLXI_31_XLXI_4_Tone_DUMMY : STD_LOGIC_VECTOR ( 3 downto 2 ); 
  signal XLXI_33_regPISO_mux0000 : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal XLXI_27_XLXI_90_RET_mux0000 : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal XLXI_27_XLXI_90_adrSec_mux0003 : STD_LOGIC_VECTOR ( 22 downto 10 ); 
  signal XLXI_31_FileReader_Playing_Time_mux0000 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal XLXI_27_XLXI_90_adrSec_mux0004 : STD_LOGIC_VECTOR ( 21 downto 13 ); 
  signal XLXI_31_XLXI_4_next_state : STD_LOGIC_VECTOR ( 12 downto 1 ); 
  signal XLXI_34_Mxor_ByteRdy_xor0000_xo : STD_LOGIC_VECTOR ( 5 downto 4 ); 
  signal XLXI_33_Result : STD_LOGIC_VECTOR ( 4 downto 1 ); 
  signal XLXI_31_XLXI_25_Counter_A_mux0001 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal XLXI_31_XLXI_25_Counter_B_mux0002 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal XLXI_27_XLXN_581 : STD_LOGIC_VECTOR ( 22 downto 0 ); 
  signal XLXI_27_XLXI_90_Result : STD_LOGIC_VECTOR ( 3 downto 1 ); 
  signal XLXI_27_XLXI_90_adrClus0_mux0002 : STD_LOGIC_VECTOR ( 22 downto 0 ); 
  signal XLXI_31_XLXI_25_Next_8b_Sample_mux0000 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal XLXI_27_XLXI_90_adrClus0_mux0003 : STD_LOGIC_VECTOR ( 6 downto 5 ); 
  signal NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult0000_A : STD_LOGIC_VECTOR ( 16 downto 0 ); 
  signal NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult00001_A : STD_LOGIC_VECTOR ( 17 downto 0 ); 
  signal NlwBufferSignal_XLXI_31_FileReader_Mmult_mult0000_A : STD_LOGIC_VECTOR ( 16 downto 0 ); 
  signal NlwBufferSignal_XLXI_31_FileReader_Mmult_mult00001_A : STD_LOGIC_VECTOR ( 17 downto 0 ); 
  signal NlwBufferSignal_XLXI_27_XLXI_89_Mram_BRAM_ADDRA : STD_LOGIC_VECTOR ( 10 downto 0 ); 
  signal NlwBufferSignal_XLXI_27_XLXI_89_Mram_BRAM_ADDRB : STD_LOGIC_VECTOR ( 10 downto 0 ); 
  signal NlwBufferSignal_XLXI_27_XLXI_89_Mram_BRAM_DIA : STD_LOGIC_VECTOR ( 7 downto 0 ); 
begin
  NlwRenamedSig_IO_Reset <= Reset;
  XLXI_27_XLXI_90_FSize_5_mux0000_SW0 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X46Y65"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_FSize(5),
      ADR1 => XLXI_27_XLXI_86_XLXI_1_regMISO(5),
      ADR2 => XLXI_27_XLXI_90_N111,
      ADR3 => XLXI_27_XLXI_90_N49,
      O => XLXI_27_N47
    );
  XLXI_27_XLXI_90_adrSec_or0001_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_or0001,
      O => XLXI_27_XLXI_90_adrSec_or0001_0
    );
  XLXI_27_XLXI_90_adrSec_or0001_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N273,
      O => XLXI_27_N273_0
    );
  XLXI_27_XLXI_90_adrSec_mux0004_0_SW0 : X_LUT4
    generic map(
      INIT => X"ABA8",
      LOC => "SLICE_X51Y44"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrClus0(0),
      ADR1 => XLXI_27_XLXI_90_State(11),
      ADR2 => XLXI_27_XLXI_90_State(15),
      ADR3 => XLXI_27_XLXI_90_adrFAT(0),
      O => XLXI_27_N273
    );
  XLXI_27_N334_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N334,
      O => XLXI_27_N334_0
    );
  XLXI_27_XLXI_86_XLXI_2_MOSI1 : X_LUT4
    generic map(
      INIT => X"CFFF",
      LOC => "SLICE_X36Y75"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_86_XLXI_2_regMOSI(7),
      ADR2 => XLXI_27_XLXI_86_XLXI_2_N7,
      ADR3 => XLXI_27_XLXI_86_XLXI_2_State(1),
      O => SDC_MOSI_OBUF_14724
    );
  XLXI_27_XLXI_90_Mcount_cnt32_val_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X46Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Mcount_cnt32_val,
      O => XLXI_27_XLXI_90_Mcount_cnt32_val_0
    );
  XLXI_27_XLXI_90_Mcount_cnt32_val_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X46Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N271,
      O => XLXI_27_N271_0
    );
  XLXI_27_XLXI_90_adrSec_mux0004_1_SW0 : X_LUT4
    generic map(
      INIT => X"FE10",
      LOC => "SLICE_X46Y44"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_State(15),
      ADR1 => XLXI_27_XLXI_90_State(11),
      ADR2 => XLXI_27_XLXI_90_adrFAT(1),
      ADR3 => XLXI_27_XLXI_90_adrClus0(1),
      O => XLXI_27_N271
    );
  XLXI_27_XLXI_86_XLXI_2_divSCK_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y82",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_divSCK_0_BYINV_14765,
      O => XLXI_27_XLXI_86_XLXI_2_divSCK_0_DYMUX_14766
    );
  XLXI_27_XLXI_86_XLXI_2_divSCK_0_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y82",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => XLXI_27_XLXI_86_XLXI_2_divSCK_0_BYINV_14765
    );
  XLXI_27_XLXI_86_XLXI_2_divSCK_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y82",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_divSCK(0),
      O => XLXI_27_XLXI_86_XLXI_2_divSCK_0_SRINV_14764
    );
  XLXI_27_XLXI_86_XLXI_2_divSCK_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y82",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_86_XLXI_2_divSCK_0_CLKINV_14763
    );
  XLXI_27_XLXI_90_cnt32_cst_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X46Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N269,
      O => XLXI_27_N269_0
    );
  XLXI_27_XLXI_90_adrSec_mux0004_2_SW0 : X_LUT4
    generic map(
      INIT => X"CDC8",
      LOC => "SLICE_X46Y45"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_State(11),
      ADR1 => XLXI_27_XLXI_90_adrClus0(2),
      ADR2 => XLXI_27_XLXI_90_State(15),
      ADR3 => XLXI_27_XLXI_90_adrFAT(2),
      O => XLXI_27_N269
    );
  XLXI_27_XLXI_86_XLXI_1_NextState_cmp_eq00007_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X38Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_NextState_cmp_eq00007_14816,
      O => XLXI_27_XLXI_86_XLXI_1_NextState_cmp_eq00007_0
    );
  XLXI_27_XLXI_86_XLXI_1_NextState_cmp_eq00007_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X38Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N332,
      O => XLXI_27_N332_0
    );
  XLXI_27_N212_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N212,
      O => XLXI_27_N212_0
    );
  XLXI_27_N212_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N267,
      O => XLXI_27_N267_0
    );
  XLXI_27_N238_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N238,
      O => XLXI_27_N238_0
    );
  XLXI_27_N238_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N262,
      O => XLXI_27_N262_0
    );
  XLXI_27_N242_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N242,
      O => XLXI_27_N242_0
    );
  XLXI_27_N242_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N260,
      O => XLXI_27_N260_0
    );
  XLXI_27_XLXI_86_XLXI_2_cntSCK_0_DXMUX : X_INV
    generic map(
      LOC => "SLICE_X33Y83",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_cntSCK(0),
      O => XLXI_27_XLXI_86_XLXI_2_cntSCK_0_DXMUX_14918
    );
  XLXI_27_XLXI_86_XLXI_2_cntSCK_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y83",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_Result(1),
      O => XLXI_27_XLXI_86_XLXI_2_cntSCK_0_DYMUX_14911
    );
  XLXI_27_XLXI_86_XLXI_2_cntSCK_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y83",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_cntSCK_or0000_0,
      O => XLXI_27_XLXI_86_XLXI_2_cntSCK_0_SRINV_14901
    );
  XLXI_27_XLXI_86_XLXI_2_cntSCK_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y83",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_86_XLXI_2_cntSCK_0_CLKINV_14900
    );
  XLXI_27_XLXI_86_XLXI_2_cntSCK_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y83",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_SCK_THL,
      O => XLXI_27_XLXI_86_XLXI_2_cntSCK_0_CEINV_14899
    );
  XLXI_27_N246_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N246,
      O => XLXI_27_N246_0
    );
  XLXI_27_N246_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N258,
      O => XLXI_27_N258_0
    );
  N198_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => N198,
      O => N198_0
    );
  N198_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => N196,
      O => N196_0
    );
  XLXI_27_N250_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N250,
      O => XLXI_27_N250_0
    );
  XLXI_27_N250_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N254,
      O => XLXI_27_N254_0
    );
  XLXI_27_XLXI_86_XLXI_2_cntSCK_or0000_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y80",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_cntSCK_or0000,
      O => XLXI_27_XLXI_86_XLXI_2_cntSCK_or0000_0
    );
  XLXI_27_XLXI_86_XLXI_2_cntSCK_or0000_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y80",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXN_47,
      O => XLXI_27_XLXI_86_XLXN_47_0
    );
  XLXI_27_XLXI_90_State_21_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X42Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_State_21_1_FXMUX_15058,
      O => XLXI_27_XLXI_90_State_21_1_DXMUX_15059
    );
  XLXI_27_XLXI_90_State_21_1_FXMUX : X_BUF
    generic map(
      LOC => "SLICE_X42Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_State_mux0002_10_1_15056,
      O => XLXI_27_XLXI_90_State_21_1_FXMUX_15058
    );
  XLXI_27_XLXI_90_State_21_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X42Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N16_pack_1,
      O => XLXI_27_N16
    );
  XLXI_27_XLXI_90_State_21_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X42Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_State_21_1_CLKINV_15044
    );
  XLXI_27_XLXI_90_FSize_23_mux0000_SW0 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X49Y75"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_FSize(23),
      ADR1 => XLXI_27_XLXI_90_N13,
      ADR2 => XLXI_27_XLXI_86_XLXI_1_regMISO(7),
      ADR3 => XLXI_27_XLXI_90_N52,
      O => XLXI_27_N98
    );
  XLXI_27_XLXI_90_FSize_20_mux0000_SW0 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X49Y75"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_N52,
      ADR1 => XLXI_27_XLXI_90_N13,
      ADR2 => XLXI_27_XLXI_86_XLXI_1_regMISO(4),
      ADR3 => XLXI_27_XLXI_90_FSize(20),
      O => XLXI_27_N92
    );
  XLXI_27_XLXI_90_FSize_15_mux0000_SW0 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X48Y71"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_N12,
      ADR1 => XLXI_27_XLXI_90_FSize(15),
      ADR2 => XLXI_27_XLXI_86_XLXI_1_regMISO(7),
      ADR3 => XLXI_27_XLXI_90_N51,
      O => XLXI_27_N71
    );
  XLXI_27_XLXI_90_FSize_12_mux0000_SW0 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X48Y71"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_N12,
      ADR1 => XLXI_27_XLXI_90_N51,
      ADR2 => XLXI_27_XLXI_86_XLXI_1_regMISO(4),
      ADR3 => XLXI_27_XLXI_90_FSize(12),
      O => XLXI_27_N65
    );
  XLXI_34_cntMod11_or00002_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_34_cntMod11_or00002_15120,
      O => XLXI_34_cntMod11_or00002_0
    );
  XLXI_34_cntMod11_or00002 : X_LUT4
    generic map(
      INIT => X"AA00",
      LOC => "SLICE_X64Y49"
    )
    port map (
      ADR0 => XLXI_34_cnt5b(3),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_34_cnt5b(2),
      O => XLXI_34_cntMod11_or00002_15120
    );
  XLXI_27_XLXI_90_nrClus_0_mux000028 : X_LUT4
    generic map(
      INIT => X"A000",
      LOC => "SLICE_X42Y52"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_ffFAT32n16_12371,
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_86_XLXI_1_RxCE1_12369,
      ADR3 => XLXI_27_XLXI_90_State(28),
      O => XLXI_27_XLXI_90_nrClus_0_mux000028_15144
    );
  XLXI_27_XLXI_90_nrClus_0_mux000028_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X42Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_nrClus_0_mux000028_15144,
      O => XLXI_27_XLXI_90_nrClus_0_mux000028_0
    );
  XLXI_27_XLXI_90_State_mux0002_2_15 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X42Y52"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_RxCE1_12369,
      ADR1 => XLXI_27_XLXI_90_N31,
      ADR2 => XLXI_27_XLXI_90_NextState_or0003_0,
      ADR3 => XLXI_27_XLXI_90_State(28),
      O => XLXI_27_XLXI_90_State_mux0002_2_15_15136
    );
  XLXI_27_XLXI_90_adrFAT_10_mux0000_SW0 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X49Y57"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrFAT(10),
      ADR1 => XLXI_27_XLXI_90_N6_0,
      ADR2 => XLXI_27_XLXI_90_adrFAT_add0000(10),
      ADR3 => XLXI_27_XLXI_90_N45,
      O => XLXI_27_N194
    );
  XLXI_27_XLXI_90_adrFAT_13_mux0000_SW0 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X49Y57"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrFAT_add0000(13),
      ADR1 => XLXI_27_XLXI_90_adrFAT(13),
      ADR2 => XLXI_27_XLXI_90_N6_0,
      ADR3 => XLXI_27_XLXI_90_N45,
      O => XLXI_27_N188
    );
  XLXI_27_XLXI_90_nrClus_9_mux0000_SW0 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X52Y36"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_N24,
      ADR1 => XLXI_27_XLXI_86_XLXI_1_regMISO(1),
      ADR2 => XLXI_27_XLXI_90_N29_0,
      ADR3 => XLXI_27_XLXI_90_WORD(9),
      O => XLXI_27_N150
    );
  XLXI_27_XLXI_90_State_mux0002_13_1_SW0 : X_LUT4
    generic map(
      INIT => X"0C0C",
      LOC => "SLICE_X45Y69"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_90_State(17),
      ADR2 => XLXI_31_XLXI_27_File_Source_Selected_12344,
      ADR3 => VCC,
      O => XLXI_27_N108
    );
  XLXI_31_FileReader_State_FSM_FFd1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_State_FSM_FFd1_BXINV_15218,
      O => XLXI_31_FileReader_State_FSM_FFd1_DXMUX_15219
    );
  XLXI_31_FileReader_State_FSM_FFd1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => XLXI_31_FileReader_State_FSM_FFd1_BXINV_15218
    );
  XLXI_31_FileReader_State_FSM_FFd1_REVUSED : X_BUF
    generic map(
      LOC => "SLICE_X1Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_State_FSM_FFd2_12394,
      O => XLXI_31_FileReader_State_FSM_FFd1_REVUSED_15217
    );
  XLXI_31_FileReader_State_FSM_FFd1_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_27_File_Source_Selected_12344,
      O => XLXI_31_FileReader_State_FSM_FFd1_SRINV_15215
    );
  XLXI_31_FileReader_State_FSM_FFd1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_FileReader_State_FSM_FFd1_CLKINV_15214
    );
  XLXI_31_FileReader_State_FSM_FFd1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Stop_12395,
      O => XLXI_31_FileReader_State_FSM_FFd1_CEINV_15213
    );
  XLXI_27_XLXI_90_adrSec_mux0003_16_20_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0003_16_20_15247,
      O => XLXI_27_XLXI_90_adrSec_mux0003_16_20_0
    );
  XLXI_27_XLXI_90_adrSec_mux0003_16_20_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0003_15_20_15239,
      O => XLXI_27_XLXI_90_adrSec_mux0003_15_20_0
    );
  XLXI_27_XLXI_90_adrSec_mux0003_15_20 : X_LUT4
    generic map(
      INIT => X"FC0C",
      LOC => "SLICE_X51Y43"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_90_nrClus(15),
      ADR2 => XLXI_27_XLXI_90_ffFAT32n16_12371,
      ADR3 => XLXI_27_XLXI_90_nrClus(14),
      O => XLXI_27_XLXI_90_adrSec_mux0003_15_20_15239
    );
  XLXI_31_FileReader_State_FSM_FFd3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_State_FSM_FFd3_BXINV_15261,
      O => XLXI_31_FileReader_State_FSM_FFd3_DXMUX_15262
    );
  XLXI_31_FileReader_State_FSM_FFd3_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => XLXI_31_FileReader_State_FSM_FFd3_BXINV_15261
    );
  XLXI_31_FileReader_State_FSM_FFd3_REVUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_State_FSM_FFd4_12402,
      O => XLXI_31_FileReader_State_FSM_FFd3_REVUSED_15260
    );
  XLXI_31_FileReader_State_FSM_FFd3_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_27_File_Source_Selected_12344,
      O => XLXI_31_FileReader_State_FSM_FFd3_SRINV_15258
    );
  XLXI_31_FileReader_State_FSM_FFd3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_FileReader_State_FSM_FFd3_CLKINV_15257
    );
  XLXI_31_FileReader_State_FSM_FFd3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXN_153,
      O => XLXI_31_FileReader_State_FSM_FFd3_CEINV_15256
    );
  XLXI_31_FileReader_State_FSM_FFd5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_State_FSM_FFd5_BXINV_15280,
      O => XLXI_31_FileReader_State_FSM_FFd5_DXMUX_15281
    );
  XLXI_31_FileReader_State_FSM_FFd5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => XLXI_31_FileReader_State_FSM_FFd5_BXINV_15280
    );
  XLXI_31_FileReader_State_FSM_FFd5_REVUSED : X_BUF
    generic map(
      LOC => "SLICE_X1Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_State_FSM_FFd6_12405,
      O => XLXI_31_FileReader_State_FSM_FFd5_REVUSED_15279
    );
  XLXI_31_FileReader_State_FSM_FFd5_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_27_File_Source_Selected_12344,
      O => XLXI_31_FileReader_State_FSM_FFd5_SRINV_15277
    );
  XLXI_31_FileReader_State_FSM_FFd5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_FileReader_State_FSM_FFd5_CLKINV_15276
    );
  XLXI_31_FileReader_State_FSM_FFd5_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXN_153,
      O => XLXI_31_FileReader_State_FSM_FFd5_CEINV_15275
    );
  XLXI_27_N133_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N133,
      O => XLXI_27_N133_0
    );
  XLXI_27_N133_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_State_mux0002_6_10_15302,
      O => XLXI_27_XLXI_90_State_mux0002_6_10_0
    );
  XLXI_27_XLXI_90_State_mux0002_6_10 : X_LUT4
    generic map(
      INIT => X"C0C0",
      LOC => "SLICE_X40Y61"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_90_RET_25_Q,
      ADR2 => XLXI_27_XLXI_86_XLXI_1_State(1),
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_State_mux0002_6_10_15302
    );
  XLXI_31_FileReader_State_FSM_FFd7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_State_FSM_FFd7_BXINV_15323,
      O => XLXI_31_FileReader_State_FSM_FFd7_DXMUX_15324
    );
  XLXI_31_FileReader_State_FSM_FFd7_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => XLXI_31_FileReader_State_FSM_FFd7_BXINV_15323
    );
  XLXI_31_FileReader_State_FSM_FFd7_REVUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_State_FSM_FFd8_12413,
      O => XLXI_31_FileReader_State_FSM_FFd7_REVUSED_15322
    );
  XLXI_31_FileReader_State_FSM_FFd7_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_27_File_Source_Selected_12344,
      O => XLXI_31_FileReader_State_FSM_FFd7_SRINV_15320
    );
  XLXI_31_FileReader_State_FSM_FFd7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_FileReader_State_FSM_FFd7_CLKINV_15319
    );
  XLXI_31_FileReader_State_FSM_FFd7_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXN_153,
      O => XLXI_31_FileReader_State_FSM_FFd7_CEINV_15318
    );
  XLXI_31_FileReader_State_FSM_FFd9_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_State_FSM_FFd9_BXINV_15342,
      O => XLXI_31_FileReader_State_FSM_FFd9_DXMUX_15343
    );
  XLXI_31_FileReader_State_FSM_FFd9_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => XLXI_31_FileReader_State_FSM_FFd9_BXINV_15342
    );
  XLXI_31_FileReader_State_FSM_FFd9_REVUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_State_FSM_FFd10_12415,
      O => XLXI_31_FileReader_State_FSM_FFd9_REVUSED_15341
    );
  XLXI_31_FileReader_State_FSM_FFd9_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_27_File_Source_Selected_12344,
      O => XLXI_31_FileReader_State_FSM_FFd9_SRINV_15339
    );
  XLXI_31_FileReader_State_FSM_FFd9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_FileReader_State_FSM_FFd9_CLKINV_15338
    );
  XLXI_31_FileReader_State_FSM_FFd9_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXN_153,
      O => XLXI_31_FileReader_State_FSM_FFd9_CEINV_15337
    );
  XLXI_27_XLXI_90_State_mux0002_6_19_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_State_mux0002_6_19_15371,
      O => XLXI_27_XLXI_90_State_mux0002_6_19_0
    );
  XLXI_27_XLXI_90_State_mux0002_6_19_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_State_mux0002_6_14_pack_1,
      O => XLXI_27_XLXI_90_State_mux0002_6_14_12419
    );
  XLXI_27_XLXI_90_State_mux0002_6_14 : X_LUT4
    generic map(
      INIT => X"C0C0",
      LOC => "SLICE_X44Y52"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_90_nrClus(16),
      ADR2 => XLXI_27_XLXI_90_nrClus(17),
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_State_mux0002_6_14_pack_1
    );
  XLXI_27_XLXI_90_adrSec_mux0003_18_7_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0003_18_7_15395,
      O => XLXI_27_XLXI_90_adrSec_mux0003_18_7_0
    );
  XLXI_27_XLXI_90_adrSec_mux0003_18_7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0003_17_20_15387,
      O => XLXI_27_XLXI_90_adrSec_mux0003_17_20_0
    );
  XLXI_27_XLXI_90_adrSec_mux0003_17_20 : X_LUT4
    generic map(
      INIT => X"EE22",
      LOC => "SLICE_X52Y38"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_nrClus(13),
      ADR1 => XLXI_27_XLXI_90_ffFAT32n16_12371,
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_90_nrClus(12),
      O => XLXI_27_XLXI_90_adrSec_mux0003_17_20_15387
    );
  XLXI_27_XLXI_90_NextState_cmp_ne000833_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_NextState_cmp_ne000833_15419,
      O => XLXI_27_XLXI_90_NextState_cmp_ne000833_0
    );
  XLXI_27_XLXI_90_NextState_cmp_ne000833_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_State_mux0002_7_16_15411,
      O => XLXI_27_XLXI_90_State_mux0002_7_16_0
    );
  XLXI_27_XLXI_90_State_mux0002_7_16 : X_LUT4
    generic map(
      INIT => X"1100",
      LOC => "SLICE_X40Y59"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_regMISO(3),
      ADR1 => XLXI_27_XLXI_86_XLXI_1_regMISO(4),
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_90_N90,
      O => XLXI_27_XLXI_90_State_mux0002_7_16_15411
    );
  SDC_SCK_OBUF_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y81",
      PATHPULSE => 555 ps
    )
    port map (
      I => SDC_SCK_OBUF_BYINV_15430,
      O => SDC_SCK_OBUF_DYMUX_15431
    );
  SDC_SCK_OBUF_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y81",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => SDC_SCK_OBUF_BYINV_15430
    );
  SDC_SCK_OBUF_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y81",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_SCK_THL,
      O => SDC_SCK_OBUF_SRINV_15429
    );
  SDC_SCK_OBUF_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y81",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => SDC_SCK_OBUF_CLKINV_15428
    );
  SDC_SCK_OBUF_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y81",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_SCK_TLH,
      O => SDC_SCK_OBUF_CEINV_15427
    );
  XLXI_27_XLXI_89_Full512_mux000063_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_Full512_mux000044_pack_1,
      O => XLXI_27_XLXI_89_Full512_mux000044_12436
    );
  XLXI_27_XLXI_89_Full512_mux000044 : X_LUT4
    generic map(
      INIT => X"7FFF",
      LOC => "SLICE_X16Y42"
    )
    port map (
      ADR0 => XLXI_27_XLXI_89_cntBytes(6),
      ADR1 => XLXI_27_XLXI_89_cntBytes(8),
      ADR2 => XLXI_27_XLXI_89_cntBytes(5),
      ADR3 => XLXI_27_XLXI_89_cntBytes(7),
      O => XLXI_27_XLXI_89_Full512_mux000044_pack_1
    );
  XLXI_27_XLXI_90_State_mux0002_9_15 : X_LUT4
    generic map(
      INIT => X"0E0A",
      LOC => "SLICE_X42Y54"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_State(21),
      ADR1 => XLXI_27_XLXI_90_State(23),
      ADR2 => XLXI_31_XLXI_27_File_Source_Selected_12344,
      ADR3 => XLXI_27_XLXI_90_NextState_and0016,
      O => XLXI_27_XLXI_90_State_mux0002_9_15_15474
    );
  XLXI_27_XLXI_90_State_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X39Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_State_mux0002_30_1_15508,
      O => XLXI_27_XLXI_90_State_1_DXMUX_15511
    );
  XLXI_27_XLXI_90_State_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N10_pack_2,
      O => XLXI_27_N10
    );
  XLXI_27_XLXI_90_State_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_State_1_CLKINV_15495
    );
  XLXI_27_XLXI_90_State_mux0002_30_1_SW0 : X_LUT4
    generic map(
      INIT => X"FCCC",
      LOC => "SLICE_X39Y57"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_90_State(0),
      ADR2 => XLXI_27_XLXI_86_XLXI_1_State(1),
      ADR3 => XLXI_27_XLXI_90_State(30),
      O => XLXI_27_N10_pack_2
    );
  XLXI_27_XLXI_90_Res_Go_DIn_SR_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X19Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Res_Go_DIn_SR(1),
      O => XLXI_27_XLXI_90_Res_Go_DIn_SR_0_DXMUX_15537
    );
  XLXI_27_XLXI_90_Res_Go_DIn_SR_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X19Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Res_Go_DIn_SR_0_GYMUX_15531,
      O => XLXI_27_XLXI_90_Res_Go_DIn_SR_0_DYMUX_15532
    );
  XLXI_27_XLXI_90_Res_Go_DIn_SR_0_GYMUX : X_BUF
    generic map(
      LOC => "SLICE_X19Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXN_151,
      O => XLXI_27_XLXI_90_Res_Go_DIn_SR_0_GYMUX_15531
    );
  XLXI_27_XLXI_90_Res_Go_DIn_SR_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_Res_Go_DIn_SR_0_CLKINV_15522
    );
  XLXI_31_FileReader_DI_Start1 : X_LUT4
    generic map(
      INIT => X"00CC",
      LOC => "SLICE_X19Y47"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_FileReader_State_FSM_FFd11_12452,
      ADR2 => VCC,
      ADR3 => XLXI_31_XLXI_27_File_Source_Selected_12344,
      O => XLXN_151
    );
  N192_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => N192,
      O => N192_0
    );
  N192_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => N166,
      O => N166_0
    );
  XLXI_31_XLXI_22_Mmux_Period_13_10_SW1 : X_LUT4
    generic map(
      INIT => X"4F40",
      LOC => "SLICE_X24Y19"
    )
    port map (
      ADR0 => XLXI_31_XLXN_373_2_0,
      ADR1 => XLXI_31_XLXN_371_0_0,
      ADR2 => XLXI_31_XLXN_373_1_0,
      ADR3 => XLXI_31_XLXN_373(0),
      O => N166
    );
  XLXI_27_XLXI_90_adrSec_share0000_22_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_share0000_22_XORF_15590,
      O => XLXI_27_XLXI_90_adrSec_share0000(22)
    );
  XLXI_27_XLXI_90_adrSec_share0000_22_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X51Y58"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrSec_share0000_22_CYINIT_15589,
      I1 => XLXI_27_XLXI_90_Madd_adrSec_share0000_lut(22),
      O => XLXI_27_XLXI_90_adrSec_share0000_22_XORF_15590
    );
  XLXI_27_XLXI_90_adrSec_share0000_22_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X51Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_share0000_20_CYMUXFAST_17780,
      O => XLXI_27_XLXI_90_adrSec_share0000_22_CYINIT_15589
    );
  XLXI_27_XLXI_90_adrSec_share0000_22_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N304_pack_1,
      O => XLXI_27_N304
    );
  XLXI_27_XLXI_90_Madd_adrSec_share0000_lut_22_SW0 : X_LUT4
    generic map(
      INIT => X"1DFF",
      LOC => "SLICE_X51Y58"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_nrClus(18),
      ADR1 => XLXI_27_XLXI_90_ffSpC32n16_12285,
      ADR2 => XLXI_27_XLXI_90_nrClus(17),
      ADR3 => XLXI_27_XLXI_90_adrSec_or0001_0,
      O => XLXI_27_N304_pack_1
    );
  XLXI_27_XLXI_90_adrFAT_2_mux0000_SW0 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X55Y44"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrFAT_add0000(2),
      ADR1 => XLXI_27_XLXI_90_N7,
      ADR2 => XLXI_27_XLXI_90_N45,
      ADR3 => XLXI_27_XLXI_90_adrFAT(2),
      O => XLXI_27_N180
    );
  N194_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => N194,
      O => N194_0
    );
  N194_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Mrom_rom000010,
      O => XLXI_31_XLXI_22_Mrom_rom000010_0
    );
  XLXI_31_XLXI_22_Mrom_rom0000101 : X_LUT4
    generic map(
      INIT => X"0013",
      LOC => "SLICE_X22Y23"
    )
    port map (
      ADR0 => XLXI_31_XLXN_373_2_0,
      ADR1 => XLXI_31_XLXN_373_3_0,
      ADR2 => XLXI_31_XLXN_373_1_0,
      ADR3 => XLXI_31_XLXN_373(0),
      O => XLXI_31_XLXI_22_Mrom_rom000010
    );
  XLXI_27_N214_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y78",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N214,
      O => XLXI_27_N214_0
    );
  XLXI_27_N214_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y78",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_Mmux_NextState54_15652,
      O => XLXI_27_XLXI_86_XLXI_2_Mmux_NextState54_0
    );
  XLXI_27_XLXI_86_XLXI_2_Mmux_NextState54 : X_LUT4
    generic map(
      INIT => X"0C00",
      LOC => "SLICE_X33Y78"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_86_XLXI_2_State(2),
      ADR2 => XLXI_27_XLXI_86_XLXI_2_State(0),
      ADR3 => XLXI_27_XLXI_86_XLXI_2_regRx1B_12469,
      O => XLXI_27_XLXI_86_XLXI_2_Mmux_NextState54_15652
    );
  XLXI_27_XLXI_90_adrSec_mux0003_2_mand_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0003_2_mand,
      O => XLXI_27_XLXI_90_adrSec_mux0003_2_mand_0
    );
  XLXI_27_XLXI_90_adrSec_mux0003_2_mand_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N14,
      O => XLXI_27_N14_0
    );
  XLXI_27_XLXI_90_State_mux0002_19_1_SW0 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X47Y51"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_nrClus(17),
      ADR1 => XLXI_27_XLXI_90_nrClus(19),
      ADR2 => XLXI_27_XLXI_90_nrClus(16),
      ADR3 => XLXI_27_XLXI_90_nrClus(18),
      O => XLXI_27_N14
    );
  XLXI_27_XLXI_90_Res_Go_DInToggle_SR_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X38Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Res_Go_DInToggle_12474,
      O => XLXI_27_XLXI_90_Res_Go_DInToggle_SR_1_DXMUX_15700
    );
  XLXI_27_XLXI_90_Res_Go_DInToggle_SR_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X38Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Res_Go_DInToggle_SR(1),
      O => XLXI_27_XLXI_90_Res_Go_DInToggle_SR_1_DYMUX_15695
    );
  XLXI_27_XLXI_90_Res_Go_DInToggle_SR_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_Res_Go_DInToggle_SR_1_CLKINV_15693
    );
  XLXI_27_XLXI_90_State_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X38Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_State_mux0002_28_1_15727,
      O => XLXI_27_XLXI_90_State_3_DXMUX_15730
    );
  XLXI_27_XLXI_90_State_3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X38Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N350_pack_2,
      O => XLXI_27_N350
    );
  XLXI_27_XLXI_90_State_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_State_3_CLKINV_15713
    );
  XLXI_27_XLXI_90_State_mux0002_28_1_SW0 : X_LUT4
    generic map(
      INIT => X"5455",
      LOC => "SLICE_X38Y61"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_State(2),
      ADR1 => XLXI_27_XLXI_86_XLXI_1_State(1),
      ADR2 => XLXI_27_XLXI_86_XLXI_1_State(8),
      ADR3 => XLXI_27_XLXI_90_State(3),
      O => XLXI_27_N350_pack_2
    );
  XLXI_31_XLXI_25_Next_8b_Sample_A_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Next_8b_Sample_A_mux0000(7),
      O => XLXI_31_XLXI_25_Next_8b_Sample_A_7_DXMUX_15762
    );
  XLXI_31_XLXI_25_Next_8b_Sample_A_7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => N132_pack_2,
      O => N132
    );
  XLXI_31_XLXI_25_Next_8b_Sample_A_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_25_Next_8b_Sample_A_7_CLKINV_15746
    );
  XLXI_31_XLXI_25_Next_8b_Sample_A_7_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Next_8b_Sample_A_not0001_0,
      O => XLXI_31_XLXI_25_Next_8b_Sample_A_7_CEINV_15745
    );
  XLXI_31_XLXI_25_Next_8b_Sample_A_mux0000_7_SW1 : X_LUT4
    generic map(
      INIT => X"7F7F",
      LOC => "SLICE_X30Y27"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Next_8b_Sample_A(6),
      ADR1 => XLXI_31_XLXI_25_Next_8b_Sample_A(5),
      ADR2 => XLXI_31_XLXI_25_Next_8b_Sample_A(4),
      ADR3 => VCC,
      O => N132_pack_2
    );
  XLXI_27_XLXI_86_XLXI_2_cntSCK_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y82",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_Result(5),
      O => XLXI_27_XLXI_86_XLXI_2_cntSCK_5_DXMUX_15797
    );
  XLXI_27_XLXI_86_XLXI_2_cntSCK_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y82",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N286,
      O => XLXI_27_N286_0
    );
  XLXI_27_XLXI_86_XLXI_2_cntSCK_5_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y82",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_cntSCK_or0000_0,
      O => XLXI_27_XLXI_86_XLXI_2_cntSCK_5_SRINV_15780
    );
  XLXI_27_XLXI_86_XLXI_2_cntSCK_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y82",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_86_XLXI_2_cntSCK_5_CLKINV_15779
    );
  XLXI_27_XLXI_86_XLXI_2_cntSCK_5_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y82",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_SCK_THL,
      O => XLXI_27_XLXI_86_XLXI_2_cntSCK_5_CEINV_15778
    );
  XLXI_27_XLXI_86_XLXI_2_NextState_and000111_SW0 : X_LUT4
    generic map(
      INIT => X"CFFF",
      LOC => "SLICE_X32Y82"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_86_XLXI_2_cntSCK(4),
      ADR2 => XLXI_27_XLXI_86_XLXI_2_cntSCK(3),
      ADR3 => XLXI_27_XLXI_86_XLXI_2_cntSCK(5),
      O => XLXI_27_N286
    );
  XLXI_27_XLXI_90_adrFAT_7_mux0000_SW0 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X54Y47"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrFAT_add0000(7),
      ADR1 => XLXI_27_XLXI_90_N7,
      ADR2 => XLXI_27_XLXI_90_N45,
      ADR3 => XLXI_27_XLXI_90_adrFAT(7),
      O => XLXI_27_N170
    );
  XLXI_31_XLXI_25_Sample_Rdy_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Sample_Rdy_mux0002,
      O => XLXI_31_XLXI_25_Sample_Rdy_DXMUX_15855
    );
  XLXI_31_XLXI_25_Sample_Rdy_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Next_8b_Sample_A_not0001,
      O => XLXI_31_XLXI_25_Next_8b_Sample_A_not0001_0
    );
  XLXI_31_XLXI_25_Sample_Rdy_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_25_Sample_Rdy_CLKINV_15839
    );
  XLXI_31_XLXI_25_Sample_Rdy_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Sample_Rdy_not0001_0,
      O => XLXI_31_XLXI_25_Sample_Rdy_CEINV_15838
    );
  XLXI_31_XLXI_25_Next_8b_Sample_A_not00011 : X_LUT4
    generic map(
      INIT => X"3313",
      LOC => "SLICE_X30Y18"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_Q,
      ADR1 => XLXI_31_XLXI_25_Next_8b_Sample_and0001_0,
      ADR2 => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_10_Q,
      ADR3 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002,
      O => XLXI_31_XLXI_25_Next_8b_Sample_A_not0001
    );
  N186_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => N186,
      O => N186_0
    );
  N186_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => N180,
      O => N180_0
    );
  XLXI_31_XLXI_22_Mmux_Period_15_11_SW0 : X_LUT4
    generic map(
      INIT => X"8D89",
      LOC => "SLICE_X13Y23"
    )
    port map (
      ADR0 => XLXI_31_XLXN_373_2_0,
      ADR1 => XLXI_31_XLXN_373_1_0,
      ADR2 => XLXI_31_XLXN_373(0),
      ADR3 => XLXI_31_XLXN_371_0_0,
      O => N180
    );
  XLXI_31_XLXI_25_N0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_N0,
      O => XLXI_31_XLXI_25_N0_0
    );
  XLXI_31_XLXI_25_N0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_N2_pack_1,
      O => XLXI_31_XLXI_25_N2
    );
  XLXI_31_XLXI_25_Next_8b_Sample_B_mux0000_4_11 : X_LUT4
    generic map(
      INIT => X"7FFF",
      LOC => "SLICE_X29Y31"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Next_8b_Sample_B(0),
      ADR1 => XLXI_31_XLXI_25_Next_8b_Sample_B(1),
      ADR2 => XLXI_31_XLXI_25_Next_8b_Sample_B(2),
      ADR3 => XLXI_31_XLXI_25_Next_8b_Sample_B(3),
      O => XLXI_31_XLXI_25_N2_pack_1
    );
  XLXI_27_XLXI_90_State_11_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_State_11_1_FXMUX_35991,
      O => XLXI_27_XLXI_90_State_11_DYMUX_15913
    );
  XLXI_27_XLXI_90_State_11_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_State_11_CLKINV_15911
    );
  XLXI_27_XLXI_90_State_17_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_State_17_1_GYMUX_39443,
      O => XLXI_27_XLXI_90_State_17_DYMUX_15924
    );
  XLXI_27_XLXI_90_State_17_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_FIFO_Full512_50M_12515,
      O => XLXI_27_XLXI_90_State_17_SRINV_15922
    );
  XLXI_27_XLXI_90_State_17_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_State_17_CLKINV_15921
    );
  XLXI_27_XLXI_89_DoPUSH_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_DoPUSH,
      O => XLXI_27_XLXI_89_DoPUSH_0
    );
  XLXI_27_XLXI_89_DoPUSH_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_Full512_mux00008_15942,
      O => XLXI_27_XLXI_89_Full512_mux00008_0
    );
  XLXI_27_XLXI_89_Full512_mux00008 : X_LUT4
    generic map(
      INIT => X"EFFF",
      LOC => "SLICE_X16Y44"
    )
    port map (
      ADR0 => XLXI_27_XLXI_89_cntBytes(11),
      ADR1 => XLXI_27_XLXI_89_cntBytes(9),
      ADR2 => XLXI_27_XLXI_89_cntBytes(0),
      ADR3 => XLXI_27_XLXI_89_cntBytes(10),
      O => XLXI_27_XLXI_89_Full512_mux00008_15942
    );
  XLXI_27_XLXI_90_nrClus_15_mux0000_SW0 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X54Y39"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_N24,
      ADR1 => XLXI_27_XLXI_86_XLXI_1_regMISO(7),
      ADR2 => XLXI_27_XLXI_90_WORD(15),
      ADR3 => XLXI_27_XLXI_90_N29_0,
      O => XLXI_27_N154
    );
  XLXI_33_ResStart_DInToggle_cmp_eq00001 : X_LUT4
    generic map(
      INIT => X"5500",
      LOC => "SLICE_X31Y18"
    )
    port map (
      ADR0 => XLXI_33_ResStart_DIn_SR(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_33_ResStart_DIn_SR(1),
      O => XLXI_33_ResStart_DInToggle_cmp_eq0000
    );
  XLXI_27_XLXI_90_Res_Busy_prevBusyExt_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X21Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Res_Busy_qBusyExt_12530,
      O => XLXI_27_XLXI_90_Res_Busy_prevBusyExt_DYMUX_15994
    );
  XLXI_27_XLXI_90_Res_Busy_prevBusyExt_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_Res_Busy_prevBusyExt_CLKINV_15992
    );
  XLXI_31_XLXI_22_Period_16_mux0002_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_16_mux0002,
      O => XLXI_31_XLXI_22_Period_16_mux0002_0
    );
  XLXI_31_XLXI_22_Period_16_mux0002_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => N142,
      O => N142_0
    );
  XLXI_31_XLXI_22_Mmux_Period_12_7_SW0 : X_LUT4
    generic map(
      INIT => X"20AA",
      LOC => "SLICE_X24Y13"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_N38,
      ADR1 => XLXI_31_XLXN_373_1_0,
      ADR2 => XLXI_31_XLXN_373(0),
      ADR3 => XLXI_31_XLXN_373_2_0,
      O => N142
    );
  N170_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => N170,
      O => N170_0
    );
  N170_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => N140,
      O => N140_0
    );
  XLXI_31_XLXI_22_Mmux_Period_13_7_SW0 : X_LUT4
    generic map(
      INIT => X"C0EE",
      LOC => "SLICE_X19Y24"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Mrom_rom00004,
      ADR1 => XLXI_31_XLXI_22_N31,
      ADR2 => XLXI_31_XLXN_373_3_0,
      ADR3 => XLXI_31_XLXN_371_0_0,
      O => N140
    );
  XLXI_27_XLXI_90_State_29_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X38Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_State_mux0002_2_111_16071,
      O => XLXI_27_XLXI_90_State_29_DXMUX_16074
    );
  XLXI_27_XLXI_90_State_29_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_State_mux0002_2_15_15136,
      O => XLXI_27_XLXI_90_State_29_SRINV_16058
    );
  XLXI_27_XLXI_90_State_29_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_State_29_CLKINV_16057
    );
  XLXI_27_XLXI_90_State_mux0002_1_1_SW0 : X_LUT4
    generic map(
      INIT => X"0C0E",
      LOC => "SLICE_X38Y57"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_State(30),
      ADR1 => XLXI_27_XLXI_90_NextState_or0004,
      ADR2 => XLXI_31_XLXI_27_File_Source_Selected_12344,
      ADR3 => XLXI_27_XLXI_86_XLXI_1_State(1),
      O => XLXI_27_N79
    );
  XLXI_31_XLXI_22_Period_17_mux0007_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_17_mux0007,
      O => XLXI_31_XLXI_22_Period_17_mux0007_0
    );
  XLXI_31_XLXI_22_Period_17_mux0007_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => N200,
      O => N200_0
    );
  XLXI_31_XLXI_22_Mmux_Period_13_8_SW0 : X_LUT4
    generic map(
      INIT => X"F8F0",
      LOC => "SLICE_X22Y22"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Period_21_and0000,
      ADR1 => XLXI_31_XLXI_22_N35,
      ADR2 => XLXI_31_XLXI_22_N42,
      ADR3 => XLXI_31_XLXN_373_1_0,
      O => N200
    );
  XLXI_34_cnt5b_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X65Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_34_Result(4),
      O => XLXI_34_cnt5b_4_DXMUX_16133
    );
  XLXI_34_cnt5b_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X65Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_34_Mcount_cnt5b_cy_2_pack_2,
      O => XLXI_34_Mcount_cnt5b_cy(2)
    );
  XLXI_34_cnt5b_4_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X65Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_34_PS_ClkHL_0,
      O => XLXI_34_cnt5b_4_SRINV_16116
    );
  XLXI_34_cnt5b_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X65Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_34_cnt5b_4_CLKINV_16115
    );
  XLXI_34_cnt5b_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X65Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_34_PS_Samp_0,
      O => XLXI_34_cnt5b_4_CEINV_16114
    );
  XLXI_34_Mcount_cnt5b_cy_2_11 : X_LUT4
    generic map(
      INIT => X"8080",
      LOC => "SLICE_X65Y48"
    )
    port map (
      ADR0 => XLXI_34_cnt5b(2),
      ADR1 => XLXI_34_cnt5b(0),
      ADR2 => XLXI_34_cnt5b(1),
      ADR3 => VCC,
      O => XLXI_34_Mcount_cnt5b_cy_2_pack_2
    );
  XLXI_27_XLXI_90_FSize_3_mux0000_SW0 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X48Y66"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_N111,
      ADR1 => XLXI_27_XLXI_90_FSize(3),
      ADR2 => XLXI_27_XLXI_86_XLXI_1_regMISO(3),
      ADR3 => XLXI_27_XLXI_90_N49,
      O => XLXI_27_N43
    );
  XLXI_27_XLXI_90_adrSec_mux0003_5_mand_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0003_5_mand,
      O => XLXI_27_XLXI_90_adrSec_mux0003_5_mand_0
    );
  XLXI_27_XLXI_90_adrSec_mux0003_5_mand_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_NextState_cmp_eq0003117_16177,
      O => XLXI_27_XLXI_90_NextState_cmp_eq0003117_0
    );
  XLXI_27_XLXI_90_NextState_cmp_eq0003117 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X53Y38"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_nrClus(10),
      ADR1 => XLXI_27_XLXI_90_nrClus(13),
      ADR2 => XLXI_27_XLXI_90_nrClus(12),
      ADR3 => XLXI_27_XLXI_90_nrClus(11),
      O => XLXI_27_XLXI_90_NextState_cmp_eq0003117_16177
    );
  XLXI_27_XLXI_90_adrClus0_share0000_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_share0000_5_XORF_16223,
      O => XLXI_27_XLXI_90_adrClus0_share0000(5)
    );
  XLXI_27_XLXI_90_adrClus0_share0000_5_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X53Y47"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrClus0_share0000_5_CYINIT_16222,
      I1 => XLXI_27_XLXI_90_Msub_adrClus0_share0000_lut(5),
      O => XLXI_27_XLXI_90_adrClus0_share0000_5_XORF_16223
    );
  XLXI_27_XLXI_90_adrClus0_share0000_5_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X53Y47"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrClus0_share0000_5_CY0F_16221,
      IB => XLXI_27_XLXI_90_adrClus0_share0000_5_CYINIT_16222,
      SEL => XLXI_27_XLXI_90_adrClus0_share0000_5_CYSELF_16214,
      O => XLXI_27_XLXI_90_Msub_adrClus0_share0000_cy_5_Q
    );
  XLXI_27_XLXI_90_adrClus0_share0000_5_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X53Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_share0000_5_BXINV_16212,
      O => XLXI_27_XLXI_90_adrClus0_share0000_5_CYINIT_16222
    );
  XLXI_27_XLXI_90_adrClus0_share0000_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X53Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_mux0003_5_0,
      O => XLXI_27_XLXI_90_adrClus0_share0000_5_CY0F_16221
    );
  XLXI_27_XLXI_90_adrClus0_share0000_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X53Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Msub_adrClus0_share0000_lut(5),
      O => XLXI_27_XLXI_90_adrClus0_share0000_5_CYSELF_16214
    );
  XLXI_27_XLXI_90_adrClus0_share0000_5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => XLXI_27_XLXI_90_adrClus0_share0000_5_BXINV_16212
    );
  XLXI_27_XLXI_90_adrClus0_share0000_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_share0000_5_XORG_16210,
      O => XLXI_27_XLXI_90_adrClus0_share0000(6)
    );
  XLXI_27_XLXI_90_adrClus0_share0000_5_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X53Y47"
    )
    port map (
      I0 => XLXI_27_XLXI_90_Msub_adrClus0_share0000_cy_5_Q,
      I1 => XLXI_27_XLXI_90_Msub_adrClus0_share0000_lut(6),
      O => XLXI_27_XLXI_90_adrClus0_share0000_5_XORG_16210
    );
  XLXI_27_XLXI_90_adrClus0_share0000_5_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_share0000_5_CYMUXG_16209,
      O => XLXI_27_XLXI_90_Msub_adrClus0_share0000_cy_6_Q
    );
  XLXI_27_XLXI_90_adrClus0_share0000_5_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X53Y47"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrClus0_share0000_5_CY0G_16207,
      IB => XLXI_27_XLXI_90_Msub_adrClus0_share0000_cy_5_Q,
      SEL => XLXI_27_XLXI_90_adrClus0_share0000_5_CYSELG_16201,
      O => XLXI_27_XLXI_90_adrClus0_share0000_5_CYMUXG_16209
    );
  XLXI_27_XLXI_90_adrClus0_share0000_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X53Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_mux0003(6),
      O => XLXI_27_XLXI_90_adrClus0_share0000_5_CY0G_16207
    );
  XLXI_27_XLXI_90_adrClus0_share0000_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X53Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Msub_adrClus0_share0000_lut(6),
      O => XLXI_27_XLXI_90_adrClus0_share0000_5_CYSELG_16201
    );
  XLXI_27_XLXI_90_State_21_1 : X_FF
    generic map(
      LOC => "SLICE_X42Y50",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_State_21_1_DXMUX_15059,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_State_21_1_CLKINV_15044,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_State_21_1_12352
    );
  XLXI_27_XLXI_90_Msub_adrClus0_share0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"C355",
      LOC => "SLICE_X53Y47"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrRootDir(6),
      ADR1 => XLXI_27_XLXI_90_ffSpC32n16_12285,
      ADR2 => XLXI_27_XLXI_90_adrClus0_addsub0000(6),
      ADR3 => XLXI_27_XLXI_90_ffFAT32n16_12371,
      O => XLXI_27_XLXI_90_Msub_adrClus0_share0000_lut(6)
    );
  XLXI_27_XLXI_90_adrClus0_share0000_7_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X53Y48"
    )
    port map (
      O => XLXI_27_XLXI_90_adrClus0_share0000_7_LOGIC_ONE_16243
    );
  XLXI_27_XLXI_90_adrClus0_share0000_7_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_share0000_7_XORF_16261,
      O => XLXI_27_XLXI_90_adrClus0_share0000(7)
    );
  XLXI_27_XLXI_90_adrClus0_share0000_7_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X53Y48"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrClus0_share0000_7_CYINIT_16260,
      I1 => XLXI_27_XLXI_90_Msub_adrClus0_share0000_lut(7),
      O => XLXI_27_XLXI_90_adrClus0_share0000_7_XORF_16261
    );
  XLXI_27_XLXI_90_adrClus0_share0000_7_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X53Y48"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrClus0_share0000_7_LOGIC_ONE_16243,
      IB => XLXI_27_XLXI_90_adrClus0_share0000_7_CYINIT_16260,
      SEL => XLXI_27_XLXI_90_adrClus0_share0000_7_CYSELF_16249,
      O => XLXI_27_XLXI_90_Msub_adrClus0_share0000_cy_7_Q
    );
  XLXI_27_XLXI_90_adrClus0_share0000_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y48"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrClus0_share0000_7_LOGIC_ONE_16243,
      IB => XLXI_27_XLXI_90_adrClus0_share0000_7_LOGIC_ONE_16243,
      SEL => XLXI_27_XLXI_90_adrClus0_share0000_7_CYSELF_16249,
      O => XLXI_27_XLXI_90_adrClus0_share0000_7_CYMUXF2_16244
    );
  XLXI_27_XLXI_90_adrClus0_share0000_7_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X53Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Msub_adrClus0_share0000_cy_6_Q,
      O => XLXI_27_XLXI_90_adrClus0_share0000_7_CYINIT_16260
    );
  XLXI_27_XLXI_90_adrClus0_share0000_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X53Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Msub_adrClus0_share0000_lut(7),
      O => XLXI_27_XLXI_90_adrClus0_share0000_7_CYSELF_16249
    );
  XLXI_27_XLXI_90_adrClus0_share0000_7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_share0000_7_XORG_16251,
      O => XLXI_27_XLXI_90_adrClus0_share0000(8)
    );
  XLXI_27_XLXI_90_adrClus0_share0000_7_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X53Y48"
    )
    port map (
      I0 => XLXI_27_XLXI_90_Msub_adrClus0_share0000_cy_7_Q,
      I1 => XLXI_27_XLXI_90_Msub_adrClus0_share0000_lut(8),
      O => XLXI_27_XLXI_90_adrClus0_share0000_7_XORG_16251
    );
  XLXI_27_XLXI_90_adrClus0_share0000_7_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_share0000_7_CYMUXFAST_16248,
      O => XLXI_27_XLXI_90_Msub_adrClus0_share0000_cy_8_Q
    );
  XLXI_27_XLXI_90_adrClus0_share0000_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X53Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Msub_adrClus0_share0000_cy_6_Q,
      O => XLXI_27_XLXI_90_adrClus0_share0000_7_FASTCARRY_16246
    );
  XLXI_27_XLXI_90_adrClus0_share0000_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X53Y48"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrClus0_share0000_7_CYSELG_16236,
      I1 => XLXI_27_XLXI_90_adrClus0_share0000_7_CYSELF_16249,
      O => XLXI_27_XLXI_90_adrClus0_share0000_7_CYAND_16247
    );
  XLXI_27_XLXI_90_adrClus0_share0000_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X53Y48"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrClus0_share0000_7_CYMUXG2_16245,
      IB => XLXI_27_XLXI_90_adrClus0_share0000_7_FASTCARRY_16246,
      SEL => XLXI_27_XLXI_90_adrClus0_share0000_7_CYAND_16247,
      O => XLXI_27_XLXI_90_adrClus0_share0000_7_CYMUXFAST_16248
    );
  XLXI_27_XLXI_90_adrClus0_share0000_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y48"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrClus0_share0000_7_LOGIC_ONE_16243,
      IB => XLXI_27_XLXI_90_adrClus0_share0000_7_CYMUXF2_16244,
      SEL => XLXI_27_XLXI_90_adrClus0_share0000_7_CYSELG_16236,
      O => XLXI_27_XLXI_90_adrClus0_share0000_7_CYMUXG2_16245
    );
  XLXI_27_XLXI_90_adrClus0_share0000_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X53Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Msub_adrClus0_share0000_lut(8),
      O => XLXI_27_XLXI_90_adrClus0_share0000_7_CYSELG_16236
    );
  XLXI_27_XLXI_90_Msub_adrClus0_share0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"5353",
      LOC => "SLICE_X53Y48"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrClus0_addsub0000(8),
      ADR1 => XLXI_27_XLXI_90_adrRootDir(8),
      ADR2 => XLXI_27_XLXI_90_ffFAT32n16_12371,
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_Msub_adrClus0_share0000_lut(8)
    );
  XLXI_27_XLXI_90_adrClus0_share0000_9_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X53Y49"
    )
    port map (
      O => XLXI_27_XLXI_90_adrClus0_share0000_9_LOGIC_ONE_16281
    );
  XLXI_27_XLXI_90_adrClus0_share0000_9_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_share0000_9_XORF_16299,
      O => XLXI_27_XLXI_90_adrClus0_share0000(9)
    );
  XLXI_27_XLXI_90_adrClus0_share0000_9_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X53Y49"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrClus0_share0000_9_CYINIT_16298,
      I1 => XLXI_27_XLXI_90_Msub_adrClus0_share0000_lut(9),
      O => XLXI_27_XLXI_90_adrClus0_share0000_9_XORF_16299
    );
  XLXI_27_XLXI_90_adrClus0_share0000_9_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X53Y49"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrClus0_share0000_9_LOGIC_ONE_16281,
      IB => XLXI_27_XLXI_90_adrClus0_share0000_9_CYINIT_16298,
      SEL => XLXI_27_XLXI_90_adrClus0_share0000_9_CYSELF_16287,
      O => XLXI_27_XLXI_90_Msub_adrClus0_share0000_cy_9_Q
    );
  XLXI_27_XLXI_90_adrClus0_share0000_9_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y49"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrClus0_share0000_9_LOGIC_ONE_16281,
      IB => XLXI_27_XLXI_90_adrClus0_share0000_9_LOGIC_ONE_16281,
      SEL => XLXI_27_XLXI_90_adrClus0_share0000_9_CYSELF_16287,
      O => XLXI_27_XLXI_90_adrClus0_share0000_9_CYMUXF2_16282
    );
  XLXI_27_XLXI_90_adrClus0_share0000_9_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X53Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Msub_adrClus0_share0000_cy_8_Q,
      O => XLXI_27_XLXI_90_adrClus0_share0000_9_CYINIT_16298
    );
  XLXI_27_XLXI_90_adrClus0_share0000_9_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X53Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Msub_adrClus0_share0000_lut(9),
      O => XLXI_27_XLXI_90_adrClus0_share0000_9_CYSELF_16287
    );
  XLXI_27_XLXI_90_adrClus0_share0000_9_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_share0000_9_XORG_16289,
      O => XLXI_27_XLXI_90_adrClus0_share0000(10)
    );
  XLXI_27_XLXI_90_adrClus0_share0000_9_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X53Y49"
    )
    port map (
      I0 => XLXI_27_XLXI_90_Msub_adrClus0_share0000_cy_9_Q,
      I1 => XLXI_27_XLXI_90_Msub_adrClus0_share0000_lut(10),
      O => XLXI_27_XLXI_90_adrClus0_share0000_9_XORG_16289
    );
  XLXI_27_XLXI_90_adrClus0_share0000_9_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_share0000_9_CYMUXFAST_16286,
      O => XLXI_27_XLXI_90_Msub_adrClus0_share0000_cy_10_Q
    );
  XLXI_27_XLXI_90_adrClus0_share0000_9_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X53Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Msub_adrClus0_share0000_cy_8_Q,
      O => XLXI_27_XLXI_90_adrClus0_share0000_9_FASTCARRY_16284
    );
  XLXI_27_XLXI_90_adrClus0_share0000_9_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X53Y49"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrClus0_share0000_9_CYSELG_16274,
      I1 => XLXI_27_XLXI_90_adrClus0_share0000_9_CYSELF_16287,
      O => XLXI_27_XLXI_90_adrClus0_share0000_9_CYAND_16285
    );
  XLXI_27_XLXI_90_adrClus0_share0000_9_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X53Y49"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrClus0_share0000_9_CYMUXG2_16283,
      IB => XLXI_27_XLXI_90_adrClus0_share0000_9_FASTCARRY_16284,
      SEL => XLXI_27_XLXI_90_adrClus0_share0000_9_CYAND_16285,
      O => XLXI_27_XLXI_90_adrClus0_share0000_9_CYMUXFAST_16286
    );
  XLXI_27_XLXI_90_adrClus0_share0000_9_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y49"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrClus0_share0000_9_LOGIC_ONE_16281,
      IB => XLXI_27_XLXI_90_adrClus0_share0000_9_CYMUXF2_16282,
      SEL => XLXI_27_XLXI_90_adrClus0_share0000_9_CYSELG_16274,
      O => XLXI_27_XLXI_90_adrClus0_share0000_9_CYMUXG2_16283
    );
  XLXI_27_XLXI_90_adrClus0_share0000_9_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X53Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Msub_adrClus0_share0000_lut(10),
      O => XLXI_27_XLXI_90_adrClus0_share0000_9_CYSELG_16274
    );
  XLXI_27_XLXI_90_Msub_adrClus0_share0000_lut_10_Q : X_LUT4
    generic map(
      INIT => X"303F",
      LOC => "SLICE_X53Y49"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_90_adrClus0_addsub0000(10),
      ADR2 => XLXI_27_XLXI_90_ffFAT32n16_12371,
      ADR3 => XLXI_27_XLXI_90_adrRootDir(10),
      O => XLXI_27_XLXI_90_Msub_adrClus0_share0000_lut(10)
    );
  XLXI_27_XLXI_90_adrClus0_share0000_11_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X53Y50"
    )
    port map (
      O => XLXI_27_XLXI_90_adrClus0_share0000_11_LOGIC_ONE_16319
    );
  XLXI_27_XLXI_90_adrClus0_share0000_11_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_share0000_11_XORF_16337,
      O => XLXI_27_XLXI_90_adrClus0_share0000(11)
    );
  XLXI_27_XLXI_90_adrClus0_share0000_11_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X53Y50"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrClus0_share0000_11_CYINIT_16336,
      I1 => XLXI_27_XLXI_90_Msub_adrClus0_share0000_lut(11),
      O => XLXI_27_XLXI_90_adrClus0_share0000_11_XORF_16337
    );
  XLXI_27_XLXI_90_adrClus0_share0000_11_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X53Y50"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrClus0_share0000_11_LOGIC_ONE_16319,
      IB => XLXI_27_XLXI_90_adrClus0_share0000_11_CYINIT_16336,
      SEL => XLXI_27_XLXI_90_adrClus0_share0000_11_CYSELF_16325,
      O => XLXI_27_XLXI_90_Msub_adrClus0_share0000_cy_11_Q
    );
  XLXI_27_XLXI_90_adrClus0_share0000_11_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y50"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrClus0_share0000_11_LOGIC_ONE_16319,
      IB => XLXI_27_XLXI_90_adrClus0_share0000_11_LOGIC_ONE_16319,
      SEL => XLXI_27_XLXI_90_adrClus0_share0000_11_CYSELF_16325,
      O => XLXI_27_XLXI_90_adrClus0_share0000_11_CYMUXF2_16320
    );
  XLXI_27_XLXI_90_adrClus0_share0000_11_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X53Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Msub_adrClus0_share0000_cy_10_Q,
      O => XLXI_27_XLXI_90_adrClus0_share0000_11_CYINIT_16336
    );
  XLXI_27_XLXI_90_adrClus0_share0000_11_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X53Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Msub_adrClus0_share0000_lut(11),
      O => XLXI_27_XLXI_90_adrClus0_share0000_11_CYSELF_16325
    );
  XLXI_27_XLXI_90_adrClus0_share0000_11_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_share0000_11_XORG_16327,
      O => XLXI_27_XLXI_90_adrClus0_share0000(12)
    );
  XLXI_27_XLXI_90_adrClus0_share0000_11_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X53Y50"
    )
    port map (
      I0 => XLXI_27_XLXI_90_Msub_adrClus0_share0000_cy_11_Q,
      I1 => XLXI_27_XLXI_90_Msub_adrClus0_share0000_lut(12),
      O => XLXI_27_XLXI_90_adrClus0_share0000_11_XORG_16327
    );
  XLXI_27_XLXI_90_adrClus0_share0000_11_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_share0000_11_CYMUXFAST_16324,
      O => XLXI_27_XLXI_90_Msub_adrClus0_share0000_cy_12_Q
    );
  XLXI_27_XLXI_90_adrClus0_share0000_11_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X53Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Msub_adrClus0_share0000_cy_10_Q,
      O => XLXI_27_XLXI_90_adrClus0_share0000_11_FASTCARRY_16322
    );
  XLXI_27_XLXI_90_adrClus0_share0000_11_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X53Y50"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrClus0_share0000_11_CYSELG_16312,
      I1 => XLXI_27_XLXI_90_adrClus0_share0000_11_CYSELF_16325,
      O => XLXI_27_XLXI_90_adrClus0_share0000_11_CYAND_16323
    );
  XLXI_27_XLXI_90_adrClus0_share0000_11_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X53Y50"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrClus0_share0000_11_CYMUXG2_16321,
      IB => XLXI_27_XLXI_90_adrClus0_share0000_11_FASTCARRY_16322,
      SEL => XLXI_27_XLXI_90_adrClus0_share0000_11_CYAND_16323,
      O => XLXI_27_XLXI_90_adrClus0_share0000_11_CYMUXFAST_16324
    );
  XLXI_27_XLXI_90_adrClus0_share0000_11_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y50"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrClus0_share0000_11_LOGIC_ONE_16319,
      IB => XLXI_27_XLXI_90_adrClus0_share0000_11_CYMUXF2_16320,
      SEL => XLXI_27_XLXI_90_adrClus0_share0000_11_CYSELG_16312,
      O => XLXI_27_XLXI_90_adrClus0_share0000_11_CYMUXG2_16321
    );
  XLXI_27_XLXI_90_adrClus0_share0000_11_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X53Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Msub_adrClus0_share0000_lut(12),
      O => XLXI_27_XLXI_90_adrClus0_share0000_11_CYSELG_16312
    );
  XLXI_27_XLXI_90_Msub_adrClus0_share0000_lut_12_Q : X_LUT4
    generic map(
      INIT => X"11BB",
      LOC => "SLICE_X53Y50"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_ffFAT32n16_12371,
      ADR1 => XLXI_27_XLXI_90_adrRootDir(12),
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_90_adrClus0_addsub0000(12),
      O => XLXI_27_XLXI_90_Msub_adrClus0_share0000_lut(12)
    );
  XLXI_27_XLXI_90_adrClus0_share0000_13_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X53Y51"
    )
    port map (
      O => XLXI_27_XLXI_90_adrClus0_share0000_13_LOGIC_ONE_16357
    );
  XLXI_27_XLXI_90_adrClus0_share0000_13_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_share0000_13_XORF_16375,
      O => XLXI_27_XLXI_90_adrClus0_share0000(13)
    );
  XLXI_27_XLXI_90_adrClus0_share0000_13_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X53Y51"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrClus0_share0000_13_CYINIT_16374,
      I1 => XLXI_27_XLXI_90_Msub_adrClus0_share0000_lut(13),
      O => XLXI_27_XLXI_90_adrClus0_share0000_13_XORF_16375
    );
  XLXI_27_XLXI_90_adrClus0_share0000_13_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X53Y51"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrClus0_share0000_13_LOGIC_ONE_16357,
      IB => XLXI_27_XLXI_90_adrClus0_share0000_13_CYINIT_16374,
      SEL => XLXI_27_XLXI_90_adrClus0_share0000_13_CYSELF_16363,
      O => XLXI_27_XLXI_90_Msub_adrClus0_share0000_cy_13_Q
    );
  XLXI_27_XLXI_90_adrClus0_share0000_13_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y51"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrClus0_share0000_13_LOGIC_ONE_16357,
      IB => XLXI_27_XLXI_90_adrClus0_share0000_13_LOGIC_ONE_16357,
      SEL => XLXI_27_XLXI_90_adrClus0_share0000_13_CYSELF_16363,
      O => XLXI_27_XLXI_90_adrClus0_share0000_13_CYMUXF2_16358
    );
  XLXI_27_XLXI_90_adrClus0_share0000_13_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X53Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Msub_adrClus0_share0000_cy_12_Q,
      O => XLXI_27_XLXI_90_adrClus0_share0000_13_CYINIT_16374
    );
  XLXI_27_XLXI_90_adrClus0_share0000_13_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X53Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Msub_adrClus0_share0000_lut(13),
      O => XLXI_27_XLXI_90_adrClus0_share0000_13_CYSELF_16363
    );
  XLXI_27_XLXI_90_adrClus0_share0000_13_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_share0000_13_XORG_16365,
      O => XLXI_27_XLXI_90_adrClus0_share0000(14)
    );
  XLXI_27_XLXI_90_adrClus0_share0000_13_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X53Y51"
    )
    port map (
      I0 => XLXI_27_XLXI_90_Msub_adrClus0_share0000_cy_13_Q,
      I1 => XLXI_27_XLXI_90_Msub_adrClus0_share0000_lut(14),
      O => XLXI_27_XLXI_90_adrClus0_share0000_13_XORG_16365
    );
  XLXI_27_XLXI_90_adrClus0_share0000_13_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_share0000_13_CYMUXFAST_16362,
      O => XLXI_27_XLXI_90_Msub_adrClus0_share0000_cy_14_Q
    );
  XLXI_27_XLXI_90_adrClus0_share0000_13_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X53Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Msub_adrClus0_share0000_cy_12_Q,
      O => XLXI_27_XLXI_90_adrClus0_share0000_13_FASTCARRY_16360
    );
  XLXI_27_XLXI_90_adrClus0_share0000_13_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X53Y51"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrClus0_share0000_13_CYSELG_16350,
      I1 => XLXI_27_XLXI_90_adrClus0_share0000_13_CYSELF_16363,
      O => XLXI_27_XLXI_90_adrClus0_share0000_13_CYAND_16361
    );
  XLXI_27_XLXI_90_adrClus0_share0000_13_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X53Y51"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrClus0_share0000_13_CYMUXG2_16359,
      IB => XLXI_27_XLXI_90_adrClus0_share0000_13_FASTCARRY_16360,
      SEL => XLXI_27_XLXI_90_adrClus0_share0000_13_CYAND_16361,
      O => XLXI_27_XLXI_90_adrClus0_share0000_13_CYMUXFAST_16362
    );
  XLXI_27_XLXI_90_adrClus0_share0000_13_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y51"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrClus0_share0000_13_LOGIC_ONE_16357,
      IB => XLXI_27_XLXI_90_adrClus0_share0000_13_CYMUXF2_16358,
      SEL => XLXI_27_XLXI_90_adrClus0_share0000_13_CYSELG_16350,
      O => XLXI_27_XLXI_90_adrClus0_share0000_13_CYMUXG2_16359
    );
  XLXI_27_XLXI_90_adrClus0_share0000_13_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X53Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Msub_adrClus0_share0000_lut(14),
      O => XLXI_27_XLXI_90_adrClus0_share0000_13_CYSELG_16350
    );
  XLXI_27_XLXI_90_Msub_adrClus0_share0000_lut_14_Q : X_LUT4
    generic map(
      INIT => X"2277",
      LOC => "SLICE_X53Y51"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_ffFAT32n16_12371,
      ADR1 => XLXI_27_XLXI_90_adrClus0_addsub0000(14),
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_90_adrRootDir(14),
      O => XLXI_27_XLXI_90_Msub_adrClus0_share0000_lut(14)
    );
  XLXI_27_XLXI_90_adrClus0_share0000_15_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X53Y52"
    )
    port map (
      O => XLXI_27_XLXI_90_adrClus0_share0000_15_LOGIC_ONE_16395
    );
  XLXI_27_XLXI_90_adrClus0_share0000_15_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_share0000_15_XORF_16413,
      O => XLXI_27_XLXI_90_adrClus0_share0000(15)
    );
  XLXI_27_XLXI_90_adrClus0_share0000_15_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X53Y52"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrClus0_share0000_15_CYINIT_16412,
      I1 => XLXI_27_XLXI_90_Msub_adrClus0_share0000_lut(15),
      O => XLXI_27_XLXI_90_adrClus0_share0000_15_XORF_16413
    );
  XLXI_27_XLXI_90_adrClus0_share0000_15_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X53Y52"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrClus0_share0000_15_LOGIC_ONE_16395,
      IB => XLXI_27_XLXI_90_adrClus0_share0000_15_CYINIT_16412,
      SEL => XLXI_27_XLXI_90_adrClus0_share0000_15_CYSELF_16401,
      O => XLXI_27_XLXI_90_Msub_adrClus0_share0000_cy_15_Q
    );
  XLXI_27_XLXI_90_adrClus0_share0000_15_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y52"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrClus0_share0000_15_LOGIC_ONE_16395,
      IB => XLXI_27_XLXI_90_adrClus0_share0000_15_LOGIC_ONE_16395,
      SEL => XLXI_27_XLXI_90_adrClus0_share0000_15_CYSELF_16401,
      O => XLXI_27_XLXI_90_adrClus0_share0000_15_CYMUXF2_16396
    );
  XLXI_27_XLXI_90_adrClus0_share0000_15_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X53Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Msub_adrClus0_share0000_cy_14_Q,
      O => XLXI_27_XLXI_90_adrClus0_share0000_15_CYINIT_16412
    );
  XLXI_27_XLXI_90_adrClus0_share0000_15_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X53Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Msub_adrClus0_share0000_lut(15),
      O => XLXI_27_XLXI_90_adrClus0_share0000_15_CYSELF_16401
    );
  XLXI_27_XLXI_90_adrClus0_share0000_15_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_share0000_15_XORG_16403,
      O => XLXI_27_XLXI_90_adrClus0_share0000(16)
    );
  XLXI_27_XLXI_90_adrClus0_share0000_15_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X53Y52"
    )
    port map (
      I0 => XLXI_27_XLXI_90_Msub_adrClus0_share0000_cy_15_Q,
      I1 => XLXI_27_XLXI_90_Msub_adrClus0_share0000_lut(16),
      O => XLXI_27_XLXI_90_adrClus0_share0000_15_XORG_16403
    );
  XLXI_27_XLXI_90_adrClus0_share0000_15_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_share0000_15_CYMUXFAST_16400,
      O => XLXI_27_XLXI_90_Msub_adrClus0_share0000_cy_16_Q
    );
  XLXI_27_XLXI_90_adrClus0_share0000_15_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X53Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Msub_adrClus0_share0000_cy_14_Q,
      O => XLXI_27_XLXI_90_adrClus0_share0000_15_FASTCARRY_16398
    );
  XLXI_27_XLXI_90_adrClus0_share0000_15_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X53Y52"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrClus0_share0000_15_CYSELG_16388,
      I1 => XLXI_27_XLXI_90_adrClus0_share0000_15_CYSELF_16401,
      O => XLXI_27_XLXI_90_adrClus0_share0000_15_CYAND_16399
    );
  XLXI_27_XLXI_90_adrClus0_share0000_15_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X53Y52"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrClus0_share0000_15_CYMUXG2_16397,
      IB => XLXI_27_XLXI_90_adrClus0_share0000_15_FASTCARRY_16398,
      SEL => XLXI_27_XLXI_90_adrClus0_share0000_15_CYAND_16399,
      O => XLXI_27_XLXI_90_adrClus0_share0000_15_CYMUXFAST_16400
    );
  XLXI_27_XLXI_90_adrClus0_share0000_15_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y52"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrClus0_share0000_15_LOGIC_ONE_16395,
      IB => XLXI_27_XLXI_90_adrClus0_share0000_15_CYMUXF2_16396,
      SEL => XLXI_27_XLXI_90_adrClus0_share0000_15_CYSELG_16388,
      O => XLXI_27_XLXI_90_adrClus0_share0000_15_CYMUXG2_16397
    );
  XLXI_27_XLXI_90_adrClus0_share0000_15_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X53Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Msub_adrClus0_share0000_lut(16),
      O => XLXI_27_XLXI_90_adrClus0_share0000_15_CYSELG_16388
    );
  XLXI_27_XLXI_90_Msub_adrClus0_share0000_lut_16_Q : X_LUT4
    generic map(
      INIT => X"550F",
      LOC => "SLICE_X53Y52"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrClus0_addsub0000(16),
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_90_adrRootDir(16),
      ADR3 => XLXI_27_XLXI_90_ffFAT32n16_12371,
      O => XLXI_27_XLXI_90_Msub_adrClus0_share0000_lut(16)
    );
  XLXI_27_XLXI_90_adrClus0_share0000_17_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X53Y53"
    )
    port map (
      O => XLXI_27_XLXI_90_adrClus0_share0000_17_LOGIC_ONE_16433
    );
  XLXI_27_XLXI_90_adrClus0_share0000_17_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_share0000_17_XORF_16451,
      O => XLXI_27_XLXI_90_adrClus0_share0000(17)
    );
  XLXI_27_XLXI_90_adrClus0_share0000_17_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X53Y53"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrClus0_share0000_17_CYINIT_16450,
      I1 => XLXI_27_XLXI_90_Msub_adrClus0_share0000_lut(17),
      O => XLXI_27_XLXI_90_adrClus0_share0000_17_XORF_16451
    );
  XLXI_27_XLXI_90_adrClus0_share0000_17_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X53Y53"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrClus0_share0000_17_LOGIC_ONE_16433,
      IB => XLXI_27_XLXI_90_adrClus0_share0000_17_CYINIT_16450,
      SEL => XLXI_27_XLXI_90_adrClus0_share0000_17_CYSELF_16439,
      O => XLXI_27_XLXI_90_Msub_adrClus0_share0000_cy_17_Q
    );
  XLXI_27_XLXI_90_adrClus0_share0000_17_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y53"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrClus0_share0000_17_LOGIC_ONE_16433,
      IB => XLXI_27_XLXI_90_adrClus0_share0000_17_LOGIC_ONE_16433,
      SEL => XLXI_27_XLXI_90_adrClus0_share0000_17_CYSELF_16439,
      O => XLXI_27_XLXI_90_adrClus0_share0000_17_CYMUXF2_16434
    );
  XLXI_27_XLXI_90_adrClus0_share0000_17_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X53Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Msub_adrClus0_share0000_cy_16_Q,
      O => XLXI_27_XLXI_90_adrClus0_share0000_17_CYINIT_16450
    );
  XLXI_27_XLXI_90_adrClus0_share0000_17_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X53Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Msub_adrClus0_share0000_lut(17),
      O => XLXI_27_XLXI_90_adrClus0_share0000_17_CYSELF_16439
    );
  XLXI_27_XLXI_90_adrClus0_share0000_17_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_share0000_17_XORG_16441,
      O => XLXI_27_XLXI_90_adrClus0_share0000(18)
    );
  XLXI_27_XLXI_90_adrClus0_share0000_17_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X53Y53"
    )
    port map (
      I0 => XLXI_27_XLXI_90_Msub_adrClus0_share0000_cy_17_Q,
      I1 => XLXI_27_XLXI_90_Msub_adrClus0_share0000_lut(18),
      O => XLXI_27_XLXI_90_adrClus0_share0000_17_XORG_16441
    );
  XLXI_27_XLXI_90_adrClus0_share0000_17_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_share0000_17_CYMUXFAST_16438,
      O => XLXI_27_XLXI_90_Msub_adrClus0_share0000_cy_18_Q
    );
  XLXI_27_XLXI_90_adrClus0_share0000_17_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X53Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Msub_adrClus0_share0000_cy_16_Q,
      O => XLXI_27_XLXI_90_adrClus0_share0000_17_FASTCARRY_16436
    );
  XLXI_27_XLXI_90_adrClus0_share0000_17_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X53Y53"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrClus0_share0000_17_CYSELG_16426,
      I1 => XLXI_27_XLXI_90_adrClus0_share0000_17_CYSELF_16439,
      O => XLXI_27_XLXI_90_adrClus0_share0000_17_CYAND_16437
    );
  XLXI_27_XLXI_90_adrClus0_share0000_17_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X53Y53"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrClus0_share0000_17_CYMUXG2_16435,
      IB => XLXI_27_XLXI_90_adrClus0_share0000_17_FASTCARRY_16436,
      SEL => XLXI_27_XLXI_90_adrClus0_share0000_17_CYAND_16437,
      O => XLXI_27_XLXI_90_adrClus0_share0000_17_CYMUXFAST_16438
    );
  XLXI_27_XLXI_90_adrClus0_share0000_17_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y53"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrClus0_share0000_17_LOGIC_ONE_16433,
      IB => XLXI_27_XLXI_90_adrClus0_share0000_17_CYMUXF2_16434,
      SEL => XLXI_27_XLXI_90_adrClus0_share0000_17_CYSELG_16426,
      O => XLXI_27_XLXI_90_adrClus0_share0000_17_CYMUXG2_16435
    );
  XLXI_27_XLXI_90_adrClus0_share0000_17_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X53Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Msub_adrClus0_share0000_lut(18),
      O => XLXI_27_XLXI_90_adrClus0_share0000_17_CYSELG_16426
    );
  XLXI_27_XLXI_90_Msub_adrClus0_share0000_lut_18_Q : X_LUT4
    generic map(
      INIT => X"3535",
      LOC => "SLICE_X53Y53"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrRootDir(18),
      ADR1 => XLXI_27_XLXI_90_adrClus0_addsub0000(18),
      ADR2 => XLXI_27_XLXI_90_ffFAT32n16_12371,
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_Msub_adrClus0_share0000_lut(18)
    );
  XLXI_27_XLXI_90_adrClus0_share0000_19_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X53Y54"
    )
    port map (
      O => XLXI_27_XLXI_90_adrClus0_share0000_19_LOGIC_ONE_16471
    );
  XLXI_27_XLXI_90_adrClus0_share0000_19_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_share0000_19_XORF_16489,
      O => XLXI_27_XLXI_90_adrClus0_share0000(19)
    );
  XLXI_27_XLXI_90_adrClus0_share0000_19_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X53Y54"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrClus0_share0000_19_CYINIT_16488,
      I1 => XLXI_27_XLXI_90_Msub_adrClus0_share0000_lut(19),
      O => XLXI_27_XLXI_90_adrClus0_share0000_19_XORF_16489
    );
  XLXI_27_XLXI_90_adrClus0_share0000_19_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X53Y54"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrClus0_share0000_19_LOGIC_ONE_16471,
      IB => XLXI_27_XLXI_90_adrClus0_share0000_19_CYINIT_16488,
      SEL => XLXI_27_XLXI_90_adrClus0_share0000_19_CYSELF_16477,
      O => XLXI_27_XLXI_90_Msub_adrClus0_share0000_cy_19_Q
    );
  XLXI_27_XLXI_90_adrClus0_share0000_19_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y54"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrClus0_share0000_19_LOGIC_ONE_16471,
      IB => XLXI_27_XLXI_90_adrClus0_share0000_19_LOGIC_ONE_16471,
      SEL => XLXI_27_XLXI_90_adrClus0_share0000_19_CYSELF_16477,
      O => XLXI_27_XLXI_90_adrClus0_share0000_19_CYMUXF2_16472
    );
  XLXI_27_XLXI_90_adrClus0_share0000_19_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X53Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Msub_adrClus0_share0000_cy_18_Q,
      O => XLXI_27_XLXI_90_adrClus0_share0000_19_CYINIT_16488
    );
  XLXI_27_XLXI_90_adrClus0_share0000_19_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X53Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Msub_adrClus0_share0000_lut(19),
      O => XLXI_27_XLXI_90_adrClus0_share0000_19_CYSELF_16477
    );
  XLXI_27_XLXI_90_adrClus0_share0000_19_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_share0000_19_XORG_16479,
      O => XLXI_27_XLXI_90_adrClus0_share0000(20)
    );
  XLXI_27_XLXI_90_adrClus0_share0000_19_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X53Y54"
    )
    port map (
      I0 => XLXI_27_XLXI_90_Msub_adrClus0_share0000_cy_19_Q,
      I1 => XLXI_27_XLXI_90_Msub_adrClus0_share0000_lut(20),
      O => XLXI_27_XLXI_90_adrClus0_share0000_19_XORG_16479
    );
  XLXI_27_XLXI_90_adrClus0_share0000_19_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X53Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Msub_adrClus0_share0000_cy_18_Q,
      O => XLXI_27_XLXI_90_adrClus0_share0000_19_FASTCARRY_16474
    );
  XLXI_27_XLXI_90_adrClus0_share0000_19_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X53Y54"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrClus0_share0000_19_CYSELG_16464,
      I1 => XLXI_27_XLXI_90_adrClus0_share0000_19_CYSELF_16477,
      O => XLXI_27_XLXI_90_adrClus0_share0000_19_CYAND_16475
    );
  XLXI_27_XLXI_90_adrClus0_share0000_19_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X53Y54"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrClus0_share0000_19_CYMUXG2_16473,
      IB => XLXI_27_XLXI_90_adrClus0_share0000_19_FASTCARRY_16474,
      SEL => XLXI_27_XLXI_90_adrClus0_share0000_19_CYAND_16475,
      O => XLXI_27_XLXI_90_adrClus0_share0000_19_CYMUXFAST_16476
    );
  XLXI_27_XLXI_90_adrClus0_share0000_19_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y54"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrClus0_share0000_19_LOGIC_ONE_16471,
      IB => XLXI_27_XLXI_90_adrClus0_share0000_19_CYMUXF2_16472,
      SEL => XLXI_27_XLXI_90_adrClus0_share0000_19_CYSELG_16464,
      O => XLXI_27_XLXI_90_adrClus0_share0000_19_CYMUXG2_16473
    );
  XLXI_27_XLXI_90_adrClus0_share0000_19_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X53Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Msub_adrClus0_share0000_lut(20),
      O => XLXI_27_XLXI_90_adrClus0_share0000_19_CYSELG_16464
    );
  XLXI_27_XLXI_90_Msub_adrClus0_share0000_lut_20_Q : X_LUT4
    generic map(
      INIT => X"4747",
      LOC => "SLICE_X53Y54"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrClus0_addsub0000(20),
      ADR1 => XLXI_27_XLXI_90_ffFAT32n16_12371,
      ADR2 => XLXI_27_XLXI_90_adrRootDir(20),
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_Msub_adrClus0_share0000_lut(20)
    );
  XLXI_27_XLXI_90_adrClus0_share0000_21_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X53Y55"
    )
    port map (
      O => XLXI_27_XLXI_90_adrClus0_share0000_21_LOGIC_ONE_16519
    );
  XLXI_27_XLXI_90_adrClus0_share0000_21_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_share0000_21_XORF_16520,
      O => XLXI_27_XLXI_90_adrClus0_share0000(21)
    );
  XLXI_27_XLXI_90_adrClus0_share0000_21_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X53Y55"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrClus0_share0000_21_CYINIT_16518,
      I1 => XLXI_27_XLXI_90_Msub_adrClus0_share0000_lut(21),
      O => XLXI_27_XLXI_90_adrClus0_share0000_21_XORF_16520
    );
  XLXI_27_XLXI_90_adrClus0_share0000_21_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X53Y55"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrClus0_share0000_21_LOGIC_ONE_16519,
      IB => XLXI_27_XLXI_90_adrClus0_share0000_21_CYINIT_16518,
      SEL => XLXI_27_XLXI_90_adrClus0_share0000_21_CYSELF_16511,
      O => XLXI_27_XLXI_90_Msub_adrClus0_share0000_cy_21_Q
    );
  XLXI_27_XLXI_90_adrClus0_share0000_21_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X53Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_share0000_19_CYMUXFAST_16476,
      O => XLXI_27_XLXI_90_adrClus0_share0000_21_CYINIT_16518
    );
  XLXI_27_XLXI_90_adrClus0_share0000_21_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X53Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Msub_adrClus0_share0000_lut(21),
      O => XLXI_27_XLXI_90_adrClus0_share0000_21_CYSELF_16511
    );
  XLXI_27_XLXI_90_adrClus0_share0000_21_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_share0000_21_XORG_16508,
      O => XLXI_27_XLXI_90_adrClus0_share0000(22)
    );
  XLXI_27_XLXI_90_adrClus0_share0000_21_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X53Y55"
    )
    port map (
      I0 => XLXI_27_XLXI_90_Msub_adrClus0_share0000_cy_21_Q,
      I1 => XLXI_27_XLXI_90_Msub_adrClus0_share0000_lut(22),
      O => XLXI_27_XLXI_90_adrClus0_share0000_21_XORG_16508
    );
  XLXI_27_XLXI_90_Msub_adrClus0_share0000_lut_22_Q : X_LUT4
    generic map(
      INIT => X"2277",
      LOC => "SLICE_X53Y55"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_ffFAT32n16_12371,
      ADR1 => XLXI_27_XLXI_90_adrClus0_addsub0000(22),
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_90_adrRootDir(22),
      O => XLXI_27_XLXI_90_Msub_adrClus0_share0000_lut(22)
    );
  XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X47Y67"
    )
    port map (
      O => XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_1_LOGIC_ZERO_16539
    );
  XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X47Y67"
    )
    port map (
      IA => XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_1_LOGIC_ZERO_16539,
      IB => XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_1_CYINIT_16550,
      SEL => XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_1_CYSELF_16544,
      O => XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy(0)
    );
  XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X47Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_1_BXINV_16542,
      O => XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_1_CYINIT_16550
    );
  XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X47Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_lut(0),
      O => XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_1_CYSELF_16544
    );
  XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_1_BXINV_16542
    );
  XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X47Y67"
    )
    port map (
      IA => XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_1_LOGIC_ZERO_16539,
      IB => XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy(0),
      SEL => XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_1_CYSELG_16533,
      O => XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_1_CYMUXG_16541
    );
  XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X47Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_lut(1),
      O => XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_1_CYSELG_16533
    );
  XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_lut_1_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X47Y67"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_FSize(6),
      ADR1 => XLXI_27_XLXI_90_FSize(11),
      ADR2 => XLXI_27_XLXI_90_FSize(13),
      ADR3 => XLXI_27_XLXI_90_FSize(12),
      O => XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_lut(1)
    );
  XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_3_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X47Y68"
    )
    port map (
      O => XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_3_LOGIC_ZERO_16568
    );
  XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y68"
    )
    port map (
      IA => XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_3_LOGIC_ZERO_16568,
      IB => XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_3_LOGIC_ZERO_16568,
      SEL => XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_3_CYSELF_16574,
      O => XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_3_CYMUXF2_16569
    );
  XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X47Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_lut(2),
      O => XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_3_CYSELF_16574
    );
  XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X47Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_1_CYMUXG_16541,
      O => XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_3_FASTCARRY_16571
    );
  XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X47Y68"
    )
    port map (
      I0 => XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_3_CYSELG_16562,
      I1 => XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_3_CYSELF_16574,
      O => XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_3_CYAND_16572
    );
  XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X47Y68"
    )
    port map (
      IA => XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_3_CYMUXG2_16570,
      IB => XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_3_FASTCARRY_16571,
      SEL => XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_3_CYAND_16572,
      O => XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_3_CYMUXFAST_16573
    );
  XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y68"
    )
    port map (
      IA => XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_3_LOGIC_ZERO_16568,
      IB => XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_3_CYMUXF2_16569,
      SEL => XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_3_CYSELG_16562,
      O => XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_3_CYMUXG2_16570
    );
  XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X47Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_lut(3),
      O => XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_3_CYSELG_16562
    );
  XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_lut_3_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X47Y68"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_FSize(18),
      ADR1 => XLXI_27_XLXI_90_FSize(19),
      ADR2 => XLXI_27_XLXI_90_FSize(17),
      ADR3 => XLXI_27_XLXI_90_FSize(4),
      O => XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_lut(3)
    );
  XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_5_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X47Y69"
    )
    port map (
      O => XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_5_LOGIC_ZERO_16598
    );
  XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y69"
    )
    port map (
      IA => XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_5_LOGIC_ZERO_16598,
      IB => XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_5_LOGIC_ZERO_16598,
      SEL => XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_5_CYSELF_16604,
      O => XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_5_CYMUXF2_16599
    );
  XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X47Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_lut(4),
      O => XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_5_CYSELF_16604
    );
  XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X47Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_3_CYMUXFAST_16573,
      O => XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_5_FASTCARRY_16601
    );
  XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X47Y69"
    )
    port map (
      I0 => XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_5_CYSELG_16592,
      I1 => XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_5_CYSELF_16604,
      O => XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_5_CYAND_16602
    );
  XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X47Y69"
    )
    port map (
      IA => XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_5_CYMUXG2_16600,
      IB => XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_5_FASTCARRY_16601,
      SEL => XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_5_CYAND_16602,
      O => XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_5_CYMUXFAST_16603
    );
  XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y69"
    )
    port map (
      IA => XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_5_LOGIC_ZERO_16598,
      IB => XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_5_CYMUXF2_16599,
      SEL => XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_5_CYSELG_16592,
      O => XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_5_CYMUXG2_16600
    );
  XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X47Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_lut(5),
      O => XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_5_CYSELG_16592
    );
  XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_lut_5_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X47Y69"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_FSize(2),
      ADR1 => XLXI_27_XLXI_90_FSize(23),
      ADR2 => XLXI_27_XLXI_90_FSize(24),
      ADR3 => XLXI_27_XLXI_90_FSize(25),
      O => XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_lut(5)
    );
  XLXI_27_XLXI_90_NextState_cmp_eq0004_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X47Y70"
    )
    port map (
      O => XLXI_27_XLXI_90_NextState_cmp_eq0004_LOGIC_ZERO_16628
    );
  XLXI_27_XLXI_90_NextState_cmp_eq0004_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y70"
    )
    port map (
      IA => XLXI_27_XLXI_90_NextState_cmp_eq0004_LOGIC_ZERO_16628,
      IB => XLXI_27_XLXI_90_NextState_cmp_eq0004_LOGIC_ZERO_16628,
      SEL => XLXI_27_XLXI_90_NextState_cmp_eq0004_CYSELF_16634,
      O => XLXI_27_XLXI_90_NextState_cmp_eq0004_CYMUXF2_16629
    );
  XLXI_27_XLXI_90_NextState_cmp_eq0004_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X47Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_lut(6),
      O => XLXI_27_XLXI_90_NextState_cmp_eq0004_CYSELF_16634
    );
  XLXI_27_XLXI_90_NextState_cmp_eq0004_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_NextState_cmp_eq0004_CYMUXFAST_16633,
      O => XLXI_27_XLXI_90_NextState_cmp_eq0004
    );
  XLXI_27_XLXI_90_NextState_cmp_eq0004_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X47Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_cy_5_CYMUXFAST_16603,
      O => XLXI_27_XLXI_90_NextState_cmp_eq0004_FASTCARRY_16631
    );
  XLXI_27_XLXI_90_NextState_cmp_eq0004_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X47Y70"
    )
    port map (
      I0 => XLXI_27_XLXI_90_NextState_cmp_eq0004_CYSELG_16622,
      I1 => XLXI_27_XLXI_90_NextState_cmp_eq0004_CYSELF_16634,
      O => XLXI_27_XLXI_90_NextState_cmp_eq0004_CYAND_16632
    );
  XLXI_27_XLXI_90_NextState_cmp_eq0004_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X47Y70"
    )
    port map (
      IA => XLXI_27_XLXI_90_NextState_cmp_eq0004_CYMUXG2_16630,
      IB => XLXI_27_XLXI_90_NextState_cmp_eq0004_FASTCARRY_16631,
      SEL => XLXI_27_XLXI_90_NextState_cmp_eq0004_CYAND_16632,
      O => XLXI_27_XLXI_90_NextState_cmp_eq0004_CYMUXFAST_16633
    );
  XLXI_27_XLXI_90_NextState_cmp_eq0004_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y70"
    )
    port map (
      IA => XLXI_27_XLXI_90_NextState_cmp_eq0004_LOGIC_ZERO_16628,
      IB => XLXI_27_XLXI_90_NextState_cmp_eq0004_CYMUXF2_16629,
      SEL => XLXI_27_XLXI_90_NextState_cmp_eq0004_CYSELG_16622,
      O => XLXI_27_XLXI_90_NextState_cmp_eq0004_CYMUXG2_16630
    );
  XLXI_27_XLXI_90_NextState_cmp_eq0004_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X47Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_lut(7),
      O => XLXI_27_XLXI_90_NextState_cmp_eq0004_CYSELG_16622
    );
  XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_lut_7_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X47Y70"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_FSize(31),
      ADR1 => XLXI_27_XLXI_90_FSize(29),
      ADR2 => XLXI_27_XLXI_90_FSize(30),
      ADR3 => XLXI_27_XLXI_90_FSize(0),
      O => XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_lut(7)
    );
  XLXI_27_XLXI_89_adrWr_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X1Y46"
    )
    port map (
      O => XLXI_27_XLXI_89_adrWr_0_LOGIC_ZERO_16663
    );
  XLXI_27_XLXI_89_adrWr_0_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X1Y46"
    )
    port map (
      O => XLXI_27_XLXI_89_adrWr_0_LOGIC_ONE_16686
    );
  XLXI_27_XLXI_89_adrWr_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_adrWr_0_XORF_16687,
      O => XLXI_27_XLXI_89_adrWr_0_DXMUX_16689
    );
  XLXI_27_XLXI_89_adrWr_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X1Y46"
    )
    port map (
      I0 => XLXI_27_XLXI_89_adrWr_0_CYINIT_16685,
      I1 => XLXI_27_XLXI_89_Mcount_adrWr_lut(0),
      O => XLXI_27_XLXI_89_adrWr_0_XORF_16687
    );
  XLXI_27_XLXI_89_adrWr_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X1Y46"
    )
    port map (
      IA => XLXI_27_XLXI_89_adrWr_0_LOGIC_ONE_16686,
      IB => XLXI_27_XLXI_89_adrWr_0_CYINIT_16685,
      SEL => XLXI_27_XLXI_89_adrWr_0_CYSELF_16676,
      O => XLXI_27_XLXI_89_Mcount_adrWr_cy(0)
    );
  XLXI_27_XLXI_89_adrWr_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X1Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_adrWr_0_BXINV_16674,
      O => XLXI_27_XLXI_89_adrWr_0_CYINIT_16685
    );
  XLXI_27_XLXI_89_adrWr_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X1Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_Mcount_adrWr_lut(0),
      O => XLXI_27_XLXI_89_adrWr_0_CYSELF_16676
    );
  XLXI_27_XLXI_89_adrWr_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => XLXI_27_XLXI_89_adrWr_0_BXINV_16674
    );
  XLXI_27_XLXI_89_adrWr_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_adrWr_0_XORG_16666,
      O => XLXI_27_XLXI_89_adrWr_0_DYMUX_16668
    );
  XLXI_27_XLXI_89_adrWr_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X1Y46"
    )
    port map (
      I0 => XLXI_27_XLXI_89_Mcount_adrWr_cy(0),
      I1 => XLXI_27_XLXI_89_adrWr_0_G,
      O => XLXI_27_XLXI_89_adrWr_0_XORG_16666
    );
  XLXI_27_XLXI_89_adrWr_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X1Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_adrWr_0_CYMUXG_16665,
      O => XLXI_27_XLXI_89_Mcount_adrWr_cy(1)
    );
  XLXI_27_XLXI_89_adrWr_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X1Y46"
    )
    port map (
      IA => XLXI_27_XLXI_89_adrWr_0_LOGIC_ZERO_16663,
      IB => XLXI_27_XLXI_89_Mcount_adrWr_cy(0),
      SEL => XLXI_27_XLXI_89_adrWr_0_CYSELG_16654,
      O => XLXI_27_XLXI_89_adrWr_0_CYMUXG_16665
    );
  XLXI_27_XLXI_89_adrWr_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X1Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_adrWr_0_G,
      O => XLXI_27_XLXI_89_adrWr_0_CYSELG_16654
    );
  XLXI_27_XLXI_89_adrWr_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_27_File_Source_Selected_12344,
      O => XLXI_27_XLXI_89_adrWr_0_SRINV_16652
    );
  XLXI_27_XLXI_89_adrWr_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_89_adrWr_0_CLKINV_16651
    );
  XLXI_27_XLXI_89_adrWr_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_DoPUSH_0,
      O => XLXI_27_XLXI_89_adrWr_0_CEINV_16650
    );
  XLXI_27_XLXI_89_adrWr_2_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X1Y47"
    )
    port map (
      O => XLXI_27_XLXI_89_adrWr_2_LOGIC_ZERO_16717
    );
  XLXI_27_XLXI_89_adrWr_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_adrWr_2_XORF_16743,
      O => XLXI_27_XLXI_89_adrWr_2_DXMUX_16745
    );
  XLXI_27_XLXI_89_adrWr_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X1Y47"
    )
    port map (
      I0 => XLXI_27_XLXI_89_adrWr_2_CYINIT_16742,
      I1 => XLXI_27_XLXI_89_adrWr_2_F,
      O => XLXI_27_XLXI_89_adrWr_2_XORF_16743
    );
  XLXI_27_XLXI_89_adrWr_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X1Y47"
    )
    port map (
      IA => XLXI_27_XLXI_89_adrWr_2_LOGIC_ZERO_16717,
      IB => XLXI_27_XLXI_89_adrWr_2_CYINIT_16742,
      SEL => XLXI_27_XLXI_89_adrWr_2_CYSELF_16723,
      O => XLXI_27_XLXI_89_Mcount_adrWr_cy(2)
    );
  XLXI_27_XLXI_89_adrWr_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X1Y47"
    )
    port map (
      IA => XLXI_27_XLXI_89_adrWr_2_LOGIC_ZERO_16717,
      IB => XLXI_27_XLXI_89_adrWr_2_LOGIC_ZERO_16717,
      SEL => XLXI_27_XLXI_89_adrWr_2_CYSELF_16723,
      O => XLXI_27_XLXI_89_adrWr_2_CYMUXF2_16718
    );
  XLXI_27_XLXI_89_adrWr_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X1Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_Mcount_adrWr_cy(1),
      O => XLXI_27_XLXI_89_adrWr_2_CYINIT_16742
    );
  XLXI_27_XLXI_89_adrWr_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X1Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_adrWr_2_F,
      O => XLXI_27_XLXI_89_adrWr_2_CYSELF_16723
    );
  XLXI_27_XLXI_89_adrWr_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_adrWr_2_XORG_16725,
      O => XLXI_27_XLXI_89_adrWr_2_DYMUX_16727
    );
  XLXI_27_XLXI_89_adrWr_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X1Y47"
    )
    port map (
      I0 => XLXI_27_XLXI_89_Mcount_adrWr_cy(2),
      I1 => XLXI_27_XLXI_89_adrWr_2_G,
      O => XLXI_27_XLXI_89_adrWr_2_XORG_16725
    );
  XLXI_27_XLXI_89_adrWr_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X1Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_adrWr_2_CYMUXFAST_16722,
      O => XLXI_27_XLXI_89_Mcount_adrWr_cy(3)
    );
  XLXI_27_XLXI_89_adrWr_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X1Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_Mcount_adrWr_cy(1),
      O => XLXI_27_XLXI_89_adrWr_2_FASTCARRY_16720
    );
  XLXI_27_XLXI_89_adrWr_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X1Y47"
    )
    port map (
      I0 => XLXI_27_XLXI_89_adrWr_2_CYSELG_16708,
      I1 => XLXI_27_XLXI_89_adrWr_2_CYSELF_16723,
      O => XLXI_27_XLXI_89_adrWr_2_CYAND_16721
    );
  XLXI_27_XLXI_89_adrWr_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X1Y47"
    )
    port map (
      IA => XLXI_27_XLXI_89_adrWr_2_CYMUXG2_16719,
      IB => XLXI_27_XLXI_89_adrWr_2_FASTCARRY_16720,
      SEL => XLXI_27_XLXI_89_adrWr_2_CYAND_16721,
      O => XLXI_27_XLXI_89_adrWr_2_CYMUXFAST_16722
    );
  XLXI_27_XLXI_89_adrWr_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X1Y47"
    )
    port map (
      IA => XLXI_27_XLXI_89_adrWr_2_LOGIC_ZERO_16717,
      IB => XLXI_27_XLXI_89_adrWr_2_CYMUXF2_16718,
      SEL => XLXI_27_XLXI_89_adrWr_2_CYSELG_16708,
      O => XLXI_27_XLXI_89_adrWr_2_CYMUXG2_16719
    );
  XLXI_27_XLXI_89_adrWr_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X1Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_adrWr_2_G,
      O => XLXI_27_XLXI_89_adrWr_2_CYSELG_16708
    );
  XLXI_27_XLXI_89_adrWr_2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_27_File_Source_Selected_12344,
      O => XLXI_27_XLXI_89_adrWr_2_SRINV_16706
    );
  XLXI_27_XLXI_89_adrWr_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_89_adrWr_2_CLKINV_16705
    );
  XLXI_27_XLXI_89_adrWr_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_DoPUSH_0,
      O => XLXI_27_XLXI_89_adrWr_2_CEINV_16704
    );
  XLXI_27_XLXI_89_adrWr_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X1Y48"
    )
    port map (
      O => XLXI_27_XLXI_89_adrWr_4_LOGIC_ZERO_16773
    );
  XLXI_27_XLXI_89_adrWr_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_adrWr_4_XORF_16799,
      O => XLXI_27_XLXI_89_adrWr_4_DXMUX_16801
    );
  XLXI_27_XLXI_89_adrWr_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X1Y48"
    )
    port map (
      I0 => XLXI_27_XLXI_89_adrWr_4_CYINIT_16798,
      I1 => XLXI_27_XLXI_89_adrWr_4_F,
      O => XLXI_27_XLXI_89_adrWr_4_XORF_16799
    );
  XLXI_27_XLXI_89_adrWr_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X1Y48"
    )
    port map (
      IA => XLXI_27_XLXI_89_adrWr_4_LOGIC_ZERO_16773,
      IB => XLXI_27_XLXI_89_adrWr_4_CYINIT_16798,
      SEL => XLXI_27_XLXI_89_adrWr_4_CYSELF_16779,
      O => XLXI_27_XLXI_89_Mcount_adrWr_cy(4)
    );
  XLXI_27_XLXI_89_adrWr_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X1Y48"
    )
    port map (
      IA => XLXI_27_XLXI_89_adrWr_4_LOGIC_ZERO_16773,
      IB => XLXI_27_XLXI_89_adrWr_4_LOGIC_ZERO_16773,
      SEL => XLXI_27_XLXI_89_adrWr_4_CYSELF_16779,
      O => XLXI_27_XLXI_89_adrWr_4_CYMUXF2_16774
    );
  XLXI_27_XLXI_89_adrWr_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X1Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_Mcount_adrWr_cy(3),
      O => XLXI_27_XLXI_89_adrWr_4_CYINIT_16798
    );
  XLXI_27_XLXI_89_adrWr_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X1Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_adrWr_4_F,
      O => XLXI_27_XLXI_89_adrWr_4_CYSELF_16779
    );
  XLXI_27_XLXI_89_adrWr_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_adrWr_4_XORG_16781,
      O => XLXI_27_XLXI_89_adrWr_4_DYMUX_16783
    );
  XLXI_27_XLXI_89_adrWr_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X1Y48"
    )
    port map (
      I0 => XLXI_27_XLXI_89_Mcount_adrWr_cy(4),
      I1 => XLXI_27_XLXI_89_adrWr_4_G,
      O => XLXI_27_XLXI_89_adrWr_4_XORG_16781
    );
  XLXI_27_XLXI_89_adrWr_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X1Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_adrWr_4_CYMUXFAST_16778,
      O => XLXI_27_XLXI_89_Mcount_adrWr_cy(5)
    );
  XLXI_27_XLXI_89_adrWr_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X1Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_Mcount_adrWr_cy(3),
      O => XLXI_27_XLXI_89_adrWr_4_FASTCARRY_16776
    );
  XLXI_27_XLXI_89_adrWr_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X1Y48"
    )
    port map (
      I0 => XLXI_27_XLXI_89_adrWr_4_CYSELG_16764,
      I1 => XLXI_27_XLXI_89_adrWr_4_CYSELF_16779,
      O => XLXI_27_XLXI_89_adrWr_4_CYAND_16777
    );
  XLXI_27_XLXI_89_adrWr_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X1Y48"
    )
    port map (
      IA => XLXI_27_XLXI_89_adrWr_4_CYMUXG2_16775,
      IB => XLXI_27_XLXI_89_adrWr_4_FASTCARRY_16776,
      SEL => XLXI_27_XLXI_89_adrWr_4_CYAND_16777,
      O => XLXI_27_XLXI_89_adrWr_4_CYMUXFAST_16778
    );
  XLXI_27_XLXI_89_adrWr_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X1Y48"
    )
    port map (
      IA => XLXI_27_XLXI_89_adrWr_4_LOGIC_ZERO_16773,
      IB => XLXI_27_XLXI_89_adrWr_4_CYMUXF2_16774,
      SEL => XLXI_27_XLXI_89_adrWr_4_CYSELG_16764,
      O => XLXI_27_XLXI_89_adrWr_4_CYMUXG2_16775
    );
  XLXI_27_XLXI_89_adrWr_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X1Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_adrWr_4_G,
      O => XLXI_27_XLXI_89_adrWr_4_CYSELG_16764
    );
  XLXI_27_XLXI_89_adrWr_4_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_27_File_Source_Selected_12344,
      O => XLXI_27_XLXI_89_adrWr_4_SRINV_16762
    );
  XLXI_27_XLXI_89_adrWr_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_89_adrWr_4_CLKINV_16761
    );
  XLXI_27_XLXI_89_adrWr_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_DoPUSH_0,
      O => XLXI_27_XLXI_89_adrWr_4_CEINV_16760
    );
  XLXI_27_XLXI_89_adrWr_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X1Y49"
    )
    port map (
      O => XLXI_27_XLXI_89_adrWr_6_LOGIC_ZERO_16829
    );
  XLXI_27_XLXI_89_adrWr_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_adrWr_6_XORF_16855,
      O => XLXI_27_XLXI_89_adrWr_6_DXMUX_16857
    );
  XLXI_27_XLXI_89_adrWr_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X1Y49"
    )
    port map (
      I0 => XLXI_27_XLXI_89_adrWr_6_CYINIT_16854,
      I1 => XLXI_27_XLXI_89_adrWr_6_F,
      O => XLXI_27_XLXI_89_adrWr_6_XORF_16855
    );
  XLXI_27_XLXI_89_adrWr_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X1Y49"
    )
    port map (
      IA => XLXI_27_XLXI_89_adrWr_6_LOGIC_ZERO_16829,
      IB => XLXI_27_XLXI_89_adrWr_6_CYINIT_16854,
      SEL => XLXI_27_XLXI_89_adrWr_6_CYSELF_16835,
      O => XLXI_27_XLXI_89_Mcount_adrWr_cy(6)
    );
  XLXI_27_XLXI_89_adrWr_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X1Y49"
    )
    port map (
      IA => XLXI_27_XLXI_89_adrWr_6_LOGIC_ZERO_16829,
      IB => XLXI_27_XLXI_89_adrWr_6_LOGIC_ZERO_16829,
      SEL => XLXI_27_XLXI_89_adrWr_6_CYSELF_16835,
      O => XLXI_27_XLXI_89_adrWr_6_CYMUXF2_16830
    );
  XLXI_27_XLXI_89_adrWr_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X1Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_Mcount_adrWr_cy(5),
      O => XLXI_27_XLXI_89_adrWr_6_CYINIT_16854
    );
  XLXI_27_XLXI_89_adrWr_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X1Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_adrWr_6_F,
      O => XLXI_27_XLXI_89_adrWr_6_CYSELF_16835
    );
  XLXI_27_XLXI_89_adrWr_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_adrWr_6_XORG_16837,
      O => XLXI_27_XLXI_89_adrWr_6_DYMUX_16839
    );
  XLXI_27_XLXI_89_adrWr_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X1Y49"
    )
    port map (
      I0 => XLXI_27_XLXI_89_Mcount_adrWr_cy(6),
      I1 => XLXI_27_XLXI_89_adrWr_6_G,
      O => XLXI_27_XLXI_89_adrWr_6_XORG_16837
    );
  XLXI_27_XLXI_89_adrWr_6_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X1Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_adrWr_6_CYMUXFAST_16834,
      O => XLXI_27_XLXI_89_Mcount_adrWr_cy(7)
    );
  XLXI_27_XLXI_89_adrWr_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X1Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_Mcount_adrWr_cy(5),
      O => XLXI_27_XLXI_89_adrWr_6_FASTCARRY_16832
    );
  XLXI_27_XLXI_89_adrWr_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X1Y49"
    )
    port map (
      I0 => XLXI_27_XLXI_89_adrWr_6_CYSELG_16820,
      I1 => XLXI_27_XLXI_89_adrWr_6_CYSELF_16835,
      O => XLXI_27_XLXI_89_adrWr_6_CYAND_16833
    );
  XLXI_27_XLXI_89_adrWr_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X1Y49"
    )
    port map (
      IA => XLXI_27_XLXI_89_adrWr_6_CYMUXG2_16831,
      IB => XLXI_27_XLXI_89_adrWr_6_FASTCARRY_16832,
      SEL => XLXI_27_XLXI_89_adrWr_6_CYAND_16833,
      O => XLXI_27_XLXI_89_adrWr_6_CYMUXFAST_16834
    );
  XLXI_27_XLXI_89_adrWr_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X1Y49"
    )
    port map (
      IA => XLXI_27_XLXI_89_adrWr_6_LOGIC_ZERO_16829,
      IB => XLXI_27_XLXI_89_adrWr_6_CYMUXF2_16830,
      SEL => XLXI_27_XLXI_89_adrWr_6_CYSELG_16820,
      O => XLXI_27_XLXI_89_adrWr_6_CYMUXG2_16831
    );
  XLXI_27_XLXI_89_adrWr_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X1Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_adrWr_6_G,
      O => XLXI_27_XLXI_89_adrWr_6_CYSELG_16820
    );
  XLXI_27_XLXI_89_adrWr_6_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_27_File_Source_Selected_12344,
      O => XLXI_27_XLXI_89_adrWr_6_SRINV_16818
    );
  XLXI_27_XLXI_89_adrWr_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_89_adrWr_6_CLKINV_16817
    );
  XLXI_27_XLXI_89_adrWr_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_DoPUSH_0,
      O => XLXI_27_XLXI_89_adrWr_6_CEINV_16816
    );
  XLXI_27_XLXI_89_adrWr_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X1Y50"
    )
    port map (
      O => XLXI_27_XLXI_89_adrWr_8_LOGIC_ZERO_16885
    );
  XLXI_27_XLXI_89_adrWr_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_adrWr_8_XORF_16911,
      O => XLXI_27_XLXI_89_adrWr_8_DXMUX_16913
    );
  XLXI_27_XLXI_89_adrWr_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X1Y50"
    )
    port map (
      I0 => XLXI_27_XLXI_89_adrWr_8_CYINIT_16910,
      I1 => XLXI_27_XLXI_89_adrWr_8_F,
      O => XLXI_27_XLXI_89_adrWr_8_XORF_16911
    );
  XLXI_27_XLXI_89_adrWr_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X1Y50"
    )
    port map (
      IA => XLXI_27_XLXI_89_adrWr_8_LOGIC_ZERO_16885,
      IB => XLXI_27_XLXI_89_adrWr_8_CYINIT_16910,
      SEL => XLXI_27_XLXI_89_adrWr_8_CYSELF_16891,
      O => XLXI_27_XLXI_89_Mcount_adrWr_cy(8)
    );
  XLXI_27_XLXI_89_adrWr_8_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X1Y50"
    )
    port map (
      IA => XLXI_27_XLXI_89_adrWr_8_LOGIC_ZERO_16885,
      IB => XLXI_27_XLXI_89_adrWr_8_LOGIC_ZERO_16885,
      SEL => XLXI_27_XLXI_89_adrWr_8_CYSELF_16891,
      O => XLXI_27_XLXI_89_adrWr_8_CYMUXF2_16886
    );
  XLXI_27_XLXI_89_adrWr_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X1Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_Mcount_adrWr_cy(7),
      O => XLXI_27_XLXI_89_adrWr_8_CYINIT_16910
    );
  XLXI_27_XLXI_89_adrWr_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X1Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_adrWr_8_F,
      O => XLXI_27_XLXI_89_adrWr_8_CYSELF_16891
    );
  XLXI_27_XLXI_89_adrWr_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_adrWr_8_XORG_16893,
      O => XLXI_27_XLXI_89_adrWr_8_DYMUX_16895
    );
  XLXI_27_XLXI_89_adrWr_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X1Y50"
    )
    port map (
      I0 => XLXI_27_XLXI_89_Mcount_adrWr_cy(8),
      I1 => XLXI_27_XLXI_89_adrWr_8_G,
      O => XLXI_27_XLXI_89_adrWr_8_XORG_16893
    );
  XLXI_27_XLXI_89_adrWr_8_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X1Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_Mcount_adrWr_cy(7),
      O => XLXI_27_XLXI_89_adrWr_8_FASTCARRY_16888
    );
  XLXI_27_XLXI_89_adrWr_8_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X1Y50"
    )
    port map (
      I0 => XLXI_27_XLXI_89_adrWr_8_CYSELG_16876,
      I1 => XLXI_27_XLXI_89_adrWr_8_CYSELF_16891,
      O => XLXI_27_XLXI_89_adrWr_8_CYAND_16889
    );
  XLXI_27_XLXI_89_adrWr_8_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X1Y50"
    )
    port map (
      IA => XLXI_27_XLXI_89_adrWr_8_CYMUXG2_16887,
      IB => XLXI_27_XLXI_89_adrWr_8_FASTCARRY_16888,
      SEL => XLXI_27_XLXI_89_adrWr_8_CYAND_16889,
      O => XLXI_27_XLXI_89_adrWr_8_CYMUXFAST_16890
    );
  XLXI_27_XLXI_89_adrWr_8_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X1Y50"
    )
    port map (
      IA => XLXI_27_XLXI_89_adrWr_8_LOGIC_ZERO_16885,
      IB => XLXI_27_XLXI_89_adrWr_8_CYMUXF2_16886,
      SEL => XLXI_27_XLXI_89_adrWr_8_CYSELG_16876,
      O => XLXI_27_XLXI_89_adrWr_8_CYMUXG2_16887
    );
  XLXI_27_XLXI_89_adrWr_8_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X1Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_adrWr_8_G,
      O => XLXI_27_XLXI_89_adrWr_8_CYSELG_16876
    );
  XLXI_27_XLXI_89_adrWr_8_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_27_File_Source_Selected_12344,
      O => XLXI_27_XLXI_89_adrWr_8_SRINV_16874
    );
  XLXI_27_XLXI_89_adrWr_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_89_adrWr_8_CLKINV_16873
    );
  XLXI_27_XLXI_89_adrWr_8_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_DoPUSH_0,
      O => XLXI_27_XLXI_89_adrWr_8_CEINV_16872
    );
  XLXI_27_XLXI_89_adrWr_10_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_adrWr_10_XORF_16938,
      O => XLXI_27_XLXI_89_adrWr_10_DXMUX_16940
    );
  XLXI_27_XLXI_89_adrWr_10_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X1Y51"
    )
    port map (
      I0 => XLXI_27_XLXI_89_adrWr_10_CYINIT_16937,
      I1 => XLXI_27_XLXI_89_adrWr_10_rt_16935,
      O => XLXI_27_XLXI_89_adrWr_10_XORF_16938
    );
  XLXI_27_XLXI_89_adrWr_10_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X1Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_adrWr_8_CYMUXFAST_16890,
      O => XLXI_27_XLXI_89_adrWr_10_CYINIT_16937
    );
  XLXI_27_XLXI_89_adrWr_10_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_27_File_Source_Selected_12344,
      O => XLXI_27_XLXI_89_adrWr_10_SRINV_16927
    );
  XLXI_27_XLXI_89_adrWr_10_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_89_adrWr_10_CLKINV_16926
    );
  XLXI_27_XLXI_89_adrWr_10_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_DoPUSH_0,
      O => XLXI_27_XLXI_89_adrWr_10_CEINV_16925
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_addsub0000_1_XORF_16980,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000(1)
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_1_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X52Y45"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrClus0_addsub0000_1_CYINIT_16979,
      I1 => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_lut(1),
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_1_XORF_16980
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X52Y45"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrClus0_addsub0000_1_CY0F_16978,
      IB => XLXI_27_XLXI_90_adrClus0_addsub0000_1_CYINIT_16979,
      SEL => XLXI_27_XLXI_90_adrClus0_addsub0000_1_CYSELF_16970,
      O => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_cy_1_Q
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X52Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_addsub0000_1_BXINV_16968,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_1_CYINIT_16979
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X52Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT(1),
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_1_CY0F_16978
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X52Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_lut(1),
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_1_CYSELF_16970
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_1_BXINV_16968
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_addsub0000_1_XORG_16966,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000(2)
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_1_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X52Y45"
    )
    port map (
      I0 => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_cy_1_Q,
      I1 => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_lut(2),
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_1_XORG_16966
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_1_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_addsub0000_1_CYMUXG_16965,
      O => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_cy_2_Q
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X52Y45"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrClus0_addsub0000_1_CY0G_16963,
      IB => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_cy_1_Q,
      SEL => XLXI_27_XLXI_90_adrClus0_addsub0000_1_CYSELG_16955,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_1_CYMUXG_16965
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X52Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT(2),
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_1_CY0G_16963
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X52Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_lut(2),
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_1_CYSELG_16955
    );
  XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X52Y45"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrFAT(2),
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_90_WORD(1),
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_lut(2)
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_3_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_addsub0000_3_XORF_17019,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000(3)
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_3_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X52Y46"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrClus0_addsub0000_3_CYINIT_17018,
      I1 => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_lut(3),
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_3_XORF_17019
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_3_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X52Y46"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrClus0_addsub0000_3_CY0F_17017,
      IB => XLXI_27_XLXI_90_adrClus0_addsub0000_3_CYINIT_17018,
      SEL => XLXI_27_XLXI_90_adrClus0_addsub0000_3_CYSELF_17005,
      O => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_cy_3_Q
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X52Y46"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrClus0_addsub0000_3_CY0F_17017,
      IB => XLXI_27_XLXI_90_adrClus0_addsub0000_3_CY0F_17017,
      SEL => XLXI_27_XLXI_90_adrClus0_addsub0000_3_CYSELF_17005,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_3_CYMUXF2_17000
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_3_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X52Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_cy_2_Q,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_3_CYINIT_17018
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_3_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X52Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT(3),
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_3_CY0F_17017
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X52Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_lut(3),
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_3_CYSELF_17005
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_addsub0000_3_XORG_17007,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000(4)
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_3_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X52Y46"
    )
    port map (
      I0 => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_cy_3_Q,
      I1 => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_lut(4),
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_3_XORG_17007
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_3_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_addsub0000_3_CYMUXFAST_17004,
      O => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_cy_4_Q
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X52Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_cy_2_Q,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_3_FASTCARRY_17002
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X52Y46"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrClus0_addsub0000_3_CYSELG_16991,
      I1 => XLXI_27_XLXI_90_adrClus0_addsub0000_3_CYSELF_17005,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_3_CYAND_17003
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X52Y46"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrClus0_addsub0000_3_CYMUXG2_17001,
      IB => XLXI_27_XLXI_90_adrClus0_addsub0000_3_FASTCARRY_17002,
      SEL => XLXI_27_XLXI_90_adrClus0_addsub0000_3_CYAND_17003,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_3_CYMUXFAST_17004
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X52Y46"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrClus0_addsub0000_3_CY0G_16999,
      IB => XLXI_27_XLXI_90_adrClus0_addsub0000_3_CYMUXF2_17000,
      SEL => XLXI_27_XLXI_90_adrClus0_addsub0000_3_CYSELG_16991,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_3_CYMUXG2_17001
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_3_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X52Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT(4),
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_3_CY0G_16999
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X52Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_lut(4),
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_3_CYSELG_16991
    );
  XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X52Y46"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrFAT(4),
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_90_WORD(3),
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_lut(4)
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_addsub0000_5_XORF_17058,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000(5)
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_5_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X52Y47"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrClus0_addsub0000_5_CYINIT_17057,
      I1 => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_lut(5),
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_5_XORF_17058
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_5_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X52Y47"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrClus0_addsub0000_5_CY0F_17056,
      IB => XLXI_27_XLXI_90_adrClus0_addsub0000_5_CYINIT_17057,
      SEL => XLXI_27_XLXI_90_adrClus0_addsub0000_5_CYSELF_17044,
      O => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_cy_5_Q
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X52Y47"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrClus0_addsub0000_5_CY0F_17056,
      IB => XLXI_27_XLXI_90_adrClus0_addsub0000_5_CY0F_17056,
      SEL => XLXI_27_XLXI_90_adrClus0_addsub0000_5_CYSELF_17044,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_5_CYMUXF2_17039
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_5_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X52Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_cy_4_Q,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_5_CYINIT_17057
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X52Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT(5),
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_5_CY0F_17056
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X52Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_lut(5),
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_5_CYSELF_17044
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_addsub0000_5_XORG_17046,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000(6)
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_5_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X52Y47"
    )
    port map (
      I0 => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_cy_5_Q,
      I1 => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_lut(6),
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_5_XORG_17046
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_5_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_addsub0000_5_CYMUXFAST_17043,
      O => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_cy_6_Q
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X52Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_cy_4_Q,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_5_FASTCARRY_17041
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X52Y47"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrClus0_addsub0000_5_CYSELG_17030,
      I1 => XLXI_27_XLXI_90_adrClus0_addsub0000_5_CYSELF_17044,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_5_CYAND_17042
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X52Y47"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrClus0_addsub0000_5_CYMUXG2_17040,
      IB => XLXI_27_XLXI_90_adrClus0_addsub0000_5_FASTCARRY_17041,
      SEL => XLXI_27_XLXI_90_adrClus0_addsub0000_5_CYAND_17042,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_5_CYMUXFAST_17043
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X52Y47"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrClus0_addsub0000_5_CY0G_17038,
      IB => XLXI_27_XLXI_90_adrClus0_addsub0000_5_CYMUXF2_17039,
      SEL => XLXI_27_XLXI_90_adrClus0_addsub0000_5_CYSELG_17030,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_5_CYMUXG2_17040
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X52Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT(6),
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_5_CY0G_17038
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X52Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_lut(6),
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_5_CYSELG_17030
    );
  XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X52Y47"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_WORD(5),
      ADR1 => XLXI_27_XLXI_90_adrFAT(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_lut(6)
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_7_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_addsub0000_7_XORF_17097,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000(7)
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_7_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X52Y48"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrClus0_addsub0000_7_CYINIT_17096,
      I1 => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_lut(7),
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_7_XORF_17097
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_7_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X52Y48"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrClus0_addsub0000_7_CY0F_17095,
      IB => XLXI_27_XLXI_90_adrClus0_addsub0000_7_CYINIT_17096,
      SEL => XLXI_27_XLXI_90_adrClus0_addsub0000_7_CYSELF_17083,
      O => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_cy_7_Q
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X52Y48"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrClus0_addsub0000_7_CY0F_17095,
      IB => XLXI_27_XLXI_90_adrClus0_addsub0000_7_CY0F_17095,
      SEL => XLXI_27_XLXI_90_adrClus0_addsub0000_7_CYSELF_17083,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_7_CYMUXF2_17078
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_7_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X52Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_cy_6_Q,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_7_CYINIT_17096
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X52Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT(7),
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_7_CY0F_17095
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X52Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_lut(7),
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_7_CYSELF_17083
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_addsub0000_7_XORG_17085,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000(8)
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_7_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X52Y48"
    )
    port map (
      I0 => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_cy_7_Q,
      I1 => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_lut(8),
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_7_XORG_17085
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_7_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_addsub0000_7_CYMUXFAST_17082,
      O => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_cy_8_Q
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X52Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_cy_6_Q,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_7_FASTCARRY_17080
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X52Y48"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrClus0_addsub0000_7_CYSELG_17069,
      I1 => XLXI_27_XLXI_90_adrClus0_addsub0000_7_CYSELF_17083,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_7_CYAND_17081
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X52Y48"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrClus0_addsub0000_7_CYMUXG2_17079,
      IB => XLXI_27_XLXI_90_adrClus0_addsub0000_7_FASTCARRY_17080,
      SEL => XLXI_27_XLXI_90_adrClus0_addsub0000_7_CYAND_17081,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_7_CYMUXFAST_17082
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X52Y48"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrClus0_addsub0000_7_CY0G_17077,
      IB => XLXI_27_XLXI_90_adrClus0_addsub0000_7_CYMUXF2_17078,
      SEL => XLXI_27_XLXI_90_adrClus0_addsub0000_7_CYSELG_17069,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_7_CYMUXG2_17079
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X52Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT(8),
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_7_CY0G_17077
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X52Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_lut(8),
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_7_CYSELG_17069
    );
  XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X52Y48"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_90_adrFAT(8),
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_90_WORD(7),
      O => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_lut(8)
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_9_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_addsub0000_9_XORF_17136,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000(9)
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_9_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X52Y49"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrClus0_addsub0000_9_CYINIT_17135,
      I1 => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_lut(9),
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_9_XORF_17136
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_9_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X52Y49"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrClus0_addsub0000_9_CY0F_17134,
      IB => XLXI_27_XLXI_90_adrClus0_addsub0000_9_CYINIT_17135,
      SEL => XLXI_27_XLXI_90_adrClus0_addsub0000_9_CYSELF_17122,
      O => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_cy_9_Q
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_9_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X52Y49"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrClus0_addsub0000_9_CY0F_17134,
      IB => XLXI_27_XLXI_90_adrClus0_addsub0000_9_CY0F_17134,
      SEL => XLXI_27_XLXI_90_adrClus0_addsub0000_9_CYSELF_17122,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_9_CYMUXF2_17117
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_9_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X52Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_cy_8_Q,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_9_CYINIT_17135
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_9_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X52Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT(9),
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_9_CY0F_17134
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_9_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X52Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_lut(9),
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_9_CYSELF_17122
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_9_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_addsub0000_9_XORG_17124,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000(10)
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_9_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X52Y49"
    )
    port map (
      I0 => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_cy_9_Q,
      I1 => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_lut(10),
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_9_XORG_17124
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_9_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_addsub0000_9_CYMUXFAST_17121,
      O => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_cy_10_Q
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_9_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X52Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_cy_8_Q,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_9_FASTCARRY_17119
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_9_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X52Y49"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrClus0_addsub0000_9_CYSELG_17108,
      I1 => XLXI_27_XLXI_90_adrClus0_addsub0000_9_CYSELF_17122,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_9_CYAND_17120
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_9_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X52Y49"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrClus0_addsub0000_9_CYMUXG2_17118,
      IB => XLXI_27_XLXI_90_adrClus0_addsub0000_9_FASTCARRY_17119,
      SEL => XLXI_27_XLXI_90_adrClus0_addsub0000_9_CYAND_17120,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_9_CYMUXFAST_17121
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_9_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X52Y49"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrClus0_addsub0000_9_CY0G_17116,
      IB => XLXI_27_XLXI_90_adrClus0_addsub0000_9_CYMUXF2_17117,
      SEL => XLXI_27_XLXI_90_adrClus0_addsub0000_9_CYSELG_17108,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_9_CYMUXG2_17118
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_9_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X52Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT(10),
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_9_CY0G_17116
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_9_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X52Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_lut(10),
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_9_CYSELG_17108
    );
  XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_lut_10_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X52Y49"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrFAT(10),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_90_WORD(9),
      O => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_lut(10)
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_11_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_addsub0000_11_XORF_17175,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000(11)
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_11_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X52Y50"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrClus0_addsub0000_11_CYINIT_17174,
      I1 => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_lut(11),
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_11_XORF_17175
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_11_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X52Y50"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrClus0_addsub0000_11_CY0F_17173,
      IB => XLXI_27_XLXI_90_adrClus0_addsub0000_11_CYINIT_17174,
      SEL => XLXI_27_XLXI_90_adrClus0_addsub0000_11_CYSELF_17161,
      O => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_cy_11_Q
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_11_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X52Y50"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrClus0_addsub0000_11_CY0F_17173,
      IB => XLXI_27_XLXI_90_adrClus0_addsub0000_11_CY0F_17173,
      SEL => XLXI_27_XLXI_90_adrClus0_addsub0000_11_CYSELF_17161,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_11_CYMUXF2_17156
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_11_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X52Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_cy_10_Q,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_11_CYINIT_17174
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_11_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X52Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT(11),
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_11_CY0F_17173
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_11_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X52Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_lut(11),
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_11_CYSELF_17161
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_11_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_addsub0000_11_XORG_17163,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000(12)
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_11_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X52Y50"
    )
    port map (
      I0 => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_cy_11_Q,
      I1 => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_lut(12),
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_11_XORG_17163
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_11_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_addsub0000_11_CYMUXFAST_17160,
      O => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_cy_12_Q
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_11_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X52Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_cy_10_Q,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_11_FASTCARRY_17158
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_11_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X52Y50"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrClus0_addsub0000_11_CYSELG_17147,
      I1 => XLXI_27_XLXI_90_adrClus0_addsub0000_11_CYSELF_17161,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_11_CYAND_17159
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_11_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X52Y50"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrClus0_addsub0000_11_CYMUXG2_17157,
      IB => XLXI_27_XLXI_90_adrClus0_addsub0000_11_FASTCARRY_17158,
      SEL => XLXI_27_XLXI_90_adrClus0_addsub0000_11_CYAND_17159,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_11_CYMUXFAST_17160
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_11_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X52Y50"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrClus0_addsub0000_11_CY0G_17155,
      IB => XLXI_27_XLXI_90_adrClus0_addsub0000_11_CYMUXF2_17156,
      SEL => XLXI_27_XLXI_90_adrClus0_addsub0000_11_CYSELG_17147,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_11_CYMUXG2_17157
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_11_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X52Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT(12),
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_11_CY0G_17155
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_11_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X52Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_lut(12),
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_11_CYSELG_17147
    );
  XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_lut_12_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X52Y50"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrFAT(12),
      ADR1 => XLXI_27_XLXI_90_WORD(11),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_lut(12)
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_13_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_addsub0000_13_XORF_17214,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000(13)
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_13_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X52Y51"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrClus0_addsub0000_13_CYINIT_17213,
      I1 => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_lut(13),
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_13_XORF_17214
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_13_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X52Y51"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrClus0_addsub0000_13_CY0F_17212,
      IB => XLXI_27_XLXI_90_adrClus0_addsub0000_13_CYINIT_17213,
      SEL => XLXI_27_XLXI_90_adrClus0_addsub0000_13_CYSELF_17200,
      O => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_cy_13_Q
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_13_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X52Y51"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrClus0_addsub0000_13_CY0F_17212,
      IB => XLXI_27_XLXI_90_adrClus0_addsub0000_13_CY0F_17212,
      SEL => XLXI_27_XLXI_90_adrClus0_addsub0000_13_CYSELF_17200,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_13_CYMUXF2_17195
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_13_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X52Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_cy_12_Q,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_13_CYINIT_17213
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_13_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X52Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT(13),
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_13_CY0F_17212
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_13_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X52Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_lut(13),
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_13_CYSELF_17200
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_13_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_addsub0000_13_XORG_17202,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000(14)
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_13_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X52Y51"
    )
    port map (
      I0 => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_cy_13_Q,
      I1 => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_lut(14),
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_13_XORG_17202
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_13_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_addsub0000_13_CYMUXFAST_17199,
      O => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_cy_14_Q
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_13_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X52Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_cy_12_Q,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_13_FASTCARRY_17197
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_13_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X52Y51"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrClus0_addsub0000_13_CYSELG_17186,
      I1 => XLXI_27_XLXI_90_adrClus0_addsub0000_13_CYSELF_17200,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_13_CYAND_17198
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_13_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X52Y51"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrClus0_addsub0000_13_CYMUXG2_17196,
      IB => XLXI_27_XLXI_90_adrClus0_addsub0000_13_FASTCARRY_17197,
      SEL => XLXI_27_XLXI_90_adrClus0_addsub0000_13_CYAND_17198,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_13_CYMUXFAST_17199
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_13_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X52Y51"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrClus0_addsub0000_13_CY0G_17194,
      IB => XLXI_27_XLXI_90_adrClus0_addsub0000_13_CYMUXF2_17195,
      SEL => XLXI_27_XLXI_90_adrClus0_addsub0000_13_CYSELG_17186,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_13_CYMUXG2_17196
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_13_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X52Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT(14),
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_13_CY0G_17194
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_13_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X52Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_lut(14),
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_13_CYSELG_17186
    );
  XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_lut_14_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X52Y51"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrFAT(14),
      ADR1 => XLXI_27_XLXI_90_WORD(13),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_lut(14)
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_15_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_addsub0000_15_XORF_17253,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000(15)
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_15_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X52Y52"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrClus0_addsub0000_15_CYINIT_17252,
      I1 => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_lut(15),
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_15_XORF_17253
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_15_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X52Y52"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrClus0_addsub0000_15_CY0F_17251,
      IB => XLXI_27_XLXI_90_adrClus0_addsub0000_15_CYINIT_17252,
      SEL => XLXI_27_XLXI_90_adrClus0_addsub0000_15_CYSELF_17239,
      O => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_cy_15_Q
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_15_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X52Y52"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrClus0_addsub0000_15_CY0F_17251,
      IB => XLXI_27_XLXI_90_adrClus0_addsub0000_15_CY0F_17251,
      SEL => XLXI_27_XLXI_90_adrClus0_addsub0000_15_CYSELF_17239,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_15_CYMUXF2_17234
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_15_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X52Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_cy_14_Q,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_15_CYINIT_17252
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_15_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X52Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT(15),
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_15_CY0F_17251
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_15_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X52Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_lut(15),
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_15_CYSELF_17239
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_15_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_addsub0000_15_XORG_17241,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000(16)
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_15_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X52Y52"
    )
    port map (
      I0 => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_cy_15_Q,
      I1 => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_lut(16),
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_15_XORG_17241
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_15_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_addsub0000_15_CYMUXFAST_17238,
      O => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_cy_16_Q
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_15_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X52Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_cy_14_Q,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_15_FASTCARRY_17236
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_15_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X52Y52"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrClus0_addsub0000_15_CYSELG_17225,
      I1 => XLXI_27_XLXI_90_adrClus0_addsub0000_15_CYSELF_17239,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_15_CYAND_17237
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_15_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X52Y52"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrClus0_addsub0000_15_CYMUXG2_17235,
      IB => XLXI_27_XLXI_90_adrClus0_addsub0000_15_FASTCARRY_17236,
      SEL => XLXI_27_XLXI_90_adrClus0_addsub0000_15_CYAND_17237,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_15_CYMUXFAST_17238
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_15_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X52Y52"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrClus0_addsub0000_15_CY0G_17233,
      IB => XLXI_27_XLXI_90_adrClus0_addsub0000_15_CYMUXF2_17234,
      SEL => XLXI_27_XLXI_90_adrClus0_addsub0000_15_CYSELG_17225,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_15_CYMUXG2_17235
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_15_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X52Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT(16),
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_15_CY0G_17233
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_15_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X52Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_lut(16),
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_15_CYSELG_17225
    );
  XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_lut_16_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X52Y52"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrFAT(16),
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_90_WORD(15),
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_lut(16)
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_17_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X52Y53"
    )
    port map (
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_17_LOGIC_ZERO_17271
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_17_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_addsub0000_17_XORF_17291,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000(17)
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_17_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X52Y53"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrClus0_addsub0000_17_CYINIT_17290,
      I1 => XLXI_27_XLXI_90_adrClus0_addsub0000_17_F,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_17_XORF_17291
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_17_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X52Y53"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrClus0_addsub0000_17_LOGIC_ZERO_17271,
      IB => XLXI_27_XLXI_90_adrClus0_addsub0000_17_CYINIT_17290,
      SEL => XLXI_27_XLXI_90_adrClus0_addsub0000_17_CYSELF_17277,
      O => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_cy_17_Q
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_17_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X52Y53"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrClus0_addsub0000_17_LOGIC_ZERO_17271,
      IB => XLXI_27_XLXI_90_adrClus0_addsub0000_17_LOGIC_ZERO_17271,
      SEL => XLXI_27_XLXI_90_adrClus0_addsub0000_17_CYSELF_17277,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_17_CYMUXF2_17272
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_17_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X52Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_cy_16_Q,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_17_CYINIT_17290
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_17_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X52Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_addsub0000_17_F,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_17_CYSELF_17277
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_17_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_addsub0000_17_XORG_17279,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000(18)
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_17_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X52Y53"
    )
    port map (
      I0 => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_cy_17_Q,
      I1 => XLXI_27_XLXI_90_adrClus0_addsub0000_17_G,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_17_XORG_17279
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_17_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_addsub0000_17_CYMUXFAST_17276,
      O => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_cy_18_Q
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_17_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X52Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_cy_16_Q,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_17_FASTCARRY_17274
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_17_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X52Y53"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrClus0_addsub0000_17_CYSELG_17262,
      I1 => XLXI_27_XLXI_90_adrClus0_addsub0000_17_CYSELF_17277,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_17_CYAND_17275
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_17_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X52Y53"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrClus0_addsub0000_17_CYMUXG2_17273,
      IB => XLXI_27_XLXI_90_adrClus0_addsub0000_17_FASTCARRY_17274,
      SEL => XLXI_27_XLXI_90_adrClus0_addsub0000_17_CYAND_17275,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_17_CYMUXFAST_17276
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_17_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X52Y53"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrClus0_addsub0000_17_LOGIC_ZERO_17271,
      IB => XLXI_27_XLXI_90_adrClus0_addsub0000_17_CYMUXF2_17272,
      SEL => XLXI_27_XLXI_90_adrClus0_addsub0000_17_CYSELG_17262,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_17_CYMUXG2_17273
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_17_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X52Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_addsub0000_17_G,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_17_CYSELG_17262
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_19_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X52Y54"
    )
    port map (
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_19_LOGIC_ZERO_17309
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_19_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_addsub0000_19_XORF_17329,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000(19)
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_19_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X52Y54"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrClus0_addsub0000_19_CYINIT_17328,
      I1 => XLXI_27_XLXI_90_adrClus0_addsub0000_19_F,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_19_XORF_17329
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_19_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X52Y54"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrClus0_addsub0000_19_LOGIC_ZERO_17309,
      IB => XLXI_27_XLXI_90_adrClus0_addsub0000_19_CYINIT_17328,
      SEL => XLXI_27_XLXI_90_adrClus0_addsub0000_19_CYSELF_17315,
      O => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_cy_19_Q
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_19_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X52Y54"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrClus0_addsub0000_19_LOGIC_ZERO_17309,
      IB => XLXI_27_XLXI_90_adrClus0_addsub0000_19_LOGIC_ZERO_17309,
      SEL => XLXI_27_XLXI_90_adrClus0_addsub0000_19_CYSELF_17315,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_19_CYMUXF2_17310
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_19_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X52Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_cy_18_Q,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_19_CYINIT_17328
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_19_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X52Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_addsub0000_19_F,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_19_CYSELF_17315
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_19_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_addsub0000_19_XORG_17317,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000(20)
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_19_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X52Y54"
    )
    port map (
      I0 => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_cy_19_Q,
      I1 => XLXI_27_XLXI_90_adrClus0_addsub0000_19_G,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_19_XORG_17317
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_19_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X52Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_cy_18_Q,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_19_FASTCARRY_17312
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_19_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X52Y54"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrClus0_addsub0000_19_CYSELG_17300,
      I1 => XLXI_27_XLXI_90_adrClus0_addsub0000_19_CYSELF_17315,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_19_CYAND_17313
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_19_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X52Y54"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrClus0_addsub0000_19_CYMUXG2_17311,
      IB => XLXI_27_XLXI_90_adrClus0_addsub0000_19_FASTCARRY_17312,
      SEL => XLXI_27_XLXI_90_adrClus0_addsub0000_19_CYAND_17313,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_19_CYMUXFAST_17314
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_19_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X52Y54"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrClus0_addsub0000_19_LOGIC_ZERO_17309,
      IB => XLXI_27_XLXI_90_adrClus0_addsub0000_19_CYMUXF2_17310,
      SEL => XLXI_27_XLXI_90_adrClus0_addsub0000_19_CYSELG_17300,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_19_CYMUXG2_17311
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_19_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X52Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_addsub0000_19_G,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_19_CYSELG_17300
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_21_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X52Y55"
    )
    port map (
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_21_LOGIC_ZERO_17359
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_21_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_addsub0000_21_XORF_17360,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000(21)
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_21_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X52Y55"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrClus0_addsub0000_21_CYINIT_17358,
      I1 => XLXI_27_XLXI_90_adrClus0_addsub0000_21_F,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_21_XORF_17360
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_21_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X52Y55"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrClus0_addsub0000_21_LOGIC_ZERO_17359,
      IB => XLXI_27_XLXI_90_adrClus0_addsub0000_21_CYINIT_17358,
      SEL => XLXI_27_XLXI_90_adrClus0_addsub0000_21_CYSELF_17349,
      O => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_cy_21_Q
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_21_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X52Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_addsub0000_19_CYMUXFAST_17314,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_21_CYINIT_17358
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_21_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X52Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_addsub0000_21_F,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_21_CYSELF_17349
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_21_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_addsub0000_21_XORG_17346,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000(22)
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_21_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X52Y55"
    )
    port map (
      I0 => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_cy_21_Q,
      I1 => XLXI_27_XLXI_90_adrFAT_22_rt_17343,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_21_XORG_17346
    );
  XLXI_27_XLXI_90_adrFAT_22_rt : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X52Y55"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_90_adrFAT(22),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_adrFAT_22_rt_17343
    );
  XLXI_27_XLXI_90_adrSec_share0000_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_share0000_0_XORF_17396,
      O => XLXI_27_XLXI_90_adrSec_share0000(0)
    );
  XLXI_27_XLXI_90_adrSec_share0000_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X51Y47"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrSec_share0000_0_CYINIT_17395,
      I1 => XLXI_27_XLXI_90_Madd_adrSec_share0000_lut(0),
      O => XLXI_27_XLXI_90_adrSec_share0000_0_XORF_17396
    );
  XLXI_27_XLXI_90_adrSec_share0000_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X51Y47"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrSec_share0000_0_CY0F_17394,
      IB => XLXI_27_XLXI_90_adrSec_share0000_0_CYINIT_17395,
      SEL => XLXI_27_XLXI_90_adrSec_share0000_0_CYSELF_17388,
      O => XLXI_27_XLXI_90_Madd_adrSec_share0000_cy(0)
    );
  XLXI_27_XLXI_90_adrSec_share0000_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X51Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_share0000_0_BXINV_17386,
      O => XLXI_27_XLXI_90_adrSec_share0000_0_CYINIT_17395
    );
  XLXI_27_XLXI_90_adrSec_share0000_0_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X51Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0003_22_0,
      O => XLXI_27_XLXI_90_adrSec_share0000_0_CY0F_17394
    );
  XLXI_27_XLXI_90_adrSec_share0000_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X51Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrSec_share0000_lut(0),
      O => XLXI_27_XLXI_90_adrSec_share0000_0_CYSELF_17388
    );
  XLXI_27_XLXI_90_adrSec_share0000_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => XLXI_27_XLXI_90_adrSec_share0000_0_BXINV_17386
    );
  XLXI_27_XLXI_90_adrSec_share0000_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_share0000_0_XORG_17384,
      O => XLXI_27_XLXI_90_adrSec_share0000(1)
    );
  XLXI_27_XLXI_90_adrSec_share0000_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X51Y47"
    )
    port map (
      I0 => XLXI_27_XLXI_90_Madd_adrSec_share0000_cy(0),
      I1 => XLXI_27_XLXI_90_Madd_adrSec_share0000_lut(1),
      O => XLXI_27_XLXI_90_adrSec_share0000_0_XORG_17384
    );
  XLXI_27_XLXI_90_adrSec_share0000_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_share0000_0_CYMUXG_17383,
      O => XLXI_27_XLXI_90_Madd_adrSec_share0000_cy(1)
    );
  XLXI_27_XLXI_90_adrSec_share0000_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X51Y47"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrSec_share0000_0_CY0G_17381,
      IB => XLXI_27_XLXI_90_Madd_adrSec_share0000_cy(0),
      SEL => XLXI_27_XLXI_90_adrSec_share0000_0_CYSELG_17375,
      O => XLXI_27_XLXI_90_adrSec_share0000_0_CYMUXG_17383
    );
  XLXI_27_XLXI_90_adrSec_share0000_0_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X51Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0003_21_0,
      O => XLXI_27_XLXI_90_adrSec_share0000_0_CY0G_17381
    );
  XLXI_27_XLXI_90_adrSec_share0000_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X51Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrSec_share0000_lut(1),
      O => XLXI_27_XLXI_90_adrSec_share0000_0_CYSELG_17375
    );
  XLXI_27_XLXI_90_Madd_adrSec_share0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"663C",
      LOC => "SLICE_X51Y47"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrSec(1),
      ADR1 => XLXI_27_XLXI_90_adrSec_mux0003_21_0,
      ADR2 => XLXI_27_N271_0,
      ADR3 => XLXI_27_XLXI_90_cnt32_or0001,
      O => XLXI_27_XLXI_90_Madd_adrSec_share0000_lut(1)
    );
  XLXI_27_XLXI_90_adrSec_share0000_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_share0000_2_XORF_17435,
      O => XLXI_27_XLXI_90_adrSec_share0000(2)
    );
  XLXI_27_XLXI_90_adrSec_share0000_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X51Y48"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrSec_share0000_2_CYINIT_17434,
      I1 => XLXI_27_XLXI_90_Madd_adrSec_share0000_lut(2),
      O => XLXI_27_XLXI_90_adrSec_share0000_2_XORF_17435
    );
  XLXI_27_XLXI_90_adrSec_share0000_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X51Y48"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrSec_share0000_2_CY0F_17433,
      IB => XLXI_27_XLXI_90_adrSec_share0000_2_CYINIT_17434,
      SEL => XLXI_27_XLXI_90_adrSec_share0000_2_CYSELF_17423,
      O => XLXI_27_XLXI_90_Madd_adrSec_share0000_cy(2)
    );
  XLXI_27_XLXI_90_adrSec_share0000_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y48"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrSec_share0000_2_CY0F_17433,
      IB => XLXI_27_XLXI_90_adrSec_share0000_2_CY0F_17433,
      SEL => XLXI_27_XLXI_90_adrSec_share0000_2_CYSELF_17423,
      O => XLXI_27_XLXI_90_adrSec_share0000_2_CYMUXF2_17418
    );
  XLXI_27_XLXI_90_adrSec_share0000_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X51Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrSec_share0000_cy(1),
      O => XLXI_27_XLXI_90_adrSec_share0000_2_CYINIT_17434
    );
  XLXI_27_XLXI_90_adrSec_share0000_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X51Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0003_20_0,
      O => XLXI_27_XLXI_90_adrSec_share0000_2_CY0F_17433
    );
  XLXI_27_XLXI_90_adrSec_share0000_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X51Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrSec_share0000_lut(2),
      O => XLXI_27_XLXI_90_adrSec_share0000_2_CYSELF_17423
    );
  XLXI_27_XLXI_90_adrSec_share0000_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_share0000_2_XORG_17425,
      O => XLXI_27_XLXI_90_adrSec_share0000(3)
    );
  XLXI_27_XLXI_90_adrSec_share0000_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X51Y48"
    )
    port map (
      I0 => XLXI_27_XLXI_90_Madd_adrSec_share0000_cy(2),
      I1 => XLXI_27_XLXI_90_Madd_adrSec_share0000_lut(3),
      O => XLXI_27_XLXI_90_adrSec_share0000_2_XORG_17425
    );
  XLXI_27_XLXI_90_adrSec_share0000_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_share0000_2_CYMUXFAST_17422,
      O => XLXI_27_XLXI_90_Madd_adrSec_share0000_cy(3)
    );
  XLXI_27_XLXI_90_adrSec_share0000_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X51Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrSec_share0000_cy(1),
      O => XLXI_27_XLXI_90_adrSec_share0000_2_FASTCARRY_17420
    );
  XLXI_27_XLXI_90_adrSec_share0000_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X51Y48"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrSec_share0000_2_CYSELG_17411,
      I1 => XLXI_27_XLXI_90_adrSec_share0000_2_CYSELF_17423,
      O => XLXI_27_XLXI_90_adrSec_share0000_2_CYAND_17421
    );
  XLXI_27_XLXI_90_adrSec_share0000_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X51Y48"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrSec_share0000_2_CYMUXG2_17419,
      IB => XLXI_27_XLXI_90_adrSec_share0000_2_FASTCARRY_17420,
      SEL => XLXI_27_XLXI_90_adrSec_share0000_2_CYAND_17421,
      O => XLXI_27_XLXI_90_adrSec_share0000_2_CYMUXFAST_17422
    );
  XLXI_27_XLXI_90_adrSec_share0000_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y48"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrSec_share0000_2_CY0G_17417,
      IB => XLXI_27_XLXI_90_adrSec_share0000_2_CYMUXF2_17418,
      SEL => XLXI_27_XLXI_90_adrSec_share0000_2_CYSELG_17411,
      O => XLXI_27_XLXI_90_adrSec_share0000_2_CYMUXG2_17419
    );
  XLXI_27_XLXI_90_adrSec_share0000_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X51Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0003_19_0,
      O => XLXI_27_XLXI_90_adrSec_share0000_2_CY0G_17417
    );
  XLXI_27_XLXI_90_adrSec_share0000_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X51Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrSec_share0000_lut(3),
      O => XLXI_27_XLXI_90_adrSec_share0000_2_CYSELG_17411
    );
  XLXI_27_XLXI_90_Madd_adrSec_share0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"663C",
      LOC => "SLICE_X51Y48"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrSec(3),
      ADR1 => XLXI_27_XLXI_90_adrSec_mux0003_19_0,
      ADR2 => XLXI_27_N267_0,
      ADR3 => XLXI_27_XLXI_90_cnt32_or0001,
      O => XLXI_27_XLXI_90_Madd_adrSec_share0000_lut(3)
    );
  XLXI_27_XLXI_90_adrSec_share0000_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_share0000_4_XORF_17474,
      O => XLXI_27_XLXI_90_adrSec_share0000(4)
    );
  XLXI_27_XLXI_90_adrSec_share0000_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X51Y49"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrSec_share0000_4_CYINIT_17473,
      I1 => XLXI_27_XLXI_90_Madd_adrSec_share0000_lut(4),
      O => XLXI_27_XLXI_90_adrSec_share0000_4_XORF_17474
    );
  XLXI_27_XLXI_90_adrSec_share0000_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X51Y49"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrSec_share0000_4_CY0F_17472,
      IB => XLXI_27_XLXI_90_adrSec_share0000_4_CYINIT_17473,
      SEL => XLXI_27_XLXI_90_adrSec_share0000_4_CYSELF_17462,
      O => XLXI_27_XLXI_90_Madd_adrSec_share0000_cy(4)
    );
  XLXI_27_XLXI_90_adrSec_share0000_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y49"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrSec_share0000_4_CY0F_17472,
      IB => XLXI_27_XLXI_90_adrSec_share0000_4_CY0F_17472,
      SEL => XLXI_27_XLXI_90_adrSec_share0000_4_CYSELF_17462,
      O => XLXI_27_XLXI_90_adrSec_share0000_4_CYMUXF2_17457
    );
  XLXI_27_XLXI_90_adrSec_share0000_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X51Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrSec_share0000_cy(3),
      O => XLXI_27_XLXI_90_adrSec_share0000_4_CYINIT_17473
    );
  XLXI_27_XLXI_90_adrSec_share0000_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X51Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0003_18_0,
      O => XLXI_27_XLXI_90_adrSec_share0000_4_CY0F_17472
    );
  XLXI_27_XLXI_90_adrSec_share0000_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X51Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrSec_share0000_lut(4),
      O => XLXI_27_XLXI_90_adrSec_share0000_4_CYSELF_17462
    );
  XLXI_27_XLXI_90_adrSec_share0000_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_share0000_4_XORG_17464,
      O => XLXI_27_XLXI_90_adrSec_share0000(5)
    );
  XLXI_27_XLXI_90_adrSec_share0000_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X51Y49"
    )
    port map (
      I0 => XLXI_27_XLXI_90_Madd_adrSec_share0000_cy(4),
      I1 => XLXI_27_XLXI_90_Madd_adrSec_share0000_lut(5),
      O => XLXI_27_XLXI_90_adrSec_share0000_4_XORG_17464
    );
  XLXI_27_XLXI_90_adrSec_share0000_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_share0000_4_CYMUXFAST_17461,
      O => XLXI_27_XLXI_90_Madd_adrSec_share0000_cy(5)
    );
  XLXI_27_XLXI_90_adrSec_share0000_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X51Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrSec_share0000_cy(3),
      O => XLXI_27_XLXI_90_adrSec_share0000_4_FASTCARRY_17459
    );
  XLXI_27_XLXI_90_adrSec_share0000_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X51Y49"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrSec_share0000_4_CYSELG_17450,
      I1 => XLXI_27_XLXI_90_adrSec_share0000_4_CYSELF_17462,
      O => XLXI_27_XLXI_90_adrSec_share0000_4_CYAND_17460
    );
  XLXI_27_XLXI_90_adrSec_share0000_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X51Y49"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrSec_share0000_4_CYMUXG2_17458,
      IB => XLXI_27_XLXI_90_adrSec_share0000_4_FASTCARRY_17459,
      SEL => XLXI_27_XLXI_90_adrSec_share0000_4_CYAND_17460,
      O => XLXI_27_XLXI_90_adrSec_share0000_4_CYMUXFAST_17461
    );
  XLXI_27_XLXI_90_adrSec_share0000_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y49"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrSec_share0000_4_CY0G_17456,
      IB => XLXI_27_XLXI_90_adrSec_share0000_4_CYMUXF2_17457,
      SEL => XLXI_27_XLXI_90_adrSec_share0000_4_CYSELG_17450,
      O => XLXI_27_XLXI_90_adrSec_share0000_4_CYMUXG2_17458
    );
  XLXI_27_XLXI_90_adrSec_share0000_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X51Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0003_17_0,
      O => XLXI_27_XLXI_90_adrSec_share0000_4_CY0G_17456
    );
  XLXI_27_XLXI_90_adrSec_share0000_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X51Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrSec_share0000_lut(5),
      O => XLXI_27_XLXI_90_adrSec_share0000_4_CYSELG_17450
    );
  XLXI_27_XLXI_90_Madd_adrSec_share0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"636C",
      LOC => "SLICE_X51Y49"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrSec(5),
      ADR1 => XLXI_27_XLXI_90_adrSec_mux0003_17_0,
      ADR2 => XLXI_27_XLXI_90_cnt32_or0001,
      ADR3 => XLXI_27_N260_0,
      O => XLXI_27_XLXI_90_Madd_adrSec_share0000_lut(5)
    );
  XLXI_27_XLXI_90_adrSec_share0000_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_share0000_6_XORF_17513,
      O => XLXI_27_XLXI_90_adrSec_share0000(6)
    );
  XLXI_27_XLXI_90_adrSec_share0000_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X51Y50"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrSec_share0000_6_CYINIT_17512,
      I1 => XLXI_27_XLXI_90_Madd_adrSec_share0000_lut(6),
      O => XLXI_27_XLXI_90_adrSec_share0000_6_XORF_17513
    );
  XLXI_27_XLXI_90_adrSec_share0000_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X51Y50"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrSec_share0000_6_CY0F_17511,
      IB => XLXI_27_XLXI_90_adrSec_share0000_6_CYINIT_17512,
      SEL => XLXI_27_XLXI_90_adrSec_share0000_6_CYSELF_17501,
      O => XLXI_27_XLXI_90_Madd_adrSec_share0000_cy(6)
    );
  XLXI_27_XLXI_90_adrSec_share0000_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y50"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrSec_share0000_6_CY0F_17511,
      IB => XLXI_27_XLXI_90_adrSec_share0000_6_CY0F_17511,
      SEL => XLXI_27_XLXI_90_adrSec_share0000_6_CYSELF_17501,
      O => XLXI_27_XLXI_90_adrSec_share0000_6_CYMUXF2_17496
    );
  XLXI_27_XLXI_90_adrSec_share0000_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X51Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrSec_share0000_cy(5),
      O => XLXI_27_XLXI_90_adrSec_share0000_6_CYINIT_17512
    );
  XLXI_27_XLXI_90_adrSec_share0000_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X51Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0003_16_0,
      O => XLXI_27_XLXI_90_adrSec_share0000_6_CY0F_17511
    );
  XLXI_27_XLXI_90_adrSec_share0000_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X51Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrSec_share0000_lut(6),
      O => XLXI_27_XLXI_90_adrSec_share0000_6_CYSELF_17501
    );
  XLXI_27_XLXI_90_adrSec_share0000_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_share0000_6_XORG_17503,
      O => XLXI_27_XLXI_90_adrSec_share0000(7)
    );
  XLXI_27_XLXI_90_adrSec_share0000_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X51Y50"
    )
    port map (
      I0 => XLXI_27_XLXI_90_Madd_adrSec_share0000_cy(6),
      I1 => XLXI_27_XLXI_90_Madd_adrSec_share0000_lut(7),
      O => XLXI_27_XLXI_90_adrSec_share0000_6_XORG_17503
    );
  XLXI_27_XLXI_90_adrSec_share0000_6_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_share0000_6_CYMUXFAST_17500,
      O => XLXI_27_XLXI_90_Madd_adrSec_share0000_cy(7)
    );
  XLXI_27_XLXI_90_adrSec_share0000_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X51Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrSec_share0000_cy(5),
      O => XLXI_27_XLXI_90_adrSec_share0000_6_FASTCARRY_17498
    );
  XLXI_27_XLXI_90_adrSec_share0000_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X51Y50"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrSec_share0000_6_CYSELG_17489,
      I1 => XLXI_27_XLXI_90_adrSec_share0000_6_CYSELF_17501,
      O => XLXI_27_XLXI_90_adrSec_share0000_6_CYAND_17499
    );
  XLXI_27_XLXI_90_adrSec_share0000_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X51Y50"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrSec_share0000_6_CYMUXG2_17497,
      IB => XLXI_27_XLXI_90_adrSec_share0000_6_FASTCARRY_17498,
      SEL => XLXI_27_XLXI_90_adrSec_share0000_6_CYAND_17499,
      O => XLXI_27_XLXI_90_adrSec_share0000_6_CYMUXFAST_17500
    );
  XLXI_27_XLXI_90_adrSec_share0000_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y50"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrSec_share0000_6_CY0G_17495,
      IB => XLXI_27_XLXI_90_adrSec_share0000_6_CYMUXF2_17496,
      SEL => XLXI_27_XLXI_90_adrSec_share0000_6_CYSELG_17489,
      O => XLXI_27_XLXI_90_adrSec_share0000_6_CYMUXG2_17497
    );
  XLXI_27_XLXI_90_adrSec_share0000_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X51Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0003_15_0,
      O => XLXI_27_XLXI_90_adrSec_share0000_6_CY0G_17495
    );
  XLXI_27_XLXI_90_adrSec_share0000_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X51Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrSec_share0000_lut(7),
      O => XLXI_27_XLXI_90_adrSec_share0000_6_CYSELG_17489
    );
  XLXI_27_XLXI_90_Madd_adrSec_share0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"663C",
      LOC => "SLICE_X51Y50"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrSec(7),
      ADR1 => XLXI_27_XLXI_90_adrSec_mux0003_15_0,
      ADR2 => XLXI_27_N254_0,
      ADR3 => XLXI_27_XLXI_90_cnt32_or0001,
      O => XLXI_27_XLXI_90_Madd_adrSec_share0000_lut(7)
    );
  XLXI_27_XLXI_90_adrSec_share0000_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_share0000_8_XORF_17552,
      O => XLXI_27_XLXI_90_adrSec_share0000(8)
    );
  XLXI_27_XLXI_90_adrSec_share0000_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X51Y51"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrSec_share0000_8_CYINIT_17551,
      I1 => XLXI_27_XLXI_90_Madd_adrSec_share0000_lut(8),
      O => XLXI_27_XLXI_90_adrSec_share0000_8_XORF_17552
    );
  XLXI_27_XLXI_90_adrSec_share0000_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X51Y51"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrSec_share0000_8_CY0F_17550,
      IB => XLXI_27_XLXI_90_adrSec_share0000_8_CYINIT_17551,
      SEL => XLXI_27_XLXI_90_adrSec_share0000_8_CYSELF_17540,
      O => XLXI_27_XLXI_90_Madd_adrSec_share0000_cy(8)
    );
  XLXI_27_XLXI_90_adrSec_share0000_8_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y51"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrSec_share0000_8_CY0F_17550,
      IB => XLXI_27_XLXI_90_adrSec_share0000_8_CY0F_17550,
      SEL => XLXI_27_XLXI_90_adrSec_share0000_8_CYSELF_17540,
      O => XLXI_27_XLXI_90_adrSec_share0000_8_CYMUXF2_17535
    );
  XLXI_27_XLXI_90_adrSec_share0000_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X51Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrSec_share0000_cy(7),
      O => XLXI_27_XLXI_90_adrSec_share0000_8_CYINIT_17551
    );
  XLXI_27_XLXI_90_adrSec_share0000_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X51Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0003_14_0,
      O => XLXI_27_XLXI_90_adrSec_share0000_8_CY0F_17550
    );
  XLXI_27_XLXI_90_adrSec_share0000_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X51Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrSec_share0000_lut(8),
      O => XLXI_27_XLXI_90_adrSec_share0000_8_CYSELF_17540
    );
  XLXI_27_XLXI_90_adrSec_share0000_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_share0000_8_XORG_17542,
      O => XLXI_27_XLXI_90_adrSec_share0000(9)
    );
  XLXI_27_XLXI_90_adrSec_share0000_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X51Y51"
    )
    port map (
      I0 => XLXI_27_XLXI_90_Madd_adrSec_share0000_cy(8),
      I1 => XLXI_27_XLXI_90_Madd_adrSec_share0000_lut(9),
      O => XLXI_27_XLXI_90_adrSec_share0000_8_XORG_17542
    );
  XLXI_27_XLXI_90_adrSec_share0000_8_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_share0000_8_CYMUXFAST_17539,
      O => XLXI_27_XLXI_90_Madd_adrSec_share0000_cy(9)
    );
  XLXI_27_XLXI_90_adrSec_share0000_8_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X51Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrSec_share0000_cy(7),
      O => XLXI_27_XLXI_90_adrSec_share0000_8_FASTCARRY_17537
    );
  XLXI_27_XLXI_90_adrSec_share0000_8_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X51Y51"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrSec_share0000_8_CYSELG_17528,
      I1 => XLXI_27_XLXI_90_adrSec_share0000_8_CYSELF_17540,
      O => XLXI_27_XLXI_90_adrSec_share0000_8_CYAND_17538
    );
  XLXI_27_XLXI_90_adrSec_share0000_8_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X51Y51"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrSec_share0000_8_CYMUXG2_17536,
      IB => XLXI_27_XLXI_90_adrSec_share0000_8_FASTCARRY_17537,
      SEL => XLXI_27_XLXI_90_adrSec_share0000_8_CYAND_17538,
      O => XLXI_27_XLXI_90_adrSec_share0000_8_CYMUXFAST_17539
    );
  XLXI_27_XLXI_90_adrSec_share0000_8_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y51"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrSec_share0000_8_CY0G_17534,
      IB => XLXI_27_XLXI_90_adrSec_share0000_8_CYMUXF2_17535,
      SEL => XLXI_27_XLXI_90_adrSec_share0000_8_CYSELG_17528,
      O => XLXI_27_XLXI_90_adrSec_share0000_8_CYMUXG2_17536
    );
  XLXI_27_XLXI_90_adrSec_share0000_8_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X51Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0003_13_0,
      O => XLXI_27_XLXI_90_adrSec_share0000_8_CY0G_17534
    );
  XLXI_27_XLXI_90_adrSec_share0000_8_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X51Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrSec_share0000_lut(9),
      O => XLXI_27_XLXI_90_adrSec_share0000_8_CYSELG_17528
    );
  XLXI_27_XLXI_90_State_mux0002_10_1 : X_LUT4
    generic map(
      INIT => X"0F0E",
      LOC => "SLICE_X42Y50"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_State(10),
      ADR1 => XLXI_27_XLXI_90_State(12),
      ADR2 => XLXI_31_XLXI_27_File_Source_Selected_12344,
      ADR3 => XLXI_27_N16,
      O => XLXI_27_XLXI_90_State_mux0002_10_1_15056
    );
  XLXI_27_XLXI_90_Madd_adrSec_share0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"656A",
      LOC => "SLICE_X51Y51"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrSec_mux0003_13_0,
      ADR1 => XLXI_27_XLXI_90_adrSec(9),
      ADR2 => XLXI_27_XLXI_90_cnt32_or0001,
      ADR3 => XLXI_27_N246_0,
      O => XLXI_27_XLXI_90_Madd_adrSec_share0000_lut(9)
    );
  XLXI_27_XLXI_90_adrSec_share0000_10_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_share0000_10_XORF_17591,
      O => XLXI_27_XLXI_90_adrSec_share0000(10)
    );
  XLXI_27_XLXI_90_adrSec_share0000_10_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X51Y52"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrSec_share0000_10_CYINIT_17590,
      I1 => XLXI_27_XLXI_90_Madd_adrSec_share0000_lut(10),
      O => XLXI_27_XLXI_90_adrSec_share0000_10_XORF_17591
    );
  XLXI_27_XLXI_90_adrSec_share0000_10_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X51Y52"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrSec_share0000_10_CY0F_17589,
      IB => XLXI_27_XLXI_90_adrSec_share0000_10_CYINIT_17590,
      SEL => XLXI_27_XLXI_90_adrSec_share0000_10_CYSELF_17579,
      O => XLXI_27_XLXI_90_Madd_adrSec_share0000_cy(10)
    );
  XLXI_27_XLXI_90_adrSec_share0000_10_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y52"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrSec_share0000_10_CY0F_17589,
      IB => XLXI_27_XLXI_90_adrSec_share0000_10_CY0F_17589,
      SEL => XLXI_27_XLXI_90_adrSec_share0000_10_CYSELF_17579,
      O => XLXI_27_XLXI_90_adrSec_share0000_10_CYMUXF2_17574
    );
  XLXI_27_XLXI_90_adrSec_share0000_10_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X51Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrSec_share0000_cy(9),
      O => XLXI_27_XLXI_90_adrSec_share0000_10_CYINIT_17590
    );
  XLXI_27_XLXI_90_adrSec_share0000_10_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X51Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0003_12_0,
      O => XLXI_27_XLXI_90_adrSec_share0000_10_CY0F_17589
    );
  XLXI_27_XLXI_90_adrSec_share0000_10_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X51Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrSec_share0000_lut(10),
      O => XLXI_27_XLXI_90_adrSec_share0000_10_CYSELF_17579
    );
  XLXI_27_XLXI_90_adrSec_share0000_10_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_share0000_10_XORG_17581,
      O => XLXI_27_XLXI_90_adrSec_share0000(11)
    );
  XLXI_27_XLXI_90_adrSec_share0000_10_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X51Y52"
    )
    port map (
      I0 => XLXI_27_XLXI_90_Madd_adrSec_share0000_cy(10),
      I1 => XLXI_27_XLXI_90_Madd_adrSec_share0000_lut(11),
      O => XLXI_27_XLXI_90_adrSec_share0000_10_XORG_17581
    );
  XLXI_27_XLXI_90_adrSec_share0000_10_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_share0000_10_CYMUXFAST_17578,
      O => XLXI_27_XLXI_90_Madd_adrSec_share0000_cy(11)
    );
  XLXI_27_XLXI_90_adrSec_share0000_10_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X51Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrSec_share0000_cy(9),
      O => XLXI_27_XLXI_90_adrSec_share0000_10_FASTCARRY_17576
    );
  XLXI_27_XLXI_90_adrSec_share0000_10_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X51Y52"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrSec_share0000_10_CYSELG_17567,
      I1 => XLXI_27_XLXI_90_adrSec_share0000_10_CYSELF_17579,
      O => XLXI_27_XLXI_90_adrSec_share0000_10_CYAND_17577
    );
  XLXI_27_XLXI_90_adrSec_share0000_10_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X51Y52"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrSec_share0000_10_CYMUXG2_17575,
      IB => XLXI_27_XLXI_90_adrSec_share0000_10_FASTCARRY_17576,
      SEL => XLXI_27_XLXI_90_adrSec_share0000_10_CYAND_17577,
      O => XLXI_27_XLXI_90_adrSec_share0000_10_CYMUXFAST_17578
    );
  XLXI_27_XLXI_90_adrSec_share0000_10_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y52"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrSec_share0000_10_CY0G_17573,
      IB => XLXI_27_XLXI_90_adrSec_share0000_10_CYMUXF2_17574,
      SEL => XLXI_27_XLXI_90_adrSec_share0000_10_CYSELG_17567,
      O => XLXI_27_XLXI_90_adrSec_share0000_10_CYMUXG2_17575
    );
  XLXI_27_XLXI_90_adrSec_share0000_10_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X51Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0003_11_0,
      O => XLXI_27_XLXI_90_adrSec_share0000_10_CY0G_17573
    );
  XLXI_27_XLXI_90_adrSec_share0000_10_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X51Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrSec_share0000_lut(11),
      O => XLXI_27_XLXI_90_adrSec_share0000_10_CYSELG_17567
    );
  XLXI_27_XLXI_90_Madd_adrSec_share0000_lut_11_Q : X_LUT4
    generic map(
      INIT => X"656A",
      LOC => "SLICE_X51Y52"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrSec_mux0003_11_0,
      ADR1 => XLXI_27_XLXI_90_adrSec(11),
      ADR2 => XLXI_27_XLXI_90_cnt32_or0001,
      ADR3 => XLXI_27_N238_0,
      O => XLXI_27_XLXI_90_Madd_adrSec_share0000_lut(11)
    );
  XLXI_27_XLXI_90_adrSec_share0000_12_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_share0000_12_XORF_17631,
      O => XLXI_27_XLXI_90_adrSec_share0000(12)
    );
  XLXI_27_XLXI_90_adrSec_share0000_12_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X51Y53"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrSec_share0000_12_CYINIT_17630,
      I1 => XLXI_27_XLXI_90_Madd_adrSec_share0000_lut(12),
      O => XLXI_27_XLXI_90_adrSec_share0000_12_XORF_17631
    );
  XLXI_27_XLXI_90_adrSec_share0000_12_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X51Y53"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrSec_share0000_12_CY0F_17629,
      IB => XLXI_27_XLXI_90_adrSec_share0000_12_CYINIT_17630,
      SEL => XLXI_27_XLXI_90_adrSec_share0000_12_CYSELF_17619,
      O => XLXI_27_XLXI_90_Madd_adrSec_share0000_cy(12)
    );
  XLXI_27_XLXI_90_adrSec_share0000_12_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y53"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrSec_share0000_12_CY0F_17629,
      IB => XLXI_27_XLXI_90_adrSec_share0000_12_CY0F_17629,
      SEL => XLXI_27_XLXI_90_adrSec_share0000_12_CYSELF_17619,
      O => XLXI_27_XLXI_90_adrSec_share0000_12_CYMUXF2_17614
    );
  XLXI_27_XLXI_90_adrSec_share0000_12_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X51Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrSec_share0000_cy(11),
      O => XLXI_27_XLXI_90_adrSec_share0000_12_CYINIT_17630
    );
  XLXI_27_XLXI_90_adrSec_share0000_12_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X51Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0003_10_0,
      O => XLXI_27_XLXI_90_adrSec_share0000_12_CY0F_17629
    );
  XLXI_27_XLXI_90_adrSec_share0000_12_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X51Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrSec_share0000_lut(12),
      O => XLXI_27_XLXI_90_adrSec_share0000_12_CYSELF_17619
    );
  XLXI_27_XLXI_90_adrSec_share0000_12_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_share0000_12_XORG_17621,
      O => XLXI_27_XLXI_90_adrSec_share0000(13)
    );
  XLXI_27_XLXI_90_adrSec_share0000_12_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X51Y53"
    )
    port map (
      I0 => XLXI_27_XLXI_90_Madd_adrSec_share0000_cy(12),
      I1 => XLXI_27_XLXI_90_Madd_adrSec_share0000_lut(13),
      O => XLXI_27_XLXI_90_adrSec_share0000_12_XORG_17621
    );
  XLXI_27_XLXI_90_adrSec_share0000_12_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_share0000_12_CYMUXFAST_17618,
      O => XLXI_27_XLXI_90_Madd_adrSec_share0000_cy(13)
    );
  XLXI_27_XLXI_90_adrSec_share0000_12_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X51Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrSec_share0000_cy(11),
      O => XLXI_27_XLXI_90_adrSec_share0000_12_FASTCARRY_17616
    );
  XLXI_27_XLXI_90_adrSec_share0000_12_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X51Y53"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrSec_share0000_12_CYSELG_17605,
      I1 => XLXI_27_XLXI_90_adrSec_share0000_12_CYSELF_17619,
      O => XLXI_27_XLXI_90_adrSec_share0000_12_CYAND_17617
    );
  XLXI_27_XLXI_90_adrSec_share0000_12_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X51Y53"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrSec_share0000_12_CYMUXG2_17615,
      IB => XLXI_27_XLXI_90_adrSec_share0000_12_FASTCARRY_17616,
      SEL => XLXI_27_XLXI_90_adrSec_share0000_12_CYAND_17617,
      O => XLXI_27_XLXI_90_adrSec_share0000_12_CYMUXFAST_17618
    );
  XLXI_27_XLXI_90_adrSec_share0000_12_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y53"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrSec_share0000_12_CY0G_17613,
      IB => XLXI_27_XLXI_90_adrSec_share0000_12_CYMUXF2_17614,
      SEL => XLXI_27_XLXI_90_adrSec_share0000_12_CYSELG_17605,
      O => XLXI_27_XLXI_90_adrSec_share0000_12_CYMUXG2_17615
    );
  XLXI_27_XLXI_90_adrSec_share0000_12_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X51Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0003_9_mand1,
      O => XLXI_27_XLXI_90_adrSec_share0000_12_CY0G_17613
    );
  XLXI_27_XLXI_90_adrSec_share0000_12_GAND : X_AND2
    generic map(
      LOC => "SLICE_X51Y53"
    )
    port map (
      I0 => NlwBufferSignal_XLXI_27_XLXI_90_adrSec_share0000_12_GAND_IN0,
      I1 => NlwBufferSignal_XLXI_27_XLXI_90_adrSec_share0000_12_GAND_IN1,
      O => XLXI_27_XLXI_90_adrSec_mux0003_9_mand1
    );
  XLXI_27_XLXI_90_adrSec_share0000_12_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X51Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrSec_share0000_lut(13),
      O => XLXI_27_XLXI_90_adrSec_share0000_12_CYSELG_17605
    );
  XLXI_27_XLXI_90_Madd_adrSec_share0000_lut_13_Q : X_LUT4
    generic map(
      INIT => X"7788",
      LOC => "SLICE_X51Y53"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrSec_mux0003_9_mand_0,
      ADR1 => XLXI_27_XLXI_90_adrSec_or0001_0,
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_90_adrSec_mux0004_13_0,
      O => XLXI_27_XLXI_90_Madd_adrSec_share0000_lut(13)
    );
  XLXI_27_XLXI_90_adrSec_share0000_14_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_share0000_14_XORF_17672,
      O => XLXI_27_XLXI_90_adrSec_share0000(14)
    );
  XLXI_27_XLXI_90_adrSec_share0000_14_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X51Y54"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrSec_share0000_14_CYINIT_17671,
      I1 => XLXI_27_XLXI_90_Madd_adrSec_share0000_lut(14),
      O => XLXI_27_XLXI_90_adrSec_share0000_14_XORF_17672
    );
  XLXI_27_XLXI_90_adrSec_share0000_14_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X51Y54"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrSec_share0000_14_CY0F_17670,
      IB => XLXI_27_XLXI_90_adrSec_share0000_14_CYINIT_17671,
      SEL => XLXI_27_XLXI_90_adrSec_share0000_14_CYSELF_17658,
      O => XLXI_27_XLXI_90_Madd_adrSec_share0000_cy(14)
    );
  XLXI_27_XLXI_90_adrSec_share0000_14_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y54"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrSec_share0000_14_CY0F_17670,
      IB => XLXI_27_XLXI_90_adrSec_share0000_14_CY0F_17670,
      SEL => XLXI_27_XLXI_90_adrSec_share0000_14_CYSELF_17658,
      O => XLXI_27_XLXI_90_adrSec_share0000_14_CYMUXF2_17653
    );
  XLXI_27_XLXI_90_adrSec_share0000_14_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X51Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrSec_share0000_cy(13),
      O => XLXI_27_XLXI_90_adrSec_share0000_14_CYINIT_17671
    );
  XLXI_27_XLXI_90_adrSec_share0000_14_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X51Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0003_8_mand1,
      O => XLXI_27_XLXI_90_adrSec_share0000_14_CY0F_17670
    );
  XLXI_27_XLXI_90_adrSec_share0000_14_FAND : X_AND2
    generic map(
      LOC => "SLICE_X51Y54"
    )
    port map (
      I0 => NlwBufferSignal_XLXI_27_XLXI_90_adrSec_share0000_14_FAND_IN0,
      I1 => NlwBufferSignal_XLXI_27_XLXI_90_adrSec_share0000_14_FAND_IN1,
      O => XLXI_27_XLXI_90_adrSec_mux0003_8_mand1
    );
  XLXI_27_XLXI_90_adrSec_share0000_14_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X51Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrSec_share0000_lut(14),
      O => XLXI_27_XLXI_90_adrSec_share0000_14_CYSELF_17658
    );
  XLXI_27_XLXI_90_adrSec_share0000_14_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_share0000_14_XORG_17660,
      O => XLXI_27_XLXI_90_adrSec_share0000(15)
    );
  XLXI_27_XLXI_90_adrSec_share0000_14_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X51Y54"
    )
    port map (
      I0 => XLXI_27_XLXI_90_Madd_adrSec_share0000_cy(14),
      I1 => XLXI_27_XLXI_90_Madd_adrSec_share0000_lut(15),
      O => XLXI_27_XLXI_90_adrSec_share0000_14_XORG_17660
    );
  XLXI_27_XLXI_90_adrSec_share0000_14_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_share0000_14_CYMUXFAST_17657,
      O => XLXI_27_XLXI_90_Madd_adrSec_share0000_cy(15)
    );
  XLXI_27_XLXI_90_adrSec_share0000_14_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X51Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrSec_share0000_cy(13),
      O => XLXI_27_XLXI_90_adrSec_share0000_14_FASTCARRY_17655
    );
  XLXI_27_XLXI_90_adrSec_share0000_14_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X51Y54"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrSec_share0000_14_CYSELG_17644,
      I1 => XLXI_27_XLXI_90_adrSec_share0000_14_CYSELF_17658,
      O => XLXI_27_XLXI_90_adrSec_share0000_14_CYAND_17656
    );
  XLXI_27_XLXI_90_adrSec_share0000_14_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X51Y54"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrSec_share0000_14_CYMUXG2_17654,
      IB => XLXI_27_XLXI_90_adrSec_share0000_14_FASTCARRY_17655,
      SEL => XLXI_27_XLXI_90_adrSec_share0000_14_CYAND_17656,
      O => XLXI_27_XLXI_90_adrSec_share0000_14_CYMUXFAST_17657
    );
  XLXI_27_XLXI_90_adrSec_share0000_14_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y54"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrSec_share0000_14_CY0G_17652,
      IB => XLXI_27_XLXI_90_adrSec_share0000_14_CYMUXF2_17653,
      SEL => XLXI_27_XLXI_90_adrSec_share0000_14_CYSELG_17644,
      O => XLXI_27_XLXI_90_adrSec_share0000_14_CYMUXG2_17654
    );
  XLXI_27_XLXI_90_adrSec_share0000_14_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X51Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0003_7_mand1,
      O => XLXI_27_XLXI_90_adrSec_share0000_14_CY0G_17652
    );
  XLXI_27_XLXI_90_adrSec_share0000_14_GAND : X_AND2
    generic map(
      LOC => "SLICE_X51Y54"
    )
    port map (
      I0 => NlwBufferSignal_XLXI_27_XLXI_90_adrSec_share0000_14_GAND_IN0,
      I1 => NlwBufferSignal_XLXI_27_XLXI_90_adrSec_share0000_14_GAND_IN1,
      O => XLXI_27_XLXI_90_adrSec_mux0003_7_mand1
    );
  XLXI_27_XLXI_90_adrSec_share0000_14_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X51Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrSec_share0000_lut(15),
      O => XLXI_27_XLXI_90_adrSec_share0000_14_CYSELG_17644
    );
  XLXI_27_XLXI_90_Madd_adrSec_share0000_lut_15_Q : X_LUT4
    generic map(
      INIT => X"7878",
      LOC => "SLICE_X51Y54"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrSec_mux0003_7_mand_0,
      ADR1 => XLXI_27_XLXI_90_adrSec_or0001_0,
      ADR2 => XLXI_27_XLXI_90_adrSec_mux0004_15_0,
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_Madd_adrSec_share0000_lut(15)
    );
  XLXI_27_XLXI_90_adrSec_share0000_16_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_share0000_16_XORF_17713,
      O => XLXI_27_XLXI_90_adrSec_share0000(16)
    );
  XLXI_27_XLXI_90_adrSec_share0000_16_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X51Y55"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrSec_share0000_16_CYINIT_17712,
      I1 => XLXI_27_XLXI_90_Madd_adrSec_share0000_lut(16),
      O => XLXI_27_XLXI_90_adrSec_share0000_16_XORF_17713
    );
  XLXI_27_XLXI_90_adrSec_share0000_16_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X51Y55"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrSec_share0000_16_CY0F_17711,
      IB => XLXI_27_XLXI_90_adrSec_share0000_16_CYINIT_17712,
      SEL => XLXI_27_XLXI_90_adrSec_share0000_16_CYSELF_17699,
      O => XLXI_27_XLXI_90_Madd_adrSec_share0000_cy(16)
    );
  XLXI_27_XLXI_90_adrSec_share0000_16_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y55"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrSec_share0000_16_CY0F_17711,
      IB => XLXI_27_XLXI_90_adrSec_share0000_16_CY0F_17711,
      SEL => XLXI_27_XLXI_90_adrSec_share0000_16_CYSELF_17699,
      O => XLXI_27_XLXI_90_adrSec_share0000_16_CYMUXF2_17694
    );
  XLXI_27_XLXI_90_adrSec_share0000_16_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X51Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrSec_share0000_cy(15),
      O => XLXI_27_XLXI_90_adrSec_share0000_16_CYINIT_17712
    );
  XLXI_27_XLXI_90_adrSec_share0000_16_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X51Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0003_6_mand1,
      O => XLXI_27_XLXI_90_adrSec_share0000_16_CY0F_17711
    );
  XLXI_27_XLXI_90_adrSec_share0000_16_FAND : X_AND2
    generic map(
      LOC => "SLICE_X51Y55"
    )
    port map (
      I0 => NlwBufferSignal_XLXI_27_XLXI_90_adrSec_share0000_16_FAND_IN0,
      I1 => NlwBufferSignal_XLXI_27_XLXI_90_adrSec_share0000_16_FAND_IN1,
      O => XLXI_27_XLXI_90_adrSec_mux0003_6_mand1
    );
  XLXI_27_XLXI_90_adrSec_share0000_16_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X51Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrSec_share0000_lut(16),
      O => XLXI_27_XLXI_90_adrSec_share0000_16_CYSELF_17699
    );
  XLXI_27_XLXI_90_adrSec_share0000_16_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_share0000_16_XORG_17701,
      O => XLXI_27_XLXI_90_adrSec_share0000(17)
    );
  XLXI_27_XLXI_90_adrSec_share0000_16_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X51Y55"
    )
    port map (
      I0 => XLXI_27_XLXI_90_Madd_adrSec_share0000_cy(16),
      I1 => XLXI_27_XLXI_90_Madd_adrSec_share0000_lut(17),
      O => XLXI_27_XLXI_90_adrSec_share0000_16_XORG_17701
    );
  XLXI_27_XLXI_90_adrSec_share0000_16_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_share0000_16_CYMUXFAST_17698,
      O => XLXI_27_XLXI_90_Madd_adrSec_share0000_cy(17)
    );
  XLXI_27_XLXI_90_adrSec_share0000_16_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X51Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrSec_share0000_cy(15),
      O => XLXI_27_XLXI_90_adrSec_share0000_16_FASTCARRY_17696
    );
  XLXI_27_XLXI_90_adrSec_share0000_16_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X51Y55"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrSec_share0000_16_CYSELG_17685,
      I1 => XLXI_27_XLXI_90_adrSec_share0000_16_CYSELF_17699,
      O => XLXI_27_XLXI_90_adrSec_share0000_16_CYAND_17697
    );
  XLXI_27_XLXI_90_adrSec_share0000_16_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X51Y55"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrSec_share0000_16_CYMUXG2_17695,
      IB => XLXI_27_XLXI_90_adrSec_share0000_16_FASTCARRY_17696,
      SEL => XLXI_27_XLXI_90_adrSec_share0000_16_CYAND_17697,
      O => XLXI_27_XLXI_90_adrSec_share0000_16_CYMUXFAST_17698
    );
  XLXI_27_XLXI_90_adrSec_share0000_16_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y55"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrSec_share0000_16_CY0G_17693,
      IB => XLXI_27_XLXI_90_adrSec_share0000_16_CYMUXF2_17694,
      SEL => XLXI_27_XLXI_90_adrSec_share0000_16_CYSELG_17685,
      O => XLXI_27_XLXI_90_adrSec_share0000_16_CYMUXG2_17695
    );
  XLXI_27_XLXI_90_adrSec_share0000_16_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X51Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0003_5_mand1,
      O => XLXI_27_XLXI_90_adrSec_share0000_16_CY0G_17693
    );
  XLXI_27_XLXI_90_adrSec_share0000_16_GAND : X_AND2
    generic map(
      LOC => "SLICE_X51Y55"
    )
    port map (
      I0 => NlwBufferSignal_XLXI_27_XLXI_90_adrSec_share0000_16_GAND_IN0,
      I1 => NlwBufferSignal_XLXI_27_XLXI_90_adrSec_share0000_16_GAND_IN1,
      O => XLXI_27_XLXI_90_adrSec_mux0003_5_mand1
    );
  XLXI_27_XLXI_90_adrSec_share0000_16_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X51Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrSec_share0000_lut(17),
      O => XLXI_27_XLXI_90_adrSec_share0000_16_CYSELG_17685
    );
  XLXI_27_XLXI_90_Madd_adrSec_share0000_lut_17_Q : X_LUT4
    generic map(
      INIT => X"7788",
      LOC => "SLICE_X51Y55"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrSec_or0001_0,
      ADR1 => XLXI_27_XLXI_90_adrSec_mux0003_5_mand_0,
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_90_adrSec_mux0004_17_0,
      O => XLXI_27_XLXI_90_Madd_adrSec_share0000_lut(17)
    );
  XLXI_27_XLXI_90_adrSec_share0000_18_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_share0000_18_XORF_17754,
      O => XLXI_27_XLXI_90_adrSec_share0000(18)
    );
  XLXI_27_XLXI_90_adrSec_share0000_18_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X51Y56"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrSec_share0000_18_CYINIT_17753,
      I1 => XLXI_27_XLXI_90_Madd_adrSec_share0000_lut(18),
      O => XLXI_27_XLXI_90_adrSec_share0000_18_XORF_17754
    );
  XLXI_27_XLXI_90_adrSec_share0000_18_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X51Y56"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrSec_share0000_18_CY0F_17752,
      IB => XLXI_27_XLXI_90_adrSec_share0000_18_CYINIT_17753,
      SEL => XLXI_27_XLXI_90_adrSec_share0000_18_CYSELF_17740,
      O => XLXI_27_XLXI_90_Madd_adrSec_share0000_cy(18)
    );
  XLXI_27_XLXI_90_adrSec_share0000_18_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y56"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrSec_share0000_18_CY0F_17752,
      IB => XLXI_27_XLXI_90_adrSec_share0000_18_CY0F_17752,
      SEL => XLXI_27_XLXI_90_adrSec_share0000_18_CYSELF_17740,
      O => XLXI_27_XLXI_90_adrSec_share0000_18_CYMUXF2_17735
    );
  XLXI_27_XLXI_90_adrSec_share0000_18_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X51Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrSec_share0000_cy(17),
      O => XLXI_27_XLXI_90_adrSec_share0000_18_CYINIT_17753
    );
  XLXI_27_XLXI_90_adrSec_share0000_18_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X51Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0003_4_mand1,
      O => XLXI_27_XLXI_90_adrSec_share0000_18_CY0F_17752
    );
  XLXI_27_XLXI_90_adrSec_share0000_18_FAND : X_AND2
    generic map(
      LOC => "SLICE_X51Y56"
    )
    port map (
      I0 => NlwBufferSignal_XLXI_27_XLXI_90_adrSec_share0000_18_FAND_IN0,
      I1 => NlwBufferSignal_XLXI_27_XLXI_90_adrSec_share0000_18_FAND_IN1,
      O => XLXI_27_XLXI_90_adrSec_mux0003_4_mand1
    );
  XLXI_27_XLXI_90_adrSec_share0000_18_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X51Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrSec_share0000_lut(18),
      O => XLXI_27_XLXI_90_adrSec_share0000_18_CYSELF_17740
    );
  XLXI_27_XLXI_90_adrSec_share0000_18_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_share0000_18_XORG_17742,
      O => XLXI_27_XLXI_90_adrSec_share0000(19)
    );
  XLXI_27_XLXI_90_adrSec_share0000_18_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X51Y56"
    )
    port map (
      I0 => XLXI_27_XLXI_90_Madd_adrSec_share0000_cy(18),
      I1 => XLXI_27_XLXI_90_Madd_adrSec_share0000_lut(19),
      O => XLXI_27_XLXI_90_adrSec_share0000_18_XORG_17742
    );
  XLXI_27_XLXI_90_adrSec_share0000_18_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_share0000_18_CYMUXFAST_17739,
      O => XLXI_27_XLXI_90_Madd_adrSec_share0000_cy(19)
    );
  XLXI_27_XLXI_90_adrSec_share0000_18_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X51Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrSec_share0000_cy(17),
      O => XLXI_27_XLXI_90_adrSec_share0000_18_FASTCARRY_17737
    );
  XLXI_27_XLXI_90_adrSec_share0000_18_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X51Y56"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrSec_share0000_18_CYSELG_17726,
      I1 => XLXI_27_XLXI_90_adrSec_share0000_18_CYSELF_17740,
      O => XLXI_27_XLXI_90_adrSec_share0000_18_CYAND_17738
    );
  XLXI_27_XLXI_90_adrSec_share0000_18_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X51Y56"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrSec_share0000_18_CYMUXG2_17736,
      IB => XLXI_27_XLXI_90_adrSec_share0000_18_FASTCARRY_17737,
      SEL => XLXI_27_XLXI_90_adrSec_share0000_18_CYAND_17738,
      O => XLXI_27_XLXI_90_adrSec_share0000_18_CYMUXFAST_17739
    );
  XLXI_27_XLXI_90_adrSec_share0000_18_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y56"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrSec_share0000_18_CY0G_17734,
      IB => XLXI_27_XLXI_90_adrSec_share0000_18_CYMUXF2_17735,
      SEL => XLXI_27_XLXI_90_adrSec_share0000_18_CYSELG_17726,
      O => XLXI_27_XLXI_90_adrSec_share0000_18_CYMUXG2_17736
    );
  XLXI_27_XLXI_90_adrSec_share0000_18_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X51Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0003_3_mand1,
      O => XLXI_27_XLXI_90_adrSec_share0000_18_CY0G_17734
    );
  XLXI_27_XLXI_90_adrSec_share0000_18_GAND : X_AND2
    generic map(
      LOC => "SLICE_X51Y56"
    )
    port map (
      I0 => NlwBufferSignal_XLXI_27_XLXI_90_adrSec_share0000_18_GAND_IN0,
      I1 => NlwBufferSignal_XLXI_27_XLXI_90_adrSec_share0000_18_GAND_IN1,
      O => XLXI_27_XLXI_90_adrSec_mux0003_3_mand1
    );
  XLXI_27_XLXI_90_adrSec_share0000_18_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X51Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrSec_share0000_lut(19),
      O => XLXI_27_XLXI_90_adrSec_share0000_18_CYSELG_17726
    );
  XLXI_27_XLXI_90_Madd_adrSec_share0000_lut_19_Q : X_LUT4
    generic map(
      INIT => X"7878",
      LOC => "SLICE_X51Y56"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrSec_or0001_0,
      ADR1 => XLXI_27_XLXI_90_adrSec_mux0003_3_mand_0,
      ADR2 => XLXI_27_XLXI_90_adrSec_mux0004_19_0,
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_Madd_adrSec_share0000_lut(19)
    );
  XLXI_27_XLXI_90_adrSec_share0000_20_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_share0000_20_XORF_17795,
      O => XLXI_27_XLXI_90_adrSec_share0000(20)
    );
  XLXI_27_XLXI_90_adrSec_share0000_20_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X51Y57"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrSec_share0000_20_CYINIT_17794,
      I1 => XLXI_27_XLXI_90_Madd_adrSec_share0000_lut(20),
      O => XLXI_27_XLXI_90_adrSec_share0000_20_XORF_17795
    );
  XLXI_27_XLXI_90_adrSec_share0000_20_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X51Y57"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrSec_share0000_20_CY0F_17793,
      IB => XLXI_27_XLXI_90_adrSec_share0000_20_CYINIT_17794,
      SEL => XLXI_27_XLXI_90_adrSec_share0000_20_CYSELF_17781,
      O => XLXI_27_XLXI_90_Madd_adrSec_share0000_cy(20)
    );
  XLXI_27_XLXI_90_adrSec_share0000_20_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y57"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrSec_share0000_20_CY0F_17793,
      IB => XLXI_27_XLXI_90_adrSec_share0000_20_CY0F_17793,
      SEL => XLXI_27_XLXI_90_adrSec_share0000_20_CYSELF_17781,
      O => XLXI_27_XLXI_90_adrSec_share0000_20_CYMUXF2_17776
    );
  XLXI_27_XLXI_90_adrSec_share0000_20_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X51Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrSec_share0000_cy(19),
      O => XLXI_27_XLXI_90_adrSec_share0000_20_CYINIT_17794
    );
  XLXI_27_XLXI_90_adrSec_share0000_20_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X51Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0003_2_mand1,
      O => XLXI_27_XLXI_90_adrSec_share0000_20_CY0F_17793
    );
  XLXI_27_XLXI_90_adrSec_share0000_20_FAND : X_AND2
    generic map(
      LOC => "SLICE_X51Y57"
    )
    port map (
      I0 => NlwBufferSignal_XLXI_27_XLXI_90_adrSec_share0000_20_FAND_IN0,
      I1 => NlwBufferSignal_XLXI_27_XLXI_90_adrSec_share0000_20_FAND_IN1,
      O => XLXI_27_XLXI_90_adrSec_mux0003_2_mand1
    );
  XLXI_27_XLXI_90_adrSec_share0000_20_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X51Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrSec_share0000_lut(20),
      O => XLXI_27_XLXI_90_adrSec_share0000_20_CYSELF_17781
    );
  XLXI_27_XLXI_90_adrSec_share0000_20_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_share0000_20_XORG_17783,
      O => XLXI_27_XLXI_90_adrSec_share0000(21)
    );
  XLXI_27_XLXI_90_adrSec_share0000_20_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X51Y57"
    )
    port map (
      I0 => XLXI_27_XLXI_90_Madd_adrSec_share0000_cy(20),
      I1 => XLXI_27_XLXI_90_Madd_adrSec_share0000_lut(21),
      O => XLXI_27_XLXI_90_adrSec_share0000_20_XORG_17783
    );
  XLXI_27_XLXI_90_adrSec_share0000_20_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X51Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrSec_share0000_cy(19),
      O => XLXI_27_XLXI_90_adrSec_share0000_20_FASTCARRY_17778
    );
  XLXI_27_XLXI_90_adrSec_share0000_20_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X51Y57"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrSec_share0000_20_CYSELG_17767,
      I1 => XLXI_27_XLXI_90_adrSec_share0000_20_CYSELF_17781,
      O => XLXI_27_XLXI_90_adrSec_share0000_20_CYAND_17779
    );
  XLXI_27_XLXI_90_adrSec_share0000_20_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X51Y57"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrSec_share0000_20_CYMUXG2_17777,
      IB => XLXI_27_XLXI_90_adrSec_share0000_20_FASTCARRY_17778,
      SEL => XLXI_27_XLXI_90_adrSec_share0000_20_CYAND_17779,
      O => XLXI_27_XLXI_90_adrSec_share0000_20_CYMUXFAST_17780
    );
  XLXI_27_XLXI_90_adrSec_share0000_20_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y57"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrSec_share0000_20_CY0G_17775,
      IB => XLXI_27_XLXI_90_adrSec_share0000_20_CYMUXF2_17776,
      SEL => XLXI_27_XLXI_90_adrSec_share0000_20_CYSELG_17767,
      O => XLXI_27_XLXI_90_adrSec_share0000_20_CYMUXG2_17777
    );
  XLXI_27_XLXI_90_adrSec_share0000_20_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X51Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0003_1_mand1,
      O => XLXI_27_XLXI_90_adrSec_share0000_20_CY0G_17775
    );
  XLXI_27_XLXI_90_adrSec_share0000_20_GAND : X_AND2
    generic map(
      LOC => "SLICE_X51Y57"
    )
    port map (
      I0 => NlwBufferSignal_XLXI_27_XLXI_90_adrSec_share0000_20_GAND_IN0,
      I1 => NlwBufferSignal_XLXI_27_XLXI_90_adrSec_share0000_20_GAND_IN1,
      O => XLXI_27_XLXI_90_adrSec_mux0003_1_mand1
    );
  XLXI_27_XLXI_90_adrSec_share0000_20_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X51Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrSec_share0000_lut(21),
      O => XLXI_27_XLXI_90_adrSec_share0000_20_CYSELG_17767
    );
  XLXI_27_XLXI_90_Madd_adrSec_share0000_lut_21_Q : X_LUT4
    generic map(
      INIT => X"7788",
      LOC => "SLICE_X51Y57"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrSec_or0001_0,
      ADR1 => XLXI_27_XLXI_90_adrSec_mux0003_1_mand_0,
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_90_adrSec_mux0004_21_0,
      O => XLXI_27_XLXI_90_Madd_adrSec_share0000_lut(21)
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0000_0_XORF_17831,
      O => XLXI_31_FileReader_Playing_Time_addsub0000(0)
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X3Y53"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_addsub0000_0_CYINIT_17830,
      I1 => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_lut(0),
      O => XLXI_31_FileReader_Playing_Time_addsub0000_0_XORF_17831
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X3Y53"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0000_0_CY0F_17829,
      IB => XLXI_31_FileReader_Playing_Time_addsub0000_0_CYINIT_17830,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0000_0_CYSELF_17821,
      O => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_0_Q
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X3Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0000_0_BXINV_17819,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_0_CYINIT_17830
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_0_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X3Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_0,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_0_CY0F_17829
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X3Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_lut(0),
      O => XLXI_31_FileReader_Playing_Time_addsub0000_0_CYSELF_17821
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => XLXI_31_FileReader_Playing_Time_addsub0000_0_BXINV_17819
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0000_0_XORG_17817,
      O => XLXI_31_FileReader_Playing_Time_addsub0000(1)
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X3Y53"
    )
    port map (
      I0 => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_0_Q,
      I1 => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_lut(1),
      O => XLXI_31_FileReader_Playing_Time_addsub0000_0_XORG_17817
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0000_0_CYMUXG_17816,
      O => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_1_Q
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X3Y53"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0000_0_CY0G_17814,
      IB => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_0_Q,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0000_0_CYSELG_17806,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_0_CYMUXG_17816
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_0_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X3Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_1,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_0_CY0G_17814
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X3Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_lut(1),
      O => XLXI_31_FileReader_Playing_Time_addsub0000_0_CYSELG_17806
    );
  XLXI_31_FileReader_Madd_Playing_Time_addsub0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X3Y53"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_1,
      ADR2 => VCC,
      ADR3 => XLXN_155(1),
      O => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_lut(1)
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0000_2_XORF_17870,
      O => XLXI_31_FileReader_Playing_Time_addsub0000(2)
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X3Y54"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_addsub0000_2_CYINIT_17869,
      I1 => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_lut(2),
      O => XLXI_31_FileReader_Playing_Time_addsub0000_2_XORF_17870
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X3Y54"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0000_2_CY0F_17868,
      IB => XLXI_31_FileReader_Playing_Time_addsub0000_2_CYINIT_17869,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0000_2_CYSELF_17856,
      O => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_2_Q
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y54"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0000_2_CY0F_17868,
      IB => XLXI_31_FileReader_Playing_Time_addsub0000_2_CY0F_17868,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0000_2_CYSELF_17856,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_2_CYMUXF2_17851
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X3Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_1_Q,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_2_CYINIT_17869
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X3Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_2,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_2_CY0F_17868
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X3Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_lut(2),
      O => XLXI_31_FileReader_Playing_Time_addsub0000_2_CYSELF_17856
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0000_2_XORG_17858,
      O => XLXI_31_FileReader_Playing_Time_addsub0000(3)
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X3Y54"
    )
    port map (
      I0 => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_2_Q,
      I1 => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_lut(3),
      O => XLXI_31_FileReader_Playing_Time_addsub0000_2_XORG_17858
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0000_2_CYMUXFAST_17855,
      O => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_3_Q
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X3Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_1_Q,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_2_FASTCARRY_17853
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X3Y54"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_addsub0000_2_CYSELG_17842,
      I1 => XLXI_31_FileReader_Playing_Time_addsub0000_2_CYSELF_17856,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_2_CYAND_17854
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X3Y54"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0000_2_CYMUXG2_17852,
      IB => XLXI_31_FileReader_Playing_Time_addsub0000_2_FASTCARRY_17853,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0000_2_CYAND_17854,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_2_CYMUXFAST_17855
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y54"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0000_2_CY0G_17850,
      IB => XLXI_31_FileReader_Playing_Time_addsub0000_2_CYMUXF2_17851,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0000_2_CYSELG_17842,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_2_CYMUXG2_17852
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X3Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_3,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_2_CY0G_17850
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X3Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_lut(3),
      O => XLXI_31_FileReader_Playing_Time_addsub0000_2_CYSELG_17842
    );
  XLXI_31_FileReader_Madd_Playing_Time_addsub0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X3Y54"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_3,
      ADR1 => XLXN_155(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_lut(3)
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0000_4_XORF_17909,
      O => XLXI_31_FileReader_Playing_Time_addsub0000(4)
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X3Y55"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_addsub0000_4_CYINIT_17908,
      I1 => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_lut(4),
      O => XLXI_31_FileReader_Playing_Time_addsub0000_4_XORF_17909
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X3Y55"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0000_4_CY0F_17907,
      IB => XLXI_31_FileReader_Playing_Time_addsub0000_4_CYINIT_17908,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0000_4_CYSELF_17895,
      O => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_4_Q
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y55"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0000_4_CY0F_17907,
      IB => XLXI_31_FileReader_Playing_Time_addsub0000_4_CY0F_17907,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0000_4_CYSELF_17895,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_4_CYMUXF2_17890
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X3Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_3_Q,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_4_CYINIT_17908
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X3Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_4,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_4_CY0F_17907
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X3Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_lut(4),
      O => XLXI_31_FileReader_Playing_Time_addsub0000_4_CYSELF_17895
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0000_4_XORG_17897,
      O => XLXI_31_FileReader_Playing_Time_addsub0000(5)
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X3Y55"
    )
    port map (
      I0 => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_4_Q,
      I1 => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_lut(5),
      O => XLXI_31_FileReader_Playing_Time_addsub0000_4_XORG_17897
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0000_4_CYMUXFAST_17894,
      O => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_5_Q
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X3Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_3_Q,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_4_FASTCARRY_17892
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X3Y55"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_addsub0000_4_CYSELG_17881,
      I1 => XLXI_31_FileReader_Playing_Time_addsub0000_4_CYSELF_17895,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_4_CYAND_17893
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X3Y55"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0000_4_CYMUXG2_17891,
      IB => XLXI_31_FileReader_Playing_Time_addsub0000_4_FASTCARRY_17892,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0000_4_CYAND_17893,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_4_CYMUXFAST_17894
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y55"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0000_4_CY0G_17889,
      IB => XLXI_31_FileReader_Playing_Time_addsub0000_4_CYMUXF2_17890,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0000_4_CYSELG_17881,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_4_CYMUXG2_17891
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X3Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_5,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_4_CY0G_17889
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X3Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_lut(5),
      O => XLXI_31_FileReader_Playing_Time_addsub0000_4_CYSELG_17881
    );
  XLXI_31_FileReader_Madd_Playing_Time_addsub0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X3Y55"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_5,
      ADR2 => VCC,
      ADR3 => XLXN_155(5),
      O => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_lut(5)
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0000_6_XORF_17948,
      O => XLXI_31_FileReader_Playing_Time_addsub0000(6)
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X3Y56"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_addsub0000_6_CYINIT_17947,
      I1 => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_lut(6),
      O => XLXI_31_FileReader_Playing_Time_addsub0000_6_XORF_17948
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X3Y56"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0000_6_CY0F_17946,
      IB => XLXI_31_FileReader_Playing_Time_addsub0000_6_CYINIT_17947,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0000_6_CYSELF_17934,
      O => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_6_Q
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y56"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0000_6_CY0F_17946,
      IB => XLXI_31_FileReader_Playing_Time_addsub0000_6_CY0F_17946,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0000_6_CYSELF_17934,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_6_CYMUXF2_17929
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X3Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_5_Q,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_6_CYINIT_17947
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X3Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_6,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_6_CY0F_17946
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X3Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_lut(6),
      O => XLXI_31_FileReader_Playing_Time_addsub0000_6_CYSELF_17934
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0000_6_XORG_17936,
      O => XLXI_31_FileReader_Playing_Time_addsub0000(7)
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X3Y56"
    )
    port map (
      I0 => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_6_Q,
      I1 => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_lut(7),
      O => XLXI_31_FileReader_Playing_Time_addsub0000_6_XORG_17936
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_6_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0000_6_CYMUXFAST_17933,
      O => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_7_Q
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X3Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_5_Q,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_6_FASTCARRY_17931
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X3Y56"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_addsub0000_6_CYSELG_17920,
      I1 => XLXI_31_FileReader_Playing_Time_addsub0000_6_CYSELF_17934,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_6_CYAND_17932
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X3Y56"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0000_6_CYMUXG2_17930,
      IB => XLXI_31_FileReader_Playing_Time_addsub0000_6_FASTCARRY_17931,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0000_6_CYAND_17932,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_6_CYMUXFAST_17933
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y56"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0000_6_CY0G_17928,
      IB => XLXI_31_FileReader_Playing_Time_addsub0000_6_CYMUXF2_17929,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0000_6_CYSELG_17920,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_6_CYMUXG2_17930
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X3Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_7,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_6_CY0G_17928
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X3Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_lut(7),
      O => XLXI_31_FileReader_Playing_Time_addsub0000_6_CYSELG_17920
    );
  XLXI_31_FileReader_Madd_Playing_Time_addsub0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X3Y56"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_7,
      ADR1 => XLXN_155(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_lut(7)
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X3Y57"
    )
    port map (
      O => XLXI_31_FileReader_Playing_Time_addsub0000_8_LOGIC_ZERO_17966
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0000_8_XORF_17986,
      O => XLXI_31_FileReader_Playing_Time_addsub0000(8)
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X3Y57"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_addsub0000_8_CYINIT_17985,
      I1 => XLXI_31_FileReader_Playing_Time_addsub0000_8_F,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_8_XORF_17986
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X3Y57"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0000_8_LOGIC_ZERO_17966,
      IB => XLXI_31_FileReader_Playing_Time_addsub0000_8_CYINIT_17985,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0000_8_CYSELF_17972,
      O => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_8_Q
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_8_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y57"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0000_8_LOGIC_ZERO_17966,
      IB => XLXI_31_FileReader_Playing_Time_addsub0000_8_LOGIC_ZERO_17966,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0000_8_CYSELF_17972,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_8_CYMUXF2_17967
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X3Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_7_Q,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_8_CYINIT_17985
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X3Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0000_8_F,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_8_CYSELF_17972
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0000_8_XORG_17974,
      O => XLXI_31_FileReader_Playing_Time_addsub0000(9)
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X3Y57"
    )
    port map (
      I0 => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_8_Q,
      I1 => XLXI_31_FileReader_Playing_Time_addsub0000_8_G,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_8_XORG_17974
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_8_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0000_8_CYMUXFAST_17971,
      O => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_9_Q
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_8_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X3Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_7_Q,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_8_FASTCARRY_17969
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_8_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X3Y57"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_addsub0000_8_CYSELG_17957,
      I1 => XLXI_31_FileReader_Playing_Time_addsub0000_8_CYSELF_17972,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_8_CYAND_17970
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_8_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X3Y57"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0000_8_CYMUXG2_17968,
      IB => XLXI_31_FileReader_Playing_Time_addsub0000_8_FASTCARRY_17969,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0000_8_CYAND_17970,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_8_CYMUXFAST_17971
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_8_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y57"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0000_8_LOGIC_ZERO_17966,
      IB => XLXI_31_FileReader_Playing_Time_addsub0000_8_CYMUXF2_17967,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0000_8_CYSELG_17957,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_8_CYMUXG2_17968
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_8_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X3Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0000_8_G,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_8_CYSELG_17957
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_10_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X3Y58"
    )
    port map (
      O => XLXI_31_FileReader_Playing_Time_addsub0000_10_LOGIC_ZERO_18004
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_10_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0000_10_XORF_18024,
      O => XLXI_31_FileReader_Playing_Time_addsub0000(10)
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_10_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X3Y58"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_addsub0000_10_CYINIT_18023,
      I1 => XLXI_31_FileReader_Playing_Time_addsub0000_10_F,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_10_XORF_18024
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_10_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X3Y58"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0000_10_LOGIC_ZERO_18004,
      IB => XLXI_31_FileReader_Playing_Time_addsub0000_10_CYINIT_18023,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0000_10_CYSELF_18010,
      O => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_10_Q
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_10_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y58"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0000_10_LOGIC_ZERO_18004,
      IB => XLXI_31_FileReader_Playing_Time_addsub0000_10_LOGIC_ZERO_18004,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0000_10_CYSELF_18010,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_10_CYMUXF2_18005
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_10_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X3Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_9_Q,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_10_CYINIT_18023
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_10_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X3Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0000_10_F,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_10_CYSELF_18010
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_10_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0000_10_XORG_18012,
      O => XLXI_31_FileReader_Playing_Time_addsub0000(11)
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_10_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X3Y58"
    )
    port map (
      I0 => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_10_Q,
      I1 => XLXI_31_FileReader_Playing_Time_addsub0000_10_G,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_10_XORG_18012
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_10_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0000_10_CYMUXFAST_18009,
      O => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_11_Q
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_10_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X3Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_9_Q,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_10_FASTCARRY_18007
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_10_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X3Y58"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_addsub0000_10_CYSELG_17995,
      I1 => XLXI_31_FileReader_Playing_Time_addsub0000_10_CYSELF_18010,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_10_CYAND_18008
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_10_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X3Y58"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0000_10_CYMUXG2_18006,
      IB => XLXI_31_FileReader_Playing_Time_addsub0000_10_FASTCARRY_18007,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0000_10_CYAND_18008,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_10_CYMUXFAST_18009
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_10_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y58"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0000_10_LOGIC_ZERO_18004,
      IB => XLXI_31_FileReader_Playing_Time_addsub0000_10_CYMUXF2_18005,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0000_10_CYSELG_17995,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_10_CYMUXG2_18006
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_10_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X3Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0000_10_G,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_10_CYSELG_17995
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_12_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X3Y59"
    )
    port map (
      O => XLXI_31_FileReader_Playing_Time_addsub0000_12_LOGIC_ZERO_18042
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_12_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0000_12_XORF_18062,
      O => XLXI_31_FileReader_Playing_Time_addsub0000(12)
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_12_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X3Y59"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_addsub0000_12_CYINIT_18061,
      I1 => XLXI_31_FileReader_Playing_Time_addsub0000_12_F,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_12_XORF_18062
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_12_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X3Y59"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0000_12_LOGIC_ZERO_18042,
      IB => XLXI_31_FileReader_Playing_Time_addsub0000_12_CYINIT_18061,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0000_12_CYSELF_18048,
      O => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_12_Q
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_12_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y59"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0000_12_LOGIC_ZERO_18042,
      IB => XLXI_31_FileReader_Playing_Time_addsub0000_12_LOGIC_ZERO_18042,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0000_12_CYSELF_18048,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_12_CYMUXF2_18043
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_12_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X3Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_11_Q,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_12_CYINIT_18061
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_12_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X3Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0000_12_F,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_12_CYSELF_18048
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_12_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0000_12_XORG_18050,
      O => XLXI_31_FileReader_Playing_Time_addsub0000(13)
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_12_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X3Y59"
    )
    port map (
      I0 => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_12_Q,
      I1 => XLXI_31_FileReader_Playing_Time_addsub0000_12_G,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_12_XORG_18050
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_12_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0000_12_CYMUXFAST_18047,
      O => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_13_Q
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_12_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X3Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_11_Q,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_12_FASTCARRY_18045
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_12_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X3Y59"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_addsub0000_12_CYSELG_18033,
      I1 => XLXI_31_FileReader_Playing_Time_addsub0000_12_CYSELF_18048,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_12_CYAND_18046
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_12_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X3Y59"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0000_12_CYMUXG2_18044,
      IB => XLXI_31_FileReader_Playing_Time_addsub0000_12_FASTCARRY_18045,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0000_12_CYAND_18046,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_12_CYMUXFAST_18047
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_12_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y59"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0000_12_LOGIC_ZERO_18042,
      IB => XLXI_31_FileReader_Playing_Time_addsub0000_12_CYMUXF2_18043,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0000_12_CYSELG_18033,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_12_CYMUXG2_18044
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_12_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X3Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0000_12_G,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_12_CYSELG_18033
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_14_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X3Y60"
    )
    port map (
      O => XLXI_31_FileReader_Playing_Time_addsub0000_14_LOGIC_ZERO_18080
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_14_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0000_14_XORF_18100,
      O => XLXI_31_FileReader_Playing_Time_addsub0000(14)
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_14_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X3Y60"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_addsub0000_14_CYINIT_18099,
      I1 => XLXI_31_FileReader_Playing_Time_addsub0000_14_F,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_14_XORF_18100
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_14_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X3Y60"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0000_14_LOGIC_ZERO_18080,
      IB => XLXI_31_FileReader_Playing_Time_addsub0000_14_CYINIT_18099,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0000_14_CYSELF_18086,
      O => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_14_Q
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_14_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y60"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0000_14_LOGIC_ZERO_18080,
      IB => XLXI_31_FileReader_Playing_Time_addsub0000_14_LOGIC_ZERO_18080,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0000_14_CYSELF_18086,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_14_CYMUXF2_18081
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_14_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X3Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_13_Q,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_14_CYINIT_18099
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_14_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X3Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0000_14_F,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_14_CYSELF_18086
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_14_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0000_14_XORG_18088,
      O => XLXI_31_FileReader_Playing_Time_addsub0000(15)
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_14_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X3Y60"
    )
    port map (
      I0 => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_14_Q,
      I1 => XLXI_31_FileReader_Playing_Time_addsub0000_14_G,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_14_XORG_18088
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_14_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0000_14_CYMUXFAST_18085,
      O => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_15_Q
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_14_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X3Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_13_Q,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_14_FASTCARRY_18083
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_14_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X3Y60"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_addsub0000_14_CYSELG_18071,
      I1 => XLXI_31_FileReader_Playing_Time_addsub0000_14_CYSELF_18086,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_14_CYAND_18084
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_14_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X3Y60"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0000_14_CYMUXG2_18082,
      IB => XLXI_31_FileReader_Playing_Time_addsub0000_14_FASTCARRY_18083,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0000_14_CYAND_18084,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_14_CYMUXFAST_18085
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_14_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y60"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0000_14_LOGIC_ZERO_18080,
      IB => XLXI_31_FileReader_Playing_Time_addsub0000_14_CYMUXF2_18081,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0000_14_CYSELG_18071,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_14_CYMUXG2_18082
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_14_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X3Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0000_14_G,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_14_CYSELG_18071
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_16_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X3Y61"
    )
    port map (
      O => XLXI_31_FileReader_Playing_Time_addsub0000_16_LOGIC_ZERO_18118
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_16_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0000_16_XORF_18138,
      O => XLXI_31_FileReader_Playing_Time_addsub0000(16)
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_16_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X3Y61"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_addsub0000_16_CYINIT_18137,
      I1 => XLXI_31_FileReader_Playing_Time_addsub0000_16_F,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_16_XORF_18138
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_16_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X3Y61"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0000_16_LOGIC_ZERO_18118,
      IB => XLXI_31_FileReader_Playing_Time_addsub0000_16_CYINIT_18137,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0000_16_CYSELF_18124,
      O => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_16_Q
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_16_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y61"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0000_16_LOGIC_ZERO_18118,
      IB => XLXI_31_FileReader_Playing_Time_addsub0000_16_LOGIC_ZERO_18118,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0000_16_CYSELF_18124,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_16_CYMUXF2_18119
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_16_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X3Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_15_Q,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_16_CYINIT_18137
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_16_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X3Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0000_16_F,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_16_CYSELF_18124
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_16_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0000_16_XORG_18126,
      O => XLXI_31_FileReader_Playing_Time_addsub0000(17)
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_16_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X3Y61"
    )
    port map (
      I0 => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_16_Q,
      I1 => XLXI_31_FileReader_Playing_Time_addsub0000_16_G,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_16_XORG_18126
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_16_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0000_16_CYMUXFAST_18123,
      O => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_17_Q
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_16_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X3Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_15_Q,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_16_FASTCARRY_18121
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_16_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X3Y61"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_addsub0000_16_CYSELG_18109,
      I1 => XLXI_31_FileReader_Playing_Time_addsub0000_16_CYSELF_18124,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_16_CYAND_18122
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_16_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X3Y61"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0000_16_CYMUXG2_18120,
      IB => XLXI_31_FileReader_Playing_Time_addsub0000_16_FASTCARRY_18121,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0000_16_CYAND_18122,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_16_CYMUXFAST_18123
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_16_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y61"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0000_16_LOGIC_ZERO_18118,
      IB => XLXI_31_FileReader_Playing_Time_addsub0000_16_CYMUXF2_18119,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0000_16_CYSELG_18109,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_16_CYMUXG2_18120
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_16_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X3Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0000_16_G,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_16_CYSELG_18109
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_18_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X3Y62"
    )
    port map (
      O => XLXI_31_FileReader_Playing_Time_addsub0000_18_LOGIC_ZERO_18156
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_18_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0000_18_XORF_18176,
      O => XLXI_31_FileReader_Playing_Time_addsub0000(18)
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_18_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X3Y62"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_addsub0000_18_CYINIT_18175,
      I1 => XLXI_31_FileReader_Playing_Time_addsub0000_18_F,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_18_XORF_18176
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_18_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X3Y62"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0000_18_LOGIC_ZERO_18156,
      IB => XLXI_31_FileReader_Playing_Time_addsub0000_18_CYINIT_18175,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0000_18_CYSELF_18162,
      O => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_18_Q
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_18_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y62"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0000_18_LOGIC_ZERO_18156,
      IB => XLXI_31_FileReader_Playing_Time_addsub0000_18_LOGIC_ZERO_18156,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0000_18_CYSELF_18162,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_18_CYMUXF2_18157
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_18_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X3Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_17_Q,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_18_CYINIT_18175
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_18_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X3Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0000_18_F,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_18_CYSELF_18162
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_18_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0000_18_XORG_18164,
      O => XLXI_31_FileReader_Playing_Time_addsub0000(19)
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_18_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X3Y62"
    )
    port map (
      I0 => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_18_Q,
      I1 => XLXI_31_FileReader_Playing_Time_addsub0000_18_G,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_18_XORG_18164
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_18_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0000_18_CYMUXFAST_18161,
      O => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_19_Q
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_18_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X3Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_17_Q,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_18_FASTCARRY_18159
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_18_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X3Y62"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_addsub0000_18_CYSELG_18147,
      I1 => XLXI_31_FileReader_Playing_Time_addsub0000_18_CYSELF_18162,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_18_CYAND_18160
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_18_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X3Y62"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0000_18_CYMUXG2_18158,
      IB => XLXI_31_FileReader_Playing_Time_addsub0000_18_FASTCARRY_18159,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0000_18_CYAND_18160,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_18_CYMUXFAST_18161
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_18_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y62"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0000_18_LOGIC_ZERO_18156,
      IB => XLXI_31_FileReader_Playing_Time_addsub0000_18_CYMUXF2_18157,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0000_18_CYSELG_18147,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_18_CYMUXG2_18158
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_18_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X3Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0000_18_G,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_18_CYSELG_18147
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_20_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X3Y63"
    )
    port map (
      O => XLXI_31_FileReader_Playing_Time_addsub0000_20_LOGIC_ZERO_18194
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_20_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0000_20_XORF_18214,
      O => XLXI_31_FileReader_Playing_Time_addsub0000(20)
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_20_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X3Y63"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_addsub0000_20_CYINIT_18213,
      I1 => XLXI_31_FileReader_Playing_Time_addsub0000_20_F,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_20_XORF_18214
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_20_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X3Y63"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0000_20_LOGIC_ZERO_18194,
      IB => XLXI_31_FileReader_Playing_Time_addsub0000_20_CYINIT_18213,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0000_20_CYSELF_18200,
      O => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_20_Q
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_20_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y63"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0000_20_LOGIC_ZERO_18194,
      IB => XLXI_31_FileReader_Playing_Time_addsub0000_20_LOGIC_ZERO_18194,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0000_20_CYSELF_18200,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_20_CYMUXF2_18195
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_20_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X3Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_19_Q,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_20_CYINIT_18213
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_20_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X3Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0000_20_F,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_20_CYSELF_18200
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_20_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0000_20_XORG_18202,
      O => XLXI_31_FileReader_Playing_Time_addsub0000(21)
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_20_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X3Y63"
    )
    port map (
      I0 => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_20_Q,
      I1 => XLXI_31_FileReader_Playing_Time_addsub0000_20_G,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_20_XORG_18202
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_20_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0000_20_CYMUXFAST_18199,
      O => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_21_Q
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_20_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X3Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_19_Q,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_20_FASTCARRY_18197
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_20_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X3Y63"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_addsub0000_20_CYSELG_18185,
      I1 => XLXI_31_FileReader_Playing_Time_addsub0000_20_CYSELF_18200,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_20_CYAND_18198
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_20_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X3Y63"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0000_20_CYMUXG2_18196,
      IB => XLXI_31_FileReader_Playing_Time_addsub0000_20_FASTCARRY_18197,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0000_20_CYAND_18198,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_20_CYMUXFAST_18199
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_20_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y63"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0000_20_LOGIC_ZERO_18194,
      IB => XLXI_31_FileReader_Playing_Time_addsub0000_20_CYMUXF2_18195,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0000_20_CYSELG_18185,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_20_CYMUXG2_18196
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_20_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X3Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0000_20_G,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_20_CYSELG_18185
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_22_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X3Y64"
    )
    port map (
      O => XLXI_31_FileReader_Playing_Time_addsub0000_22_LOGIC_ZERO_18232
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_22_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0000_22_XORF_18252,
      O => XLXI_31_FileReader_Playing_Time_addsub0000(22)
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_22_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X3Y64"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_addsub0000_22_CYINIT_18251,
      I1 => XLXI_31_FileReader_Playing_Time_addsub0000_22_F,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_22_XORF_18252
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_22_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X3Y64"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0000_22_LOGIC_ZERO_18232,
      IB => XLXI_31_FileReader_Playing_Time_addsub0000_22_CYINIT_18251,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0000_22_CYSELF_18238,
      O => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_22_Q
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_22_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y64"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0000_22_LOGIC_ZERO_18232,
      IB => XLXI_31_FileReader_Playing_Time_addsub0000_22_LOGIC_ZERO_18232,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0000_22_CYSELF_18238,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_22_CYMUXF2_18233
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_22_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X3Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_21_Q,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_22_CYINIT_18251
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_22_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X3Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0000_22_F,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_22_CYSELF_18238
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_22_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0000_22_XORG_18240,
      O => XLXI_31_FileReader_Playing_Time_addsub0000(23)
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_22_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X3Y64"
    )
    port map (
      I0 => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_22_Q,
      I1 => XLXI_31_FileReader_Playing_Time_addsub0000_22_G,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_22_XORG_18240
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_22_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0000_22_CYMUXFAST_18237,
      O => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_23_Q
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_22_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X3Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_21_Q,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_22_FASTCARRY_18235
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_22_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X3Y64"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_addsub0000_22_CYSELG_18223,
      I1 => XLXI_31_FileReader_Playing_Time_addsub0000_22_CYSELF_18238,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_22_CYAND_18236
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_22_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X3Y64"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0000_22_CYMUXG2_18234,
      IB => XLXI_31_FileReader_Playing_Time_addsub0000_22_FASTCARRY_18235,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0000_22_CYAND_18236,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_22_CYMUXFAST_18237
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_22_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y64"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0000_22_LOGIC_ZERO_18232,
      IB => XLXI_31_FileReader_Playing_Time_addsub0000_22_CYMUXF2_18233,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0000_22_CYSELG_18223,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_22_CYMUXG2_18234
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_22_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X3Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0000_22_G,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_22_CYSELG_18223
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_24_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X3Y65"
    )
    port map (
      O => XLXI_31_FileReader_Playing_Time_addsub0000_24_LOGIC_ZERO_18270
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_24_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0000_24_XORF_18290,
      O => XLXI_31_FileReader_Playing_Time_addsub0000(24)
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_24_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X3Y65"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_addsub0000_24_CYINIT_18289,
      I1 => XLXI_31_FileReader_Playing_Time_addsub0000_24_F,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_24_XORF_18290
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_24_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X3Y65"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0000_24_LOGIC_ZERO_18270,
      IB => XLXI_31_FileReader_Playing_Time_addsub0000_24_CYINIT_18289,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0000_24_CYSELF_18276,
      O => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_24_Q
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_24_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y65"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0000_24_LOGIC_ZERO_18270,
      IB => XLXI_31_FileReader_Playing_Time_addsub0000_24_LOGIC_ZERO_18270,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0000_24_CYSELF_18276,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_24_CYMUXF2_18271
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_24_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X3Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_23_Q,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_24_CYINIT_18289
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_24_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X3Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0000_24_F,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_24_CYSELF_18276
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_24_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0000_24_XORG_18278,
      O => XLXI_31_FileReader_Playing_Time_addsub0000(25)
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_24_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X3Y65"
    )
    port map (
      I0 => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_24_Q,
      I1 => XLXI_31_FileReader_Playing_Time_addsub0000_24_G,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_24_XORG_18278
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_24_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0000_24_CYMUXFAST_18275,
      O => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_25_Q
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_24_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X3Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_23_Q,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_24_FASTCARRY_18273
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_24_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X3Y65"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_addsub0000_24_CYSELG_18261,
      I1 => XLXI_31_FileReader_Playing_Time_addsub0000_24_CYSELF_18276,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_24_CYAND_18274
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_24_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X3Y65"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0000_24_CYMUXG2_18272,
      IB => XLXI_31_FileReader_Playing_Time_addsub0000_24_FASTCARRY_18273,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0000_24_CYAND_18274,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_24_CYMUXFAST_18275
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_24_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y65"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0000_24_LOGIC_ZERO_18270,
      IB => XLXI_31_FileReader_Playing_Time_addsub0000_24_CYMUXF2_18271,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0000_24_CYSELG_18261,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_24_CYMUXG2_18272
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_24_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X3Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0000_24_G,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_24_CYSELG_18261
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_26_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X3Y66"
    )
    port map (
      O => XLXI_31_FileReader_Playing_Time_addsub0000_26_LOGIC_ZERO_18308
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_26_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0000_26_XORF_18328,
      O => XLXI_31_FileReader_Playing_Time_addsub0000(26)
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_26_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X3Y66"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_addsub0000_26_CYINIT_18327,
      I1 => XLXI_31_FileReader_Playing_Time_addsub0000_26_F,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_26_XORF_18328
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_26_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X3Y66"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0000_26_LOGIC_ZERO_18308,
      IB => XLXI_31_FileReader_Playing_Time_addsub0000_26_CYINIT_18327,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0000_26_CYSELF_18314,
      O => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_26_Q
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_26_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y66"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0000_26_LOGIC_ZERO_18308,
      IB => XLXI_31_FileReader_Playing_Time_addsub0000_26_LOGIC_ZERO_18308,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0000_26_CYSELF_18314,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_26_CYMUXF2_18309
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_26_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X3Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_25_Q,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_26_CYINIT_18327
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_26_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X3Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0000_26_F,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_26_CYSELF_18314
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_26_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0000_26_XORG_18316,
      O => XLXI_31_FileReader_Playing_Time_addsub0000(27)
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_26_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X3Y66"
    )
    port map (
      I0 => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_26_Q,
      I1 => XLXI_31_FileReader_Playing_Time_addsub0000_26_G,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_26_XORG_18316
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_26_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0000_26_CYMUXFAST_18313,
      O => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_27_Q
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_26_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X3Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_25_Q,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_26_FASTCARRY_18311
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_26_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X3Y66"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_addsub0000_26_CYSELG_18299,
      I1 => XLXI_31_FileReader_Playing_Time_addsub0000_26_CYSELF_18314,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_26_CYAND_18312
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_26_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X3Y66"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0000_26_CYMUXG2_18310,
      IB => XLXI_31_FileReader_Playing_Time_addsub0000_26_FASTCARRY_18311,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0000_26_CYAND_18312,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_26_CYMUXFAST_18313
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_26_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y66"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0000_26_LOGIC_ZERO_18308,
      IB => XLXI_31_FileReader_Playing_Time_addsub0000_26_CYMUXF2_18309,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0000_26_CYSELG_18299,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_26_CYMUXG2_18310
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_26_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X3Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0000_26_G,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_26_CYSELG_18299
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_28_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X3Y67"
    )
    port map (
      O => XLXI_31_FileReader_Playing_Time_addsub0000_28_LOGIC_ZERO_18346
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_28_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0000_28_XORF_18366,
      O => XLXI_31_FileReader_Playing_Time_addsub0000(28)
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_28_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X3Y67"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_addsub0000_28_CYINIT_18365,
      I1 => XLXI_31_FileReader_Playing_Time_addsub0000_28_F,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_28_XORF_18366
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_28_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X3Y67"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0000_28_LOGIC_ZERO_18346,
      IB => XLXI_31_FileReader_Playing_Time_addsub0000_28_CYINIT_18365,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0000_28_CYSELF_18352,
      O => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_28_Q
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_28_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y67"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0000_28_LOGIC_ZERO_18346,
      IB => XLXI_31_FileReader_Playing_Time_addsub0000_28_LOGIC_ZERO_18346,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0000_28_CYSELF_18352,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_28_CYMUXF2_18347
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_28_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X3Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_27_Q,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_28_CYINIT_18365
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_28_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X3Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0000_28_F,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_28_CYSELF_18352
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_28_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0000_28_XORG_18354,
      O => XLXI_31_FileReader_Playing_Time_addsub0000(29)
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_28_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X3Y67"
    )
    port map (
      I0 => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_28_Q,
      I1 => XLXI_31_FileReader_Playing_Time_addsub0000_28_G,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_28_XORG_18354
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_28_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X3Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_27_Q,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_28_FASTCARRY_18349
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_28_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X3Y67"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_addsub0000_28_CYSELG_18337,
      I1 => XLXI_31_FileReader_Playing_Time_addsub0000_28_CYSELF_18352,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_28_CYAND_18350
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_28_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X3Y67"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0000_28_CYMUXG2_18348,
      IB => XLXI_31_FileReader_Playing_Time_addsub0000_28_FASTCARRY_18349,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0000_28_CYAND_18350,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_28_CYMUXFAST_18351
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_28_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y67"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0000_28_LOGIC_ZERO_18346,
      IB => XLXI_31_FileReader_Playing_Time_addsub0000_28_CYMUXF2_18347,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0000_28_CYSELG_18337,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_28_CYMUXG2_18348
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_28_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X3Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0000_28_G,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_28_CYSELG_18337
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_30_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X3Y68"
    )
    port map (
      O => XLXI_31_FileReader_Playing_Time_addsub0000_30_LOGIC_ZERO_18396
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_30_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0000_30_XORF_18397,
      O => XLXI_31_FileReader_Playing_Time_addsub0000(30)
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_30_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X3Y68"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_addsub0000_30_CYINIT_18395,
      I1 => XLXI_31_FileReader_Playing_Time_addsub0000_30_F,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_30_XORF_18397
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_30_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X3Y68"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0000_30_LOGIC_ZERO_18396,
      IB => XLXI_31_FileReader_Playing_Time_addsub0000_30_CYINIT_18395,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0000_30_CYSELF_18386,
      O => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_30_Q
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_30_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X3Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0000_28_CYMUXFAST_18351,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_30_CYINIT_18395
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_30_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X3Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0000_30_F,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_30_CYSELF_18386
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_30_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0000_30_XORG_18383,
      O => XLXI_31_FileReader_Playing_Time_addsub0000(31)
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_30_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X3Y68"
    )
    port map (
      I0 => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_cy_30_Q,
      I1 => XLXI_31_FileReader_mult0000_31_rt_18380,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_30_XORG_18383
    );
  XLXI_31_FileReader_mult0000_31_rt : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X3Y68"
    )
    port map (
      ADR0 => XLXI_31_FileReader_mult0000(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_FileReader_mult0000_31_rt_18380
    );
  XLXI_34_cnt8b_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X65Y50"
    )
    port map (
      O => XLXI_34_cnt8b_0_LOGIC_ZERO_18417
    );
  XLXI_34_cnt8b_0_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X65Y50"
    )
    port map (
      O => XLXI_34_cnt8b_0_LOGIC_ONE_18438
    );
  XLXI_34_cnt8b_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X65Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_34_cnt8b_0_XORF_18439,
      O => XLXI_34_cnt8b_0_DXMUX_18441
    );
  XLXI_34_cnt8b_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X65Y50"
    )
    port map (
      I0 => XLXI_34_cnt8b_0_CYINIT_18437,
      I1 => XLXI_34_Mcount_cnt8b_lut(0),
      O => XLXI_34_cnt8b_0_XORF_18439
    );
  XLXI_34_cnt8b_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X65Y50"
    )
    port map (
      IA => XLXI_34_cnt8b_0_LOGIC_ONE_18438,
      IB => XLXI_34_cnt8b_0_CYINIT_18437,
      SEL => XLXI_34_cnt8b_0_CYSELF_18428,
      O => XLXI_34_Mcount_cnt8b_cy_0_Q
    );
  XLXI_34_cnt8b_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X65Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_34_cnt8b_0_BXINV_18426,
      O => XLXI_34_cnt8b_0_CYINIT_18437
    );
  XLXI_34_cnt8b_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X65Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_34_Mcount_cnt8b_lut(0),
      O => XLXI_34_cnt8b_0_CYSELF_18428
    );
  XLXI_34_cnt8b_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X65Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => XLXI_34_cnt8b_0_BXINV_18426
    );
  XLXI_34_cnt8b_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X65Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_34_cnt8b_0_XORG_18420,
      O => XLXI_34_cnt8b_0_DYMUX_18422
    );
  XLXI_34_cnt8b_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X65Y50"
    )
    port map (
      I0 => XLXI_34_Mcount_cnt8b_cy_0_Q,
      I1 => XLXI_34_cnt8b_0_G,
      O => XLXI_34_cnt8b_0_XORG_18420
    );
  XLXI_34_cnt8b_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X65Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_34_cnt8b_0_CYMUXG_18419,
      O => XLXI_34_Mcount_cnt8b_cy_1_Q
    );
  XLXI_34_cnt8b_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X65Y50"
    )
    port map (
      IA => XLXI_34_cnt8b_0_LOGIC_ZERO_18417,
      IB => XLXI_34_Mcount_cnt8b_cy_0_Q,
      SEL => XLXI_34_cnt8b_0_CYSELG_18408,
      O => XLXI_34_cnt8b_0_CYMUXG_18419
    );
  XLXI_34_cnt8b_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X65Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_34_cnt8b_0_G,
      O => XLXI_34_cnt8b_0_CYSELG_18408
    );
  XLXI_34_cnt8b_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X65Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_34_cnt8b_0_CLKINV_18406
    );
  XLXI_34_cnt8b_1 : X_FF
    generic map(
      LOC => "SLICE_X65Y50",
      INIT => '0'
    )
    port map (
      I => XLXI_34_cnt8b_0_DYMUX_18422,
      CE => VCC,
      CLK => XLXI_34_cnt8b_0_CLKINV_18406,
      SET => GND,
      RST => GND,
      O => XLXI_34_cnt8b(1)
    );
  XLXI_34_cnt8b_2_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X65Y51"
    )
    port map (
      O => XLXI_34_cnt8b_2_LOGIC_ZERO_18463
    );
  XLXI_34_cnt8b_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X65Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_34_cnt8b_2_XORF_18487,
      O => XLXI_34_cnt8b_2_DXMUX_18489
    );
  XLXI_34_cnt8b_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X65Y51"
    )
    port map (
      I0 => XLXI_34_cnt8b_2_CYINIT_18486,
      I1 => XLXI_34_cnt8b_2_F,
      O => XLXI_34_cnt8b_2_XORF_18487
    );
  XLXI_34_cnt8b_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X65Y51"
    )
    port map (
      IA => XLXI_34_cnt8b_2_LOGIC_ZERO_18463,
      IB => XLXI_34_cnt8b_2_CYINIT_18486,
      SEL => XLXI_34_cnt8b_2_CYSELF_18469,
      O => XLXI_34_Mcount_cnt8b_cy_2_Q
    );
  XLXI_34_cnt8b_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X65Y51"
    )
    port map (
      IA => XLXI_34_cnt8b_2_LOGIC_ZERO_18463,
      IB => XLXI_34_cnt8b_2_LOGIC_ZERO_18463,
      SEL => XLXI_34_cnt8b_2_CYSELF_18469,
      O => XLXI_34_cnt8b_2_CYMUXF2_18464
    );
  XLXI_34_cnt8b_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X65Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_34_Mcount_cnt8b_cy_1_Q,
      O => XLXI_34_cnt8b_2_CYINIT_18486
    );
  XLXI_34_cnt8b_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X65Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_34_cnt8b_2_F,
      O => XLXI_34_cnt8b_2_CYSELF_18469
    );
  XLXI_34_cnt8b_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X65Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_34_cnt8b_2_XORG_18471,
      O => XLXI_34_cnt8b_2_DYMUX_18473
    );
  XLXI_34_cnt8b_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X65Y51"
    )
    port map (
      I0 => XLXI_34_Mcount_cnt8b_cy_2_Q,
      I1 => XLXI_34_cnt8b_2_G,
      O => XLXI_34_cnt8b_2_XORG_18471
    );
  XLXI_34_cnt8b_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X65Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_34_cnt8b_2_CYMUXFAST_18468,
      O => XLXI_34_Mcount_cnt8b_cy_3_Q
    );
  XLXI_34_cnt8b_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X65Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_34_Mcount_cnt8b_cy_1_Q,
      O => XLXI_34_cnt8b_2_FASTCARRY_18466
    );
  XLXI_34_cnt8b_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X65Y51"
    )
    port map (
      I0 => XLXI_34_cnt8b_2_CYSELG_18454,
      I1 => XLXI_34_cnt8b_2_CYSELF_18469,
      O => XLXI_34_cnt8b_2_CYAND_18467
    );
  XLXI_34_cnt8b_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X65Y51"
    )
    port map (
      IA => XLXI_34_cnt8b_2_CYMUXG2_18465,
      IB => XLXI_34_cnt8b_2_FASTCARRY_18466,
      SEL => XLXI_34_cnt8b_2_CYAND_18467,
      O => XLXI_34_cnt8b_2_CYMUXFAST_18468
    );
  XLXI_34_cnt8b_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X65Y51"
    )
    port map (
      IA => XLXI_34_cnt8b_2_LOGIC_ZERO_18463,
      IB => XLXI_34_cnt8b_2_CYMUXF2_18464,
      SEL => XLXI_34_cnt8b_2_CYSELG_18454,
      O => XLXI_34_cnt8b_2_CYMUXG2_18465
    );
  XLXI_34_cnt8b_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X65Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_34_cnt8b_2_G,
      O => XLXI_34_cnt8b_2_CYSELG_18454
    );
  XLXI_34_cnt8b_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X65Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_34_cnt8b_2_CLKINV_18452
    );
  XLXI_34_cnt8b_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X65Y52"
    )
    port map (
      O => XLXI_34_cnt8b_4_LOGIC_ZERO_18511
    );
  XLXI_34_cnt8b_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X65Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_34_cnt8b_4_XORF_18535,
      O => XLXI_34_cnt8b_4_DXMUX_18537
    );
  XLXI_34_cnt8b_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X65Y52"
    )
    port map (
      I0 => XLXI_34_cnt8b_4_CYINIT_18534,
      I1 => XLXI_34_cnt8b_4_F,
      O => XLXI_34_cnt8b_4_XORF_18535
    );
  XLXI_34_cnt8b_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X65Y52"
    )
    port map (
      IA => XLXI_34_cnt8b_4_LOGIC_ZERO_18511,
      IB => XLXI_34_cnt8b_4_CYINIT_18534,
      SEL => XLXI_34_cnt8b_4_CYSELF_18517,
      O => XLXI_34_Mcount_cnt8b_cy_4_Q
    );
  XLXI_34_cnt8b_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X65Y52"
    )
    port map (
      IA => XLXI_34_cnt8b_4_LOGIC_ZERO_18511,
      IB => XLXI_34_cnt8b_4_LOGIC_ZERO_18511,
      SEL => XLXI_34_cnt8b_4_CYSELF_18517,
      O => XLXI_34_cnt8b_4_CYMUXF2_18512
    );
  XLXI_34_cnt8b_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X65Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_34_Mcount_cnt8b_cy_3_Q,
      O => XLXI_34_cnt8b_4_CYINIT_18534
    );
  XLXI_34_cnt8b_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X65Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_34_cnt8b_4_F,
      O => XLXI_34_cnt8b_4_CYSELF_18517
    );
  XLXI_34_cnt8b_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X65Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_34_cnt8b_4_XORG_18519,
      O => XLXI_34_cnt8b_4_DYMUX_18521
    );
  XLXI_34_cnt8b_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X65Y52"
    )
    port map (
      I0 => XLXI_34_Mcount_cnt8b_cy_4_Q,
      I1 => XLXI_34_cnt8b_4_G,
      O => XLXI_34_cnt8b_4_XORG_18519
    );
  XLXI_34_cnt8b_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X65Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_34_Mcount_cnt8b_cy_3_Q,
      O => XLXI_34_cnt8b_4_FASTCARRY_18514
    );
  XLXI_34_cnt8b_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X65Y52"
    )
    port map (
      I0 => XLXI_34_cnt8b_4_CYSELG_18502,
      I1 => XLXI_34_cnt8b_4_CYSELF_18517,
      O => XLXI_34_cnt8b_4_CYAND_18515
    );
  XLXI_34_cnt8b_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X65Y52"
    )
    port map (
      IA => XLXI_34_cnt8b_4_CYMUXG2_18513,
      IB => XLXI_34_cnt8b_4_FASTCARRY_18514,
      SEL => XLXI_34_cnt8b_4_CYAND_18515,
      O => XLXI_34_cnt8b_4_CYMUXFAST_18516
    );
  XLXI_34_cnt8b_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X65Y52"
    )
    port map (
      IA => XLXI_34_cnt8b_4_LOGIC_ZERO_18511,
      IB => XLXI_34_cnt8b_4_CYMUXF2_18512,
      SEL => XLXI_34_cnt8b_4_CYSELG_18502,
      O => XLXI_34_cnt8b_4_CYMUXG2_18513
    );
  XLXI_34_cnt8b_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X65Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_34_cnt8b_4_G,
      O => XLXI_34_cnt8b_4_CYSELG_18502
    );
  XLXI_34_cnt8b_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X65Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_34_cnt8b_4_CLKINV_18500
    );
  XLXI_34_cnt8b_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X65Y53"
    )
    port map (
      O => XLXI_34_cnt8b_6_LOGIC_ZERO_18575
    );
  XLXI_34_cnt8b_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X65Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_34_cnt8b_6_XORF_18576,
      O => XLXI_34_cnt8b_6_DXMUX_18578
    );
  XLXI_34_cnt8b_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X65Y53"
    )
    port map (
      I0 => XLXI_34_cnt8b_6_CYINIT_18574,
      I1 => XLXI_34_cnt8b_6_F,
      O => XLXI_34_cnt8b_6_XORF_18576
    );
  XLXI_34_cnt8b_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X65Y53"
    )
    port map (
      IA => XLXI_34_cnt8b_6_LOGIC_ZERO_18575,
      IB => XLXI_34_cnt8b_6_CYINIT_18574,
      SEL => XLXI_34_cnt8b_6_CYSELF_18565,
      O => XLXI_34_Mcount_cnt8b_cy_6_Q
    );
  XLXI_34_cnt8b_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X65Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_34_cnt8b_4_CYMUXFAST_18516,
      O => XLXI_34_cnt8b_6_CYINIT_18574
    );
  XLXI_34_cnt8b_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X65Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_34_cnt8b_6_F,
      O => XLXI_34_cnt8b_6_CYSELF_18565
    );
  XLXI_34_cnt8b_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X65Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_34_cnt8b_6_XORG_18558,
      O => XLXI_34_cnt8b_6_DYMUX_18560
    );
  XLXI_34_cnt8b_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X65Y53"
    )
    port map (
      I0 => XLXI_34_Mcount_cnt8b_cy_6_Q,
      I1 => XLXI_34_cnt8b_7_rt_18555,
      O => XLXI_34_cnt8b_6_XORG_18558
    );
  XLXI_34_cnt8b_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X65Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_34_cnt8b_6_CLKINV_18547
    );
  XLXI_34_cnt8b_7 : X_FF
    generic map(
      LOC => "SLICE_X65Y53",
      INIT => '0'
    )
    port map (
      I => XLXI_34_cnt8b_6_DYMUX_18560,
      CE => VCC,
      CLK => XLXI_34_cnt8b_6_CLKINV_18547,
      SET => GND,
      RST => GND,
      O => XLXI_34_cnt8b(7)
    );
  XLXI_34_cnt8b_7_rt : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X65Y53"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_34_cnt8b(7),
      ADR3 => VCC,
      O => XLXI_34_cnt8b_7_rt_18555
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X3Y69"
    )
    port map (
      O => XLXI_31_FileReader_Playing_Time_addsub0001_4_LOGIC_ZERO_18598
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0001_4_XORF_18615,
      O => XLXI_31_FileReader_Playing_Time_addsub0001(4)
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X3Y69"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_addsub0001_4_CYINIT_18614,
      I1 => XLXI_31_FileReader_Playing_Time_addsub0001_4_F,
      O => XLXI_31_FileReader_Playing_Time_addsub0001_4_XORF_18615
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X3Y69"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0001_4_LOGIC_ZERO_18598,
      IB => XLXI_31_FileReader_Playing_Time_addsub0001_4_CYINIT_18614,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0001_4_CYSELF_18605,
      O => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_cy_4_Q
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X3Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0001_4_BXINV_18603,
      O => XLXI_31_FileReader_Playing_Time_addsub0001_4_CYINIT_18614
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X3Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0001_4_F,
      O => XLXI_31_FileReader_Playing_Time_addsub0001_4_CYSELF_18605
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_4_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => XLXI_31_FileReader_Playing_Time_addsub0001_4_BXINV_18603
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0001_4_XORG_18601,
      O => XLXI_31_FileReader_Playing_Time_addsub0001(5)
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X3Y69"
    )
    port map (
      I0 => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_cy_4_Q,
      I1 => XLXI_31_FileReader_Playing_Time_addsub0001_4_G,
      O => XLXI_31_FileReader_Playing_Time_addsub0001_4_XORG_18601
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0001_4_CYMUXG_18600,
      O => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_cy_5_Q
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_4_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X3Y69"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0001_4_LOGIC_ZERO_18598,
      IB => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_cy_4_Q,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0001_4_CYSELG_18589,
      O => XLXI_31_FileReader_Playing_Time_addsub0001_4_CYMUXG_18600
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X3Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0001_4_G,
      O => XLXI_31_FileReader_Playing_Time_addsub0001_4_CYSELG_18589
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_6_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X3Y70"
    )
    port map (
      O => XLXI_31_FileReader_Playing_Time_addsub0001_6_LOGIC_ONE_18633
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0001_6_XORF_18653,
      O => XLXI_31_FileReader_Playing_Time_addsub0001(6)
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X3Y70"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_addsub0001_6_CYINIT_18652,
      I1 => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut(6),
      O => XLXI_31_FileReader_Playing_Time_addsub0001_6_XORF_18653
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X3Y70"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0001_6_LOGIC_ONE_18633,
      IB => XLXI_31_FileReader_Playing_Time_addsub0001_6_CYINIT_18652,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0001_6_CYSELF_18639,
      O => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_cy_6_Q
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y70"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0001_6_LOGIC_ONE_18633,
      IB => XLXI_31_FileReader_Playing_Time_addsub0001_6_LOGIC_ONE_18633,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0001_6_CYSELF_18639,
      O => XLXI_31_FileReader_Playing_Time_addsub0001_6_CYMUXF2_18634
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X3Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_cy_5_Q,
      O => XLXI_31_FileReader_Playing_Time_addsub0001_6_CYINIT_18652
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X3Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut(6),
      O => XLXI_31_FileReader_Playing_Time_addsub0001_6_CYSELF_18639
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0001_6_XORG_18641,
      O => XLXI_31_FileReader_Playing_Time_addsub0001(7)
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X3Y70"
    )
    port map (
      I0 => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_cy_6_Q,
      I1 => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut(7),
      O => XLXI_31_FileReader_Playing_Time_addsub0001_6_XORG_18641
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_6_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0001_6_CYMUXFAST_18638,
      O => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_cy_7_Q
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X3Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_cy_5_Q,
      O => XLXI_31_FileReader_Playing_Time_addsub0001_6_FASTCARRY_18636
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X3Y70"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_addsub0001_6_CYSELG_18624,
      I1 => XLXI_31_FileReader_Playing_Time_addsub0001_6_CYSELF_18639,
      O => XLXI_31_FileReader_Playing_Time_addsub0001_6_CYAND_18637
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X3Y70"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0001_6_CYMUXG2_18635,
      IB => XLXI_31_FileReader_Playing_Time_addsub0001_6_FASTCARRY_18636,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0001_6_CYAND_18637,
      O => XLXI_31_FileReader_Playing_Time_addsub0001_6_CYMUXFAST_18638
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y70"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0001_6_LOGIC_ONE_18633,
      IB => XLXI_31_FileReader_Playing_Time_addsub0001_6_CYMUXF2_18634,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0001_6_CYSELG_18624,
      O => XLXI_31_FileReader_Playing_Time_addsub0001_6_CYMUXG2_18635
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X3Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut(7),
      O => XLXI_31_FileReader_Playing_Time_addsub0001_6_CYSELG_18624
    );
  XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut_7_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X3Y70"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_31_FileReader_Playing_Time_addsub0000(7),
      ADR3 => VCC,
      O => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut(7)
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_8_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X3Y71"
    )
    port map (
      O => XLXI_31_FileReader_Playing_Time_addsub0001_8_LOGIC_ONE_18671
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0001_8_XORF_18691,
      O => XLXI_31_FileReader_Playing_Time_addsub0001(8)
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X3Y71"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_addsub0001_8_CYINIT_18690,
      I1 => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut(8),
      O => XLXI_31_FileReader_Playing_Time_addsub0001_8_XORF_18691
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X3Y71"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0001_8_LOGIC_ONE_18671,
      IB => XLXI_31_FileReader_Playing_Time_addsub0001_8_CYINIT_18690,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0001_8_CYSELF_18677,
      O => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_cy_8_Q
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_8_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y71"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0001_8_LOGIC_ONE_18671,
      IB => XLXI_31_FileReader_Playing_Time_addsub0001_8_LOGIC_ONE_18671,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0001_8_CYSELF_18677,
      O => XLXI_31_FileReader_Playing_Time_addsub0001_8_CYMUXF2_18672
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X3Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_cy_7_Q,
      O => XLXI_31_FileReader_Playing_Time_addsub0001_8_CYINIT_18690
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X3Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut(8),
      O => XLXI_31_FileReader_Playing_Time_addsub0001_8_CYSELF_18677
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0001_8_XORG_18679,
      O => XLXI_31_FileReader_Playing_Time_addsub0001(9)
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X3Y71"
    )
    port map (
      I0 => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_cy_8_Q,
      I1 => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut(9),
      O => XLXI_31_FileReader_Playing_Time_addsub0001_8_XORG_18679
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_8_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0001_8_CYMUXFAST_18676,
      O => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_cy_9_Q
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_8_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X3Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_cy_7_Q,
      O => XLXI_31_FileReader_Playing_Time_addsub0001_8_FASTCARRY_18674
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_8_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X3Y71"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_addsub0001_8_CYSELG_18662,
      I1 => XLXI_31_FileReader_Playing_Time_addsub0001_8_CYSELF_18677,
      O => XLXI_31_FileReader_Playing_Time_addsub0001_8_CYAND_18675
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_8_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X3Y71"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0001_8_CYMUXG2_18673,
      IB => XLXI_31_FileReader_Playing_Time_addsub0001_8_FASTCARRY_18674,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0001_8_CYAND_18675,
      O => XLXI_31_FileReader_Playing_Time_addsub0001_8_CYMUXFAST_18676
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_8_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y71"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0001_8_LOGIC_ONE_18671,
      IB => XLXI_31_FileReader_Playing_Time_addsub0001_8_CYMUXF2_18672,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0001_8_CYSELG_18662,
      O => XLXI_31_FileReader_Playing_Time_addsub0001_8_CYMUXG2_18673
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_8_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X3Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut(9),
      O => XLXI_31_FileReader_Playing_Time_addsub0001_8_CYSELG_18662
    );
  XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut_9_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X3Y71"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_31_FileReader_Playing_Time_addsub0000(9),
      O => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut(9)
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_10_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X3Y72"
    )
    port map (
      O => XLXI_31_FileReader_Playing_Time_addsub0001_10_LOGIC_ONE_18709
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_10_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0001_10_XORF_18729,
      O => XLXI_31_FileReader_Playing_Time_addsub0001(10)
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_10_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X3Y72"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_addsub0001_10_CYINIT_18728,
      I1 => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut(10),
      O => XLXI_31_FileReader_Playing_Time_addsub0001_10_XORF_18729
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_10_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X3Y72"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0001_10_LOGIC_ONE_18709,
      IB => XLXI_31_FileReader_Playing_Time_addsub0001_10_CYINIT_18728,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0001_10_CYSELF_18715,
      O => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_cy_10_Q
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_10_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y72"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0001_10_LOGIC_ONE_18709,
      IB => XLXI_31_FileReader_Playing_Time_addsub0001_10_LOGIC_ONE_18709,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0001_10_CYSELF_18715,
      O => XLXI_31_FileReader_Playing_Time_addsub0001_10_CYMUXF2_18710
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_10_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X3Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_cy_9_Q,
      O => XLXI_31_FileReader_Playing_Time_addsub0001_10_CYINIT_18728
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_10_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X3Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut(10),
      O => XLXI_31_FileReader_Playing_Time_addsub0001_10_CYSELF_18715
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_10_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0001_10_XORG_18717,
      O => XLXI_31_FileReader_Playing_Time_addsub0001(11)
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_10_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X3Y72"
    )
    port map (
      I0 => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_cy_10_Q,
      I1 => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut(11),
      O => XLXI_31_FileReader_Playing_Time_addsub0001_10_XORG_18717
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_10_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0001_10_CYMUXFAST_18714,
      O => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_cy_11_Q
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_10_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X3Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_cy_9_Q,
      O => XLXI_31_FileReader_Playing_Time_addsub0001_10_FASTCARRY_18712
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_10_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X3Y72"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_addsub0001_10_CYSELG_18700,
      I1 => XLXI_31_FileReader_Playing_Time_addsub0001_10_CYSELF_18715,
      O => XLXI_31_FileReader_Playing_Time_addsub0001_10_CYAND_18713
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_10_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X3Y72"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0001_10_CYMUXG2_18711,
      IB => XLXI_31_FileReader_Playing_Time_addsub0001_10_FASTCARRY_18712,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0001_10_CYAND_18713,
      O => XLXI_31_FileReader_Playing_Time_addsub0001_10_CYMUXFAST_18714
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_10_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y72"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0001_10_LOGIC_ONE_18709,
      IB => XLXI_31_FileReader_Playing_Time_addsub0001_10_CYMUXF2_18710,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0001_10_CYSELG_18700,
      O => XLXI_31_FileReader_Playing_Time_addsub0001_10_CYMUXG2_18711
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_10_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X3Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut(11),
      O => XLXI_31_FileReader_Playing_Time_addsub0001_10_CYSELG_18700
    );
  XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut_11_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X3Y72"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_31_FileReader_Playing_Time_addsub0000(11),
      ADR3 => VCC,
      O => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut(11)
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_12_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X3Y73"
    )
    port map (
      O => XLXI_31_FileReader_Playing_Time_addsub0001_12_LOGIC_ONE_18747
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_12_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0001_12_XORF_18767,
      O => XLXI_31_FileReader_Playing_Time_addsub0001(12)
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_12_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X3Y73"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_addsub0001_12_CYINIT_18766,
      I1 => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut(12),
      O => XLXI_31_FileReader_Playing_Time_addsub0001_12_XORF_18767
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_12_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X3Y73"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0001_12_LOGIC_ONE_18747,
      IB => XLXI_31_FileReader_Playing_Time_addsub0001_12_CYINIT_18766,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0001_12_CYSELF_18753,
      O => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_cy_12_Q
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_12_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y73"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0001_12_LOGIC_ONE_18747,
      IB => XLXI_31_FileReader_Playing_Time_addsub0001_12_LOGIC_ONE_18747,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0001_12_CYSELF_18753,
      O => XLXI_31_FileReader_Playing_Time_addsub0001_12_CYMUXF2_18748
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_12_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X3Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_cy_11_Q,
      O => XLXI_31_FileReader_Playing_Time_addsub0001_12_CYINIT_18766
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_12_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X3Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut(12),
      O => XLXI_31_FileReader_Playing_Time_addsub0001_12_CYSELF_18753
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_12_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0001_12_XORG_18755,
      O => XLXI_31_FileReader_Playing_Time_addsub0001(13)
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_12_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X3Y73"
    )
    port map (
      I0 => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_cy_12_Q,
      I1 => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut(13),
      O => XLXI_31_FileReader_Playing_Time_addsub0001_12_XORG_18755
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_12_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0001_12_CYMUXFAST_18752,
      O => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_cy_13_Q
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_12_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X3Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_cy_11_Q,
      O => XLXI_31_FileReader_Playing_Time_addsub0001_12_FASTCARRY_18750
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_12_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X3Y73"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_addsub0001_12_CYSELG_18738,
      I1 => XLXI_31_FileReader_Playing_Time_addsub0001_12_CYSELF_18753,
      O => XLXI_31_FileReader_Playing_Time_addsub0001_12_CYAND_18751
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_12_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X3Y73"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0001_12_CYMUXG2_18749,
      IB => XLXI_31_FileReader_Playing_Time_addsub0001_12_FASTCARRY_18750,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0001_12_CYAND_18751,
      O => XLXI_31_FileReader_Playing_Time_addsub0001_12_CYMUXFAST_18752
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_12_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y73"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0001_12_LOGIC_ONE_18747,
      IB => XLXI_31_FileReader_Playing_Time_addsub0001_12_CYMUXF2_18748,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0001_12_CYSELG_18738,
      O => XLXI_31_FileReader_Playing_Time_addsub0001_12_CYMUXG2_18749
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_12_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X3Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut(13),
      O => XLXI_31_FileReader_Playing_Time_addsub0001_12_CYSELG_18738
    );
  XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut_13_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X3Y73"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_31_FileReader_Playing_Time_addsub0000(13),
      O => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut(13)
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_14_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X3Y74"
    )
    port map (
      O => XLXI_31_FileReader_Playing_Time_addsub0001_14_LOGIC_ONE_18785
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_14_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0001_14_XORF_18805,
      O => XLXI_31_FileReader_Playing_Time_addsub0001(14)
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_14_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X3Y74"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_addsub0001_14_CYINIT_18804,
      I1 => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut(14),
      O => XLXI_31_FileReader_Playing_Time_addsub0001_14_XORF_18805
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_14_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X3Y74"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0001_14_LOGIC_ONE_18785,
      IB => XLXI_31_FileReader_Playing_Time_addsub0001_14_CYINIT_18804,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0001_14_CYSELF_18791,
      O => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_cy_14_Q
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_14_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y74"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0001_14_LOGIC_ONE_18785,
      IB => XLXI_31_FileReader_Playing_Time_addsub0001_14_LOGIC_ONE_18785,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0001_14_CYSELF_18791,
      O => XLXI_31_FileReader_Playing_Time_addsub0001_14_CYMUXF2_18786
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_14_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X3Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_cy_13_Q,
      O => XLXI_31_FileReader_Playing_Time_addsub0001_14_CYINIT_18804
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_14_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X3Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut(14),
      O => XLXI_31_FileReader_Playing_Time_addsub0001_14_CYSELF_18791
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_14_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0001_14_XORG_18793,
      O => XLXI_31_FileReader_Playing_Time_addsub0001(15)
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_14_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X3Y74"
    )
    port map (
      I0 => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_cy_14_Q,
      I1 => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut(15),
      O => XLXI_31_FileReader_Playing_Time_addsub0001_14_XORG_18793
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_14_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0001_14_CYMUXFAST_18790,
      O => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_cy_15_Q
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_14_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X3Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_cy_13_Q,
      O => XLXI_31_FileReader_Playing_Time_addsub0001_14_FASTCARRY_18788
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_14_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X3Y74"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_addsub0001_14_CYSELG_18776,
      I1 => XLXI_31_FileReader_Playing_Time_addsub0001_14_CYSELF_18791,
      O => XLXI_31_FileReader_Playing_Time_addsub0001_14_CYAND_18789
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_14_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X3Y74"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0001_14_CYMUXG2_18787,
      IB => XLXI_31_FileReader_Playing_Time_addsub0001_14_FASTCARRY_18788,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0001_14_CYAND_18789,
      O => XLXI_31_FileReader_Playing_Time_addsub0001_14_CYMUXFAST_18790
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_14_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y74"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0001_14_LOGIC_ONE_18785,
      IB => XLXI_31_FileReader_Playing_Time_addsub0001_14_CYMUXF2_18786,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0001_14_CYSELG_18776,
      O => XLXI_31_FileReader_Playing_Time_addsub0001_14_CYMUXG2_18787
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_14_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X3Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut(15),
      O => XLXI_31_FileReader_Playing_Time_addsub0001_14_CYSELG_18776
    );
  XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut_15_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X3Y74"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_31_FileReader_Playing_Time_addsub0000(15),
      ADR3 => VCC,
      O => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut(15)
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_16_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X3Y75"
    )
    port map (
      O => XLXI_31_FileReader_Playing_Time_addsub0001_16_LOGIC_ONE_18823
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_16_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0001_16_XORF_18843,
      O => XLXI_31_FileReader_Playing_Time_addsub0001(16)
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_16_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X3Y75"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_addsub0001_16_CYINIT_18842,
      I1 => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut(16),
      O => XLXI_31_FileReader_Playing_Time_addsub0001_16_XORF_18843
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_16_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X3Y75"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0001_16_LOGIC_ONE_18823,
      IB => XLXI_31_FileReader_Playing_Time_addsub0001_16_CYINIT_18842,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0001_16_CYSELF_18829,
      O => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_cy_16_Q
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_16_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y75"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0001_16_LOGIC_ONE_18823,
      IB => XLXI_31_FileReader_Playing_Time_addsub0001_16_LOGIC_ONE_18823,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0001_16_CYSELF_18829,
      O => XLXI_31_FileReader_Playing_Time_addsub0001_16_CYMUXF2_18824
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_16_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X3Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_cy_15_Q,
      O => XLXI_31_FileReader_Playing_Time_addsub0001_16_CYINIT_18842
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_16_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X3Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut(16),
      O => XLXI_31_FileReader_Playing_Time_addsub0001_16_CYSELF_18829
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_16_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0001_16_XORG_18831,
      O => XLXI_31_FileReader_Playing_Time_addsub0001(17)
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_16_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X3Y75"
    )
    port map (
      I0 => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_cy_16_Q,
      I1 => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut(17),
      O => XLXI_31_FileReader_Playing_Time_addsub0001_16_XORG_18831
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_16_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0001_16_CYMUXFAST_18828,
      O => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_cy_17_Q
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_16_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X3Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_cy_15_Q,
      O => XLXI_31_FileReader_Playing_Time_addsub0001_16_FASTCARRY_18826
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_16_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X3Y75"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_addsub0001_16_CYSELG_18814,
      I1 => XLXI_31_FileReader_Playing_Time_addsub0001_16_CYSELF_18829,
      O => XLXI_31_FileReader_Playing_Time_addsub0001_16_CYAND_18827
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_16_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X3Y75"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0001_16_CYMUXG2_18825,
      IB => XLXI_31_FileReader_Playing_Time_addsub0001_16_FASTCARRY_18826,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0001_16_CYAND_18827,
      O => XLXI_31_FileReader_Playing_Time_addsub0001_16_CYMUXFAST_18828
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_16_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y75"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0001_16_LOGIC_ONE_18823,
      IB => XLXI_31_FileReader_Playing_Time_addsub0001_16_CYMUXF2_18824,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0001_16_CYSELG_18814,
      O => XLXI_31_FileReader_Playing_Time_addsub0001_16_CYMUXG2_18825
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_16_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X3Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut(17),
      O => XLXI_31_FileReader_Playing_Time_addsub0001_16_CYSELG_18814
    );
  XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut_17_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X3Y75"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_31_FileReader_Playing_Time_addsub0000(17),
      O => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut(17)
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_18_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X3Y76"
    )
    port map (
      O => XLXI_31_FileReader_Playing_Time_addsub0001_18_LOGIC_ONE_18861
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_18_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0001_18_XORF_18881,
      O => XLXI_31_FileReader_Playing_Time_addsub0001(18)
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_18_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X3Y76"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_addsub0001_18_CYINIT_18880,
      I1 => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut(18),
      O => XLXI_31_FileReader_Playing_Time_addsub0001_18_XORF_18881
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_18_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X3Y76"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0001_18_LOGIC_ONE_18861,
      IB => XLXI_31_FileReader_Playing_Time_addsub0001_18_CYINIT_18880,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0001_18_CYSELF_18867,
      O => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_cy_18_Q
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_18_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y76"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0001_18_LOGIC_ONE_18861,
      IB => XLXI_31_FileReader_Playing_Time_addsub0001_18_LOGIC_ONE_18861,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0001_18_CYSELF_18867,
      O => XLXI_31_FileReader_Playing_Time_addsub0001_18_CYMUXF2_18862
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_18_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X3Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_cy_17_Q,
      O => XLXI_31_FileReader_Playing_Time_addsub0001_18_CYINIT_18880
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_18_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X3Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut(18),
      O => XLXI_31_FileReader_Playing_Time_addsub0001_18_CYSELF_18867
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_18_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0001_18_XORG_18869,
      O => XLXI_31_FileReader_Playing_Time_addsub0001(19)
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_18_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X3Y76"
    )
    port map (
      I0 => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_cy_18_Q,
      I1 => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut(19),
      O => XLXI_31_FileReader_Playing_Time_addsub0001_18_XORG_18869
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_18_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0001_18_CYMUXFAST_18866,
      O => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_cy_19_Q
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_18_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X3Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_cy_17_Q,
      O => XLXI_31_FileReader_Playing_Time_addsub0001_18_FASTCARRY_18864
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_18_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X3Y76"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_addsub0001_18_CYSELG_18852,
      I1 => XLXI_31_FileReader_Playing_Time_addsub0001_18_CYSELF_18867,
      O => XLXI_31_FileReader_Playing_Time_addsub0001_18_CYAND_18865
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_18_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X3Y76"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0001_18_CYMUXG2_18863,
      IB => XLXI_31_FileReader_Playing_Time_addsub0001_18_FASTCARRY_18864,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0001_18_CYAND_18865,
      O => XLXI_31_FileReader_Playing_Time_addsub0001_18_CYMUXFAST_18866
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_18_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y76"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0001_18_LOGIC_ONE_18861,
      IB => XLXI_31_FileReader_Playing_Time_addsub0001_18_CYMUXF2_18862,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0001_18_CYSELG_18852,
      O => XLXI_31_FileReader_Playing_Time_addsub0001_18_CYMUXG2_18863
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_18_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X3Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut(19),
      O => XLXI_31_FileReader_Playing_Time_addsub0001_18_CYSELG_18852
    );
  XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut_19_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X3Y76"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_31_FileReader_Playing_Time_addsub0000(19),
      ADR3 => VCC,
      O => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut(19)
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_20_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X3Y77"
    )
    port map (
      O => XLXI_31_FileReader_Playing_Time_addsub0001_20_LOGIC_ONE_18899
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_20_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y77",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0001_20_XORF_18919,
      O => XLXI_31_FileReader_Playing_Time_addsub0001(20)
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_20_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X3Y77"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_addsub0001_20_CYINIT_18918,
      I1 => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut(20),
      O => XLXI_31_FileReader_Playing_Time_addsub0001_20_XORF_18919
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_20_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X3Y77"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0001_20_LOGIC_ONE_18899,
      IB => XLXI_31_FileReader_Playing_Time_addsub0001_20_CYINIT_18918,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0001_20_CYSELF_18905,
      O => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_cy_20_Q
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_20_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y77"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0001_20_LOGIC_ONE_18899,
      IB => XLXI_31_FileReader_Playing_Time_addsub0001_20_LOGIC_ONE_18899,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0001_20_CYSELF_18905,
      O => XLXI_31_FileReader_Playing_Time_addsub0001_20_CYMUXF2_18900
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_20_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X3Y77",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_cy_19_Q,
      O => XLXI_31_FileReader_Playing_Time_addsub0001_20_CYINIT_18918
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_20_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X3Y77",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut(20),
      O => XLXI_31_FileReader_Playing_Time_addsub0001_20_CYSELF_18905
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_20_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y77",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0001_20_XORG_18907,
      O => XLXI_31_FileReader_Playing_Time_addsub0001(21)
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_20_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X3Y77"
    )
    port map (
      I0 => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_cy_20_Q,
      I1 => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut(21),
      O => XLXI_31_FileReader_Playing_Time_addsub0001_20_XORG_18907
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_20_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y77",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0001_20_CYMUXFAST_18904,
      O => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_cy_21_Q
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_20_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X3Y77",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_cy_19_Q,
      O => XLXI_31_FileReader_Playing_Time_addsub0001_20_FASTCARRY_18902
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_20_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X3Y77"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_addsub0001_20_CYSELG_18890,
      I1 => XLXI_31_FileReader_Playing_Time_addsub0001_20_CYSELF_18905,
      O => XLXI_31_FileReader_Playing_Time_addsub0001_20_CYAND_18903
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_20_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X3Y77"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0001_20_CYMUXG2_18901,
      IB => XLXI_31_FileReader_Playing_Time_addsub0001_20_FASTCARRY_18902,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0001_20_CYAND_18903,
      O => XLXI_31_FileReader_Playing_Time_addsub0001_20_CYMUXFAST_18904
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_20_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y77"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0001_20_LOGIC_ONE_18899,
      IB => XLXI_31_FileReader_Playing_Time_addsub0001_20_CYMUXF2_18900,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0001_20_CYSELG_18890,
      O => XLXI_31_FileReader_Playing_Time_addsub0001_20_CYMUXG2_18901
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_20_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X3Y77",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut(21),
      O => XLXI_31_FileReader_Playing_Time_addsub0001_20_CYSELG_18890
    );
  XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut_21_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X3Y77"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_31_FileReader_Playing_Time_addsub0000(21),
      O => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut(21)
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_22_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X3Y78"
    )
    port map (
      O => XLXI_31_FileReader_Playing_Time_addsub0001_22_LOGIC_ONE_18937
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_22_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y78",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0001_22_XORF_18957,
      O => XLXI_31_FileReader_Playing_Time_addsub0001(22)
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_22_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X3Y78"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_addsub0001_22_CYINIT_18956,
      I1 => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut(22),
      O => XLXI_31_FileReader_Playing_Time_addsub0001_22_XORF_18957
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_22_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X3Y78"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0001_22_LOGIC_ONE_18937,
      IB => XLXI_31_FileReader_Playing_Time_addsub0001_22_CYINIT_18956,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0001_22_CYSELF_18943,
      O => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_cy_22_Q
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_22_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y78"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0001_22_LOGIC_ONE_18937,
      IB => XLXI_31_FileReader_Playing_Time_addsub0001_22_LOGIC_ONE_18937,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0001_22_CYSELF_18943,
      O => XLXI_31_FileReader_Playing_Time_addsub0001_22_CYMUXF2_18938
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_22_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X3Y78",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_cy_21_Q,
      O => XLXI_31_FileReader_Playing_Time_addsub0001_22_CYINIT_18956
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_22_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X3Y78",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut(22),
      O => XLXI_31_FileReader_Playing_Time_addsub0001_22_CYSELF_18943
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_22_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y78",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0001_22_XORG_18945,
      O => XLXI_31_FileReader_Playing_Time_addsub0001(23)
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_22_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X3Y78"
    )
    port map (
      I0 => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_cy_22_Q,
      I1 => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut(23),
      O => XLXI_31_FileReader_Playing_Time_addsub0001_22_XORG_18945
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_22_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y78",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0001_22_CYMUXFAST_18942,
      O => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_cy_23_Q
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_22_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X3Y78",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_cy_21_Q,
      O => XLXI_31_FileReader_Playing_Time_addsub0001_22_FASTCARRY_18940
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_22_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X3Y78"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_addsub0001_22_CYSELG_18928,
      I1 => XLXI_31_FileReader_Playing_Time_addsub0001_22_CYSELF_18943,
      O => XLXI_31_FileReader_Playing_Time_addsub0001_22_CYAND_18941
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_22_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X3Y78"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0001_22_CYMUXG2_18939,
      IB => XLXI_31_FileReader_Playing_Time_addsub0001_22_FASTCARRY_18940,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0001_22_CYAND_18941,
      O => XLXI_31_FileReader_Playing_Time_addsub0001_22_CYMUXFAST_18942
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_22_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y78"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0001_22_LOGIC_ONE_18937,
      IB => XLXI_31_FileReader_Playing_Time_addsub0001_22_CYMUXF2_18938,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0001_22_CYSELG_18928,
      O => XLXI_31_FileReader_Playing_Time_addsub0001_22_CYMUXG2_18939
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_22_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X3Y78",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut(23),
      O => XLXI_31_FileReader_Playing_Time_addsub0001_22_CYSELG_18928
    );
  XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut_23_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X3Y78"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_31_FileReader_Playing_Time_addsub0000(23),
      ADR3 => VCC,
      O => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut(23)
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_24_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X3Y79"
    )
    port map (
      O => XLXI_31_FileReader_Playing_Time_addsub0001_24_LOGIC_ONE_18975
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_24_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y79",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0001_24_XORF_18995,
      O => XLXI_31_FileReader_Playing_Time_addsub0001(24)
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_24_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X3Y79"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_addsub0001_24_CYINIT_18994,
      I1 => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut(24),
      O => XLXI_31_FileReader_Playing_Time_addsub0001_24_XORF_18995
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_24_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X3Y79"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0001_24_LOGIC_ONE_18975,
      IB => XLXI_31_FileReader_Playing_Time_addsub0001_24_CYINIT_18994,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0001_24_CYSELF_18981,
      O => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_cy_24_Q
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_24_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y79"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0001_24_LOGIC_ONE_18975,
      IB => XLXI_31_FileReader_Playing_Time_addsub0001_24_LOGIC_ONE_18975,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0001_24_CYSELF_18981,
      O => XLXI_31_FileReader_Playing_Time_addsub0001_24_CYMUXF2_18976
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_24_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X3Y79",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_cy_23_Q,
      O => XLXI_31_FileReader_Playing_Time_addsub0001_24_CYINIT_18994
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_24_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X3Y79",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut(24),
      O => XLXI_31_FileReader_Playing_Time_addsub0001_24_CYSELF_18981
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_24_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y79",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0001_24_XORG_18983,
      O => XLXI_31_FileReader_Playing_Time_addsub0001(25)
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_24_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X3Y79"
    )
    port map (
      I0 => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_cy_24_Q,
      I1 => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut(25),
      O => XLXI_31_FileReader_Playing_Time_addsub0001_24_XORG_18983
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_24_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y79",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0001_24_CYMUXFAST_18980,
      O => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_cy_25_Q
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_24_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X3Y79",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_cy_23_Q,
      O => XLXI_31_FileReader_Playing_Time_addsub0001_24_FASTCARRY_18978
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_24_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X3Y79"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_addsub0001_24_CYSELG_18966,
      I1 => XLXI_31_FileReader_Playing_Time_addsub0001_24_CYSELF_18981,
      O => XLXI_31_FileReader_Playing_Time_addsub0001_24_CYAND_18979
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_24_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X3Y79"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0001_24_CYMUXG2_18977,
      IB => XLXI_31_FileReader_Playing_Time_addsub0001_24_FASTCARRY_18978,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0001_24_CYAND_18979,
      O => XLXI_31_FileReader_Playing_Time_addsub0001_24_CYMUXFAST_18980
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_24_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y79"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0001_24_LOGIC_ONE_18975,
      IB => XLXI_31_FileReader_Playing_Time_addsub0001_24_CYMUXF2_18976,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0001_24_CYSELG_18966,
      O => XLXI_31_FileReader_Playing_Time_addsub0001_24_CYMUXG2_18977
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_24_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X3Y79",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut(25),
      O => XLXI_31_FileReader_Playing_Time_addsub0001_24_CYSELG_18966
    );
  XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut_25_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X3Y79"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_31_FileReader_Playing_Time_addsub0000(25),
      O => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut(25)
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_26_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X3Y80"
    )
    port map (
      O => XLXI_31_FileReader_Playing_Time_addsub0001_26_LOGIC_ONE_19013
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_26_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y80",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0001_26_XORF_19033,
      O => XLXI_31_FileReader_Playing_Time_addsub0001(26)
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_26_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X3Y80"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_addsub0001_26_CYINIT_19032,
      I1 => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut(26),
      O => XLXI_31_FileReader_Playing_Time_addsub0001_26_XORF_19033
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_26_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X3Y80"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0001_26_LOGIC_ONE_19013,
      IB => XLXI_31_FileReader_Playing_Time_addsub0001_26_CYINIT_19032,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0001_26_CYSELF_19019,
      O => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_cy_26_Q
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_26_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y80"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0001_26_LOGIC_ONE_19013,
      IB => XLXI_31_FileReader_Playing_Time_addsub0001_26_LOGIC_ONE_19013,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0001_26_CYSELF_19019,
      O => XLXI_31_FileReader_Playing_Time_addsub0001_26_CYMUXF2_19014
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_26_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X3Y80",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_cy_25_Q,
      O => XLXI_31_FileReader_Playing_Time_addsub0001_26_CYINIT_19032
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_26_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X3Y80",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut(26),
      O => XLXI_31_FileReader_Playing_Time_addsub0001_26_CYSELF_19019
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_26_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y80",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0001_26_XORG_19021,
      O => XLXI_31_FileReader_Playing_Time_addsub0001(27)
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_26_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X3Y80"
    )
    port map (
      I0 => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_cy_26_Q,
      I1 => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut(27),
      O => XLXI_31_FileReader_Playing_Time_addsub0001_26_XORG_19021
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_26_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y80",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0001_26_CYMUXFAST_19018,
      O => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_cy_27_Q
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_26_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X3Y80",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_cy_25_Q,
      O => XLXI_31_FileReader_Playing_Time_addsub0001_26_FASTCARRY_19016
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_26_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X3Y80"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_addsub0001_26_CYSELG_19004,
      I1 => XLXI_31_FileReader_Playing_Time_addsub0001_26_CYSELF_19019,
      O => XLXI_31_FileReader_Playing_Time_addsub0001_26_CYAND_19017
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_26_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X3Y80"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0001_26_CYMUXG2_19015,
      IB => XLXI_31_FileReader_Playing_Time_addsub0001_26_FASTCARRY_19016,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0001_26_CYAND_19017,
      O => XLXI_31_FileReader_Playing_Time_addsub0001_26_CYMUXFAST_19018
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_26_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y80"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0001_26_LOGIC_ONE_19013,
      IB => XLXI_31_FileReader_Playing_Time_addsub0001_26_CYMUXF2_19014,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0001_26_CYSELG_19004,
      O => XLXI_31_FileReader_Playing_Time_addsub0001_26_CYMUXG2_19015
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_26_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X3Y80",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut(27),
      O => XLXI_31_FileReader_Playing_Time_addsub0001_26_CYSELG_19004
    );
  XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut_27_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X3Y80"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_31_FileReader_Playing_Time_addsub0000(27),
      ADR3 => VCC,
      O => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut(27)
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_28_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X3Y81"
    )
    port map (
      O => XLXI_31_FileReader_Playing_Time_addsub0001_28_LOGIC_ONE_19051
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_28_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y81",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0001_28_XORF_19071,
      O => XLXI_31_FileReader_Playing_Time_addsub0001(28)
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_28_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X3Y81"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_addsub0001_28_CYINIT_19070,
      I1 => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut(28),
      O => XLXI_31_FileReader_Playing_Time_addsub0001_28_XORF_19071
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_28_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X3Y81"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0001_28_LOGIC_ONE_19051,
      IB => XLXI_31_FileReader_Playing_Time_addsub0001_28_CYINIT_19070,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0001_28_CYSELF_19057,
      O => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_cy_28_Q
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_28_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y81"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0001_28_LOGIC_ONE_19051,
      IB => XLXI_31_FileReader_Playing_Time_addsub0001_28_LOGIC_ONE_19051,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0001_28_CYSELF_19057,
      O => XLXI_31_FileReader_Playing_Time_addsub0001_28_CYMUXF2_19052
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_28_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X3Y81",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_cy_27_Q,
      O => XLXI_31_FileReader_Playing_Time_addsub0001_28_CYINIT_19070
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_28_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X3Y81",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut(28),
      O => XLXI_31_FileReader_Playing_Time_addsub0001_28_CYSELF_19057
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_28_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y81",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0001_28_XORG_19059,
      O => XLXI_31_FileReader_Playing_Time_addsub0001(29)
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_28_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X3Y81"
    )
    port map (
      I0 => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_cy_28_Q,
      I1 => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut(29),
      O => XLXI_31_FileReader_Playing_Time_addsub0001_28_XORG_19059
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_28_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X3Y81",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_cy_27_Q,
      O => XLXI_31_FileReader_Playing_Time_addsub0001_28_FASTCARRY_19054
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_28_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X3Y81"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_addsub0001_28_CYSELG_19042,
      I1 => XLXI_31_FileReader_Playing_Time_addsub0001_28_CYSELF_19057,
      O => XLXI_31_FileReader_Playing_Time_addsub0001_28_CYAND_19055
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_28_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X3Y81"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0001_28_CYMUXG2_19053,
      IB => XLXI_31_FileReader_Playing_Time_addsub0001_28_FASTCARRY_19054,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0001_28_CYAND_19055,
      O => XLXI_31_FileReader_Playing_Time_addsub0001_28_CYMUXFAST_19056
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_28_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y81"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0001_28_LOGIC_ONE_19051,
      IB => XLXI_31_FileReader_Playing_Time_addsub0001_28_CYMUXF2_19052,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0001_28_CYSELG_19042,
      O => XLXI_31_FileReader_Playing_Time_addsub0001_28_CYMUXG2_19053
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_28_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X3Y81",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut(29),
      O => XLXI_31_FileReader_Playing_Time_addsub0001_28_CYSELG_19042
    );
  XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut_29_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X3Y81"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_31_FileReader_Playing_Time_addsub0000(29),
      O => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut(29)
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_30_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X3Y82"
    )
    port map (
      O => XLXI_31_FileReader_Playing_Time_addsub0001_30_LOGIC_ONE_19101
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_30_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y82",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0001_30_XORF_19102,
      O => XLXI_31_FileReader_Playing_Time_addsub0001(30)
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_30_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X3Y82"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_addsub0001_30_CYINIT_19100,
      I1 => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut(30),
      O => XLXI_31_FileReader_Playing_Time_addsub0001_30_XORF_19102
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_30_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X3Y82"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_addsub0001_30_LOGIC_ONE_19101,
      IB => XLXI_31_FileReader_Playing_Time_addsub0001_30_CYINIT_19100,
      SEL => XLXI_31_FileReader_Playing_Time_addsub0001_30_CYSELF_19091,
      O => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_cy_30_Q
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_30_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X3Y82",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0001_28_CYMUXFAST_19056,
      O => XLXI_31_FileReader_Playing_Time_addsub0001_30_CYINIT_19100
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_30_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X3Y82",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut(30),
      O => XLXI_31_FileReader_Playing_Time_addsub0001_30_CYSELF_19091
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_30_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y82",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0001_30_XORG_19088,
      O => XLXI_31_FileReader_Playing_Time_addsub0001(31)
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_30_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X3Y82"
    )
    port map (
      I0 => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_cy_30_Q,
      I1 => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut(31),
      O => XLXI_31_FileReader_Playing_Time_addsub0001_30_XORG_19088
    );
  XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut_31_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X3Y82"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_31_FileReader_Playing_Time_addsub0000(31),
      ADR3 => VCC,
      O => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut(31)
    );
  XLXI_27_XLXI_90_FSize_sub0000_0_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X49Y59"
    )
    port map (
      O => XLXI_27_XLXI_90_FSize_sub0000_0_LOGIC_ONE_19120
    );
  XLXI_27_XLXI_90_FSize_sub0000_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X49Y59"
    )
    port map (
      O => XLXI_27_XLXI_90_FSize_sub0000_0_LOGIC_ZERO_19137
    );
  XLXI_27_XLXI_90_FSize_sub0000_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_sub0000_0_XORF_19138,
      O => XLXI_27_XLXI_90_FSize_sub0000(0)
    );
  XLXI_27_XLXI_90_FSize_sub0000_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X49Y59"
    )
    port map (
      I0 => XLXI_27_XLXI_90_FSize_sub0000_0_CYINIT_19136,
      I1 => XLXI_27_XLXI_90_FSize_sub0000_0_F,
      O => XLXI_27_XLXI_90_FSize_sub0000_0_XORF_19138
    );
  XLXI_27_XLXI_90_FSize_sub0000_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X49Y59"
    )
    port map (
      IA => XLXI_27_XLXI_90_FSize_sub0000_0_LOGIC_ZERO_19137,
      IB => XLXI_27_XLXI_90_FSize_sub0000_0_CYINIT_19136,
      SEL => XLXI_27_XLXI_90_FSize_sub0000_0_CYSELF_19127,
      O => XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_0_Q
    );
  XLXI_27_XLXI_90_FSize_sub0000_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X49Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_sub0000_0_BXINV_19125,
      O => XLXI_27_XLXI_90_FSize_sub0000_0_CYINIT_19136
    );
  XLXI_27_XLXI_90_FSize_sub0000_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X49Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_sub0000_0_F,
      O => XLXI_27_XLXI_90_FSize_sub0000_0_CYSELF_19127
    );
  XLXI_27_XLXI_90_FSize_sub0000_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X49Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => XLXI_27_XLXI_90_FSize_sub0000_0_BXINV_19125
    );
  XLXI_27_XLXI_90_FSize_sub0000_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_sub0000_0_XORG_19123,
      O => XLXI_27_XLXI_90_FSize_sub0000(1)
    );
  XLXI_27_XLXI_90_FSize_sub0000_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X49Y59"
    )
    port map (
      I0 => XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_0_Q,
      I1 => XLXI_27_XLXI_90_Msub_FSize_sub0000_lut(1),
      O => XLXI_27_XLXI_90_FSize_sub0000_0_XORG_19123
    );
  XLXI_27_XLXI_90_FSize_sub0000_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_sub0000_0_CYMUXG_19122,
      O => XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_1_Q
    );
  XLXI_27_XLXI_90_FSize_sub0000_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X49Y59"
    )
    port map (
      IA => XLXI_27_XLXI_90_FSize_sub0000_0_LOGIC_ONE_19120,
      IB => XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_0_Q,
      SEL => XLXI_27_XLXI_90_FSize_sub0000_0_CYSELG_19111,
      O => XLXI_27_XLXI_90_FSize_sub0000_0_CYMUXG_19122
    );
  XLXI_27_XLXI_90_FSize_sub0000_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X49Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Msub_FSize_sub0000_lut(1),
      O => XLXI_27_XLXI_90_FSize_sub0000_0_CYSELG_19111
    );
  XLXI_27_XLXI_90_Msub_FSize_sub0000_lut_1_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X49Y59"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_90_FSize(1),
      O => XLXI_27_XLXI_90_Msub_FSize_sub0000_lut(1)
    );
  XLXI_27_XLXI_90_FSize_sub0000_2_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X49Y60"
    )
    port map (
      O => XLXI_27_XLXI_90_FSize_sub0000_2_LOGIC_ONE_19156
    );
  XLXI_27_XLXI_90_FSize_sub0000_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_sub0000_2_XORF_19176,
      O => XLXI_27_XLXI_90_FSize_sub0000(2)
    );
  XLXI_27_XLXI_90_FSize_sub0000_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X49Y60"
    )
    port map (
      I0 => XLXI_27_XLXI_90_FSize_sub0000_2_CYINIT_19175,
      I1 => XLXI_27_XLXI_90_Msub_FSize_sub0000_lut(2),
      O => XLXI_27_XLXI_90_FSize_sub0000_2_XORF_19176
    );
  XLXI_27_XLXI_90_FSize_sub0000_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X49Y60"
    )
    port map (
      IA => XLXI_27_XLXI_90_FSize_sub0000_2_LOGIC_ONE_19156,
      IB => XLXI_27_XLXI_90_FSize_sub0000_2_CYINIT_19175,
      SEL => XLXI_27_XLXI_90_FSize_sub0000_2_CYSELF_19162,
      O => XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_2_Q
    );
  XLXI_27_XLXI_90_FSize_sub0000_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X49Y60"
    )
    port map (
      IA => XLXI_27_XLXI_90_FSize_sub0000_2_LOGIC_ONE_19156,
      IB => XLXI_27_XLXI_90_FSize_sub0000_2_LOGIC_ONE_19156,
      SEL => XLXI_27_XLXI_90_FSize_sub0000_2_CYSELF_19162,
      O => XLXI_27_XLXI_90_FSize_sub0000_2_CYMUXF2_19157
    );
  XLXI_27_XLXI_90_FSize_sub0000_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X49Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_1_Q,
      O => XLXI_27_XLXI_90_FSize_sub0000_2_CYINIT_19175
    );
  XLXI_27_XLXI_90_FSize_sub0000_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X49Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Msub_FSize_sub0000_lut(2),
      O => XLXI_27_XLXI_90_FSize_sub0000_2_CYSELF_19162
    );
  XLXI_27_XLXI_90_FSize_sub0000_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_sub0000_2_XORG_19164,
      O => XLXI_27_XLXI_90_FSize_sub0000(3)
    );
  XLXI_27_XLXI_90_FSize_sub0000_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X49Y60"
    )
    port map (
      I0 => XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_2_Q,
      I1 => XLXI_27_XLXI_90_Msub_FSize_sub0000_lut(3),
      O => XLXI_27_XLXI_90_FSize_sub0000_2_XORG_19164
    );
  XLXI_27_XLXI_90_FSize_sub0000_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_sub0000_2_CYMUXFAST_19161,
      O => XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_3_Q
    );
  XLXI_27_XLXI_90_FSize_sub0000_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X49Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_1_Q,
      O => XLXI_27_XLXI_90_FSize_sub0000_2_FASTCARRY_19159
    );
  XLXI_27_XLXI_90_FSize_sub0000_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X49Y60"
    )
    port map (
      I0 => XLXI_27_XLXI_90_FSize_sub0000_2_CYSELG_19147,
      I1 => XLXI_27_XLXI_90_FSize_sub0000_2_CYSELF_19162,
      O => XLXI_27_XLXI_90_FSize_sub0000_2_CYAND_19160
    );
  XLXI_27_XLXI_90_FSize_sub0000_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X49Y60"
    )
    port map (
      IA => XLXI_27_XLXI_90_FSize_sub0000_2_CYMUXG2_19158,
      IB => XLXI_27_XLXI_90_FSize_sub0000_2_FASTCARRY_19159,
      SEL => XLXI_27_XLXI_90_FSize_sub0000_2_CYAND_19160,
      O => XLXI_27_XLXI_90_FSize_sub0000_2_CYMUXFAST_19161
    );
  XLXI_27_XLXI_90_FSize_sub0000_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X49Y60"
    )
    port map (
      IA => XLXI_27_XLXI_90_FSize_sub0000_2_LOGIC_ONE_19156,
      IB => XLXI_27_XLXI_90_FSize_sub0000_2_CYMUXF2_19157,
      SEL => XLXI_27_XLXI_90_FSize_sub0000_2_CYSELG_19147,
      O => XLXI_27_XLXI_90_FSize_sub0000_2_CYMUXG2_19158
    );
  XLXI_27_XLXI_90_FSize_sub0000_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X49Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Msub_FSize_sub0000_lut(3),
      O => XLXI_27_XLXI_90_FSize_sub0000_2_CYSELG_19147
    );
  XLXI_27_XLXI_90_Msub_FSize_sub0000_lut_3_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X49Y60"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_90_FSize(3),
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_Msub_FSize_sub0000_lut(3)
    );
  XLXI_27_XLXI_90_FSize_sub0000_4_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X49Y61"
    )
    port map (
      O => XLXI_27_XLXI_90_FSize_sub0000_4_LOGIC_ONE_19194
    );
  XLXI_27_XLXI_90_FSize_sub0000_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_sub0000_4_XORF_19214,
      O => XLXI_27_XLXI_90_FSize_sub0000(4)
    );
  XLXI_27_XLXI_90_FSize_sub0000_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X49Y61"
    )
    port map (
      I0 => XLXI_27_XLXI_90_FSize_sub0000_4_CYINIT_19213,
      I1 => XLXI_27_XLXI_90_Msub_FSize_sub0000_lut(4),
      O => XLXI_27_XLXI_90_FSize_sub0000_4_XORF_19214
    );
  XLXI_27_XLXI_90_FSize_sub0000_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X49Y61"
    )
    port map (
      IA => XLXI_27_XLXI_90_FSize_sub0000_4_LOGIC_ONE_19194,
      IB => XLXI_27_XLXI_90_FSize_sub0000_4_CYINIT_19213,
      SEL => XLXI_27_XLXI_90_FSize_sub0000_4_CYSELF_19200,
      O => XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_4_Q
    );
  XLXI_27_XLXI_90_FSize_sub0000_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X49Y61"
    )
    port map (
      IA => XLXI_27_XLXI_90_FSize_sub0000_4_LOGIC_ONE_19194,
      IB => XLXI_27_XLXI_90_FSize_sub0000_4_LOGIC_ONE_19194,
      SEL => XLXI_27_XLXI_90_FSize_sub0000_4_CYSELF_19200,
      O => XLXI_27_XLXI_90_FSize_sub0000_4_CYMUXF2_19195
    );
  XLXI_27_XLXI_90_FSize_sub0000_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X49Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_3_Q,
      O => XLXI_27_XLXI_90_FSize_sub0000_4_CYINIT_19213
    );
  XLXI_27_XLXI_90_FSize_sub0000_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X49Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Msub_FSize_sub0000_lut(4),
      O => XLXI_27_XLXI_90_FSize_sub0000_4_CYSELF_19200
    );
  XLXI_27_XLXI_90_FSize_sub0000_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_sub0000_4_XORG_19202,
      O => XLXI_27_XLXI_90_FSize_sub0000(5)
    );
  XLXI_27_XLXI_90_FSize_sub0000_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X49Y61"
    )
    port map (
      I0 => XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_4_Q,
      I1 => XLXI_27_XLXI_90_Msub_FSize_sub0000_lut(5),
      O => XLXI_27_XLXI_90_FSize_sub0000_4_XORG_19202
    );
  XLXI_27_XLXI_90_FSize_sub0000_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_sub0000_4_CYMUXFAST_19199,
      O => XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_5_Q
    );
  XLXI_27_XLXI_90_FSize_sub0000_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X49Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_3_Q,
      O => XLXI_27_XLXI_90_FSize_sub0000_4_FASTCARRY_19197
    );
  XLXI_27_XLXI_90_FSize_sub0000_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X49Y61"
    )
    port map (
      I0 => XLXI_27_XLXI_90_FSize_sub0000_4_CYSELG_19185,
      I1 => XLXI_27_XLXI_90_FSize_sub0000_4_CYSELF_19200,
      O => XLXI_27_XLXI_90_FSize_sub0000_4_CYAND_19198
    );
  XLXI_27_XLXI_90_FSize_sub0000_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X49Y61"
    )
    port map (
      IA => XLXI_27_XLXI_90_FSize_sub0000_4_CYMUXG2_19196,
      IB => XLXI_27_XLXI_90_FSize_sub0000_4_FASTCARRY_19197,
      SEL => XLXI_27_XLXI_90_FSize_sub0000_4_CYAND_19198,
      O => XLXI_27_XLXI_90_FSize_sub0000_4_CYMUXFAST_19199
    );
  XLXI_27_XLXI_90_FSize_sub0000_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X49Y61"
    )
    port map (
      IA => XLXI_27_XLXI_90_FSize_sub0000_4_LOGIC_ONE_19194,
      IB => XLXI_27_XLXI_90_FSize_sub0000_4_CYMUXF2_19195,
      SEL => XLXI_27_XLXI_90_FSize_sub0000_4_CYSELG_19185,
      O => XLXI_27_XLXI_90_FSize_sub0000_4_CYMUXG2_19196
    );
  XLXI_27_XLXI_90_FSize_sub0000_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X49Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Msub_FSize_sub0000_lut(5),
      O => XLXI_27_XLXI_90_FSize_sub0000_4_CYSELG_19185
    );
  XLXI_27_XLXI_90_Msub_FSize_sub0000_lut_5_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X49Y61"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_90_FSize(5),
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_Msub_FSize_sub0000_lut(5)
    );
  XLXI_27_XLXI_90_FSize_sub0000_6_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X49Y62"
    )
    port map (
      O => XLXI_27_XLXI_90_FSize_sub0000_6_LOGIC_ONE_19232
    );
  XLXI_27_XLXI_90_FSize_sub0000_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_sub0000_6_XORF_19252,
      O => XLXI_27_XLXI_90_FSize_sub0000(6)
    );
  XLXI_27_XLXI_90_FSize_sub0000_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X49Y62"
    )
    port map (
      I0 => XLXI_27_XLXI_90_FSize_sub0000_6_CYINIT_19251,
      I1 => XLXI_27_XLXI_90_Msub_FSize_sub0000_lut(6),
      O => XLXI_27_XLXI_90_FSize_sub0000_6_XORF_19252
    );
  XLXI_27_XLXI_90_FSize_sub0000_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X49Y62"
    )
    port map (
      IA => XLXI_27_XLXI_90_FSize_sub0000_6_LOGIC_ONE_19232,
      IB => XLXI_27_XLXI_90_FSize_sub0000_6_CYINIT_19251,
      SEL => XLXI_27_XLXI_90_FSize_sub0000_6_CYSELF_19238,
      O => XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_6_Q
    );
  XLXI_27_XLXI_90_FSize_sub0000_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X49Y62"
    )
    port map (
      IA => XLXI_27_XLXI_90_FSize_sub0000_6_LOGIC_ONE_19232,
      IB => XLXI_27_XLXI_90_FSize_sub0000_6_LOGIC_ONE_19232,
      SEL => XLXI_27_XLXI_90_FSize_sub0000_6_CYSELF_19238,
      O => XLXI_27_XLXI_90_FSize_sub0000_6_CYMUXF2_19233
    );
  XLXI_27_XLXI_90_FSize_sub0000_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X49Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_5_Q,
      O => XLXI_27_XLXI_90_FSize_sub0000_6_CYINIT_19251
    );
  XLXI_27_XLXI_90_FSize_sub0000_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X49Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Msub_FSize_sub0000_lut(6),
      O => XLXI_27_XLXI_90_FSize_sub0000_6_CYSELF_19238
    );
  XLXI_27_XLXI_90_FSize_sub0000_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_sub0000_6_XORG_19240,
      O => XLXI_27_XLXI_90_FSize_sub0000(7)
    );
  XLXI_27_XLXI_90_FSize_sub0000_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X49Y62"
    )
    port map (
      I0 => XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_6_Q,
      I1 => XLXI_27_XLXI_90_Msub_FSize_sub0000_lut(7),
      O => XLXI_27_XLXI_90_FSize_sub0000_6_XORG_19240
    );
  XLXI_27_XLXI_90_FSize_sub0000_6_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_sub0000_6_CYMUXFAST_19237,
      O => XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_7_Q
    );
  XLXI_27_XLXI_90_FSize_sub0000_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X49Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_5_Q,
      O => XLXI_27_XLXI_90_FSize_sub0000_6_FASTCARRY_19235
    );
  XLXI_27_XLXI_90_FSize_sub0000_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X49Y62"
    )
    port map (
      I0 => XLXI_27_XLXI_90_FSize_sub0000_6_CYSELG_19223,
      I1 => XLXI_27_XLXI_90_FSize_sub0000_6_CYSELF_19238,
      O => XLXI_27_XLXI_90_FSize_sub0000_6_CYAND_19236
    );
  XLXI_27_XLXI_90_FSize_sub0000_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X49Y62"
    )
    port map (
      IA => XLXI_27_XLXI_90_FSize_sub0000_6_CYMUXG2_19234,
      IB => XLXI_27_XLXI_90_FSize_sub0000_6_FASTCARRY_19235,
      SEL => XLXI_27_XLXI_90_FSize_sub0000_6_CYAND_19236,
      O => XLXI_27_XLXI_90_FSize_sub0000_6_CYMUXFAST_19237
    );
  XLXI_27_XLXI_90_FSize_sub0000_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X49Y62"
    )
    port map (
      IA => XLXI_27_XLXI_90_FSize_sub0000_6_LOGIC_ONE_19232,
      IB => XLXI_27_XLXI_90_FSize_sub0000_6_CYMUXF2_19233,
      SEL => XLXI_27_XLXI_90_FSize_sub0000_6_CYSELG_19223,
      O => XLXI_27_XLXI_90_FSize_sub0000_6_CYMUXG2_19234
    );
  XLXI_27_XLXI_90_FSize_sub0000_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X49Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Msub_FSize_sub0000_lut(7),
      O => XLXI_27_XLXI_90_FSize_sub0000_6_CYSELG_19223
    );
  XLXI_27_XLXI_90_Msub_FSize_sub0000_lut_7_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X49Y62"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_90_FSize(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_Msub_FSize_sub0000_lut(7)
    );
  XLXI_27_XLXI_90_FSize_sub0000_8_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X49Y63"
    )
    port map (
      O => XLXI_27_XLXI_90_FSize_sub0000_8_LOGIC_ONE_19270
    );
  XLXI_27_XLXI_90_FSize_sub0000_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_sub0000_8_XORF_19290,
      O => XLXI_27_XLXI_90_FSize_sub0000(8)
    );
  XLXI_27_XLXI_90_FSize_sub0000_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X49Y63"
    )
    port map (
      I0 => XLXI_27_XLXI_90_FSize_sub0000_8_CYINIT_19289,
      I1 => XLXI_27_XLXI_90_Msub_FSize_sub0000_lut(8),
      O => XLXI_27_XLXI_90_FSize_sub0000_8_XORF_19290
    );
  XLXI_27_XLXI_90_FSize_sub0000_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X49Y63"
    )
    port map (
      IA => XLXI_27_XLXI_90_FSize_sub0000_8_LOGIC_ONE_19270,
      IB => XLXI_27_XLXI_90_FSize_sub0000_8_CYINIT_19289,
      SEL => XLXI_27_XLXI_90_FSize_sub0000_8_CYSELF_19276,
      O => XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_8_Q
    );
  XLXI_27_XLXI_90_FSize_sub0000_8_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X49Y63"
    )
    port map (
      IA => XLXI_27_XLXI_90_FSize_sub0000_8_LOGIC_ONE_19270,
      IB => XLXI_27_XLXI_90_FSize_sub0000_8_LOGIC_ONE_19270,
      SEL => XLXI_27_XLXI_90_FSize_sub0000_8_CYSELF_19276,
      O => XLXI_27_XLXI_90_FSize_sub0000_8_CYMUXF2_19271
    );
  XLXI_27_XLXI_90_FSize_sub0000_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X49Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_7_Q,
      O => XLXI_27_XLXI_90_FSize_sub0000_8_CYINIT_19289
    );
  XLXI_27_XLXI_90_FSize_sub0000_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X49Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Msub_FSize_sub0000_lut(8),
      O => XLXI_27_XLXI_90_FSize_sub0000_8_CYSELF_19276
    );
  XLXI_27_XLXI_90_FSize_sub0000_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_sub0000_8_XORG_19278,
      O => XLXI_27_XLXI_90_FSize_sub0000(9)
    );
  XLXI_27_XLXI_90_FSize_sub0000_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X49Y63"
    )
    port map (
      I0 => XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_8_Q,
      I1 => XLXI_27_XLXI_90_Msub_FSize_sub0000_lut(9),
      O => XLXI_27_XLXI_90_FSize_sub0000_8_XORG_19278
    );
  XLXI_27_XLXI_90_FSize_sub0000_8_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_sub0000_8_CYMUXFAST_19275,
      O => XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_9_Q
    );
  XLXI_27_XLXI_90_FSize_sub0000_8_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X49Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_7_Q,
      O => XLXI_27_XLXI_90_FSize_sub0000_8_FASTCARRY_19273
    );
  XLXI_27_XLXI_90_FSize_sub0000_8_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X49Y63"
    )
    port map (
      I0 => XLXI_27_XLXI_90_FSize_sub0000_8_CYSELG_19261,
      I1 => XLXI_27_XLXI_90_FSize_sub0000_8_CYSELF_19276,
      O => XLXI_27_XLXI_90_FSize_sub0000_8_CYAND_19274
    );
  XLXI_27_XLXI_90_FSize_sub0000_8_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X49Y63"
    )
    port map (
      IA => XLXI_27_XLXI_90_FSize_sub0000_8_CYMUXG2_19272,
      IB => XLXI_27_XLXI_90_FSize_sub0000_8_FASTCARRY_19273,
      SEL => XLXI_27_XLXI_90_FSize_sub0000_8_CYAND_19274,
      O => XLXI_27_XLXI_90_FSize_sub0000_8_CYMUXFAST_19275
    );
  XLXI_27_XLXI_90_FSize_sub0000_8_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X49Y63"
    )
    port map (
      IA => XLXI_27_XLXI_90_FSize_sub0000_8_LOGIC_ONE_19270,
      IB => XLXI_27_XLXI_90_FSize_sub0000_8_CYMUXF2_19271,
      SEL => XLXI_27_XLXI_90_FSize_sub0000_8_CYSELG_19261,
      O => XLXI_27_XLXI_90_FSize_sub0000_8_CYMUXG2_19272
    );
  XLXI_27_XLXI_90_FSize_sub0000_8_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X49Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Msub_FSize_sub0000_lut(9),
      O => XLXI_27_XLXI_90_FSize_sub0000_8_CYSELG_19261
    );
  XLXI_27_XLXI_90_Msub_FSize_sub0000_lut_9_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X49Y63"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_90_FSize(9),
      O => XLXI_27_XLXI_90_Msub_FSize_sub0000_lut(9)
    );
  XLXI_27_XLXI_90_FSize_sub0000_10_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X49Y64"
    )
    port map (
      O => XLXI_27_XLXI_90_FSize_sub0000_10_LOGIC_ONE_19308
    );
  XLXI_27_XLXI_90_FSize_sub0000_10_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_sub0000_10_XORF_19328,
      O => XLXI_27_XLXI_90_FSize_sub0000(10)
    );
  XLXI_27_XLXI_90_FSize_sub0000_10_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X49Y64"
    )
    port map (
      I0 => XLXI_27_XLXI_90_FSize_sub0000_10_CYINIT_19327,
      I1 => XLXI_27_XLXI_90_Msub_FSize_sub0000_lut(10),
      O => XLXI_27_XLXI_90_FSize_sub0000_10_XORF_19328
    );
  XLXI_27_XLXI_90_FSize_sub0000_10_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X49Y64"
    )
    port map (
      IA => XLXI_27_XLXI_90_FSize_sub0000_10_LOGIC_ONE_19308,
      IB => XLXI_27_XLXI_90_FSize_sub0000_10_CYINIT_19327,
      SEL => XLXI_27_XLXI_90_FSize_sub0000_10_CYSELF_19314,
      O => XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_10_Q
    );
  XLXI_27_XLXI_90_FSize_sub0000_10_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X49Y64"
    )
    port map (
      IA => XLXI_27_XLXI_90_FSize_sub0000_10_LOGIC_ONE_19308,
      IB => XLXI_27_XLXI_90_FSize_sub0000_10_LOGIC_ONE_19308,
      SEL => XLXI_27_XLXI_90_FSize_sub0000_10_CYSELF_19314,
      O => XLXI_27_XLXI_90_FSize_sub0000_10_CYMUXF2_19309
    );
  XLXI_27_XLXI_90_FSize_sub0000_10_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X49Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_9_Q,
      O => XLXI_27_XLXI_90_FSize_sub0000_10_CYINIT_19327
    );
  XLXI_27_XLXI_90_FSize_sub0000_10_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X49Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Msub_FSize_sub0000_lut(10),
      O => XLXI_27_XLXI_90_FSize_sub0000_10_CYSELF_19314
    );
  XLXI_27_XLXI_90_FSize_sub0000_10_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_sub0000_10_XORG_19316,
      O => XLXI_27_XLXI_90_FSize_sub0000(11)
    );
  XLXI_27_XLXI_90_FSize_sub0000_10_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X49Y64"
    )
    port map (
      I0 => XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_10_Q,
      I1 => XLXI_27_XLXI_90_Msub_FSize_sub0000_lut(11),
      O => XLXI_27_XLXI_90_FSize_sub0000_10_XORG_19316
    );
  XLXI_27_XLXI_90_FSize_sub0000_10_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_sub0000_10_CYMUXFAST_19313,
      O => XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_11_Q
    );
  XLXI_27_XLXI_90_FSize_sub0000_10_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X49Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_9_Q,
      O => XLXI_27_XLXI_90_FSize_sub0000_10_FASTCARRY_19311
    );
  XLXI_27_XLXI_90_FSize_sub0000_10_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X49Y64"
    )
    port map (
      I0 => XLXI_27_XLXI_90_FSize_sub0000_10_CYSELG_19299,
      I1 => XLXI_27_XLXI_90_FSize_sub0000_10_CYSELF_19314,
      O => XLXI_27_XLXI_90_FSize_sub0000_10_CYAND_19312
    );
  XLXI_27_XLXI_90_FSize_sub0000_10_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X49Y64"
    )
    port map (
      IA => XLXI_27_XLXI_90_FSize_sub0000_10_CYMUXG2_19310,
      IB => XLXI_27_XLXI_90_FSize_sub0000_10_FASTCARRY_19311,
      SEL => XLXI_27_XLXI_90_FSize_sub0000_10_CYAND_19312,
      O => XLXI_27_XLXI_90_FSize_sub0000_10_CYMUXFAST_19313
    );
  XLXI_27_XLXI_90_FSize_sub0000_10_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X49Y64"
    )
    port map (
      IA => XLXI_27_XLXI_90_FSize_sub0000_10_LOGIC_ONE_19308,
      IB => XLXI_27_XLXI_90_FSize_sub0000_10_CYMUXF2_19309,
      SEL => XLXI_27_XLXI_90_FSize_sub0000_10_CYSELG_19299,
      O => XLXI_27_XLXI_90_FSize_sub0000_10_CYMUXG2_19310
    );
  XLXI_27_XLXI_90_FSize_sub0000_10_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X49Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Msub_FSize_sub0000_lut(11),
      O => XLXI_27_XLXI_90_FSize_sub0000_10_CYSELG_19299
    );
  XLXI_27_XLXI_90_Msub_FSize_sub0000_lut_11_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X49Y64"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_90_FSize(11),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_Msub_FSize_sub0000_lut(11)
    );
  XLXI_27_XLXI_90_FSize_sub0000_12_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X49Y65"
    )
    port map (
      O => XLXI_27_XLXI_90_FSize_sub0000_12_LOGIC_ONE_19346
    );
  XLXI_27_XLXI_90_FSize_sub0000_12_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_sub0000_12_XORF_19366,
      O => XLXI_27_XLXI_90_FSize_sub0000(12)
    );
  XLXI_27_XLXI_90_FSize_sub0000_12_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X49Y65"
    )
    port map (
      I0 => XLXI_27_XLXI_90_FSize_sub0000_12_CYINIT_19365,
      I1 => XLXI_27_XLXI_90_Msub_FSize_sub0000_lut(12),
      O => XLXI_27_XLXI_90_FSize_sub0000_12_XORF_19366
    );
  XLXI_27_XLXI_90_FSize_sub0000_12_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X49Y65"
    )
    port map (
      IA => XLXI_27_XLXI_90_FSize_sub0000_12_LOGIC_ONE_19346,
      IB => XLXI_27_XLXI_90_FSize_sub0000_12_CYINIT_19365,
      SEL => XLXI_27_XLXI_90_FSize_sub0000_12_CYSELF_19352,
      O => XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_12_Q
    );
  XLXI_27_XLXI_90_FSize_sub0000_12_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X49Y65"
    )
    port map (
      IA => XLXI_27_XLXI_90_FSize_sub0000_12_LOGIC_ONE_19346,
      IB => XLXI_27_XLXI_90_FSize_sub0000_12_LOGIC_ONE_19346,
      SEL => XLXI_27_XLXI_90_FSize_sub0000_12_CYSELF_19352,
      O => XLXI_27_XLXI_90_FSize_sub0000_12_CYMUXF2_19347
    );
  XLXI_27_XLXI_90_FSize_sub0000_12_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X49Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_11_Q,
      O => XLXI_27_XLXI_90_FSize_sub0000_12_CYINIT_19365
    );
  XLXI_27_XLXI_90_FSize_sub0000_12_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X49Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Msub_FSize_sub0000_lut(12),
      O => XLXI_27_XLXI_90_FSize_sub0000_12_CYSELF_19352
    );
  XLXI_27_XLXI_90_FSize_sub0000_12_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_sub0000_12_XORG_19354,
      O => XLXI_27_XLXI_90_FSize_sub0000(13)
    );
  XLXI_27_XLXI_90_FSize_sub0000_12_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X49Y65"
    )
    port map (
      I0 => XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_12_Q,
      I1 => XLXI_27_XLXI_90_Msub_FSize_sub0000_lut(13),
      O => XLXI_27_XLXI_90_FSize_sub0000_12_XORG_19354
    );
  XLXI_27_XLXI_90_FSize_sub0000_12_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_sub0000_12_CYMUXFAST_19351,
      O => XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_13_Q
    );
  XLXI_27_XLXI_90_FSize_sub0000_12_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X49Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_11_Q,
      O => XLXI_27_XLXI_90_FSize_sub0000_12_FASTCARRY_19349
    );
  XLXI_27_XLXI_90_FSize_sub0000_12_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X49Y65"
    )
    port map (
      I0 => XLXI_27_XLXI_90_FSize_sub0000_12_CYSELG_19337,
      I1 => XLXI_27_XLXI_90_FSize_sub0000_12_CYSELF_19352,
      O => XLXI_27_XLXI_90_FSize_sub0000_12_CYAND_19350
    );
  XLXI_27_XLXI_90_FSize_sub0000_12_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X49Y65"
    )
    port map (
      IA => XLXI_27_XLXI_90_FSize_sub0000_12_CYMUXG2_19348,
      IB => XLXI_27_XLXI_90_FSize_sub0000_12_FASTCARRY_19349,
      SEL => XLXI_27_XLXI_90_FSize_sub0000_12_CYAND_19350,
      O => XLXI_27_XLXI_90_FSize_sub0000_12_CYMUXFAST_19351
    );
  XLXI_27_XLXI_90_FSize_sub0000_12_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X49Y65"
    )
    port map (
      IA => XLXI_27_XLXI_90_FSize_sub0000_12_LOGIC_ONE_19346,
      IB => XLXI_27_XLXI_90_FSize_sub0000_12_CYMUXF2_19347,
      SEL => XLXI_27_XLXI_90_FSize_sub0000_12_CYSELG_19337,
      O => XLXI_27_XLXI_90_FSize_sub0000_12_CYMUXG2_19348
    );
  XLXI_27_XLXI_90_FSize_sub0000_12_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X49Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Msub_FSize_sub0000_lut(13),
      O => XLXI_27_XLXI_90_FSize_sub0000_12_CYSELG_19337
    );
  XLXI_27_XLXI_90_Msub_FSize_sub0000_lut_13_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X49Y65"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_90_FSize(13),
      O => XLXI_27_XLXI_90_Msub_FSize_sub0000_lut(13)
    );
  XLXI_27_XLXI_90_FSize_sub0000_14_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X49Y66"
    )
    port map (
      O => XLXI_27_XLXI_90_FSize_sub0000_14_LOGIC_ONE_19384
    );
  XLXI_27_XLXI_90_FSize_sub0000_14_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_sub0000_14_XORF_19404,
      O => XLXI_27_XLXI_90_FSize_sub0000(14)
    );
  XLXI_27_XLXI_90_FSize_sub0000_14_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X49Y66"
    )
    port map (
      I0 => XLXI_27_XLXI_90_FSize_sub0000_14_CYINIT_19403,
      I1 => XLXI_27_XLXI_90_Msub_FSize_sub0000_lut(14),
      O => XLXI_27_XLXI_90_FSize_sub0000_14_XORF_19404
    );
  XLXI_27_XLXI_90_FSize_sub0000_14_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X49Y66"
    )
    port map (
      IA => XLXI_27_XLXI_90_FSize_sub0000_14_LOGIC_ONE_19384,
      IB => XLXI_27_XLXI_90_FSize_sub0000_14_CYINIT_19403,
      SEL => XLXI_27_XLXI_90_FSize_sub0000_14_CYSELF_19390,
      O => XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_14_Q
    );
  XLXI_27_XLXI_90_FSize_sub0000_14_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X49Y66"
    )
    port map (
      IA => XLXI_27_XLXI_90_FSize_sub0000_14_LOGIC_ONE_19384,
      IB => XLXI_27_XLXI_90_FSize_sub0000_14_LOGIC_ONE_19384,
      SEL => XLXI_27_XLXI_90_FSize_sub0000_14_CYSELF_19390,
      O => XLXI_27_XLXI_90_FSize_sub0000_14_CYMUXF2_19385
    );
  XLXI_27_XLXI_90_FSize_sub0000_14_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X49Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_13_Q,
      O => XLXI_27_XLXI_90_FSize_sub0000_14_CYINIT_19403
    );
  XLXI_27_XLXI_90_FSize_sub0000_14_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X49Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Msub_FSize_sub0000_lut(14),
      O => XLXI_27_XLXI_90_FSize_sub0000_14_CYSELF_19390
    );
  XLXI_27_XLXI_90_FSize_sub0000_14_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_sub0000_14_XORG_19392,
      O => XLXI_27_XLXI_90_FSize_sub0000(15)
    );
  XLXI_27_XLXI_90_FSize_sub0000_14_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X49Y66"
    )
    port map (
      I0 => XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_14_Q,
      I1 => XLXI_27_XLXI_90_Msub_FSize_sub0000_lut(15),
      O => XLXI_27_XLXI_90_FSize_sub0000_14_XORG_19392
    );
  XLXI_27_XLXI_90_FSize_sub0000_14_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_sub0000_14_CYMUXFAST_19389,
      O => XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_15_Q
    );
  XLXI_27_XLXI_90_FSize_sub0000_14_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X49Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_13_Q,
      O => XLXI_27_XLXI_90_FSize_sub0000_14_FASTCARRY_19387
    );
  XLXI_27_XLXI_90_FSize_sub0000_14_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X49Y66"
    )
    port map (
      I0 => XLXI_27_XLXI_90_FSize_sub0000_14_CYSELG_19375,
      I1 => XLXI_27_XLXI_90_FSize_sub0000_14_CYSELF_19390,
      O => XLXI_27_XLXI_90_FSize_sub0000_14_CYAND_19388
    );
  XLXI_27_XLXI_90_FSize_sub0000_14_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X49Y66"
    )
    port map (
      IA => XLXI_27_XLXI_90_FSize_sub0000_14_CYMUXG2_19386,
      IB => XLXI_27_XLXI_90_FSize_sub0000_14_FASTCARRY_19387,
      SEL => XLXI_27_XLXI_90_FSize_sub0000_14_CYAND_19388,
      O => XLXI_27_XLXI_90_FSize_sub0000_14_CYMUXFAST_19389
    );
  XLXI_27_XLXI_90_FSize_sub0000_14_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X49Y66"
    )
    port map (
      IA => XLXI_27_XLXI_90_FSize_sub0000_14_LOGIC_ONE_19384,
      IB => XLXI_27_XLXI_90_FSize_sub0000_14_CYMUXF2_19385,
      SEL => XLXI_27_XLXI_90_FSize_sub0000_14_CYSELG_19375,
      O => XLXI_27_XLXI_90_FSize_sub0000_14_CYMUXG2_19386
    );
  XLXI_27_XLXI_90_FSize_sub0000_14_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X49Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Msub_FSize_sub0000_lut(15),
      O => XLXI_27_XLXI_90_FSize_sub0000_14_CYSELG_19375
    );
  XLXI_27_XLXI_90_Msub_FSize_sub0000_lut_15_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X49Y66"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_90_FSize(15),
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_Msub_FSize_sub0000_lut(15)
    );
  XLXI_27_XLXI_90_FSize_sub0000_16_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X49Y67"
    )
    port map (
      O => XLXI_27_XLXI_90_FSize_sub0000_16_LOGIC_ONE_19422
    );
  XLXI_27_XLXI_90_FSize_sub0000_16_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_sub0000_16_XORF_19442,
      O => XLXI_27_XLXI_90_FSize_sub0000(16)
    );
  XLXI_27_XLXI_90_FSize_sub0000_16_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X49Y67"
    )
    port map (
      I0 => XLXI_27_XLXI_90_FSize_sub0000_16_CYINIT_19441,
      I1 => XLXI_27_XLXI_90_Msub_FSize_sub0000_lut(16),
      O => XLXI_27_XLXI_90_FSize_sub0000_16_XORF_19442
    );
  XLXI_27_XLXI_90_FSize_sub0000_16_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X49Y67"
    )
    port map (
      IA => XLXI_27_XLXI_90_FSize_sub0000_16_LOGIC_ONE_19422,
      IB => XLXI_27_XLXI_90_FSize_sub0000_16_CYINIT_19441,
      SEL => XLXI_27_XLXI_90_FSize_sub0000_16_CYSELF_19428,
      O => XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_16_Q
    );
  XLXI_27_XLXI_90_FSize_sub0000_16_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X49Y67"
    )
    port map (
      IA => XLXI_27_XLXI_90_FSize_sub0000_16_LOGIC_ONE_19422,
      IB => XLXI_27_XLXI_90_FSize_sub0000_16_LOGIC_ONE_19422,
      SEL => XLXI_27_XLXI_90_FSize_sub0000_16_CYSELF_19428,
      O => XLXI_27_XLXI_90_FSize_sub0000_16_CYMUXF2_19423
    );
  XLXI_27_XLXI_90_FSize_sub0000_16_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X49Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_15_Q,
      O => XLXI_27_XLXI_90_FSize_sub0000_16_CYINIT_19441
    );
  XLXI_27_XLXI_90_FSize_sub0000_16_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X49Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Msub_FSize_sub0000_lut(16),
      O => XLXI_27_XLXI_90_FSize_sub0000_16_CYSELF_19428
    );
  XLXI_27_XLXI_90_FSize_sub0000_16_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_sub0000_16_XORG_19430,
      O => XLXI_27_XLXI_90_FSize_sub0000(17)
    );
  XLXI_27_XLXI_90_FSize_sub0000_16_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X49Y67"
    )
    port map (
      I0 => XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_16_Q,
      I1 => XLXI_27_XLXI_90_Msub_FSize_sub0000_lut(17),
      O => XLXI_27_XLXI_90_FSize_sub0000_16_XORG_19430
    );
  XLXI_27_XLXI_90_FSize_sub0000_16_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_sub0000_16_CYMUXFAST_19427,
      O => XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_17_Q
    );
  XLXI_27_XLXI_90_FSize_sub0000_16_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X49Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_15_Q,
      O => XLXI_27_XLXI_90_FSize_sub0000_16_FASTCARRY_19425
    );
  XLXI_27_XLXI_90_FSize_sub0000_16_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X49Y67"
    )
    port map (
      I0 => XLXI_27_XLXI_90_FSize_sub0000_16_CYSELG_19413,
      I1 => XLXI_27_XLXI_90_FSize_sub0000_16_CYSELF_19428,
      O => XLXI_27_XLXI_90_FSize_sub0000_16_CYAND_19426
    );
  XLXI_27_XLXI_90_FSize_sub0000_16_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X49Y67"
    )
    port map (
      IA => XLXI_27_XLXI_90_FSize_sub0000_16_CYMUXG2_19424,
      IB => XLXI_27_XLXI_90_FSize_sub0000_16_FASTCARRY_19425,
      SEL => XLXI_27_XLXI_90_FSize_sub0000_16_CYAND_19426,
      O => XLXI_27_XLXI_90_FSize_sub0000_16_CYMUXFAST_19427
    );
  XLXI_27_XLXI_90_FSize_sub0000_16_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X49Y67"
    )
    port map (
      IA => XLXI_27_XLXI_90_FSize_sub0000_16_LOGIC_ONE_19422,
      IB => XLXI_27_XLXI_90_FSize_sub0000_16_CYMUXF2_19423,
      SEL => XLXI_27_XLXI_90_FSize_sub0000_16_CYSELG_19413,
      O => XLXI_27_XLXI_90_FSize_sub0000_16_CYMUXG2_19424
    );
  XLXI_27_XLXI_90_FSize_sub0000_16_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X49Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Msub_FSize_sub0000_lut(17),
      O => XLXI_27_XLXI_90_FSize_sub0000_16_CYSELG_19413
    );
  XLXI_27_XLXI_90_Msub_FSize_sub0000_lut_17_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X49Y67"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_FSize(17),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_Msub_FSize_sub0000_lut(17)
    );
  XLXI_27_XLXI_90_FSize_sub0000_18_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X49Y68"
    )
    port map (
      O => XLXI_27_XLXI_90_FSize_sub0000_18_LOGIC_ONE_19460
    );
  XLXI_27_XLXI_90_FSize_sub0000_18_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_sub0000_18_XORF_19480,
      O => XLXI_27_XLXI_90_FSize_sub0000(18)
    );
  XLXI_27_XLXI_90_FSize_sub0000_18_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X49Y68"
    )
    port map (
      I0 => XLXI_27_XLXI_90_FSize_sub0000_18_CYINIT_19479,
      I1 => XLXI_27_XLXI_90_Msub_FSize_sub0000_lut(18),
      O => XLXI_27_XLXI_90_FSize_sub0000_18_XORF_19480
    );
  XLXI_27_XLXI_90_FSize_sub0000_18_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X49Y68"
    )
    port map (
      IA => XLXI_27_XLXI_90_FSize_sub0000_18_LOGIC_ONE_19460,
      IB => XLXI_27_XLXI_90_FSize_sub0000_18_CYINIT_19479,
      SEL => XLXI_27_XLXI_90_FSize_sub0000_18_CYSELF_19466,
      O => XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_18_Q
    );
  XLXI_27_XLXI_90_FSize_sub0000_18_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X49Y68"
    )
    port map (
      IA => XLXI_27_XLXI_90_FSize_sub0000_18_LOGIC_ONE_19460,
      IB => XLXI_27_XLXI_90_FSize_sub0000_18_LOGIC_ONE_19460,
      SEL => XLXI_27_XLXI_90_FSize_sub0000_18_CYSELF_19466,
      O => XLXI_27_XLXI_90_FSize_sub0000_18_CYMUXF2_19461
    );
  XLXI_27_XLXI_90_FSize_sub0000_18_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X49Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_17_Q,
      O => XLXI_27_XLXI_90_FSize_sub0000_18_CYINIT_19479
    );
  XLXI_27_XLXI_90_FSize_sub0000_18_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X49Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Msub_FSize_sub0000_lut(18),
      O => XLXI_27_XLXI_90_FSize_sub0000_18_CYSELF_19466
    );
  XLXI_27_XLXI_90_FSize_sub0000_18_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_sub0000_18_XORG_19468,
      O => XLXI_27_XLXI_90_FSize_sub0000(19)
    );
  XLXI_27_XLXI_90_FSize_sub0000_18_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X49Y68"
    )
    port map (
      I0 => XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_18_Q,
      I1 => XLXI_27_XLXI_90_Msub_FSize_sub0000_lut(19),
      O => XLXI_27_XLXI_90_FSize_sub0000_18_XORG_19468
    );
  XLXI_27_XLXI_90_FSize_sub0000_18_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_sub0000_18_CYMUXFAST_19465,
      O => XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_19_Q
    );
  XLXI_27_XLXI_90_FSize_sub0000_18_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X49Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_17_Q,
      O => XLXI_27_XLXI_90_FSize_sub0000_18_FASTCARRY_19463
    );
  XLXI_27_XLXI_90_FSize_sub0000_18_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X49Y68"
    )
    port map (
      I0 => XLXI_27_XLXI_90_FSize_sub0000_18_CYSELG_19451,
      I1 => XLXI_27_XLXI_90_FSize_sub0000_18_CYSELF_19466,
      O => XLXI_27_XLXI_90_FSize_sub0000_18_CYAND_19464
    );
  XLXI_27_XLXI_90_FSize_sub0000_18_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X49Y68"
    )
    port map (
      IA => XLXI_27_XLXI_90_FSize_sub0000_18_CYMUXG2_19462,
      IB => XLXI_27_XLXI_90_FSize_sub0000_18_FASTCARRY_19463,
      SEL => XLXI_27_XLXI_90_FSize_sub0000_18_CYAND_19464,
      O => XLXI_27_XLXI_90_FSize_sub0000_18_CYMUXFAST_19465
    );
  XLXI_27_XLXI_90_FSize_sub0000_18_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X49Y68"
    )
    port map (
      IA => XLXI_27_XLXI_90_FSize_sub0000_18_LOGIC_ONE_19460,
      IB => XLXI_27_XLXI_90_FSize_sub0000_18_CYMUXF2_19461,
      SEL => XLXI_27_XLXI_90_FSize_sub0000_18_CYSELG_19451,
      O => XLXI_27_XLXI_90_FSize_sub0000_18_CYMUXG2_19462
    );
  XLXI_27_XLXI_90_FSize_sub0000_18_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X49Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Msub_FSize_sub0000_lut(19),
      O => XLXI_27_XLXI_90_FSize_sub0000_18_CYSELG_19451
    );
  XLXI_27_XLXI_90_Msub_FSize_sub0000_lut_19_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X49Y68"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_90_FSize(19),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_Msub_FSize_sub0000_lut(19)
    );
  XLXI_27_XLXI_90_FSize_sub0000_20_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X49Y69"
    )
    port map (
      O => XLXI_27_XLXI_90_FSize_sub0000_20_LOGIC_ONE_19498
    );
  XLXI_27_XLXI_90_FSize_sub0000_20_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_sub0000_20_XORF_19518,
      O => XLXI_27_XLXI_90_FSize_sub0000(20)
    );
  XLXI_27_XLXI_90_FSize_sub0000_20_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X49Y69"
    )
    port map (
      I0 => XLXI_27_XLXI_90_FSize_sub0000_20_CYINIT_19517,
      I1 => XLXI_27_XLXI_90_Msub_FSize_sub0000_lut(20),
      O => XLXI_27_XLXI_90_FSize_sub0000_20_XORF_19518
    );
  XLXI_27_XLXI_90_FSize_sub0000_20_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X49Y69"
    )
    port map (
      IA => XLXI_27_XLXI_90_FSize_sub0000_20_LOGIC_ONE_19498,
      IB => XLXI_27_XLXI_90_FSize_sub0000_20_CYINIT_19517,
      SEL => XLXI_27_XLXI_90_FSize_sub0000_20_CYSELF_19504,
      O => XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_20_Q
    );
  XLXI_27_XLXI_90_FSize_sub0000_20_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X49Y69"
    )
    port map (
      IA => XLXI_27_XLXI_90_FSize_sub0000_20_LOGIC_ONE_19498,
      IB => XLXI_27_XLXI_90_FSize_sub0000_20_LOGIC_ONE_19498,
      SEL => XLXI_27_XLXI_90_FSize_sub0000_20_CYSELF_19504,
      O => XLXI_27_XLXI_90_FSize_sub0000_20_CYMUXF2_19499
    );
  XLXI_27_XLXI_90_FSize_sub0000_20_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X49Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_19_Q,
      O => XLXI_27_XLXI_90_FSize_sub0000_20_CYINIT_19517
    );
  XLXI_27_XLXI_90_FSize_sub0000_20_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X49Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Msub_FSize_sub0000_lut(20),
      O => XLXI_27_XLXI_90_FSize_sub0000_20_CYSELF_19504
    );
  XLXI_27_XLXI_90_FSize_sub0000_20_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_sub0000_20_XORG_19506,
      O => XLXI_27_XLXI_90_FSize_sub0000(21)
    );
  XLXI_27_XLXI_90_FSize_sub0000_20_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X49Y69"
    )
    port map (
      I0 => XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_20_Q,
      I1 => XLXI_27_XLXI_90_Msub_FSize_sub0000_lut(21),
      O => XLXI_27_XLXI_90_FSize_sub0000_20_XORG_19506
    );
  XLXI_27_XLXI_90_FSize_sub0000_20_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_sub0000_20_CYMUXFAST_19503,
      O => XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_21_Q
    );
  XLXI_27_XLXI_90_FSize_sub0000_20_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X49Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_19_Q,
      O => XLXI_27_XLXI_90_FSize_sub0000_20_FASTCARRY_19501
    );
  XLXI_27_XLXI_90_FSize_sub0000_20_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X49Y69"
    )
    port map (
      I0 => XLXI_27_XLXI_90_FSize_sub0000_20_CYSELG_19489,
      I1 => XLXI_27_XLXI_90_FSize_sub0000_20_CYSELF_19504,
      O => XLXI_27_XLXI_90_FSize_sub0000_20_CYAND_19502
    );
  XLXI_27_XLXI_90_FSize_sub0000_20_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X49Y69"
    )
    port map (
      IA => XLXI_27_XLXI_90_FSize_sub0000_20_CYMUXG2_19500,
      IB => XLXI_27_XLXI_90_FSize_sub0000_20_FASTCARRY_19501,
      SEL => XLXI_27_XLXI_90_FSize_sub0000_20_CYAND_19502,
      O => XLXI_27_XLXI_90_FSize_sub0000_20_CYMUXFAST_19503
    );
  XLXI_27_XLXI_90_FSize_sub0000_20_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X49Y69"
    )
    port map (
      IA => XLXI_27_XLXI_90_FSize_sub0000_20_LOGIC_ONE_19498,
      IB => XLXI_27_XLXI_90_FSize_sub0000_20_CYMUXF2_19499,
      SEL => XLXI_27_XLXI_90_FSize_sub0000_20_CYSELG_19489,
      O => XLXI_27_XLXI_90_FSize_sub0000_20_CYMUXG2_19500
    );
  XLXI_27_XLXI_90_FSize_sub0000_20_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X49Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Msub_FSize_sub0000_lut(21),
      O => XLXI_27_XLXI_90_FSize_sub0000_20_CYSELG_19489
    );
  XLXI_27_XLXI_90_Msub_FSize_sub0000_lut_21_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X49Y69"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_FSize(21),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_Msub_FSize_sub0000_lut(21)
    );
  XLXI_27_XLXI_90_FSize_sub0000_22_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X49Y70"
    )
    port map (
      O => XLXI_27_XLXI_90_FSize_sub0000_22_LOGIC_ONE_19536
    );
  XLXI_27_XLXI_90_FSize_sub0000_22_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_sub0000_22_XORF_19556,
      O => XLXI_27_XLXI_90_FSize_sub0000(22)
    );
  XLXI_27_XLXI_90_FSize_sub0000_22_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X49Y70"
    )
    port map (
      I0 => XLXI_27_XLXI_90_FSize_sub0000_22_CYINIT_19555,
      I1 => XLXI_27_XLXI_90_Msub_FSize_sub0000_lut(22),
      O => XLXI_27_XLXI_90_FSize_sub0000_22_XORF_19556
    );
  XLXI_27_XLXI_90_FSize_sub0000_22_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X49Y70"
    )
    port map (
      IA => XLXI_27_XLXI_90_FSize_sub0000_22_LOGIC_ONE_19536,
      IB => XLXI_27_XLXI_90_FSize_sub0000_22_CYINIT_19555,
      SEL => XLXI_27_XLXI_90_FSize_sub0000_22_CYSELF_19542,
      O => XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_22_Q
    );
  XLXI_27_XLXI_90_FSize_sub0000_22_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X49Y70"
    )
    port map (
      IA => XLXI_27_XLXI_90_FSize_sub0000_22_LOGIC_ONE_19536,
      IB => XLXI_27_XLXI_90_FSize_sub0000_22_LOGIC_ONE_19536,
      SEL => XLXI_27_XLXI_90_FSize_sub0000_22_CYSELF_19542,
      O => XLXI_27_XLXI_90_FSize_sub0000_22_CYMUXF2_19537
    );
  XLXI_27_XLXI_90_FSize_sub0000_22_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X49Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_21_Q,
      O => XLXI_27_XLXI_90_FSize_sub0000_22_CYINIT_19555
    );
  XLXI_27_XLXI_90_FSize_sub0000_22_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X49Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Msub_FSize_sub0000_lut(22),
      O => XLXI_27_XLXI_90_FSize_sub0000_22_CYSELF_19542
    );
  XLXI_27_XLXI_90_FSize_sub0000_22_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_sub0000_22_XORG_19544,
      O => XLXI_27_XLXI_90_FSize_sub0000(23)
    );
  XLXI_27_XLXI_90_FSize_sub0000_22_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X49Y70"
    )
    port map (
      I0 => XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_22_Q,
      I1 => XLXI_27_XLXI_90_Msub_FSize_sub0000_lut(23),
      O => XLXI_27_XLXI_90_FSize_sub0000_22_XORG_19544
    );
  XLXI_27_XLXI_90_FSize_sub0000_22_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_sub0000_22_CYMUXFAST_19541,
      O => XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_23_Q
    );
  XLXI_27_XLXI_90_FSize_sub0000_22_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X49Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_21_Q,
      O => XLXI_27_XLXI_90_FSize_sub0000_22_FASTCARRY_19539
    );
  XLXI_27_XLXI_90_FSize_sub0000_22_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X49Y70"
    )
    port map (
      I0 => XLXI_27_XLXI_90_FSize_sub0000_22_CYSELG_19527,
      I1 => XLXI_27_XLXI_90_FSize_sub0000_22_CYSELF_19542,
      O => XLXI_27_XLXI_90_FSize_sub0000_22_CYAND_19540
    );
  XLXI_27_XLXI_90_FSize_sub0000_22_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X49Y70"
    )
    port map (
      IA => XLXI_27_XLXI_90_FSize_sub0000_22_CYMUXG2_19538,
      IB => XLXI_27_XLXI_90_FSize_sub0000_22_FASTCARRY_19539,
      SEL => XLXI_27_XLXI_90_FSize_sub0000_22_CYAND_19540,
      O => XLXI_27_XLXI_90_FSize_sub0000_22_CYMUXFAST_19541
    );
  XLXI_27_XLXI_90_FSize_sub0000_22_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X49Y70"
    )
    port map (
      IA => XLXI_27_XLXI_90_FSize_sub0000_22_LOGIC_ONE_19536,
      IB => XLXI_27_XLXI_90_FSize_sub0000_22_CYMUXF2_19537,
      SEL => XLXI_27_XLXI_90_FSize_sub0000_22_CYSELG_19527,
      O => XLXI_27_XLXI_90_FSize_sub0000_22_CYMUXG2_19538
    );
  XLXI_27_XLXI_90_FSize_sub0000_22_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X49Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Msub_FSize_sub0000_lut(23),
      O => XLXI_27_XLXI_90_FSize_sub0000_22_CYSELG_19527
    );
  XLXI_27_XLXI_90_Msub_FSize_sub0000_lut_23_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X49Y70"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_FSize(23),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_Msub_FSize_sub0000_lut(23)
    );
  XLXI_27_XLXI_90_FSize_sub0000_24_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X49Y71"
    )
    port map (
      O => XLXI_27_XLXI_90_FSize_sub0000_24_LOGIC_ONE_19574
    );
  XLXI_27_XLXI_90_FSize_sub0000_24_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_sub0000_24_XORF_19594,
      O => XLXI_27_XLXI_90_FSize_sub0000(24)
    );
  XLXI_27_XLXI_90_FSize_sub0000_24_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X49Y71"
    )
    port map (
      I0 => XLXI_27_XLXI_90_FSize_sub0000_24_CYINIT_19593,
      I1 => XLXI_27_XLXI_90_Msub_FSize_sub0000_lut(24),
      O => XLXI_27_XLXI_90_FSize_sub0000_24_XORF_19594
    );
  XLXI_27_XLXI_90_FSize_sub0000_24_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X49Y71"
    )
    port map (
      IA => XLXI_27_XLXI_90_FSize_sub0000_24_LOGIC_ONE_19574,
      IB => XLXI_27_XLXI_90_FSize_sub0000_24_CYINIT_19593,
      SEL => XLXI_27_XLXI_90_FSize_sub0000_24_CYSELF_19580,
      O => XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_24_Q
    );
  XLXI_27_XLXI_90_FSize_sub0000_24_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X49Y71"
    )
    port map (
      IA => XLXI_27_XLXI_90_FSize_sub0000_24_LOGIC_ONE_19574,
      IB => XLXI_27_XLXI_90_FSize_sub0000_24_LOGIC_ONE_19574,
      SEL => XLXI_27_XLXI_90_FSize_sub0000_24_CYSELF_19580,
      O => XLXI_27_XLXI_90_FSize_sub0000_24_CYMUXF2_19575
    );
  XLXI_27_XLXI_90_FSize_sub0000_24_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X49Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_23_Q,
      O => XLXI_27_XLXI_90_FSize_sub0000_24_CYINIT_19593
    );
  XLXI_27_XLXI_90_FSize_sub0000_24_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X49Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Msub_FSize_sub0000_lut(24),
      O => XLXI_27_XLXI_90_FSize_sub0000_24_CYSELF_19580
    );
  XLXI_27_XLXI_90_FSize_sub0000_24_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_sub0000_24_XORG_19582,
      O => XLXI_27_XLXI_90_FSize_sub0000(25)
    );
  XLXI_27_XLXI_90_FSize_sub0000_24_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X49Y71"
    )
    port map (
      I0 => XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_24_Q,
      I1 => XLXI_27_XLXI_90_Msub_FSize_sub0000_lut(25),
      O => XLXI_27_XLXI_90_FSize_sub0000_24_XORG_19582
    );
  XLXI_27_XLXI_90_FSize_sub0000_24_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_sub0000_24_CYMUXFAST_19579,
      O => XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_25_Q
    );
  XLXI_27_XLXI_90_FSize_sub0000_24_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X49Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_23_Q,
      O => XLXI_27_XLXI_90_FSize_sub0000_24_FASTCARRY_19577
    );
  XLXI_27_XLXI_90_FSize_sub0000_24_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X49Y71"
    )
    port map (
      I0 => XLXI_27_XLXI_90_FSize_sub0000_24_CYSELG_19565,
      I1 => XLXI_27_XLXI_90_FSize_sub0000_24_CYSELF_19580,
      O => XLXI_27_XLXI_90_FSize_sub0000_24_CYAND_19578
    );
  XLXI_27_XLXI_90_FSize_sub0000_24_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X49Y71"
    )
    port map (
      IA => XLXI_27_XLXI_90_FSize_sub0000_24_CYMUXG2_19576,
      IB => XLXI_27_XLXI_90_FSize_sub0000_24_FASTCARRY_19577,
      SEL => XLXI_27_XLXI_90_FSize_sub0000_24_CYAND_19578,
      O => XLXI_27_XLXI_90_FSize_sub0000_24_CYMUXFAST_19579
    );
  XLXI_27_XLXI_90_FSize_sub0000_24_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X49Y71"
    )
    port map (
      IA => XLXI_27_XLXI_90_FSize_sub0000_24_LOGIC_ONE_19574,
      IB => XLXI_27_XLXI_90_FSize_sub0000_24_CYMUXF2_19575,
      SEL => XLXI_27_XLXI_90_FSize_sub0000_24_CYSELG_19565,
      O => XLXI_27_XLXI_90_FSize_sub0000_24_CYMUXG2_19576
    );
  XLXI_27_XLXI_90_FSize_sub0000_24_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X49Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Msub_FSize_sub0000_lut(25),
      O => XLXI_27_XLXI_90_FSize_sub0000_24_CYSELG_19565
    );
  XLXI_27_XLXI_90_Msub_FSize_sub0000_lut_25_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X49Y71"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_90_FSize(25),
      O => XLXI_27_XLXI_90_Msub_FSize_sub0000_lut(25)
    );
  XLXI_27_XLXI_90_FSize_sub0000_26_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X49Y72"
    )
    port map (
      O => XLXI_27_XLXI_90_FSize_sub0000_26_LOGIC_ONE_19612
    );
  XLXI_27_XLXI_90_FSize_sub0000_26_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_sub0000_26_XORF_19632,
      O => XLXI_27_XLXI_90_FSize_sub0000(26)
    );
  XLXI_27_XLXI_90_FSize_sub0000_26_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X49Y72"
    )
    port map (
      I0 => XLXI_27_XLXI_90_FSize_sub0000_26_CYINIT_19631,
      I1 => XLXI_27_XLXI_90_Msub_FSize_sub0000_lut(26),
      O => XLXI_27_XLXI_90_FSize_sub0000_26_XORF_19632
    );
  XLXI_27_XLXI_90_FSize_sub0000_26_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X49Y72"
    )
    port map (
      IA => XLXI_27_XLXI_90_FSize_sub0000_26_LOGIC_ONE_19612,
      IB => XLXI_27_XLXI_90_FSize_sub0000_26_CYINIT_19631,
      SEL => XLXI_27_XLXI_90_FSize_sub0000_26_CYSELF_19618,
      O => XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_26_Q
    );
  XLXI_27_XLXI_90_FSize_sub0000_26_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X49Y72"
    )
    port map (
      IA => XLXI_27_XLXI_90_FSize_sub0000_26_LOGIC_ONE_19612,
      IB => XLXI_27_XLXI_90_FSize_sub0000_26_LOGIC_ONE_19612,
      SEL => XLXI_27_XLXI_90_FSize_sub0000_26_CYSELF_19618,
      O => XLXI_27_XLXI_90_FSize_sub0000_26_CYMUXF2_19613
    );
  XLXI_27_XLXI_90_FSize_sub0000_26_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X49Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_25_Q,
      O => XLXI_27_XLXI_90_FSize_sub0000_26_CYINIT_19631
    );
  XLXI_27_XLXI_90_FSize_sub0000_26_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X49Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Msub_FSize_sub0000_lut(26),
      O => XLXI_27_XLXI_90_FSize_sub0000_26_CYSELF_19618
    );
  XLXI_27_XLXI_90_FSize_sub0000_26_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_sub0000_26_XORG_19620,
      O => XLXI_27_XLXI_90_FSize_sub0000(27)
    );
  XLXI_27_XLXI_90_FSize_sub0000_26_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X49Y72"
    )
    port map (
      I0 => XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_26_Q,
      I1 => XLXI_27_XLXI_90_Msub_FSize_sub0000_lut(27),
      O => XLXI_27_XLXI_90_FSize_sub0000_26_XORG_19620
    );
  XLXI_27_XLXI_90_FSize_sub0000_26_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_sub0000_26_CYMUXFAST_19617,
      O => XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_27_Q
    );
  XLXI_27_XLXI_90_FSize_sub0000_26_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X49Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_25_Q,
      O => XLXI_27_XLXI_90_FSize_sub0000_26_FASTCARRY_19615
    );
  XLXI_27_XLXI_90_FSize_sub0000_26_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X49Y72"
    )
    port map (
      I0 => XLXI_27_XLXI_90_FSize_sub0000_26_CYSELG_19603,
      I1 => XLXI_27_XLXI_90_FSize_sub0000_26_CYSELF_19618,
      O => XLXI_27_XLXI_90_FSize_sub0000_26_CYAND_19616
    );
  XLXI_27_XLXI_90_FSize_sub0000_26_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X49Y72"
    )
    port map (
      IA => XLXI_27_XLXI_90_FSize_sub0000_26_CYMUXG2_19614,
      IB => XLXI_27_XLXI_90_FSize_sub0000_26_FASTCARRY_19615,
      SEL => XLXI_27_XLXI_90_FSize_sub0000_26_CYAND_19616,
      O => XLXI_27_XLXI_90_FSize_sub0000_26_CYMUXFAST_19617
    );
  XLXI_27_XLXI_90_FSize_sub0000_26_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X49Y72"
    )
    port map (
      IA => XLXI_27_XLXI_90_FSize_sub0000_26_LOGIC_ONE_19612,
      IB => XLXI_27_XLXI_90_FSize_sub0000_26_CYMUXF2_19613,
      SEL => XLXI_27_XLXI_90_FSize_sub0000_26_CYSELG_19603,
      O => XLXI_27_XLXI_90_FSize_sub0000_26_CYMUXG2_19614
    );
  XLXI_27_XLXI_90_FSize_sub0000_26_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X49Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Msub_FSize_sub0000_lut(27),
      O => XLXI_27_XLXI_90_FSize_sub0000_26_CYSELG_19603
    );
  XLXI_27_XLXI_90_Msub_FSize_sub0000_lut_27_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X49Y72"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_90_FSize(27),
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_Msub_FSize_sub0000_lut(27)
    );
  XLXI_27_XLXI_90_FSize_sub0000_28_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X49Y73"
    )
    port map (
      O => XLXI_27_XLXI_90_FSize_sub0000_28_LOGIC_ONE_19650
    );
  XLXI_27_XLXI_90_FSize_sub0000_28_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_sub0000_28_XORF_19670,
      O => XLXI_27_XLXI_90_FSize_sub0000(28)
    );
  XLXI_27_XLXI_90_FSize_sub0000_28_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X49Y73"
    )
    port map (
      I0 => XLXI_27_XLXI_90_FSize_sub0000_28_CYINIT_19669,
      I1 => XLXI_27_XLXI_90_Msub_FSize_sub0000_lut(28),
      O => XLXI_27_XLXI_90_FSize_sub0000_28_XORF_19670
    );
  XLXI_27_XLXI_90_FSize_sub0000_28_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X49Y73"
    )
    port map (
      IA => XLXI_27_XLXI_90_FSize_sub0000_28_LOGIC_ONE_19650,
      IB => XLXI_27_XLXI_90_FSize_sub0000_28_CYINIT_19669,
      SEL => XLXI_27_XLXI_90_FSize_sub0000_28_CYSELF_19656,
      O => XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_28_Q
    );
  XLXI_27_XLXI_90_FSize_sub0000_28_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X49Y73"
    )
    port map (
      IA => XLXI_27_XLXI_90_FSize_sub0000_28_LOGIC_ONE_19650,
      IB => XLXI_27_XLXI_90_FSize_sub0000_28_LOGIC_ONE_19650,
      SEL => XLXI_27_XLXI_90_FSize_sub0000_28_CYSELF_19656,
      O => XLXI_27_XLXI_90_FSize_sub0000_28_CYMUXF2_19651
    );
  XLXI_27_XLXI_90_FSize_sub0000_28_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X49Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_27_Q,
      O => XLXI_27_XLXI_90_FSize_sub0000_28_CYINIT_19669
    );
  XLXI_27_XLXI_90_FSize_sub0000_28_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X49Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Msub_FSize_sub0000_lut(28),
      O => XLXI_27_XLXI_90_FSize_sub0000_28_CYSELF_19656
    );
  XLXI_27_XLXI_90_FSize_sub0000_28_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_sub0000_28_XORG_19658,
      O => XLXI_27_XLXI_90_FSize_sub0000(29)
    );
  XLXI_27_XLXI_90_FSize_sub0000_28_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X49Y73"
    )
    port map (
      I0 => XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_28_Q,
      I1 => XLXI_27_XLXI_90_Msub_FSize_sub0000_lut(29),
      O => XLXI_27_XLXI_90_FSize_sub0000_28_XORG_19658
    );
  XLXI_27_XLXI_90_FSize_sub0000_28_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X49Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_27_Q,
      O => XLXI_27_XLXI_90_FSize_sub0000_28_FASTCARRY_19653
    );
  XLXI_27_XLXI_90_FSize_sub0000_28_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X49Y73"
    )
    port map (
      I0 => XLXI_27_XLXI_90_FSize_sub0000_28_CYSELG_19641,
      I1 => XLXI_27_XLXI_90_FSize_sub0000_28_CYSELF_19656,
      O => XLXI_27_XLXI_90_FSize_sub0000_28_CYAND_19654
    );
  XLXI_27_XLXI_90_FSize_sub0000_28_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X49Y73"
    )
    port map (
      IA => XLXI_27_XLXI_90_FSize_sub0000_28_CYMUXG2_19652,
      IB => XLXI_27_XLXI_90_FSize_sub0000_28_FASTCARRY_19653,
      SEL => XLXI_27_XLXI_90_FSize_sub0000_28_CYAND_19654,
      O => XLXI_27_XLXI_90_FSize_sub0000_28_CYMUXFAST_19655
    );
  XLXI_27_XLXI_90_FSize_sub0000_28_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X49Y73"
    )
    port map (
      IA => XLXI_27_XLXI_90_FSize_sub0000_28_LOGIC_ONE_19650,
      IB => XLXI_27_XLXI_90_FSize_sub0000_28_CYMUXF2_19651,
      SEL => XLXI_27_XLXI_90_FSize_sub0000_28_CYSELG_19641,
      O => XLXI_27_XLXI_90_FSize_sub0000_28_CYMUXG2_19652
    );
  XLXI_27_XLXI_90_FSize_sub0000_28_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X49Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Msub_FSize_sub0000_lut(29),
      O => XLXI_27_XLXI_90_FSize_sub0000_28_CYSELG_19641
    );
  XLXI_27_XLXI_90_Msub_FSize_sub0000_lut_29_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X49Y73"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_90_FSize(29),
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_Msub_FSize_sub0000_lut(29)
    );
  XLXI_27_XLXI_90_FSize_sub0000_30_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X49Y74"
    )
    port map (
      O => XLXI_27_XLXI_90_FSize_sub0000_30_LOGIC_ONE_19700
    );
  XLXI_27_XLXI_90_FSize_sub0000_30_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_sub0000_30_XORF_19701,
      O => XLXI_27_XLXI_90_FSize_sub0000(30)
    );
  XLXI_27_XLXI_90_FSize_sub0000_30_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X49Y74"
    )
    port map (
      I0 => XLXI_27_XLXI_90_FSize_sub0000_30_CYINIT_19699,
      I1 => XLXI_27_XLXI_90_Msub_FSize_sub0000_lut(30),
      O => XLXI_27_XLXI_90_FSize_sub0000_30_XORF_19701
    );
  XLXI_27_XLXI_90_FSize_sub0000_30_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X49Y74"
    )
    port map (
      IA => XLXI_27_XLXI_90_FSize_sub0000_30_LOGIC_ONE_19700,
      IB => XLXI_27_XLXI_90_FSize_sub0000_30_CYINIT_19699,
      SEL => XLXI_27_XLXI_90_FSize_sub0000_30_CYSELF_19690,
      O => XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_30_Q
    );
  XLXI_27_XLXI_90_FSize_sub0000_30_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X49Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_sub0000_28_CYMUXFAST_19655,
      O => XLXI_27_XLXI_90_FSize_sub0000_30_CYINIT_19699
    );
  XLXI_27_XLXI_90_FSize_sub0000_30_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X49Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Msub_FSize_sub0000_lut(30),
      O => XLXI_27_XLXI_90_FSize_sub0000_30_CYSELF_19690
    );
  XLXI_27_XLXI_90_FSize_sub0000_30_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_sub0000_30_XORG_19687,
      O => XLXI_27_XLXI_90_FSize_sub0000(31)
    );
  XLXI_27_XLXI_90_FSize_sub0000_30_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X49Y74"
    )
    port map (
      I0 => XLXI_27_XLXI_90_Msub_FSize_sub0000_cy_30_Q,
      I1 => XLXI_27_XLXI_90_Msub_FSize_sub0000_lut(31),
      O => XLXI_27_XLXI_90_FSize_sub0000_30_XORG_19687
    );
  XLXI_27_XLXI_90_Msub_FSize_sub0000_lut_31_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X49Y74"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_90_FSize(31),
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_Msub_FSize_sub0000_lut(31)
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X39Y71"
    )
    port map (
      O => XLXI_27_XLXI_86_XLXI_1_theCnt_0_LOGIC_ZERO_19725
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_0_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X39Y71"
    )
    port map (
      O => XLXI_27_XLXI_86_XLXI_1_theCnt_0_LOGIC_ONE_19748
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X39Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_theCnt_0_XORF_19749,
      O => XLXI_27_XLXI_86_XLXI_1_theCnt_0_DXMUX_19751
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X39Y71"
    )
    port map (
      I0 => XLXI_27_XLXI_86_XLXI_1_theCnt_0_CYINIT_19747,
      I1 => XLXI_27_XLXI_86_XLXI_1_Mcount_theCnt_lut(0),
      O => XLXI_27_XLXI_86_XLXI_1_theCnt_0_XORF_19749
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X39Y71"
    )
    port map (
      IA => XLXI_27_XLXI_86_XLXI_1_theCnt_0_LOGIC_ONE_19748,
      IB => XLXI_27_XLXI_86_XLXI_1_theCnt_0_CYINIT_19747,
      SEL => XLXI_27_XLXI_86_XLXI_1_theCnt_0_CYSELF_19738,
      O => XLXI_27_XLXI_86_XLXI_1_Mcount_theCnt_cy_0_Q
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X39Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_theCnt_0_BXINV_19736,
      O => XLXI_27_XLXI_86_XLXI_1_theCnt_0_CYINIT_19747
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X39Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_Mcount_theCnt_lut(0),
      O => XLXI_27_XLXI_86_XLXI_1_theCnt_0_CYSELF_19738
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => XLXI_27_XLXI_86_XLXI_1_theCnt_0_BXINV_19736
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X39Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_theCnt_0_XORG_19728,
      O => XLXI_27_XLXI_86_XLXI_1_theCnt_0_DYMUX_19730
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X39Y71"
    )
    port map (
      I0 => XLXI_27_XLXI_86_XLXI_1_Mcount_theCnt_cy_0_Q,
      I1 => XLXI_27_XLXI_86_XLXI_1_theCnt_0_G,
      O => XLXI_27_XLXI_86_XLXI_1_theCnt_0_XORG_19728
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_theCnt_0_CYMUXG_19727,
      O => XLXI_27_XLXI_86_XLXI_1_Mcount_theCnt_cy_1_Q
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X39Y71"
    )
    port map (
      IA => XLXI_27_XLXI_86_XLXI_1_theCnt_0_LOGIC_ZERO_19725,
      IB => XLXI_27_XLXI_86_XLXI_1_Mcount_theCnt_cy_0_Q,
      SEL => XLXI_27_XLXI_86_XLXI_1_theCnt_0_CYSELG_19716,
      O => XLXI_27_XLXI_86_XLXI_1_theCnt_0_CYMUXG_19727
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X39Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_theCnt_0_G,
      O => XLXI_27_XLXI_86_XLXI_1_theCnt_0_CYSELG_19716
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_theCnt_or0000_0,
      O => XLXI_27_XLXI_86_XLXI_1_theCnt_0_SRINV_19714
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_86_XLXI_1_theCnt_0_CLKINV_19713
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_theCnt_or0001_0,
      O => XLXI_27_XLXI_86_XLXI_1_theCnt_0_CEINV_19712
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_2_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X39Y72"
    )
    port map (
      O => XLXI_27_XLXI_86_XLXI_1_theCnt_2_LOGIC_ZERO_19779
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X39Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_theCnt_2_XORF_19805,
      O => XLXI_27_XLXI_86_XLXI_1_theCnt_2_DXMUX_19807
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X39Y72"
    )
    port map (
      I0 => XLXI_27_XLXI_86_XLXI_1_theCnt_2_CYINIT_19804,
      I1 => XLXI_27_XLXI_86_XLXI_1_theCnt_2_F,
      O => XLXI_27_XLXI_86_XLXI_1_theCnt_2_XORF_19805
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X39Y72"
    )
    port map (
      IA => XLXI_27_XLXI_86_XLXI_1_theCnt_2_LOGIC_ZERO_19779,
      IB => XLXI_27_XLXI_86_XLXI_1_theCnt_2_CYINIT_19804,
      SEL => XLXI_27_XLXI_86_XLXI_1_theCnt_2_CYSELF_19785,
      O => XLXI_27_XLXI_86_XLXI_1_Mcount_theCnt_cy_2_Q
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y72"
    )
    port map (
      IA => XLXI_27_XLXI_86_XLXI_1_theCnt_2_LOGIC_ZERO_19779,
      IB => XLXI_27_XLXI_86_XLXI_1_theCnt_2_LOGIC_ZERO_19779,
      SEL => XLXI_27_XLXI_86_XLXI_1_theCnt_2_CYSELF_19785,
      O => XLXI_27_XLXI_86_XLXI_1_theCnt_2_CYMUXF2_19780
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X39Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_Mcount_theCnt_cy_1_Q,
      O => XLXI_27_XLXI_86_XLXI_1_theCnt_2_CYINIT_19804
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X39Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_theCnt_2_F,
      O => XLXI_27_XLXI_86_XLXI_1_theCnt_2_CYSELF_19785
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X39Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_theCnt_2_XORG_19787,
      O => XLXI_27_XLXI_86_XLXI_1_theCnt_2_DYMUX_19789
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X39Y72"
    )
    port map (
      I0 => XLXI_27_XLXI_86_XLXI_1_Mcount_theCnt_cy_2_Q,
      I1 => XLXI_27_XLXI_86_XLXI_1_theCnt_2_G,
      O => XLXI_27_XLXI_86_XLXI_1_theCnt_2_XORG_19787
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_theCnt_2_CYMUXFAST_19784,
      O => XLXI_27_XLXI_86_XLXI_1_Mcount_theCnt_cy_3_Q
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X39Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_Mcount_theCnt_cy_1_Q,
      O => XLXI_27_XLXI_86_XLXI_1_theCnt_2_FASTCARRY_19782
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X39Y72"
    )
    port map (
      I0 => XLXI_27_XLXI_86_XLXI_1_theCnt_2_CYSELG_19770,
      I1 => XLXI_27_XLXI_86_XLXI_1_theCnt_2_CYSELF_19785,
      O => XLXI_27_XLXI_86_XLXI_1_theCnt_2_CYAND_19783
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X39Y72"
    )
    port map (
      IA => XLXI_27_XLXI_86_XLXI_1_theCnt_2_CYMUXG2_19781,
      IB => XLXI_27_XLXI_86_XLXI_1_theCnt_2_FASTCARRY_19782,
      SEL => XLXI_27_XLXI_86_XLXI_1_theCnt_2_CYAND_19783,
      O => XLXI_27_XLXI_86_XLXI_1_theCnt_2_CYMUXFAST_19784
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y72"
    )
    port map (
      IA => XLXI_27_XLXI_86_XLXI_1_theCnt_2_LOGIC_ZERO_19779,
      IB => XLXI_27_XLXI_86_XLXI_1_theCnt_2_CYMUXF2_19780,
      SEL => XLXI_27_XLXI_86_XLXI_1_theCnt_2_CYSELG_19770,
      O => XLXI_27_XLXI_86_XLXI_1_theCnt_2_CYMUXG2_19781
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X39Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_theCnt_2_G,
      O => XLXI_27_XLXI_86_XLXI_1_theCnt_2_CYSELG_19770
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_theCnt_or0000_0,
      O => XLXI_27_XLXI_86_XLXI_1_theCnt_2_SRINV_19768
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_86_XLXI_1_theCnt_2_CLKINV_19767
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_theCnt_or0001_0,
      O => XLXI_27_XLXI_86_XLXI_1_theCnt_2_CEINV_19766
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X39Y73"
    )
    port map (
      O => XLXI_27_XLXI_86_XLXI_1_theCnt_4_LOGIC_ZERO_19835
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X39Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_theCnt_4_XORF_19861,
      O => XLXI_27_XLXI_86_XLXI_1_theCnt_4_DXMUX_19863
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X39Y73"
    )
    port map (
      I0 => XLXI_27_XLXI_86_XLXI_1_theCnt_4_CYINIT_19860,
      I1 => XLXI_27_XLXI_86_XLXI_1_theCnt_4_F,
      O => XLXI_27_XLXI_86_XLXI_1_theCnt_4_XORF_19861
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X39Y73"
    )
    port map (
      IA => XLXI_27_XLXI_86_XLXI_1_theCnt_4_LOGIC_ZERO_19835,
      IB => XLXI_27_XLXI_86_XLXI_1_theCnt_4_CYINIT_19860,
      SEL => XLXI_27_XLXI_86_XLXI_1_theCnt_4_CYSELF_19841,
      O => XLXI_27_XLXI_86_XLXI_1_Mcount_theCnt_cy_4_Q
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y73"
    )
    port map (
      IA => XLXI_27_XLXI_86_XLXI_1_theCnt_4_LOGIC_ZERO_19835,
      IB => XLXI_27_XLXI_86_XLXI_1_theCnt_4_LOGIC_ZERO_19835,
      SEL => XLXI_27_XLXI_86_XLXI_1_theCnt_4_CYSELF_19841,
      O => XLXI_27_XLXI_86_XLXI_1_theCnt_4_CYMUXF2_19836
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X39Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_Mcount_theCnt_cy_3_Q,
      O => XLXI_27_XLXI_86_XLXI_1_theCnt_4_CYINIT_19860
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X39Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_theCnt_4_F,
      O => XLXI_27_XLXI_86_XLXI_1_theCnt_4_CYSELF_19841
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X39Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_theCnt_4_XORG_19843,
      O => XLXI_27_XLXI_86_XLXI_1_theCnt_4_DYMUX_19845
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X39Y73"
    )
    port map (
      I0 => XLXI_27_XLXI_86_XLXI_1_Mcount_theCnt_cy_4_Q,
      I1 => XLXI_27_XLXI_86_XLXI_1_theCnt_4_G,
      O => XLXI_27_XLXI_86_XLXI_1_theCnt_4_XORG_19843
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_theCnt_4_CYMUXFAST_19840,
      O => XLXI_27_XLXI_86_XLXI_1_Mcount_theCnt_cy_5_Q
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X39Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_Mcount_theCnt_cy_3_Q,
      O => XLXI_27_XLXI_86_XLXI_1_theCnt_4_FASTCARRY_19838
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X39Y73"
    )
    port map (
      I0 => XLXI_27_XLXI_86_XLXI_1_theCnt_4_CYSELG_19826,
      I1 => XLXI_27_XLXI_86_XLXI_1_theCnt_4_CYSELF_19841,
      O => XLXI_27_XLXI_86_XLXI_1_theCnt_4_CYAND_19839
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X39Y73"
    )
    port map (
      IA => XLXI_27_XLXI_86_XLXI_1_theCnt_4_CYMUXG2_19837,
      IB => XLXI_27_XLXI_86_XLXI_1_theCnt_4_FASTCARRY_19838,
      SEL => XLXI_27_XLXI_86_XLXI_1_theCnt_4_CYAND_19839,
      O => XLXI_27_XLXI_86_XLXI_1_theCnt_4_CYMUXFAST_19840
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y73"
    )
    port map (
      IA => XLXI_27_XLXI_86_XLXI_1_theCnt_4_LOGIC_ZERO_19835,
      IB => XLXI_27_XLXI_86_XLXI_1_theCnt_4_CYMUXF2_19836,
      SEL => XLXI_27_XLXI_86_XLXI_1_theCnt_4_CYSELG_19826,
      O => XLXI_27_XLXI_86_XLXI_1_theCnt_4_CYMUXG2_19837
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X39Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_theCnt_4_G,
      O => XLXI_27_XLXI_86_XLXI_1_theCnt_4_CYSELG_19826
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_4_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_theCnt_or0000_0,
      O => XLXI_27_XLXI_86_XLXI_1_theCnt_4_SRINV_19824
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_86_XLXI_1_theCnt_4_CLKINV_19823
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_theCnt_or0001_0,
      O => XLXI_27_XLXI_86_XLXI_1_theCnt_4_CEINV_19822
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X39Y74"
    )
    port map (
      O => XLXI_27_XLXI_86_XLXI_1_theCnt_6_LOGIC_ZERO_19891
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X39Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_theCnt_6_XORF_19917,
      O => XLXI_27_XLXI_86_XLXI_1_theCnt_6_DXMUX_19919
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X39Y74"
    )
    port map (
      I0 => XLXI_27_XLXI_86_XLXI_1_theCnt_6_CYINIT_19916,
      I1 => XLXI_27_XLXI_86_XLXI_1_theCnt_6_F,
      O => XLXI_27_XLXI_86_XLXI_1_theCnt_6_XORF_19917
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X39Y74"
    )
    port map (
      IA => XLXI_27_XLXI_86_XLXI_1_theCnt_6_LOGIC_ZERO_19891,
      IB => XLXI_27_XLXI_86_XLXI_1_theCnt_6_CYINIT_19916,
      SEL => XLXI_27_XLXI_86_XLXI_1_theCnt_6_CYSELF_19897,
      O => XLXI_27_XLXI_86_XLXI_1_Mcount_theCnt_cy_6_Q
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y74"
    )
    port map (
      IA => XLXI_27_XLXI_86_XLXI_1_theCnt_6_LOGIC_ZERO_19891,
      IB => XLXI_27_XLXI_86_XLXI_1_theCnt_6_LOGIC_ZERO_19891,
      SEL => XLXI_27_XLXI_86_XLXI_1_theCnt_6_CYSELF_19897,
      O => XLXI_27_XLXI_86_XLXI_1_theCnt_6_CYMUXF2_19892
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X39Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_Mcount_theCnt_cy_5_Q,
      O => XLXI_27_XLXI_86_XLXI_1_theCnt_6_CYINIT_19916
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X39Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_theCnt_6_F,
      O => XLXI_27_XLXI_86_XLXI_1_theCnt_6_CYSELF_19897
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X39Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_theCnt_6_XORG_19899,
      O => XLXI_27_XLXI_86_XLXI_1_theCnt_6_DYMUX_19901
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X39Y74"
    )
    port map (
      I0 => XLXI_27_XLXI_86_XLXI_1_Mcount_theCnt_cy_6_Q,
      I1 => XLXI_27_XLXI_86_XLXI_1_theCnt_6_G,
      O => XLXI_27_XLXI_86_XLXI_1_theCnt_6_XORG_19899
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X39Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_Mcount_theCnt_cy_5_Q,
      O => XLXI_27_XLXI_86_XLXI_1_theCnt_6_FASTCARRY_19894
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X39Y74"
    )
    port map (
      I0 => XLXI_27_XLXI_86_XLXI_1_theCnt_6_CYSELG_19882,
      I1 => XLXI_27_XLXI_86_XLXI_1_theCnt_6_CYSELF_19897,
      O => XLXI_27_XLXI_86_XLXI_1_theCnt_6_CYAND_19895
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X39Y74"
    )
    port map (
      IA => XLXI_27_XLXI_86_XLXI_1_theCnt_6_CYMUXG2_19893,
      IB => XLXI_27_XLXI_86_XLXI_1_theCnt_6_FASTCARRY_19894,
      SEL => XLXI_27_XLXI_86_XLXI_1_theCnt_6_CYAND_19895,
      O => XLXI_27_XLXI_86_XLXI_1_theCnt_6_CYMUXFAST_19896
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y74"
    )
    port map (
      IA => XLXI_27_XLXI_86_XLXI_1_theCnt_6_LOGIC_ZERO_19891,
      IB => XLXI_27_XLXI_86_XLXI_1_theCnt_6_CYMUXF2_19892,
      SEL => XLXI_27_XLXI_86_XLXI_1_theCnt_6_CYSELG_19882,
      O => XLXI_27_XLXI_86_XLXI_1_theCnt_6_CYMUXG2_19893
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X39Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_theCnt_6_G,
      O => XLXI_27_XLXI_86_XLXI_1_theCnt_6_CYSELG_19882
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_6_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_theCnt_or0000_0,
      O => XLXI_27_XLXI_86_XLXI_1_theCnt_6_SRINV_19880
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_86_XLXI_1_theCnt_6_CLKINV_19879
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_theCnt_or0001_0,
      O => XLXI_27_XLXI_86_XLXI_1_theCnt_6_CEINV_19878
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X39Y75"
    )
    port map (
      O => XLXI_27_XLXI_86_XLXI_1_theCnt_8_LOGIC_ZERO_19965
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X39Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_theCnt_8_XORF_19966,
      O => XLXI_27_XLXI_86_XLXI_1_theCnt_8_DXMUX_19968
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X39Y75"
    )
    port map (
      I0 => XLXI_27_XLXI_86_XLXI_1_theCnt_8_CYINIT_19964,
      I1 => XLXI_27_XLXI_86_XLXI_1_theCnt_8_F,
      O => XLXI_27_XLXI_86_XLXI_1_theCnt_8_XORF_19966
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X39Y75"
    )
    port map (
      IA => XLXI_27_XLXI_86_XLXI_1_theCnt_8_LOGIC_ZERO_19965,
      IB => XLXI_27_XLXI_86_XLXI_1_theCnt_8_CYINIT_19964,
      SEL => XLXI_27_XLXI_86_XLXI_1_theCnt_8_CYSELF_19955,
      O => XLXI_27_XLXI_86_XLXI_1_Mcount_theCnt_cy_8_Q
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X39Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_theCnt_6_CYMUXFAST_19896,
      O => XLXI_27_XLXI_86_XLXI_1_theCnt_8_CYINIT_19964
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X39Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_theCnt_8_F,
      O => XLXI_27_XLXI_86_XLXI_1_theCnt_8_CYSELF_19955
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X39Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_theCnt_8_XORG_19946,
      O => XLXI_27_XLXI_86_XLXI_1_theCnt_8_DYMUX_19948
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X39Y75"
    )
    port map (
      I0 => XLXI_27_XLXI_86_XLXI_1_Mcount_theCnt_cy_8_Q,
      I1 => XLXI_27_XLXI_86_XLXI_1_theCnt_9_rt_19943,
      O => XLXI_27_XLXI_86_XLXI_1_theCnt_8_XORG_19946
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_8_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_theCnt_or0000_0,
      O => XLXI_27_XLXI_86_XLXI_1_theCnt_8_SRINV_19935
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_86_XLXI_1_theCnt_8_CLKINV_19934
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_8_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_theCnt_or0001_0,
      O => XLXI_27_XLXI_86_XLXI_1_theCnt_8_CEINV_19933
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_9_rt : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X39Y75"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_86_XLXI_1_theCnt(9),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_27_XLXI_86_XLXI_1_theCnt_9_rt_19943
    );
  XLXI_27_XLXI_90_cnt512_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X45Y50"
    )
    port map (
      O => XLXI_27_XLXI_90_cnt512_0_LOGIC_ZERO_19996
    );
  XLXI_27_XLXI_90_cnt512_0_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X45Y50"
    )
    port map (
      O => XLXI_27_XLXI_90_cnt512_0_LOGIC_ONE_20019
    );
  XLXI_27_XLXI_90_cnt512_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_cnt512_0_XORF_20020,
      O => XLXI_27_XLXI_90_cnt512_0_DXMUX_20022
    );
  XLXI_27_XLXI_90_cnt512_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X45Y50"
    )
    port map (
      I0 => XLXI_27_XLXI_90_cnt512_0_CYINIT_20018,
      I1 => XLXI_27_XLXI_90_Mcount_cnt512_lut(0),
      O => XLXI_27_XLXI_90_cnt512_0_XORF_20020
    );
  XLXI_27_XLXI_90_cnt512_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X45Y50"
    )
    port map (
      IA => XLXI_27_XLXI_90_cnt512_0_LOGIC_ONE_20019,
      IB => XLXI_27_XLXI_90_cnt512_0_CYINIT_20018,
      SEL => XLXI_27_XLXI_90_cnt512_0_CYSELF_20009,
      O => XLXI_27_XLXI_90_Mcount_cnt512_cy(0)
    );
  XLXI_27_XLXI_90_cnt512_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X45Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_cnt512_0_BXINV_20007,
      O => XLXI_27_XLXI_90_cnt512_0_CYINIT_20018
    );
  XLXI_27_XLXI_90_cnt512_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X45Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Mcount_cnt512_lut(0),
      O => XLXI_27_XLXI_90_cnt512_0_CYSELF_20009
    );
  XLXI_27_XLXI_90_cnt512_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => XLXI_27_XLXI_90_cnt512_0_BXINV_20007
    );
  XLXI_27_XLXI_90_cnt512_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_cnt512_0_XORG_19999,
      O => XLXI_27_XLXI_90_cnt512_0_DYMUX_20001
    );
  XLXI_27_XLXI_90_cnt512_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X45Y50"
    )
    port map (
      I0 => XLXI_27_XLXI_90_Mcount_cnt512_cy(0),
      I1 => XLXI_27_XLXI_90_cnt512_0_G,
      O => XLXI_27_XLXI_90_cnt512_0_XORG_19999
    );
  XLXI_27_XLXI_90_cnt512_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_cnt512_0_CYMUXG_19998,
      O => XLXI_27_XLXI_90_Mcount_cnt512_cy(1)
    );
  XLXI_27_XLXI_90_cnt512_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X45Y50"
    )
    port map (
      IA => XLXI_27_XLXI_90_cnt512_0_LOGIC_ZERO_19996,
      IB => XLXI_27_XLXI_90_Mcount_cnt512_cy(0),
      SEL => XLXI_27_XLXI_90_cnt512_0_CYSELG_19987,
      O => XLXI_27_XLXI_90_cnt512_0_CYMUXG_19998
    );
  XLXI_27_XLXI_90_cnt512_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X45Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_cnt512_0_G,
      O => XLXI_27_XLXI_90_cnt512_0_CYSELG_19987
    );
  XLXI_27_XLXI_90_cnt512_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_cnt512_or0000,
      O => XLXI_27_XLXI_90_cnt512_0_SRINV_19985
    );
  XLXI_27_XLXI_90_cnt512_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_cnt512_0_CLKINV_19984
    );
  XLXI_27_XLXI_90_cnt512_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_cnt512_and0000_0,
      O => XLXI_27_XLXI_90_cnt512_0_CEINV_19983
    );
  XLXI_27_XLXI_90_cnt512_2_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X45Y51"
    )
    port map (
      O => XLXI_27_XLXI_90_cnt512_2_LOGIC_ZERO_20050
    );
  XLXI_27_XLXI_90_cnt512_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_cnt512_2_XORF_20076,
      O => XLXI_27_XLXI_90_cnt512_2_DXMUX_20078
    );
  XLXI_27_XLXI_90_cnt512_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X45Y51"
    )
    port map (
      I0 => XLXI_27_XLXI_90_cnt512_2_CYINIT_20075,
      I1 => XLXI_27_XLXI_90_cnt512_2_F,
      O => XLXI_27_XLXI_90_cnt512_2_XORF_20076
    );
  XLXI_27_XLXI_90_cnt512_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X45Y51"
    )
    port map (
      IA => XLXI_27_XLXI_90_cnt512_2_LOGIC_ZERO_20050,
      IB => XLXI_27_XLXI_90_cnt512_2_CYINIT_20075,
      SEL => XLXI_27_XLXI_90_cnt512_2_CYSELF_20056,
      O => XLXI_27_XLXI_90_Mcount_cnt512_cy(2)
    );
  XLXI_27_XLXI_90_cnt512_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y51"
    )
    port map (
      IA => XLXI_27_XLXI_90_cnt512_2_LOGIC_ZERO_20050,
      IB => XLXI_27_XLXI_90_cnt512_2_LOGIC_ZERO_20050,
      SEL => XLXI_27_XLXI_90_cnt512_2_CYSELF_20056,
      O => XLXI_27_XLXI_90_cnt512_2_CYMUXF2_20051
    );
  XLXI_27_XLXI_90_cnt512_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X45Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Mcount_cnt512_cy(1),
      O => XLXI_27_XLXI_90_cnt512_2_CYINIT_20075
    );
  XLXI_27_XLXI_90_cnt512_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X45Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_cnt512_2_F,
      O => XLXI_27_XLXI_90_cnt512_2_CYSELF_20056
    );
  XLXI_27_XLXI_90_cnt512_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_cnt512_2_XORG_20058,
      O => XLXI_27_XLXI_90_cnt512_2_DYMUX_20060
    );
  XLXI_27_XLXI_90_cnt512_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X45Y51"
    )
    port map (
      I0 => XLXI_27_XLXI_90_Mcount_cnt512_cy(2),
      I1 => XLXI_27_XLXI_90_cnt512_2_G,
      O => XLXI_27_XLXI_90_cnt512_2_XORG_20058
    );
  XLXI_27_XLXI_90_cnt512_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_cnt512_2_CYMUXFAST_20055,
      O => XLXI_27_XLXI_90_Mcount_cnt512_cy(3)
    );
  XLXI_27_XLXI_90_cnt512_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X45Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Mcount_cnt512_cy(1),
      O => XLXI_27_XLXI_90_cnt512_2_FASTCARRY_20053
    );
  XLXI_27_XLXI_90_cnt512_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X45Y51"
    )
    port map (
      I0 => XLXI_27_XLXI_90_cnt512_2_CYSELG_20041,
      I1 => XLXI_27_XLXI_90_cnt512_2_CYSELF_20056,
      O => XLXI_27_XLXI_90_cnt512_2_CYAND_20054
    );
  XLXI_27_XLXI_90_cnt512_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X45Y51"
    )
    port map (
      IA => XLXI_27_XLXI_90_cnt512_2_CYMUXG2_20052,
      IB => XLXI_27_XLXI_90_cnt512_2_FASTCARRY_20053,
      SEL => XLXI_27_XLXI_90_cnt512_2_CYAND_20054,
      O => XLXI_27_XLXI_90_cnt512_2_CYMUXFAST_20055
    );
  XLXI_27_XLXI_90_cnt512_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y51"
    )
    port map (
      IA => XLXI_27_XLXI_90_cnt512_2_LOGIC_ZERO_20050,
      IB => XLXI_27_XLXI_90_cnt512_2_CYMUXF2_20051,
      SEL => XLXI_27_XLXI_90_cnt512_2_CYSELG_20041,
      O => XLXI_27_XLXI_90_cnt512_2_CYMUXG2_20052
    );
  XLXI_27_XLXI_90_cnt512_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X45Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_cnt512_2_G,
      O => XLXI_27_XLXI_90_cnt512_2_CYSELG_20041
    );
  XLXI_27_XLXI_90_cnt512_2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_cnt512_or0000,
      O => XLXI_27_XLXI_90_cnt512_2_SRINV_20039
    );
  XLXI_27_XLXI_90_cnt512_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_cnt512_2_CLKINV_20038
    );
  XLXI_27_XLXI_90_cnt512_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_cnt512_and0000_0,
      O => XLXI_27_XLXI_90_cnt512_2_CEINV_20037
    );
  XLXI_27_XLXI_90_cnt512_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X45Y52"
    )
    port map (
      O => XLXI_27_XLXI_90_cnt512_4_LOGIC_ZERO_20106
    );
  XLXI_27_XLXI_90_cnt512_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_cnt512_4_XORF_20132,
      O => XLXI_27_XLXI_90_cnt512_4_DXMUX_20134
    );
  XLXI_27_XLXI_90_cnt512_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X45Y52"
    )
    port map (
      I0 => XLXI_27_XLXI_90_cnt512_4_CYINIT_20131,
      I1 => XLXI_27_XLXI_90_cnt512_4_F,
      O => XLXI_27_XLXI_90_cnt512_4_XORF_20132
    );
  XLXI_27_XLXI_90_cnt512_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X45Y52"
    )
    port map (
      IA => XLXI_27_XLXI_90_cnt512_4_LOGIC_ZERO_20106,
      IB => XLXI_27_XLXI_90_cnt512_4_CYINIT_20131,
      SEL => XLXI_27_XLXI_90_cnt512_4_CYSELF_20112,
      O => XLXI_27_XLXI_90_Mcount_cnt512_cy(4)
    );
  XLXI_27_XLXI_90_cnt512_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y52"
    )
    port map (
      IA => XLXI_27_XLXI_90_cnt512_4_LOGIC_ZERO_20106,
      IB => XLXI_27_XLXI_90_cnt512_4_LOGIC_ZERO_20106,
      SEL => XLXI_27_XLXI_90_cnt512_4_CYSELF_20112,
      O => XLXI_27_XLXI_90_cnt512_4_CYMUXF2_20107
    );
  XLXI_27_XLXI_90_cnt512_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X45Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Mcount_cnt512_cy(3),
      O => XLXI_27_XLXI_90_cnt512_4_CYINIT_20131
    );
  XLXI_27_XLXI_90_cnt512_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X45Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_cnt512_4_F,
      O => XLXI_27_XLXI_90_cnt512_4_CYSELF_20112
    );
  XLXI_27_XLXI_90_cnt512_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_cnt512_4_XORG_20114,
      O => XLXI_27_XLXI_90_cnt512_4_DYMUX_20116
    );
  XLXI_27_XLXI_90_cnt512_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X45Y52"
    )
    port map (
      I0 => XLXI_27_XLXI_90_Mcount_cnt512_cy(4),
      I1 => XLXI_27_XLXI_90_cnt512_4_G,
      O => XLXI_27_XLXI_90_cnt512_4_XORG_20114
    );
  XLXI_27_XLXI_90_cnt512_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_cnt512_4_CYMUXFAST_20111,
      O => XLXI_27_XLXI_90_Mcount_cnt512_cy(5)
    );
  XLXI_27_XLXI_90_cnt512_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X45Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Mcount_cnt512_cy(3),
      O => XLXI_27_XLXI_90_cnt512_4_FASTCARRY_20109
    );
  XLXI_27_XLXI_90_cnt512_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X45Y52"
    )
    port map (
      I0 => XLXI_27_XLXI_90_cnt512_4_CYSELG_20097,
      I1 => XLXI_27_XLXI_90_cnt512_4_CYSELF_20112,
      O => XLXI_27_XLXI_90_cnt512_4_CYAND_20110
    );
  XLXI_27_XLXI_90_cnt512_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X45Y52"
    )
    port map (
      IA => XLXI_27_XLXI_90_cnt512_4_CYMUXG2_20108,
      IB => XLXI_27_XLXI_90_cnt512_4_FASTCARRY_20109,
      SEL => XLXI_27_XLXI_90_cnt512_4_CYAND_20110,
      O => XLXI_27_XLXI_90_cnt512_4_CYMUXFAST_20111
    );
  XLXI_27_XLXI_90_cnt512_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y52"
    )
    port map (
      IA => XLXI_27_XLXI_90_cnt512_4_LOGIC_ZERO_20106,
      IB => XLXI_27_XLXI_90_cnt512_4_CYMUXF2_20107,
      SEL => XLXI_27_XLXI_90_cnt512_4_CYSELG_20097,
      O => XLXI_27_XLXI_90_cnt512_4_CYMUXG2_20108
    );
  XLXI_27_XLXI_90_cnt512_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X45Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_cnt512_4_G,
      O => XLXI_27_XLXI_90_cnt512_4_CYSELG_20097
    );
  XLXI_27_XLXI_90_cnt512_4_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_cnt512_or0000,
      O => XLXI_27_XLXI_90_cnt512_4_SRINV_20095
    );
  XLXI_27_XLXI_90_cnt512_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_cnt512_4_CLKINV_20094
    );
  XLXI_27_XLXI_90_cnt512_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_cnt512_and0000_0,
      O => XLXI_27_XLXI_90_cnt512_4_CEINV_20093
    );
  XLXI_27_XLXI_90_cnt512_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X45Y53"
    )
    port map (
      O => XLXI_27_XLXI_90_cnt512_6_LOGIC_ZERO_20162
    );
  XLXI_27_XLXI_90_cnt512_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_cnt512_6_XORF_20188,
      O => XLXI_27_XLXI_90_cnt512_6_DXMUX_20190
    );
  XLXI_27_XLXI_90_cnt512_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X45Y53"
    )
    port map (
      I0 => XLXI_27_XLXI_90_cnt512_6_CYINIT_20187,
      I1 => XLXI_27_XLXI_90_cnt512_6_F,
      O => XLXI_27_XLXI_90_cnt512_6_XORF_20188
    );
  XLXI_27_XLXI_90_cnt512_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X45Y53"
    )
    port map (
      IA => XLXI_27_XLXI_90_cnt512_6_LOGIC_ZERO_20162,
      IB => XLXI_27_XLXI_90_cnt512_6_CYINIT_20187,
      SEL => XLXI_27_XLXI_90_cnt512_6_CYSELF_20168,
      O => XLXI_27_XLXI_90_Mcount_cnt512_cy(6)
    );
  XLXI_27_XLXI_90_cnt512_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y53"
    )
    port map (
      IA => XLXI_27_XLXI_90_cnt512_6_LOGIC_ZERO_20162,
      IB => XLXI_27_XLXI_90_cnt512_6_LOGIC_ZERO_20162,
      SEL => XLXI_27_XLXI_90_cnt512_6_CYSELF_20168,
      O => XLXI_27_XLXI_90_cnt512_6_CYMUXF2_20163
    );
  XLXI_27_XLXI_90_cnt512_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X45Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Mcount_cnt512_cy(5),
      O => XLXI_27_XLXI_90_cnt512_6_CYINIT_20187
    );
  XLXI_27_XLXI_90_cnt512_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X45Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_cnt512_6_F,
      O => XLXI_27_XLXI_90_cnt512_6_CYSELF_20168
    );
  XLXI_27_XLXI_90_cnt512_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_cnt512_6_XORG_20170,
      O => XLXI_27_XLXI_90_cnt512_6_DYMUX_20172
    );
  XLXI_27_XLXI_90_cnt512_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X45Y53"
    )
    port map (
      I0 => XLXI_27_XLXI_90_Mcount_cnt512_cy(6),
      I1 => XLXI_27_XLXI_90_cnt512_6_G,
      O => XLXI_27_XLXI_90_cnt512_6_XORG_20170
    );
  XLXI_27_XLXI_90_cnt512_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X45Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Mcount_cnt512_cy(5),
      O => XLXI_27_XLXI_90_cnt512_6_FASTCARRY_20165
    );
  XLXI_27_XLXI_90_cnt512_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X45Y53"
    )
    port map (
      I0 => XLXI_27_XLXI_90_cnt512_6_CYSELG_20153,
      I1 => XLXI_27_XLXI_90_cnt512_6_CYSELF_20168,
      O => XLXI_27_XLXI_90_cnt512_6_CYAND_20166
    );
  XLXI_27_XLXI_90_cnt512_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X45Y53"
    )
    port map (
      IA => XLXI_27_XLXI_90_cnt512_6_CYMUXG2_20164,
      IB => XLXI_27_XLXI_90_cnt512_6_FASTCARRY_20165,
      SEL => XLXI_27_XLXI_90_cnt512_6_CYAND_20166,
      O => XLXI_27_XLXI_90_cnt512_6_CYMUXFAST_20167
    );
  XLXI_27_XLXI_90_cnt512_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y53"
    )
    port map (
      IA => XLXI_27_XLXI_90_cnt512_6_LOGIC_ZERO_20162,
      IB => XLXI_27_XLXI_90_cnt512_6_CYMUXF2_20163,
      SEL => XLXI_27_XLXI_90_cnt512_6_CYSELG_20153,
      O => XLXI_27_XLXI_90_cnt512_6_CYMUXG2_20164
    );
  XLXI_27_XLXI_90_cnt512_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X45Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_cnt512_6_G,
      O => XLXI_27_XLXI_90_cnt512_6_CYSELG_20153
    );
  XLXI_27_XLXI_90_cnt512_6_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_cnt512_or0000,
      O => XLXI_27_XLXI_90_cnt512_6_SRINV_20151
    );
  XLXI_27_XLXI_90_cnt512_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_cnt512_6_CLKINV_20150
    );
  XLXI_27_XLXI_90_cnt512_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_cnt512_and0000_0,
      O => XLXI_27_XLXI_90_cnt512_6_CEINV_20149
    );
  XLXI_27_XLXI_90_cnt512_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_cnt512_8_XORF_20215,
      O => XLXI_27_XLXI_90_cnt512_8_DXMUX_20217
    );
  XLXI_27_XLXI_90_cnt512_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X45Y54"
    )
    port map (
      I0 => XLXI_27_XLXI_90_cnt512_8_CYINIT_20214,
      I1 => XLXI_27_XLXI_90_cnt512_8_rt_20212,
      O => XLXI_27_XLXI_90_cnt512_8_XORF_20215
    );
  XLXI_27_XLXI_90_cnt512_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X45Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_cnt512_6_CYMUXFAST_20167,
      O => XLXI_27_XLXI_90_cnt512_8_CYINIT_20214
    );
  XLXI_27_XLXI_90_cnt512_8_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_cnt512_or0000,
      O => XLXI_27_XLXI_90_cnt512_8_SRINV_20204
    );
  XLXI_27_XLXI_90_cnt512_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_cnt512_8_CLKINV_20203
    );
  XLXI_27_XLXI_90_cnt512_8_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_cnt512_and0000_0,
      O => XLXI_27_XLXI_90_cnt512_8_CEINV_20202
    );
  XLXI_31_FileReader_Playing_Time_Counter_0_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X3Y28"
    )
    port map (
      O => XLXI_31_FileReader_Playing_Time_Counter_0_LOGIC_ONE_20245
    );
  XLXI_31_FileReader_Playing_Time_Counter_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_0_XORF_20265,
      O => XLXI_31_FileReader_Playing_Time_Counter_0_DXMUX_20267
    );
  XLXI_31_FileReader_Playing_Time_Counter_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X3Y28"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_Counter_0_CYINIT_20264,
      I1 => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(0),
      O => XLXI_31_FileReader_Playing_Time_Counter_0_XORF_20265
    );
  XLXI_31_FileReader_Playing_Time_Counter_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X3Y28"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_Counter_0_LOGIC_ONE_20245,
      IB => XLXI_31_FileReader_Playing_Time_Counter_0_CYINIT_20264,
      SEL => XLXI_31_FileReader_Playing_Time_Counter_0_CYSELF_20257,
      O => XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_0_Q
    );
  XLXI_31_FileReader_Playing_Time_Counter_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X3Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_State_FSM_FFd2_12394,
      O => XLXI_31_FileReader_Playing_Time_Counter_0_CYINIT_20264
    );
  XLXI_31_FileReader_Playing_Time_Counter_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X3Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(0),
      O => XLXI_31_FileReader_Playing_Time_Counter_0_CYSELF_20257
    );
  XLXI_31_FileReader_Playing_Time_Counter_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_0_XORG_20248,
      O => XLXI_31_FileReader_Playing_Time_Counter_0_DYMUX_20250
    );
  XLXI_31_FileReader_Playing_Time_Counter_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X3Y28"
    )
    port map (
      I0 => XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_0_Q,
      I1 => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(1),
      O => XLXI_31_FileReader_Playing_Time_Counter_0_XORG_20248
    );
  XLXI_31_FileReader_Playing_Time_Counter_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_0_CYMUXG_20247,
      O => XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_1_Q
    );
  XLXI_31_FileReader_Playing_Time_Counter_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X3Y28"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_Counter_0_LOGIC_ONE_20245,
      IB => XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_0_Q,
      SEL => XLXI_31_FileReader_Playing_Time_Counter_0_CYSELG_20238,
      O => XLXI_31_FileReader_Playing_Time_Counter_0_CYMUXG_20247
    );
  XLXI_31_FileReader_Playing_Time_Counter_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X3Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(1),
      O => XLXI_31_FileReader_Playing_Time_Counter_0_CYSELG_20238
    );
  XLXI_31_FileReader_Playing_Time_Counter_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_FileReader_Playing_Time_Counter_0_CLKINV_20236
    );
  XLXI_31_FileReader_Playing_Time_Counter_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_not0001_0,
      O => XLXI_31_FileReader_Playing_Time_Counter_0_CEINV_20235
    );
  XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut_1_Q : X_LUT4
    generic map(
      INIT => X"5533",
      LOC => "SLICE_X3Y28"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Playing_Time(1),
      ADR1 => XLXI_31_FileReader_Playing_Time_Counter(1),
      ADR2 => VCC,
      ADR3 => XLXI_31_FileReader_State_FSM_FFd2_12394,
      O => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(1)
    );
  XLXI_31_FileReader_Playing_Time_Counter_2_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X3Y29"
    )
    port map (
      O => XLXI_31_FileReader_Playing_Time_Counter_2_LOGIC_ONE_20294
    );
  XLXI_31_FileReader_Playing_Time_Counter_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_2_XORF_20317,
      O => XLXI_31_FileReader_Playing_Time_Counter_2_DXMUX_20319
    );
  XLXI_31_FileReader_Playing_Time_Counter_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X3Y29"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_Counter_2_CYINIT_20316,
      I1 => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(2),
      O => XLXI_31_FileReader_Playing_Time_Counter_2_XORF_20317
    );
  XLXI_31_FileReader_Playing_Time_Counter_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X3Y29"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_Counter_2_LOGIC_ONE_20294,
      IB => XLXI_31_FileReader_Playing_Time_Counter_2_CYINIT_20316,
      SEL => XLXI_31_FileReader_Playing_Time_Counter_2_CYSELF_20300,
      O => XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_2_Q
    );
  XLXI_31_FileReader_Playing_Time_Counter_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y29"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_Counter_2_LOGIC_ONE_20294,
      IB => XLXI_31_FileReader_Playing_Time_Counter_2_LOGIC_ONE_20294,
      SEL => XLXI_31_FileReader_Playing_Time_Counter_2_CYSELF_20300,
      O => XLXI_31_FileReader_Playing_Time_Counter_2_CYMUXF2_20295
    );
  XLXI_31_FileReader_Playing_Time_Counter_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X3Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_1_Q,
      O => XLXI_31_FileReader_Playing_Time_Counter_2_CYINIT_20316
    );
  XLXI_31_FileReader_Playing_Time_Counter_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X3Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(2),
      O => XLXI_31_FileReader_Playing_Time_Counter_2_CYSELF_20300
    );
  XLXI_31_FileReader_Playing_Time_Counter_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_2_XORG_20302,
      O => XLXI_31_FileReader_Playing_Time_Counter_2_DYMUX_20304
    );
  XLXI_31_FileReader_Playing_Time_Counter_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X3Y29"
    )
    port map (
      I0 => XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_2_Q,
      I1 => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(3),
      O => XLXI_31_FileReader_Playing_Time_Counter_2_XORG_20302
    );
  XLXI_31_FileReader_Playing_Time_Counter_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_2_CYMUXFAST_20299,
      O => XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_3_Q
    );
  XLXI_31_FileReader_Playing_Time_Counter_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X3Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_1_Q,
      O => XLXI_31_FileReader_Playing_Time_Counter_2_FASTCARRY_20297
    );
  XLXI_31_FileReader_Playing_Time_Counter_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X3Y29"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_Counter_2_CYSELG_20287,
      I1 => XLXI_31_FileReader_Playing_Time_Counter_2_CYSELF_20300,
      O => XLXI_31_FileReader_Playing_Time_Counter_2_CYAND_20298
    );
  XLXI_31_FileReader_Playing_Time_Counter_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X3Y29"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_Counter_2_CYMUXG2_20296,
      IB => XLXI_31_FileReader_Playing_Time_Counter_2_FASTCARRY_20297,
      SEL => XLXI_31_FileReader_Playing_Time_Counter_2_CYAND_20298,
      O => XLXI_31_FileReader_Playing_Time_Counter_2_CYMUXFAST_20299
    );
  XLXI_31_FileReader_Playing_Time_Counter_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y29"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_Counter_2_LOGIC_ONE_20294,
      IB => XLXI_31_FileReader_Playing_Time_Counter_2_CYMUXF2_20295,
      SEL => XLXI_31_FileReader_Playing_Time_Counter_2_CYSELG_20287,
      O => XLXI_31_FileReader_Playing_Time_Counter_2_CYMUXG2_20296
    );
  XLXI_31_FileReader_Playing_Time_Counter_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X3Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(3),
      O => XLXI_31_FileReader_Playing_Time_Counter_2_CYSELG_20287
    );
  XLXI_31_FileReader_Playing_Time_Counter_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_FileReader_Playing_Time_Counter_2_CLKINV_20285
    );
  XLXI_31_FileReader_Playing_Time_Counter_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_not0001_0,
      O => XLXI_31_FileReader_Playing_Time_Counter_2_CEINV_20284
    );
  XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut_3_Q : X_LUT4
    generic map(
      INIT => X"0C3F",
      LOC => "SLICE_X3Y29"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_FileReader_State_FSM_FFd2_12394,
      ADR2 => XLXI_31_FileReader_Playing_Time(3),
      ADR3 => XLXI_31_FileReader_Playing_Time_Counter(3),
      O => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(3)
    );
  XLXI_31_FileReader_Playing_Time_Counter_4_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X3Y30"
    )
    port map (
      O => XLXI_31_FileReader_Playing_Time_Counter_4_LOGIC_ONE_20346
    );
  XLXI_31_FileReader_Playing_Time_Counter_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_4_XORF_20369,
      O => XLXI_31_FileReader_Playing_Time_Counter_4_DXMUX_20371
    );
  XLXI_31_FileReader_Playing_Time_Counter_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X3Y30"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_Counter_4_CYINIT_20368,
      I1 => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(4),
      O => XLXI_31_FileReader_Playing_Time_Counter_4_XORF_20369
    );
  XLXI_31_FileReader_Playing_Time_Counter_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X3Y30"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_Counter_4_LOGIC_ONE_20346,
      IB => XLXI_31_FileReader_Playing_Time_Counter_4_CYINIT_20368,
      SEL => XLXI_31_FileReader_Playing_Time_Counter_4_CYSELF_20352,
      O => XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_4_Q
    );
  XLXI_31_FileReader_Playing_Time_Counter_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y30"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_Counter_4_LOGIC_ONE_20346,
      IB => XLXI_31_FileReader_Playing_Time_Counter_4_LOGIC_ONE_20346,
      SEL => XLXI_31_FileReader_Playing_Time_Counter_4_CYSELF_20352,
      O => XLXI_31_FileReader_Playing_Time_Counter_4_CYMUXF2_20347
    );
  XLXI_31_FileReader_Playing_Time_Counter_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X3Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_3_Q,
      O => XLXI_31_FileReader_Playing_Time_Counter_4_CYINIT_20368
    );
  XLXI_31_FileReader_Playing_Time_Counter_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X3Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(4),
      O => XLXI_31_FileReader_Playing_Time_Counter_4_CYSELF_20352
    );
  XLXI_31_FileReader_Playing_Time_Counter_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_4_XORG_20354,
      O => XLXI_31_FileReader_Playing_Time_Counter_4_DYMUX_20356
    );
  XLXI_31_FileReader_Playing_Time_Counter_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X3Y30"
    )
    port map (
      I0 => XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_4_Q,
      I1 => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(5),
      O => XLXI_31_FileReader_Playing_Time_Counter_4_XORG_20354
    );
  XLXI_31_FileReader_Playing_Time_Counter_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_4_CYMUXFAST_20351,
      O => XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_5_Q
    );
  XLXI_31_FileReader_Playing_Time_Counter_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X3Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_3_Q,
      O => XLXI_31_FileReader_Playing_Time_Counter_4_FASTCARRY_20349
    );
  XLXI_31_FileReader_Playing_Time_Counter_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X3Y30"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_Counter_4_CYSELG_20339,
      I1 => XLXI_31_FileReader_Playing_Time_Counter_4_CYSELF_20352,
      O => XLXI_31_FileReader_Playing_Time_Counter_4_CYAND_20350
    );
  XLXI_31_FileReader_Playing_Time_Counter_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X3Y30"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_Counter_4_CYMUXG2_20348,
      IB => XLXI_31_FileReader_Playing_Time_Counter_4_FASTCARRY_20349,
      SEL => XLXI_31_FileReader_Playing_Time_Counter_4_CYAND_20350,
      O => XLXI_31_FileReader_Playing_Time_Counter_4_CYMUXFAST_20351
    );
  XLXI_31_FileReader_Playing_Time_Counter_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y30"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_Counter_4_LOGIC_ONE_20346,
      IB => XLXI_31_FileReader_Playing_Time_Counter_4_CYMUXF2_20347,
      SEL => XLXI_31_FileReader_Playing_Time_Counter_4_CYSELG_20339,
      O => XLXI_31_FileReader_Playing_Time_Counter_4_CYMUXG2_20348
    );
  XLXI_31_FileReader_Playing_Time_Counter_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X3Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(5),
      O => XLXI_31_FileReader_Playing_Time_Counter_4_CYSELG_20339
    );
  XLXI_31_FileReader_Playing_Time_Counter_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_FileReader_Playing_Time_Counter_4_CLKINV_20337
    );
  XLXI_31_FileReader_Playing_Time_Counter_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_not0001_0,
      O => XLXI_31_FileReader_Playing_Time_Counter_4_CEINV_20336
    );
  XLXI_27_XLXI_90_State_mux0002_10_1_SW0 : X_LUT4
    generic map(
      INIT => X"A200",
      LOC => "SLICE_X42Y50"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_State(1),
      ADR1 => XLXI_27_XLXI_90_N94,
      ADR2 => XLXI_27_XLXI_90_cnt32(4),
      ADR3 => XLXI_27_XLXI_90_State(22),
      O => XLXI_27_N16_pack_1
    );
  XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut_5_Q : X_LUT4
    generic map(
      INIT => X"2277",
      LOC => "SLICE_X3Y30"
    )
    port map (
      ADR0 => XLXI_31_FileReader_State_FSM_FFd2_12394,
      ADR1 => XLXI_31_FileReader_Playing_Time(5),
      ADR2 => VCC,
      ADR3 => XLXI_31_FileReader_Playing_Time_Counter(5),
      O => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(5)
    );
  XLXI_31_FileReader_Playing_Time_Counter_6_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X3Y31"
    )
    port map (
      O => XLXI_31_FileReader_Playing_Time_Counter_6_LOGIC_ONE_20398
    );
  XLXI_31_FileReader_Playing_Time_Counter_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_6_XORF_20421,
      O => XLXI_31_FileReader_Playing_Time_Counter_6_DXMUX_20423
    );
  XLXI_31_FileReader_Playing_Time_Counter_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X3Y31"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_Counter_6_CYINIT_20420,
      I1 => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(6),
      O => XLXI_31_FileReader_Playing_Time_Counter_6_XORF_20421
    );
  XLXI_31_FileReader_Playing_Time_Counter_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X3Y31"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_Counter_6_LOGIC_ONE_20398,
      IB => XLXI_31_FileReader_Playing_Time_Counter_6_CYINIT_20420,
      SEL => XLXI_31_FileReader_Playing_Time_Counter_6_CYSELF_20404,
      O => XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_6_Q
    );
  XLXI_31_FileReader_Playing_Time_Counter_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y31"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_Counter_6_LOGIC_ONE_20398,
      IB => XLXI_31_FileReader_Playing_Time_Counter_6_LOGIC_ONE_20398,
      SEL => XLXI_31_FileReader_Playing_Time_Counter_6_CYSELF_20404,
      O => XLXI_31_FileReader_Playing_Time_Counter_6_CYMUXF2_20399
    );
  XLXI_31_FileReader_Playing_Time_Counter_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X3Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_5_Q,
      O => XLXI_31_FileReader_Playing_Time_Counter_6_CYINIT_20420
    );
  XLXI_31_FileReader_Playing_Time_Counter_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X3Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(6),
      O => XLXI_31_FileReader_Playing_Time_Counter_6_CYSELF_20404
    );
  XLXI_31_FileReader_Playing_Time_Counter_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_6_XORG_20406,
      O => XLXI_31_FileReader_Playing_Time_Counter_6_DYMUX_20408
    );
  XLXI_31_FileReader_Playing_Time_Counter_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X3Y31"
    )
    port map (
      I0 => XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_6_Q,
      I1 => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(7),
      O => XLXI_31_FileReader_Playing_Time_Counter_6_XORG_20406
    );
  XLXI_31_FileReader_Playing_Time_Counter_6_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_6_CYMUXFAST_20403,
      O => XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_7_Q
    );
  XLXI_31_FileReader_Playing_Time_Counter_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X3Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_5_Q,
      O => XLXI_31_FileReader_Playing_Time_Counter_6_FASTCARRY_20401
    );
  XLXI_31_FileReader_Playing_Time_Counter_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X3Y31"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_Counter_6_CYSELG_20391,
      I1 => XLXI_31_FileReader_Playing_Time_Counter_6_CYSELF_20404,
      O => XLXI_31_FileReader_Playing_Time_Counter_6_CYAND_20402
    );
  XLXI_31_FileReader_Playing_Time_Counter_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X3Y31"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_Counter_6_CYMUXG2_20400,
      IB => XLXI_31_FileReader_Playing_Time_Counter_6_FASTCARRY_20401,
      SEL => XLXI_31_FileReader_Playing_Time_Counter_6_CYAND_20402,
      O => XLXI_31_FileReader_Playing_Time_Counter_6_CYMUXFAST_20403
    );
  XLXI_31_FileReader_Playing_Time_Counter_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y31"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_Counter_6_LOGIC_ONE_20398,
      IB => XLXI_31_FileReader_Playing_Time_Counter_6_CYMUXF2_20399,
      SEL => XLXI_31_FileReader_Playing_Time_Counter_6_CYSELG_20391,
      O => XLXI_31_FileReader_Playing_Time_Counter_6_CYMUXG2_20400
    );
  XLXI_31_FileReader_Playing_Time_Counter_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X3Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(7),
      O => XLXI_31_FileReader_Playing_Time_Counter_6_CYSELG_20391
    );
  XLXI_31_FileReader_Playing_Time_Counter_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_FileReader_Playing_Time_Counter_6_CLKINV_20389
    );
  XLXI_31_FileReader_Playing_Time_Counter_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_not0001_0,
      O => XLXI_31_FileReader_Playing_Time_Counter_6_CEINV_20388
    );
  XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut_7_Q : X_LUT4
    generic map(
      INIT => X"11DD",
      LOC => "SLICE_X3Y31"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Playing_Time_Counter(7),
      ADR1 => XLXI_31_FileReader_State_FSM_FFd2_12394,
      ADR2 => VCC,
      ADR3 => XLXI_31_FileReader_Playing_Time(7),
      O => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(7)
    );
  XLXI_31_FileReader_Playing_Time_Counter_8_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X3Y32"
    )
    port map (
      O => XLXI_31_FileReader_Playing_Time_Counter_8_LOGIC_ONE_20450
    );
  XLXI_31_FileReader_Playing_Time_Counter_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_8_XORF_20473,
      O => XLXI_31_FileReader_Playing_Time_Counter_8_DXMUX_20475
    );
  XLXI_31_FileReader_Playing_Time_Counter_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X3Y32"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_Counter_8_CYINIT_20472,
      I1 => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(8),
      O => XLXI_31_FileReader_Playing_Time_Counter_8_XORF_20473
    );
  XLXI_31_FileReader_Playing_Time_Counter_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X3Y32"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_Counter_8_LOGIC_ONE_20450,
      IB => XLXI_31_FileReader_Playing_Time_Counter_8_CYINIT_20472,
      SEL => XLXI_31_FileReader_Playing_Time_Counter_8_CYSELF_20456,
      O => XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_8_Q
    );
  XLXI_31_FileReader_Playing_Time_Counter_8_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y32"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_Counter_8_LOGIC_ONE_20450,
      IB => XLXI_31_FileReader_Playing_Time_Counter_8_LOGIC_ONE_20450,
      SEL => XLXI_31_FileReader_Playing_Time_Counter_8_CYSELF_20456,
      O => XLXI_31_FileReader_Playing_Time_Counter_8_CYMUXF2_20451
    );
  XLXI_31_FileReader_Playing_Time_Counter_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X3Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_7_Q,
      O => XLXI_31_FileReader_Playing_Time_Counter_8_CYINIT_20472
    );
  XLXI_31_FileReader_Playing_Time_Counter_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X3Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(8),
      O => XLXI_31_FileReader_Playing_Time_Counter_8_CYSELF_20456
    );
  XLXI_31_FileReader_Playing_Time_Counter_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_8_XORG_20458,
      O => XLXI_31_FileReader_Playing_Time_Counter_8_DYMUX_20460
    );
  XLXI_31_FileReader_Playing_Time_Counter_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X3Y32"
    )
    port map (
      I0 => XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_8_Q,
      I1 => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(9),
      O => XLXI_31_FileReader_Playing_Time_Counter_8_XORG_20458
    );
  XLXI_31_FileReader_Playing_Time_Counter_8_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_8_CYMUXFAST_20455,
      O => XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_9_Q
    );
  XLXI_31_FileReader_Playing_Time_Counter_8_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X3Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_7_Q,
      O => XLXI_31_FileReader_Playing_Time_Counter_8_FASTCARRY_20453
    );
  XLXI_31_FileReader_Playing_Time_Counter_8_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X3Y32"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_Counter_8_CYSELG_20443,
      I1 => XLXI_31_FileReader_Playing_Time_Counter_8_CYSELF_20456,
      O => XLXI_31_FileReader_Playing_Time_Counter_8_CYAND_20454
    );
  XLXI_31_FileReader_Playing_Time_Counter_8_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X3Y32"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_Counter_8_CYMUXG2_20452,
      IB => XLXI_31_FileReader_Playing_Time_Counter_8_FASTCARRY_20453,
      SEL => XLXI_31_FileReader_Playing_Time_Counter_8_CYAND_20454,
      O => XLXI_31_FileReader_Playing_Time_Counter_8_CYMUXFAST_20455
    );
  XLXI_31_FileReader_Playing_Time_Counter_8_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y32"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_Counter_8_LOGIC_ONE_20450,
      IB => XLXI_31_FileReader_Playing_Time_Counter_8_CYMUXF2_20451,
      SEL => XLXI_31_FileReader_Playing_Time_Counter_8_CYSELG_20443,
      O => XLXI_31_FileReader_Playing_Time_Counter_8_CYMUXG2_20452
    );
  XLXI_31_FileReader_Playing_Time_Counter_8_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X3Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(9),
      O => XLXI_31_FileReader_Playing_Time_Counter_8_CYSELG_20443
    );
  XLXI_31_FileReader_Playing_Time_Counter_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_FileReader_Playing_Time_Counter_8_CLKINV_20441
    );
  XLXI_31_FileReader_Playing_Time_Counter_8_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_not0001_0,
      O => XLXI_31_FileReader_Playing_Time_Counter_8_CEINV_20440
    );
  XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut_9_Q : X_LUT4
    generic map(
      INIT => X"1D1D",
      LOC => "SLICE_X3Y32"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Playing_Time_Counter(9),
      ADR1 => XLXI_31_FileReader_State_FSM_FFd2_12394,
      ADR2 => XLXI_31_FileReader_Playing_Time(9),
      ADR3 => VCC,
      O => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(9)
    );
  XLXI_31_FileReader_Playing_Time_Counter_10_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X3Y33"
    )
    port map (
      O => XLXI_31_FileReader_Playing_Time_Counter_10_LOGIC_ONE_20502
    );
  XLXI_31_FileReader_Playing_Time_Counter_10_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_10_XORF_20525,
      O => XLXI_31_FileReader_Playing_Time_Counter_10_DXMUX_20527
    );
  XLXI_31_FileReader_Playing_Time_Counter_10_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X3Y33"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_Counter_10_CYINIT_20524,
      I1 => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(10),
      O => XLXI_31_FileReader_Playing_Time_Counter_10_XORF_20525
    );
  XLXI_31_FileReader_Playing_Time_Counter_10_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X3Y33"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_Counter_10_LOGIC_ONE_20502,
      IB => XLXI_31_FileReader_Playing_Time_Counter_10_CYINIT_20524,
      SEL => XLXI_31_FileReader_Playing_Time_Counter_10_CYSELF_20508,
      O => XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_10_Q
    );
  XLXI_31_FileReader_Playing_Time_Counter_10_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y33"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_Counter_10_LOGIC_ONE_20502,
      IB => XLXI_31_FileReader_Playing_Time_Counter_10_LOGIC_ONE_20502,
      SEL => XLXI_31_FileReader_Playing_Time_Counter_10_CYSELF_20508,
      O => XLXI_31_FileReader_Playing_Time_Counter_10_CYMUXF2_20503
    );
  XLXI_31_FileReader_Playing_Time_Counter_10_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X3Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_9_Q,
      O => XLXI_31_FileReader_Playing_Time_Counter_10_CYINIT_20524
    );
  XLXI_31_FileReader_Playing_Time_Counter_10_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X3Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(10),
      O => XLXI_31_FileReader_Playing_Time_Counter_10_CYSELF_20508
    );
  XLXI_31_FileReader_Playing_Time_Counter_10_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_10_XORG_20510,
      O => XLXI_31_FileReader_Playing_Time_Counter_10_DYMUX_20512
    );
  XLXI_31_FileReader_Playing_Time_Counter_10_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X3Y33"
    )
    port map (
      I0 => XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_10_Q,
      I1 => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(11),
      O => XLXI_31_FileReader_Playing_Time_Counter_10_XORG_20510
    );
  XLXI_31_FileReader_Playing_Time_Counter_10_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_10_CYMUXFAST_20507,
      O => XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_11_Q
    );
  XLXI_31_FileReader_Playing_Time_Counter_10_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X3Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_9_Q,
      O => XLXI_31_FileReader_Playing_Time_Counter_10_FASTCARRY_20505
    );
  XLXI_31_FileReader_Playing_Time_Counter_10_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X3Y33"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_Counter_10_CYSELG_20495,
      I1 => XLXI_31_FileReader_Playing_Time_Counter_10_CYSELF_20508,
      O => XLXI_31_FileReader_Playing_Time_Counter_10_CYAND_20506
    );
  XLXI_31_FileReader_Playing_Time_Counter_10_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X3Y33"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_Counter_10_CYMUXG2_20504,
      IB => XLXI_31_FileReader_Playing_Time_Counter_10_FASTCARRY_20505,
      SEL => XLXI_31_FileReader_Playing_Time_Counter_10_CYAND_20506,
      O => XLXI_31_FileReader_Playing_Time_Counter_10_CYMUXFAST_20507
    );
  XLXI_31_FileReader_Playing_Time_Counter_10_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y33"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_Counter_10_LOGIC_ONE_20502,
      IB => XLXI_31_FileReader_Playing_Time_Counter_10_CYMUXF2_20503,
      SEL => XLXI_31_FileReader_Playing_Time_Counter_10_CYSELG_20495,
      O => XLXI_31_FileReader_Playing_Time_Counter_10_CYMUXG2_20504
    );
  XLXI_31_FileReader_Playing_Time_Counter_10_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X3Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(11),
      O => XLXI_31_FileReader_Playing_Time_Counter_10_CYSELG_20495
    );
  XLXI_31_FileReader_Playing_Time_Counter_10_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_FileReader_Playing_Time_Counter_10_CLKINV_20493
    );
  XLXI_31_FileReader_Playing_Time_Counter_10_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_not0001_0,
      O => XLXI_31_FileReader_Playing_Time_Counter_10_CEINV_20492
    );
  XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut_11_Q : X_LUT4
    generic map(
      INIT => X"0C3F",
      LOC => "SLICE_X3Y33"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_FileReader_State_FSM_FFd2_12394,
      ADR2 => XLXI_31_FileReader_Playing_Time(11),
      ADR3 => XLXI_31_FileReader_Playing_Time_Counter(11),
      O => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(11)
    );
  XLXI_31_FileReader_Playing_Time_Counter_12_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X3Y34"
    )
    port map (
      O => XLXI_31_FileReader_Playing_Time_Counter_12_LOGIC_ONE_20554
    );
  XLXI_31_FileReader_Playing_Time_Counter_12_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_12_XORF_20577,
      O => XLXI_31_FileReader_Playing_Time_Counter_12_DXMUX_20579
    );
  XLXI_31_FileReader_Playing_Time_Counter_12_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X3Y34"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_Counter_12_CYINIT_20576,
      I1 => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(12),
      O => XLXI_31_FileReader_Playing_Time_Counter_12_XORF_20577
    );
  XLXI_31_FileReader_Playing_Time_Counter_12_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X3Y34"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_Counter_12_LOGIC_ONE_20554,
      IB => XLXI_31_FileReader_Playing_Time_Counter_12_CYINIT_20576,
      SEL => XLXI_31_FileReader_Playing_Time_Counter_12_CYSELF_20560,
      O => XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_12_Q
    );
  XLXI_31_FileReader_Playing_Time_Counter_12_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y34"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_Counter_12_LOGIC_ONE_20554,
      IB => XLXI_31_FileReader_Playing_Time_Counter_12_LOGIC_ONE_20554,
      SEL => XLXI_31_FileReader_Playing_Time_Counter_12_CYSELF_20560,
      O => XLXI_31_FileReader_Playing_Time_Counter_12_CYMUXF2_20555
    );
  XLXI_31_FileReader_Playing_Time_Counter_12_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X3Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_11_Q,
      O => XLXI_31_FileReader_Playing_Time_Counter_12_CYINIT_20576
    );
  XLXI_31_FileReader_Playing_Time_Counter_12_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X3Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(12),
      O => XLXI_31_FileReader_Playing_Time_Counter_12_CYSELF_20560
    );
  XLXI_31_FileReader_Playing_Time_Counter_12_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_12_XORG_20562,
      O => XLXI_31_FileReader_Playing_Time_Counter_12_DYMUX_20564
    );
  XLXI_31_FileReader_Playing_Time_Counter_12_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X3Y34"
    )
    port map (
      I0 => XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_12_Q,
      I1 => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(13),
      O => XLXI_31_FileReader_Playing_Time_Counter_12_XORG_20562
    );
  XLXI_31_FileReader_Playing_Time_Counter_12_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_12_CYMUXFAST_20559,
      O => XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_13_Q
    );
  XLXI_31_FileReader_Playing_Time_Counter_12_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X3Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_11_Q,
      O => XLXI_31_FileReader_Playing_Time_Counter_12_FASTCARRY_20557
    );
  XLXI_31_FileReader_Playing_Time_Counter_12_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X3Y34"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_Counter_12_CYSELG_20547,
      I1 => XLXI_31_FileReader_Playing_Time_Counter_12_CYSELF_20560,
      O => XLXI_31_FileReader_Playing_Time_Counter_12_CYAND_20558
    );
  XLXI_31_FileReader_Playing_Time_Counter_12_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X3Y34"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_Counter_12_CYMUXG2_20556,
      IB => XLXI_31_FileReader_Playing_Time_Counter_12_FASTCARRY_20557,
      SEL => XLXI_31_FileReader_Playing_Time_Counter_12_CYAND_20558,
      O => XLXI_31_FileReader_Playing_Time_Counter_12_CYMUXFAST_20559
    );
  XLXI_31_FileReader_Playing_Time_Counter_12_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y34"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_Counter_12_LOGIC_ONE_20554,
      IB => XLXI_31_FileReader_Playing_Time_Counter_12_CYMUXF2_20555,
      SEL => XLXI_31_FileReader_Playing_Time_Counter_12_CYSELG_20547,
      O => XLXI_31_FileReader_Playing_Time_Counter_12_CYMUXG2_20556
    );
  XLXI_31_FileReader_Playing_Time_Counter_12_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X3Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(13),
      O => XLXI_31_FileReader_Playing_Time_Counter_12_CYSELG_20547
    );
  XLXI_31_FileReader_Playing_Time_Counter_12_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_FileReader_Playing_Time_Counter_12_CLKINV_20545
    );
  XLXI_31_FileReader_Playing_Time_Counter_12_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_not0001_0,
      O => XLXI_31_FileReader_Playing_Time_Counter_12_CEINV_20544
    );
  XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut_13_Q : X_LUT4
    generic map(
      INIT => X"5533",
      LOC => "SLICE_X3Y34"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Playing_Time(13),
      ADR1 => XLXI_31_FileReader_Playing_Time_Counter(13),
      ADR2 => VCC,
      ADR3 => XLXI_31_FileReader_State_FSM_FFd2_12394,
      O => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(13)
    );
  XLXI_31_FileReader_Playing_Time_Counter_14_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X3Y35"
    )
    port map (
      O => XLXI_31_FileReader_Playing_Time_Counter_14_LOGIC_ONE_20606
    );
  XLXI_31_FileReader_Playing_Time_Counter_14_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_14_XORF_20629,
      O => XLXI_31_FileReader_Playing_Time_Counter_14_DXMUX_20631
    );
  XLXI_31_FileReader_Playing_Time_Counter_14_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X3Y35"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_Counter_14_CYINIT_20628,
      I1 => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(14),
      O => XLXI_31_FileReader_Playing_Time_Counter_14_XORF_20629
    );
  XLXI_31_FileReader_Playing_Time_Counter_14_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X3Y35"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_Counter_14_LOGIC_ONE_20606,
      IB => XLXI_31_FileReader_Playing_Time_Counter_14_CYINIT_20628,
      SEL => XLXI_31_FileReader_Playing_Time_Counter_14_CYSELF_20612,
      O => XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_14_Q
    );
  XLXI_31_FileReader_Playing_Time_Counter_14_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y35"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_Counter_14_LOGIC_ONE_20606,
      IB => XLXI_31_FileReader_Playing_Time_Counter_14_LOGIC_ONE_20606,
      SEL => XLXI_31_FileReader_Playing_Time_Counter_14_CYSELF_20612,
      O => XLXI_31_FileReader_Playing_Time_Counter_14_CYMUXF2_20607
    );
  XLXI_31_FileReader_Playing_Time_Counter_14_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X3Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_13_Q,
      O => XLXI_31_FileReader_Playing_Time_Counter_14_CYINIT_20628
    );
  XLXI_31_FileReader_Playing_Time_Counter_14_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X3Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(14),
      O => XLXI_31_FileReader_Playing_Time_Counter_14_CYSELF_20612
    );
  XLXI_31_FileReader_Playing_Time_Counter_14_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_14_XORG_20614,
      O => XLXI_31_FileReader_Playing_Time_Counter_14_DYMUX_20616
    );
  XLXI_31_FileReader_Playing_Time_Counter_14_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X3Y35"
    )
    port map (
      I0 => XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_14_Q,
      I1 => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(15),
      O => XLXI_31_FileReader_Playing_Time_Counter_14_XORG_20614
    );
  XLXI_31_FileReader_Playing_Time_Counter_14_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_14_CYMUXFAST_20611,
      O => XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_15_Q
    );
  XLXI_31_FileReader_Playing_Time_Counter_14_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X3Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_13_Q,
      O => XLXI_31_FileReader_Playing_Time_Counter_14_FASTCARRY_20609
    );
  XLXI_31_FileReader_Playing_Time_Counter_14_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X3Y35"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_Counter_14_CYSELG_20599,
      I1 => XLXI_31_FileReader_Playing_Time_Counter_14_CYSELF_20612,
      O => XLXI_31_FileReader_Playing_Time_Counter_14_CYAND_20610
    );
  XLXI_31_FileReader_Playing_Time_Counter_14_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X3Y35"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_Counter_14_CYMUXG2_20608,
      IB => XLXI_31_FileReader_Playing_Time_Counter_14_FASTCARRY_20609,
      SEL => XLXI_31_FileReader_Playing_Time_Counter_14_CYAND_20610,
      O => XLXI_31_FileReader_Playing_Time_Counter_14_CYMUXFAST_20611
    );
  XLXI_31_FileReader_Playing_Time_Counter_14_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y35"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_Counter_14_LOGIC_ONE_20606,
      IB => XLXI_31_FileReader_Playing_Time_Counter_14_CYMUXF2_20607,
      SEL => XLXI_31_FileReader_Playing_Time_Counter_14_CYSELG_20599,
      O => XLXI_31_FileReader_Playing_Time_Counter_14_CYMUXG2_20608
    );
  XLXI_31_FileReader_Playing_Time_Counter_14_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X3Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(15),
      O => XLXI_31_FileReader_Playing_Time_Counter_14_CYSELG_20599
    );
  XLXI_31_FileReader_Playing_Time_Counter_14_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_FileReader_Playing_Time_Counter_14_CLKINV_20597
    );
  XLXI_31_FileReader_Playing_Time_Counter_14_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_not0001_0,
      O => XLXI_31_FileReader_Playing_Time_Counter_14_CEINV_20596
    );
  XLXI_27_XLXI_86_XLXI_2_cntSCK_or00001 : X_LUT4
    generic map(
      INIT => X"000A",
      LOC => "SLICE_X33Y80"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_2_State(1),
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_86_XLXI_2_State(0),
      ADR3 => XLXI_27_XLXI_86_XLXI_2_State(3),
      O => XLXI_27_XLXI_86_XLXI_2_cntSCK_or0000
    );
  XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut_15_Q : X_LUT4
    generic map(
      INIT => X"0A5F",
      LOC => "SLICE_X3Y35"
    )
    port map (
      ADR0 => XLXI_31_FileReader_State_FSM_FFd2_12394,
      ADR1 => VCC,
      ADR2 => XLXI_31_FileReader_Playing_Time(15),
      ADR3 => XLXI_31_FileReader_Playing_Time_Counter(15),
      O => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(15)
    );
  XLXI_31_FileReader_Playing_Time_Counter_16_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X3Y36"
    )
    port map (
      O => XLXI_31_FileReader_Playing_Time_Counter_16_LOGIC_ONE_20658
    );
  XLXI_31_FileReader_Playing_Time_Counter_16_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_16_XORF_20681,
      O => XLXI_31_FileReader_Playing_Time_Counter_16_DXMUX_20683
    );
  XLXI_31_FileReader_Playing_Time_Counter_16_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X3Y36"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_Counter_16_CYINIT_20680,
      I1 => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(16),
      O => XLXI_31_FileReader_Playing_Time_Counter_16_XORF_20681
    );
  XLXI_31_FileReader_Playing_Time_Counter_16_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X3Y36"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_Counter_16_LOGIC_ONE_20658,
      IB => XLXI_31_FileReader_Playing_Time_Counter_16_CYINIT_20680,
      SEL => XLXI_31_FileReader_Playing_Time_Counter_16_CYSELF_20664,
      O => XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_16_Q
    );
  XLXI_31_FileReader_Playing_Time_Counter_16_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y36"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_Counter_16_LOGIC_ONE_20658,
      IB => XLXI_31_FileReader_Playing_Time_Counter_16_LOGIC_ONE_20658,
      SEL => XLXI_31_FileReader_Playing_Time_Counter_16_CYSELF_20664,
      O => XLXI_31_FileReader_Playing_Time_Counter_16_CYMUXF2_20659
    );
  XLXI_31_FileReader_Playing_Time_Counter_16_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X3Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_15_Q,
      O => XLXI_31_FileReader_Playing_Time_Counter_16_CYINIT_20680
    );
  XLXI_31_FileReader_Playing_Time_Counter_16_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X3Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(16),
      O => XLXI_31_FileReader_Playing_Time_Counter_16_CYSELF_20664
    );
  XLXI_31_FileReader_Playing_Time_Counter_16_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_16_XORG_20666,
      O => XLXI_31_FileReader_Playing_Time_Counter_16_DYMUX_20668
    );
  XLXI_31_FileReader_Playing_Time_Counter_16_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X3Y36"
    )
    port map (
      I0 => XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_16_Q,
      I1 => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(17),
      O => XLXI_31_FileReader_Playing_Time_Counter_16_XORG_20666
    );
  XLXI_31_FileReader_Playing_Time_Counter_16_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_16_CYMUXFAST_20663,
      O => XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_17_Q
    );
  XLXI_31_FileReader_Playing_Time_Counter_16_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X3Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_15_Q,
      O => XLXI_31_FileReader_Playing_Time_Counter_16_FASTCARRY_20661
    );
  XLXI_31_FileReader_Playing_Time_Counter_16_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X3Y36"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_Counter_16_CYSELG_20651,
      I1 => XLXI_31_FileReader_Playing_Time_Counter_16_CYSELF_20664,
      O => XLXI_31_FileReader_Playing_Time_Counter_16_CYAND_20662
    );
  XLXI_31_FileReader_Playing_Time_Counter_16_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X3Y36"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_Counter_16_CYMUXG2_20660,
      IB => XLXI_31_FileReader_Playing_Time_Counter_16_FASTCARRY_20661,
      SEL => XLXI_31_FileReader_Playing_Time_Counter_16_CYAND_20662,
      O => XLXI_31_FileReader_Playing_Time_Counter_16_CYMUXFAST_20663
    );
  XLXI_31_FileReader_Playing_Time_Counter_16_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y36"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_Counter_16_LOGIC_ONE_20658,
      IB => XLXI_31_FileReader_Playing_Time_Counter_16_CYMUXF2_20659,
      SEL => XLXI_31_FileReader_Playing_Time_Counter_16_CYSELG_20651,
      O => XLXI_31_FileReader_Playing_Time_Counter_16_CYMUXG2_20660
    );
  XLXI_31_FileReader_Playing_Time_Counter_16_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X3Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(17),
      O => XLXI_31_FileReader_Playing_Time_Counter_16_CYSELG_20651
    );
  XLXI_31_FileReader_Playing_Time_Counter_16_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_FileReader_Playing_Time_Counter_16_CLKINV_20649
    );
  XLXI_31_FileReader_Playing_Time_Counter_16_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_not0001_0,
      O => XLXI_31_FileReader_Playing_Time_Counter_16_CEINV_20648
    );
  XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut_17_Q : X_LUT4
    generic map(
      INIT => X"0F55",
      LOC => "SLICE_X3Y36"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Playing_Time_Counter(17),
      ADR1 => VCC,
      ADR2 => XLXI_31_FileReader_Playing_Time(17),
      ADR3 => XLXI_31_FileReader_State_FSM_FFd2_12394,
      O => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(17)
    );
  XLXI_31_FileReader_Playing_Time_Counter_18_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X3Y37"
    )
    port map (
      O => XLXI_31_FileReader_Playing_Time_Counter_18_LOGIC_ONE_20710
    );
  XLXI_31_FileReader_Playing_Time_Counter_18_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_18_XORF_20733,
      O => XLXI_31_FileReader_Playing_Time_Counter_18_DXMUX_20735
    );
  XLXI_31_FileReader_Playing_Time_Counter_18_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X3Y37"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_Counter_18_CYINIT_20732,
      I1 => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(18),
      O => XLXI_31_FileReader_Playing_Time_Counter_18_XORF_20733
    );
  XLXI_31_FileReader_Playing_Time_Counter_18_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X3Y37"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_Counter_18_LOGIC_ONE_20710,
      IB => XLXI_31_FileReader_Playing_Time_Counter_18_CYINIT_20732,
      SEL => XLXI_31_FileReader_Playing_Time_Counter_18_CYSELF_20716,
      O => XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_18_Q
    );
  XLXI_31_FileReader_Playing_Time_Counter_18_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y37"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_Counter_18_LOGIC_ONE_20710,
      IB => XLXI_31_FileReader_Playing_Time_Counter_18_LOGIC_ONE_20710,
      SEL => XLXI_31_FileReader_Playing_Time_Counter_18_CYSELF_20716,
      O => XLXI_31_FileReader_Playing_Time_Counter_18_CYMUXF2_20711
    );
  XLXI_31_FileReader_Playing_Time_Counter_18_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X3Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_17_Q,
      O => XLXI_31_FileReader_Playing_Time_Counter_18_CYINIT_20732
    );
  XLXI_31_FileReader_Playing_Time_Counter_18_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X3Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(18),
      O => XLXI_31_FileReader_Playing_Time_Counter_18_CYSELF_20716
    );
  XLXI_31_FileReader_Playing_Time_Counter_18_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_18_XORG_20718,
      O => XLXI_31_FileReader_Playing_Time_Counter_18_DYMUX_20720
    );
  XLXI_31_FileReader_Playing_Time_Counter_18_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X3Y37"
    )
    port map (
      I0 => XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_18_Q,
      I1 => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(19),
      O => XLXI_31_FileReader_Playing_Time_Counter_18_XORG_20718
    );
  XLXI_31_FileReader_Playing_Time_Counter_18_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_18_CYMUXFAST_20715,
      O => XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_19_Q
    );
  XLXI_31_FileReader_Playing_Time_Counter_18_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X3Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_17_Q,
      O => XLXI_31_FileReader_Playing_Time_Counter_18_FASTCARRY_20713
    );
  XLXI_31_FileReader_Playing_Time_Counter_18_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X3Y37"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_Counter_18_CYSELG_20703,
      I1 => XLXI_31_FileReader_Playing_Time_Counter_18_CYSELF_20716,
      O => XLXI_31_FileReader_Playing_Time_Counter_18_CYAND_20714
    );
  XLXI_31_FileReader_Playing_Time_Counter_18_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X3Y37"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_Counter_18_CYMUXG2_20712,
      IB => XLXI_31_FileReader_Playing_Time_Counter_18_FASTCARRY_20713,
      SEL => XLXI_31_FileReader_Playing_Time_Counter_18_CYAND_20714,
      O => XLXI_31_FileReader_Playing_Time_Counter_18_CYMUXFAST_20715
    );
  XLXI_31_FileReader_Playing_Time_Counter_18_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y37"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_Counter_18_LOGIC_ONE_20710,
      IB => XLXI_31_FileReader_Playing_Time_Counter_18_CYMUXF2_20711,
      SEL => XLXI_31_FileReader_Playing_Time_Counter_18_CYSELG_20703,
      O => XLXI_31_FileReader_Playing_Time_Counter_18_CYMUXG2_20712
    );
  XLXI_31_FileReader_Playing_Time_Counter_18_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X3Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(19),
      O => XLXI_31_FileReader_Playing_Time_Counter_18_CYSELG_20703
    );
  XLXI_31_FileReader_Playing_Time_Counter_18_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_FileReader_Playing_Time_Counter_18_CLKINV_20701
    );
  XLXI_31_FileReader_Playing_Time_Counter_18_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_not0001_0,
      O => XLXI_31_FileReader_Playing_Time_Counter_18_CEINV_20700
    );
  XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut_19_Q : X_LUT4
    generic map(
      INIT => X"3355",
      LOC => "SLICE_X3Y37"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Playing_Time_Counter(19),
      ADR1 => XLXI_31_FileReader_Playing_Time(19),
      ADR2 => VCC,
      ADR3 => XLXI_31_FileReader_State_FSM_FFd2_12394,
      O => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(19)
    );
  XLXI_31_FileReader_Playing_Time_Counter_20_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X3Y38"
    )
    port map (
      O => XLXI_31_FileReader_Playing_Time_Counter_20_LOGIC_ONE_20762
    );
  XLXI_31_FileReader_Playing_Time_Counter_20_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_20_XORF_20785,
      O => XLXI_31_FileReader_Playing_Time_Counter_20_DXMUX_20787
    );
  XLXI_31_FileReader_Playing_Time_Counter_20_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X3Y38"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_Counter_20_CYINIT_20784,
      I1 => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(20),
      O => XLXI_31_FileReader_Playing_Time_Counter_20_XORF_20785
    );
  XLXI_31_FileReader_Playing_Time_Counter_20_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X3Y38"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_Counter_20_LOGIC_ONE_20762,
      IB => XLXI_31_FileReader_Playing_Time_Counter_20_CYINIT_20784,
      SEL => XLXI_31_FileReader_Playing_Time_Counter_20_CYSELF_20768,
      O => XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_20_Q
    );
  XLXI_31_FileReader_Playing_Time_Counter_20_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y38"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_Counter_20_LOGIC_ONE_20762,
      IB => XLXI_31_FileReader_Playing_Time_Counter_20_LOGIC_ONE_20762,
      SEL => XLXI_31_FileReader_Playing_Time_Counter_20_CYSELF_20768,
      O => XLXI_31_FileReader_Playing_Time_Counter_20_CYMUXF2_20763
    );
  XLXI_31_FileReader_Playing_Time_Counter_20_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X3Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_19_Q,
      O => XLXI_31_FileReader_Playing_Time_Counter_20_CYINIT_20784
    );
  XLXI_31_FileReader_Playing_Time_Counter_20_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X3Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(20),
      O => XLXI_31_FileReader_Playing_Time_Counter_20_CYSELF_20768
    );
  XLXI_31_FileReader_Playing_Time_Counter_20_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_20_XORG_20770,
      O => XLXI_31_FileReader_Playing_Time_Counter_20_DYMUX_20772
    );
  XLXI_31_FileReader_Playing_Time_Counter_20_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X3Y38"
    )
    port map (
      I0 => XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_20_Q,
      I1 => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(21),
      O => XLXI_31_FileReader_Playing_Time_Counter_20_XORG_20770
    );
  XLXI_31_FileReader_Playing_Time_Counter_20_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_20_CYMUXFAST_20767,
      O => XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_21_Q
    );
  XLXI_31_FileReader_Playing_Time_Counter_20_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X3Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_19_Q,
      O => XLXI_31_FileReader_Playing_Time_Counter_20_FASTCARRY_20765
    );
  XLXI_31_FileReader_Playing_Time_Counter_20_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X3Y38"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_Counter_20_CYSELG_20755,
      I1 => XLXI_31_FileReader_Playing_Time_Counter_20_CYSELF_20768,
      O => XLXI_31_FileReader_Playing_Time_Counter_20_CYAND_20766
    );
  XLXI_31_FileReader_Playing_Time_Counter_20_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X3Y38"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_Counter_20_CYMUXG2_20764,
      IB => XLXI_31_FileReader_Playing_Time_Counter_20_FASTCARRY_20765,
      SEL => XLXI_31_FileReader_Playing_Time_Counter_20_CYAND_20766,
      O => XLXI_31_FileReader_Playing_Time_Counter_20_CYMUXFAST_20767
    );
  XLXI_31_FileReader_Playing_Time_Counter_20_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y38"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_Counter_20_LOGIC_ONE_20762,
      IB => XLXI_31_FileReader_Playing_Time_Counter_20_CYMUXF2_20763,
      SEL => XLXI_31_FileReader_Playing_Time_Counter_20_CYSELG_20755,
      O => XLXI_31_FileReader_Playing_Time_Counter_20_CYMUXG2_20764
    );
  XLXI_31_FileReader_Playing_Time_Counter_20_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X3Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(21),
      O => XLXI_31_FileReader_Playing_Time_Counter_20_CYSELG_20755
    );
  XLXI_31_FileReader_Playing_Time_Counter_20_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_FileReader_Playing_Time_Counter_20_CLKINV_20753
    );
  XLXI_31_FileReader_Playing_Time_Counter_20_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_not0001_0,
      O => XLXI_31_FileReader_Playing_Time_Counter_20_CEINV_20752
    );
  XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut_21_Q : X_LUT4
    generic map(
      INIT => X"330F",
      LOC => "SLICE_X3Y38"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_FileReader_Playing_Time(21),
      ADR2 => XLXI_31_FileReader_Playing_Time_Counter(21),
      ADR3 => XLXI_31_FileReader_State_FSM_FFd2_12394,
      O => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(21)
    );
  XLXI_31_FileReader_Playing_Time_Counter_22_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X3Y39"
    )
    port map (
      O => XLXI_31_FileReader_Playing_Time_Counter_22_LOGIC_ONE_20814
    );
  XLXI_31_FileReader_Playing_Time_Counter_22_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_22_XORF_20837,
      O => XLXI_31_FileReader_Playing_Time_Counter_22_DXMUX_20839
    );
  XLXI_31_FileReader_Playing_Time_Counter_22_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X3Y39"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_Counter_22_CYINIT_20836,
      I1 => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(22),
      O => XLXI_31_FileReader_Playing_Time_Counter_22_XORF_20837
    );
  XLXI_31_FileReader_Playing_Time_Counter_22_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X3Y39"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_Counter_22_LOGIC_ONE_20814,
      IB => XLXI_31_FileReader_Playing_Time_Counter_22_CYINIT_20836,
      SEL => XLXI_31_FileReader_Playing_Time_Counter_22_CYSELF_20820,
      O => XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_22_Q
    );
  XLXI_31_FileReader_Playing_Time_Counter_22_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y39"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_Counter_22_LOGIC_ONE_20814,
      IB => XLXI_31_FileReader_Playing_Time_Counter_22_LOGIC_ONE_20814,
      SEL => XLXI_31_FileReader_Playing_Time_Counter_22_CYSELF_20820,
      O => XLXI_31_FileReader_Playing_Time_Counter_22_CYMUXF2_20815
    );
  XLXI_31_FileReader_Playing_Time_Counter_22_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X3Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_21_Q,
      O => XLXI_31_FileReader_Playing_Time_Counter_22_CYINIT_20836
    );
  XLXI_31_FileReader_Playing_Time_Counter_22_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X3Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(22),
      O => XLXI_31_FileReader_Playing_Time_Counter_22_CYSELF_20820
    );
  XLXI_31_FileReader_Playing_Time_Counter_22_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_22_XORG_20822,
      O => XLXI_31_FileReader_Playing_Time_Counter_22_DYMUX_20824
    );
  XLXI_31_FileReader_Playing_Time_Counter_22_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X3Y39"
    )
    port map (
      I0 => XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_22_Q,
      I1 => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(23),
      O => XLXI_31_FileReader_Playing_Time_Counter_22_XORG_20822
    );
  XLXI_31_FileReader_Playing_Time_Counter_22_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_22_CYMUXFAST_20819,
      O => XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_23_Q
    );
  XLXI_31_FileReader_Playing_Time_Counter_22_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X3Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_21_Q,
      O => XLXI_31_FileReader_Playing_Time_Counter_22_FASTCARRY_20817
    );
  XLXI_31_FileReader_Playing_Time_Counter_22_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X3Y39"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_Counter_22_CYSELG_20807,
      I1 => XLXI_31_FileReader_Playing_Time_Counter_22_CYSELF_20820,
      O => XLXI_31_FileReader_Playing_Time_Counter_22_CYAND_20818
    );
  XLXI_31_FileReader_Playing_Time_Counter_22_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X3Y39"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_Counter_22_CYMUXG2_20816,
      IB => XLXI_31_FileReader_Playing_Time_Counter_22_FASTCARRY_20817,
      SEL => XLXI_31_FileReader_Playing_Time_Counter_22_CYAND_20818,
      O => XLXI_31_FileReader_Playing_Time_Counter_22_CYMUXFAST_20819
    );
  XLXI_31_FileReader_Playing_Time_Counter_22_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y39"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_Counter_22_LOGIC_ONE_20814,
      IB => XLXI_31_FileReader_Playing_Time_Counter_22_CYMUXF2_20815,
      SEL => XLXI_31_FileReader_Playing_Time_Counter_22_CYSELG_20807,
      O => XLXI_31_FileReader_Playing_Time_Counter_22_CYMUXG2_20816
    );
  XLXI_31_FileReader_Playing_Time_Counter_22_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X3Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(23),
      O => XLXI_31_FileReader_Playing_Time_Counter_22_CYSELG_20807
    );
  XLXI_31_FileReader_Playing_Time_Counter_22_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_FileReader_Playing_Time_Counter_22_CLKINV_20805
    );
  XLXI_31_FileReader_Playing_Time_Counter_22_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_not0001_0,
      O => XLXI_31_FileReader_Playing_Time_Counter_22_CEINV_20804
    );
  XLXI_27_XLXI_86_XLXI_2_Busy1 : X_LUT4
    generic map(
      INIT => X"FFFD",
      LOC => "SLICE_X33Y80"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_2_State(0),
      ADR1 => XLXI_27_XLXI_86_XLXI_2_State(2),
      ADR2 => XLXI_27_XLXI_86_XLXI_2_State(1),
      ADR3 => XLXI_27_XLXI_86_XLXI_2_State(3),
      O => XLXI_27_XLXI_86_XLXN_47
    );
  XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut_23_Q : X_LUT4
    generic map(
      INIT => X"5533",
      LOC => "SLICE_X3Y39"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Playing_Time(23),
      ADR1 => XLXI_31_FileReader_Playing_Time_Counter(23),
      ADR2 => VCC,
      ADR3 => XLXI_31_FileReader_State_FSM_FFd2_12394,
      O => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(23)
    );
  XLXI_31_FileReader_Playing_Time_Counter_24_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X3Y40"
    )
    port map (
      O => XLXI_31_FileReader_Playing_Time_Counter_24_LOGIC_ONE_20866
    );
  XLXI_31_FileReader_Playing_Time_Counter_24_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_24_XORF_20889,
      O => XLXI_31_FileReader_Playing_Time_Counter_24_DXMUX_20891
    );
  XLXI_31_FileReader_Playing_Time_Counter_24_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X3Y40"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_Counter_24_CYINIT_20888,
      I1 => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(24),
      O => XLXI_31_FileReader_Playing_Time_Counter_24_XORF_20889
    );
  XLXI_31_FileReader_Playing_Time_Counter_24_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X3Y40"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_Counter_24_LOGIC_ONE_20866,
      IB => XLXI_31_FileReader_Playing_Time_Counter_24_CYINIT_20888,
      SEL => XLXI_31_FileReader_Playing_Time_Counter_24_CYSELF_20872,
      O => XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_24_Q
    );
  XLXI_31_FileReader_Playing_Time_Counter_24_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y40"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_Counter_24_LOGIC_ONE_20866,
      IB => XLXI_31_FileReader_Playing_Time_Counter_24_LOGIC_ONE_20866,
      SEL => XLXI_31_FileReader_Playing_Time_Counter_24_CYSELF_20872,
      O => XLXI_31_FileReader_Playing_Time_Counter_24_CYMUXF2_20867
    );
  XLXI_31_FileReader_Playing_Time_Counter_24_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X3Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_23_Q,
      O => XLXI_31_FileReader_Playing_Time_Counter_24_CYINIT_20888
    );
  XLXI_31_FileReader_Playing_Time_Counter_24_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X3Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(24),
      O => XLXI_31_FileReader_Playing_Time_Counter_24_CYSELF_20872
    );
  XLXI_31_FileReader_Playing_Time_Counter_24_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_24_XORG_20874,
      O => XLXI_31_FileReader_Playing_Time_Counter_24_DYMUX_20876
    );
  XLXI_31_FileReader_Playing_Time_Counter_24_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X3Y40"
    )
    port map (
      I0 => XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_24_Q,
      I1 => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(25),
      O => XLXI_31_FileReader_Playing_Time_Counter_24_XORG_20874
    );
  XLXI_31_FileReader_Playing_Time_Counter_24_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_24_CYMUXFAST_20871,
      O => XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_25_Q
    );
  XLXI_31_FileReader_Playing_Time_Counter_24_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X3Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_23_Q,
      O => XLXI_31_FileReader_Playing_Time_Counter_24_FASTCARRY_20869
    );
  XLXI_31_FileReader_Playing_Time_Counter_24_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X3Y40"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_Counter_24_CYSELG_20859,
      I1 => XLXI_31_FileReader_Playing_Time_Counter_24_CYSELF_20872,
      O => XLXI_31_FileReader_Playing_Time_Counter_24_CYAND_20870
    );
  XLXI_31_FileReader_Playing_Time_Counter_24_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X3Y40"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_Counter_24_CYMUXG2_20868,
      IB => XLXI_31_FileReader_Playing_Time_Counter_24_FASTCARRY_20869,
      SEL => XLXI_31_FileReader_Playing_Time_Counter_24_CYAND_20870,
      O => XLXI_31_FileReader_Playing_Time_Counter_24_CYMUXFAST_20871
    );
  XLXI_31_FileReader_Playing_Time_Counter_24_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y40"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_Counter_24_LOGIC_ONE_20866,
      IB => XLXI_31_FileReader_Playing_Time_Counter_24_CYMUXF2_20867,
      SEL => XLXI_31_FileReader_Playing_Time_Counter_24_CYSELG_20859,
      O => XLXI_31_FileReader_Playing_Time_Counter_24_CYMUXG2_20868
    );
  XLXI_31_FileReader_Playing_Time_Counter_24_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X3Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(25),
      O => XLXI_31_FileReader_Playing_Time_Counter_24_CYSELG_20859
    );
  XLXI_31_FileReader_Playing_Time_Counter_24_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_FileReader_Playing_Time_Counter_24_CLKINV_20857
    );
  XLXI_31_FileReader_Playing_Time_Counter_24_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_not0001_0,
      O => XLXI_31_FileReader_Playing_Time_Counter_24_CEINV_20856
    );
  XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut_25_Q : X_LUT4
    generic map(
      INIT => X"0F55",
      LOC => "SLICE_X3Y40"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Playing_Time_Counter(25),
      ADR1 => VCC,
      ADR2 => XLXI_31_FileReader_Playing_Time(25),
      ADR3 => XLXI_31_FileReader_State_FSM_FFd2_12394,
      O => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(25)
    );
  XLXI_31_FileReader_Playing_Time_Counter_26_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X3Y41"
    )
    port map (
      O => XLXI_31_FileReader_Playing_Time_Counter_26_LOGIC_ONE_20918
    );
  XLXI_31_FileReader_Playing_Time_Counter_26_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_26_XORF_20941,
      O => XLXI_31_FileReader_Playing_Time_Counter_26_DXMUX_20943
    );
  XLXI_31_FileReader_Playing_Time_Counter_26_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X3Y41"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_Counter_26_CYINIT_20940,
      I1 => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(26),
      O => XLXI_31_FileReader_Playing_Time_Counter_26_XORF_20941
    );
  XLXI_31_FileReader_Playing_Time_Counter_26_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X3Y41"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_Counter_26_LOGIC_ONE_20918,
      IB => XLXI_31_FileReader_Playing_Time_Counter_26_CYINIT_20940,
      SEL => XLXI_31_FileReader_Playing_Time_Counter_26_CYSELF_20924,
      O => XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_26_Q
    );
  XLXI_31_FileReader_Playing_Time_Counter_26_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y41"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_Counter_26_LOGIC_ONE_20918,
      IB => XLXI_31_FileReader_Playing_Time_Counter_26_LOGIC_ONE_20918,
      SEL => XLXI_31_FileReader_Playing_Time_Counter_26_CYSELF_20924,
      O => XLXI_31_FileReader_Playing_Time_Counter_26_CYMUXF2_20919
    );
  XLXI_31_FileReader_Playing_Time_Counter_26_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X3Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_25_Q,
      O => XLXI_31_FileReader_Playing_Time_Counter_26_CYINIT_20940
    );
  XLXI_31_FileReader_Playing_Time_Counter_26_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X3Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(26),
      O => XLXI_31_FileReader_Playing_Time_Counter_26_CYSELF_20924
    );
  XLXI_31_FileReader_Playing_Time_Counter_26_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_26_XORG_20926,
      O => XLXI_31_FileReader_Playing_Time_Counter_26_DYMUX_20928
    );
  XLXI_31_FileReader_Playing_Time_Counter_26_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X3Y41"
    )
    port map (
      I0 => XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_26_Q,
      I1 => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(27),
      O => XLXI_31_FileReader_Playing_Time_Counter_26_XORG_20926
    );
  XLXI_31_FileReader_Playing_Time_Counter_26_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_26_CYMUXFAST_20923,
      O => XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_27_Q
    );
  XLXI_31_FileReader_Playing_Time_Counter_26_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X3Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_25_Q,
      O => XLXI_31_FileReader_Playing_Time_Counter_26_FASTCARRY_20921
    );
  XLXI_31_FileReader_Playing_Time_Counter_26_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X3Y41"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_Counter_26_CYSELG_20911,
      I1 => XLXI_31_FileReader_Playing_Time_Counter_26_CYSELF_20924,
      O => XLXI_31_FileReader_Playing_Time_Counter_26_CYAND_20922
    );
  XLXI_31_FileReader_Playing_Time_Counter_26_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X3Y41"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_Counter_26_CYMUXG2_20920,
      IB => XLXI_31_FileReader_Playing_Time_Counter_26_FASTCARRY_20921,
      SEL => XLXI_31_FileReader_Playing_Time_Counter_26_CYAND_20922,
      O => XLXI_31_FileReader_Playing_Time_Counter_26_CYMUXFAST_20923
    );
  XLXI_31_FileReader_Playing_Time_Counter_26_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y41"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_Counter_26_LOGIC_ONE_20918,
      IB => XLXI_31_FileReader_Playing_Time_Counter_26_CYMUXF2_20919,
      SEL => XLXI_31_FileReader_Playing_Time_Counter_26_CYSELG_20911,
      O => XLXI_31_FileReader_Playing_Time_Counter_26_CYMUXG2_20920
    );
  XLXI_31_FileReader_Playing_Time_Counter_26_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X3Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(27),
      O => XLXI_31_FileReader_Playing_Time_Counter_26_CYSELG_20911
    );
  XLXI_31_FileReader_Playing_Time_Counter_26_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_FileReader_Playing_Time_Counter_26_CLKINV_20909
    );
  XLXI_31_FileReader_Playing_Time_Counter_26_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_not0001_0,
      O => XLXI_31_FileReader_Playing_Time_Counter_26_CEINV_20908
    );
  XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut_27_Q : X_LUT4
    generic map(
      INIT => X"4477",
      LOC => "SLICE_X3Y41"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Playing_Time(27),
      ADR1 => XLXI_31_FileReader_State_FSM_FFd2_12394,
      ADR2 => VCC,
      ADR3 => XLXI_31_FileReader_Playing_Time_Counter(27),
      O => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(27)
    );
  XLXI_31_FileReader_Playing_Time_Counter_28_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X3Y42"
    )
    port map (
      O => XLXI_31_FileReader_Playing_Time_Counter_28_LOGIC_ONE_20970
    );
  XLXI_31_FileReader_Playing_Time_Counter_28_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_28_XORF_20993,
      O => XLXI_31_FileReader_Playing_Time_Counter_28_DXMUX_20995
    );
  XLXI_31_FileReader_Playing_Time_Counter_28_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X3Y42"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_Counter_28_CYINIT_20992,
      I1 => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(28),
      O => XLXI_31_FileReader_Playing_Time_Counter_28_XORF_20993
    );
  XLXI_31_FileReader_Playing_Time_Counter_28_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X3Y42"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_Counter_28_LOGIC_ONE_20970,
      IB => XLXI_31_FileReader_Playing_Time_Counter_28_CYINIT_20992,
      SEL => XLXI_31_FileReader_Playing_Time_Counter_28_CYSELF_20976,
      O => XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_28_Q
    );
  XLXI_31_FileReader_Playing_Time_Counter_28_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y42"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_Counter_28_LOGIC_ONE_20970,
      IB => XLXI_31_FileReader_Playing_Time_Counter_28_LOGIC_ONE_20970,
      SEL => XLXI_31_FileReader_Playing_Time_Counter_28_CYSELF_20976,
      O => XLXI_31_FileReader_Playing_Time_Counter_28_CYMUXF2_20971
    );
  XLXI_31_FileReader_Playing_Time_Counter_28_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X3Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_27_Q,
      O => XLXI_31_FileReader_Playing_Time_Counter_28_CYINIT_20992
    );
  XLXI_31_FileReader_Playing_Time_Counter_28_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X3Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(28),
      O => XLXI_31_FileReader_Playing_Time_Counter_28_CYSELF_20976
    );
  XLXI_31_FileReader_Playing_Time_Counter_28_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_28_XORG_20978,
      O => XLXI_31_FileReader_Playing_Time_Counter_28_DYMUX_20980
    );
  XLXI_31_FileReader_Playing_Time_Counter_28_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X3Y42"
    )
    port map (
      I0 => XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_28_Q,
      I1 => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(29),
      O => XLXI_31_FileReader_Playing_Time_Counter_28_XORG_20978
    );
  XLXI_31_FileReader_Playing_Time_Counter_28_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X3Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_27_Q,
      O => XLXI_31_FileReader_Playing_Time_Counter_28_FASTCARRY_20973
    );
  XLXI_31_FileReader_Playing_Time_Counter_28_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X3Y42"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_Counter_28_CYSELG_20963,
      I1 => XLXI_31_FileReader_Playing_Time_Counter_28_CYSELF_20976,
      O => XLXI_31_FileReader_Playing_Time_Counter_28_CYAND_20974
    );
  XLXI_31_FileReader_Playing_Time_Counter_28_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X3Y42"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_Counter_28_CYMUXG2_20972,
      IB => XLXI_31_FileReader_Playing_Time_Counter_28_FASTCARRY_20973,
      SEL => XLXI_31_FileReader_Playing_Time_Counter_28_CYAND_20974,
      O => XLXI_31_FileReader_Playing_Time_Counter_28_CYMUXFAST_20975
    );
  XLXI_31_FileReader_Playing_Time_Counter_28_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y42"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_Counter_28_LOGIC_ONE_20970,
      IB => XLXI_31_FileReader_Playing_Time_Counter_28_CYMUXF2_20971,
      SEL => XLXI_31_FileReader_Playing_Time_Counter_28_CYSELG_20963,
      O => XLXI_31_FileReader_Playing_Time_Counter_28_CYMUXG2_20972
    );
  XLXI_31_FileReader_Playing_Time_Counter_28_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X3Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(29),
      O => XLXI_31_FileReader_Playing_Time_Counter_28_CYSELG_20963
    );
  XLXI_31_FileReader_Playing_Time_Counter_28_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_FileReader_Playing_Time_Counter_28_CLKINV_20961
    );
  XLXI_31_FileReader_Playing_Time_Counter_28_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_not0001_0,
      O => XLXI_31_FileReader_Playing_Time_Counter_28_CEINV_20960
    );
  XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut_29_Q : X_LUT4
    generic map(
      INIT => X"03F3",
      LOC => "SLICE_X3Y42"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_FileReader_Playing_Time_Counter(29),
      ADR2 => XLXI_31_FileReader_State_FSM_FFd2_12394,
      ADR3 => XLXI_31_FileReader_Playing_Time(29),
      O => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(29)
    );
  XLXI_31_FileReader_Playing_Time_Counter_30_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X3Y43"
    )
    port map (
      O => XLXI_31_FileReader_Playing_Time_Counter_30_LOGIC_ONE_21037
    );
  XLXI_31_FileReader_Playing_Time_Counter_30_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_30_XORF_21038,
      O => XLXI_31_FileReader_Playing_Time_Counter_30_DXMUX_21040
    );
  XLXI_31_FileReader_Playing_Time_Counter_30_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X3Y43"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_Counter_30_CYINIT_21036,
      I1 => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(30),
      O => XLXI_31_FileReader_Playing_Time_Counter_30_XORF_21038
    );
  XLXI_31_FileReader_Playing_Time_Counter_30_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X3Y43"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_Counter_30_LOGIC_ONE_21037,
      IB => XLXI_31_FileReader_Playing_Time_Counter_30_CYINIT_21036,
      SEL => XLXI_31_FileReader_Playing_Time_Counter_30_CYSELF_21029,
      O => XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_30_Q
    );
  XLXI_31_FileReader_Playing_Time_Counter_30_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X3Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_28_CYMUXFAST_20975,
      O => XLXI_31_FileReader_Playing_Time_Counter_30_CYINIT_21036
    );
  XLXI_31_FileReader_Playing_Time_Counter_30_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X3Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(30),
      O => XLXI_31_FileReader_Playing_Time_Counter_30_CYSELF_21029
    );
  XLXI_31_FileReader_Playing_Time_Counter_30_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_30_XORG_21021,
      O => XLXI_31_FileReader_Playing_Time_Counter_30_DYMUX_21023
    );
  XLXI_31_FileReader_Playing_Time_Counter_30_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X3Y43"
    )
    port map (
      I0 => XLXI_31_FileReader_Mcount_Playing_Time_Counter_cy_30_Q,
      I1 => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(31),
      O => XLXI_31_FileReader_Playing_Time_Counter_30_XORG_21021
    );
  XLXI_31_FileReader_Playing_Time_Counter_30_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_FileReader_Playing_Time_Counter_30_CLKINV_21012
    );
  XLXI_31_FileReader_Playing_Time_Counter_30_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_not0001_0,
      O => XLXI_31_FileReader_Playing_Time_Counter_30_CEINV_21011
    );
  XLXI_31_FileReader_Playing_Time_Counter_31 : X_FF
    generic map(
      LOC => "SLICE_X3Y43",
      INIT => '0'
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_30_DYMUX_21023,
      CE => XLXI_31_FileReader_Playing_Time_Counter_30_CEINV_21011,
      CLK => XLXI_31_FileReader_Playing_Time_Counter_30_CLKINV_21012,
      SET => GND,
      RST => GND,
      O => XLXI_31_FileReader_Playing_Time_Counter(31)
    );
  XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut_31_Q : X_LUT4
    generic map(
      INIT => X"0C3F",
      LOC => "SLICE_X3Y43"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_FileReader_State_FSM_FFd2_12394,
      ADR2 => XLXI_31_FileReader_Playing_Time(31),
      ADR3 => XLXI_31_FileReader_Playing_Time_Counter(31),
      O => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(31)
    );
  XLXI_27_XLXI_90_Mcompar_NextState_cmp_eq0022_cy_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X49Y42"
    )
    port map (
      O => XLXI_27_XLXI_90_Mcompar_NextState_cmp_eq0022_cy_1_LOGIC_ZERO_21059
    );
  XLXI_27_XLXI_90_Mcompar_NextState_cmp_eq0022_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X49Y42"
    )
    port map (
      IA => XLXI_27_XLXI_90_Mcompar_NextState_cmp_eq0022_cy_1_LOGIC_ZERO_21059,
      IB => XLXI_27_XLXI_90_Mcompar_NextState_cmp_eq0022_cy_1_CYINIT_21073,
      SEL => XLXI_27_XLXI_90_Mcompar_NextState_cmp_eq0022_cy_1_CYSELF_21064,
      O => XLXI_27_XLXI_90_Mcompar_NextState_cmp_eq0022_cy_0_Q
    );
  XLXI_27_XLXI_90_Mcompar_NextState_cmp_eq0022_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X49Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Mcompar_NextState_cmp_eq0022_cy_1_BXINV_21062,
      O => XLXI_27_XLXI_90_Mcompar_NextState_cmp_eq0022_cy_1_CYINIT_21073
    );
  XLXI_27_XLXI_90_Mcompar_NextState_cmp_eq0022_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X49Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_cnt512_0_rt_21063,
      O => XLXI_27_XLXI_90_Mcompar_NextState_cmp_eq0022_cy_1_CYSELF_21064
    );
  XLXI_27_XLXI_90_Mcompar_NextState_cmp_eq0022_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X49Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => XLXI_27_XLXI_90_Mcompar_NextState_cmp_eq0022_cy_1_BXINV_21062
    );
  XLXI_27_XLXI_90_Mcompar_NextState_cmp_eq0022_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X49Y42"
    )
    port map (
      IA => XLXI_27_XLXI_90_Mcompar_NextState_cmp_eq0022_cy_1_LOGIC_ZERO_21059,
      IB => XLXI_27_XLXI_90_Mcompar_NextState_cmp_eq0022_cy_0_Q,
      SEL => XLXI_27_XLXI_90_Mcompar_NextState_cmp_eq0022_cy_1_CYSELG_21053,
      O => XLXI_27_XLXI_90_Mcompar_NextState_cmp_eq0022_cy_1_CYMUXG_21061
    );
  XLXI_27_XLXI_90_Mcompar_NextState_cmp_eq0022_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X49Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Mcompar_NextState_cmp_eq0022_lut(1),
      O => XLXI_27_XLXI_90_Mcompar_NextState_cmp_eq0022_cy_1_CYSELG_21053
    );
  XLXI_27_XLXI_90_Mcompar_NextState_cmp_eq0022_lut_1_Q : X_LUT4
    generic map(
      INIT => X"8241",
      LOC => "SLICE_X49Y42"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_nrClus(1),
      ADR1 => XLXI_27_XLXI_90_nrClus(0),
      ADR2 => XLXI_27_XLXI_90_cnt512(1),
      ADR3 => XLXI_27_XLXI_90_cnt512(2),
      O => XLXI_27_XLXI_90_Mcompar_NextState_cmp_eq0022_lut(1)
    );
  XLXI_27_XLXI_90_Mcompar_NextState_cmp_eq0022_cy_3_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X49Y43"
    )
    port map (
      O => XLXI_27_XLXI_90_Mcompar_NextState_cmp_eq0022_cy_3_LOGIC_ZERO_21091
    );
  XLXI_27_XLXI_90_Mcompar_NextState_cmp_eq0022_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X49Y43"
    )
    port map (
      IA => XLXI_27_XLXI_90_Mcompar_NextState_cmp_eq0022_cy_3_LOGIC_ZERO_21091,
      IB => XLXI_27_XLXI_90_Mcompar_NextState_cmp_eq0022_cy_3_LOGIC_ZERO_21091,
      SEL => XLXI_27_XLXI_90_Mcompar_NextState_cmp_eq0022_cy_3_CYSELF_21097,
      O => XLXI_27_XLXI_90_Mcompar_NextState_cmp_eq0022_cy_3_CYMUXF2_21092
    );
  XLXI_27_XLXI_90_Mcompar_NextState_cmp_eq0022_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X49Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Mcompar_NextState_cmp_eq0022_lut(2),
      O => XLXI_27_XLXI_90_Mcompar_NextState_cmp_eq0022_cy_3_CYSELF_21097
    );
  XLXI_27_XLXI_90_Mcompar_NextState_cmp_eq0022_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X49Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Mcompar_NextState_cmp_eq0022_cy_1_CYMUXG_21061,
      O => XLXI_27_XLXI_90_Mcompar_NextState_cmp_eq0022_cy_3_FASTCARRY_21094
    );
  XLXI_27_XLXI_90_Mcompar_NextState_cmp_eq0022_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X49Y43"
    )
    port map (
      I0 => XLXI_27_XLXI_90_Mcompar_NextState_cmp_eq0022_cy_3_CYSELG_21085,
      I1 => XLXI_27_XLXI_90_Mcompar_NextState_cmp_eq0022_cy_3_CYSELF_21097,
      O => XLXI_27_XLXI_90_Mcompar_NextState_cmp_eq0022_cy_3_CYAND_21095
    );
  XLXI_27_XLXI_90_Mcompar_NextState_cmp_eq0022_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X49Y43"
    )
    port map (
      IA => XLXI_27_XLXI_90_Mcompar_NextState_cmp_eq0022_cy_3_CYMUXG2_21093,
      IB => XLXI_27_XLXI_90_Mcompar_NextState_cmp_eq0022_cy_3_FASTCARRY_21094,
      SEL => XLXI_27_XLXI_90_Mcompar_NextState_cmp_eq0022_cy_3_CYAND_21095,
      O => XLXI_27_XLXI_90_Mcompar_NextState_cmp_eq0022_cy_3_CYMUXFAST_21096
    );
  XLXI_27_XLXI_90_Mcompar_NextState_cmp_eq0022_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X49Y43"
    )
    port map (
      IA => XLXI_27_XLXI_90_Mcompar_NextState_cmp_eq0022_cy_3_LOGIC_ZERO_21091,
      IB => XLXI_27_XLXI_90_Mcompar_NextState_cmp_eq0022_cy_3_CYMUXF2_21092,
      SEL => XLXI_27_XLXI_90_Mcompar_NextState_cmp_eq0022_cy_3_CYSELG_21085,
      O => XLXI_27_XLXI_90_Mcompar_NextState_cmp_eq0022_cy_3_CYMUXG2_21093
    );
  XLXI_27_XLXI_90_Mcompar_NextState_cmp_eq0022_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X49Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Mcompar_NextState_cmp_eq0022_lut(3),
      O => XLXI_27_XLXI_90_Mcompar_NextState_cmp_eq0022_cy_3_CYSELG_21085
    );
  XLXI_27_XLXI_90_Mcompar_NextState_cmp_eq0022_lut_3_Q : X_LUT4
    generic map(
      INIT => X"8421",
      LOC => "SLICE_X49Y43"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_nrClus(4),
      ADR1 => XLXI_27_XLXI_90_nrClus(5),
      ADR2 => XLXI_27_XLXI_90_cnt512(5),
      ADR3 => XLXI_27_XLXI_90_cnt512(6),
      O => XLXI_27_XLXI_90_Mcompar_NextState_cmp_eq0022_lut(3)
    );
  XLXI_27_XLXI_90_NextState_cmp_eq0021913_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X49Y44"
    )
    port map (
      O => XLXI_27_XLXI_90_NextState_cmp_eq0021913_LOGIC_ZERO_21130
    );
  XLXI_27_XLXI_90_NextState_cmp_eq0021913_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X49Y44"
    )
    port map (
      IA => XLXI_27_XLXI_90_NextState_cmp_eq0021913_LOGIC_ZERO_21130,
      IB => XLXI_27_XLXI_90_NextState_cmp_eq0021913_CYINIT_21129,
      SEL => XLXI_27_XLXI_90_NextState_cmp_eq0021913_CYSELF_21123,
      O => XLXI_27_XLXI_90_Mcompar_NextState_cmp_eq0022_cy_4_Q
    );
  XLXI_27_XLXI_90_NextState_cmp_eq0021913_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X49Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Mcompar_NextState_cmp_eq0022_cy_3_CYMUXFAST_21096,
      O => XLXI_27_XLXI_90_NextState_cmp_eq0021913_CYINIT_21129
    );
  XLXI_27_XLXI_90_NextState_cmp_eq0021913_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X49Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Mcompar_NextState_cmp_eq0022_lut(4),
      O => XLXI_27_XLXI_90_NextState_cmp_eq0021913_CYSELF_21123
    );
  XLXI_27_XLXI_90_NextState_cmp_eq0021913_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_NextState_cmp_eq0021913_21119,
      O => XLXI_27_XLXI_90_NextState_cmp_eq0021913_0
    );
  XLXI_27_XLXI_90_NextState_cmp_eq0021913 : X_LUT4
    generic map(
      INIT => X"0802",
      LOC => "SLICE_X49Y44"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_cnt512(1),
      ADR1 => XLXI_27_XLXI_90_nrClus(6),
      ADR2 => XLXI_27_XLXI_90_cnt512(0),
      ADR3 => XLXI_27_XLXI_90_cnt512(8),
      O => XLXI_27_XLXI_90_NextState_cmp_eq0021913_21119
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X33Y13"
    )
    port map (
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_0_LOGIC_ZERO_21147
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_0_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X33Y13"
    )
    port map (
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_0_LOGIC_ONE_21164
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_addsub0000_0_XORF_21165,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000(0)
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X33Y13"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Counter_A_addsub0000_0_CYINIT_21163,
      I1 => XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_lut(0),
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_0_XORF_21165
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y13"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_A_addsub0000_0_LOGIC_ONE_21164,
      IB => XLXI_31_XLXI_25_Counter_A_addsub0000_0_CYINIT_21163,
      SEL => XLXI_31_XLXI_25_Counter_A_addsub0000_0_CYSELF_21154,
      O => XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_0_Q
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_addsub0000_0_BXINV_21152,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_0_CYINIT_21163
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_lut(0),
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_0_CYSELF_21154
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_0_BXINV_21152
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_addsub0000_0_XORG_21150,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000(1)
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X33Y13"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_0_Q,
      I1 => XLXI_31_XLXI_25_Counter_A_addsub0000_0_G,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_0_XORG_21150
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_addsub0000_0_CYMUXG_21149,
      O => XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_1_Q
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X33Y13"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_A_addsub0000_0_LOGIC_ZERO_21147,
      IB => XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_0_Q,
      SEL => XLXI_31_XLXI_25_Counter_A_addsub0000_0_CYSELG_21138,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_0_CYMUXG_21149
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X33Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_addsub0000_0_G,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_0_CYSELG_21138
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_2_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X33Y14"
    )
    port map (
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_2_LOGIC_ZERO_21183
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_addsub0000_2_XORF_21203,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000(2)
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X33Y14"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Counter_A_addsub0000_2_CYINIT_21202,
      I1 => XLXI_31_XLXI_25_Counter_A_addsub0000_2_F,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_2_XORF_21203
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y14"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_A_addsub0000_2_LOGIC_ZERO_21183,
      IB => XLXI_31_XLXI_25_Counter_A_addsub0000_2_CYINIT_21202,
      SEL => XLXI_31_XLXI_25_Counter_A_addsub0000_2_CYSELF_21189,
      O => XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_2_Q
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y14"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_A_addsub0000_2_LOGIC_ZERO_21183,
      IB => XLXI_31_XLXI_25_Counter_A_addsub0000_2_LOGIC_ZERO_21183,
      SEL => XLXI_31_XLXI_25_Counter_A_addsub0000_2_CYSELF_21189,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_2_CYMUXF2_21184
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_1_Q,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_2_CYINIT_21202
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_addsub0000_2_F,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_2_CYSELF_21189
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_addsub0000_2_XORG_21191,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000(3)
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X33Y14"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_2_Q,
      I1 => XLXI_31_XLXI_25_Counter_A_addsub0000_2_G,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_2_XORG_21191
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_addsub0000_2_CYMUXFAST_21188,
      O => XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_3_Q
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X33Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_1_Q,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_2_FASTCARRY_21186
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X33Y14"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Counter_A_addsub0000_2_CYSELG_21174,
      I1 => XLXI_31_XLXI_25_Counter_A_addsub0000_2_CYSELF_21189,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_2_CYAND_21187
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X33Y14"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_A_addsub0000_2_CYMUXG2_21185,
      IB => XLXI_31_XLXI_25_Counter_A_addsub0000_2_FASTCARRY_21186,
      SEL => XLXI_31_XLXI_25_Counter_A_addsub0000_2_CYAND_21187,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_2_CYMUXFAST_21188
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y14"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_A_addsub0000_2_LOGIC_ZERO_21183,
      IB => XLXI_31_XLXI_25_Counter_A_addsub0000_2_CYMUXF2_21184,
      SEL => XLXI_31_XLXI_25_Counter_A_addsub0000_2_CYSELG_21174,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_2_CYMUXG2_21185
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X33Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_addsub0000_2_G,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_2_CYSELG_21174
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X33Y15"
    )
    port map (
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_4_LOGIC_ZERO_21221
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_addsub0000_4_XORF_21241,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000(4)
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X33Y15"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Counter_A_addsub0000_4_CYINIT_21240,
      I1 => XLXI_31_XLXI_25_Counter_A_addsub0000_4_F,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_4_XORF_21241
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y15"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_A_addsub0000_4_LOGIC_ZERO_21221,
      IB => XLXI_31_XLXI_25_Counter_A_addsub0000_4_CYINIT_21240,
      SEL => XLXI_31_XLXI_25_Counter_A_addsub0000_4_CYSELF_21227,
      O => XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_4_Q
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y15"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_A_addsub0000_4_LOGIC_ZERO_21221,
      IB => XLXI_31_XLXI_25_Counter_A_addsub0000_4_LOGIC_ZERO_21221,
      SEL => XLXI_31_XLXI_25_Counter_A_addsub0000_4_CYSELF_21227,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_4_CYMUXF2_21222
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_3_Q,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_4_CYINIT_21240
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_addsub0000_4_F,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_4_CYSELF_21227
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_addsub0000_4_XORG_21229,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000(5)
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X33Y15"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_4_Q,
      I1 => XLXI_31_XLXI_25_Counter_A_addsub0000_4_G,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_4_XORG_21229
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_addsub0000_4_CYMUXFAST_21226,
      O => XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_5_Q
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X33Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_3_Q,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_4_FASTCARRY_21224
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X33Y15"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Counter_A_addsub0000_4_CYSELG_21212,
      I1 => XLXI_31_XLXI_25_Counter_A_addsub0000_4_CYSELF_21227,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_4_CYAND_21225
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X33Y15"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_A_addsub0000_4_CYMUXG2_21223,
      IB => XLXI_31_XLXI_25_Counter_A_addsub0000_4_FASTCARRY_21224,
      SEL => XLXI_31_XLXI_25_Counter_A_addsub0000_4_CYAND_21225,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_4_CYMUXFAST_21226
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y15"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_A_addsub0000_4_LOGIC_ZERO_21221,
      IB => XLXI_31_XLXI_25_Counter_A_addsub0000_4_CYMUXF2_21222,
      SEL => XLXI_31_XLXI_25_Counter_A_addsub0000_4_CYSELG_21212,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_4_CYMUXG2_21223
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X33Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_addsub0000_4_G,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_4_CYSELG_21212
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X33Y16"
    )
    port map (
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_6_LOGIC_ZERO_21259
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_addsub0000_6_XORF_21279,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000(6)
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X33Y16"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Counter_A_addsub0000_6_CYINIT_21278,
      I1 => XLXI_31_XLXI_25_Counter_A_addsub0000_6_F,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_6_XORF_21279
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y16"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_A_addsub0000_6_LOGIC_ZERO_21259,
      IB => XLXI_31_XLXI_25_Counter_A_addsub0000_6_CYINIT_21278,
      SEL => XLXI_31_XLXI_25_Counter_A_addsub0000_6_CYSELF_21265,
      O => XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_6_Q
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y16"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_A_addsub0000_6_LOGIC_ZERO_21259,
      IB => XLXI_31_XLXI_25_Counter_A_addsub0000_6_LOGIC_ZERO_21259,
      SEL => XLXI_31_XLXI_25_Counter_A_addsub0000_6_CYSELF_21265,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_6_CYMUXF2_21260
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_5_Q,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_6_CYINIT_21278
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_addsub0000_6_F,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_6_CYSELF_21265
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_addsub0000_6_XORG_21267,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000(7)
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X33Y16"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_6_Q,
      I1 => XLXI_31_XLXI_25_Counter_A_addsub0000_6_G,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_6_XORG_21267
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_6_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_addsub0000_6_CYMUXFAST_21264,
      O => XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_7_Q
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X33Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_5_Q,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_6_FASTCARRY_21262
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X33Y16"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Counter_A_addsub0000_6_CYSELG_21250,
      I1 => XLXI_31_XLXI_25_Counter_A_addsub0000_6_CYSELF_21265,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_6_CYAND_21263
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X33Y16"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_A_addsub0000_6_CYMUXG2_21261,
      IB => XLXI_31_XLXI_25_Counter_A_addsub0000_6_FASTCARRY_21262,
      SEL => XLXI_31_XLXI_25_Counter_A_addsub0000_6_CYAND_21263,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_6_CYMUXFAST_21264
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y16"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_A_addsub0000_6_LOGIC_ZERO_21259,
      IB => XLXI_31_XLXI_25_Counter_A_addsub0000_6_CYMUXF2_21260,
      SEL => XLXI_31_XLXI_25_Counter_A_addsub0000_6_CYSELG_21250,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_6_CYMUXG2_21261
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X33Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_addsub0000_6_G,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_6_CYSELG_21250
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X33Y17"
    )
    port map (
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_8_LOGIC_ZERO_21297
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_addsub0000_8_XORF_21317,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000(8)
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X33Y17"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Counter_A_addsub0000_8_CYINIT_21316,
      I1 => XLXI_31_XLXI_25_Counter_A_addsub0000_8_F,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_8_XORF_21317
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y17"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_A_addsub0000_8_LOGIC_ZERO_21297,
      IB => XLXI_31_XLXI_25_Counter_A_addsub0000_8_CYINIT_21316,
      SEL => XLXI_31_XLXI_25_Counter_A_addsub0000_8_CYSELF_21303,
      O => XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_8_Q
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_8_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y17"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_A_addsub0000_8_LOGIC_ZERO_21297,
      IB => XLXI_31_XLXI_25_Counter_A_addsub0000_8_LOGIC_ZERO_21297,
      SEL => XLXI_31_XLXI_25_Counter_A_addsub0000_8_CYSELF_21303,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_8_CYMUXF2_21298
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_7_Q,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_8_CYINIT_21316
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_addsub0000_8_F,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_8_CYSELF_21303
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_addsub0000_8_XORG_21305,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000(9)
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X33Y17"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_8_Q,
      I1 => XLXI_31_XLXI_25_Counter_A_addsub0000_8_G,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_8_XORG_21305
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_8_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_addsub0000_8_CYMUXFAST_21302,
      O => XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_9_Q
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_8_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X33Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_7_Q,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_8_FASTCARRY_21300
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_8_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X33Y17"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Counter_A_addsub0000_8_CYSELG_21288,
      I1 => XLXI_31_XLXI_25_Counter_A_addsub0000_8_CYSELF_21303,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_8_CYAND_21301
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_8_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X33Y17"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_A_addsub0000_8_CYMUXG2_21299,
      IB => XLXI_31_XLXI_25_Counter_A_addsub0000_8_FASTCARRY_21300,
      SEL => XLXI_31_XLXI_25_Counter_A_addsub0000_8_CYAND_21301,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_8_CYMUXFAST_21302
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_8_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y17"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_A_addsub0000_8_LOGIC_ZERO_21297,
      IB => XLXI_31_XLXI_25_Counter_A_addsub0000_8_CYMUXF2_21298,
      SEL => XLXI_31_XLXI_25_Counter_A_addsub0000_8_CYSELG_21288,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_8_CYMUXG2_21299
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_8_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X33Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_addsub0000_8_G,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_8_CYSELG_21288
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_10_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X33Y18"
    )
    port map (
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_10_LOGIC_ZERO_21335
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_10_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_addsub0000_10_XORF_21355,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000(10)
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_10_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X33Y18"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Counter_A_addsub0000_10_CYINIT_21354,
      I1 => XLXI_31_XLXI_25_Counter_A_addsub0000_10_F,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_10_XORF_21355
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_10_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y18"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_A_addsub0000_10_LOGIC_ZERO_21335,
      IB => XLXI_31_XLXI_25_Counter_A_addsub0000_10_CYINIT_21354,
      SEL => XLXI_31_XLXI_25_Counter_A_addsub0000_10_CYSELF_21341,
      O => XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_10_Q
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_10_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y18"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_A_addsub0000_10_LOGIC_ZERO_21335,
      IB => XLXI_31_XLXI_25_Counter_A_addsub0000_10_LOGIC_ZERO_21335,
      SEL => XLXI_31_XLXI_25_Counter_A_addsub0000_10_CYSELF_21341,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_10_CYMUXF2_21336
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_10_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_9_Q,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_10_CYINIT_21354
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_10_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_addsub0000_10_F,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_10_CYSELF_21341
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_10_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_addsub0000_10_XORG_21343,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000(11)
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_10_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X33Y18"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_10_Q,
      I1 => XLXI_31_XLXI_25_Counter_A_addsub0000_10_G,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_10_XORG_21343
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_10_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_addsub0000_10_CYMUXFAST_21340,
      O => XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_11_Q
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_10_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X33Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_9_Q,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_10_FASTCARRY_21338
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_10_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X33Y18"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Counter_A_addsub0000_10_CYSELG_21326,
      I1 => XLXI_31_XLXI_25_Counter_A_addsub0000_10_CYSELF_21341,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_10_CYAND_21339
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_10_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X33Y18"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_A_addsub0000_10_CYMUXG2_21337,
      IB => XLXI_31_XLXI_25_Counter_A_addsub0000_10_FASTCARRY_21338,
      SEL => XLXI_31_XLXI_25_Counter_A_addsub0000_10_CYAND_21339,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_10_CYMUXFAST_21340
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_10_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y18"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_A_addsub0000_10_LOGIC_ZERO_21335,
      IB => XLXI_31_XLXI_25_Counter_A_addsub0000_10_CYMUXF2_21336,
      SEL => XLXI_31_XLXI_25_Counter_A_addsub0000_10_CYSELG_21326,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_10_CYMUXG2_21337
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_10_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X33Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_addsub0000_10_G,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_10_CYSELG_21326
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_12_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X33Y19"
    )
    port map (
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_12_LOGIC_ZERO_21373
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_12_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_addsub0000_12_XORF_21393,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000(12)
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_12_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X33Y19"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Counter_A_addsub0000_12_CYINIT_21392,
      I1 => XLXI_31_XLXI_25_Counter_A_addsub0000_12_F,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_12_XORF_21393
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_12_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y19"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_A_addsub0000_12_LOGIC_ZERO_21373,
      IB => XLXI_31_XLXI_25_Counter_A_addsub0000_12_CYINIT_21392,
      SEL => XLXI_31_XLXI_25_Counter_A_addsub0000_12_CYSELF_21379,
      O => XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_12_Q
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_12_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y19"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_A_addsub0000_12_LOGIC_ZERO_21373,
      IB => XLXI_31_XLXI_25_Counter_A_addsub0000_12_LOGIC_ZERO_21373,
      SEL => XLXI_31_XLXI_25_Counter_A_addsub0000_12_CYSELF_21379,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_12_CYMUXF2_21374
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_12_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_11_Q,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_12_CYINIT_21392
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_12_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_addsub0000_12_F,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_12_CYSELF_21379
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_12_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_addsub0000_12_XORG_21381,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000(13)
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_12_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X33Y19"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_12_Q,
      I1 => XLXI_31_XLXI_25_Counter_A_addsub0000_12_G,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_12_XORG_21381
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_12_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_addsub0000_12_CYMUXFAST_21378,
      O => XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_13_Q
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_12_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X33Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_11_Q,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_12_FASTCARRY_21376
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_12_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X33Y19"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Counter_A_addsub0000_12_CYSELG_21364,
      I1 => XLXI_31_XLXI_25_Counter_A_addsub0000_12_CYSELF_21379,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_12_CYAND_21377
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_12_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X33Y19"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_A_addsub0000_12_CYMUXG2_21375,
      IB => XLXI_31_XLXI_25_Counter_A_addsub0000_12_FASTCARRY_21376,
      SEL => XLXI_31_XLXI_25_Counter_A_addsub0000_12_CYAND_21377,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_12_CYMUXFAST_21378
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_12_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y19"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_A_addsub0000_12_LOGIC_ZERO_21373,
      IB => XLXI_31_XLXI_25_Counter_A_addsub0000_12_CYMUXF2_21374,
      SEL => XLXI_31_XLXI_25_Counter_A_addsub0000_12_CYSELG_21364,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_12_CYMUXG2_21375
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_12_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X33Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_addsub0000_12_G,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_12_CYSELG_21364
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_14_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X33Y20"
    )
    port map (
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_14_LOGIC_ZERO_21411
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_14_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_addsub0000_14_XORF_21431,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000(14)
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_14_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X33Y20"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Counter_A_addsub0000_14_CYINIT_21430,
      I1 => XLXI_31_XLXI_25_Counter_A_addsub0000_14_F,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_14_XORF_21431
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_14_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y20"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_A_addsub0000_14_LOGIC_ZERO_21411,
      IB => XLXI_31_XLXI_25_Counter_A_addsub0000_14_CYINIT_21430,
      SEL => XLXI_31_XLXI_25_Counter_A_addsub0000_14_CYSELF_21417,
      O => XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_14_Q
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_14_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y20"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_A_addsub0000_14_LOGIC_ZERO_21411,
      IB => XLXI_31_XLXI_25_Counter_A_addsub0000_14_LOGIC_ZERO_21411,
      SEL => XLXI_31_XLXI_25_Counter_A_addsub0000_14_CYSELF_21417,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_14_CYMUXF2_21412
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_14_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_13_Q,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_14_CYINIT_21430
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_14_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_addsub0000_14_F,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_14_CYSELF_21417
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_14_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_addsub0000_14_XORG_21419,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000(15)
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_14_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X33Y20"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_14_Q,
      I1 => XLXI_31_XLXI_25_Counter_A_addsub0000_14_G,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_14_XORG_21419
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_14_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_addsub0000_14_CYMUXFAST_21416,
      O => XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_15_Q
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_14_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X33Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_13_Q,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_14_FASTCARRY_21414
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_14_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X33Y20"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Counter_A_addsub0000_14_CYSELG_21402,
      I1 => XLXI_31_XLXI_25_Counter_A_addsub0000_14_CYSELF_21417,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_14_CYAND_21415
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_14_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X33Y20"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_A_addsub0000_14_CYMUXG2_21413,
      IB => XLXI_31_XLXI_25_Counter_A_addsub0000_14_FASTCARRY_21414,
      SEL => XLXI_31_XLXI_25_Counter_A_addsub0000_14_CYAND_21415,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_14_CYMUXFAST_21416
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_14_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y20"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_A_addsub0000_14_LOGIC_ZERO_21411,
      IB => XLXI_31_XLXI_25_Counter_A_addsub0000_14_CYMUXF2_21412,
      SEL => XLXI_31_XLXI_25_Counter_A_addsub0000_14_CYSELG_21402,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_14_CYMUXG2_21413
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_14_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X33Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_addsub0000_14_G,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_14_CYSELG_21402
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_16_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X33Y21"
    )
    port map (
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_16_LOGIC_ZERO_21449
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_16_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_addsub0000_16_XORF_21469,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000(16)
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_16_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X33Y21"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Counter_A_addsub0000_16_CYINIT_21468,
      I1 => XLXI_31_XLXI_25_Counter_A_addsub0000_16_F,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_16_XORF_21469
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_16_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y21"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_A_addsub0000_16_LOGIC_ZERO_21449,
      IB => XLXI_31_XLXI_25_Counter_A_addsub0000_16_CYINIT_21468,
      SEL => XLXI_31_XLXI_25_Counter_A_addsub0000_16_CYSELF_21455,
      O => XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_16_Q
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_16_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y21"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_A_addsub0000_16_LOGIC_ZERO_21449,
      IB => XLXI_31_XLXI_25_Counter_A_addsub0000_16_LOGIC_ZERO_21449,
      SEL => XLXI_31_XLXI_25_Counter_A_addsub0000_16_CYSELF_21455,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_16_CYMUXF2_21450
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_16_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_15_Q,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_16_CYINIT_21468
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_16_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_addsub0000_16_F,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_16_CYSELF_21455
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_16_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_addsub0000_16_XORG_21457,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000(17)
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_16_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X33Y21"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_16_Q,
      I1 => XLXI_31_XLXI_25_Counter_A_addsub0000_16_G,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_16_XORG_21457
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_16_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_addsub0000_16_CYMUXFAST_21454,
      O => XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_17_Q
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_16_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X33Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_15_Q,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_16_FASTCARRY_21452
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_16_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X33Y21"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Counter_A_addsub0000_16_CYSELG_21440,
      I1 => XLXI_31_XLXI_25_Counter_A_addsub0000_16_CYSELF_21455,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_16_CYAND_21453
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_16_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X33Y21"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_A_addsub0000_16_CYMUXG2_21451,
      IB => XLXI_31_XLXI_25_Counter_A_addsub0000_16_FASTCARRY_21452,
      SEL => XLXI_31_XLXI_25_Counter_A_addsub0000_16_CYAND_21453,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_16_CYMUXFAST_21454
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_16_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y21"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_A_addsub0000_16_LOGIC_ZERO_21449,
      IB => XLXI_31_XLXI_25_Counter_A_addsub0000_16_CYMUXF2_21450,
      SEL => XLXI_31_XLXI_25_Counter_A_addsub0000_16_CYSELG_21440,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_16_CYMUXG2_21451
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_16_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X33Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_addsub0000_16_G,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_16_CYSELG_21440
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_18_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X33Y22"
    )
    port map (
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_18_LOGIC_ZERO_21487
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_18_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_addsub0000_18_XORF_21507,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000(18)
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_18_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X33Y22"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Counter_A_addsub0000_18_CYINIT_21506,
      I1 => XLXI_31_XLXI_25_Counter_A_addsub0000_18_F,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_18_XORF_21507
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_18_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y22"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_A_addsub0000_18_LOGIC_ZERO_21487,
      IB => XLXI_31_XLXI_25_Counter_A_addsub0000_18_CYINIT_21506,
      SEL => XLXI_31_XLXI_25_Counter_A_addsub0000_18_CYSELF_21493,
      O => XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_18_Q
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_18_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y22"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_A_addsub0000_18_LOGIC_ZERO_21487,
      IB => XLXI_31_XLXI_25_Counter_A_addsub0000_18_LOGIC_ZERO_21487,
      SEL => XLXI_31_XLXI_25_Counter_A_addsub0000_18_CYSELF_21493,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_18_CYMUXF2_21488
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_18_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_17_Q,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_18_CYINIT_21506
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_18_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_addsub0000_18_F,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_18_CYSELF_21493
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_18_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_addsub0000_18_XORG_21495,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000(19)
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_18_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X33Y22"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_18_Q,
      I1 => XLXI_31_XLXI_25_Counter_A_addsub0000_18_G,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_18_XORG_21495
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_18_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_addsub0000_18_CYMUXFAST_21492,
      O => XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_19_Q
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_18_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X33Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_17_Q,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_18_FASTCARRY_21490
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_18_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X33Y22"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Counter_A_addsub0000_18_CYSELG_21478,
      I1 => XLXI_31_XLXI_25_Counter_A_addsub0000_18_CYSELF_21493,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_18_CYAND_21491
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_18_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X33Y22"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_A_addsub0000_18_CYMUXG2_21489,
      IB => XLXI_31_XLXI_25_Counter_A_addsub0000_18_FASTCARRY_21490,
      SEL => XLXI_31_XLXI_25_Counter_A_addsub0000_18_CYAND_21491,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_18_CYMUXFAST_21492
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_18_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y22"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_A_addsub0000_18_LOGIC_ZERO_21487,
      IB => XLXI_31_XLXI_25_Counter_A_addsub0000_18_CYMUXF2_21488,
      SEL => XLXI_31_XLXI_25_Counter_A_addsub0000_18_CYSELG_21478,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_18_CYMUXG2_21489
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_18_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X33Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_addsub0000_18_G,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_18_CYSELG_21478
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_20_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X33Y23"
    )
    port map (
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_20_LOGIC_ZERO_21525
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_20_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_addsub0000_20_XORF_21545,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000(20)
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_20_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X33Y23"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Counter_A_addsub0000_20_CYINIT_21544,
      I1 => XLXI_31_XLXI_25_Counter_A_addsub0000_20_F,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_20_XORF_21545
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_20_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y23"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_A_addsub0000_20_LOGIC_ZERO_21525,
      IB => XLXI_31_XLXI_25_Counter_A_addsub0000_20_CYINIT_21544,
      SEL => XLXI_31_XLXI_25_Counter_A_addsub0000_20_CYSELF_21531,
      O => XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_20_Q
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_20_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y23"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_A_addsub0000_20_LOGIC_ZERO_21525,
      IB => XLXI_31_XLXI_25_Counter_A_addsub0000_20_LOGIC_ZERO_21525,
      SEL => XLXI_31_XLXI_25_Counter_A_addsub0000_20_CYSELF_21531,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_20_CYMUXF2_21526
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_20_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_19_Q,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_20_CYINIT_21544
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_20_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_addsub0000_20_F,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_20_CYSELF_21531
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_20_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_addsub0000_20_XORG_21533,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000(21)
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_20_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X33Y23"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_20_Q,
      I1 => XLXI_31_XLXI_25_Counter_A_addsub0000_20_G,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_20_XORG_21533
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_20_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_addsub0000_20_CYMUXFAST_21530,
      O => XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_21_Q
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_20_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X33Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_19_Q,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_20_FASTCARRY_21528
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_20_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X33Y23"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Counter_A_addsub0000_20_CYSELG_21516,
      I1 => XLXI_31_XLXI_25_Counter_A_addsub0000_20_CYSELF_21531,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_20_CYAND_21529
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_20_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X33Y23"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_A_addsub0000_20_CYMUXG2_21527,
      IB => XLXI_31_XLXI_25_Counter_A_addsub0000_20_FASTCARRY_21528,
      SEL => XLXI_31_XLXI_25_Counter_A_addsub0000_20_CYAND_21529,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_20_CYMUXFAST_21530
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_20_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y23"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_A_addsub0000_20_LOGIC_ZERO_21525,
      IB => XLXI_31_XLXI_25_Counter_A_addsub0000_20_CYMUXF2_21526,
      SEL => XLXI_31_XLXI_25_Counter_A_addsub0000_20_CYSELG_21516,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_20_CYMUXG2_21527
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_20_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X33Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_addsub0000_20_G,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_20_CYSELG_21516
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_22_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X33Y24"
    )
    port map (
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_22_LOGIC_ZERO_21563
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_22_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_addsub0000_22_XORF_21583,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000(22)
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_22_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X33Y24"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Counter_A_addsub0000_22_CYINIT_21582,
      I1 => XLXI_31_XLXI_25_Counter_A_addsub0000_22_F,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_22_XORF_21583
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_22_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y24"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_A_addsub0000_22_LOGIC_ZERO_21563,
      IB => XLXI_31_XLXI_25_Counter_A_addsub0000_22_CYINIT_21582,
      SEL => XLXI_31_XLXI_25_Counter_A_addsub0000_22_CYSELF_21569,
      O => XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_22_Q
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_22_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y24"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_A_addsub0000_22_LOGIC_ZERO_21563,
      IB => XLXI_31_XLXI_25_Counter_A_addsub0000_22_LOGIC_ZERO_21563,
      SEL => XLXI_31_XLXI_25_Counter_A_addsub0000_22_CYSELF_21569,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_22_CYMUXF2_21564
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_22_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_21_Q,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_22_CYINIT_21582
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_22_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_addsub0000_22_F,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_22_CYSELF_21569
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_22_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_addsub0000_22_XORG_21571,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000(23)
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_22_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X33Y24"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_22_Q,
      I1 => XLXI_31_XLXI_25_Counter_A_addsub0000_22_G,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_22_XORG_21571
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_22_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_addsub0000_22_CYMUXFAST_21568,
      O => XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_23_Q
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_22_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X33Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_21_Q,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_22_FASTCARRY_21566
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_22_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X33Y24"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Counter_A_addsub0000_22_CYSELG_21554,
      I1 => XLXI_31_XLXI_25_Counter_A_addsub0000_22_CYSELF_21569,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_22_CYAND_21567
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_22_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X33Y24"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_A_addsub0000_22_CYMUXG2_21565,
      IB => XLXI_31_XLXI_25_Counter_A_addsub0000_22_FASTCARRY_21566,
      SEL => XLXI_31_XLXI_25_Counter_A_addsub0000_22_CYAND_21567,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_22_CYMUXFAST_21568
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_22_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y24"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_A_addsub0000_22_LOGIC_ZERO_21563,
      IB => XLXI_31_XLXI_25_Counter_A_addsub0000_22_CYMUXF2_21564,
      SEL => XLXI_31_XLXI_25_Counter_A_addsub0000_22_CYSELG_21554,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_22_CYMUXG2_21565
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_22_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X33Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_addsub0000_22_G,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_22_CYSELG_21554
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_24_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X33Y25"
    )
    port map (
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_24_LOGIC_ZERO_21601
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_24_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_addsub0000_24_XORF_21621,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000(24)
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_24_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X33Y25"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Counter_A_addsub0000_24_CYINIT_21620,
      I1 => XLXI_31_XLXI_25_Counter_A_addsub0000_24_F,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_24_XORF_21621
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_24_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y25"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_A_addsub0000_24_LOGIC_ZERO_21601,
      IB => XLXI_31_XLXI_25_Counter_A_addsub0000_24_CYINIT_21620,
      SEL => XLXI_31_XLXI_25_Counter_A_addsub0000_24_CYSELF_21607,
      O => XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_24_Q
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_24_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y25"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_A_addsub0000_24_LOGIC_ZERO_21601,
      IB => XLXI_31_XLXI_25_Counter_A_addsub0000_24_LOGIC_ZERO_21601,
      SEL => XLXI_31_XLXI_25_Counter_A_addsub0000_24_CYSELF_21607,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_24_CYMUXF2_21602
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_24_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_23_Q,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_24_CYINIT_21620
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_24_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_addsub0000_24_F,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_24_CYSELF_21607
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_24_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_addsub0000_24_XORG_21609,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000(25)
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_24_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X33Y25"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_24_Q,
      I1 => XLXI_31_XLXI_25_Counter_A_addsub0000_24_G,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_24_XORG_21609
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_24_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_addsub0000_24_CYMUXFAST_21606,
      O => XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_25_Q
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_24_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X33Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_23_Q,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_24_FASTCARRY_21604
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_24_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X33Y25"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Counter_A_addsub0000_24_CYSELG_21592,
      I1 => XLXI_31_XLXI_25_Counter_A_addsub0000_24_CYSELF_21607,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_24_CYAND_21605
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_24_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X33Y25"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_A_addsub0000_24_CYMUXG2_21603,
      IB => XLXI_31_XLXI_25_Counter_A_addsub0000_24_FASTCARRY_21604,
      SEL => XLXI_31_XLXI_25_Counter_A_addsub0000_24_CYAND_21605,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_24_CYMUXFAST_21606
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_24_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y25"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_A_addsub0000_24_LOGIC_ZERO_21601,
      IB => XLXI_31_XLXI_25_Counter_A_addsub0000_24_CYMUXF2_21602,
      SEL => XLXI_31_XLXI_25_Counter_A_addsub0000_24_CYSELG_21592,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_24_CYMUXG2_21603
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_24_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X33Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_addsub0000_24_G,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_24_CYSELG_21592
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_26_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X33Y26"
    )
    port map (
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_26_LOGIC_ZERO_21639
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_26_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_addsub0000_26_XORF_21659,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000(26)
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_26_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X33Y26"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Counter_A_addsub0000_26_CYINIT_21658,
      I1 => XLXI_31_XLXI_25_Counter_A_addsub0000_26_F,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_26_XORF_21659
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_26_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y26"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_A_addsub0000_26_LOGIC_ZERO_21639,
      IB => XLXI_31_XLXI_25_Counter_A_addsub0000_26_CYINIT_21658,
      SEL => XLXI_31_XLXI_25_Counter_A_addsub0000_26_CYSELF_21645,
      O => XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_26_Q
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_26_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y26"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_A_addsub0000_26_LOGIC_ZERO_21639,
      IB => XLXI_31_XLXI_25_Counter_A_addsub0000_26_LOGIC_ZERO_21639,
      SEL => XLXI_31_XLXI_25_Counter_A_addsub0000_26_CYSELF_21645,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_26_CYMUXF2_21640
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_26_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_25_Q,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_26_CYINIT_21658
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_26_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_addsub0000_26_F,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_26_CYSELF_21645
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_26_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_addsub0000_26_XORG_21647,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000(27)
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_26_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X33Y26"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_26_Q,
      I1 => XLXI_31_XLXI_25_Counter_A_addsub0000_26_G,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_26_XORG_21647
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_26_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_addsub0000_26_CYMUXFAST_21644,
      O => XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_27_Q
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_26_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X33Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_25_Q,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_26_FASTCARRY_21642
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_26_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X33Y26"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Counter_A_addsub0000_26_CYSELG_21630,
      I1 => XLXI_31_XLXI_25_Counter_A_addsub0000_26_CYSELF_21645,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_26_CYAND_21643
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_26_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X33Y26"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_A_addsub0000_26_CYMUXG2_21641,
      IB => XLXI_31_XLXI_25_Counter_A_addsub0000_26_FASTCARRY_21642,
      SEL => XLXI_31_XLXI_25_Counter_A_addsub0000_26_CYAND_21643,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_26_CYMUXFAST_21644
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_26_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y26"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_A_addsub0000_26_LOGIC_ZERO_21639,
      IB => XLXI_31_XLXI_25_Counter_A_addsub0000_26_CYMUXF2_21640,
      SEL => XLXI_31_XLXI_25_Counter_A_addsub0000_26_CYSELG_21630,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_26_CYMUXG2_21641
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_26_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X33Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_addsub0000_26_G,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_26_CYSELG_21630
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_28_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X33Y27"
    )
    port map (
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_28_LOGIC_ZERO_21677
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_28_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_addsub0000_28_XORF_21697,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000(28)
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_28_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X33Y27"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Counter_A_addsub0000_28_CYINIT_21696,
      I1 => XLXI_31_XLXI_25_Counter_A_addsub0000_28_F,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_28_XORF_21697
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_28_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y27"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_A_addsub0000_28_LOGIC_ZERO_21677,
      IB => XLXI_31_XLXI_25_Counter_A_addsub0000_28_CYINIT_21696,
      SEL => XLXI_31_XLXI_25_Counter_A_addsub0000_28_CYSELF_21683,
      O => XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_28_Q
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_28_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y27"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_A_addsub0000_28_LOGIC_ZERO_21677,
      IB => XLXI_31_XLXI_25_Counter_A_addsub0000_28_LOGIC_ZERO_21677,
      SEL => XLXI_31_XLXI_25_Counter_A_addsub0000_28_CYSELF_21683,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_28_CYMUXF2_21678
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_28_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_27_Q,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_28_CYINIT_21696
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_28_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_addsub0000_28_F,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_28_CYSELF_21683
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_28_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_addsub0000_28_XORG_21685,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000(29)
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_28_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X33Y27"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_28_Q,
      I1 => XLXI_31_XLXI_25_Counter_A_addsub0000_28_G,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_28_XORG_21685
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_28_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X33Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_27_Q,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_28_FASTCARRY_21680
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_28_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X33Y27"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Counter_A_addsub0000_28_CYSELG_21668,
      I1 => XLXI_31_XLXI_25_Counter_A_addsub0000_28_CYSELF_21683,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_28_CYAND_21681
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_28_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X33Y27"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_A_addsub0000_28_CYMUXG2_21679,
      IB => XLXI_31_XLXI_25_Counter_A_addsub0000_28_FASTCARRY_21680,
      SEL => XLXI_31_XLXI_25_Counter_A_addsub0000_28_CYAND_21681,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_28_CYMUXFAST_21682
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_28_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y27"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_A_addsub0000_28_LOGIC_ZERO_21677,
      IB => XLXI_31_XLXI_25_Counter_A_addsub0000_28_CYMUXF2_21678,
      SEL => XLXI_31_XLXI_25_Counter_A_addsub0000_28_CYSELG_21668,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_28_CYMUXG2_21679
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_28_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X33Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_addsub0000_28_G,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_28_CYSELG_21668
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_30_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X33Y28"
    )
    port map (
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_30_LOGIC_ZERO_21727
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_30_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_addsub0000_30_XORF_21728,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000(30)
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_30_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X33Y28"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Counter_A_addsub0000_30_CYINIT_21726,
      I1 => XLXI_31_XLXI_25_Counter_A_addsub0000_30_F,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_30_XORF_21728
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_30_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y28"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_A_addsub0000_30_LOGIC_ZERO_21727,
      IB => XLXI_31_XLXI_25_Counter_A_addsub0000_30_CYINIT_21726,
      SEL => XLXI_31_XLXI_25_Counter_A_addsub0000_30_CYSELF_21717,
      O => XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_30_Q
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_30_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_addsub0000_28_CYMUXFAST_21682,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_30_CYINIT_21726
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_30_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_addsub0000_30_F,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_30_CYSELF_21717
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_30_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_addsub0000_30_XORG_21714,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000(31)
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_30_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X33Y28"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_cy_30_Q,
      I1 => XLXI_31_XLXI_25_Counter_A_31_rt_21711,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_30_XORG_21714
    );
  XLXI_31_XLXI_25_Counter_A_31_rt : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X33Y28"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_31_XLXI_25_Counter_A(31),
      O => XLXI_31_XLXI_25_Counter_A_31_rt_21711
    );
  XLXI_27_XLXI_90_adrFAT_add0000_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_add0000_0_XORF_21764,
      O => XLXI_27_XLXI_90_adrFAT_add0000(0)
    );
  XLXI_27_XLXI_90_adrFAT_add0000_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X54Y48"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrFAT_add0000_0_CYINIT_21763,
      I1 => XLXI_27_XLXI_90_Madd_adrFAT_add0000_lut(0),
      O => XLXI_27_XLXI_90_adrFAT_add0000_0_XORF_21764
    );
  XLXI_27_XLXI_90_adrFAT_add0000_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X54Y48"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrFAT_add0000_0_CY0F_21762,
      IB => XLXI_27_XLXI_90_adrFAT_add0000_0_CYINIT_21763,
      SEL => XLXI_27_XLXI_90_adrFAT_add0000_0_CYSELF_21754,
      O => XLXI_27_XLXI_90_Madd_adrFAT_add0000_cy(0)
    );
  XLXI_27_XLXI_90_adrFAT_add0000_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X54Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_add0000_0_BXINV_21752,
      O => XLXI_27_XLXI_90_adrFAT_add0000_0_CYINIT_21763
    );
  XLXI_27_XLXI_90_adrFAT_add0000_0_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X54Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT(0),
      O => XLXI_27_XLXI_90_adrFAT_add0000_0_CY0F_21762
    );
  XLXI_27_XLXI_90_adrFAT_add0000_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X54Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrFAT_add0000_lut(0),
      O => XLXI_27_XLXI_90_adrFAT_add0000_0_CYSELF_21754
    );
  XLXI_27_XLXI_90_adrFAT_add0000_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => XLXI_27_XLXI_90_adrFAT_add0000_0_BXINV_21752
    );
  XLXI_27_XLXI_90_adrFAT_add0000_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_add0000_0_XORG_21750,
      O => XLXI_27_XLXI_90_adrFAT_add0000(1)
    );
  XLXI_27_XLXI_90_adrFAT_add0000_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X54Y48"
    )
    port map (
      I0 => XLXI_27_XLXI_90_Madd_adrFAT_add0000_cy(0),
      I1 => XLXI_27_XLXI_90_Madd_adrFAT_add0000_lut(1),
      O => XLXI_27_XLXI_90_adrFAT_add0000_0_XORG_21750
    );
  XLXI_27_XLXI_90_adrFAT_add0000_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_add0000_0_CYMUXG_21749,
      O => XLXI_27_XLXI_90_Madd_adrFAT_add0000_cy(1)
    );
  XLXI_27_XLXI_90_adrFAT_add0000_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X54Y48"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrFAT_add0000_0_CY0G_21747,
      IB => XLXI_27_XLXI_90_Madd_adrFAT_add0000_cy(0),
      SEL => XLXI_27_XLXI_90_adrFAT_add0000_0_CYSELG_21739,
      O => XLXI_27_XLXI_90_adrFAT_add0000_0_CYMUXG_21749
    );
  XLXI_27_XLXI_90_adrFAT_add0000_0_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X54Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT(1),
      O => XLXI_27_XLXI_90_adrFAT_add0000_0_CY0G_21747
    );
  XLXI_27_XLXI_90_adrFAT_add0000_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X54Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrFAT_add0000_lut(1),
      O => XLXI_27_XLXI_90_adrFAT_add0000_0_CYSELG_21739
    );
  XLXI_27_XLXI_90_Madd_adrFAT_add0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X54Y48"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrFAT(1),
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_90_WORD(1),
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_Madd_adrFAT_add0000_lut(1)
    );
  XLXI_27_XLXI_90_adrFAT_add0000_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_add0000_2_XORF_21803,
      O => XLXI_27_XLXI_90_adrFAT_add0000(2)
    );
  XLXI_27_XLXI_90_adrFAT_add0000_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X54Y49"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrFAT_add0000_2_CYINIT_21802,
      I1 => XLXI_27_XLXI_90_Madd_adrFAT_add0000_lut(2),
      O => XLXI_27_XLXI_90_adrFAT_add0000_2_XORF_21803
    );
  XLXI_27_XLXI_90_adrFAT_add0000_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X54Y49"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrFAT_add0000_2_CY0F_21801,
      IB => XLXI_27_XLXI_90_adrFAT_add0000_2_CYINIT_21802,
      SEL => XLXI_27_XLXI_90_adrFAT_add0000_2_CYSELF_21789,
      O => XLXI_27_XLXI_90_Madd_adrFAT_add0000_cy(2)
    );
  XLXI_27_XLXI_90_adrFAT_add0000_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X54Y49"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrFAT_add0000_2_CY0F_21801,
      IB => XLXI_27_XLXI_90_adrFAT_add0000_2_CY0F_21801,
      SEL => XLXI_27_XLXI_90_adrFAT_add0000_2_CYSELF_21789,
      O => XLXI_27_XLXI_90_adrFAT_add0000_2_CYMUXF2_21784
    );
  XLXI_27_XLXI_90_adrFAT_add0000_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X54Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrFAT_add0000_cy(1),
      O => XLXI_27_XLXI_90_adrFAT_add0000_2_CYINIT_21802
    );
  XLXI_27_XLXI_90_adrFAT_add0000_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X54Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT(2),
      O => XLXI_27_XLXI_90_adrFAT_add0000_2_CY0F_21801
    );
  XLXI_27_XLXI_90_adrFAT_add0000_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X54Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrFAT_add0000_lut(2),
      O => XLXI_27_XLXI_90_adrFAT_add0000_2_CYSELF_21789
    );
  XLXI_27_XLXI_90_adrFAT_add0000_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_add0000_2_XORG_21791,
      O => XLXI_27_XLXI_90_adrFAT_add0000(3)
    );
  XLXI_27_XLXI_90_adrFAT_add0000_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X54Y49"
    )
    port map (
      I0 => XLXI_27_XLXI_90_Madd_adrFAT_add0000_cy(2),
      I1 => XLXI_27_XLXI_90_Madd_adrFAT_add0000_lut(3),
      O => XLXI_27_XLXI_90_adrFAT_add0000_2_XORG_21791
    );
  XLXI_27_XLXI_90_adrFAT_add0000_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_add0000_2_CYMUXFAST_21788,
      O => XLXI_27_XLXI_90_Madd_adrFAT_add0000_cy(3)
    );
  XLXI_27_XLXI_90_adrFAT_add0000_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X54Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrFAT_add0000_cy(1),
      O => XLXI_27_XLXI_90_adrFAT_add0000_2_FASTCARRY_21786
    );
  XLXI_27_XLXI_90_adrFAT_add0000_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X54Y49"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrFAT_add0000_2_CYSELG_21775,
      I1 => XLXI_27_XLXI_90_adrFAT_add0000_2_CYSELF_21789,
      O => XLXI_27_XLXI_90_adrFAT_add0000_2_CYAND_21787
    );
  XLXI_27_XLXI_90_adrFAT_add0000_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X54Y49"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrFAT_add0000_2_CYMUXG2_21785,
      IB => XLXI_27_XLXI_90_adrFAT_add0000_2_FASTCARRY_21786,
      SEL => XLXI_27_XLXI_90_adrFAT_add0000_2_CYAND_21787,
      O => XLXI_27_XLXI_90_adrFAT_add0000_2_CYMUXFAST_21788
    );
  XLXI_27_XLXI_90_adrFAT_add0000_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X54Y49"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrFAT_add0000_2_CY0G_21783,
      IB => XLXI_27_XLXI_90_adrFAT_add0000_2_CYMUXF2_21784,
      SEL => XLXI_27_XLXI_90_adrFAT_add0000_2_CYSELG_21775,
      O => XLXI_27_XLXI_90_adrFAT_add0000_2_CYMUXG2_21785
    );
  XLXI_27_XLXI_90_adrFAT_add0000_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X54Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT(3),
      O => XLXI_27_XLXI_90_adrFAT_add0000_2_CY0G_21783
    );
  XLXI_27_XLXI_90_adrFAT_add0000_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X54Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrFAT_add0000_lut(3),
      O => XLXI_27_XLXI_90_adrFAT_add0000_2_CYSELG_21775
    );
  XLXI_27_XLXI_90_Madd_adrFAT_add0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X54Y49"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_90_adrFAT(3),
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_90_WORD(3),
      O => XLXI_27_XLXI_90_Madd_adrFAT_add0000_lut(3)
    );
  XLXI_27_XLXI_90_adrFAT_add0000_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_add0000_4_XORF_21842,
      O => XLXI_27_XLXI_90_adrFAT_add0000(4)
    );
  XLXI_27_XLXI_90_adrFAT_add0000_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X54Y50"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrFAT_add0000_4_CYINIT_21841,
      I1 => XLXI_27_XLXI_90_Madd_adrFAT_add0000_lut(4),
      O => XLXI_27_XLXI_90_adrFAT_add0000_4_XORF_21842
    );
  XLXI_27_XLXI_90_adrFAT_add0000_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X54Y50"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrFAT_add0000_4_CY0F_21840,
      IB => XLXI_27_XLXI_90_adrFAT_add0000_4_CYINIT_21841,
      SEL => XLXI_27_XLXI_90_adrFAT_add0000_4_CYSELF_21828,
      O => XLXI_27_XLXI_90_Madd_adrFAT_add0000_cy(4)
    );
  XLXI_27_XLXI_90_adrFAT_add0000_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X54Y50"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrFAT_add0000_4_CY0F_21840,
      IB => XLXI_27_XLXI_90_adrFAT_add0000_4_CY0F_21840,
      SEL => XLXI_27_XLXI_90_adrFAT_add0000_4_CYSELF_21828,
      O => XLXI_27_XLXI_90_adrFAT_add0000_4_CYMUXF2_21823
    );
  XLXI_27_XLXI_90_adrFAT_add0000_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X54Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrFAT_add0000_cy(3),
      O => XLXI_27_XLXI_90_adrFAT_add0000_4_CYINIT_21841
    );
  XLXI_27_XLXI_90_adrFAT_add0000_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X54Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT(4),
      O => XLXI_27_XLXI_90_adrFAT_add0000_4_CY0F_21840
    );
  XLXI_27_XLXI_90_adrFAT_add0000_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X54Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrFAT_add0000_lut(4),
      O => XLXI_27_XLXI_90_adrFAT_add0000_4_CYSELF_21828
    );
  XLXI_27_XLXI_90_adrFAT_add0000_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_add0000_4_XORG_21830,
      O => XLXI_27_XLXI_90_adrFAT_add0000(5)
    );
  XLXI_27_XLXI_90_adrFAT_add0000_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X54Y50"
    )
    port map (
      I0 => XLXI_27_XLXI_90_Madd_adrFAT_add0000_cy(4),
      I1 => XLXI_27_XLXI_90_Madd_adrFAT_add0000_lut(5),
      O => XLXI_27_XLXI_90_adrFAT_add0000_4_XORG_21830
    );
  XLXI_27_XLXI_90_adrFAT_add0000_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_add0000_4_CYMUXFAST_21827,
      O => XLXI_27_XLXI_90_Madd_adrFAT_add0000_cy(5)
    );
  XLXI_27_XLXI_90_adrFAT_add0000_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X54Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrFAT_add0000_cy(3),
      O => XLXI_27_XLXI_90_adrFAT_add0000_4_FASTCARRY_21825
    );
  XLXI_27_XLXI_90_adrFAT_add0000_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X54Y50"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrFAT_add0000_4_CYSELG_21814,
      I1 => XLXI_27_XLXI_90_adrFAT_add0000_4_CYSELF_21828,
      O => XLXI_27_XLXI_90_adrFAT_add0000_4_CYAND_21826
    );
  XLXI_27_XLXI_90_adrFAT_add0000_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X54Y50"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrFAT_add0000_4_CYMUXG2_21824,
      IB => XLXI_27_XLXI_90_adrFAT_add0000_4_FASTCARRY_21825,
      SEL => XLXI_27_XLXI_90_adrFAT_add0000_4_CYAND_21826,
      O => XLXI_27_XLXI_90_adrFAT_add0000_4_CYMUXFAST_21827
    );
  XLXI_27_XLXI_90_adrFAT_add0000_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X54Y50"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrFAT_add0000_4_CY0G_21822,
      IB => XLXI_27_XLXI_90_adrFAT_add0000_4_CYMUXF2_21823,
      SEL => XLXI_27_XLXI_90_adrFAT_add0000_4_CYSELG_21814,
      O => XLXI_27_XLXI_90_adrFAT_add0000_4_CYMUXG2_21824
    );
  XLXI_27_XLXI_90_adrFAT_add0000_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X54Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT(5),
      O => XLXI_27_XLXI_90_adrFAT_add0000_4_CY0G_21822
    );
  XLXI_27_XLXI_90_adrFAT_add0000_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X54Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrFAT_add0000_lut(5),
      O => XLXI_27_XLXI_90_adrFAT_add0000_4_CYSELG_21814
    );
  XLXI_27_XLXI_90_Madd_adrFAT_add0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X54Y50"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrFAT(5),
      ADR1 => XLXI_27_XLXI_90_WORD(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_Madd_adrFAT_add0000_lut(5)
    );
  XLXI_27_XLXI_90_adrFAT_add0000_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_add0000_6_XORF_21881,
      O => XLXI_27_XLXI_90_adrFAT_add0000(6)
    );
  XLXI_27_XLXI_90_adrFAT_add0000_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X54Y51"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrFAT_add0000_6_CYINIT_21880,
      I1 => XLXI_27_XLXI_90_Madd_adrFAT_add0000_lut(6),
      O => XLXI_27_XLXI_90_adrFAT_add0000_6_XORF_21881
    );
  XLXI_27_XLXI_90_adrFAT_add0000_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X54Y51"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrFAT_add0000_6_CY0F_21879,
      IB => XLXI_27_XLXI_90_adrFAT_add0000_6_CYINIT_21880,
      SEL => XLXI_27_XLXI_90_adrFAT_add0000_6_CYSELF_21867,
      O => XLXI_27_XLXI_90_Madd_adrFAT_add0000_cy(6)
    );
  XLXI_27_XLXI_90_adrFAT_add0000_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X54Y51"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrFAT_add0000_6_CY0F_21879,
      IB => XLXI_27_XLXI_90_adrFAT_add0000_6_CY0F_21879,
      SEL => XLXI_27_XLXI_90_adrFAT_add0000_6_CYSELF_21867,
      O => XLXI_27_XLXI_90_adrFAT_add0000_6_CYMUXF2_21862
    );
  XLXI_27_XLXI_90_adrFAT_add0000_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X54Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrFAT_add0000_cy(5),
      O => XLXI_27_XLXI_90_adrFAT_add0000_6_CYINIT_21880
    );
  XLXI_27_XLXI_90_adrFAT_add0000_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X54Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT(6),
      O => XLXI_27_XLXI_90_adrFAT_add0000_6_CY0F_21879
    );
  XLXI_27_XLXI_90_adrFAT_add0000_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X54Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrFAT_add0000_lut(6),
      O => XLXI_27_XLXI_90_adrFAT_add0000_6_CYSELF_21867
    );
  XLXI_27_XLXI_90_adrFAT_add0000_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_add0000_6_XORG_21869,
      O => XLXI_27_XLXI_90_adrFAT_add0000(7)
    );
  XLXI_27_XLXI_90_adrFAT_add0000_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X54Y51"
    )
    port map (
      I0 => XLXI_27_XLXI_90_Madd_adrFAT_add0000_cy(6),
      I1 => XLXI_27_XLXI_90_Madd_adrFAT_add0000_lut(7),
      O => XLXI_27_XLXI_90_adrFAT_add0000_6_XORG_21869
    );
  XLXI_27_XLXI_90_adrFAT_add0000_6_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_add0000_6_CYMUXFAST_21866,
      O => XLXI_27_XLXI_90_Madd_adrFAT_add0000_cy(7)
    );
  XLXI_27_XLXI_90_adrFAT_add0000_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X54Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrFAT_add0000_cy(5),
      O => XLXI_27_XLXI_90_adrFAT_add0000_6_FASTCARRY_21864
    );
  XLXI_27_XLXI_90_adrFAT_add0000_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X54Y51"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrFAT_add0000_6_CYSELG_21853,
      I1 => XLXI_27_XLXI_90_adrFAT_add0000_6_CYSELF_21867,
      O => XLXI_27_XLXI_90_adrFAT_add0000_6_CYAND_21865
    );
  XLXI_27_XLXI_90_adrFAT_add0000_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X54Y51"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrFAT_add0000_6_CYMUXG2_21863,
      IB => XLXI_27_XLXI_90_adrFAT_add0000_6_FASTCARRY_21864,
      SEL => XLXI_27_XLXI_90_adrFAT_add0000_6_CYAND_21865,
      O => XLXI_27_XLXI_90_adrFAT_add0000_6_CYMUXFAST_21866
    );
  XLXI_27_XLXI_90_adrFAT_add0000_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X54Y51"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrFAT_add0000_6_CY0G_21861,
      IB => XLXI_27_XLXI_90_adrFAT_add0000_6_CYMUXF2_21862,
      SEL => XLXI_27_XLXI_90_adrFAT_add0000_6_CYSELG_21853,
      O => XLXI_27_XLXI_90_adrFAT_add0000_6_CYMUXG2_21863
    );
  XLXI_27_XLXI_90_adrFAT_add0000_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X54Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT(7),
      O => XLXI_27_XLXI_90_adrFAT_add0000_6_CY0G_21861
    );
  XLXI_27_XLXI_90_adrFAT_add0000_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X54Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrFAT_add0000_lut(7),
      O => XLXI_27_XLXI_90_adrFAT_add0000_6_CYSELG_21853
    );
  XLXI_27_XLXI_90_Madd_adrFAT_add0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X54Y51"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrFAT(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_90_WORD(7),
      O => XLXI_27_XLXI_90_Madd_adrFAT_add0000_lut(7)
    );
  XLXI_27_XLXI_90_adrFAT_add0000_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_add0000_8_XORF_21920,
      O => XLXI_27_XLXI_90_adrFAT_add0000(8)
    );
  XLXI_27_XLXI_90_adrFAT_add0000_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X54Y52"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrFAT_add0000_8_CYINIT_21919,
      I1 => XLXI_27_XLXI_90_Madd_adrFAT_add0000_lut(8),
      O => XLXI_27_XLXI_90_adrFAT_add0000_8_XORF_21920
    );
  XLXI_27_XLXI_90_adrFAT_add0000_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X54Y52"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrFAT_add0000_8_CY0F_21918,
      IB => XLXI_27_XLXI_90_adrFAT_add0000_8_CYINIT_21919,
      SEL => XLXI_27_XLXI_90_adrFAT_add0000_8_CYSELF_21906,
      O => XLXI_27_XLXI_90_Madd_adrFAT_add0000_cy(8)
    );
  XLXI_27_XLXI_90_adrFAT_add0000_8_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X54Y52"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrFAT_add0000_8_CY0F_21918,
      IB => XLXI_27_XLXI_90_adrFAT_add0000_8_CY0F_21918,
      SEL => XLXI_27_XLXI_90_adrFAT_add0000_8_CYSELF_21906,
      O => XLXI_27_XLXI_90_adrFAT_add0000_8_CYMUXF2_21901
    );
  XLXI_27_XLXI_90_adrFAT_add0000_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X54Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrFAT_add0000_cy(7),
      O => XLXI_27_XLXI_90_adrFAT_add0000_8_CYINIT_21919
    );
  XLXI_27_XLXI_90_adrFAT_add0000_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X54Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT(8),
      O => XLXI_27_XLXI_90_adrFAT_add0000_8_CY0F_21918
    );
  XLXI_27_XLXI_90_adrFAT_add0000_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X54Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrFAT_add0000_lut(8),
      O => XLXI_27_XLXI_90_adrFAT_add0000_8_CYSELF_21906
    );
  XLXI_27_XLXI_90_adrFAT_add0000_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_add0000_8_XORG_21908,
      O => XLXI_27_XLXI_90_adrFAT_add0000(9)
    );
  XLXI_27_XLXI_90_adrFAT_add0000_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X54Y52"
    )
    port map (
      I0 => XLXI_27_XLXI_90_Madd_adrFAT_add0000_cy(8),
      I1 => XLXI_27_XLXI_90_Madd_adrFAT_add0000_lut(9),
      O => XLXI_27_XLXI_90_adrFAT_add0000_8_XORG_21908
    );
  XLXI_27_XLXI_90_adrFAT_add0000_8_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_add0000_8_CYMUXFAST_21905,
      O => XLXI_27_XLXI_90_Madd_adrFAT_add0000_cy(9)
    );
  XLXI_27_XLXI_90_adrFAT_add0000_8_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X54Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrFAT_add0000_cy(7),
      O => XLXI_27_XLXI_90_adrFAT_add0000_8_FASTCARRY_21903
    );
  XLXI_27_XLXI_90_adrFAT_add0000_8_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X54Y52"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrFAT_add0000_8_CYSELG_21892,
      I1 => XLXI_27_XLXI_90_adrFAT_add0000_8_CYSELF_21906,
      O => XLXI_27_XLXI_90_adrFAT_add0000_8_CYAND_21904
    );
  XLXI_27_XLXI_90_adrFAT_add0000_8_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X54Y52"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrFAT_add0000_8_CYMUXG2_21902,
      IB => XLXI_27_XLXI_90_adrFAT_add0000_8_FASTCARRY_21903,
      SEL => XLXI_27_XLXI_90_adrFAT_add0000_8_CYAND_21904,
      O => XLXI_27_XLXI_90_adrFAT_add0000_8_CYMUXFAST_21905
    );
  XLXI_27_XLXI_90_adrFAT_add0000_8_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X54Y52"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrFAT_add0000_8_CY0G_21900,
      IB => XLXI_27_XLXI_90_adrFAT_add0000_8_CYMUXF2_21901,
      SEL => XLXI_27_XLXI_90_adrFAT_add0000_8_CYSELG_21892,
      O => XLXI_27_XLXI_90_adrFAT_add0000_8_CYMUXG2_21902
    );
  XLXI_27_XLXI_90_adrFAT_add0000_8_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X54Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT(9),
      O => XLXI_27_XLXI_90_adrFAT_add0000_8_CY0G_21900
    );
  XLXI_27_XLXI_90_adrFAT_add0000_8_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X54Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrFAT_add0000_lut(9),
      O => XLXI_27_XLXI_90_adrFAT_add0000_8_CYSELG_21892
    );
  XLXI_27_XLXI_90_Madd_adrFAT_add0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X54Y52"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrFAT(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_90_WORD(9),
      O => XLXI_27_XLXI_90_Madd_adrFAT_add0000_lut(9)
    );
  XLXI_27_XLXI_90_adrFAT_add0000_10_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_add0000_10_XORF_21959,
      O => XLXI_27_XLXI_90_adrFAT_add0000(10)
    );
  XLXI_27_XLXI_90_adrFAT_add0000_10_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X54Y53"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrFAT_add0000_10_CYINIT_21958,
      I1 => XLXI_27_XLXI_90_Madd_adrFAT_add0000_lut(10),
      O => XLXI_27_XLXI_90_adrFAT_add0000_10_XORF_21959
    );
  XLXI_27_XLXI_90_adrFAT_add0000_10_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X54Y53"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrFAT_add0000_10_CY0F_21957,
      IB => XLXI_27_XLXI_90_adrFAT_add0000_10_CYINIT_21958,
      SEL => XLXI_27_XLXI_90_adrFAT_add0000_10_CYSELF_21945,
      O => XLXI_27_XLXI_90_Madd_adrFAT_add0000_cy(10)
    );
  XLXI_27_XLXI_90_adrFAT_add0000_10_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X54Y53"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrFAT_add0000_10_CY0F_21957,
      IB => XLXI_27_XLXI_90_adrFAT_add0000_10_CY0F_21957,
      SEL => XLXI_27_XLXI_90_adrFAT_add0000_10_CYSELF_21945,
      O => XLXI_27_XLXI_90_adrFAT_add0000_10_CYMUXF2_21940
    );
  XLXI_27_XLXI_90_adrFAT_add0000_10_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X54Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrFAT_add0000_cy(9),
      O => XLXI_27_XLXI_90_adrFAT_add0000_10_CYINIT_21958
    );
  XLXI_27_XLXI_90_adrFAT_add0000_10_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X54Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT(10),
      O => XLXI_27_XLXI_90_adrFAT_add0000_10_CY0F_21957
    );
  XLXI_27_XLXI_90_adrFAT_add0000_10_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X54Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrFAT_add0000_lut(10),
      O => XLXI_27_XLXI_90_adrFAT_add0000_10_CYSELF_21945
    );
  XLXI_27_XLXI_90_adrFAT_add0000_10_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_add0000_10_XORG_21947,
      O => XLXI_27_XLXI_90_adrFAT_add0000(11)
    );
  XLXI_27_XLXI_90_adrFAT_add0000_10_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X54Y53"
    )
    port map (
      I0 => XLXI_27_XLXI_90_Madd_adrFAT_add0000_cy(10),
      I1 => XLXI_27_XLXI_90_Madd_adrFAT_add0000_lut(11),
      O => XLXI_27_XLXI_90_adrFAT_add0000_10_XORG_21947
    );
  XLXI_27_XLXI_90_adrFAT_add0000_10_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_add0000_10_CYMUXFAST_21944,
      O => XLXI_27_XLXI_90_Madd_adrFAT_add0000_cy(11)
    );
  XLXI_27_XLXI_90_adrFAT_add0000_10_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X54Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrFAT_add0000_cy(9),
      O => XLXI_27_XLXI_90_adrFAT_add0000_10_FASTCARRY_21942
    );
  XLXI_27_XLXI_90_adrFAT_add0000_10_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X54Y53"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrFAT_add0000_10_CYSELG_21931,
      I1 => XLXI_27_XLXI_90_adrFAT_add0000_10_CYSELF_21945,
      O => XLXI_27_XLXI_90_adrFAT_add0000_10_CYAND_21943
    );
  XLXI_27_XLXI_90_adrFAT_add0000_10_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X54Y53"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrFAT_add0000_10_CYMUXG2_21941,
      IB => XLXI_27_XLXI_90_adrFAT_add0000_10_FASTCARRY_21942,
      SEL => XLXI_27_XLXI_90_adrFAT_add0000_10_CYAND_21943,
      O => XLXI_27_XLXI_90_adrFAT_add0000_10_CYMUXFAST_21944
    );
  XLXI_27_XLXI_90_adrFAT_add0000_10_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X54Y53"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrFAT_add0000_10_CY0G_21939,
      IB => XLXI_27_XLXI_90_adrFAT_add0000_10_CYMUXF2_21940,
      SEL => XLXI_27_XLXI_90_adrFAT_add0000_10_CYSELG_21931,
      O => XLXI_27_XLXI_90_adrFAT_add0000_10_CYMUXG2_21941
    );
  XLXI_27_XLXI_90_adrFAT_add0000_10_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X54Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT(11),
      O => XLXI_27_XLXI_90_adrFAT_add0000_10_CY0G_21939
    );
  XLXI_27_XLXI_90_adrFAT_add0000_10_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X54Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrFAT_add0000_lut(11),
      O => XLXI_27_XLXI_90_adrFAT_add0000_10_CYSELG_21931
    );
  XLXI_27_XLXI_90_Madd_adrFAT_add0000_lut_11_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X54Y53"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrFAT(11),
      ADR1 => XLXI_27_XLXI_90_WORD(11),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_Madd_adrFAT_add0000_lut(11)
    );
  XLXI_27_XLXI_90_adrFAT_add0000_12_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_add0000_12_XORF_21998,
      O => XLXI_27_XLXI_90_adrFAT_add0000(12)
    );
  XLXI_27_XLXI_90_adrFAT_add0000_12_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X54Y54"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrFAT_add0000_12_CYINIT_21997,
      I1 => XLXI_27_XLXI_90_Madd_adrFAT_add0000_lut(12),
      O => XLXI_27_XLXI_90_adrFAT_add0000_12_XORF_21998
    );
  XLXI_27_XLXI_90_adrFAT_add0000_12_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X54Y54"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrFAT_add0000_12_CY0F_21996,
      IB => XLXI_27_XLXI_90_adrFAT_add0000_12_CYINIT_21997,
      SEL => XLXI_27_XLXI_90_adrFAT_add0000_12_CYSELF_21984,
      O => XLXI_27_XLXI_90_Madd_adrFAT_add0000_cy(12)
    );
  XLXI_27_XLXI_90_adrFAT_add0000_12_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X54Y54"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrFAT_add0000_12_CY0F_21996,
      IB => XLXI_27_XLXI_90_adrFAT_add0000_12_CY0F_21996,
      SEL => XLXI_27_XLXI_90_adrFAT_add0000_12_CYSELF_21984,
      O => XLXI_27_XLXI_90_adrFAT_add0000_12_CYMUXF2_21979
    );
  XLXI_27_XLXI_90_adrFAT_add0000_12_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X54Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrFAT_add0000_cy(11),
      O => XLXI_27_XLXI_90_adrFAT_add0000_12_CYINIT_21997
    );
  XLXI_27_XLXI_90_adrFAT_add0000_12_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X54Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT(12),
      O => XLXI_27_XLXI_90_adrFAT_add0000_12_CY0F_21996
    );
  XLXI_27_XLXI_90_adrFAT_add0000_12_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X54Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrFAT_add0000_lut(12),
      O => XLXI_27_XLXI_90_adrFAT_add0000_12_CYSELF_21984
    );
  XLXI_27_XLXI_90_adrFAT_add0000_12_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_add0000_12_XORG_21986,
      O => XLXI_27_XLXI_90_adrFAT_add0000(13)
    );
  XLXI_27_XLXI_90_adrFAT_add0000_12_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X54Y54"
    )
    port map (
      I0 => XLXI_27_XLXI_90_Madd_adrFAT_add0000_cy(12),
      I1 => XLXI_27_XLXI_90_Madd_adrFAT_add0000_lut(13),
      O => XLXI_27_XLXI_90_adrFAT_add0000_12_XORG_21986
    );
  XLXI_27_XLXI_90_adrFAT_add0000_12_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_add0000_12_CYMUXFAST_21983,
      O => XLXI_27_XLXI_90_Madd_adrFAT_add0000_cy(13)
    );
  XLXI_27_XLXI_90_adrFAT_add0000_12_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X54Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrFAT_add0000_cy(11),
      O => XLXI_27_XLXI_90_adrFAT_add0000_12_FASTCARRY_21981
    );
  XLXI_27_XLXI_90_adrFAT_add0000_12_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X54Y54"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrFAT_add0000_12_CYSELG_21970,
      I1 => XLXI_27_XLXI_90_adrFAT_add0000_12_CYSELF_21984,
      O => XLXI_27_XLXI_90_adrFAT_add0000_12_CYAND_21982
    );
  XLXI_27_XLXI_90_adrFAT_add0000_12_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X54Y54"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrFAT_add0000_12_CYMUXG2_21980,
      IB => XLXI_27_XLXI_90_adrFAT_add0000_12_FASTCARRY_21981,
      SEL => XLXI_27_XLXI_90_adrFAT_add0000_12_CYAND_21982,
      O => XLXI_27_XLXI_90_adrFAT_add0000_12_CYMUXFAST_21983
    );
  XLXI_27_XLXI_90_adrFAT_add0000_12_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X54Y54"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrFAT_add0000_12_CY0G_21978,
      IB => XLXI_27_XLXI_90_adrFAT_add0000_12_CYMUXF2_21979,
      SEL => XLXI_27_XLXI_90_adrFAT_add0000_12_CYSELG_21970,
      O => XLXI_27_XLXI_90_adrFAT_add0000_12_CYMUXG2_21980
    );
  XLXI_27_XLXI_90_adrFAT_add0000_12_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X54Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT(13),
      O => XLXI_27_XLXI_90_adrFAT_add0000_12_CY0G_21978
    );
  XLXI_27_XLXI_90_adrFAT_add0000_12_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X54Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrFAT_add0000_lut(13),
      O => XLXI_27_XLXI_90_adrFAT_add0000_12_CYSELG_21970
    );
  XLXI_27_XLXI_90_Madd_adrFAT_add0000_lut_13_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X54Y54"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_WORD(13),
      ADR1 => XLXI_27_XLXI_90_adrFAT(13),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_Madd_adrFAT_add0000_lut(13)
    );
  XLXI_27_XLXI_90_adrFAT_add0000_14_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_add0000_14_XORF_22037,
      O => XLXI_27_XLXI_90_adrFAT_add0000(14)
    );
  XLXI_27_XLXI_90_adrFAT_add0000_14_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X54Y55"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrFAT_add0000_14_CYINIT_22036,
      I1 => XLXI_27_XLXI_90_Madd_adrFAT_add0000_lut(14),
      O => XLXI_27_XLXI_90_adrFAT_add0000_14_XORF_22037
    );
  XLXI_27_XLXI_90_adrFAT_add0000_14_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X54Y55"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrFAT_add0000_14_CY0F_22035,
      IB => XLXI_27_XLXI_90_adrFAT_add0000_14_CYINIT_22036,
      SEL => XLXI_27_XLXI_90_adrFAT_add0000_14_CYSELF_22023,
      O => XLXI_27_XLXI_90_Madd_adrFAT_add0000_cy(14)
    );
  XLXI_27_XLXI_90_adrFAT_add0000_14_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X54Y55"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrFAT_add0000_14_CY0F_22035,
      IB => XLXI_27_XLXI_90_adrFAT_add0000_14_CY0F_22035,
      SEL => XLXI_27_XLXI_90_adrFAT_add0000_14_CYSELF_22023,
      O => XLXI_27_XLXI_90_adrFAT_add0000_14_CYMUXF2_22018
    );
  XLXI_27_XLXI_90_adrFAT_add0000_14_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X54Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrFAT_add0000_cy(13),
      O => XLXI_27_XLXI_90_adrFAT_add0000_14_CYINIT_22036
    );
  XLXI_27_XLXI_90_adrFAT_add0000_14_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X54Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT(14),
      O => XLXI_27_XLXI_90_adrFAT_add0000_14_CY0F_22035
    );
  XLXI_27_XLXI_90_adrFAT_add0000_14_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X54Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrFAT_add0000_lut(14),
      O => XLXI_27_XLXI_90_adrFAT_add0000_14_CYSELF_22023
    );
  XLXI_27_XLXI_90_adrFAT_add0000_14_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_add0000_14_XORG_22025,
      O => XLXI_27_XLXI_90_adrFAT_add0000(15)
    );
  XLXI_27_XLXI_90_adrFAT_add0000_14_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X54Y55"
    )
    port map (
      I0 => XLXI_27_XLXI_90_Madd_adrFAT_add0000_cy(14),
      I1 => XLXI_27_XLXI_90_Madd_adrFAT_add0000_lut(15),
      O => XLXI_27_XLXI_90_adrFAT_add0000_14_XORG_22025
    );
  XLXI_27_XLXI_90_adrFAT_add0000_14_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_add0000_14_CYMUXFAST_22022,
      O => XLXI_27_XLXI_90_Madd_adrFAT_add0000_cy(15)
    );
  XLXI_27_XLXI_90_adrFAT_add0000_14_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X54Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrFAT_add0000_cy(13),
      O => XLXI_27_XLXI_90_adrFAT_add0000_14_FASTCARRY_22020
    );
  XLXI_27_XLXI_90_adrFAT_add0000_14_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X54Y55"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrFAT_add0000_14_CYSELG_22009,
      I1 => XLXI_27_XLXI_90_adrFAT_add0000_14_CYSELF_22023,
      O => XLXI_27_XLXI_90_adrFAT_add0000_14_CYAND_22021
    );
  XLXI_27_XLXI_90_adrFAT_add0000_14_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X54Y55"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrFAT_add0000_14_CYMUXG2_22019,
      IB => XLXI_27_XLXI_90_adrFAT_add0000_14_FASTCARRY_22020,
      SEL => XLXI_27_XLXI_90_adrFAT_add0000_14_CYAND_22021,
      O => XLXI_27_XLXI_90_adrFAT_add0000_14_CYMUXFAST_22022
    );
  XLXI_27_XLXI_90_adrFAT_add0000_14_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X54Y55"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrFAT_add0000_14_CY0G_22017,
      IB => XLXI_27_XLXI_90_adrFAT_add0000_14_CYMUXF2_22018,
      SEL => XLXI_27_XLXI_90_adrFAT_add0000_14_CYSELG_22009,
      O => XLXI_27_XLXI_90_adrFAT_add0000_14_CYMUXG2_22019
    );
  XLXI_27_XLXI_90_adrFAT_add0000_14_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X54Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT(15),
      O => XLXI_27_XLXI_90_adrFAT_add0000_14_CY0G_22017
    );
  XLXI_27_XLXI_90_adrFAT_add0000_14_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X54Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrFAT_add0000_lut(15),
      O => XLXI_27_XLXI_90_adrFAT_add0000_14_CYSELG_22009
    );
  XLXI_27_XLXI_90_Madd_adrFAT_add0000_lut_15_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X54Y55"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_90_adrFAT(15),
      ADR2 => XLXI_27_XLXI_90_WORD(15),
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_Madd_adrFAT_add0000_lut(15)
    );
  XLXI_27_XLXI_90_adrFAT_add0000_16_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X54Y56"
    )
    port map (
      O => XLXI_27_XLXI_90_adrFAT_add0000_16_LOGIC_ZERO_22055
    );
  XLXI_27_XLXI_90_adrFAT_add0000_16_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_add0000_16_XORF_22075,
      O => XLXI_27_XLXI_90_adrFAT_add0000(16)
    );
  XLXI_27_XLXI_90_adrFAT_add0000_16_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X54Y56"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrFAT_add0000_16_CYINIT_22074,
      I1 => XLXI_27_XLXI_90_adrFAT_add0000_16_F,
      O => XLXI_27_XLXI_90_adrFAT_add0000_16_XORF_22075
    );
  XLXI_27_XLXI_90_adrFAT_add0000_16_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X54Y56"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrFAT_add0000_16_LOGIC_ZERO_22055,
      IB => XLXI_27_XLXI_90_adrFAT_add0000_16_CYINIT_22074,
      SEL => XLXI_27_XLXI_90_adrFAT_add0000_16_CYSELF_22061,
      O => XLXI_27_XLXI_90_Madd_adrFAT_add0000_cy(16)
    );
  XLXI_27_XLXI_90_adrFAT_add0000_16_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X54Y56"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrFAT_add0000_16_LOGIC_ZERO_22055,
      IB => XLXI_27_XLXI_90_adrFAT_add0000_16_LOGIC_ZERO_22055,
      SEL => XLXI_27_XLXI_90_adrFAT_add0000_16_CYSELF_22061,
      O => XLXI_27_XLXI_90_adrFAT_add0000_16_CYMUXF2_22056
    );
  XLXI_27_XLXI_90_adrFAT_add0000_16_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X54Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrFAT_add0000_cy(15),
      O => XLXI_27_XLXI_90_adrFAT_add0000_16_CYINIT_22074
    );
  XLXI_27_XLXI_90_adrFAT_add0000_16_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X54Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_add0000_16_F,
      O => XLXI_27_XLXI_90_adrFAT_add0000_16_CYSELF_22061
    );
  XLXI_27_XLXI_90_adrFAT_add0000_16_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_add0000_16_XORG_22063,
      O => XLXI_27_XLXI_90_adrFAT_add0000(17)
    );
  XLXI_27_XLXI_90_adrFAT_add0000_16_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X54Y56"
    )
    port map (
      I0 => XLXI_27_XLXI_90_Madd_adrFAT_add0000_cy(16),
      I1 => XLXI_27_XLXI_90_adrFAT_add0000_16_G,
      O => XLXI_27_XLXI_90_adrFAT_add0000_16_XORG_22063
    );
  XLXI_27_XLXI_90_adrFAT_add0000_16_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_add0000_16_CYMUXFAST_22060,
      O => XLXI_27_XLXI_90_Madd_adrFAT_add0000_cy(17)
    );
  XLXI_27_XLXI_90_adrFAT_add0000_16_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X54Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrFAT_add0000_cy(15),
      O => XLXI_27_XLXI_90_adrFAT_add0000_16_FASTCARRY_22058
    );
  XLXI_27_XLXI_90_adrFAT_add0000_16_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X54Y56"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrFAT_add0000_16_CYSELG_22046,
      I1 => XLXI_27_XLXI_90_adrFAT_add0000_16_CYSELF_22061,
      O => XLXI_27_XLXI_90_adrFAT_add0000_16_CYAND_22059
    );
  XLXI_27_XLXI_90_adrFAT_add0000_16_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X54Y56"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrFAT_add0000_16_CYMUXG2_22057,
      IB => XLXI_27_XLXI_90_adrFAT_add0000_16_FASTCARRY_22058,
      SEL => XLXI_27_XLXI_90_adrFAT_add0000_16_CYAND_22059,
      O => XLXI_27_XLXI_90_adrFAT_add0000_16_CYMUXFAST_22060
    );
  XLXI_27_XLXI_90_adrFAT_add0000_16_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X54Y56"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrFAT_add0000_16_LOGIC_ZERO_22055,
      IB => XLXI_27_XLXI_90_adrFAT_add0000_16_CYMUXF2_22056,
      SEL => XLXI_27_XLXI_90_adrFAT_add0000_16_CYSELG_22046,
      O => XLXI_27_XLXI_90_adrFAT_add0000_16_CYMUXG2_22057
    );
  XLXI_27_XLXI_90_adrFAT_add0000_16_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X54Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_add0000_16_G,
      O => XLXI_27_XLXI_90_adrFAT_add0000_16_CYSELG_22046
    );
  XLXI_27_XLXI_90_adrFAT_add0000_18_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X54Y57"
    )
    port map (
      O => XLXI_27_XLXI_90_adrFAT_add0000_18_LOGIC_ZERO_22093
    );
  XLXI_27_XLXI_90_adrFAT_add0000_18_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_add0000_18_XORF_22113,
      O => XLXI_27_XLXI_90_adrFAT_add0000(18)
    );
  XLXI_27_XLXI_90_adrFAT_add0000_18_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X54Y57"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrFAT_add0000_18_CYINIT_22112,
      I1 => XLXI_27_XLXI_90_adrFAT_add0000_18_F,
      O => XLXI_27_XLXI_90_adrFAT_add0000_18_XORF_22113
    );
  XLXI_27_XLXI_90_adrFAT_add0000_18_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X54Y57"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrFAT_add0000_18_LOGIC_ZERO_22093,
      IB => XLXI_27_XLXI_90_adrFAT_add0000_18_CYINIT_22112,
      SEL => XLXI_27_XLXI_90_adrFAT_add0000_18_CYSELF_22099,
      O => XLXI_27_XLXI_90_Madd_adrFAT_add0000_cy(18)
    );
  XLXI_27_XLXI_90_adrFAT_add0000_18_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X54Y57"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrFAT_add0000_18_LOGIC_ZERO_22093,
      IB => XLXI_27_XLXI_90_adrFAT_add0000_18_LOGIC_ZERO_22093,
      SEL => XLXI_27_XLXI_90_adrFAT_add0000_18_CYSELF_22099,
      O => XLXI_27_XLXI_90_adrFAT_add0000_18_CYMUXF2_22094
    );
  XLXI_27_XLXI_90_adrFAT_add0000_18_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X54Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrFAT_add0000_cy(17),
      O => XLXI_27_XLXI_90_adrFAT_add0000_18_CYINIT_22112
    );
  XLXI_27_XLXI_90_adrFAT_add0000_18_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X54Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_add0000_18_F,
      O => XLXI_27_XLXI_90_adrFAT_add0000_18_CYSELF_22099
    );
  XLXI_27_XLXI_90_adrFAT_add0000_18_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_add0000_18_XORG_22101,
      O => XLXI_27_XLXI_90_adrFAT_add0000(19)
    );
  XLXI_27_XLXI_90_adrFAT_add0000_18_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X54Y57"
    )
    port map (
      I0 => XLXI_27_XLXI_90_Madd_adrFAT_add0000_cy(18),
      I1 => XLXI_27_XLXI_90_adrFAT_add0000_18_G,
      O => XLXI_27_XLXI_90_adrFAT_add0000_18_XORG_22101
    );
  XLXI_27_XLXI_90_adrFAT_add0000_18_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_add0000_18_CYMUXFAST_22098,
      O => XLXI_27_XLXI_90_Madd_adrFAT_add0000_cy(19)
    );
  XLXI_27_XLXI_90_adrFAT_add0000_18_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X54Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrFAT_add0000_cy(17),
      O => XLXI_27_XLXI_90_adrFAT_add0000_18_FASTCARRY_22096
    );
  XLXI_27_XLXI_90_adrFAT_add0000_18_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X54Y57"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrFAT_add0000_18_CYSELG_22084,
      I1 => XLXI_27_XLXI_90_adrFAT_add0000_18_CYSELF_22099,
      O => XLXI_27_XLXI_90_adrFAT_add0000_18_CYAND_22097
    );
  XLXI_27_XLXI_90_adrFAT_add0000_18_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X54Y57"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrFAT_add0000_18_CYMUXG2_22095,
      IB => XLXI_27_XLXI_90_adrFAT_add0000_18_FASTCARRY_22096,
      SEL => XLXI_27_XLXI_90_adrFAT_add0000_18_CYAND_22097,
      O => XLXI_27_XLXI_90_adrFAT_add0000_18_CYMUXFAST_22098
    );
  XLXI_27_XLXI_90_adrFAT_add0000_18_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X54Y57"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrFAT_add0000_18_LOGIC_ZERO_22093,
      IB => XLXI_27_XLXI_90_adrFAT_add0000_18_CYMUXF2_22094,
      SEL => XLXI_27_XLXI_90_adrFAT_add0000_18_CYSELG_22084,
      O => XLXI_27_XLXI_90_adrFAT_add0000_18_CYMUXG2_22095
    );
  XLXI_27_XLXI_90_adrFAT_add0000_18_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X54Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_add0000_18_G,
      O => XLXI_27_XLXI_90_adrFAT_add0000_18_CYSELG_22084
    );
  XLXI_27_XLXI_90_adrFAT_add0000_20_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X54Y58"
    )
    port map (
      O => XLXI_27_XLXI_90_adrFAT_add0000_20_LOGIC_ZERO_22131
    );
  XLXI_27_XLXI_90_adrFAT_add0000_20_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_add0000_20_XORF_22151,
      O => XLXI_27_XLXI_90_adrFAT_add0000(20)
    );
  XLXI_27_XLXI_90_adrFAT_add0000_20_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X54Y58"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrFAT_add0000_20_CYINIT_22150,
      I1 => XLXI_27_XLXI_90_adrFAT_add0000_20_F,
      O => XLXI_27_XLXI_90_adrFAT_add0000_20_XORF_22151
    );
  XLXI_27_XLXI_90_adrFAT_add0000_20_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X54Y58"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrFAT_add0000_20_LOGIC_ZERO_22131,
      IB => XLXI_27_XLXI_90_adrFAT_add0000_20_CYINIT_22150,
      SEL => XLXI_27_XLXI_90_adrFAT_add0000_20_CYSELF_22137,
      O => XLXI_27_XLXI_90_Madd_adrFAT_add0000_cy(20)
    );
  XLXI_27_XLXI_90_adrFAT_add0000_20_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X54Y58"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrFAT_add0000_20_LOGIC_ZERO_22131,
      IB => XLXI_27_XLXI_90_adrFAT_add0000_20_LOGIC_ZERO_22131,
      SEL => XLXI_27_XLXI_90_adrFAT_add0000_20_CYSELF_22137,
      O => XLXI_27_XLXI_90_adrFAT_add0000_20_CYMUXF2_22132
    );
  XLXI_27_XLXI_90_adrFAT_add0000_20_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X54Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrFAT_add0000_cy(19),
      O => XLXI_27_XLXI_90_adrFAT_add0000_20_CYINIT_22150
    );
  XLXI_27_XLXI_90_adrFAT_add0000_20_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X54Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_add0000_20_F,
      O => XLXI_27_XLXI_90_adrFAT_add0000_20_CYSELF_22137
    );
  XLXI_27_XLXI_90_adrFAT_add0000_20_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_add0000_20_XORG_22139,
      O => XLXI_27_XLXI_90_adrFAT_add0000(21)
    );
  XLXI_27_XLXI_90_adrFAT_add0000_20_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X54Y58"
    )
    port map (
      I0 => XLXI_27_XLXI_90_Madd_adrFAT_add0000_cy(20),
      I1 => XLXI_27_XLXI_90_adrFAT_add0000_20_G,
      O => XLXI_27_XLXI_90_adrFAT_add0000_20_XORG_22139
    );
  XLXI_27_XLXI_90_adrFAT_add0000_20_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X54Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrFAT_add0000_cy(19),
      O => XLXI_27_XLXI_90_adrFAT_add0000_20_FASTCARRY_22134
    );
  XLXI_27_XLXI_90_adrFAT_add0000_20_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X54Y58"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrFAT_add0000_20_CYSELG_22122,
      I1 => XLXI_27_XLXI_90_adrFAT_add0000_20_CYSELF_22137,
      O => XLXI_27_XLXI_90_adrFAT_add0000_20_CYAND_22135
    );
  XLXI_27_XLXI_90_adrFAT_add0000_20_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X54Y58"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrFAT_add0000_20_CYMUXG2_22133,
      IB => XLXI_27_XLXI_90_adrFAT_add0000_20_FASTCARRY_22134,
      SEL => XLXI_27_XLXI_90_adrFAT_add0000_20_CYAND_22135,
      O => XLXI_27_XLXI_90_adrFAT_add0000_20_CYMUXFAST_22136
    );
  XLXI_27_XLXI_90_adrFAT_add0000_20_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X54Y58"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrFAT_add0000_20_LOGIC_ZERO_22131,
      IB => XLXI_27_XLXI_90_adrFAT_add0000_20_CYMUXF2_22132,
      SEL => XLXI_27_XLXI_90_adrFAT_add0000_20_CYSELG_22122,
      O => XLXI_27_XLXI_90_adrFAT_add0000_20_CYMUXG2_22133
    );
  XLXI_27_XLXI_90_adrFAT_add0000_20_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X54Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_add0000_20_G,
      O => XLXI_27_XLXI_90_adrFAT_add0000_20_CYSELG_22122
    );
  XLXI_27_XLXI_90_adrFAT_add0000_22_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_add0000_22_XORF_22166,
      O => XLXI_27_XLXI_90_adrFAT_add0000(22)
    );
  XLXI_27_XLXI_90_adrFAT_add0000_22_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X54Y59"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrFAT_add0000_22_CYINIT_22165,
      I1 => XLXI_27_XLXI_90_adrFAT_add0000_22_F,
      O => XLXI_27_XLXI_90_adrFAT_add0000_22_XORF_22166
    );
  XLXI_27_XLXI_90_adrFAT_add0000_22_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X54Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_add0000_20_CYMUXFAST_22136,
      O => XLXI_27_XLXI_90_adrFAT_add0000_22_CYINIT_22165
    );
  XLXI_27_XLXI_90_adrFAT_22_rt_1 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X54Y59"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_90_adrFAT(22),
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_adrFAT_add0000_22_F
    );
  XLXI_27_XLXI_89_cntBytes_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X19Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_cntBytes_0_XORF_22214,
      O => XLXI_27_XLXI_89_cntBytes_0_DXMUX_22216
    );
  XLXI_27_XLXI_89_cntBytes_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X19Y38"
    )
    port map (
      I0 => XLXI_27_XLXI_89_cntBytes_0_CYINIT_22213,
      I1 => XLXI_27_XLXI_89_Mcount_cntBytes_lut(0),
      O => XLXI_27_XLXI_89_cntBytes_0_XORF_22214
    );
  XLXI_27_XLXI_89_cntBytes_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X19Y38"
    )
    port map (
      IA => XLXI_27_XLXI_89_cntBytes_0_CY0F_22212,
      IB => XLXI_27_XLXI_89_cntBytes_0_CYINIT_22213,
      SEL => XLXI_27_XLXI_89_cntBytes_0_CYSELF_22205,
      O => XLXI_27_XLXI_89_Mcount_cntBytes_cy_0_Q
    );
  XLXI_27_XLXI_89_cntBytes_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X19Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_cntBytes_not0003_inv,
      O => XLXI_27_XLXI_89_cntBytes_0_CYINIT_22213
    );
  XLXI_27_XLXI_89_cntBytes_0_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X19Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_cntBytes(0),
      O => XLXI_27_XLXI_89_cntBytes_0_CY0F_22212
    );
  XLXI_27_XLXI_89_cntBytes_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X19Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_Mcount_cntBytes_lut(0),
      O => XLXI_27_XLXI_89_cntBytes_0_CYSELF_22205
    );
  XLXI_27_XLXI_89_cntBytes_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X19Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_cntBytes_0_XORG_22195,
      O => XLXI_27_XLXI_89_cntBytes_0_DYMUX_22197
    );
  XLXI_27_XLXI_89_cntBytes_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X19Y38"
    )
    port map (
      I0 => XLXI_27_XLXI_89_Mcount_cntBytes_cy_0_Q,
      I1 => XLXI_27_XLXI_89_Mcount_cntBytes_lut(1),
      O => XLXI_27_XLXI_89_cntBytes_0_XORG_22195
    );
  XLXI_27_XLXI_89_cntBytes_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_cntBytes_0_CYMUXG_22194,
      O => XLXI_27_XLXI_89_Mcount_cntBytes_cy_1_Q
    );
  XLXI_27_XLXI_89_cntBytes_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X19Y38"
    )
    port map (
      IA => XLXI_27_XLXI_89_cntBytes_0_CY0G_22192,
      IB => XLXI_27_XLXI_89_Mcount_cntBytes_cy_0_Q,
      SEL => XLXI_27_XLXI_89_cntBytes_0_CYSELG_22185,
      O => XLXI_27_XLXI_89_cntBytes_0_CYMUXG_22194
    );
  XLXI_27_XLXI_89_cntBytes_0_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X19Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_cntBytes(1),
      O => XLXI_27_XLXI_89_cntBytes_0_CY0G_22192
    );
  XLXI_27_XLXI_89_cntBytes_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X19Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_Mcount_cntBytes_lut(1),
      O => XLXI_27_XLXI_89_cntBytes_0_CYSELG_22185
    );
  XLXI_27_XLXI_89_cntBytes_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_27_File_Source_Selected_12344,
      O => XLXI_27_XLXI_89_cntBytes_0_SRINV_22183
    );
  XLXI_27_XLXI_89_cntBytes_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_89_cntBytes_0_CLKINV_22182
    );
  XLXI_27_XLXI_89_cntBytes_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_cntBytes_not0002_0,
      O => XLXI_27_XLXI_89_cntBytes_0_CEINV_22181
    );
  XLXI_27_XLXI_89_Mcount_cntBytes_lut_1_Q : X_LUT4
    generic map(
      INIT => X"99AA",
      LOC => "SLICE_X19Y38"
    )
    port map (
      ADR0 => XLXI_27_XLXI_89_cntBytes(1),
      ADR1 => XLXI_27_XLXI_89_DoPUSH_0,
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_89_DoPOP_0,
      O => XLXI_27_XLXI_89_Mcount_cntBytes_lut(1)
    );
  XLXI_27_XLXI_89_cntBytes_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X19Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_cntBytes_2_XORF_22271,
      O => XLXI_27_XLXI_89_cntBytes_2_DXMUX_22273
    );
  XLXI_27_XLXI_89_cntBytes_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X19Y39"
    )
    port map (
      I0 => XLXI_27_XLXI_89_cntBytes_2_CYINIT_22270,
      I1 => XLXI_27_XLXI_89_Mcount_cntBytes_lut(2),
      O => XLXI_27_XLXI_89_cntBytes_2_XORF_22271
    );
  XLXI_27_XLXI_89_cntBytes_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X19Y39"
    )
    port map (
      IA => XLXI_27_XLXI_89_cntBytes_2_CY0F_22269,
      IB => XLXI_27_XLXI_89_cntBytes_2_CYINIT_22270,
      SEL => XLXI_27_XLXI_89_cntBytes_2_CYSELF_22252,
      O => XLXI_27_XLXI_89_Mcount_cntBytes_cy_2_Q
    );
  XLXI_27_XLXI_89_cntBytes_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X19Y39"
    )
    port map (
      IA => XLXI_27_XLXI_89_cntBytes_2_CY0F_22269,
      IB => XLXI_27_XLXI_89_cntBytes_2_CY0F_22269,
      SEL => XLXI_27_XLXI_89_cntBytes_2_CYSELF_22252,
      O => XLXI_27_XLXI_89_cntBytes_2_CYMUXF2_22247
    );
  XLXI_27_XLXI_89_cntBytes_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X19Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_Mcount_cntBytes_cy_1_Q,
      O => XLXI_27_XLXI_89_cntBytes_2_CYINIT_22270
    );
  XLXI_27_XLXI_89_cntBytes_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X19Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_cntBytes(2),
      O => XLXI_27_XLXI_89_cntBytes_2_CY0F_22269
    );
  XLXI_27_XLXI_89_cntBytes_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X19Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_Mcount_cntBytes_lut(2),
      O => XLXI_27_XLXI_89_cntBytes_2_CYSELF_22252
    );
  XLXI_27_XLXI_89_cntBytes_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X19Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_cntBytes_2_XORG_22254,
      O => XLXI_27_XLXI_89_cntBytes_2_DYMUX_22256
    );
  XLXI_27_XLXI_89_cntBytes_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X19Y39"
    )
    port map (
      I0 => XLXI_27_XLXI_89_Mcount_cntBytes_cy_2_Q,
      I1 => XLXI_27_XLXI_89_Mcount_cntBytes_lut(3),
      O => XLXI_27_XLXI_89_cntBytes_2_XORG_22254
    );
  XLXI_27_XLXI_89_cntBytes_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_cntBytes_2_CYMUXFAST_22251,
      O => XLXI_27_XLXI_89_Mcount_cntBytes_cy_3_Q
    );
  XLXI_27_XLXI_89_cntBytes_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X19Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_Mcount_cntBytes_cy_1_Q,
      O => XLXI_27_XLXI_89_cntBytes_2_FASTCARRY_22249
    );
  XLXI_27_XLXI_89_cntBytes_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X19Y39"
    )
    port map (
      I0 => XLXI_27_XLXI_89_cntBytes_2_CYSELG_22239,
      I1 => XLXI_27_XLXI_89_cntBytes_2_CYSELF_22252,
      O => XLXI_27_XLXI_89_cntBytes_2_CYAND_22250
    );
  XLXI_27_XLXI_89_cntBytes_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X19Y39"
    )
    port map (
      IA => XLXI_27_XLXI_89_cntBytes_2_CYMUXG2_22248,
      IB => XLXI_27_XLXI_89_cntBytes_2_FASTCARRY_22249,
      SEL => XLXI_27_XLXI_89_cntBytes_2_CYAND_22250,
      O => XLXI_27_XLXI_89_cntBytes_2_CYMUXFAST_22251
    );
  XLXI_27_XLXI_89_cntBytes_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X19Y39"
    )
    port map (
      IA => XLXI_27_XLXI_89_cntBytes_2_CY0G_22246,
      IB => XLXI_27_XLXI_89_cntBytes_2_CYMUXF2_22247,
      SEL => XLXI_27_XLXI_89_cntBytes_2_CYSELG_22239,
      O => XLXI_27_XLXI_89_cntBytes_2_CYMUXG2_22248
    );
  XLXI_27_XLXI_89_cntBytes_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X19Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_cntBytes(3),
      O => XLXI_27_XLXI_89_cntBytes_2_CY0G_22246
    );
  XLXI_27_XLXI_89_cntBytes_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X19Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_Mcount_cntBytes_lut(3),
      O => XLXI_27_XLXI_89_cntBytes_2_CYSELG_22239
    );
  XLXI_27_XLXI_89_cntBytes_2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_27_File_Source_Selected_12344,
      O => XLXI_27_XLXI_89_cntBytes_2_SRINV_22237
    );
  XLXI_27_XLXI_89_cntBytes_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_89_cntBytes_2_CLKINV_22236
    );
  XLXI_27_XLXI_89_cntBytes_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_cntBytes_not0002_0,
      O => XLXI_27_XLXI_89_cntBytes_2_CEINV_22235
    );
  XLXI_27_XLXI_89_Mcount_cntBytes_lut_3_Q : X_LUT4
    generic map(
      INIT => X"99AA",
      LOC => "SLICE_X19Y39"
    )
    port map (
      ADR0 => XLXI_27_XLXI_89_cntBytes(3),
      ADR1 => XLXI_27_XLXI_89_DoPUSH_0,
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_89_DoPOP_0,
      O => XLXI_27_XLXI_89_Mcount_cntBytes_lut(3)
    );
  XLXI_27_XLXI_89_cntBytes_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X19Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_cntBytes_4_XORF_22328,
      O => XLXI_27_XLXI_89_cntBytes_4_DXMUX_22330
    );
  XLXI_27_XLXI_89_cntBytes_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X19Y40"
    )
    port map (
      I0 => XLXI_27_XLXI_89_cntBytes_4_CYINIT_22327,
      I1 => XLXI_27_XLXI_89_Mcount_cntBytes_lut(4),
      O => XLXI_27_XLXI_89_cntBytes_4_XORF_22328
    );
  XLXI_27_XLXI_89_cntBytes_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X19Y40"
    )
    port map (
      IA => XLXI_27_XLXI_89_cntBytes_4_CY0F_22326,
      IB => XLXI_27_XLXI_89_cntBytes_4_CYINIT_22327,
      SEL => XLXI_27_XLXI_89_cntBytes_4_CYSELF_22309,
      O => XLXI_27_XLXI_89_Mcount_cntBytes_cy_4_Q
    );
  XLXI_27_XLXI_89_cntBytes_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X19Y40"
    )
    port map (
      IA => XLXI_27_XLXI_89_cntBytes_4_CY0F_22326,
      IB => XLXI_27_XLXI_89_cntBytes_4_CY0F_22326,
      SEL => XLXI_27_XLXI_89_cntBytes_4_CYSELF_22309,
      O => XLXI_27_XLXI_89_cntBytes_4_CYMUXF2_22304
    );
  XLXI_27_XLXI_89_cntBytes_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X19Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_Mcount_cntBytes_cy_3_Q,
      O => XLXI_27_XLXI_89_cntBytes_4_CYINIT_22327
    );
  XLXI_27_XLXI_89_cntBytes_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X19Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_cntBytes(4),
      O => XLXI_27_XLXI_89_cntBytes_4_CY0F_22326
    );
  XLXI_27_XLXI_89_cntBytes_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X19Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_Mcount_cntBytes_lut(4),
      O => XLXI_27_XLXI_89_cntBytes_4_CYSELF_22309
    );
  XLXI_27_XLXI_89_cntBytes_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X19Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_cntBytes_4_XORG_22311,
      O => XLXI_27_XLXI_89_cntBytes_4_DYMUX_22313
    );
  XLXI_27_XLXI_89_cntBytes_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X19Y40"
    )
    port map (
      I0 => XLXI_27_XLXI_89_Mcount_cntBytes_cy_4_Q,
      I1 => XLXI_27_XLXI_89_Mcount_cntBytes_lut(5),
      O => XLXI_27_XLXI_89_cntBytes_4_XORG_22311
    );
  XLXI_27_XLXI_89_cntBytes_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_cntBytes_4_CYMUXFAST_22308,
      O => XLXI_27_XLXI_89_Mcount_cntBytes_cy_5_Q
    );
  XLXI_27_XLXI_89_cntBytes_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X19Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_Mcount_cntBytes_cy_3_Q,
      O => XLXI_27_XLXI_89_cntBytes_4_FASTCARRY_22306
    );
  XLXI_27_XLXI_89_cntBytes_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X19Y40"
    )
    port map (
      I0 => XLXI_27_XLXI_89_cntBytes_4_CYSELG_22296,
      I1 => XLXI_27_XLXI_89_cntBytes_4_CYSELF_22309,
      O => XLXI_27_XLXI_89_cntBytes_4_CYAND_22307
    );
  XLXI_27_XLXI_89_cntBytes_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X19Y40"
    )
    port map (
      IA => XLXI_27_XLXI_89_cntBytes_4_CYMUXG2_22305,
      IB => XLXI_27_XLXI_89_cntBytes_4_FASTCARRY_22306,
      SEL => XLXI_27_XLXI_89_cntBytes_4_CYAND_22307,
      O => XLXI_27_XLXI_89_cntBytes_4_CYMUXFAST_22308
    );
  XLXI_27_XLXI_89_cntBytes_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X19Y40"
    )
    port map (
      IA => XLXI_27_XLXI_89_cntBytes_4_CY0G_22303,
      IB => XLXI_27_XLXI_89_cntBytes_4_CYMUXF2_22304,
      SEL => XLXI_27_XLXI_89_cntBytes_4_CYSELG_22296,
      O => XLXI_27_XLXI_89_cntBytes_4_CYMUXG2_22305
    );
  XLXI_27_XLXI_89_cntBytes_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X19Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_cntBytes(5),
      O => XLXI_27_XLXI_89_cntBytes_4_CY0G_22303
    );
  XLXI_27_XLXI_89_cntBytes_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X19Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_Mcount_cntBytes_lut(5),
      O => XLXI_27_XLXI_89_cntBytes_4_CYSELG_22296
    );
  XLXI_27_XLXI_89_cntBytes_4_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_27_File_Source_Selected_12344,
      O => XLXI_27_XLXI_89_cntBytes_4_SRINV_22294
    );
  XLXI_27_XLXI_89_cntBytes_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_89_cntBytes_4_CLKINV_22293
    );
  XLXI_27_XLXI_89_cntBytes_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_cntBytes_not0002_0,
      O => XLXI_27_XLXI_89_cntBytes_4_CEINV_22292
    );
  XLXI_27_XLXI_89_Mcount_cntBytes_lut_5_Q : X_LUT4
    generic map(
      INIT => X"99CC",
      LOC => "SLICE_X19Y40"
    )
    port map (
      ADR0 => XLXI_27_XLXI_89_DoPUSH_0,
      ADR1 => XLXI_27_XLXI_89_cntBytes(5),
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_89_DoPOP_0,
      O => XLXI_27_XLXI_89_Mcount_cntBytes_lut(5)
    );
  XLXI_27_XLXI_89_cntBytes_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X19Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_cntBytes_6_XORF_22385,
      O => XLXI_27_XLXI_89_cntBytes_6_DXMUX_22387
    );
  XLXI_27_XLXI_89_cntBytes_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X19Y41"
    )
    port map (
      I0 => XLXI_27_XLXI_89_cntBytes_6_CYINIT_22384,
      I1 => XLXI_27_XLXI_89_Mcount_cntBytes_lut(6),
      O => XLXI_27_XLXI_89_cntBytes_6_XORF_22385
    );
  XLXI_27_XLXI_89_cntBytes_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X19Y41"
    )
    port map (
      IA => XLXI_27_XLXI_89_cntBytes_6_CY0F_22383,
      IB => XLXI_27_XLXI_89_cntBytes_6_CYINIT_22384,
      SEL => XLXI_27_XLXI_89_cntBytes_6_CYSELF_22366,
      O => XLXI_27_XLXI_89_Mcount_cntBytes_cy_6_Q
    );
  XLXI_27_XLXI_89_cntBytes_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X19Y41"
    )
    port map (
      IA => XLXI_27_XLXI_89_cntBytes_6_CY0F_22383,
      IB => XLXI_27_XLXI_89_cntBytes_6_CY0F_22383,
      SEL => XLXI_27_XLXI_89_cntBytes_6_CYSELF_22366,
      O => XLXI_27_XLXI_89_cntBytes_6_CYMUXF2_22361
    );
  XLXI_27_XLXI_89_cntBytes_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X19Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_Mcount_cntBytes_cy_5_Q,
      O => XLXI_27_XLXI_89_cntBytes_6_CYINIT_22384
    );
  XLXI_27_XLXI_89_cntBytes_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X19Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_cntBytes(6),
      O => XLXI_27_XLXI_89_cntBytes_6_CY0F_22383
    );
  XLXI_27_XLXI_89_cntBytes_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X19Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_Mcount_cntBytes_lut(6),
      O => XLXI_27_XLXI_89_cntBytes_6_CYSELF_22366
    );
  XLXI_27_XLXI_89_cntBytes_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X19Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_cntBytes_6_XORG_22368,
      O => XLXI_27_XLXI_89_cntBytes_6_DYMUX_22370
    );
  XLXI_27_XLXI_89_cntBytes_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X19Y41"
    )
    port map (
      I0 => XLXI_27_XLXI_89_Mcount_cntBytes_cy_6_Q,
      I1 => XLXI_27_XLXI_89_Mcount_cntBytes_lut(7),
      O => XLXI_27_XLXI_89_cntBytes_6_XORG_22368
    );
  XLXI_27_XLXI_89_cntBytes_6_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_cntBytes_6_CYMUXFAST_22365,
      O => XLXI_27_XLXI_89_Mcount_cntBytes_cy_7_Q
    );
  XLXI_27_XLXI_89_cntBytes_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X19Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_Mcount_cntBytes_cy_5_Q,
      O => XLXI_27_XLXI_89_cntBytes_6_FASTCARRY_22363
    );
  XLXI_27_XLXI_89_cntBytes_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X19Y41"
    )
    port map (
      I0 => XLXI_27_XLXI_89_cntBytes_6_CYSELG_22353,
      I1 => XLXI_27_XLXI_89_cntBytes_6_CYSELF_22366,
      O => XLXI_27_XLXI_89_cntBytes_6_CYAND_22364
    );
  XLXI_27_XLXI_89_cntBytes_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X19Y41"
    )
    port map (
      IA => XLXI_27_XLXI_89_cntBytes_6_CYMUXG2_22362,
      IB => XLXI_27_XLXI_89_cntBytes_6_FASTCARRY_22363,
      SEL => XLXI_27_XLXI_89_cntBytes_6_CYAND_22364,
      O => XLXI_27_XLXI_89_cntBytes_6_CYMUXFAST_22365
    );
  XLXI_27_XLXI_89_cntBytes_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X19Y41"
    )
    port map (
      IA => XLXI_27_XLXI_89_cntBytes_6_CY0G_22360,
      IB => XLXI_27_XLXI_89_cntBytes_6_CYMUXF2_22361,
      SEL => XLXI_27_XLXI_89_cntBytes_6_CYSELG_22353,
      O => XLXI_27_XLXI_89_cntBytes_6_CYMUXG2_22362
    );
  XLXI_27_XLXI_89_cntBytes_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X19Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_cntBytes(7),
      O => XLXI_27_XLXI_89_cntBytes_6_CY0G_22360
    );
  XLXI_27_XLXI_89_cntBytes_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X19Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_Mcount_cntBytes_lut(7),
      O => XLXI_27_XLXI_89_cntBytes_6_CYSELG_22353
    );
  XLXI_27_XLXI_89_cntBytes_6_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_27_File_Source_Selected_12344,
      O => XLXI_27_XLXI_89_cntBytes_6_SRINV_22351
    );
  XLXI_27_XLXI_89_cntBytes_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_89_cntBytes_6_CLKINV_22350
    );
  XLXI_27_XLXI_89_cntBytes_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_cntBytes_not0002_0,
      O => XLXI_27_XLXI_89_cntBytes_6_CEINV_22349
    );
  XLXI_27_XLXI_89_Mcount_cntBytes_lut_7_Q : X_LUT4
    generic map(
      INIT => X"99AA",
      LOC => "SLICE_X19Y41"
    )
    port map (
      ADR0 => XLXI_27_XLXI_89_cntBytes(7),
      ADR1 => XLXI_27_XLXI_89_DoPUSH_0,
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_89_DoPOP_0,
      O => XLXI_27_XLXI_89_Mcount_cntBytes_lut(7)
    );
  XLXI_27_XLXI_89_cntBytes_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X19Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_cntBytes_8_XORF_22442,
      O => XLXI_27_XLXI_89_cntBytes_8_DXMUX_22444
    );
  XLXI_27_XLXI_89_cntBytes_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X19Y42"
    )
    port map (
      I0 => XLXI_27_XLXI_89_cntBytes_8_CYINIT_22441,
      I1 => XLXI_27_XLXI_89_Mcount_cntBytes_lut(8),
      O => XLXI_27_XLXI_89_cntBytes_8_XORF_22442
    );
  XLXI_27_XLXI_89_cntBytes_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X19Y42"
    )
    port map (
      IA => XLXI_27_XLXI_89_cntBytes_8_CY0F_22440,
      IB => XLXI_27_XLXI_89_cntBytes_8_CYINIT_22441,
      SEL => XLXI_27_XLXI_89_cntBytes_8_CYSELF_22423,
      O => XLXI_27_XLXI_89_Mcount_cntBytes_cy_8_Q
    );
  XLXI_27_XLXI_89_cntBytes_8_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X19Y42"
    )
    port map (
      IA => XLXI_27_XLXI_89_cntBytes_8_CY0F_22440,
      IB => XLXI_27_XLXI_89_cntBytes_8_CY0F_22440,
      SEL => XLXI_27_XLXI_89_cntBytes_8_CYSELF_22423,
      O => XLXI_27_XLXI_89_cntBytes_8_CYMUXF2_22418
    );
  XLXI_27_XLXI_89_cntBytes_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X19Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_Mcount_cntBytes_cy_7_Q,
      O => XLXI_27_XLXI_89_cntBytes_8_CYINIT_22441
    );
  XLXI_27_XLXI_89_cntBytes_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X19Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_cntBytes(8),
      O => XLXI_27_XLXI_89_cntBytes_8_CY0F_22440
    );
  XLXI_27_XLXI_89_cntBytes_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X19Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_Mcount_cntBytes_lut(8),
      O => XLXI_27_XLXI_89_cntBytes_8_CYSELF_22423
    );
  XLXI_27_XLXI_89_cntBytes_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X19Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_cntBytes_8_XORG_22425,
      O => XLXI_27_XLXI_89_cntBytes_8_DYMUX_22427
    );
  XLXI_27_XLXI_89_cntBytes_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X19Y42"
    )
    port map (
      I0 => XLXI_27_XLXI_89_Mcount_cntBytes_cy_8_Q,
      I1 => XLXI_27_XLXI_89_Mcount_cntBytes_lut(9),
      O => XLXI_27_XLXI_89_cntBytes_8_XORG_22425
    );
  XLXI_27_XLXI_89_cntBytes_8_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X19Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_Mcount_cntBytes_cy_7_Q,
      O => XLXI_27_XLXI_89_cntBytes_8_FASTCARRY_22420
    );
  XLXI_27_XLXI_89_cntBytes_8_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X19Y42"
    )
    port map (
      I0 => XLXI_27_XLXI_89_cntBytes_8_CYSELG_22410,
      I1 => XLXI_27_XLXI_89_cntBytes_8_CYSELF_22423,
      O => XLXI_27_XLXI_89_cntBytes_8_CYAND_22421
    );
  XLXI_27_XLXI_89_cntBytes_8_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X19Y42"
    )
    port map (
      IA => XLXI_27_XLXI_89_cntBytes_8_CYMUXG2_22419,
      IB => XLXI_27_XLXI_89_cntBytes_8_FASTCARRY_22420,
      SEL => XLXI_27_XLXI_89_cntBytes_8_CYAND_22421,
      O => XLXI_27_XLXI_89_cntBytes_8_CYMUXFAST_22422
    );
  XLXI_27_XLXI_89_cntBytes_8_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X19Y42"
    )
    port map (
      IA => XLXI_27_XLXI_89_cntBytes_8_CY0G_22417,
      IB => XLXI_27_XLXI_89_cntBytes_8_CYMUXF2_22418,
      SEL => XLXI_27_XLXI_89_cntBytes_8_CYSELG_22410,
      O => XLXI_27_XLXI_89_cntBytes_8_CYMUXG2_22419
    );
  XLXI_27_XLXI_89_cntBytes_8_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X19Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_cntBytes(9),
      O => XLXI_27_XLXI_89_cntBytes_8_CY0G_22417
    );
  XLXI_27_XLXI_89_cntBytes_8_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X19Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_Mcount_cntBytes_lut(9),
      O => XLXI_27_XLXI_89_cntBytes_8_CYSELG_22410
    );
  XLXI_27_XLXI_89_cntBytes_8_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_27_File_Source_Selected_12344,
      O => XLXI_27_XLXI_89_cntBytes_8_SRINV_22408
    );
  XLXI_27_XLXI_89_cntBytes_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_89_cntBytes_8_CLKINV_22407
    );
  XLXI_27_XLXI_89_cntBytes_8_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_cntBytes_not0002_0,
      O => XLXI_27_XLXI_89_cntBytes_8_CEINV_22406
    );
  XLXI_27_XLXI_89_Mcount_cntBytes_lut_9_Q : X_LUT4
    generic map(
      INIT => X"99AA",
      LOC => "SLICE_X19Y42"
    )
    port map (
      ADR0 => XLXI_27_XLXI_89_cntBytes(9),
      ADR1 => XLXI_27_XLXI_89_DoPUSH_0,
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_89_DoPOP_0,
      O => XLXI_27_XLXI_89_Mcount_cntBytes_lut(9)
    );
  XLXI_27_XLXI_89_cntBytes_10_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X19Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_cntBytes_10_XORF_22491,
      O => XLXI_27_XLXI_89_cntBytes_10_DXMUX_22493
    );
  XLXI_27_XLXI_89_cntBytes_10_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X19Y43"
    )
    port map (
      I0 => XLXI_27_XLXI_89_cntBytes_10_CYINIT_22490,
      I1 => XLXI_27_XLXI_89_Mcount_cntBytes_lut(10),
      O => XLXI_27_XLXI_89_cntBytes_10_XORF_22491
    );
  XLXI_27_XLXI_89_cntBytes_10_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X19Y43"
    )
    port map (
      IA => XLXI_27_XLXI_89_cntBytes_10_CY0F_22489,
      IB => XLXI_27_XLXI_89_cntBytes_10_CYINIT_22490,
      SEL => XLXI_27_XLXI_89_cntBytes_10_CYSELF_22482,
      O => XLXI_27_XLXI_89_Mcount_cntBytes_cy_10_Q
    );
  XLXI_27_XLXI_89_cntBytes_10_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X19Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_cntBytes_8_CYMUXFAST_22422,
      O => XLXI_27_XLXI_89_cntBytes_10_CYINIT_22490
    );
  XLXI_27_XLXI_89_cntBytes_10_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X19Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_cntBytes(10),
      O => XLXI_27_XLXI_89_cntBytes_10_CY0F_22489
    );
  XLXI_27_XLXI_89_cntBytes_10_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X19Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_Mcount_cntBytes_lut(10),
      O => XLXI_27_XLXI_89_cntBytes_10_CYSELF_22482
    );
  XLXI_27_XLXI_89_cntBytes_10_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X19Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_cntBytes_10_XORG_22473,
      O => XLXI_27_XLXI_89_cntBytes_10_DYMUX_22475
    );
  XLXI_27_XLXI_89_cntBytes_10_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X19Y43"
    )
    port map (
      I0 => XLXI_27_XLXI_89_Mcount_cntBytes_cy_10_Q,
      I1 => XLXI_27_XLXI_89_Mcount_cntBytes_lut(11),
      O => XLXI_27_XLXI_89_cntBytes_10_XORG_22473
    );
  XLXI_27_XLXI_89_cntBytes_10_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_27_File_Source_Selected_12344,
      O => XLXI_27_XLXI_89_cntBytes_10_SRINV_22465
    );
  XLXI_27_XLXI_89_cntBytes_10_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_89_cntBytes_10_CLKINV_22464
    );
  XLXI_27_XLXI_89_cntBytes_10_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_cntBytes_not0002_0,
      O => XLXI_27_XLXI_89_cntBytes_10_CEINV_22463
    );
  XLXI_27_XLXI_89_Mcount_cntBytes_lut_11_Q : X_LUT4
    generic map(
      INIT => X"21CC",
      LOC => "SLICE_X19Y43"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_Res_DO_CE_DInToggle_SR(1),
      ADR1 => XLXI_27_XLXI_89_cntBytes(11),
      ADR2 => XLXI_27_XLXI_90_Res_DO_CE_DInToggle_SR(0),
      ADR3 => XLXI_27_XLXI_89_DoPOP_0,
      O => XLXI_27_XLXI_89_Mcount_cntBytes_lut(11)
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X29Y15"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_1_CY0F_22527,
      IB => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_1_CYINIT_22528,
      SEL => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_1_CYSELF_22519,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy(0)
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X29Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_1_BXINV_22517,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_1_CYINIT_22528
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X29Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_232_8_0,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_1_CY0F_22527
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X29Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_lut(0),
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_1_CYSELF_22519
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_1_BXINV_22517
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X29Y15"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_1_CY0G_22514,
      IB => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy(0),
      SEL => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_1_CYSELG_22506,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_1_CYMUXG_22516
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X29Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_232(9),
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_1_CY0G_22514
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X29Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_lut(1),
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_1_CYSELG_22506
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X29Y15"
    )
    port map (
      ADR0 => XLXI_31_XLXN_232(9),
      ADR1 => XLXI_31_XLXI_25_Counter_B(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_lut(1)
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y16"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_3_CY0F_22563,
      IB => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_3_CY0F_22563,
      SEL => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_3_CYSELF_22555,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_3_CYMUXF2_22550
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_3_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X29Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_232_10_0,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_3_CY0F_22563
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X29Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_lut(2),
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_3_CYSELF_22555
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X29Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_1_CYMUXG_22516,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_3_FASTCARRY_22552
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X29Y16"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_3_CYSELG_22543,
      I1 => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_3_CYSELF_22555,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_3_CYAND_22553
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X29Y16"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_3_CYMUXG2_22551,
      IB => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_3_FASTCARRY_22552,
      SEL => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_3_CYAND_22553,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_3_CYMUXFAST_22554
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y16"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_3_CY0G_22549,
      IB => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_3_CYMUXF2_22550,
      SEL => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_3_CYSELG_22543,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_3_CYMUXG2_22551
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_3_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X29Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_232_11_0,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_3_CY0G_22549
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X29Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_lut(3),
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_3_CYSELG_22543
    );
  XLXI_27_XLXI_90_Res_Go_DInToggle_cmp_eq00001 : X_LUT4
    generic map(
      INIT => X"0F00",
      LOC => "SLICE_X22Y47"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_90_Res_Go_DIn_SR(0),
      ADR3 => XLXI_27_XLXI_90_Res_Go_DIn_SR(1),
      O => XLXI_27_XLXI_90_Res_Go_DInToggle_cmp_eq0000
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"AA59",
      LOC => "SLICE_X29Y16"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Counter_B(3),
      ADR1 => XLXI_31_XLXI_22_Mmux_Period_11_5_f6,
      ADR2 => XLXI_31_XLXN_371(3),
      ADR3 => XLXI_31_XLXI_22_Tone_3_519_13214,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_lut(3)
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y17"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_5_CY0F_22598,
      IB => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_5_CY0F_22598,
      SEL => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_5_CYSELF_22590,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_5_CYMUXF2_22585
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X29Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_232_12_0,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_5_CY0F_22598
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X29Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_lut(4),
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_5_CYSELF_22590
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X29Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_3_CYMUXFAST_22554,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_5_FASTCARRY_22587
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X29Y17"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_5_CYSELG_22578,
      I1 => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_5_CYSELF_22590,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_5_CYAND_22588
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X29Y17"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_5_CYMUXG2_22586,
      IB => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_5_FASTCARRY_22587,
      SEL => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_5_CYAND_22588,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_5_CYMUXFAST_22589
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y17"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_5_CY0G_22584,
      IB => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_5_CYMUXF2_22585,
      SEL => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_5_CYSELG_22578,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_5_CYMUXG2_22586
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X29Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_232_13_0,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_5_CY0G_22584
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X29Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_lut(5),
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_5_CYSELG_22578
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"728D",
      LOC => "SLICE_X29Y17"
    )
    port map (
      ADR0 => XLXI_31_XLXN_371(3),
      ADR1 => N80,
      ADR2 => XLXI_31_XLXI_22_Mmux_Period_13_5_f6,
      ADR3 => XLXI_31_XLXI_25_Counter_B(5),
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_lut(5)
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y18"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_7_CY0F_22633,
      IB => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_7_CY0F_22633,
      SEL => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_7_CYSELF_22625,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_7_CYMUXF2_22620
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X29Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_232_14_0,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_7_CY0F_22633
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X29Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_lut(6),
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_7_CYSELF_22625
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X29Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_5_CYMUXFAST_22589,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_7_FASTCARRY_22622
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X29Y18"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_7_CYSELG_22613,
      I1 => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_7_CYSELF_22625,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_7_CYAND_22623
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X29Y18"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_7_CYMUXG2_22621,
      IB => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_7_FASTCARRY_22622,
      SEL => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_7_CYAND_22623,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_7_CYMUXFAST_22624
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y18"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_7_CY0G_22619,
      IB => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_7_CYMUXF2_22620,
      SEL => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_7_CYSELG_22613,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_7_CYMUXG2_22621
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X29Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_232_15_0,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_7_CY0G_22619
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X29Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_lut(7),
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_7_CYSELG_22613
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"A959",
      LOC => "SLICE_X29Y18"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Counter_B(7),
      ADR1 => XLXI_31_XLXI_22_Mmux_Period_15_5_f6,
      ADR2 => XLXI_31_XLXN_371(3),
      ADR3 => N82,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_lut(7)
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_9_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y19"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_9_CY0F_22666,
      IB => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_9_CY0F_22666,
      SEL => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_9_CYSELF_22658,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_9_CYMUXF2_22653
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_9_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X29Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_232_16_0,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_9_CY0F_22666
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_9_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X29Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_lut(8),
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_9_CYSELF_22658
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_9_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X29Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_7_CYMUXFAST_22624,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_9_FASTCARRY_22655
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_9_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X29Y19"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_9_CYSELG_22644,
      I1 => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_9_CYSELF_22658,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_9_CYAND_22656
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_9_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X29Y19"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_9_CYMUXG2_22654,
      IB => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_9_FASTCARRY_22655,
      SEL => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_9_CYAND_22656,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_9_CYMUXFAST_22657
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_9_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y19"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_9_CY0G_22652,
      IB => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_9_CYMUXF2_22653,
      SEL => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_9_CYSELG_22644,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_9_CYMUXG2_22654
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_9_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X29Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_232(17),
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_9_CY0G_22652
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_9_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X29Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_lut(9),
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_9_CYSELG_22644
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X29Y19"
    )
    port map (
      ADR0 => XLXI_31_XLXN_232(17),
      ADR1 => XLXI_31_XLXI_25_Counter_B(9),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_lut(9)
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_11_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y20"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_11_CY0F_22697,
      IB => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_11_CY0F_22697,
      SEL => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_11_CYSELF_22688,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_11_CYMUXF2_22683
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_11_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X29Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_232(18),
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_11_CY0F_22697
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_11_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X29Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_lut(10),
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_11_CYSELF_22688
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_11_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X29Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_9_CYMUXFAST_22657,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_11_FASTCARRY_22685
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_11_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X29Y20"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_11_CYSELG_22674,
      I1 => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_11_CYSELF_22688,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_11_CYAND_22686
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_11_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X29Y20"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_11_CYMUXG2_22684,
      IB => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_11_FASTCARRY_22685,
      SEL => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_11_CYAND_22686,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_11_CYMUXFAST_22687
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_11_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y20"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_11_CY0G_22682,
      IB => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_11_CYMUXF2_22683,
      SEL => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_11_CYSELG_22674,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_11_CYMUXG2_22684
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_11_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X29Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_232(19),
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_11_CY0G_22682
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_11_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X29Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_lut(11),
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_11_CYSELG_22674
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_lut_11_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X29Y20"
    )
    port map (
      ADR0 => XLXI_31_XLXN_232(19),
      ADR1 => XLXI_31_XLXI_25_Counter_B(11),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_lut(11)
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_13_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y21"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_13_CY0F_22728,
      IB => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_13_CY0F_22728,
      SEL => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_13_CYSELF_22719,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_13_CYMUXF2_22714
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_13_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X29Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_232(20),
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_13_CY0F_22728
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_13_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X29Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_lut(12),
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_13_CYSELF_22719
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_13_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X29Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_11_CYMUXFAST_22687,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_13_FASTCARRY_22716
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_13_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X29Y21"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_13_CYSELG_22705,
      I1 => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_13_CYSELF_22719,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_13_CYAND_22717
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_13_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X29Y21"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_13_CYMUXG2_22715,
      IB => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_13_FASTCARRY_22716,
      SEL => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_13_CYAND_22717,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_13_CYMUXFAST_22718
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_13_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y21"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_13_CY0G_22713,
      IB => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_13_CYMUXF2_22714,
      SEL => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_13_CYSELG_22705,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_13_CYMUXG2_22715
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_13_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X29Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_232(21),
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_13_CY0G_22713
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_13_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X29Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_lut(13),
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_13_CYSELG_22705
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_lut_13_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X29Y21"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_XLXN_232(21),
      ADR2 => VCC,
      ADR3 => XLXI_31_XLXI_25_Counter_B(13),
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_lut(13)
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_15_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X29Y22"
    )
    port map (
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_15_LOGIC_ZERO_22743
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_15_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y22"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_15_LOGIC_ZERO_22743,
      IB => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_15_LOGIC_ZERO_22743,
      SEL => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_15_CYSELF_22749,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_15_CYMUXF2_22744
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_15_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X29Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_lut(14),
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_15_CYSELF_22749
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_15_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X29Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_13_CYMUXFAST_22718,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_15_FASTCARRY_22746
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_15_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X29Y22"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_15_CYSELG_22734,
      I1 => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_15_CYSELF_22749,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_15_CYAND_22747
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_15_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X29Y22"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_15_CYMUXG2_22745,
      IB => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_15_FASTCARRY_22746,
      SEL => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_15_CYAND_22747,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_15_CYMUXFAST_22748
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_15_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y22"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_15_LOGIC_ZERO_22743,
      IB => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_15_CYMUXF2_22744,
      SEL => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_15_CYSELG_22734,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_15_CYMUXG2_22745
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_15_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X29Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_lut(15),
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_15_CYSELG_22734
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_lut_15_1_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X29Y22"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_31_XLXI_25_Counter_B(15),
      ADR3 => VCC,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_lut(15)
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_17_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X29Y23"
    )
    port map (
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_17_LOGIC_ZERO_22773
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_17_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y23"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_17_LOGIC_ZERO_22773,
      IB => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_17_LOGIC_ZERO_22773,
      SEL => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_17_CYSELF_22779,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_17_CYMUXF2_22774
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_17_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X29Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_lut(16),
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_17_CYSELF_22779
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_17_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X29Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_15_CYMUXFAST_22748,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_17_FASTCARRY_22776
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_17_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X29Y23"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_17_CYSELG_22764,
      I1 => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_17_CYSELF_22779,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_17_CYAND_22777
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_17_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X29Y23"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_17_CYMUXG2_22775,
      IB => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_17_FASTCARRY_22776,
      SEL => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_17_CYAND_22777,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_17_CYMUXFAST_22778
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_17_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y23"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_17_LOGIC_ZERO_22773,
      IB => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_17_CYMUXF2_22774,
      SEL => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_17_CYSELG_22764,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_17_CYMUXG2_22775
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_17_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X29Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_lut(17),
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_17_CYSELG_22764
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_lut_17_1_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X29Y23"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_31_XLXI_25_Counter_B(17),
      ADR3 => VCC,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_lut(17)
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_19_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X29Y24"
    )
    port map (
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_19_LOGIC_ZERO_22803
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_19_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y24"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_19_LOGIC_ZERO_22803,
      IB => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_19_LOGIC_ZERO_22803,
      SEL => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_19_CYSELF_22809,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_19_CYMUXF2_22804
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_19_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X29Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_lut(18),
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_19_CYSELF_22809
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_19_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X29Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_17_CYMUXFAST_22778,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_19_FASTCARRY_22806
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_19_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X29Y24"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_19_CYSELG_22794,
      I1 => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_19_CYSELF_22809,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_19_CYAND_22807
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_19_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X29Y24"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_19_CYMUXG2_22805,
      IB => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_19_FASTCARRY_22806,
      SEL => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_19_CYAND_22807,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_19_CYMUXFAST_22808
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_19_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y24"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_19_LOGIC_ZERO_22803,
      IB => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_19_CYMUXF2_22804,
      SEL => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_19_CYSELG_22794,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_19_CYMUXG2_22805
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_19_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X29Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_lut(19),
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_19_CYSELG_22794
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_lut_19_1_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X29Y24"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_XLXI_25_Counter_B(19),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_lut(19)
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_21_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X29Y25"
    )
    port map (
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_21_LOGIC_ZERO_22833
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_21_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y25"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_21_LOGIC_ZERO_22833,
      IB => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_21_LOGIC_ZERO_22833,
      SEL => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_21_CYSELF_22839,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_21_CYMUXF2_22834
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_21_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X29Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_lut(20),
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_21_CYSELF_22839
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_21_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X29Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_19_CYMUXFAST_22808,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_21_FASTCARRY_22836
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_21_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X29Y25"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_21_CYSELG_22824,
      I1 => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_21_CYSELF_22839,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_21_CYAND_22837
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_21_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X29Y25"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_21_CYMUXG2_22835,
      IB => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_21_FASTCARRY_22836,
      SEL => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_21_CYAND_22837,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_21_CYMUXFAST_22838
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_21_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y25"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_21_LOGIC_ZERO_22833,
      IB => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_21_CYMUXF2_22834,
      SEL => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_21_CYSELG_22824,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_21_CYMUXG2_22835
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_21_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X29Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_lut(21),
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_21_CYSELG_22824
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_lut_21_1_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X29Y25"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_XLXI_25_Counter_B(21),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_lut(21)
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_23_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X29Y26"
    )
    port map (
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_23_LOGIC_ZERO_22863
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_23_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y26"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_23_LOGIC_ZERO_22863,
      IB => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_23_LOGIC_ZERO_22863,
      SEL => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_23_CYSELF_22869,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_23_CYMUXF2_22864
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_23_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X29Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_lut(22),
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_23_CYSELF_22869
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_23_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X29Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_21_CYMUXFAST_22838,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_23_FASTCARRY_22866
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_23_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X29Y26"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_23_CYSELG_22854,
      I1 => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_23_CYSELF_22869,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_23_CYAND_22867
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_23_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X29Y26"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_23_CYMUXG2_22865,
      IB => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_23_FASTCARRY_22866,
      SEL => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_23_CYAND_22867,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_23_CYMUXFAST_22868
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_23_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y26"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_23_LOGIC_ZERO_22863,
      IB => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_23_CYMUXF2_22864,
      SEL => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_23_CYSELG_22854,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_23_CYMUXG2_22865
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_23_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X29Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_lut(23),
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_23_CYSELG_22854
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_lut_23_1_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X29Y26"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_31_XLXI_25_Counter_B(23),
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_lut(23)
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_25_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X29Y27"
    )
    port map (
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_25_LOGIC_ZERO_22896
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_25_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y27"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_25_LOGIC_ZERO_22896,
      IB => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_25_LOGIC_ZERO_22896,
      SEL => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_25_CYSELF_22902,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_25_CYMUXF2_22897
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_25_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X29Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_lut(24),
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_25_CYSELF_22902
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_25_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X29Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_23_CYMUXFAST_22868,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_25_FASTCARRY_22899
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_25_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X29Y27"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_25_CYSELG_22889,
      I1 => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_25_CYSELF_22902,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_25_CYAND_22900
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_25_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X29Y27"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_25_CYMUXG2_22898,
      IB => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_25_FASTCARRY_22899,
      SEL => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_25_CYAND_22900,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_25_CYMUXFAST_22901
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_25_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y27"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_25_LOGIC_ZERO_22896,
      IB => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_25_CYMUXF2_22897,
      SEL => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_25_CYSELG_22889,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_25_CYMUXG2_22898
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_25_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X29Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_lut(25),
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_25_CYSELG_22889
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_lut_25_Q : X_LUT4
    generic map(
      INIT => X"0011",
      LOC => "SLICE_X29Y27"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Counter_B(28),
      ADR1 => XLXI_31_XLXI_25_Counter_B(30),
      ADR2 => VCC,
      ADR3 => XLXI_31_XLXI_25_Counter_B(29),
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_lut(25)
    );
  XLXI_31_XLXI_25_Next_8b_Sample_cmp_le0000_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X29Y28"
    )
    port map (
      IA => XLXI_31_XLXI_25_Next_8b_Sample_cmp_le0000_CY0F_22922,
      IB => XLXI_31_XLXI_25_Next_8b_Sample_cmp_le0000_CYINIT_22923,
      SEL => XLXI_31_XLXI_25_Next_8b_Sample_cmp_le0000_CYSELF_22913,
      O => XLXI_31_XLXI_25_Next_8b_Sample_cmp_le0000
    );
  XLXI_31_XLXI_25_Next_8b_Sample_cmp_le0000_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X29Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_cy_25_CYMUXFAST_22901,
      O => XLXI_31_XLXI_25_Next_8b_Sample_cmp_le0000_CYINIT_22923
    );
  XLXI_31_XLXI_25_Next_8b_Sample_cmp_le0000_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X29Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B(31),
      O => XLXI_31_XLXI_25_Next_8b_Sample_cmp_le0000_CY0F_22922
    );
  XLXI_31_XLXI_25_Next_8b_Sample_cmp_le0000_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X29Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_lut(26),
      O => XLXI_31_XLXI_25_Next_8b_Sample_cmp_le0000_CYSELF_22913
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_lut_26_1_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X29Y28"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Counter_B(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_lut(26)
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X35Y12"
    )
    port map (
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_0_LOGIC_ZERO_22940
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_0_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X35Y12"
    )
    port map (
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_0_LOGIC_ONE_22957
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_addsub0000_0_XORF_22958,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000(0)
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X35Y12"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Counter_B_addsub0000_0_CYINIT_22956,
      I1 => XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_lut(0),
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_0_XORF_22958
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X35Y12"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_B_addsub0000_0_LOGIC_ONE_22957,
      IB => XLXI_31_XLXI_25_Counter_B_addsub0000_0_CYINIT_22956,
      SEL => XLXI_31_XLXI_25_Counter_B_addsub0000_0_CYSELF_22947,
      O => XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_0_Q
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X35Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_addsub0000_0_BXINV_22945,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_0_CYINIT_22956
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_lut(0),
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_0_CYSELF_22947
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_0_BXINV_22945
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_addsub0000_0_XORG_22943,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000(1)
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X35Y12"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_0_Q,
      I1 => XLXI_31_XLXI_25_Counter_B_addsub0000_0_G,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_0_XORG_22943
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_addsub0000_0_CYMUXG_22942,
      O => XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_1_Q
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X35Y12"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_B_addsub0000_0_LOGIC_ZERO_22940,
      IB => XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_0_Q,
      SEL => XLXI_31_XLXI_25_Counter_B_addsub0000_0_CYSELG_22931,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_0_CYMUXG_22942
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X35Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_addsub0000_0_G,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_0_CYSELG_22931
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_2_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X35Y13"
    )
    port map (
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_2_LOGIC_ZERO_22976
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_addsub0000_2_XORF_22996,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000(2)
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X35Y13"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Counter_B_addsub0000_2_CYINIT_22995,
      I1 => XLXI_31_XLXI_25_Counter_B_addsub0000_2_F,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_2_XORF_22996
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X35Y13"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_B_addsub0000_2_LOGIC_ZERO_22976,
      IB => XLXI_31_XLXI_25_Counter_B_addsub0000_2_CYINIT_22995,
      SEL => XLXI_31_XLXI_25_Counter_B_addsub0000_2_CYSELF_22982,
      O => XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_2_Q
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y13"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_B_addsub0000_2_LOGIC_ZERO_22976,
      IB => XLXI_31_XLXI_25_Counter_B_addsub0000_2_LOGIC_ZERO_22976,
      SEL => XLXI_31_XLXI_25_Counter_B_addsub0000_2_CYSELF_22982,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_2_CYMUXF2_22977
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X35Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_1_Q,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_2_CYINIT_22995
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_addsub0000_2_F,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_2_CYSELF_22982
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_addsub0000_2_XORG_22984,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000(3)
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X35Y13"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_2_Q,
      I1 => XLXI_31_XLXI_25_Counter_B_addsub0000_2_G,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_2_XORG_22984
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_addsub0000_2_CYMUXFAST_22981,
      O => XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_3_Q
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X35Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_1_Q,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_2_FASTCARRY_22979
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X35Y13"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Counter_B_addsub0000_2_CYSELG_22967,
      I1 => XLXI_31_XLXI_25_Counter_B_addsub0000_2_CYSELF_22982,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_2_CYAND_22980
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X35Y13"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_B_addsub0000_2_CYMUXG2_22978,
      IB => XLXI_31_XLXI_25_Counter_B_addsub0000_2_FASTCARRY_22979,
      SEL => XLXI_31_XLXI_25_Counter_B_addsub0000_2_CYAND_22980,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_2_CYMUXFAST_22981
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y13"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_B_addsub0000_2_LOGIC_ZERO_22976,
      IB => XLXI_31_XLXI_25_Counter_B_addsub0000_2_CYMUXF2_22977,
      SEL => XLXI_31_XLXI_25_Counter_B_addsub0000_2_CYSELG_22967,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_2_CYMUXG2_22978
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X35Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_addsub0000_2_G,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_2_CYSELG_22967
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X35Y14"
    )
    port map (
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_4_LOGIC_ZERO_23014
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_addsub0000_4_XORF_23034,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000(4)
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X35Y14"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Counter_B_addsub0000_4_CYINIT_23033,
      I1 => XLXI_31_XLXI_25_Counter_B_addsub0000_4_F,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_4_XORF_23034
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X35Y14"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_B_addsub0000_4_LOGIC_ZERO_23014,
      IB => XLXI_31_XLXI_25_Counter_B_addsub0000_4_CYINIT_23033,
      SEL => XLXI_31_XLXI_25_Counter_B_addsub0000_4_CYSELF_23020,
      O => XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_4_Q
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y14"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_B_addsub0000_4_LOGIC_ZERO_23014,
      IB => XLXI_31_XLXI_25_Counter_B_addsub0000_4_LOGIC_ZERO_23014,
      SEL => XLXI_31_XLXI_25_Counter_B_addsub0000_4_CYSELF_23020,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_4_CYMUXF2_23015
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X35Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_3_Q,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_4_CYINIT_23033
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_addsub0000_4_F,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_4_CYSELF_23020
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_addsub0000_4_XORG_23022,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000(5)
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X35Y14"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_4_Q,
      I1 => XLXI_31_XLXI_25_Counter_B_addsub0000_4_G,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_4_XORG_23022
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_addsub0000_4_CYMUXFAST_23019,
      O => XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_5_Q
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X35Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_3_Q,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_4_FASTCARRY_23017
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X35Y14"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Counter_B_addsub0000_4_CYSELG_23005,
      I1 => XLXI_31_XLXI_25_Counter_B_addsub0000_4_CYSELF_23020,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_4_CYAND_23018
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X35Y14"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_B_addsub0000_4_CYMUXG2_23016,
      IB => XLXI_31_XLXI_25_Counter_B_addsub0000_4_FASTCARRY_23017,
      SEL => XLXI_31_XLXI_25_Counter_B_addsub0000_4_CYAND_23018,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_4_CYMUXFAST_23019
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y14"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_B_addsub0000_4_LOGIC_ZERO_23014,
      IB => XLXI_31_XLXI_25_Counter_B_addsub0000_4_CYMUXF2_23015,
      SEL => XLXI_31_XLXI_25_Counter_B_addsub0000_4_CYSELG_23005,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_4_CYMUXG2_23016
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X35Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_addsub0000_4_G,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_4_CYSELG_23005
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X35Y15"
    )
    port map (
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_6_LOGIC_ZERO_23052
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_addsub0000_6_XORF_23072,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000(6)
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X35Y15"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Counter_B_addsub0000_6_CYINIT_23071,
      I1 => XLXI_31_XLXI_25_Counter_B_addsub0000_6_F,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_6_XORF_23072
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X35Y15"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_B_addsub0000_6_LOGIC_ZERO_23052,
      IB => XLXI_31_XLXI_25_Counter_B_addsub0000_6_CYINIT_23071,
      SEL => XLXI_31_XLXI_25_Counter_B_addsub0000_6_CYSELF_23058,
      O => XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_6_Q
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y15"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_B_addsub0000_6_LOGIC_ZERO_23052,
      IB => XLXI_31_XLXI_25_Counter_B_addsub0000_6_LOGIC_ZERO_23052,
      SEL => XLXI_31_XLXI_25_Counter_B_addsub0000_6_CYSELF_23058,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_6_CYMUXF2_23053
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X35Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_5_Q,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_6_CYINIT_23071
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_addsub0000_6_F,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_6_CYSELF_23058
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_addsub0000_6_XORG_23060,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000(7)
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X35Y15"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_6_Q,
      I1 => XLXI_31_XLXI_25_Counter_B_addsub0000_6_G,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_6_XORG_23060
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_6_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_addsub0000_6_CYMUXFAST_23057,
      O => XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_7_Q
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X35Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_5_Q,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_6_FASTCARRY_23055
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X35Y15"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Counter_B_addsub0000_6_CYSELG_23043,
      I1 => XLXI_31_XLXI_25_Counter_B_addsub0000_6_CYSELF_23058,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_6_CYAND_23056
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X35Y15"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_B_addsub0000_6_CYMUXG2_23054,
      IB => XLXI_31_XLXI_25_Counter_B_addsub0000_6_FASTCARRY_23055,
      SEL => XLXI_31_XLXI_25_Counter_B_addsub0000_6_CYAND_23056,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_6_CYMUXFAST_23057
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y15"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_B_addsub0000_6_LOGIC_ZERO_23052,
      IB => XLXI_31_XLXI_25_Counter_B_addsub0000_6_CYMUXF2_23053,
      SEL => XLXI_31_XLXI_25_Counter_B_addsub0000_6_CYSELG_23043,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_6_CYMUXG2_23054
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X35Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_addsub0000_6_G,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_6_CYSELG_23043
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X35Y16"
    )
    port map (
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_8_LOGIC_ZERO_23090
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_addsub0000_8_XORF_23110,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000(8)
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X35Y16"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Counter_B_addsub0000_8_CYINIT_23109,
      I1 => XLXI_31_XLXI_25_Counter_B_addsub0000_8_F,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_8_XORF_23110
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X35Y16"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_B_addsub0000_8_LOGIC_ZERO_23090,
      IB => XLXI_31_XLXI_25_Counter_B_addsub0000_8_CYINIT_23109,
      SEL => XLXI_31_XLXI_25_Counter_B_addsub0000_8_CYSELF_23096,
      O => XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_8_Q
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_8_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y16"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_B_addsub0000_8_LOGIC_ZERO_23090,
      IB => XLXI_31_XLXI_25_Counter_B_addsub0000_8_LOGIC_ZERO_23090,
      SEL => XLXI_31_XLXI_25_Counter_B_addsub0000_8_CYSELF_23096,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_8_CYMUXF2_23091
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X35Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_7_Q,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_8_CYINIT_23109
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_addsub0000_8_F,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_8_CYSELF_23096
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_addsub0000_8_XORG_23098,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000(9)
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X35Y16"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_8_Q,
      I1 => XLXI_31_XLXI_25_Counter_B_addsub0000_8_G,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_8_XORG_23098
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_8_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_addsub0000_8_CYMUXFAST_23095,
      O => XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_9_Q
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_8_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X35Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_7_Q,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_8_FASTCARRY_23093
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_8_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X35Y16"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Counter_B_addsub0000_8_CYSELG_23081,
      I1 => XLXI_31_XLXI_25_Counter_B_addsub0000_8_CYSELF_23096,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_8_CYAND_23094
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_8_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X35Y16"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_B_addsub0000_8_CYMUXG2_23092,
      IB => XLXI_31_XLXI_25_Counter_B_addsub0000_8_FASTCARRY_23093,
      SEL => XLXI_31_XLXI_25_Counter_B_addsub0000_8_CYAND_23094,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_8_CYMUXFAST_23095
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_8_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y16"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_B_addsub0000_8_LOGIC_ZERO_23090,
      IB => XLXI_31_XLXI_25_Counter_B_addsub0000_8_CYMUXF2_23091,
      SEL => XLXI_31_XLXI_25_Counter_B_addsub0000_8_CYSELG_23081,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_8_CYMUXG2_23092
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_8_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X35Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_addsub0000_8_G,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_8_CYSELG_23081
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_10_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X35Y17"
    )
    port map (
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_10_LOGIC_ZERO_23128
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_10_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_addsub0000_10_XORF_23148,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000(10)
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_10_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X35Y17"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Counter_B_addsub0000_10_CYINIT_23147,
      I1 => XLXI_31_XLXI_25_Counter_B_addsub0000_10_F,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_10_XORF_23148
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_10_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X35Y17"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_B_addsub0000_10_LOGIC_ZERO_23128,
      IB => XLXI_31_XLXI_25_Counter_B_addsub0000_10_CYINIT_23147,
      SEL => XLXI_31_XLXI_25_Counter_B_addsub0000_10_CYSELF_23134,
      O => XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_10_Q
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_10_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y17"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_B_addsub0000_10_LOGIC_ZERO_23128,
      IB => XLXI_31_XLXI_25_Counter_B_addsub0000_10_LOGIC_ZERO_23128,
      SEL => XLXI_31_XLXI_25_Counter_B_addsub0000_10_CYSELF_23134,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_10_CYMUXF2_23129
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_10_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X35Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_9_Q,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_10_CYINIT_23147
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_10_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_addsub0000_10_F,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_10_CYSELF_23134
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_10_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_addsub0000_10_XORG_23136,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000(11)
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_10_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X35Y17"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_10_Q,
      I1 => XLXI_31_XLXI_25_Counter_B_addsub0000_10_G,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_10_XORG_23136
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_10_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_addsub0000_10_CYMUXFAST_23133,
      O => XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_11_Q
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_10_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X35Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_9_Q,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_10_FASTCARRY_23131
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_10_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X35Y17"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Counter_B_addsub0000_10_CYSELG_23119,
      I1 => XLXI_31_XLXI_25_Counter_B_addsub0000_10_CYSELF_23134,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_10_CYAND_23132
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_10_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X35Y17"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_B_addsub0000_10_CYMUXG2_23130,
      IB => XLXI_31_XLXI_25_Counter_B_addsub0000_10_FASTCARRY_23131,
      SEL => XLXI_31_XLXI_25_Counter_B_addsub0000_10_CYAND_23132,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_10_CYMUXFAST_23133
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_10_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y17"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_B_addsub0000_10_LOGIC_ZERO_23128,
      IB => XLXI_31_XLXI_25_Counter_B_addsub0000_10_CYMUXF2_23129,
      SEL => XLXI_31_XLXI_25_Counter_B_addsub0000_10_CYSELG_23119,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_10_CYMUXG2_23130
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_10_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X35Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_addsub0000_10_G,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_10_CYSELG_23119
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_12_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X35Y18"
    )
    port map (
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_12_LOGIC_ZERO_23166
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_12_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_addsub0000_12_XORF_23186,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000(12)
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_12_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X35Y18"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Counter_B_addsub0000_12_CYINIT_23185,
      I1 => XLXI_31_XLXI_25_Counter_B_addsub0000_12_F,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_12_XORF_23186
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_12_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X35Y18"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_B_addsub0000_12_LOGIC_ZERO_23166,
      IB => XLXI_31_XLXI_25_Counter_B_addsub0000_12_CYINIT_23185,
      SEL => XLXI_31_XLXI_25_Counter_B_addsub0000_12_CYSELF_23172,
      O => XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_12_Q
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_12_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y18"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_B_addsub0000_12_LOGIC_ZERO_23166,
      IB => XLXI_31_XLXI_25_Counter_B_addsub0000_12_LOGIC_ZERO_23166,
      SEL => XLXI_31_XLXI_25_Counter_B_addsub0000_12_CYSELF_23172,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_12_CYMUXF2_23167
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_12_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X35Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_11_Q,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_12_CYINIT_23185
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_12_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_addsub0000_12_F,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_12_CYSELF_23172
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_12_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_addsub0000_12_XORG_23174,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000(13)
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_12_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X35Y18"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_12_Q,
      I1 => XLXI_31_XLXI_25_Counter_B_addsub0000_12_G,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_12_XORG_23174
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_12_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_addsub0000_12_CYMUXFAST_23171,
      O => XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_13_Q
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_12_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X35Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_11_Q,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_12_FASTCARRY_23169
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_12_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X35Y18"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Counter_B_addsub0000_12_CYSELG_23157,
      I1 => XLXI_31_XLXI_25_Counter_B_addsub0000_12_CYSELF_23172,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_12_CYAND_23170
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_12_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X35Y18"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_B_addsub0000_12_CYMUXG2_23168,
      IB => XLXI_31_XLXI_25_Counter_B_addsub0000_12_FASTCARRY_23169,
      SEL => XLXI_31_XLXI_25_Counter_B_addsub0000_12_CYAND_23170,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_12_CYMUXFAST_23171
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_12_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y18"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_B_addsub0000_12_LOGIC_ZERO_23166,
      IB => XLXI_31_XLXI_25_Counter_B_addsub0000_12_CYMUXF2_23167,
      SEL => XLXI_31_XLXI_25_Counter_B_addsub0000_12_CYSELG_23157,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_12_CYMUXG2_23168
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_12_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X35Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_addsub0000_12_G,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_12_CYSELG_23157
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_14_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X35Y19"
    )
    port map (
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_14_LOGIC_ZERO_23204
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_14_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_addsub0000_14_XORF_23224,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000(14)
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_14_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X35Y19"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Counter_B_addsub0000_14_CYINIT_23223,
      I1 => XLXI_31_XLXI_25_Counter_B_addsub0000_14_F,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_14_XORF_23224
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_14_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X35Y19"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_B_addsub0000_14_LOGIC_ZERO_23204,
      IB => XLXI_31_XLXI_25_Counter_B_addsub0000_14_CYINIT_23223,
      SEL => XLXI_31_XLXI_25_Counter_B_addsub0000_14_CYSELF_23210,
      O => XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_14_Q
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_14_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y19"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_B_addsub0000_14_LOGIC_ZERO_23204,
      IB => XLXI_31_XLXI_25_Counter_B_addsub0000_14_LOGIC_ZERO_23204,
      SEL => XLXI_31_XLXI_25_Counter_B_addsub0000_14_CYSELF_23210,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_14_CYMUXF2_23205
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_14_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X35Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_13_Q,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_14_CYINIT_23223
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_14_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_addsub0000_14_F,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_14_CYSELF_23210
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_14_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_addsub0000_14_XORG_23212,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000(15)
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_14_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X35Y19"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_14_Q,
      I1 => XLXI_31_XLXI_25_Counter_B_addsub0000_14_G,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_14_XORG_23212
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_14_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_addsub0000_14_CYMUXFAST_23209,
      O => XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_15_Q
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_14_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X35Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_13_Q,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_14_FASTCARRY_23207
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_14_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X35Y19"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Counter_B_addsub0000_14_CYSELG_23195,
      I1 => XLXI_31_XLXI_25_Counter_B_addsub0000_14_CYSELF_23210,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_14_CYAND_23208
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_14_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X35Y19"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_B_addsub0000_14_CYMUXG2_23206,
      IB => XLXI_31_XLXI_25_Counter_B_addsub0000_14_FASTCARRY_23207,
      SEL => XLXI_31_XLXI_25_Counter_B_addsub0000_14_CYAND_23208,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_14_CYMUXFAST_23209
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_14_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y19"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_B_addsub0000_14_LOGIC_ZERO_23204,
      IB => XLXI_31_XLXI_25_Counter_B_addsub0000_14_CYMUXF2_23205,
      SEL => XLXI_31_XLXI_25_Counter_B_addsub0000_14_CYSELG_23195,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_14_CYMUXG2_23206
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_14_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X35Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_addsub0000_14_G,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_14_CYSELG_23195
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_16_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X35Y20"
    )
    port map (
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_16_LOGIC_ZERO_23242
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_16_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_addsub0000_16_XORF_23262,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000(16)
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_16_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X35Y20"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Counter_B_addsub0000_16_CYINIT_23261,
      I1 => XLXI_31_XLXI_25_Counter_B_addsub0000_16_F,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_16_XORF_23262
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_16_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X35Y20"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_B_addsub0000_16_LOGIC_ZERO_23242,
      IB => XLXI_31_XLXI_25_Counter_B_addsub0000_16_CYINIT_23261,
      SEL => XLXI_31_XLXI_25_Counter_B_addsub0000_16_CYSELF_23248,
      O => XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_16_Q
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_16_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y20"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_B_addsub0000_16_LOGIC_ZERO_23242,
      IB => XLXI_31_XLXI_25_Counter_B_addsub0000_16_LOGIC_ZERO_23242,
      SEL => XLXI_31_XLXI_25_Counter_B_addsub0000_16_CYSELF_23248,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_16_CYMUXF2_23243
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_16_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X35Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_15_Q,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_16_CYINIT_23261
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_16_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_addsub0000_16_F,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_16_CYSELF_23248
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_16_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_addsub0000_16_XORG_23250,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000(17)
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_16_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X35Y20"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_16_Q,
      I1 => XLXI_31_XLXI_25_Counter_B_addsub0000_16_G,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_16_XORG_23250
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_16_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_addsub0000_16_CYMUXFAST_23247,
      O => XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_17_Q
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_16_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X35Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_15_Q,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_16_FASTCARRY_23245
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_16_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X35Y20"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Counter_B_addsub0000_16_CYSELG_23233,
      I1 => XLXI_31_XLXI_25_Counter_B_addsub0000_16_CYSELF_23248,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_16_CYAND_23246
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_16_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X35Y20"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_B_addsub0000_16_CYMUXG2_23244,
      IB => XLXI_31_XLXI_25_Counter_B_addsub0000_16_FASTCARRY_23245,
      SEL => XLXI_31_XLXI_25_Counter_B_addsub0000_16_CYAND_23246,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_16_CYMUXFAST_23247
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_16_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y20"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_B_addsub0000_16_LOGIC_ZERO_23242,
      IB => XLXI_31_XLXI_25_Counter_B_addsub0000_16_CYMUXF2_23243,
      SEL => XLXI_31_XLXI_25_Counter_B_addsub0000_16_CYSELG_23233,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_16_CYMUXG2_23244
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_16_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X35Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_addsub0000_16_G,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_16_CYSELG_23233
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_18_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X35Y21"
    )
    port map (
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_18_LOGIC_ZERO_23280
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_18_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_addsub0000_18_XORF_23300,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000(18)
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_18_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X35Y21"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Counter_B_addsub0000_18_CYINIT_23299,
      I1 => XLXI_31_XLXI_25_Counter_B_addsub0000_18_F,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_18_XORF_23300
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_18_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X35Y21"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_B_addsub0000_18_LOGIC_ZERO_23280,
      IB => XLXI_31_XLXI_25_Counter_B_addsub0000_18_CYINIT_23299,
      SEL => XLXI_31_XLXI_25_Counter_B_addsub0000_18_CYSELF_23286,
      O => XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_18_Q
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_18_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y21"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_B_addsub0000_18_LOGIC_ZERO_23280,
      IB => XLXI_31_XLXI_25_Counter_B_addsub0000_18_LOGIC_ZERO_23280,
      SEL => XLXI_31_XLXI_25_Counter_B_addsub0000_18_CYSELF_23286,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_18_CYMUXF2_23281
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_18_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X35Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_17_Q,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_18_CYINIT_23299
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_18_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_addsub0000_18_F,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_18_CYSELF_23286
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_18_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_addsub0000_18_XORG_23288,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000(19)
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_18_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X35Y21"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_18_Q,
      I1 => XLXI_31_XLXI_25_Counter_B_addsub0000_18_G,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_18_XORG_23288
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_18_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_addsub0000_18_CYMUXFAST_23285,
      O => XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_19_Q
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_18_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X35Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_17_Q,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_18_FASTCARRY_23283
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_18_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X35Y21"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Counter_B_addsub0000_18_CYSELG_23271,
      I1 => XLXI_31_XLXI_25_Counter_B_addsub0000_18_CYSELF_23286,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_18_CYAND_23284
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_18_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X35Y21"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_B_addsub0000_18_CYMUXG2_23282,
      IB => XLXI_31_XLXI_25_Counter_B_addsub0000_18_FASTCARRY_23283,
      SEL => XLXI_31_XLXI_25_Counter_B_addsub0000_18_CYAND_23284,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_18_CYMUXFAST_23285
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_18_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y21"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_B_addsub0000_18_LOGIC_ZERO_23280,
      IB => XLXI_31_XLXI_25_Counter_B_addsub0000_18_CYMUXF2_23281,
      SEL => XLXI_31_XLXI_25_Counter_B_addsub0000_18_CYSELG_23271,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_18_CYMUXG2_23282
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_18_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X35Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_addsub0000_18_G,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_18_CYSELG_23271
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_20_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X35Y22"
    )
    port map (
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_20_LOGIC_ZERO_23318
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_20_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_addsub0000_20_XORF_23338,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000(20)
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_20_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X35Y22"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Counter_B_addsub0000_20_CYINIT_23337,
      I1 => XLXI_31_XLXI_25_Counter_B_addsub0000_20_F,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_20_XORF_23338
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_20_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X35Y22"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_B_addsub0000_20_LOGIC_ZERO_23318,
      IB => XLXI_31_XLXI_25_Counter_B_addsub0000_20_CYINIT_23337,
      SEL => XLXI_31_XLXI_25_Counter_B_addsub0000_20_CYSELF_23324,
      O => XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_20_Q
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_20_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y22"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_B_addsub0000_20_LOGIC_ZERO_23318,
      IB => XLXI_31_XLXI_25_Counter_B_addsub0000_20_LOGIC_ZERO_23318,
      SEL => XLXI_31_XLXI_25_Counter_B_addsub0000_20_CYSELF_23324,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_20_CYMUXF2_23319
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_20_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X35Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_19_Q,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_20_CYINIT_23337
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_20_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_addsub0000_20_F,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_20_CYSELF_23324
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_20_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_addsub0000_20_XORG_23326,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000(21)
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_20_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X35Y22"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_20_Q,
      I1 => XLXI_31_XLXI_25_Counter_B_addsub0000_20_G,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_20_XORG_23326
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_20_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_addsub0000_20_CYMUXFAST_23323,
      O => XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_21_Q
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_20_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X35Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_19_Q,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_20_FASTCARRY_23321
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_20_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X35Y22"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Counter_B_addsub0000_20_CYSELG_23309,
      I1 => XLXI_31_XLXI_25_Counter_B_addsub0000_20_CYSELF_23324,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_20_CYAND_23322
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_20_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X35Y22"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_B_addsub0000_20_CYMUXG2_23320,
      IB => XLXI_31_XLXI_25_Counter_B_addsub0000_20_FASTCARRY_23321,
      SEL => XLXI_31_XLXI_25_Counter_B_addsub0000_20_CYAND_23322,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_20_CYMUXFAST_23323
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_20_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y22"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_B_addsub0000_20_LOGIC_ZERO_23318,
      IB => XLXI_31_XLXI_25_Counter_B_addsub0000_20_CYMUXF2_23319,
      SEL => XLXI_31_XLXI_25_Counter_B_addsub0000_20_CYSELG_23309,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_20_CYMUXG2_23320
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_20_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X35Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_addsub0000_20_G,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_20_CYSELG_23309
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_22_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X35Y23"
    )
    port map (
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_22_LOGIC_ZERO_23356
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_22_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_addsub0000_22_XORF_23376,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000(22)
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_22_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X35Y23"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Counter_B_addsub0000_22_CYINIT_23375,
      I1 => XLXI_31_XLXI_25_Counter_B_addsub0000_22_F,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_22_XORF_23376
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_22_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X35Y23"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_B_addsub0000_22_LOGIC_ZERO_23356,
      IB => XLXI_31_XLXI_25_Counter_B_addsub0000_22_CYINIT_23375,
      SEL => XLXI_31_XLXI_25_Counter_B_addsub0000_22_CYSELF_23362,
      O => XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_22_Q
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_22_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y23"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_B_addsub0000_22_LOGIC_ZERO_23356,
      IB => XLXI_31_XLXI_25_Counter_B_addsub0000_22_LOGIC_ZERO_23356,
      SEL => XLXI_31_XLXI_25_Counter_B_addsub0000_22_CYSELF_23362,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_22_CYMUXF2_23357
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_22_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X35Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_21_Q,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_22_CYINIT_23375
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_22_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_addsub0000_22_F,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_22_CYSELF_23362
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_22_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_addsub0000_22_XORG_23364,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000(23)
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_22_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X35Y23"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_22_Q,
      I1 => XLXI_31_XLXI_25_Counter_B_addsub0000_22_G,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_22_XORG_23364
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_22_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_addsub0000_22_CYMUXFAST_23361,
      O => XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_23_Q
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_22_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X35Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_21_Q,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_22_FASTCARRY_23359
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_22_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X35Y23"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Counter_B_addsub0000_22_CYSELG_23347,
      I1 => XLXI_31_XLXI_25_Counter_B_addsub0000_22_CYSELF_23362,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_22_CYAND_23360
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_22_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X35Y23"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_B_addsub0000_22_CYMUXG2_23358,
      IB => XLXI_31_XLXI_25_Counter_B_addsub0000_22_FASTCARRY_23359,
      SEL => XLXI_31_XLXI_25_Counter_B_addsub0000_22_CYAND_23360,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_22_CYMUXFAST_23361
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_22_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y23"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_B_addsub0000_22_LOGIC_ZERO_23356,
      IB => XLXI_31_XLXI_25_Counter_B_addsub0000_22_CYMUXF2_23357,
      SEL => XLXI_31_XLXI_25_Counter_B_addsub0000_22_CYSELG_23347,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_22_CYMUXG2_23358
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_22_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X35Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_addsub0000_22_G,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_22_CYSELG_23347
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_24_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X35Y24"
    )
    port map (
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_24_LOGIC_ZERO_23394
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_24_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_addsub0000_24_XORF_23414,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000(24)
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_24_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X35Y24"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Counter_B_addsub0000_24_CYINIT_23413,
      I1 => XLXI_31_XLXI_25_Counter_B_addsub0000_24_F,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_24_XORF_23414
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_24_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X35Y24"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_B_addsub0000_24_LOGIC_ZERO_23394,
      IB => XLXI_31_XLXI_25_Counter_B_addsub0000_24_CYINIT_23413,
      SEL => XLXI_31_XLXI_25_Counter_B_addsub0000_24_CYSELF_23400,
      O => XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_24_Q
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_24_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y24"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_B_addsub0000_24_LOGIC_ZERO_23394,
      IB => XLXI_31_XLXI_25_Counter_B_addsub0000_24_LOGIC_ZERO_23394,
      SEL => XLXI_31_XLXI_25_Counter_B_addsub0000_24_CYSELF_23400,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_24_CYMUXF2_23395
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_24_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X35Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_23_Q,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_24_CYINIT_23413
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_24_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_addsub0000_24_F,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_24_CYSELF_23400
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_24_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_addsub0000_24_XORG_23402,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000(25)
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_24_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X35Y24"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_24_Q,
      I1 => XLXI_31_XLXI_25_Counter_B_addsub0000_24_G,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_24_XORG_23402
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_24_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_addsub0000_24_CYMUXFAST_23399,
      O => XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_25_Q
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_24_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X35Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_23_Q,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_24_FASTCARRY_23397
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_24_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X35Y24"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Counter_B_addsub0000_24_CYSELG_23385,
      I1 => XLXI_31_XLXI_25_Counter_B_addsub0000_24_CYSELF_23400,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_24_CYAND_23398
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_24_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X35Y24"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_B_addsub0000_24_CYMUXG2_23396,
      IB => XLXI_31_XLXI_25_Counter_B_addsub0000_24_FASTCARRY_23397,
      SEL => XLXI_31_XLXI_25_Counter_B_addsub0000_24_CYAND_23398,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_24_CYMUXFAST_23399
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_24_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y24"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_B_addsub0000_24_LOGIC_ZERO_23394,
      IB => XLXI_31_XLXI_25_Counter_B_addsub0000_24_CYMUXF2_23395,
      SEL => XLXI_31_XLXI_25_Counter_B_addsub0000_24_CYSELG_23385,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_24_CYMUXG2_23396
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_24_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X35Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_addsub0000_24_G,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_24_CYSELG_23385
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_26_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X35Y25"
    )
    port map (
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_26_LOGIC_ZERO_23432
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_26_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_addsub0000_26_XORF_23452,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000(26)
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_26_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X35Y25"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Counter_B_addsub0000_26_CYINIT_23451,
      I1 => XLXI_31_XLXI_25_Counter_B_addsub0000_26_F,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_26_XORF_23452
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_26_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X35Y25"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_B_addsub0000_26_LOGIC_ZERO_23432,
      IB => XLXI_31_XLXI_25_Counter_B_addsub0000_26_CYINIT_23451,
      SEL => XLXI_31_XLXI_25_Counter_B_addsub0000_26_CYSELF_23438,
      O => XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_26_Q
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_26_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y25"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_B_addsub0000_26_LOGIC_ZERO_23432,
      IB => XLXI_31_XLXI_25_Counter_B_addsub0000_26_LOGIC_ZERO_23432,
      SEL => XLXI_31_XLXI_25_Counter_B_addsub0000_26_CYSELF_23438,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_26_CYMUXF2_23433
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_26_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X35Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_25_Q,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_26_CYINIT_23451
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_26_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_addsub0000_26_F,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_26_CYSELF_23438
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_26_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_addsub0000_26_XORG_23440,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000(27)
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_26_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X35Y25"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_26_Q,
      I1 => XLXI_31_XLXI_25_Counter_B_addsub0000_26_G,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_26_XORG_23440
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_26_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_addsub0000_26_CYMUXFAST_23437,
      O => XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_27_Q
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_26_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X35Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_25_Q,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_26_FASTCARRY_23435
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_26_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X35Y25"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Counter_B_addsub0000_26_CYSELG_23423,
      I1 => XLXI_31_XLXI_25_Counter_B_addsub0000_26_CYSELF_23438,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_26_CYAND_23436
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_26_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X35Y25"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_B_addsub0000_26_CYMUXG2_23434,
      IB => XLXI_31_XLXI_25_Counter_B_addsub0000_26_FASTCARRY_23435,
      SEL => XLXI_31_XLXI_25_Counter_B_addsub0000_26_CYAND_23436,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_26_CYMUXFAST_23437
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_26_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y25"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_B_addsub0000_26_LOGIC_ZERO_23432,
      IB => XLXI_31_XLXI_25_Counter_B_addsub0000_26_CYMUXF2_23433,
      SEL => XLXI_31_XLXI_25_Counter_B_addsub0000_26_CYSELG_23423,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_26_CYMUXG2_23434
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_26_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X35Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_addsub0000_26_G,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_26_CYSELG_23423
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_28_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X35Y26"
    )
    port map (
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_28_LOGIC_ZERO_23470
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_28_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_addsub0000_28_XORF_23490,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000(28)
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_28_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X35Y26"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Counter_B_addsub0000_28_CYINIT_23489,
      I1 => XLXI_31_XLXI_25_Counter_B_addsub0000_28_F,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_28_XORF_23490
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_28_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X35Y26"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_B_addsub0000_28_LOGIC_ZERO_23470,
      IB => XLXI_31_XLXI_25_Counter_B_addsub0000_28_CYINIT_23489,
      SEL => XLXI_31_XLXI_25_Counter_B_addsub0000_28_CYSELF_23476,
      O => XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_28_Q
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_28_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y26"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_B_addsub0000_28_LOGIC_ZERO_23470,
      IB => XLXI_31_XLXI_25_Counter_B_addsub0000_28_LOGIC_ZERO_23470,
      SEL => XLXI_31_XLXI_25_Counter_B_addsub0000_28_CYSELF_23476,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_28_CYMUXF2_23471
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_28_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X35Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_27_Q,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_28_CYINIT_23489
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_28_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_addsub0000_28_F,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_28_CYSELF_23476
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_28_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_addsub0000_28_XORG_23478,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000(29)
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_28_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X35Y26"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_28_Q,
      I1 => XLXI_31_XLXI_25_Counter_B_addsub0000_28_G,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_28_XORG_23478
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_28_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X35Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_27_Q,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_28_FASTCARRY_23473
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_28_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X35Y26"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Counter_B_addsub0000_28_CYSELG_23461,
      I1 => XLXI_31_XLXI_25_Counter_B_addsub0000_28_CYSELF_23476,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_28_CYAND_23474
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_28_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X35Y26"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_B_addsub0000_28_CYMUXG2_23472,
      IB => XLXI_31_XLXI_25_Counter_B_addsub0000_28_FASTCARRY_23473,
      SEL => XLXI_31_XLXI_25_Counter_B_addsub0000_28_CYAND_23474,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_28_CYMUXFAST_23475
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_28_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y26"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_B_addsub0000_28_LOGIC_ZERO_23470,
      IB => XLXI_31_XLXI_25_Counter_B_addsub0000_28_CYMUXF2_23471,
      SEL => XLXI_31_XLXI_25_Counter_B_addsub0000_28_CYSELG_23461,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_28_CYMUXG2_23472
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_28_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X35Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_addsub0000_28_G,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_28_CYSELG_23461
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_30_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X35Y27"
    )
    port map (
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_30_LOGIC_ZERO_23520
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_30_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_addsub0000_30_XORF_23521,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000(30)
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_30_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X35Y27"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Counter_B_addsub0000_30_CYINIT_23519,
      I1 => XLXI_31_XLXI_25_Counter_B_addsub0000_30_F,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_30_XORF_23521
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_30_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X35Y27"
    )
    port map (
      IA => XLXI_31_XLXI_25_Counter_B_addsub0000_30_LOGIC_ZERO_23520,
      IB => XLXI_31_XLXI_25_Counter_B_addsub0000_30_CYINIT_23519,
      SEL => XLXI_31_XLXI_25_Counter_B_addsub0000_30_CYSELF_23510,
      O => XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_30_Q
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_30_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X35Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_addsub0000_28_CYMUXFAST_23475,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_30_CYINIT_23519
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_30_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_addsub0000_30_F,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_30_CYSELF_23510
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_30_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_addsub0000_30_XORG_23507,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000(31)
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_30_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X35Y27"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_cy_30_Q,
      I1 => XLXI_31_XLXI_25_Counter_B_31_rt_23504,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_30_XORG_23507
    );
  XLXI_31_XLXI_25_Counter_B_31_rt : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X35Y27"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Counter_B(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_XLXI_25_Counter_B_31_rt_23504
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X27Y13"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_1_CY0F_23553,
      IB => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_1_CYINIT_23554,
      SEL => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_1_CYSELF_23545,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_0_Q
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X27Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_1_BXINV_23543,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_1_CYINIT_23554
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X27Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_232_4_0,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_1_CY0F_23553
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_lut(0),
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_1_CYSELF_23545
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_1_BXINV_23543
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X27Y13"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_1_CY0G_23540,
      IB => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_0_Q,
      SEL => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_1_CYSELG_23534,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_1_CYMUXG_23542
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X27Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_232_5_0,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_1_CY0G_23540
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_lut(1),
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_1_CYSELG_23534
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"F04B",
      LOC => "SLICE_X27Y13"
    )
    port map (
      ADR0 => XLXI_31_XLXN_371(3),
      ADR1 => XLXI_31_XLXI_22_Mmux_Period_5_5_f6,
      ADR2 => XLXI_31_XLXI_25_Counter_A(1),
      ADR3 => XLXI_31_XLXI_22_Tone_3_1019_13325,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_lut(1)
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y14"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_3_CY0F_23589,
      IB => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_3_CY0F_23589,
      SEL => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_3_CYSELF_23581,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_3_CYMUXF2_23576
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_3_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X27Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_232_6_0,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_3_CY0F_23589
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_lut(2),
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_3_CYSELF_23581
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X27Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_1_CYMUXG_23542,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_3_FASTCARRY_23578
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X27Y14"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_3_CYSELG_23569,
      I1 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_3_CYSELF_23581,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_3_CYAND_23579
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X27Y14"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_3_CYMUXG2_23577,
      IB => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_3_FASTCARRY_23578,
      SEL => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_3_CYAND_23579,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_3_CYMUXFAST_23580
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y14"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_3_CY0G_23575,
      IB => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_3_CYMUXF2_23576,
      SEL => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_3_CYSELG_23569,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_3_CYMUXG2_23577
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_3_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X27Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_232_7_0,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_3_CY0G_23575
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_lut(3),
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_3_CYSELG_23569
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"99A5",
      LOC => "SLICE_X27Y14"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Counter_A(3),
      ADR1 => N102,
      ADR2 => XLXI_31_XLXI_22_Mmux_Period_7_5_f6,
      ADR3 => XLXI_31_XLXN_371(3),
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_lut(3)
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y15"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_5_CY0F_23622,
      IB => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_5_CY0F_23622,
      SEL => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_5_CYSELF_23614,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_5_CYMUXF2_23609
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X27Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_232_8_0,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_5_CY0F_23622
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_lut(4),
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_5_CYSELF_23614
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X27Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_3_CYMUXFAST_23580,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_5_FASTCARRY_23611
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X27Y15"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_5_CYSELG_23600,
      I1 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_5_CYSELF_23614,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_5_CYAND_23612
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X27Y15"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_5_CYMUXG2_23610,
      IB => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_5_FASTCARRY_23611,
      SEL => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_5_CYAND_23612,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_5_CYMUXFAST_23613
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y15"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_5_CY0G_23608,
      IB => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_5_CYMUXF2_23609,
      SEL => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_5_CYSELG_23600,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_5_CYMUXG2_23610
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X27Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_232(9),
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_5_CY0G_23608
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_lut(5),
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_5_CYSELG_23600
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X27Y15"
    )
    port map (
      ADR0 => XLXI_31_XLXN_232(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_31_XLXI_25_Counter_A(5),
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_lut(5)
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y16"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_7_CY0F_23657,
      IB => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_7_CY0F_23657,
      SEL => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_7_CYSELF_23649,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_7_CYMUXF2_23644
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X27Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_232_10_0,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_7_CY0F_23657
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_lut(6),
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_7_CYSELF_23649
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X27Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_5_CYMUXFAST_23613,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_7_FASTCARRY_23646
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X27Y16"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_7_CYSELG_23637,
      I1 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_7_CYSELF_23649,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_7_CYAND_23647
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X27Y16"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_7_CYMUXG2_23645,
      IB => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_7_FASTCARRY_23646,
      SEL => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_7_CYAND_23647,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_7_CYMUXFAST_23648
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y16"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_7_CY0G_23643,
      IB => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_7_CYMUXF2_23644,
      SEL => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_7_CYSELG_23637,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_7_CYMUXG2_23645
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X27Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_232_11_0,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_7_CY0G_23643
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_lut(7),
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_7_CYSELG_23637
    );
  XLXI_27_XLXI_90_adrSec_mux0004_8_SW0 : X_LUT4
    generic map(
      INIT => X"AAB8",
      LOC => "SLICE_X53Y45"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrClus0(8),
      ADR1 => XLXI_27_XLXI_90_State(15),
      ADR2 => XLXI_27_XLXI_90_adrFAT(8),
      ADR3 => XLXI_27_XLXI_90_State(11),
      O => XLXI_27_N250
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"F04B",
      LOC => "SLICE_X27Y16"
    )
    port map (
      ADR0 => XLXI_31_XLXN_371(3),
      ADR1 => XLXI_31_XLXI_22_Mmux_Period_11_5_f6,
      ADR2 => XLXI_31_XLXI_25_Counter_A(7),
      ADR3 => XLXI_31_XLXI_22_Tone_3_519_13214,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_lut(7)
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_9_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y17"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_9_CY0F_23692,
      IB => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_9_CY0F_23692,
      SEL => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_9_CYSELF_23684,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_9_CYMUXF2_23679
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_9_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X27Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_232_12_0,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_9_CY0F_23692
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_9_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_lut(8),
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_9_CYSELF_23684
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_9_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X27Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_7_CYMUXFAST_23648,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_9_FASTCARRY_23681
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_9_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X27Y17"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_9_CYSELG_23672,
      I1 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_9_CYSELF_23684,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_9_CYAND_23682
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_9_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X27Y17"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_9_CYMUXG2_23680,
      IB => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_9_FASTCARRY_23681,
      SEL => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_9_CYAND_23682,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_9_CYMUXFAST_23683
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_9_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y17"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_9_CY0G_23678,
      IB => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_9_CYMUXF2_23679,
      SEL => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_9_CYSELG_23672,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_9_CYMUXG2_23680
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_9_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X27Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_232_13_0,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_9_CY0G_23678
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_9_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_lut(9),
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_9_CYSELG_23672
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"6A59",
      LOC => "SLICE_X27Y17"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Counter_A(9),
      ADR1 => XLXI_31_XLXN_371(3),
      ADR2 => N80,
      ADR3 => XLXI_31_XLXI_22_Mmux_Period_13_5_f6,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_lut(9)
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_11_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y18"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_11_CY0F_23727,
      IB => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_11_CY0F_23727,
      SEL => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_11_CYSELF_23719,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_11_CYMUXF2_23714
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_11_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X27Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_232_14_0,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_11_CY0F_23727
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_11_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_lut(10),
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_11_CYSELF_23719
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_11_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X27Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_9_CYMUXFAST_23683,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_11_FASTCARRY_23716
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_11_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X27Y18"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_11_CYSELG_23707,
      I1 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_11_CYSELF_23719,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_11_CYAND_23717
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_11_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X27Y18"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_11_CYMUXG2_23715,
      IB => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_11_FASTCARRY_23716,
      SEL => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_11_CYAND_23717,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_11_CYMUXFAST_23718
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_11_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y18"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_11_CY0G_23713,
      IB => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_11_CYMUXF2_23714,
      SEL => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_11_CYSELG_23707,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_11_CYMUXG2_23715
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_11_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X27Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_232_15_0,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_11_CY0G_23713
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_11_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_lut(11),
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_11_CYSELG_23707
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_lut_11_Q : X_LUT4
    generic map(
      INIT => X"D287",
      LOC => "SLICE_X27Y18"
    )
    port map (
      ADR0 => XLXI_31_XLXN_371(3),
      ADR1 => N82,
      ADR2 => XLXI_31_XLXI_25_Counter_A(11),
      ADR3 => XLXI_31_XLXI_22_Mmux_Period_15_5_f6,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_lut(11)
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_13_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y19"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_13_CY0F_23760,
      IB => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_13_CY0F_23760,
      SEL => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_13_CYSELF_23752,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_13_CYMUXF2_23747
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_13_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X27Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_232_16_0,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_13_CY0F_23760
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_13_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_lut(12),
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_13_CYSELF_23752
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_13_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X27Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_11_CYMUXFAST_23718,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_13_FASTCARRY_23749
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_13_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X27Y19"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_13_CYSELG_23738,
      I1 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_13_CYSELF_23752,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_13_CYAND_23750
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_13_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X27Y19"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_13_CYMUXG2_23748,
      IB => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_13_FASTCARRY_23749,
      SEL => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_13_CYAND_23750,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_13_CYMUXFAST_23751
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_13_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y19"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_13_CY0G_23746,
      IB => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_13_CYMUXF2_23747,
      SEL => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_13_CYSELG_23738,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_13_CYMUXG2_23748
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_13_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X27Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_232(17),
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_13_CY0G_23746
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_13_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_lut(13),
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_13_CYSELG_23738
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_lut_13_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X27Y19"
    )
    port map (
      ADR0 => XLXI_31_XLXN_232(17),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_31_XLXI_25_Counter_A(13),
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_lut(13)
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_15_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y20"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_15_CY0F_23791,
      IB => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_15_CY0F_23791,
      SEL => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_15_CYSELF_23782,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_15_CYMUXF2_23777
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_15_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X27Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_232(18),
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_15_CY0F_23791
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_15_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_lut(14),
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_15_CYSELF_23782
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_15_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X27Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_13_CYMUXFAST_23751,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_15_FASTCARRY_23779
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_15_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X27Y20"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_15_CYSELG_23768,
      I1 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_15_CYSELF_23782,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_15_CYAND_23780
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_15_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X27Y20"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_15_CYMUXG2_23778,
      IB => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_15_FASTCARRY_23779,
      SEL => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_15_CYAND_23780,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_15_CYMUXFAST_23781
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_15_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y20"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_15_CY0G_23776,
      IB => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_15_CYMUXF2_23777,
      SEL => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_15_CYSELG_23768,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_15_CYMUXG2_23778
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_15_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X27Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_232(19),
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_15_CY0G_23776
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_15_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_lut(15),
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_15_CYSELG_23768
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_lut_15_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X27Y20"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Counter_A(15),
      ADR1 => XLXI_31_XLXN_232(19),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_lut(15)
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_17_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y21"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_17_CY0F_23822,
      IB => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_17_CY0F_23822,
      SEL => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_17_CYSELF_23813,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_17_CYMUXF2_23808
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_17_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X27Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_232(20),
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_17_CY0F_23822
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_17_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_lut(16),
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_17_CYSELF_23813
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_17_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X27Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_15_CYMUXFAST_23781,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_17_FASTCARRY_23810
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_17_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X27Y21"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_17_CYSELG_23799,
      I1 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_17_CYSELF_23813,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_17_CYAND_23811
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_17_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X27Y21"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_17_CYMUXG2_23809,
      IB => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_17_FASTCARRY_23810,
      SEL => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_17_CYAND_23811,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_17_CYMUXFAST_23812
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_17_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y21"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_17_CY0G_23807,
      IB => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_17_CYMUXF2_23808,
      SEL => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_17_CYSELG_23799,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_17_CYMUXG2_23809
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_17_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X27Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_232(21),
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_17_CY0G_23807
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_17_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_lut(17),
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_17_CYSELG_23799
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_lut_17_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X27Y21"
    )
    port map (
      ADR0 => XLXI_31_XLXN_232(21),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_31_XLXI_25_Counter_A(17),
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_lut(17)
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_19_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X27Y22"
    )
    port map (
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_19_LOGIC_ZERO_23837
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_19_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y22"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_19_LOGIC_ZERO_23837,
      IB => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_19_LOGIC_ZERO_23837,
      SEL => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_19_CYSELF_23843,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_19_CYMUXF2_23838
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_19_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_lut(18),
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_19_CYSELF_23843
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_19_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X27Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_17_CYMUXFAST_23812,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_19_FASTCARRY_23840
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_19_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X27Y22"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_19_CYSELG_23828,
      I1 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_19_CYSELF_23843,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_19_CYAND_23841
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_19_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X27Y22"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_19_CYMUXG2_23839,
      IB => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_19_FASTCARRY_23840,
      SEL => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_19_CYAND_23841,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_19_CYMUXFAST_23842
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_19_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y22"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_19_LOGIC_ZERO_23837,
      IB => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_19_CYMUXF2_23838,
      SEL => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_19_CYSELG_23828,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_19_CYMUXG2_23839
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_19_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_lut(19),
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_19_CYSELG_23828
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_lut_19_1_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X27Y22"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_31_XLXI_25_Counter_A(19),
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_lut(19)
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_21_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X27Y23"
    )
    port map (
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_21_LOGIC_ZERO_23867
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_21_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y23"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_21_LOGIC_ZERO_23867,
      IB => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_21_LOGIC_ZERO_23867,
      SEL => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_21_CYSELF_23873,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_21_CYMUXF2_23868
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_21_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_lut(20),
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_21_CYSELF_23873
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_21_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X27Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_19_CYMUXFAST_23842,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_21_FASTCARRY_23870
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_21_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X27Y23"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_21_CYSELG_23858,
      I1 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_21_CYSELF_23873,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_21_CYAND_23871
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_21_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X27Y23"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_21_CYMUXG2_23869,
      IB => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_21_FASTCARRY_23870,
      SEL => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_21_CYAND_23871,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_21_CYMUXFAST_23872
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_21_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y23"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_21_LOGIC_ZERO_23867,
      IB => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_21_CYMUXF2_23868,
      SEL => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_21_CYSELG_23858,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_21_CYMUXG2_23869
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_21_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_lut(21),
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_21_CYSELG_23858
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_lut_21_1_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X27Y23"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_31_XLXI_25_Counter_A(21),
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_lut(21)
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_23_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X27Y24"
    )
    port map (
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_23_LOGIC_ZERO_23897
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_23_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y24"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_23_LOGIC_ZERO_23897,
      IB => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_23_LOGIC_ZERO_23897,
      SEL => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_23_CYSELF_23903,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_23_CYMUXF2_23898
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_23_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_lut(22),
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_23_CYSELF_23903
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_23_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X27Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_21_CYMUXFAST_23872,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_23_FASTCARRY_23900
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_23_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X27Y24"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_23_CYSELG_23888,
      I1 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_23_CYSELF_23903,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_23_CYAND_23901
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_23_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X27Y24"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_23_CYMUXG2_23899,
      IB => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_23_FASTCARRY_23900,
      SEL => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_23_CYAND_23901,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_23_CYMUXFAST_23902
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_23_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y24"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_23_LOGIC_ZERO_23897,
      IB => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_23_CYMUXF2_23898,
      SEL => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_23_CYSELG_23888,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_23_CYMUXG2_23899
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_23_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_lut(23),
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_23_CYSELG_23888
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_lut_23_1_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X27Y24"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_31_XLXI_25_Counter_A(23),
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_lut(23)
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_25_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X27Y25"
    )
    port map (
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_25_LOGIC_ZERO_23927
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_25_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y25"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_25_LOGIC_ZERO_23927,
      IB => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_25_LOGIC_ZERO_23927,
      SEL => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_25_CYSELF_23933,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_25_CYMUXF2_23928
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_25_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_lut(24),
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_25_CYSELF_23933
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_25_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X27Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_23_CYMUXFAST_23902,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_25_FASTCARRY_23930
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_25_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X27Y25"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_25_CYSELG_23918,
      I1 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_25_CYSELF_23933,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_25_CYAND_23931
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_25_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X27Y25"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_25_CYMUXG2_23929,
      IB => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_25_FASTCARRY_23930,
      SEL => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_25_CYAND_23931,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_25_CYMUXFAST_23932
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_25_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y25"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_25_LOGIC_ZERO_23927,
      IB => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_25_CYMUXF2_23928,
      SEL => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_25_CYSELG_23918,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_25_CYMUXG2_23929
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_25_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_lut(25),
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_25_CYSELG_23918
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_lut_25_1_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X27Y25"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_31_XLXI_25_Counter_A(25),
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_lut(25)
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_27_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X27Y26"
    )
    port map (
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_27_LOGIC_ZERO_23957
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_27_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y26"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_27_LOGIC_ZERO_23957,
      IB => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_27_LOGIC_ZERO_23957,
      SEL => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_27_CYSELF_23963,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_27_CYMUXF2_23958
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_27_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_lut(26),
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_27_CYSELF_23963
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_27_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X27Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_25_CYMUXFAST_23932,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_27_FASTCARRY_23960
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_27_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X27Y26"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_27_CYSELG_23948,
      I1 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_27_CYSELF_23963,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_27_CYAND_23961
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_27_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X27Y26"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_27_CYMUXG2_23959,
      IB => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_27_FASTCARRY_23960,
      SEL => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_27_CYAND_23961,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_27_CYMUXFAST_23962
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_27_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y26"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_27_LOGIC_ZERO_23957,
      IB => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_27_CYMUXF2_23958,
      SEL => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_27_CYSELG_23948,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_27_CYMUXG2_23959
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_27_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_lut(27),
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_27_CYSELG_23948
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_lut_27_1_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X27Y26"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Counter_A(27),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_lut(27)
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X27Y27"
    )
    port map (
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_LOGIC_ZERO_24003
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y27"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_LOGIC_ZERO_24003,
      IB => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_LOGIC_ZERO_24003,
      SEL => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_CYSELF_23995,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_CYMUXF2_23990
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_lut(28),
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_CYSELF_23995
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_CYMUXFAST_23994,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_Q
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X27Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_27_CYMUXFAST_23962,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_FASTCARRY_23992
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X27Y27"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_CYSELG_23980,
      I1 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_CYSELF_23995,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_CYAND_23993
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X27Y27"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_CYMUXG2_23991,
      IB => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_FASTCARRY_23992,
      SEL => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_CYAND_23993,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_CYMUXFAST_23994
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y27"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_CY0G_23989,
      IB => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_CYMUXF2_23990,
      SEL => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_CYSELG_23980,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_CYMUXG2_23991
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X27Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A(31),
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_CY0G_23989
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_lut(29),
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_CYSELG_23980
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_lut_29_1_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X27Y27"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_XLXI_25_Counter_A(31),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_lut(29)
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X26Y13"
    )
    port map (
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_1_LOGIC_ZERO_24021
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X26Y13"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_1_LOGIC_ZERO_24021,
      IB => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_1_CYINIT_24032,
      SEL => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_1_CYSELF_24026,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_0_Q
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X26Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_1_BXINV_24024,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_1_CYINIT_24032
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X26Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_lut(0),
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_1_CYSELF_24026
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_1_BXINV_24024
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X26Y13"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_1_LOGIC_ZERO_24021,
      IB => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_0_Q,
      SEL => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_1_CYSELG_24015,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_1_CYMUXG_24023
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X26Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_lut(1),
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_1_CYSELG_24015
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"8241",
      LOC => "SLICE_X26Y13"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Last_Period(3),
      ADR1 => XLXI_31_XLXI_25_Last_Period(2),
      ADR2 => XLXI_31_XLXN_232(2),
      ADR3 => XLXI_31_XLXN_232_3_0,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_lut(1)
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_3_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X26Y14"
    )
    port map (
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_3_LOGIC_ZERO_24050
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X26Y14"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_3_LOGIC_ZERO_24050,
      IB => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_3_LOGIC_ZERO_24050,
      SEL => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_3_CYSELF_24056,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_3_CYMUXF2_24051
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X26Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_lut(2),
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_3_CYSELF_24056
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X26Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_1_CYMUXG_24023,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_3_FASTCARRY_24053
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X26Y14"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_3_CYSELG_24044,
      I1 => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_3_CYSELF_24056,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_3_CYAND_24054
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X26Y14"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_3_CYMUXG2_24052,
      IB => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_3_FASTCARRY_24053,
      SEL => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_3_CYAND_24054,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_3_CYMUXFAST_24055
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X26Y14"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_3_LOGIC_ZERO_24050,
      IB => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_3_CYMUXF2_24051,
      SEL => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_3_CYSELG_24044,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_3_CYMUXG2_24052
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X26Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_lut(3),
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_3_CYSELG_24044
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"9009",
      LOC => "SLICE_X26Y14"
    )
    port map (
      ADR0 => XLXI_31_XLXN_232_6_0,
      ADR1 => XLXI_31_XLXI_25_Last_Period(6),
      ADR2 => XLXI_31_XLXN_232_7_0,
      ADR3 => XLXI_31_XLXI_25_Last_Period(7),
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_lut(3)
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_5_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X26Y15"
    )
    port map (
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_5_LOGIC_ZERO_24080
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X26Y15"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_5_LOGIC_ZERO_24080,
      IB => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_5_LOGIC_ZERO_24080,
      SEL => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_5_CYSELF_24086,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_5_CYMUXF2_24081
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X26Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_lut(4),
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_5_CYSELF_24086
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X26Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_3_CYMUXFAST_24055,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_5_FASTCARRY_24083
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X26Y15"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_5_CYSELG_24074,
      I1 => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_5_CYSELF_24086,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_5_CYAND_24084
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X26Y15"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_5_CYMUXG2_24082,
      IB => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_5_FASTCARRY_24083,
      SEL => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_5_CYAND_24084,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_5_CYMUXFAST_24085
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X26Y15"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_5_LOGIC_ZERO_24080,
      IB => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_5_CYMUXF2_24081,
      SEL => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_5_CYSELG_24074,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_5_CYMUXG2_24082
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X26Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_lut(5),
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_5_CYSELG_24074
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"8421",
      LOC => "SLICE_X26Y15"
    )
    port map (
      ADR0 => XLXI_31_XLXN_232_10_0,
      ADR1 => XLXI_31_XLXN_232_11_0,
      ADR2 => XLXI_31_XLXI_25_Last_Period(10),
      ADR3 => XLXI_31_XLXI_25_Last_Period(11),
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_lut(5)
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_7_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X26Y16"
    )
    port map (
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_7_LOGIC_ZERO_24110
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X26Y16"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_7_LOGIC_ZERO_24110,
      IB => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_7_LOGIC_ZERO_24110,
      SEL => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_7_CYSELF_24116,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_7_CYMUXF2_24111
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X26Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_lut(6),
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_7_CYSELF_24116
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X26Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_5_CYMUXFAST_24085,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_7_FASTCARRY_24113
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X26Y16"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_7_CYSELG_24104,
      I1 => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_7_CYSELF_24116,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_7_CYAND_24114
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X26Y16"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_7_CYMUXG2_24112,
      IB => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_7_FASTCARRY_24113,
      SEL => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_7_CYAND_24114,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_7_CYMUXFAST_24115
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X26Y16"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_7_LOGIC_ZERO_24110,
      IB => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_7_CYMUXF2_24111,
      SEL => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_7_CYSELG_24104,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_7_CYMUXG2_24112
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X26Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_lut(7),
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_7_CYSELG_24104
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"8241",
      LOC => "SLICE_X26Y16"
    )
    port map (
      ADR0 => XLXI_31_XLXN_232_14_0,
      ADR1 => XLXI_31_XLXI_25_Last_Period(15),
      ADR2 => XLXI_31_XLXN_232_15_0,
      ADR3 => XLXI_31_XLXI_25_Last_Period(14),
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_lut(7)
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_9_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X26Y17"
    )
    port map (
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_9_LOGIC_ZERO_24140
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_9_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X26Y17"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_9_LOGIC_ZERO_24140,
      IB => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_9_LOGIC_ZERO_24140,
      SEL => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_9_CYSELF_24146,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_9_CYMUXF2_24141
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_9_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X26Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_lut(8),
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_9_CYSELF_24146
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_9_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X26Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_7_CYMUXFAST_24115,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_9_FASTCARRY_24143
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_9_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X26Y17"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_9_CYSELG_24134,
      I1 => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_9_CYSELF_24146,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_9_CYAND_24144
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_9_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X26Y17"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_9_CYMUXG2_24142,
      IB => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_9_FASTCARRY_24143,
      SEL => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_9_CYAND_24144,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_9_CYMUXFAST_24145
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_9_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X26Y17"
    )
    port map (
      IA => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_9_LOGIC_ZERO_24140,
      IB => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_9_CYMUXF2_24141,
      SEL => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_9_CYSELG_24134,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_9_CYMUXG2_24142
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_9_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X26Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_lut(9),
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_9_CYSELG_24134
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"8241",
      LOC => "SLICE_X26Y17"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Last_Period(19),
      ADR1 => XLXI_31_XLXI_25_Last_Period(18),
      ADR2 => XLXI_31_XLXN_232(18),
      ADR3 => XLXI_31_XLXN_232(19),
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_lut(9)
    );
  XLXI_31_XLXI_25_Next_8b_Sample_and0001_wg_cy_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X25Y14"
    )
    port map (
      O => XLXI_31_XLXI_25_Next_8b_Sample_and0001_wg_cy_1_LOGIC_ZERO_24169
    );
  XLXI_31_XLXI_25_Next_8b_Sample_and0001_wg_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X25Y14"
    )
    port map (
      IA => XLXI_31_XLXI_25_Next_8b_Sample_and0001_wg_cy_1_LOGIC_ZERO_24169,
      IB => XLXI_31_XLXI_25_Next_8b_Sample_and0001_wg_cy_1_CYINIT_24181,
      SEL => XLXI_31_XLXI_25_Next_8b_Sample_and0001_wg_cy_1_CYSELF_24174,
      O => XLXI_31_XLXI_25_Next_8b_Sample_and0001_wg_cy(0)
    );
  XLXI_31_XLXI_25_Next_8b_Sample_and0001_wg_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X25Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Next_8b_Sample_and0001_wg_cy_1_BXINV_24172,
      O => XLXI_31_XLXI_25_Next_8b_Sample_and0001_wg_cy_1_CYINIT_24181
    );
  XLXI_31_XLXI_25_Next_8b_Sample_and0001_wg_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Next_8b_Sample_and0001_wg_lut(0),
      O => XLXI_31_XLXI_25_Next_8b_Sample_and0001_wg_cy_1_CYSELF_24174
    );
  XLXI_31_XLXI_25_Next_8b_Sample_and0001_wg_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => XLXI_31_XLXI_25_Next_8b_Sample_and0001_wg_cy_1_BXINV_24172
    );
  XLXI_31_XLXI_25_Next_8b_Sample_and0001_wg_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X25Y14"
    )
    port map (
      IA => XLXI_31_XLXI_25_Next_8b_Sample_and0001_wg_cy_1_LOGIC_ZERO_24169,
      IB => XLXI_31_XLXI_25_Next_8b_Sample_and0001_wg_cy(0),
      SEL => XLXI_31_XLXI_25_Next_8b_Sample_and0001_wg_cy_1_CYSELG_24163,
      O => XLXI_31_XLXI_25_Next_8b_Sample_and0001_wg_cy_1_CYMUXG_24171
    );
  XLXI_31_XLXI_25_Next_8b_Sample_and0001_wg_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Next_8b_Sample_and0001_wg_lut(1),
      O => XLXI_31_XLXI_25_Next_8b_Sample_and0001_wg_cy_1_CYSELG_24163
    );
  XLXI_31_XLXI_25_Next_8b_Sample_and0001_wg_lut_1_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X25Y14"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Last_Period(8),
      ADR1 => XLXI_31_XLXI_25_Last_Period(10),
      ADR2 => XLXI_31_XLXI_25_Last_Period(6),
      ADR3 => XLXI_31_XLXI_25_Last_Period(2),
      O => XLXI_31_XLXI_25_Next_8b_Sample_and0001_wg_lut(1)
    );
  XLXI_31_XLXI_25_Next_8b_Sample_and00011_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X25Y15"
    )
    port map (
      O => XLXI_31_XLXI_25_Next_8b_Sample_and00011_LOGIC_ZERO_24199
    );
  XLXI_31_XLXI_25_Next_8b_Sample_and00011_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y15"
    )
    port map (
      IA => XLXI_31_XLXI_25_Next_8b_Sample_and00011_LOGIC_ZERO_24199,
      IB => XLXI_31_XLXI_25_Next_8b_Sample_and00011_LOGIC_ZERO_24199,
      SEL => XLXI_31_XLXI_25_Next_8b_Sample_and00011_CYSELF_24205,
      O => XLXI_31_XLXI_25_Next_8b_Sample_and00011_CYMUXF2_24200
    );
  XLXI_31_XLXI_25_Next_8b_Sample_and00011_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Next_8b_Sample_and0001_wg_lut(2),
      O => XLXI_31_XLXI_25_Next_8b_Sample_and00011_CYSELF_24205
    );
  XLXI_31_XLXI_25_Next_8b_Sample_and00011_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Next_8b_Sample_and00011_CYMUXFAST_24204,
      O => XLXI_31_XLXI_25_Next_8b_Sample_and00011
    );
  XLXI_31_XLXI_25_Next_8b_Sample_and00011_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X25Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Next_8b_Sample_and0001_wg_cy_1_CYMUXG_24171,
      O => XLXI_31_XLXI_25_Next_8b_Sample_and00011_FASTCARRY_24202
    );
  XLXI_31_XLXI_25_Next_8b_Sample_and00011_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X25Y15"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Next_8b_Sample_and00011_CYSELG_24193,
      I1 => XLXI_31_XLXI_25_Next_8b_Sample_and00011_CYSELF_24205,
      O => XLXI_31_XLXI_25_Next_8b_Sample_and00011_CYAND_24203
    );
  XLXI_31_XLXI_25_Next_8b_Sample_and00011_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X25Y15"
    )
    port map (
      IA => XLXI_31_XLXI_25_Next_8b_Sample_and00011_CYMUXG2_24201,
      IB => XLXI_31_XLXI_25_Next_8b_Sample_and00011_FASTCARRY_24202,
      SEL => XLXI_31_XLXI_25_Next_8b_Sample_and00011_CYAND_24203,
      O => XLXI_31_XLXI_25_Next_8b_Sample_and00011_CYMUXFAST_24204
    );
  XLXI_31_XLXI_25_Next_8b_Sample_and00011_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y15"
    )
    port map (
      IA => XLXI_31_XLXI_25_Next_8b_Sample_and00011_LOGIC_ZERO_24199,
      IB => XLXI_31_XLXI_25_Next_8b_Sample_and00011_CYMUXF2_24200,
      SEL => XLXI_31_XLXI_25_Next_8b_Sample_and00011_CYSELG_24193,
      O => XLXI_31_XLXI_25_Next_8b_Sample_and00011_CYMUXG2_24201
    );
  XLXI_31_XLXI_25_Next_8b_Sample_and00011_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Next_8b_Sample_and0001_wg_lut(3),
      O => XLXI_31_XLXI_25_Next_8b_Sample_and00011_CYSELG_24193
    );
  XLXI_31_XLXI_25_Next_8b_Sample_and0001_wg_lut_3_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X25Y15"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Last_Period(0),
      ADR1 => XLXI_31_XLXI_25_Last_Period(12),
      ADR2 => XLXI_31_XLXI_25_Last_Period(16),
      ADR3 => XLXI_31_XLXI_25_Last_Period(14),
      O => XLXI_31_XLXI_25_Next_8b_Sample_and0001_wg_lut(3)
    );
  XLXI_27_XLXI_86_XLXI_1_RET_mux0001_10_11_wg_cy_1_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X37Y71"
    )
    port map (
      O => XLXI_27_XLXI_86_XLXI_1_RET_mux0001_10_11_wg_cy_1_LOGIC_ONE_24227
    );
  XLXI_27_XLXI_86_XLXI_1_RET_mux0001_10_11_wg_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X37Y71"
    )
    port map (
      IA => XLXI_27_XLXI_86_XLXI_1_RET_mux0001_10_11_wg_cy_1_LOGIC_ONE_24227,
      IB => XLXI_27_XLXI_86_XLXI_1_RET_mux0001_10_11_wg_cy_1_CYINIT_24240,
      SEL => XLXI_27_XLXI_86_XLXI_1_RET_mux0001_10_11_wg_cy_1_CYSELF_24232,
      O => XLXI_27_XLXI_86_XLXI_1_RET_mux0001_10_11_wg_cy_0_Q
    );
  XLXI_27_XLXI_86_XLXI_1_RET_mux0001_10_11_wg_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X37Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_RET_mux0001_10_11_wg_cy_1_BXINV_24230,
      O => XLXI_27_XLXI_86_XLXI_1_RET_mux0001_10_11_wg_cy_1_CYINIT_24240
    );
  XLXI_27_XLXI_86_XLXI_1_RET_mux0001_10_11_wg_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X37Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_RET_mux0001_10_11_wg_lut_0_Q_24231,
      O => XLXI_27_XLXI_86_XLXI_1_RET_mux0001_10_11_wg_cy_1_CYSELF_24232
    );
  XLXI_27_XLXI_86_XLXI_1_RET_mux0001_10_11_wg_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => XLXI_27_XLXI_86_XLXI_1_RET_mux0001_10_11_wg_cy_1_BXINV_24230
    );
  XLXI_27_XLXI_86_XLXI_1_RET_mux0001_10_11_wg_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X37Y71"
    )
    port map (
      IA => XLXI_27_XLXI_86_XLXI_1_RET_mux0001_10_11_wg_cy_1_LOGIC_ONE_24227,
      IB => XLXI_27_XLXI_86_XLXI_1_RET_mux0001_10_11_wg_cy_0_Q,
      SEL => XLXI_27_XLXI_86_XLXI_1_RET_mux0001_10_11_wg_cy_1_CYSELG_24221,
      O => XLXI_27_XLXI_86_XLXI_1_RET_mux0001_10_11_wg_cy_1_CYMUXG_24229
    );
  XLXI_27_XLXI_86_XLXI_1_RET_mux0001_10_11_wg_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X37Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_RET_mux0001_10_11_wg_lut_1_Q_24220,
      O => XLXI_27_XLXI_86_XLXI_1_RET_mux0001_10_11_wg_cy_1_CYSELG_24221
    );
  XLXI_27_XLXI_86_XLXI_1_RET_mux0001_10_11_wg_lut_1_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X37Y71"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_State(1),
      ADR1 => XLXI_27_XLXI_86_XLXI_1_State(13),
      ADR2 => XLXI_27_XLXI_86_XLXI_1_State(16),
      ADR3 => XLXI_27_XLXI_86_XLXI_1_State(19),
      O => XLXI_27_XLXI_86_XLXI_1_RET_mux0001_10_11_wg_lut_1_Q_24220
    );
  XLXI_27_XLXI_86_XLXI_1_RET_mux0001_10_11_wg_cy_3_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X37Y72"
    )
    port map (
      O => XLXI_27_XLXI_86_XLXI_1_RET_mux0001_10_11_wg_cy_3_LOGIC_ONE_24258
    );
  XLXI_27_XLXI_86_XLXI_1_RET_mux0001_10_11_wg_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y72"
    )
    port map (
      IA => XLXI_27_XLXI_86_XLXI_1_RET_mux0001_10_11_wg_cy_3_LOGIC_ONE_24258,
      IB => XLXI_27_XLXI_86_XLXI_1_RET_mux0001_10_11_wg_cy_3_LOGIC_ONE_24258,
      SEL => XLXI_27_XLXI_86_XLXI_1_RET_mux0001_10_11_wg_cy_3_CYSELF_24264,
      O => XLXI_27_XLXI_86_XLXI_1_RET_mux0001_10_11_wg_cy_3_CYMUXF2_24259
    );
  XLXI_27_XLXI_86_XLXI_1_RET_mux0001_10_11_wg_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X37Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_RET_mux0001_10_11_wg_lut_2_Q_24265,
      O => XLXI_27_XLXI_86_XLXI_1_RET_mux0001_10_11_wg_cy_3_CYSELF_24264
    );
  XLXI_27_XLXI_86_XLXI_1_RET_mux0001_10_11_wg_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X37Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_RET_mux0001_10_11_wg_cy_1_CYMUXG_24229,
      O => XLXI_27_XLXI_86_XLXI_1_RET_mux0001_10_11_wg_cy_3_FASTCARRY_24261
    );
  XLXI_27_XLXI_86_XLXI_1_RET_mux0001_10_11_wg_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X37Y72"
    )
    port map (
      I0 => XLXI_27_XLXI_86_XLXI_1_RET_mux0001_10_11_wg_cy_3_CYSELG_24252,
      I1 => XLXI_27_XLXI_86_XLXI_1_RET_mux0001_10_11_wg_cy_3_CYSELF_24264,
      O => XLXI_27_XLXI_86_XLXI_1_RET_mux0001_10_11_wg_cy_3_CYAND_24262
    );
  XLXI_27_XLXI_86_XLXI_1_RET_mux0001_10_11_wg_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X37Y72"
    )
    port map (
      IA => XLXI_27_XLXI_86_XLXI_1_RET_mux0001_10_11_wg_cy_3_CYMUXG2_24260,
      IB => XLXI_27_XLXI_86_XLXI_1_RET_mux0001_10_11_wg_cy_3_FASTCARRY_24261,
      SEL => XLXI_27_XLXI_86_XLXI_1_RET_mux0001_10_11_wg_cy_3_CYAND_24262,
      O => XLXI_27_XLXI_86_XLXI_1_RET_mux0001_10_11_wg_cy_3_CYMUXFAST_24263
    );
  XLXI_27_XLXI_86_XLXI_1_RET_mux0001_10_11_wg_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y72"
    )
    port map (
      IA => XLXI_27_XLXI_86_XLXI_1_RET_mux0001_10_11_wg_cy_3_LOGIC_ONE_24258,
      IB => XLXI_27_XLXI_86_XLXI_1_RET_mux0001_10_11_wg_cy_3_CYMUXF2_24259,
      SEL => XLXI_27_XLXI_86_XLXI_1_RET_mux0001_10_11_wg_cy_3_CYSELG_24252,
      O => XLXI_27_XLXI_86_XLXI_1_RET_mux0001_10_11_wg_cy_3_CYMUXG2_24260
    );
  XLXI_27_XLXI_86_XLXI_1_RET_mux0001_10_11_wg_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X37Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_RET_mux0001_10_11_wg_lut_3_Q_24251,
      O => XLXI_27_XLXI_86_XLXI_1_RET_mux0001_10_11_wg_cy_3_CYSELG_24252
    );
  XLXI_27_XLXI_86_XLXI_1_RET_mux0001_10_11_wg_lut_3_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X37Y72"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_State(6),
      ADR1 => XLXI_27_XLXI_86_XLXI_1_State(7),
      ADR2 => XLXI_27_XLXI_86_XLXI_1_State(18),
      ADR3 => XLXI_27_XLXI_86_XLXI_1_State(10),
      O => XLXI_27_XLXI_86_XLXI_1_RET_mux0001_10_11_wg_lut_3_Q_24251
    );
  XLXI_27_XLXI_86_XLXN_57_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X37Y73"
    )
    port map (
      O => XLXI_27_XLXI_86_XLXN_57_LOGIC_ONE_24297
    );
  XLXI_27_XLXI_86_XLXN_57_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X37Y73"
    )
    port map (
      IA => XLXI_27_XLXI_86_XLXN_57_LOGIC_ONE_24297,
      IB => XLXI_27_XLXI_86_XLXN_57_CYINIT_24296,
      SEL => XLXI_27_XLXI_86_XLXN_57_CYSELF_24290,
      O => XLXI_27_XLXI_86_XLXI_1_N0
    );
  XLXI_27_XLXI_86_XLXN_57_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X37Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_RET_mux0001_10_11_wg_cy_3_CYMUXFAST_24263,
      O => XLXI_27_XLXI_86_XLXN_57_CYINIT_24296
    );
  XLXI_27_XLXI_86_XLXN_57_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X37Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_RET_mux0001_10_11_wg_lut_4_Q_24289,
      O => XLXI_27_XLXI_86_XLXN_57_CYSELF_24290
    );
  XLXI_27_XLXI_86_XLXN_57_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXN_57,
      O => XLXI_27_XLXI_86_XLXN_57_0
    );
  XLXI_27_XLXI_86_XLXI_1_RxAbort_or00001 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X37Y73"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_State(18),
      ADR1 => XLXI_27_XLXI_86_XLXI_1_State(8),
      ADR2 => XLXI_27_XLXI_86_XLXI_1_State(15),
      ADR3 => XLXI_27_XLXI_86_XLXI_1_State(17),
      O => XLXI_27_XLXI_86_XLXN_57
    );
  XLXI_31_XLXI_28_Current_Oct_Num_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_0_XORF_24344,
      O => XLXI_31_XLXI_28_Current_Oct_Num_0_DXMUX_24346
    );
  XLXI_31_XLXI_28_Current_Oct_Num_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X27Y45"
    )
    port map (
      I0 => XLXI_31_XLXI_28_Current_Oct_Num_0_CYINIT_24343,
      I1 => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(0),
      O => XLXI_31_XLXI_28_Current_Oct_Num_0_XORF_24344
    );
  XLXI_31_XLXI_28_Current_Oct_Num_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X27Y45"
    )
    port map (
      IA => XLXI_31_XLXI_28_Current_Oct_Num_0_CY0F_24342,
      IB => XLXI_31_XLXI_28_Current_Oct_Num_0_CYINIT_24343,
      SEL => XLXI_31_XLXI_28_Current_Oct_Num_0_CYSELF_24334,
      O => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_0_Q
    );
  XLXI_31_XLXI_28_Current_Oct_Num_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X27Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_not0003_inv_0,
      O => XLXI_31_XLXI_28_Current_Oct_Num_0_CYINIT_24343
    );
  XLXI_31_XLXI_28_Current_Oct_Num_0_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X27Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num(0),
      O => XLXI_31_XLXI_28_Current_Oct_Num_0_CY0F_24342
    );
  XLXI_31_XLXI_28_Current_Oct_Num_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(0),
      O => XLXI_31_XLXI_28_Current_Oct_Num_0_CYSELF_24334
    );
  XLXI_31_XLXI_28_Current_Oct_Num_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_0_XORG_24324,
      O => XLXI_31_XLXI_28_Current_Oct_Num_0_DYMUX_24326
    );
  XLXI_31_XLXI_28_Current_Oct_Num_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X27Y45"
    )
    port map (
      I0 => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_0_Q,
      I1 => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(1),
      O => XLXI_31_XLXI_28_Current_Oct_Num_0_XORG_24324
    );
  XLXI_31_XLXI_28_Current_Oct_Num_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_0_CYMUXG_24323,
      O => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_1_Q
    );
  XLXI_31_XLXI_28_Current_Oct_Num_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X27Y45"
    )
    port map (
      IA => XLXI_31_XLXI_28_Current_Oct_Num_0_CY0G_24321,
      IB => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_0_Q,
      SEL => XLXI_31_XLXI_28_Current_Oct_Num_0_CYSELG_24313,
      O => XLXI_31_XLXI_28_Current_Oct_Num_0_CYMUXG_24323
    );
  XLXI_31_XLXI_28_Current_Oct_Num_0_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X27Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num(1),
      O => XLXI_31_XLXI_28_Current_Oct_Num_0_CY0G_24321
    );
  XLXI_31_XLXI_28_Current_Oct_Num_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(1),
      O => XLXI_31_XLXI_28_Current_Oct_Num_0_CYSELG_24313
    );
  XLXI_31_XLXI_28_Current_Oct_Num_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => Reset_IBUF_13398,
      O => XLXI_31_XLXI_28_Current_Oct_Num_0_SRINV_24311
    );
  XLXI_31_XLXI_28_Current_Oct_Num_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_28_Current_Oct_Num_0_CLKINV_24310
    );
  XLXI_31_XLXI_28_Current_Oct_Num_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_not0002_0,
      O => XLXI_31_XLXI_28_Current_Oct_Num_0_CEINV_24309
    );
  XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut_1_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X27Y45"
    )
    port map (
      ADR0 => XLXI_31_XLXI_28_Current_Oct_Num_not0003_inv_0,
      ADR1 => XLXI_31_XLXI_28_Current_Oct_Num(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(1)
    );
  XLXI_31_XLXI_28_Current_Oct_Num_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_2_XORF_24401,
      O => XLXI_31_XLXI_28_Current_Oct_Num_2_DXMUX_24403
    );
  XLXI_31_XLXI_28_Current_Oct_Num_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X27Y46"
    )
    port map (
      I0 => XLXI_31_XLXI_28_Current_Oct_Num_2_CYINIT_24400,
      I1 => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(2),
      O => XLXI_31_XLXI_28_Current_Oct_Num_2_XORF_24401
    );
  XLXI_31_XLXI_28_Current_Oct_Num_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X27Y46"
    )
    port map (
      IA => XLXI_31_XLXI_28_Current_Oct_Num_2_CY0F_24399,
      IB => XLXI_31_XLXI_28_Current_Oct_Num_2_CYINIT_24400,
      SEL => XLXI_31_XLXI_28_Current_Oct_Num_2_CYSELF_24381,
      O => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_2_Q
    );
  XLXI_31_XLXI_28_Current_Oct_Num_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y46"
    )
    port map (
      IA => XLXI_31_XLXI_28_Current_Oct_Num_2_CY0F_24399,
      IB => XLXI_31_XLXI_28_Current_Oct_Num_2_CY0F_24399,
      SEL => XLXI_31_XLXI_28_Current_Oct_Num_2_CYSELF_24381,
      O => XLXI_31_XLXI_28_Current_Oct_Num_2_CYMUXF2_24376
    );
  XLXI_31_XLXI_28_Current_Oct_Num_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X27Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_1_Q,
      O => XLXI_31_XLXI_28_Current_Oct_Num_2_CYINIT_24400
    );
  XLXI_31_XLXI_28_Current_Oct_Num_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X27Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num(2),
      O => XLXI_31_XLXI_28_Current_Oct_Num_2_CY0F_24399
    );
  XLXI_31_XLXI_28_Current_Oct_Num_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(2),
      O => XLXI_31_XLXI_28_Current_Oct_Num_2_CYSELF_24381
    );
  XLXI_31_XLXI_28_Current_Oct_Num_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_2_XORG_24383,
      O => XLXI_31_XLXI_28_Current_Oct_Num_2_DYMUX_24385
    );
  XLXI_31_XLXI_28_Current_Oct_Num_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X27Y46"
    )
    port map (
      I0 => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_2_Q,
      I1 => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(3),
      O => XLXI_31_XLXI_28_Current_Oct_Num_2_XORG_24383
    );
  XLXI_31_XLXI_28_Current_Oct_Num_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_2_CYMUXFAST_24380,
      O => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_3_Q
    );
  XLXI_31_XLXI_28_Current_Oct_Num_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X27Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_1_Q,
      O => XLXI_31_XLXI_28_Current_Oct_Num_2_FASTCARRY_24378
    );
  XLXI_31_XLXI_28_Current_Oct_Num_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X27Y46"
    )
    port map (
      I0 => XLXI_31_XLXI_28_Current_Oct_Num_2_CYSELG_24367,
      I1 => XLXI_31_XLXI_28_Current_Oct_Num_2_CYSELF_24381,
      O => XLXI_31_XLXI_28_Current_Oct_Num_2_CYAND_24379
    );
  XLXI_31_XLXI_28_Current_Oct_Num_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X27Y46"
    )
    port map (
      IA => XLXI_31_XLXI_28_Current_Oct_Num_2_CYMUXG2_24377,
      IB => XLXI_31_XLXI_28_Current_Oct_Num_2_FASTCARRY_24378,
      SEL => XLXI_31_XLXI_28_Current_Oct_Num_2_CYAND_24379,
      O => XLXI_31_XLXI_28_Current_Oct_Num_2_CYMUXFAST_24380
    );
  XLXI_31_XLXI_28_Current_Oct_Num_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y46"
    )
    port map (
      IA => XLXI_31_XLXI_28_Current_Oct_Num_2_CY0G_24375,
      IB => XLXI_31_XLXI_28_Current_Oct_Num_2_CYMUXF2_24376,
      SEL => XLXI_31_XLXI_28_Current_Oct_Num_2_CYSELG_24367,
      O => XLXI_31_XLXI_28_Current_Oct_Num_2_CYMUXG2_24377
    );
  XLXI_31_XLXI_28_Current_Oct_Num_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X27Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num(3),
      O => XLXI_31_XLXI_28_Current_Oct_Num_2_CY0G_24375
    );
  XLXI_31_XLXI_28_Current_Oct_Num_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(3),
      O => XLXI_31_XLXI_28_Current_Oct_Num_2_CYSELG_24367
    );
  XLXI_31_XLXI_28_Current_Oct_Num_2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => Reset_IBUF_13398,
      O => XLXI_31_XLXI_28_Current_Oct_Num_2_SRINV_24365
    );
  XLXI_31_XLXI_28_Current_Oct_Num_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_28_Current_Oct_Num_2_CLKINV_24364
    );
  XLXI_31_XLXI_28_Current_Oct_Num_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_not0002_0,
      O => XLXI_31_XLXI_28_Current_Oct_Num_2_CEINV_24363
    );
  XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut_3_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X27Y46"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_XLXI_28_Current_Oct_Num(3),
      ADR2 => XLXI_31_XLXI_28_Current_Oct_Num_not0003_inv_0,
      ADR3 => VCC,
      O => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(3)
    );
  XLXI_31_XLXI_28_Current_Oct_Num_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_4_XORF_24458,
      O => XLXI_31_XLXI_28_Current_Oct_Num_4_DXMUX_24460
    );
  XLXI_31_XLXI_28_Current_Oct_Num_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X27Y47"
    )
    port map (
      I0 => XLXI_31_XLXI_28_Current_Oct_Num_4_CYINIT_24457,
      I1 => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(4),
      O => XLXI_31_XLXI_28_Current_Oct_Num_4_XORF_24458
    );
  XLXI_31_XLXI_28_Current_Oct_Num_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X27Y47"
    )
    port map (
      IA => XLXI_31_XLXI_28_Current_Oct_Num_4_CY0F_24456,
      IB => XLXI_31_XLXI_28_Current_Oct_Num_4_CYINIT_24457,
      SEL => XLXI_31_XLXI_28_Current_Oct_Num_4_CYSELF_24438,
      O => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_4_Q
    );
  XLXI_31_XLXI_28_Current_Oct_Num_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y47"
    )
    port map (
      IA => XLXI_31_XLXI_28_Current_Oct_Num_4_CY0F_24456,
      IB => XLXI_31_XLXI_28_Current_Oct_Num_4_CY0F_24456,
      SEL => XLXI_31_XLXI_28_Current_Oct_Num_4_CYSELF_24438,
      O => XLXI_31_XLXI_28_Current_Oct_Num_4_CYMUXF2_24433
    );
  XLXI_31_XLXI_28_Current_Oct_Num_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X27Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_3_Q,
      O => XLXI_31_XLXI_28_Current_Oct_Num_4_CYINIT_24457
    );
  XLXI_31_XLXI_28_Current_Oct_Num_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X27Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num(4),
      O => XLXI_31_XLXI_28_Current_Oct_Num_4_CY0F_24456
    );
  XLXI_31_XLXI_28_Current_Oct_Num_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(4),
      O => XLXI_31_XLXI_28_Current_Oct_Num_4_CYSELF_24438
    );
  XLXI_31_XLXI_28_Current_Oct_Num_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_4_XORG_24440,
      O => XLXI_31_XLXI_28_Current_Oct_Num_4_DYMUX_24442
    );
  XLXI_31_XLXI_28_Current_Oct_Num_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X27Y47"
    )
    port map (
      I0 => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_4_Q,
      I1 => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(5),
      O => XLXI_31_XLXI_28_Current_Oct_Num_4_XORG_24440
    );
  XLXI_31_XLXI_28_Current_Oct_Num_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_4_CYMUXFAST_24437,
      O => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_5_Q
    );
  XLXI_31_XLXI_28_Current_Oct_Num_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X27Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_3_Q,
      O => XLXI_31_XLXI_28_Current_Oct_Num_4_FASTCARRY_24435
    );
  XLXI_31_XLXI_28_Current_Oct_Num_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X27Y47"
    )
    port map (
      I0 => XLXI_31_XLXI_28_Current_Oct_Num_4_CYSELG_24424,
      I1 => XLXI_31_XLXI_28_Current_Oct_Num_4_CYSELF_24438,
      O => XLXI_31_XLXI_28_Current_Oct_Num_4_CYAND_24436
    );
  XLXI_31_XLXI_28_Current_Oct_Num_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X27Y47"
    )
    port map (
      IA => XLXI_31_XLXI_28_Current_Oct_Num_4_CYMUXG2_24434,
      IB => XLXI_31_XLXI_28_Current_Oct_Num_4_FASTCARRY_24435,
      SEL => XLXI_31_XLXI_28_Current_Oct_Num_4_CYAND_24436,
      O => XLXI_31_XLXI_28_Current_Oct_Num_4_CYMUXFAST_24437
    );
  XLXI_31_XLXI_28_Current_Oct_Num_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y47"
    )
    port map (
      IA => XLXI_31_XLXI_28_Current_Oct_Num_4_CY0G_24432,
      IB => XLXI_31_XLXI_28_Current_Oct_Num_4_CYMUXF2_24433,
      SEL => XLXI_31_XLXI_28_Current_Oct_Num_4_CYSELG_24424,
      O => XLXI_31_XLXI_28_Current_Oct_Num_4_CYMUXG2_24434
    );
  XLXI_31_XLXI_28_Current_Oct_Num_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X27Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num(5),
      O => XLXI_31_XLXI_28_Current_Oct_Num_4_CY0G_24432
    );
  XLXI_31_XLXI_28_Current_Oct_Num_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(5),
      O => XLXI_31_XLXI_28_Current_Oct_Num_4_CYSELG_24424
    );
  XLXI_31_XLXI_28_Current_Oct_Num_4_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => Reset_IBUF_13398,
      O => XLXI_31_XLXI_28_Current_Oct_Num_4_SRINV_24422
    );
  XLXI_31_XLXI_28_Current_Oct_Num_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_28_Current_Oct_Num_4_CLKINV_24421
    );
  XLXI_31_XLXI_28_Current_Oct_Num_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_not0002_0,
      O => XLXI_31_XLXI_28_Current_Oct_Num_4_CEINV_24420
    );
  XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut_5_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X27Y47"
    )
    port map (
      ADR0 => XLXI_31_XLXI_28_Current_Oct_Num(5),
      ADR1 => VCC,
      ADR2 => XLXI_31_XLXI_28_Current_Oct_Num_not0003_inv_0,
      ADR3 => VCC,
      O => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(5)
    );
  XLXI_31_XLXI_28_Current_Oct_Num_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_6_XORF_24515,
      O => XLXI_31_XLXI_28_Current_Oct_Num_6_DXMUX_24517
    );
  XLXI_31_XLXI_28_Current_Oct_Num_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X27Y48"
    )
    port map (
      I0 => XLXI_31_XLXI_28_Current_Oct_Num_6_CYINIT_24514,
      I1 => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(6),
      O => XLXI_31_XLXI_28_Current_Oct_Num_6_XORF_24515
    );
  XLXI_31_XLXI_28_Current_Oct_Num_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X27Y48"
    )
    port map (
      IA => XLXI_31_XLXI_28_Current_Oct_Num_6_CY0F_24513,
      IB => XLXI_31_XLXI_28_Current_Oct_Num_6_CYINIT_24514,
      SEL => XLXI_31_XLXI_28_Current_Oct_Num_6_CYSELF_24495,
      O => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_6_Q
    );
  XLXI_31_XLXI_28_Current_Oct_Num_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y48"
    )
    port map (
      IA => XLXI_31_XLXI_28_Current_Oct_Num_6_CY0F_24513,
      IB => XLXI_31_XLXI_28_Current_Oct_Num_6_CY0F_24513,
      SEL => XLXI_31_XLXI_28_Current_Oct_Num_6_CYSELF_24495,
      O => XLXI_31_XLXI_28_Current_Oct_Num_6_CYMUXF2_24490
    );
  XLXI_31_XLXI_28_Current_Oct_Num_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X27Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_5_Q,
      O => XLXI_31_XLXI_28_Current_Oct_Num_6_CYINIT_24514
    );
  XLXI_31_XLXI_28_Current_Oct_Num_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X27Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num(6),
      O => XLXI_31_XLXI_28_Current_Oct_Num_6_CY0F_24513
    );
  XLXI_31_XLXI_28_Current_Oct_Num_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(6),
      O => XLXI_31_XLXI_28_Current_Oct_Num_6_CYSELF_24495
    );
  XLXI_31_XLXI_28_Current_Oct_Num_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_6_XORG_24497,
      O => XLXI_31_XLXI_28_Current_Oct_Num_6_DYMUX_24499
    );
  XLXI_31_XLXI_28_Current_Oct_Num_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X27Y48"
    )
    port map (
      I0 => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_6_Q,
      I1 => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(7),
      O => XLXI_31_XLXI_28_Current_Oct_Num_6_XORG_24497
    );
  XLXI_31_XLXI_28_Current_Oct_Num_6_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_6_CYMUXFAST_24494,
      O => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_7_Q
    );
  XLXI_31_XLXI_28_Current_Oct_Num_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X27Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_5_Q,
      O => XLXI_31_XLXI_28_Current_Oct_Num_6_FASTCARRY_24492
    );
  XLXI_31_XLXI_28_Current_Oct_Num_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X27Y48"
    )
    port map (
      I0 => XLXI_31_XLXI_28_Current_Oct_Num_6_CYSELG_24481,
      I1 => XLXI_31_XLXI_28_Current_Oct_Num_6_CYSELF_24495,
      O => XLXI_31_XLXI_28_Current_Oct_Num_6_CYAND_24493
    );
  XLXI_31_XLXI_28_Current_Oct_Num_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X27Y48"
    )
    port map (
      IA => XLXI_31_XLXI_28_Current_Oct_Num_6_CYMUXG2_24491,
      IB => XLXI_31_XLXI_28_Current_Oct_Num_6_FASTCARRY_24492,
      SEL => XLXI_31_XLXI_28_Current_Oct_Num_6_CYAND_24493,
      O => XLXI_31_XLXI_28_Current_Oct_Num_6_CYMUXFAST_24494
    );
  XLXI_31_XLXI_28_Current_Oct_Num_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y48"
    )
    port map (
      IA => XLXI_31_XLXI_28_Current_Oct_Num_6_CY0G_24489,
      IB => XLXI_31_XLXI_28_Current_Oct_Num_6_CYMUXF2_24490,
      SEL => XLXI_31_XLXI_28_Current_Oct_Num_6_CYSELG_24481,
      O => XLXI_31_XLXI_28_Current_Oct_Num_6_CYMUXG2_24491
    );
  XLXI_31_XLXI_28_Current_Oct_Num_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X27Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num(7),
      O => XLXI_31_XLXI_28_Current_Oct_Num_6_CY0G_24489
    );
  XLXI_31_XLXI_28_Current_Oct_Num_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(7),
      O => XLXI_31_XLXI_28_Current_Oct_Num_6_CYSELG_24481
    );
  XLXI_31_XLXI_28_Current_Oct_Num_6_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => Reset_IBUF_13398,
      O => XLXI_31_XLXI_28_Current_Oct_Num_6_SRINV_24479
    );
  XLXI_31_XLXI_28_Current_Oct_Num_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_28_Current_Oct_Num_6_CLKINV_24478
    );
  XLXI_31_XLXI_28_Current_Oct_Num_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_not0002_0,
      O => XLXI_31_XLXI_28_Current_Oct_Num_6_CEINV_24477
    );
  XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut_7_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X27Y48"
    )
    port map (
      ADR0 => XLXI_31_XLXI_28_Current_Oct_Num(7),
      ADR1 => XLXI_31_XLXI_28_Current_Oct_Num_not0003_inv_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(7)
    );
  XLXI_31_XLXI_28_Current_Oct_Num_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_8_XORF_24572,
      O => XLXI_31_XLXI_28_Current_Oct_Num_8_DXMUX_24574
    );
  XLXI_31_XLXI_28_Current_Oct_Num_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X27Y49"
    )
    port map (
      I0 => XLXI_31_XLXI_28_Current_Oct_Num_8_CYINIT_24571,
      I1 => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(8),
      O => XLXI_31_XLXI_28_Current_Oct_Num_8_XORF_24572
    );
  XLXI_31_XLXI_28_Current_Oct_Num_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X27Y49"
    )
    port map (
      IA => XLXI_31_XLXI_28_Current_Oct_Num_8_CY0F_24570,
      IB => XLXI_31_XLXI_28_Current_Oct_Num_8_CYINIT_24571,
      SEL => XLXI_31_XLXI_28_Current_Oct_Num_8_CYSELF_24552,
      O => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_8_Q
    );
  XLXI_31_XLXI_28_Current_Oct_Num_8_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y49"
    )
    port map (
      IA => XLXI_31_XLXI_28_Current_Oct_Num_8_CY0F_24570,
      IB => XLXI_31_XLXI_28_Current_Oct_Num_8_CY0F_24570,
      SEL => XLXI_31_XLXI_28_Current_Oct_Num_8_CYSELF_24552,
      O => XLXI_31_XLXI_28_Current_Oct_Num_8_CYMUXF2_24547
    );
  XLXI_31_XLXI_28_Current_Oct_Num_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X27Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_7_Q,
      O => XLXI_31_XLXI_28_Current_Oct_Num_8_CYINIT_24571
    );
  XLXI_31_XLXI_28_Current_Oct_Num_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X27Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num(8),
      O => XLXI_31_XLXI_28_Current_Oct_Num_8_CY0F_24570
    );
  XLXI_31_XLXI_28_Current_Oct_Num_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(8),
      O => XLXI_31_XLXI_28_Current_Oct_Num_8_CYSELF_24552
    );
  XLXI_31_XLXI_28_Current_Oct_Num_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_8_XORG_24554,
      O => XLXI_31_XLXI_28_Current_Oct_Num_8_DYMUX_24556
    );
  XLXI_31_XLXI_28_Current_Oct_Num_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X27Y49"
    )
    port map (
      I0 => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_8_Q,
      I1 => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(9),
      O => XLXI_31_XLXI_28_Current_Oct_Num_8_XORG_24554
    );
  XLXI_31_XLXI_28_Current_Oct_Num_8_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_8_CYMUXFAST_24551,
      O => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_9_Q
    );
  XLXI_31_XLXI_28_Current_Oct_Num_8_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X27Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_7_Q,
      O => XLXI_31_XLXI_28_Current_Oct_Num_8_FASTCARRY_24549
    );
  XLXI_31_XLXI_28_Current_Oct_Num_8_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X27Y49"
    )
    port map (
      I0 => XLXI_31_XLXI_28_Current_Oct_Num_8_CYSELG_24538,
      I1 => XLXI_31_XLXI_28_Current_Oct_Num_8_CYSELF_24552,
      O => XLXI_31_XLXI_28_Current_Oct_Num_8_CYAND_24550
    );
  XLXI_31_XLXI_28_Current_Oct_Num_8_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X27Y49"
    )
    port map (
      IA => XLXI_31_XLXI_28_Current_Oct_Num_8_CYMUXG2_24548,
      IB => XLXI_31_XLXI_28_Current_Oct_Num_8_FASTCARRY_24549,
      SEL => XLXI_31_XLXI_28_Current_Oct_Num_8_CYAND_24550,
      O => XLXI_31_XLXI_28_Current_Oct_Num_8_CYMUXFAST_24551
    );
  XLXI_31_XLXI_28_Current_Oct_Num_8_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y49"
    )
    port map (
      IA => XLXI_31_XLXI_28_Current_Oct_Num_8_CY0G_24546,
      IB => XLXI_31_XLXI_28_Current_Oct_Num_8_CYMUXF2_24547,
      SEL => XLXI_31_XLXI_28_Current_Oct_Num_8_CYSELG_24538,
      O => XLXI_31_XLXI_28_Current_Oct_Num_8_CYMUXG2_24548
    );
  XLXI_31_XLXI_28_Current_Oct_Num_8_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X27Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num(9),
      O => XLXI_31_XLXI_28_Current_Oct_Num_8_CY0G_24546
    );
  XLXI_31_XLXI_28_Current_Oct_Num_8_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(9),
      O => XLXI_31_XLXI_28_Current_Oct_Num_8_CYSELG_24538
    );
  XLXI_31_XLXI_28_Current_Oct_Num_8_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => Reset_IBUF_13398,
      O => XLXI_31_XLXI_28_Current_Oct_Num_8_SRINV_24536
    );
  XLXI_31_XLXI_28_Current_Oct_Num_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_28_Current_Oct_Num_8_CLKINV_24535
    );
  XLXI_31_XLXI_28_Current_Oct_Num_8_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_not0002_0,
      O => XLXI_31_XLXI_28_Current_Oct_Num_8_CEINV_24534
    );
  XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut_9_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X27Y49"
    )
    port map (
      ADR0 => XLXI_31_XLXI_28_Current_Oct_Num(9),
      ADR1 => XLXI_31_XLXI_28_Current_Oct_Num_not0003_inv_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(9)
    );
  XLXI_31_XLXI_28_Current_Oct_Num_10_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_10_XORF_24629,
      O => XLXI_31_XLXI_28_Current_Oct_Num_10_DXMUX_24631
    );
  XLXI_31_XLXI_28_Current_Oct_Num_10_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X27Y50"
    )
    port map (
      I0 => XLXI_31_XLXI_28_Current_Oct_Num_10_CYINIT_24628,
      I1 => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(10),
      O => XLXI_31_XLXI_28_Current_Oct_Num_10_XORF_24629
    );
  XLXI_31_XLXI_28_Current_Oct_Num_10_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X27Y50"
    )
    port map (
      IA => XLXI_31_XLXI_28_Current_Oct_Num_10_CY0F_24627,
      IB => XLXI_31_XLXI_28_Current_Oct_Num_10_CYINIT_24628,
      SEL => XLXI_31_XLXI_28_Current_Oct_Num_10_CYSELF_24609,
      O => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_10_Q
    );
  XLXI_31_XLXI_28_Current_Oct_Num_10_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y50"
    )
    port map (
      IA => XLXI_31_XLXI_28_Current_Oct_Num_10_CY0F_24627,
      IB => XLXI_31_XLXI_28_Current_Oct_Num_10_CY0F_24627,
      SEL => XLXI_31_XLXI_28_Current_Oct_Num_10_CYSELF_24609,
      O => XLXI_31_XLXI_28_Current_Oct_Num_10_CYMUXF2_24604
    );
  XLXI_31_XLXI_28_Current_Oct_Num_10_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X27Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_9_Q,
      O => XLXI_31_XLXI_28_Current_Oct_Num_10_CYINIT_24628
    );
  XLXI_31_XLXI_28_Current_Oct_Num_10_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X27Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num(10),
      O => XLXI_31_XLXI_28_Current_Oct_Num_10_CY0F_24627
    );
  XLXI_31_XLXI_28_Current_Oct_Num_10_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(10),
      O => XLXI_31_XLXI_28_Current_Oct_Num_10_CYSELF_24609
    );
  XLXI_31_XLXI_28_Current_Oct_Num_10_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_10_XORG_24611,
      O => XLXI_31_XLXI_28_Current_Oct_Num_10_DYMUX_24613
    );
  XLXI_31_XLXI_28_Current_Oct_Num_10_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X27Y50"
    )
    port map (
      I0 => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_10_Q,
      I1 => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(11),
      O => XLXI_31_XLXI_28_Current_Oct_Num_10_XORG_24611
    );
  XLXI_31_XLXI_28_Current_Oct_Num_10_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_10_CYMUXFAST_24608,
      O => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_11_Q
    );
  XLXI_31_XLXI_28_Current_Oct_Num_10_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X27Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_9_Q,
      O => XLXI_31_XLXI_28_Current_Oct_Num_10_FASTCARRY_24606
    );
  XLXI_31_XLXI_28_Current_Oct_Num_10_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X27Y50"
    )
    port map (
      I0 => XLXI_31_XLXI_28_Current_Oct_Num_10_CYSELG_24595,
      I1 => XLXI_31_XLXI_28_Current_Oct_Num_10_CYSELF_24609,
      O => XLXI_31_XLXI_28_Current_Oct_Num_10_CYAND_24607
    );
  XLXI_31_XLXI_28_Current_Oct_Num_10_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X27Y50"
    )
    port map (
      IA => XLXI_31_XLXI_28_Current_Oct_Num_10_CYMUXG2_24605,
      IB => XLXI_31_XLXI_28_Current_Oct_Num_10_FASTCARRY_24606,
      SEL => XLXI_31_XLXI_28_Current_Oct_Num_10_CYAND_24607,
      O => XLXI_31_XLXI_28_Current_Oct_Num_10_CYMUXFAST_24608
    );
  XLXI_31_XLXI_28_Current_Oct_Num_10_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y50"
    )
    port map (
      IA => XLXI_31_XLXI_28_Current_Oct_Num_10_CY0G_24603,
      IB => XLXI_31_XLXI_28_Current_Oct_Num_10_CYMUXF2_24604,
      SEL => XLXI_31_XLXI_28_Current_Oct_Num_10_CYSELG_24595,
      O => XLXI_31_XLXI_28_Current_Oct_Num_10_CYMUXG2_24605
    );
  XLXI_31_XLXI_28_Current_Oct_Num_10_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X27Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num(11),
      O => XLXI_31_XLXI_28_Current_Oct_Num_10_CY0G_24603
    );
  XLXI_31_XLXI_28_Current_Oct_Num_10_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(11),
      O => XLXI_31_XLXI_28_Current_Oct_Num_10_CYSELG_24595
    );
  XLXI_31_XLXI_28_Current_Oct_Num_10_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => Reset_IBUF_13398,
      O => XLXI_31_XLXI_28_Current_Oct_Num_10_SRINV_24593
    );
  XLXI_31_XLXI_28_Current_Oct_Num_10_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_28_Current_Oct_Num_10_CLKINV_24592
    );
  XLXI_31_XLXI_28_Current_Oct_Num_10_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_not0002_0,
      O => XLXI_31_XLXI_28_Current_Oct_Num_10_CEINV_24591
    );
  XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut_11_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X27Y50"
    )
    port map (
      ADR0 => XLXI_31_XLXI_28_Current_Oct_Num_not0003_inv_0,
      ADR1 => XLXI_31_XLXI_28_Current_Oct_Num(11),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(11)
    );
  XLXI_31_XLXI_28_Current_Oct_Num_12_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_12_XORF_24686,
      O => XLXI_31_XLXI_28_Current_Oct_Num_12_DXMUX_24688
    );
  XLXI_31_XLXI_28_Current_Oct_Num_12_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X27Y51"
    )
    port map (
      I0 => XLXI_31_XLXI_28_Current_Oct_Num_12_CYINIT_24685,
      I1 => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(12),
      O => XLXI_31_XLXI_28_Current_Oct_Num_12_XORF_24686
    );
  XLXI_31_XLXI_28_Current_Oct_Num_12_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X27Y51"
    )
    port map (
      IA => XLXI_31_XLXI_28_Current_Oct_Num_12_CY0F_24684,
      IB => XLXI_31_XLXI_28_Current_Oct_Num_12_CYINIT_24685,
      SEL => XLXI_31_XLXI_28_Current_Oct_Num_12_CYSELF_24666,
      O => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_12_Q
    );
  XLXI_31_XLXI_28_Current_Oct_Num_12_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y51"
    )
    port map (
      IA => XLXI_31_XLXI_28_Current_Oct_Num_12_CY0F_24684,
      IB => XLXI_31_XLXI_28_Current_Oct_Num_12_CY0F_24684,
      SEL => XLXI_31_XLXI_28_Current_Oct_Num_12_CYSELF_24666,
      O => XLXI_31_XLXI_28_Current_Oct_Num_12_CYMUXF2_24661
    );
  XLXI_31_XLXI_28_Current_Oct_Num_12_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X27Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_11_Q,
      O => XLXI_31_XLXI_28_Current_Oct_Num_12_CYINIT_24685
    );
  XLXI_31_XLXI_28_Current_Oct_Num_12_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X27Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num(12),
      O => XLXI_31_XLXI_28_Current_Oct_Num_12_CY0F_24684
    );
  XLXI_31_XLXI_28_Current_Oct_Num_12_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(12),
      O => XLXI_31_XLXI_28_Current_Oct_Num_12_CYSELF_24666
    );
  XLXI_31_XLXI_28_Current_Oct_Num_12_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_12_XORG_24668,
      O => XLXI_31_XLXI_28_Current_Oct_Num_12_DYMUX_24670
    );
  XLXI_31_XLXI_28_Current_Oct_Num_12_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X27Y51"
    )
    port map (
      I0 => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_12_Q,
      I1 => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(13),
      O => XLXI_31_XLXI_28_Current_Oct_Num_12_XORG_24668
    );
  XLXI_31_XLXI_28_Current_Oct_Num_12_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_12_CYMUXFAST_24665,
      O => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_13_Q
    );
  XLXI_31_XLXI_28_Current_Oct_Num_12_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X27Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_11_Q,
      O => XLXI_31_XLXI_28_Current_Oct_Num_12_FASTCARRY_24663
    );
  XLXI_31_XLXI_28_Current_Oct_Num_12_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X27Y51"
    )
    port map (
      I0 => XLXI_31_XLXI_28_Current_Oct_Num_12_CYSELG_24652,
      I1 => XLXI_31_XLXI_28_Current_Oct_Num_12_CYSELF_24666,
      O => XLXI_31_XLXI_28_Current_Oct_Num_12_CYAND_24664
    );
  XLXI_31_XLXI_28_Current_Oct_Num_12_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X27Y51"
    )
    port map (
      IA => XLXI_31_XLXI_28_Current_Oct_Num_12_CYMUXG2_24662,
      IB => XLXI_31_XLXI_28_Current_Oct_Num_12_FASTCARRY_24663,
      SEL => XLXI_31_XLXI_28_Current_Oct_Num_12_CYAND_24664,
      O => XLXI_31_XLXI_28_Current_Oct_Num_12_CYMUXFAST_24665
    );
  XLXI_31_XLXI_28_Current_Oct_Num_12_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y51"
    )
    port map (
      IA => XLXI_31_XLXI_28_Current_Oct_Num_12_CY0G_24660,
      IB => XLXI_31_XLXI_28_Current_Oct_Num_12_CYMUXF2_24661,
      SEL => XLXI_31_XLXI_28_Current_Oct_Num_12_CYSELG_24652,
      O => XLXI_31_XLXI_28_Current_Oct_Num_12_CYMUXG2_24662
    );
  XLXI_31_XLXI_28_Current_Oct_Num_12_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X27Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num(13),
      O => XLXI_31_XLXI_28_Current_Oct_Num_12_CY0G_24660
    );
  XLXI_31_XLXI_28_Current_Oct_Num_12_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(13),
      O => XLXI_31_XLXI_28_Current_Oct_Num_12_CYSELG_24652
    );
  XLXI_31_XLXI_28_Current_Oct_Num_12_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => Reset_IBUF_13398,
      O => XLXI_31_XLXI_28_Current_Oct_Num_12_SRINV_24650
    );
  XLXI_31_XLXI_28_Current_Oct_Num_12_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_28_Current_Oct_Num_12_CLKINV_24649
    );
  XLXI_31_XLXI_28_Current_Oct_Num_12_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_not0002_0,
      O => XLXI_31_XLXI_28_Current_Oct_Num_12_CEINV_24648
    );
  XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut_13_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X27Y51"
    )
    port map (
      ADR0 => XLXI_31_XLXI_28_Current_Oct_Num(13),
      ADR1 => VCC,
      ADR2 => XLXI_31_XLXI_28_Current_Oct_Num_not0003_inv_0,
      ADR3 => VCC,
      O => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(13)
    );
  XLXI_31_XLXI_28_Current_Oct_Num_14_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_14_XORF_24743,
      O => XLXI_31_XLXI_28_Current_Oct_Num_14_DXMUX_24745
    );
  XLXI_31_XLXI_28_Current_Oct_Num_14_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X27Y52"
    )
    port map (
      I0 => XLXI_31_XLXI_28_Current_Oct_Num_14_CYINIT_24742,
      I1 => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(14),
      O => XLXI_31_XLXI_28_Current_Oct_Num_14_XORF_24743
    );
  XLXI_31_XLXI_28_Current_Oct_Num_14_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X27Y52"
    )
    port map (
      IA => XLXI_31_XLXI_28_Current_Oct_Num_14_CY0F_24741,
      IB => XLXI_31_XLXI_28_Current_Oct_Num_14_CYINIT_24742,
      SEL => XLXI_31_XLXI_28_Current_Oct_Num_14_CYSELF_24723,
      O => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_14_Q
    );
  XLXI_31_XLXI_28_Current_Oct_Num_14_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y52"
    )
    port map (
      IA => XLXI_31_XLXI_28_Current_Oct_Num_14_CY0F_24741,
      IB => XLXI_31_XLXI_28_Current_Oct_Num_14_CY0F_24741,
      SEL => XLXI_31_XLXI_28_Current_Oct_Num_14_CYSELF_24723,
      O => XLXI_31_XLXI_28_Current_Oct_Num_14_CYMUXF2_24718
    );
  XLXI_31_XLXI_28_Current_Oct_Num_14_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X27Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_13_Q,
      O => XLXI_31_XLXI_28_Current_Oct_Num_14_CYINIT_24742
    );
  XLXI_31_XLXI_28_Current_Oct_Num_14_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X27Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num(14),
      O => XLXI_31_XLXI_28_Current_Oct_Num_14_CY0F_24741
    );
  XLXI_31_XLXI_28_Current_Oct_Num_14_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(14),
      O => XLXI_31_XLXI_28_Current_Oct_Num_14_CYSELF_24723
    );
  XLXI_31_XLXI_28_Current_Oct_Num_14_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_14_XORG_24725,
      O => XLXI_31_XLXI_28_Current_Oct_Num_14_DYMUX_24727
    );
  XLXI_31_XLXI_28_Current_Oct_Num_14_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X27Y52"
    )
    port map (
      I0 => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_14_Q,
      I1 => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(15),
      O => XLXI_31_XLXI_28_Current_Oct_Num_14_XORG_24725
    );
  XLXI_31_XLXI_28_Current_Oct_Num_14_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_14_CYMUXFAST_24722,
      O => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_15_Q
    );
  XLXI_31_XLXI_28_Current_Oct_Num_14_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X27Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_13_Q,
      O => XLXI_31_XLXI_28_Current_Oct_Num_14_FASTCARRY_24720
    );
  XLXI_31_XLXI_28_Current_Oct_Num_14_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X27Y52"
    )
    port map (
      I0 => XLXI_31_XLXI_28_Current_Oct_Num_14_CYSELG_24709,
      I1 => XLXI_31_XLXI_28_Current_Oct_Num_14_CYSELF_24723,
      O => XLXI_31_XLXI_28_Current_Oct_Num_14_CYAND_24721
    );
  XLXI_31_XLXI_28_Current_Oct_Num_14_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X27Y52"
    )
    port map (
      IA => XLXI_31_XLXI_28_Current_Oct_Num_14_CYMUXG2_24719,
      IB => XLXI_31_XLXI_28_Current_Oct_Num_14_FASTCARRY_24720,
      SEL => XLXI_31_XLXI_28_Current_Oct_Num_14_CYAND_24721,
      O => XLXI_31_XLXI_28_Current_Oct_Num_14_CYMUXFAST_24722
    );
  XLXI_31_XLXI_28_Current_Oct_Num_14_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y52"
    )
    port map (
      IA => XLXI_31_XLXI_28_Current_Oct_Num_14_CY0G_24717,
      IB => XLXI_31_XLXI_28_Current_Oct_Num_14_CYMUXF2_24718,
      SEL => XLXI_31_XLXI_28_Current_Oct_Num_14_CYSELG_24709,
      O => XLXI_31_XLXI_28_Current_Oct_Num_14_CYMUXG2_24719
    );
  XLXI_31_XLXI_28_Current_Oct_Num_14_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X27Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num(15),
      O => XLXI_31_XLXI_28_Current_Oct_Num_14_CY0G_24717
    );
  XLXI_31_XLXI_28_Current_Oct_Num_14_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(15),
      O => XLXI_31_XLXI_28_Current_Oct_Num_14_CYSELG_24709
    );
  XLXI_31_XLXI_28_Current_Oct_Num_14_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => Reset_IBUF_13398,
      O => XLXI_31_XLXI_28_Current_Oct_Num_14_SRINV_24707
    );
  XLXI_31_XLXI_28_Current_Oct_Num_14_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_28_Current_Oct_Num_14_CLKINV_24706
    );
  XLXI_31_XLXI_28_Current_Oct_Num_14_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_not0002_0,
      O => XLXI_31_XLXI_28_Current_Oct_Num_14_CEINV_24705
    );
  XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut_15_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X27Y52"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_XLXI_28_Current_Oct_Num(15),
      ADR2 => XLXI_31_XLXI_28_Current_Oct_Num_not0003_inv_0,
      ADR3 => VCC,
      O => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(15)
    );
  XLXI_31_XLXI_28_Current_Oct_Num_16_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_16_XORF_24800,
      O => XLXI_31_XLXI_28_Current_Oct_Num_16_DXMUX_24802
    );
  XLXI_31_XLXI_28_Current_Oct_Num_16_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X27Y53"
    )
    port map (
      I0 => XLXI_31_XLXI_28_Current_Oct_Num_16_CYINIT_24799,
      I1 => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(16),
      O => XLXI_31_XLXI_28_Current_Oct_Num_16_XORF_24800
    );
  XLXI_31_XLXI_28_Current_Oct_Num_16_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X27Y53"
    )
    port map (
      IA => XLXI_31_XLXI_28_Current_Oct_Num_16_CY0F_24798,
      IB => XLXI_31_XLXI_28_Current_Oct_Num_16_CYINIT_24799,
      SEL => XLXI_31_XLXI_28_Current_Oct_Num_16_CYSELF_24780,
      O => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_16_Q
    );
  XLXI_31_XLXI_28_Current_Oct_Num_16_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y53"
    )
    port map (
      IA => XLXI_31_XLXI_28_Current_Oct_Num_16_CY0F_24798,
      IB => XLXI_31_XLXI_28_Current_Oct_Num_16_CY0F_24798,
      SEL => XLXI_31_XLXI_28_Current_Oct_Num_16_CYSELF_24780,
      O => XLXI_31_XLXI_28_Current_Oct_Num_16_CYMUXF2_24775
    );
  XLXI_31_XLXI_28_Current_Oct_Num_16_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X27Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_15_Q,
      O => XLXI_31_XLXI_28_Current_Oct_Num_16_CYINIT_24799
    );
  XLXI_31_XLXI_28_Current_Oct_Num_16_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X27Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num(16),
      O => XLXI_31_XLXI_28_Current_Oct_Num_16_CY0F_24798
    );
  XLXI_31_XLXI_28_Current_Oct_Num_16_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(16),
      O => XLXI_31_XLXI_28_Current_Oct_Num_16_CYSELF_24780
    );
  XLXI_31_XLXI_28_Current_Oct_Num_16_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_16_XORG_24782,
      O => XLXI_31_XLXI_28_Current_Oct_Num_16_DYMUX_24784
    );
  XLXI_31_XLXI_28_Current_Oct_Num_16_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X27Y53"
    )
    port map (
      I0 => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_16_Q,
      I1 => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(17),
      O => XLXI_31_XLXI_28_Current_Oct_Num_16_XORG_24782
    );
  XLXI_31_XLXI_28_Current_Oct_Num_16_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_16_CYMUXFAST_24779,
      O => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_17_Q
    );
  XLXI_31_XLXI_28_Current_Oct_Num_16_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X27Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_15_Q,
      O => XLXI_31_XLXI_28_Current_Oct_Num_16_FASTCARRY_24777
    );
  XLXI_31_XLXI_28_Current_Oct_Num_16_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X27Y53"
    )
    port map (
      I0 => XLXI_31_XLXI_28_Current_Oct_Num_16_CYSELG_24766,
      I1 => XLXI_31_XLXI_28_Current_Oct_Num_16_CYSELF_24780,
      O => XLXI_31_XLXI_28_Current_Oct_Num_16_CYAND_24778
    );
  XLXI_31_XLXI_28_Current_Oct_Num_16_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X27Y53"
    )
    port map (
      IA => XLXI_31_XLXI_28_Current_Oct_Num_16_CYMUXG2_24776,
      IB => XLXI_31_XLXI_28_Current_Oct_Num_16_FASTCARRY_24777,
      SEL => XLXI_31_XLXI_28_Current_Oct_Num_16_CYAND_24778,
      O => XLXI_31_XLXI_28_Current_Oct_Num_16_CYMUXFAST_24779
    );
  XLXI_31_XLXI_28_Current_Oct_Num_16_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y53"
    )
    port map (
      IA => XLXI_31_XLXI_28_Current_Oct_Num_16_CY0G_24774,
      IB => XLXI_31_XLXI_28_Current_Oct_Num_16_CYMUXF2_24775,
      SEL => XLXI_31_XLXI_28_Current_Oct_Num_16_CYSELG_24766,
      O => XLXI_31_XLXI_28_Current_Oct_Num_16_CYMUXG2_24776
    );
  XLXI_31_XLXI_28_Current_Oct_Num_16_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X27Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num(17),
      O => XLXI_31_XLXI_28_Current_Oct_Num_16_CY0G_24774
    );
  XLXI_31_XLXI_28_Current_Oct_Num_16_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(17),
      O => XLXI_31_XLXI_28_Current_Oct_Num_16_CYSELG_24766
    );
  XLXI_31_XLXI_28_Current_Oct_Num_16_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => Reset_IBUF_13398,
      O => XLXI_31_XLXI_28_Current_Oct_Num_16_SRINV_24764
    );
  XLXI_31_XLXI_28_Current_Oct_Num_16_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_28_Current_Oct_Num_16_CLKINV_24763
    );
  XLXI_31_XLXI_28_Current_Oct_Num_16_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_not0002_0,
      O => XLXI_31_XLXI_28_Current_Oct_Num_16_CEINV_24762
    );
  XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut_17_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X27Y53"
    )
    port map (
      ADR0 => XLXI_31_XLXI_28_Current_Oct_Num(17),
      ADR1 => VCC,
      ADR2 => XLXI_31_XLXI_28_Current_Oct_Num_not0003_inv_0,
      ADR3 => VCC,
      O => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(17)
    );
  XLXI_31_XLXI_28_Current_Oct_Num_18_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_18_XORF_24857,
      O => XLXI_31_XLXI_28_Current_Oct_Num_18_DXMUX_24859
    );
  XLXI_31_XLXI_28_Current_Oct_Num_18_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X27Y54"
    )
    port map (
      I0 => XLXI_31_XLXI_28_Current_Oct_Num_18_CYINIT_24856,
      I1 => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(18),
      O => XLXI_31_XLXI_28_Current_Oct_Num_18_XORF_24857
    );
  XLXI_31_XLXI_28_Current_Oct_Num_18_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X27Y54"
    )
    port map (
      IA => XLXI_31_XLXI_28_Current_Oct_Num_18_CY0F_24855,
      IB => XLXI_31_XLXI_28_Current_Oct_Num_18_CYINIT_24856,
      SEL => XLXI_31_XLXI_28_Current_Oct_Num_18_CYSELF_24837,
      O => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_18_Q
    );
  XLXI_31_XLXI_28_Current_Oct_Num_18_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y54"
    )
    port map (
      IA => XLXI_31_XLXI_28_Current_Oct_Num_18_CY0F_24855,
      IB => XLXI_31_XLXI_28_Current_Oct_Num_18_CY0F_24855,
      SEL => XLXI_31_XLXI_28_Current_Oct_Num_18_CYSELF_24837,
      O => XLXI_31_XLXI_28_Current_Oct_Num_18_CYMUXF2_24832
    );
  XLXI_31_XLXI_28_Current_Oct_Num_18_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X27Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_17_Q,
      O => XLXI_31_XLXI_28_Current_Oct_Num_18_CYINIT_24856
    );
  XLXI_31_XLXI_28_Current_Oct_Num_18_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X27Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num(18),
      O => XLXI_31_XLXI_28_Current_Oct_Num_18_CY0F_24855
    );
  XLXI_31_XLXI_28_Current_Oct_Num_18_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(18),
      O => XLXI_31_XLXI_28_Current_Oct_Num_18_CYSELF_24837
    );
  XLXI_31_XLXI_28_Current_Oct_Num_18_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_18_XORG_24839,
      O => XLXI_31_XLXI_28_Current_Oct_Num_18_DYMUX_24841
    );
  XLXI_31_XLXI_28_Current_Oct_Num_18_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X27Y54"
    )
    port map (
      I0 => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_18_Q,
      I1 => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(19),
      O => XLXI_31_XLXI_28_Current_Oct_Num_18_XORG_24839
    );
  XLXI_31_XLXI_28_Current_Oct_Num_18_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_18_CYMUXFAST_24836,
      O => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_19_Q
    );
  XLXI_31_XLXI_28_Current_Oct_Num_18_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X27Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_17_Q,
      O => XLXI_31_XLXI_28_Current_Oct_Num_18_FASTCARRY_24834
    );
  XLXI_31_XLXI_28_Current_Oct_Num_18_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X27Y54"
    )
    port map (
      I0 => XLXI_31_XLXI_28_Current_Oct_Num_18_CYSELG_24823,
      I1 => XLXI_31_XLXI_28_Current_Oct_Num_18_CYSELF_24837,
      O => XLXI_31_XLXI_28_Current_Oct_Num_18_CYAND_24835
    );
  XLXI_31_XLXI_28_Current_Oct_Num_18_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X27Y54"
    )
    port map (
      IA => XLXI_31_XLXI_28_Current_Oct_Num_18_CYMUXG2_24833,
      IB => XLXI_31_XLXI_28_Current_Oct_Num_18_FASTCARRY_24834,
      SEL => XLXI_31_XLXI_28_Current_Oct_Num_18_CYAND_24835,
      O => XLXI_31_XLXI_28_Current_Oct_Num_18_CYMUXFAST_24836
    );
  XLXI_31_XLXI_28_Current_Oct_Num_18_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y54"
    )
    port map (
      IA => XLXI_31_XLXI_28_Current_Oct_Num_18_CY0G_24831,
      IB => XLXI_31_XLXI_28_Current_Oct_Num_18_CYMUXF2_24832,
      SEL => XLXI_31_XLXI_28_Current_Oct_Num_18_CYSELG_24823,
      O => XLXI_31_XLXI_28_Current_Oct_Num_18_CYMUXG2_24833
    );
  XLXI_31_XLXI_28_Current_Oct_Num_18_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X27Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num(19),
      O => XLXI_31_XLXI_28_Current_Oct_Num_18_CY0G_24831
    );
  XLXI_31_XLXI_28_Current_Oct_Num_18_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(19),
      O => XLXI_31_XLXI_28_Current_Oct_Num_18_CYSELG_24823
    );
  XLXI_31_XLXI_28_Current_Oct_Num_18_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => Reset_IBUF_13398,
      O => XLXI_31_XLXI_28_Current_Oct_Num_18_SRINV_24821
    );
  XLXI_31_XLXI_28_Current_Oct_Num_18_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_28_Current_Oct_Num_18_CLKINV_24820
    );
  XLXI_31_XLXI_28_Current_Oct_Num_18_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_not0002_0,
      O => XLXI_31_XLXI_28_Current_Oct_Num_18_CEINV_24819
    );
  XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut_19_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X27Y54"
    )
    port map (
      ADR0 => XLXI_31_XLXI_28_Current_Oct_Num_not0003_inv_0,
      ADR1 => XLXI_31_XLXI_28_Current_Oct_Num(19),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(19)
    );
  XLXI_31_XLXI_28_Current_Oct_Num_20_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_20_XORF_24914,
      O => XLXI_31_XLXI_28_Current_Oct_Num_20_DXMUX_24916
    );
  XLXI_31_XLXI_28_Current_Oct_Num_20_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X27Y55"
    )
    port map (
      I0 => XLXI_31_XLXI_28_Current_Oct_Num_20_CYINIT_24913,
      I1 => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(20),
      O => XLXI_31_XLXI_28_Current_Oct_Num_20_XORF_24914
    );
  XLXI_31_XLXI_28_Current_Oct_Num_20_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X27Y55"
    )
    port map (
      IA => XLXI_31_XLXI_28_Current_Oct_Num_20_CY0F_24912,
      IB => XLXI_31_XLXI_28_Current_Oct_Num_20_CYINIT_24913,
      SEL => XLXI_31_XLXI_28_Current_Oct_Num_20_CYSELF_24894,
      O => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_20_Q
    );
  XLXI_31_XLXI_28_Current_Oct_Num_20_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y55"
    )
    port map (
      IA => XLXI_31_XLXI_28_Current_Oct_Num_20_CY0F_24912,
      IB => XLXI_31_XLXI_28_Current_Oct_Num_20_CY0F_24912,
      SEL => XLXI_31_XLXI_28_Current_Oct_Num_20_CYSELF_24894,
      O => XLXI_31_XLXI_28_Current_Oct_Num_20_CYMUXF2_24889
    );
  XLXI_31_XLXI_28_Current_Oct_Num_20_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X27Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_19_Q,
      O => XLXI_31_XLXI_28_Current_Oct_Num_20_CYINIT_24913
    );
  XLXI_31_XLXI_28_Current_Oct_Num_20_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X27Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num(20),
      O => XLXI_31_XLXI_28_Current_Oct_Num_20_CY0F_24912
    );
  XLXI_31_XLXI_28_Current_Oct_Num_20_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(20),
      O => XLXI_31_XLXI_28_Current_Oct_Num_20_CYSELF_24894
    );
  XLXI_31_XLXI_28_Current_Oct_Num_20_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_20_XORG_24896,
      O => XLXI_31_XLXI_28_Current_Oct_Num_20_DYMUX_24898
    );
  XLXI_31_XLXI_28_Current_Oct_Num_20_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X27Y55"
    )
    port map (
      I0 => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_20_Q,
      I1 => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(21),
      O => XLXI_31_XLXI_28_Current_Oct_Num_20_XORG_24896
    );
  XLXI_31_XLXI_28_Current_Oct_Num_20_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_20_CYMUXFAST_24893,
      O => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_21_Q
    );
  XLXI_31_XLXI_28_Current_Oct_Num_20_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X27Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_19_Q,
      O => XLXI_31_XLXI_28_Current_Oct_Num_20_FASTCARRY_24891
    );
  XLXI_31_XLXI_28_Current_Oct_Num_20_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X27Y55"
    )
    port map (
      I0 => XLXI_31_XLXI_28_Current_Oct_Num_20_CYSELG_24880,
      I1 => XLXI_31_XLXI_28_Current_Oct_Num_20_CYSELF_24894,
      O => XLXI_31_XLXI_28_Current_Oct_Num_20_CYAND_24892
    );
  XLXI_31_XLXI_28_Current_Oct_Num_20_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X27Y55"
    )
    port map (
      IA => XLXI_31_XLXI_28_Current_Oct_Num_20_CYMUXG2_24890,
      IB => XLXI_31_XLXI_28_Current_Oct_Num_20_FASTCARRY_24891,
      SEL => XLXI_31_XLXI_28_Current_Oct_Num_20_CYAND_24892,
      O => XLXI_31_XLXI_28_Current_Oct_Num_20_CYMUXFAST_24893
    );
  XLXI_31_XLXI_28_Current_Oct_Num_20_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y55"
    )
    port map (
      IA => XLXI_31_XLXI_28_Current_Oct_Num_20_CY0G_24888,
      IB => XLXI_31_XLXI_28_Current_Oct_Num_20_CYMUXF2_24889,
      SEL => XLXI_31_XLXI_28_Current_Oct_Num_20_CYSELG_24880,
      O => XLXI_31_XLXI_28_Current_Oct_Num_20_CYMUXG2_24890
    );
  XLXI_31_XLXI_28_Current_Oct_Num_20_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X27Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num(21),
      O => XLXI_31_XLXI_28_Current_Oct_Num_20_CY0G_24888
    );
  XLXI_31_XLXI_28_Current_Oct_Num_20_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(21),
      O => XLXI_31_XLXI_28_Current_Oct_Num_20_CYSELG_24880
    );
  XLXI_31_XLXI_28_Current_Oct_Num_20_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => Reset_IBUF_13398,
      O => XLXI_31_XLXI_28_Current_Oct_Num_20_SRINV_24878
    );
  XLXI_31_XLXI_28_Current_Oct_Num_20_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_28_Current_Oct_Num_20_CLKINV_24877
    );
  XLXI_31_XLXI_28_Current_Oct_Num_20_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_not0002_0,
      O => XLXI_31_XLXI_28_Current_Oct_Num_20_CEINV_24876
    );
  XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut_21_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X27Y55"
    )
    port map (
      ADR0 => XLXI_31_XLXI_28_Current_Oct_Num(21),
      ADR1 => XLXI_31_XLXI_28_Current_Oct_Num_not0003_inv_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(21)
    );
  XLXI_31_XLXI_28_Current_Oct_Num_22_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_22_XORF_24971,
      O => XLXI_31_XLXI_28_Current_Oct_Num_22_DXMUX_24973
    );
  XLXI_31_XLXI_28_Current_Oct_Num_22_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X27Y56"
    )
    port map (
      I0 => XLXI_31_XLXI_28_Current_Oct_Num_22_CYINIT_24970,
      I1 => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(22),
      O => XLXI_31_XLXI_28_Current_Oct_Num_22_XORF_24971
    );
  XLXI_31_XLXI_28_Current_Oct_Num_22_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X27Y56"
    )
    port map (
      IA => XLXI_31_XLXI_28_Current_Oct_Num_22_CY0F_24969,
      IB => XLXI_31_XLXI_28_Current_Oct_Num_22_CYINIT_24970,
      SEL => XLXI_31_XLXI_28_Current_Oct_Num_22_CYSELF_24951,
      O => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_22_Q
    );
  XLXI_31_XLXI_28_Current_Oct_Num_22_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y56"
    )
    port map (
      IA => XLXI_31_XLXI_28_Current_Oct_Num_22_CY0F_24969,
      IB => XLXI_31_XLXI_28_Current_Oct_Num_22_CY0F_24969,
      SEL => XLXI_31_XLXI_28_Current_Oct_Num_22_CYSELF_24951,
      O => XLXI_31_XLXI_28_Current_Oct_Num_22_CYMUXF2_24946
    );
  XLXI_31_XLXI_28_Current_Oct_Num_22_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X27Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_21_Q,
      O => XLXI_31_XLXI_28_Current_Oct_Num_22_CYINIT_24970
    );
  XLXI_31_XLXI_28_Current_Oct_Num_22_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X27Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num(22),
      O => XLXI_31_XLXI_28_Current_Oct_Num_22_CY0F_24969
    );
  XLXI_31_XLXI_28_Current_Oct_Num_22_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(22),
      O => XLXI_31_XLXI_28_Current_Oct_Num_22_CYSELF_24951
    );
  XLXI_31_XLXI_28_Current_Oct_Num_22_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_22_XORG_24953,
      O => XLXI_31_XLXI_28_Current_Oct_Num_22_DYMUX_24955
    );
  XLXI_31_XLXI_28_Current_Oct_Num_22_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X27Y56"
    )
    port map (
      I0 => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_22_Q,
      I1 => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(23),
      O => XLXI_31_XLXI_28_Current_Oct_Num_22_XORG_24953
    );
  XLXI_31_XLXI_28_Current_Oct_Num_22_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_22_CYMUXFAST_24950,
      O => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_23_Q
    );
  XLXI_31_XLXI_28_Current_Oct_Num_22_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X27Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_21_Q,
      O => XLXI_31_XLXI_28_Current_Oct_Num_22_FASTCARRY_24948
    );
  XLXI_31_XLXI_28_Current_Oct_Num_22_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X27Y56"
    )
    port map (
      I0 => XLXI_31_XLXI_28_Current_Oct_Num_22_CYSELG_24937,
      I1 => XLXI_31_XLXI_28_Current_Oct_Num_22_CYSELF_24951,
      O => XLXI_31_XLXI_28_Current_Oct_Num_22_CYAND_24949
    );
  XLXI_31_XLXI_28_Current_Oct_Num_22_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X27Y56"
    )
    port map (
      IA => XLXI_31_XLXI_28_Current_Oct_Num_22_CYMUXG2_24947,
      IB => XLXI_31_XLXI_28_Current_Oct_Num_22_FASTCARRY_24948,
      SEL => XLXI_31_XLXI_28_Current_Oct_Num_22_CYAND_24949,
      O => XLXI_31_XLXI_28_Current_Oct_Num_22_CYMUXFAST_24950
    );
  XLXI_31_XLXI_28_Current_Oct_Num_22_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y56"
    )
    port map (
      IA => XLXI_31_XLXI_28_Current_Oct_Num_22_CY0G_24945,
      IB => XLXI_31_XLXI_28_Current_Oct_Num_22_CYMUXF2_24946,
      SEL => XLXI_31_XLXI_28_Current_Oct_Num_22_CYSELG_24937,
      O => XLXI_31_XLXI_28_Current_Oct_Num_22_CYMUXG2_24947
    );
  XLXI_31_XLXI_28_Current_Oct_Num_22_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X27Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num(23),
      O => XLXI_31_XLXI_28_Current_Oct_Num_22_CY0G_24945
    );
  XLXI_31_XLXI_28_Current_Oct_Num_22_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(23),
      O => XLXI_31_XLXI_28_Current_Oct_Num_22_CYSELG_24937
    );
  XLXI_31_XLXI_28_Current_Oct_Num_22_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => Reset_IBUF_13398,
      O => XLXI_31_XLXI_28_Current_Oct_Num_22_SRINV_24935
    );
  XLXI_31_XLXI_28_Current_Oct_Num_22_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_28_Current_Oct_Num_22_CLKINV_24934
    );
  XLXI_31_XLXI_28_Current_Oct_Num_22_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_not0002_0,
      O => XLXI_31_XLXI_28_Current_Oct_Num_22_CEINV_24933
    );
  XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut_23_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X27Y56"
    )
    port map (
      ADR0 => XLXI_31_XLXI_28_Current_Oct_Num(23),
      ADR1 => XLXI_31_XLXI_28_Current_Oct_Num_not0003_inv_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(23)
    );
  XLXI_31_XLXI_28_Current_Oct_Num_24_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_24_XORF_25028,
      O => XLXI_31_XLXI_28_Current_Oct_Num_24_DXMUX_25030
    );
  XLXI_31_XLXI_28_Current_Oct_Num_24_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X27Y57"
    )
    port map (
      I0 => XLXI_31_XLXI_28_Current_Oct_Num_24_CYINIT_25027,
      I1 => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(24),
      O => XLXI_31_XLXI_28_Current_Oct_Num_24_XORF_25028
    );
  XLXI_31_XLXI_28_Current_Oct_Num_24_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X27Y57"
    )
    port map (
      IA => XLXI_31_XLXI_28_Current_Oct_Num_24_CY0F_25026,
      IB => XLXI_31_XLXI_28_Current_Oct_Num_24_CYINIT_25027,
      SEL => XLXI_31_XLXI_28_Current_Oct_Num_24_CYSELF_25008,
      O => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_24_Q
    );
  XLXI_31_XLXI_28_Current_Oct_Num_24_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y57"
    )
    port map (
      IA => XLXI_31_XLXI_28_Current_Oct_Num_24_CY0F_25026,
      IB => XLXI_31_XLXI_28_Current_Oct_Num_24_CY0F_25026,
      SEL => XLXI_31_XLXI_28_Current_Oct_Num_24_CYSELF_25008,
      O => XLXI_31_XLXI_28_Current_Oct_Num_24_CYMUXF2_25003
    );
  XLXI_31_XLXI_28_Current_Oct_Num_24_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X27Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_23_Q,
      O => XLXI_31_XLXI_28_Current_Oct_Num_24_CYINIT_25027
    );
  XLXI_31_XLXI_28_Current_Oct_Num_24_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X27Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num(24),
      O => XLXI_31_XLXI_28_Current_Oct_Num_24_CY0F_25026
    );
  XLXI_31_XLXI_28_Current_Oct_Num_24_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(24),
      O => XLXI_31_XLXI_28_Current_Oct_Num_24_CYSELF_25008
    );
  XLXI_31_XLXI_28_Current_Oct_Num_24_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_24_XORG_25010,
      O => XLXI_31_XLXI_28_Current_Oct_Num_24_DYMUX_25012
    );
  XLXI_31_XLXI_28_Current_Oct_Num_24_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X27Y57"
    )
    port map (
      I0 => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_24_Q,
      I1 => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(25),
      O => XLXI_31_XLXI_28_Current_Oct_Num_24_XORG_25010
    );
  XLXI_31_XLXI_28_Current_Oct_Num_24_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_24_CYMUXFAST_25007,
      O => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_25_Q
    );
  XLXI_31_XLXI_28_Current_Oct_Num_24_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X27Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_23_Q,
      O => XLXI_31_XLXI_28_Current_Oct_Num_24_FASTCARRY_25005
    );
  XLXI_31_XLXI_28_Current_Oct_Num_24_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X27Y57"
    )
    port map (
      I0 => XLXI_31_XLXI_28_Current_Oct_Num_24_CYSELG_24994,
      I1 => XLXI_31_XLXI_28_Current_Oct_Num_24_CYSELF_25008,
      O => XLXI_31_XLXI_28_Current_Oct_Num_24_CYAND_25006
    );
  XLXI_31_XLXI_28_Current_Oct_Num_24_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X27Y57"
    )
    port map (
      IA => XLXI_31_XLXI_28_Current_Oct_Num_24_CYMUXG2_25004,
      IB => XLXI_31_XLXI_28_Current_Oct_Num_24_FASTCARRY_25005,
      SEL => XLXI_31_XLXI_28_Current_Oct_Num_24_CYAND_25006,
      O => XLXI_31_XLXI_28_Current_Oct_Num_24_CYMUXFAST_25007
    );
  XLXI_31_XLXI_28_Current_Oct_Num_24_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y57"
    )
    port map (
      IA => XLXI_31_XLXI_28_Current_Oct_Num_24_CY0G_25002,
      IB => XLXI_31_XLXI_28_Current_Oct_Num_24_CYMUXF2_25003,
      SEL => XLXI_31_XLXI_28_Current_Oct_Num_24_CYSELG_24994,
      O => XLXI_31_XLXI_28_Current_Oct_Num_24_CYMUXG2_25004
    );
  XLXI_31_XLXI_28_Current_Oct_Num_24_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X27Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num(25),
      O => XLXI_31_XLXI_28_Current_Oct_Num_24_CY0G_25002
    );
  XLXI_31_XLXI_28_Current_Oct_Num_24_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(25),
      O => XLXI_31_XLXI_28_Current_Oct_Num_24_CYSELG_24994
    );
  XLXI_31_XLXI_28_Current_Oct_Num_24_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => Reset_IBUF_13398,
      O => XLXI_31_XLXI_28_Current_Oct_Num_24_SRINV_24992
    );
  XLXI_31_XLXI_28_Current_Oct_Num_24_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_28_Current_Oct_Num_24_CLKINV_24991
    );
  XLXI_31_XLXI_28_Current_Oct_Num_24_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_not0002_0,
      O => XLXI_31_XLXI_28_Current_Oct_Num_24_CEINV_24990
    );
  XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut_25_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X27Y57"
    )
    port map (
      ADR0 => XLXI_31_XLXI_28_Current_Oct_Num_not0003_inv_0,
      ADR1 => XLXI_31_XLXI_28_Current_Oct_Num(25),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(25)
    );
  XLXI_31_XLXI_28_Current_Oct_Num_26_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_26_XORF_25085,
      O => XLXI_31_XLXI_28_Current_Oct_Num_26_DXMUX_25087
    );
  XLXI_31_XLXI_28_Current_Oct_Num_26_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X27Y58"
    )
    port map (
      I0 => XLXI_31_XLXI_28_Current_Oct_Num_26_CYINIT_25084,
      I1 => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(26),
      O => XLXI_31_XLXI_28_Current_Oct_Num_26_XORF_25085
    );
  XLXI_31_XLXI_28_Current_Oct_Num_26_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X27Y58"
    )
    port map (
      IA => XLXI_31_XLXI_28_Current_Oct_Num_26_CY0F_25083,
      IB => XLXI_31_XLXI_28_Current_Oct_Num_26_CYINIT_25084,
      SEL => XLXI_31_XLXI_28_Current_Oct_Num_26_CYSELF_25065,
      O => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_26_Q
    );
  XLXI_31_XLXI_28_Current_Oct_Num_26_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y58"
    )
    port map (
      IA => XLXI_31_XLXI_28_Current_Oct_Num_26_CY0F_25083,
      IB => XLXI_31_XLXI_28_Current_Oct_Num_26_CY0F_25083,
      SEL => XLXI_31_XLXI_28_Current_Oct_Num_26_CYSELF_25065,
      O => XLXI_31_XLXI_28_Current_Oct_Num_26_CYMUXF2_25060
    );
  XLXI_31_XLXI_28_Current_Oct_Num_26_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X27Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_25_Q,
      O => XLXI_31_XLXI_28_Current_Oct_Num_26_CYINIT_25084
    );
  XLXI_31_XLXI_28_Current_Oct_Num_26_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X27Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num(26),
      O => XLXI_31_XLXI_28_Current_Oct_Num_26_CY0F_25083
    );
  XLXI_31_XLXI_28_Current_Oct_Num_26_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(26),
      O => XLXI_31_XLXI_28_Current_Oct_Num_26_CYSELF_25065
    );
  XLXI_31_XLXI_28_Current_Oct_Num_26_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_26_XORG_25067,
      O => XLXI_31_XLXI_28_Current_Oct_Num_26_DYMUX_25069
    );
  XLXI_31_XLXI_28_Current_Oct_Num_26_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X27Y58"
    )
    port map (
      I0 => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_26_Q,
      I1 => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(27),
      O => XLXI_31_XLXI_28_Current_Oct_Num_26_XORG_25067
    );
  XLXI_31_XLXI_28_Current_Oct_Num_26_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_26_CYMUXFAST_25064,
      O => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_27_Q
    );
  XLXI_31_XLXI_28_Current_Oct_Num_26_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X27Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_25_Q,
      O => XLXI_31_XLXI_28_Current_Oct_Num_26_FASTCARRY_25062
    );
  XLXI_31_XLXI_28_Current_Oct_Num_26_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X27Y58"
    )
    port map (
      I0 => XLXI_31_XLXI_28_Current_Oct_Num_26_CYSELG_25051,
      I1 => XLXI_31_XLXI_28_Current_Oct_Num_26_CYSELF_25065,
      O => XLXI_31_XLXI_28_Current_Oct_Num_26_CYAND_25063
    );
  XLXI_31_XLXI_28_Current_Oct_Num_26_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X27Y58"
    )
    port map (
      IA => XLXI_31_XLXI_28_Current_Oct_Num_26_CYMUXG2_25061,
      IB => XLXI_31_XLXI_28_Current_Oct_Num_26_FASTCARRY_25062,
      SEL => XLXI_31_XLXI_28_Current_Oct_Num_26_CYAND_25063,
      O => XLXI_31_XLXI_28_Current_Oct_Num_26_CYMUXFAST_25064
    );
  XLXI_31_XLXI_28_Current_Oct_Num_26_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y58"
    )
    port map (
      IA => XLXI_31_XLXI_28_Current_Oct_Num_26_CY0G_25059,
      IB => XLXI_31_XLXI_28_Current_Oct_Num_26_CYMUXF2_25060,
      SEL => XLXI_31_XLXI_28_Current_Oct_Num_26_CYSELG_25051,
      O => XLXI_31_XLXI_28_Current_Oct_Num_26_CYMUXG2_25061
    );
  XLXI_31_XLXI_28_Current_Oct_Num_26_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X27Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num(27),
      O => XLXI_31_XLXI_28_Current_Oct_Num_26_CY0G_25059
    );
  XLXI_31_XLXI_28_Current_Oct_Num_26_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(27),
      O => XLXI_31_XLXI_28_Current_Oct_Num_26_CYSELG_25051
    );
  XLXI_31_XLXI_28_Current_Oct_Num_26_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => Reset_IBUF_13398,
      O => XLXI_31_XLXI_28_Current_Oct_Num_26_SRINV_25049
    );
  XLXI_31_XLXI_28_Current_Oct_Num_26_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_28_Current_Oct_Num_26_CLKINV_25048
    );
  XLXI_31_XLXI_28_Current_Oct_Num_26_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_not0002_0,
      O => XLXI_31_XLXI_28_Current_Oct_Num_26_CEINV_25047
    );
  XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut_27_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X27Y58"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_XLXI_28_Current_Oct_Num(27),
      ADR2 => VCC,
      ADR3 => XLXI_31_XLXI_28_Current_Oct_Num_not0003_inv_0,
      O => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(27)
    );
  XLXI_31_XLXI_28_Current_Oct_Num_28_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_28_XORF_25142,
      O => XLXI_31_XLXI_28_Current_Oct_Num_28_DXMUX_25144
    );
  XLXI_31_XLXI_28_Current_Oct_Num_28_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X27Y59"
    )
    port map (
      I0 => XLXI_31_XLXI_28_Current_Oct_Num_28_CYINIT_25141,
      I1 => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(28),
      O => XLXI_31_XLXI_28_Current_Oct_Num_28_XORF_25142
    );
  XLXI_31_XLXI_28_Current_Oct_Num_28_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X27Y59"
    )
    port map (
      IA => XLXI_31_XLXI_28_Current_Oct_Num_28_CY0F_25140,
      IB => XLXI_31_XLXI_28_Current_Oct_Num_28_CYINIT_25141,
      SEL => XLXI_31_XLXI_28_Current_Oct_Num_28_CYSELF_25122,
      O => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_28_Q
    );
  XLXI_31_XLXI_28_Current_Oct_Num_28_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y59"
    )
    port map (
      IA => XLXI_31_XLXI_28_Current_Oct_Num_28_CY0F_25140,
      IB => XLXI_31_XLXI_28_Current_Oct_Num_28_CY0F_25140,
      SEL => XLXI_31_XLXI_28_Current_Oct_Num_28_CYSELF_25122,
      O => XLXI_31_XLXI_28_Current_Oct_Num_28_CYMUXF2_25117
    );
  XLXI_31_XLXI_28_Current_Oct_Num_28_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X27Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_27_Q,
      O => XLXI_31_XLXI_28_Current_Oct_Num_28_CYINIT_25141
    );
  XLXI_31_XLXI_28_Current_Oct_Num_28_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X27Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num(28),
      O => XLXI_31_XLXI_28_Current_Oct_Num_28_CY0F_25140
    );
  XLXI_31_XLXI_28_Current_Oct_Num_28_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(28),
      O => XLXI_31_XLXI_28_Current_Oct_Num_28_CYSELF_25122
    );
  XLXI_31_XLXI_28_Current_Oct_Num_28_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_28_XORG_25124,
      O => XLXI_31_XLXI_28_Current_Oct_Num_28_DYMUX_25126
    );
  XLXI_31_XLXI_28_Current_Oct_Num_28_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X27Y59"
    )
    port map (
      I0 => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_28_Q,
      I1 => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(29),
      O => XLXI_31_XLXI_28_Current_Oct_Num_28_XORG_25124
    );
  XLXI_31_XLXI_28_Current_Oct_Num_28_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X27Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_27_Q,
      O => XLXI_31_XLXI_28_Current_Oct_Num_28_FASTCARRY_25119
    );
  XLXI_31_XLXI_28_Current_Oct_Num_28_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X27Y59"
    )
    port map (
      I0 => XLXI_31_XLXI_28_Current_Oct_Num_28_CYSELG_25108,
      I1 => XLXI_31_XLXI_28_Current_Oct_Num_28_CYSELF_25122,
      O => XLXI_31_XLXI_28_Current_Oct_Num_28_CYAND_25120
    );
  XLXI_31_XLXI_28_Current_Oct_Num_28_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X27Y59"
    )
    port map (
      IA => XLXI_31_XLXI_28_Current_Oct_Num_28_CYMUXG2_25118,
      IB => XLXI_31_XLXI_28_Current_Oct_Num_28_FASTCARRY_25119,
      SEL => XLXI_31_XLXI_28_Current_Oct_Num_28_CYAND_25120,
      O => XLXI_31_XLXI_28_Current_Oct_Num_28_CYMUXFAST_25121
    );
  XLXI_31_XLXI_28_Current_Oct_Num_28_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y59"
    )
    port map (
      IA => XLXI_31_XLXI_28_Current_Oct_Num_28_CY0G_25116,
      IB => XLXI_31_XLXI_28_Current_Oct_Num_28_CYMUXF2_25117,
      SEL => XLXI_31_XLXI_28_Current_Oct_Num_28_CYSELG_25108,
      O => XLXI_31_XLXI_28_Current_Oct_Num_28_CYMUXG2_25118
    );
  XLXI_31_XLXI_28_Current_Oct_Num_28_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X27Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num(29),
      O => XLXI_31_XLXI_28_Current_Oct_Num_28_CY0G_25116
    );
  XLXI_31_XLXI_28_Current_Oct_Num_28_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(29),
      O => XLXI_31_XLXI_28_Current_Oct_Num_28_CYSELG_25108
    );
  XLXI_31_XLXI_28_Current_Oct_Num_28_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => Reset_IBUF_13398,
      O => XLXI_31_XLXI_28_Current_Oct_Num_28_SRINV_25106
    );
  XLXI_31_XLXI_28_Current_Oct_Num_28_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_28_Current_Oct_Num_28_CLKINV_25105
    );
  XLXI_31_XLXI_28_Current_Oct_Num_28_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_not0002_0,
      O => XLXI_31_XLXI_28_Current_Oct_Num_28_CEINV_25104
    );
  XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut_29_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X27Y59"
    )
    port map (
      ADR0 => XLXI_31_XLXI_28_Current_Oct_Num(29),
      ADR1 => XLXI_31_XLXI_28_Current_Oct_Num_not0003_inv_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(29)
    );
  XLXI_31_XLXI_28_Current_Oct_Num_30_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_30_XORF_25191,
      O => XLXI_31_XLXI_28_Current_Oct_Num_30_DXMUX_25193
    );
  XLXI_31_XLXI_28_Current_Oct_Num_30_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X27Y60"
    )
    port map (
      I0 => XLXI_31_XLXI_28_Current_Oct_Num_30_CYINIT_25190,
      I1 => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(30),
      O => XLXI_31_XLXI_28_Current_Oct_Num_30_XORF_25191
    );
  XLXI_31_XLXI_28_Current_Oct_Num_30_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X27Y60"
    )
    port map (
      IA => XLXI_31_XLXI_28_Current_Oct_Num_30_CY0F_25189,
      IB => XLXI_31_XLXI_28_Current_Oct_Num_30_CYINIT_25190,
      SEL => XLXI_31_XLXI_28_Current_Oct_Num_30_CYSELF_25181,
      O => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_30_Q
    );
  XLXI_31_XLXI_28_Current_Oct_Num_30_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X27Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_28_CYMUXFAST_25121,
      O => XLXI_31_XLXI_28_Current_Oct_Num_30_CYINIT_25190
    );
  XLXI_31_XLXI_28_Current_Oct_Num_30_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X27Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num(30),
      O => XLXI_31_XLXI_28_Current_Oct_Num_30_CY0F_25189
    );
  XLXI_31_XLXI_28_Current_Oct_Num_30_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(30),
      O => XLXI_31_XLXI_28_Current_Oct_Num_30_CYSELF_25181
    );
  XLXI_31_XLXI_28_Current_Oct_Num_30_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_30_XORG_25172,
      O => XLXI_31_XLXI_28_Current_Oct_Num_30_DYMUX_25174
    );
  XLXI_31_XLXI_28_Current_Oct_Num_30_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X27Y60"
    )
    port map (
      I0 => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_cy_30_Q,
      I1 => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(31),
      O => XLXI_31_XLXI_28_Current_Oct_Num_30_XORG_25172
    );
  XLXI_31_XLXI_28_Current_Oct_Num_30_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => Reset_IBUF_13398,
      O => XLXI_31_XLXI_28_Current_Oct_Num_30_SRINV_25162
    );
  XLXI_31_XLXI_28_Current_Oct_Num_30_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_28_Current_Oct_Num_30_CLKINV_25161
    );
  XLXI_31_XLXI_28_Current_Oct_Num_30_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_not0002_0,
      O => XLXI_31_XLXI_28_Current_Oct_Num_30_CEINV_25160
    );
  XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut_31_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X27Y60"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_XLXI_28_Current_Oct_Num_not0003_inv_0,
      ADR2 => VCC,
      ADR3 => XLXI_31_XLXI_28_Current_Oct_Num(31),
      O => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(31)
    );
  XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_wg_cy_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X23Y15"
    )
    port map (
      O => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_wg_cy_1_LOGIC_ZERO_25216
    );
  XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_wg_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X23Y15"
    )
    port map (
      IA => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_wg_cy_1_LOGIC_ZERO_25216,
      IB => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_wg_cy_1_CYINIT_25227,
      SEL => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_wg_cy_1_CYSELF_25221,
      O => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_wg_cy(0)
    );
  XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_wg_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X23Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_wg_cy_1_BXINV_25219,
      O => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_wg_cy_1_CYINIT_25227
    );
  XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_wg_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_wg_lut(0),
      O => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_wg_cy_1_CYSELF_25221
    );
  XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_wg_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_wg_cy_1_BXINV_25219
    );
  XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_wg_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X23Y15"
    )
    port map (
      IA => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_wg_cy_1_LOGIC_ZERO_25216,
      IB => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_wg_cy(0),
      SEL => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_wg_cy_1_CYSELG_25210,
      O => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_wg_cy_1_CYMUXG_25218
    );
  XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_wg_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X23Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_wg_lut(1),
      O => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_wg_cy_1_CYSELG_25210
    );
  XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_wg_lut_1_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X23Y15"
    )
    port map (
      ADR0 => XLXI_31_XLXN_232_16_0,
      ADR1 => XLXI_31_XLXN_232_5_0,
      ADR2 => XLXI_31_XLXN_232_11_0,
      ADR3 => XLXI_31_XLXN_232_8_0,
      O => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_wg_lut(1)
    );
  XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_wg_cy_3_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X23Y16"
    )
    port map (
      O => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_wg_cy_3_LOGIC_ZERO_25245
    );
  XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_wg_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y16"
    )
    port map (
      IA => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_wg_cy_3_LOGIC_ZERO_25245,
      IB => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_wg_cy_3_LOGIC_ZERO_25245,
      SEL => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_wg_cy_3_CYSELF_25251,
      O => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_wg_cy_3_CYMUXF2_25246
    );
  XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_wg_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_wg_lut(2),
      O => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_wg_cy_3_CYSELF_25251
    );
  XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_wg_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X23Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_wg_cy_1_CYMUXG_25218,
      O => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_wg_cy_3_FASTCARRY_25248
    );
  XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_wg_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X23Y16"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_wg_cy_3_CYSELG_25239,
      I1 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_wg_cy_3_CYSELF_25251,
      O => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_wg_cy_3_CYAND_25249
    );
  XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_wg_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X23Y16"
    )
    port map (
      IA => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_wg_cy_3_CYMUXG2_25247,
      IB => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_wg_cy_3_FASTCARRY_25248,
      SEL => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_wg_cy_3_CYAND_25249,
      O => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_wg_cy_3_CYMUXFAST_25250
    );
  XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_wg_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y16"
    )
    port map (
      IA => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_wg_cy_3_LOGIC_ZERO_25245,
      IB => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_wg_cy_3_CYMUXF2_25246,
      SEL => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_wg_cy_3_CYSELG_25239,
      O => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_wg_cy_3_CYMUXG2_25247
    );
  XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_wg_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X23Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_wg_lut(3),
      O => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_wg_cy_3_CYSELG_25239
    );
  XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_wg_lut_3_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X23Y16"
    )
    port map (
      ADR0 => XLXI_31_XLXN_232_13_0,
      ADR1 => XLXI_31_XLXN_232_14_0,
      ADR2 => XLXI_31_XLXN_232_12_0,
      ADR3 => XLXI_31_XLXN_232_7_0,
      O => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_wg_lut(3)
    );
  XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X23Y17"
    )
    port map (
      O => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_LOGIC_ZERO_25275
    );
  XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y17"
    )
    port map (
      IA => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_LOGIC_ZERO_25275,
      IB => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_LOGIC_ZERO_25275,
      SEL => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_CYSELF_25281,
      O => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_CYMUXF2_25276
    );
  XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_wg_lut(4),
      O => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_CYSELF_25281
    );
  XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_CYMUXFAST_25280,
      O => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002
    );
  XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X23Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_wg_cy_3_CYMUXFAST_25250,
      O => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_FASTCARRY_25278
    );
  XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X23Y17"
    )
    port map (
      I0 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_CYSELG_25269,
      I1 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_CYSELF_25281,
      O => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_CYAND_25279
    );
  XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X23Y17"
    )
    port map (
      IA => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_CYMUXG2_25277,
      IB => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_FASTCARRY_25278,
      SEL => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_CYAND_25279,
      O => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_CYMUXFAST_25280
    );
  XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y17"
    )
    port map (
      IA => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_LOGIC_ZERO_25275,
      IB => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_CYMUXF2_25276,
      SEL => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_CYSELG_25269,
      O => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_CYMUXG2_25277
    );
  XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X23Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_wg_lut(5),
      O => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_CYSELG_25269
    );
  XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_wg_lut_5_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X23Y17"
    )
    port map (
      ADR0 => XLXI_31_XLXN_232(19),
      ADR1 => XLXI_31_XLXN_232_3_0,
      ADR2 => XLXI_31_XLXN_232(20),
      ADR3 => XLXI_31_XLXN_232(21),
      O => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_wg_lut(5)
    );
  XLXI_31_FileReader_mult0000_17_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_mult0000_17_XORF_25322,
      O => XLXI_31_FileReader_mult0000(17)
    );
  XLXI_31_FileReader_mult0000_17_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X2Y54"
    )
    port map (
      I0 => XLXI_31_FileReader_mult0000_17_CYINIT_25321,
      I1 => XLXI_31_FileReader_Mmult_mult00000_Madd_lut(17),
      O => XLXI_31_FileReader_mult0000_17_XORF_25322
    );
  XLXI_31_FileReader_mult0000_17_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X2Y54"
    )
    port map (
      IA => XLXI_31_FileReader_mult0000_17_CY0F_25320,
      IB => XLXI_31_FileReader_mult0000_17_CYINIT_25321,
      SEL => XLXI_31_FileReader_mult0000_17_CYSELF_25312,
      O => XLXI_31_FileReader_Mmult_mult00000_Madd_cy(17)
    );
  XLXI_31_FileReader_mult0000_17_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X2Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_mult0000_17_BXINV_25310,
      O => XLXI_31_FileReader_mult0000_17_CYINIT_25321
    );
  XLXI_31_FileReader_mult0000_17_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X2Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_mult00001_P_to_Adder_B_0,
      O => XLXI_31_FileReader_mult0000_17_CY0F_25320
    );
  XLXI_31_FileReader_mult0000_17_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X2Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_mult00000_Madd_lut(17),
      O => XLXI_31_FileReader_mult0000_17_CYSELF_25312
    );
  XLXI_31_FileReader_mult0000_17_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => XLXI_31_FileReader_mult0000_17_BXINV_25310
    );
  XLXI_31_FileReader_mult0000_17_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_mult0000_17_XORG_25308,
      O => XLXI_31_FileReader_mult0000(18)
    );
  XLXI_31_FileReader_mult0000_17_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X2Y54"
    )
    port map (
      I0 => XLXI_31_FileReader_Mmult_mult00000_Madd_cy(17),
      I1 => XLXI_31_FileReader_Mmult_mult00000_Madd_lut(18),
      O => XLXI_31_FileReader_mult0000_17_XORG_25308
    );
  XLXI_31_FileReader_mult0000_17_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_mult0000_17_CYMUXG_25307,
      O => XLXI_31_FileReader_Mmult_mult00000_Madd_cy(18)
    );
  XLXI_31_FileReader_mult0000_17_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X2Y54"
    )
    port map (
      IA => XLXI_31_FileReader_mult0000_17_CY0G_25305,
      IB => XLXI_31_FileReader_Mmult_mult00000_Madd_cy(17),
      SEL => XLXI_31_FileReader_mult0000_17_CYSELG_25297,
      O => XLXI_31_FileReader_mult0000_17_CYMUXG_25307
    );
  XLXI_31_FileReader_mult0000_17_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X2Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_mult00001_P_to_Adder_B_1,
      O => XLXI_31_FileReader_mult0000_17_CY0G_25305
    );
  XLXI_31_FileReader_mult0000_17_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X2Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_mult00000_Madd_lut(18),
      O => XLXI_31_FileReader_mult0000_17_CYSELG_25297
    );
  XLXI_31_FileReader_Mmult_mult00000_Madd_lut_18_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X2Y54"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Mmult_mult00001_P_to_Adder_B_1,
      ADR1 => VCC,
      ADR2 => XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_18,
      ADR3 => VCC,
      O => XLXI_31_FileReader_Mmult_mult00000_Madd_lut(18)
    );
  XLXI_31_FileReader_mult0000_19_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_mult0000_19_XORF_25361,
      O => XLXI_31_FileReader_mult0000(19)
    );
  XLXI_31_FileReader_mult0000_19_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X2Y55"
    )
    port map (
      I0 => XLXI_31_FileReader_mult0000_19_CYINIT_25360,
      I1 => XLXI_31_FileReader_Mmult_mult00000_Madd_lut(19),
      O => XLXI_31_FileReader_mult0000_19_XORF_25361
    );
  XLXI_31_FileReader_mult0000_19_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X2Y55"
    )
    port map (
      IA => XLXI_31_FileReader_mult0000_19_CY0F_25359,
      IB => XLXI_31_FileReader_mult0000_19_CYINIT_25360,
      SEL => XLXI_31_FileReader_mult0000_19_CYSELF_25347,
      O => XLXI_31_FileReader_Mmult_mult00000_Madd_cy(19)
    );
  XLXI_31_FileReader_mult0000_19_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X2Y55"
    )
    port map (
      IA => XLXI_31_FileReader_mult0000_19_CY0F_25359,
      IB => XLXI_31_FileReader_mult0000_19_CY0F_25359,
      SEL => XLXI_31_FileReader_mult0000_19_CYSELF_25347,
      O => XLXI_31_FileReader_mult0000_19_CYMUXF2_25342
    );
  XLXI_31_FileReader_mult0000_19_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X2Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_mult00000_Madd_cy(18),
      O => XLXI_31_FileReader_mult0000_19_CYINIT_25360
    );
  XLXI_31_FileReader_mult0000_19_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X2Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_mult00001_P_to_Adder_B_2,
      O => XLXI_31_FileReader_mult0000_19_CY0F_25359
    );
  XLXI_31_FileReader_mult0000_19_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X2Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_mult00000_Madd_lut(19),
      O => XLXI_31_FileReader_mult0000_19_CYSELF_25347
    );
  XLXI_31_FileReader_mult0000_19_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_mult0000_19_XORG_25349,
      O => XLXI_31_FileReader_mult0000(20)
    );
  XLXI_31_FileReader_mult0000_19_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X2Y55"
    )
    port map (
      I0 => XLXI_31_FileReader_Mmult_mult00000_Madd_cy(19),
      I1 => XLXI_31_FileReader_Mmult_mult00000_Madd_lut(20),
      O => XLXI_31_FileReader_mult0000_19_XORG_25349
    );
  XLXI_31_FileReader_mult0000_19_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_mult0000_19_CYMUXFAST_25346,
      O => XLXI_31_FileReader_Mmult_mult00000_Madd_cy(20)
    );
  XLXI_31_FileReader_mult0000_19_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X2Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_mult00000_Madd_cy(18),
      O => XLXI_31_FileReader_mult0000_19_FASTCARRY_25344
    );
  XLXI_31_FileReader_mult0000_19_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X2Y55"
    )
    port map (
      I0 => XLXI_31_FileReader_mult0000_19_CYSELG_25333,
      I1 => XLXI_31_FileReader_mult0000_19_CYSELF_25347,
      O => XLXI_31_FileReader_mult0000_19_CYAND_25345
    );
  XLXI_31_FileReader_mult0000_19_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X2Y55"
    )
    port map (
      IA => XLXI_31_FileReader_mult0000_19_CYMUXG2_25343,
      IB => XLXI_31_FileReader_mult0000_19_FASTCARRY_25344,
      SEL => XLXI_31_FileReader_mult0000_19_CYAND_25345,
      O => XLXI_31_FileReader_mult0000_19_CYMUXFAST_25346
    );
  XLXI_31_FileReader_mult0000_19_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X2Y55"
    )
    port map (
      IA => XLXI_31_FileReader_mult0000_19_CY0G_25341,
      IB => XLXI_31_FileReader_mult0000_19_CYMUXF2_25342,
      SEL => XLXI_31_FileReader_mult0000_19_CYSELG_25333,
      O => XLXI_31_FileReader_mult0000_19_CYMUXG2_25343
    );
  XLXI_31_FileReader_mult0000_19_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X2Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_mult00001_P_to_Adder_B_3,
      O => XLXI_31_FileReader_mult0000_19_CY0G_25341
    );
  XLXI_31_FileReader_mult0000_19_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X2Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_mult00000_Madd_lut(20),
      O => XLXI_31_FileReader_mult0000_19_CYSELG_25333
    );
  XLXI_31_FileReader_Mmult_mult00000_Madd_lut_20_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X2Y55"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_FileReader_Mmult_mult00001_P_to_Adder_B_3,
      ADR2 => VCC,
      ADR3 => XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_20,
      O => XLXI_31_FileReader_Mmult_mult00000_Madd_lut(20)
    );
  XLXI_31_FileReader_mult0000_21_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_mult0000_21_XORF_25400,
      O => XLXI_31_FileReader_mult0000(21)
    );
  XLXI_31_FileReader_mult0000_21_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X2Y56"
    )
    port map (
      I0 => XLXI_31_FileReader_mult0000_21_CYINIT_25399,
      I1 => XLXI_31_FileReader_Mmult_mult00000_Madd_lut(21),
      O => XLXI_31_FileReader_mult0000_21_XORF_25400
    );
  XLXI_31_FileReader_mult0000_21_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X2Y56"
    )
    port map (
      IA => XLXI_31_FileReader_mult0000_21_CY0F_25398,
      IB => XLXI_31_FileReader_mult0000_21_CYINIT_25399,
      SEL => XLXI_31_FileReader_mult0000_21_CYSELF_25386,
      O => XLXI_31_FileReader_Mmult_mult00000_Madd_cy(21)
    );
  XLXI_31_FileReader_mult0000_21_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X2Y56"
    )
    port map (
      IA => XLXI_31_FileReader_mult0000_21_CY0F_25398,
      IB => XLXI_31_FileReader_mult0000_21_CY0F_25398,
      SEL => XLXI_31_FileReader_mult0000_21_CYSELF_25386,
      O => XLXI_31_FileReader_mult0000_21_CYMUXF2_25381
    );
  XLXI_31_FileReader_mult0000_21_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X2Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_mult00000_Madd_cy(20),
      O => XLXI_31_FileReader_mult0000_21_CYINIT_25399
    );
  XLXI_31_FileReader_mult0000_21_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X2Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_mult00001_P_to_Adder_B_4,
      O => XLXI_31_FileReader_mult0000_21_CY0F_25398
    );
  XLXI_31_FileReader_mult0000_21_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X2Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_mult00000_Madd_lut(21),
      O => XLXI_31_FileReader_mult0000_21_CYSELF_25386
    );
  XLXI_31_FileReader_mult0000_21_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_mult0000_21_XORG_25388,
      O => XLXI_31_FileReader_mult0000(22)
    );
  XLXI_31_FileReader_mult0000_21_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X2Y56"
    )
    port map (
      I0 => XLXI_31_FileReader_Mmult_mult00000_Madd_cy(21),
      I1 => XLXI_31_FileReader_Mmult_mult00000_Madd_lut(22),
      O => XLXI_31_FileReader_mult0000_21_XORG_25388
    );
  XLXI_31_FileReader_mult0000_21_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_mult0000_21_CYMUXFAST_25385,
      O => XLXI_31_FileReader_Mmult_mult00000_Madd_cy(22)
    );
  XLXI_31_FileReader_mult0000_21_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X2Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_mult00000_Madd_cy(20),
      O => XLXI_31_FileReader_mult0000_21_FASTCARRY_25383
    );
  XLXI_31_FileReader_mult0000_21_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X2Y56"
    )
    port map (
      I0 => XLXI_31_FileReader_mult0000_21_CYSELG_25372,
      I1 => XLXI_31_FileReader_mult0000_21_CYSELF_25386,
      O => XLXI_31_FileReader_mult0000_21_CYAND_25384
    );
  XLXI_31_FileReader_mult0000_21_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X2Y56"
    )
    port map (
      IA => XLXI_31_FileReader_mult0000_21_CYMUXG2_25382,
      IB => XLXI_31_FileReader_mult0000_21_FASTCARRY_25383,
      SEL => XLXI_31_FileReader_mult0000_21_CYAND_25384,
      O => XLXI_31_FileReader_mult0000_21_CYMUXFAST_25385
    );
  XLXI_31_FileReader_mult0000_21_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X2Y56"
    )
    port map (
      IA => XLXI_31_FileReader_mult0000_21_CY0G_25380,
      IB => XLXI_31_FileReader_mult0000_21_CYMUXF2_25381,
      SEL => XLXI_31_FileReader_mult0000_21_CYSELG_25372,
      O => XLXI_31_FileReader_mult0000_21_CYMUXG2_25382
    );
  XLXI_31_FileReader_mult0000_21_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X2Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_mult00001_P_to_Adder_B_5,
      O => XLXI_31_FileReader_mult0000_21_CY0G_25380
    );
  XLXI_31_FileReader_mult0000_21_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X2Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_mult00000_Madd_lut(22),
      O => XLXI_31_FileReader_mult0000_21_CYSELG_25372
    );
  XLXI_31_FileReader_Mmult_mult00000_Madd_lut_22_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X2Y56"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_FileReader_Mmult_mult00001_P_to_Adder_B_5,
      ADR2 => XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_22,
      ADR3 => VCC,
      O => XLXI_31_FileReader_Mmult_mult00000_Madd_lut(22)
    );
  XLXI_31_FileReader_mult0000_23_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_mult0000_23_XORF_25439,
      O => XLXI_31_FileReader_mult0000(23)
    );
  XLXI_31_FileReader_mult0000_23_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X2Y57"
    )
    port map (
      I0 => XLXI_31_FileReader_mult0000_23_CYINIT_25438,
      I1 => XLXI_31_FileReader_Mmult_mult00000_Madd_lut(23),
      O => XLXI_31_FileReader_mult0000_23_XORF_25439
    );
  XLXI_31_FileReader_mult0000_23_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X2Y57"
    )
    port map (
      IA => XLXI_31_FileReader_mult0000_23_CY0F_25437,
      IB => XLXI_31_FileReader_mult0000_23_CYINIT_25438,
      SEL => XLXI_31_FileReader_mult0000_23_CYSELF_25425,
      O => XLXI_31_FileReader_Mmult_mult00000_Madd_cy(23)
    );
  XLXI_31_FileReader_mult0000_23_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X2Y57"
    )
    port map (
      IA => XLXI_31_FileReader_mult0000_23_CY0F_25437,
      IB => XLXI_31_FileReader_mult0000_23_CY0F_25437,
      SEL => XLXI_31_FileReader_mult0000_23_CYSELF_25425,
      O => XLXI_31_FileReader_mult0000_23_CYMUXF2_25420
    );
  XLXI_31_FileReader_mult0000_23_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X2Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_mult00000_Madd_cy(22),
      O => XLXI_31_FileReader_mult0000_23_CYINIT_25438
    );
  XLXI_31_FileReader_mult0000_23_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X2Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_mult00001_P_to_Adder_B_6,
      O => XLXI_31_FileReader_mult0000_23_CY0F_25437
    );
  XLXI_31_FileReader_mult0000_23_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X2Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_mult00000_Madd_lut(23),
      O => XLXI_31_FileReader_mult0000_23_CYSELF_25425
    );
  XLXI_31_FileReader_mult0000_23_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_mult0000_23_XORG_25427,
      O => XLXI_31_FileReader_mult0000(24)
    );
  XLXI_31_FileReader_mult0000_23_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X2Y57"
    )
    port map (
      I0 => XLXI_31_FileReader_Mmult_mult00000_Madd_cy(23),
      I1 => XLXI_31_FileReader_Mmult_mult00000_Madd_lut(24),
      O => XLXI_31_FileReader_mult0000_23_XORG_25427
    );
  XLXI_31_FileReader_mult0000_23_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_mult0000_23_CYMUXFAST_25424,
      O => XLXI_31_FileReader_Mmult_mult00000_Madd_cy(24)
    );
  XLXI_31_FileReader_mult0000_23_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X2Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_mult00000_Madd_cy(22),
      O => XLXI_31_FileReader_mult0000_23_FASTCARRY_25422
    );
  XLXI_31_FileReader_mult0000_23_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X2Y57"
    )
    port map (
      I0 => XLXI_31_FileReader_mult0000_23_CYSELG_25411,
      I1 => XLXI_31_FileReader_mult0000_23_CYSELF_25425,
      O => XLXI_31_FileReader_mult0000_23_CYAND_25423
    );
  XLXI_31_FileReader_mult0000_23_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X2Y57"
    )
    port map (
      IA => XLXI_31_FileReader_mult0000_23_CYMUXG2_25421,
      IB => XLXI_31_FileReader_mult0000_23_FASTCARRY_25422,
      SEL => XLXI_31_FileReader_mult0000_23_CYAND_25423,
      O => XLXI_31_FileReader_mult0000_23_CYMUXFAST_25424
    );
  XLXI_31_FileReader_mult0000_23_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X2Y57"
    )
    port map (
      IA => XLXI_31_FileReader_mult0000_23_CY0G_25419,
      IB => XLXI_31_FileReader_mult0000_23_CYMUXF2_25420,
      SEL => XLXI_31_FileReader_mult0000_23_CYSELG_25411,
      O => XLXI_31_FileReader_mult0000_23_CYMUXG2_25421
    );
  XLXI_31_FileReader_mult0000_23_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X2Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_mult00001_P_to_Adder_B_7,
      O => XLXI_31_FileReader_mult0000_23_CY0G_25419
    );
  XLXI_31_FileReader_mult0000_23_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X2Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_mult00000_Madd_lut(24),
      O => XLXI_31_FileReader_mult0000_23_CYSELG_25411
    );
  XLXI_31_FileReader_Mmult_mult00000_Madd_lut_24_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X2Y57"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Mmult_mult00001_P_to_Adder_B_7,
      ADR1 => XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_24,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_FileReader_Mmult_mult00000_Madd_lut(24)
    );
  XLXI_31_FileReader_mult0000_25_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_mult0000_25_XORF_25478,
      O => XLXI_31_FileReader_mult0000(25)
    );
  XLXI_31_FileReader_mult0000_25_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X2Y58"
    )
    port map (
      I0 => XLXI_31_FileReader_mult0000_25_CYINIT_25477,
      I1 => XLXI_31_FileReader_Mmult_mult00000_Madd_lut(25),
      O => XLXI_31_FileReader_mult0000_25_XORF_25478
    );
  XLXI_31_FileReader_mult0000_25_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X2Y58"
    )
    port map (
      IA => XLXI_31_FileReader_mult0000_25_CY0F_25476,
      IB => XLXI_31_FileReader_mult0000_25_CYINIT_25477,
      SEL => XLXI_31_FileReader_mult0000_25_CYSELF_25464,
      O => XLXI_31_FileReader_Mmult_mult00000_Madd_cy(25)
    );
  XLXI_31_FileReader_mult0000_25_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X2Y58"
    )
    port map (
      IA => XLXI_31_FileReader_mult0000_25_CY0F_25476,
      IB => XLXI_31_FileReader_mult0000_25_CY0F_25476,
      SEL => XLXI_31_FileReader_mult0000_25_CYSELF_25464,
      O => XLXI_31_FileReader_mult0000_25_CYMUXF2_25459
    );
  XLXI_31_FileReader_mult0000_25_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X2Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_mult00000_Madd_cy(24),
      O => XLXI_31_FileReader_mult0000_25_CYINIT_25477
    );
  XLXI_31_FileReader_mult0000_25_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X2Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_mult00001_P_to_Adder_B_8,
      O => XLXI_31_FileReader_mult0000_25_CY0F_25476
    );
  XLXI_31_FileReader_mult0000_25_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X2Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_mult00000_Madd_lut(25),
      O => XLXI_31_FileReader_mult0000_25_CYSELF_25464
    );
  XLXI_31_FileReader_mult0000_25_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_mult0000_25_XORG_25466,
      O => XLXI_31_FileReader_mult0000(26)
    );
  XLXI_31_FileReader_mult0000_25_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X2Y58"
    )
    port map (
      I0 => XLXI_31_FileReader_Mmult_mult00000_Madd_cy(25),
      I1 => XLXI_31_FileReader_Mmult_mult00000_Madd_lut(26),
      O => XLXI_31_FileReader_mult0000_25_XORG_25466
    );
  XLXI_31_FileReader_mult0000_25_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_mult0000_25_CYMUXFAST_25463,
      O => XLXI_31_FileReader_Mmult_mult00000_Madd_cy(26)
    );
  XLXI_31_FileReader_mult0000_25_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X2Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_mult00000_Madd_cy(24),
      O => XLXI_31_FileReader_mult0000_25_FASTCARRY_25461
    );
  XLXI_31_FileReader_mult0000_25_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X2Y58"
    )
    port map (
      I0 => XLXI_31_FileReader_mult0000_25_CYSELG_25450,
      I1 => XLXI_31_FileReader_mult0000_25_CYSELF_25464,
      O => XLXI_31_FileReader_mult0000_25_CYAND_25462
    );
  XLXI_31_FileReader_mult0000_25_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X2Y58"
    )
    port map (
      IA => XLXI_31_FileReader_mult0000_25_CYMUXG2_25460,
      IB => XLXI_31_FileReader_mult0000_25_FASTCARRY_25461,
      SEL => XLXI_31_FileReader_mult0000_25_CYAND_25462,
      O => XLXI_31_FileReader_mult0000_25_CYMUXFAST_25463
    );
  XLXI_31_FileReader_mult0000_25_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X2Y58"
    )
    port map (
      IA => XLXI_31_FileReader_mult0000_25_CY0G_25458,
      IB => XLXI_31_FileReader_mult0000_25_CYMUXF2_25459,
      SEL => XLXI_31_FileReader_mult0000_25_CYSELG_25450,
      O => XLXI_31_FileReader_mult0000_25_CYMUXG2_25460
    );
  XLXI_31_FileReader_mult0000_25_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X2Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_mult00001_P_to_Adder_B_9,
      O => XLXI_31_FileReader_mult0000_25_CY0G_25458
    );
  XLXI_31_FileReader_mult0000_25_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X2Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_mult00000_Madd_lut(26),
      O => XLXI_31_FileReader_mult0000_25_CYSELG_25450
    );
  XLXI_31_FileReader_Mmult_mult00000_Madd_lut_26_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X2Y58"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_26,
      ADR1 => XLXI_31_FileReader_Mmult_mult00001_P_to_Adder_B_9,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_FileReader_Mmult_mult00000_Madd_lut(26)
    );
  XLXI_31_FileReader_mult0000_27_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_mult0000_27_XORF_25517,
      O => XLXI_31_FileReader_mult0000(27)
    );
  XLXI_31_FileReader_mult0000_27_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X2Y59"
    )
    port map (
      I0 => XLXI_31_FileReader_mult0000_27_CYINIT_25516,
      I1 => XLXI_31_FileReader_Mmult_mult00000_Madd_lut(27),
      O => XLXI_31_FileReader_mult0000_27_XORF_25517
    );
  XLXI_31_FileReader_mult0000_27_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X2Y59"
    )
    port map (
      IA => XLXI_31_FileReader_mult0000_27_CY0F_25515,
      IB => XLXI_31_FileReader_mult0000_27_CYINIT_25516,
      SEL => XLXI_31_FileReader_mult0000_27_CYSELF_25503,
      O => XLXI_31_FileReader_Mmult_mult00000_Madd_cy(27)
    );
  XLXI_31_FileReader_mult0000_27_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X2Y59"
    )
    port map (
      IA => XLXI_31_FileReader_mult0000_27_CY0F_25515,
      IB => XLXI_31_FileReader_mult0000_27_CY0F_25515,
      SEL => XLXI_31_FileReader_mult0000_27_CYSELF_25503,
      O => XLXI_31_FileReader_mult0000_27_CYMUXF2_25498
    );
  XLXI_31_FileReader_mult0000_27_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X2Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_mult00000_Madd_cy(26),
      O => XLXI_31_FileReader_mult0000_27_CYINIT_25516
    );
  XLXI_31_FileReader_mult0000_27_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X2Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_mult00001_P_to_Adder_B_10,
      O => XLXI_31_FileReader_mult0000_27_CY0F_25515
    );
  XLXI_31_FileReader_mult0000_27_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X2Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_mult00000_Madd_lut(27),
      O => XLXI_31_FileReader_mult0000_27_CYSELF_25503
    );
  XLXI_31_FileReader_mult0000_27_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_mult0000_27_XORG_25505,
      O => XLXI_31_FileReader_mult0000(28)
    );
  XLXI_31_FileReader_mult0000_27_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X2Y59"
    )
    port map (
      I0 => XLXI_31_FileReader_Mmult_mult00000_Madd_cy(27),
      I1 => XLXI_31_FileReader_Mmult_mult00000_Madd_lut(28),
      O => XLXI_31_FileReader_mult0000_27_XORG_25505
    );
  XLXI_31_FileReader_mult0000_27_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_mult0000_27_CYMUXFAST_25502,
      O => XLXI_31_FileReader_Mmult_mult00000_Madd_cy(28)
    );
  XLXI_31_FileReader_mult0000_27_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X2Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_mult00000_Madd_cy(26),
      O => XLXI_31_FileReader_mult0000_27_FASTCARRY_25500
    );
  XLXI_31_FileReader_mult0000_27_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X2Y59"
    )
    port map (
      I0 => XLXI_31_FileReader_mult0000_27_CYSELG_25489,
      I1 => XLXI_31_FileReader_mult0000_27_CYSELF_25503,
      O => XLXI_31_FileReader_mult0000_27_CYAND_25501
    );
  XLXI_31_FileReader_mult0000_27_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X2Y59"
    )
    port map (
      IA => XLXI_31_FileReader_mult0000_27_CYMUXG2_25499,
      IB => XLXI_31_FileReader_mult0000_27_FASTCARRY_25500,
      SEL => XLXI_31_FileReader_mult0000_27_CYAND_25501,
      O => XLXI_31_FileReader_mult0000_27_CYMUXFAST_25502
    );
  XLXI_31_FileReader_mult0000_27_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X2Y59"
    )
    port map (
      IA => XLXI_31_FileReader_mult0000_27_CY0G_25497,
      IB => XLXI_31_FileReader_mult0000_27_CYMUXF2_25498,
      SEL => XLXI_31_FileReader_mult0000_27_CYSELG_25489,
      O => XLXI_31_FileReader_mult0000_27_CYMUXG2_25499
    );
  XLXI_31_FileReader_mult0000_27_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X2Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_mult00001_P_to_Adder_B_11,
      O => XLXI_31_FileReader_mult0000_27_CY0G_25497
    );
  XLXI_31_FileReader_mult0000_27_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X2Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_mult00000_Madd_lut(28),
      O => XLXI_31_FileReader_mult0000_27_CYSELG_25489
    );
  XLXI_31_FileReader_Mmult_mult00000_Madd_lut_28_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X2Y59"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_FileReader_Mmult_mult00001_P_to_Adder_B_11,
      ADR2 => XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_28,
      ADR3 => VCC,
      O => XLXI_31_FileReader_Mmult_mult00000_Madd_lut(28)
    );
  XLXI_31_FileReader_mult0000_29_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_mult0000_29_XORF_25556,
      O => XLXI_31_FileReader_mult0000(29)
    );
  XLXI_31_FileReader_mult0000_29_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X2Y60"
    )
    port map (
      I0 => XLXI_31_FileReader_mult0000_29_CYINIT_25555,
      I1 => XLXI_31_FileReader_Mmult_mult00000_Madd_lut(29),
      O => XLXI_31_FileReader_mult0000_29_XORF_25556
    );
  XLXI_31_FileReader_mult0000_29_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X2Y60"
    )
    port map (
      IA => XLXI_31_FileReader_mult0000_29_CY0F_25554,
      IB => XLXI_31_FileReader_mult0000_29_CYINIT_25555,
      SEL => XLXI_31_FileReader_mult0000_29_CYSELF_25542,
      O => XLXI_31_FileReader_Mmult_mult00000_Madd_cy(29)
    );
  XLXI_31_FileReader_mult0000_29_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X2Y60"
    )
    port map (
      IA => XLXI_31_FileReader_mult0000_29_CY0F_25554,
      IB => XLXI_31_FileReader_mult0000_29_CY0F_25554,
      SEL => XLXI_31_FileReader_mult0000_29_CYSELF_25542,
      O => XLXI_31_FileReader_mult0000_29_CYMUXF2_25537
    );
  XLXI_31_FileReader_mult0000_29_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X2Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_mult00000_Madd_cy(28),
      O => XLXI_31_FileReader_mult0000_29_CYINIT_25555
    );
  XLXI_31_FileReader_mult0000_29_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X2Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_mult00001_P_to_Adder_B_12,
      O => XLXI_31_FileReader_mult0000_29_CY0F_25554
    );
  XLXI_31_FileReader_mult0000_29_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X2Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_mult00000_Madd_lut(29),
      O => XLXI_31_FileReader_mult0000_29_CYSELF_25542
    );
  XLXI_31_FileReader_mult0000_29_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_mult0000_29_XORG_25544,
      O => XLXI_31_FileReader_mult0000(30)
    );
  XLXI_31_FileReader_mult0000_29_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X2Y60"
    )
    port map (
      I0 => XLXI_31_FileReader_Mmult_mult00000_Madd_cy(29),
      I1 => XLXI_31_FileReader_Mmult_mult00000_Madd_lut(30),
      O => XLXI_31_FileReader_mult0000_29_XORG_25544
    );
  XLXI_31_FileReader_mult0000_29_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X2Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_mult00000_Madd_cy(28),
      O => XLXI_31_FileReader_mult0000_29_FASTCARRY_25539
    );
  XLXI_31_FileReader_mult0000_29_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X2Y60"
    )
    port map (
      I0 => XLXI_31_FileReader_mult0000_29_CYSELG_25528,
      I1 => XLXI_31_FileReader_mult0000_29_CYSELF_25542,
      O => XLXI_31_FileReader_mult0000_29_CYAND_25540
    );
  XLXI_31_FileReader_mult0000_29_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X2Y60"
    )
    port map (
      IA => XLXI_31_FileReader_mult0000_29_CYMUXG2_25538,
      IB => XLXI_31_FileReader_mult0000_29_FASTCARRY_25539,
      SEL => XLXI_31_FileReader_mult0000_29_CYAND_25540,
      O => XLXI_31_FileReader_mult0000_29_CYMUXFAST_25541
    );
  XLXI_31_FileReader_mult0000_29_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X2Y60"
    )
    port map (
      IA => XLXI_31_FileReader_mult0000_29_CY0G_25536,
      IB => XLXI_31_FileReader_mult0000_29_CYMUXF2_25537,
      SEL => XLXI_31_FileReader_mult0000_29_CYSELG_25528,
      O => XLXI_31_FileReader_mult0000_29_CYMUXG2_25538
    );
  XLXI_31_FileReader_mult0000_29_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X2Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_mult00001_P_to_Adder_B_13,
      O => XLXI_31_FileReader_mult0000_29_CY0G_25536
    );
  XLXI_31_FileReader_mult0000_29_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X2Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_mult00000_Madd_lut(30),
      O => XLXI_31_FileReader_mult0000_29_CYSELG_25528
    );
  XLXI_31_FileReader_Mmult_mult00000_Madd_lut_30_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X2Y60"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_FileReader_Mmult_mult00001_P_to_Adder_B_13,
      ADR2 => XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_30,
      ADR3 => VCC,
      O => XLXI_31_FileReader_Mmult_mult00000_Madd_lut(30)
    );
  XLXI_31_FileReader_mult0000_31_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_mult0000_31_XORF_25571,
      O => XLXI_31_FileReader_mult0000(31)
    );
  XLXI_31_FileReader_mult0000_31_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X2Y61"
    )
    port map (
      I0 => XLXI_31_FileReader_mult0000_31_CYINIT_25570,
      I1 => XLXI_31_FileReader_Mmult_mult00000_Madd_lut(31),
      O => XLXI_31_FileReader_mult0000_31_XORF_25571
    );
  XLXI_31_FileReader_mult0000_31_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X2Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_mult0000_29_CYMUXFAST_25541,
      O => XLXI_31_FileReader_mult0000_31_CYINIT_25570
    );
  XLXI_31_FileReader_Mmult_mult00000_Madd_lut_31_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X2Y61"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_31,
      ADR1 => VCC,
      ADR2 => XLXI_31_FileReader_Mmult_mult00001_P_to_Adder_B_14,
      ADR3 => VCC,
      O => XLXI_31_FileReader_Mmult_mult00000_Madd_lut(31)
    );
  XLXI_31_FileReader_Playing_Time_mult0001_17_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mult0001_17_XORF_25607,
      O => XLXI_31_FileReader_Playing_Time_mult0001(17)
    );
  XLXI_31_FileReader_Playing_Time_mult0001_17_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X2Y62"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_mult0001_17_CYINIT_25606,
      I1 => XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_lut(17),
      O => XLXI_31_FileReader_Playing_Time_mult0001_17_XORF_25607
    );
  XLXI_31_FileReader_Playing_Time_mult0001_17_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X2Y62"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_mult0001_17_CY0F_25605,
      IB => XLXI_31_FileReader_Playing_Time_mult0001_17_CYINIT_25606,
      SEL => XLXI_31_FileReader_Playing_Time_mult0001_17_CYSELF_25597,
      O => XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_cy(17)
    );
  XLXI_31_FileReader_Playing_Time_mult0001_17_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X2Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mult0001_17_BXINV_25595,
      O => XLXI_31_FileReader_Playing_Time_mult0001_17_CYINIT_25606
    );
  XLXI_31_FileReader_Playing_Time_mult0001_17_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X2Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P_to_Adder_B_0,
      O => XLXI_31_FileReader_Playing_Time_mult0001_17_CY0F_25605
    );
  XLXI_31_FileReader_Playing_Time_mult0001_17_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X2Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_lut(17),
      O => XLXI_31_FileReader_Playing_Time_mult0001_17_CYSELF_25597
    );
  XLXI_31_FileReader_Playing_Time_mult0001_17_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => XLXI_31_FileReader_Playing_Time_mult0001_17_BXINV_25595
    );
  XLXI_31_FileReader_Playing_Time_mult0001_17_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mult0001_17_XORG_25593,
      O => XLXI_31_FileReader_Playing_Time_mult0001(18)
    );
  XLXI_31_FileReader_Playing_Time_mult0001_17_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X2Y62"
    )
    port map (
      I0 => XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_cy(17),
      I1 => XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_lut(18),
      O => XLXI_31_FileReader_Playing_Time_mult0001_17_XORG_25593
    );
  XLXI_31_FileReader_Playing_Time_mult0001_17_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mult0001_17_CYMUXG_25592,
      O => XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_cy(18)
    );
  XLXI_31_FileReader_Playing_Time_mult0001_17_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X2Y62"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_mult0001_17_CY0G_25590,
      IB => XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_cy(17),
      SEL => XLXI_31_FileReader_Playing_Time_mult0001_17_CYSELG_25582,
      O => XLXI_31_FileReader_Playing_Time_mult0001_17_CYMUXG_25592
    );
  XLXI_31_FileReader_Playing_Time_mult0001_17_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X2Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P_to_Adder_B_1,
      O => XLXI_31_FileReader_Playing_Time_mult0001_17_CY0G_25590
    );
  XLXI_31_FileReader_Playing_Time_mult0001_17_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X2Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_lut(18),
      O => XLXI_31_FileReader_Playing_Time_mult0001_17_CYSELG_25582
    );
  XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_lut_18_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X2Y62"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P_to_Adder_B_1,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_18,
      O => XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_lut(18)
    );
  XLXI_31_FileReader_Playing_Time_mult0001_19_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mult0001_19_XORF_25646,
      O => XLXI_31_FileReader_Playing_Time_mult0001(19)
    );
  XLXI_31_FileReader_Playing_Time_mult0001_19_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X2Y63"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_mult0001_19_CYINIT_25645,
      I1 => XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_lut(19),
      O => XLXI_31_FileReader_Playing_Time_mult0001_19_XORF_25646
    );
  XLXI_31_FileReader_Playing_Time_mult0001_19_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X2Y63"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_mult0001_19_CY0F_25644,
      IB => XLXI_31_FileReader_Playing_Time_mult0001_19_CYINIT_25645,
      SEL => XLXI_31_FileReader_Playing_Time_mult0001_19_CYSELF_25632,
      O => XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_cy(19)
    );
  XLXI_31_FileReader_Playing_Time_mult0001_19_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X2Y63"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_mult0001_19_CY0F_25644,
      IB => XLXI_31_FileReader_Playing_Time_mult0001_19_CY0F_25644,
      SEL => XLXI_31_FileReader_Playing_Time_mult0001_19_CYSELF_25632,
      O => XLXI_31_FileReader_Playing_Time_mult0001_19_CYMUXF2_25627
    );
  XLXI_31_FileReader_Playing_Time_mult0001_19_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X2Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_cy(18),
      O => XLXI_31_FileReader_Playing_Time_mult0001_19_CYINIT_25645
    );
  XLXI_31_FileReader_Playing_Time_mult0001_19_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X2Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P_to_Adder_B_2,
      O => XLXI_31_FileReader_Playing_Time_mult0001_19_CY0F_25644
    );
  XLXI_31_FileReader_Playing_Time_mult0001_19_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X2Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_lut(19),
      O => XLXI_31_FileReader_Playing_Time_mult0001_19_CYSELF_25632
    );
  XLXI_31_FileReader_Playing_Time_mult0001_19_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mult0001_19_XORG_25634,
      O => XLXI_31_FileReader_Playing_Time_mult0001(20)
    );
  XLXI_31_FileReader_Playing_Time_mult0001_19_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X2Y63"
    )
    port map (
      I0 => XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_cy(19),
      I1 => XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_lut(20),
      O => XLXI_31_FileReader_Playing_Time_mult0001_19_XORG_25634
    );
  XLXI_31_FileReader_Playing_Time_mult0001_19_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mult0001_19_CYMUXFAST_25631,
      O => XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_cy(20)
    );
  XLXI_31_FileReader_Playing_Time_mult0001_19_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X2Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_cy(18),
      O => XLXI_31_FileReader_Playing_Time_mult0001_19_FASTCARRY_25629
    );
  XLXI_31_FileReader_Playing_Time_mult0001_19_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X2Y63"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_mult0001_19_CYSELG_25618,
      I1 => XLXI_31_FileReader_Playing_Time_mult0001_19_CYSELF_25632,
      O => XLXI_31_FileReader_Playing_Time_mult0001_19_CYAND_25630
    );
  XLXI_31_FileReader_Playing_Time_mult0001_19_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X2Y63"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_mult0001_19_CYMUXG2_25628,
      IB => XLXI_31_FileReader_Playing_Time_mult0001_19_FASTCARRY_25629,
      SEL => XLXI_31_FileReader_Playing_Time_mult0001_19_CYAND_25630,
      O => XLXI_31_FileReader_Playing_Time_mult0001_19_CYMUXFAST_25631
    );
  XLXI_31_FileReader_Playing_Time_mult0001_19_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X2Y63"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_mult0001_19_CY0G_25626,
      IB => XLXI_31_FileReader_Playing_Time_mult0001_19_CYMUXF2_25627,
      SEL => XLXI_31_FileReader_Playing_Time_mult0001_19_CYSELG_25618,
      O => XLXI_31_FileReader_Playing_Time_mult0001_19_CYMUXG2_25628
    );
  XLXI_31_FileReader_Playing_Time_mult0001_19_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X2Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P_to_Adder_B_3,
      O => XLXI_31_FileReader_Playing_Time_mult0001_19_CY0G_25626
    );
  XLXI_31_FileReader_Playing_Time_mult0001_19_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X2Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_lut(20),
      O => XLXI_31_FileReader_Playing_Time_mult0001_19_CYSELG_25618
    );
  XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_lut_20_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X2Y63"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P_to_Adder_B_3,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_20,
      O => XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_lut(20)
    );
  XLXI_31_FileReader_Playing_Time_mult0001_21_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mult0001_21_XORF_25685,
      O => XLXI_31_FileReader_Playing_Time_mult0001(21)
    );
  XLXI_31_FileReader_Playing_Time_mult0001_21_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X2Y64"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_mult0001_21_CYINIT_25684,
      I1 => XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_lut(21),
      O => XLXI_31_FileReader_Playing_Time_mult0001_21_XORF_25685
    );
  XLXI_31_FileReader_Playing_Time_mult0001_21_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X2Y64"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_mult0001_21_CY0F_25683,
      IB => XLXI_31_FileReader_Playing_Time_mult0001_21_CYINIT_25684,
      SEL => XLXI_31_FileReader_Playing_Time_mult0001_21_CYSELF_25671,
      O => XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_cy(21)
    );
  XLXI_31_FileReader_Playing_Time_mult0001_21_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X2Y64"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_mult0001_21_CY0F_25683,
      IB => XLXI_31_FileReader_Playing_Time_mult0001_21_CY0F_25683,
      SEL => XLXI_31_FileReader_Playing_Time_mult0001_21_CYSELF_25671,
      O => XLXI_31_FileReader_Playing_Time_mult0001_21_CYMUXF2_25666
    );
  XLXI_31_FileReader_Playing_Time_mult0001_21_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X2Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_cy(20),
      O => XLXI_31_FileReader_Playing_Time_mult0001_21_CYINIT_25684
    );
  XLXI_31_FileReader_Playing_Time_mult0001_21_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X2Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P_to_Adder_B_4,
      O => XLXI_31_FileReader_Playing_Time_mult0001_21_CY0F_25683
    );
  XLXI_31_FileReader_Playing_Time_mult0001_21_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X2Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_lut(21),
      O => XLXI_31_FileReader_Playing_Time_mult0001_21_CYSELF_25671
    );
  XLXI_31_FileReader_Playing_Time_mult0001_21_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mult0001_21_XORG_25673,
      O => XLXI_31_FileReader_Playing_Time_mult0001(22)
    );
  XLXI_31_FileReader_Playing_Time_mult0001_21_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X2Y64"
    )
    port map (
      I0 => XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_cy(21),
      I1 => XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_lut(22),
      O => XLXI_31_FileReader_Playing_Time_mult0001_21_XORG_25673
    );
  XLXI_31_FileReader_Playing_Time_mult0001_21_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mult0001_21_CYMUXFAST_25670,
      O => XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_cy(22)
    );
  XLXI_31_FileReader_Playing_Time_mult0001_21_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X2Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_cy(20),
      O => XLXI_31_FileReader_Playing_Time_mult0001_21_FASTCARRY_25668
    );
  XLXI_31_FileReader_Playing_Time_mult0001_21_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X2Y64"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_mult0001_21_CYSELG_25657,
      I1 => XLXI_31_FileReader_Playing_Time_mult0001_21_CYSELF_25671,
      O => XLXI_31_FileReader_Playing_Time_mult0001_21_CYAND_25669
    );
  XLXI_31_FileReader_Playing_Time_mult0001_21_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X2Y64"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_mult0001_21_CYMUXG2_25667,
      IB => XLXI_31_FileReader_Playing_Time_mult0001_21_FASTCARRY_25668,
      SEL => XLXI_31_FileReader_Playing_Time_mult0001_21_CYAND_25669,
      O => XLXI_31_FileReader_Playing_Time_mult0001_21_CYMUXFAST_25670
    );
  XLXI_31_FileReader_Playing_Time_mult0001_21_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X2Y64"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_mult0001_21_CY0G_25665,
      IB => XLXI_31_FileReader_Playing_Time_mult0001_21_CYMUXF2_25666,
      SEL => XLXI_31_FileReader_Playing_Time_mult0001_21_CYSELG_25657,
      O => XLXI_31_FileReader_Playing_Time_mult0001_21_CYMUXG2_25667
    );
  XLXI_31_FileReader_Playing_Time_mult0001_21_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X2Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P_to_Adder_B_5,
      O => XLXI_31_FileReader_Playing_Time_mult0001_21_CY0G_25665
    );
  XLXI_31_FileReader_Playing_Time_mult0001_21_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X2Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_lut(22),
      O => XLXI_31_FileReader_Playing_Time_mult0001_21_CYSELG_25657
    );
  XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_lut_22_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X2Y64"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P_to_Adder_B_5,
      ADR1 => VCC,
      ADR2 => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_22,
      ADR3 => VCC,
      O => XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_lut(22)
    );
  XLXI_31_FileReader_Playing_Time_mult0001_23_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mult0001_23_XORF_25724,
      O => XLXI_31_FileReader_Playing_Time_mult0001(23)
    );
  XLXI_31_FileReader_Playing_Time_mult0001_23_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X2Y65"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_mult0001_23_CYINIT_25723,
      I1 => XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_lut(23),
      O => XLXI_31_FileReader_Playing_Time_mult0001_23_XORF_25724
    );
  XLXI_31_FileReader_Playing_Time_mult0001_23_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X2Y65"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_mult0001_23_CY0F_25722,
      IB => XLXI_31_FileReader_Playing_Time_mult0001_23_CYINIT_25723,
      SEL => XLXI_31_FileReader_Playing_Time_mult0001_23_CYSELF_25710,
      O => XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_cy(23)
    );
  XLXI_31_FileReader_Playing_Time_mult0001_23_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X2Y65"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_mult0001_23_CY0F_25722,
      IB => XLXI_31_FileReader_Playing_Time_mult0001_23_CY0F_25722,
      SEL => XLXI_31_FileReader_Playing_Time_mult0001_23_CYSELF_25710,
      O => XLXI_31_FileReader_Playing_Time_mult0001_23_CYMUXF2_25705
    );
  XLXI_31_FileReader_Playing_Time_mult0001_23_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X2Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_cy(22),
      O => XLXI_31_FileReader_Playing_Time_mult0001_23_CYINIT_25723
    );
  XLXI_31_FileReader_Playing_Time_mult0001_23_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X2Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P_to_Adder_B_6,
      O => XLXI_31_FileReader_Playing_Time_mult0001_23_CY0F_25722
    );
  XLXI_31_FileReader_Playing_Time_mult0001_23_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X2Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_lut(23),
      O => XLXI_31_FileReader_Playing_Time_mult0001_23_CYSELF_25710
    );
  XLXI_31_FileReader_Playing_Time_mult0001_23_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mult0001_23_XORG_25712,
      O => XLXI_31_FileReader_Playing_Time_mult0001(24)
    );
  XLXI_31_FileReader_Playing_Time_mult0001_23_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X2Y65"
    )
    port map (
      I0 => XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_cy(23),
      I1 => XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_lut(24),
      O => XLXI_31_FileReader_Playing_Time_mult0001_23_XORG_25712
    );
  XLXI_31_FileReader_Playing_Time_mult0001_23_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mult0001_23_CYMUXFAST_25709,
      O => XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_cy(24)
    );
  XLXI_31_FileReader_Playing_Time_mult0001_23_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X2Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_cy(22),
      O => XLXI_31_FileReader_Playing_Time_mult0001_23_FASTCARRY_25707
    );
  XLXI_31_FileReader_Playing_Time_mult0001_23_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X2Y65"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_mult0001_23_CYSELG_25696,
      I1 => XLXI_31_FileReader_Playing_Time_mult0001_23_CYSELF_25710,
      O => XLXI_31_FileReader_Playing_Time_mult0001_23_CYAND_25708
    );
  XLXI_31_FileReader_Playing_Time_mult0001_23_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X2Y65"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_mult0001_23_CYMUXG2_25706,
      IB => XLXI_31_FileReader_Playing_Time_mult0001_23_FASTCARRY_25707,
      SEL => XLXI_31_FileReader_Playing_Time_mult0001_23_CYAND_25708,
      O => XLXI_31_FileReader_Playing_Time_mult0001_23_CYMUXFAST_25709
    );
  XLXI_31_FileReader_Playing_Time_mult0001_23_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X2Y65"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_mult0001_23_CY0G_25704,
      IB => XLXI_31_FileReader_Playing_Time_mult0001_23_CYMUXF2_25705,
      SEL => XLXI_31_FileReader_Playing_Time_mult0001_23_CYSELG_25696,
      O => XLXI_31_FileReader_Playing_Time_mult0001_23_CYMUXG2_25706
    );
  XLXI_31_FileReader_Playing_Time_mult0001_23_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X2Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P_to_Adder_B_7,
      O => XLXI_31_FileReader_Playing_Time_mult0001_23_CY0G_25704
    );
  XLXI_31_FileReader_Playing_Time_mult0001_23_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X2Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_lut(24),
      O => XLXI_31_FileReader_Playing_Time_mult0001_23_CYSELG_25696
    );
  XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_lut_24_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X2Y65"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P_to_Adder_B_7,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_24,
      O => XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_lut(24)
    );
  XLXI_31_FileReader_Playing_Time_mult0001_25_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mult0001_25_XORF_25763,
      O => XLXI_31_FileReader_Playing_Time_mult0001(25)
    );
  XLXI_31_FileReader_Playing_Time_mult0001_25_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X2Y66"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_mult0001_25_CYINIT_25762,
      I1 => XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_lut(25),
      O => XLXI_31_FileReader_Playing_Time_mult0001_25_XORF_25763
    );
  XLXI_31_FileReader_Playing_Time_mult0001_25_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X2Y66"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_mult0001_25_CY0F_25761,
      IB => XLXI_31_FileReader_Playing_Time_mult0001_25_CYINIT_25762,
      SEL => XLXI_31_FileReader_Playing_Time_mult0001_25_CYSELF_25749,
      O => XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_cy(25)
    );
  XLXI_31_FileReader_Playing_Time_mult0001_25_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X2Y66"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_mult0001_25_CY0F_25761,
      IB => XLXI_31_FileReader_Playing_Time_mult0001_25_CY0F_25761,
      SEL => XLXI_31_FileReader_Playing_Time_mult0001_25_CYSELF_25749,
      O => XLXI_31_FileReader_Playing_Time_mult0001_25_CYMUXF2_25744
    );
  XLXI_31_FileReader_Playing_Time_mult0001_25_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X2Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_cy(24),
      O => XLXI_31_FileReader_Playing_Time_mult0001_25_CYINIT_25762
    );
  XLXI_31_FileReader_Playing_Time_mult0001_25_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X2Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P_to_Adder_B_8,
      O => XLXI_31_FileReader_Playing_Time_mult0001_25_CY0F_25761
    );
  XLXI_31_FileReader_Playing_Time_mult0001_25_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X2Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_lut(25),
      O => XLXI_31_FileReader_Playing_Time_mult0001_25_CYSELF_25749
    );
  XLXI_31_FileReader_Playing_Time_mult0001_25_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mult0001_25_XORG_25751,
      O => XLXI_31_FileReader_Playing_Time_mult0001(26)
    );
  XLXI_31_FileReader_Playing_Time_mult0001_25_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X2Y66"
    )
    port map (
      I0 => XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_cy(25),
      I1 => XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_lut(26),
      O => XLXI_31_FileReader_Playing_Time_mult0001_25_XORG_25751
    );
  XLXI_31_FileReader_Playing_Time_mult0001_25_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mult0001_25_CYMUXFAST_25748,
      O => XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_cy(26)
    );
  XLXI_31_FileReader_Playing_Time_mult0001_25_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X2Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_cy(24),
      O => XLXI_31_FileReader_Playing_Time_mult0001_25_FASTCARRY_25746
    );
  XLXI_31_FileReader_Playing_Time_mult0001_25_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X2Y66"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_mult0001_25_CYSELG_25735,
      I1 => XLXI_31_FileReader_Playing_Time_mult0001_25_CYSELF_25749,
      O => XLXI_31_FileReader_Playing_Time_mult0001_25_CYAND_25747
    );
  XLXI_31_FileReader_Playing_Time_mult0001_25_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X2Y66"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_mult0001_25_CYMUXG2_25745,
      IB => XLXI_31_FileReader_Playing_Time_mult0001_25_FASTCARRY_25746,
      SEL => XLXI_31_FileReader_Playing_Time_mult0001_25_CYAND_25747,
      O => XLXI_31_FileReader_Playing_Time_mult0001_25_CYMUXFAST_25748
    );
  XLXI_31_FileReader_Playing_Time_mult0001_25_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X2Y66"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_mult0001_25_CY0G_25743,
      IB => XLXI_31_FileReader_Playing_Time_mult0001_25_CYMUXF2_25744,
      SEL => XLXI_31_FileReader_Playing_Time_mult0001_25_CYSELG_25735,
      O => XLXI_31_FileReader_Playing_Time_mult0001_25_CYMUXG2_25745
    );
  XLXI_31_FileReader_Playing_Time_mult0001_25_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X2Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P_to_Adder_B_9,
      O => XLXI_31_FileReader_Playing_Time_mult0001_25_CY0G_25743
    );
  XLXI_31_FileReader_Playing_Time_mult0001_25_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X2Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_lut(26),
      O => XLXI_31_FileReader_Playing_Time_mult0001_25_CYSELG_25735
    );
  XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_lut_26_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X2Y66"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P_to_Adder_B_9,
      ADR2 => VCC,
      ADR3 => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_26,
      O => XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_lut(26)
    );
  XLXI_31_FileReader_Playing_Time_mult0001_27_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mult0001_27_XORF_25802,
      O => XLXI_31_FileReader_Playing_Time_mult0001(27)
    );
  XLXI_31_FileReader_Playing_Time_mult0001_27_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X2Y67"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_mult0001_27_CYINIT_25801,
      I1 => XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_lut(27),
      O => XLXI_31_FileReader_Playing_Time_mult0001_27_XORF_25802
    );
  XLXI_31_FileReader_Playing_Time_mult0001_27_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X2Y67"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_mult0001_27_CY0F_25800,
      IB => XLXI_31_FileReader_Playing_Time_mult0001_27_CYINIT_25801,
      SEL => XLXI_31_FileReader_Playing_Time_mult0001_27_CYSELF_25788,
      O => XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_cy(27)
    );
  XLXI_31_FileReader_Playing_Time_mult0001_27_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X2Y67"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_mult0001_27_CY0F_25800,
      IB => XLXI_31_FileReader_Playing_Time_mult0001_27_CY0F_25800,
      SEL => XLXI_31_FileReader_Playing_Time_mult0001_27_CYSELF_25788,
      O => XLXI_31_FileReader_Playing_Time_mult0001_27_CYMUXF2_25783
    );
  XLXI_31_FileReader_Playing_Time_mult0001_27_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X2Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_cy(26),
      O => XLXI_31_FileReader_Playing_Time_mult0001_27_CYINIT_25801
    );
  XLXI_31_FileReader_Playing_Time_mult0001_27_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X2Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P_to_Adder_B_10,
      O => XLXI_31_FileReader_Playing_Time_mult0001_27_CY0F_25800
    );
  XLXI_31_FileReader_Playing_Time_mult0001_27_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X2Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_lut(27),
      O => XLXI_31_FileReader_Playing_Time_mult0001_27_CYSELF_25788
    );
  XLXI_31_FileReader_Playing_Time_mult0001_27_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mult0001_27_XORG_25790,
      O => XLXI_31_FileReader_Playing_Time_mult0001(28)
    );
  XLXI_31_FileReader_Playing_Time_mult0001_27_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X2Y67"
    )
    port map (
      I0 => XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_cy(27),
      I1 => XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_lut(28),
      O => XLXI_31_FileReader_Playing_Time_mult0001_27_XORG_25790
    );
  XLXI_31_FileReader_Playing_Time_mult0001_27_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mult0001_27_CYMUXFAST_25787,
      O => XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_cy(28)
    );
  XLXI_31_FileReader_Playing_Time_mult0001_27_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X2Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_cy(26),
      O => XLXI_31_FileReader_Playing_Time_mult0001_27_FASTCARRY_25785
    );
  XLXI_31_FileReader_Playing_Time_mult0001_27_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X2Y67"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_mult0001_27_CYSELG_25774,
      I1 => XLXI_31_FileReader_Playing_Time_mult0001_27_CYSELF_25788,
      O => XLXI_31_FileReader_Playing_Time_mult0001_27_CYAND_25786
    );
  XLXI_31_FileReader_Playing_Time_mult0001_27_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X2Y67"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_mult0001_27_CYMUXG2_25784,
      IB => XLXI_31_FileReader_Playing_Time_mult0001_27_FASTCARRY_25785,
      SEL => XLXI_31_FileReader_Playing_Time_mult0001_27_CYAND_25786,
      O => XLXI_31_FileReader_Playing_Time_mult0001_27_CYMUXFAST_25787
    );
  XLXI_31_FileReader_Playing_Time_mult0001_27_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X2Y67"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_mult0001_27_CY0G_25782,
      IB => XLXI_31_FileReader_Playing_Time_mult0001_27_CYMUXF2_25783,
      SEL => XLXI_31_FileReader_Playing_Time_mult0001_27_CYSELG_25774,
      O => XLXI_31_FileReader_Playing_Time_mult0001_27_CYMUXG2_25784
    );
  XLXI_31_FileReader_Playing_Time_mult0001_27_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X2Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P_to_Adder_B_11,
      O => XLXI_31_FileReader_Playing_Time_mult0001_27_CY0G_25782
    );
  XLXI_31_FileReader_Playing_Time_mult0001_27_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X2Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_lut(28),
      O => XLXI_31_FileReader_Playing_Time_mult0001_27_CYSELG_25774
    );
  XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_lut_28_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X2Y67"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P_to_Adder_B_11,
      ADR1 => VCC,
      ADR2 => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_28,
      ADR3 => VCC,
      O => XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_lut(28)
    );
  XLXI_31_FileReader_Playing_Time_mult0001_29_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mult0001_29_XORF_25841,
      O => XLXI_31_FileReader_Playing_Time_mult0001(29)
    );
  XLXI_31_FileReader_Playing_Time_mult0001_29_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X2Y68"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_mult0001_29_CYINIT_25840,
      I1 => XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_lut(29),
      O => XLXI_31_FileReader_Playing_Time_mult0001_29_XORF_25841
    );
  XLXI_31_FileReader_Playing_Time_mult0001_29_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X2Y68"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_mult0001_29_CY0F_25839,
      IB => XLXI_31_FileReader_Playing_Time_mult0001_29_CYINIT_25840,
      SEL => XLXI_31_FileReader_Playing_Time_mult0001_29_CYSELF_25827,
      O => XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_cy(29)
    );
  XLXI_31_FileReader_Playing_Time_mult0001_29_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X2Y68"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_mult0001_29_CY0F_25839,
      IB => XLXI_31_FileReader_Playing_Time_mult0001_29_CY0F_25839,
      SEL => XLXI_31_FileReader_Playing_Time_mult0001_29_CYSELF_25827,
      O => XLXI_31_FileReader_Playing_Time_mult0001_29_CYMUXF2_25822
    );
  XLXI_31_FileReader_Playing_Time_mult0001_29_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X2Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_cy(28),
      O => XLXI_31_FileReader_Playing_Time_mult0001_29_CYINIT_25840
    );
  XLXI_31_FileReader_Playing_Time_mult0001_29_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X2Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P_to_Adder_B_12,
      O => XLXI_31_FileReader_Playing_Time_mult0001_29_CY0F_25839
    );
  XLXI_31_FileReader_Playing_Time_mult0001_29_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X2Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_lut(29),
      O => XLXI_31_FileReader_Playing_Time_mult0001_29_CYSELF_25827
    );
  XLXI_31_FileReader_Playing_Time_mult0001_29_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mult0001_29_XORG_25829,
      O => XLXI_31_FileReader_Playing_Time_mult0001(30)
    );
  XLXI_31_FileReader_Playing_Time_mult0001_29_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X2Y68"
    )
    port map (
      I0 => XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_cy(29),
      I1 => XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_lut(30),
      O => XLXI_31_FileReader_Playing_Time_mult0001_29_XORG_25829
    );
  XLXI_31_FileReader_Playing_Time_mult0001_29_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X2Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_cy(28),
      O => XLXI_31_FileReader_Playing_Time_mult0001_29_FASTCARRY_25824
    );
  XLXI_31_FileReader_Playing_Time_mult0001_29_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X2Y68"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_mult0001_29_CYSELG_25813,
      I1 => XLXI_31_FileReader_Playing_Time_mult0001_29_CYSELF_25827,
      O => XLXI_31_FileReader_Playing_Time_mult0001_29_CYAND_25825
    );
  XLXI_31_FileReader_Playing_Time_mult0001_29_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X2Y68"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_mult0001_29_CYMUXG2_25823,
      IB => XLXI_31_FileReader_Playing_Time_mult0001_29_FASTCARRY_25824,
      SEL => XLXI_31_FileReader_Playing_Time_mult0001_29_CYAND_25825,
      O => XLXI_31_FileReader_Playing_Time_mult0001_29_CYMUXFAST_25826
    );
  XLXI_31_FileReader_Playing_Time_mult0001_29_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X2Y68"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_mult0001_29_CY0G_25821,
      IB => XLXI_31_FileReader_Playing_Time_mult0001_29_CYMUXF2_25822,
      SEL => XLXI_31_FileReader_Playing_Time_mult0001_29_CYSELG_25813,
      O => XLXI_31_FileReader_Playing_Time_mult0001_29_CYMUXG2_25823
    );
  XLXI_31_FileReader_Playing_Time_mult0001_29_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X2Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P_to_Adder_B_13,
      O => XLXI_31_FileReader_Playing_Time_mult0001_29_CY0G_25821
    );
  XLXI_31_FileReader_Playing_Time_mult0001_29_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X2Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_lut(30),
      O => XLXI_31_FileReader_Playing_Time_mult0001_29_CYSELG_25813
    );
  XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_lut_30_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X2Y68"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P_to_Adder_B_13,
      ADR1 => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_30,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_lut(30)
    );
  XLXI_31_FileReader_Playing_Time_mult0001_31_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mult0001_31_XORF_25856,
      O => XLXI_31_FileReader_Playing_Time_mult0001(31)
    );
  XLXI_31_FileReader_Playing_Time_mult0001_31_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X2Y69"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_mult0001_31_CYINIT_25855,
      I1 => XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_lut(31),
      O => XLXI_31_FileReader_Playing_Time_mult0001_31_XORF_25856
    );
  XLXI_31_FileReader_Playing_Time_mult0001_31_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X2Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mult0001_29_CYMUXFAST_25826,
      O => XLXI_31_FileReader_Playing_Time_mult0001_31_CYINIT_25855
    );
  XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_lut_31_Q : X_LUT4
    generic map(
      INIT => X"0FF0",
      LOC => "SLICE_X2Y69"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P_to_Adder_B_14,
      ADR3 => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_31,
      O => XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_lut(31)
    );
  XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_1_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X39Y53"
    )
    port map (
      O => XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_1_LOGIC_ONE_25872
    );
  XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X39Y53"
    )
    port map (
      IA => XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_1_LOGIC_ONE_25872,
      IB => XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_1_CYINIT_25886,
      SEL => XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_1_CYSELF_25877,
      O => XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_0_Q
    );
  XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X39Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_1_BXINV_25875,
      O => XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_1_CYINIT_25886
    );
  XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X39Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_RET_mux0000_11_11_wg_lut_0_Q,
      O => XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_1_CYSELF_25877
    );
  XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_1_BXINV_25875
    );
  XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X39Y53"
    )
    port map (
      IA => XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_1_LOGIC_ONE_25872,
      IB => XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_0_Q,
      SEL => XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_1_CYSELG_25866,
      O => XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_1_CYMUXG_25874
    );
  XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X39Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_RET_mux0000_11_11_wg_lut_1_Q_25865,
      O => XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_1_CYSELG_25866
    );
  XLXI_27_XLXI_90_RET_mux0000_11_11_wg_lut_1_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X39Y53"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_State(0),
      ADR1 => XLXI_27_XLXI_90_State(16),
      ADR2 => XLXI_27_XLXI_90_State(15),
      ADR3 => XLXI_27_XLXI_90_State(17),
      O => XLXI_27_XLXI_90_RET_mux0000_11_11_wg_lut_1_Q_25865
    );
  XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_3_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X39Y54"
    )
    port map (
      O => XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_3_LOGIC_ONE_25904
    );
  XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y54"
    )
    port map (
      IA => XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_3_LOGIC_ONE_25904,
      IB => XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_3_LOGIC_ONE_25904,
      SEL => XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_3_CYSELF_25910,
      O => XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_3_CYMUXF2_25905
    );
  XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X39Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_RET_mux0000_11_11_wg_lut_2_Q_25911,
      O => XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_3_CYSELF_25910
    );
  XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X39Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_1_CYMUXG_25874,
      O => XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_3_FASTCARRY_25907
    );
  XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X39Y54"
    )
    port map (
      I0 => XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_3_CYSELG_25898,
      I1 => XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_3_CYSELF_25910,
      O => XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_3_CYAND_25908
    );
  XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X39Y54"
    )
    port map (
      IA => XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_3_CYMUXG2_25906,
      IB => XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_3_FASTCARRY_25907,
      SEL => XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_3_CYAND_25908,
      O => XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_3_CYMUXFAST_25909
    );
  XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y54"
    )
    port map (
      IA => XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_3_LOGIC_ONE_25904,
      IB => XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_3_CYMUXF2_25905,
      SEL => XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_3_CYSELG_25898,
      O => XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_3_CYMUXG2_25906
    );
  XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X39Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_RET_mux0000_11_11_wg_lut_3_Q_25897,
      O => XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_3_CYSELG_25898
    );
  XLXI_27_XLXI_90_RET_mux0000_11_11_wg_lut_3_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X39Y54"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_State(24),
      ADR1 => XLXI_27_XLXI_90_State(23),
      ADR2 => XLXI_27_XLXI_90_State(26),
      ADR3 => XLXI_27_XLXI_90_State(22),
      O => XLXI_27_XLXI_90_RET_mux0000_11_11_wg_lut_3_Q_25897
    );
  XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_5_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X39Y55"
    )
    port map (
      O => XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_5_LOGIC_ONE_25934
    );
  XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y55"
    )
    port map (
      IA => XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_5_LOGIC_ONE_25934,
      IB => XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_5_LOGIC_ONE_25934,
      SEL => XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_5_CYSELF_25940,
      O => XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_5_CYMUXF2_25935
    );
  XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X39Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_RET_mux0000_11_11_wg_lut_4_Q_25941,
      O => XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_5_CYSELF_25940
    );
  XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X39Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_3_CYMUXFAST_25909,
      O => XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_5_FASTCARRY_25937
    );
  XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X39Y55"
    )
    port map (
      I0 => XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_5_CYSELG_25927,
      I1 => XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_5_CYSELF_25940,
      O => XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_5_CYAND_25938
    );
  XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X39Y55"
    )
    port map (
      IA => XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_5_CYMUXG2_25936,
      IB => XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_5_FASTCARRY_25937,
      SEL => XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_5_CYAND_25938,
      O => XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_5_CYMUXFAST_25939
    );
  XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y55"
    )
    port map (
      IA => XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_5_LOGIC_ONE_25934,
      IB => XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_5_CYMUXF2_25935,
      SEL => XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_5_CYSELG_25927,
      O => XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_5_CYMUXG2_25936
    );
  XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X39Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_RET_mux0000_11_11_wg_lut_5_Q_25926,
      O => XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_5_CYSELG_25927
    );
  XLXI_27_XLXI_90_RET_mux0000_11_11_wg_lut_5_Q : X_LUT4
    generic map(
      INIT => X"0101",
      LOC => "SLICE_X39Y55"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_State(3),
      ADR1 => XLXI_27_XLXI_90_State(30),
      ADR2 => XLXI_27_XLXI_90_State(4),
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_RET_mux0000_11_11_wg_lut_5_Q_25926
    );
  XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_1_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X1Y33"
    )
    port map (
      O => XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_1_LOGIC_ONE_25961
    );
  XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X1Y33"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_1_LOGIC_ONE_25961,
      IB => XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_1_CYINIT_25975,
      SEL => XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_1_CYSELF_25966,
      O => XLXI_31_FileReader_Playing_Stop_not0001_wg_cy(0)
    );
  XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X1Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_1_BXINV_25964,
      O => XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_1_CYINIT_25975
    );
  XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X1Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Stop_not0001_wg_lut(0),
      O => XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_1_CYSELF_25966
    );
  XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_1_BXINV_25964
    );
  XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X1Y33"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_1_LOGIC_ONE_25961,
      IB => XLXI_31_FileReader_Playing_Stop_not0001_wg_cy(0),
      SEL => XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_1_CYSELG_25955,
      O => XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_1_CYMUXG_25963
    );
  XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X1Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Stop_not0001_wg_lut(1),
      O => XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_1_CYSELG_25955
    );
  XLXI_31_FileReader_Playing_Stop_not0001_wg_lut_1_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X1Y33"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Playing_Time_Counter(11),
      ADR1 => XLXI_31_FileReader_Playing_Time_Counter(8),
      ADR2 => XLXI_31_FileReader_Playing_Time_Counter(10),
      ADR3 => XLXI_31_FileReader_Playing_Time_Counter(12),
      O => XLXI_31_FileReader_Playing_Stop_not0001_wg_lut(1)
    );
  XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_3_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X1Y34"
    )
    port map (
      O => XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_3_LOGIC_ONE_25993
    );
  XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X1Y34"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_3_LOGIC_ONE_25993,
      IB => XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_3_LOGIC_ONE_25993,
      SEL => XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_3_CYSELF_25999,
      O => XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_3_CYMUXF2_25994
    );
  XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X1Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Stop_not0001_wg_lut(2),
      O => XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_3_CYSELF_25999
    );
  XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X1Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_1_CYMUXG_25963,
      O => XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_3_FASTCARRY_25996
    );
  XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X1Y34"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_3_CYSELG_25987,
      I1 => XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_3_CYSELF_25999,
      O => XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_3_CYAND_25997
    );
  XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X1Y34"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_3_CYMUXG2_25995,
      IB => XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_3_FASTCARRY_25996,
      SEL => XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_3_CYAND_25997,
      O => XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_3_CYMUXFAST_25998
    );
  XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X1Y34"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_3_LOGIC_ONE_25993,
      IB => XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_3_CYMUXF2_25994,
      SEL => XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_3_CYSELG_25987,
      O => XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_3_CYMUXG2_25995
    );
  XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X1Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Stop_not0001_wg_lut(3),
      O => XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_3_CYSELG_25987
    );
  XLXI_31_FileReader_Playing_Stop_not0001_wg_lut_3_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X1Y34"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Playing_Time_Counter(17),
      ADR1 => XLXI_31_FileReader_Playing_Time_Counter(16),
      ADR2 => XLXI_31_FileReader_Playing_Time_Counter(6),
      ADR3 => XLXI_31_FileReader_Playing_Time_Counter(18),
      O => XLXI_31_FileReader_Playing_Stop_not0001_wg_lut(3)
    );
  XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_5_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X1Y35"
    )
    port map (
      O => XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_5_LOGIC_ONE_26023
    );
  XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X1Y35"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_5_LOGIC_ONE_26023,
      IB => XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_5_LOGIC_ONE_26023,
      SEL => XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_5_CYSELF_26029,
      O => XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_5_CYMUXF2_26024
    );
  XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X1Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Stop_not0001_wg_lut(4),
      O => XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_5_CYSELF_26029
    );
  XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X1Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_3_CYMUXFAST_25998,
      O => XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_5_FASTCARRY_26026
    );
  XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X1Y35"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_5_CYSELG_26017,
      I1 => XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_5_CYSELF_26029,
      O => XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_5_CYAND_26027
    );
  XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X1Y35"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_5_CYMUXG2_26025,
      IB => XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_5_FASTCARRY_26026,
      SEL => XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_5_CYAND_26027,
      O => XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_5_CYMUXFAST_26028
    );
  XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X1Y35"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_5_LOGIC_ONE_26023,
      IB => XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_5_CYMUXF2_26024,
      SEL => XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_5_CYSELG_26017,
      O => XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_5_CYMUXG2_26025
    );
  XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X1Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Stop_not0001_wg_lut(5),
      O => XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_5_CYSELG_26017
    );
  XLXI_31_FileReader_Playing_Stop_not0001_wg_lut_5_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X1Y35"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Playing_Time_Counter(22),
      ADR1 => XLXI_31_FileReader_Playing_Time_Counter(23),
      ADR2 => XLXI_31_FileReader_Playing_Time_Counter(4),
      ADR3 => XLXI_31_FileReader_Playing_Time_Counter(24),
      O => XLXI_31_FileReader_Playing_Stop_not0001_wg_lut(5)
    );
  XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_7_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X1Y36"
    )
    port map (
      O => XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_7_LOGIC_ONE_26053
    );
  XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X1Y36"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_7_LOGIC_ONE_26053,
      IB => XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_7_LOGIC_ONE_26053,
      SEL => XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_7_CYSELF_26059,
      O => XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_7_CYMUXF2_26054
    );
  XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X1Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Stop_not0001_wg_lut(6),
      O => XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_7_CYSELF_26059
    );
  XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X1Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_5_CYMUXFAST_26028,
      O => XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_7_FASTCARRY_26056
    );
  XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X1Y36"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_7_CYSELG_26047,
      I1 => XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_7_CYSELF_26059,
      O => XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_7_CYAND_26057
    );
  XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X1Y36"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_7_CYMUXG2_26055,
      IB => XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_7_FASTCARRY_26056,
      SEL => XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_7_CYAND_26057,
      O => XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_7_CYMUXFAST_26058
    );
  XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X1Y36"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_7_LOGIC_ONE_26053,
      IB => XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_7_CYMUXF2_26054,
      SEL => XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_7_CYSELG_26047,
      O => XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_7_CYMUXG2_26055
    );
  XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X1Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Stop_not0001_wg_lut(7),
      O => XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_7_CYSELG_26047
    );
  XLXI_31_FileReader_Playing_Stop_not0001_wg_lut_7_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X1Y36"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Playing_Time_Counter(1),
      ADR1 => XLXI_31_FileReader_Playing_Time_Counter(29),
      ADR2 => XLXI_31_FileReader_Playing_Time_Counter(28),
      ADR3 => XLXI_31_FileReader_Playing_Time_Counter(30),
      O => XLXI_31_FileReader_Playing_Stop_not0001_wg_lut(7)
    );
  XLXI_31_FileReader_Playing_Time_Counter_not0001_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X1Y37"
    )
    port map (
      O => XLXI_31_FileReader_Playing_Time_Counter_not0001_LOGIC_ONE_26092
    );
  XLXI_31_FileReader_Playing_Time_Counter_not0001_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X1Y37"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_Counter_not0001_LOGIC_ONE_26092,
      IB => XLXI_31_FileReader_Playing_Time_Counter_not0001_CYINIT_26091,
      SEL => XLXI_31_FileReader_Playing_Time_Counter_not0001_CYSELF_26085,
      O => XLXI_31_FileReader_Playing_Stop_not0001
    );
  XLXI_31_FileReader_Playing_Time_Counter_not0001_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X1Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Stop_not0001_wg_cy_7_CYMUXFAST_26058,
      O => XLXI_31_FileReader_Playing_Time_Counter_not0001_CYINIT_26091
    );
  XLXI_31_FileReader_Playing_Time_Counter_not0001_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X1Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Stop_not0001_wg_lut(8),
      O => XLXI_31_FileReader_Playing_Time_Counter_not0001_CYSELF_26085
    );
  XLXI_31_FileReader_Playing_Time_Counter_not0001_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X1Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_not0001,
      O => XLXI_31_FileReader_Playing_Time_Counter_not0001_0
    );
  XLXI_31_FileReader_Playing_Time_Counter_not00011 : X_LUT4
    generic map(
      INIT => X"FFAA",
      LOC => "SLICE_X1Y37"
    )
    port map (
      ADR0 => XLXI_31_FileReader_State_FSM_FFd1_12396,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_31_FileReader_State_FSM_FFd2_12394,
      O => XLXI_31_FileReader_Playing_Time_Counter_not0001
    );
  XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_1_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X28Y52"
    )
    port map (
      O => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_1_LOGIC_ONE_26107
    );
  XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X28Y52"
    )
    port map (
      O => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_1_LOGIC_ZERO_26122
    );
  XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X28Y52"
    )
    port map (
      IA => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_1_LOGIC_ZERO_26122,
      IB => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_1_CYINIT_26121,
      SEL => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_1_CYSELF_26112,
      O => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy(0)
    );
  XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X28Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_1_BXINV_26110,
      O => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_1_CYINIT_26121
    );
  XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X28Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_3_rt_26111,
      O => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_1_CYSELF_26112
    );
  XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_1_BXINV_26110
    );
  XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X28Y52"
    )
    port map (
      IA => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_1_LOGIC_ONE_26107,
      IB => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy(0),
      SEL => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_1_CYSELG_26101,
      O => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_1_CYMUXG_26109
    );
  XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X28Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_lut(1),
      O => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_1_CYSELG_26101
    );
  XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X28Y52"
    )
    port map (
      ADR0 => XLXI_31_XLXI_28_Current_Oct_Num(7),
      ADR1 => XLXI_31_XLXI_28_Current_Oct_Num(5),
      ADR2 => XLXI_31_XLXI_28_Current_Oct_Num(6),
      ADR3 => XLXI_31_XLXI_28_Current_Oct_Num(4),
      O => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_lut(1)
    );
  XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_3_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X28Y53"
    )
    port map (
      O => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_3_LOGIC_ONE_26140
    );
  XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X28Y53"
    )
    port map (
      IA => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_3_LOGIC_ONE_26140,
      IB => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_3_LOGIC_ONE_26140,
      SEL => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_3_CYSELF_26146,
      O => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_3_CYMUXF2_26141
    );
  XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X28Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_lut(2),
      O => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_3_CYSELF_26146
    );
  XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X28Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_1_CYMUXG_26109,
      O => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_3_FASTCARRY_26143
    );
  XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X28Y53"
    )
    port map (
      I0 => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_3_CYSELG_26134,
      I1 => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_3_CYSELF_26146,
      O => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_3_CYAND_26144
    );
  XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X28Y53"
    )
    port map (
      IA => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_3_CYMUXG2_26142,
      IB => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_3_FASTCARRY_26143,
      SEL => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_3_CYAND_26144,
      O => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_3_CYMUXFAST_26145
    );
  XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X28Y53"
    )
    port map (
      IA => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_3_LOGIC_ONE_26140,
      IB => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_3_CYMUXF2_26141,
      SEL => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_3_CYSELG_26134,
      O => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_3_CYMUXG2_26142
    );
  XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X28Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_lut(3),
      O => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_3_CYSELG_26134
    );
  XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X28Y53"
    )
    port map (
      ADR0 => XLXI_31_XLXI_28_Current_Oct_Num(15),
      ADR1 => XLXI_31_XLXI_28_Current_Oct_Num(12),
      ADR2 => XLXI_31_XLXI_28_Current_Oct_Num(13),
      ADR3 => XLXI_31_XLXI_28_Current_Oct_Num(14),
      O => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_lut(3)
    );
  XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_5_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X28Y54"
    )
    port map (
      O => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_5_LOGIC_ONE_26170
    );
  XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X28Y54"
    )
    port map (
      IA => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_5_LOGIC_ONE_26170,
      IB => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_5_LOGIC_ONE_26170,
      SEL => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_5_CYSELF_26176,
      O => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_5_CYMUXF2_26171
    );
  XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X28Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_lut(4),
      O => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_5_CYSELF_26176
    );
  XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X28Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_3_CYMUXFAST_26145,
      O => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_5_FASTCARRY_26173
    );
  XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X28Y54"
    )
    port map (
      I0 => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_5_CYSELG_26164,
      I1 => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_5_CYSELF_26176,
      O => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_5_CYAND_26174
    );
  XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X28Y54"
    )
    port map (
      IA => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_5_CYMUXG2_26172,
      IB => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_5_FASTCARRY_26173,
      SEL => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_5_CYAND_26174,
      O => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_5_CYMUXFAST_26175
    );
  XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X28Y54"
    )
    port map (
      IA => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_5_LOGIC_ONE_26170,
      IB => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_5_CYMUXF2_26171,
      SEL => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_5_CYSELG_26164,
      O => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_5_CYMUXG2_26172
    );
  XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X28Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_lut(5),
      O => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_5_CYSELG_26164
    );
  XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X28Y54"
    )
    port map (
      ADR0 => XLXI_31_XLXI_28_Current_Oct_Num(21),
      ADR1 => XLXI_31_XLXI_28_Current_Oct_Num(20),
      ADR2 => XLXI_31_XLXI_28_Current_Oct_Num(23),
      ADR3 => XLXI_31_XLXI_28_Current_Oct_Num(22),
      O => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_lut(5)
    );
  XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_7_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X28Y55"
    )
    port map (
      O => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_7_LOGIC_ONE_26200
    );
  XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X28Y55"
    )
    port map (
      IA => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_7_LOGIC_ONE_26200,
      IB => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_7_LOGIC_ONE_26200,
      SEL => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_7_CYSELF_26206,
      O => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_7_CYMUXF2_26201
    );
  XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X28Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_lut(6),
      O => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_7_CYSELF_26206
    );
  XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X28Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_5_CYMUXFAST_26175,
      O => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_7_FASTCARRY_26203
    );
  XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X28Y55"
    )
    port map (
      I0 => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_7_CYSELG_26193,
      I1 => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_7_CYSELF_26206,
      O => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_7_CYAND_26204
    );
  XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X28Y55"
    )
    port map (
      IA => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_7_CYMUXG2_26202,
      IB => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_7_FASTCARRY_26203,
      SEL => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_7_CYAND_26204,
      O => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_7_CYMUXFAST_26205
    );
  XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X28Y55"
    )
    port map (
      IA => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_7_LOGIC_ONE_26200,
      IB => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_7_CYMUXF2_26201,
      SEL => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_7_CYSELG_26193,
      O => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_7_CYMUXG2_26202
    );
  XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X28Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_lut(7),
      O => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_7_CYSELG_26193
    );
  XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"0005",
      LOC => "SLICE_X28Y55"
    )
    port map (
      ADR0 => XLXI_31_XLXI_28_Current_Oct_Num(30),
      ADR1 => VCC,
      ADR2 => XLXI_31_XLXI_28_Current_Oct_Num(28),
      ADR3 => XLXI_31_XLXI_28_Current_Oct_Num(29),
      O => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_lut(7)
    );
  XLXI_31_XLXI_28_Current_Oct_Num_cmp_ge0000_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X28Y56"
    )
    port map (
      O => XLXI_31_XLXI_28_Current_Oct_Num_cmp_ge0000_LOGIC_ZERO_26227
    );
  XLXI_31_XLXI_28_Current_Oct_Num_cmp_ge0000_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X28Y56"
    )
    port map (
      IA => XLXI_31_XLXI_28_Current_Oct_Num_cmp_ge0000_LOGIC_ZERO_26227,
      IB => XLXI_31_XLXI_28_Current_Oct_Num_cmp_ge0000_CYINIT_26226,
      SEL => XLXI_31_XLXI_28_Current_Oct_Num_cmp_ge0000_CYSELF_26217,
      O => XLXI_31_XLXI_28_Current_Oct_Num_cmp_ge0000
    );
  XLXI_31_XLXI_28_Current_Oct_Num_cmp_ge0000_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X28Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_cy_7_CYMUXFAST_26205,
      O => XLXI_31_XLXI_28_Current_Oct_Num_cmp_ge0000_CYINIT_26226
    );
  XLXI_31_XLXI_28_Current_Oct_Num_cmp_ge0000_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X28Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_lut(8),
      O => XLXI_31_XLXI_28_Current_Oct_Num_cmp_ge0000_CYSELF_26217
    );
  XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_lut_8_1_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X28Y56"
    )
    port map (
      ADR0 => XLXI_31_XLXI_28_Current_Oct_Num(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_lut(8)
    );
  XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X29Y52"
    )
    port map (
      O => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_1_LOGIC_ZERO_26245
    );
  XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X29Y52"
    )
    port map (
      IA => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_1_LOGIC_ZERO_26245,
      IB => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_1_CYINIT_26256,
      SEL => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_1_CYSELF_26250,
      O => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy(0)
    );
  XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X29Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_1_BXINV_26248,
      O => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_1_CYINIT_26256
    );
  XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X29Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_lut(0),
      O => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_1_CYSELF_26250
    );
  XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_1_BXINV_26248
    );
  XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X29Y52"
    )
    port map (
      IA => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_1_LOGIC_ZERO_26245,
      IB => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy(0),
      SEL => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_1_CYSELG_26239,
      O => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_1_CYMUXG_26247
    );
  XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X29Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_lut(1),
      O => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_1_CYSELG_26239
    );
  XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X29Y52"
    )
    port map (
      ADR0 => XLXI_31_XLXI_28_Current_Oct_Num(4),
      ADR1 => XLXI_31_XLXI_28_Current_Oct_Num(6),
      ADR2 => XLXI_31_XLXI_28_Current_Oct_Num(5),
      ADR3 => XLXI_31_XLXI_28_Current_Oct_Num(7),
      O => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_lut(1)
    );
  XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_3_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X29Y53"
    )
    port map (
      O => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_3_LOGIC_ZERO_26274
    );
  XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y53"
    )
    port map (
      IA => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_3_LOGIC_ZERO_26274,
      IB => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_3_LOGIC_ZERO_26274,
      SEL => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_3_CYSELF_26280,
      O => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_3_CYMUXF2_26275
    );
  XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X29Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_lut(2),
      O => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_3_CYSELF_26280
    );
  XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X29Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_1_CYMUXG_26247,
      O => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_3_FASTCARRY_26277
    );
  XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X29Y53"
    )
    port map (
      I0 => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_3_CYSELG_26268,
      I1 => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_3_CYSELF_26280,
      O => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_3_CYAND_26278
    );
  XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X29Y53"
    )
    port map (
      IA => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_3_CYMUXG2_26276,
      IB => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_3_FASTCARRY_26277,
      SEL => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_3_CYAND_26278,
      O => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_3_CYMUXFAST_26279
    );
  XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y53"
    )
    port map (
      IA => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_3_LOGIC_ZERO_26274,
      IB => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_3_CYMUXF2_26275,
      SEL => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_3_CYSELG_26268,
      O => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_3_CYMUXG2_26276
    );
  XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X29Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_lut(3),
      O => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_3_CYSELG_26268
    );
  XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X29Y53"
    )
    port map (
      ADR0 => XLXI_31_XLXI_28_Current_Oct_Num(14),
      ADR1 => XLXI_31_XLXI_28_Current_Oct_Num(13),
      ADR2 => XLXI_31_XLXI_28_Current_Oct_Num(12),
      ADR3 => XLXI_31_XLXI_28_Current_Oct_Num(15),
      O => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_lut(3)
    );
  XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_5_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X29Y54"
    )
    port map (
      O => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_5_LOGIC_ZERO_26304
    );
  XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y54"
    )
    port map (
      IA => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_5_LOGIC_ZERO_26304,
      IB => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_5_LOGIC_ZERO_26304,
      SEL => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_5_CYSELF_26310,
      O => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_5_CYMUXF2_26305
    );
  XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X29Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_lut(4),
      O => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_5_CYSELF_26310
    );
  XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X29Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_3_CYMUXFAST_26279,
      O => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_5_FASTCARRY_26307
    );
  XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X29Y54"
    )
    port map (
      I0 => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_5_CYSELG_26298,
      I1 => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_5_CYSELF_26310,
      O => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_5_CYAND_26308
    );
  XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X29Y54"
    )
    port map (
      IA => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_5_CYMUXG2_26306,
      IB => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_5_FASTCARRY_26307,
      SEL => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_5_CYAND_26308,
      O => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_5_CYMUXFAST_26309
    );
  XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y54"
    )
    port map (
      IA => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_5_LOGIC_ZERO_26304,
      IB => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_5_CYMUXF2_26305,
      SEL => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_5_CYSELG_26298,
      O => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_5_CYMUXG2_26306
    );
  XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X29Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_lut(5),
      O => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_5_CYSELG_26298
    );
  XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X29Y54"
    )
    port map (
      ADR0 => XLXI_31_XLXI_28_Current_Oct_Num(22),
      ADR1 => XLXI_31_XLXI_28_Current_Oct_Num(21),
      ADR2 => XLXI_31_XLXI_28_Current_Oct_Num(20),
      ADR3 => XLXI_31_XLXI_28_Current_Oct_Num(23),
      O => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_lut(5)
    );
  XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_7_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X29Y55"
    )
    port map (
      O => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_7_LOGIC_ZERO_26334
    );
  XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y55"
    )
    port map (
      IA => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_7_LOGIC_ZERO_26334,
      IB => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_7_LOGIC_ZERO_26334,
      SEL => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_7_CYSELF_26340,
      O => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_7_CYMUXF2_26335
    );
  XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X29Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_lut(6),
      O => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_7_CYSELF_26340
    );
  XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X29Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_5_CYMUXFAST_26309,
      O => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_7_FASTCARRY_26337
    );
  XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X29Y55"
    )
    port map (
      I0 => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_7_CYSELG_26327,
      I1 => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_7_CYSELF_26340,
      O => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_7_CYAND_26338
    );
  XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X29Y55"
    )
    port map (
      IA => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_7_CYMUXG2_26336,
      IB => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_7_FASTCARRY_26337,
      SEL => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_7_CYAND_26338,
      O => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_7_CYMUXFAST_26339
    );
  XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y55"
    )
    port map (
      IA => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_7_LOGIC_ZERO_26334,
      IB => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_7_CYMUXF2_26335,
      SEL => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_7_CYSELG_26327,
      O => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_7_CYMUXG2_26336
    );
  XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X29Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_lut(7),
      O => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_7_CYSELG_26327
    );
  XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"0011",
      LOC => "SLICE_X29Y55"
    )
    port map (
      ADR0 => XLXI_31_XLXI_28_Current_Oct_Num(29),
      ADR1 => XLXI_31_XLXI_28_Current_Oct_Num(28),
      ADR2 => VCC,
      ADR3 => XLXI_31_XLXI_28_Current_Oct_Num(30),
      O => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_lut(7)
    );
  XLXI_31_XLXI_28_Current_Oct_Num_cmp_le0000_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X29Y56"
    )
    port map (
      IA => XLXI_31_XLXI_28_Current_Oct_Num_cmp_le0000_CY0F_26360,
      IB => XLXI_31_XLXI_28_Current_Oct_Num_cmp_le0000_CYINIT_26361,
      SEL => XLXI_31_XLXI_28_Current_Oct_Num_cmp_le0000_CYSELF_26351,
      O => XLXI_31_XLXI_28_Current_Oct_Num_cmp_le0000
    );
  XLXI_31_XLXI_28_Current_Oct_Num_cmp_le0000_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X29Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_cy_7_CYMUXFAST_26339,
      O => XLXI_31_XLXI_28_Current_Oct_Num_cmp_le0000_CYINIT_26361
    );
  XLXI_31_XLXI_28_Current_Oct_Num_cmp_le0000_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X29Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num(31),
      O => XLXI_31_XLXI_28_Current_Oct_Num_cmp_le0000_CY0F_26360
    );
  XLXI_31_XLXI_28_Current_Oct_Num_cmp_le0000_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X29Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_lut(8),
      O => XLXI_31_XLXI_28_Current_Oct_Num_cmp_le0000_CYSELF_26351
    );
  XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_lut_8_1_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X29Y56"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_XLXI_28_Current_Oct_Num(31),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_lut(8)
    );
  XLXI_27_XLXI_90_adrRootDir_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrRootDir_1_XORF_26405,
      O => XLXI_27_XLXI_90_adrRootDir_1_DXMUX_26407
    );
  XLXI_27_XLXI_90_adrRootDir_1_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y46"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrRootDir_1_CYINIT_26404,
      I1 => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_lut(0),
      O => XLXI_27_XLXI_90_adrRootDir_1_XORF_26405
    );
  XLXI_27_XLXI_90_adrRootDir_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y46"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrRootDir_1_CY0F_26403,
      IB => XLXI_27_XLXI_90_adrRootDir_1_CYINIT_26404,
      SEL => XLXI_27_XLXI_90_adrRootDir_1_CYSELF_26395,
      O => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_cy_0_Q
    );
  XLXI_27_XLXI_90_adrRootDir_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrRootDir_1_BXINV_26393,
      O => XLXI_27_XLXI_90_adrRootDir_1_CYINIT_26404
    );
  XLXI_27_XLXI_90_adrRootDir_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X55Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT(1),
      O => XLXI_27_XLXI_90_adrRootDir_1_CY0F_26403
    );
  XLXI_27_XLXI_90_adrRootDir_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_lut(0),
      O => XLXI_27_XLXI_90_adrRootDir_1_CYSELF_26395
    );
  XLXI_27_XLXI_90_adrRootDir_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => XLXI_27_XLXI_90_adrRootDir_1_BXINV_26393
    );
  XLXI_27_XLXI_90_adrRootDir_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrRootDir_1_XORG_26386,
      O => XLXI_27_XLXI_90_adrRootDir_1_DYMUX_26388
    );
  XLXI_27_XLXI_90_adrRootDir_1_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y46"
    )
    port map (
      I0 => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_cy_0_Q,
      I1 => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_lut(1),
      O => XLXI_27_XLXI_90_adrRootDir_1_XORG_26386
    );
  XLXI_27_XLXI_90_adrRootDir_1_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrRootDir_1_CYMUXG_26385,
      O => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_cy_1_Q
    );
  XLXI_27_XLXI_90_adrRootDir_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X55Y46"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrRootDir_1_CY0G_26383,
      IB => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_cy_0_Q,
      SEL => XLXI_27_XLXI_90_adrRootDir_1_CYSELG_26375,
      O => XLXI_27_XLXI_90_adrRootDir_1_CYMUXG_26385
    );
  XLXI_27_XLXI_90_adrRootDir_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X55Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT(2),
      O => XLXI_27_XLXI_90_adrRootDir_1_CY0G_26383
    );
  XLXI_27_XLXI_90_adrRootDir_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_lut(1),
      O => XLXI_27_XLXI_90_adrRootDir_1_CYSELG_26375
    );
  XLXI_27_XLXI_90_adrRootDir_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_adrRootDir_1_CLKINV_26373
    );
  XLXI_27_XLXI_90_adrRootDir_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrRootDir_not0001_0,
      O => XLXI_27_XLXI_90_adrRootDir_1_CEINV_26372
    );
  XLXI_27_XLXI_90_Madd_adrRootDir_add0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X55Y46"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_90_adrFAT(2),
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_90_WORD(1),
      O => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_lut(1)
    );
  XLXI_27_XLXI_90_adrRootDir_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrRootDir_3_XORF_26458,
      O => XLXI_27_XLXI_90_adrRootDir_3_DXMUX_26460
    );
  XLXI_27_XLXI_90_adrRootDir_3_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y47"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrRootDir_3_CYINIT_26457,
      I1 => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_lut(2),
      O => XLXI_27_XLXI_90_adrRootDir_3_XORF_26458
    );
  XLXI_27_XLXI_90_adrRootDir_3_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y47"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrRootDir_3_CY0F_26456,
      IB => XLXI_27_XLXI_90_adrRootDir_3_CYINIT_26457,
      SEL => XLXI_27_XLXI_90_adrRootDir_3_CYSELF_26439,
      O => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_cy_2_Q
    );
  XLXI_27_XLXI_90_adrRootDir_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y47"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrRootDir_3_CY0F_26456,
      IB => XLXI_27_XLXI_90_adrRootDir_3_CY0F_26456,
      SEL => XLXI_27_XLXI_90_adrRootDir_3_CYSELF_26439,
      O => XLXI_27_XLXI_90_adrRootDir_3_CYMUXF2_26434
    );
  XLXI_27_XLXI_90_adrRootDir_3_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_cy_1_Q,
      O => XLXI_27_XLXI_90_adrRootDir_3_CYINIT_26457
    );
  XLXI_27_XLXI_90_adrRootDir_3_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X55Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT(3),
      O => XLXI_27_XLXI_90_adrRootDir_3_CY0F_26456
    );
  XLXI_27_XLXI_90_adrRootDir_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_lut(2),
      O => XLXI_27_XLXI_90_adrRootDir_3_CYSELF_26439
    );
  XLXI_27_XLXI_90_adrRootDir_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrRootDir_3_XORG_26441,
      O => XLXI_27_XLXI_90_adrRootDir_3_DYMUX_26443
    );
  XLXI_27_XLXI_90_adrRootDir_3_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y47"
    )
    port map (
      I0 => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_cy_2_Q,
      I1 => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_lut(3),
      O => XLXI_27_XLXI_90_adrRootDir_3_XORG_26441
    );
  XLXI_27_XLXI_90_adrRootDir_3_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrRootDir_3_CYMUXFAST_26438,
      O => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_cy_3_Q
    );
  XLXI_27_XLXI_90_adrRootDir_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_cy_1_Q,
      O => XLXI_27_XLXI_90_adrRootDir_3_FASTCARRY_26436
    );
  XLXI_27_XLXI_90_adrRootDir_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y47"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrRootDir_3_CYSELG_26425,
      I1 => XLXI_27_XLXI_90_adrRootDir_3_CYSELF_26439,
      O => XLXI_27_XLXI_90_adrRootDir_3_CYAND_26437
    );
  XLXI_27_XLXI_90_adrRootDir_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y47"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrRootDir_3_CYMUXG2_26435,
      IB => XLXI_27_XLXI_90_adrRootDir_3_FASTCARRY_26436,
      SEL => XLXI_27_XLXI_90_adrRootDir_3_CYAND_26437,
      O => XLXI_27_XLXI_90_adrRootDir_3_CYMUXFAST_26438
    );
  XLXI_27_XLXI_90_adrRootDir_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y47"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrRootDir_3_CY0G_26433,
      IB => XLXI_27_XLXI_90_adrRootDir_3_CYMUXF2_26434,
      SEL => XLXI_27_XLXI_90_adrRootDir_3_CYSELG_26425,
      O => XLXI_27_XLXI_90_adrRootDir_3_CYMUXG2_26435
    );
  XLXI_27_XLXI_90_adrRootDir_3_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X55Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT(4),
      O => XLXI_27_XLXI_90_adrRootDir_3_CY0G_26433
    );
  XLXI_27_XLXI_90_adrRootDir_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_lut(3),
      O => XLXI_27_XLXI_90_adrRootDir_3_CYSELG_26425
    );
  XLXI_27_XLXI_90_adrRootDir_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_adrRootDir_3_CLKINV_26423
    );
  XLXI_27_XLXI_90_adrRootDir_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrRootDir_not0001_0,
      O => XLXI_27_XLXI_90_adrRootDir_3_CEINV_26422
    );
  XLXI_27_XLXI_90_Madd_adrRootDir_add0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X55Y47"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrFAT(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_90_WORD(3),
      O => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_lut(3)
    );
  XLXI_27_XLXI_90_adrRootDir_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrRootDir_5_XORF_26511,
      O => XLXI_27_XLXI_90_adrRootDir_5_DXMUX_26513
    );
  XLXI_27_XLXI_90_adrRootDir_5_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y48"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrRootDir_5_CYINIT_26510,
      I1 => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_lut(4),
      O => XLXI_27_XLXI_90_adrRootDir_5_XORF_26511
    );
  XLXI_27_XLXI_90_adrRootDir_5_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y48"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrRootDir_5_CY0F_26509,
      IB => XLXI_27_XLXI_90_adrRootDir_5_CYINIT_26510,
      SEL => XLXI_27_XLXI_90_adrRootDir_5_CYSELF_26492,
      O => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_cy_4_Q
    );
  XLXI_27_XLXI_90_adrRootDir_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y48"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrRootDir_5_CY0F_26509,
      IB => XLXI_27_XLXI_90_adrRootDir_5_CY0F_26509,
      SEL => XLXI_27_XLXI_90_adrRootDir_5_CYSELF_26492,
      O => XLXI_27_XLXI_90_adrRootDir_5_CYMUXF2_26487
    );
  XLXI_27_XLXI_90_adrRootDir_5_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_cy_3_Q,
      O => XLXI_27_XLXI_90_adrRootDir_5_CYINIT_26510
    );
  XLXI_27_XLXI_90_adrRootDir_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X55Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT(5),
      O => XLXI_27_XLXI_90_adrRootDir_5_CY0F_26509
    );
  XLXI_27_XLXI_90_adrRootDir_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_lut(4),
      O => XLXI_27_XLXI_90_adrRootDir_5_CYSELF_26492
    );
  XLXI_27_XLXI_90_adrRootDir_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrRootDir_5_XORG_26494,
      O => XLXI_27_XLXI_90_adrRootDir_5_DYMUX_26496
    );
  XLXI_27_XLXI_90_adrRootDir_5_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y48"
    )
    port map (
      I0 => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_cy_4_Q,
      I1 => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_lut(5),
      O => XLXI_27_XLXI_90_adrRootDir_5_XORG_26494
    );
  XLXI_27_XLXI_90_adrRootDir_5_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrRootDir_5_CYMUXFAST_26491,
      O => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_cy_5_Q
    );
  XLXI_27_XLXI_90_adrRootDir_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_cy_3_Q,
      O => XLXI_27_XLXI_90_adrRootDir_5_FASTCARRY_26489
    );
  XLXI_27_XLXI_90_adrRootDir_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y48"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrRootDir_5_CYSELG_26478,
      I1 => XLXI_27_XLXI_90_adrRootDir_5_CYSELF_26492,
      O => XLXI_27_XLXI_90_adrRootDir_5_CYAND_26490
    );
  XLXI_27_XLXI_90_adrRootDir_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y48"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrRootDir_5_CYMUXG2_26488,
      IB => XLXI_27_XLXI_90_adrRootDir_5_FASTCARRY_26489,
      SEL => XLXI_27_XLXI_90_adrRootDir_5_CYAND_26490,
      O => XLXI_27_XLXI_90_adrRootDir_5_CYMUXFAST_26491
    );
  XLXI_27_XLXI_90_adrRootDir_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y48"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrRootDir_5_CY0G_26486,
      IB => XLXI_27_XLXI_90_adrRootDir_5_CYMUXF2_26487,
      SEL => XLXI_27_XLXI_90_adrRootDir_5_CYSELG_26478,
      O => XLXI_27_XLXI_90_adrRootDir_5_CYMUXG2_26488
    );
  XLXI_27_XLXI_90_adrRootDir_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X55Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT(6),
      O => XLXI_27_XLXI_90_adrRootDir_5_CY0G_26486
    );
  XLXI_27_XLXI_90_adrRootDir_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_lut(5),
      O => XLXI_27_XLXI_90_adrRootDir_5_CYSELG_26478
    );
  XLXI_27_XLXI_90_adrRootDir_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_adrRootDir_5_CLKINV_26476
    );
  XLXI_27_XLXI_90_adrRootDir_5_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrRootDir_not0001_0,
      O => XLXI_27_XLXI_90_adrRootDir_5_CEINV_26475
    );
  XLXI_27_XLXI_90_Madd_adrRootDir_add0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X55Y48"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrFAT(6),
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_90_WORD(5),
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_lut(5)
    );
  XLXI_27_XLXI_90_adrRootDir_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrRootDir_7_XORF_26564,
      O => XLXI_27_XLXI_90_adrRootDir_7_DXMUX_26566
    );
  XLXI_27_XLXI_90_adrRootDir_7_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y49"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrRootDir_7_CYINIT_26563,
      I1 => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_lut(6),
      O => XLXI_27_XLXI_90_adrRootDir_7_XORF_26564
    );
  XLXI_27_XLXI_90_adrRootDir_7_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y49"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrRootDir_7_CY0F_26562,
      IB => XLXI_27_XLXI_90_adrRootDir_7_CYINIT_26563,
      SEL => XLXI_27_XLXI_90_adrRootDir_7_CYSELF_26545,
      O => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_cy_6_Q
    );
  XLXI_27_XLXI_90_adrRootDir_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y49"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrRootDir_7_CY0F_26562,
      IB => XLXI_27_XLXI_90_adrRootDir_7_CY0F_26562,
      SEL => XLXI_27_XLXI_90_adrRootDir_7_CYSELF_26545,
      O => XLXI_27_XLXI_90_adrRootDir_7_CYMUXF2_26540
    );
  XLXI_27_XLXI_90_adrRootDir_7_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_cy_5_Q,
      O => XLXI_27_XLXI_90_adrRootDir_7_CYINIT_26563
    );
  XLXI_27_XLXI_90_adrRootDir_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X55Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT(7),
      O => XLXI_27_XLXI_90_adrRootDir_7_CY0F_26562
    );
  XLXI_27_XLXI_90_adrRootDir_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_lut(6),
      O => XLXI_27_XLXI_90_adrRootDir_7_CYSELF_26545
    );
  XLXI_27_XLXI_90_adrRootDir_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrRootDir_7_XORG_26547,
      O => XLXI_27_XLXI_90_adrRootDir_7_DYMUX_26549
    );
  XLXI_27_XLXI_90_adrRootDir_7_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y49"
    )
    port map (
      I0 => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_cy_6_Q,
      I1 => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_lut(7),
      O => XLXI_27_XLXI_90_adrRootDir_7_XORG_26547
    );
  XLXI_27_XLXI_90_adrRootDir_7_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrRootDir_7_CYMUXFAST_26544,
      O => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_cy_7_Q
    );
  XLXI_27_XLXI_90_adrRootDir_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_cy_5_Q,
      O => XLXI_27_XLXI_90_adrRootDir_7_FASTCARRY_26542
    );
  XLXI_27_XLXI_90_adrRootDir_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y49"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrRootDir_7_CYSELG_26531,
      I1 => XLXI_27_XLXI_90_adrRootDir_7_CYSELF_26545,
      O => XLXI_27_XLXI_90_adrRootDir_7_CYAND_26543
    );
  XLXI_27_XLXI_90_adrRootDir_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y49"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrRootDir_7_CYMUXG2_26541,
      IB => XLXI_27_XLXI_90_adrRootDir_7_FASTCARRY_26542,
      SEL => XLXI_27_XLXI_90_adrRootDir_7_CYAND_26543,
      O => XLXI_27_XLXI_90_adrRootDir_7_CYMUXFAST_26544
    );
  XLXI_27_XLXI_90_adrRootDir_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y49"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrRootDir_7_CY0G_26539,
      IB => XLXI_27_XLXI_90_adrRootDir_7_CYMUXF2_26540,
      SEL => XLXI_27_XLXI_90_adrRootDir_7_CYSELG_26531,
      O => XLXI_27_XLXI_90_adrRootDir_7_CYMUXG2_26541
    );
  XLXI_27_XLXI_90_adrRootDir_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X55Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT(8),
      O => XLXI_27_XLXI_90_adrRootDir_7_CY0G_26539
    );
  XLXI_27_XLXI_90_adrRootDir_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_lut(7),
      O => XLXI_27_XLXI_90_adrRootDir_7_CYSELG_26531
    );
  XLXI_27_XLXI_90_adrRootDir_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_adrRootDir_7_CLKINV_26529
    );
  XLXI_27_XLXI_90_adrRootDir_7_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrRootDir_not0001_0,
      O => XLXI_27_XLXI_90_adrRootDir_7_CEINV_26528
    );
  XLXI_27_XLXI_90_Madd_adrRootDir_add0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X55Y49"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrFAT(8),
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_90_WORD(7),
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_lut(7)
    );
  XLXI_27_XLXI_90_adrRootDir_9_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrRootDir_9_XORF_26617,
      O => XLXI_27_XLXI_90_adrRootDir_9_DXMUX_26619
    );
  XLXI_27_XLXI_90_adrRootDir_9_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y50"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrRootDir_9_CYINIT_26616,
      I1 => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_lut(8),
      O => XLXI_27_XLXI_90_adrRootDir_9_XORF_26617
    );
  XLXI_27_XLXI_90_adrRootDir_9_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y50"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrRootDir_9_CY0F_26615,
      IB => XLXI_27_XLXI_90_adrRootDir_9_CYINIT_26616,
      SEL => XLXI_27_XLXI_90_adrRootDir_9_CYSELF_26598,
      O => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_cy_8_Q
    );
  XLXI_27_XLXI_90_adrRootDir_9_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y50"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrRootDir_9_CY0F_26615,
      IB => XLXI_27_XLXI_90_adrRootDir_9_CY0F_26615,
      SEL => XLXI_27_XLXI_90_adrRootDir_9_CYSELF_26598,
      O => XLXI_27_XLXI_90_adrRootDir_9_CYMUXF2_26593
    );
  XLXI_27_XLXI_90_adrRootDir_9_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_cy_7_Q,
      O => XLXI_27_XLXI_90_adrRootDir_9_CYINIT_26616
    );
  XLXI_27_XLXI_90_adrRootDir_9_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X55Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT(9),
      O => XLXI_27_XLXI_90_adrRootDir_9_CY0F_26615
    );
  XLXI_27_XLXI_90_adrRootDir_9_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_lut(8),
      O => XLXI_27_XLXI_90_adrRootDir_9_CYSELF_26598
    );
  XLXI_27_XLXI_90_adrRootDir_9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrRootDir_9_XORG_26600,
      O => XLXI_27_XLXI_90_adrRootDir_9_DYMUX_26602
    );
  XLXI_27_XLXI_90_adrRootDir_9_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y50"
    )
    port map (
      I0 => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_cy_8_Q,
      I1 => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_lut(9),
      O => XLXI_27_XLXI_90_adrRootDir_9_XORG_26600
    );
  XLXI_27_XLXI_90_adrRootDir_9_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrRootDir_9_CYMUXFAST_26597,
      O => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_cy_9_Q
    );
  XLXI_27_XLXI_90_adrRootDir_9_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_cy_7_Q,
      O => XLXI_27_XLXI_90_adrRootDir_9_FASTCARRY_26595
    );
  XLXI_27_XLXI_90_adrRootDir_9_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y50"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrRootDir_9_CYSELG_26584,
      I1 => XLXI_27_XLXI_90_adrRootDir_9_CYSELF_26598,
      O => XLXI_27_XLXI_90_adrRootDir_9_CYAND_26596
    );
  XLXI_27_XLXI_90_adrRootDir_9_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y50"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrRootDir_9_CYMUXG2_26594,
      IB => XLXI_27_XLXI_90_adrRootDir_9_FASTCARRY_26595,
      SEL => XLXI_27_XLXI_90_adrRootDir_9_CYAND_26596,
      O => XLXI_27_XLXI_90_adrRootDir_9_CYMUXFAST_26597
    );
  XLXI_27_XLXI_90_adrRootDir_9_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y50"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrRootDir_9_CY0G_26592,
      IB => XLXI_27_XLXI_90_adrRootDir_9_CYMUXF2_26593,
      SEL => XLXI_27_XLXI_90_adrRootDir_9_CYSELG_26584,
      O => XLXI_27_XLXI_90_adrRootDir_9_CYMUXG2_26594
    );
  XLXI_27_XLXI_90_adrRootDir_9_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X55Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT(10),
      O => XLXI_27_XLXI_90_adrRootDir_9_CY0G_26592
    );
  XLXI_27_XLXI_90_adrRootDir_9_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_lut(9),
      O => XLXI_27_XLXI_90_adrRootDir_9_CYSELG_26584
    );
  XLXI_27_XLXI_90_adrRootDir_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_adrRootDir_9_CLKINV_26582
    );
  XLXI_27_XLXI_90_adrRootDir_9_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrRootDir_not0001_0,
      O => XLXI_27_XLXI_90_adrRootDir_9_CEINV_26581
    );
  XLXI_27_XLXI_90_Madd_adrRootDir_add0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X55Y50"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_WORD(9),
      ADR1 => XLXI_27_XLXI_90_adrFAT(10),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_lut(9)
    );
  XLXI_27_XLXI_90_adrRootDir_11_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrRootDir_11_XORF_26670,
      O => XLXI_27_XLXI_90_adrRootDir_11_DXMUX_26672
    );
  XLXI_27_XLXI_90_adrRootDir_11_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y51"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrRootDir_11_CYINIT_26669,
      I1 => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_lut(10),
      O => XLXI_27_XLXI_90_adrRootDir_11_XORF_26670
    );
  XLXI_27_XLXI_90_adrRootDir_11_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y51"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrRootDir_11_CY0F_26668,
      IB => XLXI_27_XLXI_90_adrRootDir_11_CYINIT_26669,
      SEL => XLXI_27_XLXI_90_adrRootDir_11_CYSELF_26651,
      O => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_cy_10_Q
    );
  XLXI_27_XLXI_90_adrRootDir_11_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y51"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrRootDir_11_CY0F_26668,
      IB => XLXI_27_XLXI_90_adrRootDir_11_CY0F_26668,
      SEL => XLXI_27_XLXI_90_adrRootDir_11_CYSELF_26651,
      O => XLXI_27_XLXI_90_adrRootDir_11_CYMUXF2_26646
    );
  XLXI_27_XLXI_90_adrRootDir_11_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_cy_9_Q,
      O => XLXI_27_XLXI_90_adrRootDir_11_CYINIT_26669
    );
  XLXI_27_XLXI_90_adrRootDir_11_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X55Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT(11),
      O => XLXI_27_XLXI_90_adrRootDir_11_CY0F_26668
    );
  XLXI_27_XLXI_90_adrRootDir_11_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_lut(10),
      O => XLXI_27_XLXI_90_adrRootDir_11_CYSELF_26651
    );
  XLXI_27_XLXI_90_adrRootDir_11_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrRootDir_11_XORG_26653,
      O => XLXI_27_XLXI_90_adrRootDir_11_DYMUX_26655
    );
  XLXI_27_XLXI_90_adrRootDir_11_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y51"
    )
    port map (
      I0 => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_cy_10_Q,
      I1 => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_lut(11),
      O => XLXI_27_XLXI_90_adrRootDir_11_XORG_26653
    );
  XLXI_27_XLXI_90_adrRootDir_11_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrRootDir_11_CYMUXFAST_26650,
      O => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_cy_11_Q
    );
  XLXI_27_XLXI_90_adrRootDir_11_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_cy_9_Q,
      O => XLXI_27_XLXI_90_adrRootDir_11_FASTCARRY_26648
    );
  XLXI_27_XLXI_90_adrRootDir_11_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y51"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrRootDir_11_CYSELG_26637,
      I1 => XLXI_27_XLXI_90_adrRootDir_11_CYSELF_26651,
      O => XLXI_27_XLXI_90_adrRootDir_11_CYAND_26649
    );
  XLXI_27_XLXI_90_adrRootDir_11_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y51"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrRootDir_11_CYMUXG2_26647,
      IB => XLXI_27_XLXI_90_adrRootDir_11_FASTCARRY_26648,
      SEL => XLXI_27_XLXI_90_adrRootDir_11_CYAND_26649,
      O => XLXI_27_XLXI_90_adrRootDir_11_CYMUXFAST_26650
    );
  XLXI_27_XLXI_90_adrRootDir_11_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y51"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrRootDir_11_CY0G_26645,
      IB => XLXI_27_XLXI_90_adrRootDir_11_CYMUXF2_26646,
      SEL => XLXI_27_XLXI_90_adrRootDir_11_CYSELG_26637,
      O => XLXI_27_XLXI_90_adrRootDir_11_CYMUXG2_26647
    );
  XLXI_27_XLXI_90_adrRootDir_11_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X55Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT(12),
      O => XLXI_27_XLXI_90_adrRootDir_11_CY0G_26645
    );
  XLXI_27_XLXI_90_adrRootDir_11_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_lut(11),
      O => XLXI_27_XLXI_90_adrRootDir_11_CYSELG_26637
    );
  XLXI_27_XLXI_90_adrRootDir_11_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_adrRootDir_11_CLKINV_26635
    );
  XLXI_27_XLXI_90_adrRootDir_11_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrRootDir_not0001_0,
      O => XLXI_27_XLXI_90_adrRootDir_11_CEINV_26634
    );
  XLXI_27_XLXI_90_Madd_adrRootDir_add0000_lut_11_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X55Y51"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_90_adrFAT(12),
      ADR2 => XLXI_27_XLXI_90_WORD(11),
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_lut(11)
    );
  XLXI_27_XLXI_90_adrRootDir_13_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrRootDir_13_XORF_26723,
      O => XLXI_27_XLXI_90_adrRootDir_13_DXMUX_26725
    );
  XLXI_27_XLXI_90_adrRootDir_13_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y52"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrRootDir_13_CYINIT_26722,
      I1 => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_lut(12),
      O => XLXI_27_XLXI_90_adrRootDir_13_XORF_26723
    );
  XLXI_27_XLXI_90_adrRootDir_13_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y52"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrRootDir_13_CY0F_26721,
      IB => XLXI_27_XLXI_90_adrRootDir_13_CYINIT_26722,
      SEL => XLXI_27_XLXI_90_adrRootDir_13_CYSELF_26704,
      O => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_cy_12_Q
    );
  XLXI_27_XLXI_90_adrRootDir_13_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y52"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrRootDir_13_CY0F_26721,
      IB => XLXI_27_XLXI_90_adrRootDir_13_CY0F_26721,
      SEL => XLXI_27_XLXI_90_adrRootDir_13_CYSELF_26704,
      O => XLXI_27_XLXI_90_adrRootDir_13_CYMUXF2_26699
    );
  XLXI_27_XLXI_90_adrRootDir_13_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_cy_11_Q,
      O => XLXI_27_XLXI_90_adrRootDir_13_CYINIT_26722
    );
  XLXI_27_XLXI_90_adrRootDir_13_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X55Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT(13),
      O => XLXI_27_XLXI_90_adrRootDir_13_CY0F_26721
    );
  XLXI_27_XLXI_90_adrRootDir_13_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_lut(12),
      O => XLXI_27_XLXI_90_adrRootDir_13_CYSELF_26704
    );
  XLXI_27_XLXI_90_adrRootDir_13_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrRootDir_13_XORG_26706,
      O => XLXI_27_XLXI_90_adrRootDir_13_DYMUX_26708
    );
  XLXI_27_XLXI_90_adrRootDir_13_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y52"
    )
    port map (
      I0 => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_cy_12_Q,
      I1 => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_lut(13),
      O => XLXI_27_XLXI_90_adrRootDir_13_XORG_26706
    );
  XLXI_27_XLXI_90_adrRootDir_13_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrRootDir_13_CYMUXFAST_26703,
      O => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_cy_13_Q
    );
  XLXI_27_XLXI_90_adrRootDir_13_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_cy_11_Q,
      O => XLXI_27_XLXI_90_adrRootDir_13_FASTCARRY_26701
    );
  XLXI_27_XLXI_90_adrRootDir_13_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y52"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrRootDir_13_CYSELG_26690,
      I1 => XLXI_27_XLXI_90_adrRootDir_13_CYSELF_26704,
      O => XLXI_27_XLXI_90_adrRootDir_13_CYAND_26702
    );
  XLXI_27_XLXI_90_adrRootDir_13_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y52"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrRootDir_13_CYMUXG2_26700,
      IB => XLXI_27_XLXI_90_adrRootDir_13_FASTCARRY_26701,
      SEL => XLXI_27_XLXI_90_adrRootDir_13_CYAND_26702,
      O => XLXI_27_XLXI_90_adrRootDir_13_CYMUXFAST_26703
    );
  XLXI_27_XLXI_90_adrRootDir_13_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y52"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrRootDir_13_CY0G_26698,
      IB => XLXI_27_XLXI_90_adrRootDir_13_CYMUXF2_26699,
      SEL => XLXI_27_XLXI_90_adrRootDir_13_CYSELG_26690,
      O => XLXI_27_XLXI_90_adrRootDir_13_CYMUXG2_26700
    );
  XLXI_27_XLXI_90_adrRootDir_13_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X55Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT(14),
      O => XLXI_27_XLXI_90_adrRootDir_13_CY0G_26698
    );
  XLXI_27_XLXI_90_adrRootDir_13_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_lut(13),
      O => XLXI_27_XLXI_90_adrRootDir_13_CYSELG_26690
    );
  XLXI_27_XLXI_90_adrRootDir_13_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_adrRootDir_13_CLKINV_26688
    );
  XLXI_27_XLXI_90_adrRootDir_13_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrRootDir_not0001_0,
      O => XLXI_27_XLXI_90_adrRootDir_13_CEINV_26687
    );
  XLXI_27_XLXI_90_Madd_adrRootDir_add0000_lut_13_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X55Y52"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_90_adrFAT(14),
      ADR2 => XLXI_27_XLXI_90_WORD(13),
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_lut(13)
    );
  XLXI_27_XLXI_90_adrRootDir_15_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrRootDir_15_XORF_26776,
      O => XLXI_27_XLXI_90_adrRootDir_15_DXMUX_26778
    );
  XLXI_27_XLXI_90_adrRootDir_15_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y53"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrRootDir_15_CYINIT_26775,
      I1 => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_lut(14),
      O => XLXI_27_XLXI_90_adrRootDir_15_XORF_26776
    );
  XLXI_27_XLXI_90_adrRootDir_15_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y53"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrRootDir_15_CY0F_26774,
      IB => XLXI_27_XLXI_90_adrRootDir_15_CYINIT_26775,
      SEL => XLXI_27_XLXI_90_adrRootDir_15_CYSELF_26757,
      O => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_cy_14_Q
    );
  XLXI_27_XLXI_90_adrRootDir_15_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y53"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrRootDir_15_CY0F_26774,
      IB => XLXI_27_XLXI_90_adrRootDir_15_CY0F_26774,
      SEL => XLXI_27_XLXI_90_adrRootDir_15_CYSELF_26757,
      O => XLXI_27_XLXI_90_adrRootDir_15_CYMUXF2_26752
    );
  XLXI_27_XLXI_90_adrRootDir_15_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_cy_13_Q,
      O => XLXI_27_XLXI_90_adrRootDir_15_CYINIT_26775
    );
  XLXI_27_XLXI_90_adrRootDir_15_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X55Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT(15),
      O => XLXI_27_XLXI_90_adrRootDir_15_CY0F_26774
    );
  XLXI_27_XLXI_90_adrRootDir_15_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_lut(14),
      O => XLXI_27_XLXI_90_adrRootDir_15_CYSELF_26757
    );
  XLXI_27_XLXI_90_adrRootDir_15_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrRootDir_15_XORG_26759,
      O => XLXI_27_XLXI_90_adrRootDir_15_DYMUX_26761
    );
  XLXI_27_XLXI_90_adrRootDir_15_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y53"
    )
    port map (
      I0 => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_cy_14_Q,
      I1 => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_lut(15),
      O => XLXI_27_XLXI_90_adrRootDir_15_XORG_26759
    );
  XLXI_27_XLXI_90_adrRootDir_15_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrRootDir_15_CYMUXFAST_26756,
      O => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_cy_15_Q
    );
  XLXI_27_XLXI_90_adrRootDir_15_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_cy_13_Q,
      O => XLXI_27_XLXI_90_adrRootDir_15_FASTCARRY_26754
    );
  XLXI_27_XLXI_90_adrRootDir_15_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y53"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrRootDir_15_CYSELG_26743,
      I1 => XLXI_27_XLXI_90_adrRootDir_15_CYSELF_26757,
      O => XLXI_27_XLXI_90_adrRootDir_15_CYAND_26755
    );
  XLXI_27_XLXI_90_adrRootDir_15_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y53"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrRootDir_15_CYMUXG2_26753,
      IB => XLXI_27_XLXI_90_adrRootDir_15_FASTCARRY_26754,
      SEL => XLXI_27_XLXI_90_adrRootDir_15_CYAND_26755,
      O => XLXI_27_XLXI_90_adrRootDir_15_CYMUXFAST_26756
    );
  XLXI_27_XLXI_90_adrRootDir_15_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y53"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrRootDir_15_CY0G_26751,
      IB => XLXI_27_XLXI_90_adrRootDir_15_CYMUXF2_26752,
      SEL => XLXI_27_XLXI_90_adrRootDir_15_CYSELG_26743,
      O => XLXI_27_XLXI_90_adrRootDir_15_CYMUXG2_26753
    );
  XLXI_27_XLXI_90_adrRootDir_15_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X55Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT(16),
      O => XLXI_27_XLXI_90_adrRootDir_15_CY0G_26751
    );
  XLXI_27_XLXI_90_adrRootDir_15_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_lut(15),
      O => XLXI_27_XLXI_90_adrRootDir_15_CYSELG_26743
    );
  XLXI_27_XLXI_90_adrRootDir_15_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_adrRootDir_15_CLKINV_26741
    );
  XLXI_27_XLXI_90_adrRootDir_15_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrRootDir_not0001_0,
      O => XLXI_27_XLXI_90_adrRootDir_15_CEINV_26740
    );
  XLXI_27_XLXI_90_Madd_adrRootDir_add0000_lut_15_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X55Y53"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_WORD(15),
      ADR1 => XLXI_27_XLXI_90_adrFAT(16),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_lut(15)
    );
  XLXI_27_XLXI_90_adrRootDir_17_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X55Y54"
    )
    port map (
      O => XLXI_27_XLXI_90_adrRootDir_17_LOGIC_ZERO_26803
    );
  XLXI_27_XLXI_90_adrRootDir_17_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrRootDir_17_XORF_26828,
      O => XLXI_27_XLXI_90_adrRootDir_17_DXMUX_26830
    );
  XLXI_27_XLXI_90_adrRootDir_17_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y54"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrRootDir_17_CYINIT_26827,
      I1 => XLXI_27_XLXI_90_adrRootDir_17_F,
      O => XLXI_27_XLXI_90_adrRootDir_17_XORF_26828
    );
  XLXI_27_XLXI_90_adrRootDir_17_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y54"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrRootDir_17_LOGIC_ZERO_26803,
      IB => XLXI_27_XLXI_90_adrRootDir_17_CYINIT_26827,
      SEL => XLXI_27_XLXI_90_adrRootDir_17_CYSELF_26809,
      O => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_cy_16_Q
    );
  XLXI_27_XLXI_90_adrRootDir_17_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y54"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrRootDir_17_LOGIC_ZERO_26803,
      IB => XLXI_27_XLXI_90_adrRootDir_17_LOGIC_ZERO_26803,
      SEL => XLXI_27_XLXI_90_adrRootDir_17_CYSELF_26809,
      O => XLXI_27_XLXI_90_adrRootDir_17_CYMUXF2_26804
    );
  XLXI_27_XLXI_90_adrRootDir_17_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_cy_15_Q,
      O => XLXI_27_XLXI_90_adrRootDir_17_CYINIT_26827
    );
  XLXI_27_XLXI_90_adrRootDir_17_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrRootDir_17_F,
      O => XLXI_27_XLXI_90_adrRootDir_17_CYSELF_26809
    );
  XLXI_27_XLXI_90_adrRootDir_17_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrRootDir_17_XORG_26811,
      O => XLXI_27_XLXI_90_adrRootDir_17_DYMUX_26813
    );
  XLXI_27_XLXI_90_adrRootDir_17_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y54"
    )
    port map (
      I0 => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_cy_16_Q,
      I1 => XLXI_27_XLXI_90_adrRootDir_17_G,
      O => XLXI_27_XLXI_90_adrRootDir_17_XORG_26811
    );
  XLXI_27_XLXI_90_adrRootDir_17_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrRootDir_17_CYMUXFAST_26808,
      O => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_cy_17_Q
    );
  XLXI_27_XLXI_90_adrRootDir_17_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_cy_15_Q,
      O => XLXI_27_XLXI_90_adrRootDir_17_FASTCARRY_26806
    );
  XLXI_27_XLXI_90_adrRootDir_17_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y54"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrRootDir_17_CYSELG_26794,
      I1 => XLXI_27_XLXI_90_adrRootDir_17_CYSELF_26809,
      O => XLXI_27_XLXI_90_adrRootDir_17_CYAND_26807
    );
  XLXI_27_XLXI_90_adrRootDir_17_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y54"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrRootDir_17_CYMUXG2_26805,
      IB => XLXI_27_XLXI_90_adrRootDir_17_FASTCARRY_26806,
      SEL => XLXI_27_XLXI_90_adrRootDir_17_CYAND_26807,
      O => XLXI_27_XLXI_90_adrRootDir_17_CYMUXFAST_26808
    );
  XLXI_27_XLXI_90_adrRootDir_17_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y54"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrRootDir_17_LOGIC_ZERO_26803,
      IB => XLXI_27_XLXI_90_adrRootDir_17_CYMUXF2_26804,
      SEL => XLXI_27_XLXI_90_adrRootDir_17_CYSELG_26794,
      O => XLXI_27_XLXI_90_adrRootDir_17_CYMUXG2_26805
    );
  XLXI_27_XLXI_90_adrRootDir_17_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrRootDir_17_G,
      O => XLXI_27_XLXI_90_adrRootDir_17_CYSELG_26794
    );
  XLXI_27_XLXI_90_adrRootDir_17_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_adrRootDir_17_CLKINV_26792
    );
  XLXI_27_XLXI_90_adrRootDir_17_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrRootDir_not0001_0,
      O => XLXI_27_XLXI_90_adrRootDir_17_CEINV_26791
    );
  XLXI_27_XLXI_90_adrRootDir_19_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X55Y55"
    )
    port map (
      O => XLXI_27_XLXI_90_adrRootDir_19_LOGIC_ZERO_26855
    );
  XLXI_27_XLXI_90_adrRootDir_19_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrRootDir_19_XORF_26880,
      O => XLXI_27_XLXI_90_adrRootDir_19_DXMUX_26882
    );
  XLXI_27_XLXI_90_adrRootDir_19_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y55"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrRootDir_19_CYINIT_26879,
      I1 => XLXI_27_XLXI_90_adrRootDir_19_F,
      O => XLXI_27_XLXI_90_adrRootDir_19_XORF_26880
    );
  XLXI_27_XLXI_90_adrRootDir_19_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y55"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrRootDir_19_LOGIC_ZERO_26855,
      IB => XLXI_27_XLXI_90_adrRootDir_19_CYINIT_26879,
      SEL => XLXI_27_XLXI_90_adrRootDir_19_CYSELF_26861,
      O => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_cy_18_Q
    );
  XLXI_27_XLXI_90_adrRootDir_19_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y55"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrRootDir_19_LOGIC_ZERO_26855,
      IB => XLXI_27_XLXI_90_adrRootDir_19_LOGIC_ZERO_26855,
      SEL => XLXI_27_XLXI_90_adrRootDir_19_CYSELF_26861,
      O => XLXI_27_XLXI_90_adrRootDir_19_CYMUXF2_26856
    );
  XLXI_27_XLXI_90_adrRootDir_19_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_cy_17_Q,
      O => XLXI_27_XLXI_90_adrRootDir_19_CYINIT_26879
    );
  XLXI_27_XLXI_90_adrRootDir_19_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrRootDir_19_F,
      O => XLXI_27_XLXI_90_adrRootDir_19_CYSELF_26861
    );
  XLXI_27_XLXI_90_adrRootDir_19_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrRootDir_19_XORG_26863,
      O => XLXI_27_XLXI_90_adrRootDir_19_DYMUX_26865
    );
  XLXI_27_XLXI_90_adrRootDir_19_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y55"
    )
    port map (
      I0 => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_cy_18_Q,
      I1 => XLXI_27_XLXI_90_adrRootDir_19_G,
      O => XLXI_27_XLXI_90_adrRootDir_19_XORG_26863
    );
  XLXI_27_XLXI_90_adrRootDir_19_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_cy_17_Q,
      O => XLXI_27_XLXI_90_adrRootDir_19_FASTCARRY_26858
    );
  XLXI_27_XLXI_90_adrRootDir_19_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y55"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrRootDir_19_CYSELG_26846,
      I1 => XLXI_27_XLXI_90_adrRootDir_19_CYSELF_26861,
      O => XLXI_27_XLXI_90_adrRootDir_19_CYAND_26859
    );
  XLXI_27_XLXI_90_adrRootDir_19_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y55"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrRootDir_19_CYMUXG2_26857,
      IB => XLXI_27_XLXI_90_adrRootDir_19_FASTCARRY_26858,
      SEL => XLXI_27_XLXI_90_adrRootDir_19_CYAND_26859,
      O => XLXI_27_XLXI_90_adrRootDir_19_CYMUXFAST_26860
    );
  XLXI_27_XLXI_90_adrRootDir_19_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y55"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrRootDir_19_LOGIC_ZERO_26855,
      IB => XLXI_27_XLXI_90_adrRootDir_19_CYMUXF2_26856,
      SEL => XLXI_27_XLXI_90_adrRootDir_19_CYSELG_26846,
      O => XLXI_27_XLXI_90_adrRootDir_19_CYMUXG2_26857
    );
  XLXI_27_XLXI_90_adrRootDir_19_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrRootDir_19_G,
      O => XLXI_27_XLXI_90_adrRootDir_19_CYSELG_26846
    );
  XLXI_27_XLXI_90_adrRootDir_19_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_adrRootDir_19_CLKINV_26844
    );
  XLXI_27_XLXI_90_adrRootDir_19_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrRootDir_not0001_0,
      O => XLXI_27_XLXI_90_adrRootDir_19_CEINV_26843
    );
  XLXI_27_XLXI_90_adrRootDir_21_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X55Y56"
    )
    port map (
      O => XLXI_27_XLXI_90_adrRootDir_21_LOGIC_ZERO_26924
    );
  XLXI_27_XLXI_90_adrRootDir_21_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrRootDir_21_XORF_26925,
      O => XLXI_27_XLXI_90_adrRootDir_21_DXMUX_26927
    );
  XLXI_27_XLXI_90_adrRootDir_21_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y56"
    )
    port map (
      I0 => XLXI_27_XLXI_90_adrRootDir_21_CYINIT_26923,
      I1 => XLXI_27_XLXI_90_adrRootDir_21_F,
      O => XLXI_27_XLXI_90_adrRootDir_21_XORF_26925
    );
  XLXI_27_XLXI_90_adrRootDir_21_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y56"
    )
    port map (
      IA => XLXI_27_XLXI_90_adrRootDir_21_LOGIC_ZERO_26924,
      IB => XLXI_27_XLXI_90_adrRootDir_21_CYINIT_26923,
      SEL => XLXI_27_XLXI_90_adrRootDir_21_CYSELF_26914,
      O => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_cy_20_Q
    );
  XLXI_27_XLXI_90_adrRootDir_21_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrRootDir_19_CYMUXFAST_26860,
      O => XLXI_27_XLXI_90_adrRootDir_21_CYINIT_26923
    );
  XLXI_27_XLXI_90_adrRootDir_21_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrRootDir_21_F,
      O => XLXI_27_XLXI_90_adrRootDir_21_CYSELF_26914
    );
  XLXI_27_XLXI_90_adrRootDir_21_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrRootDir_21_XORG_26906,
      O => XLXI_27_XLXI_90_adrRootDir_21_DYMUX_26908
    );
  XLXI_27_XLXI_90_adrRootDir_21_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y56"
    )
    port map (
      I0 => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_cy_20_Q,
      I1 => XLXI_27_XLXI_90_adrRootDir_21_G,
      O => XLXI_27_XLXI_90_adrRootDir_21_XORG_26906
    );
  XLXI_27_XLXI_90_adrRootDir_21_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_adrRootDir_21_CLKINV_26895
    );
  XLXI_27_XLXI_90_adrRootDir_21_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrRootDir_not0001_0,
      O => XLXI_27_XLXI_90_adrRootDir_21_CEINV_26894
    );
  XLXI_27_XLXI_90_adrRootDir_22 : X_FF
    generic map(
      LOC => "SLICE_X55Y56",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_adrRootDir_21_DYMUX_26908,
      CE => XLXI_27_XLXI_90_adrRootDir_21_CEINV_26894,
      CLK => XLXI_27_XLXI_90_adrRootDir_21_CLKINV_26895,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_adrRootDir(22)
    );
  XLXI_27_XLXI_90_adrFAT_22_rt_2 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X55Y56"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_90_adrFAT(22),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_adrRootDir_21_G
    );
  XLXI_31_FileReader_Playing_Time_mult0000_17_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mult0000_17_XORF_26966,
      O => XLXI_31_FileReader_Playing_Time_mult0000(17)
    );
  XLXI_31_FileReader_Playing_Time_mult0000_17_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X2Y41"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_mult0000_17_CYINIT_26965,
      I1 => XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_lut(17),
      O => XLXI_31_FileReader_Playing_Time_mult0000_17_XORF_26966
    );
  XLXI_31_FileReader_Playing_Time_mult0000_17_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X2Y41"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_mult0000_17_CY0F_26964,
      IB => XLXI_31_FileReader_Playing_Time_mult0000_17_CYINIT_26965,
      SEL => XLXI_31_FileReader_Playing_Time_mult0000_17_CYSELF_26956,
      O => XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_cy(17)
    );
  XLXI_31_FileReader_Playing_Time_mult0000_17_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X2Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mult0000_17_BXINV_26954,
      O => XLXI_31_FileReader_Playing_Time_mult0000_17_CYINIT_26965
    );
  XLXI_31_FileReader_Playing_Time_mult0000_17_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X2Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P_to_Adder_B_0,
      O => XLXI_31_FileReader_Playing_Time_mult0000_17_CY0F_26964
    );
  XLXI_31_FileReader_Playing_Time_mult0000_17_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X2Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_lut(17),
      O => XLXI_31_FileReader_Playing_Time_mult0000_17_CYSELF_26956
    );
  XLXI_31_FileReader_Playing_Time_mult0000_17_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => XLXI_31_FileReader_Playing_Time_mult0000_17_BXINV_26954
    );
  XLXI_31_FileReader_Playing_Time_mult0000_17_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mult0000_17_XORG_26952,
      O => XLXI_31_FileReader_Playing_Time_mult0000(18)
    );
  XLXI_31_FileReader_Playing_Time_mult0000_17_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X2Y41"
    )
    port map (
      I0 => XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_cy(17),
      I1 => XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_lut(18),
      O => XLXI_31_FileReader_Playing_Time_mult0000_17_XORG_26952
    );
  XLXI_31_FileReader_Playing_Time_mult0000_17_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mult0000_17_CYMUXG_26951,
      O => XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_cy(18)
    );
  XLXI_31_FileReader_Playing_Time_mult0000_17_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X2Y41"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_mult0000_17_CY0G_26949,
      IB => XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_cy(17),
      SEL => XLXI_31_FileReader_Playing_Time_mult0000_17_CYSELG_26941,
      O => XLXI_31_FileReader_Playing_Time_mult0000_17_CYMUXG_26951
    );
  XLXI_31_FileReader_Playing_Time_mult0000_17_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X2Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P_to_Adder_B_1,
      O => XLXI_31_FileReader_Playing_Time_mult0000_17_CY0G_26949
    );
  XLXI_31_FileReader_Playing_Time_mult0000_17_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X2Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_lut(18),
      O => XLXI_31_FileReader_Playing_Time_mult0000_17_CYSELG_26941
    );
  XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_lut_18_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X2Y41"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P_to_Adder_B_1,
      ADR1 => VCC,
      ADR2 => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_18,
      ADR3 => VCC,
      O => XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_lut(18)
    );
  XLXI_31_FileReader_Playing_Time_mult0000_19_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mult0000_19_XORF_27005,
      O => XLXI_31_FileReader_Playing_Time_mult0000(19)
    );
  XLXI_31_FileReader_Playing_Time_mult0000_19_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X2Y42"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_mult0000_19_CYINIT_27004,
      I1 => XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_lut(19),
      O => XLXI_31_FileReader_Playing_Time_mult0000_19_XORF_27005
    );
  XLXI_31_FileReader_Playing_Time_mult0000_19_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X2Y42"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_mult0000_19_CY0F_27003,
      IB => XLXI_31_FileReader_Playing_Time_mult0000_19_CYINIT_27004,
      SEL => XLXI_31_FileReader_Playing_Time_mult0000_19_CYSELF_26991,
      O => XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_cy(19)
    );
  XLXI_31_FileReader_Playing_Time_mult0000_19_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X2Y42"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_mult0000_19_CY0F_27003,
      IB => XLXI_31_FileReader_Playing_Time_mult0000_19_CY0F_27003,
      SEL => XLXI_31_FileReader_Playing_Time_mult0000_19_CYSELF_26991,
      O => XLXI_31_FileReader_Playing_Time_mult0000_19_CYMUXF2_26986
    );
  XLXI_31_FileReader_Playing_Time_mult0000_19_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X2Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_cy(18),
      O => XLXI_31_FileReader_Playing_Time_mult0000_19_CYINIT_27004
    );
  XLXI_31_FileReader_Playing_Time_mult0000_19_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X2Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P_to_Adder_B_2,
      O => XLXI_31_FileReader_Playing_Time_mult0000_19_CY0F_27003
    );
  XLXI_31_FileReader_Playing_Time_mult0000_19_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X2Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_lut(19),
      O => XLXI_31_FileReader_Playing_Time_mult0000_19_CYSELF_26991
    );
  XLXI_31_FileReader_Playing_Time_mult0000_19_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mult0000_19_XORG_26993,
      O => XLXI_31_FileReader_Playing_Time_mult0000(20)
    );
  XLXI_31_FileReader_Playing_Time_mult0000_19_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X2Y42"
    )
    port map (
      I0 => XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_cy(19),
      I1 => XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_lut(20),
      O => XLXI_31_FileReader_Playing_Time_mult0000_19_XORG_26993
    );
  XLXI_31_FileReader_Playing_Time_mult0000_19_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mult0000_19_CYMUXFAST_26990,
      O => XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_cy(20)
    );
  XLXI_31_FileReader_Playing_Time_mult0000_19_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X2Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_cy(18),
      O => XLXI_31_FileReader_Playing_Time_mult0000_19_FASTCARRY_26988
    );
  XLXI_31_FileReader_Playing_Time_mult0000_19_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X2Y42"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_mult0000_19_CYSELG_26977,
      I1 => XLXI_31_FileReader_Playing_Time_mult0000_19_CYSELF_26991,
      O => XLXI_31_FileReader_Playing_Time_mult0000_19_CYAND_26989
    );
  XLXI_31_FileReader_Playing_Time_mult0000_19_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X2Y42"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_mult0000_19_CYMUXG2_26987,
      IB => XLXI_31_FileReader_Playing_Time_mult0000_19_FASTCARRY_26988,
      SEL => XLXI_31_FileReader_Playing_Time_mult0000_19_CYAND_26989,
      O => XLXI_31_FileReader_Playing_Time_mult0000_19_CYMUXFAST_26990
    );
  XLXI_31_FileReader_Playing_Time_mult0000_19_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X2Y42"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_mult0000_19_CY0G_26985,
      IB => XLXI_31_FileReader_Playing_Time_mult0000_19_CYMUXF2_26986,
      SEL => XLXI_31_FileReader_Playing_Time_mult0000_19_CYSELG_26977,
      O => XLXI_31_FileReader_Playing_Time_mult0000_19_CYMUXG2_26987
    );
  XLXI_31_FileReader_Playing_Time_mult0000_19_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X2Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P_to_Adder_B_3,
      O => XLXI_31_FileReader_Playing_Time_mult0000_19_CY0G_26985
    );
  XLXI_31_FileReader_Playing_Time_mult0000_19_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X2Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_lut(20),
      O => XLXI_31_FileReader_Playing_Time_mult0000_19_CYSELG_26977
    );
  XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_lut_20_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X2Y42"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P_to_Adder_B_3,
      ADR1 => VCC,
      ADR2 => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_20,
      ADR3 => VCC,
      O => XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_lut(20)
    );
  XLXI_31_FileReader_Playing_Time_mult0000_21_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mult0000_21_XORF_27044,
      O => XLXI_31_FileReader_Playing_Time_mult0000(21)
    );
  XLXI_31_FileReader_Playing_Time_mult0000_21_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X2Y43"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_mult0000_21_CYINIT_27043,
      I1 => XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_lut(21),
      O => XLXI_31_FileReader_Playing_Time_mult0000_21_XORF_27044
    );
  XLXI_31_FileReader_Playing_Time_mult0000_21_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X2Y43"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_mult0000_21_CY0F_27042,
      IB => XLXI_31_FileReader_Playing_Time_mult0000_21_CYINIT_27043,
      SEL => XLXI_31_FileReader_Playing_Time_mult0000_21_CYSELF_27030,
      O => XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_cy(21)
    );
  XLXI_31_FileReader_Playing_Time_mult0000_21_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X2Y43"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_mult0000_21_CY0F_27042,
      IB => XLXI_31_FileReader_Playing_Time_mult0000_21_CY0F_27042,
      SEL => XLXI_31_FileReader_Playing_Time_mult0000_21_CYSELF_27030,
      O => XLXI_31_FileReader_Playing_Time_mult0000_21_CYMUXF2_27025
    );
  XLXI_31_FileReader_Playing_Time_mult0000_21_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X2Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_cy(20),
      O => XLXI_31_FileReader_Playing_Time_mult0000_21_CYINIT_27043
    );
  XLXI_31_FileReader_Playing_Time_mult0000_21_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X2Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P_to_Adder_B_4,
      O => XLXI_31_FileReader_Playing_Time_mult0000_21_CY0F_27042
    );
  XLXI_31_FileReader_Playing_Time_mult0000_21_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X2Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_lut(21),
      O => XLXI_31_FileReader_Playing_Time_mult0000_21_CYSELF_27030
    );
  XLXI_31_FileReader_Playing_Time_mult0000_21_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mult0000_21_XORG_27032,
      O => XLXI_31_FileReader_Playing_Time_mult0000(22)
    );
  XLXI_31_FileReader_Playing_Time_mult0000_21_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X2Y43"
    )
    port map (
      I0 => XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_cy(21),
      I1 => XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_lut(22),
      O => XLXI_31_FileReader_Playing_Time_mult0000_21_XORG_27032
    );
  XLXI_31_FileReader_Playing_Time_mult0000_21_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mult0000_21_CYMUXFAST_27029,
      O => XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_cy(22)
    );
  XLXI_31_FileReader_Playing_Time_mult0000_21_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X2Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_cy(20),
      O => XLXI_31_FileReader_Playing_Time_mult0000_21_FASTCARRY_27027
    );
  XLXI_31_FileReader_Playing_Time_mult0000_21_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X2Y43"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_mult0000_21_CYSELG_27016,
      I1 => XLXI_31_FileReader_Playing_Time_mult0000_21_CYSELF_27030,
      O => XLXI_31_FileReader_Playing_Time_mult0000_21_CYAND_27028
    );
  XLXI_31_FileReader_Playing_Time_mult0000_21_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X2Y43"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_mult0000_21_CYMUXG2_27026,
      IB => XLXI_31_FileReader_Playing_Time_mult0000_21_FASTCARRY_27027,
      SEL => XLXI_31_FileReader_Playing_Time_mult0000_21_CYAND_27028,
      O => XLXI_31_FileReader_Playing_Time_mult0000_21_CYMUXFAST_27029
    );
  XLXI_31_FileReader_Playing_Time_mult0000_21_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X2Y43"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_mult0000_21_CY0G_27024,
      IB => XLXI_31_FileReader_Playing_Time_mult0000_21_CYMUXF2_27025,
      SEL => XLXI_31_FileReader_Playing_Time_mult0000_21_CYSELG_27016,
      O => XLXI_31_FileReader_Playing_Time_mult0000_21_CYMUXG2_27026
    );
  XLXI_31_FileReader_Playing_Time_mult0000_21_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X2Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P_to_Adder_B_5,
      O => XLXI_31_FileReader_Playing_Time_mult0000_21_CY0G_27024
    );
  XLXI_31_FileReader_Playing_Time_mult0000_21_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X2Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_lut(22),
      O => XLXI_31_FileReader_Playing_Time_mult0000_21_CYSELG_27016
    );
  XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_lut_22_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X2Y43"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P_to_Adder_B_5,
      ADR1 => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_22,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_lut(22)
    );
  XLXI_31_FileReader_Playing_Time_mult0000_23_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mult0000_23_XORF_27083,
      O => XLXI_31_FileReader_Playing_Time_mult0000(23)
    );
  XLXI_31_FileReader_Playing_Time_mult0000_23_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X2Y44"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_mult0000_23_CYINIT_27082,
      I1 => XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_lut(23),
      O => XLXI_31_FileReader_Playing_Time_mult0000_23_XORF_27083
    );
  XLXI_31_FileReader_Playing_Time_mult0000_23_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X2Y44"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_mult0000_23_CY0F_27081,
      IB => XLXI_31_FileReader_Playing_Time_mult0000_23_CYINIT_27082,
      SEL => XLXI_31_FileReader_Playing_Time_mult0000_23_CYSELF_27069,
      O => XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_cy(23)
    );
  XLXI_31_FileReader_Playing_Time_mult0000_23_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X2Y44"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_mult0000_23_CY0F_27081,
      IB => XLXI_31_FileReader_Playing_Time_mult0000_23_CY0F_27081,
      SEL => XLXI_31_FileReader_Playing_Time_mult0000_23_CYSELF_27069,
      O => XLXI_31_FileReader_Playing_Time_mult0000_23_CYMUXF2_27064
    );
  XLXI_31_FileReader_Playing_Time_mult0000_23_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X2Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_cy(22),
      O => XLXI_31_FileReader_Playing_Time_mult0000_23_CYINIT_27082
    );
  XLXI_31_FileReader_Playing_Time_mult0000_23_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X2Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P_to_Adder_B_6,
      O => XLXI_31_FileReader_Playing_Time_mult0000_23_CY0F_27081
    );
  XLXI_31_FileReader_Playing_Time_mult0000_23_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X2Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_lut(23),
      O => XLXI_31_FileReader_Playing_Time_mult0000_23_CYSELF_27069
    );
  XLXI_31_FileReader_Playing_Time_mult0000_23_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mult0000_23_XORG_27071,
      O => XLXI_31_FileReader_Playing_Time_mult0000(24)
    );
  XLXI_31_FileReader_Playing_Time_mult0000_23_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X2Y44"
    )
    port map (
      I0 => XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_cy(23),
      I1 => XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_lut(24),
      O => XLXI_31_FileReader_Playing_Time_mult0000_23_XORG_27071
    );
  XLXI_31_FileReader_Playing_Time_mult0000_23_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mult0000_23_CYMUXFAST_27068,
      O => XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_cy(24)
    );
  XLXI_31_FileReader_Playing_Time_mult0000_23_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X2Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_cy(22),
      O => XLXI_31_FileReader_Playing_Time_mult0000_23_FASTCARRY_27066
    );
  XLXI_31_FileReader_Playing_Time_mult0000_23_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X2Y44"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_mult0000_23_CYSELG_27055,
      I1 => XLXI_31_FileReader_Playing_Time_mult0000_23_CYSELF_27069,
      O => XLXI_31_FileReader_Playing_Time_mult0000_23_CYAND_27067
    );
  XLXI_31_FileReader_Playing_Time_mult0000_23_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X2Y44"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_mult0000_23_CYMUXG2_27065,
      IB => XLXI_31_FileReader_Playing_Time_mult0000_23_FASTCARRY_27066,
      SEL => XLXI_31_FileReader_Playing_Time_mult0000_23_CYAND_27067,
      O => XLXI_31_FileReader_Playing_Time_mult0000_23_CYMUXFAST_27068
    );
  XLXI_31_FileReader_Playing_Time_mult0000_23_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X2Y44"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_mult0000_23_CY0G_27063,
      IB => XLXI_31_FileReader_Playing_Time_mult0000_23_CYMUXF2_27064,
      SEL => XLXI_31_FileReader_Playing_Time_mult0000_23_CYSELG_27055,
      O => XLXI_31_FileReader_Playing_Time_mult0000_23_CYMUXG2_27065
    );
  XLXI_31_FileReader_Playing_Time_mult0000_23_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X2Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P_to_Adder_B_7,
      O => XLXI_31_FileReader_Playing_Time_mult0000_23_CY0G_27063
    );
  XLXI_31_FileReader_Playing_Time_mult0000_23_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X2Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_lut(24),
      O => XLXI_31_FileReader_Playing_Time_mult0000_23_CYSELG_27055
    );
  XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_lut_24_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X2Y44"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P_to_Adder_B_7,
      ADR1 => VCC,
      ADR2 => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_24,
      ADR3 => VCC,
      O => XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_lut(24)
    );
  XLXI_31_FileReader_Playing_Time_mult0000_25_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mult0000_25_XORF_27122,
      O => XLXI_31_FileReader_Playing_Time_mult0000(25)
    );
  XLXI_31_FileReader_Playing_Time_mult0000_25_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X2Y45"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_mult0000_25_CYINIT_27121,
      I1 => XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_lut(25),
      O => XLXI_31_FileReader_Playing_Time_mult0000_25_XORF_27122
    );
  XLXI_31_FileReader_Playing_Time_mult0000_25_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X2Y45"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_mult0000_25_CY0F_27120,
      IB => XLXI_31_FileReader_Playing_Time_mult0000_25_CYINIT_27121,
      SEL => XLXI_31_FileReader_Playing_Time_mult0000_25_CYSELF_27108,
      O => XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_cy(25)
    );
  XLXI_31_FileReader_Playing_Time_mult0000_25_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X2Y45"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_mult0000_25_CY0F_27120,
      IB => XLXI_31_FileReader_Playing_Time_mult0000_25_CY0F_27120,
      SEL => XLXI_31_FileReader_Playing_Time_mult0000_25_CYSELF_27108,
      O => XLXI_31_FileReader_Playing_Time_mult0000_25_CYMUXF2_27103
    );
  XLXI_31_FileReader_Playing_Time_mult0000_25_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X2Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_cy(24),
      O => XLXI_31_FileReader_Playing_Time_mult0000_25_CYINIT_27121
    );
  XLXI_31_FileReader_Playing_Time_mult0000_25_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X2Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P_to_Adder_B_8,
      O => XLXI_31_FileReader_Playing_Time_mult0000_25_CY0F_27120
    );
  XLXI_31_FileReader_Playing_Time_mult0000_25_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X2Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_lut(25),
      O => XLXI_31_FileReader_Playing_Time_mult0000_25_CYSELF_27108
    );
  XLXI_31_FileReader_Playing_Time_mult0000_25_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mult0000_25_XORG_27110,
      O => XLXI_31_FileReader_Playing_Time_mult0000(26)
    );
  XLXI_31_FileReader_Playing_Time_mult0000_25_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X2Y45"
    )
    port map (
      I0 => XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_cy(25),
      I1 => XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_lut(26),
      O => XLXI_31_FileReader_Playing_Time_mult0000_25_XORG_27110
    );
  XLXI_31_FileReader_Playing_Time_mult0000_25_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mult0000_25_CYMUXFAST_27107,
      O => XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_cy(26)
    );
  XLXI_31_FileReader_Playing_Time_mult0000_25_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X2Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_cy(24),
      O => XLXI_31_FileReader_Playing_Time_mult0000_25_FASTCARRY_27105
    );
  XLXI_31_FileReader_Playing_Time_mult0000_25_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X2Y45"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_mult0000_25_CYSELG_27094,
      I1 => XLXI_31_FileReader_Playing_Time_mult0000_25_CYSELF_27108,
      O => XLXI_31_FileReader_Playing_Time_mult0000_25_CYAND_27106
    );
  XLXI_31_FileReader_Playing_Time_mult0000_25_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X2Y45"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_mult0000_25_CYMUXG2_27104,
      IB => XLXI_31_FileReader_Playing_Time_mult0000_25_FASTCARRY_27105,
      SEL => XLXI_31_FileReader_Playing_Time_mult0000_25_CYAND_27106,
      O => XLXI_31_FileReader_Playing_Time_mult0000_25_CYMUXFAST_27107
    );
  XLXI_31_FileReader_Playing_Time_mult0000_25_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X2Y45"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_mult0000_25_CY0G_27102,
      IB => XLXI_31_FileReader_Playing_Time_mult0000_25_CYMUXF2_27103,
      SEL => XLXI_31_FileReader_Playing_Time_mult0000_25_CYSELG_27094,
      O => XLXI_31_FileReader_Playing_Time_mult0000_25_CYMUXG2_27104
    );
  XLXI_31_FileReader_Playing_Time_mult0000_25_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X2Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P_to_Adder_B_9,
      O => XLXI_31_FileReader_Playing_Time_mult0000_25_CY0G_27102
    );
  XLXI_31_FileReader_Playing_Time_mult0000_25_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X2Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_lut(26),
      O => XLXI_31_FileReader_Playing_Time_mult0000_25_CYSELG_27094
    );
  XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_lut_26_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X2Y45"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P_to_Adder_B_9,
      ADR2 => VCC,
      ADR3 => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_26,
      O => XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_lut(26)
    );
  XLXI_31_FileReader_Playing_Time_mult0000_27_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mult0000_27_XORF_27161,
      O => XLXI_31_FileReader_Playing_Time_mult0000(27)
    );
  XLXI_31_FileReader_Playing_Time_mult0000_27_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X2Y46"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_mult0000_27_CYINIT_27160,
      I1 => XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_lut(27),
      O => XLXI_31_FileReader_Playing_Time_mult0000_27_XORF_27161
    );
  XLXI_31_FileReader_Playing_Time_mult0000_27_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X2Y46"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_mult0000_27_CY0F_27159,
      IB => XLXI_31_FileReader_Playing_Time_mult0000_27_CYINIT_27160,
      SEL => XLXI_31_FileReader_Playing_Time_mult0000_27_CYSELF_27147,
      O => XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_cy(27)
    );
  XLXI_31_FileReader_Playing_Time_mult0000_27_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X2Y46"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_mult0000_27_CY0F_27159,
      IB => XLXI_31_FileReader_Playing_Time_mult0000_27_CY0F_27159,
      SEL => XLXI_31_FileReader_Playing_Time_mult0000_27_CYSELF_27147,
      O => XLXI_31_FileReader_Playing_Time_mult0000_27_CYMUXF2_27142
    );
  XLXI_31_FileReader_Playing_Time_mult0000_27_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X2Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_cy(26),
      O => XLXI_31_FileReader_Playing_Time_mult0000_27_CYINIT_27160
    );
  XLXI_31_FileReader_Playing_Time_mult0000_27_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X2Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P_to_Adder_B_10,
      O => XLXI_31_FileReader_Playing_Time_mult0000_27_CY0F_27159
    );
  XLXI_31_FileReader_Playing_Time_mult0000_27_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X2Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_lut(27),
      O => XLXI_31_FileReader_Playing_Time_mult0000_27_CYSELF_27147
    );
  XLXI_31_FileReader_Playing_Time_mult0000_27_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mult0000_27_XORG_27149,
      O => XLXI_31_FileReader_Playing_Time_mult0000(28)
    );
  XLXI_31_FileReader_Playing_Time_mult0000_27_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X2Y46"
    )
    port map (
      I0 => XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_cy(27),
      I1 => XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_lut(28),
      O => XLXI_31_FileReader_Playing_Time_mult0000_27_XORG_27149
    );
  XLXI_31_FileReader_Playing_Time_mult0000_27_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mult0000_27_CYMUXFAST_27146,
      O => XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_cy(28)
    );
  XLXI_31_FileReader_Playing_Time_mult0000_27_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X2Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_cy(26),
      O => XLXI_31_FileReader_Playing_Time_mult0000_27_FASTCARRY_27144
    );
  XLXI_31_FileReader_Playing_Time_mult0000_27_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X2Y46"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_mult0000_27_CYSELG_27133,
      I1 => XLXI_31_FileReader_Playing_Time_mult0000_27_CYSELF_27147,
      O => XLXI_31_FileReader_Playing_Time_mult0000_27_CYAND_27145
    );
  XLXI_31_FileReader_Playing_Time_mult0000_27_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X2Y46"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_mult0000_27_CYMUXG2_27143,
      IB => XLXI_31_FileReader_Playing_Time_mult0000_27_FASTCARRY_27144,
      SEL => XLXI_31_FileReader_Playing_Time_mult0000_27_CYAND_27145,
      O => XLXI_31_FileReader_Playing_Time_mult0000_27_CYMUXFAST_27146
    );
  XLXI_31_FileReader_Playing_Time_mult0000_27_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X2Y46"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_mult0000_27_CY0G_27141,
      IB => XLXI_31_FileReader_Playing_Time_mult0000_27_CYMUXF2_27142,
      SEL => XLXI_31_FileReader_Playing_Time_mult0000_27_CYSELG_27133,
      O => XLXI_31_FileReader_Playing_Time_mult0000_27_CYMUXG2_27143
    );
  XLXI_31_FileReader_Playing_Time_mult0000_27_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X2Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P_to_Adder_B_11,
      O => XLXI_31_FileReader_Playing_Time_mult0000_27_CY0G_27141
    );
  XLXI_31_FileReader_Playing_Time_mult0000_27_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X2Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_lut(28),
      O => XLXI_31_FileReader_Playing_Time_mult0000_27_CYSELG_27133
    );
  XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_lut_28_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X2Y46"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P_to_Adder_B_11,
      ADR1 => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_28,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_lut(28)
    );
  XLXI_31_FileReader_Playing_Time_mult0000_29_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mult0000_29_XORF_27200,
      O => XLXI_31_FileReader_Playing_Time_mult0000(29)
    );
  XLXI_31_FileReader_Playing_Time_mult0000_29_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X2Y47"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_mult0000_29_CYINIT_27199,
      I1 => XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_lut(29),
      O => XLXI_31_FileReader_Playing_Time_mult0000_29_XORF_27200
    );
  XLXI_31_FileReader_Playing_Time_mult0000_29_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X2Y47"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_mult0000_29_CY0F_27198,
      IB => XLXI_31_FileReader_Playing_Time_mult0000_29_CYINIT_27199,
      SEL => XLXI_31_FileReader_Playing_Time_mult0000_29_CYSELF_27186,
      O => XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_cy(29)
    );
  XLXI_31_FileReader_Playing_Time_mult0000_29_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X2Y47"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_mult0000_29_CY0F_27198,
      IB => XLXI_31_FileReader_Playing_Time_mult0000_29_CY0F_27198,
      SEL => XLXI_31_FileReader_Playing_Time_mult0000_29_CYSELF_27186,
      O => XLXI_31_FileReader_Playing_Time_mult0000_29_CYMUXF2_27181
    );
  XLXI_31_FileReader_Playing_Time_mult0000_29_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X2Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_cy(28),
      O => XLXI_31_FileReader_Playing_Time_mult0000_29_CYINIT_27199
    );
  XLXI_31_FileReader_Playing_Time_mult0000_29_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X2Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P_to_Adder_B_12,
      O => XLXI_31_FileReader_Playing_Time_mult0000_29_CY0F_27198
    );
  XLXI_31_FileReader_Playing_Time_mult0000_29_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X2Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_lut(29),
      O => XLXI_31_FileReader_Playing_Time_mult0000_29_CYSELF_27186
    );
  XLXI_31_FileReader_Playing_Time_mult0000_29_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mult0000_29_XORG_27188,
      O => XLXI_31_FileReader_Playing_Time_mult0000(30)
    );
  XLXI_31_FileReader_Playing_Time_mult0000_29_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X2Y47"
    )
    port map (
      I0 => XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_cy(29),
      I1 => XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_lut(30),
      O => XLXI_31_FileReader_Playing_Time_mult0000_29_XORG_27188
    );
  XLXI_31_FileReader_Playing_Time_mult0000_29_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X2Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_cy(28),
      O => XLXI_31_FileReader_Playing_Time_mult0000_29_FASTCARRY_27183
    );
  XLXI_31_FileReader_Playing_Time_mult0000_29_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X2Y47"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_mult0000_29_CYSELG_27172,
      I1 => XLXI_31_FileReader_Playing_Time_mult0000_29_CYSELF_27186,
      O => XLXI_31_FileReader_Playing_Time_mult0000_29_CYAND_27184
    );
  XLXI_31_FileReader_Playing_Time_mult0000_29_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X2Y47"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_mult0000_29_CYMUXG2_27182,
      IB => XLXI_31_FileReader_Playing_Time_mult0000_29_FASTCARRY_27183,
      SEL => XLXI_31_FileReader_Playing_Time_mult0000_29_CYAND_27184,
      O => XLXI_31_FileReader_Playing_Time_mult0000_29_CYMUXFAST_27185
    );
  XLXI_31_FileReader_Playing_Time_mult0000_29_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X2Y47"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_mult0000_29_CY0G_27180,
      IB => XLXI_31_FileReader_Playing_Time_mult0000_29_CYMUXF2_27181,
      SEL => XLXI_31_FileReader_Playing_Time_mult0000_29_CYSELG_27172,
      O => XLXI_31_FileReader_Playing_Time_mult0000_29_CYMUXG2_27182
    );
  XLXI_31_FileReader_Playing_Time_mult0000_29_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X2Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P_to_Adder_B_13,
      O => XLXI_31_FileReader_Playing_Time_mult0000_29_CY0G_27180
    );
  XLXI_31_FileReader_Playing_Time_mult0000_29_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X2Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_lut(30),
      O => XLXI_31_FileReader_Playing_Time_mult0000_29_CYSELG_27172
    );
  XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_lut_30_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X2Y47"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P_to_Adder_B_13,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_30,
      O => XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_lut(30)
    );
  XLXI_31_FileReader_Playing_Time_mult0000_31_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mult0000_31_XORF_27215,
      O => XLXI_31_FileReader_Playing_Time_mult0000(31)
    );
  XLXI_31_FileReader_Playing_Time_mult0000_31_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X2Y48"
    )
    port map (
      I0 => XLXI_31_FileReader_Playing_Time_mult0000_31_CYINIT_27214,
      I1 => XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_lut(31),
      O => XLXI_31_FileReader_Playing_Time_mult0000_31_XORF_27215
    );
  XLXI_31_FileReader_Playing_Time_mult0000_31_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X2Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mult0000_29_CYMUXFAST_27185,
      O => XLXI_31_FileReader_Playing_Time_mult0000_31_CYINIT_27214
    );
  XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_lut_31_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X2Y48"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_31,
      ADR2 => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P_to_Adder_B_14,
      ADR3 => VCC,
      O => XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_lut(31)
    );
  XLXI_27_XLXI_89_adrRd_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X3Y45"
    )
    port map (
      O => XLXI_27_XLXI_89_adrRd_0_LOGIC_ZERO_27239
    );
  XLXI_27_XLXI_89_adrRd_0_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X3Y45"
    )
    port map (
      O => XLXI_27_XLXI_89_adrRd_0_LOGIC_ONE_27262
    );
  XLXI_27_XLXI_89_adrRd_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_adrRd_0_XORF_27263,
      O => XLXI_27_XLXI_89_adrRd_0_DXMUX_27265
    );
  XLXI_27_XLXI_89_adrRd_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X3Y45"
    )
    port map (
      I0 => XLXI_27_XLXI_89_adrRd_0_CYINIT_27261,
      I1 => XLXI_27_XLXI_89_Mcount_adrRd_lut(0),
      O => XLXI_27_XLXI_89_adrRd_0_XORF_27263
    );
  XLXI_27_XLXI_89_adrRd_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X3Y45"
    )
    port map (
      IA => XLXI_27_XLXI_89_adrRd_0_LOGIC_ONE_27262,
      IB => XLXI_27_XLXI_89_adrRd_0_CYINIT_27261,
      SEL => XLXI_27_XLXI_89_adrRd_0_CYSELF_27252,
      O => XLXI_27_XLXI_89_Mcount_adrRd_cy(0)
    );
  XLXI_27_XLXI_89_adrRd_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X3Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_adrRd_0_BXINV_27250,
      O => XLXI_27_XLXI_89_adrRd_0_CYINIT_27261
    );
  XLXI_27_XLXI_89_adrRd_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X3Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_Mcount_adrRd_lut(0),
      O => XLXI_27_XLXI_89_adrRd_0_CYSELF_27252
    );
  XLXI_27_XLXI_89_adrRd_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => XLXI_27_XLXI_89_adrRd_0_BXINV_27250
    );
  XLXI_27_XLXI_89_adrRd_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_adrRd_0_XORG_27242,
      O => XLXI_27_XLXI_89_adrRd_0_DYMUX_27244
    );
  XLXI_27_XLXI_89_adrRd_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X3Y45"
    )
    port map (
      I0 => XLXI_27_XLXI_89_Mcount_adrRd_cy(0),
      I1 => XLXI_27_XLXI_89_adrRd_0_G,
      O => XLXI_27_XLXI_89_adrRd_0_XORG_27242
    );
  XLXI_27_XLXI_89_adrRd_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_adrRd_0_CYMUXG_27241,
      O => XLXI_27_XLXI_89_Mcount_adrRd_cy(1)
    );
  XLXI_27_XLXI_89_adrRd_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X3Y45"
    )
    port map (
      IA => XLXI_27_XLXI_89_adrRd_0_LOGIC_ZERO_27239,
      IB => XLXI_27_XLXI_89_Mcount_adrRd_cy(0),
      SEL => XLXI_27_XLXI_89_adrRd_0_CYSELG_27230,
      O => XLXI_27_XLXI_89_adrRd_0_CYMUXG_27241
    );
  XLXI_27_XLXI_89_adrRd_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X3Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_adrRd_0_G,
      O => XLXI_27_XLXI_89_adrRd_0_CYSELG_27230
    );
  XLXI_27_XLXI_89_adrRd_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_27_File_Source_Selected_12344,
      O => XLXI_27_XLXI_89_adrRd_0_SRINV_27228
    );
  XLXI_27_XLXI_89_adrRd_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_89_adrRd_0_CLKINV_27227
    );
  XLXI_27_XLXI_89_adrRd_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_adrRd_or0000_0,
      O => XLXI_27_XLXI_89_adrRd_0_CEINV_27226
    );
  XLXI_27_XLXI_89_adrRd_2_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X3Y46"
    )
    port map (
      O => XLXI_27_XLXI_89_adrRd_2_LOGIC_ZERO_27293
    );
  XLXI_27_XLXI_89_adrRd_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_adrRd_2_XORF_27319,
      O => XLXI_27_XLXI_89_adrRd_2_DXMUX_27321
    );
  XLXI_27_XLXI_89_adrRd_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X3Y46"
    )
    port map (
      I0 => XLXI_27_XLXI_89_adrRd_2_CYINIT_27318,
      I1 => XLXI_27_XLXI_89_adrRd_2_F,
      O => XLXI_27_XLXI_89_adrRd_2_XORF_27319
    );
  XLXI_27_XLXI_89_adrRd_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X3Y46"
    )
    port map (
      IA => XLXI_27_XLXI_89_adrRd_2_LOGIC_ZERO_27293,
      IB => XLXI_27_XLXI_89_adrRd_2_CYINIT_27318,
      SEL => XLXI_27_XLXI_89_adrRd_2_CYSELF_27299,
      O => XLXI_27_XLXI_89_Mcount_adrRd_cy(2)
    );
  XLXI_27_XLXI_89_adrRd_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y46"
    )
    port map (
      IA => XLXI_27_XLXI_89_adrRd_2_LOGIC_ZERO_27293,
      IB => XLXI_27_XLXI_89_adrRd_2_LOGIC_ZERO_27293,
      SEL => XLXI_27_XLXI_89_adrRd_2_CYSELF_27299,
      O => XLXI_27_XLXI_89_adrRd_2_CYMUXF2_27294
    );
  XLXI_27_XLXI_89_adrRd_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X3Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_Mcount_adrRd_cy(1),
      O => XLXI_27_XLXI_89_adrRd_2_CYINIT_27318
    );
  XLXI_27_XLXI_89_adrRd_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X3Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_adrRd_2_F,
      O => XLXI_27_XLXI_89_adrRd_2_CYSELF_27299
    );
  XLXI_27_XLXI_89_adrRd_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_adrRd_2_XORG_27301,
      O => XLXI_27_XLXI_89_adrRd_2_DYMUX_27303
    );
  XLXI_27_XLXI_89_adrRd_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X3Y46"
    )
    port map (
      I0 => XLXI_27_XLXI_89_Mcount_adrRd_cy(2),
      I1 => XLXI_27_XLXI_89_adrRd_2_G,
      O => XLXI_27_XLXI_89_adrRd_2_XORG_27301
    );
  XLXI_27_XLXI_89_adrRd_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_adrRd_2_CYMUXFAST_27298,
      O => XLXI_27_XLXI_89_Mcount_adrRd_cy(3)
    );
  XLXI_27_XLXI_89_adrRd_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X3Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_Mcount_adrRd_cy(1),
      O => XLXI_27_XLXI_89_adrRd_2_FASTCARRY_27296
    );
  XLXI_27_XLXI_89_adrRd_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X3Y46"
    )
    port map (
      I0 => XLXI_27_XLXI_89_adrRd_2_CYSELG_27284,
      I1 => XLXI_27_XLXI_89_adrRd_2_CYSELF_27299,
      O => XLXI_27_XLXI_89_adrRd_2_CYAND_27297
    );
  XLXI_27_XLXI_89_adrRd_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X3Y46"
    )
    port map (
      IA => XLXI_27_XLXI_89_adrRd_2_CYMUXG2_27295,
      IB => XLXI_27_XLXI_89_adrRd_2_FASTCARRY_27296,
      SEL => XLXI_27_XLXI_89_adrRd_2_CYAND_27297,
      O => XLXI_27_XLXI_89_adrRd_2_CYMUXFAST_27298
    );
  XLXI_27_XLXI_89_adrRd_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y46"
    )
    port map (
      IA => XLXI_27_XLXI_89_adrRd_2_LOGIC_ZERO_27293,
      IB => XLXI_27_XLXI_89_adrRd_2_CYMUXF2_27294,
      SEL => XLXI_27_XLXI_89_adrRd_2_CYSELG_27284,
      O => XLXI_27_XLXI_89_adrRd_2_CYMUXG2_27295
    );
  XLXI_27_XLXI_89_adrRd_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X3Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_adrRd_2_G,
      O => XLXI_27_XLXI_89_adrRd_2_CYSELG_27284
    );
  XLXI_27_XLXI_89_adrRd_2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_27_File_Source_Selected_12344,
      O => XLXI_27_XLXI_89_adrRd_2_SRINV_27282
    );
  XLXI_27_XLXI_89_adrRd_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_89_adrRd_2_CLKINV_27281
    );
  XLXI_27_XLXI_89_adrRd_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_adrRd_or0000_0,
      O => XLXI_27_XLXI_89_adrRd_2_CEINV_27280
    );
  XLXI_27_XLXI_89_adrRd_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X3Y47"
    )
    port map (
      O => XLXI_27_XLXI_89_adrRd_4_LOGIC_ZERO_27349
    );
  XLXI_27_XLXI_89_adrRd_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_adrRd_4_XORF_27375,
      O => XLXI_27_XLXI_89_adrRd_4_DXMUX_27377
    );
  XLXI_27_XLXI_89_adrRd_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X3Y47"
    )
    port map (
      I0 => XLXI_27_XLXI_89_adrRd_4_CYINIT_27374,
      I1 => XLXI_27_XLXI_89_adrRd_4_F,
      O => XLXI_27_XLXI_89_adrRd_4_XORF_27375
    );
  XLXI_27_XLXI_89_adrRd_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X3Y47"
    )
    port map (
      IA => XLXI_27_XLXI_89_adrRd_4_LOGIC_ZERO_27349,
      IB => XLXI_27_XLXI_89_adrRd_4_CYINIT_27374,
      SEL => XLXI_27_XLXI_89_adrRd_4_CYSELF_27355,
      O => XLXI_27_XLXI_89_Mcount_adrRd_cy(4)
    );
  XLXI_27_XLXI_89_adrRd_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y47"
    )
    port map (
      IA => XLXI_27_XLXI_89_adrRd_4_LOGIC_ZERO_27349,
      IB => XLXI_27_XLXI_89_adrRd_4_LOGIC_ZERO_27349,
      SEL => XLXI_27_XLXI_89_adrRd_4_CYSELF_27355,
      O => XLXI_27_XLXI_89_adrRd_4_CYMUXF2_27350
    );
  XLXI_27_XLXI_89_adrRd_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X3Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_Mcount_adrRd_cy(3),
      O => XLXI_27_XLXI_89_adrRd_4_CYINIT_27374
    );
  XLXI_27_XLXI_89_adrRd_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X3Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_adrRd_4_F,
      O => XLXI_27_XLXI_89_adrRd_4_CYSELF_27355
    );
  XLXI_27_XLXI_89_adrRd_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_adrRd_4_XORG_27357,
      O => XLXI_27_XLXI_89_adrRd_4_DYMUX_27359
    );
  XLXI_27_XLXI_89_adrRd_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X3Y47"
    )
    port map (
      I0 => XLXI_27_XLXI_89_Mcount_adrRd_cy(4),
      I1 => XLXI_27_XLXI_89_adrRd_4_G,
      O => XLXI_27_XLXI_89_adrRd_4_XORG_27357
    );
  XLXI_27_XLXI_89_adrRd_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_adrRd_4_CYMUXFAST_27354,
      O => XLXI_27_XLXI_89_Mcount_adrRd_cy(5)
    );
  XLXI_27_XLXI_89_adrRd_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X3Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_Mcount_adrRd_cy(3),
      O => XLXI_27_XLXI_89_adrRd_4_FASTCARRY_27352
    );
  XLXI_27_XLXI_89_adrRd_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X3Y47"
    )
    port map (
      I0 => XLXI_27_XLXI_89_adrRd_4_CYSELG_27340,
      I1 => XLXI_27_XLXI_89_adrRd_4_CYSELF_27355,
      O => XLXI_27_XLXI_89_adrRd_4_CYAND_27353
    );
  XLXI_27_XLXI_89_adrRd_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X3Y47"
    )
    port map (
      IA => XLXI_27_XLXI_89_adrRd_4_CYMUXG2_27351,
      IB => XLXI_27_XLXI_89_adrRd_4_FASTCARRY_27352,
      SEL => XLXI_27_XLXI_89_adrRd_4_CYAND_27353,
      O => XLXI_27_XLXI_89_adrRd_4_CYMUXFAST_27354
    );
  XLXI_27_XLXI_89_adrRd_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y47"
    )
    port map (
      IA => XLXI_27_XLXI_89_adrRd_4_LOGIC_ZERO_27349,
      IB => XLXI_27_XLXI_89_adrRd_4_CYMUXF2_27350,
      SEL => XLXI_27_XLXI_89_adrRd_4_CYSELG_27340,
      O => XLXI_27_XLXI_89_adrRd_4_CYMUXG2_27351
    );
  XLXI_27_XLXI_89_adrRd_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X3Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_adrRd_4_G,
      O => XLXI_27_XLXI_89_adrRd_4_CYSELG_27340
    );
  XLXI_27_XLXI_89_adrRd_4_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_27_File_Source_Selected_12344,
      O => XLXI_27_XLXI_89_adrRd_4_SRINV_27338
    );
  XLXI_27_XLXI_89_adrRd_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_89_adrRd_4_CLKINV_27337
    );
  XLXI_27_XLXI_89_adrRd_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_adrRd_or0000_0,
      O => XLXI_27_XLXI_89_adrRd_4_CEINV_27336
    );
  XLXI_27_XLXI_89_adrRd_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X3Y48"
    )
    port map (
      O => XLXI_27_XLXI_89_adrRd_6_LOGIC_ZERO_27405
    );
  XLXI_27_XLXI_89_adrRd_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_adrRd_6_XORF_27431,
      O => XLXI_27_XLXI_89_adrRd_6_DXMUX_27433
    );
  XLXI_27_XLXI_89_adrRd_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X3Y48"
    )
    port map (
      I0 => XLXI_27_XLXI_89_adrRd_6_CYINIT_27430,
      I1 => XLXI_27_XLXI_89_adrRd_6_F,
      O => XLXI_27_XLXI_89_adrRd_6_XORF_27431
    );
  XLXI_27_XLXI_89_adrRd_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X3Y48"
    )
    port map (
      IA => XLXI_27_XLXI_89_adrRd_6_LOGIC_ZERO_27405,
      IB => XLXI_27_XLXI_89_adrRd_6_CYINIT_27430,
      SEL => XLXI_27_XLXI_89_adrRd_6_CYSELF_27411,
      O => XLXI_27_XLXI_89_Mcount_adrRd_cy(6)
    );
  XLXI_27_XLXI_89_adrRd_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y48"
    )
    port map (
      IA => XLXI_27_XLXI_89_adrRd_6_LOGIC_ZERO_27405,
      IB => XLXI_27_XLXI_89_adrRd_6_LOGIC_ZERO_27405,
      SEL => XLXI_27_XLXI_89_adrRd_6_CYSELF_27411,
      O => XLXI_27_XLXI_89_adrRd_6_CYMUXF2_27406
    );
  XLXI_27_XLXI_89_adrRd_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X3Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_Mcount_adrRd_cy(5),
      O => XLXI_27_XLXI_89_adrRd_6_CYINIT_27430
    );
  XLXI_27_XLXI_89_adrRd_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X3Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_adrRd_6_F,
      O => XLXI_27_XLXI_89_adrRd_6_CYSELF_27411
    );
  XLXI_27_XLXI_89_adrRd_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_adrRd_6_XORG_27413,
      O => XLXI_27_XLXI_89_adrRd_6_DYMUX_27415
    );
  XLXI_27_XLXI_89_adrRd_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X3Y48"
    )
    port map (
      I0 => XLXI_27_XLXI_89_Mcount_adrRd_cy(6),
      I1 => XLXI_27_XLXI_89_adrRd_6_G,
      O => XLXI_27_XLXI_89_adrRd_6_XORG_27413
    );
  XLXI_27_XLXI_89_adrRd_6_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_adrRd_6_CYMUXFAST_27410,
      O => XLXI_27_XLXI_89_Mcount_adrRd_cy(7)
    );
  XLXI_27_XLXI_89_adrRd_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X3Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_Mcount_adrRd_cy(5),
      O => XLXI_27_XLXI_89_adrRd_6_FASTCARRY_27408
    );
  XLXI_27_XLXI_89_adrRd_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X3Y48"
    )
    port map (
      I0 => XLXI_27_XLXI_89_adrRd_6_CYSELG_27396,
      I1 => XLXI_27_XLXI_89_adrRd_6_CYSELF_27411,
      O => XLXI_27_XLXI_89_adrRd_6_CYAND_27409
    );
  XLXI_27_XLXI_89_adrRd_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X3Y48"
    )
    port map (
      IA => XLXI_27_XLXI_89_adrRd_6_CYMUXG2_27407,
      IB => XLXI_27_XLXI_89_adrRd_6_FASTCARRY_27408,
      SEL => XLXI_27_XLXI_89_adrRd_6_CYAND_27409,
      O => XLXI_27_XLXI_89_adrRd_6_CYMUXFAST_27410
    );
  XLXI_27_XLXI_89_adrRd_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y48"
    )
    port map (
      IA => XLXI_27_XLXI_89_adrRd_6_LOGIC_ZERO_27405,
      IB => XLXI_27_XLXI_89_adrRd_6_CYMUXF2_27406,
      SEL => XLXI_27_XLXI_89_adrRd_6_CYSELG_27396,
      O => XLXI_27_XLXI_89_adrRd_6_CYMUXG2_27407
    );
  XLXI_27_XLXI_89_adrRd_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X3Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_adrRd_6_G,
      O => XLXI_27_XLXI_89_adrRd_6_CYSELG_27396
    );
  XLXI_27_XLXI_89_adrRd_6_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_27_File_Source_Selected_12344,
      O => XLXI_27_XLXI_89_adrRd_6_SRINV_27394
    );
  XLXI_27_XLXI_89_adrRd_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_89_adrRd_6_CLKINV_27393
    );
  XLXI_27_XLXI_89_adrRd_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_adrRd_or0000_0,
      O => XLXI_27_XLXI_89_adrRd_6_CEINV_27392
    );
  XLXI_27_XLXI_89_adrRd_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X3Y49"
    )
    port map (
      O => XLXI_27_XLXI_89_adrRd_8_LOGIC_ZERO_27461
    );
  XLXI_27_XLXI_89_adrRd_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_adrRd_8_XORF_27487,
      O => XLXI_27_XLXI_89_adrRd_8_DXMUX_27489
    );
  XLXI_27_XLXI_89_adrRd_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X3Y49"
    )
    port map (
      I0 => XLXI_27_XLXI_89_adrRd_8_CYINIT_27486,
      I1 => XLXI_27_XLXI_89_adrRd_8_F,
      O => XLXI_27_XLXI_89_adrRd_8_XORF_27487
    );
  XLXI_27_XLXI_89_adrRd_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X3Y49"
    )
    port map (
      IA => XLXI_27_XLXI_89_adrRd_8_LOGIC_ZERO_27461,
      IB => XLXI_27_XLXI_89_adrRd_8_CYINIT_27486,
      SEL => XLXI_27_XLXI_89_adrRd_8_CYSELF_27467,
      O => XLXI_27_XLXI_89_Mcount_adrRd_cy(8)
    );
  XLXI_27_XLXI_89_adrRd_8_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y49"
    )
    port map (
      IA => XLXI_27_XLXI_89_adrRd_8_LOGIC_ZERO_27461,
      IB => XLXI_27_XLXI_89_adrRd_8_LOGIC_ZERO_27461,
      SEL => XLXI_27_XLXI_89_adrRd_8_CYSELF_27467,
      O => XLXI_27_XLXI_89_adrRd_8_CYMUXF2_27462
    );
  XLXI_27_XLXI_89_adrRd_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X3Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_Mcount_adrRd_cy(7),
      O => XLXI_27_XLXI_89_adrRd_8_CYINIT_27486
    );
  XLXI_27_XLXI_89_adrRd_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X3Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_adrRd_8_F,
      O => XLXI_27_XLXI_89_adrRd_8_CYSELF_27467
    );
  XLXI_27_XLXI_89_adrRd_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_adrRd_8_XORG_27469,
      O => XLXI_27_XLXI_89_adrRd_8_DYMUX_27471
    );
  XLXI_27_XLXI_89_adrRd_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X3Y49"
    )
    port map (
      I0 => XLXI_27_XLXI_89_Mcount_adrRd_cy(8),
      I1 => XLXI_27_XLXI_89_adrRd_8_G,
      O => XLXI_27_XLXI_89_adrRd_8_XORG_27469
    );
  XLXI_27_XLXI_89_adrRd_8_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X3Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_Mcount_adrRd_cy(7),
      O => XLXI_27_XLXI_89_adrRd_8_FASTCARRY_27464
    );
  XLXI_27_XLXI_89_adrRd_8_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X3Y49"
    )
    port map (
      I0 => XLXI_27_XLXI_89_adrRd_8_CYSELG_27452,
      I1 => XLXI_27_XLXI_89_adrRd_8_CYSELF_27467,
      O => XLXI_27_XLXI_89_adrRd_8_CYAND_27465
    );
  XLXI_27_XLXI_89_adrRd_8_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X3Y49"
    )
    port map (
      IA => XLXI_27_XLXI_89_adrRd_8_CYMUXG2_27463,
      IB => XLXI_27_XLXI_89_adrRd_8_FASTCARRY_27464,
      SEL => XLXI_27_XLXI_89_adrRd_8_CYAND_27465,
      O => XLXI_27_XLXI_89_adrRd_8_CYMUXFAST_27466
    );
  XLXI_27_XLXI_89_adrRd_8_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y49"
    )
    port map (
      IA => XLXI_27_XLXI_89_adrRd_8_LOGIC_ZERO_27461,
      IB => XLXI_27_XLXI_89_adrRd_8_CYMUXF2_27462,
      SEL => XLXI_27_XLXI_89_adrRd_8_CYSELG_27452,
      O => XLXI_27_XLXI_89_adrRd_8_CYMUXG2_27463
    );
  XLXI_27_XLXI_89_adrRd_8_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X3Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_adrRd_8_G,
      O => XLXI_27_XLXI_89_adrRd_8_CYSELG_27452
    );
  XLXI_27_XLXI_89_adrRd_8_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_27_File_Source_Selected_12344,
      O => XLXI_27_XLXI_89_adrRd_8_SRINV_27450
    );
  XLXI_27_XLXI_89_adrRd_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_89_adrRd_8_CLKINV_27449
    );
  XLXI_27_XLXI_89_adrRd_8_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_adrRd_or0000_0,
      O => XLXI_27_XLXI_89_adrRd_8_CEINV_27448
    );
  XLXI_27_XLXI_89_adrRd_10_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_adrRd_10_XORF_27514,
      O => XLXI_27_XLXI_89_adrRd_10_DXMUX_27516
    );
  XLXI_27_XLXI_89_adrRd_10_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X3Y50"
    )
    port map (
      I0 => XLXI_27_XLXI_89_adrRd_10_CYINIT_27513,
      I1 => XLXI_27_XLXI_89_adrRd_10_rt_27511,
      O => XLXI_27_XLXI_89_adrRd_10_XORF_27514
    );
  XLXI_27_XLXI_89_adrRd_10_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X3Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_adrRd_8_CYMUXFAST_27466,
      O => XLXI_27_XLXI_89_adrRd_10_CYINIT_27513
    );
  XLXI_27_XLXI_89_adrRd_10_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_27_File_Source_Selected_12344,
      O => XLXI_27_XLXI_89_adrRd_10_SRINV_27503
    );
  XLXI_27_XLXI_89_adrRd_10_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_89_adrRd_10_CLKINV_27502
    );
  XLXI_27_XLXI_89_adrRd_10_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_adrRd_or0000_0,
      O => XLXI_27_XLXI_89_adrRd_10_CEINV_27501
    );
  XLXI_31_XLXI_22_Mmux_Period_0_5_f6_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X23Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Mmux_Period_0_5_f6_F5MUX_27552,
      O => XLXI_31_XLXI_22_Mmux_Period_0_6_f5
    );
  XLXI_31_XLXI_22_Mmux_Period_0_5_f6_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X23Y12"
    )
    port map (
      IA => XLXI_31_XLXI_22_Mmux_Period_0_8_27540,
      IB => XLXI_31_XLXI_22_Mmux_Period_0_7_27550,
      SEL => XLXI_31_XLXI_22_Mmux_Period_0_5_f6_BXINV_27544,
      O => XLXI_31_XLXI_22_Mmux_Period_0_5_f6_F5MUX_27552
    );
  XLXI_31_XLXI_22_Mmux_Period_0_5_f6_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_371_1_0,
      O => XLXI_31_XLXI_22_Mmux_Period_0_5_f6_BXINV_27544
    );
  XLXI_31_XLXI_22_Mmux_Period_0_5_f6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Mmux_Period_0_5_f6_F6MUX_27542,
      O => XLXI_31_XLXI_22_Mmux_Period_0_5_f6
    );
  XLXI_31_XLXI_22_Mmux_Period_0_5_f6_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X23Y12"
    )
    port map (
      IA => XLXI_31_XLXI_22_Mmux_Period_0_7_f5,
      IB => XLXI_31_XLXI_22_Mmux_Period_0_6_f5,
      SEL => XLXI_31_XLXI_22_Mmux_Period_0_5_f6_BYINV_27533,
      O => XLXI_31_XLXI_22_Mmux_Period_0_5_f6_F6MUX_27542
    );
  XLXI_31_XLXI_22_Mmux_Period_0_5_f6_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_371_2_0,
      O => XLXI_31_XLXI_22_Mmux_Period_0_5_f6_BYINV_27533
    );
  XLXI_31_XLXI_22_Mmux_Period_0_8 : X_LUT4
    generic map(
      INIT => X"000F",
      LOC => "SLICE_X23Y12"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => N124_0,
      ADR3 => XLXI_31_XLXN_373_3_0,
      O => XLXI_31_XLXI_22_Mmux_Period_0_8_27540
    );
  XLXI_31_XLXI_22_Mmux_Period_0_7_f5_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X23Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Mmux_Period_0_7_f5_F5MUX_27576,
      O => XLXI_31_XLXI_22_Mmux_Period_0_7_f5
    );
  XLXI_31_XLXI_22_Mmux_Period_0_7_f5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X23Y13"
    )
    port map (
      IA => XLXI_31_XLXI_22_Mmux_Period_0_9_27566,
      IB => XLXI_31_XLXI_22_Mmux_Period_0_81_27574,
      SEL => XLXI_31_XLXI_22_Mmux_Period_0_7_f5_BXINV_27568,
      O => XLXI_31_XLXI_22_Mmux_Period_0_7_f5_F5MUX_27576
    );
  XLXI_31_XLXI_22_Mmux_Period_0_7_f5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_371_1_0,
      O => XLXI_31_XLXI_22_Mmux_Period_0_7_f5_BXINV_27568
    );
  XLXI_31_XLXI_22_Mmux_Period_0_9 : X_LUT4
    generic map(
      INIT => X"A202",
      LOC => "SLICE_X23Y13"
    )
    port map (
      ADR0 => XLXI_31_XLXN_371_0_0,
      ADR1 => N26_0,
      ADR2 => XLXI_31_XLXN_373_3_0,
      ADR3 => XLXI_31_XLXI_22_N31,
      O => XLXI_31_XLXI_22_Mmux_Period_0_9_27566
    );
  XLXI_31_XLXI_22_Mmux_Period_1_5_f6_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X19Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Mmux_Period_1_5_f6_F5MUX_27607,
      O => XLXI_31_XLXI_22_Mmux_Period_1_6_f5
    );
  XLXI_31_XLXI_22_Mmux_Period_1_5_f6_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X19Y22"
    )
    port map (
      IA => XLXI_31_XLXI_22_Mmux_Period_1_8_27596,
      IB => XLXI_31_XLXI_22_Mmux_Period_1_7_27605,
      SEL => XLXI_31_XLXI_22_Mmux_Period_1_5_f6_BXINV_27600,
      O => XLXI_31_XLXI_22_Mmux_Period_1_5_f6_F5MUX_27607
    );
  XLXI_31_XLXI_22_Mmux_Period_1_5_f6_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_371_1_0,
      O => XLXI_31_XLXI_22_Mmux_Period_1_5_f6_BXINV_27600
    );
  XLXI_31_XLXI_22_Mmux_Period_1_5_f6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Mmux_Period_1_5_f6_F6MUX_27598,
      O => XLXI_31_XLXI_22_Mmux_Period_1_5_f6
    );
  XLXI_31_XLXI_22_Mmux_Period_1_5_f6_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X19Y22"
    )
    port map (
      IA => XLXI_31_XLXI_22_Mmux_Period_1_7_f5,
      IB => XLXI_31_XLXI_22_Mmux_Period_1_6_f5,
      SEL => XLXI_31_XLXI_22_Mmux_Period_1_5_f6_BYINV_27591,
      O => XLXI_31_XLXI_22_Mmux_Period_1_5_f6_F6MUX_27598
    );
  XLXI_31_XLXI_22_Mmux_Period_1_5_f6_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_371_2_0,
      O => XLXI_31_XLXI_22_Mmux_Period_1_5_f6_BYINV_27591
    );
  XLXI_31_XLXI_22_Mmux_Period_1_8 : X_LUT4
    generic map(
      INIT => X"EEE2",
      LOC => "SLICE_X19Y22"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Period_16_mux0008_0,
      ADR1 => XLXI_31_XLXN_371_0_0,
      ADR2 => XLXI_31_XLXI_22_Period_6_mux0007_0,
      ADR3 => XLXI_31_XLXI_22_Period_9_mux0001_0,
      O => XLXI_31_XLXI_22_Mmux_Period_1_8_27596
    );
  XLXI_31_XLXI_22_Mmux_Period_1_7_f5_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X19Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Mmux_Period_1_7_f5_F5MUX_27631,
      O => XLXI_31_XLXI_22_Mmux_Period_1_7_f5
    );
  XLXI_31_XLXI_22_Mmux_Period_1_7_f5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X19Y23"
    )
    port map (
      IA => XLXI_31_XLXI_22_Mmux_Period_1_9_27621,
      IB => XLXI_31_XLXI_22_Mmux_Period_1_81_27629,
      SEL => XLXI_31_XLXI_22_Mmux_Period_1_7_f5_BXINV_27623,
      O => XLXI_31_XLXI_22_Mmux_Period_1_7_f5_F5MUX_27631
    );
  XLXI_31_XLXI_22_Mmux_Period_1_7_f5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_371_1_0,
      O => XLXI_31_XLXI_22_Mmux_Period_1_7_f5_BXINV_27623
    );
  XLXI_31_XLXI_22_Mmux_Period_1_9 : X_LUT4
    generic map(
      INIT => X"FC00",
      LOC => "SLICE_X19Y23"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_XLXI_22_Period_9_mux0001_0,
      ADR2 => XLXI_31_XLXI_22_Period_6_mux0007_0,
      ADR3 => XLXI_31_XLXN_371_0_0,
      O => XLXI_31_XLXI_22_Mmux_Period_1_9_27621
    );
  XLXI_31_XLXI_22_Mmux_Period_2_5_f6_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X15Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Mmux_Period_2_5_f6_F5MUX_27662,
      O => XLXI_31_XLXI_22_Mmux_Period_2_6_f5
    );
  XLXI_31_XLXI_22_Mmux_Period_2_5_f6_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X15Y14"
    )
    port map (
      IA => XLXI_31_XLXI_22_Mmux_Period_2_8_27651,
      IB => XLXI_31_XLXI_22_Mmux_Period_2_7_27660,
      SEL => XLXI_31_XLXI_22_Mmux_Period_2_5_f6_BXINV_27655,
      O => XLXI_31_XLXI_22_Mmux_Period_2_5_f6_F5MUX_27662
    );
  XLXI_31_XLXI_22_Mmux_Period_2_5_f6_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_371_1_0,
      O => XLXI_31_XLXI_22_Mmux_Period_2_5_f6_BXINV_27655
    );
  XLXI_31_XLXI_22_Mmux_Period_2_5_f6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Mmux_Period_2_5_f6_F6MUX_27653,
      O => XLXI_31_XLXI_22_Mmux_Period_2_5_f6
    );
  XLXI_31_XLXI_22_Mmux_Period_2_5_f6_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X15Y14"
    )
    port map (
      IA => XLXI_31_XLXI_22_Mmux_Period_2_7_f5,
      IB => XLXI_31_XLXI_22_Mmux_Period_2_6_f5,
      SEL => XLXI_31_XLXI_22_Mmux_Period_2_5_f6_BYINV_27646,
      O => XLXI_31_XLXI_22_Mmux_Period_2_5_f6_F6MUX_27653
    );
  XLXI_31_XLXI_22_Mmux_Period_2_5_f6_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_371_2_0,
      O => XLXI_31_XLXI_22_Mmux_Period_2_5_f6_BYINV_27646
    );
  XLXI_31_XLXI_22_Mmux_Period_2_8 : X_LUT4
    generic map(
      INIT => X"CAC0",
      LOC => "SLICE_X15Y14"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_N31,
      ADR1 => N150_0,
      ADR2 => XLXI_31_XLXN_371_0_0,
      ADR3 => XLXI_31_XLXI_22_Period_21_and0000,
      O => XLXI_31_XLXI_22_Mmux_Period_2_8_27651
    );
  XLXI_31_XLXI_22_Mmux_Period_2_7_f5_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X15Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Mmux_Period_2_7_f5_F5MUX_27686,
      O => XLXI_31_XLXI_22_Mmux_Period_2_7_f5
    );
  XLXI_31_XLXI_22_Mmux_Period_2_7_f5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X15Y15"
    )
    port map (
      IA => XLXI_31_XLXI_22_Mmux_Period_2_9_27676,
      IB => XLXI_31_XLXI_22_Mmux_Period_2_81_27684,
      SEL => XLXI_31_XLXI_22_Mmux_Period_2_7_f5_BXINV_27678,
      O => XLXI_31_XLXI_22_Mmux_Period_2_7_f5_F5MUX_27686
    );
  XLXI_31_XLXI_22_Mmux_Period_2_7_f5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_371_1_0,
      O => XLXI_31_XLXI_22_Mmux_Period_2_7_f5_BXINV_27678
    );
  XLXI_31_XLXI_22_Mmux_Period_2_9 : X_LUT4
    generic map(
      INIT => X"F080",
      LOC => "SLICE_X15Y15"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_N35,
      ADR1 => XLXI_31_XLXI_22_Period_21_and0000,
      ADR2 => XLXI_31_XLXN_371_0_0,
      ADR3 => XLXI_31_XLXI_22_Period_21_mux0000_0,
      O => XLXI_31_XLXI_22_Mmux_Period_2_9_27676
    );
  XLXI_31_XLXI_22_Mmux_Period_3_5_f6_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X13Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Mmux_Period_3_5_f6_F5MUX_27717,
      O => XLXI_31_XLXI_22_Mmux_Period_3_6_f5
    );
  XLXI_31_XLXI_22_Mmux_Period_3_5_f6_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X13Y18"
    )
    port map (
      IA => XLXI_31_XLXI_22_Mmux_Period_3_8_27706,
      IB => XLXI_31_XLXI_22_Mmux_Period_3_7_27715,
      SEL => XLXI_31_XLXI_22_Mmux_Period_3_5_f6_BXINV_27710,
      O => XLXI_31_XLXI_22_Mmux_Period_3_5_f6_F5MUX_27717
    );
  XLXI_31_XLXI_22_Mmux_Period_3_5_f6_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_371_1_0,
      O => XLXI_31_XLXI_22_Mmux_Period_3_5_f6_BXINV_27710
    );
  XLXI_31_XLXI_22_Mmux_Period_3_5_f6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Mmux_Period_3_5_f6_F6MUX_27708,
      O => XLXI_31_XLXI_22_Mmux_Period_3_5_f6
    );
  XLXI_31_XLXI_22_Mmux_Period_3_5_f6_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X13Y18"
    )
    port map (
      IA => XLXI_31_XLXI_22_Mmux_Period_3_7_f5,
      IB => XLXI_31_XLXI_22_Mmux_Period_3_6_f5,
      SEL => XLXI_31_XLXI_22_Mmux_Period_3_5_f6_BYINV_27701,
      O => XLXI_31_XLXI_22_Mmux_Period_3_5_f6_F6MUX_27708
    );
  XLXI_31_XLXI_22_Mmux_Period_3_5_f6_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_371_2_0,
      O => XLXI_31_XLXI_22_Mmux_Period_3_5_f6_BYINV_27701
    );
  XLXI_31_XLXI_22_Mmux_Period_3_8 : X_LUT4
    generic map(
      INIT => X"EEF0",
      LOC => "SLICE_X13Y18"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Period_18_mux0003,
      ADR1 => XLXI_31_XLXI_22_N42,
      ADR2 => XLXI_31_XLXI_22_Period_3_mux0006_0,
      ADR3 => XLXI_31_XLXN_371_0_0,
      O => XLXI_31_XLXI_22_Mmux_Period_3_8_27706
    );
  XLXI_31_XLXI_22_Mmux_Period_3_7_f5_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X13Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Mmux_Period_3_7_f5_F5MUX_27741,
      O => XLXI_31_XLXI_22_Mmux_Period_3_7_f5
    );
  XLXI_31_XLXI_22_Mmux_Period_3_7_f5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X13Y19"
    )
    port map (
      IA => XLXI_31_XLXI_22_Mmux_Period_3_9_27732,
      IB => XLXI_31_XLXI_22_Mmux_Period_3_81_27739,
      SEL => XLXI_31_XLXI_22_Mmux_Period_3_7_f5_BXINV_27734,
      O => XLXI_31_XLXI_22_Mmux_Period_3_7_f5_F5MUX_27741
    );
  XLXI_31_XLXI_22_Mmux_Period_3_7_f5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_371_1_0,
      O => XLXI_31_XLXI_22_Mmux_Period_3_7_f5_BXINV_27734
    );
  XLXI_31_XLXI_22_Mmux_Period_3_9 : X_LUT4
    generic map(
      INIT => X"F000",
      LOC => "SLICE_X13Y19"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_31_XLXI_22_Period_3_mux0008,
      ADR3 => XLXI_31_XLXN_371_0_0,
      O => XLXI_31_XLXI_22_Mmux_Period_3_9_27732
    );
  XLXI_31_XLXI_22_Mmux_Period_4_5_f6_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X13Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Mmux_Period_4_5_f6_F5MUX_27772,
      O => XLXI_31_XLXI_22_Mmux_Period_4_6_f5
    );
  XLXI_31_XLXI_22_Mmux_Period_4_5_f6_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X13Y16"
    )
    port map (
      IA => XLXI_31_XLXI_22_Mmux_Period_4_8_27760,
      IB => XLXI_31_XLXI_22_Mmux_Period_4_7_27770,
      SEL => XLXI_31_XLXI_22_Mmux_Period_4_5_f6_BXINV_27764,
      O => XLXI_31_XLXI_22_Mmux_Period_4_5_f6_F5MUX_27772
    );
  XLXI_31_XLXI_22_Mmux_Period_4_5_f6_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_371_1_0,
      O => XLXI_31_XLXI_22_Mmux_Period_4_5_f6_BXINV_27764
    );
  XLXI_31_XLXI_22_Mmux_Period_4_5_f6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Mmux_Period_4_5_f6_F6MUX_27762,
      O => XLXI_31_XLXI_22_Mmux_Period_4_5_f6
    );
  XLXI_31_XLXI_22_Mmux_Period_4_5_f6_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X13Y16"
    )
    port map (
      IA => XLXI_31_XLXI_22_Mmux_Period_4_7_f5,
      IB => XLXI_31_XLXI_22_Mmux_Period_4_6_f5,
      SEL => XLXI_31_XLXI_22_Mmux_Period_4_5_f6_BYINV_27755,
      O => XLXI_31_XLXI_22_Mmux_Period_4_5_f6_F6MUX_27762
    );
  XLXI_31_XLXI_22_Mmux_Period_4_5_f6_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_371_2_0,
      O => XLXI_31_XLXI_22_Mmux_Period_4_5_f6_BYINV_27755
    );
  XLXI_31_XLXI_22_Mmux_Period_4_8 : X_LUT4
    generic map(
      INIT => X"FCAA",
      LOC => "SLICE_X13Y16"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Period_4_mux0005_0,
      ADR1 => XLXI_31_XLXI_22_N14,
      ADR2 => XLXI_31_XLXI_22_N69,
      ADR3 => XLXI_31_XLXN_371_0_0,
      O => XLXI_31_XLXI_22_Mmux_Period_4_8_27760
    );
  XLXI_31_XLXI_22_Mmux_Period_4_7_f5_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X13Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Mmux_Period_4_7_f5_F5MUX_27796,
      O => XLXI_31_XLXI_22_Mmux_Period_4_7_f5
    );
  XLXI_31_XLXI_22_Mmux_Period_4_7_f5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X13Y17"
    )
    port map (
      IA => XLXI_31_XLXI_22_Mmux_Period_4_7_f51_27786,
      IB => XLXI_31_XLXI_22_Mmux_Period_4_81_27794,
      SEL => XLXI_31_XLXI_22_Mmux_Period_4_7_f5_BXINV_27788,
      O => XLXI_31_XLXI_22_Mmux_Period_4_7_f5_F5MUX_27796
    );
  XLXI_31_XLXI_22_Mmux_Period_4_7_f5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_371_1_0,
      O => XLXI_31_XLXI_22_Mmux_Period_4_7_f5_BXINV_27788
    );
  XLXI_31_XLXI_22_Mmux_Period_4_7_f51 : X_LUT4
    generic map(
      INIT => X"EA00",
      LOC => "SLICE_X13Y17"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_N27,
      ADR1 => XLXI_31_XLXN_373_2_0,
      ADR2 => XLXI_31_XLXI_22_N69,
      ADR3 => XLXI_31_XLXN_371_0_0,
      O => XLXI_31_XLXI_22_Mmux_Period_4_7_f51_27786
    );
  XLXI_31_XLXI_22_Mmux_Period_5_5_f6_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X17Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Mmux_Period_5_5_f6_F5MUX_27827,
      O => XLXI_31_XLXI_22_Mmux_Period_5_6_f5
    );
  XLXI_31_XLXI_22_Mmux_Period_5_5_f6_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X17Y14"
    )
    port map (
      IA => XLXI_31_XLXI_22_Mmux_Period_5_8_27816,
      IB => XLXI_31_XLXI_22_Mmux_Period_5_7_27825,
      SEL => XLXI_31_XLXI_22_Mmux_Period_5_5_f6_BXINV_27820,
      O => XLXI_31_XLXI_22_Mmux_Period_5_5_f6_F5MUX_27827
    );
  XLXI_31_XLXI_22_Mmux_Period_5_5_f6_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X17Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_371_1_0,
      O => XLXI_31_XLXI_22_Mmux_Period_5_5_f6_BXINV_27820
    );
  XLXI_31_XLXI_22_Mmux_Period_5_5_f6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Mmux_Period_5_5_f6_F6MUX_27818,
      O => XLXI_31_XLXI_22_Mmux_Period_5_5_f6
    );
  XLXI_31_XLXI_22_Mmux_Period_5_5_f6_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X17Y14"
    )
    port map (
      IA => XLXI_31_XLXI_22_Mmux_Period_5_7_f5,
      IB => XLXI_31_XLXI_22_Mmux_Period_5_6_f5,
      SEL => XLXI_31_XLXI_22_Mmux_Period_5_5_f6_BYINV_27811,
      O => XLXI_31_XLXI_22_Mmux_Period_5_5_f6_F6MUX_27818
    );
  XLXI_31_XLXI_22_Mmux_Period_5_5_f6_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X17Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_371_2_0,
      O => XLXI_31_XLXI_22_Mmux_Period_5_5_f6_BYINV_27811
    );
  XLXI_31_XLXI_22_Mmux_Period_5_8 : X_LUT4
    generic map(
      INIT => X"FDA8",
      LOC => "SLICE_X17Y14"
    )
    port map (
      ADR0 => XLXI_31_XLXN_371_0_0,
      ADR1 => XLXI_31_XLXI_22_N41,
      ADR2 => XLXI_31_XLXI_22_Period_16_mux0005_0,
      ADR3 => XLXI_31_XLXI_22_Period_10_mux0007_0,
      O => XLXI_31_XLXI_22_Mmux_Period_5_8_27816
    );
  XLXI_31_XLXI_22_Mmux_Period_5_7_f5_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X17Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Mmux_Period_5_7_f5_F5MUX_27851,
      O => XLXI_31_XLXI_22_Mmux_Period_5_7_f5
    );
  XLXI_31_XLXI_22_Mmux_Period_5_7_f5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X17Y15"
    )
    port map (
      IA => XLXI_31_XLXI_22_Mmux_Period_5_9_27842,
      IB => XLXI_31_XLXI_22_Mmux_Period_5_81_27849,
      SEL => XLXI_31_XLXI_22_Mmux_Period_5_7_f5_BXINV_27844,
      O => XLXI_31_XLXI_22_Mmux_Period_5_7_f5_F5MUX_27851
    );
  XLXI_31_XLXI_22_Mmux_Period_5_7_f5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X17Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_371_1_0,
      O => XLXI_31_XLXI_22_Mmux_Period_5_7_f5_BXINV_27844
    );
  XLXI_31_XLXI_22_Mmux_Period_5_9 : X_LUT4
    generic map(
      INIT => X"A8A8",
      LOC => "SLICE_X17Y15"
    )
    port map (
      ADR0 => XLXI_31_XLXN_371_0_0,
      ADR1 => XLXI_31_XLXI_22_N41,
      ADR2 => XLXI_31_XLXI_22_N42,
      ADR3 => VCC,
      O => XLXI_31_XLXI_22_Mmux_Period_5_9_27842
    );
  XLXI_31_XLXI_22_Mmux_Period_6_5_f6_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X17Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Mmux_Period_6_5_f6_F5MUX_27882,
      O => XLXI_31_XLXI_22_Mmux_Period_6_6_f5
    );
  XLXI_31_XLXI_22_Mmux_Period_6_5_f6_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X17Y12"
    )
    port map (
      IA => XLXI_31_XLXI_22_Mmux_Period_6_8_27870,
      IB => XLXI_31_XLXI_22_Mmux_Period_6_7_27880,
      SEL => XLXI_31_XLXI_22_Mmux_Period_6_5_f6_BXINV_27874,
      O => XLXI_31_XLXI_22_Mmux_Period_6_5_f6_F5MUX_27882
    );
  XLXI_31_XLXI_22_Mmux_Period_6_5_f6_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X17Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_371_1_0,
      O => XLXI_31_XLXI_22_Mmux_Period_6_5_f6_BXINV_27874
    );
  XLXI_31_XLXI_22_Mmux_Period_6_5_f6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Mmux_Period_6_5_f6_F6MUX_27872,
      O => XLXI_31_XLXI_22_Mmux_Period_6_5_f6
    );
  XLXI_31_XLXI_22_Mmux_Period_6_5_f6_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X17Y12"
    )
    port map (
      IA => XLXI_31_XLXI_22_Mmux_Period_6_7_f5,
      IB => XLXI_31_XLXI_22_Mmux_Period_6_6_f5,
      SEL => XLXI_31_XLXI_22_Mmux_Period_6_5_f6_BYINV_27864,
      O => XLXI_31_XLXI_22_Mmux_Period_6_5_f6_F6MUX_27872
    );
  XLXI_31_XLXI_22_Mmux_Period_6_5_f6_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X17Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_371_2_0,
      O => XLXI_31_XLXI_22_Mmux_Period_6_5_f6_BYINV_27864
    );
  XLXI_31_XLXI_22_Mmux_Period_6_8 : X_LUT4
    generic map(
      INIT => X"CACA",
      LOC => "SLICE_X17Y12"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Period_6_mux0005_0,
      ADR1 => XLXI_31_XLXI_22_Period_19_mux0001_0,
      ADR2 => XLXI_31_XLXN_371_0_0,
      ADR3 => VCC,
      O => XLXI_31_XLXI_22_Mmux_Period_6_8_27870
    );
  XLXI_31_XLXI_22_Mmux_Period_6_7_f5_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X17Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Mmux_Period_6_7_f5_F5MUX_27906,
      O => XLXI_31_XLXI_22_Mmux_Period_6_7_f5
    );
  XLXI_31_XLXI_22_Mmux_Period_6_7_f5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X17Y13"
    )
    port map (
      IA => XLXI_31_XLXI_22_Mmux_Period_6_9_27896,
      IB => XLXI_31_XLXI_22_Mmux_Period_6_81_27904,
      SEL => XLXI_31_XLXI_22_Mmux_Period_6_7_f5_BXINV_27898,
      O => XLXI_31_XLXI_22_Mmux_Period_6_7_f5_F5MUX_27906
    );
  XLXI_31_XLXI_22_Mmux_Period_6_7_f5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X17Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_371_1_0,
      O => XLXI_31_XLXI_22_Mmux_Period_6_7_f5_BXINV_27898
    );
  XLXI_31_XLXI_22_Mmux_Period_6_9 : X_LUT4
    generic map(
      INIT => X"F0E0",
      LOC => "SLICE_X17Y13"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_N52_0,
      ADR1 => XLXI_31_XLXI_22_Period_20_mux0000,
      ADR2 => XLXI_31_XLXN_371_0_0,
      ADR3 => XLXI_31_XLXI_22_Period_21_mux0000_0,
      O => XLXI_31_XLXI_22_Mmux_Period_6_9_27896
    );
  XLXI_31_XLXI_22_Mmux_Period_7_5_f6_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X21Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Mmux_Period_7_5_f6_F5MUX_27937,
      O => XLXI_31_XLXI_22_Mmux_Period_7_6_f5
    );
  XLXI_31_XLXI_22_Mmux_Period_7_5_f6_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X21Y14"
    )
    port map (
      IA => XLXI_31_XLXI_22_Mmux_Period_7_8_27925,
      IB => XLXI_31_XLXI_22_Mmux_Period_7_7_27935,
      SEL => XLXI_31_XLXI_22_Mmux_Period_7_5_f6_BXINV_27929,
      O => XLXI_31_XLXI_22_Mmux_Period_7_5_f6_F5MUX_27937
    );
  XLXI_31_XLXI_22_Mmux_Period_7_5_f6_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_371_1_0,
      O => XLXI_31_XLXI_22_Mmux_Period_7_5_f6_BXINV_27929
    );
  XLXI_31_XLXI_22_Mmux_Period_7_5_f6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Mmux_Period_7_5_f6_F6MUX_27927,
      O => XLXI_31_XLXI_22_Mmux_Period_7_5_f6
    );
  XLXI_31_XLXI_22_Mmux_Period_7_5_f6_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X21Y14"
    )
    port map (
      IA => XLXI_31_XLXI_22_Mmux_Period_7_7_f5,
      IB => XLXI_31_XLXI_22_Mmux_Period_7_6_f5,
      SEL => XLXI_31_XLXI_22_Mmux_Period_7_5_f6_BYINV_27920,
      O => XLXI_31_XLXI_22_Mmux_Period_7_5_f6_F6MUX_27927
    );
  XLXI_31_XLXI_22_Mmux_Period_7_5_f6_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_371_2_0,
      O => XLXI_31_XLXI_22_Mmux_Period_7_5_f6_BYINV_27920
    );
  XLXI_31_XLXI_22_Mmux_Period_7_8 : X_LUT4
    generic map(
      INIT => X"FDA8",
      LOC => "SLICE_X21Y14"
    )
    port map (
      ADR0 => XLXI_31_XLXN_371_0_0,
      ADR1 => XLXI_31_XLXI_22_Period_17_mux0005_0,
      ADR2 => XLXI_31_XLXI_22_Period_20_mux0000,
      ADR3 => XLXI_31_XLXI_22_Period_12_mux0007_0,
      O => XLXI_31_XLXI_22_Mmux_Period_7_8_27925
    );
  XLXI_31_XLXI_22_Mmux_Period_7_7_f5_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X21Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Mmux_Period_7_7_f5_F5MUX_27961,
      O => XLXI_31_XLXI_22_Mmux_Period_7_7_f5
    );
  XLXI_31_XLXI_22_Mmux_Period_7_7_f5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X21Y15"
    )
    port map (
      IA => XLXI_31_XLXI_22_Mmux_Period_7_9_27952,
      IB => XLXI_31_XLXI_22_Mmux_Period_7_81_27959,
      SEL => XLXI_31_XLXI_22_Mmux_Period_7_7_f5_BXINV_27954,
      O => XLXI_31_XLXI_22_Mmux_Period_7_7_f5_F5MUX_27961
    );
  XLXI_31_XLXI_22_Mmux_Period_7_7_f5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_371_1_0,
      O => XLXI_31_XLXI_22_Mmux_Period_7_7_f5_BXINV_27954
    );
  XLXI_31_XLXI_22_Mmux_Period_7_9 : X_LUT4
    generic map(
      INIT => X"FE00",
      LOC => "SLICE_X21Y15"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Period_15_mux0005_0,
      ADR1 => XLXI_31_XLXI_22_Period_17_mux0007_0,
      ADR2 => XLXI_31_XLXI_22_N26,
      ADR3 => XLXI_31_XLXN_371_0_0,
      O => XLXI_31_XLXI_22_Mmux_Period_7_9_27952
    );
  XLXI_31_XLXI_22_Mmux_Period_7_81 : X_LUT4
    generic map(
      INIT => X"EEE4",
      LOC => "SLICE_X21Y15"
    )
    port map (
      ADR0 => XLXI_31_XLXN_371_0_0,
      ADR1 => XLXI_31_XLXI_22_Period_7_mux0006_0,
      ADR2 => XLXI_31_XLXI_22_N23,
      ADR3 => XLXI_31_XLXI_22_Period_1_mux0002,
      O => XLXI_31_XLXI_22_Mmux_Period_7_81_27959
    );
  XLXI_31_XLXI_22_Mmux_Period_8_5_f6_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X15Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Mmux_Period_8_5_f6_F5MUX_27992,
      O => XLXI_31_XLXI_22_Mmux_Period_8_6_f5
    );
  XLXI_31_XLXI_22_Mmux_Period_8_5_f6_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X15Y16"
    )
    port map (
      IA => XLXI_31_XLXI_22_Mmux_Period_8_8_27980,
      IB => XLXI_31_XLXI_22_Mmux_Period_8_7_27990,
      SEL => XLXI_31_XLXI_22_Mmux_Period_8_5_f6_BXINV_27984,
      O => XLXI_31_XLXI_22_Mmux_Period_8_5_f6_F5MUX_27992
    );
  XLXI_31_XLXI_22_Mmux_Period_8_5_f6_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_371_1_0,
      O => XLXI_31_XLXI_22_Mmux_Period_8_5_f6_BXINV_27984
    );
  XLXI_31_XLXI_22_Mmux_Period_8_5_f6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Mmux_Period_8_5_f6_F6MUX_27982,
      O => XLXI_31_XLXI_22_Mmux_Period_8_5_f6
    );
  XLXI_31_XLXI_22_Mmux_Period_8_5_f6_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X15Y16"
    )
    port map (
      IA => XLXI_31_XLXI_22_Mmux_Period_8_7_f5,
      IB => XLXI_31_XLXI_22_Mmux_Period_8_6_f5,
      SEL => XLXI_31_XLXI_22_Mmux_Period_8_5_f6_BYINV_27974,
      O => XLXI_31_XLXI_22_Mmux_Period_8_5_f6_F6MUX_27982
    );
  XLXI_31_XLXI_22_Mmux_Period_8_5_f6_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_371_2_0,
      O => XLXI_31_XLXI_22_Mmux_Period_8_5_f6_BYINV_27974
    );
  XLXI_27_XLXI_90_adrSec_mux0004_7_SW0 : X_LUT4
    generic map(
      INIT => X"FE02",
      LOC => "SLICE_X53Y45"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrFAT(7),
      ADR1 => XLXI_27_XLXI_90_State(11),
      ADR2 => XLXI_27_XLXI_90_State(15),
      ADR3 => XLXI_27_XLXI_90_adrClus0(7),
      O => XLXI_27_N254
    );
  XLXI_31_XLXI_22_Mmux_Period_8_8 : X_LUT4
    generic map(
      INIT => X"CCF0",
      LOC => "SLICE_X15Y16"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_XLXI_22_Period_8_mux0005_0,
      ADR2 => XLXI_31_XLXI_22_Period_8_mux0006_0,
      ADR3 => XLXI_31_XLXN_371_0_0,
      O => XLXI_31_XLXI_22_Mmux_Period_8_8_27980
    );
  XLXI_31_XLXI_22_Mmux_Period_8_7_f5_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X15Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Mmux_Period_8_7_f5_F5MUX_28016,
      O => XLXI_31_XLXI_22_Mmux_Period_8_7_f5
    );
  XLXI_31_XLXI_22_Mmux_Period_8_7_f5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X15Y17"
    )
    port map (
      IA => XLXI_31_XLXI_22_Mmux_Period_8_9_28007,
      IB => XLXI_31_XLXI_22_Mmux_Period_8_81_28014,
      SEL => XLXI_31_XLXI_22_Mmux_Period_8_7_f5_BXINV_28009,
      O => XLXI_31_XLXI_22_Mmux_Period_8_7_f5_F5MUX_28016
    );
  XLXI_31_XLXI_22_Mmux_Period_8_7_f5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_371_1_0,
      O => XLXI_31_XLXI_22_Mmux_Period_8_7_f5_BXINV_28009
    );
  XLXI_31_XLXI_22_Mmux_Period_8_9 : X_LUT4
    generic map(
      INIT => X"F000",
      LOC => "SLICE_X15Y17"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_31_XLXI_22_Period_8_mux0009_0,
      ADR3 => XLXI_31_XLXN_371_0_0,
      O => XLXI_31_XLXI_22_Mmux_Period_8_9_28007
    );
  XLXI_31_XLXI_22_Mmux_Period_10_5_f6_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X19Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Mmux_Period_10_5_f6_F5MUX_28047,
      O => XLXI_31_XLXI_22_Mmux_Period_10_6_f5
    );
  XLXI_31_XLXI_22_Mmux_Period_10_5_f6_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X19Y14"
    )
    port map (
      IA => XLXI_31_XLXI_22_Mmux_Period_10_8_28035,
      IB => XLXI_31_XLXI_22_Mmux_Period_10_7_28045,
      SEL => XLXI_31_XLXI_22_Mmux_Period_10_5_f6_BXINV_28039,
      O => XLXI_31_XLXI_22_Mmux_Period_10_5_f6_F5MUX_28047
    );
  XLXI_31_XLXI_22_Mmux_Period_10_5_f6_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_371_1_0,
      O => XLXI_31_XLXI_22_Mmux_Period_10_5_f6_BXINV_28039
    );
  XLXI_31_XLXI_22_Mmux_Period_10_5_f6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Mmux_Period_10_5_f6_F6MUX_28037,
      O => XLXI_31_XLXI_22_Mmux_Period_10_5_f6
    );
  XLXI_31_XLXI_22_Mmux_Period_10_5_f6_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X19Y14"
    )
    port map (
      IA => XLXI_31_XLXI_22_Mmux_Period_10_7_f5,
      IB => XLXI_31_XLXI_22_Mmux_Period_10_6_f5,
      SEL => XLXI_31_XLXI_22_Mmux_Period_10_5_f6_BYINV_28030,
      O => XLXI_31_XLXI_22_Mmux_Period_10_5_f6_F6MUX_28037
    );
  XLXI_31_XLXI_22_Mmux_Period_10_5_f6_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_371_2_0,
      O => XLXI_31_XLXI_22_Mmux_Period_10_5_f6_BYINV_28030
    );
  XLXI_31_XLXI_22_Mmux_Period_10_8 : X_LUT4
    generic map(
      INIT => X"FE54",
      LOC => "SLICE_X19Y14"
    )
    port map (
      ADR0 => XLXI_31_XLXN_371_0_0,
      ADR1 => XLXI_31_XLXI_22_N72,
      ADR2 => XLXI_31_XLXI_22_N67,
      ADR3 => XLXI_31_XLXI_22_Period_10_mux0006_0,
      O => XLXI_31_XLXI_22_Mmux_Period_10_8_28035
    );
  XLXI_31_XLXI_22_Mmux_Period_10_7_f5_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X19Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Mmux_Period_10_7_f5_F5MUX_28071,
      O => XLXI_31_XLXI_22_Mmux_Period_10_7_f5
    );
  XLXI_31_XLXI_22_Mmux_Period_10_7_f5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X19Y15"
    )
    port map (
      IA => XLXI_31_XLXI_22_Mmux_Period_10_9_28062,
      IB => XLXI_31_XLXI_22_Mmux_Period_10_81_28069,
      SEL => XLXI_31_XLXI_22_Mmux_Period_10_7_f5_BXINV_28064,
      O => XLXI_31_XLXI_22_Mmux_Period_10_7_f5_F5MUX_28071
    );
  XLXI_31_XLXI_22_Mmux_Period_10_7_f5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_371_1_0,
      O => XLXI_31_XLXI_22_Mmux_Period_10_7_f5_BXINV_28064
    );
  XLXI_31_XLXI_22_Mmux_Period_10_9 : X_LUT4
    generic map(
      INIT => X"AA00",
      LOC => "SLICE_X19Y15"
    )
    port map (
      ADR0 => XLXI_31_XLXN_371_0_0,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_31_XLXI_22_Period_10_mux0010_0,
      O => XLXI_31_XLXI_22_Mmux_Period_10_9_28062
    );
  XLXI_31_XLXI_22_Mmux_Period_11_5_f6_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X17Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Mmux_Period_11_5_f6_F5MUX_28102,
      O => XLXI_31_XLXI_22_Mmux_Period_11_6_f5
    );
  XLXI_31_XLXI_22_Mmux_Period_11_5_f6_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X17Y16"
    )
    port map (
      IA => XLXI_31_XLXI_22_Mmux_Period_11_8_28090,
      IB => XLXI_31_XLXI_22_Mmux_Period_11_7_28100,
      SEL => XLXI_31_XLXI_22_Mmux_Period_11_5_f6_BXINV_28094,
      O => XLXI_31_XLXI_22_Mmux_Period_11_5_f6_F5MUX_28102
    );
  XLXI_31_XLXI_22_Mmux_Period_11_5_f6_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X17Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_371_1_0,
      O => XLXI_31_XLXI_22_Mmux_Period_11_5_f6_BXINV_28094
    );
  XLXI_31_XLXI_22_Mmux_Period_11_5_f6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Mmux_Period_11_5_f6_F6MUX_28092,
      O => XLXI_31_XLXI_22_Mmux_Period_11_5_f6
    );
  XLXI_31_XLXI_22_Mmux_Period_11_5_f6_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X17Y16"
    )
    port map (
      IA => XLXI_31_XLXI_22_Mmux_Period_11_7_f5,
      IB => XLXI_31_XLXI_22_Mmux_Period_11_6_f5,
      SEL => XLXI_31_XLXI_22_Mmux_Period_11_5_f6_BYINV_28085,
      O => XLXI_31_XLXI_22_Mmux_Period_11_5_f6_F6MUX_28092
    );
  XLXI_31_XLXI_22_Mmux_Period_11_5_f6_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X17Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_371_2_0,
      O => XLXI_31_XLXI_22_Mmux_Period_11_5_f6_BYINV_28085
    );
  XLXI_31_XLXI_22_Mmux_Period_11_8 : X_LUT4
    generic map(
      INIT => X"FACC",
      LOC => "SLICE_X17Y16"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_N52_0,
      ADR1 => XLXI_31_XLXI_22_Period_11_mux0008_0,
      ADR2 => XLXI_31_XLXI_22_Period_16_mux0005_0,
      ADR3 => XLXI_31_XLXN_371_0_0,
      O => XLXI_31_XLXI_22_Mmux_Period_11_8_28090
    );
  XLXI_31_XLXI_22_Mmux_Period_11_7_f5_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X17Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Mmux_Period_11_7_f5_F5MUX_28126,
      O => XLXI_31_XLXI_22_Mmux_Period_11_7_f5
    );
  XLXI_31_XLXI_22_Mmux_Period_11_7_f5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X17Y17"
    )
    port map (
      IA => XLXI_31_XLXI_22_Mmux_Period_11_9_28117,
      IB => XLXI_31_XLXI_22_Mmux_Period_11_81_28124,
      SEL => XLXI_31_XLXI_22_Mmux_Period_11_7_f5_BXINV_28119,
      O => XLXI_31_XLXI_22_Mmux_Period_11_7_f5_F5MUX_28126
    );
  XLXI_31_XLXI_22_Mmux_Period_11_7_f5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X17Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_371_1_0,
      O => XLXI_31_XLXI_22_Mmux_Period_11_7_f5_BXINV_28119
    );
  XLXI_31_XLXI_22_Mmux_Period_11_9 : X_LUT4
    generic map(
      INIT => X"F000",
      LOC => "SLICE_X17Y17"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_31_XLXN_371_0_0,
      ADR3 => XLXI_31_XLXI_22_Period_11_mux0011_0,
      O => XLXI_31_XLXI_22_Mmux_Period_11_9_28117
    );
  XLXI_31_XLXI_22_Mmux_Period_12_5_f6_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X25Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Mmux_Period_12_5_f6_F5MUX_28157,
      O => XLXI_31_XLXI_22_Mmux_Period_12_6_f5
    );
  XLXI_31_XLXI_22_Mmux_Period_12_5_f6_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X25Y12"
    )
    port map (
      IA => XLXI_31_XLXI_22_Mmux_Period_12_8_28146,
      IB => XLXI_31_XLXI_22_Mmux_Period_12_7_28155,
      SEL => XLXI_31_XLXI_22_Mmux_Period_12_5_f6_BXINV_28150,
      O => XLXI_31_XLXI_22_Mmux_Period_12_5_f6_F5MUX_28157
    );
  XLXI_31_XLXI_22_Mmux_Period_12_5_f6_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_371_1_0,
      O => XLXI_31_XLXI_22_Mmux_Period_12_5_f6_BXINV_28150
    );
  XLXI_31_XLXI_22_Mmux_Period_12_5_f6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Mmux_Period_12_5_f6_F6MUX_28148,
      O => XLXI_31_XLXI_22_Mmux_Period_12_5_f6
    );
  XLXI_31_XLXI_22_Mmux_Period_12_5_f6_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X25Y12"
    )
    port map (
      IA => XLXI_31_XLXI_22_Mmux_Period_12_7_f5,
      IB => XLXI_31_XLXI_22_Mmux_Period_12_6_f5,
      SEL => XLXI_31_XLXI_22_Mmux_Period_12_5_f6_BYINV_28141,
      O => XLXI_31_XLXI_22_Mmux_Period_12_5_f6_F6MUX_28148
    );
  XLXI_31_XLXI_22_Mmux_Period_12_5_f6_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_371_2_0,
      O => XLXI_31_XLXI_22_Mmux_Period_12_5_f6_BYINV_28141
    );
  XLXI_31_XLXI_22_Mmux_Period_12_8 : X_LUT4
    generic map(
      INIT => X"EFE0",
      LOC => "SLICE_X25Y12"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Period_15_mux0005_0,
      ADR1 => XLXI_31_XLXI_22_Period_17_mux0005_0,
      ADR2 => XLXI_31_XLXN_371_0_0,
      ADR3 => XLXI_31_XLXI_22_Period_12_mux0007_0,
      O => XLXI_31_XLXI_22_Mmux_Period_12_8_28146
    );
  XLXI_31_XLXI_22_Mmux_Period_12_7_f5_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X25Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Mmux_Period_12_7_f5_F5MUX_28181,
      O => XLXI_31_XLXI_22_Mmux_Period_12_7_f5
    );
  XLXI_31_XLXI_22_Mmux_Period_12_7_f5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X25Y13"
    )
    port map (
      IA => XLXI_31_XLXI_22_Mmux_Period_12_9_28171,
      IB => XLXI_31_XLXI_22_Mmux_Period_12_81_28179,
      SEL => XLXI_31_XLXI_22_Mmux_Period_12_7_f5_BXINV_28173,
      O => XLXI_31_XLXI_22_Mmux_Period_12_7_f5_F5MUX_28181
    );
  XLXI_31_XLXI_22_Mmux_Period_12_7_f5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_371_1_0,
      O => XLXI_31_XLXI_22_Mmux_Period_12_7_f5_BXINV_28173
    );
  XLXI_31_XLXI_22_Mmux_Period_12_9 : X_LUT4
    generic map(
      INIT => X"A800",
      LOC => "SLICE_X25Y13"
    )
    port map (
      ADR0 => XLXI_31_XLXN_371_0_0,
      ADR1 => XLXI_31_XLXN_373(0),
      ADR2 => XLXI_31_XLXN_373_1_0,
      ADR3 => XLXI_31_XLXI_22_N38,
      O => XLXI_31_XLXI_22_Mmux_Period_12_9_28171
    );
  XLXI_31_XLXI_22_Mmux_Period_13_5_f6_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X23Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Mmux_Period_13_5_f6_F5MUX_28212,
      O => XLXI_31_XLXI_22_Mmux_Period_13_6_f5
    );
  XLXI_31_XLXI_22_Mmux_Period_13_5_f6_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X23Y22"
    )
    port map (
      IA => XLXI_31_XLXI_22_Mmux_Period_13_8_28201,
      IB => XLXI_31_XLXI_22_Mmux_Period_13_7_28210,
      SEL => XLXI_31_XLXI_22_Mmux_Period_13_5_f6_BXINV_28205,
      O => XLXI_31_XLXI_22_Mmux_Period_13_5_f6_F5MUX_28212
    );
  XLXI_31_XLXI_22_Mmux_Period_13_5_f6_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_371_1_0,
      O => XLXI_31_XLXI_22_Mmux_Period_13_5_f6_BXINV_28205
    );
  XLXI_31_XLXI_22_Mmux_Period_13_5_f6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Mmux_Period_13_5_f6_F6MUX_28203,
      O => XLXI_31_XLXI_22_Mmux_Period_13_5_f6
    );
  XLXI_31_XLXI_22_Mmux_Period_13_5_f6_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X23Y22"
    )
    port map (
      IA => XLXI_31_XLXI_22_Mmux_Period_13_7_f5,
      IB => XLXI_31_XLXI_22_Mmux_Period_13_6_f5,
      SEL => XLXI_31_XLXI_22_Mmux_Period_13_5_f6_BYINV_28196,
      O => XLXI_31_XLXI_22_Mmux_Period_13_5_f6_F6MUX_28203
    );
  XLXI_31_XLXI_22_Mmux_Period_13_5_f6_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_371_2_0,
      O => XLXI_31_XLXI_22_Mmux_Period_13_5_f6_BYINV_28196
    );
  XLXI_31_XLXI_22_Mmux_Period_13_8 : X_LUT4
    generic map(
      INIT => X"A0AC",
      LOC => "SLICE_X23Y22"
    )
    port map (
      ADR0 => N200_0,
      ADR1 => XLXI_31_XLXI_22_Period_21_and0000,
      ADR2 => XLXI_31_XLXN_371_0_0,
      ADR3 => N194_0,
      O => XLXI_31_XLXI_22_Mmux_Period_13_8_28201
    );
  XLXI_31_XLXI_22_Mmux_Period_13_7_f5_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X23Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Mmux_Period_13_7_f5_F5MUX_28236,
      O => XLXI_31_XLXI_22_Mmux_Period_13_7_f5
    );
  XLXI_31_XLXI_22_Mmux_Period_13_7_f5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X23Y23"
    )
    port map (
      IA => XLXI_31_XLXI_22_Mmux_Period_13_9_28226,
      IB => XLXI_31_XLXI_22_Mmux_Period_13_81_28234,
      SEL => XLXI_31_XLXI_22_Mmux_Period_13_7_f5_BXINV_28228,
      O => XLXI_31_XLXI_22_Mmux_Period_13_7_f5_F5MUX_28236
    );
  XLXI_31_XLXI_22_Mmux_Period_13_7_f5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_371_1_0,
      O => XLXI_31_XLXI_22_Mmux_Period_13_7_f5_BXINV_28228
    );
  XLXI_31_XLXI_22_Mmux_Period_13_9 : X_LUT4
    generic map(
      INIT => X"A888",
      LOC => "SLICE_X23Y23"
    )
    port map (
      ADR0 => XLXI_31_XLXN_371_0_0,
      ADR1 => XLXI_31_XLXI_22_N58,
      ADR2 => XLXI_31_XLXI_22_N69,
      ADR3 => XLXI_31_XLXN_373_2_0,
      O => XLXI_31_XLXI_22_Mmux_Period_13_9_28226
    );
  XLXI_31_XLXI_22_Mmux_Period_14_5_f6_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X23Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Mmux_Period_14_5_f6_F5MUX_28267,
      O => XLXI_31_XLXI_22_Mmux_Period_14_6_f5
    );
  XLXI_31_XLXI_22_Mmux_Period_14_5_f6_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X23Y18"
    )
    port map (
      IA => XLXI_31_XLXI_22_Mmux_Period_14_8_28256,
      IB => XLXI_31_XLXI_22_Mmux_Period_14_7_28265,
      SEL => XLXI_31_XLXI_22_Mmux_Period_14_5_f6_BXINV_28260,
      O => XLXI_31_XLXI_22_Mmux_Period_14_5_f6_F5MUX_28267
    );
  XLXI_31_XLXI_22_Mmux_Period_14_5_f6_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_371_1_0,
      O => XLXI_31_XLXI_22_Mmux_Period_14_5_f6_BXINV_28260
    );
  XLXI_31_XLXI_22_Mmux_Period_14_5_f6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Mmux_Period_14_5_f6_F6MUX_28258,
      O => XLXI_31_XLXI_22_Mmux_Period_14_5_f6
    );
  XLXI_31_XLXI_22_Mmux_Period_14_5_f6_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X23Y18"
    )
    port map (
      IA => XLXI_31_XLXI_22_Mmux_Period_14_7_f5,
      IB => XLXI_31_XLXI_22_Mmux_Period_14_6_f5,
      SEL => XLXI_31_XLXI_22_Mmux_Period_14_5_f6_BYINV_28250,
      O => XLXI_31_XLXI_22_Mmux_Period_14_5_f6_F6MUX_28258
    );
  XLXI_31_XLXI_22_Mmux_Period_14_5_f6_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_371_2_0,
      O => XLXI_31_XLXI_22_Mmux_Period_14_5_f6_BYINV_28250
    );
  XLXI_31_XLXI_22_Mmux_Period_14_8 : X_LUT4
    generic map(
      INIT => X"FA50",
      LOC => "SLICE_X23Y18"
    )
    port map (
      ADR0 => XLXI_31_XLXN_371_0_0,
      ADR1 => VCC,
      ADR2 => XLXI_31_XLXI_22_Period_14_mux0008_0,
      ADR3 => XLXI_31_XLXI_22_Period_14_mux0007,
      O => XLXI_31_XLXI_22_Mmux_Period_14_8_28256
    );
  XLXI_31_XLXI_22_Mmux_Period_14_7_f5_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X23Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Mmux_Period_14_7_f5_F5MUX_28291,
      O => XLXI_31_XLXI_22_Mmux_Period_14_7_f5
    );
  XLXI_31_XLXI_22_Mmux_Period_14_7_f5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X23Y19"
    )
    port map (
      IA => XLXI_31_XLXI_22_Mmux_Period_14_9,
      IB => XLXI_31_XLXI_22_Mmux_Period_14_81_28289,
      SEL => XLXI_31_XLXI_22_Mmux_Period_14_7_f5_BXINV_28283,
      O => XLXI_31_XLXI_22_Mmux_Period_14_7_f5_F5MUX_28291
    );
  XLXI_31_XLXI_22_Mmux_Period_14_7_f5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_371_1_0,
      O => XLXI_31_XLXI_22_Mmux_Period_14_7_f5_BXINV_28283
    );
  XLXI_31_XLXI_22_Mmux_Period_4_9 : X_LUT4
    generic map(
      INIT => X"F800",
      LOC => "SLICE_X23Y19"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_N69,
      ADR1 => XLXI_31_XLXN_373_2_0,
      ADR2 => XLXI_31_XLXI_22_N27,
      ADR3 => XLXI_31_XLXN_371_0_0,
      O => XLXI_31_XLXI_22_Mmux_Period_14_9
    );
  XLXI_31_XLXI_22_Mmux_Period_15_5_f6_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X23Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Mmux_Period_15_5_f6_F5MUX_28322,
      O => XLXI_31_XLXI_22_Mmux_Period_15_6_f5
    );
  XLXI_31_XLXI_22_Mmux_Period_15_5_f6_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X23Y20"
    )
    port map (
      IA => XLXI_31_XLXI_22_Mmux_Period_15_8_28311,
      IB => XLXI_31_XLXI_22_Mmux_Period_15_7_28320,
      SEL => XLXI_31_XLXI_22_Mmux_Period_15_5_f6_BXINV_28315,
      O => XLXI_31_XLXI_22_Mmux_Period_15_5_f6_F5MUX_28322
    );
  XLXI_31_XLXI_22_Mmux_Period_15_5_f6_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_371_1_0,
      O => XLXI_31_XLXI_22_Mmux_Period_15_5_f6_BXINV_28315
    );
  XLXI_31_XLXI_22_Mmux_Period_15_5_f6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Mmux_Period_15_5_f6_F6MUX_28313,
      O => XLXI_31_XLXI_22_Mmux_Period_15_5_f6
    );
  XLXI_31_XLXI_22_Mmux_Period_15_5_f6_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X23Y20"
    )
    port map (
      IA => XLXI_31_XLXI_22_Mmux_Period_15_7_f5,
      IB => XLXI_31_XLXI_22_Mmux_Period_15_6_f5,
      SEL => XLXI_31_XLXI_22_Mmux_Period_15_5_f6_BYINV_28306,
      O => XLXI_31_XLXI_22_Mmux_Period_15_5_f6_F6MUX_28313
    );
  XLXI_31_XLXI_22_Mmux_Period_15_5_f6_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_371_2_0,
      O => XLXI_31_XLXI_22_Mmux_Period_15_5_f6_BYINV_28306
    );
  XLXI_31_XLXI_22_Mmux_Period_15_8 : X_LUT4
    generic map(
      INIT => X"EFE0",
      LOC => "SLICE_X23Y20"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Period_20_mux0000,
      ADR1 => XLXI_31_XLXI_22_N41,
      ADR2 => XLXI_31_XLXN_371_0_0,
      ADR3 => XLXI_31_XLXI_22_Period_15_mux0008_0,
      O => XLXI_31_XLXI_22_Mmux_Period_15_8_28311
    );
  XLXI_31_XLXI_22_Mmux_Period_15_7_f5_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X23Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Mmux_Period_15_7_f5_F5MUX_28346,
      O => XLXI_31_XLXI_22_Mmux_Period_15_7_f5
    );
  XLXI_31_XLXI_22_Mmux_Period_15_7_f5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X23Y21"
    )
    port map (
      IA => XLXI_31_XLXI_22_Mmux_Period_15_9_28337,
      IB => XLXI_31_XLXI_22_Mmux_Period_15_81_28344,
      SEL => XLXI_31_XLXI_22_Mmux_Period_15_7_f5_BXINV_28339,
      O => XLXI_31_XLXI_22_Mmux_Period_15_7_f5_F5MUX_28346
    );
  XLXI_31_XLXI_22_Mmux_Period_15_7_f5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_371_1_0,
      O => XLXI_31_XLXI_22_Mmux_Period_15_7_f5_BXINV_28339
    );
  XLXI_31_XLXI_22_Mmux_Period_15_9 : X_LUT4
    generic map(
      INIT => X"A8A8",
      LOC => "SLICE_X23Y21"
    )
    port map (
      ADR0 => XLXI_31_XLXN_371_0_0,
      ADR1 => XLXI_31_XLXI_22_Period_9_mux0001_0,
      ADR2 => XLXI_31_XLXI_22_Period_21_mux0000_0,
      ADR3 => VCC,
      O => XLXI_31_XLXI_22_Mmux_Period_15_9_28337
    );
  XLXI_31_XLXI_22_Mmux_Period_16_5_f6_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X25Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Mmux_Period_16_5_f6_F5MUX_28377,
      O => XLXI_31_XLXI_22_Mmux_Period_16_6_f5
    );
  XLXI_31_XLXI_22_Mmux_Period_16_5_f6_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X25Y20"
    )
    port map (
      IA => XLXI_31_XLXI_22_Mmux_Period_16_8_28366,
      IB => XLXI_31_XLXI_22_Mmux_Period_16_7_28375,
      SEL => XLXI_31_XLXI_22_Mmux_Period_16_5_f6_BXINV_28370,
      O => XLXI_31_XLXI_22_Mmux_Period_16_5_f6_F5MUX_28377
    );
  XLXI_31_XLXI_22_Mmux_Period_16_5_f6_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_371_1_0,
      O => XLXI_31_XLXI_22_Mmux_Period_16_5_f6_BXINV_28370
    );
  XLXI_31_XLXI_22_Mmux_Period_16_5_f6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Mmux_Period_16_5_f6_F6MUX_28368,
      O => XLXI_31_XLXI_22_Mmux_Period_16_5_f6
    );
  XLXI_31_XLXI_22_Mmux_Period_16_5_f6_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X25Y20"
    )
    port map (
      IA => XLXI_31_XLXI_22_Mmux_Period_16_7_f5,
      IB => XLXI_31_XLXI_22_Mmux_Period_16_6_f5,
      SEL => XLXI_31_XLXI_22_Mmux_Period_16_5_f6_BYINV_28361,
      O => XLXI_31_XLXI_22_Mmux_Period_16_5_f6_F6MUX_28368
    );
  XLXI_31_XLXI_22_Mmux_Period_16_5_f6_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_371_2_0,
      O => XLXI_31_XLXI_22_Mmux_Period_16_5_f6_BYINV_28361
    );
  XLXI_31_XLXI_22_Mmux_Period_16_8 : X_LUT4
    generic map(
      INIT => X"FACC",
      LOC => "SLICE_X25Y20"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Period_19_mux0001_0,
      ADR1 => XLXI_31_XLXI_22_Period_16_mux0008_0,
      ADR2 => XLXI_31_XLXI_22_Period_16_mux0005_0,
      ADR3 => XLXI_31_XLXN_371_0_0,
      O => XLXI_31_XLXI_22_Mmux_Period_16_8_28366
    );
  XLXI_31_XLXI_22_Mmux_Period_16_7_f5_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X25Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Mmux_Period_16_7_f5_F5MUX_28401,
      O => XLXI_31_XLXI_22_Mmux_Period_16_7_f5
    );
  XLXI_31_XLXI_22_Mmux_Period_16_7_f5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X25Y21"
    )
    port map (
      IA => XLXI_31_XLXI_22_Mmux_Period_16_9_28392,
      IB => XLXI_31_XLXI_22_Mmux_Period_16_81_28399,
      SEL => XLXI_31_XLXI_22_Mmux_Period_16_7_f5_BXINV_28394,
      O => XLXI_31_XLXI_22_Mmux_Period_16_7_f5_F5MUX_28401
    );
  XLXI_31_XLXI_22_Mmux_Period_16_7_f5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_371_1_0,
      O => XLXI_31_XLXI_22_Mmux_Period_16_7_f5_BXINV_28394
    );
  XLXI_31_XLXI_22_Mmux_Period_16_9 : X_LUT4
    generic map(
      INIT => X"F0C0",
      LOC => "SLICE_X25Y21"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_XLXI_22_N37_0,
      ADR2 => XLXI_31_XLXN_371_0_0,
      ADR3 => XLXI_31_XLXI_22_Period_16_mux0006,
      O => XLXI_31_XLXI_22_Mmux_Period_16_9_28392
    );
  SPI_SCK_OBUF : X_OBUF
    generic map(
      LOC => "PAD117"
    )
    port map (
      I => SPI_SCK_O,
      O => SPI_SCK
    );
  SPI_MISO_IBUF : X_BUF
    generic map(
      LOC => "PAD139",
      PATHPULSE => 555 ps
    )
    port map (
      I => SPI_MISO,
      O => SPI_MISO_INBUF
    );
  SPI_MISO_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD139",
      PATHPULSE => 555 ps
    )
    port map (
      I => SPI_MISO_INBUF,
      O => SPI_MISO_IBUF_13770
    );
  SPI_MOSI_OBUF : X_OBUF
    generic map(
      LOC => "PAD168"
    )
    port map (
      I => SPI_MOSI_O,
      O => SPI_MOSI
    );
  Tone_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD38"
    )
    port map (
      I => Tone_0_O,
      O => Tone(0)
    );
  Tone_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD37"
    )
    port map (
      I => Tone_1_O,
      O => Tone(1)
    );
  Tone_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD24"
    )
    port map (
      I => Tone_2_O,
      O => Tone(2)
    );
  Tone_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD23"
    )
    port map (
      I => Tone_3_O,
      O => Tone(3)
    );
  Tone_4_OBUF : X_OBUF
    generic map(
      LOC => "PAD232"
    )
    port map (
      I => Tone_4_O,
      O => Tone(4)
    );
  Tone_5_OBUF : X_OBUF
    generic map(
      LOC => "PAD231"
    )
    port map (
      I => Tone_5_O,
      O => Tone(5)
    );
  Tone_6_OBUF : X_OBUF
    generic map(
      LOC => "PAD230"
    )
    port map (
      I => Tone_6_O,
      O => Tone(6)
    );
  Tone_7_OBUF : X_OBUF
    generic map(
      LOC => "PAD227"
    )
    port map (
      I => Tone_7_O,
      O => Tone(7)
    );
  Clk_50MHz_BUFGP_IBUFG : X_BUF
    generic map(
      LOC => "PAD27",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz,
      O => Clk_50MHz_INBUF
    );
  Reset_PULLDOWN : X_PD
    generic map(
      LOC => "IPAD93"
    )
    port map (
      O => NlwRenamedSig_IO_Reset
    );
  Reset_IBUF : X_BUF
    generic map(
      LOC => "IPAD93",
      PATHPULSE => 555 ps
    )
    port map (
      I => NlwRenamedSig_IO_Reset,
      O => Reset_INBUF
    );
  Reset_IFF_IMUX : X_BUF
    generic map(
      LOC => "IPAD93",
      PATHPULSE => 555 ps
    )
    port map (
      I => Reset_INBUF,
      O => Reset_IBUF_13398
    );
  DAC_CS_OBUF : X_OBUF
    generic map(
      LOC => "PAD156"
    )
    port map (
      I => DAC_CS_O,
      O => DAC_CS
    );
  SDC_SS_OBUF : X_OBUF
    generic map(
      LOC => "PAD12"
    )
    port map (
      I => SDC_SS_O,
      O => SDC_SS
    );
  Octave_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD45"
    )
    port map (
      I => Octave_0_O,
      O => Octave(0)
    );
  Octave_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD44"
    )
    port map (
      I => Octave_1_O,
      O => Octave(1)
    );
  Octave_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD41"
    )
    port map (
      I => Octave_2_O,
      O => Octave(2)
    );
  Octave_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD183"
    )
    port map (
      I => Octave_3_O,
      O => Octave(3)
    );
  Octave_4_OBUF : X_OBUF
    generic map(
      LOC => "PAD210"
    )
    port map (
      I => Octave_4_O,
      O => Octave(4)
    );
  Octave_5_OBUF : X_OBUF
    generic map(
      LOC => "PAD195"
    )
    port map (
      I => Octave_5_O,
      O => Octave(5)
    );
  Octave_6_OBUF : X_OBUF
    generic map(
      LOC => "PAD193"
    )
    port map (
      I => Octave_6_O,
      O => Octave(6)
    );
  Octave_7_OBUF : X_OBUF
    generic map(
      LOC => "PAD196"
    )
    port map (
      I => Octave_7_O,
      O => Octave(7)
    );
  DAC_CLR_OBUF : X_OBUF
    generic map(
      LOC => "PAD157"
    )
    port map (
      I => DAC_CLR_O,
      O => DAC_CLR
    );
  SDC_MISO_IBUF : X_BUF
    generic map(
      LOC => "PAD11",
      PATHPULSE => 555 ps
    )
    port map (
      I => SDC_MISO,
      O => SDC_MISO_INBUF
    );
  SDC_MOSI_OBUF : X_OBUF
    generic map(
      LOC => "PAD15"
    )
    port map (
      I => SDC_MOSI_O,
      O => SDC_MOSI
    );
  SDC_SCK_OBUF : X_OBUF
    generic map(
      LOC => "PAD14"
    )
    port map (
      I => SDC_SCK_O,
      O => SDC_SCK
    );
  PS2_Data_IBUF : X_BUF
    generic map(
      LOC => "PAD69",
      PATHPULSE => 555 ps
    )
    port map (
      I => PS2_Data,
      O => PS2_Data_INBUF
    );
  PS2_Data_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD69",
      PATHPULSE => 555 ps
    )
    port map (
      I => PS2_Data_INBUF,
      O => PS2_Data_IBUF_13780
    );
  PS2_Clk_IBUF : X_BUF
    generic map(
      LOC => "PAD70",
      PATHPULSE => 555 ps
    )
    port map (
      I => PS2_Clk,
      O => PS2_Clk_INBUF
    );
  Clk_50MHz_BUFGP_BUFG : X_BUFGMUX
    generic map(
      LOC => "BUFGMUX_X1Y11"
    )
    port map (
      I0 => Clk_50MHz_BUFGP_BUFG_I0_INV,
      I1 => GND,
      S => Clk_50MHz_BUFGP_BUFG_S_INVNOT,
      O => Clk_50MHz_BUFGP
    );
  Clk_50MHz_BUFGP_BUFG_SINV : X_INV
    generic map(
      LOC => "BUFGMUX_X1Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => Clk_50MHz_BUFGP_BUFG_S_INVNOT
    );
  Clk_50MHz_BUFGP_BUFG_I0_USED : X_BUF
    generic map(
      LOC => "BUFGMUX_X1Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_INBUF,
      O => Clk_50MHz_BUFGP_BUFG_I0_INV
    );
  XLXI_31_FileReader_Mmult_Playing_Time_mult0000_RSTPINV : X_BUF
    generic map(
      LOC => "MULT18X18_X0Y4",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_RSTP_INT
    );
  XLXI_31_FileReader_Mmult_Playing_Time_mult0000_RSTBINV : X_BUF
    generic map(
      LOC => "MULT18X18_X0Y4",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_RSTB_INT
    );
  XLXI_31_FileReader_Mmult_Playing_Time_mult0000_RSTAINV : X_BUF
    generic map(
      LOC => "MULT18X18_X0Y4",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_RSTA_INT
    );
  XLXI_31_FileReader_Mmult_Playing_Time_mult0000_CLKINV : X_BUF
    generic map(
      LOC => "MULT18X18_X0Y4",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_CLK_INT
    );
  XLXI_31_FileReader_Mmult_Playing_Time_mult0000_CEPINV : X_BUF
    generic map(
      LOC => "MULT18X18_X0Y4",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_CEP_INT
    );
  XLXI_31_FileReader_Mmult_Playing_Time_mult0000_CEBINV : X_BUF
    generic map(
      LOC => "MULT18X18_X0Y4",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_CEB_INT
    );
  XLXI_31_FileReader_Mmult_Playing_Time_mult0000_CEAINV : X_BUF
    generic map(
      LOC => "MULT18X18_X0Y4",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_CEA_INT
    );
  XLXI_31_FileReader_Mmult_Playing_Time_mult0000 : X_MULT18X18SIO
    generic map(
      AREG => 0,
      BREG => 0,
      PREG => 0,
      B_INPUT => "DIRECT",
      LOC => "MULT18X18_X0Y4"
    )
    port map (
      CEA => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_CEA_INT,
      CEB => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_CEB_INT,
      CEP => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_CEP_INT,
      CLK => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_CLK_INT,
      RSTA => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_RSTA_INT,
      RSTB => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_RSTB_INT,
      RSTP => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_RSTP_INT,
      A(17) => GND,
      A(16) => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult0000_A(16),
      A(15) => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult0000_A(15),
      A(14) => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult0000_A(14),
      A(13) => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult0000_A(13),
      A(12) => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult0000_A(12),
      A(11) => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult0000_A(11),
      A(10) => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult0000_A(10),
      A(9) => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult0000_A(9),
      A(8) => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult0000_A(8),
      A(7) => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult0000_A(7),
      A(6) => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult0000_A(6),
      A(5) => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult0000_A(5),
      A(4) => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult0000_A(4),
      A(3) => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult0000_A(3),
      A(2) => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult0000_A(2),
      A(1) => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult0000_A(1),
      A(0) => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult0000_A(0),
      B(17) => GND,
      B(16) => GND,
      B(15) => GND,
      B(14) => GND,
      B(13) => GND,
      B(12) => VCC,
      B(11) => GND,
      B(10) => GND,
      B(9) => VCC,
      B(8) => VCC,
      B(7) => VCC,
      B(6) => GND,
      B(5) => GND,
      B(4) => GND,
      B(3) => VCC,
      B(2) => GND,
      B(1) => GND,
      B(0) => GND,
      BCIN(17) => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_BCIN17,
      BCIN(16) => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_BCIN16,
      BCIN(15) => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_BCIN15,
      BCIN(14) => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_BCIN14,
      BCIN(13) => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_BCIN13,
      BCIN(12) => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_BCIN12,
      BCIN(11) => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_BCIN11,
      BCIN(10) => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_BCIN10,
      BCIN(9) => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_BCIN9,
      BCIN(8) => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_BCIN8,
      BCIN(7) => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_BCIN7,
      BCIN(6) => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_BCIN6,
      BCIN(5) => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_BCIN5,
      BCIN(4) => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_BCIN4,
      BCIN(3) => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_BCIN3,
      BCIN(2) => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_BCIN2,
      BCIN(1) => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_BCIN1,
      BCIN(0) => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_BCIN0,
      P(35) => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P35,
      P(34) => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P34,
      P(33) => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P33,
      P(32) => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P32,
      P(31) => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_31,
      P(30) => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_30,
      P(29) => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_29,
      P(28) => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_28,
      P(27) => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_27,
      P(26) => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_26,
      P(25) => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_25,
      P(24) => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_24,
      P(23) => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_23,
      P(22) => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_22,
      P(21) => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_21,
      P(20) => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_20,
      P(19) => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_19,
      P(18) => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_18,
      P(17) => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_17,
      P(16) => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_16,
      P(15) => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_15,
      P(14) => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_14,
      P(13) => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_13,
      P(12) => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_12,
      P(11) => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_11,
      P(10) => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_10,
      P(9) => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_9,
      P(8) => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_8,
      P(7) => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_7,
      P(6) => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_6,
      P(5) => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_5,
      P(4) => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_4,
      P(3) => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_3,
      P(2) => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_2,
      P(1) => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_1,
      P(0) => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_0,
      BCOUT(17) => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_BCOUT_to_Mmult_Playing_Time_mult00001_BCIN_17,
      BCOUT(16) => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_BCOUT_to_Mmult_Playing_Time_mult00001_BCIN_16,
      BCOUT(15) => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_BCOUT_to_Mmult_Playing_Time_mult00001_BCIN_15,
      BCOUT(14) => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_BCOUT_to_Mmult_Playing_Time_mult00001_BCIN_14,
      BCOUT(13) => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_BCOUT_to_Mmult_Playing_Time_mult00001_BCIN_13,
      BCOUT(12) => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_BCOUT_to_Mmult_Playing_Time_mult00001_BCIN_12,
      BCOUT(11) => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_BCOUT_to_Mmult_Playing_Time_mult00001_BCIN_11,
      BCOUT(10) => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_BCOUT_to_Mmult_Playing_Time_mult00001_BCIN_10,
      BCOUT(9) => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_BCOUT_to_Mmult_Playing_Time_mult00001_BCIN_9,
      BCOUT(8) => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_BCOUT_to_Mmult_Playing_Time_mult00001_BCIN_8,
      BCOUT(7) => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_BCOUT_to_Mmult_Playing_Time_mult00001_BCIN_7,
      BCOUT(6) => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_BCOUT_to_Mmult_Playing_Time_mult00001_BCIN_6,
      BCOUT(5) => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_BCOUT_to_Mmult_Playing_Time_mult00001_BCIN_5,
      BCOUT(4) => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_BCOUT_to_Mmult_Playing_Time_mult00001_BCIN_4,
      BCOUT(3) => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_BCOUT_to_Mmult_Playing_Time_mult00001_BCIN_3,
      BCOUT(2) => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_BCOUT_to_Mmult_Playing_Time_mult00001_BCIN_2,
      BCOUT(1) => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_BCOUT_to_Mmult_Playing_Time_mult00001_BCIN_1,
      BCOUT(0) => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_BCOUT_to_Mmult_Playing_Time_mult00001_BCIN_0
    );
  XLXI_31_FileReader_Mmult_Playing_Time_mult0001_RSTPINV : X_BUF
    generic map(
      LOC => "MULT18X18_X0Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_RSTP_INT
    );
  XLXI_31_FileReader_Mmult_Playing_Time_mult0001_RSTBINV : X_BUF
    generic map(
      LOC => "MULT18X18_X0Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_RSTB_INT
    );
  XLXI_31_FileReader_Mmult_Playing_Time_mult0001_RSTAINV : X_BUF
    generic map(
      LOC => "MULT18X18_X0Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_RSTA_INT
    );
  XLXI_31_FileReader_Mmult_Playing_Time_mult0001_CLKINV : X_BUF
    generic map(
      LOC => "MULT18X18_X0Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_CLK_INT
    );
  XLXI_31_FileReader_Mmult_Playing_Time_mult0001_CEPINV : X_BUF
    generic map(
      LOC => "MULT18X18_X0Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_CEP_INT
    );
  XLXI_31_FileReader_Mmult_Playing_Time_mult0001_CEBINV : X_BUF
    generic map(
      LOC => "MULT18X18_X0Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_CEB_INT
    );
  XLXI_31_FileReader_Mmult_Playing_Time_mult0001_CEAINV : X_BUF
    generic map(
      LOC => "MULT18X18_X0Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_CEA_INT
    );
  XLXI_31_FileReader_Mmult_Playing_Time_mult0001 : X_MULT18X18SIO
    generic map(
      AREG => 0,
      BREG => 0,
      PREG => 0,
      B_INPUT => "DIRECT",
      LOC => "MULT18X18_X0Y8"
    )
    port map (
      CEA => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_CEA_INT,
      CEB => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_CEB_INT,
      CEP => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_CEP_INT,
      CLK => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_CLK_INT,
      RSTA => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_RSTA_INT,
      RSTB => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_RSTB_INT,
      RSTP => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_RSTP_INT,
      A(17) => GND,
      A(16) => XLXI_31_FileReader_Playing_Time_addsub0001(16),
      A(15) => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult0001_A_15_Q,
      A(14) => XLXI_31_FileReader_Playing_Time_addsub0001(14),
      A(13) => XLXI_31_FileReader_Playing_Time_addsub0001(13),
      A(12) => XLXI_31_FileReader_Playing_Time_addsub0001(12),
      A(11) => XLXI_31_FileReader_Playing_Time_addsub0001(11),
      A(10) => XLXI_31_FileReader_Playing_Time_addsub0001(10),
      A(9) => XLXI_31_FileReader_Playing_Time_addsub0001(9),
      A(8) => XLXI_31_FileReader_Playing_Time_addsub0001(8),
      A(7) => XLXI_31_FileReader_Playing_Time_addsub0001(7),
      A(6) => XLXI_31_FileReader_Playing_Time_addsub0001(6),
      A(5) => XLXI_31_FileReader_Playing_Time_addsub0001(5),
      A(4) => XLXI_31_FileReader_Playing_Time_addsub0001(4),
      A(3) => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult0001_A_3_Q,
      A(2) => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult0001_A_2_Q,
      A(1) => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult0001_A_1_Q,
      A(0) => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult0001_A_0_Q,
      B(17) => GND,
      B(16) => GND,
      B(15) => GND,
      B(14) => GND,
      B(13) => GND,
      B(12) => GND,
      B(11) => GND,
      B(10) => GND,
      B(9) => GND,
      B(8) => GND,
      B(7) => GND,
      B(6) => GND,
      B(5) => GND,
      B(4) => GND,
      B(3) => VCC,
      B(2) => GND,
      B(1) => VCC,
      B(0) => GND,
      BCIN(17) => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_BCIN17,
      BCIN(16) => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_BCIN16,
      BCIN(15) => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_BCIN15,
      BCIN(14) => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_BCIN14,
      BCIN(13) => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_BCIN13,
      BCIN(12) => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_BCIN12,
      BCIN(11) => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_BCIN11,
      BCIN(10) => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_BCIN10,
      BCIN(9) => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_BCIN9,
      BCIN(8) => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_BCIN8,
      BCIN(7) => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_BCIN7,
      BCIN(6) => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_BCIN6,
      BCIN(5) => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_BCIN5,
      BCIN(4) => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_BCIN4,
      BCIN(3) => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_BCIN3,
      BCIN(2) => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_BCIN2,
      BCIN(1) => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_BCIN1,
      BCIN(0) => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_BCIN0,
      P(35) => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P35,
      P(34) => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P34,
      P(33) => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P33,
      P(32) => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P32,
      P(31) => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_31,
      P(30) => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_30,
      P(29) => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_29,
      P(28) => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_28,
      P(27) => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_27,
      P(26) => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_26,
      P(25) => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_25,
      P(24) => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_24,
      P(23) => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_23,
      P(22) => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_22,
      P(21) => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_21,
      P(20) => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_20,
      P(19) => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_19,
      P(18) => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_18,
      P(17) => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_17,
      P(16) => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_16,
      P(15) => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_15,
      P(14) => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_14,
      P(13) => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_13,
      P(12) => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_12,
      P(11) => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_11,
      P(10) => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_10,
      P(9) => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_9,
      P(8) => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_8,
      P(7) => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_7,
      P(6) => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_6,
      P(5) => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_5,
      P(4) => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_4,
      P(3) => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_3,
      P(2) => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_2,
      P(1) => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_1,
      P(0) => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_0,
      BCOUT(17) => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_BCOUT_to_Mmult_Playing_Time_mult00011_BCIN_17,
      BCOUT(16) => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_BCOUT_to_Mmult_Playing_Time_mult00011_BCIN_16,
      BCOUT(15) => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_BCOUT_to_Mmult_Playing_Time_mult00011_BCIN_15,
      BCOUT(14) => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_BCOUT_to_Mmult_Playing_Time_mult00011_BCIN_14,
      BCOUT(13) => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_BCOUT_to_Mmult_Playing_Time_mult00011_BCIN_13,
      BCOUT(12) => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_BCOUT_to_Mmult_Playing_Time_mult00011_BCIN_12,
      BCOUT(11) => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_BCOUT_to_Mmult_Playing_Time_mult00011_BCIN_11,
      BCOUT(10) => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_BCOUT_to_Mmult_Playing_Time_mult00011_BCIN_10,
      BCOUT(9) => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_BCOUT_to_Mmult_Playing_Time_mult00011_BCIN_9,
      BCOUT(8) => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_BCOUT_to_Mmult_Playing_Time_mult00011_BCIN_8,
      BCOUT(7) => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_BCOUT_to_Mmult_Playing_Time_mult00011_BCIN_7,
      BCOUT(6) => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_BCOUT_to_Mmult_Playing_Time_mult00011_BCIN_6,
      BCOUT(5) => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_BCOUT_to_Mmult_Playing_Time_mult00011_BCIN_5,
      BCOUT(4) => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_BCOUT_to_Mmult_Playing_Time_mult00011_BCIN_4,
      BCOUT(3) => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_BCOUT_to_Mmult_Playing_Time_mult00011_BCIN_3,
      BCOUT(2) => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_BCOUT_to_Mmult_Playing_Time_mult00011_BCIN_2,
      BCOUT(1) => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_BCOUT_to_Mmult_Playing_Time_mult00011_BCIN_1,
      BCOUT(0) => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_BCOUT_to_Mmult_Playing_Time_mult00011_BCIN_0
    );
  XLXI_31_FileReader_Mmult_Playing_Time_mult00001_RSTPINV : X_BUF
    generic map(
      LOC => "MULT18X18_X0Y5",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_RSTP_INT
    );
  XLXI_31_FileReader_Mmult_Playing_Time_mult00001_RSTBINV : X_BUF
    generic map(
      LOC => "MULT18X18_X0Y5",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_RSTB_INT
    );
  XLXI_31_FileReader_Mmult_Playing_Time_mult00001_RSTAINV : X_BUF
    generic map(
      LOC => "MULT18X18_X0Y5",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_RSTA_INT
    );
  XLXI_31_FileReader_Mmult_Playing_Time_mult00001_CLKINV : X_BUF
    generic map(
      LOC => "MULT18X18_X0Y5",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_CLK_INT
    );
  XLXI_31_FileReader_Mmult_Playing_Time_mult00001_CEPINV : X_BUF
    generic map(
      LOC => "MULT18X18_X0Y5",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_CEP_INT
    );
  XLXI_31_FileReader_Mmult_Playing_Time_mult00001_CEBINV : X_BUF
    generic map(
      LOC => "MULT18X18_X0Y5",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_CEB_INT
    );
  XLXI_31_FileReader_Mmult_Playing_Time_mult00001_CEAINV : X_BUF
    generic map(
      LOC => "MULT18X18_X0Y5",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_CEA_INT
    );
  XLXI_31_FileReader_Mmult_Playing_Time_mult00001 : X_MULT18X18SIO
    generic map(
      AREG => 0,
      BREG => 0,
      PREG => 0,
      B_INPUT => "CASCADE",
      LOC => "MULT18X18_X0Y5"
    )
    port map (
      CEA => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_CEA_INT,
      CEB => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_CEB_INT,
      CEP => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_CEP_INT,
      CLK => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_CLK_INT,
      RSTA => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_RSTA_INT,
      RSTB => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_RSTB_INT,
      RSTP => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_RSTP_INT,
      A(17) => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult00001_A(17),
      A(16) => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult00001_A(16),
      A(15) => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult00001_A(15),
      A(14) => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult00001_A(14),
      A(13) => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult00001_A(13),
      A(12) => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult00001_A(12),
      A(11) => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult00001_A(11),
      A(10) => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult00001_A(10),
      A(9) => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult00001_A(9),
      A(8) => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult00001_A(8),
      A(7) => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult00001_A(7),
      A(6) => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult00001_A(6),
      A(5) => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult00001_A(5),
      A(4) => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult00001_A(4),
      A(3) => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult00001_A(3),
      A(2) => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult00001_A(2),
      A(1) => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult00001_A(1),
      A(0) => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult00001_A(0),
      B(17) => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_B17,
      B(16) => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_B16,
      B(15) => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_B15,
      B(14) => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_B14,
      B(13) => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_B13,
      B(12) => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_B12,
      B(11) => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_B11,
      B(10) => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_B10,
      B(9) => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_B9,
      B(8) => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_B8,
      B(7) => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_B7,
      B(6) => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_B6,
      B(5) => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_B5,
      B(4) => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_B4,
      B(3) => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_B3,
      B(2) => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_B2,
      B(1) => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_B1,
      B(0) => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_B0,
      BCIN(17) => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_BCOUT_to_Mmult_Playing_Time_mult00001_BCIN_17,
      BCIN(16) => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_BCOUT_to_Mmult_Playing_Time_mult00001_BCIN_16,
      BCIN(15) => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_BCOUT_to_Mmult_Playing_Time_mult00001_BCIN_15,
      BCIN(14) => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_BCOUT_to_Mmult_Playing_Time_mult00001_BCIN_14,
      BCIN(13) => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_BCOUT_to_Mmult_Playing_Time_mult00001_BCIN_13,
      BCIN(12) => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_BCOUT_to_Mmult_Playing_Time_mult00001_BCIN_12,
      BCIN(11) => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_BCOUT_to_Mmult_Playing_Time_mult00001_BCIN_11,
      BCIN(10) => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_BCOUT_to_Mmult_Playing_Time_mult00001_BCIN_10,
      BCIN(9) => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_BCOUT_to_Mmult_Playing_Time_mult00001_BCIN_9,
      BCIN(8) => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_BCOUT_to_Mmult_Playing_Time_mult00001_BCIN_8,
      BCIN(7) => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_BCOUT_to_Mmult_Playing_Time_mult00001_BCIN_7,
      BCIN(6) => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_BCOUT_to_Mmult_Playing_Time_mult00001_BCIN_6,
      BCIN(5) => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_BCOUT_to_Mmult_Playing_Time_mult00001_BCIN_5,
      BCIN(4) => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_BCOUT_to_Mmult_Playing_Time_mult00001_BCIN_4,
      BCIN(3) => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_BCOUT_to_Mmult_Playing_Time_mult00001_BCIN_3,
      BCIN(2) => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_BCOUT_to_Mmult_Playing_Time_mult00001_BCIN_2,
      BCIN(1) => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_BCOUT_to_Mmult_Playing_Time_mult00001_BCIN_1,
      BCIN(0) => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_BCOUT_to_Mmult_Playing_Time_mult00001_BCIN_0,
      P(35) => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P35,
      P(34) => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P34,
      P(33) => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P33,
      P(32) => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P32,
      P(31) => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P31,
      P(30) => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P30,
      P(29) => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P29,
      P(28) => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P28,
      P(27) => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P27,
      P(26) => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P26,
      P(25) => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P25,
      P(24) => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P24,
      P(23) => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P23,
      P(22) => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P22,
      P(21) => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P21,
      P(20) => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P20,
      P(19) => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P19,
      P(18) => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P18,
      P(17) => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P17,
      P(16) => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P16,
      P(15) => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P15,
      P(14) => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P_to_Adder_B_14,
      P(13) => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P_to_Adder_B_13,
      P(12) => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P_to_Adder_B_12,
      P(11) => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P_to_Adder_B_11,
      P(10) => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P_to_Adder_B_10,
      P(9) => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P_to_Adder_B_9,
      P(8) => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P_to_Adder_B_8,
      P(7) => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P_to_Adder_B_7,
      P(6) => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P_to_Adder_B_6,
      P(5) => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P_to_Adder_B_5,
      P(4) => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P_to_Adder_B_4,
      P(3) => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P_to_Adder_B_3,
      P(2) => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P_to_Adder_B_2,
      P(1) => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P_to_Adder_B_1,
      P(0) => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P_to_Adder_B_0,
      BCOUT(17) => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_BCOUT17,
      BCOUT(16) => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_BCOUT16,
      BCOUT(15) => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_BCOUT15,
      BCOUT(14) => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_BCOUT14,
      BCOUT(13) => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_BCOUT13,
      BCOUT(12) => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_BCOUT12,
      BCOUT(11) => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_BCOUT11,
      BCOUT(10) => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_BCOUT10,
      BCOUT(9) => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_BCOUT9,
      BCOUT(8) => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_BCOUT8,
      BCOUT(7) => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_BCOUT7,
      BCOUT(6) => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_BCOUT6,
      BCOUT(5) => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_BCOUT5,
      BCOUT(4) => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_BCOUT4,
      BCOUT(3) => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_BCOUT3,
      BCOUT(2) => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_BCOUT2,
      BCOUT(1) => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_BCOUT1,
      BCOUT(0) => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_BCOUT0
    );
  XLXI_31_FileReader_Mmult_Playing_Time_mult00011_RSTPINV : X_BUF
    generic map(
      LOC => "MULT18X18_X0Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_RSTP_INT
    );
  XLXI_31_FileReader_Mmult_Playing_Time_mult00011_RSTBINV : X_BUF
    generic map(
      LOC => "MULT18X18_X0Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_RSTB_INT
    );
  XLXI_31_FileReader_Mmult_Playing_Time_mult00011_RSTAINV : X_BUF
    generic map(
      LOC => "MULT18X18_X0Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_RSTA_INT
    );
  XLXI_31_FileReader_Mmult_Playing_Time_mult00011_CLKINV : X_BUF
    generic map(
      LOC => "MULT18X18_X0Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_CLK_INT
    );
  XLXI_31_FileReader_Mmult_Playing_Time_mult00011_CEPINV : X_BUF
    generic map(
      LOC => "MULT18X18_X0Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_CEP_INT
    );
  XLXI_31_FileReader_Mmult_Playing_Time_mult00011_CEBINV : X_BUF
    generic map(
      LOC => "MULT18X18_X0Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_CEB_INT
    );
  XLXI_31_FileReader_Mmult_Playing_Time_mult00011_CEAINV : X_BUF
    generic map(
      LOC => "MULT18X18_X0Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_CEA_INT
    );
  XLXI_31_FileReader_Mmult_Playing_Time_mult00011 : X_MULT18X18SIO
    generic map(
      AREG => 0,
      BREG => 0,
      PREG => 0,
      B_INPUT => "CASCADE",
      LOC => "MULT18X18_X0Y9"
    )
    port map (
      CEA => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_CEA_INT,
      CEB => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_CEB_INT,
      CEP => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_CEP_INT,
      CLK => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_CLK_INT,
      RSTA => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_RSTA_INT,
      RSTB => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_RSTB_INT,
      RSTP => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_RSTP_INT,
      A(17) => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult00011_A_17_Q,
      A(16) => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult00011_A_16_Q,
      A(15) => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult00011_A_15_Q,
      A(14) => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult00011_A_14_Q,
      A(13) => XLXI_31_FileReader_Playing_Time_addsub0001(30),
      A(12) => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult00011_A_12_Q,
      A(11) => XLXI_31_FileReader_Playing_Time_addsub0001(28),
      A(10) => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult00011_A_10_Q,
      A(9) => XLXI_31_FileReader_Playing_Time_addsub0001(26),
      A(8) => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult00011_A_8_Q,
      A(7) => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult00011_A_7_Q,
      A(6) => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult00011_A_6_Q,
      A(5) => XLXI_31_FileReader_Playing_Time_addsub0001(22),
      A(4) => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult00011_A_4_Q,
      A(3) => XLXI_31_FileReader_Playing_Time_addsub0001(20),
      A(2) => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult00011_A_2_Q,
      A(1) => XLXI_31_FileReader_Playing_Time_addsub0001(18),
      A(0) => XLXI_31_FileReader_Playing_Time_addsub0001(17),
      B(17) => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_B17,
      B(16) => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_B16,
      B(15) => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_B15,
      B(14) => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_B14,
      B(13) => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_B13,
      B(12) => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_B12,
      B(11) => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_B11,
      B(10) => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_B10,
      B(9) => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_B9,
      B(8) => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_B8,
      B(7) => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_B7,
      B(6) => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_B6,
      B(5) => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_B5,
      B(4) => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_B4,
      B(3) => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_B3,
      B(2) => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_B2,
      B(1) => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_B1,
      B(0) => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_B0,
      BCIN(17) => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_BCOUT_to_Mmult_Playing_Time_mult00011_BCIN_17,
      BCIN(16) => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_BCOUT_to_Mmult_Playing_Time_mult00011_BCIN_16,
      BCIN(15) => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_BCOUT_to_Mmult_Playing_Time_mult00011_BCIN_15,
      BCIN(14) => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_BCOUT_to_Mmult_Playing_Time_mult00011_BCIN_14,
      BCIN(13) => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_BCOUT_to_Mmult_Playing_Time_mult00011_BCIN_13,
      BCIN(12) => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_BCOUT_to_Mmult_Playing_Time_mult00011_BCIN_12,
      BCIN(11) => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_BCOUT_to_Mmult_Playing_Time_mult00011_BCIN_11,
      BCIN(10) => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_BCOUT_to_Mmult_Playing_Time_mult00011_BCIN_10,
      BCIN(9) => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_BCOUT_to_Mmult_Playing_Time_mult00011_BCIN_9,
      BCIN(8) => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_BCOUT_to_Mmult_Playing_Time_mult00011_BCIN_8,
      BCIN(7) => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_BCOUT_to_Mmult_Playing_Time_mult00011_BCIN_7,
      BCIN(6) => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_BCOUT_to_Mmult_Playing_Time_mult00011_BCIN_6,
      BCIN(5) => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_BCOUT_to_Mmult_Playing_Time_mult00011_BCIN_5,
      BCIN(4) => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_BCOUT_to_Mmult_Playing_Time_mult00011_BCIN_4,
      BCIN(3) => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_BCOUT_to_Mmult_Playing_Time_mult00011_BCIN_3,
      BCIN(2) => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_BCOUT_to_Mmult_Playing_Time_mult00011_BCIN_2,
      BCIN(1) => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_BCOUT_to_Mmult_Playing_Time_mult00011_BCIN_1,
      BCIN(0) => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_BCOUT_to_Mmult_Playing_Time_mult00011_BCIN_0,
      P(35) => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P35,
      P(34) => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P34,
      P(33) => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P33,
      P(32) => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P32,
      P(31) => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P31,
      P(30) => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P30,
      P(29) => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P29,
      P(28) => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P28,
      P(27) => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P27,
      P(26) => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P26,
      P(25) => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P25,
      P(24) => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P24,
      P(23) => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P23,
      P(22) => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P22,
      P(21) => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P21,
      P(20) => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P20,
      P(19) => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P19,
      P(18) => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P18,
      P(17) => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P17,
      P(16) => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P16,
      P(15) => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P15,
      P(14) => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P_to_Adder_B_14,
      P(13) => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P_to_Adder_B_13,
      P(12) => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P_to_Adder_B_12,
      P(11) => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P_to_Adder_B_11,
      P(10) => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P_to_Adder_B_10,
      P(9) => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P_to_Adder_B_9,
      P(8) => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P_to_Adder_B_8,
      P(7) => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P_to_Adder_B_7,
      P(6) => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P_to_Adder_B_6,
      P(5) => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P_to_Adder_B_5,
      P(4) => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P_to_Adder_B_4,
      P(3) => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P_to_Adder_B_3,
      P(2) => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P_to_Adder_B_2,
      P(1) => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P_to_Adder_B_1,
      P(0) => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P_to_Adder_B_0,
      BCOUT(17) => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_BCOUT17,
      BCOUT(16) => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_BCOUT16,
      BCOUT(15) => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_BCOUT15,
      BCOUT(14) => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_BCOUT14,
      BCOUT(13) => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_BCOUT13,
      BCOUT(12) => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_BCOUT12,
      BCOUT(11) => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_BCOUT11,
      BCOUT(10) => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_BCOUT10,
      BCOUT(9) => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_BCOUT9,
      BCOUT(8) => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_BCOUT8,
      BCOUT(7) => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_BCOUT7,
      BCOUT(6) => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_BCOUT6,
      BCOUT(5) => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_BCOUT5,
      BCOUT(4) => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_BCOUT4,
      BCOUT(3) => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_BCOUT3,
      BCOUT(2) => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_BCOUT2,
      BCOUT(1) => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_BCOUT1,
      BCOUT(0) => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_BCOUT0
    );
  XLXI_31_FileReader_Mmult_mult0000_RSTPINV : X_BUF
    generic map(
      LOC => "MULT18X18_X0Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => XLXI_31_FileReader_Mmult_mult0000_RSTP_INT
    );
  XLXI_31_FileReader_Mmult_mult0000_RSTBINV : X_BUF
    generic map(
      LOC => "MULT18X18_X0Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => XLXI_31_FileReader_Mmult_mult0000_RSTB_INT
    );
  XLXI_31_FileReader_Mmult_mult0000_RSTAINV : X_BUF
    generic map(
      LOC => "MULT18X18_X0Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => XLXI_31_FileReader_Mmult_mult0000_RSTA_INT
    );
  XLXI_31_FileReader_Mmult_mult0000_CLKINV : X_BUF
    generic map(
      LOC => "MULT18X18_X0Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_FileReader_Mmult_mult0000_CLK_INT
    );
  XLXI_31_FileReader_Mmult_mult0000_CEPINV : X_BUF
    generic map(
      LOC => "MULT18X18_X0Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => XLXI_31_FileReader_Mmult_mult0000_CEP_INT
    );
  XLXI_31_FileReader_Mmult_mult0000_CEBINV : X_BUF
    generic map(
      LOC => "MULT18X18_X0Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => XLXI_31_FileReader_Mmult_mult0000_CEB_INT
    );
  XLXI_31_FileReader_Mmult_mult0000_CEAINV : X_BUF
    generic map(
      LOC => "MULT18X18_X0Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => XLXI_31_FileReader_Mmult_mult0000_CEA_INT
    );
  XLXI_31_FileReader_Mmult_mult0000 : X_MULT18X18SIO
    generic map(
      AREG => 1,
      BREG => 0,
      PREG => 0,
      B_INPUT => "DIRECT",
      LOC => "MULT18X18_X0Y6"
    )
    port map (
      CEA => XLXI_31_FileReader_Mmult_mult0000_CEA_INT,
      CEB => XLXI_31_FileReader_Mmult_mult0000_CEB_INT,
      CEP => XLXI_31_FileReader_Mmult_mult0000_CEP_INT,
      CLK => XLXI_31_FileReader_Mmult_mult0000_CLK_INT,
      RSTA => XLXI_31_FileReader_Mmult_mult0000_RSTA_INT,
      RSTB => XLXI_31_FileReader_Mmult_mult0000_RSTB_INT,
      RSTP => XLXI_31_FileReader_Mmult_mult0000_RSTP_INT,
      A(17) => GND,
      A(16) => NlwBufferSignal_XLXI_31_FileReader_Mmult_mult0000_A(16),
      A(15) => NlwBufferSignal_XLXI_31_FileReader_Mmult_mult0000_A(15),
      A(14) => NlwBufferSignal_XLXI_31_FileReader_Mmult_mult0000_A(14),
      A(13) => NlwBufferSignal_XLXI_31_FileReader_Mmult_mult0000_A(13),
      A(12) => NlwBufferSignal_XLXI_31_FileReader_Mmult_mult0000_A(12),
      A(11) => NlwBufferSignal_XLXI_31_FileReader_Mmult_mult0000_A(11),
      A(10) => NlwBufferSignal_XLXI_31_FileReader_Mmult_mult0000_A(10),
      A(9) => NlwBufferSignal_XLXI_31_FileReader_Mmult_mult0000_A(9),
      A(8) => NlwBufferSignal_XLXI_31_FileReader_Mmult_mult0000_A(8),
      A(7) => NlwBufferSignal_XLXI_31_FileReader_Mmult_mult0000_A(7),
      A(6) => NlwBufferSignal_XLXI_31_FileReader_Mmult_mult0000_A(6),
      A(5) => NlwBufferSignal_XLXI_31_FileReader_Mmult_mult0000_A(5),
      A(4) => NlwBufferSignal_XLXI_31_FileReader_Mmult_mult0000_A(4),
      A(3) => NlwBufferSignal_XLXI_31_FileReader_Mmult_mult0000_A(3),
      A(2) => NlwBufferSignal_XLXI_31_FileReader_Mmult_mult0000_A(2),
      A(1) => NlwBufferSignal_XLXI_31_FileReader_Mmult_mult0000_A(1),
      A(0) => NlwBufferSignal_XLXI_31_FileReader_Mmult_mult0000_A(0),
      B(17) => GND,
      B(16) => GND,
      B(15) => GND,
      B(14) => GND,
      B(13) => GND,
      B(12) => GND,
      B(11) => GND,
      B(10) => GND,
      B(9) => GND,
      B(8) => GND,
      B(7) => GND,
      B(6) => GND,
      B(5) => GND,
      B(4) => GND,
      B(3) => VCC,
      B(2) => GND,
      B(1) => VCC,
      B(0) => GND,
      BCIN(17) => XLXI_31_FileReader_Mmult_mult0000_BCIN17,
      BCIN(16) => XLXI_31_FileReader_Mmult_mult0000_BCIN16,
      BCIN(15) => XLXI_31_FileReader_Mmult_mult0000_BCIN15,
      BCIN(14) => XLXI_31_FileReader_Mmult_mult0000_BCIN14,
      BCIN(13) => XLXI_31_FileReader_Mmult_mult0000_BCIN13,
      BCIN(12) => XLXI_31_FileReader_Mmult_mult0000_BCIN12,
      BCIN(11) => XLXI_31_FileReader_Mmult_mult0000_BCIN11,
      BCIN(10) => XLXI_31_FileReader_Mmult_mult0000_BCIN10,
      BCIN(9) => XLXI_31_FileReader_Mmult_mult0000_BCIN9,
      BCIN(8) => XLXI_31_FileReader_Mmult_mult0000_BCIN8,
      BCIN(7) => XLXI_31_FileReader_Mmult_mult0000_BCIN7,
      BCIN(6) => XLXI_31_FileReader_Mmult_mult0000_BCIN6,
      BCIN(5) => XLXI_31_FileReader_Mmult_mult0000_BCIN5,
      BCIN(4) => XLXI_31_FileReader_Mmult_mult0000_BCIN4,
      BCIN(3) => XLXI_31_FileReader_Mmult_mult0000_BCIN3,
      BCIN(2) => XLXI_31_FileReader_Mmult_mult0000_BCIN2,
      BCIN(1) => XLXI_31_FileReader_Mmult_mult0000_BCIN1,
      BCIN(0) => XLXI_31_FileReader_Mmult_mult0000_BCIN0,
      P(35) => XLXI_31_FileReader_Mmult_mult0000_P35,
      P(34) => XLXI_31_FileReader_Mmult_mult0000_P34,
      P(33) => XLXI_31_FileReader_Mmult_mult0000_P33,
      P(32) => XLXI_31_FileReader_Mmult_mult0000_P32,
      P(31) => XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_31,
      P(30) => XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_30,
      P(29) => XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_29,
      P(28) => XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_28,
      P(27) => XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_27,
      P(26) => XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_26,
      P(25) => XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_25,
      P(24) => XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_24,
      P(23) => XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_23,
      P(22) => XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_22,
      P(21) => XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_21,
      P(20) => XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_20,
      P(19) => XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_19,
      P(18) => XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_18,
      P(17) => XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_17,
      P(16) => XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_16,
      P(15) => XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_15,
      P(14) => XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_14,
      P(13) => XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_13,
      P(12) => XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_12,
      P(11) => XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_11,
      P(10) => XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_10,
      P(9) => XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_9,
      P(8) => XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_8,
      P(7) => XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_7,
      P(6) => XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_6,
      P(5) => XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_5,
      P(4) => XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_4,
      P(3) => XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_3,
      P(2) => XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_2,
      P(1) => XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_1,
      P(0) => XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_0,
      BCOUT(17) => XLXI_31_FileReader_Mmult_mult0000_BCOUT_to_Mmult_mult00001_BCIN_17,
      BCOUT(16) => XLXI_31_FileReader_Mmult_mult0000_BCOUT_to_Mmult_mult00001_BCIN_16,
      BCOUT(15) => XLXI_31_FileReader_Mmult_mult0000_BCOUT_to_Mmult_mult00001_BCIN_15,
      BCOUT(14) => XLXI_31_FileReader_Mmult_mult0000_BCOUT_to_Mmult_mult00001_BCIN_14,
      BCOUT(13) => XLXI_31_FileReader_Mmult_mult0000_BCOUT_to_Mmult_mult00001_BCIN_13,
      BCOUT(12) => XLXI_31_FileReader_Mmult_mult0000_BCOUT_to_Mmult_mult00001_BCIN_12,
      BCOUT(11) => XLXI_31_FileReader_Mmult_mult0000_BCOUT_to_Mmult_mult00001_BCIN_11,
      BCOUT(10) => XLXI_31_FileReader_Mmult_mult0000_BCOUT_to_Mmult_mult00001_BCIN_10,
      BCOUT(9) => XLXI_31_FileReader_Mmult_mult0000_BCOUT_to_Mmult_mult00001_BCIN_9,
      BCOUT(8) => XLXI_31_FileReader_Mmult_mult0000_BCOUT_to_Mmult_mult00001_BCIN_8,
      BCOUT(7) => XLXI_31_FileReader_Mmult_mult0000_BCOUT_to_Mmult_mult00001_BCIN_7,
      BCOUT(6) => XLXI_31_FileReader_Mmult_mult0000_BCOUT_to_Mmult_mult00001_BCIN_6,
      BCOUT(5) => XLXI_31_FileReader_Mmult_mult0000_BCOUT_to_Mmult_mult00001_BCIN_5,
      BCOUT(4) => XLXI_31_FileReader_Mmult_mult0000_BCOUT_to_Mmult_mult00001_BCIN_4,
      BCOUT(3) => XLXI_31_FileReader_Mmult_mult0000_BCOUT_to_Mmult_mult00001_BCIN_3,
      BCOUT(2) => XLXI_31_FileReader_Mmult_mult0000_BCOUT_to_Mmult_mult00001_BCIN_2,
      BCOUT(1) => XLXI_31_FileReader_Mmult_mult0000_BCOUT_to_Mmult_mult00001_BCIN_1,
      BCOUT(0) => XLXI_31_FileReader_Mmult_mult0000_BCOUT_to_Mmult_mult00001_BCIN_0
    );
  XLXI_31_FileReader_Mmult_mult00001_RSTPINV : X_BUF
    generic map(
      LOC => "MULT18X18_X0Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => XLXI_31_FileReader_Mmult_mult00001_RSTP_INT
    );
  XLXI_31_FileReader_Mmult_mult00001_RSTBINV : X_BUF
    generic map(
      LOC => "MULT18X18_X0Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => XLXI_31_FileReader_Mmult_mult00001_RSTB_INT
    );
  XLXI_31_FileReader_Mmult_mult00001_RSTAINV : X_BUF
    generic map(
      LOC => "MULT18X18_X0Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => XLXI_31_FileReader_Mmult_mult00001_RSTA_INT
    );
  XLXI_31_FileReader_Mmult_mult00001_CLKINV : X_BUF
    generic map(
      LOC => "MULT18X18_X0Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_FileReader_Mmult_mult00001_CLK_INT
    );
  XLXI_31_FileReader_Mmult_mult00001_CEPINV : X_BUF
    generic map(
      LOC => "MULT18X18_X0Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => XLXI_31_FileReader_Mmult_mult00001_CEP_INT
    );
  XLXI_31_FileReader_Mmult_mult00001_CEBINV : X_BUF
    generic map(
      LOC => "MULT18X18_X0Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => XLXI_31_FileReader_Mmult_mult00001_CEB_INT
    );
  XLXI_31_FileReader_Mmult_mult00001_CEAINV : X_BUF
    generic map(
      LOC => "MULT18X18_X0Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => XLXI_31_FileReader_Mmult_mult00001_CEA_INT
    );
  XLXI_31_FileReader_Mmult_mult00001 : X_MULT18X18SIO
    generic map(
      AREG => 1,
      BREG => 0,
      PREG => 0,
      B_INPUT => "CASCADE",
      LOC => "MULT18X18_X0Y7"
    )
    port map (
      CEA => XLXI_31_FileReader_Mmult_mult00001_CEA_INT,
      CEB => XLXI_31_FileReader_Mmult_mult00001_CEB_INT,
      CEP => XLXI_31_FileReader_Mmult_mult00001_CEP_INT,
      CLK => XLXI_31_FileReader_Mmult_mult00001_CLK_INT,
      RSTA => XLXI_31_FileReader_Mmult_mult00001_RSTA_INT,
      RSTB => XLXI_31_FileReader_Mmult_mult00001_RSTB_INT,
      RSTP => XLXI_31_FileReader_Mmult_mult00001_RSTP_INT,
      A(17) => NlwBufferSignal_XLXI_31_FileReader_Mmult_mult00001_A(17),
      A(16) => NlwBufferSignal_XLXI_31_FileReader_Mmult_mult00001_A(16),
      A(15) => NlwBufferSignal_XLXI_31_FileReader_Mmult_mult00001_A(15),
      A(14) => NlwBufferSignal_XLXI_31_FileReader_Mmult_mult00001_A(14),
      A(13) => NlwBufferSignal_XLXI_31_FileReader_Mmult_mult00001_A(13),
      A(12) => NlwBufferSignal_XLXI_31_FileReader_Mmult_mult00001_A(12),
      A(11) => NlwBufferSignal_XLXI_31_FileReader_Mmult_mult00001_A(11),
      A(10) => NlwBufferSignal_XLXI_31_FileReader_Mmult_mult00001_A(10),
      A(9) => NlwBufferSignal_XLXI_31_FileReader_Mmult_mult00001_A(9),
      A(8) => NlwBufferSignal_XLXI_31_FileReader_Mmult_mult00001_A(8),
      A(7) => NlwBufferSignal_XLXI_31_FileReader_Mmult_mult00001_A(7),
      A(6) => NlwBufferSignal_XLXI_31_FileReader_Mmult_mult00001_A(6),
      A(5) => NlwBufferSignal_XLXI_31_FileReader_Mmult_mult00001_A(5),
      A(4) => NlwBufferSignal_XLXI_31_FileReader_Mmult_mult00001_A(4),
      A(3) => NlwBufferSignal_XLXI_31_FileReader_Mmult_mult00001_A(3),
      A(2) => NlwBufferSignal_XLXI_31_FileReader_Mmult_mult00001_A(2),
      A(1) => NlwBufferSignal_XLXI_31_FileReader_Mmult_mult00001_A(1),
      A(0) => NlwBufferSignal_XLXI_31_FileReader_Mmult_mult00001_A(0),
      B(17) => XLXI_31_FileReader_Mmult_mult00001_B17,
      B(16) => XLXI_31_FileReader_Mmult_mult00001_B16,
      B(15) => XLXI_31_FileReader_Mmult_mult00001_B15,
      B(14) => XLXI_31_FileReader_Mmult_mult00001_B14,
      B(13) => XLXI_31_FileReader_Mmult_mult00001_B13,
      B(12) => XLXI_31_FileReader_Mmult_mult00001_B12,
      B(11) => XLXI_31_FileReader_Mmult_mult00001_B11,
      B(10) => XLXI_31_FileReader_Mmult_mult00001_B10,
      B(9) => XLXI_31_FileReader_Mmult_mult00001_B9,
      B(8) => XLXI_31_FileReader_Mmult_mult00001_B8,
      B(7) => XLXI_31_FileReader_Mmult_mult00001_B7,
      B(6) => XLXI_31_FileReader_Mmult_mult00001_B6,
      B(5) => XLXI_31_FileReader_Mmult_mult00001_B5,
      B(4) => XLXI_31_FileReader_Mmult_mult00001_B4,
      B(3) => XLXI_31_FileReader_Mmult_mult00001_B3,
      B(2) => XLXI_31_FileReader_Mmult_mult00001_B2,
      B(1) => XLXI_31_FileReader_Mmult_mult00001_B1,
      B(0) => XLXI_31_FileReader_Mmult_mult00001_B0,
      BCIN(17) => XLXI_31_FileReader_Mmult_mult0000_BCOUT_to_Mmult_mult00001_BCIN_17,
      BCIN(16) => XLXI_31_FileReader_Mmult_mult0000_BCOUT_to_Mmult_mult00001_BCIN_16,
      BCIN(15) => XLXI_31_FileReader_Mmult_mult0000_BCOUT_to_Mmult_mult00001_BCIN_15,
      BCIN(14) => XLXI_31_FileReader_Mmult_mult0000_BCOUT_to_Mmult_mult00001_BCIN_14,
      BCIN(13) => XLXI_31_FileReader_Mmult_mult0000_BCOUT_to_Mmult_mult00001_BCIN_13,
      BCIN(12) => XLXI_31_FileReader_Mmult_mult0000_BCOUT_to_Mmult_mult00001_BCIN_12,
      BCIN(11) => XLXI_31_FileReader_Mmult_mult0000_BCOUT_to_Mmult_mult00001_BCIN_11,
      BCIN(10) => XLXI_31_FileReader_Mmult_mult0000_BCOUT_to_Mmult_mult00001_BCIN_10,
      BCIN(9) => XLXI_31_FileReader_Mmult_mult0000_BCOUT_to_Mmult_mult00001_BCIN_9,
      BCIN(8) => XLXI_31_FileReader_Mmult_mult0000_BCOUT_to_Mmult_mult00001_BCIN_8,
      BCIN(7) => XLXI_31_FileReader_Mmult_mult0000_BCOUT_to_Mmult_mult00001_BCIN_7,
      BCIN(6) => XLXI_31_FileReader_Mmult_mult0000_BCOUT_to_Mmult_mult00001_BCIN_6,
      BCIN(5) => XLXI_31_FileReader_Mmult_mult0000_BCOUT_to_Mmult_mult00001_BCIN_5,
      BCIN(4) => XLXI_31_FileReader_Mmult_mult0000_BCOUT_to_Mmult_mult00001_BCIN_4,
      BCIN(3) => XLXI_31_FileReader_Mmult_mult0000_BCOUT_to_Mmult_mult00001_BCIN_3,
      BCIN(2) => XLXI_31_FileReader_Mmult_mult0000_BCOUT_to_Mmult_mult00001_BCIN_2,
      BCIN(1) => XLXI_31_FileReader_Mmult_mult0000_BCOUT_to_Mmult_mult00001_BCIN_1,
      BCIN(0) => XLXI_31_FileReader_Mmult_mult0000_BCOUT_to_Mmult_mult00001_BCIN_0,
      P(35) => XLXI_31_FileReader_Mmult_mult00001_P35,
      P(34) => XLXI_31_FileReader_Mmult_mult00001_P34,
      P(33) => XLXI_31_FileReader_Mmult_mult00001_P33,
      P(32) => XLXI_31_FileReader_Mmult_mult00001_P32,
      P(31) => XLXI_31_FileReader_Mmult_mult00001_P31,
      P(30) => XLXI_31_FileReader_Mmult_mult00001_P30,
      P(29) => XLXI_31_FileReader_Mmult_mult00001_P29,
      P(28) => XLXI_31_FileReader_Mmult_mult00001_P28,
      P(27) => XLXI_31_FileReader_Mmult_mult00001_P27,
      P(26) => XLXI_31_FileReader_Mmult_mult00001_P26,
      P(25) => XLXI_31_FileReader_Mmult_mult00001_P25,
      P(24) => XLXI_31_FileReader_Mmult_mult00001_P24,
      P(23) => XLXI_31_FileReader_Mmult_mult00001_P23,
      P(22) => XLXI_31_FileReader_Mmult_mult00001_P22,
      P(21) => XLXI_31_FileReader_Mmult_mult00001_P21,
      P(20) => XLXI_31_FileReader_Mmult_mult00001_P20,
      P(19) => XLXI_31_FileReader_Mmult_mult00001_P19,
      P(18) => XLXI_31_FileReader_Mmult_mult00001_P18,
      P(17) => XLXI_31_FileReader_Mmult_mult00001_P17,
      P(16) => XLXI_31_FileReader_Mmult_mult00001_P16,
      P(15) => XLXI_31_FileReader_Mmult_mult00001_P15,
      P(14) => XLXI_31_FileReader_Mmult_mult00001_P_to_Adder_B_14,
      P(13) => XLXI_31_FileReader_Mmult_mult00001_P_to_Adder_B_13,
      P(12) => XLXI_31_FileReader_Mmult_mult00001_P_to_Adder_B_12,
      P(11) => XLXI_31_FileReader_Mmult_mult00001_P_to_Adder_B_11,
      P(10) => XLXI_31_FileReader_Mmult_mult00001_P_to_Adder_B_10,
      P(9) => XLXI_31_FileReader_Mmult_mult00001_P_to_Adder_B_9,
      P(8) => XLXI_31_FileReader_Mmult_mult00001_P_to_Adder_B_8,
      P(7) => XLXI_31_FileReader_Mmult_mult00001_P_to_Adder_B_7,
      P(6) => XLXI_31_FileReader_Mmult_mult00001_P_to_Adder_B_6,
      P(5) => XLXI_31_FileReader_Mmult_mult00001_P_to_Adder_B_5,
      P(4) => XLXI_31_FileReader_Mmult_mult00001_P_to_Adder_B_4,
      P(3) => XLXI_31_FileReader_Mmult_mult00001_P_to_Adder_B_3,
      P(2) => XLXI_31_FileReader_Mmult_mult00001_P_to_Adder_B_2,
      P(1) => XLXI_31_FileReader_Mmult_mult00001_P_to_Adder_B_1,
      P(0) => XLXI_31_FileReader_Mmult_mult00001_P_to_Adder_B_0,
      BCOUT(17) => XLXI_31_FileReader_Mmult_mult00001_BCOUT17,
      BCOUT(16) => XLXI_31_FileReader_Mmult_mult00001_BCOUT16,
      BCOUT(15) => XLXI_31_FileReader_Mmult_mult00001_BCOUT15,
      BCOUT(14) => XLXI_31_FileReader_Mmult_mult00001_BCOUT14,
      BCOUT(13) => XLXI_31_FileReader_Mmult_mult00001_BCOUT13,
      BCOUT(12) => XLXI_31_FileReader_Mmult_mult00001_BCOUT12,
      BCOUT(11) => XLXI_31_FileReader_Mmult_mult00001_BCOUT11,
      BCOUT(10) => XLXI_31_FileReader_Mmult_mult00001_BCOUT10,
      BCOUT(9) => XLXI_31_FileReader_Mmult_mult00001_BCOUT9,
      BCOUT(8) => XLXI_31_FileReader_Mmult_mult00001_BCOUT8,
      BCOUT(7) => XLXI_31_FileReader_Mmult_mult00001_BCOUT7,
      BCOUT(6) => XLXI_31_FileReader_Mmult_mult00001_BCOUT6,
      BCOUT(5) => XLXI_31_FileReader_Mmult_mult00001_BCOUT5,
      BCOUT(4) => XLXI_31_FileReader_Mmult_mult00001_BCOUT4,
      BCOUT(3) => XLXI_31_FileReader_Mmult_mult00001_BCOUT3,
      BCOUT(2) => XLXI_31_FileReader_Mmult_mult00001_BCOUT2,
      BCOUT(1) => XLXI_31_FileReader_Mmult_mult00001_BCOUT1,
      BCOUT(0) => XLXI_31_FileReader_Mmult_mult00001_BCOUT0
    );
  XLXI_27_XLXI_89_Mram_BRAM : X_RAMB16_S9_S9
    generic map(
      INIT_A => X"000",
      INIT_B => X"000",
      SRVAL_A => X"000",
      SRVAL_B => X"000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      LOC => "RAMB16_X0Y6",
      SETUP_ALL => 227 ps,
      SETUP_READ_FIRST => 227 ps
    )
    port map (
      CLKA => Clk_50MHz_BUFGP,
      CLKB => Clk_50MHz_BUFGP,
      ENA => '1',
      ENB => XLXI_27_XLXI_89_DO_or0000_0,
      SSRA => '0',
      SSRB => '0',
      WEA => XLXI_27_XLXI_89_DoPUSH_0,
      WEB => '0',
      ADDRA(10) => NlwBufferSignal_XLXI_27_XLXI_89_Mram_BRAM_ADDRA(10),
      ADDRA(9) => NlwBufferSignal_XLXI_27_XLXI_89_Mram_BRAM_ADDRA(9),
      ADDRA(8) => NlwBufferSignal_XLXI_27_XLXI_89_Mram_BRAM_ADDRA(8),
      ADDRA(7) => NlwBufferSignal_XLXI_27_XLXI_89_Mram_BRAM_ADDRA(7),
      ADDRA(6) => NlwBufferSignal_XLXI_27_XLXI_89_Mram_BRAM_ADDRA(6),
      ADDRA(5) => NlwBufferSignal_XLXI_27_XLXI_89_Mram_BRAM_ADDRA(5),
      ADDRA(4) => NlwBufferSignal_XLXI_27_XLXI_89_Mram_BRAM_ADDRA(4),
      ADDRA(3) => NlwBufferSignal_XLXI_27_XLXI_89_Mram_BRAM_ADDRA(3),
      ADDRA(2) => NlwBufferSignal_XLXI_27_XLXI_89_Mram_BRAM_ADDRA(2),
      ADDRA(1) => NlwBufferSignal_XLXI_27_XLXI_89_Mram_BRAM_ADDRA(1),
      ADDRA(0) => NlwBufferSignal_XLXI_27_XLXI_89_Mram_BRAM_ADDRA(0),
      ADDRB(10) => NlwBufferSignal_XLXI_27_XLXI_89_Mram_BRAM_ADDRB(10),
      ADDRB(9) => NlwBufferSignal_XLXI_27_XLXI_89_Mram_BRAM_ADDRB(9),
      ADDRB(8) => NlwBufferSignal_XLXI_27_XLXI_89_Mram_BRAM_ADDRB(8),
      ADDRB(7) => NlwBufferSignal_XLXI_27_XLXI_89_Mram_BRAM_ADDRB(7),
      ADDRB(6) => NlwBufferSignal_XLXI_27_XLXI_89_Mram_BRAM_ADDRB(6),
      ADDRB(5) => NlwBufferSignal_XLXI_27_XLXI_89_Mram_BRAM_ADDRB(5),
      ADDRB(4) => NlwBufferSignal_XLXI_27_XLXI_89_Mram_BRAM_ADDRB(4),
      ADDRB(3) => NlwBufferSignal_XLXI_27_XLXI_89_Mram_BRAM_ADDRB(3),
      ADDRB(2) => NlwBufferSignal_XLXI_27_XLXI_89_Mram_BRAM_ADDRB(2),
      ADDRB(1) => NlwBufferSignal_XLXI_27_XLXI_89_Mram_BRAM_ADDRB(1),
      ADDRB(0) => NlwBufferSignal_XLXI_27_XLXI_89_Mram_BRAM_ADDRB(0),
      DIA(7) => NlwBufferSignal_XLXI_27_XLXI_89_Mram_BRAM_DIA(7),
      DIA(6) => NlwBufferSignal_XLXI_27_XLXI_89_Mram_BRAM_DIA(6),
      DIA(5) => NlwBufferSignal_XLXI_27_XLXI_89_Mram_BRAM_DIA(5),
      DIA(4) => NlwBufferSignal_XLXI_27_XLXI_89_Mram_BRAM_DIA(4),
      DIA(3) => NlwBufferSignal_XLXI_27_XLXI_89_Mram_BRAM_DIA(3),
      DIA(2) => NlwBufferSignal_XLXI_27_XLXI_89_Mram_BRAM_DIA(2),
      DIA(1) => NlwBufferSignal_XLXI_27_XLXI_89_Mram_BRAM_DIA(1),
      DIA(0) => NlwBufferSignal_XLXI_27_XLXI_89_Mram_BRAM_DIA(0),
      DIPA(0) => '0',
      DIB(7) => XLXI_27_XLXI_89_Mram_BRAM_DIB7,
      DIB(6) => XLXI_27_XLXI_89_Mram_BRAM_DIB6,
      DIB(5) => XLXI_27_XLXI_89_Mram_BRAM_DIB5,
      DIB(4) => XLXI_27_XLXI_89_Mram_BRAM_DIB4,
      DIB(3) => XLXI_27_XLXI_89_Mram_BRAM_DIB3,
      DIB(2) => XLXI_27_XLXI_89_Mram_BRAM_DIB2,
      DIB(1) => XLXI_27_XLXI_89_Mram_BRAM_DIB1,
      DIB(0) => XLXI_27_XLXI_89_Mram_BRAM_DIB0,
      DIPB(0) => XLXI_27_XLXI_89_Mram_BRAM_DIPB0,
      DOA(7) => XLXI_27_XLXI_89_Mram_BRAM_DOA7,
      DOA(6) => XLXI_27_XLXI_89_Mram_BRAM_DOA6,
      DOA(5) => XLXI_27_XLXI_89_Mram_BRAM_DOA5,
      DOA(4) => XLXI_27_XLXI_89_Mram_BRAM_DOA4,
      DOA(3) => XLXI_27_XLXI_89_Mram_BRAM_DOA3,
      DOA(2) => XLXI_27_XLXI_89_Mram_BRAM_DOA2,
      DOA(1) => XLXI_27_XLXI_89_Mram_BRAM_DOA1,
      DOA(0) => XLXI_27_XLXI_89_Mram_BRAM_DOA0,
      DOPA(0) => XLXI_27_XLXI_89_Mram_BRAM_DOPA0,
      DOB(7) => XLXN_155(7),
      DOB(6) => XLXN_155(6),
      DOB(5) => XLXN_155(5),
      DOB(4) => XLXN_155(4),
      DOB(3) => XLXN_155(3),
      DOB(2) => XLXN_155(2),
      DOB(1) => XLXN_155(1),
      DOB(0) => XLXN_155(0),
      DOPB(0) => XLXI_27_XLXI_89_Mram_BRAM_DOPB0
    );
  XLXI_27_XLXI_90_FSize_10_mux000011 : X_LUT4
    generic map(
      INIT => X"F7FF",
      LOC => "SLICE_X46Y62"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_cnt512(0),
      ADR1 => XLXI_27_XLXI_90_N40_0,
      ADR2 => XLXI_27_XLXI_90_cnt512(1),
      ADR3 => XLXI_27_XLXI_86_XLXI_1_RxCE1_12369,
      O => XLXI_27_XLXI_90_FSize_10_mux000011_29446
    );
  XLXI_27_XLXI_90_N12_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X46Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_N12_F5MUX_29448,
      O => XLXI_27_XLXI_90_N12
    );
  XLXI_27_XLXI_90_N12_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X46Y62"
    )
    port map (
      IA => XLXI_27_XLXI_90_FSize_10_mux000012_29439,
      IB => XLXI_27_XLXI_90_FSize_10_mux000011_29446,
      SEL => XLXI_27_XLXI_90_N12_BXINV_29441,
      O => XLXI_27_XLXI_90_N12_F5MUX_29448
    );
  XLXI_27_XLXI_90_N12_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X46Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_State(24),
      O => XLXI_27_XLXI_90_N12_BXINV_29441
    );
  XLXI_27_XLXI_90_FSize_10_mux000012 : X_LUT4
    generic map(
      INIT => X"5F5F",
      LOC => "SLICE_X46Y62"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_RxCE1_12369,
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_90_State(18),
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_FSize_10_mux000012_29439
    );
  Tone_2_OBUF_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => Tone_2_OBUF_F5MUX_29473,
      O => Tone_2_OBUF_13774
    );
  Tone_2_OBUF_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X31Y48"
    )
    port map (
      IA => XLXI_31_XLXI_4_Tone_DUMMY(2),
      IB => Tone_2_OBUF_F,
      SEL => Tone_2_OBUF_BXINV_29462,
      O => Tone_2_OBUF_F5MUX_29473
    );
  Tone_2_OBUF_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_4_state(7),
      O => Tone_2_OBUF_BXINV_29462
    );
  XLXI_31_XLXI_4_Tone_DUMMY_2_1 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X31Y48"
    )
    port map (
      ADR0 => XLXI_31_XLXI_4_state(5),
      ADR1 => XLXI_31_XLXI_4_state(4),
      ADR2 => XLXI_31_XLXI_4_state(6),
      ADR3 => XLXI_31_XLXI_4_state(12),
      O => XLXI_31_XLXI_4_Tone_DUMMY(2)
    );
  Tone_3_OBUF_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => Tone_3_OBUF_F5MUX_29498,
      O => Tone_3_OBUF_13775
    );
  Tone_3_OBUF_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X31Y49"
    )
    port map (
      IA => XLXI_31_XLXI_4_Tone_DUMMY(3),
      IB => Tone_3_OBUF_F,
      SEL => Tone_3_OBUF_BXINV_29487,
      O => Tone_3_OBUF_F5MUX_29498
    );
  Tone_3_OBUF_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_4_state(9),
      O => Tone_3_OBUF_BXINV_29487
    );
  XLXI_31_XLXI_4_Tone_DUMMY_3_1 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X31Y49"
    )
    port map (
      ADR0 => XLXI_31_XLXI_4_state(8),
      ADR1 => XLXI_31_XLXI_4_state(10),
      ADR2 => XLXI_31_XLXI_4_state(11),
      ADR3 => XLXI_31_XLXI_4_state(12),
      O => XLXI_31_XLXI_4_Tone_DUMMY(3)
    );
  XLXI_31_XLXI_22_Mmux_Period_0_9_f5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Mmux_Period_0_9_f5_F5MUX_29523,
      O => XLXI_31_XLXI_22_Mmux_Period_0_9_f5
    );
  XLXI_31_XLXI_22_Mmux_Period_0_9_f5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X13Y22"
    )
    port map (
      IA => XLXI_31_XLXI_22_Mmux_Period_0_11_29512,
      IB => XLXI_31_XLXI_22_Mmux_Period_0_10_29521,
      SEL => XLXI_31_XLXI_22_Mmux_Period_0_9_f5_BXINV_29514,
      O => XLXI_31_XLXI_22_Mmux_Period_0_9_f5_F5MUX_29523
    );
  XLXI_31_XLXI_22_Mmux_Period_0_9_f5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_371_1_0,
      O => XLXI_31_XLXI_22_Mmux_Period_0_9_f5_BXINV_29514
    );
  XLXI_31_XLXI_22_Mmux_Period_0_11 : X_LUT4
    generic map(
      INIT => X"CCAA",
      LOC => "SLICE_X13Y22"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Mrom_rom00004,
      ADR1 => XLXI_31_XLXI_22_Mrom_rom00003_0,
      ADR2 => VCC,
      ADR3 => XLXI_31_XLXN_371_0_0,
      O => XLXI_31_XLXI_22_Mmux_Period_0_11_29512
    );
  XLXI_27_XLXI_86_XLXI_1_State_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X36Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_State_3_F5MUX_29552,
      O => XLXI_27_XLXI_86_XLXI_1_State_3_DXMUX_29554
    );
  XLXI_27_XLXI_86_XLXI_1_State_3_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X36Y76"
    )
    port map (
      IA => XLXI_27_XLXI_86_XLXI_1_NextState_3_111,
      IB => XLXI_27_XLXI_86_XLXI_1_State_3_F,
      SEL => XLXI_27_XLXI_86_XLXI_1_State_3_BXINV_29541,
      O => XLXI_27_XLXI_86_XLXI_1_State_3_F5MUX_29552
    );
  XLXI_27_XLXI_86_XLXI_1_State_3_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X36Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_theCnt(5),
      O => XLXI_27_XLXI_86_XLXI_1_State_3_BXINV_29541
    );
  XLXI_27_XLXI_86_XLXI_1_State_3_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X36Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_27_File_Source_Selected_12344,
      O => XLXI_27_XLXI_86_XLXI_1_State_3_SRINV_29534
    );
  XLXI_27_XLXI_86_XLXI_1_State_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X36Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_86_XLXI_1_State_3_CLKINV_29533
    );
  XLXI_27_XLXI_86_XLXI_1_NextState_3_1111 : X_LUT4
    generic map(
      INIT => X"4000",
      LOC => "SLICE_X36Y76"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_theCnt(3),
      ADR1 => XLXI_27_XLXI_86_XLXI_1_NextState_cmp_eq000031,
      ADR2 => XLXI_27_XLXI_86_XLXI_1_State(2),
      ADR3 => XLXI_27_XLXI_86_XLXI_1_NextState_cmp_eq00007_0,
      O => XLXI_27_XLXI_86_XLXI_1_NextState_3_111
    );
  XLXI_31_XLXI_22_Mmux_Period_1_9_f5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Mmux_Period_1_9_f5_F5MUX_29582,
      O => XLXI_31_XLXI_22_Mmux_Period_1_9_f5
    );
  XLXI_31_XLXI_22_Mmux_Period_1_9_f5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X22Y18"
    )
    port map (
      IA => XLXI_31_XLXI_22_Mmux_Period_1_11_29573,
      IB => XLXI_31_XLXI_22_Mmux_Period_1_10_29580,
      SEL => XLXI_31_XLXI_22_Mmux_Period_1_9_f5_BXINV_29575,
      O => XLXI_31_XLXI_22_Mmux_Period_1_9_f5_F5MUX_29582
    );
  XLXI_31_XLXI_22_Mmux_Period_1_9_f5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_371_1_0,
      O => XLXI_31_XLXI_22_Mmux_Period_1_9_f5_BXINV_29575
    );
  XLXI_31_XLXI_22_Mmux_Period_1_11 : X_LUT4
    generic map(
      INIT => X"FCB8",
      LOC => "SLICE_X22Y18"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Period_17_mux0007_0,
      ADR1 => XLXI_31_XLXN_371_0_0,
      ADR2 => XLXI_31_XLXI_22_Period_9_mux0001_0,
      ADR3 => XLXI_31_XLXI_22_Period_15_mux0005_0,
      O => XLXI_31_XLXI_22_Mmux_Period_1_11_29573
    );
  XLXI_31_XLXI_22_Mmux_Period_1_10 : X_LUT4
    generic map(
      INIT => X"88F0",
      LOC => "SLICE_X22Y18"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_N38,
      ADR1 => XLXI_31_XLXN_373_2_0,
      ADR2 => XLXI_31_XLXI_22_Period_1_mux0002,
      ADR3 => XLXI_31_XLXN_371_0_0,
      O => XLXI_31_XLXI_22_Mmux_Period_1_10_29580
    );
  XLXI_31_XLXI_22_Mmux_Period_2_9_f5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Mmux_Period_2_9_f5_F5MUX_29607,
      O => XLXI_31_XLXI_22_Mmux_Period_2_9_f5
    );
  XLXI_31_XLXI_22_Mmux_Period_2_9_f5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X15Y18"
    )
    port map (
      IA => XLXI_31_XLXI_22_Mmux_Period_2_11_29597,
      IB => XLXI_31_XLXI_22_Mmux_Period_2_10_29605,
      SEL => XLXI_31_XLXI_22_Mmux_Period_2_9_f5_BXINV_29599,
      O => XLXI_31_XLXI_22_Mmux_Period_2_9_f5_F5MUX_29607
    );
  XLXI_31_XLXI_22_Mmux_Period_2_9_f5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_371_1_0,
      O => XLXI_31_XLXI_22_Mmux_Period_2_9_f5_BXINV_29599
    );
  XLXI_31_XLXI_22_Mmux_Period_2_11 : X_LUT4
    generic map(
      INIT => X"DD88",
      LOC => "SLICE_X15Y18"
    )
    port map (
      ADR0 => XLXI_31_XLXN_371_0_0,
      ADR1 => XLXI_31_XLXI_22_Period_2_mux0003_0,
      ADR2 => VCC,
      ADR3 => XLXI_31_XLXI_22_Period_2_mux0004_0,
      O => XLXI_31_XLXI_22_Mmux_Period_2_11_29597
    );
  XLXI_27_XLXI_86_XLXI_2_State_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y79",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_State_0_FXMUX_29638,
      O => XLXI_27_XLXI_86_XLXI_2_State_0_DXMUX_29639
    );
  XLXI_27_XLXI_86_XLXI_2_State_0_FXMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y79",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_State_0_F5MUX_29637,
      O => XLXI_27_XLXI_86_XLXI_2_State_0_FXMUX_29638
    );
  XLXI_27_XLXI_86_XLXI_2_State_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X31Y79"
    )
    port map (
      IA => XLXI_27_N376,
      IB => XLXI_27_N377,
      SEL => XLXI_27_XLXI_86_XLXI_2_State_0_BXINV_29630,
      O => XLXI_27_XLXI_86_XLXI_2_State_0_F5MUX_29637
    );
  XLXI_27_XLXI_86_XLXI_2_State_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y79",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_Mmux_NextState_6_f5_F5MUX_29692,
      O => XLXI_27_XLXI_86_XLXI_2_State_0_BXINV_29630
    );
  XLXI_27_XLXI_86_XLXI_2_State_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y79",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_27_File_Source_Selected_12344,
      O => XLXI_27_XLXI_86_XLXI_2_State_0_SRINV_29623
    );
  XLXI_27_XLXI_86_XLXI_2_State_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y79",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_86_XLXI_2_State_0_CLKINV_29622
    );
  XLXI_27_XLXI_86_XLXI_2_State_3_1_F : X_LUT4
    generic map(
      INIT => X"B1A0",
      LOC => "SLICE_X31Y79"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_2_State(3),
      ADR1 => XLXI_27_XLXI_86_XLXI_2_State(2),
      ADR2 => XLXI_27_XLXI_86_XLXI_2_NextState_and0000,
      ADR3 => XLXI_27_XLXI_86_XLXI_2_Mmux_NextState_7_f5,
      O => XLXI_27_N376
    );
  XLXI_31_XLXI_22_Mmux_Period_3_9_f5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Mmux_Period_3_9_f5_F5MUX_29667,
      O => XLXI_31_XLXI_22_Mmux_Period_3_9_f5
    );
  XLXI_31_XLXI_22_Mmux_Period_3_9_f5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X12Y18"
    )
    port map (
      IA => XLXI_31_XLXI_22_Mmux_Period_3_11_29657,
      IB => XLXI_31_XLXI_22_Mmux_Period_3_10_29665,
      SEL => XLXI_31_XLXI_22_Mmux_Period_3_9_f5_BXINV_29659,
      O => XLXI_31_XLXI_22_Mmux_Period_3_9_f5_F5MUX_29667
    );
  XLXI_31_XLXI_22_Mmux_Period_3_9_f5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_371_1_0,
      O => XLXI_31_XLXI_22_Mmux_Period_3_9_f5_BXINV_29659
    );
  XLXI_31_XLXI_22_Mmux_Period_3_11 : X_LUT4
    generic map(
      INIT => X"FAF8",
      LOC => "SLICE_X12Y18"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Period_21_and0000,
      ADR1 => XLXI_31_XLXI_22_N35,
      ADR2 => N118_0,
      ADR3 => XLXI_31_XLXI_22_Mrom_rom00004,
      O => XLXI_31_XLXI_22_Mmux_Period_3_11_29657
    );
  XLXI_27_XLXI_86_XLXI_2_Mmux_NextState_6_f5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X31Y76"
    )
    port map (
      IA => XLXI_27_XLXI_86_XLXI_2_Mmux_NextState_8_29681,
      IB => XLXI_27_XLXI_86_XLXI_2_State_0_mmx_out,
      SEL => XLXI_27_XLXI_86_XLXI_2_Mmux_NextState_6_f5_BXINV_29683,
      O => XLXI_27_XLXI_86_XLXI_2_Mmux_NextState_6_f5_F5MUX_29692
    );
  XLXI_27_XLXI_86_XLXI_2_Mmux_NextState_6_f5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_State(1),
      O => XLXI_27_XLXI_86_XLXI_2_Mmux_NextState_6_f5_BXINV_29683
    );
  XLXI_27_XLXI_86_XLXI_2_Mmux_NextState_8 : X_LUT4
    generic map(
      INIT => X"303A",
      LOC => "SLICE_X31Y76"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXN_51,
      ADR1 => XLXI_27_XLXI_86_XLXN_57_0,
      ADR2 => XLXI_27_XLXI_86_XLXI_2_State(0),
      ADR3 => XLXI_27_XLXI_86_XLXI_2_regRx1B_12469,
      O => XLXI_27_XLXI_86_XLXI_2_Mmux_NextState_8_29681
    );
  XLXI_27_XLXI_86_XLXI_2_Mmux_NextState_7_f5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y79",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_Mmux_NextState_7_f5_F5MUX_29717,
      O => XLXI_27_XLXI_86_XLXI_2_Mmux_NextState_7_f5
    );
  XLXI_27_XLXI_86_XLXI_2_Mmux_NextState_7_f5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X33Y79"
    )
    port map (
      IA => XLXI_27_XLXI_86_XLXI_2_Mmux_NextState_9_29708,
      IB => XLXI_27_XLXI_86_XLXI_2_Mmux_NextState_81_29715,
      SEL => XLXI_27_XLXI_86_XLXI_2_Mmux_NextState_7_f5_BXINV_29710,
      O => XLXI_27_XLXI_86_XLXI_2_Mmux_NextState_7_f5_F5MUX_29717
    );
  XLXI_27_XLXI_86_XLXI_2_Mmux_NextState_7_f5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y79",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_State(1),
      O => XLXI_27_XLXI_86_XLXI_2_Mmux_NextState_7_f5_BXINV_29710
    );
  XLXI_27_XLXI_86_XLXI_2_Mmux_NextState_9 : X_LUT4
    generic map(
      INIT => X"0F1F",
      LOC => "SLICE_X33Y79"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_State(5),
      ADR1 => XLXI_27_XLXI_86_XLXI_1_State(3),
      ADR2 => XLXI_27_XLXI_86_XLXI_2_State(0),
      ADR3 => XLXI_27_XLXI_86_XLXI_1_State(9),
      O => XLXI_27_XLXI_86_XLXI_2_Mmux_NextState_9_29708
    );
  XLXI_27_XLXI_86_XLXI_2_Mmux_NextState_81 : X_LUT4
    generic map(
      INIT => X"4E0A",
      LOC => "SLICE_X33Y79"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_2_State(0),
      ADR1 => SDC_SCK_OBUF_12432,
      ADR2 => XLXI_27_XLXI_86_XLXI_2_NextState_and0001_0,
      ADR3 => XLXI_27_XLXI_86_XLXI_2_SCK_T_0,
      O => XLXI_27_XLXI_86_XLXI_2_Mmux_NextState_81_29715
    );
  XLXI_31_XLXI_22_Mmux_Period_4_9_f5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Mmux_Period_4_9_f5_F5MUX_29742,
      O => XLXI_31_XLXI_22_Mmux_Period_4_9_f5
    );
  XLXI_31_XLXI_22_Mmux_Period_4_9_f5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X18Y23"
    )
    port map (
      IA => XLXI_31_XLXI_22_Mmux_Period_4_11_29733,
      IB => XLXI_31_XLXI_22_Mmux_Period_4_10_29740,
      SEL => XLXI_31_XLXI_22_Mmux_Period_4_9_f5_BXINV_29735,
      O => XLXI_31_XLXI_22_Mmux_Period_4_9_f5_F5MUX_29742
    );
  XLXI_31_XLXI_22_Mmux_Period_4_9_f5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_371_1_0,
      O => XLXI_31_XLXI_22_Mmux_Period_4_9_f5_BXINV_29735
    );
  XLXI_31_XLXI_22_Mmux_Period_4_11 : X_LUT4
    generic map(
      INIT => X"FCAC",
      LOC => "SLICE_X18Y23"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_N41,
      ADR1 => XLXI_31_XLXI_22_Period_16_mux0004_0,
      ADR2 => XLXI_31_XLXN_371_0_0,
      ADR3 => XLXI_31_XLXI_22_Period_20_mux0000,
      O => XLXI_31_XLXI_22_Mmux_Period_4_11_29733
    );
  XLXI_31_XLXI_22_Mmux_Period_4_10 : X_LUT4
    generic map(
      INIT => X"CFCA",
      LOC => "SLICE_X18Y23"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_N58,
      ADR1 => N170_0,
      ADR2 => XLXI_31_XLXN_371_0_0,
      ADR3 => XLXI_31_XLXI_22_N14,
      O => XLXI_31_XLXI_22_Mmux_Period_4_10_29740
    );
  XLXI_31_XLXI_22_Mmux_Period_5_9_f5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Mmux_Period_5_9_f5_F5MUX_29767,
      O => XLXI_31_XLXI_22_Mmux_Period_5_9_f5
    );
  XLXI_31_XLXI_22_Mmux_Period_5_9_f5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X16Y18"
    )
    port map (
      IA => XLXI_31_XLXI_22_Mmux_Period_5_11_29757,
      IB => XLXI_31_XLXI_22_Mmux_Period_5_10_29765,
      SEL => XLXI_31_XLXI_22_Mmux_Period_5_9_f5_BXINV_29759,
      O => XLXI_31_XLXI_22_Mmux_Period_5_9_f5_F5MUX_29767
    );
  XLXI_31_XLXI_22_Mmux_Period_5_9_f5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_371_1_0,
      O => XLXI_31_XLXI_22_Mmux_Period_5_9_f5_BXINV_29759
    );
  XLXI_31_XLXI_22_Mmux_Period_5_11 : X_LUT4
    generic map(
      INIT => X"FBC8",
      LOC => "SLICE_X16Y18"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_N42,
      ADR1 => XLXI_31_XLXN_371_0_0,
      ADR2 => XLXI_31_XLXI_22_Period_18_mux0003,
      ADR3 => XLXI_31_XLXI_22_Period_5_mux0004,
      O => XLXI_31_XLXI_22_Mmux_Period_5_11_29757
    );
  XLXI_31_XLXI_22_Mmux_Period_6_9_f5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Mmux_Period_6_9_f5_F5MUX_29792,
      O => XLXI_31_XLXI_22_Mmux_Period_6_9_f5
    );
  XLXI_31_XLXI_22_Mmux_Period_6_9_f5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X16Y13"
    )
    port map (
      IA => XLXI_31_XLXI_22_Mmux_Period_6_11_29782,
      IB => XLXI_31_XLXI_22_Mmux_Period_6_10_29790,
      SEL => XLXI_31_XLXI_22_Mmux_Period_6_9_f5_BXINV_29784,
      O => XLXI_31_XLXI_22_Mmux_Period_6_9_f5_F5MUX_29792
    );
  XLXI_31_XLXI_22_Mmux_Period_6_9_f5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_371_1_0,
      O => XLXI_31_XLXI_22_Mmux_Period_6_9_f5_BXINV_29784
    );
  XLXI_31_XLXI_22_Mmux_Period_6_11 : X_LUT4
    generic map(
      INIT => X"BB88",
      LOC => "SLICE_X16Y13"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Period_6_mux0002,
      ADR1 => XLXI_31_XLXN_371_0_0,
      ADR2 => VCC,
      ADR3 => XLXI_31_XLXI_22_Period_10_mux0000_0,
      O => XLXI_31_XLXI_22_Mmux_Period_6_11_29782
    );
  XLXI_31_XLXI_22_Mmux_Period_7_9_f5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Mmux_Period_7_9_f5_F5MUX_29817,
      O => XLXI_31_XLXI_22_Mmux_Period_7_9_f5
    );
  XLXI_31_XLXI_22_Mmux_Period_7_9_f5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X16Y17"
    )
    port map (
      IA => XLXI_31_XLXI_22_Mmux_Period_7_11_29807,
      IB => XLXI_31_XLXI_22_Mmux_Period_7_10_29815,
      SEL => XLXI_31_XLXI_22_Mmux_Period_7_9_f5_BXINV_29809,
      O => XLXI_31_XLXI_22_Mmux_Period_7_9_f5_F5MUX_29817
    );
  XLXI_31_XLXI_22_Mmux_Period_7_9_f5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_371_1_0,
      O => XLXI_31_XLXI_22_Mmux_Period_7_9_f5_BXINV_29809
    );
  XLXI_31_XLXI_22_Mmux_Period_7_11 : X_LUT4
    generic map(
      INIT => X"FCB8",
      LOC => "SLICE_X16Y17"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Period_9_mux0008,
      ADR1 => XLXI_31_XLXN_371_0_0,
      ADR2 => XLXI_31_XLXI_22_Period_18_mux0002_0,
      ADR3 => XLXI_31_XLXI_22_Period_15_mux0005_0,
      O => XLXI_31_XLXI_22_Mmux_Period_7_11_29807
    );
  XLXI_31_XLXI_22_Mmux_Period_8_9_f5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Mmux_Period_8_9_f5_F5MUX_29842,
      O => XLXI_31_XLXI_22_Mmux_Period_8_9_f5
    );
  XLXI_31_XLXI_22_Mmux_Period_8_9_f5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X20Y16"
    )
    port map (
      IA => XLXI_31_XLXI_22_Mmux_Period_8_11_29833,
      IB => XLXI_31_XLXI_22_Mmux_Period_8_10_29840,
      SEL => XLXI_31_XLXI_22_Mmux_Period_8_9_f5_BXINV_29835,
      O => XLXI_31_XLXI_22_Mmux_Period_8_9_f5_F5MUX_29842
    );
  XLXI_31_XLXI_22_Mmux_Period_8_9_f5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_371_1_0,
      O => XLXI_31_XLXI_22_Mmux_Period_8_9_f5_BXINV_29835
    );
  XLXI_31_XLXI_22_Mmux_Period_8_11 : X_LUT4
    generic map(
      INIT => X"EE22",
      LOC => "SLICE_X20Y16"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Period_8_mux0002_0,
      ADR1 => XLXI_31_XLXN_371_0_0,
      ADR2 => VCC,
      ADR3 => XLXI_31_XLXI_22_Period_13_mux0010_0,
      O => XLXI_31_XLXI_22_Mmux_Period_8_11_29833
    );
  XLXI_31_XLXI_25_Last_Period_9_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Last_Period_9_FXMUX_29873,
      O => XLXI_31_XLXI_25_Last_Period_9_DXMUX_29874
    );
  XLXI_31_XLXI_25_Last_Period_9_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Last_Period_9_FXMUX_29873,
      O => XLXI_31_XLXN_232(9)
    );
  XLXI_31_XLXI_25_Last_Period_9_FXMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Last_Period_9_F5MUX_29872,
      O => XLXI_31_XLXI_25_Last_Period_9_FXMUX_29873
    );
  XLXI_31_XLXI_25_Last_Period_9_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X22Y15"
    )
    port map (
      IA => XLXI_31_XLXI_22_Mmux_Period_9_4_29862,
      IB => XLXI_31_XLXI_22_Mmux_Period_9_3_29870,
      SEL => XLXI_31_XLXI_25_Last_Period_9_BXINV_29864,
      O => XLXI_31_XLXI_25_Last_Period_9_F5MUX_29872
    );
  XLXI_31_XLXI_25_Last_Period_9_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_371(3),
      O => XLXI_31_XLXI_25_Last_Period_9_BXINV_29864
    );
  XLXI_31_XLXI_25_Last_Period_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_25_Last_Period_9_CLKINV_29856
    );
  XLXI_31_XLXI_25_Last_Period_9_CEINV : X_INV
    generic map(
      LOC => "SLICE_X22Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_10_Q,
      O => XLXI_31_XLXI_25_Last_Period_9_CEINVNOT
    );
  XLXI_31_XLXI_22_Mmux_Period_9_4 : X_LUT4
    generic map(
      INIT => X"DD88",
      LOC => "SLICE_X22Y15"
    )
    port map (
      ADR0 => XLXI_31_XLXN_371_2_0,
      ADR1 => XLXI_31_XLXI_22_Mmux_Period_9_8_f5,
      ADR2 => VCC,
      ADR3 => XLXI_31_XLXI_22_Tone_1_12,
      O => XLXI_31_XLXI_22_Mmux_Period_9_4_29862
    );
  XLXI_31_XLXI_22_Mmux_Period_9_6_f5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Mmux_Period_9_6_f5_F5MUX_29902,
      O => XLXI_31_XLXI_22_Mmux_Period_9_6_f5
    );
  XLXI_31_XLXI_22_Mmux_Period_9_6_f5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X18Y15"
    )
    port map (
      IA => XLXI_31_XLXI_22_Mmux_Period_9_8_29892,
      IB => XLXI_31_XLXI_22_Mmux_Period_9_7_29900,
      SEL => XLXI_31_XLXI_22_Mmux_Period_9_6_f5_BXINV_29894,
      O => XLXI_31_XLXI_22_Mmux_Period_9_6_f5_F5MUX_29902
    );
  XLXI_31_XLXI_22_Mmux_Period_9_6_f5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_371_1_0,
      O => XLXI_31_XLXI_22_Mmux_Period_9_6_f5_BXINV_29894
    );
  XLXI_31_XLXI_22_Mmux_Period_9_8 : X_LUT4
    generic map(
      INIT => X"CC0A",
      LOC => "SLICE_X18Y15"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Period_21_and0000,
      ADR1 => XLXI_31_XLXI_22_Period_9_mux0004_0,
      ADR2 => N184_0,
      ADR3 => XLXI_31_XLXN_371_0_0,
      O => XLXI_31_XLXI_22_Mmux_Period_9_8_29892
    );
  XLXI_31_XLXI_22_Mmux_Period_9_8_f5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Mmux_Period_9_8_f5_F5MUX_29927,
      O => XLXI_31_XLXI_22_Mmux_Period_9_8_f5
    );
  XLXI_31_XLXI_22_Mmux_Period_9_8_f5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X14Y15"
    )
    port map (
      IA => XLXI_31_XLXI_22_Mmux_Period_9_10_29918,
      IB => XLXI_31_XLXI_22_Mmux_Period_9_9_29925,
      SEL => XLXI_31_XLXI_22_Mmux_Period_9_8_f5_BXINV_29920,
      O => XLXI_31_XLXI_22_Mmux_Period_9_8_f5_F5MUX_29927
    );
  XLXI_31_XLXI_22_Mmux_Period_9_8_f5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_371_1_0,
      O => XLXI_31_XLXI_22_Mmux_Period_9_8_f5_BXINV_29920
    );
  XLXI_31_XLXI_22_Mmux_Period_9_9 : X_LUT4
    generic map(
      INIT => X"C0E2",
      LOC => "SLICE_X14Y15"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Period_21_and0000,
      ADR1 => XLXI_31_XLXN_371_0_0,
      ADR2 => XLXI_31_XLXI_22_Period_9_mux0006_0,
      ADR3 => N196_0,
      O => XLXI_31_XLXI_22_Mmux_Period_9_9_29925
    );
  XLXI_31_XLXI_22_Mmux_Period_9_10 : X_LUT4
    generic map(
      INIT => X"F3E2",
      LOC => "SLICE_X14Y15"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Period_19_mux0001_0,
      ADR1 => XLXI_31_XLXN_371_0_0,
      ADR2 => XLXI_31_XLXI_22_Period_9_mux0008,
      ADR3 => XLXI_31_XLXI_22_Period_6_mux0002,
      O => XLXI_31_XLXI_22_Mmux_Period_9_10_29918
    );
  XLXI_27_N308_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X42Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N308_F5MUX_29952,
      O => XLXI_27_N308
    );
  XLXI_27_N308_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X42Y48"
    )
    port map (
      IA => XLXI_27_N370,
      IB => XLXI_27_N371,
      SEL => XLXI_27_N308_BXINV_29945,
      O => XLXI_27_N308_F5MUX_29952
    );
  XLXI_27_N308_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X42Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_not000131_44665,
      O => XLXI_27_N308_BXINV_29945
    );
  XLXI_27_XLXI_90_adrClus0_not000164_SW0_F : X_LUT4
    generic map(
      INIT => X"4000",
      LOC => "SLICE_X42Y48"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_cnt512(0),
      ADR1 => XLXI_27_XLXI_90_cnt512(1),
      ADR2 => XLXI_27_XLXI_90_cnt512(2),
      ADR3 => XLXI_27_XLXI_90_adrClus0_not000114_0,
      O => XLXI_27_N370
    );
  XLXI_27_XLXI_90_adrClus0_not000164_SW0_G : X_LUT4
    generic map(
      INIT => X"4202",
      LOC => "SLICE_X42Y48"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_cnt512(0),
      ADR1 => XLXI_27_XLXI_90_cnt512(1),
      ADR2 => XLXI_27_XLXI_90_cnt512(2),
      ADR3 => XLXI_27_XLXI_90_adrClus0_not000114_0,
      O => XLXI_27_N371
    );
  XLXI_31_XLXI_25_Last_Period_19_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X24Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Last_Period_19_FXMUX_29983,
      O => XLXI_31_XLXI_25_Last_Period_19_DXMUX_29984
    );
  XLXI_31_XLXI_25_Last_Period_19_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Last_Period_19_FXMUX_29983,
      O => XLXI_31_XLXN_232(19)
    );
  XLXI_31_XLXI_25_Last_Period_19_FXMUX : X_BUF
    generic map(
      LOC => "SLICE_X24Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Last_Period_19_F5MUX_29982,
      O => XLXI_31_XLXI_25_Last_Period_19_FXMUX_29983
    );
  XLXI_31_XLXI_25_Last_Period_19_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X24Y21"
    )
    port map (
      IA => N212,
      IB => N213,
      SEL => XLXI_31_XLXI_25_Last_Period_19_BXINV_29975,
      O => XLXI_31_XLXI_25_Last_Period_19_F5MUX_29982
    );
  XLXI_31_XLXI_25_Last_Period_19_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_371(3),
      O => XLXI_31_XLXI_25_Last_Period_19_BXINV_29975
    );
  XLXI_31_XLXI_25_Last_Period_19_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_25_Last_Period_19_CLKINV_29968
    );
  XLXI_31_XLXI_25_Last_Period_19_CEINV : X_INV
    generic map(
      LOC => "SLICE_X24Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_10_Q,
      O => XLXI_31_XLXI_25_Last_Period_19_CEINVNOT
    );
  XLXI_31_XLXI_22_Mmux_Period_19_334_F : X_LUT4
    generic map(
      INIT => X"D8C8",
      LOC => "SLICE_X24Y21"
    )
    port map (
      ADR0 => XLXI_31_XLXN_371_2_0,
      ADR1 => XLXI_31_XLXI_22_Period_19_mux0001_0,
      ADR2 => XLXI_31_XLXI_22_Mmux_Period_19_35_0,
      ADR3 => XLXI_31_XLXI_22_Period_21_mux0000_0,
      O => N212
    );
  XLXI_31_XLXI_25_Next_8b_Sample_B_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Next_8b_Sample_B_1_F5MUX_30016,
      O => XLXI_31_XLXI_25_Next_8b_Sample_B_1_DXMUX_30018
    );
  XLXI_31_XLXI_25_Next_8b_Sample_B_1_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X28Y31"
    )
    port map (
      IA => XLXI_31_XLXI_25_Next_8b_Sample_B_mux0000_1_1,
      IB => XLXI_31_XLXI_25_Next_8b_Sample_B_1_F,
      SEL => XLXI_31_XLXI_25_Next_8b_Sample_B_1_BXINV_30005,
      O => XLXI_31_XLXI_25_Next_8b_Sample_B_1_F5MUX_30016
    );
  XLXI_31_XLXI_25_Next_8b_Sample_B_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Next_8b_Sample_cmp_le0000,
      O => XLXI_31_XLXI_25_Next_8b_Sample_B_1_BXINV_30005
    );
  XLXI_31_XLXI_25_Next_8b_Sample_B_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_25_Next_8b_Sample_B_1_CLKINV_29998
    );
  XLXI_31_XLXI_25_Next_8b_Sample_B_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Next_8b_Sample_not0001_0,
      O => XLXI_31_XLXI_25_Next_8b_Sample_B_1_CEINV_29997
    );
  XLXI_31_XLXI_25_Next_8b_Sample_B_mux0000_1_11 : X_LUT4
    generic map(
      INIT => X"1400",
      LOC => "SLICE_X28Y31"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002,
      ADR1 => XLXI_31_XLXI_25_Next_8b_Sample_B(0),
      ADR2 => XLXI_31_XLXI_25_Next_8b_Sample_B(1),
      ADR3 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_Q,
      O => XLXI_31_XLXI_25_Next_8b_Sample_B_mux0000_1_1
    );
  XLXI_27_N352_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X46Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N352_F5MUX_30046,
      O => XLXI_27_N352
    );
  XLXI_27_N352_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X46Y57"
    )
    port map (
      IA => XLXI_27_XLXI_90_nrClus_16_mux00001_SW21_30037,
      IB => XLXI_27_XLXI_90_nrClus_16_mux00001_SW2,
      SEL => XLXI_27_N352_BXINV_30039,
      O => XLXI_27_N352_F5MUX_30046
    );
  XLXI_27_N352_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X46Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_State(24),
      O => XLXI_27_N352_BXINV_30039
    );
  XLXI_27_XLXI_90_nrClus_16_mux00001_SW22 : X_LUT4
    generic map(
      INIT => X"0033",
      LOC => "SLICE_X46Y57"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_90_State(28),
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_90_State(8),
      O => XLXI_27_XLXI_90_nrClus_16_mux00001_SW21_30037
    );
  XLXI_31_FileReader_Playing_Time_mux0000_26_20_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X0Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000_26_20_F5MUX_30071,
      O => XLXI_31_FileReader_Playing_Time_mux0000_26_20
    );
  XLXI_31_FileReader_Playing_Time_mux0000_26_20_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X0Y38"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_mux0000_26_202_30062,
      IB => XLXI_31_FileReader_Playing_Time_mux0000_26_201_30069,
      SEL => XLXI_31_FileReader_Playing_Time_mux0000_26_20_BXINV_30064,
      O => XLXI_31_FileReader_Playing_Time_mux0000_26_20_F5MUX_30071
    );
  XLXI_31_FileReader_Playing_Time_mux0000_26_20_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXN_155(5),
      O => XLXI_31_FileReader_Playing_Time_mux0000_26_20_BXINV_30064
    );
  XLXI_31_FileReader_Playing_Time_mux0000_26_202 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X0Y38"
    )
    port map (
      ADR0 => XLXI_31_FileReader_N0,
      ADR1 => XLXI_31_FileReader_State_cmp_eq0012,
      ADR2 => XLXI_31_FileReader_Playing_Time(5),
      ADR3 => XLXN_155(4),
      O => XLXI_31_FileReader_Playing_Time_mux0000_26_202_30062
    );
  XLXI_31_FileReader_Playing_Time_mux0000_26_201 : X_LUT4
    generic map(
      INIT => X"A0EC",
      LOC => "SLICE_X0Y38"
    )
    port map (
      ADR0 => XLXI_31_FileReader_N0,
      ADR1 => XLXI_31_FileReader_State_cmp_eq0012,
      ADR2 => XLXI_31_FileReader_Playing_Time(5),
      ADR3 => XLXN_155(4),
      O => XLXI_31_FileReader_Playing_Time_mux0000_26_201_30069
    );
  XLXI_27_XLXI_90_cnt512_or0000_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_cnt512_or0000_F5MUX_30096,
      O => XLXI_27_XLXI_90_cnt512_or0000
    );
  XLXI_27_XLXI_90_cnt512_or0000_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X43Y55"
    )
    port map (
      IA => XLXI_27_XLXI_90_cnt512_or00001_30083,
      IB => XLXI_27_XLXI_90_cnt512_or0000_F,
      SEL => XLXI_27_XLXI_90_cnt512_or0000_BXINV_30085,
      O => XLXI_27_XLXI_90_cnt512_or0000_F5MUX_30096
    );
  XLXI_27_XLXI_90_cnt512_or0000_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_State(7),
      O => XLXI_27_XLXI_90_cnt512_or0000_BXINV_30085
    );
  XLXI_27_XLXI_90_cnt512_or00001 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X43Y55"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_State(27),
      ADR1 => XLXI_27_XLXI_90_State(0),
      ADR2 => XLXI_27_XLXI_90_State(4),
      ADR3 => XLXI_27_XLXI_90_State(10),
      O => XLXI_27_XLXI_90_cnt512_or00001_30083
    );
  XLXI_31_XLXI_22_Tone_1_12_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Tone_1_12_F5MUX_30121,
      O => XLXI_31_XLXI_22_Tone_1_12
    );
  XLXI_31_XLXI_22_Tone_1_12_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X20Y14"
    )
    port map (
      IA => N202,
      IB => N203,
      SEL => XLXI_31_XLXI_22_Tone_1_12_BXINV_30114,
      O => XLXI_31_XLXI_22_Tone_1_12_F5MUX_30121
    );
  XLXI_31_XLXI_22_Tone_1_12_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_371_1_0,
      O => XLXI_31_XLXI_22_Tone_1_12_BXINV_30114
    );
  XLXI_31_XLXI_22_Tone_1_223_F : X_LUT4
    generic map(
      INIT => X"AAA8",
      LOC => "SLICE_X20Y14"
    )
    port map (
      ADR0 => XLXI_31_XLXN_371_0_0,
      ADR1 => XLXI_31_XLXI_22_N26,
      ADR2 => XLXI_31_XLXI_22_Period_17_mux0005_0,
      ADR3 => XLXI_31_XLXI_22_Period_15_mux0005_0,
      O => N202
    );
  XLXI_31_XLXI_22_Tone_1_223_G : X_LUT4
    generic map(
      INIT => X"CCC8",
      LOC => "SLICE_X20Y14"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Period_21_mux0000_0,
      ADR1 => XLXI_31_XLXN_371_0_0,
      ADR2 => XLXI_31_XLXI_22_N41,
      ADR3 => XLXI_31_XLXI_22_N52_0,
      O => N203
    );
  XLXI_31_XLXI_22_Period_9_mux0003_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_9_mux0003_F5MUX_30146,
      O => XLXI_31_XLXI_22_Period_9_mux0003
    );
  XLXI_31_XLXI_22_Period_9_mux0003_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X21Y17"
    )
    port map (
      IA => N204,
      IB => N205,
      SEL => XLXI_31_XLXI_22_Period_9_mux0003_BXINV_30139,
      O => XLXI_31_XLXI_22_Period_9_mux0003_F5MUX_30146
    );
  XLXI_31_XLXI_22_Period_9_mux0003_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_373_3_0,
      O => XLXI_31_XLXI_22_Period_9_mux0003_BXINV_30139
    );
  XLXI_31_XLXI_22_Period_9_mux0003_F : X_LUT4
    generic map(
      INIT => X"D0F0",
      LOC => "SLICE_X21Y17"
    )
    port map (
      ADR0 => XLXI_31_XLXN_373(0),
      ADR1 => XLXI_31_XLXN_373_1_0,
      ADR2 => XLXI_31_XLXI_22_Period_21_and0000,
      ADR3 => XLXI_31_XLXN_373_2_0,
      O => N204
    );
  XLXI_31_XLXI_22_Period_9_mux0003_G : X_LUT4
    generic map(
      INIT => X"0010",
      LOC => "SLICE_X21Y17"
    )
    port map (
      ADR0 => XLXI_31_XLXN_373(0),
      ADR1 => XLXI_31_XLXN_373_1_0,
      ADR2 => XLXI_31_XLXI_22_Period_21_and0000,
      ADR3 => XLXI_31_XLXN_373_2_0,
      O => N205
    );
  XLXI_31_XLXI_22_Period_21_and0000_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_21_and0000_F5MUX_30171,
      O => XLXI_31_XLXI_22_Period_21_and0000
    );
  XLXI_31_XLXI_22_Period_21_and0000_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X23Y30"
    )
    port map (
      IA => XLXI_31_XLXI_22_Period_21_and00001_30159,
      IB => XLXI_31_XLXI_27_state_0_rt_30169,
      SEL => XLXI_31_XLXI_22_Period_21_and0000_BXINV_30161,
      O => XLXI_31_XLXI_22_Period_21_and0000_F5MUX_30171
    );
  XLXI_31_XLXI_22_Period_21_and0000_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num(7),
      O => XLXI_31_XLXI_22_Period_21_and0000_BXINV_30161
    );
  XLXI_31_XLXI_22_Period_21_and00001 : X_LUT4
    generic map(
      INIT => X"CCCD",
      LOC => "SLICE_X23Y30"
    )
    port map (
      ADR0 => XLXI_31_XLXI_28_Current_Oct_Num(6),
      ADR1 => XLXI_31_XLXI_27_state(0),
      ADR2 => XLXI_31_XLXI_28_Current_Oct_Num(4),
      ADR3 => XLXI_31_XLXI_28_Current_Oct_Num(5),
      O => XLXI_31_XLXI_22_Period_21_and00001_30159
    );
  XLXI_31_XLXI_22_Period_6_mux0002_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_6_mux0002_F5MUX_30196,
      O => XLXI_31_XLXI_22_Period_6_mux0002
    );
  XLXI_31_XLXI_22_Period_6_mux0002_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X16Y12"
    )
    port map (
      IA => N216,
      IB => N217,
      SEL => XLXI_31_XLXI_22_Period_6_mux0002_BXINV_30189,
      O => XLXI_31_XLXI_22_Period_6_mux0002_F5MUX_30196
    );
  XLXI_31_XLXI_22_Period_6_mux0002_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_373_3_0,
      O => XLXI_31_XLXI_22_Period_6_mux0002_BXINV_30189
    );
  XLXI_31_XLXI_22_Period_6_mux00021_F : X_LUT4
    generic map(
      INIT => X"8480",
      LOC => "SLICE_X16Y12"
    )
    port map (
      ADR0 => XLXI_31_XLXN_373(0),
      ADR1 => XLXI_31_XLXI_22_Period_21_and0000,
      ADR2 => XLXI_31_XLXN_373_1_0,
      ADR3 => XLXI_31_XLXN_373_2_0,
      O => N216
    );
  XLXI_31_XLXI_22_Period_6_mux00021_G : X_LUT4
    generic map(
      INIT => X"0004",
      LOC => "SLICE_X16Y12"
    )
    port map (
      ADR0 => XLXI_31_XLXN_373(0),
      ADR1 => XLXI_31_XLXI_22_Period_21_and0000,
      ADR2 => XLXI_31_XLXN_373_1_0,
      ADR3 => XLXI_31_XLXN_373_2_0,
      O => N217
    );
  XLXI_31_XLXI_25_Last_Period_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Last_Period_2_FXMUX_30227,
      O => XLXI_31_XLXI_25_Last_Period_2_DXMUX_30228
    );
  XLXI_31_XLXI_25_Last_Period_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Last_Period_2_FXMUX_30227,
      O => XLXI_31_XLXN_232(2)
    );
  XLXI_31_XLXI_25_Last_Period_2_FXMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Last_Period_2_F5MUX_30226,
      O => XLXI_31_XLXI_25_Last_Period_2_FXMUX_30227
    );
  XLXI_31_XLXI_25_Last_Period_2_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X20Y15"
    )
    port map (
      IA => XLXI_31_XLXI_22_Mmux_Period_2_5_f6_rt_30217,
      IB => XLXI_31_XLXI_22_Tone_3_1328,
      SEL => XLXI_31_XLXI_25_Last_Period_2_BXINV_30219,
      O => XLXI_31_XLXI_25_Last_Period_2_F5MUX_30226
    );
  XLXI_31_XLXI_25_Last_Period_2_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_371(3),
      O => XLXI_31_XLXI_25_Last_Period_2_BXINV_30219
    );
  XLXI_31_XLXI_25_Last_Period_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_25_Last_Period_2_CLKINV_30209
    );
  XLXI_31_XLXI_25_Last_Period_2_CEINV : X_INV
    generic map(
      LOC => "SLICE_X20Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_10_Q,
      O => XLXI_31_XLXI_25_Last_Period_2_CEINVNOT
    );
  XLXI_31_XLXI_22_Mmux_Period_2_5_f6_rt : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X20Y15"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_31_XLXI_22_Mmux_Period_2_5_f6,
      O => XLXI_31_XLXI_22_Mmux_Period_2_5_f6_rt_30217
    );
  XLXI_31_XLXI_22_Tone_3_1558_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Tone_3_1558_F5MUX_30256,
      O => XLXI_31_XLXI_22_Tone_3_1558
    );
  XLXI_31_XLXI_22_Tone_3_1558_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X14Y12"
    )
    port map (
      IA => XLXI_31_XLXI_22_Mmux_Period_0_9_f5_rt_30247,
      IB => XLXI_31_XLXI_22_Tone_3_15581_30254,
      SEL => XLXI_31_XLXI_22_Tone_3_1558_BXINV_30249,
      O => XLXI_31_XLXI_22_Tone_3_1558_F5MUX_30256
    );
  XLXI_31_XLXI_22_Tone_3_1558_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_371_2_0,
      O => XLXI_31_XLXI_22_Tone_3_1558_BXINV_30249
    );
  XLXI_31_XLXI_22_Mmux_Period_0_9_f5_rt : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X14Y12"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_31_XLXI_22_Mmux_Period_0_9_f5,
      ADR3 => VCC,
      O => XLXI_31_XLXI_22_Mmux_Period_0_9_f5_rt_30247
    );
  SDC_SS_OBUF_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y78",
      PATHPULSE => 555 ps
    )
    port map (
      I => SDC_SS_OBUF_F5MUX_30283,
      O => SDC_SS_OBUF_DXMUX_30285
    );
  SDC_SS_OBUF_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X31Y78"
    )
    port map (
      IA => XLXI_27_N380,
      IB => XLXI_27_N381,
      SEL => SDC_SS_OBUF_BXINV_30276,
      O => SDC_SS_OBUF_F5MUX_30283
    );
  SDC_SS_OBUF_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y78",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_State_0_FXMUX_29638,
      O => SDC_SS_OBUF_BXINV_30276
    );
  SDC_SS_OBUF_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y78",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => SDC_SS_OBUF_CLKINV_30269
    );
  XLXI_27_XLXI_86_XLXI_2_SS_mux0000_F : X_LUT4
    generic map(
      INIT => X"AAAE",
      LOC => "SLICE_X31Y78"
    )
    port map (
      ADR0 => SDC_SS_OBUF_13778,
      ADR1 => XLXI_27_XLXI_86_XLXI_2_NextState_3_0,
      ADR2 => XLXI_27_XLXI_86_XLXI_2_NextState_1_0,
      ADR3 => XLXI_27_XLXI_86_XLXI_2_NextState(2),
      O => XLXI_27_N380
    );
  XLXI_31_XLXI_27_Tone_DUMMY_0_48_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_27_Tone_DUMMY_0_48_F5MUX_30312,
      O => XLXI_31_XLXI_27_Tone_DUMMY_0_48
    );
  XLXI_31_XLXI_27_Tone_DUMMY_0_48_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X14Y49"
    )
    port map (
      IA => XLXI_31_XLXI_27_Tone_DUMMY_0_482_30303,
      IB => XLXI_31_XLXI_27_Tone_DUMMY_0_481_30310,
      SEL => XLXI_31_XLXI_27_Tone_DUMMY_0_48_BXINV_30305,
      O => XLXI_31_XLXI_27_Tone_DUMMY_0_48_F5MUX_30312
    );
  XLXI_31_XLXI_27_Tone_DUMMY_0_48_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Tone_Char(4),
      O => XLXI_31_XLXI_27_Tone_DUMMY_0_48_BXINV_30305
    );
  XLXI_31_XLXI_27_Tone_DUMMY_0_482 : X_LUT4
    generic map(
      INIT => X"0004",
      LOC => "SLICE_X14Y49"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Tone_Char(3),
      ADR1 => XLXI_31_FileReader_Tone_Char(0),
      ADR2 => XLXI_31_FileReader_Tone_Char(2),
      ADR3 => XLXI_31_FileReader_Tone_Char(1),
      O => XLXI_31_XLXI_27_Tone_DUMMY_0_482_30303
    );
  XLXI_31_XLXI_27_Tone_DUMMY_0_481 : X_LUT4
    generic map(
      INIT => X"0408",
      LOC => "SLICE_X14Y49"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Tone_Char(3),
      ADR1 => XLXI_31_FileReader_Tone_Char(0),
      ADR2 => XLXI_31_FileReader_Tone_Char(2),
      ADR3 => XLXI_31_FileReader_Tone_Char(1),
      O => XLXI_31_XLXI_27_Tone_DUMMY_0_481_30310
    );
  XLXI_31_XLXI_27_Tone_DUMMY_0_65_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_27_Tone_DUMMY_0_65_F5MUX_30337,
      O => XLXI_31_XLXI_27_Tone_DUMMY_0_65
    );
  XLXI_31_XLXI_27_Tone_DUMMY_0_65_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X13Y46"
    )
    port map (
      IA => XLXI_31_XLXI_27_Tone_DUMMY_0_652_30327,
      IB => XLXI_31_XLXI_27_Tone_DUMMY_0_651_30335,
      SEL => XLXI_31_XLXI_27_Tone_DUMMY_0_65_BXINV_30329,
      O => XLXI_31_XLXI_27_Tone_DUMMY_0_65_F5MUX_30337
    );
  XLXI_31_XLXI_27_Tone_DUMMY_0_65_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Tone_Char(4),
      O => XLXI_31_XLXI_27_Tone_DUMMY_0_65_BXINV_30329
    );
  XLXI_31_XLXI_27_Tone_DUMMY_0_652 : X_LUT4
    generic map(
      INIT => X"0004",
      LOC => "SLICE_X13Y46"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Tone_Char(3),
      ADR1 => XLXI_31_FileReader_Tone_Char(2),
      ADR2 => XLXI_31_FileReader_Tone_Char(0),
      ADR3 => XLXI_31_FileReader_Tone_Char(1),
      O => XLXI_31_XLXI_27_Tone_DUMMY_0_652_30327
    );
  XLXI_31_XLXI_27_Tone_DUMMY_1_44_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_27_Tone_DUMMY_1_44_F5MUX_30362,
      O => XLXI_31_XLXI_27_Tone_DUMMY_1_44
    );
  XLXI_31_XLXI_27_Tone_DUMMY_1_44_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X13Y47"
    )
    port map (
      IA => XLXI_31_XLXI_27_Tone_DUMMY_1_442_30353,
      IB => XLXI_31_XLXI_27_Tone_DUMMY_1_441_30360,
      SEL => XLXI_31_XLXI_27_Tone_DUMMY_1_44_BXINV_30355,
      O => XLXI_31_XLXI_27_Tone_DUMMY_1_44_F5MUX_30362
    );
  XLXI_31_XLXI_27_Tone_DUMMY_1_44_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Tone_Char(4),
      O => XLXI_31_XLXI_27_Tone_DUMMY_1_44_BXINV_30355
    );
  XLXI_31_XLXI_27_Tone_DUMMY_1_442 : X_LUT4
    generic map(
      INIT => X"0400",
      LOC => "SLICE_X13Y47"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Tone_Char(3),
      ADR1 => XLXI_31_FileReader_Tone_Char(2),
      ADR2 => XLXI_31_FileReader_Tone_Char(0),
      ADR3 => XLXI_31_FileReader_Tone_Char(1),
      O => XLXI_31_XLXI_27_Tone_DUMMY_1_442_30353
    );
  XLXI_31_XLXI_27_Tone_DUMMY_1_441 : X_LUT4
    generic map(
      INIT => X"5044",
      LOC => "SLICE_X13Y47"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Tone_Char(3),
      ADR1 => XLXI_31_FileReader_Tone_Char(2),
      ADR2 => XLXI_31_FileReader_Tone_Char(0),
      ADR3 => XLXI_31_FileReader_Tone_Char(1),
      O => XLXI_31_XLXI_27_Tone_DUMMY_1_441_30360
    );
  XLXI_31_XLXI_27_Tone_DUMMY_1_72_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_27_Tone_DUMMY_1_72_F5MUX_30387,
      O => XLXI_31_XLXI_27_Tone_DUMMY_1_72
    );
  XLXI_31_XLXI_27_Tone_DUMMY_1_72_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X12Y49"
    )
    port map (
      IA => XLXI_31_XLXI_27_Tone_DUMMY_1_721_30374,
      IB => XLXI_31_XLXI_27_Tone_DUMMY_1_72_F,
      SEL => XLXI_31_XLXI_27_Tone_DUMMY_1_72_BXINV_30376,
      O => XLXI_31_XLXI_27_Tone_DUMMY_1_72_F5MUX_30387
    );
  XLXI_31_XLXI_27_Tone_DUMMY_1_72_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Tone_Char(4),
      O => XLXI_31_XLXI_27_Tone_DUMMY_1_72_BXINV_30376
    );
  XLXI_31_XLXI_27_Tone_DUMMY_1_721 : X_LUT4
    generic map(
      INIT => X"0002",
      LOC => "SLICE_X12Y49"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Tone_Char(3),
      ADR1 => XLXI_31_FileReader_Tone_Char(1),
      ADR2 => XLXI_31_FileReader_Tone_Char(2),
      ADR3 => XLXI_31_FileReader_Tone_Char(0),
      O => XLXI_31_XLXI_27_Tone_DUMMY_1_721_30374
    );
  XLXI_31_XLXI_27_Tone_DUMMY_2_33_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_27_Tone_DUMMY_2_33_F5MUX_30412,
      O => XLXI_31_XLXI_27_Tone_DUMMY_2_33
    );
  XLXI_31_XLXI_27_Tone_DUMMY_2_33_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X14Y46"
    )
    port map (
      IA => XLXI_31_XLXI_27_Tone_DUMMY_2_332_30403,
      IB => XLXI_31_XLXI_27_Tone_DUMMY_2_331_30410,
      SEL => XLXI_31_XLXI_27_Tone_DUMMY_2_33_BXINV_30405,
      O => XLXI_31_XLXI_27_Tone_DUMMY_2_33_F5MUX_30412
    );
  XLXI_31_XLXI_27_Tone_DUMMY_2_33_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Tone_Char(4),
      O => XLXI_31_XLXI_27_Tone_DUMMY_2_33_BXINV_30405
    );
  XLXI_31_XLXI_27_Tone_DUMMY_2_332 : X_LUT4
    generic map(
      INIT => X"1050",
      LOC => "SLICE_X14Y46"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Tone_Char(3),
      ADR1 => XLXI_31_FileReader_Tone_Char(0),
      ADR2 => XLXI_31_FileReader_Tone_Char(2),
      ADR3 => XLXI_31_FileReader_Tone_Char(1),
      O => XLXI_31_XLXI_27_Tone_DUMMY_2_332_30403
    );
  XLXI_31_XLXI_27_Tone_DUMMY_2_331 : X_LUT4
    generic map(
      INIT => X"0010",
      LOC => "SLICE_X14Y46"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Tone_Char(3),
      ADR1 => XLXI_31_FileReader_Tone_Char(0),
      ADR2 => XLXI_31_FileReader_Tone_Char(2),
      ADR3 => XLXI_31_FileReader_Tone_Char(1),
      O => XLXI_31_XLXI_27_Tone_DUMMY_2_331_30410
    );
  XLXI_31_XLXI_27_Tone_DUMMY_2_51_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_27_Tone_DUMMY_2_51_F5MUX_30437,
      O => XLXI_31_XLXI_27_Tone_DUMMY_2_51
    );
  XLXI_31_XLXI_27_Tone_DUMMY_2_51_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X15Y44"
    )
    port map (
      IA => XLXI_31_XLXI_27_Tone_DUMMY_2_511_30424,
      IB => XLXI_31_XLXI_27_Tone_DUMMY_2_51_F,
      SEL => XLXI_31_XLXI_27_Tone_DUMMY_2_51_BXINV_30426,
      O => XLXI_31_XLXI_27_Tone_DUMMY_2_51_F5MUX_30437
    );
  XLXI_31_XLXI_27_Tone_DUMMY_2_51_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Tone_Char(4),
      O => XLXI_31_XLXI_27_Tone_DUMMY_2_51_BXINV_30426
    );
  XLXI_31_XLXI_27_Tone_DUMMY_2_511 : X_LUT4
    generic map(
      INIT => X"0200",
      LOC => "SLICE_X15Y44"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Tone_Char(1),
      ADR1 => XLXI_31_FileReader_Tone_Char(2),
      ADR2 => XLXI_31_FileReader_Tone_Char(0),
      ADR3 => XLXI_31_FileReader_Tone_Char(3),
      O => XLXI_31_XLXI_27_Tone_DUMMY_2_511_30424
    );
  XLXI_31_XLXN_371_3_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_371_3_F5MUX_30462,
      O => XLXI_31_XLXN_371(3)
    );
  XLXI_31_XLXN_371_3_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X25Y44"
    )
    port map (
      IA => Tone_3_OBUF_rt_30453,
      IB => XLXI_31_XLXI_27_Tone_DUMMY_3_101,
      SEL => XLXI_31_XLXN_371_3_BXINV_30455,
      O => XLXI_31_XLXN_371_3_F5MUX_30462
    );
  XLXI_31_XLXN_371_3_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_27_state(0),
      O => XLXI_31_XLXN_371_3_BXINV_30455
    );
  Tone_3_OBUF_rt : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X25Y44"
    )
    port map (
      ADR0 => Tone_3_OBUF_13775,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Tone_3_OBUF_rt_30453
    );
  N112_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => N112_F5MUX_30487,
      O => N112
    );
  N112_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X15Y45"
    )
    port map (
      IA => N206,
      IB => N207,
      SEL => N112_BXINV_30480,
      O => N112_F5MUX_30487
    );
  N112_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Tone_Char(2),
      O => N112_BXINV_30480
    );
  XLXI_31_XLXI_27_Tone_DUMMY_3_101_SW0_F : X_LUT4
    generic map(
      INIT => X"4300",
      LOC => "SLICE_X15Y45"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Tone_Char(1),
      ADR1 => XLXI_31_FileReader_Tone_Char(4),
      ADR2 => XLXI_31_FileReader_Tone_Char(0),
      ADR3 => XLXI_31_FileReader_Tone_Char(3),
      O => N206
    );
  XLXI_31_XLXI_27_Tone_DUMMY_3_101_SW0_G : X_LUT4
    generic map(
      INIT => X"0060",
      LOC => "SLICE_X15Y45"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Tone_Char(1),
      ADR1 => XLXI_31_FileReader_Tone_Char(4),
      ADR2 => XLXI_31_FileReader_Tone_Char(0),
      ADR3 => XLXI_31_FileReader_Tone_Char(3),
      O => N207
    );
  XLXI_27_XLXI_86_XLXI_2_State_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y78",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_State_2_FXMUX_30518,
      O => XLXI_27_XLXI_86_XLXI_2_State_2_DXMUX_30519
    );
  XLXI_27_XLXI_86_XLXI_2_State_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y78",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_State_2_FXMUX_30518,
      O => XLXI_27_XLXI_86_XLXI_2_NextState(2)
    );
  XLXI_27_XLXI_86_XLXI_2_State_2_FXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y78",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_State_2_F5MUX_30517,
      O => XLXI_27_XLXI_86_XLXI_2_State_2_FXMUX_30518
    );
  XLXI_27_XLXI_86_XLXI_2_State_2_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X30Y78"
    )
    port map (
      IA => XLXI_27_N378,
      IB => XLXI_27_N379,
      SEL => XLXI_27_XLXI_86_XLXI_2_State_2_BXINV_30510,
      O => XLXI_27_XLXI_86_XLXI_2_State_2_F5MUX_30517
    );
  XLXI_27_XLXI_86_XLXI_2_State_2_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y78",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_State(2),
      O => XLXI_27_XLXI_86_XLXI_2_State_2_BXINV_30510
    );
  XLXI_27_XLXI_86_XLXI_2_State_2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y78",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_27_File_Source_Selected_12344,
      O => XLXI_27_XLXI_86_XLXI_2_State_2_SRINV_30503
    );
  XLXI_27_XLXI_86_XLXI_2_State_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y78",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_86_XLXI_2_State_2_CLKINV_30502
    );
  XLXI_27_XLXI_86_XLXI_2_Mmux_NextState7_F : X_LUT4
    generic map(
      INIT => X"0080",
      LOC => "SLICE_X30Y78"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_2_NextState_and0001_0,
      ADR1 => XLXI_27_XLXI_86_XLXI_2_State(0),
      ADR2 => XLXI_27_XLXI_86_XLXI_2_State(1),
      ADR3 => XLXI_27_XLXI_86_XLXI_2_State(3),
      O => XLXI_27_N378
    );
  XLXI_27_XLXI_90_N2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_N2_F5MUX_30547,
      O => XLXI_27_XLXI_90_N2
    );
  XLXI_27_XLXI_90_N2_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X45Y46"
    )
    port map (
      IA => XLXI_27_N372,
      IB => XLXI_27_N373,
      SEL => XLXI_27_XLXI_90_N2_BXINV_30540,
      O => XLXI_27_XLXI_90_N2_F5MUX_30547
    );
  XLXI_27_XLXI_90_N2_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_0_and0000,
      O => XLXI_27_XLXI_90_N2_BXINV_30540
    );
  XLXI_27_XLXI_90_nrClus_10_mux00001_F : X_LUT4
    generic map(
      INIT => X"F1FF",
      LOC => "SLICE_X45Y46"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_State(8),
      ADR1 => XLXI_27_XLXI_90_State(28),
      ADR2 => XLXI_27_XLXI_90_N27,
      ADR3 => XLXI_27_XLXI_86_XLXI_1_RxCE1_12369,
      O => XLXI_27_N372
    );
  XLXI_27_XLXI_90_nrClus_10_mux00001_G : X_LUT4
    generic map(
      INIT => X"F7FF",
      LOC => "SLICE_X45Y46"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_cnt512(0),
      ADR1 => XLXI_27_XLXI_90_cnt512(1),
      ADR2 => XLXI_27_XLXI_90_N27,
      ADR3 => XLXI_27_XLXI_90_N91,
      O => XLXI_27_N373
    );
  XLXI_31_XLXI_22_N58_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_N58_F5MUX_30572,
      O => XLXI_31_XLXI_22_N58
    );
  XLXI_31_XLXI_22_N58_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X18Y24"
    )
    port map (
      IA => XLXI_31_XLXI_22_Period_11_mux000421_30563,
      IB => XLXI_31_XLXI_22_Period_11_mux00042,
      SEL => XLXI_31_XLXI_22_N58_BXINV_30565,
      O => XLXI_31_XLXI_22_N58_F5MUX_30572
    );
  XLXI_31_XLXI_22_N58_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_373_3_0,
      O => XLXI_31_XLXI_22_N58_BXINV_30565
    );
  XLXI_31_XLXI_22_Period_11_mux000422 : X_LUT4
    generic map(
      INIT => X"2200",
      LOC => "SLICE_X18Y24"
    )
    port map (
      ADR0 => XLXI_31_XLXN_373_1_0,
      ADR1 => XLXI_31_XLXN_373(0),
      ADR2 => VCC,
      ADR3 => XLXI_31_XLXI_22_Period_21_and0000,
      O => XLXI_31_XLXI_22_Period_11_mux000421_30563
    );
  XLXI_31_XLXI_25_Last_Period_20_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Last_Period_20_FXMUX_30603,
      O => XLXI_31_XLXI_25_Last_Period_20_DXMUX_30604
    );
  XLXI_31_XLXI_25_Last_Period_20_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Last_Period_20_FXMUX_30603,
      O => XLXI_31_XLXN_232(20)
    );
  XLXI_31_XLXI_25_Last_Period_20_FXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Last_Period_20_F5MUX_30602,
      O => XLXI_31_XLXI_25_Last_Period_20_FXMUX_30603
    );
  XLXI_31_XLXI_25_Last_Period_20_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X25Y18"
    )
    port map (
      IA => N214,
      IB => N215,
      SEL => XLXI_31_XLXI_25_Last_Period_20_BXINV_30594,
      O => XLXI_31_XLXI_25_Last_Period_20_F5MUX_30602
    );
  XLXI_31_XLXI_25_Last_Period_20_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_371(3),
      O => XLXI_31_XLXI_25_Last_Period_20_BXINV_30594
    );
  XLXI_31_XLXI_25_Last_Period_20_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_25_Last_Period_20_CLKINV_30587
    );
  XLXI_31_XLXI_25_Last_Period_20_CEINV : X_INV
    generic map(
      LOC => "SLICE_X25Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_10_Q,
      O => XLXI_31_XLXI_25_Last_Period_20_CEINVNOT
    );
  XLXI_31_XLXI_22_Mmux_Period_20_3_F : X_LUT4
    generic map(
      INIT => X"AAA8",
      LOC => "SLICE_X25Y18"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Period_20_mux0000,
      ADR1 => XLXI_31_XLXN_371_2_0,
      ADR2 => XLXI_31_XLXN_371_0_0,
      ADR3 => XLXI_31_XLXN_371_1_0,
      O => N214
    );
  XLXI_31_XLXI_22_Period_14_mux0007_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_14_mux0007_F5MUX_30632,
      O => XLXI_31_XLXI_22_Period_14_mux0007
    );
  XLXI_31_XLXI_22_Period_14_mux0007_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X22Y14"
    )
    port map (
      IA => XLXI_31_XLXI_22_Period_14_mux00071_30619,
      IB => XLXI_31_XLXI_22_Period_14_mux0007_F,
      SEL => XLXI_31_XLXI_22_Period_14_mux0007_BXINV_30621,
      O => XLXI_31_XLXI_22_Period_14_mux0007_F5MUX_30632
    );
  XLXI_31_XLXI_22_Period_14_mux0007_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_373_3_0,
      O => XLXI_31_XLXI_22_Period_14_mux0007_BXINV_30621
    );
  XLXI_31_XLXI_22_Period_14_mux00071 : X_LUT4
    generic map(
      INIT => X"9020",
      LOC => "SLICE_X22Y14"
    )
    port map (
      ADR0 => XLXI_31_XLXN_373_1_0,
      ADR1 => XLXI_31_XLXN_373(0),
      ADR2 => XLXI_31_XLXI_22_Period_21_and0000,
      ADR3 => XLXI_31_XLXN_373_2_0,
      O => XLXI_31_XLXI_22_Period_14_mux00071_30619
    );
  XLXI_27_XLXI_90_NextState_cmp_ne000644_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_NextState_cmp_ne000644_F5MUX_30657,
      O => XLXI_27_XLXI_90_NextState_cmp_ne000644
    );
  XLXI_27_XLXI_90_NextState_cmp_ne000644_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X40Y52"
    )
    port map (
      IA => XLXI_27_XLXI_86_XLXI_1_regMISO_1_rt_30644,
      IB => XLXI_27_XLXI_90_NextState_cmp_ne000644_F,
      SEL => XLXI_27_XLXI_90_NextState_cmp_ne000644_BXINV_30646,
      O => XLXI_27_XLXI_90_NextState_cmp_ne000644_F5MUX_30657
    );
  XLXI_27_XLXI_90_NextState_cmp_ne000644_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_regMISO(0),
      O => XLXI_27_XLXI_90_NextState_cmp_ne000644_BXINV_30646
    );
  XLXI_27_XLXI_86_XLXI_1_regMISO_1_rt : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X40Y52"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_86_XLXI_1_regMISO(1),
      ADR3 => VCC,
      O => XLXI_27_XLXI_86_XLXI_1_regMISO_1_rt_30644
    );
  XLXI_31_XLXI_25_Last_Period_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Last_Period_1_FXMUX_30688,
      O => XLXI_31_XLXI_25_Last_Period_1_DXMUX_30689
    );
  XLXI_31_XLXI_25_Last_Period_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Last_Period_1_FXMUX_30688,
      O => XLXI_31_XLXN_232(1)
    );
  XLXI_31_XLXI_25_Last_Period_1_FXMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Last_Period_1_F5MUX_30687,
      O => XLXI_31_XLXI_25_Last_Period_1_FXMUX_30688
    );
  XLXI_31_XLXI_25_Last_Period_1_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X22Y19"
    )
    port map (
      IA => XLXI_31_XLXI_22_Mmux_Period_1_5_f6_rt_30677,
      IB => XLXI_31_XLXI_22_Tone_3_14,
      SEL => XLXI_31_XLXI_25_Last_Period_1_BXINV_30679,
      O => XLXI_31_XLXI_25_Last_Period_1_F5MUX_30687
    );
  XLXI_31_XLXI_25_Last_Period_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_371(3),
      O => XLXI_31_XLXI_25_Last_Period_1_BXINV_30679
    );
  XLXI_31_XLXI_25_Last_Period_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_25_Last_Period_1_CLKINV_30669
    );
  XLXI_31_XLXI_25_Last_Period_1_CEINV : X_INV
    generic map(
      LOC => "SLICE_X22Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_10_Q,
      O => XLXI_31_XLXI_25_Last_Period_1_CEINVNOT
    );
  XLXI_31_XLXI_22_Mmux_Period_1_5_f6_rt : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X22Y19"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_XLXI_22_Mmux_Period_1_5_f6,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_XLXI_22_Mmux_Period_1_5_f6_rt_30677
    );
  XLXI_31_FileReader_N0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X0Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_N0_F5MUX_30717,
      O => XLXI_31_FileReader_N0
    );
  XLXI_31_FileReader_N0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X0Y42"
    )
    port map (
      IA => XLXI_31_FileReader_Playing_Time_mux0000_24_11_30708,
      IB => XLXI_31_FileReader_Playing_Time_mux0000_24_1,
      SEL => XLXI_31_FileReader_N0_BXINV_30710,
      O => XLXI_31_FileReader_N0_F5MUX_30717
    );
  XLXI_31_FileReader_N0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_State_FSM_FFd3_12404,
      O => XLXI_31_FileReader_N0_BXINV_30710
    );
  XLXI_31_FileReader_Playing_Time_mux0000_24_12 : X_LUT4
    generic map(
      INIT => X"B3F5",
      LOC => "SLICE_X0Y42"
    )
    port map (
      ADR0 => XLXI_31_FileReader_State_FSM_FFd11_12452,
      ADR1 => XLXN_153,
      ADR2 => XLXI_31_XLXI_27_File_Source_Selected_12344,
      ADR3 => XLXI_31_FileReader_State_FSM_FFd5_12406,
      O => XLXI_31_FileReader_Playing_Time_mux0000_24_11_30708
    );
  XLXI_31_FileReader_Playing_Time_mux0000_24_11 : X_LUT4
    generic map(
      INIT => X"B3FF",
      LOC => "SLICE_X0Y42"
    )
    port map (
      ADR0 => XLXI_31_FileReader_State_FSM_FFd11_12452,
      ADR1 => XLXN_153,
      ADR2 => XLXI_31_XLXI_27_File_Source_Selected_12344,
      ADR3 => XLXI_31_FileReader_N4_0,
      O => XLXI_31_FileReader_Playing_Time_mux0000_24_1
    );
  XLXI_31_XLXI_22_Mmux_Period_10_9_f5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Mmux_Period_10_9_f5_F5MUX_30742,
      O => XLXI_31_XLXI_22_Mmux_Period_10_9_f5
    );
  XLXI_31_XLXI_22_Mmux_Period_10_9_f5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X21Y18"
    )
    port map (
      IA => XLXI_31_XLXI_22_Mmux_Period_10_11_30733,
      IB => XLXI_31_XLXI_22_Mmux_Period_10_10_30740,
      SEL => XLXI_31_XLXI_22_Mmux_Period_10_9_f5_BXINV_30735,
      O => XLXI_31_XLXI_22_Mmux_Period_10_9_f5_F5MUX_30742
    );
  XLXI_31_XLXI_22_Mmux_Period_10_9_f5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_371_1_0,
      O => XLXI_31_XLXI_22_Mmux_Period_10_9_f5_BXINV_30735
    );
  XLXI_31_XLXI_22_Mmux_Period_10_11 : X_LUT4
    generic map(
      INIT => X"FCB8",
      LOC => "SLICE_X21Y18"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Period_9_mux0001_0,
      ADR1 => XLXI_31_XLXN_371_0_0,
      ADR2 => XLXI_31_XLXI_22_Period_10_mux0003_0,
      ADR3 => XLXI_31_XLXI_22_N26,
      O => XLXI_31_XLXI_22_Mmux_Period_10_11_30733
    );
  XLXI_31_XLXI_22_Mmux_Period_10_10 : X_LUT4
    generic map(
      INIT => X"CCCE",
      LOC => "SLICE_X21Y18"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Period_21_and0000,
      ADR1 => N158_0,
      ADR2 => XLXI_31_XLXN_373_3_0,
      ADR3 => XLXI_31_XLXN_373_2_0,
      O => XLXI_31_XLXI_22_Mmux_Period_10_10_30740
    );
  N96_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => N96_F5MUX_30767,
      O => N96
    );
  N96_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X18Y22"
    )
    port map (
      IA => XLXI_31_XLXI_22_Mmux_Period_4_9_f5_rt_30758,
      IB => XLXI_31_XLXI_22_Tone_3_11_SW0,
      SEL => N96_BXINV_30760,
      O => N96_F5MUX_30767
    );
  N96_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_371_2_0,
      O => N96_BXINV_30760
    );
  XLXI_31_XLXI_22_Mmux_Period_4_9_f5_rt : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X18Y22"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_XLXI_22_Mmux_Period_4_9_f5,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_XLXI_22_Mmux_Period_4_9_f5_rt_30758
    );
  XLXI_31_XLXI_22_Mmux_Period_11_9_f5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Mmux_Period_11_9_f5_F5MUX_30792,
      O => XLXI_31_XLXI_22_Mmux_Period_11_9_f5
    );
  XLXI_31_XLXI_22_Mmux_Period_11_9_f5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X19Y20"
    )
    port map (
      IA => XLXI_31_XLXI_22_Mmux_Period_11_11_30782,
      IB => XLXI_31_XLXI_22_Mmux_Period_11_10_30790,
      SEL => XLXI_31_XLXI_22_Mmux_Period_11_9_f5_BXINV_30784,
      O => XLXI_31_XLXI_22_Mmux_Period_11_9_f5_F5MUX_30792
    );
  XLXI_31_XLXI_22_Mmux_Period_11_9_f5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_371_1_0,
      O => XLXI_31_XLXI_22_Mmux_Period_11_9_f5_BXINV_30784
    );
  XLXI_31_XLXI_22_Mmux_Period_11_11 : X_LUT4
    generic map(
      INIT => X"FBF8",
      LOC => "SLICE_X19Y20"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_N71,
      ADR1 => XLXI_31_XLXN_371_0_0,
      ADR2 => XLXI_31_XLXI_22_N14,
      ADR3 => XLXI_31_XLXI_22_N58,
      O => XLXI_31_XLXI_22_Mmux_Period_11_11_30782
    );
  XLXI_31_XLXI_22_Mmux_Period_12_9_f5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Mmux_Period_12_9_f5_F5MUX_30817,
      O => XLXI_31_XLXI_22_Mmux_Period_12_9_f5
    );
  XLXI_31_XLXI_22_Mmux_Period_12_9_f5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X16Y25"
    )
    port map (
      IA => XLXI_31_XLXI_22_Mmux_Period_12_11_30808,
      IB => XLXI_31_XLXI_22_Mmux_Period_12_10_30815,
      SEL => XLXI_31_XLXI_22_Mmux_Period_12_9_f5_BXINV_30810,
      O => XLXI_31_XLXI_22_Mmux_Period_12_9_f5_F5MUX_30817
    );
  XLXI_31_XLXI_22_Mmux_Period_12_9_f5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_371_1_0,
      O => XLXI_31_XLXI_22_Mmux_Period_12_9_f5_BXINV_30810
    );
  XLXI_31_XLXI_22_Mmux_Period_12_11 : X_LUT4
    generic map(
      INIT => X"FA50",
      LOC => "SLICE_X16Y25"
    )
    port map (
      ADR0 => XLXI_31_XLXN_371_0_0,
      ADR1 => VCC,
      ADR2 => XLXI_31_XLXI_22_Period_12_mux0004_0,
      ADR3 => XLXI_31_XLXI_22_Period_12_mux0003_0,
      O => XLXI_31_XLXI_22_Mmux_Period_12_11_30808
    );
  XLXI_31_XLXI_22_Mmux_Period_13_9_f5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Mmux_Period_13_9_f5_F5MUX_30842,
      O => XLXI_31_XLXI_22_Mmux_Period_13_9_f5
    );
  XLXI_31_XLXI_22_Mmux_Period_13_9_f5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X24Y14"
    )
    port map (
      IA => XLXI_31_XLXI_22_Mmux_Period_13_11_30832,
      IB => XLXI_31_XLXI_22_Mmux_Period_13_10_30840,
      SEL => XLXI_31_XLXI_22_Mmux_Period_13_9_f5_BXINV_30834,
      O => XLXI_31_XLXI_22_Mmux_Period_13_9_f5_F5MUX_30842
    );
  XLXI_31_XLXI_22_Mmux_Period_13_9_f5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_371_1_0,
      O => XLXI_31_XLXI_22_Mmux_Period_13_9_f5_BXINV_30834
    );
  XLXI_31_XLXI_22_Mmux_Period_13_11 : X_LUT4
    generic map(
      INIT => X"AACC",
      LOC => "SLICE_X24Y14"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Period_13_mux0003_0,
      ADR1 => XLXI_31_XLXI_22_Period_13_mux0004_0,
      ADR2 => VCC,
      ADR3 => XLXI_31_XLXN_371_0_0,
      O => XLXI_31_XLXI_22_Mmux_Period_13_11_30832
    );
  XLXI_31_XLXI_22_Mmux_Period_14_9_f5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Mmux_Period_14_9_f5_F5MUX_30867,
      O => XLXI_31_XLXI_22_Mmux_Period_14_9_f5
    );
  XLXI_31_XLXI_22_Mmux_Period_14_9_f5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X20Y12"
    )
    port map (
      IA => XLXI_31_XLXI_22_Mmux_Period_14_11_30858,
      IB => XLXI_31_XLXI_22_Mmux_Period_14_10_30865,
      SEL => XLXI_31_XLXI_22_Mmux_Period_14_9_f5_BXINV_30860,
      O => XLXI_31_XLXI_22_Mmux_Period_14_9_f5_F5MUX_30867
    );
  XLXI_31_XLXI_22_Mmux_Period_14_9_f5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_371_1_0,
      O => XLXI_31_XLXI_22_Mmux_Period_14_9_f5_BXINV_30860
    );
  XLXI_31_XLXI_22_Mmux_Period_14_11 : X_LUT4
    generic map(
      INIT => X"FAD8",
      LOC => "SLICE_X20Y12"
    )
    port map (
      ADR0 => XLXI_31_XLXN_371_0_0,
      ADR1 => XLXI_31_XLXI_22_N13,
      ADR2 => XLXI_31_XLXI_22_Period_14_mux0004_0,
      ADR3 => XLXI_31_XLXI_22_N64_0,
      O => XLXI_31_XLXI_22_Mmux_Period_14_11_30858
    );
  XLXI_31_XLXI_22_Mmux_Period_14_10 : X_LUT4
    generic map(
      INIT => X"FDA8",
      LOC => "SLICE_X20Y12"
    )
    port map (
      ADR0 => XLXI_31_XLXN_371_0_0,
      ADR1 => XLXI_31_XLXI_22_N41,
      ADR2 => XLXI_31_XLXI_22_Period_6_mux0007_0,
      ADR3 => XLXI_31_XLXI_22_Period_14_mux0002_0,
      O => XLXI_31_XLXI_22_Mmux_Period_14_10_30865
    );
  XLXI_31_XLXI_22_Period_5_mux0004_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_5_mux0004_F5MUX_30892,
      O => XLXI_31_XLXI_22_Period_5_mux0004
    );
  XLXI_31_XLXI_22_Period_5_mux0004_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X14Y19"
    )
    port map (
      IA => XLXI_31_XLXI_22_Period_5_mux00042_30883,
      IB => XLXI_31_XLXI_22_Period_5_mux00041_30890,
      SEL => XLXI_31_XLXI_22_Period_5_mux0004_BXINV_30885,
      O => XLXI_31_XLXI_22_Period_5_mux0004_F5MUX_30892
    );
  XLXI_31_XLXI_22_Period_5_mux0004_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_373_3_0,
      O => XLXI_31_XLXI_22_Period_5_mux0004_BXINV_30885
    );
  XLXI_31_XLXI_22_Period_5_mux00042 : X_LUT4
    generic map(
      INIT => X"70F0",
      LOC => "SLICE_X14Y19"
    )
    port map (
      ADR0 => XLXI_31_XLXN_373_2_0,
      ADR1 => XLXI_31_XLXN_373(0),
      ADR2 => XLXI_31_XLXI_22_Period_21_and0000,
      ADR3 => XLXI_31_XLXN_373_1_0,
      O => XLXI_31_XLXI_22_Period_5_mux00042_30883
    );
  XLXI_31_XLXI_22_Period_5_mux00041 : X_LUT4
    generic map(
      INIT => X"0010",
      LOC => "SLICE_X14Y19"
    )
    port map (
      ADR0 => XLXI_31_XLXN_373_2_0,
      ADR1 => XLXI_31_XLXN_373(0),
      ADR2 => XLXI_31_XLXI_22_Period_21_and0000,
      ADR3 => XLXI_31_XLXN_373_1_0,
      O => XLXI_31_XLXI_22_Period_5_mux00041_30890
    );
  XLXI_27_XLXI_86_XLXI_2_regMOSI_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X41Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_regMOSI_2_F5MUX_30921,
      O => XLXI_27_XLXI_86_XLXI_2_regMOSI_2_DXMUX_30923
    );
  XLXI_27_XLXI_86_XLXI_2_regMOSI_2_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X41Y66"
    )
    port map (
      IA => XLXI_27_XLXI_86_XLXI_2_regMOSI_1_rt_30912,
      IB => XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_2_701,
      SEL => XLXI_27_XLXI_86_XLXI_2_regMOSI_2_BXINV_30914,
      O => XLXI_27_XLXI_86_XLXI_2_regMOSI_2_F5MUX_30921
    );
  XLXI_27_XLXI_86_XLXI_2_regMOSI_2_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_N1_0,
      O => XLXI_27_XLXI_86_XLXI_2_regMOSI_2_BXINV_30914
    );
  XLXI_27_XLXI_86_XLXI_2_regMOSI_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_86_XLXI_2_regMOSI_2_CLKINV_30904
    );
  XLXI_27_XLXI_86_XLXI_2_regMOSI_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_regMOSI_not0001_0,
      O => XLXI_27_XLXI_86_XLXI_2_regMOSI_2_CEINV_30903
    );
  XLXI_27_XLXI_86_XLXI_2_regMOSI_1_rt : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X41Y66"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_86_XLXI_2_regMOSI(1),
      O => XLXI_27_XLXI_86_XLXI_2_regMOSI_1_rt_30912
    );
  XLXI_31_XLXI_22_Mmux_Period_15_9_f5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Mmux_Period_15_9_f5_F5MUX_30951,
      O => XLXI_31_XLXI_22_Mmux_Period_15_9_f5
    );
  XLXI_31_XLXI_22_Mmux_Period_15_9_f5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X16Y22"
    )
    port map (
      IA => XLXI_31_XLXI_22_Mmux_Period_15_11_30941,
      IB => XLXI_31_XLXI_22_Mmux_Period_15_10_30949,
      SEL => XLXI_31_XLXI_22_Mmux_Period_15_9_f5_BXINV_30943,
      O => XLXI_31_XLXI_22_Mmux_Period_15_9_f5_F5MUX_30951
    );
  XLXI_31_XLXI_22_Mmux_Period_15_9_f5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_371_1_0,
      O => XLXI_31_XLXI_22_Mmux_Period_15_9_f5_BXINV_30943
    );
  XLXI_31_XLXI_22_Mmux_Period_15_11 : X_LUT4
    generic map(
      INIT => X"000A",
      LOC => "SLICE_X16Y22"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Period_21_and0000,
      ADR1 => VCC,
      ADR2 => N180_0,
      ADR3 => XLXI_31_XLXN_373_3_0,
      O => XLXI_31_XLXI_22_Mmux_Period_15_11_30941
    );
  XLXI_31_XLXI_22_Mmux_Period_16_9_f5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Mmux_Period_16_9_f5_F5MUX_30976,
      O => XLXI_31_XLXI_22_Mmux_Period_16_9_f5
    );
  XLXI_31_XLXI_22_Mmux_Period_16_9_f5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X24Y18"
    )
    port map (
      IA => XLXI_31_XLXI_22_Mmux_Period_16_11_30967,
      IB => XLXI_31_XLXI_22_Mmux_Period_16_10_30974,
      SEL => XLXI_31_XLXI_22_Mmux_Period_16_9_f5_BXINV_30969,
      O => XLXI_31_XLXI_22_Mmux_Period_16_9_f5_F5MUX_30976
    );
  XLXI_31_XLXI_22_Mmux_Period_16_9_f5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_371_1_0,
      O => XLXI_31_XLXI_22_Mmux_Period_16_9_f5_BXINV_30969
    );
  XLXI_31_XLXI_22_Mmux_Period_16_11 : X_LUT4
    generic map(
      INIT => X"1010",
      LOC => "SLICE_X24Y18"
    )
    port map (
      ADR0 => XLXI_31_XLXN_373_3_0,
      ADR1 => N192_0,
      ADR2 => XLXI_31_XLXI_22_Period_21_and0000,
      ADR3 => VCC,
      O => XLXI_31_XLXI_22_Mmux_Period_16_11_30967
    );
  XLXI_31_XLXI_25_Last_Period_17_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Last_Period_17_FXMUX_31007,
      O => XLXI_31_XLXI_25_Last_Period_17_DXMUX_31008
    );
  XLXI_31_XLXI_25_Last_Period_17_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Last_Period_17_FXMUX_31007,
      O => XLXI_31_XLXN_232(17)
    );
  XLXI_31_XLXI_25_Last_Period_17_FXMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Last_Period_17_F5MUX_31006,
      O => XLXI_31_XLXI_25_Last_Period_17_FXMUX_31007
    );
  XLXI_31_XLXI_25_Last_Period_17_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X20Y20"
    )
    port map (
      IA => XLXI_31_XLXI_22_Mmux_Period_17_4_30996,
      IB => XLXI_31_XLXI_22_Mmux_Period_17_3_31004,
      SEL => XLXI_31_XLXI_25_Last_Period_17_BXINV_30998,
      O => XLXI_31_XLXI_25_Last_Period_17_F5MUX_31006
    );
  XLXI_31_XLXI_25_Last_Period_17_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_371(3),
      O => XLXI_31_XLXI_25_Last_Period_17_BXINV_30998
    );
  XLXI_31_XLXI_25_Last_Period_17_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_25_Last_Period_17_CLKINV_30990
    );
  XLXI_31_XLXI_25_Last_Period_17_CEINV : X_INV
    generic map(
      LOC => "SLICE_X20Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_10_Q,
      O => XLXI_31_XLXI_25_Last_Period_17_CEINVNOT
    );
  XLXI_31_XLXI_22_Mmux_Period_17_4 : X_LUT4
    generic map(
      INIT => X"CFC0",
      LOC => "SLICE_X20Y20"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_XLXI_22_Mmux_Period_17_8_f5,
      ADR2 => XLXI_31_XLXN_371_2_0,
      ADR3 => XLXI_31_XLXI_22_Tone_1_2,
      O => XLXI_31_XLXI_22_Mmux_Period_17_4_30996
    );
  XLXI_31_XLXI_22_Mmux_Period_17_8_f5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Mmux_Period_17_8_f5_F5MUX_31036,
      O => XLXI_31_XLXI_22_Mmux_Period_17_8_f5
    );
  XLXI_31_XLXI_22_Mmux_Period_17_8_f5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X20Y21"
    )
    port map (
      IA => XLXI_31_XLXI_22_Mmux_Period_17_10_31027,
      IB => XLXI_31_XLXI_22_Mmux_Period_17_9_31034,
      SEL => XLXI_31_XLXI_22_Mmux_Period_17_8_f5_BXINV_31029,
      O => XLXI_31_XLXI_22_Mmux_Period_17_8_f5_F5MUX_31036
    );
  XLXI_31_XLXI_22_Mmux_Period_17_8_f5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_371_1_0,
      O => XLXI_31_XLXI_22_Mmux_Period_17_8_f5_BXINV_31029
    );
  XLXI_31_XLXI_22_Mmux_Period_17_10 : X_LUT4
    generic map(
      INIT => X"FFF2",
      LOC => "SLICE_X20Y21"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Period_21_mux0000_0,
      ADR1 => XLXI_31_XLXN_371_0_0,
      ADR2 => XLXI_31_XLXI_22_Period_17_mux0005_0,
      ADR3 => XLXI_31_XLXI_22_Period_20_mux0000,
      O => XLXI_31_XLXI_22_Mmux_Period_17_10_31027
    );
  XLXI_31_XLXI_22_Mmux_Period_17_9 : X_LUT4
    generic map(
      INIT => X"B3A0",
      LOC => "SLICE_X20Y21"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Mrom_rom00004,
      ADR1 => XLXI_31_XLXN_371_0_0,
      ADR2 => XLXI_31_XLXI_22_Period_21_and0000,
      ADR3 => XLXI_31_XLXI_22_Period_21_mux0000_0,
      O => XLXI_31_XLXI_22_Mmux_Period_17_9_31034
    );
  XLXI_31_XLXI_25_Last_Period_18_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Last_Period_18_FXMUX_31067,
      O => XLXI_31_XLXI_25_Last_Period_18_DXMUX_31068
    );
  XLXI_31_XLXI_25_Last_Period_18_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Last_Period_18_FXMUX_31067,
      O => XLXI_31_XLXN_232(18)
    );
  XLXI_31_XLXI_25_Last_Period_18_FXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Last_Period_18_F5MUX_31066,
      O => XLXI_31_XLXI_25_Last_Period_18_FXMUX_31067
    );
  XLXI_31_XLXI_25_Last_Period_18_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X25Y16"
    )
    port map (
      IA => XLXI_31_XLXI_22_Mmux_Period_18_4_31057,
      IB => XLXI_31_XLXI_22_Mmux_Period_18_3_31064,
      SEL => XLXI_31_XLXI_25_Last_Period_18_BXINV_31059,
      O => XLXI_31_XLXI_25_Last_Period_18_F5MUX_31066
    );
  XLXI_31_XLXI_25_Last_Period_18_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_371(3),
      O => XLXI_31_XLXI_25_Last_Period_18_BXINV_31059
    );
  XLXI_31_XLXI_25_Last_Period_18_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_25_Last_Period_18_CLKINV_31051
    );
  XLXI_31_XLXI_25_Last_Period_18_CEINV : X_INV
    generic map(
      LOC => "SLICE_X25Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_10_Q,
      O => XLXI_31_XLXI_25_Last_Period_18_CEINVNOT
    );
  XLXI_31_XLXI_22_Mmux_Period_18_4 : X_LUT4
    generic map(
      INIT => X"AFA0",
      LOC => "SLICE_X25Y16"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Tone_1_1_0,
      ADR1 => VCC,
      ADR2 => XLXI_31_XLXN_371_2_0,
      ADR3 => XLXI_31_XLXI_22_Mmux_Period_18_7_f5,
      O => XLXI_31_XLXI_22_Mmux_Period_18_4_31057
    );
  XLXI_31_XLXI_22_Mmux_Period_18_7_f5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Mmux_Period_18_7_f5_F5MUX_31096,
      O => XLXI_31_XLXI_22_Mmux_Period_18_7_f5
    );
  XLXI_31_XLXI_22_Mmux_Period_18_7_f5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X24Y23"
    )
    port map (
      IA => XLXI_31_XLXI_22_Mmux_Period_18_9_31087,
      IB => XLXI_31_XLXI_22_Mmux_Period_18_8_31094,
      SEL => XLXI_31_XLXI_22_Mmux_Period_18_7_f5_BXINV_31089,
      O => XLXI_31_XLXI_22_Mmux_Period_18_7_f5_F5MUX_31096
    );
  XLXI_31_XLXI_22_Mmux_Period_18_7_f5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_371_1_0,
      O => XLXI_31_XLXI_22_Mmux_Period_18_7_f5_BXINV_31089
    );
  XLXI_31_XLXI_22_Mmux_Period_18_9 : X_LUT4
    generic map(
      INIT => X"0200",
      LOC => "SLICE_X24Y23"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Period_21_and0000,
      ADR1 => XLXI_31_XLXN_373_3_0,
      ADR2 => XLXI_31_XLXN_373_2_0,
      ADR3 => XLXI_31_XLXN_371_0_0,
      O => XLXI_31_XLXI_22_Mmux_Period_18_9_31087
    );
  XLXI_31_XLXI_22_Mmux_Period_18_8 : X_LUT4
    generic map(
      INIT => X"8F88",
      LOC => "SLICE_X24Y23"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Period_21_and0000,
      ADR1 => XLXI_31_XLXI_22_N35,
      ADR2 => XLXI_31_XLXN_371_0_0,
      ADR3 => XLXI_31_XLXI_22_Period_21_mux0000_0,
      O => XLXI_31_XLXI_22_Mmux_Period_18_8_31094
    );
  XLXI_27_XLXI_86_XLXI_2_regMOSI_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X40Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_regMOSI_4_F5MUX_31125,
      O => XLXI_27_XLXI_86_XLXI_2_regMOSI_4_DXMUX_31127
    );
  XLXI_27_XLXI_86_XLXI_2_regMOSI_4_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X40Y66"
    )
    port map (
      IA => XLXI_27_XLXI_86_XLXI_2_regMOSI_3_rt_31116,
      IB => XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_4_731,
      SEL => XLXI_27_XLXI_86_XLXI_2_regMOSI_4_BXINV_31118,
      O => XLXI_27_XLXI_86_XLXI_2_regMOSI_4_F5MUX_31125
    );
  XLXI_27_XLXI_86_XLXI_2_regMOSI_4_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_N1_0,
      O => XLXI_27_XLXI_86_XLXI_2_regMOSI_4_BXINV_31118
    );
  XLXI_27_XLXI_86_XLXI_2_regMOSI_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_86_XLXI_2_regMOSI_4_CLKINV_31108
    );
  XLXI_27_XLXI_86_XLXI_2_regMOSI_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_regMOSI_not0001_0,
      O => XLXI_27_XLXI_86_XLXI_2_regMOSI_4_CEINV_31107
    );
  XLXI_27_XLXI_86_XLXI_2_regMOSI_3_rt : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X40Y66"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_86_XLXI_2_regMOSI(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_27_XLXI_86_XLXI_2_regMOSI_3_rt_31116
    );
  XLXI_27_XLXI_86_XLXI_2_regMOSI_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X40Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_regMOSI_6_F5MUX_31159,
      O => XLXI_27_XLXI_86_XLXI_2_regMOSI_6_DXMUX_31161
    );
  XLXI_27_XLXI_86_XLXI_2_regMOSI_6_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X40Y68"
    )
    port map (
      IA => XLXI_27_XLXI_86_XLXI_2_regMOSI_5_rt_31150,
      IB => XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_6_701,
      SEL => XLXI_27_XLXI_86_XLXI_2_regMOSI_6_BXINV_31152,
      O => XLXI_27_XLXI_86_XLXI_2_regMOSI_6_F5MUX_31159
    );
  XLXI_27_XLXI_86_XLXI_2_regMOSI_6_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_N1_0,
      O => XLXI_27_XLXI_86_XLXI_2_regMOSI_6_BXINV_31152
    );
  XLXI_27_XLXI_86_XLXI_2_regMOSI_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_86_XLXI_2_regMOSI_6_CLKINV_31142
    );
  XLXI_27_XLXI_86_XLXI_2_regMOSI_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_regMOSI_not0001_0,
      O => XLXI_27_XLXI_86_XLXI_2_regMOSI_6_CEINV_31141
    );
  XLXI_27_XLXI_86_XLXI_2_regMOSI_5_rt : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X40Y68"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_2_regMOSI(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_27_XLXI_86_XLXI_2_regMOSI_5_rt_31150
    );
  XLXI_27_XLXI_86_XLXI_2_regMOSI_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X41Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_regMOSI_7_F5MUX_31193,
      O => XLXI_27_XLXI_86_XLXI_2_regMOSI_7_DXMUX_31195
    );
  XLXI_27_XLXI_86_XLXI_2_regMOSI_7_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X41Y68"
    )
    port map (
      IA => XLXI_27_XLXI_86_XLXI_2_regMOSI_6_rt_31184,
      IB => XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_7_701,
      SEL => XLXI_27_XLXI_86_XLXI_2_regMOSI_7_BXINV_31186,
      O => XLXI_27_XLXI_86_XLXI_2_regMOSI_7_F5MUX_31193
    );
  XLXI_27_XLXI_86_XLXI_2_regMOSI_7_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_N1_0,
      O => XLXI_27_XLXI_86_XLXI_2_regMOSI_7_BXINV_31186
    );
  XLXI_27_XLXI_86_XLXI_2_regMOSI_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_86_XLXI_2_regMOSI_7_CLKINV_31176
    );
  XLXI_27_XLXI_86_XLXI_2_regMOSI_7_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_regMOSI_not0001_0,
      O => XLXI_27_XLXI_86_XLXI_2_regMOSI_7_CEINV_31175
    );
  XLXI_27_XLXI_86_XLXI_2_regMOSI_6_rt : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X41Y68"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_2_regMOSI(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_27_XLXI_86_XLXI_2_regMOSI_6_rt_31184
    );
  N80_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => N80_F5MUX_31223,
      O => N80
    );
  N80_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X24Y15"
    )
    port map (
      IA => XLXI_31_XLXI_22_Tone_3_3_SW01_31214,
      IB => XLXI_31_XLXI_22_Tone_3_3_SW0,
      SEL => N80_BXINV_31216,
      O => N80_F5MUX_31223
    );
  N80_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_373_2_0,
      O => N80_BXINV_31216
    );
  XLXI_31_XLXI_22_Tone_3_3_SW02 : X_LUT4
    generic map(
      INIT => X"DD1D",
      LOC => "SLICE_X24Y15"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Mmux_Period_13_9_f5,
      ADR1 => XLXI_31_XLXN_371_2_0,
      ADR2 => XLXI_31_XLXI_22_N38,
      ADR3 => XLXI_31_XLXN_373(0),
      O => XLXI_31_XLXI_22_Tone_3_3_SW01_31214
    );
  XLXI_31_XLXI_22_Tone_3_3_SW01 : X_LUT4
    generic map(
      INIT => X"3F55",
      LOC => "SLICE_X24Y15"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Mmux_Period_13_9_f5,
      ADR1 => XLXI_31_XLXN_373_1_0,
      ADR2 => XLXI_31_XLXI_22_N38,
      ADR3 => XLXI_31_XLXN_371_2_0,
      O => XLXI_31_XLXI_22_Tone_3_3_SW0
    );
  XLXI_27_XLXI_90_State_mux0002_8_150_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_State_mux0002_8_150_F5MUX_31248,
      O => XLXI_27_XLXI_90_State_mux0002_8_150
    );
  XLXI_27_XLXI_90_State_mux0002_8_150_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X41Y54"
    )
    port map (
      IA => XLXI_27_N368,
      IB => XLXI_27_XLXI_90_State_mux0002_8_150_F_31246,
      SEL => XLXI_27_XLXI_90_State_mux0002_8_150_BXINV_31237,
      O => XLXI_27_XLXI_90_State_mux0002_8_150_F5MUX_31248
    );
  XLXI_27_XLXI_90_State_mux0002_8_150_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N290,
      O => XLXI_27_XLXI_90_State_mux0002_8_150_BXINV_31237
    );
  XLXI_27_XLXI_90_State_mux0002_8_150_F : X_LUT4
    generic map(
      INIT => X"CECC",
      LOC => "SLICE_X41Y54"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_cnt512(1),
      ADR1 => XLXI_27_XLXI_90_State_mux0002_8_126_0,
      ADR2 => XLXI_27_XLXI_90_cnt512(2),
      ADR3 => XLXI_27_XLXI_90_N33,
      O => XLXI_27_N368
    );
  XLXI_27_XLXI_90_State_mux0002_9_151_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_State_mux0002_9_151_F5MUX_31273,
      O => XLXI_27_XLXI_90_State_mux0002_9_151
    );
  XLXI_27_XLXI_90_State_mux0002_9_151_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X41Y57"
    )
    port map (
      IA => XLXI_27_N374,
      IB => XLXI_27_N375,
      SEL => XLXI_27_XLXI_90_State_mux0002_9_151_BXINV_31266,
      O => XLXI_27_XLXI_90_State_mux0002_9_151_F5MUX_31273
    );
  XLXI_27_XLXI_90_State_mux0002_9_151_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_NextState_and0012_0,
      O => XLXI_27_XLXI_90_State_mux0002_9_151_BXINV_31266
    );
  XLXI_27_XLXI_90_State_mux0002_9_151_F : X_LUT4
    generic map(
      INIT => X"CCCE",
      LOC => "SLICE_X41Y57"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_State_mux0002_9_123_0,
      ADR1 => XLXI_27_N306_0,
      ADR2 => XLXI_27_XLXI_90_NextState_and0014_0,
      ADR3 => XLXI_27_XLXI_90_NextState_and0013_0,
      O => XLXI_27_N374
    );
  XLXI_27_XLXI_90_State_mux0002_9_151_G : X_LUT4
    generic map(
      INIT => X"CCCD",
      LOC => "SLICE_X41Y57"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_NextState_cmp_ne000626_0,
      ADR1 => XLXI_27_N306_0,
      ADR2 => XLXI_27_XLXI_90_N87,
      ADR3 => XLXI_27_XLXI_90_NextState_cmp_ne000644,
      O => XLXI_27_N375
    );
  XLXI_31_XLXI_22_Tone_1_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Tone_1_2_F5MUX_31298,
      O => XLXI_31_XLXI_22_Tone_1_2
    );
  XLXI_31_XLXI_22_Tone_1_2_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X16Y21"
    )
    port map (
      IA => N208,
      IB => N209,
      SEL => XLXI_31_XLXI_22_Tone_1_2_BXINV_31291,
      O => XLXI_31_XLXI_22_Tone_1_2_F5MUX_31298
    );
  XLXI_31_XLXI_22_Tone_1_2_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_371_1_0,
      O => XLXI_31_XLXI_22_Tone_1_2_BXINV_31291
    );
  XLXI_31_XLXI_22_Tone_1_11_G : X_LUT4
    generic map(
      INIT => X"A8A0",
      LOC => "SLICE_X16Y21"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Period_21_and0000,
      ADR1 => XLXI_31_XLXI_22_N66,
      ADR2 => XLXI_31_XLXI_22_Mrom_rom00004,
      ADR3 => XLXI_31_XLXI_22_N44,
      O => N209
    );
  XLXI_31_XLXI_22_Tone_1_11_F : X_LUT4
    generic map(
      INIT => X"F0E0",
      LOC => "SLICE_X16Y21"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Period_21_mux0000_0,
      ADR1 => XLXI_31_XLXI_22_Period_17_mux0005_0,
      ADR2 => XLXI_31_XLXN_371_0_0,
      ADR3 => XLXI_31_XLXI_22_Period_20_mux0000,
      O => N208
    );
  XLXI_31_XLXI_27_next_state_0_and0000_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_27_next_state_0_and0000_F5MUX_31323,
      O => XLXI_31_XLXI_27_next_state_0_and0000
    );
  XLXI_31_XLXI_27_next_state_0_and0000_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X34Y48"
    )
    port map (
      IA => XLXI_31_XLXI_27_next_state_0_and00001_31310,
      IB => XLXI_31_XLXI_27_next_state_0_and0000_F,
      SEL => XLXI_31_XLXI_27_next_state_0_and0000_BXINV_31312,
      O => XLXI_31_XLXI_27_next_state_0_and0000_F5MUX_31323
    );
  XLXI_31_XLXI_27_next_state_0_and0000_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXN_116(7),
      O => XLXI_31_XLXI_27_next_state_0_and0000_BXINV_31312
    );
  XLXI_31_XLXI_27_next_state_0_and00001 : X_LUT4
    generic map(
      INIT => X"0400",
      LOC => "SLICE_X34Y48"
    )
    port map (
      ADR0 => XLXN_116(6),
      ADR1 => XLXN_116(4),
      ADR2 => XLXN_116(2),
      ADR3 => XLXN_116(5),
      O => XLXI_31_XLXI_27_next_state_0_and00001_31310
    );
  XLXI_31_XLXI_22_Period_1_mux0002_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_1_mux0002_F5MUX_31348,
      O => XLXI_31_XLXI_22_Period_1_mux0002
    );
  XLXI_31_XLXI_22_Period_1_mux0002_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X13Y20"
    )
    port map (
      IA => XLXI_31_XLXI_22_Period_1_mux00022_31339,
      IB => XLXI_31_XLXI_22_Period_1_mux00021_31346,
      SEL => XLXI_31_XLXI_22_Period_1_mux0002_BXINV_31341,
      O => XLXI_31_XLXI_22_Period_1_mux0002_F5MUX_31348
    );
  XLXI_31_XLXI_22_Period_1_mux0002_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_373_3_0,
      O => XLXI_31_XLXI_22_Period_1_mux0002_BXINV_31341
    );
  XLXI_31_XLXI_22_Period_1_mux00022 : X_LUT4
    generic map(
      INIT => X"3100",
      LOC => "SLICE_X13Y20"
    )
    port map (
      ADR0 => XLXI_31_XLXN_373_2_0,
      ADR1 => XLXI_31_XLXN_373_1_0,
      ADR2 => XLXI_31_XLXN_373(0),
      ADR3 => XLXI_31_XLXI_22_Period_21_and0000,
      O => XLXI_31_XLXI_22_Period_1_mux00022_31339
    );
  XLXI_31_XLXI_22_Period_1_mux00021 : X_LUT4
    generic map(
      INIT => X"0100",
      LOC => "SLICE_X13Y20"
    )
    port map (
      ADR0 => XLXI_31_XLXN_373_2_0,
      ADR1 => XLXI_31_XLXN_373_1_0,
      ADR2 => XLXI_31_XLXN_373(0),
      ADR3 => XLXI_31_XLXI_22_Period_21_and0000,
      O => XLXI_31_XLXI_22_Period_1_mux00021_31346
    );
  XLXI_27_XLXI_89_Full512_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X19Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_Full512_F5MUX_31380,
      O => XLXI_27_XLXI_89_Full512_DXMUX_31382
    );
  XLXI_27_XLXI_89_Full512_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X19Y45"
    )
    port map (
      IA => XLXI_27_XLXI_89_Full512_G,
      IB => XLXI_27_XLXI_89_Full512_mux0000851_31378,
      SEL => XLXI_27_XLXI_89_Full512_BXINV_31373,
      O => XLXI_27_XLXI_89_Full512_F5MUX_31380
    );
  XLXI_27_XLXI_89_Full512_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_Full512_mux0000232_0,
      O => XLXI_27_XLXI_89_Full512_BXINV_31373
    );
  XLXI_27_XLXI_89_Full512_REVUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_Full512_mux000063_15458,
      O => XLXI_27_XLXI_89_Full512_REVUSED_31372
    );
  XLXI_27_XLXI_89_Full512_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_27_File_Source_Selected_12344,
      O => XLXI_27_XLXI_89_Full512_SRINV_31360
    );
  XLXI_27_XLXI_89_Full512_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_89_Full512_CLKINV_31359
    );
  XLXI_27_XLXI_90_State_19_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X41Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_State_19_F5MUX_31413,
      O => XLXI_27_XLXI_90_State_19_DXMUX_31415
    );
  XLXI_27_XLXI_90_State_19_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X41Y52"
    )
    port map (
      IA => XLXI_27_N366,
      IB => XLXI_27_N367,
      SEL => XLXI_27_XLXI_90_State_19_BXINV_31405,
      O => XLXI_27_XLXI_90_State_19_F5MUX_31413
    );
  XLXI_27_XLXI_90_State_19_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_State(1),
      O => XLXI_27_XLXI_90_State_19_BXINV_31405
    );
  XLXI_27_XLXI_90_State_19_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_State_19_CLKINV_31397
    );
  XLXI_27_XLXI_90_State_mux0002_12_1_G : X_LUT4
    generic map(
      INIT => X"4400",
      LOC => "SLICE_X41Y52"
    )
    port map (
      ADR0 => XLXI_31_XLXI_27_File_Source_Selected_12344,
      ADR1 => XLXI_27_XLXI_90_N15,
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_90_RET_19_Q,
      O => XLXI_27_N367
    );
  XLXI_27_XLXI_90_State_mux0002_12_1_F : X_LUT4
    generic map(
      INIT => X"0202",
      LOC => "SLICE_X41Y52"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_State(19),
      ADR1 => XLXI_27_XLXI_90_NextState_cmp_eq0006_0,
      ADR2 => XLXI_31_XLXI_27_File_Source_Selected_12344,
      ADR3 => VCC,
      O => XLXI_27_N366
    );
  XLXI_31_XLXI_22_Tone_1_11_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Tone_1_11_F5MUX_31442,
      O => XLXI_31_XLXI_22_Tone_1_11
    );
  XLXI_31_XLXI_22_Tone_1_11_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X20Y18"
    )
    port map (
      IA => N210,
      IB => N211,
      SEL => XLXI_31_XLXI_22_Tone_1_11_BXINV_31435,
      O => XLXI_31_XLXI_22_Tone_1_11_F5MUX_31442
    );
  XLXI_31_XLXI_22_Tone_1_11_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_371_1_0,
      O => XLXI_31_XLXI_22_Tone_1_11_BXINV_31435
    );
  XLXI_31_XLXI_22_Tone_1_1_F : X_LUT4
    generic map(
      INIT => X"FCB8",
      LOC => "SLICE_X20Y18"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_N37_0,
      ADR1 => XLXI_31_XLXN_371_0_0,
      ADR2 => XLXI_31_XLXI_22_Period_18_mux0006,
      ADR3 => XLXI_31_XLXI_22_Period_18_mux0003,
      O => N210
    );
  XLXI_31_XLXI_22_Tone_1_1_G : X_LUT4
    generic map(
      INIT => X"DCCC",
      LOC => "SLICE_X20Y18"
    )
    port map (
      ADR0 => XLXI_31_XLXN_373_3_0,
      ADR1 => XLXI_31_XLXI_22_Period_17_mux0003_0,
      ADR2 => XLXI_31_XLXI_22_N31,
      ADR3 => XLXI_31_XLXI_22_Period_21_and0000,
      O => N211
    );
  XLXI_27_XLXI_90_cnt32_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X47Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_cnt32_4_F5MUX_31476,
      O => XLXI_27_XLXI_90_cnt32_4_DXMUX_31478
    );
  XLXI_27_XLXI_90_cnt32_4_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X47Y43"
    )
    port map (
      IA => XLXI_27_XLXI_90_Result_4_3,
      IB => XLXI_27_XLXI_90_Result_4_2_31474,
      SEL => XLXI_27_XLXI_90_cnt32_4_BXINV_31469,
      O => XLXI_27_XLXI_90_cnt32_4_F5MUX_31476
    );
  XLXI_27_XLXI_90_cnt32_4_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_cnt32(4),
      O => XLXI_27_XLXI_90_cnt32_4_BXINV_31469
    );
  XLXI_27_XLXI_90_cnt32_4_REVUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_cnt32_cst,
      O => XLXI_27_XLXI_90_cnt32_4_REVUSED_31468
    );
  XLXI_27_XLXI_90_cnt32_4_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_cnt32_or0000,
      O => XLXI_27_XLXI_90_cnt32_4_SRINV_31460
    );
  XLXI_27_XLXI_90_cnt32_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_cnt32_4_CLKINV_31459
    );
  XLXI_27_XLXI_90_cnt32_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_cnt32_or0001,
      O => XLXI_27_XLXI_90_cnt32_4_CEINV_31458
    );
  XLXI_27_XLXI_86_XLXI_2_regMOSI_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X40Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_regMOSI_0_F5MUX_31512,
      O => XLXI_27_XLXI_86_XLXI_2_regMOSI_0_DXMUX_31514
    );
  XLXI_27_XLXI_86_XLXI_2_regMOSI_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X40Y69"
    )
    port map (
      IA => XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_0_34,
      IB => XLXI_27_XLXI_86_XLXI_2_regMOSI_0_F,
      SEL => XLXI_27_XLXI_86_XLXI_2_regMOSI_0_BXINV_31501,
      O => XLXI_27_XLXI_86_XLXI_2_regMOSI_0_F5MUX_31512
    );
  XLXI_27_XLXI_86_XLXI_2_regMOSI_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_0_18_F5MUX_31542,
      O => XLXI_27_XLXI_86_XLXI_2_regMOSI_0_BXINV_31501
    );
  XLXI_27_XLXI_86_XLXI_2_regMOSI_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_86_XLXI_2_regMOSI_0_CLKINV_31494
    );
  XLXI_27_XLXI_86_XLXI_2_regMOSI_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_regMOSI_not0001_0,
      O => XLXI_27_XLXI_86_XLXI_2_regMOSI_0_CEINV_31493
    );
  XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_0_341 : X_LUT4
    generic map(
      INIT => X"FEFF",
      LOC => "SLICE_X40Y69"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_State(20),
      ADR1 => XLXI_27_XLXI_86_XLXI_1_State(5),
      ADR2 => XLXI_27_XLXI_86_XLXI_1_State(9),
      ADR3 => XLXI_27_XLXI_86_XLXI_2_N1_0,
      O => XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_0_34
    );
  XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_0_18_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X44Y61"
    )
    port map (
      IA => XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_0_181_31529,
      IB => XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_0_18_F,
      SEL => XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_0_18_BXINV_31531,
      O => XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_0_18_F5MUX_31542
    );
  XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_0_18_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X44Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_theCnt(1),
      O => XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_0_18_BXINV_31531
    );
  XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_0_181 : X_LUT4
    generic map(
      INIT => X"88C0",
      LOC => "SLICE_X44Y61"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_regAddr(16),
      ADR1 => XLXI_27_XLXI_86_XLXI_1_State(19),
      ADR2 => XLXI_27_XLXI_86_XLXI_1_regAddr(24),
      ADR3 => XLXI_27_XLXI_86_XLXI_1_theCnt(0),
      O => XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_0_181_31529
    );
  XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_1_23_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_1_23_F5MUX_31567,
      O => XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_1_23
    );
  XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_1_23_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X45Y61"
    )
    port map (
      IA => XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_1_232_31556,
      IB => XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_1_231_31565,
      SEL => XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_1_23_BXINV_31558,
      O => XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_1_23_F5MUX_31567
    );
  XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_1_23_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_theCnt(1),
      O => XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_1_23_BXINV_31558
    );
  XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_1_232 : X_LUT4
    generic map(
      INIT => X"FA50",
      LOC => "SLICE_X45Y61"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_theCnt(0),
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_86_XLXI_1_regAddr(25),
      ADR3 => XLXI_27_XLXI_86_XLXI_1_regAddr(17),
      O => XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_1_232_31556
    );
  XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_3_23_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_3_23_F5MUX_31592,
      O => XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_3_23
    );
  XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_3_23_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X44Y62"
    )
    port map (
      IA => XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_3_232_31581,
      IB => XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_3_231_31590,
      SEL => XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_3_23_BXINV_31583,
      O => XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_3_23_F5MUX_31592
    );
  XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_3_23_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X44Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_theCnt(1),
      O => XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_3_23_BXINV_31583
    );
  XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_3_232 : X_LUT4
    generic map(
      INIT => X"AACC",
      LOC => "SLICE_X44Y62"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_regAddr(19),
      ADR1 => XLXI_27_XLXI_86_XLXI_1_regAddr(27),
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_86_XLXI_1_theCnt(0),
      O => XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_3_232_31581
    );
  XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_5_23_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_5_23_F5MUX_31617,
      O => XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_5_23
    );
  XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_5_23_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X44Y60"
    )
    port map (
      IA => XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_5_232_31606,
      IB => XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_5_231_31615,
      SEL => XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_5_23_BXINV_31608,
      O => XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_5_23_F5MUX_31617
    );
  XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_5_23_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X44Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_theCnt(1),
      O => XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_5_23_BXINV_31608
    );
  XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_5_232 : X_LUT4
    generic map(
      INIT => X"CCF0",
      LOC => "SLICE_X44Y60"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_86_XLXI_1_regAddr(21),
      ADR2 => XLXI_27_XLXI_86_XLXI_1_regAddr(29),
      ADR3 => XLXI_27_XLXI_86_XLXI_1_theCnt(0),
      O => XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_5_232_31606
    );
  XLXI_27_XLXI_86_XLXI_2_iRxByteCE_or000016_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_iRxByteCE_or000016_31640,
      O => XLXI_27_XLXI_86_XLXI_2_iRxByteCE_or000016_0
    );
  XLXI_27_XLXI_86_XLXI_2_iRxByteCE_or000016_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_iRxByteCE_or000011_O_pack_1,
      O => XLXI_27_XLXI_86_XLXI_2_iRxByteCE_or000011_O
    );
  XLXI_27_XLXI_86_XLXI_2_iRxByteCE_or000011 : X_LUT4
    generic map(
      INIT => X"0FFF",
      LOC => "SLICE_X35Y72"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_86_XLXI_2_regMISO(2),
      ADR3 => XLXI_27_XLXI_86_XLXI_2_regMISO(3),
      O => XLXI_27_XLXI_86_XLXI_2_iRxByteCE_or000011_O_pack_1
    );
  XLXI_27_XLXI_90_N96_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_N96,
      O => XLXI_27_XLXI_90_N96_0
    );
  XLXI_27_XLXI_90_N96_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_N39_pack_1,
      O => XLXI_27_XLXI_90_N39
    );
  XLXI_27_XLXI_90_adrFAT_0_cmp_eq00001 : X_LUT4
    generic map(
      INIT => X"0040",
      LOC => "SLICE_X48Y53"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_cnt512(4),
      ADR1 => XLXI_27_XLXI_90_cnt512(7),
      ADR2 => XLXI_27_XLXI_90_cnt512(8),
      ADR3 => XLXI_27_N106_0,
      O => XLXI_27_XLXI_90_N39_pack_1
    );
  XLXI_27_XLXI_90_nrClus_0_mux000013_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_nrClus_0_mux00007_O_pack_1,
      O => XLXI_27_XLXI_90_nrClus_0_mux00007_O
    );
  XLXI_27_XLXI_90_nrClus_0_mux00007 : X_LUT4
    generic map(
      INIT => X"FAF0",
      LOC => "SLICE_X53Y40"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_WORD(8),
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_90_nrClus_0_mux00005_0,
      ADR3 => XLXI_27_XLXI_90_N34,
      O => XLXI_27_XLXI_90_nrClus_0_mux00007_O_pack_1
    );
  XLXI_27_XLXI_90_nrClus_0_mux000022_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_nrClus_0_mux000022_31712,
      O => XLXI_27_XLXI_90_nrClus_0_mux000022_0
    );
  XLXI_27_XLXI_90_nrClus_0_mux000022_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_nrClus_0_and0000_pack_1,
      O => XLXI_27_XLXI_90_nrClus_0_and0000
    );
  XLXI_27_XLXI_90_adrRootDir_not000121 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X47Y54"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_86_XLXI_1_RxCE1_12369,
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_90_State(8),
      O => XLXI_27_XLXI_90_nrClus_0_and0000_pack_1
    );
  XLXI_31_XLXN_371_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_371(0),
      O => XLXI_31_XLXN_371_0_0
    );
  XLXI_31_XLXN_371_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_27_Tone_DUMMY_0_101_SW0_O_pack_1,
      O => XLXI_31_XLXI_27_Tone_DUMMY_0_101_SW0_O
    );
  XLXI_31_XLXI_27_Tone_DUMMY_0_101_SW0 : X_LUT4
    generic map(
      INIT => X"CFDF",
      LOC => "SLICE_X19Y46"
    )
    port map (
      ADR0 => XLXI_31_XLXI_27_Tone_DUMMY_0_65,
      ADR1 => XLXI_31_FileReader_Tone_Char(7),
      ADR2 => XLXI_31_FileReader_Tone_Char(6),
      ADR3 => XLXI_31_XLXI_27_Tone_DUMMY_0_48,
      O => XLXI_31_XLXI_27_Tone_DUMMY_0_101_SW0_O_pack_1
    );
  XLXI_31_XLXI_22_Period_2_mux0001_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_2_mux0001,
      O => XLXI_31_XLXI_22_Period_2_mux0001_0
    );
  XLXI_31_XLXI_22_Period_2_mux0001_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_N41_pack_1,
      O => XLXI_31_XLXI_22_N41
    );
  XLXI_31_XLXI_22_Period_2_mux000121 : X_LUT4
    generic map(
      INIT => X"C080",
      LOC => "SLICE_X17Y21"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_N35,
      ADR1 => XLXI_31_XLXI_22_Period_21_and0000,
      ADR2 => XLXI_31_XLXN_373_1_0,
      ADR3 => XLXI_31_XLXI_22_N30,
      O => XLXI_31_XLXI_22_N41_pack_1
    );
  XLXI_27_XLXI_90_State_28_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X44Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_State_mux0002_3_1_31786,
      O => XLXI_27_XLXI_90_State_28_DXMUX_31789
    );
  XLXI_27_XLXI_90_State_28_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_State_mux0002_3_1_SW2_O_pack_2,
      O => XLXI_27_XLXI_90_State_mux0002_3_1_SW2_O
    );
  XLXI_27_XLXI_90_State_28_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X44Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_State_28_CLKINV_31773
    );
  XLXI_27_XLXI_90_State_mux0002_3_1_SW2 : X_LUT4
    generic map(
      INIT => X"8F8F",
      LOC => "SLICE_X44Y50"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_RxCE1_12369,
      ADR1 => XLXI_27_XLXI_90_NextState_or0003_0,
      ADR2 => XLXI_27_XLXI_90_State(28),
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_State_mux0002_3_1_SW2_O_pack_2
    );
  XLXI_27_XLXI_90_State_26_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X41Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_State_mux0002_5_1_31816,
      O => XLXI_27_XLXI_90_State_26_DXMUX_31819
    );
  XLXI_27_XLXI_90_State_26_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_State_mux0002_5_1_SW0_O_pack_1,
      O => XLXI_27_XLXI_90_State_mux0002_5_1_SW0_O
    );
  XLXI_27_XLXI_90_State_26_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_State_26_CLKINV_31804
    );
  XLXI_27_XLXI_90_State_mux0002_5_1_SW0 : X_LUT4
    generic map(
      INIT => X"0800",
      LOC => "SLICE_X41Y53"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_State(1),
      ADR1 => XLXI_27_XLXI_90_NextState_cmp_eq0005_0,
      ADR2 => XLXI_27_XLXI_90_NextState_cmp_eq0004,
      ADR3 => XLXI_27_XLXI_90_State(18),
      O => XLXI_27_XLXI_90_State_mux0002_5_1_SW0_O_pack_1
    );
  XLXI_33_iBusy_cmp_eq0000_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_33_N1_pack_1,
      O => XLXI_33_N1
    );
  XLXI_33_Mcount_Cnt_xor_4_111 : X_LUT4
    generic map(
      INIT => X"3FFF",
      LOC => "SLICE_X33Y11"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_33_Cnt(2),
      ADR2 => XLXI_33_Cnt(0),
      ADR3 => XLXI_33_Cnt(1),
      O => XLXI_33_N1_pack_1
    );
  XLXI_27_XLXI_90_FSize_30_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X47Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_30_mux0000_31870,
      O => XLXI_27_XLXI_90_FSize_30_DXMUX_31873
    );
  XLXI_27_XLXI_90_FSize_30_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_30_mux0000_SW1_O_pack_2,
      O => XLXI_27_XLXI_90_FSize_30_mux0000_SW1_O
    );
  XLXI_27_XLXI_90_FSize_30_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_FSize_30_CLKINV_31858
    );
  XLXI_27_XLXI_90_FSize_30_mux0000_SW1 : X_LUT4
    generic map(
      INIT => X"B080",
      LOC => "SLICE_X47Y75"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_regMISO(6),
      ADR1 => XLXI_27_XLXI_90_NextState_cmp_eq0020,
      ADR2 => XLXI_27_XLXI_90_FSize_0_and0000,
      ADR3 => XLXI_27_XLXI_90_FSize(30),
      O => XLXI_27_XLXI_90_FSize_30_mux0000_SW1_O_pack_2
    );
  XLXI_33_regPISO_not0001_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_33_regPISO_not0001,
      O => XLXI_33_regPISO_not0001_0
    );
  XLXI_33_regPISO_not0001_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_33_N2_pack_1,
      O => XLXI_33_N2
    );
  XLXI_33_regPISO_mux0000_0_1_SW0 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X32Y10"
    )
    port map (
      ADR0 => XLXI_33_Cnt(1),
      ADR1 => XLXI_33_Cnt(0),
      ADR2 => XLXI_33_Cnt(2),
      ADR3 => XLXI_33_Cnt(4),
      O => XLXI_33_N2_pack_1
    );
  XLXI_27_XLXI_90_nrClus_1_mux000013_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_nrClus_1_mux00007_O_pack_1,
      O => XLXI_27_XLXI_90_nrClus_1_mux00007_O
    );
  XLXI_27_XLXI_90_nrClus_1_mux00007 : X_LUT4
    generic map(
      INIT => X"ECEC",
      LOC => "SLICE_X52Y37"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_WORD(9),
      ADR1 => XLXI_27_XLXI_90_nrClus_1_mux00005_0,
      ADR2 => XLXI_27_XLXI_90_N34,
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_nrClus_1_mux00007_O_pack_1
    );
  XLXI_27_XLXI_90_FSize_31_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X46Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_31_mux0000_31948,
      O => XLXI_27_XLXI_90_FSize_31_DXMUX_31951
    );
  XLXI_27_XLXI_90_FSize_31_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X46Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_31_mux0000_SW1_O_pack_2,
      O => XLXI_27_XLXI_90_FSize_31_mux0000_SW1_O
    );
  XLXI_27_XLXI_90_FSize_31_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X46Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_FSize_31_CLKINV_31936
    );
  XLXI_27_XLXI_90_FSize_31_mux0000_SW1 : X_LUT4
    generic map(
      INIT => X"C480",
      LOC => "SLICE_X46Y75"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_NextState_cmp_eq0020,
      ADR1 => XLXI_27_XLXI_90_FSize_0_and0000,
      ADR2 => XLXI_27_XLXI_86_XLXI_1_regMISO(7),
      ADR3 => XLXI_27_XLXI_90_FSize(31),
      O => XLXI_27_XLXI_90_FSize_31_mux0000_SW1_O_pack_2
    );
  XLXI_27_XLXI_90_NextState_and0013_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X42Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_NextState_and0013,
      O => XLXI_27_XLXI_90_NextState_and0013_0
    );
  XLXI_27_XLXI_90_NextState_and0013_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X42Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_N90_pack_1,
      O => XLXI_27_XLXI_90_N90
    );
  XLXI_27_XLXI_90_State_mux0002_7_111 : X_LUT4
    generic map(
      INIT => X"0300",
      LOC => "SLICE_X42Y57"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_90_cnt512(4),
      ADR2 => XLXI_27_XLXI_90_cnt512(2),
      ADR3 => XLXI_27_XLXI_86_XLXI_1_RxCE1_12369,
      O => XLXI_27_XLXI_90_N90_pack_1
    );
  XLXI_31_XLXI_22_N37_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_N37,
      O => XLXI_31_XLXI_22_N37_0
    );
  XLXI_31_XLXI_22_N37_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_N35_pack_1,
      O => XLXI_31_XLXI_22_N35
    );
  XLXI_31_XLXI_22_Mrom_rom0000611 : X_LUT4
    generic map(
      INIT => X"0202",
      LOC => "SLICE_X14Y24"
    )
    port map (
      ADR0 => XLXI_31_XLXN_373(0),
      ADR1 => XLXI_31_XLXN_373_3_0,
      ADR2 => XLXI_31_XLXN_373_2_0,
      ADR3 => VCC,
      O => XLXI_31_XLXI_22_N35_pack_1
    );
  XLXI_27_XLXI_90_adrFAT_22_mux00003_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_22_mux00003_32024,
      O => XLXI_27_XLXI_90_adrFAT_22_mux00003_0
    );
  XLXI_27_XLXI_90_adrFAT_22_mux00003_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_20_cmp_eq0000_pack_1,
      O => XLXI_27_XLXI_90_adrFAT_20_cmp_eq0000
    );
  XLXI_27_XLXI_90_adrFAT_20_cmp_eq00001 : X_LUT4
    generic map(
      INIT => X"2000",
      LOC => "SLICE_X49Y55"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_N39,
      ADR1 => XLXI_27_XLXI_90_cnt512(2),
      ADR2 => XLXI_27_XLXI_90_N53,
      ADR3 => XLXI_27_XLXI_90_cnt512(3),
      O => XLXI_27_XLXI_90_adrFAT_20_cmp_eq0000_pack_1
    );
  XLXI_27_XLXI_90_adrFAT_22_mux00005_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_N45_pack_1,
      O => XLXI_27_XLXI_90_N45
    );
  XLXI_27_XLXI_90_adrFAT_0_mux000021 : X_LUT4
    generic map(
      INIT => X"8080",
      LOC => "SLICE_X50Y59"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_RxCE1_12369,
      ADR1 => XLXI_27_XLXI_90_NextState_cmp_eq0001,
      ADR2 => XLXI_27_XLXI_90_State(8),
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_N45_pack_1
    );
  XLXI_27_XLXI_90_N11_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_N11,
      O => XLXI_27_XLXI_90_N11_0
    );
  XLXI_27_XLXI_90_N11_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_N27_pack_1,
      O => XLXI_27_XLXI_90_N27
    );
  XLXI_27_XLXI_90_nrClus_16_mux00001121 : X_LUT4
    generic map(
      INIT => X"FF08",
      LOC => "SLICE_X45Y48"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_State(28),
      ADR1 => XLXI_27_XLXI_86_XLXI_1_RxCE1_12369,
      ADR2 => XLXI_27_XLXI_90_NextState_or0003_0,
      ADR3 => XLXI_27_XLXI_90_nrClus_16_mux00001113_0,
      O => XLXI_27_XLXI_90_N27_pack_1
    );
  XLXI_27_XLXI_90_FSize_24_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X46Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_24_mux0000_32098,
      O => XLXI_27_XLXI_90_FSize_24_DXMUX_32101
    );
  XLXI_27_XLXI_90_FSize_24_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X46Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_24_mux0000_SW0_O_pack_2,
      O => XLXI_27_XLXI_90_FSize_24_mux0000_SW0_O
    );
  XLXI_27_XLXI_90_FSize_24_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X46Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_FSize_24_CLKINV_32086
    );
  XLXI_27_XLXI_90_FSize_24_mux0000_SW0 : X_LUT4
    generic map(
      INIT => X"EC4C",
      LOC => "SLICE_X46Y70"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_NextState_cmp_eq0020,
      ADR1 => XLXI_27_XLXI_90_FSize(24),
      ADR2 => XLXI_27_XLXI_90_FSize_0_and0000,
      ADR3 => XLXI_27_XLXI_86_XLXI_1_regMISO(0),
      O => XLXI_27_XLXI_90_FSize_24_mux0000_SW0_O_pack_2
    );
  XLXI_27_N32_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_N49_pack_1,
      O => XLXI_27_XLXI_90_N49
    );
  XLXI_27_XLXI_90_FSize_0_mux000021 : X_LUT4
    generic map(
      INIT => X"0400",
      LOC => "SLICE_X48Y62"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_cnt512(0),
      ADR1 => XLXI_27_XLXI_90_N40_0,
      ADR2 => XLXI_27_XLXI_90_cnt512(1),
      ADR3 => XLXI_27_XLXI_90_FSize_0_and0000,
      O => XLXI_27_XLXI_90_N49_pack_1
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_or0001_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_theCnt_or0001,
      O => XLXI_27_XLXI_86_XLXI_1_theCnt_or0001_0
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_or0001_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_theCnt_or00017_O_pack_1,
      O => XLXI_27_XLXI_86_XLXI_1_theCnt_or00017_O
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_or00017 : X_LUT4
    generic map(
      INIT => X"EEAA",
      LOC => "SLICE_X35Y75"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_theCnt_or00015_0,
      ADR1 => XLXI_27_XLXI_86_XLXN_51,
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_86_XLXI_1_State(12),
      O => XLXI_27_XLXI_86_XLXI_1_theCnt_or00017_O_pack_1
    );
  XLXI_31_XLXI_22_Period_4_mux0002_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_4_mux0002,
      O => XLXI_31_XLXI_22_Period_4_mux0002_0
    );
  XLXI_31_XLXI_22_Period_4_mux0002_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_N39_pack_1,
      O => XLXI_31_XLXI_22_N39
    );
  XLXI_31_XLXI_22_Mrom_rom0000821 : X_LUT4
    generic map(
      INIT => X"EEEE",
      LOC => "SLICE_X15Y19"
    )
    port map (
      ADR0 => XLXI_31_XLXN_373_1_0,
      ADR1 => XLXI_31_XLXN_373_2_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_XLXI_22_N39_pack_1
    );
  XLXI_31_XLXI_22_Period_4_mux0003_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_4_mux0003,
      O => XLXI_31_XLXI_22_Period_4_mux0003_0
    );
  XLXI_31_XLXI_22_Period_4_mux0003_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_N42_pack_2,
      O => XLXI_31_XLXI_22_N42
    );
  XLXI_31_XLXI_22_Period_5_mux000111 : X_LUT4
    generic map(
      INIT => X"FF80",
      LOC => "SLICE_X15Y22"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_N31,
      ADR1 => XLXI_31_XLXI_22_Period_21_and0000,
      ADR2 => XLXI_31_XLXN_373_3_0,
      ADR3 => XLXI_31_XLXI_22_Period_6_mux0007_0,
      O => XLXI_31_XLXI_22_N42_pack_2
    );
  XLXI_31_XLXI_22_Period_4_mux0007_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_4_mux0007,
      O => XLXI_31_XLXI_22_Period_4_mux0007_0
    );
  XLXI_31_XLXI_22_Period_4_mux0007_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_20_mux0000_pack_1,
      O => XLXI_31_XLXI_22_Period_20_mux0000
    );
  XLXI_31_XLXI_22_Period_20_mux00001 : X_LUT4
    generic map(
      INIT => X"0808",
      LOC => "SLICE_X12Y20"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Period_21_and0000,
      ADR1 => XLXI_31_XLXI_22_N35,
      ADR2 => XLXI_31_XLXN_373_1_0,
      ADR3 => VCC,
      O => XLXI_31_XLXI_22_Period_20_mux0000_pack_1
    );
  XLXI_33_regPISO_18_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_33_regPISO_mux0000(18),
      O => XLXI_33_regPISO_18_DXMUX_32253
    );
  XLXI_33_regPISO_18_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_33_N0_pack_1,
      O => XLXI_33_N0
    );
  XLXI_33_regPISO_18_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_33_regPISO_18_CLKINV_32236
    );
  XLXI_33_regPISO_18_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_33_regPISO_not0001_0,
      O => XLXI_33_regPISO_18_CEINV_32235
    );
  XLXI_33_regPISO_mux0000_0_1 : X_LUT4
    generic map(
      INIT => X"FFEB",
      LOC => "SLICE_X31Y12"
    )
    port map (
      ADR0 => XLXI_33_N2,
      ADR1 => XLXI_33_ResStart_DInToggle_SR(0),
      ADR2 => XLXI_33_ResStart_DInToggle_SR(1),
      ADR3 => XLXI_33_Cnt(3),
      O => XLXI_33_N0_pack_1
    );
  XLXI_27_XLXI_90_FSize_25_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X47Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_25_mux0000_32281,
      O => XLXI_27_XLXI_90_FSize_25_DXMUX_32284
    );
  XLXI_27_XLXI_90_FSize_25_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_25_mux0000_SW1_O_pack_2,
      O => XLXI_27_XLXI_90_FSize_25_mux0000_SW1_O
    );
  XLXI_27_XLXI_90_FSize_25_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_FSize_25_CLKINV_32269
    );
  XLXI_27_XLXI_90_FSize_25_mux0000_SW1 : X_LUT4
    generic map(
      INIT => X"A280",
      LOC => "SLICE_X47Y71"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_FSize_0_and0000,
      ADR1 => XLXI_27_XLXI_90_NextState_cmp_eq0020,
      ADR2 => XLXI_27_XLXI_86_XLXI_1_regMISO(1),
      ADR3 => XLXI_27_XLXI_90_FSize(25),
      O => XLXI_27_XLXI_90_FSize_25_mux0000_SW1_O_pack_2
    );
  XLXI_27_XLXI_90_FSize_26_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X47Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_26_mux0000_32311,
      O => XLXI_27_XLXI_90_FSize_26_DXMUX_32314
    );
  XLXI_27_XLXI_90_FSize_26_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_26_mux0000_SW1_O_pack_2,
      O => XLXI_27_XLXI_90_FSize_26_mux0000_SW1_O
    );
  XLXI_27_XLXI_90_FSize_26_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_FSize_26_CLKINV_32299
    );
  XLXI_27_XLXI_90_FSize_26_mux0000_SW1 : X_LUT4
    generic map(
      INIT => X"A088",
      LOC => "SLICE_X47Y73"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_FSize_0_and0000,
      ADR1 => XLXI_27_XLXI_90_FSize(26),
      ADR2 => XLXI_27_XLXI_86_XLXI_1_regMISO(2),
      ADR3 => XLXI_27_XLXI_90_NextState_cmp_eq0020,
      O => XLXI_27_XLXI_90_FSize_26_mux0000_SW1_O_pack_2
    );
  XLXI_27_XLXI_90_N37_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_N37,
      O => XLXI_27_XLXI_90_N37_0
    );
  XLXI_27_XLXI_90_N37_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_N61_pack_1,
      O => XLXI_27_XLXI_90_N61
    );
  XLXI_27_XLXI_90_NextState_cmp_eq000011 : X_LUT4
    generic map(
      INIT => X"0003",
      LOC => "SLICE_X49Y52"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_90_cnt512(8),
      ADR2 => XLXI_27_XLXI_90_cnt512(7),
      ADR3 => XLXI_27_XLXI_90_cnt512(6),
      O => XLXI_27_XLXI_90_N61_pack_1
    );
  XLXI_31_XLXI_25_Last_Period_12_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Last_Period_12_FXMUX_32370,
      O => XLXI_31_XLXI_25_Last_Period_12_DXMUX_32371
    );
  XLXI_31_XLXI_25_Last_Period_12_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Last_Period_12_FXMUX_32370,
      O => XLXI_31_XLXN_232_12_0
    );
  XLXI_31_XLXI_25_Last_Period_12_FXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_232(12),
      O => XLXI_31_XLXI_25_Last_Period_12_FXMUX_32370
    );
  XLXI_31_XLXI_25_Last_Period_12_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Tone_3_413_pack_1,
      O => XLXI_31_XLXI_22_Tone_3_413_13218
    );
  XLXI_31_XLXI_25_Last_Period_12_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_25_Last_Period_12_CLKINV_32355
    );
  XLXI_31_XLXI_25_Last_Period_12_CEINV : X_INV
    generic map(
      LOC => "SLICE_X25Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_10_Q,
      O => XLXI_31_XLXI_25_Last_Period_12_CEINVNOT
    );
  XLXI_31_XLXI_22_Tone_3_413 : X_LUT4
    generic map(
      INIT => X"4F40",
      LOC => "SLICE_X25Y17"
    )
    port map (
      ADR0 => N182_0,
      ADR1 => XLXI_31_XLXI_22_Period_21_and0000,
      ADR2 => XLXI_31_XLXN_371_2_0,
      ADR3 => XLXI_31_XLXI_22_Mmux_Period_12_9_f5,
      O => XLXI_31_XLXI_22_Tone_3_413_pack_1
    );
  XLXI_31_XLXI_25_Last_Period_11_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Last_Period_11_FXMUX_32404,
      O => XLXI_31_XLXI_25_Last_Period_11_DXMUX_32405
    );
  XLXI_31_XLXI_25_Last_Period_11_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Last_Period_11_FXMUX_32404,
      O => XLXI_31_XLXN_232_11_0
    );
  XLXI_31_XLXI_25_Last_Period_11_FXMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_232(11),
      O => XLXI_31_XLXI_25_Last_Period_11_FXMUX_32404
    );
  XLXI_31_XLXI_25_Last_Period_11_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Tone_3_519_pack_2,
      O => XLXI_31_XLXI_22_Tone_3_519_13214
    );
  XLXI_31_XLXI_25_Last_Period_11_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_25_Last_Period_11_CLKINV_32389
    );
  XLXI_31_XLXI_25_Last_Period_11_CEINV : X_INV
    generic map(
      LOC => "SLICE_X22Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_10_Q,
      O => XLXI_31_XLXI_25_Last_Period_11_CEINVNOT
    );
  XLXI_31_XLXI_22_Mmux_Period_3_81_SW0 : X_LUT4
    generic map(
      INIT => X"FEAE",
      LOC => "SLICE_X13Y14"
    )
    port map (
      ADR0 => XLXI_31_XLXN_373_3_0,
      ADR1 => XLXI_31_XLXN_373_2_0,
      ADR2 => XLXI_31_XLXN_373(0),
      ADR3 => XLXI_31_XLXN_373_1_0,
      O => N198
    );
  XLXI_31_XLXI_22_Tone_3_519 : X_LUT4
    generic map(
      INIT => X"CA00",
      LOC => "SLICE_X22Y17"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Mmux_Period_11_9_f5,
      ADR1 => XLXI_31_XLXI_22_Tone_3_52_0,
      ADR2 => XLXI_31_XLXN_371_2_0,
      ADR3 => XLXI_31_XLXN_371(3),
      O => XLXI_31_XLXI_22_Tone_3_519_pack_2
    );
  XLXI_31_XLXI_25_Last_Period_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X21Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Last_Period_8_FXMUX_32438,
      O => XLXI_31_XLXI_25_Last_Period_8_DXMUX_32439
    );
  XLXI_31_XLXI_25_Last_Period_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Last_Period_8_FXMUX_32438,
      O => XLXI_31_XLXN_232_8_0
    );
  XLXI_31_XLXI_25_Last_Period_8_FXMUX : X_BUF
    generic map(
      LOC => "SLICE_X21Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_232(8),
      O => XLXI_31_XLXI_25_Last_Period_8_FXMUX_32438
    );
  XLXI_31_XLXI_25_Last_Period_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Tone_3_719_pack_2,
      O => XLXI_31_XLXI_22_Tone_3_719_13335
    );
  XLXI_31_XLXI_25_Last_Period_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_25_Last_Period_8_CLKINV_32423
    );
  XLXI_31_XLXI_25_Last_Period_8_CEINV : X_INV
    generic map(
      LOC => "SLICE_X21Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_10_Q,
      O => XLXI_31_XLXI_25_Last_Period_8_CEINVNOT
    );
  XLXI_31_XLXI_22_Tone_3_719 : X_LUT4
    generic map(
      INIT => X"D080",
      LOC => "SLICE_X21Y16"
    )
    port map (
      ADR0 => XLXI_31_XLXN_371_2_0,
      ADR1 => XLXI_31_XLXI_22_Tone_3_72_0,
      ADR2 => XLXI_31_XLXN_371(3),
      ADR3 => XLXI_31_XLXI_22_Mmux_Period_8_9_f5,
      O => XLXI_31_XLXI_22_Tone_3_719_pack_2
    );
  XLXI_27_XLXI_90_NextState_and0003_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_NextState_and0003_32465,
      O => XLXI_27_XLXI_90_NextState_and0003_0
    );
  XLXI_27_XLXI_90_NextState_and0003_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_NextState_and0003_SW0_SW0_O_pack_1,
      O => XLXI_27_XLXI_90_NextState_and0003_SW0_SW0_O
    );
  XLXI_27_XLXI_90_NextState_and0003_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"FF7F",
      LOC => "SLICE_X47Y57"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_N55,
      ADR1 => XLXI_27_XLXI_86_XLXI_1_RxCE1_12369,
      ADR2 => XLXI_27_XLXI_90_N37_0,
      ADR3 => XLXI_27_XLXI_90_cnt512(3),
      O => XLXI_27_XLXI_90_NextState_and0003_SW0_SW0_O_pack_1
    );
  XLXI_31_XLXI_25_Last_Period_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X21Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Last_Period_6_FXMUX_32496,
      O => XLXI_31_XLXI_25_Last_Period_6_DXMUX_32497
    );
  XLXI_31_XLXI_25_Last_Period_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Last_Period_6_FXMUX_32496,
      O => XLXI_31_XLXN_232_6_0
    );
  XLXI_31_XLXI_25_Last_Period_6_FXMUX : X_BUF
    generic map(
      LOC => "SLICE_X21Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_232(6),
      O => XLXI_31_XLXI_25_Last_Period_6_FXMUX_32496
    );
  XLXI_31_XLXI_25_Last_Period_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Tone_3_913_pack_1,
      O => XLXI_31_XLXI_22_Tone_3_913_13329
    );
  XLXI_31_XLXI_25_Last_Period_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_25_Last_Period_6_CLKINV_32481
    );
  XLXI_31_XLXI_25_Last_Period_6_CEINV : X_INV
    generic map(
      LOC => "SLICE_X21Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_10_Q,
      O => XLXI_31_XLXI_25_Last_Period_6_CEINVNOT
    );
  XLXI_31_XLXI_22_Tone_3_913 : X_LUT4
    generic map(
      INIT => X"EEF0",
      LOC => "SLICE_X21Y12"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_N64_0,
      ADR1 => XLXI_31_XLXI_22_Tone_3_130_0,
      ADR2 => XLXI_31_XLXI_22_Mmux_Period_6_9_f5,
      ADR3 => XLXI_31_XLXN_371_2_0,
      O => XLXI_31_XLXI_22_Tone_3_913_pack_1
    );
  XLXI_27_XLXI_89_DoPOP_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_DoPOP,
      O => XLXI_27_XLXI_89_DoPOP_0
    );
  XLXI_27_XLXI_89_DoPOP_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_N3_pack_1,
      O => XLXI_27_XLXI_89_N3
    );
  XLXI_27_XLXI_89_NextState_0_cmp_eq000011 : X_LUT4
    generic map(
      INIT => X"0200",
      LOC => "SLICE_X16Y45"
    )
    port map (
      ADR0 => XLXI_27_XLXI_89_Full512_mux0000217_0,
      ADR1 => XLXI_27_XLXI_89_cntBytes(9),
      ADR2 => XLXI_27_XLXI_89_cntBytes(10),
      ADR3 => XLXI_27_XLXI_89_Full512_mux0000232_0,
      O => XLXI_27_XLXI_89_N3_pack_1
    );
  N118_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => N118,
      O => N118_0
    );
  N118_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_9_mux0008_pack_3,
      O => XLXI_31_XLXI_22_Period_9_mux0008
    );
  XLXI_31_XLXI_22_Period_9_mux00081 : X_LUT4
    generic map(
      INIT => X"EC00",
      LOC => "SLICE_X15Y21"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_N44,
      ADR1 => XLXI_31_XLXI_22_Period_14_cmp_eq0000,
      ADR2 => XLXI_31_XLXI_22_N66,
      ADR3 => XLXI_31_XLXI_22_Period_21_and0000,
      O => XLXI_31_XLXI_22_Period_9_mux0008_pack_3
    );
  XLXI_31_XLXI_22_Period_5_mux0002_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_5_mux0002,
      O => XLXI_31_XLXI_22_Period_5_mux0002_0
    );
  XLXI_31_XLXI_22_Period_5_mux0002_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_N44_pack_1,
      O => XLXI_31_XLXI_22_N44
    );
  XLXI_31_XLXI_22_Mrom_rom000011121 : X_LUT4
    generic map(
      INIT => X"00AA",
      LOC => "SLICE_X14Y20"
    )
    port map (
      ADR0 => XLXI_31_XLXN_373_1_0,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_31_XLXN_373_3_0,
      O => XLXI_31_XLXI_22_N44_pack_1
    );
  XLXI_27_XLXI_90_nrClus_2_mux000013_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_nrClus_2_mux00007_O_pack_1,
      O => XLXI_27_XLXI_90_nrClus_2_mux00007_O
    );
  XLXI_27_XLXI_90_nrClus_2_mux00007 : X_LUT4
    generic map(
      INIT => X"EEAA",
      LOC => "SLICE_X49Y41"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_nrClus_2_mux00005_0,
      ADR1 => XLXI_27_XLXI_90_WORD(10),
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_90_N34,
      O => XLXI_27_XLXI_90_nrClus_2_mux00007_O_pack_1
    );
  XLXI_27_XLXI_90_NextState_or0003_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_NextState_or0003,
      O => XLXI_27_XLXI_90_NextState_or0003_0
    );
  XLXI_27_XLXI_90_NextState_or0003_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_NextState_cmp_eq0021_pack_1,
      O => XLXI_27_XLXI_90_NextState_cmp_eq0021
    );
  XLXI_27_XLXI_90_NextState_cmp_eq00219123 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X47Y45"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_NextState_cmp_eq00219107_0,
      ADR1 => XLXI_27_XLXI_90_NextState_cmp_eq0021980_0,
      ADR2 => XLXI_27_XLXI_90_NextState_cmp_eq0021913_0,
      ADR3 => XLXI_27_XLXI_90_NextState_cmp_eq0021940_0,
      O => XLXI_27_XLXI_90_NextState_cmp_eq0021_pack_1
    );
  XLXI_27_XLXI_90_FSize_27_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X47Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_27_mux0000_32645,
      O => XLXI_27_XLXI_90_FSize_27_DXMUX_32648
    );
  XLXI_27_XLXI_90_FSize_27_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_27_mux0000_SW1_O_pack_2,
      O => XLXI_27_XLXI_90_FSize_27_mux0000_SW1_O
    );
  XLXI_27_XLXI_90_FSize_27_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_FSize_27_CLKINV_32633
    );
  XLXI_27_XLXI_90_FSize_27_mux0000_SW1 : X_LUT4
    generic map(
      INIT => X"C088",
      LOC => "SLICE_X47Y72"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_FSize(27),
      ADR1 => XLXI_27_XLXI_90_FSize_0_and0000,
      ADR2 => XLXI_27_XLXI_86_XLXI_1_regMISO(3),
      ADR3 => XLXI_27_XLXI_90_NextState_cmp_eq0020,
      O => XLXI_27_XLXI_90_FSize_27_mux0000_SW1_O_pack_2
    );
  XLXI_31_XLXI_22_N52_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_N52,
      O => XLXI_31_XLXI_22_N52_0
    );
  XLXI_31_XLXI_22_N52_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_14_cmp_eq0000_pack_1,
      O => XLXI_31_XLXI_22_Period_14_cmp_eq0000
    );
  XLXI_31_XLXI_22_Period_14_cmp_eq00001 : X_LUT4
    generic map(
      INIT => X"2000",
      LOC => "SLICE_X14Y25"
    )
    port map (
      ADR0 => XLXI_31_XLXN_373_1_0,
      ADR1 => XLXI_31_XLXN_373_3_0,
      ADR2 => XLXI_31_XLXN_373_2_0,
      ADR3 => XLXI_31_XLXN_373(0),
      O => XLXI_31_XLXI_22_Period_14_cmp_eq0000_pack_1
    );
  XLXI_27_XLXI_90_FSize_28_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_28_mux0000_32699,
      O => XLXI_27_XLXI_90_FSize_28_DXMUX_32702
    );
  XLXI_27_XLXI_90_FSize_28_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_28_mux0000_SW1_O_pack_2,
      O => XLXI_27_XLXI_90_FSize_28_mux0000_SW1_O
    );
  XLXI_27_XLXI_90_FSize_28_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_FSize_28_CLKINV_32687
    );
  XLXI_27_XLXI_90_FSize_28_mux0000_SW1 : X_LUT4
    generic map(
      INIT => X"C0A0",
      LOC => "SLICE_X45Y72"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_FSize(28),
      ADR1 => XLXI_27_XLXI_86_XLXI_1_regMISO(4),
      ADR2 => XLXI_27_XLXI_90_FSize_0_and0000,
      ADR3 => XLXI_27_XLXI_90_NextState_cmp_eq0020,
      O => XLXI_27_XLXI_90_FSize_28_mux0000_SW1_O_pack_2
    );
  XLXI_31_XLXI_22_Period_6_mux0001_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_6_mux0001,
      O => XLXI_31_XLXI_22_Period_6_mux0001_0
    );
  XLXI_31_XLXI_22_Period_6_mux0001_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_N69_pack_1,
      O => XLXI_31_XLXI_22_N69
    );
  XLXI_31_XLXI_22_Period_10_mux000511 : X_LUT4
    generic map(
      INIT => X"1010",
      LOC => "SLICE_X14Y14"
    )
    port map (
      ADR0 => XLXI_31_XLXN_373_3_0,
      ADR1 => XLXI_31_XLXN_373_1_0,
      ADR2 => XLXI_31_XLXI_22_Period_21_and0000,
      ADR3 => VCC,
      O => XLXI_31_XLXI_22_N69_pack_1
    );
  XLXI_31_XLXI_22_Period_6_mux0007_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_6_mux0007,
      O => XLXI_31_XLXI_22_Period_6_mux0007_0
    );
  XLXI_31_XLXI_22_Period_6_mux0007_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_N32_pack_1,
      O => XLXI_31_XLXI_22_N32
    );
  XLXI_31_XLXI_22_Mrom_rom00001121 : X_LUT4
    generic map(
      INIT => X"2020",
      LOC => "SLICE_X14Y22"
    )
    port map (
      ADR0 => XLXI_31_XLXN_373(0),
      ADR1 => XLXI_31_XLXN_373_3_0,
      ADR2 => XLXI_31_XLXN_373_2_0,
      ADR3 => VCC,
      O => XLXI_31_XLXI_22_N32_pack_1
    );
  XLXI_27_XLXI_90_NextState_and0001_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_NextState_and0001,
      O => XLXI_27_XLXI_90_NextState_and0001_0
    );
  XLXI_27_XLXI_90_NextState_and0001_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_NextState_cmp_eq0000_pack_1,
      O => XLXI_27_XLXI_90_NextState_cmp_eq0000
    );
  XLXI_27_XLXI_90_NextState_cmp_eq00002 : X_LUT4
    generic map(
      INIT => X"1000",
      LOC => "SLICE_X47Y55"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_cnt512(5),
      ADR1 => XLXI_27_XLXI_90_cnt512(1),
      ADR2 => XLXI_27_XLXI_90_cnt512(0),
      ADR3 => XLXI_27_XLXI_90_N93,
      O => XLXI_27_XLXI_90_NextState_cmp_eq0000_pack_1
    );
  XLXI_27_XLXI_90_NextState_and0002_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_NextState_and0002,
      O => XLXI_27_XLXI_90_NextState_and0002_0
    );
  XLXI_27_XLXI_90_NextState_and0002_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_NextState_cmp_eq0001_pack_1,
      O => XLXI_27_XLXI_90_NextState_cmp_eq0001
    );
  XLXI_27_XLXI_90_NextState_cmp_eq00011 : X_LUT4
    generic map(
      INIT => X"0100",
      LOC => "SLICE_X48Y57"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_cnt512(0),
      ADR1 => XLXI_27_XLXI_90_cnt512(1),
      ADR2 => XLXI_27_XLXI_90_cnt512(3),
      ADR3 => XLXI_27_XLXI_90_N37_0,
      O => XLXI_27_XLXI_90_NextState_cmp_eq0001_pack_1
    );
  XLXI_27_XLXI_90_N97_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X42Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_N97,
      O => XLXI_27_XLXI_90_N97_0
    );
  XLXI_27_XLXI_90_N97_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X42Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_N33_pack_1,
      O => XLXI_27_XLXI_90_N33
    );
  XLXI_27_XLXI_90_NextState_and000511 : X_LUT4
    generic map(
      INIT => X"0010",
      LOC => "SLICE_X42Y59"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_cnt512(4),
      ADR1 => XLXI_27_XLXI_90_ffSpC32n16_cmp_eq0000_0,
      ADR2 => XLXI_27_XLXI_86_XLXI_1_RxCE1_12369,
      ADR3 => XLXI_27_XLXI_90_cnt512(3),
      O => XLXI_27_XLXI_90_N33_pack_1
    );
  XLXI_27_XLXI_90_FSize_29_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X46Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_29_mux0000_32849,
      O => XLXI_27_XLXI_90_FSize_29_DXMUX_32852
    );
  XLXI_27_XLXI_90_FSize_29_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X46Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_29_mux0000_SW1_O_pack_2,
      O => XLXI_27_XLXI_90_FSize_29_mux0000_SW1_O
    );
  XLXI_27_XLXI_90_FSize_29_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X46Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_FSize_29_CLKINV_32837
    );
  XLXI_27_XLXI_90_FSize_29_mux0000_SW1 : X_LUT4
    generic map(
      INIT => X"E400",
      LOC => "SLICE_X46Y72"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_NextState_cmp_eq0020,
      ADR1 => XLXI_27_XLXI_90_FSize(29),
      ADR2 => XLXI_27_XLXI_86_XLXI_1_regMISO(5),
      ADR3 => XLXI_27_XLXI_90_FSize_0_and0000,
      O => XLXI_27_XLXI_90_FSize_29_mux0000_SW1_O_pack_2
    );
  XLXI_27_XLXI_90_nrClus_16_mux00001113_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_nrClus_16_mux00001113_32877,
      O => XLXI_27_XLXI_90_nrClus_16_mux00001113_0
    );
  XLXI_27_XLXI_90_nrClus_16_mux00001113_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_N93_pack_1,
      O => XLXI_27_XLXI_90_N93
    );
  XLXI_27_XLXI_90_NextState_cmp_eq000021 : X_LUT4
    generic map(
      INIT => X"4000",
      LOC => "SLICE_X47Y53"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_cnt512(4),
      ADR1 => XLXI_27_XLXI_90_cnt512(2),
      ADR2 => XLXI_27_XLXI_90_cnt512(3),
      ADR3 => XLXI_27_XLXI_90_N61,
      O => XLXI_27_XLXI_90_N93_pack_1
    );
  XLXI_27_XLXI_86_XLXI_2_N1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_N1,
      O => XLXI_27_XLXI_86_XLXI_2_N1_0
    );
  XLXI_27_XLXI_86_XLXI_2_N1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_N7_pack_1,
      O => XLXI_27_XLXI_86_XLXI_2_N7
    );
  XLXI_27_XLXI_86_XLXI_2_TxByteCE_cmp_eq000011 : X_LUT4
    generic map(
      INIT => X"0300",
      LOC => "SLICE_X33Y74"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_86_XLXI_2_State(2),
      ADR2 => XLXI_27_XLXI_86_XLXI_2_State(3),
      ADR3 => XLXI_27_XLXI_86_XLXI_2_State(0),
      O => XLXI_27_XLXI_86_XLXI_2_N7_pack_1
    );
  XLXI_27_XLXI_90_adrFAT_22_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_22_mux000017_32929,
      O => XLXI_27_XLXI_90_adrFAT_22_DXMUX_32932
    );
  XLXI_27_XLXI_90_adrFAT_22_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_10_and0000_pack_2,
      O => XLXI_27_XLXI_90_adrFAT_10_and0000
    );
  XLXI_27_XLXI_90_adrFAT_22_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_22_mux00005_32048,
      O => XLXI_27_XLXI_90_adrFAT_22_SRINV_32915
    );
  XLXI_27_XLXI_90_adrFAT_22_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_adrFAT_22_CLKINV_32914
    );
  XLXI_27_XLXI_90_adrFAT_10_and00001 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X54Y60"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_90_State(5),
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_86_XLXI_1_RxCE1_12369,
      O => XLXI_27_XLXI_90_adrFAT_10_and0000_pack_2
    );
  XLXI_27_XLXI_90_RET_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X41Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_RET_mux0000(0),
      O => XLXI_27_XLXI_90_RET_0_DXMUX_32963
    );
  XLXI_27_XLXI_90_RET_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_N0_pack_2,
      O => XLXI_27_XLXI_90_N0
    );
  XLXI_27_XLXI_90_RET_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_RET_0_CLKINV_32946
    );
  XLXI_27_XLXI_90_RET_mux0000_11_1 : X_LUT4
    generic map(
      INIT => X"FEAA",
      LOC => "SLICE_X41Y61"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_N26,
      ADR1 => XLXI_27_XLXI_90_NextState_cmp_eq0004,
      ADR2 => XLXI_27_N133_0,
      ADR3 => XLXI_27_XLXI_90_State(18),
      O => XLXI_27_XLXI_90_N0_pack_2
    );
  XLXI_27_XLXI_90_nrClus_3_mux000013_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_nrClus_3_mux00007_O_pack_1,
      O => XLXI_27_XLXI_90_nrClus_3_mux00007_O
    );
  XLXI_27_XLXI_90_nrClus_3_mux00007 : X_LUT4
    generic map(
      INIT => X"ECEC",
      LOC => "SLICE_X53Y42"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_N34,
      ADR1 => XLXI_27_XLXI_90_nrClus_3_mux00005_0,
      ADR2 => XLXI_27_XLXI_90_WORD(11),
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_nrClus_3_mux00007_O_pack_1
    );
  XLXI_27_XLXI_86_XLXI_2_NextState_and0001_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y80",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_NextState_and0001,
      O => XLXI_27_XLXI_86_XLXI_2_NextState_and0001_0
    );
  XLXI_27_XLXI_86_XLXI_2_NextState_and0001_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y80",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_iRxByteCE_cmp_eq0001_pack_1,
      O => XLXI_27_XLXI_86_XLXI_2_iRxByteCE_cmp_eq0001
    );
  XLXI_27_XLXI_86_XLXI_2_NextState_and0001111 : X_LUT4
    generic map(
      INIT => X"8080",
      LOC => "SLICE_X32Y80"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_2_cntSCK(2),
      ADR1 => XLXI_27_XLXI_86_XLXI_2_cntSCK(0),
      ADR2 => XLXI_27_XLXI_86_XLXI_2_cntSCK(1),
      ADR3 => VCC,
      O => XLXI_27_XLXI_86_XLXI_2_iRxByteCE_cmp_eq0001_pack_1
    );
  XLXI_31_XLXI_22_Period_8_mux0001_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_8_mux0001,
      O => XLXI_31_XLXI_22_Period_8_mux0001_0
    );
  XLXI_31_XLXI_22_Period_8_mux0001_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_N29_pack_1,
      O => XLXI_31_XLXI_22_N29
    );
  XLXI_31_XLXI_22_Period_5_mux000211 : X_LUT4
    generic map(
      INIT => X"C0F0",
      LOC => "SLICE_X16Y23"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_XLXN_373_3_0,
      ADR2 => XLXI_31_XLXI_22_N40,
      ADR3 => XLXI_31_XLXI_22_N31,
      O => XLXI_31_XLXI_22_N29_pack_1
    );
  XLXI_31_XLXI_22_Period_8_mux0003_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_8_mux0003,
      O => XLXI_31_XLXI_22_Period_8_mux0003_0
    );
  XLXI_31_XLXI_22_Period_8_mux0003_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_1_mux0001_pack_1,
      O => XLXI_31_XLXI_22_Period_1_mux0001
    );
  XLXI_31_XLXI_22_Period_9_mux000762 : X_LUT4
    generic map(
      INIT => X"4040",
      LOC => "SLICE_X14Y16"
    )
    port map (
      ADR0 => XLXI_31_XLXN_373_3_0,
      ADR1 => XLXI_31_XLXI_22_Period_21_and0000,
      ADR2 => XLXI_31_XLXN_373_2_0,
      ADR3 => VCC,
      O => XLXI_31_XLXI_22_Period_1_mux0001_pack_1
    );
  XLXI_31_XLXI_22_Period_8_mux0009_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_8_mux0009,
      O => XLXI_31_XLXI_22_Period_8_mux0009_0
    );
  XLXI_31_XLXI_22_Period_8_mux0009_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_18_mux0006_pack_1,
      O => XLXI_31_XLXI_22_Period_18_mux0006
    );
  XLXI_31_XLXI_22_Period_9_mux000731 : X_LUT4
    generic map(
      INIT => X"0404",
      LOC => "SLICE_X14Y17"
    )
    port map (
      ADR0 => XLXI_31_XLXN_373_3_0,
      ADR1 => XLXI_31_XLXI_22_Period_21_and0000,
      ADR2 => XLXI_31_XLXN_373_2_0,
      ADR3 => VCC,
      O => XLXI_31_XLXI_22_Period_18_mux0006_pack_1
    );
  XLXI_31_XLXI_22_Period_10_mux0004_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_10_mux0004,
      O => XLXI_31_XLXI_22_Period_10_mux0004_0
    );
  XLXI_31_XLXI_22_Period_10_mux0004_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_N13_pack_2,
      O => XLXI_31_XLXI_22_N13
    );
  XLXI_31_XLXI_22_Period_13_mux000811 : X_LUT4
    generic map(
      INIT => X"0200",
      LOC => "SLICE_X18Y12"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Period_21_and0000,
      ADR1 => XLXI_31_XLXN_373_3_0,
      ADR2 => XLXI_31_XLXN_373_1_0,
      ADR3 => XLXI_31_XLXN_373_2_0,
      O => XLXI_31_XLXI_22_N13_pack_2
    );
  XLXI_31_XLXI_22_Period_10_mux0007_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_10_mux0007,
      O => XLXI_31_XLXI_22_Period_10_mux0007_0
    );
  XLXI_31_XLXI_22_Period_10_mux0007_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_N72_pack_3,
      O => XLXI_31_XLXI_22_N72
    );
  XLXI_31_XLXI_22_Period_10_mux00071 : X_LUT4
    generic map(
      INIT => X"0502",
      LOC => "SLICE_X16Y14"
    )
    port map (
      ADR0 => XLXI_31_XLXN_373_3_0,
      ADR1 => XLXI_31_XLXN_373_1_0,
      ADR2 => N36,
      ADR3 => XLXI_31_XLXN_373(0),
      O => XLXI_31_XLXI_22_N72_pack_3
    );
  XLXI_27_N320_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X42Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N320,
      O => XLXI_27_N320_0
    );
  XLXI_27_N320_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X42Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_State_mux0002_25_19_O_pack_1,
      O => XLXI_27_XLXI_90_State_mux0002_25_19_O
    );
  XLXI_27_XLXI_90_State_mux0002_25_19 : X_LUT4
    generic map(
      INIT => X"0F0C",
      LOC => "SLICE_X42Y61"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_90_State(8),
      ADR2 => XLXI_27_XLXI_86_XLXI_1_State(1),
      ADR3 => XLXI_27_XLXI_90_State(22),
      O => XLXI_27_XLXI_90_State_mux0002_25_19_O_pack_1
    );
  XLXI_27_XLXI_90_nrClus_5_mux00005_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_nrClus_5_mux00005_33180,
      O => XLXI_27_XLXI_90_nrClus_5_mux00005_0
    );
  XLXI_27_XLXI_90_nrClus_5_mux00005_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_N91_pack_1,
      O => XLXI_27_XLXI_90_N91
    );
  XLXI_27_XLXI_90_adrClus0_not0001122 : X_LUT4
    generic map(
      INIT => X"4400",
      LOC => "SLICE_X48Y41"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_cnt512(2),
      ADR1 => XLXI_27_XLXI_90_cnt512(3),
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_90_cnt512(4),
      O => XLXI_27_XLXI_90_N91_pack_1
    );
  XLXI_31_XLXI_25_Last_Period_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X17Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Last_Period_5_FXMUX_33211,
      O => XLXI_31_XLXI_25_Last_Period_5_DXMUX_33212
    );
  XLXI_31_XLXI_25_Last_Period_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Last_Period_5_FXMUX_33211,
      O => XLXI_31_XLXN_232_5_0
    );
  XLXI_31_XLXI_25_Last_Period_5_FXMUX : X_BUF
    generic map(
      LOC => "SLICE_X17Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_232(5),
      O => XLXI_31_XLXI_25_Last_Period_5_FXMUX_33211
    );
  XLXI_31_XLXI_25_Last_Period_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Tone_3_1019_pack_2,
      O => XLXI_31_XLXI_22_Tone_3_1019_13325
    );
  XLXI_31_XLXI_25_Last_Period_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X17Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_25_Last_Period_5_CLKINV_33196
    );
  XLXI_31_XLXI_25_Last_Period_5_CEINV : X_INV
    generic map(
      LOC => "SLICE_X17Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_10_Q,
      O => XLXI_31_XLXI_25_Last_Period_5_CEINVNOT
    );
  XLXI_31_XLXI_22_Tone_3_1019 : X_LUT4
    generic map(
      INIT => X"D080",
      LOC => "SLICE_X17Y18"
    )
    port map (
      ADR0 => XLXI_31_XLXN_371_2_0,
      ADR1 => XLXI_31_XLXI_22_Tone_3_102_0,
      ADR2 => XLXI_31_XLXN_371(3),
      ADR3 => XLXI_31_XLXI_22_Mmux_Period_5_9_f5,
      O => XLXI_31_XLXI_22_Tone_3_1019_pack_2
    );
  XLXI_31_XLXI_25_Last_Period_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X21Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Last_Period_3_FXMUX_33245,
      O => XLXI_31_XLXI_25_Last_Period_3_DXMUX_33246
    );
  XLXI_31_XLXI_25_Last_Period_3_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Last_Period_3_FXMUX_33245,
      O => XLXI_31_XLXN_232_3_0
    );
  XLXI_31_XLXI_25_Last_Period_3_FXMUX : X_BUF
    generic map(
      LOC => "SLICE_X21Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_232(3),
      O => XLXI_31_XLXI_25_Last_Period_3_FXMUX_33245
    );
  XLXI_31_XLXI_25_Last_Period_3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Tone_3_128_O_pack_1,
      O => XLXI_31_XLXI_22_Tone_3_128_O
    );
  XLXI_31_XLXI_25_Last_Period_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_25_Last_Period_3_CLKINV_33229
    );
  XLXI_31_XLXI_25_Last_Period_3_CEINV : X_INV
    generic map(
      LOC => "SLICE_X21Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_10_Q,
      O => XLXI_31_XLXI_25_Last_Period_3_CEINVNOT
    );
  XLXI_31_XLXI_22_Tone_3_128 : X_LUT4
    generic map(
      INIT => X"5500",
      LOC => "SLICE_X21Y19"
    )
    port map (
      ADR0 => XLXI_31_XLXN_371_2_0,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_31_XLXI_22_Mmux_Period_3_9_f5,
      O => XLXI_31_XLXI_22_Tone_3_128_O_pack_1
    );
  XLXI_27_XLXI_90_adrSec_mux0002_0_11_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0002_0_11_33272,
      O => XLXI_27_XLXI_90_adrSec_mux0002_0_11_0
    );
  XLXI_27_XLXI_90_adrSec_mux0002_0_11_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_or0000_pack_1,
      O => XLXI_27_XLXI_90_adrSec_or0000
    );
  XLXI_27_XLXI_90_adrSec_or00001 : X_LUT4
    generic map(
      INIT => X"FEFE",
      LOC => "SLICE_X47Y47"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_State(26),
      ADR1 => XLXI_27_XLXI_90_State(11),
      ADR2 => XLXI_27_XLXI_90_State(15),
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_adrSec_or0000_pack_1
    );
  XLXI_27_XLXI_90_adrSec_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X49Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0002_0_23_33300,
      O => XLXI_27_XLXI_90_adrSec_0_DXMUX_33303
    );
  XLXI_27_XLXI_90_adrSec_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0002_0_1_pack_1,
      O => XLXI_27_XLXI_90_adrSec_mux0002_0_1_14227
    );
  XLXI_27_XLXI_90_adrSec_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X49Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0002_0_0_48340,
      O => XLXI_27_XLXI_90_adrSec_0_SRINV_33288
    );
  XLXI_27_XLXI_90_adrSec_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X49Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_adrSec_0_CLKINV_33287
    );
  XLXI_31_XLXI_22_Period_9_mux000717_SW0 : X_LUT4
    generic map(
      INIT => X"EBB8",
      LOC => "SLICE_X13Y14"
    )
    port map (
      ADR0 => XLXI_31_XLXN_373_3_0,
      ADR1 => XLXI_31_XLXN_373_2_0,
      ADR2 => XLXI_31_XLXN_373(0),
      ADR3 => XLXI_31_XLXN_373_1_0,
      O => N196
    );
  XLXI_27_XLXI_90_adrSec_mux0002_0_1 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X49Y46"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_State(26),
      ADR1 => XLXI_27_XLXI_90_State(11),
      ADR2 => XLXI_27_XLXI_90_State(15),
      ADR3 => XLXI_27_XLXI_90_cnt32_or0001,
      O => XLXI_27_XLXI_90_adrSec_mux0002_0_1_pack_1
    );
  XLXI_27_XLXI_90_adrSec_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X51Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0002_1_23_33333,
      O => XLXI_27_XLXI_90_adrSec_1_DXMUX_33336
    );
  XLXI_27_XLXI_90_adrSec_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0002_1_11_O_pack_2,
      O => XLXI_27_XLXI_90_adrSec_mux0002_1_11_O
    );
  XLXI_27_XLXI_90_adrSec_1_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0002_1_0_48364,
      O => XLXI_27_XLXI_90_adrSec_1_SRINV_33321
    );
  XLXI_27_XLXI_90_adrSec_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_adrSec_1_CLKINV_33320
    );
  XLXI_27_XLXI_90_adrSec_mux0002_1_11 : X_LUT4
    generic map(
      INIT => X"0100",
      LOC => "SLICE_X51Y45"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_State(21),
      ADR1 => XLXI_27_XLXI_90_adrSec_or0000,
      ADR2 => XLXI_27_XLXI_90_State(17),
      ADR3 => XLXI_27_XLXI_90_adrSec(1),
      O => XLXI_27_XLXI_90_adrSec_mux0002_1_11_O_pack_2
    );
  XLXI_27_XLXI_90_adrSec_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X49Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0002_2_23_33366,
      O => XLXI_27_XLXI_90_adrSec_2_DXMUX_33369
    );
  XLXI_27_XLXI_90_adrSec_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0002_2_11_O_pack_2,
      O => XLXI_27_XLXI_90_adrSec_mux0002_2_11_O
    );
  XLXI_27_XLXI_90_adrSec_2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X49Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0002_2_0_48412,
      O => XLXI_27_XLXI_90_adrSec_2_SRINV_33354
    );
  XLXI_27_XLXI_90_adrSec_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X49Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_adrSec_2_CLKINV_33353
    );
  XLXI_27_XLXI_90_adrSec_mux0002_2_11 : X_LUT4
    generic map(
      INIT => X"0010",
      LOC => "SLICE_X49Y47"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_State(17),
      ADR1 => XLXI_27_XLXI_90_State(21),
      ADR2 => XLXI_27_XLXI_90_adrSec(2),
      ADR3 => XLXI_27_XLXI_90_adrSec_or0000,
      O => XLXI_27_XLXI_90_adrSec_mux0002_2_11_O_pack_2
    );
  XLXI_27_XLXI_90_adrSec_mux0003_21_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X46Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0003(21),
      O => XLXI_27_XLXI_90_adrSec_mux0003_21_0
    );
  XLXI_27_XLXI_90_adrSec_mux0003_21_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X46Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_N56_pack_1,
      O => XLXI_27_XLXI_90_N56
    );
  XLXI_27_XLXI_90_adrSec_mux0003_15_32 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X46Y46"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_State(11),
      ADR1 => XLXI_27_XLXI_90_State_15_1_14235,
      ADR2 => XLXI_27_XLXI_90_State(21),
      ADR3 => XLXI_27_XLXI_90_State(17),
      O => XLXI_27_XLXI_90_N56_pack_1
    );
  XLXI_27_XLXI_90_adrSec_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0002_3_23_33423,
      O => XLXI_27_XLXI_90_adrSec_3_DXMUX_33426
    );
  XLXI_27_XLXI_90_adrSec_3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0002_3_11_O_pack_2,
      O => XLXI_27_XLXI_90_adrSec_mux0002_3_11_O
    );
  XLXI_27_XLXI_90_adrSec_3_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0002_3_0_48467,
      O => XLXI_27_XLXI_90_adrSec_3_SRINV_33411
    );
  XLXI_27_XLXI_90_adrSec_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_adrSec_3_CLKINV_33410
    );
  XLXI_27_XLXI_90_adrSec_mux0002_3_11 : X_LUT4
    generic map(
      INIT => X"0010",
      LOC => "SLICE_X50Y49"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrSec_or0000,
      ADR1 => XLXI_27_XLXI_90_State(21),
      ADR2 => XLXI_27_XLXI_90_adrSec(3),
      ADR3 => XLXI_27_XLXI_90_State(17),
      O => XLXI_27_XLXI_90_adrSec_mux0002_3_11_O_pack_2
    );
  XLXI_27_XLXI_90_adrSec_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0002_4_23_33456,
      O => XLXI_27_XLXI_90_adrSec_4_DXMUX_33459
    );
  XLXI_27_XLXI_90_adrSec_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0002_4_11_O_pack_2,
      O => XLXI_27_XLXI_90_adrSec_mux0002_4_11_O
    );
  XLXI_27_XLXI_90_adrSec_4_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0002_4_0_48476,
      O => XLXI_27_XLXI_90_adrSec_4_SRINV_33444
    );
  XLXI_27_XLXI_90_adrSec_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_adrSec_4_CLKINV_33443
    );
  XLXI_27_XLXI_90_adrSec_mux0004_9_SW0 : X_LUT4
    generic map(
      INIT => X"ABA8",
      LOC => "SLICE_X53Y44"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrClus0(9),
      ADR1 => XLXI_27_XLXI_90_State(11),
      ADR2 => XLXI_27_XLXI_90_State(15),
      ADR3 => XLXI_27_XLXI_90_adrFAT(9),
      O => XLXI_27_N246
    );
  XLXI_27_XLXI_90_adrSec_mux0002_4_11 : X_LUT4
    generic map(
      INIT => X"0010",
      LOC => "SLICE_X50Y48"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrSec_or0000,
      ADR1 => XLXI_27_XLXI_90_State(21),
      ADR2 => XLXI_27_XLXI_90_adrSec(4),
      ADR3 => XLXI_27_XLXI_90_State(17),
      O => XLXI_27_XLXI_90_adrSec_mux0002_4_11_O_pack_2
    );
  XLXI_27_XLXI_90_adrSec_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X51Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0002_5_23_33489,
      O => XLXI_27_XLXI_90_adrSec_5_DXMUX_33492
    );
  XLXI_27_XLXI_90_adrSec_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0002_5_11_O_pack_2,
      O => XLXI_27_XLXI_90_adrSec_mux0002_5_11_O
    );
  XLXI_27_XLXI_90_adrSec_5_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0002_5_0_47573,
      O => XLXI_27_XLXI_90_adrSec_5_SRINV_33477
    );
  XLXI_27_XLXI_90_adrSec_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_adrSec_5_CLKINV_33476
    );
  XLXI_27_XLXI_90_adrSec_mux0002_5_11 : X_LUT4
    generic map(
      INIT => X"0002",
      LOC => "SLICE_X51Y38"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrSec(5),
      ADR1 => XLXI_27_XLXI_90_adrSec_or0000,
      ADR2 => XLXI_27_XLXI_90_State(17),
      ADR3 => XLXI_27_XLXI_90_State(21),
      O => XLXI_27_XLXI_90_adrSec_mux0002_5_11_O_pack_2
    );
  XLXI_27_XLXI_90_adrSec_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0002_6_23_33522,
      O => XLXI_27_XLXI_90_adrSec_6_DXMUX_33525
    );
  XLXI_27_XLXI_90_adrSec_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0002_6_11_O_pack_2,
      O => XLXI_27_XLXI_90_adrSec_mux0002_6_11_O
    );
  XLXI_27_XLXI_90_adrSec_6_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0002_6_0_47597,
      O => XLXI_27_XLXI_90_adrSec_6_SRINV_33510
    );
  XLXI_27_XLXI_90_adrSec_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_adrSec_6_CLKINV_33509
    );
  XLXI_27_XLXI_90_adrSec_mux0002_6_11 : X_LUT4
    generic map(
      INIT => X"0002",
      LOC => "SLICE_X52Y41"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrSec(6),
      ADR1 => XLXI_27_XLXI_90_State(17),
      ADR2 => XLXI_27_XLXI_90_adrSec_or0000,
      ADR3 => XLXI_27_XLXI_90_State(21),
      O => XLXI_27_XLXI_90_adrSec_mux0002_6_11_O_pack_2
    );
  XLXI_27_XLXI_90_adrSec_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0002_7_23_33555,
      O => XLXI_27_XLXI_90_adrSec_7_DXMUX_33558
    );
  XLXI_27_XLXI_90_adrSec_7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0002_7_11_O_pack_2,
      O => XLXI_27_XLXI_90_adrSec_mux0002_7_11_O
    );
  XLXI_27_XLXI_90_adrSec_7_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0002_7_0_48421,
      O => XLXI_27_XLXI_90_adrSec_7_SRINV_33543
    );
  XLXI_27_XLXI_90_adrSec_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_adrSec_7_CLKINV_33542
    );
  XLXI_27_XLXI_90_adrSec_mux0002_7_11 : X_LUT4
    generic map(
      INIT => X"0100",
      LOC => "SLICE_X50Y42"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_State(17),
      ADR1 => XLXI_27_XLXI_90_State(21),
      ADR2 => XLXI_27_XLXI_90_adrSec_or0000,
      ADR3 => XLXI_27_XLXI_90_adrSec(7),
      O => XLXI_27_XLXI_90_adrSec_mux0002_7_11_O_pack_2
    );
  XLXI_27_XLXI_90_adrSec_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X51Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0002_8_23_33588,
      O => XLXI_27_XLXI_90_adrSec_8_DXMUX_33591
    );
  XLXI_27_XLXI_90_adrSec_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0002_8_11_O_pack_2,
      O => XLXI_27_XLXI_90_adrSec_mux0002_8_11_O
    );
  XLXI_27_XLXI_90_adrSec_8_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0002_8_0_48373,
      O => XLXI_27_XLXI_90_adrSec_8_SRINV_33576
    );
  XLXI_27_XLXI_90_adrSec_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_adrSec_8_CLKINV_33575
    );
  XLXI_27_XLXI_90_adrSec_mux0004_6_SW0 : X_LUT4
    generic map(
      INIT => X"FE02",
      LOC => "SLICE_X53Y44"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrFAT(6),
      ADR1 => XLXI_27_XLXI_90_State(11),
      ADR2 => XLXI_27_XLXI_90_State(15),
      ADR3 => XLXI_27_XLXI_90_adrClus0(6),
      O => XLXI_27_N258
    );
  XLXI_27_XLXI_90_adrSec_mux0002_8_11 : X_LUT4
    generic map(
      INIT => X"0100",
      LOC => "SLICE_X51Y42"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrSec_or0000,
      ADR1 => XLXI_27_XLXI_90_State(17),
      ADR2 => XLXI_27_XLXI_90_State(21),
      ADR3 => XLXI_27_XLXI_90_adrSec(8),
      O => XLXI_27_XLXI_90_adrSec_mux0002_8_11_O_pack_2
    );
  XLXI_27_XLXI_90_adrSec_9_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0002_9_23_33621,
      O => XLXI_27_XLXI_90_adrSec_9_DXMUX_33624
    );
  XLXI_27_XLXI_90_adrSec_9_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0002_9_11_O_pack_2,
      O => XLXI_27_XLXI_90_adrSec_mux0002_9_11_O
    );
  XLXI_27_XLXI_90_adrSec_9_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0002_9_0_48349,
      O => XLXI_27_XLXI_90_adrSec_9_SRINV_33609
    );
  XLXI_27_XLXI_90_adrSec_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_adrSec_9_CLKINV_33608
    );
  XLXI_27_XLXI_90_adrSec_mux0002_9_11 : X_LUT4
    generic map(
      INIT => X"0100",
      LOC => "SLICE_X50Y51"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrSec_or0000,
      ADR1 => XLXI_27_XLXI_90_State(21),
      ADR2 => XLXI_27_XLXI_90_State(17),
      ADR3 => XLXI_27_XLXI_90_adrSec(9),
      O => XLXI_27_XLXI_90_adrSec_mux0002_9_11_O_pack_2
    );
  XLXI_27_N57_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_N51_pack_1,
      O => XLXI_27_XLXI_90_N51
    );
  XLXI_27_XLXI_90_FSize_10_mux000021 : X_LUT4
    generic map(
      INIT => X"2000",
      LOC => "SLICE_X47Y62"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_N40_0,
      ADR1 => XLXI_27_XLXI_90_cnt512(1),
      ADR2 => XLXI_27_XLXI_90_FSize_0_and0000,
      ADR3 => XLXI_27_XLXI_90_cnt512(0),
      O => XLXI_27_XLXI_90_N51_pack_1
    );
  XLXI_27_XLXI_90_nrClus_4_mux000013_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_nrClus_4_mux00007_O_pack_1,
      O => XLXI_27_XLXI_90_nrClus_4_mux00007_O
    );
  XLXI_27_XLXI_90_nrClus_4_mux00007 : X_LUT4
    generic map(
      INIT => X"FFC0",
      LOC => "SLICE_X51Y46"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_90_WORD(12),
      ADR2 => XLXI_27_XLXI_90_N34,
      ADR3 => XLXI_27_XLXI_90_nrClus_4_mux00005_0,
      O => XLXI_27_XLXI_90_nrClus_4_mux00007_O_pack_1
    );
  XLXI_31_XLXI_22_Period_11_mux0002_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_11_mux0002,
      O => XLXI_31_XLXI_22_Period_11_mux0002_0
    );
  XLXI_31_XLXI_22_Period_11_mux0002_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_N0_pack_1,
      O => XLXI_31_XLXI_22_N0
    );
  XLXI_31_XLXI_22_Period_9_mux000711 : X_LUT4
    generic map(
      INIT => X"3F3F",
      LOC => "SLICE_X19Y21"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_XLXN_373_1_0,
      ADR2 => XLXI_31_XLXN_373(0),
      ADR3 => VCC,
      O => XLXI_31_XLXI_22_N0_pack_1
    );
  XLXI_27_XLXI_89_Full512_mux0000217_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_Full512_mux0000217_33722,
      O => XLXI_27_XLXI_89_Full512_mux0000217_0
    );
  XLXI_27_XLXI_89_Full512_mux0000217_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_Full512_mux0000212_O_pack_1,
      O => XLXI_27_XLXI_89_Full512_mux0000212_O
    );
  XLXI_27_XLXI_89_Full512_mux0000212 : X_LUT4
    generic map(
      INIT => X"0505",
      LOC => "SLICE_X16Y43"
    )
    port map (
      ADR0 => XLXI_27_XLXI_89_cntBytes(6),
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_89_cntBytes(5),
      ADR3 => VCC,
      O => XLXI_27_XLXI_89_Full512_mux0000212_O_pack_1
    );
  XLXI_27_XLXI_86_XLXI_2_State_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y78",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_State_3_FXMUX_33753,
      O => XLXI_27_XLXI_86_XLXI_2_State_3_DXMUX_33754
    );
  XLXI_27_XLXI_86_XLXI_2_State_3_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y78",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_State_3_FXMUX_33753,
      O => XLXI_27_XLXI_86_XLXI_2_NextState_3_0
    );
  XLXI_27_XLXI_86_XLXI_2_State_3_FXMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y78",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_NextState(3),
      O => XLXI_27_XLXI_86_XLXI_2_State_3_FXMUX_33753
    );
  XLXI_27_XLXI_86_XLXI_2_State_3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y78",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_NextState_and0000_pack_2,
      O => XLXI_27_XLXI_86_XLXI_2_NextState_and0000
    );
  XLXI_27_XLXI_86_XLXI_2_State_3_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y78",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_27_File_Source_Selected_12344,
      O => XLXI_27_XLXI_86_XLXI_2_State_3_SRINV_33739
    );
  XLXI_27_XLXI_86_XLXI_2_State_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y78",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_86_XLXI_2_State_3_CLKINV_33738
    );
  XLXI_27_XLXI_86_XLXI_2_NextState_and000111 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X32Y78"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_2_SCK_T_0,
      ADR1 => XLXI_27_XLXI_86_XLXI_2_iRxByteCE_cmp_eq0001,
      ADR2 => SDC_SCK_OBUF_12432,
      ADR3 => XLXI_27_XLXI_86_XLXI_2_cntSCK(3),
      O => XLXI_27_XLXI_86_XLXI_2_NextState_and0000_pack_2
    );
  XLXI_27_XLXI_90_State_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X39Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_State_mux0002_25_1,
      O => XLXI_27_XLXI_90_State_6_DXMUX_33785
    );
  XLXI_27_XLXI_90_State_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_State_mux0002_25_126_O_pack_1,
      O => XLXI_27_XLXI_90_State_mux0002_25_126_O
    );
  XLXI_27_XLXI_90_State_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_State_6_CLKINV_33768
    );
  XLXI_27_XLXI_90_State_mux0002_25_126 : X_LUT4
    generic map(
      INIT => X"FAEA",
      LOC => "SLICE_X39Y61"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_State_mux0002_25_10_0,
      ADR1 => XLXI_27_XLXI_86_XLXI_1_State(18),
      ADR2 => XLXI_27_N320_0,
      ADR3 => XLXI_27_XLXI_86_XLXI_1_State(17),
      O => XLXI_27_XLXI_90_State_mux0002_25_126_O_pack_1
    );
  XLXI_27_XLXI_90_nrClus_6_mux00005_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_nrClus_6_mux00005_33810,
      O => XLXI_27_XLXI_90_nrClus_6_mux00005_0
    );
  XLXI_27_XLXI_90_nrClus_6_mux00005_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_N47_pack_1,
      O => XLXI_27_XLXI_90_N47
    );
  XLXI_27_XLXI_90_adrClus0_not0001111 : X_LUT4
    generic map(
      INIT => X"0A0A",
      LOC => "SLICE_X47Y40"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_cnt512(1),
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_90_cnt512(0),
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_N47_pack_1
    );
  XLXI_31_XLXI_25_Next_8b_Sample_B_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Next_8b_Sample_B_mux0000_4_Q_33838,
      O => XLXI_31_XLXI_25_Next_8b_Sample_B_4_DXMUX_33841
    );
  XLXI_31_XLXI_25_Next_8b_Sample_B_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Next_8b_Sample_B_mux0000_4_SW1_O_pack_2,
      O => XLXI_31_XLXI_25_Next_8b_Sample_B_mux0000_4_SW1_O
    );
  XLXI_31_XLXI_25_Next_8b_Sample_B_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_25_Next_8b_Sample_B_4_CLKINV_33825
    );
  XLXI_31_XLXI_25_Next_8b_Sample_B_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Next_8b_Sample_not0001_0,
      O => XLXI_31_XLXI_25_Next_8b_Sample_B_4_CEINV_33824
    );
  XLXI_31_XLXI_25_Next_8b_Sample_B_mux0000_4_SW1 : X_LUT4
    generic map(
      INIT => X"BEBE",
      LOC => "SLICE_X30Y31"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_le0000,
      ADR1 => XLXI_31_XLXI_25_N2,
      ADR2 => XLXI_31_XLXI_25_Next_8b_Sample_B(4),
      ADR3 => VCC,
      O => XLXI_31_XLXI_25_Next_8b_Sample_B_mux0000_4_SW1_O_pack_2
    );
  XLXI_31_XLXI_25_Next_8b_Sample_B_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Next_8b_Sample_B_mux0000_6_Q_33871,
      O => XLXI_31_XLXI_25_Next_8b_Sample_B_6_DXMUX_33874
    );
  XLXI_31_XLXI_25_Next_8b_Sample_B_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Next_8b_Sample_B_mux0000_6_SW1_O_pack_2,
      O => XLXI_31_XLXI_25_Next_8b_Sample_B_mux0000_6_SW1_O
    );
  XLXI_31_XLXI_25_Next_8b_Sample_B_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_25_Next_8b_Sample_B_6_CLKINV_33858
    );
  XLXI_31_XLXI_25_Next_8b_Sample_B_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Next_8b_Sample_not0001_0,
      O => XLXI_31_XLXI_25_Next_8b_Sample_B_6_CEINV_33857
    );
  XLXI_31_XLXI_25_Next_8b_Sample_B_mux0000_6_SW1 : X_LUT4
    generic map(
      INIT => X"DDEE",
      LOC => "SLICE_X31Y27"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Next_8b_Sample_B(6),
      ADR1 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_le0000,
      ADR2 => VCC,
      ADR3 => XLXI_31_XLXI_25_N0_0,
      O => XLXI_31_XLXI_25_Next_8b_Sample_B_mux0000_6_SW1_O_pack_2
    );
  XLXI_31_XLXI_22_Period_12_mux0003_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_12_mux0003,
      O => XLXI_31_XLXI_22_Period_12_mux0003_0
    );
  XLXI_31_XLXI_22_Period_12_mux0003_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_N40_pack_1,
      O => XLXI_31_XLXI_22_N40
    );
  XLXI_31_XLXI_22_Period_12_mux00031 : X_LUT4
    generic map(
      INIT => X"1F00",
      LOC => "SLICE_X15Y25"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_N7_0,
      ADR1 => XLXI_31_XLXN_373_2_0,
      ADR2 => XLXI_31_XLXN_373_3_0,
      ADR3 => XLXI_31_XLXI_22_Period_21_and0000,
      O => XLXI_31_XLXI_22_N40_pack_1
    );
  XLXI_31_XLXI_22_Period_12_mux0004_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_12_mux0004,
      O => XLXI_31_XLXI_22_Period_12_mux0004_0
    );
  XLXI_31_XLXI_22_Period_12_mux0004_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_N26_pack_1,
      O => XLXI_31_XLXI_22_N26
    );
  XLXI_31_XLXI_22_N261 : X_LUT4
    generic map(
      INIT => X"8800",
      LOC => "SLICE_X17Y20"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_N31,
      ADR1 => XLXI_31_XLXN_373_3_0,
      ADR2 => VCC,
      ADR3 => XLXI_31_XLXI_22_Period_21_and0000,
      O => XLXI_31_XLXI_22_N26_pack_1
    );
  XLXI_27_N73_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_N52_pack_1,
      O => XLXI_27_XLXI_90_N52
    );
  XLXI_27_XLXI_90_FSize_16_mux000021 : X_LUT4
    generic map(
      INIT => X"0080",
      LOC => "SLICE_X47Y66"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_cnt512(1),
      ADR1 => XLXI_27_XLXI_90_N40_0,
      ADR2 => XLXI_27_XLXI_90_FSize_0_and0000,
      ADR3 => XLXI_27_XLXI_90_cnt512(0),
      O => XLXI_27_XLXI_90_N52_pack_1
    );
  XLXI_27_N101_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X46Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N101,
      O => XLXI_27_N101_0
    );
  XLXI_27_N101_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X46Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_NextState_cmp_eq0020_pack_1,
      O => XLXI_27_XLXI_90_NextState_cmp_eq0020
    );
  XLXI_27_XLXI_90_NextState_cmp_eq00201 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X46Y68"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_cnt512(3),
      ADR1 => XLXI_27_XLXI_90_cnt512(2),
      ADR2 => XLXI_27_XLXI_90_cnt512(4),
      ADR3 => XLXI_27_XLXI_90_N55,
      O => XLXI_27_XLXI_90_NextState_cmp_eq0020_pack_1
    );
  XLXI_27_XLXI_90_NextState_cmp_eq0005_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X46Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_NextState_cmp_eq0005,
      O => XLXI_27_XLXI_90_NextState_cmp_eq0005_0
    );
  XLXI_27_XLXI_90_NextState_cmp_eq0005_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X46Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_N94_pack_1,
      O => XLXI_27_XLXI_90_N94
    );
  XLXI_27_XLXI_90_NextState_cmp_eq0005511 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X46Y43"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_cnt32(1),
      ADR1 => XLXI_27_XLXI_90_cnt32(2),
      ADR2 => XLXI_27_XLXI_90_cnt32(3),
      ADR3 => XLXI_27_XLXI_90_cnt32(0),
      O => XLXI_27_XLXI_90_N94_pack_1
    );
  XLXI_27_N172_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_N7_pack_1,
      O => XLXI_27_XLXI_90_N7
    );
  XLXI_27_XLXI_90_adrFAT_0_mux000011 : X_LUT4
    generic map(
      INIT => X"FF70",
      LOC => "SLICE_X54Y45"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_N47,
      ADR1 => XLXI_27_XLXI_90_N96_0,
      ADR2 => XLXI_27_XLXI_90_adrFAT_10_and0000,
      ADR3 => XLXI_27_XLXI_90_N28,
      O => XLXI_27_XLXI_90_N7_pack_1
    );
  XLXI_27_N256_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N256,
      O => XLXI_27_N256_0
    );
  XLXI_27_N256_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_N43_pack_1,
      O => XLXI_27_XLXI_90_N43
    );
  XLXI_27_XLXI_90_adrSec_mux0003_15_24 : X_LUT4
    generic map(
      INIT => X"0504",
      LOC => "SLICE_X45Y47"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_State_17_1_14267,
      ADR1 => XLXI_27_XLXI_90_State_11_1_14268,
      ADR2 => XLXI_27_XLXI_90_State_21_1_12352,
      ADR3 => XLXI_27_XLXI_90_State_15_1_14235,
      O => XLXI_27_XLXI_90_N43_pack_1
    );
  XLXI_27_XLXI_90_nrClus_5_mux000013_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_nrClus_5_mux00007_O_pack_1,
      O => XLXI_27_XLXI_90_nrClus_5_mux00007_O
    );
  XLXI_27_XLXI_90_nrClus_5_mux00007 : X_LUT4
    generic map(
      INIT => X"FCCC",
      LOC => "SLICE_X51Y41"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_90_nrClus_5_mux00005_0,
      ADR2 => XLXI_27_XLXI_90_WORD(13),
      ADR3 => XLXI_27_XLXI_90_N34,
      O => XLXI_27_XLXI_90_nrClus_5_mux00007_O_pack_1
    );
  XLXI_31_XLXI_22_Period_13_mux0010_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_13_mux0010,
      O => XLXI_31_XLXI_22_Period_13_mux0010_0
    );
  XLXI_31_XLXI_22_Period_13_mux0010_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_N38_pack_1,
      O => XLXI_31_XLXI_22_N38
    );
  XLXI_31_XLXI_22_Period_9_mux000741 : X_LUT4
    generic map(
      INIT => X"00F0",
      LOC => "SLICE_X20Y23"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_31_XLXI_22_Period_21_and0000,
      ADR3 => XLXI_31_XLXN_373_3_0,
      O => XLXI_31_XLXI_22_N38_pack_1
    );
  XLXI_31_XLXI_22_Period_13_mux0003_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_13_mux0003,
      O => XLXI_31_XLXI_22_Period_13_mux0003_0
    );
  XLXI_31_XLXI_22_Period_13_mux0003_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_N27_pack_1,
      O => XLXI_31_XLXI_22_N27
    );
  XLXI_31_XLXI_22_Period_10_mux001021 : X_LUT4
    generic map(
      INIT => X"5000",
      LOC => "SLICE_X18Y16"
    )
    port map (
      ADR0 => XLXI_31_XLXN_373_3_0,
      ADR1 => VCC,
      ADR2 => XLXI_31_XLXI_22_Period_21_and0000,
      ADR3 => XLXI_31_XLXN_373(0),
      O => XLXI_31_XLXI_22_N27_pack_1
    );
  XLXI_31_XLXI_22_Period_13_mux0004_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_13_mux0004,
      O => XLXI_31_XLXI_22_Period_13_mux0004_0
    );
  XLXI_31_XLXI_22_Period_13_mux0004_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_N67_pack_1,
      O => XLXI_31_XLXI_22_N67
    );
  XLXI_31_XLXI_22_Period_10_mux000011 : X_LUT4
    generic map(
      INIT => X"4400",
      LOC => "SLICE_X17Y19"
    )
    port map (
      ADR0 => XLXI_31_XLXN_373_3_0,
      ADR1 => XLXI_31_XLXN_373_1_0,
      ADR2 => VCC,
      ADR3 => XLXI_31_XLXI_22_Period_21_and0000,
      O => XLXI_31_XLXI_22_N67_pack_1
    );
  XLXI_31_XLXI_22_Period_13_mux0009_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_13_mux0009,
      O => XLXI_31_XLXI_22_Period_13_mux0009_0
    );
  XLXI_31_XLXI_22_Period_13_mux0009_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_N71_pack_1,
      O => XLXI_31_XLXI_22_N71
    );
  XLXI_31_XLXI_22_Period_2_mux000541 : X_LUT4
    generic map(
      INIT => X"4404",
      LOC => "SLICE_X18Y20"
    )
    port map (
      ADR0 => XLXI_31_XLXN_373_2_0,
      ADR1 => XLXI_31_XLXI_22_Period_21_and0000,
      ADR2 => XLXI_31_XLXI_22_N7_0,
      ADR3 => XLXI_31_XLXI_22_N44,
      O => XLXI_31_XLXI_22_N71_pack_1
    );
  XLXI_31_XLXI_25_Next_8b_Sample_A_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Next_8b_Sample_A_mux0000(6),
      O => XLXI_31_XLXI_25_Next_8b_Sample_A_6_DXMUX_34195
    );
  XLXI_31_XLXI_25_Next_8b_Sample_A_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_N23_pack_2,
      O => XLXI_31_XLXI_25_N23
    );
  XLXI_31_XLXI_25_Next_8b_Sample_A_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_25_Next_8b_Sample_A_6_CLKINV_34178
    );
  XLXI_31_XLXI_25_Next_8b_Sample_A_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Next_8b_Sample_A_not0001_0,
      O => XLXI_31_XLXI_25_Next_8b_Sample_A_6_CEINV_34177
    );
  XLXI_31_XLXI_25_Next_8b_Sample_B_mux0000_4_31 : X_LUT4
    generic map(
      INIT => X"0303",
      LOC => "SLICE_X30Y26"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002,
      ADR2 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_Q,
      ADR3 => VCC,
      O => XLXI_31_XLXI_25_N23_pack_2
    );
  XLXI_31_XLXN_373_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_373(1),
      O => XLXI_31_XLXN_373_1_0
    );
  XLXI_31_XLXN_373_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_N9_pack_1,
      O => XLXI_31_FileReader_N9
    );
  XLXI_31_FileReader_Octave_3_11 : X_LUT4
    generic map(
      INIT => X"0200",
      LOC => "SLICE_X14Y30"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Octave_Char(4),
      ADR1 => XLXI_31_FileReader_Octave_Char(6),
      ADR2 => XLXI_31_FileReader_Octave_Char(7),
      ADR3 => XLXI_31_FileReader_Octave_Char(5),
      O => XLXI_31_FileReader_N9_pack_1
    );
  XLXI_31_XLXN_373_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_373(2),
      O => XLXI_31_XLXN_373_2_0
    );
  XLXI_31_XLXN_373_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_27_Octave_DUMMY_2_SW0_O_pack_1,
      O => XLXI_31_XLXI_27_Octave_DUMMY_2_SW0_O
    );
  XLXI_31_XLXI_27_Octave_DUMMY_2_SW0 : X_LUT4
    generic map(
      INIT => X"FF55",
      LOC => "SLICE_X15Y26"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Octave_Char(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_31_FileReader_Octave_Char(3),
      O => XLXI_31_XLXI_27_Octave_DUMMY_2_SW0_O_pack_1
    );
  XLXI_31_XLXN_373_3_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_373(3),
      O => XLXI_31_XLXN_373_3_0
    );
  XLXI_31_XLXN_373_3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_27_Octave_DUMMY_3_SW0_O_pack_1,
      O => XLXI_31_XLXI_27_Octave_DUMMY_3_SW0_O
    );
  XLXI_31_XLXI_27_Octave_DUMMY_3_SW0 : X_LUT4
    generic map(
      INIT => X"FFFD",
      LOC => "SLICE_X14Y23"
    )
    port map (
      ADR0 => XLXI_31_FileReader_N9,
      ADR1 => XLXI_31_FileReader_Octave_Char(0),
      ADR2 => XLXI_31_FileReader_Octave_Char(1),
      ADR3 => XLXI_31_FileReader_Octave_Char(2),
      O => XLXI_31_XLXI_27_Octave_DUMMY_3_SW0_O_pack_1
    );
  XLXI_27_N30_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X46Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_N111_pack_1,
      O => XLXI_27_XLXI_90_N111
    );
  XLXI_27_XLXI_90_FSize_0_mux000011 : X_LUT4
    generic map(
      INIT => X"1DDD",
      LOC => "SLICE_X46Y61"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_DO_CE_50M_0,
      ADR1 => XLXI_27_XLXI_90_FSize_0_and0000,
      ADR2 => XLXI_27_XLXI_90_N53,
      ADR3 => XLXI_27_XLXI_90_N40_0,
      O => XLXI_27_XLXI_90_N111_pack_1
    );
  XLXI_27_XLXI_90_NextState_and0004_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_NextState_and0004,
      O => XLXI_27_XLXI_90_NextState_and0004_0
    );
  XLXI_27_XLXI_90_NextState_and0004_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_NextState_and0004178_O_pack_1,
      O => XLXI_27_XLXI_90_NextState_and0004178_O
    );
  XLXI_27_XLXI_90_NextState_and0004178 : X_LUT4
    generic map(
      INIT => X"0002",
      LOC => "SLICE_X43Y59"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_N90,
      ADR1 => XLXI_27_XLXI_90_cnt512(1),
      ADR2 => XLXI_27_XLXI_90_cnt512(3),
      ADR3 => XLXI_27_XLXI_90_cnt512(0),
      O => XLXI_27_XLXI_90_NextState_and0004178_O_pack_1
    );
  XLXI_27_XLXI_90_NextState_and0004149_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_NextState_and0004149_34341,
      O => XLXI_27_XLXI_90_NextState_and0004149_0
    );
  XLXI_27_XLXI_90_NextState_and0004149_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_NextState_and0004102_O_pack_1,
      O => XLXI_27_XLXI_90_NextState_and0004102_O
    );
  XLXI_27_XLXI_90_NextState_and0004102 : X_LUT4
    generic map(
      INIT => X"FCFC",
      LOC => "SLICE_X44Y58"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_86_XLXI_1_regMISO(3),
      ADR2 => XLXI_27_XLXI_86_XLXI_1_regMISO(2),
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_NextState_and0004102_O_pack_1
    );
  XLXI_27_XLXI_90_N35_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_N35,
      O => XLXI_27_XLXI_90_N35_0
    );
  XLXI_27_XLXI_90_N35_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_NextState_and0021112_O_pack_1,
      O => XLXI_27_XLXI_90_NextState_and0021112_O
    );
  XLXI_27_XLXI_90_NextState_and0021112 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X50Y40"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_WORD(14),
      ADR1 => XLXI_27_XLXI_90_WORD(12),
      ADR2 => XLXI_27_XLXI_90_WORD(0),
      ADR3 => XLXI_27_XLXI_90_WORD(13),
      O => XLXI_27_XLXI_90_NextState_and0021112_O_pack_1
    );
  XLXI_31_XLXI_22_Period_14_mux0002_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_14_mux0002,
      O => XLXI_31_XLXI_22_Period_14_mux0002_0
    );
  XLXI_31_XLXI_22_Period_14_mux0002_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_N21_pack_1,
      O => XLXI_31_XLXI_22_N21
    );
  XLXI_31_XLXI_22_Period_2_mux000421 : X_LUT4
    generic map(
      INIT => X"0008",
      LOC => "SLICE_X21Y13"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Period_21_and0000,
      ADR1 => XLXI_31_XLXN_373_1_0,
      ADR2 => XLXI_31_XLXN_373_3_0,
      ADR3 => XLXI_31_XLXN_373_2_0,
      O => XLXI_31_XLXI_22_N21_pack_1
    );
  XLXI_31_XLXI_22_Period_14_mux0010_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_14_mux0010,
      O => XLXI_31_XLXI_22_Period_14_mux0010_0
    );
  XLXI_31_XLXI_22_Period_14_mux0010_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_16_mux0006_pack_1,
      O => XLXI_31_XLXI_22_Period_16_mux0006
    );
  XLXI_31_XLXI_22_Period_16_mux00061 : X_LUT4
    generic map(
      INIT => X"0040",
      LOC => "SLICE_X22Y20"
    )
    port map (
      ADR0 => XLXI_31_XLXN_373_3_0,
      ADR1 => XLXI_31_XLXN_373(0),
      ADR2 => XLXI_31_XLXI_22_Period_21_and0000,
      ADR3 => XLXI_31_XLXN_373_1_0,
      O => XLXI_31_XLXI_22_Period_16_mux0006_pack_1
    );
  XLXI_31_XLXI_22_Period_14_mux0009_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_14_mux0009,
      O => XLXI_31_XLXI_22_Period_14_mux0009_0
    );
  XLXI_31_XLXI_22_Period_14_mux0009_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_N14_pack_2,
      O => XLXI_31_XLXI_22_N14
    );
  XLXI_31_XLXI_22_Period_3_mux000011 : X_LUT4
    generic map(
      INIT => X"4000",
      LOC => "SLICE_X21Y22"
    )
    port map (
      ADR0 => XLXI_31_XLXN_373_3_0,
      ADR1 => XLXI_31_XLXI_22_Period_21_and0000,
      ADR2 => XLXI_31_XLXN_373(0),
      ADR3 => XLXI_31_XLXN_373_2_0,
      O => XLXI_31_XLXI_22_N14_pack_2
    );
  XLXI_27_XLXI_90_ffSpC32n16_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_ffSpC32n16_FXMUX_34468,
      O => XLXI_27_XLXI_90_ffSpC32n16_DXMUX_34469
    );
  XLXI_27_XLXI_90_ffSpC32n16_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_ffSpC32n16_FXMUX_34468,
      O => XLXI_27_XLXI_90_ffSpC32n16_cmp_eq0000_0
    );
  XLXI_27_XLXI_90_ffSpC32n16_FXMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_ffSpC32n16_cmp_eq0000,
      O => XLXI_27_XLXI_90_ffSpC32n16_FXMUX_34468
    );
  XLXI_27_XLXI_90_ffSpC32n16_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_ffSpC32n16_cmp_eq000024_O_pack_1,
      O => XLXI_27_XLXI_90_ffSpC32n16_cmp_eq000024_O
    );
  XLXI_27_XLXI_90_ffSpC32n16_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_ffSpC32n16_CLKINV_34452
    );
  XLXI_27_XLXI_90_ffSpC32n16_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_ffSpC32n16_and0000,
      O => XLXI_27_XLXI_90_ffSpC32n16_CEINV_34451
    );
  XLXI_27_XLXI_90_ffSpC32n16_cmp_eq000024 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X45Y59"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_regMISO_3_1_14299,
      ADR1 => XLXI_27_XLXI_86_XLXI_1_regMISO(6),
      ADR2 => XLXI_27_XLXI_86_XLXI_1_regMISO_4_1_14300,
      ADR3 => XLXI_27_XLXI_86_XLXI_1_regMISO(7),
      O => XLXI_27_XLXI_90_ffSpC32n16_cmp_eq000024_O_pack_1
    );
  XLXI_31_XLXI_25_Next_8b_Sample_and0001_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Next_8b_Sample_and0001,
      O => XLXI_31_XLXI_25_Next_8b_Sample_and0001_0
    );
  XLXI_31_XLXI_25_Next_8b_Sample_and0001_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Next_8b_Sample_and00013_pack_1,
      O => XLXI_31_XLXI_25_Next_8b_Sample_and00013
    );
  XLXI_31_XLXI_25_Next_8b_Sample_and000131 : X_LUT4
    generic map(
      INIT => X"0004",
      LOC => "SLICE_X28Y19"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Last_Period(20),
      ADR1 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002,
      ADR2 => XLXI_31_XLXI_25_Last_Period(18),
      ADR3 => XLXI_31_XLXI_25_Last_Period(21),
      O => XLXI_31_XLXI_25_Next_8b_Sample_and00013_pack_1
    );
  XLXI_27_XLXI_90_adrRootDir_not0001_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrRootDir_not0001,
      O => XLXI_27_XLXI_90_adrRootDir_not0001_0
    );
  XLXI_27_XLXI_90_adrRootDir_not0001_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_N53_pack_1,
      O => XLXI_27_XLXI_90_N53
    );
  XLXI_27_XLXI_90_NextState_and000411 : X_LUT4
    generic map(
      INIT => X"0505",
      LOC => "SLICE_X49Y54"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_cnt512(0),
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_90_cnt512(1),
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_N53_pack_1
    );
  XLXI_27_XLXI_86_XLXI_1_State_11_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_NextState_11_11_34547,
      O => XLXI_27_XLXI_86_XLXI_1_State_11_DXMUX_34550
    );
  XLXI_27_XLXI_86_XLXI_1_State_11_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_NextState_11_1_SW0_O_pack_2,
      O => XLXI_27_XLXI_86_XLXI_1_NextState_11_1_SW0_O
    );
  XLXI_27_XLXI_86_XLXI_1_State_11_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_27_File_Source_Selected_12344,
      O => XLXI_27_XLXI_86_XLXI_1_State_11_SRINV_34534
    );
  XLXI_27_XLXI_86_XLXI_1_State_11_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_86_XLXI_1_State_11_CLKINV_34533
    );
  XLXI_27_XLXI_86_XLXI_1_NextState_11_1_SW0 : X_LUT4
    generic map(
      INIT => X"7FFF",
      LOC => "SLICE_X34Y73"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_State(10),
      ADR1 => XLXI_27_XLXI_86_XLXI_1_NextState_cmp_eq000312_0,
      ADR2 => XLXI_27_XLXI_86_XLXN_51,
      ADR3 => XLXI_27_XLXI_86_XLXI_1_NextState_cmp_eq000325_0,
      O => XLXI_27_XLXI_86_XLXI_1_NextState_11_1_SW0_O_pack_2
    );
  XLXI_27_XLXI_86_XLXI_1_State_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_NextState_1_121_34580,
      O => XLXI_27_XLXI_86_XLXI_1_State_1_DXMUX_34583
    );
  XLXI_27_XLXI_86_XLXI_1_State_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_NextState_1_18_O_pack_2,
      O => XLXI_27_XLXI_86_XLXI_1_NextState_1_18_O
    );
  XLXI_27_XLXI_86_XLXI_1_State_1_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_27_File_Source_Selected_12344,
      O => XLXI_27_XLXI_86_XLXI_1_State_1_SRINV_34567
    );
  XLXI_27_XLXI_86_XLXI_1_State_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_86_XLXI_1_State_1_CLKINV_34566
    );
  XLXI_27_XLXI_86_XLXI_1_NextState_1_18 : X_LUT4
    generic map(
      INIT => X"0044",
      LOC => "SLICE_X37Y75"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_State(2),
      ADR1 => XLXI_27_XLXI_86_XLXI_1_State(1),
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXN_580_0,
      O => XLXI_27_XLXI_86_XLXI_1_NextState_1_18_O_pack_2
    );
  XLXI_34_N0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_34_N0,
      O => XLXI_34_N0_0
    );
  XLXI_34_N0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_34_DataE0_cmp_eq00001_SW0_O_pack_1,
      O => XLXI_34_DataE0_cmp_eq00001_SW0_O
    );
  XLXI_34_DataE0_cmp_eq00001_SW0 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X37Y47"
    )
    port map (
      ADR0 => XLXN_116(1),
      ADR1 => XLXN_116(3),
      ADR2 => XLXN_116(2),
      ADR3 => XLXN_116(0),
      O => XLXI_34_DataE0_cmp_eq00001_SW0_O_pack_1
    );
  XLXI_27_XLXI_90_nrClus_6_mux000013_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_nrClus_6_mux00007_O_pack_1,
      O => XLXI_27_XLXI_90_nrClus_6_mux00007_O
    );
  XLXI_27_XLXI_90_nrClus_6_mux00007 : X_LUT4
    generic map(
      INIT => X"ECEC",
      LOC => "SLICE_X50Y39"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_WORD(14),
      ADR1 => XLXI_27_XLXI_90_nrClus_6_mux00005_0,
      ADR2 => XLXI_27_XLXI_90_N34,
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_nrClus_6_mux00007_O_pack_1
    );
  XLXI_31_XLXI_22_Period_15_mux0005_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_15_mux0005,
      O => XLXI_31_XLXI_22_Period_15_mux0005_0
    );
  XLXI_31_XLXI_22_Period_15_mux0005_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_N30_pack_1,
      O => XLXI_31_XLXI_22_N30
    );
  XLXI_31_XLXI_22_Mrom_rom0000811 : X_LUT4
    generic map(
      INIT => X"0022",
      LOC => "SLICE_X18Y25"
    )
    port map (
      ADR0 => XLXI_31_XLXN_373_2_0,
      ADR1 => XLXI_31_XLXN_373_3_0,
      ADR2 => VCC,
      ADR3 => XLXI_31_XLXN_373(0),
      O => XLXI_31_XLXI_22_N30_pack_1
    );
  XLXI_31_XLXI_22_Period_10_mux0010_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_10_mux0010_34681,
      O => XLXI_31_XLXI_22_Period_10_mux0010_0
    );
  XLXI_31_XLXI_22_Period_10_mux0010_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => N36_pack_1,
      O => N36
    );
  XLXI_31_XLXI_22_Period_10_mux0010_SW0 : X_LUT4
    generic map(
      INIT => X"F5F5",
      LOC => "SLICE_X18Y14"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Period_21_and0000,
      ADR1 => VCC,
      ADR2 => XLXI_31_XLXN_373_2_0,
      ADR3 => VCC,
      O => N36_pack_1
    );
  XLXI_31_XLXI_22_Period_16_mux0008_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_16_mux0008,
      O => XLXI_31_XLXI_22_Period_16_mux0008_0
    );
  XLXI_31_XLXI_22_Period_16_mux0008_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_N23_pack_2,
      O => XLXI_31_XLXI_22_N23
    );
  XLXI_31_XLXI_22_Period_3_mux000021 : X_LUT4
    generic map(
      INIT => X"0004",
      LOC => "SLICE_X19Y25"
    )
    port map (
      ADR0 => XLXI_31_XLXN_373(0),
      ADR1 => XLXI_31_XLXI_22_Period_21_and0000,
      ADR2 => XLXI_31_XLXN_373_3_0,
      ADR3 => XLXI_31_XLXN_373_2_0,
      O => XLXI_31_XLXI_22_N23_pack_2
    );
  XLXI_27_XLXI_90_adrSec_mux0003_10_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0003(10),
      O => XLXI_27_XLXI_90_adrSec_mux0003_10_0
    );
  XLXI_27_XLXI_90_adrSec_mux0003_10_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0003_10_SW0_O_pack_1,
      O => XLXI_27_XLXI_90_adrSec_mux0003_10_SW0_O
    );
  XLXI_27_XLXI_90_adrSec_mux0003_10_SW0 : X_LUT4
    generic map(
      INIT => X"88C0",
      LOC => "SLICE_X47Y48"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_nrClus(7),
      ADR1 => XLXI_27_XLXI_90_N43,
      ADR2 => XLXI_27_XLXI_90_nrClus(8),
      ADR3 => XLXI_27_XLXI_90_ffSpC32n16_12285,
      O => XLXI_27_XLXI_90_adrSec_mux0003_10_SW0_O_pack_1
    );
  XLXI_27_XLXI_90_adrSec_mux0003_11_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0003(11),
      O => XLXI_27_XLXI_90_adrSec_mux0003_11_0
    );
  XLXI_27_XLXI_90_adrSec_mux0003_11_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0003_11_SW0_O_pack_1,
      O => XLXI_27_XLXI_90_adrSec_mux0003_11_SW0_O
    );
  XLXI_27_XLXI_90_adrSec_mux0003_11_SW0 : X_LUT4
    generic map(
      INIT => X"D080",
      LOC => "SLICE_X49Y48"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_ffSpC32n16_12285,
      ADR1 => XLXI_27_XLXI_90_nrClus(6),
      ADR2 => XLXI_27_XLXI_90_N43,
      ADR3 => XLXI_27_XLXI_90_nrClus(7),
      O => XLXI_27_XLXI_90_adrSec_mux0003_11_SW0_O_pack_1
    );
  XLXI_27_XLXI_90_adrSec_mux0003_12_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0003(12),
      O => XLXI_27_XLXI_90_adrSec_mux0003_12_0
    );
  XLXI_27_XLXI_90_adrSec_mux0003_12_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0003_12_SW0_O_pack_1,
      O => XLXI_27_XLXI_90_adrSec_mux0003_12_SW0_O
    );
  XLXI_27_XLXI_90_adrSec_mux0003_12_SW0 : X_LUT4
    generic map(
      INIT => X"E040",
      LOC => "SLICE_X49Y49"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_ffSpC32n16_12285,
      ADR1 => XLXI_27_XLXI_90_nrClus(6),
      ADR2 => XLXI_27_XLXI_90_N43,
      ADR3 => XLXI_27_XLXI_90_nrClus(5),
      O => XLXI_27_XLXI_90_adrSec_mux0003_12_SW0_O_pack_1
    );
  XLXI_31_FileReader_Playing_Time_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_7_FXMUX_34806,
      O => XLXI_31_FileReader_Playing_Time_7_DXMUX_34807
    );
  XLXI_31_FileReader_Playing_Time_7_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X1Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_7_FXMUX_34806,
      O => XLXI_31_FileReader_Playing_Time_mux0000_24_0
    );
  XLXI_31_FileReader_Playing_Time_7_FXMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000(24),
      O => XLXI_31_FileReader_Playing_Time_7_FXMUX_34806
    );
  XLXI_31_FileReader_Playing_Time_7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X1Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000_24_14_O_pack_1,
      O => XLXI_31_FileReader_Playing_Time_mux0000_24_14_O
    );
  XLXI_31_FileReader_Playing_Time_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_FileReader_Playing_Time_7_CLKINV_34791
    );
  XLXI_31_FileReader_Playing_Time_mux0000_24_14 : X_LUT4
    generic map(
      INIT => X"EAAA",
      LOC => "SLICE_X1Y41"
    )
    port map (
      ADR0 => N136_0,
      ADR1 => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_7,
      ADR2 => XLXI_31_FileReader_N4_0,
      ADR3 => XLXI_31_FileReader_State_FSM_FFd3_12404,
      O => XLXI_31_FileReader_Playing_Time_mux0000_24_14_O_pack_1
    );
  XLXI_27_XLXI_90_adrSec_mux0003_13_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0003(13),
      O => XLXI_27_XLXI_90_adrSec_mux0003_13_0
    );
  XLXI_27_XLXI_90_adrSec_mux0003_13_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0003_13_SW0_O_pack_1,
      O => XLXI_27_XLXI_90_adrSec_mux0003_13_SW0_O
    );
  XLXI_27_XLXI_90_adrSec_mux0003_13_SW0 : X_LUT4
    generic map(
      INIT => X"C808",
      LOC => "SLICE_X48Y49"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_nrClus(5),
      ADR1 => XLXI_27_XLXI_90_N43,
      ADR2 => XLXI_27_XLXI_90_ffSpC32n16_12285,
      ADR3 => XLXI_27_XLXI_90_nrClus(4),
      O => XLXI_27_XLXI_90_adrSec_mux0003_13_SW0_O_pack_1
    );
  XLXI_27_XLXI_90_adrSec_mux0003_22_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0003(22),
      O => XLXI_27_XLXI_90_adrSec_mux0003_22_0
    );
  XLXI_27_XLXI_90_adrSec_mux0003_22_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0003_22_SW1_O_pack_1,
      O => XLXI_27_XLXI_90_adrSec_mux0003_22_SW1_O
    );
  XLXI_27_XLXI_90_adrSec_mux0003_22_SW1 : X_LUT4
    generic map(
      INIT => X"AEBF",
      LOC => "SLICE_X50Y45"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_State(11),
      ADR1 => XLXI_27_XLXI_90_ffFAT32n16_12371,
      ADR2 => XLXI_27_XLXI_90_nrClus(7),
      ADR3 => XLXI_27_XLXI_90_nrClus(8),
      O => XLXI_27_XLXI_90_adrSec_mux0003_22_SW1_O_pack_1
    );
  XLXI_31_FileReader_Playing_Time_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X0Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_6_FXMUX_34885,
      O => XLXI_31_FileReader_Playing_Time_6_DXMUX_34886
    );
  XLXI_31_FileReader_Playing_Time_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X0Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_6_FXMUX_34885,
      O => XLXI_31_FileReader_Playing_Time_mux0000_25_0
    );
  XLXI_31_FileReader_Playing_Time_6_FXMUX : X_BUF
    generic map(
      LOC => "SLICE_X0Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000(25),
      O => XLXI_31_FileReader_Playing_Time_6_FXMUX_34885
    );
  XLXI_31_FileReader_Playing_Time_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X0Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000_25_33_O_pack_2,
      O => XLXI_31_FileReader_Playing_Time_mux0000_25_33_O
    );
  XLXI_31_FileReader_Playing_Time_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_FileReader_Playing_Time_6_CLKINV_34871
    );
  XLXI_27_XLXI_86_XLXI_2_cntSCK_0 : X_SFF
    generic map(
      LOC => "SLICE_X33Y83",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_cntSCK_0_DXMUX_14918,
      CE => XLXI_27_XLXI_86_XLXI_2_cntSCK_0_CEINV_14899,
      CLK => XLXI_27_XLXI_86_XLXI_2_cntSCK_0_CLKINV_14900,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_86_XLXI_2_cntSCK_0_SRINV_14901,
      O => XLXI_27_XLXI_86_XLXI_2_cntSCK(0)
    );
  XLXI_31_FileReader_Playing_Time_mux0000_25_33 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X0Y40"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Playing_Time_mux0000_24_3_0,
      ADR1 => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_6,
      ADR2 => XLXI_31_FileReader_State_FSM_FFd5_12406,
      ADR3 => XLXI_31_FileReader_Playing_Time_mux0000_25_19_0,
      O => XLXI_31_FileReader_Playing_Time_mux0000_25_33_O_pack_2
    );
  XLXI_27_XLXI_90_adrSec_mux0004_20_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0004(20),
      O => XLXI_27_XLXI_90_adrSec_mux0004_20_0
    );
  XLXI_27_XLXI_90_adrSec_mux0004_20_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0004_20_SW0_O_pack_1,
      O => XLXI_27_XLXI_90_adrSec_mux0004_20_SW0_O
    );
  XLXI_27_XLXI_90_adrSec_mux0004_20_SW0 : X_LUT4
    generic map(
      INIT => X"F1E0",
      LOC => "SLICE_X52Y59"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_State(15),
      ADR1 => XLXI_27_XLXI_90_State(11),
      ADR2 => XLXI_27_XLXI_90_adrClus0(20),
      ADR3 => XLXI_27_XLXI_90_adrFAT(20),
      O => XLXI_27_XLXI_90_adrSec_mux0004_20_SW0_O_pack_1
    );
  XLXI_27_XLXI_90_adrSec_mux0004_21_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0004(21),
      O => XLXI_27_XLXI_90_adrSec_mux0004_21_0
    );
  XLXI_27_XLXI_90_adrSec_mux0004_21_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0004_21_SW0_O_pack_1,
      O => XLXI_27_XLXI_90_adrSec_mux0004_21_SW0_O
    );
  XLXI_27_XLXI_90_adrSec_mux0004_21_SW0 : X_LUT4
    generic map(
      INIT => X"AAB8",
      LOC => "SLICE_X52Y58"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrClus0(21),
      ADR1 => XLXI_27_XLXI_90_State(11),
      ADR2 => XLXI_27_XLXI_90_adrFAT(21),
      ADR3 => XLXI_27_XLXI_90_State(15),
      O => XLXI_27_XLXI_90_adrSec_mux0004_21_SW0_O_pack_1
    );
  XLXI_27_XLXI_90_adrSec_mux0004_13_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0004(13),
      O => XLXI_27_XLXI_90_adrSec_mux0004_13_0
    );
  XLXI_27_XLXI_90_adrSec_mux0004_13_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0004_13_SW0_O_pack_1,
      O => XLXI_27_XLXI_90_adrSec_mux0004_13_SW0_O
    );
  XLXI_27_XLXI_90_adrSec_mux0004_13_SW0 : X_LUT4
    generic map(
      INIT => X"F0E4",
      LOC => "SLICE_X47Y56"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_State(15),
      ADR1 => XLXI_27_XLXI_90_adrFAT(13),
      ADR2 => XLXI_27_XLXI_90_adrClus0(13),
      ADR3 => XLXI_27_XLXI_90_State(11),
      O => XLXI_27_XLXI_90_adrSec_mux0004_13_SW0_O_pack_1
    );
  XLXI_27_XLXI_90_adrSec_mux0004_14_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0004(14),
      O => XLXI_27_XLXI_90_adrSec_mux0004_14_0
    );
  XLXI_27_XLXI_90_adrSec_mux0004_14_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0004_14_SW0_O_pack_1,
      O => XLXI_27_XLXI_90_adrSec_mux0004_14_SW0_O
    );
  XLXI_27_XLXI_90_adrSec_mux0004_14_SW0 : X_LUT4
    generic map(
      INIT => X"F0E4",
      LOC => "SLICE_X55Y59"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_State(15),
      ADR1 => XLXI_27_XLXI_90_adrFAT(14),
      ADR2 => XLXI_27_XLXI_90_adrClus0(14),
      ADR3 => XLXI_27_XLXI_90_State(11),
      O => XLXI_27_XLXI_90_adrSec_mux0004_14_SW0_O_pack_1
    );
  XLXI_27_XLXI_90_adrSec_mux0004_15_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0004(15),
      O => XLXI_27_XLXI_90_adrSec_mux0004_15_0
    );
  XLXI_27_XLXI_90_adrSec_mux0004_15_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0004_15_SW0_O_pack_1,
      O => XLXI_27_XLXI_90_adrSec_mux0004_15_SW0_O
    );
  XLXI_27_XLXI_90_adrSec_mux0004_15_SW0 : X_LUT4
    generic map(
      INIT => X"AAAC",
      LOC => "SLICE_X50Y55"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrClus0(15),
      ADR1 => XLXI_27_XLXI_90_adrFAT(15),
      ADR2 => XLXI_27_XLXI_90_State(15),
      ADR3 => XLXI_27_XLXI_90_State(11),
      O => XLXI_27_XLXI_90_adrSec_mux0004_15_SW0_O_pack_1
    );
  XLXI_27_XLXI_90_adrSec_mux0004_16_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0004(16),
      O => XLXI_27_XLXI_90_adrSec_mux0004_16_0
    );
  XLXI_27_XLXI_90_adrSec_mux0004_16_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0004_16_SW0_O_pack_1,
      O => XLXI_27_XLXI_90_adrSec_mux0004_16_SW0_O
    );
  XLXI_27_XLXI_90_adrSec_mux0004_16_SW0 : X_LUT4
    generic map(
      INIT => X"F1E0",
      LOC => "SLICE_X51Y61"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_State(11),
      ADR1 => XLXI_27_XLXI_90_State(15),
      ADR2 => XLXI_27_XLXI_90_adrClus0(16),
      ADR3 => XLXI_27_XLXI_90_adrFAT(16),
      O => XLXI_27_XLXI_90_adrSec_mux0004_16_SW0_O_pack_1
    );
  XLXI_27_XLXI_90_adrSec_mux0004_17_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0004(17),
      O => XLXI_27_XLXI_90_adrSec_mux0004_17_0
    );
  XLXI_27_XLXI_90_adrSec_mux0004_17_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0004_17_SW0_O_pack_1,
      O => XLXI_27_XLXI_90_adrSec_mux0004_17_SW0_O
    );
  XLXI_27_XLXI_90_adrSec_mux0004_17_SW0 : X_LUT4
    generic map(
      INIT => X"FE10",
      LOC => "SLICE_X53Y60"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_State(11),
      ADR1 => XLXI_27_XLXI_90_State(15),
      ADR2 => XLXI_27_XLXI_90_adrFAT(17),
      ADR3 => XLXI_27_XLXI_90_adrClus0(17),
      O => XLXI_27_XLXI_90_adrSec_mux0004_17_SW0_O_pack_1
    );
  XLXI_27_XLXI_90_adrSec_mux0004_18_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0004(18),
      O => XLXI_27_XLXI_90_adrSec_mux0004_18_0
    );
  XLXI_27_XLXI_90_adrSec_mux0004_18_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0004_18_SW0_O_pack_1,
      O => XLXI_27_XLXI_90_adrSec_mux0004_18_SW0_O
    );
  XLXI_27_XLXI_90_adrSec_mux0004_18_SW0 : X_LUT4
    generic map(
      INIT => X"F0E2",
      LOC => "SLICE_X52Y62"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrFAT(18),
      ADR1 => XLXI_27_XLXI_90_State(15),
      ADR2 => XLXI_27_XLXI_90_adrClus0(18),
      ADR3 => XLXI_27_XLXI_90_State(11),
      O => XLXI_27_XLXI_90_adrSec_mux0004_18_SW0_O_pack_1
    );
  XLXI_27_XLXI_90_adrSec_mux0004_19_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0004(19),
      O => XLXI_27_XLXI_90_adrSec_mux0004_19_0
    );
  XLXI_27_XLXI_90_adrSec_mux0004_19_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0004_19_SW0_O_pack_1,
      O => XLXI_27_XLXI_90_adrSec_mux0004_19_SW0_O
    );
  XLXI_27_XLXI_90_adrSec_mux0004_19_SW0 : X_LUT4
    generic map(
      INIT => X"CCCA",
      LOC => "SLICE_X50Y62"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrFAT(19),
      ADR1 => XLXI_27_XLXI_90_adrClus0(19),
      ADR2 => XLXI_27_XLXI_90_State(15),
      ADR3 => XLXI_27_XLXI_90_State(11),
      O => XLXI_27_XLXI_90_adrSec_mux0004_19_SW0_O_pack_1
    );
  XLXI_27_XLXI_89_State_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_NextState,
      O => XLXI_27_XLXI_89_State_0_DXMUX_35134
    );
  XLXI_27_XLXI_89_State_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_NextState_0_mux0000_SW1_O_pack_2,
      O => XLXI_27_XLXI_89_NextState_0_mux0000_SW1_O
    );
  XLXI_27_XLXI_89_State_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_27_File_Source_Selected_12344,
      O => XLXI_27_XLXI_89_State_0_SRINV_35119
    );
  XLXI_27_XLXI_89_State_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_89_State_0_CLKINV_35118
    );
  XLXI_27_XLXI_89_NextState_0_mux0000_SW1 : X_LUT4
    generic map(
      INIT => X"AEFF",
      LOC => "SLICE_X13Y44"
    )
    port map (
      ADR0 => XLXI_27_XLXI_89_State(0),
      ADR1 => XLXI_27_XLXI_89_cntBytes(0),
      ADR2 => XLXN_152_0,
      ADR3 => XLXI_27_XLXI_89_N3,
      O => XLXI_27_XLXI_89_NextState_0_mux0000_SW1_O_pack_2
    );
  XLXI_34_cntMod11_or0000_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X65Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_34_cntMod11_or0000,
      O => XLXI_34_cntMod11_or0000_0
    );
  XLXI_34_cntMod11_or0000_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X65Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_34_cntMod11_or00007_O_pack_1,
      O => XLXI_34_cntMod11_or00007_O
    );
  XLXI_34_cntMod11_or00007 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X65Y49"
    )
    port map (
      ADR0 => XLXI_34_cnt5b(4),
      ADR1 => XLXI_34_cnt5b(0),
      ADR2 => XLXI_34_cntMod11_or00002_0,
      ADR3 => XLXI_34_cnt5b(1),
      O => XLXI_34_cntMod11_or00007_O_pack_1
    );
  XLXI_33_regPISO_9_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_33_regPISO_mux0000(9),
      O => XLXI_33_regPISO_9_DXMUX_35191
    );
  XLXI_33_regPISO_9_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_33_regPISO_mux0000_0_1_pack_1,
      O => XLXI_33_regPISO_mux0000_0_1_14361
    );
  XLXI_33_regPISO_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_33_regPISO_9_CLKINV_35175
    );
  XLXI_33_regPISO_9_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_33_regPISO_not0001_0,
      O => XLXI_33_regPISO_9_CEINV_35174
    );
  XLXI_33_regPISO_mux0000_0_1_1 : X_LUT4
    generic map(
      INIT => X"FFEB",
      LOC => "SLICE_X30Y13"
    )
    port map (
      ADR0 => XLXI_33_Cnt(3),
      ADR1 => XLXI_33_ResStart_DInToggle_SR(1),
      ADR2 => XLXI_33_ResStart_DInToggle_SR(0),
      ADR3 => XLXI_33_N2,
      O => XLXI_33_regPISO_mux0000_0_1_pack_1
    );
  XLXI_27_XLXI_90_State_mux0002_8_113_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X46Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_State_mux0002_8_113_35217,
      O => XLXI_27_XLXI_90_State_mux0002_8_113_0
    );
  XLXI_27_XLXI_90_State_mux0002_8_113_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X46Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_N55_pack_1,
      O => XLXI_27_XLXI_90_N55
    );
  XLXI_27_XLXI_90_adrFAT_10_cmp_eq000011 : X_LUT4
    generic map(
      INIT => X"A0A0",
      LOC => "SLICE_X46Y60"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_cnt512(0),
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_90_cnt512(1),
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_N55_pack_1
    );
  XLXI_27_XLXI_90_State_mux0002_8_126_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_State_mux0002_8_126_35241,
      O => XLXI_27_XLXI_90_State_mux0002_8_126_0
    );
  XLXI_27_XLXI_90_State_mux0002_8_126_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_NextState_and000811_SW0_O_pack_1,
      O => XLXI_27_XLXI_90_NextState_and000811_SW0_O
    );
  XLXI_27_XLXI_90_NextState_and000811_SW0 : X_LUT4
    generic map(
      INIT => X"D0D0",
      LOC => "SLICE_X43Y54"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_cnt512(0),
      ADR1 => XLXI_27_XLXI_90_cnt512(1),
      ADR2 => XLXI_27_XLXI_90_cnt512(2),
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_NextState_and000811_SW0_O_pack_1
    );
  XLXI_27_XLXI_90_N60_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_N60,
      O => XLXI_27_XLXI_90_N60_0
    );
  XLXI_27_XLXI_90_N60_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_N31_pack_1,
      O => XLXI_27_XLXI_90_N31
    );
  XLXI_27_XLXI_90_State_mux0002_9_121 : X_LUT4
    generic map(
      INIT => X"0003",
      LOC => "SLICE_X41Y60"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_XLXI_27_File_Source_Selected_12344,
      ADR2 => XLXI_27_XLXI_86_XLXI_1_State(18),
      ADR3 => XLXI_27_XLXI_86_XLXI_1_State(17),
      O => XLXI_27_XLXI_90_N31_pack_1
    );
  XLXI_27_XLXI_90_nrClus_7_mux000013_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_nrClus_7_mux00007_O_pack_1,
      O => XLXI_27_XLXI_90_nrClus_7_mux00007_O
    );
  XLXI_27_XLXI_90_nrClus_7_mux00007 : X_LUT4
    generic map(
      INIT => X"FFA0",
      LOC => "SLICE_X54Y40"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_N34,
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_90_WORD(15),
      ADR3 => XLXI_27_XLXI_90_nrClus_7_mux00005_0,
      O => XLXI_27_XLXI_90_nrClus_7_mux00007_O_pack_1
    );
  XLXI_31_XLXI_22_Period_17_mux0005_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_17_mux0005,
      O => XLXI_31_XLXI_22_Period_17_mux0005_0
    );
  XLXI_31_XLXI_22_Period_17_mux0005_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Mrom_rom00004_pack_1,
      O => XLXI_31_XLXI_22_Mrom_rom00004
    );
  XLXI_31_XLXI_22_Mrom_rom000041 : X_LUT4
    generic map(
      INIT => X"0100",
      LOC => "SLICE_X15Y24"
    )
    port map (
      ADR0 => XLXI_31_XLXN_373(0),
      ADR1 => XLXI_31_XLXN_373_1_0,
      ADR2 => XLXI_31_XLXN_373_3_0,
      ADR3 => XLXI_31_XLXN_373_2_0,
      O => XLXI_31_XLXI_22_Mrom_rom00004_pack_1
    );
  XLXI_31_XLXI_22_Tone_3_52_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Tone_3_52_35337,
      O => XLXI_31_XLXI_22_Tone_3_52_0
    );
  XLXI_31_XLXI_22_Tone_3_52_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_18_mux0003_pack_2,
      O => XLXI_31_XLXI_22_Period_18_mux0003
    );
  XLXI_31_XLXI_22_Period_18_mux00031 : X_LUT4
    generic map(
      INIT => X"F0F8",
      LOC => "SLICE_X18Y19"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Period_21_and0000,
      ADR1 => XLXI_31_XLXI_22_N35,
      ADR2 => XLXI_31_XLXI_22_Period_19_mux0001_0,
      ADR3 => XLXI_31_XLXN_373_1_0,
      O => XLXI_31_XLXI_22_Period_18_mux0003_pack_2
    );
  XLXI_27_XLXI_86_XLXI_1_N4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_N4,
      O => XLXI_27_XLXI_86_XLXI_1_N4_0
    );
  XLXI_27_XLXI_86_XLXI_1_N4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_NextState_cmp_eq00011_SW0_O_pack_1,
      O => XLXI_27_XLXI_86_XLXI_1_NextState_cmp_eq00011_SW0_O
    );
  XLXI_27_XLXI_86_XLXI_1_NextState_cmp_eq00011_SW0 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X35Y74"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_regMISO(3),
      ADR1 => XLXI_27_XLXI_86_XLXI_1_regMISO(4),
      ADR2 => XLXI_27_XLXI_86_XLXI_1_regMISO(1),
      ADR3 => XLXI_27_XLXI_86_XLXI_1_regMISO(2),
      O => XLXI_27_XLXI_86_XLXI_1_NextState_cmp_eq00011_SW0_O_pack_1
    );
  XLXI_34_ByteRdy_not0001_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_34_ByteRdy_cmp_eq0000_pack_1,
      O => XLXI_34_ByteRdy_cmp_eq0000
    );
  XLXI_34_ByteRdy_cmp_eq00001 : X_LUT4
    generic map(
      INIT => X"0200",
      LOC => "SLICE_X55Y65"
    )
    port map (
      ADR0 => XLXI_34_cntMod11(1),
      ADR1 => XLXI_34_cntMod11(0),
      ADR2 => XLXI_34_cntMod11(2),
      ADR3 => XLXI_34_cntMod11(3),
      O => XLXI_34_ByteRdy_cmp_eq0000_pack_1
    );
  XLXI_31_XLXI_25_Next_8b_Sample_not0001_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Next_8b_Sample_not0001_35409,
      O => XLXI_31_XLXI_25_Next_8b_Sample_not0001_0
    );
  XLXI_31_XLXI_25_Next_8b_Sample_not0001_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Next_8b_Sample_not0001_SW1_O_pack_1,
      O => XLXI_31_XLXI_25_Next_8b_Sample_not0001_SW1_O
    );
  XLXI_31_XLXI_25_Next_8b_Sample_not0001_SW1 : X_LUT4
    generic map(
      INIT => X"0800",
      LOC => "SLICE_X29Y29"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_10_Q,
      ADR1 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_Q,
      ADR2 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002,
      ADR3 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_le0000,
      O => XLXI_31_XLXI_25_Next_8b_Sample_not0001_SW1_O_pack_1
    );
  Tone_0_OBUF_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => Tone_0_OBUF_35433,
      O => Tone_0_OBUF_0
    );
  Tone_0_OBUF_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_4_Tone_DUMMY_0_SW0_O_pack_1,
      O => XLXI_31_XLXI_4_Tone_DUMMY_0_SW0_O
    );
  XLXI_31_XLXI_4_Tone_DUMMY_0_SW0 : X_LUT4
    generic map(
      INIT => X"FFFC",
      LOC => "SLICE_X32Y49"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_XLXI_4_state(3),
      ADR2 => XLXI_31_XLXI_4_state(11),
      ADR3 => XLXI_31_XLXI_4_state(1),
      O => XLXI_31_XLXI_4_Tone_DUMMY_0_SW0_O_pack_1
    );
  XLXI_27_XLXI_90_N25_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X46Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_N25,
      O => XLXI_27_XLXI_90_N25_0
    );
  XLXI_27_XLXI_90_N25_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X46Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_N24_pack_1,
      O => XLXI_27_XLXI_90_N24
    );
  XLXI_27_XLXI_90_nrClus_0_mux0000214 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X46Y54"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_NextState_cmp_eq0021,
      ADR1 => XLXI_27_XLXI_90_nrClus_0_mux000028_0,
      ADR2 => XLXI_27_XLXI_90_nrClus_0_mux000022_0,
      ADR3 => XLXI_27_XLXI_90_N93,
      O => XLXI_27_XLXI_90_N24_pack_1
    );
  XLXI_31_XLXI_22_Period_21_mux0000_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_21_mux0000,
      O => XLXI_31_XLXI_22_Period_21_mux0000_0
    );
  XLXI_31_XLXI_22_Period_21_mux0000_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_N31_pack_1,
      O => XLXI_31_XLXI_22_N31
    );
  XLXI_31_XLXI_22_Mrom_rom000011111 : X_LUT4
    generic map(
      INIT => X"0101",
      LOC => "SLICE_X16Y20"
    )
    port map (
      ADR0 => XLXI_31_XLXN_373(0),
      ADR1 => XLXI_31_XLXN_373_1_0,
      ADR2 => XLXI_31_XLXN_373_2_0,
      ADR3 => VCC,
      O => XLXI_31_XLXI_22_N31_pack_1
    );
  XLXI_31_XLXI_22_Period_14_mux0008_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_14_mux0008_35505,
      O => XLXI_31_XLXI_22_Period_14_mux0008_0
    );
  XLXI_31_XLXI_22_Period_14_mux0008_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Mrom_rom00005_pack_1,
      O => XLXI_31_XLXI_22_Mrom_rom00005
    );
  XLXI_31_XLXI_22_Mrom_rom000051 : X_LUT4
    generic map(
      INIT => X"0110",
      LOC => "SLICE_X22Y21"
    )
    port map (
      ADR0 => XLXI_31_XLXN_373_3_0,
      ADR1 => XLXI_31_XLXN_373(0),
      ADR2 => XLXI_31_XLXN_373_2_0,
      ADR3 => XLXI_31_XLXN_373_1_0,
      O => XLXI_31_XLXI_22_Mrom_rom00005_pack_1
    );
  XLXI_27_XLXI_86_XLXI_1_State_10_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y77",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_NextState_10_1_35531,
      O => XLXI_27_XLXI_86_XLXI_1_State_10_DXMUX_35534
    );
  XLXI_27_XLXI_86_XLXI_1_State_10_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y77",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_NextState_10_1_SW2_O_pack_2,
      O => XLXI_27_XLXI_86_XLXI_1_NextState_10_1_SW2_O
    );
  XLXI_27_XLXI_86_XLXI_1_State_10_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y77",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_86_XLXI_1_State_10_CLKINV_35518
    );
  XLXI_27_XLXI_86_XLXI_1_NextState_10_1_SW2 : X_LUT4
    generic map(
      INIT => X"A000",
      LOC => "SLICE_X33Y77"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_State(20),
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_86_XLXN_53_0,
      ADR3 => XLXI_27_XLXI_86_XLXI_1_RET_10_Q,
      O => XLXI_27_XLXI_86_XLXI_1_NextState_10_1_SW2_O_pack_2
    );
  XLXI_27_XLXI_86_XLXI_2_Mmux_NextState524_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_Mmux_NextState524_35559,
      O => XLXI_27_XLXI_86_XLXI_2_Mmux_NextState524_0
    );
  XLXI_27_XLXI_86_XLXI_2_Mmux_NextState524_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_Mmux_NextState519_O_pack_1,
      O => XLXI_27_XLXI_86_XLXI_2_Mmux_NextState519_O
    );
  XLXI_27_XLXI_86_XLXI_2_Mmux_NextState519 : X_LUT4
    generic map(
      INIT => X"3300",
      LOC => "SLICE_X33Y75"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_86_XLXI_2_State(1),
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_86_XLXI_2_State(0),
      O => XLXI_27_XLXI_86_XLXI_2_Mmux_NextState519_O_pack_1
    );
  XLXI_27_XLXI_86_XLXI_2_State_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y79",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_State_1_FXMUX_35590,
      O => XLXI_27_XLXI_86_XLXI_2_State_1_DXMUX_35591
    );
  XLXI_27_XLXI_86_XLXI_2_State_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y79",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_State_1_FXMUX_35590,
      O => XLXI_27_XLXI_86_XLXI_2_NextState_1_0
    );
  XLXI_27_XLXI_86_XLXI_2_State_1_FXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y79",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_NextState(1),
      O => XLXI_27_XLXI_86_XLXI_2_State_1_FXMUX_35590
    );
  XLXI_27_XLXI_86_XLXI_2_State_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y79",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_Mmux_NextState556_O_pack_2,
      O => XLXI_27_XLXI_86_XLXI_2_Mmux_NextState556_O
    );
  XLXI_27_XLXI_86_XLXI_2_State_1_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y79",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_27_File_Source_Selected_12344,
      O => XLXI_27_XLXI_86_XLXI_2_State_1_SRINV_35576
    );
  XLXI_27_XLXI_86_XLXI_2_State_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y79",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_86_XLXI_2_State_1_CLKINV_35575
    );
  XLXI_27_XLXI_86_XLXI_2_Mmux_NextState556 : X_LUT4
    generic map(
      INIT => X"37F7",
      LOC => "SLICE_X30Y79"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_2_NextState_and0001_0,
      ADR1 => XLXI_27_XLXI_86_XLXI_2_State(0),
      ADR2 => XLXI_27_XLXI_86_XLXI_2_State(2),
      ADR3 => XLXI_27_XLXI_86_XLXI_2_NextState_and0000,
      O => XLXI_27_XLXI_86_XLXI_2_Mmux_NextState556_O_pack_2
    );
  XLXI_27_XLXI_86_XLXI_2_SCK_T_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y81",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_SCK_T_35617,
      O => XLXI_27_XLXI_86_XLXI_2_SCK_T_0
    );
  XLXI_27_XLXI_86_XLXI_2_SCK_T_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y81",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N278_pack_1,
      O => XLXI_27_N278
    );
  XLXI_27_XLXI_86_XLXI_2_SCK_T_SW0 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X31Y81"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_2_divSCK(5),
      ADR1 => XLXI_27_XLXI_86_XLXI_2_divSCK(0),
      ADR2 => XLXI_27_XLXI_86_XLXI_2_divSCK(4),
      ADR3 => XLXI_27_XLXI_86_XLXI_2_divSCK(1),
      O => XLXI_27_N278_pack_1
    );
  N152_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => N152,
      O => N152_0
    );
  N152_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_3_mux0008_pack_3,
      O => XLXI_31_XLXI_22_Period_3_mux0008
    );
  XLXI_31_XLXI_22_Period_12_mux000221 : X_LUT4
    generic map(
      INIT => X"0D00",
      LOC => "SLICE_X16Y24"
    )
    port map (
      ADR0 => XLXI_31_XLXN_373_3_0,
      ADR1 => XLXI_31_XLXI_22_N66,
      ADR2 => XLXI_31_XLXN_373_1_0,
      ADR3 => XLXI_31_XLXI_22_Period_21_and0000,
      O => XLXI_31_XLXI_22_Period_3_mux0008_pack_3
    );
  XLXI_31_XLXI_22_Period_19_mux0001_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_19_mux0001,
      O => XLXI_31_XLXI_22_Period_19_mux0001_0
    );
  XLXI_31_XLXI_22_Period_19_mux0001_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_N66_pack_1,
      O => XLXI_31_XLXI_22_N66
    );
  XLXI_31_XLXI_22_Period_8_mux0002111 : X_LUT4
    generic map(
      INIT => X"0303",
      LOC => "SLICE_X17Y24"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_XLXN_373_2_0,
      ADR2 => XLXI_31_XLXN_373(0),
      ADR3 => VCC,
      O => XLXI_31_XLXI_22_N66_pack_1
    );
  XLXI_27_XLXI_90_adrSec_10_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0002_10_23_35693,
      O => XLXI_27_XLXI_90_adrSec_10_DXMUX_35696
    );
  XLXI_27_XLXI_90_adrSec_10_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0002_10_11_O_pack_2,
      O => XLXI_27_XLXI_90_adrSec_mux0002_10_11_O
    );
  XLXI_27_XLXI_90_adrSec_10_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0002_10_0_46333,
      O => XLXI_27_XLXI_90_adrSec_10_SRINV_35681
    );
  XLXI_27_XLXI_90_adrSec_10_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_adrSec_10_CLKINV_35680
    );
  XLXI_27_XLXI_90_adrSec_mux0002_10_11 : X_LUT4
    generic map(
      INIT => X"0010",
      LOC => "SLICE_X50Y52"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_State(21),
      ADR1 => XLXI_27_XLXI_90_adrSec_or0000,
      ADR2 => XLXI_27_XLXI_90_adrSec(10),
      ADR3 => XLXI_27_XLXI_90_State(17),
      O => XLXI_27_XLXI_90_adrSec_mux0002_10_11_O_pack_2
    );
  XLXI_27_XLXI_90_adrSec_11_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0002_11_23_35726,
      O => XLXI_27_XLXI_90_adrSec_11_DXMUX_35729
    );
  XLXI_27_XLXI_90_adrSec_11_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0002_11_11_O_pack_2,
      O => XLXI_27_XLXI_90_adrSec_mux0002_11_11_O
    );
  XLXI_27_XLXI_90_adrSec_11_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0002_11_0_46357,
      O => XLXI_27_XLXI_90_adrSec_11_SRINV_35714
    );
  XLXI_27_XLXI_90_adrSec_11_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_adrSec_11_CLKINV_35713
    );
  XLXI_27_XLXI_90_adrSec_mux0002_11_11 : X_LUT4
    generic map(
      INIT => X"0100",
      LOC => "SLICE_X50Y57"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrSec_or0000,
      ADR1 => XLXI_27_XLXI_90_State(17),
      ADR2 => XLXI_27_XLXI_90_State(21),
      ADR3 => XLXI_27_XLXI_90_adrSec(11),
      O => XLXI_27_XLXI_90_adrSec_mux0002_11_11_O_pack_2
    );
  XLXI_27_XLXI_90_adrSec_20_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X51Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0002_20_23_35759,
      O => XLXI_27_XLXI_90_adrSec_20_DXMUX_35762
    );
  XLXI_27_XLXI_90_adrSec_20_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0002_20_11_O_pack_2,
      O => XLXI_27_XLXI_90_adrSec_mux0002_20_11_O
    );
  XLXI_27_XLXI_90_adrSec_20_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0002_20_0_46366,
      O => XLXI_27_XLXI_90_adrSec_20_SRINV_35747
    );
  XLXI_27_XLXI_90_adrSec_20_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_adrSec_20_CLKINV_35746
    );
  XLXI_27_XLXI_86_XLXI_2_cntSCK_1 : X_SFF
    generic map(
      LOC => "SLICE_X33Y83",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_cntSCK_0_DYMUX_14911,
      CE => XLXI_27_XLXI_86_XLXI_2_cntSCK_0_CEINV_14899,
      CLK => XLXI_27_XLXI_86_XLXI_2_cntSCK_0_CLKINV_14900,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_86_XLXI_2_cntSCK_0_SRINV_14901,
      O => XLXI_27_XLXI_86_XLXI_2_cntSCK(1)
    );
  XLXI_27_XLXI_90_adrSec_mux0002_20_11 : X_LUT4
    generic map(
      INIT => X"0002",
      LOC => "SLICE_X51Y59"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrSec(20),
      ADR1 => XLXI_27_XLXI_90_State(21),
      ADR2 => XLXI_27_XLXI_90_State(17),
      ADR3 => XLXI_27_XLXI_90_adrSec_or0000,
      O => XLXI_27_XLXI_90_adrSec_mux0002_20_11_O_pack_2
    );
  XLXI_27_XLXI_90_adrSec_12_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0002_12_23_35792,
      O => XLXI_27_XLXI_90_adrSec_12_DXMUX_35795
    );
  XLXI_27_XLXI_90_adrSec_12_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0002_12_11_O_pack_2,
      O => XLXI_27_XLXI_90_adrSec_mux0002_12_11_O
    );
  XLXI_27_XLXI_90_adrSec_12_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0002_12_0_46381,
      O => XLXI_27_XLXI_90_adrSec_12_SRINV_35780
    );
  XLXI_27_XLXI_90_adrSec_12_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_adrSec_12_CLKINV_35779
    );
  XLXI_27_XLXI_90_adrSec_mux0002_12_11 : X_LUT4
    generic map(
      INIT => X"0100",
      LOC => "SLICE_X50Y53"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrSec_or0000,
      ADR1 => XLXI_27_XLXI_90_State(21),
      ADR2 => XLXI_27_XLXI_90_State(17),
      ADR3 => XLXI_27_XLXI_90_adrSec(12),
      O => XLXI_27_XLXI_90_adrSec_mux0002_12_11_O_pack_2
    );
  XLXI_27_XLXI_90_adrSec_21_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0002_21_23_35825,
      O => XLXI_27_XLXI_90_adrSec_21_DXMUX_35828
    );
  XLXI_27_XLXI_90_adrSec_21_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0002_21_11_O_pack_2,
      O => XLXI_27_XLXI_90_adrSec_mux0002_21_11_O
    );
  XLXI_27_XLXI_90_adrSec_21_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0002_21_0_46342,
      O => XLXI_27_XLXI_90_adrSec_21_SRINV_35813
    );
  XLXI_27_XLXI_90_adrSec_21_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_adrSec_21_CLKINV_35812
    );
  XLXI_27_XLXI_90_adrSec_mux0002_21_11 : X_LUT4
    generic map(
      INIT => X"0002",
      LOC => "SLICE_X53Y63"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrSec(21),
      ADR1 => XLXI_27_XLXI_90_State(21),
      ADR2 => XLXI_27_XLXI_90_State(17),
      ADR3 => XLXI_27_XLXI_90_adrSec_or0000,
      O => XLXI_27_XLXI_90_adrSec_mux0002_21_11_O_pack_2
    );
  XLXI_27_XLXI_90_adrSec_13_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0002_13_23_35858,
      O => XLXI_27_XLXI_90_adrSec_13_DXMUX_35861
    );
  XLXI_27_XLXI_90_adrSec_13_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0002_13_11_O_pack_2,
      O => XLXI_27_XLXI_90_adrSec_mux0002_13_11_O
    );
  XLXI_27_XLXI_90_adrSec_13_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0002_13_0_46405,
      O => XLXI_27_XLXI_90_adrSec_13_SRINV_35846
    );
  XLXI_27_XLXI_90_adrSec_13_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_adrSec_13_CLKINV_35845
    );
  XLXI_27_XLXI_90_adrSec_mux0002_13_11 : X_LUT4
    generic map(
      INIT => X"0010",
      LOC => "SLICE_X53Y65"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_State(17),
      ADR1 => XLXI_27_XLXI_90_State(21),
      ADR2 => XLXI_27_XLXI_90_adrSec(13),
      ADR3 => XLXI_27_XLXI_90_adrSec_or0000,
      O => XLXI_27_XLXI_90_adrSec_mux0002_13_11_O_pack_2
    );
  XLXI_27_XLXI_90_adrSec_22_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0002_22_23_35891,
      O => XLXI_27_XLXI_90_adrSec_22_DXMUX_35894
    );
  XLXI_27_XLXI_90_adrSec_22_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0002_22_11_O_pack_2,
      O => XLXI_27_XLXI_90_adrSec_mux0002_22_11_O
    );
  XLXI_27_XLXI_90_adrSec_22_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0002_22_0_39946,
      O => XLXI_27_XLXI_90_adrSec_22_SRINV_35879
    );
  XLXI_27_XLXI_90_adrSec_22_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_adrSec_22_CLKINV_35878
    );
  XLXI_27_XLXI_86_XLXI_2_Mcount_cntSCK_xor_1_11 : X_LUT4
    generic map(
      INIT => X"0FF0",
      LOC => "SLICE_X33Y83"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_86_XLXI_2_cntSCK(0),
      ADR3 => XLXI_27_XLXI_86_XLXI_2_cntSCK(1),
      O => XLXI_27_XLXI_86_XLXI_2_Result(1)
    );
  XLXI_27_XLXI_90_adrSec_mux0002_22_11 : X_LUT4
    generic map(
      INIT => X"0100",
      LOC => "SLICE_X50Y60"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrSec_or0000,
      ADR1 => XLXI_27_XLXI_90_State(17),
      ADR2 => XLXI_27_XLXI_90_State(21),
      ADR3 => XLXI_27_XLXI_90_adrSec(22),
      O => XLXI_27_XLXI_90_adrSec_mux0002_22_11_O_pack_2
    );
  XLXI_27_XLXI_90_adrSec_14_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0002_14_23_35924,
      O => XLXI_27_XLXI_90_adrSec_14_DXMUX_35927
    );
  XLXI_27_XLXI_90_adrSec_14_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0002_14_11_O_pack_2,
      O => XLXI_27_XLXI_90_adrSec_mux0002_14_11_O
    );
  XLXI_27_XLXI_90_adrSec_14_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0002_14_0_46429,
      O => XLXI_27_XLXI_90_adrSec_14_SRINV_35912
    );
  XLXI_27_XLXI_90_adrSec_14_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_adrSec_14_CLKINV_35911
    );
  XLXI_27_XLXI_90_adrSec_mux0002_14_11 : X_LUT4
    generic map(
      INIT => X"0010",
      LOC => "SLICE_X53Y59"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_State(17),
      ADR1 => XLXI_27_XLXI_90_State(21),
      ADR2 => XLXI_27_XLXI_90_adrSec(14),
      ADR3 => XLXI_27_XLXI_90_adrSec_or0000,
      O => XLXI_27_XLXI_90_adrSec_mux0002_14_11_O_pack_2
    );
  XLXI_27_XLXI_90_adrSec_15_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0002_15_23_35957,
      O => XLXI_27_XLXI_90_adrSec_15_DXMUX_35960
    );
  XLXI_27_XLXI_90_adrSec_15_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0002_15_11_O_pack_2,
      O => XLXI_27_XLXI_90_adrSec_mux0002_15_11_O
    );
  XLXI_27_XLXI_90_adrSec_15_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0002_15_0_46453,
      O => XLXI_27_XLXI_90_adrSec_15_SRINV_35945
    );
  XLXI_27_XLXI_90_adrSec_15_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_adrSec_15_CLKINV_35944
    );
  XLXI_27_XLXI_90_adrSec_mux0002_15_11 : X_LUT4
    generic map(
      INIT => X"0100",
      LOC => "SLICE_X50Y54"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_State(21),
      ADR1 => XLXI_27_XLXI_90_State(17),
      ADR2 => XLXI_27_XLXI_90_adrSec_or0000,
      ADR3 => XLXI_27_XLXI_90_adrSec(15),
      O => XLXI_27_XLXI_90_adrSec_mux0002_15_11_O_pack_2
    );
  XLXI_27_XLXI_90_State_11_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_State_11_1_FXMUX_35991,
      O => XLXI_27_XLXI_90_State_11_1_DXMUX_35992
    );
  XLXI_27_XLXI_90_State_11_1_FXMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_State_mux0002_20_1_35989,
      O => XLXI_27_XLXI_90_State_11_1_FXMUX_35991
    );
  XLXI_27_XLXI_90_State_11_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_State_mux0002_20_1_SW0_O_pack_1,
      O => XLXI_27_XLXI_90_State_mux0002_20_1_SW0_O
    );
  XLXI_27_XLXI_90_State_11_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_State_11_1_CLKINV_35976
    );
  XLXI_27_XLXI_90_State_mux0002_20_1_SW0 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X43Y50"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_RET_11_Q,
      ADR1 => XLXI_27_XLXI_90_ffFAT32n16_12371,
      ADR2 => XLXI_27_XLXI_90_State(8),
      ADR3 => XLXI_27_XLXI_90_N15,
      O => XLXI_27_XLXI_90_State_mux0002_20_1_SW0_O_pack_1
    );
  XLXI_27_XLXI_90_adrSec_16_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0002_16_23_36021,
      O => XLXI_27_XLXI_90_adrSec_16_DXMUX_36024
    );
  XLXI_27_XLXI_90_adrSec_16_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0002_16_11_O_pack_2,
      O => XLXI_27_XLXI_90_adrSec_mux0002_16_11_O
    );
  XLXI_27_XLXI_90_adrSec_16_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0002_16_0_46462,
      O => XLXI_27_XLXI_90_adrSec_16_SRINV_36009
    );
  XLXI_27_XLXI_90_adrSec_16_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_adrSec_16_CLKINV_36008
    );
  XLXI_27_XLXI_90_adrSec_mux0002_16_11 : X_LUT4
    generic map(
      INIT => X"0100",
      LOC => "SLICE_X50Y58"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrSec_or0000,
      ADR1 => XLXI_27_XLXI_90_State(17),
      ADR2 => XLXI_27_XLXI_90_State(21),
      ADR3 => XLXI_27_XLXI_90_adrSec(16),
      O => XLXI_27_XLXI_90_adrSec_mux0002_16_11_O_pack_2
    );
  XLXI_27_XLXI_90_State_9_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_State_mux0002_22_1_36052,
      O => XLXI_27_XLXI_90_State_9_DXMUX_36055
    );
  XLXI_27_XLXI_90_State_9_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_State_mux0002_22_1_SW1_O_pack_1,
      O => XLXI_27_XLXI_90_State_mux0002_22_1_SW1_O
    );
  XLXI_27_XLXI_90_State_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_State_9_CLKINV_36040
    );
  XLXI_27_XLXI_90_State_mux0002_22_1_SW1 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X45Y57"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_NextState_and0000_0,
      ADR1 => XLXI_27_XLXI_90_NextState_and0003_0,
      ADR2 => XLXI_27_XLXI_90_NextState_and0001_0,
      ADR3 => XLXI_27_XLXI_90_NextState_and0002_0,
      O => XLXI_27_XLXI_90_State_mux0002_22_1_SW1_O_pack_1
    );
  XLXI_27_XLXI_90_adrSec_17_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0002_17_23_36084,
      O => XLXI_27_XLXI_90_adrSec_17_DXMUX_36087
    );
  XLXI_27_XLXI_90_adrSec_17_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0002_17_11_O_pack_2,
      O => XLXI_27_XLXI_90_adrSec_mux0002_17_11_O
    );
  XLXI_27_XLXI_90_adrSec_17_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0002_17_0_46438,
      O => XLXI_27_XLXI_90_adrSec_17_SRINV_36072
    );
  XLXI_27_XLXI_90_adrSec_17_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_adrSec_17_CLKINV_36071
    );
  XLXI_27_XLXI_90_adrSec_mux0002_17_11 : X_LUT4
    generic map(
      INIT => X"0100",
      LOC => "SLICE_X52Y60"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrSec_or0000,
      ADR1 => XLXI_27_XLXI_90_State(21),
      ADR2 => XLXI_27_XLXI_90_State(17),
      ADR3 => XLXI_27_XLXI_90_adrSec(17),
      O => XLXI_27_XLXI_90_adrSec_mux0002_17_11_O_pack_2
    );
  XLXI_27_XLXI_90_State_15_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X42Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_State_15_1_FXMUX_36118,
      O => XLXI_27_XLXI_90_State_15_1_DXMUX_36119
    );
  XLXI_27_XLXI_90_State_15_1_FXMUX : X_BUF
    generic map(
      LOC => "SLICE_X42Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_State_mux0002_16_1_36116,
      O => XLXI_27_XLXI_90_State_15_1_FXMUX_36118
    );
  XLXI_27_XLXI_90_State_15_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X42Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_State_mux0002_16_1_SW0_O_pack_1,
      O => XLXI_27_XLXI_90_State_mux0002_16_1_SW0_O
    );
  XLXI_27_XLXI_90_State_15_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X42Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_State_15_1_CLKINV_36102
    );
  XLXI_27_XLXI_90_State_mux0002_16_1_SW0 : X_LUT4
    generic map(
      INIT => X"7577",
      LOC => "SLICE_X42Y53"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_State(1),
      ADR1 => XLXI_27_XLXI_90_State(14),
      ADR2 => XLXI_27_XLXI_90_NextState_cmp_eq0006_0,
      ADR3 => XLXI_27_XLXI_90_State(19),
      O => XLXI_27_XLXI_90_State_mux0002_16_1_SW0_O_pack_1
    );
  XLXI_27_XLXI_90_adrSec_18_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0002_18_23_36148,
      O => XLXI_27_XLXI_90_adrSec_18_DXMUX_36151
    );
  XLXI_27_XLXI_90_adrSec_18_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0002_18_11_O_pack_2,
      O => XLXI_27_XLXI_90_adrSec_mux0002_18_11_O
    );
  XLXI_27_XLXI_90_adrSec_18_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0002_18_0_46414,
      O => XLXI_27_XLXI_90_adrSec_18_SRINV_36136
    );
  XLXI_27_XLXI_90_adrSec_18_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_adrSec_18_CLKINV_36135
    );
  XLXI_27_XLXI_90_adrSec_mux0002_18_11 : X_LUT4
    generic map(
      INIT => X"0100",
      LOC => "SLICE_X52Y65"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrSec_or0000,
      ADR1 => XLXI_27_XLXI_90_State(17),
      ADR2 => XLXI_27_XLXI_90_State(21),
      ADR3 => XLXI_27_XLXI_90_adrSec(18),
      O => XLXI_27_XLXI_90_adrSec_mux0002_18_11_O_pack_2
    );
  XLXI_27_XLXI_90_adrSec_19_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0002_19_23_36181,
      O => XLXI_27_XLXI_90_adrSec_19_DXMUX_36184
    );
  XLXI_27_XLXI_90_adrSec_19_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0002_19_11_O_pack_2,
      O => XLXI_27_XLXI_90_adrSec_mux0002_19_11_O
    );
  XLXI_27_XLXI_90_adrSec_19_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0002_19_0_46390,
      O => XLXI_27_XLXI_90_adrSec_19_SRINV_36169
    );
  XLXI_27_XLXI_90_adrSec_19_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_adrSec_19_CLKINV_36168
    );
  XLXI_27_XLXI_90_adrSec_mux0002_19_11 : X_LUT4
    generic map(
      INIT => X"0100",
      LOC => "SLICE_X50Y63"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_State(21),
      ADR1 => XLXI_27_XLXI_90_State(17),
      ADR2 => XLXI_27_XLXI_90_adrSec_or0000,
      ADR3 => XLXI_27_XLXI_90_adrSec(19),
      O => XLXI_27_XLXI_90_adrSec_mux0002_19_11_O_pack_2
    );
  XLXI_27_XLXI_90_adrSec_mux0003_15_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0003(15),
      O => XLXI_27_XLXI_90_adrSec_mux0003_15_0
    );
  XLXI_27_XLXI_90_adrSec_mux0003_15_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0003_15_7_O_pack_1,
      O => XLXI_27_XLXI_90_adrSec_mux0003_15_7_O
    );
  XLXI_27_XLXI_90_adrSec_mux0003_15_7 : X_LUT4
    generic map(
      INIT => X"AAF0",
      LOC => "SLICE_X48Y42"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_nrClus(2),
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_90_nrClus(3),
      ADR3 => XLXI_27_XLXI_90_ffSpC32n16_12285,
      O => XLXI_27_XLXI_90_adrSec_mux0003_15_7_O_pack_1
    );
  XLXI_27_XLXI_90_adrSec_mux0003_16_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0003(16),
      O => XLXI_27_XLXI_90_adrSec_mux0003_16_0
    );
  XLXI_27_XLXI_90_adrSec_mux0003_16_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0003_16_7_O_pack_1,
      O => XLXI_27_XLXI_90_adrSec_mux0003_16_7_O
    );
  XLXI_27_XLXI_90_adrSec_mux0003_16_7 : X_LUT4
    generic map(
      INIT => X"FA0A",
      LOC => "SLICE_X50Y43"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_nrClus(2),
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_90_ffSpC32n16_12285,
      ADR3 => XLXI_27_XLXI_90_nrClus(1),
      O => XLXI_27_XLXI_90_adrSec_mux0003_16_7_O_pack_1
    );
  XLXI_27_N346_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N346,
      O => XLXI_27_N346_0
    );
  XLXI_27_N346_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_N15_pack_1,
      O => XLXI_27_XLXI_90_N15
    );
  XLXI_27_XLXI_90_State_mux0002_12_111 : X_LUT4
    generic map(
      INIT => X"FF20",
      LOC => "SLICE_X40Y53"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_State(22),
      ADR1 => XLXI_27_XLXI_90_cnt32(4),
      ADR2 => XLXI_27_XLXI_90_N94,
      ADR3 => XLXI_27_XLXI_90_State(29),
      O => XLXI_27_XLXI_90_N15_pack_1
    );
  XLXI_27_XLXI_90_adrSec_mux0003_17_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0003(17),
      O => XLXI_27_XLXI_90_adrSec_mux0003_17_0
    );
  XLXI_27_XLXI_90_adrSec_mux0003_17_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0003_17_7_O_pack_1,
      O => XLXI_27_XLXI_90_adrSec_mux0003_17_7_O
    );
  XLXI_27_XLXI_90_adrSec_mux0003_17_7 : X_LUT4
    generic map(
      INIT => X"ACAC",
      LOC => "SLICE_X50Y38"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_nrClus(0),
      ADR1 => XLXI_27_XLXI_90_nrClus(1),
      ADR2 => XLXI_27_XLXI_90_ffSpC32n16_12285,
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_adrSec_mux0003_17_7_O_pack_1
    );
  XLXI_27_XLXI_90_adrSec_mux0003_18_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0003(18),
      O => XLXI_27_XLXI_90_adrSec_mux0003_18_0
    );
  XLXI_27_XLXI_90_adrSec_mux0003_18_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0003_18_15_O_pack_1,
      O => XLXI_27_XLXI_90_adrSec_mux0003_18_15_O
    );
  XLXI_27_XLXI_90_adrSec_mux0003_18_15 : X_LUT4
    generic map(
      INIT => X"3300",
      LOC => "SLICE_X51Y39"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_90_ffSpC32n16_12285,
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_90_nrClus(0),
      O => XLXI_27_XLXI_90_adrSec_mux0003_18_15_O_pack_1
    );
  XLXI_31_XLXI_25_Last_Period_15_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Last_Period_15_FXMUX_36337,
      O => XLXI_31_XLXI_25_Last_Period_15_DXMUX_36338
    );
  XLXI_31_XLXI_25_Last_Period_15_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Last_Period_15_FXMUX_36337,
      O => XLXI_31_XLXN_232_15_0
    );
  XLXI_31_XLXI_25_Last_Period_15_FXMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_232(15),
      O => XLXI_31_XLXI_25_Last_Period_15_FXMUX_36337
    );
  XLXI_31_XLXI_25_Last_Period_15_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => N82_pack_1,
      O => N82
    );
  XLXI_31_XLXI_25_Last_Period_15_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_25_Last_Period_15_CLKINV_36322
    );
  XLXI_31_XLXI_25_Last_Period_15_CEINV : X_INV
    generic map(
      LOC => "SLICE_X26Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_10_Q,
      O => XLXI_31_XLXI_25_Last_Period_15_CEINVNOT
    );
  XLXI_27_XLXI_90_adrSec_mux0004_10_SW0 : X_LUT4
    generic map(
      INIT => X"FE02",
      LOC => "SLICE_X55Y45"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrFAT(10),
      ADR1 => XLXI_27_XLXI_90_State(11),
      ADR2 => XLXI_27_XLXI_90_State(15),
      ADR3 => XLXI_27_XLXI_90_adrClus0(10),
      O => XLXI_27_N242
    );
  XLXI_31_XLXI_22_Tone_3_1_SW0 : X_LUT4
    generic map(
      INIT => X"FAD8",
      LOC => "SLICE_X26Y19"
    )
    port map (
      ADR0 => XLXI_31_XLXN_371_2_0,
      ADR1 => XLXI_31_XLXI_22_Period_17_mux0005_0,
      ADR2 => XLXI_31_XLXI_22_Mmux_Period_15_9_f5,
      ADR3 => XLXI_31_XLXI_22_Period_16_mux0005_0,
      O => N82_pack_1
    );
  XLXI_31_XLXI_25_Last_Period_14_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X24Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Last_Period_14_FXMUX_36371,
      O => XLXI_31_XLXI_25_Last_Period_14_DXMUX_36372
    );
  XLXI_31_XLXI_25_Last_Period_14_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Last_Period_14_FXMUX_36371,
      O => XLXI_31_XLXN_232_14_0
    );
  XLXI_31_XLXI_25_Last_Period_14_FXMUX : X_BUF
    generic map(
      LOC => "SLICE_X24Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_232(14),
      O => XLXI_31_XLXI_25_Last_Period_14_FXMUX_36371
    );
  XLXI_31_XLXI_25_Last_Period_14_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => N76_pack_1,
      O => N76
    );
  XLXI_31_XLXI_25_Last_Period_14_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_25_Last_Period_14_CLKINV_36356
    );
  XLXI_31_XLXI_25_Last_Period_14_CEINV : X_INV
    generic map(
      LOC => "SLICE_X24Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_10_Q,
      O => XLXI_31_XLXI_25_Last_Period_14_CEINVNOT
    );
  XLXI_31_XLXI_22_Tone_3_2_SW0 : X_LUT4
    generic map(
      INIT => X"FAD8",
      LOC => "SLICE_X24Y16"
    )
    port map (
      ADR0 => XLXI_31_XLXN_371_2_0,
      ADR1 => XLXI_31_XLXI_22_Period_16_mux0006,
      ADR2 => XLXI_31_XLXI_22_Mmux_Period_14_9_f5,
      ADR3 => XLXI_31_XLXI_22_Period_15_mux0005_0,
      O => N76_pack_1
    );
  XLXI_31_XLXI_25_Last_Period_10_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Last_Period_10_FXMUX_36405,
      O => XLXI_31_XLXI_25_Last_Period_10_DXMUX_36406
    );
  XLXI_31_XLXI_25_Last_Period_10_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Last_Period_10_FXMUX_36405,
      O => XLXI_31_XLXN_232_10_0
    );
  XLXI_31_XLXI_25_Last_Period_10_FXMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_232(10),
      O => XLXI_31_XLXI_25_Last_Period_10_FXMUX_36405
    );
  XLXI_31_XLXI_25_Last_Period_10_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => N94_pack_1,
      O => N94
    );
  XLXI_31_XLXI_25_Last_Period_10_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_25_Last_Period_10_CLKINV_36389
    );
  XLXI_31_XLXI_25_Last_Period_10_CEINV : X_INV
    generic map(
      LOC => "SLICE_X22Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_10_Q,
      O => XLXI_31_XLXI_25_Last_Period_10_CEINVNOT
    );
  XLXI_31_XLXI_22_Tone_3_6_SW0 : X_LUT4
    generic map(
      INIT => X"AAF0",
      LOC => "SLICE_X22Y16"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Period_16_mux0010_0,
      ADR1 => VCC,
      ADR2 => XLXI_31_XLXI_22_Mmux_Period_10_9_f5,
      ADR3 => XLXI_31_XLXN_371_2_0,
      O => N94_pack_1
    );
  XLXI_31_XLXI_25_Last_Period_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X23Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Last_Period_7_FXMUX_36439,
      O => XLXI_31_XLXI_25_Last_Period_7_DXMUX_36440
    );
  XLXI_31_XLXI_25_Last_Period_7_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Last_Period_7_FXMUX_36439,
      O => XLXI_31_XLXN_232_7_0
    );
  XLXI_31_XLXI_25_Last_Period_7_FXMUX : X_BUF
    generic map(
      LOC => "SLICE_X23Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_232(7),
      O => XLXI_31_XLXI_25_Last_Period_7_FXMUX_36439
    );
  XLXI_31_XLXI_25_Last_Period_7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => N102_pack_1,
      O => N102
    );
  XLXI_31_XLXI_25_Last_Period_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_25_Last_Period_7_CLKINV_36423
    );
  XLXI_31_XLXI_25_Last_Period_7_CEINV : X_INV
    generic map(
      LOC => "SLICE_X23Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_10_Q,
      O => XLXI_31_XLXI_25_Last_Period_7_CEINVNOT
    );
  XLXI_31_XLXI_22_Tone_3_8_SW0 : X_LUT4
    generic map(
      INIT => X"FC30",
      LOC => "SLICE_X23Y14"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_XLXN_371_2_0,
      ADR2 => XLXI_31_XLXI_22_Mmux_Period_7_9_f5,
      ADR3 => XLXI_31_XLXI_22_Period_8_mux0002_0,
      O => N102_pack_1
    );
  XLXI_27_XLXN_580_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXN_580,
      O => XLXI_27_XLXN_580_0
    );
  XLXI_27_XLXN_580_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_GoSRead_or0000_SW0_O_pack_1,
      O => XLXI_27_XLXI_90_GoSRead_or0000_SW0_O
    );
  XLXI_27_XLXI_90_GoSRead_or0000_SW0 : X_LUT4
    generic map(
      INIT => X"FFF0",
      LOC => "SLICE_X43Y60"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_90_State(27),
      ADR3 => XLXI_27_XLXI_90_State(7),
      O => XLXI_27_XLXI_90_GoSRead_or0000_SW0_O_pack_1
    );
  XLXI_27_N344_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X42Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N344,
      O => XLXI_27_N344_0
    );
  XLXI_27_N344_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X42Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_NextState_and0016_pack_1,
      O => XLXI_27_XLXI_90_NextState_and0016
    );
  XLXI_27_XLXI_90_NextState_and00161 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X42Y55"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_cnt512(1),
      ADR1 => XLXI_27_XLXI_90_N40_0,
      ADR2 => XLXI_27_XLXI_86_XLXI_1_RxCE1_12369,
      ADR3 => XLXI_27_XLXI_90_cnt512(0),
      O => XLXI_27_XLXI_90_NextState_and0016_pack_1
    );
  XLXI_27_XLXI_90_N6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_N6,
      O => XLXI_27_XLXI_90_N6_0
    );
  XLXI_27_XLXI_90_N6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_N28_pack_1,
      O => XLXI_27_XLXI_90_N28
    );
  XLXI_27_XLXI_90_adrFAT_0_mux0000111 : X_LUT4
    generic map(
      INIT => X"3B7F",
      LOC => "SLICE_X48Y56"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_State(8),
      ADR1 => XLXI_27_XLXI_86_XLXI_1_RxCE1_12369,
      ADR2 => XLXI_27_XLXI_90_NextState_cmp_eq0001,
      ADR3 => XLXI_27_XLXI_90_State(5),
      O => XLXI_27_XLXI_90_N28_pack_1
    );
  XLXI_27_N75_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_N13_pack_1,
      O => XLXI_27_XLXI_90_N13
    );
  XLXI_27_XLXI_90_FSize_16_mux000011 : X_LUT4
    generic map(
      INIT => X"1DDD",
      LOC => "SLICE_X44Y67"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_DO_CE_50M_0,
      ADR1 => XLXI_27_XLXI_90_FSize_0_and0000,
      ADR2 => XLXI_27_XLXI_90_N40_0,
      ADR3 => XLXI_27_XLXI_90_N47,
      O => XLXI_27_XLXI_90_N13_pack_1
    );
  XLXI_27_XLXI_86_XLXI_1_State_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y77",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_NextState_4_1_36564,
      O => XLXI_27_XLXI_86_XLXI_1_State_4_DXMUX_36567
    );
  XLXI_27_XLXI_86_XLXI_1_State_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y77",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_NextState_4_1_SW2_O_pack_2,
      O => XLXI_27_XLXI_86_XLXI_1_NextState_4_1_SW2_O
    );
  XLXI_27_XLXI_86_XLXI_1_State_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y77",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_86_XLXI_1_State_4_CLKINV_36551
    );
  XLXI_27_XLXI_86_XLXI_1_NextState_4_1_SW2 : X_LUT4
    generic map(
      INIT => X"A000",
      LOC => "SLICE_X35Y77"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXN_53_0,
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_86_XLXI_1_State(20),
      ADR3 => XLXI_27_XLXI_86_XLXI_1_RET_4_Q,
      O => XLXI_27_XLXI_86_XLXI_1_NextState_4_1_SW2_O_pack_2
    );
  XLXI_27_XLXI_86_XLXI_1_State_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_NextState_5_1_36594,
      O => XLXI_27_XLXI_86_XLXI_1_State_5_DXMUX_36597
    );
  XLXI_27_XLXI_86_XLXI_1_State_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_NextState_5_1_SW1_O_pack_1,
      O => XLXI_27_XLXI_86_XLXI_1_NextState_5_1_SW1_O
    );
  XLXI_27_XLXI_86_XLXI_1_State_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_86_XLXI_1_State_5_CLKINV_36582
    );
  XLXI_27_XLXI_86_XLXI_1_NextState_5_1_SW1 : X_LUT4
    generic map(
      INIT => X"570F",
      LOC => "SLICE_X35Y76"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_regMISO(0),
      ADR1 => XLXI_27_XLXI_86_XLXI_1_State(4),
      ADR2 => XLXI_27_XLXI_86_XLXI_1_State(6),
      ADR3 => XLXI_27_XLXI_86_XLXI_1_N4_0,
      O => XLXI_27_XLXI_86_XLXI_1_NextState_5_1_SW1_O_pack_1
    );
  XLXI_27_XLXI_86_XLXI_1_State_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_NextState_6_1_36624,
      O => XLXI_27_XLXI_86_XLXI_1_State_6_DXMUX_36627
    );
  XLXI_27_XLXI_86_XLXI_1_State_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_NextState_6_1_SW2_O_pack_2,
      O => XLXI_27_XLXI_86_XLXI_1_NextState_6_1_SW2_O
    );
  XLXI_27_XLXI_86_XLXI_1_State_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_86_XLXI_1_State_6_CLKINV_36611
    );
  XLXI_27_XLXI_86_XLXI_1_NextState_6_1_SW2 : X_LUT4
    generic map(
      INIT => X"C000",
      LOC => "SLICE_X32Y76"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_86_XLXN_53_0,
      ADR2 => XLXI_27_XLXI_86_XLXI_1_RET_6_Q,
      ADR3 => XLXI_27_XLXI_86_XLXI_1_State(20),
      O => XLXI_27_XLXI_86_XLXI_1_NextState_6_1_SW2_O_pack_2
    );
  XLXI_27_XLXI_90_State_16_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_State_mux0002_15_124,
      O => XLXI_27_XLXI_90_State_16_DXMUX_36659
    );
  XLXI_27_XLXI_90_State_16_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_State_mux0002_15_116_O_pack_1,
      O => XLXI_27_XLXI_90_State_mux0002_15_116_O
    );
  XLXI_27_XLXI_90_State_16_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_State_mux0002_15_15_39453,
      O => XLXI_27_XLXI_90_State_16_SRINV_36642
    );
  XLXI_27_XLXI_90_State_16_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_State_16_CLKINV_36641
    );
  XLXI_27_XLXI_90_State_mux0002_15_116 : X_LUT4
    generic map(
      INIT => X"0400",
      LOC => "SLICE_X43Y51"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_NextState_cmp_eq0004,
      ADR1 => XLXI_27_XLXI_86_XLXI_1_State(1),
      ADR2 => XLXI_27_XLXI_90_NextState_cmp_eq0005_0,
      ADR3 => XLXI_27_XLXI_90_State(18),
      O => XLXI_27_XLXI_90_State_mux0002_15_116_O_pack_1
    );
  XLXI_27_XLXI_90_State_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_State_mux0002_23_126,
      O => XLXI_27_XLXI_90_State_8_DXMUX_36692
    );
  XLXI_27_XLXI_90_State_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_State_mux0002_23_115_O_pack_2,
      O => XLXI_27_XLXI_90_State_mux0002_23_115_O
    );
  XLXI_27_XLXI_90_State_8_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_State_mux0002_23_10_48548,
      O => XLXI_27_XLXI_90_State_8_SRINV_36677
    );
  XLXI_27_XLXI_90_State_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_State_8_CLKINV_36676
    );
  XLXI_27_XLXI_90_State_mux0002_23_115 : X_LUT4
    generic map(
      INIT => X"0004",
      LOC => "SLICE_X45Y56"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_NextState_and0001_0,
      ADR1 => XLXI_27_XLXI_90_State(8),
      ADR2 => XLXI_27_XLXI_90_NextState_and0002_0,
      ADR3 => XLXI_27_XLXI_90_NextState_and0003_0,
      O => XLXI_27_XLXI_90_State_mux0002_23_115_O_pack_2
    );
  XLXI_34_PS_Samp_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_34_PS_Samp,
      O => XLXI_34_PS_Samp_0
    );
  XLXI_34_PS_Samp_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_34_PS_Samp_cmp_eq00004_O_pack_1,
      O => XLXI_34_PS_Samp_cmp_eq00004_O
    );
  XLXI_34_PS_Samp_cmp_eq00004 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X64Y51"
    )
    port map (
      ADR0 => XLXI_34_cnt8b(2),
      ADR1 => XLXI_34_cnt8b(1),
      ADR2 => XLXI_34_cnt8b(3),
      ADR3 => XLXI_34_cnt8b(0),
      O => XLXI_34_PS_Samp_cmp_eq00004_O_pack_1
    );
  XLXI_27_N290_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_State_mux0002_8_136_O_pack_1,
      O => XLXI_27_XLXI_90_State_mux0002_8_136_O
    );
  XLXI_27_XLXI_90_State_mux0002_8_136 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X40Y56"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_NextState_and0013_0,
      ADR1 => XLXI_27_XLXI_90_NextState_cmp_ne0007_0,
      ADR2 => XLXI_27_XLXI_90_NextState_cmp_ne0008,
      ADR3 => XLXI_27_XLXI_90_NextState_and0014_0,
      O => XLXI_27_XLXI_90_State_mux0002_8_136_O_pack_1
    );
  XLXI_31_XLXI_25_Last_Period_16_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Last_Period_16_FXMUX_36773,
      O => XLXI_31_XLXI_25_Last_Period_16_DXMUX_36774
    );
  XLXI_31_XLXI_25_Last_Period_16_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Last_Period_16_FXMUX_36773,
      O => XLXI_31_XLXN_232_16_0
    );
  XLXI_31_XLXI_25_Last_Period_16_FXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_232(16),
      O => XLXI_31_XLXI_25_Last_Period_16_FXMUX_36773
    );
  XLXI_31_XLXI_25_Last_Period_16_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => N84_pack_1,
      O => N84
    );
  XLXI_31_XLXI_25_Last_Period_16_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_25_Last_Period_16_CLKINV_36758
    );
  XLXI_31_XLXI_25_Last_Period_16_CEINV : X_INV
    generic map(
      LOC => "SLICE_X25Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_10_Q,
      O => XLXI_31_XLXI_25_Last_Period_16_CEINVNOT
    );
  XLXI_31_XLXI_22_Tone_3_SW0 : X_LUT4
    generic map(
      INIT => X"FBC8",
      LOC => "SLICE_X25Y19"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_N37_0,
      ADR1 => XLXI_31_XLXN_371_2_0,
      ADR2 => XLXI_31_XLXI_22_Period_17_mux0005_0,
      ADR3 => XLXI_31_XLXI_22_Mmux_Period_16_9_f5,
      O => N84_pack_1
    );
  XLXI_27_XLXI_90_nrClus_19_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X44Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_nrClus_19_mux0000,
      O => XLXI_27_XLXI_90_nrClus_19_DXMUX_36805
    );
  XLXI_27_XLXI_90_nrClus_19_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_N5_pack_2,
      O => XLXI_27_XLXI_90_N5
    );
  XLXI_27_XLXI_90_nrClus_19_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X44Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_nrClus_19_CLKINV_36789
    );
  XLXI_27_XLXI_90_nrClus_16_mux00001 : X_LUT4
    generic map(
      INIT => X"FBFB",
      LOC => "SLICE_X44Y53"
    )
    port map (
      ADR0 => XLXI_27_N352,
      ADR1 => XLXI_27_XLXI_86_XLXI_1_RxCE1_12369,
      ADR2 => XLXI_27_XLXI_90_N27,
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_N5_pack_2
    );
  XLXI_27_N306_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N306,
      O => XLXI_27_N306_0
    );
  XLXI_27_N306_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_NextState_cmp_ne0008_pack_1,
      O => XLXI_27_XLXI_90_NextState_cmp_ne0008
    );
  XLXI_27_XLXI_90_NextState_cmp_ne000882 : X_LUT4
    generic map(
      INIT => X"FFFA",
      LOC => "SLICE_X41Y56"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_NextState_cmp_ne000833_0,
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_90_N87,
      ADR3 => XLXI_27_N302_0,
      O => XLXI_27_XLXI_90_NextState_cmp_ne0008_pack_1
    );
  XLXI_27_XLXI_90_N29_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_N29,
      O => XLXI_27_XLXI_90_N29_0
    );
  XLXI_27_XLXI_90_N29_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_N34_pack_1,
      O => XLXI_27_XLXI_90_N34
    );
  XLXI_27_XLXI_90_nrClus_0_mux000031 : X_LUT4
    generic map(
      INIT => X"0080",
      LOC => "SLICE_X44Y46"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_Mcompar_NextState_cmp_eq0022_cy_4_Q,
      ADR1 => XLXI_27_XLXI_86_XLXI_1_RxCE1_12369,
      ADR2 => XLXI_27_XLXI_90_State(28),
      ADR3 => XLXI_27_XLXI_90_ffFAT32n16_12371,
      O => XLXI_27_XLXI_90_N34_pack_1
    );
  XLXI_31_XLXI_25_Next_8b_Sample_B_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Next_8b_Sample_B_mux0000_2_Q,
      O => XLXI_31_XLXI_25_Next_8b_Sample_B_2_DXMUX_36885
    );
  XLXI_31_XLXI_25_Next_8b_Sample_B_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_N8_pack_2,
      O => XLXI_31_XLXI_25_N8
    );
  XLXI_31_XLXI_25_Next_8b_Sample_B_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_25_Next_8b_Sample_B_2_CLKINV_36869
    );
  XLXI_31_XLXI_25_Next_8b_Sample_B_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Next_8b_Sample_not0001_0,
      O => XLXI_31_XLXI_25_Next_8b_Sample_B_2_CEINV_36868
    );
  XLXI_31_XLXI_25_Next_8b_Sample_B_mux0000_6_21 : X_LUT4
    generic map(
      INIT => X"1100",
      LOC => "SLICE_X30Y29"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002,
      ADR1 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_le0000,
      ADR2 => VCC,
      ADR3 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_Q,
      O => XLXI_31_XLXI_25_N8_pack_2
    );
  XLXI_27_N298_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N298,
      O => XLXI_27_N298_0
    );
  XLXI_27_N298_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_State_mux0002_9_1132_O_pack_1,
      O => XLXI_27_XLXI_90_State_mux0002_9_1132_O
    );
  XLXI_27_XLXI_90_State_mux0002_9_1132 : X_LUT4
    generic map(
      INIT => X"7F3F",
      LOC => "SLICE_X43Y57"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_cnt512(0),
      ADR1 => XLXI_27_XLXI_90_N33,
      ADR2 => XLXI_27_XLXI_90_cnt512(1),
      ADR3 => XLXI_27_XLXI_90_cnt512(2),
      O => XLXI_27_XLXI_90_State_mux0002_9_1132_O_pack_1
    );
  XLXI_27_XLXI_90_State_22_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_State_mux0002_9_1157,
      O => XLXI_27_XLXI_90_State_22_DXMUX_36942
    );
  XLXI_27_XLXI_90_State_22_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_State_mux0002_9_183_O_pack_1,
      O => XLXI_27_XLXI_90_State_mux0002_9_183_O
    );
  XLXI_27_XLXI_90_State_22_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_State_mux0002_9_15_15474,
      O => XLXI_27_XLXI_90_State_22_SRINV_36927
    );
  XLXI_27_XLXI_90_State_22_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_State_22_CLKINV_36926
    );
  XLXI_27_XLXI_90_adrSec_mux0004_5_SW0 : X_LUT4
    generic map(
      INIT => X"FE02",
      LOC => "SLICE_X55Y45"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrFAT(5),
      ADR1 => XLXI_27_XLXI_90_State(11),
      ADR2 => XLXI_27_XLXI_90_State(15),
      ADR3 => XLXI_27_XLXI_90_adrClus0(5),
      O => XLXI_27_N260
    );
  XLXI_27_XLXI_90_State_mux0002_9_183 : X_LUT4
    generic map(
      INIT => X"FBF7",
      LOC => "SLICE_X43Y56"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_cnt512(0),
      ADR1 => XLXI_27_XLXI_90_N33,
      ADR2 => XLXI_27_XLXI_90_cnt512(1),
      ADR3 => XLXI_27_XLXI_90_cnt512(2),
      O => XLXI_27_XLXI_90_State_mux0002_9_183_O_pack_1
    );
  XLXI_27_N322_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N322,
      O => XLXI_27_N322_0
    );
  XLXI_27_N322_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_NextState_and0000_pack_1,
      O => XLXI_27_XLXI_86_XLXI_1_NextState_and0000
    );
  XLXI_27_XLXI_86_XLXI_1_NextState_and000038 : X_LUT4
    generic map(
      INIT => X"CC88",
      LOC => "SLICE_X35Y70"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_NextState_and000025_0,
      ADR1 => XLXI_27_XLXI_86_XLXN_51,
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_86_XLXI_1_NextState_and000012_0,
      O => XLXI_27_XLXI_86_XLXI_1_NextState_and0000_pack_1
    );
  XLXI_31_XLXI_22_N7_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_N7,
      O => XLXI_31_XLXI_22_N7_0
    );
  XLXI_31_XLXI_22_N7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_373_0_pack_1,
      O => XLXI_31_XLXN_373(0)
    );
  XLXI_31_XLXI_27_Octave_DUMMY_0_Q : X_LUT4
    generic map(
      INIT => X"30B8",
      LOC => "SLICE_X15Y30"
    )
    port map (
      ADR0 => XLXI_31_FileReader_N9,
      ADR1 => XLXI_31_XLXI_27_state(0),
      ADR2 => XLXI_31_XLXI_28_Current_Oct_Num(0),
      ADR3 => N86_0,
      O => XLXI_31_XLXN_373_0_pack_1
    );
  XLXI_27_XLXI_90_NextState_cmp_eq0006_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_NextState_cmp_eq0006,
      O => XLXI_27_XLXI_90_NextState_cmp_eq0006_0
    );
  XLXI_27_XLXI_90_NextState_cmp_eq0006_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_NextState_cmp_eq0003112_O_pack_1,
      O => XLXI_27_XLXI_90_NextState_cmp_eq0003112_O
    );
  XLXI_27_XLXI_90_NextState_cmp_eq0003112 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X49Y45"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_nrClus(7),
      ADR1 => XLXI_27_XLXI_90_nrClus(9),
      ADR2 => XLXI_27_XLXI_90_nrClus(8),
      ADR3 => XLXI_27_XLXI_90_nrClus(6),
      O => XLXI_27_XLXI_90_NextState_cmp_eq0003112_O_pack_1
    );
  XLXI_31_XLXI_4_state_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_4_next_state(2),
      O => XLXI_31_XLXI_4_state_2_DXMUX_37055
    );
  XLXI_31_XLXI_4_state_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_4_next_state(1),
      O => XLXI_31_XLXI_4_state_2_DYMUX_37042
    );
  XLXI_31_XLXI_4_state_2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => Reset_IBUF_13398,
      O => XLXI_31_XLXI_4_state_2_SRINV_37034
    );
  XLXI_31_XLXI_4_state_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_4_state_2_CLKINV_37033
    );
  XLXI_31_XLXI_4_state_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXN_118_0,
      O => XLXI_31_XLXI_4_state_2_CEINV_37032
    );
  XLXI_31_XLXI_4_next_state_1_21 : X_LUT4
    generic map(
      INIT => X"0200",
      LOC => "SLICE_X33Y48"
    )
    port map (
      ADR0 => XLXN_116(3),
      ADR1 => XLXI_31_XLXI_4_next_state_11_bdd4,
      ADR2 => XLXN_116(5),
      ADR3 => XLXN_116(4),
      O => XLXI_31_XLXI_4_next_state(1)
    );
  XLXI_31_XLXI_4_state_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_4_next_state(4),
      O => XLXI_31_XLXI_4_state_4_DXMUX_37097
    );
  XLXI_31_XLXI_4_state_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_4_next_state(3),
      O => XLXI_31_XLXI_4_state_4_DYMUX_37084
    );
  XLXI_31_XLXI_4_state_4_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => Reset_IBUF_13398,
      O => XLXI_31_XLXI_4_state_4_SRINV_37076
    );
  XLXI_31_XLXI_4_state_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_4_state_4_CLKINV_37075
    );
  XLXI_31_XLXI_4_state_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXN_118_0,
      O => XLXI_31_XLXI_4_state_4_CEINV_37074
    );
  XLXI_31_XLXI_4_next_state_3_11 : X_LUT4
    generic map(
      INIT => X"0008",
      LOC => "SLICE_X33Y49"
    )
    port map (
      ADR0 => XLXN_116(3),
      ADR1 => XLXN_116(4),
      ADR2 => XLXN_116(5),
      ADR3 => XLXI_31_XLXI_4_next_state_10_bdd4,
      O => XLXI_31_XLXI_4_next_state(3)
    );
  XLXI_31_XLXI_4_state_10_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_4_next_state(10),
      O => XLXI_31_XLXI_4_state_10_DXMUX_37139
    );
  XLXI_31_XLXI_4_state_10_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_4_next_state(5),
      O => XLXI_31_XLXI_4_state_10_DYMUX_37126
    );
  XLXI_31_XLXI_4_state_10_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => Reset_IBUF_13398,
      O => XLXI_31_XLXI_4_state_10_SRINV_37118
    );
  XLXI_31_XLXI_4_state_10_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_4_state_10_CLKINV_37117
    );
  XLXI_31_XLXI_4_state_10_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXN_118_0,
      O => XLXI_31_XLXI_4_state_10_CEINV_37116
    );
  XLXI_31_XLXI_4_next_state_5_11 : X_LUT4
    generic map(
      INIT => X"0004",
      LOC => "SLICE_X30Y48"
    )
    port map (
      ADR0 => XLXN_116(4),
      ADR1 => XLXN_116(5),
      ADR2 => XLXI_31_XLXI_4_next_state_10_bdd4,
      ADR3 => XLXN_116(3),
      O => XLXI_31_XLXI_4_next_state(5)
    );
  XLXI_31_XLXI_4_state_7_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_34_Mxor_ByteRdy_xor0000_xo(5),
      O => XLXI_34_Mxor_ByteRdy_xor0000_xo_5_0
    );
  XLXI_31_XLXI_4_state_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_4_next_state(7),
      O => XLXI_31_XLXI_4_state_7_DYMUX_37168
    );
  XLXI_31_XLXI_4_state_7_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => Reset_IBUF_13398,
      O => XLXI_31_XLXI_4_state_7_SRINV_37160
    );
  XLXI_31_XLXI_4_state_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_4_state_7_CLKINV_37159
    );
  XLXI_31_XLXI_4_state_7_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXN_118_0,
      O => XLXI_31_XLXI_4_state_7_CEINV_37158
    );
  XLXI_31_XLXI_4_state_12_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_4_next_state(12),
      O => XLXI_31_XLXI_4_state_12_DXMUX_37217
    );
  XLXI_31_XLXI_4_state_12_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_4_next_state(11),
      O => XLXI_31_XLXI_4_state_12_DYMUX_37204
    );
  XLXI_31_XLXI_4_state_12_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => Reset_IBUF_13398,
      O => XLXI_31_XLXI_4_state_12_SRINV_37196
    );
  XLXI_31_XLXI_4_state_12_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_4_state_12_CLKINV_37195
    );
  XLXI_31_XLXI_4_state_12_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXN_118_0,
      O => XLXI_31_XLXI_4_state_12_CEINV_37194
    );
  XLXI_31_XLXI_4_next_state_11_31 : X_LUT4
    generic map(
      INIT => X"0800",
      LOC => "SLICE_X32Y48"
    )
    port map (
      ADR0 => XLXN_116(4),
      ADR1 => XLXN_116(5),
      ADR2 => XLXI_31_XLXI_4_next_state_11_bdd4,
      ADR3 => XLXN_116(3),
      O => XLXI_31_XLXI_4_next_state(11)
    );
  XLXI_34_qF0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_34_DataF0,
      O => XLXI_34_qF0_DYMUX_37243
    );
  XLXI_34_qF0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_34_qF0_CLKINV_37233
    );
  XLXI_34_qF0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_34_qF0_not0001_pack_3,
      O => XLXI_34_qF0_CEINV_37232
    );
  XLXI_34_DataF0_cmp_eq00001 : X_LUT4
    generic map(
      INIT => X"AA00",
      LOC => "SLICE_X35Y46"
    )
    port map (
      ADR0 => XLXI_34_N0_0,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXN_116(4),
      O => XLXI_34_DataF0
    );
  XLXI_31_XLXI_25_Last_Period_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Last_Period_0_FXMUX_37272,
      O => XLXI_31_XLXI_25_Last_Period_0_DXMUX_37273
    );
  XLXI_31_XLXI_25_Last_Period_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Last_Period_0_FXMUX_37272,
      O => XLXI_31_XLXN_232_0_0
    );
  XLXI_31_XLXI_25_Last_Period_0_FXMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_232(0),
      O => XLXI_31_XLXI_25_Last_Period_0_FXMUX_37272
    );
  XLXI_31_XLXI_25_Last_Period_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_25_Last_Period_0_CLKINV_37264
    );
  XLXI_31_XLXI_25_Last_Period_0_CEINV : X_INV
    generic map(
      LOC => "SLICE_X22Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_10_Q,
      O => XLXI_31_XLXI_25_Last_Period_0_CEINVNOT
    );
  XLXI_31_XLXI_25_Last_Period_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Last_Period_4_FXMUX_37294,
      O => XLXI_31_XLXI_25_Last_Period_4_DXMUX_37295
    );
  XLXI_31_XLXI_25_Last_Period_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Last_Period_4_FXMUX_37294,
      O => XLXI_31_XLXN_232_4_0
    );
  XLXI_31_XLXI_25_Last_Period_4_FXMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_232(4),
      O => XLXI_31_XLXI_25_Last_Period_4_FXMUX_37294
    );
  XLXI_31_XLXI_25_Last_Period_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_25_Last_Period_4_CLKINV_37286
    );
  XLXI_31_XLXI_25_Last_Period_4_CEINV : X_INV
    generic map(
      LOC => "SLICE_X20Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_10_Q,
      O => XLXI_31_XLXI_25_Last_Period_4_CEINVNOT
    );
  XLXI_31_XLXI_25_Last_Period_13_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X24Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Last_Period_13_FXMUX_37316,
      O => XLXI_31_XLXI_25_Last_Period_13_DXMUX_37317
    );
  XLXI_31_XLXI_25_Last_Period_13_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Last_Period_13_FXMUX_37316,
      O => XLXI_31_XLXN_232_13_0
    );
  XLXI_31_XLXI_25_Last_Period_13_FXMUX : X_BUF
    generic map(
      LOC => "SLICE_X24Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_232(13),
      O => XLXI_31_XLXI_25_Last_Period_13_FXMUX_37316
    );
  XLXI_31_XLXI_25_Last_Period_13_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_25_Last_Period_13_CLKINV_37308
    );
  XLXI_31_XLXI_25_Last_Period_13_CEINV : X_INV
    generic map(
      LOC => "SLICE_X24Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_10_Q,
      O => XLXI_31_XLXI_25_Last_Period_13_CEINVNOT
    );
  XLXI_31_XLXI_25_Last_Period_21_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X26Y18"
    )
    port map (
      O => XLXI_31_XLXI_25_Last_Period_21_LOGIC_ZERO_37358
    );
  XLXI_31_XLXI_25_Last_Period_21_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X26Y18"
    )
    port map (
      IA => XLXI_31_XLXI_25_Last_Period_21_LOGIC_ZERO_37358,
      IB => XLXI_31_XLXI_25_Last_Period_21_CYINIT_37357,
      SEL => XLXI_31_XLXI_25_Last_Period_21_CYSELF_37351,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_10_Q
    );
  XLXI_31_XLXI_25_Last_Period_21_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X26Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_9_CYMUXFAST_24145,
      O => XLXI_31_XLXI_25_Last_Period_21_CYINIT_37357
    );
  XLXI_31_XLXI_25_Last_Period_21_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X26Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_lut(10),
      O => XLXI_31_XLXI_25_Last_Period_21_CYSELF_37351
    );
  XLXI_31_XLXI_25_Last_Period_21_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Last_Period_21_GYMUX_37344,
      O => XLXI_31_XLXI_25_Last_Period_21_DYMUX_37345
    );
  XLXI_31_XLXI_25_Last_Period_21_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Last_Period_21_GYMUX_37344,
      O => XLXI_31_XLXN_232(21)
    );
  XLXI_31_XLXI_25_Last_Period_21_GYMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_232_21_pack_3,
      O => XLXI_31_XLXI_25_Last_Period_21_GYMUX_37344
    );
  XLXI_31_XLXI_25_Last_Period_21_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_25_Last_Period_21_CLKINV_37337
    );
  XLXI_31_XLXI_25_Last_Period_21_CEINV : X_INV
    generic map(
      LOC => "SLICE_X26Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_cy_10_Q,
      O => XLXI_31_XLXI_25_Last_Period_21_CEINVNOT
    );
  XLXI_31_XLXI_22_Mmux_Period_21_3 : X_LUT4
    generic map(
      INIT => X"0400",
      LOC => "SLICE_X26Y18"
    )
    port map (
      ADR0 => N134_0,
      ADR1 => XLXI_31_XLXI_22_Period_21_and0000,
      ADR2 => XLXI_31_XLXN_371(3),
      ADR3 => XLXI_31_XLXI_22_N31,
      O => XLXI_31_XLXN_232_21_pack_3
    );
  XLXI_33_Cnt_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_33_Result(3),
      O => XLXI_33_Cnt_3_DXMUX_37392
    );
  XLXI_33_Cnt_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_33_Result(2),
      O => XLXI_33_Cnt_3_DYMUX_37380
    );
  XLXI_33_Cnt_3_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_33_Cnt_or0000_0,
      O => XLXI_33_Cnt_3_SRINV_37371
    );
  XLXI_33_Cnt_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_33_Cnt_3_CLKINV_37370
    );
  XLXI_33_Mcount_Cnt_xor_2_11 : X_LUT4
    generic map(
      INIT => X"7788",
      LOC => "SLICE_X30Y11"
    )
    port map (
      ADR0 => XLXI_33_Cnt(1),
      ADR1 => XLXI_33_Cnt(0),
      ADR2 => VCC,
      ADR3 => XLXI_33_Cnt(2),
      O => XLXI_33_Result(2)
    );
  XLXI_33_Cnt_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_33_Result(4),
      O => XLXI_33_Cnt_4_DYMUX_37418
    );
  XLXI_33_Cnt_4_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_33_Cnt_or0000_0,
      O => XLXI_33_Cnt_4_SRINV_37409
    );
  XLXI_33_Cnt_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_33_Cnt_4_CLKINV_37408
    );
  XLXI_33_Mcount_Cnt_xor_4_12 : X_LUT4
    generic map(
      INIT => X"BB44",
      LOC => "SLICE_X32Y11"
    )
    port map (
      ADR0 => XLXI_33_N1,
      ADR1 => XLXI_33_Cnt(3),
      ADR2 => VCC,
      ADR3 => XLXI_33_Cnt(4),
      O => XLXI_33_Result(4)
    );
  XLXI_31_XLXI_25_Next_8b_Sample_A_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Next_8b_Sample_A_mux0000(5),
      O => XLXI_31_XLXI_25_Next_8b_Sample_A_5_DXMUX_37463
    );
  XLXI_31_XLXI_25_Next_8b_Sample_A_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Next_8b_Sample_A_mux0000(4),
      O => XLXI_31_XLXI_25_Next_8b_Sample_A_5_DYMUX_37451
    );
  XLXI_31_XLXI_25_Next_8b_Sample_A_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_25_Next_8b_Sample_A_5_CLKINV_37442
    );
  XLXI_31_XLXI_25_Next_8b_Sample_A_5_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Next_8b_Sample_A_not0001_0,
      O => XLXI_31_XLXI_25_Next_8b_Sample_A_5_CEINV_37441
    );
  XLXI_31_XLXI_25_Next_8b_Sample_A_mux0000_4_1 : X_LUT4
    generic map(
      INIT => X"0005",
      LOC => "SLICE_X30Y28"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002,
      ADR1 => VCC,
      ADR2 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_Q,
      ADR3 => XLXI_31_XLXI_25_Next_8b_Sample_A(4),
      O => XLXI_31_XLXI_25_Next_8b_Sample_A_mux0000(4)
    );
  XLXI_31_XLXI_25_Next_8b_Sample_B_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Next_8b_Sample_B_mux0000_0_Q,
      O => XLXI_31_XLXI_25_Next_8b_Sample_B_0_DYMUX_37484
    );
  XLXI_31_XLXI_25_Next_8b_Sample_B_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_25_Next_8b_Sample_B_0_CLKINV_37476
    );
  XLXI_31_XLXI_25_Next_8b_Sample_B_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Next_8b_Sample_not0001_0,
      O => XLXI_31_XLXI_25_Next_8b_Sample_B_0_CEINV_37475
    );
  XLXI_27_XLXI_90_nrClus_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_NextState_cmp_eq0021980_37519,
      O => XLXI_27_XLXI_90_NextState_cmp_eq0021980_0
    );
  XLXI_27_XLXI_90_nrClus_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_nrClus_0_mux000021,
      O => XLXI_27_XLXI_90_nrClus_0_DYMUX_37510
    );
  XLXI_27_XLXI_90_nrClus_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_nrClus_0_mux000013_31688,
      O => XLXI_27_XLXI_90_nrClus_0_SRINV_37500
    );
  XLXI_27_XLXI_90_nrClus_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_nrClus_0_CLKINV_37499
    );
  XLXI_27_XLXI_90_nrClus_0_mux0000211 : X_LUT4
    generic map(
      INIT => X"C0C0",
      LOC => "SLICE_X48Y40"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_90_nrClus(0),
      ADR2 => XLXI_27_XLXI_90_N11_0,
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_nrClus_0_mux000021
    );
  XLXI_27_XLXI_90_nrClus_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_nrClus_1_mux000021,
      O => XLXI_27_XLXI_90_nrClus_1_DYMUX_37538
    );
  XLXI_27_XLXI_90_nrClus_1_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_nrClus_1_mux000013_31922,
      O => XLXI_27_XLXI_90_nrClus_1_SRINV_37528
    );
  XLXI_27_XLXI_90_nrClus_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_nrClus_1_CLKINV_37527
    );
  XLXI_27_XLXI_90_nrClus_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_NextState_cmp_eq00219107_37573,
      O => XLXI_27_XLXI_90_NextState_cmp_eq00219107_0
    );
  XLXI_27_XLXI_90_nrClus_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_nrClus_2_mux000021,
      O => XLXI_27_XLXI_90_nrClus_2_DYMUX_37564
    );
  XLXI_27_XLXI_90_nrClus_2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_nrClus_2_mux000013_32595,
      O => XLXI_27_XLXI_90_nrClus_2_SRINV_37554
    );
  XLXI_27_XLXI_90_nrClus_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_nrClus_2_CLKINV_37553
    );
  XLXI_27_XLXI_90_nrClus_2_mux0000211 : X_LUT4
    generic map(
      INIT => X"A0A0",
      LOC => "SLICE_X48Y43"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_nrClus(2),
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_90_N11_0,
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_nrClus_2_mux000021
    );
  XLXI_27_XLXI_90_nrClus_3_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N318,
      O => XLXI_27_N318_0
    );
  XLXI_27_XLXI_90_nrClus_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_nrClus_3_mux000021,
      O => XLXI_27_XLXI_90_nrClus_3_DYMUX_37597
    );
  XLXI_27_XLXI_90_nrClus_3_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_nrClus_3_mux000013_32988,
      O => XLXI_27_XLXI_90_nrClus_3_SRINV_37587
    );
  XLXI_27_XLXI_90_nrClus_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_nrClus_3_CLKINV_37586
    );
  XLXI_27_XLXI_90_nrClus_3_mux0000211 : X_LUT4
    generic map(
      INIT => X"C0C0",
      LOC => "SLICE_X48Y46"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_90_N11_0,
      ADR2 => XLXI_27_XLXI_90_nrClus(3),
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_nrClus_3_mux000021
    );
  XLXI_27_XLXI_90_nrClus_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_NextState_cmp_eq0021940_37639,
      O => XLXI_27_XLXI_90_NextState_cmp_eq0021940_0
    );
  XLXI_27_XLXI_90_nrClus_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_nrClus_4_mux000021,
      O => XLXI_27_XLXI_90_nrClus_4_DYMUX_37630
    );
  XLXI_27_XLXI_90_nrClus_4_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_nrClus_4_mux000013_33674,
      O => XLXI_27_XLXI_90_nrClus_4_SRINV_37620
    );
  XLXI_27_XLXI_90_nrClus_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_nrClus_4_CLKINV_37619
    );
  XLXI_27_XLXI_90_nrClus_4_mux0000211 : X_LUT4
    generic map(
      INIT => X"F000",
      LOC => "SLICE_X48Y44"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_90_N11_0,
      ADR3 => XLXI_27_XLXI_90_nrClus(4),
      O => XLXI_27_XLXI_90_nrClus_4_mux000021
    );
  XLXI_27_XLXI_90_nrClus_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X49Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_nrClus_5_mux000021,
      O => XLXI_27_XLXI_90_nrClus_5_DYMUX_37658
    );
  XLXI_27_XLXI_90_nrClus_5_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X49Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_nrClus_5_mux000013_34068,
      O => XLXI_27_XLXI_90_nrClus_5_SRINV_37648
    );
  XLXI_27_XLXI_90_nrClus_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X49Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_nrClus_5_CLKINV_37647
    );
  XLXI_27_XLXI_90_nrClus_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_nrClus_6_mux000021,
      O => XLXI_27_XLXI_90_nrClus_6_DYMUX_37679
    );
  XLXI_27_XLXI_90_nrClus_6_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_nrClus_6_mux000013_34633,
      O => XLXI_27_XLXI_90_nrClus_6_SRINV_37669
    );
  XLXI_27_XLXI_90_nrClus_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_nrClus_6_CLKINV_37668
    );
  XLXI_27_XLXI_90_nrClus_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X46Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_nrClus_7_mux000021,
      O => XLXI_27_XLXI_90_nrClus_7_DYMUX_37700
    );
  XLXI_27_XLXI_90_nrClus_7_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X46Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_nrClus_7_mux000013_35289,
      O => XLXI_27_XLXI_90_nrClus_7_SRINV_37690
    );
  XLXI_27_XLXI_90_nrClus_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X46Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_nrClus_7_CLKINV_37689
    );
  XLXI_27_XLXI_90_nrClus_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0003_9_mand,
      O => XLXI_27_XLXI_90_adrSec_mux0003_9_mand_0
    );
  XLXI_27_XLXI_90_nrClus_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X47Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_nrClus_8_mux00001_37723,
      O => XLXI_27_XLXI_90_nrClus_8_DYMUX_37726
    );
  XLXI_27_XLXI_90_nrClus_8_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N152,
      O => XLXI_27_XLXI_90_nrClus_8_SRINV_37716
    );
  XLXI_27_XLXI_90_nrClus_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_nrClus_8_CLKINV_37715
    );
  XLXI_27_XLXI_90_nrClus_8_mux00001 : X_LUT4
    generic map(
      INIT => X"F000",
      LOC => "SLICE_X47Y49"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_90_N2,
      ADR3 => XLXI_27_XLXI_90_nrClus(8),
      O => XLXI_27_XLXI_90_nrClus_8_mux00001_37723
    );
  XLXI_27_XLXI_90_nrClus_9_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0003(20),
      O => XLXI_27_XLXI_90_adrSec_mux0003_20_0
    );
  XLXI_27_XLXI_90_nrClus_9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_nrClus_9_mux00001_37756,
      O => XLXI_27_XLXI_90_nrClus_9_DYMUX_37759
    );
  XLXI_27_XLXI_90_nrClus_9_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N150,
      O => XLXI_27_XLXI_90_nrClus_9_SRINV_37749
    );
  XLXI_27_XLXI_90_nrClus_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_nrClus_9_CLKINV_37748
    );
  XLXI_27_XLXI_90_nrClus_9_mux00001 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X53Y39"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_90_N2,
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_90_nrClus(9),
      O => XLXI_27_XLXI_90_nrClus_9_mux00001_37756
    );
  XLXI_27_XLXI_90_ffFAT32n16_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X46Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_NextState_and0000,
      O => XLXI_27_XLXI_90_NextState_and0000_0
    );
  XLXI_27_XLXI_90_ffFAT32n16_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X46Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_ffFAT32n16_cmp_eq0000,
      O => XLXI_27_XLXI_90_ffFAT32n16_DYMUX_37792
    );
  XLXI_27_XLXI_90_ffFAT32n16_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X46Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_ffFAT32n16_CLKINV_37782
    );
  XLXI_27_XLXI_90_ffFAT32n16_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X46Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_ffFAT32n16_and0000,
      O => XLXI_27_XLXI_90_ffFAT32n16_CEINV_37781
    );
  XLXI_27_XLXI_90_ffFAT32n16_cmp_eq00001 : X_LUT4
    generic map(
      INIT => X"00CC",
      LOC => "SLICE_X46Y55"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_90_N35_0,
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_90_WORD(9),
      O => XLXI_27_XLXI_90_ffFAT32n16_cmp_eq0000
    );
  XLXI_27_XLXI_90_FSize_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X47Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_0_mux00001_37821,
      O => XLXI_27_XLXI_90_FSize_0_DYMUX_37824
    );
  XLXI_27_XLXI_90_FSize_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N34,
      O => XLXI_27_XLXI_90_FSize_0_SRINV_37815
    );
  XLXI_27_XLXI_90_FSize_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_FSize_0_CLKINV_37814
    );
  XLXI_27_XLXI_90_FSize_0_mux00001 : X_LUT4
    generic map(
      INIT => X"8080",
      LOC => "SLICE_X47Y58"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_State(18),
      ADR1 => XLXI_27_XLXI_90_FSize_sub0000(0),
      ADR2 => XLXI_27_XLXI_86_XLXI_1_RxCE1_12369,
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_FSize_0_mux00001_37821
    );
  XLXI_27_XLXI_90_FSize_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_16_mux00001_37867,
      O => XLXI_27_XLXI_90_adrFAT_16_mux00001_0
    );
  XLXI_27_XLXI_90_FSize_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X51Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_1_mux00001_37854,
      O => XLXI_27_XLXI_90_FSize_1_DYMUX_37857
    );
  XLXI_27_XLXI_90_FSize_1_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N32,
      O => XLXI_27_XLXI_90_FSize_1_SRINV_37848
    );
  XLXI_27_XLXI_90_FSize_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_FSize_1_CLKINV_37847
    );
  XLXI_27_XLXI_90_FSize_1_mux00001 : X_LUT4
    generic map(
      INIT => X"C000",
      LOC => "SLICE_X51Y63"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_90_FSize_sub0000(1),
      ADR2 => XLXI_27_XLXI_90_State(18),
      ADR3 => XLXI_27_XLXI_86_XLXI_1_RxCE1_12369,
      O => XLXI_27_XLXI_90_FSize_1_mux00001_37854
    );
  XLXI_27_XLXI_90_FSize_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_17_mux00001_37900,
      O => XLXI_27_XLXI_90_adrFAT_17_mux00001_0
    );
  XLXI_27_XLXI_90_FSize_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_2_mux00001_37887,
      O => XLXI_27_XLXI_90_FSize_2_DYMUX_37890
    );
  XLXI_27_XLXI_90_FSize_2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N30,
      O => XLXI_27_XLXI_90_FSize_2_SRINV_37881
    );
  XLXI_27_XLXI_90_FSize_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_FSize_2_CLKINV_37880
    );
  XLXI_27_XLXI_90_FSize_2_mux00001 : X_LUT4
    generic map(
      INIT => X"8080",
      LOC => "SLICE_X48Y61"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_RxCE1_12369,
      ADR1 => XLXI_27_XLXI_90_State(18),
      ADR2 => XLXI_27_XLXI_90_FSize_sub0000(2),
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_FSize_2_mux00001_37887
    );
  XLXI_27_XLXI_90_FSize_3_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_18_mux00001_37933,
      O => XLXI_27_XLXI_90_adrFAT_18_mux00001_0
    );
  XLXI_27_XLXI_90_FSize_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_3_mux00001_37920,
      O => XLXI_27_XLXI_90_FSize_3_DYMUX_37923
    );
  XLXI_27_XLXI_90_FSize_3_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N43,
      O => XLXI_27_XLXI_90_FSize_3_SRINV_37914
    );
  XLXI_27_XLXI_90_FSize_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_FSize_3_CLKINV_37913
    );
  XLXI_27_XLXI_90_FSize_3_mux00001 : X_LUT4
    generic map(
      INIT => X"8080",
      LOC => "SLICE_X48Y67"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_FSize_sub0000(3),
      ADR1 => XLXI_27_XLXI_90_State(18),
      ADR2 => XLXI_27_XLXI_86_XLXI_1_RxCE1_12369,
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_FSize_3_mux00001_37920
    );
  XLXI_27_XLXI_90_FSize_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_19_mux00001_37966,
      O => XLXI_27_XLXI_90_adrFAT_19_mux00001_0
    );
  XLXI_27_XLXI_90_FSize_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X51Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_4_mux00001_37953,
      O => XLXI_27_XLXI_90_FSize_4_DYMUX_37956
    );
  XLXI_27_XLXI_90_FSize_4_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N45,
      O => XLXI_27_XLXI_90_FSize_4_SRINV_37947
    );
  XLXI_27_XLXI_90_FSize_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_FSize_4_CLKINV_37946
    );
  XLXI_27_XLXI_90_FSize_4_mux00001 : X_LUT4
    generic map(
      INIT => X"A000",
      LOC => "SLICE_X51Y64"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_State(18),
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_90_FSize_sub0000(4),
      ADR3 => XLXI_27_XLXI_86_XLXI_1_RxCE1_12369,
      O => XLXI_27_XLXI_90_FSize_4_mux00001_37953
    );
  XLXI_27_XLXI_90_FSize_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_20_mux00001_37999,
      O => XLXI_27_XLXI_90_adrFAT_20_mux00001_0
    );
  XLXI_27_XLXI_90_FSize_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X51Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_5_mux00001_37986,
      O => XLXI_27_XLXI_90_FSize_5_DYMUX_37989
    );
  XLXI_27_XLXI_90_FSize_5_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N47,
      O => XLXI_27_XLXI_90_FSize_5_SRINV_37980
    );
  XLXI_27_XLXI_90_FSize_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_FSize_5_CLKINV_37979
    );
  XLXI_27_XLXI_90_FSize_5_mux00001 : X_LUT4
    generic map(
      INIT => X"A000",
      LOC => "SLICE_X51Y65"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_State(18),
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_90_FSize_sub0000(5),
      ADR3 => XLXI_27_XLXI_86_XLXI_1_RxCE1_12369,
      O => XLXI_27_XLXI_90_FSize_5_mux00001_37986
    );
  XLXI_27_XLXI_90_FSize_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_21_mux00001_38032,
      O => XLXI_27_XLXI_90_adrFAT_21_mux00001_0
    );
  XLXI_27_XLXI_90_FSize_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_6_mux00001_38019,
      O => XLXI_27_XLXI_90_FSize_6_DYMUX_38022
    );
  XLXI_27_XLXI_90_FSize_6_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N49,
      O => XLXI_27_XLXI_90_FSize_6_SRINV_38013
    );
  XLXI_27_XLXI_90_FSize_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_FSize_6_CLKINV_38012
    );
  XLXI_27_XLXI_90_FSize_6_mux00001 : X_LUT4
    generic map(
      INIT => X"8080",
      LOC => "SLICE_X48Y64"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_FSize_sub0000(6),
      ADR1 => XLXI_27_XLXI_86_XLXI_1_RxCE1_12369,
      ADR2 => XLXI_27_XLXI_90_State(18),
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_FSize_6_mux00001_38019
    );
  XLXI_27_XLXI_90_FSize_7_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X46Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_WORD_10_not0001,
      O => XLXI_27_XLXI_90_WORD_10_not0001_0
    );
  XLXI_27_XLXI_90_FSize_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X46Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_7_mux00001_38052,
      O => XLXI_27_XLXI_90_FSize_7_DYMUX_38055
    );
  XLXI_27_XLXI_90_FSize_7_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X46Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N51,
      O => XLXI_27_XLXI_90_FSize_7_SRINV_38046
    );
  XLXI_27_XLXI_90_FSize_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X46Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_FSize_7_CLKINV_38045
    );
  XLXI_27_XLXI_90_FSize_7_mux00001 : X_LUT4
    generic map(
      INIT => X"A000",
      LOC => "SLICE_X46Y63"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_RxCE1_12369,
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_90_State(18),
      ADR3 => XLXI_27_XLXI_90_FSize_sub0000(7),
      O => XLXI_27_XLXI_90_FSize_7_mux00001_38052
    );
  XLXI_27_XLXI_90_FSize_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_not0001,
      O => XLXI_27_XLXI_90_adrClus0_not0001_0
    );
  XLXI_27_XLXI_90_FSize_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X51Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_8_mux00001_38086,
      O => XLXI_27_XLXI_90_FSize_8_DYMUX_38089
    );
  XLXI_27_XLXI_90_FSize_8_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N59,
      O => XLXI_27_XLXI_90_FSize_8_SRINV_38080
    );
  XLXI_27_XLXI_90_FSize_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_FSize_8_CLKINV_38079
    );
  XLXI_27_XLXI_90_FSize_8_mux00001 : X_LUT4
    generic map(
      INIT => X"8080",
      LOC => "SLICE_X51Y62"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_FSize_sub0000(8),
      ADR1 => XLXI_27_XLXI_86_XLXI_1_RxCE1_12369,
      ADR2 => XLXI_27_XLXI_90_State(18),
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_FSize_8_mux00001_38086
    );
  XLXI_27_XLXI_90_FSize_9_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_N41,
      O => XLXI_27_XLXI_90_N41_0
    );
  XLXI_27_XLXI_90_FSize_9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X47Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_9_mux00001_38119,
      O => XLXI_27_XLXI_90_FSize_9_DYMUX_38122
    );
  XLXI_27_XLXI_90_FSize_9_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N57,
      O => XLXI_27_XLXI_90_FSize_9_SRINV_38113
    );
  XLXI_27_XLXI_90_FSize_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_FSize_9_CLKINV_38112
    );
  XLXI_27_XLXI_90_FSize_9_mux00001 : X_LUT4
    generic map(
      INIT => X"8800",
      LOC => "SLICE_X47Y63"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_RxCE1_12369,
      ADR1 => XLXI_27_XLXI_90_State(18),
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_90_FSize_sub0000(9),
      O => XLXI_27_XLXI_90_FSize_9_mux00001_38119
    );
  XLXI_33_regPISO_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_33_regPISO_mux0000(1),
      O => XLXI_33_regPISO_1_DXMUX_38167
    );
  XLXI_33_regPISO_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_33_regPISO_mux0000(0),
      O => XLXI_33_regPISO_1_DYMUX_38153
    );
  XLXI_33_regPISO_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_33_regPISO_1_CLKINV_38143
    );
  XLXI_33_regPISO_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_33_regPISO_not0001_0,
      O => XLXI_33_regPISO_1_CEINV_38142
    );
  XLXI_33_regPISO_mux0000_0_2 : X_LUT4
    generic map(
      INIT => X"F000",
      LOC => "SLICE_X34Y12"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => SPI_MISO_IBUF_13770,
      ADR3 => XLXI_33_N0,
      O => XLXI_33_regPISO_mux0000(0)
    );
  XLXI_33_regPISO_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_33_regPISO_mux0000(3),
      O => XLXI_33_regPISO_3_DXMUX_38205
    );
  XLXI_33_regPISO_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_33_regPISO_mux0000(2),
      O => XLXI_33_regPISO_3_DYMUX_38191
    );
  XLXI_33_regPISO_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_33_regPISO_3_CLKINV_38181
    );
  XLXI_33_regPISO_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_33_regPISO_not0001_0,
      O => XLXI_33_regPISO_3_CEINV_38180
    );
  XLXI_33_regPISO_mux0000_2_1 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X33Y12"
    )
    port map (
      ADR0 => XLXI_33_regPISO_mux0000_0_1_14361,
      ADR1 => XLXI_33_regPISO(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_33_regPISO_mux0000(2)
    );
  XLXI_33_regPISO_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_33_regPISO_mux0000(5),
      O => XLXI_33_regPISO_5_DXMUX_38243
    );
  XLXI_33_regPISO_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_33_regPISO_mux0000(4),
      O => XLXI_33_regPISO_5_DYMUX_38230
    );
  XLXI_33_regPISO_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_33_regPISO_5_CLKINV_38221
    );
  XLXI_33_regPISO_5_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_33_regPISO_not0001_0,
      O => XLXI_33_regPISO_5_CEINV_38220
    );
  XLXI_33_regPISO_mux0000_4_1 : X_LUT4
    generic map(
      INIT => X"E2E2",
      LOC => "SLICE_X28Y20"
    )
    port map (
      ADR0 => XLXI_33_DATASys(4),
      ADR1 => XLXI_33_regPISO_mux0000_0_1_14361,
      ADR2 => XLXI_33_regPISO(3),
      ADR3 => VCC,
      O => XLXI_33_regPISO_mux0000(4)
    );
  XLXI_33_regPISO_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_33_regPISO_mux0000(7),
      O => XLXI_33_regPISO_7_DXMUX_38281
    );
  XLXI_33_regPISO_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_33_regPISO_mux0000(6),
      O => XLXI_33_regPISO_7_DYMUX_38268
    );
  XLXI_33_regPISO_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_33_regPISO_7_CLKINV_38259
    );
  XLXI_33_regPISO_7_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_33_regPISO_not0001_0,
      O => XLXI_33_regPISO_7_CEINV_38258
    );
  XLXI_33_regPISO_mux0000_6_1 : X_LUT4
    generic map(
      INIT => X"F0CC",
      LOC => "SLICE_X28Y18"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_33_DATASys(6),
      ADR2 => XLXI_33_regPISO(5),
      ADR3 => XLXI_33_regPISO_mux0000_0_1_14361,
      O => XLXI_33_regPISO_mux0000(6)
    );
  SPI_MOSI_OBUF_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_33_regPISO_mux0000(19),
      O => SPI_MOSI_OBUF_DXMUX_38319
    );
  SPI_MOSI_OBUF_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_33_regPISO_mux0000(8),
      O => SPI_MOSI_OBUF_DYMUX_38305
    );
  SPI_MOSI_OBUF_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => SPI_MOSI_OBUF_CLKINV_38296
    );
  SPI_MOSI_OBUF_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_33_regPISO_not0001_0,
      O => SPI_MOSI_OBUF_CEINV_38295
    );
  XLXI_33_regPISO_mux0000_8_1 : X_LUT4
    generic map(
      INIT => X"CFC0",
      LOC => "SLICE_X28Y12"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_33_regPISO(7),
      ADR2 => XLXI_33_regPISO_mux0000_0_1_14361,
      ADR3 => XLXI_33_DATASys(8),
      O => XLXI_33_regPISO_mux0000(8)
    );
  XLXI_27_XLXI_90_nrClus_10_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0003(19),
      O => XLXI_27_XLXI_90_adrSec_mux0003_19_0
    );
  XLXI_27_XLXI_90_nrClus_10_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_nrClus_10_mux00001,
      O => XLXI_27_XLXI_90_nrClus_10_DYMUX_38345
    );
  XLXI_27_XLXI_90_nrClus_10_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N164,
      O => XLXI_27_XLXI_90_nrClus_10_SRINV_38335
    );
  XLXI_27_XLXI_90_nrClus_10_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_nrClus_10_CLKINV_38334
    );
  XLXI_27_XLXI_90_nrClus_10_mux00002 : X_LUT4
    generic map(
      INIT => X"F000",
      LOC => "SLICE_X52Y39"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_90_N2,
      ADR3 => XLXI_27_XLXI_90_nrClus(10),
      O => XLXI_27_XLXI_90_nrClus_10_mux00001
    );
  XLXI_27_XLXI_90_nrClus_11_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0003_7_mand,
      O => XLXI_27_XLXI_90_adrSec_mux0003_7_mand_0
    );
  XLXI_27_XLXI_90_nrClus_11_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_nrClus_11_mux00001_38375,
      O => XLXI_27_XLXI_90_nrClus_11_DYMUX_38378
    );
  XLXI_27_XLXI_90_nrClus_11_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N162,
      O => XLXI_27_XLXI_90_nrClus_11_SRINV_38368
    );
  XLXI_27_XLXI_90_nrClus_11_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_nrClus_11_CLKINV_38367
    );
  XLXI_27_XLXI_90_nrClus_11_mux00001 : X_LUT4
    generic map(
      INIT => X"F000",
      LOC => "SLICE_X54Y38"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_90_N2,
      ADR3 => XLXI_27_XLXI_90_nrClus(11),
      O => XLXI_27_XLXI_90_nrClus_11_mux00001_38375
    );
  XLXI_27_XLXI_90_nrClus_12_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0003_6_mand,
      O => XLXI_27_XLXI_90_adrSec_mux0003_6_mand_0
    );
  XLXI_27_XLXI_90_nrClus_12_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_nrClus_12_mux00001_38408,
      O => XLXI_27_XLXI_90_nrClus_12_DYMUX_38411
    );
  XLXI_27_XLXI_90_nrClus_12_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N160,
      O => XLXI_27_XLXI_90_nrClus_12_SRINV_38401
    );
  XLXI_27_XLXI_90_nrClus_12_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_nrClus_12_CLKINV_38400
    );
  XLXI_27_XLXI_90_nrClus_12_mux00001 : X_LUT4
    generic map(
      INIT => X"C0C0",
      LOC => "SLICE_X55Y39"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_90_N2,
      ADR2 => XLXI_27_XLXI_90_nrClus(12),
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_nrClus_12_mux00001_38408
    );
  XLXI_27_XLXI_90_nrClus_13_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0003_4_mand,
      O => XLXI_27_XLXI_90_adrSec_mux0003_4_mand_0
    );
  XLXI_27_XLXI_90_nrClus_13_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_nrClus_13_mux00001_38441,
      O => XLXI_27_XLXI_90_nrClus_13_DYMUX_38444
    );
  XLXI_27_XLXI_90_nrClus_13_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N158,
      O => XLXI_27_XLXI_90_nrClus_13_SRINV_38434
    );
  XLXI_27_XLXI_90_nrClus_13_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_nrClus_13_CLKINV_38433
    );
  XLXI_27_XLXI_90_nrClus_13_mux00001 : X_LUT4
    generic map(
      INIT => X"F000",
      LOC => "SLICE_X50Y44"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_90_N2,
      ADR3 => XLXI_27_XLXI_90_nrClus(13),
      O => XLXI_27_XLXI_90_nrClus_13_mux00001_38441
    );
  XLXI_27_XLXI_90_nrClus_14_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0003_3_mand,
      O => XLXI_27_XLXI_90_adrSec_mux0003_3_mand_0
    );
  XLXI_27_XLXI_90_nrClus_14_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X47Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_nrClus_14_mux00001_38474,
      O => XLXI_27_XLXI_90_nrClus_14_DYMUX_38477
    );
  XLXI_27_XLXI_90_nrClus_14_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N156,
      O => XLXI_27_XLXI_90_nrClus_14_SRINV_38467
    );
  XLXI_27_XLXI_90_nrClus_14_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_nrClus_14_CLKINV_38466
    );
  XLXI_27_XLXI_90_nrClus_14_mux00001 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X47Y50"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_nrClus(14),
      ADR1 => XLXI_27_XLXI_90_N2,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_nrClus_14_mux00001_38474
    );
  XLXI_27_XLXI_90_nrClus_15_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0003(14),
      O => XLXI_27_XLXI_90_adrSec_mux0003_14_0
    );
  XLXI_27_XLXI_90_nrClus_15_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_nrClus_15_mux00001_38507,
      O => XLXI_27_XLXI_90_nrClus_15_DYMUX_38510
    );
  XLXI_27_XLXI_90_nrClus_15_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N154,
      O => XLXI_27_XLXI_90_nrClus_15_SRINV_38500
    );
  XLXI_27_XLXI_90_nrClus_15_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_nrClus_15_CLKINV_38499
    );
  XLXI_27_XLXI_90_nrClus_15_mux00001 : X_LUT4
    generic map(
      INIT => X"AA00",
      LOC => "SLICE_X50Y47"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_nrClus(15),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_90_N2,
      O => XLXI_27_XLXI_90_nrClus_15_mux00001_38507
    );
  XLXI_27_XLXI_90_nrClus_17_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X47Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_nrClus_17_mux0000,
      O => XLXI_27_XLXI_90_nrClus_17_DXMUX_38552
    );
  XLXI_27_XLXI_90_nrClus_17_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X47Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_nrClus_16_mux0000,
      O => XLXI_27_XLXI_90_nrClus_17_DYMUX_38541
    );
  XLXI_27_XLXI_90_nrClus_17_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_nrClus_17_CLKINV_38533
    );
  XLXI_27_XLXI_90_nrClus_16_mux00003 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X47Y52"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_regMISO(0),
      ADR1 => XLXI_27_XLXI_90_N5,
      ADR2 => XLXI_27_XLXI_90_nrClus(16),
      ADR3 => XLXI_27_XLXI_90_N25_0,
      O => XLXI_27_XLXI_90_nrClus_16_mux0000
    );
  XLXI_27_XLXI_90_nrClus_18_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_NextState_cmp_ne000717_38583,
      O => XLXI_27_XLXI_90_NextState_cmp_ne000717_0
    );
  XLXI_27_XLXI_90_nrClus_18_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X44Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_nrClus_18_mux0000,
      O => XLXI_27_XLXI_90_nrClus_18_DYMUX_38573
    );
  XLXI_27_XLXI_90_nrClus_18_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X44Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_nrClus_18_CLKINV_38565
    );
  XLXI_27_XLXI_90_nrClus_18_mux00001 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X44Y55"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_N5,
      ADR1 => XLXI_27_XLXI_90_N25_0,
      ADR2 => XLXI_27_XLXI_86_XLXI_1_regMISO(2),
      ADR3 => XLXI_27_XLXI_90_nrClus(18),
      O => XLXI_27_XLXI_90_nrClus_18_mux0000
    );
  XLXI_31_XLXI_25_Counter_A_11_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_mux0001(20),
      O => XLXI_31_XLXI_25_Counter_A_11_DXMUX_38619
    );
  XLXI_31_XLXI_25_Counter_A_11_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_mux0001(21),
      O => XLXI_31_XLXI_25_Counter_A_11_DYMUX_38606
    );
  XLXI_31_XLXI_25_Counter_A_11_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_25_Counter_A_11_CLKINV_38597
    );
  XLXI_31_XLXI_25_Counter_A_11_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Sample_Rdy_not0001_0,
      O => XLXI_31_XLXI_25_Counter_A_11_CEINV_38596
    );
  XLXI_31_XLXI_25_Mmux_Counter_A_mux0001141 : X_LUT4
    generic map(
      INIT => X"0088",
      LOC => "SLICE_X34Y19"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_Q,
      ADR1 => XLXI_31_XLXI_25_Counter_A_addsub0000(10),
      ADR2 => VCC,
      ADR3 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002,
      O => XLXI_31_XLXI_25_Counter_A_mux0001(21)
    );
  XLXI_31_XLXI_25_Counter_A_13_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_mux0001(18),
      O => XLXI_31_XLXI_25_Counter_A_13_DXMUX_38657
    );
  XLXI_31_XLXI_25_Counter_A_13_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_mux0001(19),
      O => XLXI_31_XLXI_25_Counter_A_13_DYMUX_38644
    );
  XLXI_31_XLXI_25_Counter_A_13_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_25_Counter_A_13_CLKINV_38635
    );
  XLXI_31_XLXI_25_Counter_A_13_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Sample_Rdy_not0001_0,
      O => XLXI_31_XLXI_25_Counter_A_13_CEINV_38634
    );
  XLXI_31_XLXI_25_Mmux_Counter_A_mux0001111 : X_LUT4
    generic map(
      INIT => X"0C00",
      LOC => "SLICE_X32Y18"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_Q,
      ADR2 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002,
      ADR3 => XLXI_31_XLXI_25_Counter_A_addsub0000(12),
      O => XLXI_31_XLXI_25_Counter_A_mux0001(19)
    );
  XLXI_31_XLXI_25_Counter_A_21_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_mux0001(10),
      O => XLXI_31_XLXI_25_Counter_A_21_DXMUX_38695
    );
  XLXI_31_XLXI_25_Counter_A_21_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_mux0001(11),
      O => XLXI_31_XLXI_25_Counter_A_21_DYMUX_38682
    );
  XLXI_31_XLXI_25_Counter_A_21_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_25_Counter_A_21_CLKINV_38673
    );
  XLXI_31_XLXI_25_Counter_A_21_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Sample_Rdy_not0001_0,
      O => XLXI_31_XLXI_25_Counter_A_21_CEINV_38672
    );
  XLXI_31_XLXI_25_Mmux_Counter_A_mux000131 : X_LUT4
    generic map(
      INIT => X"4040",
      LOC => "SLICE_X30Y22"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002,
      ADR1 => XLXI_31_XLXI_25_Counter_A_addsub0000(20),
      ADR2 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_Q,
      ADR3 => VCC,
      O => XLXI_31_XLXI_25_Counter_A_mux0001(11)
    );
  XLXI_31_XLXI_25_Counter_A_15_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_mux0001(16),
      O => XLXI_31_XLXI_25_Counter_A_15_DXMUX_38733
    );
  XLXI_31_XLXI_25_Counter_A_15_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_mux0001(17),
      O => XLXI_31_XLXI_25_Counter_A_15_DYMUX_38720
    );
  XLXI_31_XLXI_25_Counter_A_15_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_25_Counter_A_15_CLKINV_38711
    );
  XLXI_31_XLXI_25_Counter_A_15_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Sample_Rdy_not0001_0,
      O => XLXI_31_XLXI_25_Counter_A_15_CEINV_38710
    );
  XLXI_31_XLXI_25_Mmux_Counter_A_mux000191 : X_LUT4
    generic map(
      INIT => X"00A0",
      LOC => "SLICE_X32Y20"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_Q,
      ADR1 => VCC,
      ADR2 => XLXI_31_XLXI_25_Counter_A_addsub0000(14),
      ADR3 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002,
      O => XLXI_31_XLXI_25_Counter_A_mux0001(17)
    );
  XLXI_31_XLXI_25_Counter_A_23_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_mux0001(8),
      O => XLXI_31_XLXI_25_Counter_A_23_DXMUX_38771
    );
  XLXI_31_XLXI_25_Counter_A_23_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_mux0001(9),
      O => XLXI_31_XLXI_25_Counter_A_23_DYMUX_38758
    );
  XLXI_31_XLXI_25_Counter_A_23_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_25_Counter_A_23_CLKINV_38749
    );
  XLXI_31_XLXI_25_Counter_A_23_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Sample_Rdy_not0001_0,
      O => XLXI_31_XLXI_25_Counter_A_23_CEINV_38748
    );
  XLXI_31_XLXI_25_Mmux_Counter_A_mux0001321 : X_LUT4
    generic map(
      INIT => X"00C0",
      LOC => "SLICE_X34Y25"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_XLXI_25_Counter_A_addsub0000(22),
      ADR2 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_Q,
      ADR3 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002,
      O => XLXI_31_XLXI_25_Counter_A_mux0001(9)
    );
  XLXI_31_XLXI_25_Counter_A_31_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_mux0001(0),
      O => XLXI_31_XLXI_25_Counter_A_31_DXMUX_38809
    );
  XLXI_31_XLXI_25_Counter_A_31_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_mux0001(1),
      O => XLXI_31_XLXI_25_Counter_A_31_DYMUX_38796
    );
  XLXI_31_XLXI_25_Counter_A_31_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_25_Counter_A_31_CLKINV_38787
    );
  XLXI_31_XLXI_25_Counter_A_31_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Sample_Rdy_not0001_0,
      O => XLXI_31_XLXI_25_Counter_A_31_CEINV_38786
    );
  XLXI_31_XLXI_25_Mmux_Counter_A_mux0001121 : X_LUT4
    generic map(
      INIT => X"3000",
      LOC => "SLICE_X32Y29"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002,
      ADR2 => XLXI_31_XLXI_25_Counter_A_addsub0000(30),
      ADR3 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_Q,
      O => XLXI_31_XLXI_25_Counter_A_mux0001(1)
    );
  XLXI_31_XLXI_25_Counter_A_17_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_mux0001(14),
      O => XLXI_31_XLXI_25_Counter_A_17_DXMUX_38847
    );
  XLXI_31_XLXI_25_Counter_A_17_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_mux0001(15),
      O => XLXI_31_XLXI_25_Counter_A_17_DYMUX_38834
    );
  XLXI_31_XLXI_25_Counter_A_17_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_25_Counter_A_17_CLKINV_38825
    );
  XLXI_31_XLXI_25_Counter_A_17_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Sample_Rdy_not0001_0,
      O => XLXI_31_XLXI_25_Counter_A_17_CEINV_38824
    );
  XLXI_31_XLXI_25_Mmux_Counter_A_mux000171 : X_LUT4
    generic map(
      INIT => X"3000",
      LOC => "SLICE_X32Y21"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002,
      ADR2 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_Q,
      ADR3 => XLXI_31_XLXI_25_Counter_A_addsub0000(16),
      O => XLXI_31_XLXI_25_Counter_A_mux0001(15)
    );
  XLXI_31_XLXI_25_Counter_A_25_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_mux0001(6),
      O => XLXI_31_XLXI_25_Counter_A_25_DXMUX_38885
    );
  XLXI_31_XLXI_25_Counter_A_25_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_mux0001(7),
      O => XLXI_31_XLXI_25_Counter_A_25_DYMUX_38872
    );
  XLXI_31_XLXI_25_Counter_A_25_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_25_Counter_A_25_CLKINV_38863
    );
  XLXI_31_XLXI_25_Counter_A_25_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Sample_Rdy_not0001_0,
      O => XLXI_31_XLXI_25_Counter_A_25_CEINV_38862
    );
  XLXI_31_XLXI_25_Mmux_Counter_A_mux0001301 : X_LUT4
    generic map(
      INIT => X"4400",
      LOC => "SLICE_X32Y24"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002,
      ADR1 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_Q,
      ADR2 => VCC,
      ADR3 => XLXI_31_XLXI_25_Counter_A_addsub0000(24),
      O => XLXI_31_XLXI_25_Counter_A_mux0001(7)
    );
  XLXI_31_XLXI_25_Counter_B_11_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_mux0002(20),
      O => XLXI_31_XLXI_25_Counter_B_11_DXMUX_38923
    );
  XLXI_31_XLXI_25_Counter_B_11_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_mux0002(21),
      O => XLXI_31_XLXI_25_Counter_B_11_DYMUX_38911
    );
  XLXI_31_XLXI_25_Counter_B_11_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_25_Counter_B_11_CLKINV_38903
    );
  XLXI_31_XLXI_25_Counter_B_11_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Sample_Rdy_not0001_0,
      O => XLXI_31_XLXI_25_Counter_B_11_CEINV_38902
    );
  XLXI_31_XLXI_25_Counter_B_mux0002_21_1 : X_LUT4
    generic map(
      INIT => X"0080",
      LOC => "SLICE_X34Y18"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_Q,
      ADR1 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_le0000,
      ADR2 => XLXI_31_XLXI_25_Counter_B_addsub0000(10),
      ADR3 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002,
      O => XLXI_31_XLXI_25_Counter_B_mux0002(21)
    );
  XLXI_31_XLXI_25_Counter_A_19_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_mux0001(12),
      O => XLXI_31_XLXI_25_Counter_A_19_DXMUX_38961
    );
  XLXI_31_XLXI_25_Counter_A_19_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_mux0001(13),
      O => XLXI_31_XLXI_25_Counter_A_19_DYMUX_38948
    );
  XLXI_31_XLXI_25_Counter_A_19_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_25_Counter_A_19_CLKINV_38939
    );
  XLXI_31_XLXI_25_Counter_A_19_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Sample_Rdy_not0001_0,
      O => XLXI_31_XLXI_25_Counter_A_19_CEINV_38938
    );
  XLXI_31_XLXI_25_Mmux_Counter_A_mux000151 : X_LUT4
    generic map(
      INIT => X"00A0",
      LOC => "SLICE_X32Y22"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_Q,
      ADR1 => VCC,
      ADR2 => XLXI_31_XLXI_25_Counter_A_addsub0000(18),
      ADR3 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002,
      O => XLXI_31_XLXI_25_Counter_A_mux0001(13)
    );
  XLXI_31_XLXI_25_Counter_A_27_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_mux0001(4),
      O => XLXI_31_XLXI_25_Counter_A_27_DXMUX_38999
    );
  XLXI_31_XLXI_25_Counter_A_27_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_mux0001(5),
      O => XLXI_31_XLXI_25_Counter_A_27_DYMUX_38986
    );
  XLXI_31_XLXI_25_Counter_A_27_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_25_Counter_A_27_CLKINV_38977
    );
  XLXI_31_XLXI_25_Counter_A_27_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Sample_Rdy_not0001_0,
      O => XLXI_31_XLXI_25_Counter_A_27_CEINV_38976
    );
  XLXI_31_XLXI_25_Mmux_Counter_A_mux0001281 : X_LUT4
    generic map(
      INIT => X"2020",
      LOC => "SLICE_X32Y27"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_Q,
      ADR1 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002,
      ADR2 => XLXI_31_XLXI_25_Counter_A_addsub0000(26),
      ADR3 => VCC,
      O => XLXI_31_XLXI_25_Counter_A_mux0001(5)
    );
  XLXI_31_XLXI_25_Counter_B_13_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_mux0002(18),
      O => XLXI_31_XLXI_25_Counter_B_13_DXMUX_39037
    );
  XLXI_31_XLXI_25_Counter_B_13_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_mux0002(19),
      O => XLXI_31_XLXI_25_Counter_B_13_DYMUX_39025
    );
  XLXI_31_XLXI_25_Counter_B_13_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_25_Counter_B_13_CLKINV_39017
    );
  XLXI_31_XLXI_25_Counter_B_13_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Sample_Rdy_not0001_0,
      O => XLXI_31_XLXI_25_Counter_B_13_CEINV_39016
    );
  XLXI_31_XLXI_25_Counter_B_mux0002_19_1 : X_LUT4
    generic map(
      INIT => X"2000",
      LOC => "SLICE_X34Y20"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_le0000,
      ADR1 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002,
      ADR2 => XLXI_31_XLXI_25_Counter_B_addsub0000(12),
      ADR3 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_Q,
      O => XLXI_31_XLXI_25_Counter_B_mux0002(19)
    );
  XLXI_31_XLXI_25_Counter_B_21_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_mux0002(10),
      O => XLXI_31_XLXI_25_Counter_B_21_DXMUX_39075
    );
  XLXI_31_XLXI_25_Counter_B_21_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_mux0002(11),
      O => XLXI_31_XLXI_25_Counter_B_21_DYMUX_39063
    );
  XLXI_31_XLXI_25_Counter_B_21_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_25_Counter_B_21_CLKINV_39055
    );
  XLXI_31_XLXI_25_Counter_B_21_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Sample_Rdy_not0001_0,
      O => XLXI_31_XLXI_25_Counter_B_21_CEINV_39054
    );
  XLXI_31_XLXI_25_Counter_B_mux0002_11_1 : X_LUT4
    generic map(
      INIT => X"0800",
      LOC => "SLICE_X32Y23"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_le0000,
      ADR1 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_Q,
      ADR2 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002,
      ADR3 => XLXI_31_XLXI_25_Counter_B_addsub0000(20),
      O => XLXI_31_XLXI_25_Counter_B_mux0002(11)
    );
  XLXI_31_XLXI_25_Counter_A_29_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_mux0001(2),
      O => XLXI_31_XLXI_25_Counter_A_29_DXMUX_39113
    );
  XLXI_31_XLXI_25_Counter_A_29_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_mux0001(3),
      O => XLXI_31_XLXI_25_Counter_A_29_DYMUX_39100
    );
  XLXI_31_XLXI_25_Counter_A_29_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_25_Counter_A_29_CLKINV_39091
    );
  XLXI_31_XLXI_25_Counter_A_29_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Sample_Rdy_not0001_0,
      O => XLXI_31_XLXI_25_Counter_A_29_CEINV_39090
    );
  XLXI_31_XLXI_25_Mmux_Counter_A_mux0001261 : X_LUT4
    generic map(
      INIT => X"2200",
      LOC => "SLICE_X32Y26"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_Q,
      ADR1 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002,
      ADR2 => VCC,
      ADR3 => XLXI_31_XLXI_25_Counter_A_addsub0000(28),
      O => XLXI_31_XLXI_25_Counter_A_mux0001(3)
    );
  XLXI_31_XLXI_25_Counter_B_15_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_mux0002(16),
      O => XLXI_31_XLXI_25_Counter_B_15_DXMUX_39151
    );
  XLXI_31_XLXI_25_Counter_B_15_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_mux0002(17),
      O => XLXI_31_XLXI_25_Counter_B_15_DYMUX_39139
    );
  XLXI_31_XLXI_25_Counter_B_15_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_25_Counter_B_15_CLKINV_39131
    );
  XLXI_31_XLXI_25_Counter_B_15_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Sample_Rdy_not0001_0,
      O => XLXI_31_XLXI_25_Counter_B_15_CEINV_39130
    );
  XLXI_27_XLXI_90_adrSec_mux0004_11_SW0 : X_LUT4
    generic map(
      INIT => X"F1E0",
      LOC => "SLICE_X54Y42"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_State(11),
      ADR1 => XLXI_27_XLXI_90_State(15),
      ADR2 => XLXI_27_XLXI_90_adrClus0(11),
      ADR3 => XLXI_27_XLXI_90_adrFAT(11),
      O => XLXI_27_N238
    );
  XLXI_31_XLXI_25_Counter_B_mux0002_17_1 : X_LUT4
    generic map(
      INIT => X"4000",
      LOC => "SLICE_X34Y21"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002,
      ADR1 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_le0000,
      ADR2 => XLXI_31_XLXI_25_Counter_B_addsub0000(14),
      ADR3 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_Q,
      O => XLXI_31_XLXI_25_Counter_B_mux0002(17)
    );
  XLXI_31_XLXI_25_Counter_B_23_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_mux0002(8),
      O => XLXI_31_XLXI_25_Counter_B_23_DXMUX_39189
    );
  XLXI_31_XLXI_25_Counter_B_23_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_mux0002(9),
      O => XLXI_31_XLXI_25_Counter_B_23_DYMUX_39177
    );
  XLXI_31_XLXI_25_Counter_B_23_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_25_Counter_B_23_CLKINV_39169
    );
  XLXI_31_XLXI_25_Counter_B_23_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Sample_Rdy_not0001_0,
      O => XLXI_31_XLXI_25_Counter_B_23_CEINV_39168
    );
  XLXI_31_XLXI_25_Counter_B_mux0002_9_1 : X_LUT4
    generic map(
      INIT => X"2000",
      LOC => "SLICE_X34Y23"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_le0000,
      ADR1 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002,
      ADR2 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_Q,
      ADR3 => XLXI_31_XLXI_25_Counter_B_addsub0000(22),
      O => XLXI_31_XLXI_25_Counter_B_mux0002(9)
    );
  XLXI_31_XLXI_25_Counter_B_31_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_mux0002(0),
      O => XLXI_31_XLXI_25_Counter_B_31_DXMUX_39227
    );
  XLXI_31_XLXI_25_Counter_B_31_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_mux0002(1),
      O => XLXI_31_XLXI_25_Counter_B_31_DYMUX_39215
    );
  XLXI_31_XLXI_25_Counter_B_31_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_25_Counter_B_31_CLKINV_39207
    );
  XLXI_31_XLXI_25_Counter_B_31_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Sample_Rdy_not0001_0,
      O => XLXI_31_XLXI_25_Counter_B_31_CEINV_39206
    );
  XLXI_31_XLXI_25_Counter_B_mux0002_1_1 : X_LUT4
    generic map(
      INIT => X"2000",
      LOC => "SLICE_X34Y29"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_le0000,
      ADR1 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002,
      ADR2 => XLXI_31_XLXI_25_Counter_B_addsub0000(30),
      ADR3 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_Q,
      O => XLXI_31_XLXI_25_Counter_B_mux0002(1)
    );
  XLXI_31_XLXI_25_Counter_B_17_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_mux0002(14),
      O => XLXI_31_XLXI_25_Counter_B_17_DXMUX_39265
    );
  XLXI_31_XLXI_25_Counter_B_17_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_mux0002(15),
      O => XLXI_31_XLXI_25_Counter_B_17_DYMUX_39253
    );
  XLXI_31_XLXI_25_Counter_B_17_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_25_Counter_B_17_CLKINV_39245
    );
  XLXI_31_XLXI_25_Counter_B_17_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Sample_Rdy_not0001_0,
      O => XLXI_31_XLXI_25_Counter_B_17_CEINV_39244
    );
  XLXI_31_XLXI_25_Counter_B_mux0002_15_1 : X_LUT4
    generic map(
      INIT => X"0800",
      LOC => "SLICE_X31Y21"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Counter_B_addsub0000(16),
      ADR1 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_Q,
      ADR2 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002,
      ADR3 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_le0000,
      O => XLXI_31_XLXI_25_Counter_B_mux0002(15)
    );
  XLXI_31_XLXI_25_Counter_B_25_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_mux0002(6),
      O => XLXI_31_XLXI_25_Counter_B_25_DXMUX_39303
    );
  XLXI_31_XLXI_25_Counter_B_25_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_mux0002(7),
      O => XLXI_31_XLXI_25_Counter_B_25_DYMUX_39291
    );
  XLXI_31_XLXI_25_Counter_B_25_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_25_Counter_B_25_CLKINV_39283
    );
  XLXI_31_XLXI_25_Counter_B_25_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Sample_Rdy_not0001_0,
      O => XLXI_31_XLXI_25_Counter_B_25_CEINV_39282
    );
  XLXI_27_XLXI_90_adrSec_mux0004_4_SW0 : X_LUT4
    generic map(
      INIT => X"FE02",
      LOC => "SLICE_X54Y42"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrFAT(4),
      ADR1 => XLXI_27_XLXI_90_State(15),
      ADR2 => XLXI_27_XLXI_90_State(11),
      ADR3 => XLXI_27_XLXI_90_adrClus0(4),
      O => XLXI_27_N262
    );
  XLXI_31_XLXI_25_Counter_B_mux0002_7_1 : X_LUT4
    generic map(
      INIT => X"2000",
      LOC => "SLICE_X34Y24"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_le0000,
      ADR1 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002,
      ADR2 => XLXI_31_XLXI_25_Counter_B_addsub0000(24),
      ADR3 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_Q,
      O => XLXI_31_XLXI_25_Counter_B_mux0002(7)
    );
  XLXI_31_XLXI_25_Counter_B_19_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_mux0002(12),
      O => XLXI_31_XLXI_25_Counter_B_19_DXMUX_39341
    );
  XLXI_31_XLXI_25_Counter_B_19_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_mux0002(13),
      O => XLXI_31_XLXI_25_Counter_B_19_DYMUX_39329
    );
  XLXI_31_XLXI_25_Counter_B_19_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_25_Counter_B_19_CLKINV_39321
    );
  XLXI_31_XLXI_25_Counter_B_19_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Sample_Rdy_not0001_0,
      O => XLXI_31_XLXI_25_Counter_B_19_CEINV_39320
    );
  XLXI_31_XLXI_25_Counter_B_mux0002_13_1 : X_LUT4
    generic map(
      INIT => X"2000",
      LOC => "SLICE_X34Y22"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_le0000,
      ADR1 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002,
      ADR2 => XLXI_31_XLXI_25_Counter_B_addsub0000(18),
      ADR3 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_Q,
      O => XLXI_31_XLXI_25_Counter_B_mux0002(13)
    );
  XLXI_31_XLXI_25_Counter_B_27_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_mux0002(4),
      O => XLXI_31_XLXI_25_Counter_B_27_DXMUX_39379
    );
  XLXI_31_XLXI_25_Counter_B_27_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_mux0002(5),
      O => XLXI_31_XLXI_25_Counter_B_27_DYMUX_39367
    );
  XLXI_31_XLXI_25_Counter_B_27_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_25_Counter_B_27_CLKINV_39359
    );
  XLXI_31_XLXI_25_Counter_B_27_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Sample_Rdy_not0001_0,
      O => XLXI_31_XLXI_25_Counter_B_27_CEINV_39358
    );
  XLXI_31_XLXI_25_Counter_B_mux0002_5_1 : X_LUT4
    generic map(
      INIT => X"0080",
      LOC => "SLICE_X34Y27"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_Q,
      ADR1 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_le0000,
      ADR2 => XLXI_31_XLXI_25_Counter_B_addsub0000(26),
      ADR3 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002,
      O => XLXI_31_XLXI_25_Counter_B_mux0002(5)
    );
  XLXI_31_XLXI_25_Counter_B_29_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_mux0002(2),
      O => XLXI_31_XLXI_25_Counter_B_29_DXMUX_39417
    );
  XLXI_31_XLXI_25_Counter_B_29_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_mux0002(3),
      O => XLXI_31_XLXI_25_Counter_B_29_DYMUX_39405
    );
  XLXI_31_XLXI_25_Counter_B_29_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_25_Counter_B_29_CLKINV_39397
    );
  XLXI_31_XLXI_25_Counter_B_29_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Sample_Rdy_not0001_0,
      O => XLXI_31_XLXI_25_Counter_B_29_CEINV_39396
    );
  XLXI_31_XLXI_25_Counter_B_mux0002_3_1 : X_LUT4
    generic map(
      INIT => X"4000",
      LOC => "SLICE_X34Y26"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002,
      ADR1 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_le0000,
      ADR2 => XLXI_31_XLXI_25_Counter_B_addsub0000(28),
      ADR3 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_Q,
      O => XLXI_31_XLXI_25_Counter_B_mux0002(3)
    );
  XLXI_27_XLXI_90_State_17_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X42Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_State_17_1_GYMUX_39443,
      O => XLXI_27_XLXI_90_State_17_1_DYMUX_39444
    );
  XLXI_27_XLXI_90_State_17_1_GYMUX : X_BUF
    generic map(
      LOC => "SLICE_X42Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_State_mux0002_14_11,
      O => XLXI_27_XLXI_90_State_17_1_GYMUX_39443
    );
  XLXI_27_XLXI_90_State_17_1_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X42Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_FIFO_Full512_50M_12515,
      O => XLXI_27_XLXI_90_State_17_1_SRINV_39434
    );
  XLXI_27_XLXI_90_State_17_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X42Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_State_17_1_CLKINV_39433
    );
  XLXI_27_XLXI_90_State_mux0002_14_111 : X_LUT4
    generic map(
      INIT => X"4444",
      LOC => "SLICE_X42Y49"
    )
    port map (
      ADR0 => XLXI_31_XLXI_27_File_Source_Selected_12344,
      ADR1 => XLXI_27_XLXI_90_State(16),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_State_mux0002_14_11
    );
  XLXI_27_XLXI_86_XLXI_1_RET_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_RET_mux0001_0_11,
      O => XLXI_27_XLXI_86_XLXI_1_RET_0_DXMUX_39489
    );
  XLXI_27_XLXI_86_XLXI_1_RET_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_NextState_0_11,
      O => XLXI_27_XLXI_86_XLXI_1_RET_0_DYMUX_39475
    );
  XLXI_27_XLXI_86_XLXI_1_RET_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_27_File_Source_Selected_12344,
      O => XLXI_27_XLXI_86_XLXI_1_RET_0_SRINV_39466
    );
  XLXI_27_XLXI_86_XLXI_1_RET_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_86_XLXI_1_RET_0_CLKINV_39465
    );
  XLXI_27_XLXI_86_XLXI_1_NextState_0_111 : X_LUT4
    generic map(
      INIT => X"A000",
      LOC => "SLICE_X37Y74"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_RET_0_Q,
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_86_XLXN_53_0,
      ADR3 => XLXI_27_XLXI_86_XLXI_1_State(20),
      O => XLXI_27_XLXI_86_XLXI_1_NextState_0_11
    );
  XLXI_27_XLXI_86_XLXI_1_State_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_NextState_7_11,
      O => XLXI_27_XLXI_86_XLXI_1_State_7_DYMUX_39510
    );
  XLXI_27_XLXI_86_XLXI_1_State_7_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_regMISO(0),
      O => XLXI_27_XLXI_86_XLXI_1_State_7_SRINV_39501
    );
  XLXI_27_XLXI_86_XLXI_1_State_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_86_XLXI_1_State_7_CLKINV_39500
    );
  XLXI_27_XLXI_86_XLXI_1_State_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_NextState_cmp_ne000733_39542,
      O => XLXI_27_XLXI_90_NextState_cmp_ne000733_0
    );
  XLXI_27_XLXI_86_XLXI_1_State_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_NextState_8_1,
      O => XLXI_27_XLXI_86_XLXI_1_State_8_DYMUX_39532
    );
  XLXI_27_XLXI_86_XLXI_1_State_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_86_XLXI_1_State_8_CLKINV_39524
    );
  XLXI_27_XLXI_86_XLXI_1_NextState_8_11 : X_LUT4
    generic map(
      INIT => X"2A00",
      LOC => "SLICE_X34Y75"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_State(4),
      ADR1 => XLXI_27_XLXI_86_XLXI_1_regMISO(0),
      ADR2 => XLXI_27_XLXI_86_XLXI_1_N4_0,
      ADR3 => XLXI_27_XLXI_86_XLXI_1_N25_0,
      O => XLXI_27_XLXI_86_XLXI_1_NextState_8_1
    );
  XLXI_27_XLXI_90_State_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X40Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_State_mux0002_31_11_39575,
      O => XLXI_27_XLXI_90_State_0_DXMUX_39578
    );
  XLXI_27_XLXI_90_State_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X40Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_NextState_9_11,
      O => XLXI_27_XLXI_90_State_0_DYMUX_39565
    );
  XLXI_27_XLXI_90_State_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_27_File_Source_Selected_12344,
      O => XLXI_27_XLXI_90_State_0_SRINV_39556
    );
  XLXI_27_XLXI_90_State_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_State_0_CLKINV_39555
    );
  XLXI_27_XLXI_86_XLXI_1_NextState_9_111 : X_LUT4
    generic map(
      INIT => X"0808",
      LOC => "SLICE_X40Y54"
    )
    port map (
      ADR0 => XLXI_27_XLXN_580_0,
      ADR1 => XLXI_27_XLXI_86_XLXI_1_State(1),
      ADR2 => XLXI_27_XLXI_90_State(2),
      ADR3 => VCC,
      O => XLXI_27_XLXI_86_XLXI_1_NextState_9_11
    );
  XLXI_27_XLXI_90_State_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X38Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Go50M,
      O => XLXI_27_XLXI_90_Go50M_0
    );
  XLXI_27_XLXI_90_State_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X38Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_State_mux0002_29_1,
      O => XLXI_27_XLXI_90_State_2_DYMUX_39600
    );
  XLXI_27_XLXI_90_State_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_State_2_CLKINV_39592
    );
  XLXI_27_XLXI_90_State_mux0002_29_11 : X_LUT4
    generic map(
      INIT => X"0208",
      LOC => "SLICE_X38Y58"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_State(1),
      ADR1 => XLXI_27_XLXI_90_Res_Go_DInToggle_SR(1),
      ADR2 => XLXI_31_XLXI_27_File_Source_Selected_12344,
      ADR3 => XLXI_27_XLXI_90_Res_Go_DInToggle_SR(0),
      O => XLXI_27_XLXI_90_State_mux0002_29_1
    );
  XLXI_27_XLXI_90_State_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X38Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_State_mux0002_25_10_39643,
      O => XLXI_27_XLXI_90_State_mux0002_25_10_0
    );
  XLXI_27_XLXI_90_State_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X38Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_State_mux0002_27_11,
      O => XLXI_27_XLXI_90_State_4_DYMUX_39632
    );
  XLXI_27_XLXI_90_State_4_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_State(8),
      O => XLXI_27_XLXI_90_State_4_SRINV_39623
    );
  XLXI_27_XLXI_90_State_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_State_4_CLKINV_39622
    );
  XLXI_27_XLXI_90_State_mux0002_27_111 : X_LUT4
    generic map(
      INIT => X"3000",
      LOC => "SLICE_X38Y60"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_XLXI_27_File_Source_Selected_12344,
      ADR2 => XLXI_27_XLXI_86_XLXI_1_State(1),
      ADR3 => XLXI_27_XLXI_90_State(3),
      O => XLXI_27_XLXI_90_State_mux0002_27_11
    );
  XLXI_27_XLXI_90_State_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X42Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_State_mux0002_24_1,
      O => XLXI_27_XLXI_90_State_7_DXMUX_39676
    );
  XLXI_27_XLXI_90_State_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X42Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_State_mux0002_26_1,
      O => XLXI_27_XLXI_90_State_7_DYMUX_39664
    );
  XLXI_27_XLXI_90_State_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X42Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_State_7_CLKINV_39656
    );
  XLXI_27_XLXI_90_State_mux0002_26_11 : X_LUT4
    generic map(
      INIT => X"CE0A",
      LOC => "SLICE_X42Y60"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_State(4),
      ADR1 => XLXI_27_XLXI_90_N60_0,
      ADR2 => XLXI_31_XLXI_27_File_Source_Selected_12344,
      ADR3 => XLXI_27_XLXI_90_State(5),
      O => XLXI_27_XLXI_90_State_mux0002_26_1
    );
  XLXI_27_XLXI_86_XLXI_1_regAddr_10_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X44Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXN_581(1),
      O => XLXI_27_XLXI_86_XLXI_1_regAddr_10_DXMUX_39716
    );
  XLXI_27_XLXI_86_XLXI_1_regAddr_10_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X44Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXN_581(0),
      O => XLXI_27_XLXI_86_XLXI_1_regAddr_10_DYMUX_39703
    );
  XLXI_27_XLXI_86_XLXI_1_regAddr_10_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X44Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_State(2),
      O => XLXI_27_XLXI_86_XLXI_1_regAddr_10_SRINV_39695
    );
  XLXI_27_XLXI_86_XLXI_1_regAddr_10_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X44Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_86_XLXI_1_regAddr_10_CLKINV_39694
    );
  XLXI_27_XLXI_86_XLXI_1_regAddr_10_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X44Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXN_580_0,
      O => XLXI_27_XLXI_86_XLXI_1_regAddr_10_CEINV_39693
    );
  XLXI_27_XLXI_90_SectAddr_0_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X44Y48"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_State(7),
      ADR1 => XLXI_27_XLXI_90_adrSec(0),
      ADR2 => XLXI_27_XLXI_90_adrFAT(0),
      ADR3 => XLXI_27_XLXI_90_SectAddr_or0000,
      O => XLXI_27_XLXN_581(0)
    );
  XLXI_27_XLXI_90_cnt32_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X46Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Result(3),
      O => XLXI_27_XLXI_90_cnt32_3_DXMUX_39758
    );
  XLXI_27_XLXI_90_cnt32_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X46Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Result(2),
      O => XLXI_27_XLXI_90_cnt32_3_DYMUX_39745
    );
  XLXI_27_XLXI_90_cnt32_3_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X46Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Mcount_cnt32_val_0,
      O => XLXI_27_XLXI_90_cnt32_3_SRINV_39736
    );
  XLXI_27_XLXI_90_cnt32_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X46Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_cnt32_3_CLKINV_39735
    );
  XLXI_27_XLXI_90_cnt32_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X46Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_cnt32_or0001,
      O => XLXI_27_XLXI_90_cnt32_3_CEINV_39734
    );
  XLXI_27_XLXI_90_adrSec_mux0004_22_SW0 : X_LUT4
    generic map(
      INIT => X"F0E4",
      LOC => "SLICE_X55Y58"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_State(15),
      ADR1 => XLXI_27_XLXI_90_adrFAT(22),
      ADR2 => XLXI_27_XLXI_90_adrClus0(22),
      ADR3 => XLXI_27_XLXI_90_State(11),
      O => XLXI_27_N212
    );
  XLXI_27_XLXI_90_Mcount_cnt32_xor_2_11 : X_LUT4
    generic map(
      INIT => X"66CC",
      LOC => "SLICE_X46Y42"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_cnt32(1),
      ADR1 => XLXI_27_XLXI_90_cnt32(2),
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_90_cnt32(0),
      O => XLXI_27_XLXI_90_Result(2)
    );
  XLXI_27_XLXI_90_adrClus0_11_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_mux0002(11),
      O => XLXI_27_XLXI_90_adrClus0_11_DXMUX_39797
    );
  XLXI_27_XLXI_90_adrClus0_11_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_mux0002(10),
      O => XLXI_27_XLXI_90_adrClus0_11_DYMUX_39785
    );
  XLXI_27_XLXI_90_adrClus0_11_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_adrClus0_11_CLKINV_39777
    );
  XLXI_27_XLXI_90_adrClus0_11_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_not0001_0,
      O => XLXI_27_XLXI_90_adrClus0_11_CEINV_39776
    );
  XLXI_27_XLXI_90_adrClus0_mux0002_10_1 : X_LUT4
    generic map(
      INIT => X"AAB8",
      LOC => "SLICE_X54Y44"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrClus0_share0000(10),
      ADR1 => XLXI_27_XLXI_90_ffFAT32n16_12371,
      ADR2 => XLXI_27_XLXI_90_adrRootDir(10),
      ADR3 => XLXI_27_XLXI_90_ffSpC32n16_12285,
      O => XLXI_27_XLXI_90_adrClus0_mux0002(10)
    );
  XLXI_27_XLXI_90_adrClus0_13_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_mux0002(13),
      O => XLXI_27_XLXI_90_adrClus0_13_DXMUX_39835
    );
  XLXI_27_XLXI_90_adrClus0_13_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_mux0002(12),
      O => XLXI_27_XLXI_90_adrClus0_13_DYMUX_39823
    );
  XLXI_27_XLXI_90_adrClus0_13_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_adrClus0_13_CLKINV_39815
    );
  XLXI_27_XLXI_90_adrClus0_13_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_not0001_0,
      O => XLXI_27_XLXI_90_adrClus0_13_CEINV_39814
    );
  XLXI_27_XLXI_90_adrClus0_mux0002_12_1 : X_LUT4
    generic map(
      INIT => X"FE04",
      LOC => "SLICE_X53Y56"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_ffFAT32n16_12371,
      ADR1 => XLXI_27_XLXI_90_adrRootDir(12),
      ADR2 => XLXI_27_XLXI_90_ffSpC32n16_12285,
      ADR3 => XLXI_27_XLXI_90_adrClus0_share0000(12),
      O => XLXI_27_XLXI_90_adrClus0_mux0002(12)
    );
  XLXI_27_XLXI_90_adrClus0_21_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_mux0002(21),
      O => XLXI_27_XLXI_90_adrClus0_21_DXMUX_39873
    );
  XLXI_27_XLXI_90_adrClus0_21_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_mux0002(20),
      O => XLXI_27_XLXI_90_adrClus0_21_DYMUX_39861
    );
  XLXI_27_XLXI_90_adrClus0_21_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_adrClus0_21_CLKINV_39853
    );
  XLXI_27_XLXI_90_adrClus0_21_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_not0001_0,
      O => XLXI_27_XLXI_90_adrClus0_21_CEINV_39852
    );
  XLXI_27_XLXI_90_adrClus0_mux0002_20_1 : X_LUT4
    generic map(
      INIT => X"F1E0",
      LOC => "SLICE_X52Y57"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_ffFAT32n16_12371,
      ADR1 => XLXI_27_XLXI_90_ffSpC32n16_12285,
      ADR2 => XLXI_27_XLXI_90_adrClus0_share0000(20),
      ADR3 => XLXI_27_XLXI_90_adrRootDir(20),
      O => XLXI_27_XLXI_90_adrClus0_mux0002(20)
    );
  XLXI_27_XLXI_90_adrClus0_15_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_mux0002(15),
      O => XLXI_27_XLXI_90_adrClus0_15_DXMUX_39911
    );
  XLXI_27_XLXI_90_adrClus0_15_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_mux0002(14),
      O => XLXI_27_XLXI_90_adrClus0_15_DYMUX_39899
    );
  XLXI_27_XLXI_90_adrClus0_15_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_adrClus0_15_CLKINV_39891
    );
  XLXI_27_XLXI_90_adrClus0_15_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_not0001_0,
      O => XLXI_27_XLXI_90_adrClus0_15_CEINV_39890
    );
  XLXI_27_XLXI_90_adrSec_mux0004_3_SW0 : X_LUT4
    generic map(
      INIT => X"AAAC",
      LOC => "SLICE_X55Y58"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrClus0(3),
      ADR1 => XLXI_27_XLXI_90_adrFAT(3),
      ADR2 => XLXI_27_XLXI_90_State(15),
      ADR3 => XLXI_27_XLXI_90_State(11),
      O => XLXI_27_N267
    );
  XLXI_27_XLXI_90_adrClus0_mux0002_14_1 : X_LUT4
    generic map(
      INIT => X"F0E2",
      LOC => "SLICE_X52Y56"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrRootDir(14),
      ADR1 => XLXI_27_XLXI_90_ffSpC32n16_12285,
      ADR2 => XLXI_27_XLXI_90_adrClus0_share0000(14),
      ADR3 => XLXI_27_XLXI_90_ffFAT32n16_12371,
      O => XLXI_27_XLXI_90_adrClus0_mux0002(14)
    );
  XLXI_27_XLXI_90_adrClus0_22_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_mux0002(22),
      O => XLXI_27_XLXI_90_adrClus0_22_DYMUX_39935
    );
  XLXI_27_XLXI_90_adrClus0_22_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_adrClus0_22_CLKINV_39927
    );
  XLXI_27_XLXI_90_adrClus0_22_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_not0001_0,
      O => XLXI_27_XLXI_90_adrClus0_22_CEINV_39926
    );
  XLXI_27_XLXI_90_adrClus0_mux0002_22_1 : X_LUT4
    generic map(
      INIT => X"F0E4",
      LOC => "SLICE_X54Y61"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_ffFAT32n16_12371,
      ADR1 => XLXI_27_XLXI_90_adrRootDir(22),
      ADR2 => XLXI_27_XLXI_90_adrClus0_share0000(22),
      ADR3 => XLXI_27_XLXI_90_ffSpC32n16_12285,
      O => XLXI_27_XLXI_90_adrClus0_mux0002(22)
    );
  XLXI_27_XLXI_90_adrClus0_17_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_mux0002(17),
      O => XLXI_27_XLXI_90_adrClus0_17_DXMUX_39982
    );
  XLXI_27_XLXI_90_adrClus0_17_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_mux0002(16),
      O => XLXI_27_XLXI_90_adrClus0_17_DYMUX_39970
    );
  XLXI_27_XLXI_90_adrClus0_17_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_adrClus0_17_CLKINV_39962
    );
  XLXI_27_XLXI_90_adrClus0_17_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_not0001_0,
      O => XLXI_27_XLXI_90_adrClus0_17_CEINV_39961
    );
  XLXI_27_XLXI_90_adrClus0_mux0002_16_1 : X_LUT4
    generic map(
      INIT => X"CDC8",
      LOC => "SLICE_X53Y58"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_ffFAT32n16_12371,
      ADR1 => XLXI_27_XLXI_90_adrClus0_share0000(16),
      ADR2 => XLXI_27_XLXI_90_ffSpC32n16_12285,
      ADR3 => XLXI_27_XLXI_90_adrRootDir(16),
      O => XLXI_27_XLXI_90_adrClus0_mux0002(16)
    );
  XLXI_27_XLXI_90_adrClus0_19_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_mux0002(19),
      O => XLXI_27_XLXI_90_adrClus0_19_DXMUX_40020
    );
  XLXI_27_XLXI_90_adrClus0_19_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_mux0002(18),
      O => XLXI_27_XLXI_90_adrClus0_19_DYMUX_40008
    );
  XLXI_27_XLXI_90_adrClus0_19_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_adrClus0_19_CLKINV_40000
    );
  XLXI_27_XLXI_90_adrClus0_19_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_not0001_0,
      O => XLXI_27_XLXI_90_adrClus0_19_CEINV_39999
    );
  XLXI_27_XLXI_90_adrClus0_mux0002_18_1 : X_LUT4
    generic map(
      INIT => X"FE02",
      LOC => "SLICE_X53Y62"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrRootDir(18),
      ADR1 => XLXI_27_XLXI_90_ffFAT32n16_12371,
      ADR2 => XLXI_27_XLXI_90_ffSpC32n16_12285,
      ADR3 => XLXI_27_XLXI_90_adrClus0_share0000(18),
      O => XLXI_27_XLXI_90_adrClus0_mux0002(18)
    );
  XLXI_31_XLXI_25_Next_8b_Sample_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Next_8b_Sample_mux0000(1),
      O => XLXI_31_XLXI_25_Next_8b_Sample_1_DXMUX_40058
    );
  XLXI_31_XLXI_25_Next_8b_Sample_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Next_8b_Sample_mux0000(0),
      O => XLXI_31_XLXI_25_Next_8b_Sample_1_DYMUX_40046
    );
  XLXI_31_XLXI_25_Next_8b_Sample_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_25_Next_8b_Sample_1_CLKINV_40038
    );
  XLXI_31_XLXI_25_Next_8b_Sample_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Next_8b_Sample_not0001_0,
      O => XLXI_31_XLXI_25_Next_8b_Sample_1_CEINV_40037
    );
  XLXI_31_XLXI_25_Next_8b_Sample_mux0000_0_1 : X_LUT4
    generic map(
      INIT => X"0200",
      LOC => "SLICE_X31Y26"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Next_8b_Sample_B(0),
      ADR1 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_le0000,
      ADR2 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002,
      ADR3 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_Q,
      O => XLXI_31_XLXI_25_Next_8b_Sample_mux0000(0)
    );
  XLXI_31_XLXI_25_Next_8b_Sample_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Next_8b_Sample_mux0000(3),
      O => XLXI_31_XLXI_25_Next_8b_Sample_3_DXMUX_40096
    );
  XLXI_31_XLXI_25_Next_8b_Sample_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Next_8b_Sample_mux0000(2),
      O => XLXI_31_XLXI_25_Next_8b_Sample_3_DYMUX_40084
    );
  XLXI_31_XLXI_25_Next_8b_Sample_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_25_Next_8b_Sample_3_CLKINV_40076
    );
  XLXI_31_XLXI_25_Next_8b_Sample_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Next_8b_Sample_not0001_0,
      O => XLXI_31_XLXI_25_Next_8b_Sample_3_CEINV_40075
    );
  XLXI_27_XLXI_86_XLXI_1_NextState_cmp_eq00007 : X_LUT4
    generic map(
      INIT => X"0080",
      LOC => "SLICE_X38Y75"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_theCnt(4),
      ADR1 => XLXI_27_XLXI_86_XLXI_1_theCnt(6),
      ADR2 => XLXI_27_XLXI_86_XLXI_1_theCnt(2),
      ADR3 => XLXI_27_XLXI_86_XLXI_1_theCnt(9),
      O => XLXI_27_XLXI_86_XLXI_1_NextState_cmp_eq00007_14816
    );
  XLXI_31_XLXI_25_Next_8b_Sample_mux0000_2_1 : X_LUT4
    generic map(
      INIT => X"1000",
      LOC => "SLICE_X28Y28"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_le0000,
      ADR1 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002,
      ADR2 => XLXI_31_XLXI_25_Next_8b_Sample_B(2),
      ADR3 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_Q,
      O => XLXI_31_XLXI_25_Next_8b_Sample_mux0000(2)
    );
  XLXI_31_XLXI_25_Next_8b_Sample_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Next_8b_Sample_mux0000(5),
      O => XLXI_31_XLXI_25_Next_8b_Sample_5_DXMUX_40134
    );
  XLXI_31_XLXI_25_Next_8b_Sample_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Next_8b_Sample_mux0000(4),
      O => XLXI_31_XLXI_25_Next_8b_Sample_5_DYMUX_40122
    );
  XLXI_31_XLXI_25_Next_8b_Sample_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_25_Next_8b_Sample_5_CLKINV_40114
    );
  XLXI_31_XLXI_25_Next_8b_Sample_5_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Next_8b_Sample_not0001_0,
      O => XLXI_31_XLXI_25_Next_8b_Sample_5_CEINV_40113
    );
  XLXI_31_XLXI_25_Next_8b_Sample_mux0000_4_1 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X28Y29"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_N8,
      ADR1 => XLXI_31_XLXI_25_Next_8b_Sample_B(4),
      ADR2 => XLXI_31_XLXI_25_Next_8b_Sample_A(4),
      ADR3 => XLXI_31_XLXI_25_N23,
      O => XLXI_31_XLXI_25_Next_8b_Sample_mux0000(4)
    );
  XLXI_31_XLXI_25_Next_8b_Sample_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Next_8b_Sample_mux0000(7),
      O => XLXI_31_XLXI_25_Next_8b_Sample_7_DXMUX_40172
    );
  XLXI_31_XLXI_25_Next_8b_Sample_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Next_8b_Sample_mux0000(6),
      O => XLXI_31_XLXI_25_Next_8b_Sample_7_DYMUX_40160
    );
  XLXI_31_XLXI_25_Next_8b_Sample_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_25_Next_8b_Sample_7_CLKINV_40152
    );
  XLXI_31_XLXI_25_Next_8b_Sample_7_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Next_8b_Sample_not0001_0,
      O => XLXI_31_XLXI_25_Next_8b_Sample_7_CEINV_40151
    );
  XLXI_31_XLXI_25_Next_8b_Sample_mux0000_6_1 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X28Y26"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_N8,
      ADR1 => XLXI_31_XLXI_25_Next_8b_Sample_B(6),
      ADR2 => XLXI_31_XLXI_25_Next_8b_Sample_A(6),
      ADR3 => XLXI_31_XLXI_25_N23,
      O => XLXI_31_XLXI_25_Next_8b_Sample_mux0000(6)
    );
  XLXI_27_XLXI_86_XLXI_2_regMOSI_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X41Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_3_Q,
      O => XLXI_27_XLXI_86_XLXI_2_regMOSI_3_DXMUX_40210
    );
  XLXI_27_XLXI_86_XLXI_2_regMOSI_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X41Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_1_Q,
      O => XLXI_27_XLXI_86_XLXI_2_regMOSI_3_DYMUX_40198
    );
  XLXI_27_XLXI_86_XLXI_2_regMOSI_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_86_XLXI_2_regMOSI_3_CLKINV_40190
    );
  XLXI_27_XLXI_86_XLXI_2_regMOSI_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_regMOSI_not0001_0,
      O => XLXI_27_XLXI_86_XLXI_2_regMOSI_3_CEINV_40189
    );
  XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_1_50 : X_LUT4
    generic map(
      INIT => X"E222",
      LOC => "SLICE_X41Y67"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_2_regMOSI(0),
      ADR1 => XLXI_27_XLXI_86_XLXI_2_N1_0,
      ADR2 => XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_1_23,
      ADR3 => XLXI_27_XLXI_86_XLXI_1_State(19),
      O => XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_1_Q
    );
  XLXI_27_XLXI_86_XLXI_2_regMOSI_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X40Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_5_Q,
      O => XLXI_27_XLXI_86_XLXI_2_regMOSI_5_DYMUX_40231
    );
  XLXI_27_XLXI_86_XLXI_2_regMOSI_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_86_XLXI_2_regMOSI_5_CLKINV_40223
    );
  XLXI_27_XLXI_86_XLXI_2_regMOSI_5_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_regMOSI_not0001_0,
      O => XLXI_27_XLXI_86_XLXI_2_regMOSI_5_CEINV_40222
    );
  XLXI_34_cntMod11_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_34_Result_3_2,
      O => XLXI_34_cntMod11_3_DXMUX_40272
    );
  XLXI_34_cntMod11_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_34_Result_2_2,
      O => XLXI_34_cntMod11_3_DYMUX_40259
    );
  XLXI_34_cntMod11_3_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_34_cntMod11_or0000_0,
      O => XLXI_34_cntMod11_3_SRINV_40250
    );
  XLXI_34_cntMod11_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_34_cntMod11_3_CLKINV_40249
    );
  XLXI_34_cntMod11_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_34_PS_ClkHL_0,
      O => XLXI_34_cntMod11_3_CEINV_40248
    );
  XLXI_27_XLXI_86_XLXI_1_NextState_cmp_eq000538_SW0 : X_LUT4
    generic map(
      INIT => X"FFEF",
      LOC => "SLICE_X38Y75"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_theCnt(4),
      ADR1 => XLXI_27_XLXI_86_XLXI_1_theCnt(6),
      ADR2 => XLXI_27_XLXI_86_XLXI_1_theCnt(9),
      ADR3 => XLXI_27_XLXI_86_XLXI_1_theCnt(5),
      O => XLXI_27_N332
    );
  XLXI_34_Mcount_cntMod11_xor_2_11 : X_LUT4
    generic map(
      INIT => X"66CC",
      LOC => "SLICE_X54Y64"
    )
    port map (
      ADR0 => XLXI_34_cntMod11(0),
      ADR1 => XLXI_34_cntMod11(2),
      ADR2 => VCC,
      ADR3 => XLXI_34_cntMod11(1),
      O => XLXI_34_Result_2_2
    );
  XLXI_27_XLXI_90_FSize_10_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X46Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N110,
      O => XLXI_27_N110_0
    );
  XLXI_27_XLXI_90_FSize_10_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X46Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_10_mux00001,
      O => XLXI_27_XLXI_90_FSize_10_DYMUX_40299
    );
  XLXI_27_XLXI_90_FSize_10_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X46Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N61,
      O => XLXI_27_XLXI_90_FSize_10_SRINV_40290
    );
  XLXI_27_XLXI_90_FSize_10_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X46Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_FSize_10_CLKINV_40289
    );
  XLXI_27_XLXI_90_FSize_10_mux00002 : X_LUT4
    generic map(
      INIT => X"8080",
      LOC => "SLICE_X46Y64"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_State(18),
      ADR1 => XLXI_27_XLXI_90_FSize_sub0000(10),
      ADR2 => XLXI_27_XLXI_86_XLXI_1_RxCE1_12369,
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_FSize_10_mux00001
    );
  XLXI_27_XLXI_90_FSize_11_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X47Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_11_mux00001_40324,
      O => XLXI_27_XLXI_90_FSize_11_DYMUX_40327
    );
  XLXI_27_XLXI_90_FSize_11_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N63,
      O => XLXI_27_XLXI_90_FSize_11_SRINV_40318
    );
  XLXI_27_XLXI_90_FSize_11_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_FSize_11_CLKINV_40317
    );
  XLXI_27_XLXI_90_FSize_12_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_12_mux00001_40345,
      O => XLXI_27_XLXI_90_FSize_12_DYMUX_40348
    );
  XLXI_27_XLXI_90_FSize_12_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N65,
      O => XLXI_27_XLXI_90_FSize_12_SRINV_40339
    );
  XLXI_27_XLXI_90_FSize_12_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_FSize_12_CLKINV_40338
    );
  XLXI_27_XLXI_90_FSize_20_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_20_mux00001_40366,
      O => XLXI_27_XLXI_90_FSize_20_DYMUX_40369
    );
  XLXI_27_XLXI_90_FSize_20_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N92,
      O => XLXI_27_XLXI_90_FSize_20_SRINV_40360
    );
  XLXI_27_XLXI_90_FSize_20_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_FSize_20_CLKINV_40359
    );
  XLXI_27_XLXI_90_FSize_13_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_13_mux00001_40387,
      O => XLXI_27_XLXI_90_FSize_13_DYMUX_40390
    );
  XLXI_27_XLXI_90_FSize_13_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N67,
      O => XLXI_27_XLXI_90_FSize_13_SRINV_40381
    );
  XLXI_27_XLXI_90_FSize_13_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_FSize_13_CLKINV_40380
    );
  XLXI_27_XLXI_90_FSize_21_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X44Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_21_mux00001_40408,
      O => XLXI_27_XLXI_90_FSize_21_DYMUX_40411
    );
  XLXI_27_XLXI_90_FSize_21_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X44Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N94,
      O => XLXI_27_XLXI_90_FSize_21_SRINV_40402
    );
  XLXI_27_XLXI_90_FSize_21_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X44Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_FSize_21_CLKINV_40401
    );
  XLXI_27_XLXI_90_FSize_14_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_14_mux00001_40429,
      O => XLXI_27_XLXI_90_FSize_14_DYMUX_40432
    );
  XLXI_27_XLXI_90_FSize_14_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N69,
      O => XLXI_27_XLXI_90_FSize_14_SRINV_40423
    );
  XLXI_27_XLXI_90_FSize_14_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_FSize_14_CLKINV_40422
    );
  XLXI_27_XLXI_90_FSize_22_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_22_mux00001_40450,
      O => XLXI_27_XLXI_90_FSize_22_DYMUX_40453
    );
  XLXI_27_XLXI_90_FSize_22_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N96,
      O => XLXI_27_XLXI_90_FSize_22_SRINV_40444
    );
  XLXI_27_XLXI_90_FSize_22_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_FSize_22_CLKINV_40443
    );
  XLXI_27_XLXI_90_FSize_15_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_15_mux00001_40471,
      O => XLXI_27_XLXI_90_FSize_15_DYMUX_40474
    );
  XLXI_27_XLXI_90_FSize_15_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N71,
      O => XLXI_27_XLXI_90_FSize_15_SRINV_40465
    );
  XLXI_27_XLXI_90_FSize_15_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_FSize_15_CLKINV_40464
    );
  XLXI_27_XLXI_90_FSize_23_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_23_mux00001_40492,
      O => XLXI_27_XLXI_90_FSize_23_DYMUX_40495
    );
  XLXI_27_XLXI_90_FSize_23_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N98,
      O => XLXI_27_XLXI_90_FSize_23_SRINV_40486
    );
  XLXI_27_XLXI_90_FSize_23_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_FSize_23_CLKINV_40485
    );
  XLXI_27_XLXI_90_FSize_16_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X46Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_16_mux00001_40513,
      O => XLXI_27_XLXI_90_FSize_16_DYMUX_40516
    );
  XLXI_27_XLXI_90_FSize_16_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X46Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N73,
      O => XLXI_27_XLXI_90_FSize_16_SRINV_40507
    );
  XLXI_27_XLXI_90_FSize_16_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X46Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_FSize_16_CLKINV_40506
    );
  XLXI_27_XLXI_90_FSize_17_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X44Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_17_mux00001_40534,
      O => XLXI_27_XLXI_90_FSize_17_DYMUX_40537
    );
  XLXI_27_XLXI_90_FSize_17_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X44Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N75,
      O => XLXI_27_XLXI_90_FSize_17_SRINV_40528
    );
  XLXI_27_XLXI_90_FSize_17_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X44Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_FSize_17_CLKINV_40527
    );
  XLXI_27_XLXI_90_FSize_18_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_18_mux00001_40555,
      O => XLXI_27_XLXI_90_FSize_18_DYMUX_40558
    );
  XLXI_27_XLXI_90_FSize_18_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N88,
      O => XLXI_27_XLXI_90_FSize_18_SRINV_40549
    );
  XLXI_27_XLXI_90_FSize_18_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_FSize_18_CLKINV_40548
    );
  XLXI_27_XLXI_90_FSize_19_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X46Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_19_mux00001_40576,
      O => XLXI_27_XLXI_90_FSize_19_DYMUX_40579
    );
  XLXI_27_XLXI_90_FSize_19_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X46Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N90,
      O => XLXI_27_XLXI_90_FSize_19_SRINV_40570
    );
  XLXI_27_XLXI_90_FSize_19_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X46Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_FSize_19_CLKINV_40569
    );
  XLXI_27_XLXI_86_XLXI_1_RET_10_REVUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y77",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_State(9),
      O => XLXI_27_XLXI_86_XLXI_1_RET_10_REVUSED_40603
    );
  XLXI_27_XLXI_86_XLXI_1_RET_10_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y77",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_RET_mux0001_10_111,
      O => XLXI_27_XLXI_86_XLXI_1_RET_10_DYMUX_40602
    );
  XLXI_27_XLXI_86_XLXI_1_RET_10_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y77",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_27_File_Source_Selected_12344,
      O => XLXI_27_XLXI_86_XLXI_1_RET_10_SRINV_40591
    );
  XLXI_27_XLXI_86_XLXI_1_RET_10_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y77",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_86_XLXI_1_RET_10_CLKINV_40590
    );
  XLXI_27_XLXI_86_XLXI_2_regRx1B_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y79",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXN_58,
      O => XLXI_27_XLXI_86_XLXI_2_regRx1B_DYMUX_40625
    );
  XLXI_27_XLXI_86_XLXI_2_regRx1B_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y79",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_86_XLXI_2_regRx1B_CLKINV_40615
    );
  XLXI_27_XLXI_86_XLXI_2_regRx1B_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y79",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXN_1,
      O => XLXI_27_XLXI_86_XLXI_2_regRx1B_CEINV_40614
    );
  XLXI_27_XLXI_86_XLXI_1_HS_SCK_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y77",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_theCnt_or00015_40660,
      O => XLXI_27_XLXI_86_XLXI_1_theCnt_or00015_0
    );
  XLXI_27_XLXI_86_XLXI_1_HS_SCK_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y77",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_HS_SCK_mux00001,
      O => XLXI_27_XLXI_86_XLXI_1_HS_SCK_DYMUX_40650
    );
  XLXI_27_XLXI_86_XLXI_1_HS_SCK_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y77",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_State(7),
      O => XLXI_27_XLXI_86_XLXI_1_HS_SCK_SRINV_40641
    );
  XLXI_27_XLXI_86_XLXI_1_HS_SCK_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y77",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_86_XLXI_1_HS_SCK_CLKINV_40640
    );
  XLXI_27_XLXI_86_XLXI_1_HS_SCK_mux000011 : X_LUT4
    generic map(
      INIT => X"000C",
      LOC => "SLICE_X34Y77"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_86_XLXI_1_HS_SCK_14391,
      ADR2 => XLXI_27_XLXI_86_XLXI_1_State(2),
      ADR3 => XLXI_27_XLXI_86_XLXI_1_State(0),
      O => XLXI_27_XLXI_86_XLXI_1_HS_SCK_mux00001
    );
  XLXI_27_XLXI_90_RET_11_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X40Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_RET_mux0000_11_2,
      O => XLXI_27_XLXI_90_RET_11_DYMUX_40679
    );
  XLXI_27_XLXI_90_RET_11_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_State(13),
      O => XLXI_27_XLXI_90_RET_11_SRINV_40669
    );
  XLXI_27_XLXI_90_RET_11_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_RET_11_CLKINV_40668
    );
  XLXI_27_XLXI_90_RET_13_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X41Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_RET_mux0000_13_1,
      O => XLXI_27_XLXI_90_RET_13_DYMUX_40700
    );
  XLXI_27_XLXI_90_RET_13_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_State(12),
      O => XLXI_27_XLXI_90_RET_13_SRINV_40690
    );
  XLXI_27_XLXI_90_RET_13_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_RET_13_CLKINV_40689
    );
  XLXI_27_XLXI_90_RET_25_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X40Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_RET_mux0000_25_1,
      O => XLXI_27_XLXI_90_RET_25_DYMUX_40721
    );
  XLXI_27_XLXI_90_RET_25_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_State(10),
      O => XLXI_27_XLXI_90_RET_25_SRINV_40711
    );
  XLXI_27_XLXI_90_RET_25_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_RET_25_CLKINV_40710
    );
  XLXI_27_XLXI_90_RET_19_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X40Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_RET_mux0000_19_27,
      O => XLXI_27_XLXI_90_RET_19_DYMUX_40742
    );
  XLXI_27_XLXI_90_RET_19_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_RET_mux0000_19_20_48536,
      O => XLXI_27_XLXI_90_RET_19_SRINV_40733
    );
  XLXI_27_XLXI_90_RET_19_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_RET_19_CLKINV_40732
    );
  XLXI_27_XLXI_86_XLXI_1_State_20_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X38Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_NextState_20_111_40766,
      O => XLXI_27_XLXI_86_XLXI_1_State_20_DYMUX_40769
    );
  XLXI_27_XLXI_86_XLXI_1_State_20_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_27_File_Source_Selected_12344,
      O => XLXI_27_XLXI_86_XLXI_1_State_20_SRINV_40760
    );
  XLXI_27_XLXI_86_XLXI_1_State_20_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_86_XLXI_1_State_20_CLKINV_40759
    );
  XLXI_27_XLXI_86_XLXI_1_State_20_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXN_53_0,
      O => XLXI_27_XLXI_86_XLXI_1_State_20_CEINV_40758
    );
  XLXI_27_XLXI_86_XLXI_1_NextState_20_111 : X_LUT4
    generic map(
      INIT => X"8080",
      LOC => "SLICE_X38Y73"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_State(19),
      ADR1 => XLXI_27_XLXI_86_XLXI_1_theCnt(0),
      ADR2 => XLXI_27_XLXI_86_XLXI_1_theCnt(1),
      ADR3 => VCC,
      O => XLXI_27_XLXI_86_XLXI_1_NextState_20_111_40766
    );
  XLXI_27_XLXI_86_XLXI_1_State_12_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_NextState_12_1_40794,
      O => XLXI_27_XLXI_86_XLXI_1_State_12_DYMUX_40797
    );
  XLXI_27_XLXI_86_XLXI_1_State_12_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_86_XLXI_1_State_12_CLKINV_40789
    );
  XLXI_27_XLXI_86_XLXI_1_NextState_12_1 : X_LUT4
    generic map(
      INIT => X"00BA",
      LOC => "SLICE_X34Y72"
    )
    port map (
      ADR0 => XLXI_27_N322_0,
      ADR1 => XLXI_27_XLXI_86_XLXI_1_NextState_cmp_eq0005_0,
      ADR2 => XLXI_27_XLXI_86_XLXI_1_State(12),
      ADR3 => XLXI_31_XLXI_27_File_Source_Selected_12344,
      O => XLXI_27_XLXI_86_XLXI_1_NextState_12_1_40794
    );
  XLXI_27_XLXI_86_XLXI_1_State_15_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X36Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_NextState_15_11,
      O => XLXI_27_XLXI_86_XLXI_1_State_15_DXMUX_40834
    );
  XLXI_27_XLXI_86_XLXI_1_State_15_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X36Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_NextState_13_11_40817,
      O => XLXI_27_XLXI_86_XLXI_1_State_15_DYMUX_40820
    );
  XLXI_27_XLXI_86_XLXI_1_State_15_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X36Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_27_File_Source_Selected_12344,
      O => XLXI_27_XLXI_86_XLXI_1_State_15_SRINV_40812
    );
  XLXI_27_XLXI_86_XLXI_1_State_15_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X36Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_86_XLXI_1_State_15_CLKINV_40811
    );
  XLXI_27_XLXI_86_XLXI_1_NextState_13_11 : X_LUT4
    generic map(
      INIT => X"F444",
      LOC => "SLICE_X36Y72"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXN_51,
      ADR1 => XLXI_27_XLXI_86_XLXI_1_State(13),
      ADR2 => XLXI_27_XLXI_86_XLXI_1_NextState_cmp_eq0005_0,
      ADR3 => XLXI_27_XLXI_86_XLXI_1_State(12),
      O => XLXI_27_XLXI_86_XLXI_1_NextState_13_11_40817
    );
  XLXI_27_XLXI_86_XLXI_1_State_17_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_NextState_17_11,
      O => XLXI_27_XLXI_86_XLXI_1_State_17_DYMUX_40855
    );
  XLXI_27_XLXI_86_XLXI_1_State_17_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_27_File_Source_Selected_12344,
      O => XLXI_27_XLXI_86_XLXI_1_State_17_SRINV_40847
    );
  XLXI_27_XLXI_86_XLXI_1_State_17_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_86_XLXI_1_State_17_CLKINV_40846
    );
  XLXI_31_FileReader_Playing_Time_11_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_11_FXMUX_40891,
      O => XLXI_31_FileReader_Playing_Time_11_DXMUX_40892
    );
  XLXI_31_FileReader_Playing_Time_11_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_11_FXMUX_40891,
      O => XLXI_31_FileReader_Playing_Time_mux0000_20_0
    );
  XLXI_31_FileReader_Playing_Time_11_FXMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000(20),
      O => XLXI_31_FileReader_Playing_Time_11_FXMUX_40891
    );
  XLXI_31_FileReader_Playing_Time_11_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_11_GYMUX_40879,
      O => XLXI_31_FileReader_Playing_Time_11_DYMUX_40880
    );
  XLXI_31_FileReader_Playing_Time_11_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_11_GYMUX_40879,
      O => XLXI_31_FileReader_Playing_Time_mux0000_21_0
    );
  XLXI_31_FileReader_Playing_Time_11_GYMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000(21),
      O => XLXI_31_FileReader_Playing_Time_11_GYMUX_40879
    );
  XLXI_31_FileReader_Playing_Time_11_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_FileReader_Playing_Time_11_CLKINV_40871
    );
  XLXI_31_FileReader_Playing_Time_mux0000_21_10 : X_LUT4
    generic map(
      INIT => X"EECC",
      LOC => "SLICE_X2Y37"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_10,
      ADR1 => XLXI_31_FileReader_Playing_Time_mux0000_21_2_0,
      ADR2 => VCC,
      ADR3 => XLXI_31_FileReader_Playing_Time_mux0000_0_5,
      O => XLXI_31_FileReader_Playing_Time_mux0000(21)
    );
  XLXI_31_FileReader_Playing_Time_13_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_13_FXMUX_40927,
      O => XLXI_31_FileReader_Playing_Time_13_DXMUX_40928
    );
  XLXI_31_FileReader_Playing_Time_13_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_13_FXMUX_40927,
      O => XLXI_31_FileReader_Playing_Time_mux0000_18_0
    );
  XLXI_31_FileReader_Playing_Time_13_FXMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000(18),
      O => XLXI_31_FileReader_Playing_Time_13_FXMUX_40927
    );
  XLXI_31_FileReader_Playing_Time_13_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_13_GYMUX_40915,
      O => XLXI_31_FileReader_Playing_Time_13_DYMUX_40916
    );
  XLXI_31_FileReader_Playing_Time_13_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_13_GYMUX_40915,
      O => XLXI_31_FileReader_Playing_Time_mux0000_19_0
    );
  XLXI_31_FileReader_Playing_Time_13_GYMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000(19),
      O => XLXI_31_FileReader_Playing_Time_13_GYMUX_40915
    );
  XLXI_31_FileReader_Playing_Time_13_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_FileReader_Playing_Time_13_CLKINV_40907
    );
  XLXI_31_FileReader_Playing_Time_mux0000_19_10 : X_LUT4
    generic map(
      INIT => X"FCCC",
      LOC => "SLICE_X2Y35"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_FileReader_Playing_Time_mux0000_19_2_0,
      ADR2 => XLXI_31_FileReader_Playing_Time_mux0000_0_5,
      ADR3 => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_12,
      O => XLXI_31_FileReader_Playing_Time_mux0000(19)
    );
  XLXI_31_FileReader_Playing_Time_15_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_15_FXMUX_40963,
      O => XLXI_31_FileReader_Playing_Time_15_DXMUX_40964
    );
  XLXI_31_FileReader_Playing_Time_15_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_15_FXMUX_40963,
      O => XLXI_31_FileReader_Playing_Time_mux0000_16_0
    );
  XLXI_31_FileReader_Playing_Time_15_FXMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000(16),
      O => XLXI_31_FileReader_Playing_Time_15_FXMUX_40963
    );
  XLXI_31_FileReader_Playing_Time_15_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_15_GYMUX_40951,
      O => XLXI_31_FileReader_Playing_Time_15_DYMUX_40952
    );
  XLXI_31_FileReader_Playing_Time_15_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_15_GYMUX_40951,
      O => XLXI_31_FileReader_Playing_Time_mux0000_17_0
    );
  XLXI_31_FileReader_Playing_Time_15_GYMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000(17),
      O => XLXI_31_FileReader_Playing_Time_15_GYMUX_40951
    );
  XLXI_31_FileReader_Playing_Time_15_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_FileReader_Playing_Time_15_CLKINV_40943
    );
  XLXI_31_FileReader_Playing_Time_mux0000_17_10 : X_LUT4
    generic map(
      INIT => X"EEAA",
      LOC => "SLICE_X2Y34"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Playing_Time_mux0000_17_2_0,
      ADR1 => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_14,
      ADR2 => VCC,
      ADR3 => XLXI_31_FileReader_Playing_Time_mux0000_0_5,
      O => XLXI_31_FileReader_Playing_Time_mux0000(17)
    );
  XLXI_31_FileReader_Playing_Time_16_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_16_GYMUX_40982,
      O => XLXI_31_FileReader_Playing_Time_16_DYMUX_40983
    );
  XLXI_31_FileReader_Playing_Time_16_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_16_GYMUX_40982,
      O => XLXI_31_FileReader_Playing_Time_mux0000_15_0
    );
  XLXI_31_FileReader_Playing_Time_16_GYMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000(15),
      O => XLXI_31_FileReader_Playing_Time_16_GYMUX_40982
    );
  XLXI_31_FileReader_Playing_Time_16_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_FileReader_Playing_Time_16_CLKINV_40974
    );
  XLXI_31_FileReader_Playing_Time_mux0000_15_10 : X_LUT4
    generic map(
      INIT => X"FFC0",
      LOC => "SLICE_X2Y36"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_FileReader_Playing_Time_mux0000_0_5,
      ADR2 => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_16,
      ADR3 => XLXI_31_FileReader_Playing_Time_mux0000_15_2_0,
      O => XLXI_31_FileReader_Playing_Time_mux0000(15)
    );
  XLXI_33_regPISO_11_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_33_regPISO_mux0000(11),
      O => XLXI_33_regPISO_11_DXMUX_41020
    );
  XLXI_33_regPISO_11_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_33_regPISO_mux0000(10),
      O => XLXI_33_regPISO_11_DYMUX_41007
    );
  XLXI_33_regPISO_11_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_33_regPISO_11_CLKINV_40998
    );
  XLXI_33_regPISO_11_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_33_regPISO_not0001_0,
      O => XLXI_33_regPISO_11_CEINV_40997
    );
  XLXI_33_regPISO_mux0000_10_1 : X_LUT4
    generic map(
      INIT => X"EE22",
      LOC => "SLICE_X31Y14"
    )
    port map (
      ADR0 => XLXI_33_DATASys(10),
      ADR1 => XLXI_33_N0,
      ADR2 => VCC,
      ADR3 => XLXI_33_regPISO(9),
      O => XLXI_33_regPISO_mux0000(10)
    );
  XLXI_33_regPISO_13_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_33_regPISO_mux0000(13),
      O => XLXI_33_regPISO_13_DXMUX_41058
    );
  XLXI_33_regPISO_13_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_33_regPISO_mux0000(12),
      O => XLXI_33_regPISO_13_DYMUX_41044
    );
  XLXI_33_regPISO_13_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_33_regPISO_13_CLKINV_41034
    );
  XLXI_33_regPISO_13_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_33_regPISO_not0001_0,
      O => XLXI_33_regPISO_13_CEINV_41033
    );
  XLXI_33_regPISO_mux0000_12_1 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X34Y15"
    )
    port map (
      ADR0 => XLXI_33_regPISO(11),
      ADR1 => XLXI_33_N0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_33_regPISO_mux0000(12)
    );
  XLXI_33_regPISO_15_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_33_regPISO_mux0000(15),
      O => XLXI_33_regPISO_15_DXMUX_41096
    );
  XLXI_33_regPISO_15_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_33_regPISO_mux0000(14),
      O => XLXI_33_regPISO_15_DYMUX_41082
    );
  XLXI_33_regPISO_15_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_33_regPISO_15_CLKINV_41072
    );
  XLXI_33_regPISO_15_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_33_regPISO_not0001_0,
      O => XLXI_33_regPISO_15_CEINV_41071
    );
  XLXI_33_regPISO_mux0000_14_1 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X31Y15"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_33_N0,
      ADR2 => VCC,
      ADR3 => XLXI_33_regPISO(13),
      O => XLXI_33_regPISO_mux0000(14)
    );
  XLXI_33_regPISO_17_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_33_regPISO_mux0000(17),
      O => XLXI_33_regPISO_17_DXMUX_41134
    );
  XLXI_33_regPISO_17_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_33_regPISO_mux0000(16),
      O => XLXI_33_regPISO_17_DYMUX_41120
    );
  XLXI_33_regPISO_17_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_33_regPISO_17_CLKINV_41110
    );
  XLXI_33_regPISO_17_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_33_regPISO_not0001_0,
      O => XLXI_33_regPISO_17_CEINV_41109
    );
  XLXI_33_regPISO_mux0000_16_1 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X30Y12"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_33_N0,
      ADR2 => VCC,
      ADR3 => XLXI_33_regPISO(15),
      O => XLXI_33_regPISO_mux0000(16)
    );
  XLXI_31_FileReader_State_FSM_FFd11_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_DO_or0000,
      O => XLXI_27_XLXI_89_DO_or0000_0
    );
  XLXI_31_FileReader_State_FSM_FFd11_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_State_cmp_eq0005,
      O => XLXI_31_FileReader_State_FSM_FFd11_DYMUX_41160
    );
  XLXI_31_FileReader_State_FSM_FFd11_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_27_File_Source_Selected_12344,
      O => XLXI_31_FileReader_State_FSM_FFd11_SRINV_41152
    );
  XLXI_31_FileReader_State_FSM_FFd11_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_FileReader_State_FSM_FFd11_CLKINV_41151
    );
  XLXI_31_FileReader_State_FSM_FFd11_In1 : X_LUT4
    generic map(
      INIT => X"AA8A",
      LOC => "SLICE_X12Y44"
    )
    port map (
      ADR0 => XLXI_31_FileReader_State_FSM_FFd11_12452,
      ADR1 => XLXI_27_XLXI_90_Res_Busy_BusyExt_14555,
      ADR2 => XLXI_27_XLXI_89_N3,
      ADR3 => XLXI_27_XLXI_89_cntBytes(0),
      O => XLXI_31_FileReader_State_cmp_eq0005
    );
  XLXI_27_XLXI_90_adrClus0_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_mux0002(1),
      O => XLXI_27_XLXI_90_adrClus0_1_DXMUX_41205
    );
  XLXI_27_XLXI_90_adrClus0_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_mux0002(0),
      O => XLXI_27_XLXI_90_adrClus0_1_DYMUX_41192
    );
  XLXI_27_XLXI_90_adrClus0_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_adrClus0_1_CLKINV_41183
    );
  XLXI_27_XLXI_90_adrClus0_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_not0001_0,
      O => XLXI_27_XLXI_90_adrClus0_1_CEINV_41182
    );
  XLXI_27_XLXI_90_adrClus0_mux0002_0_1 : X_LUT4
    generic map(
      INIT => X"B8B8",
      LOC => "SLICE_X52Y44"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrFAT(0),
      ADR1 => XLXI_27_XLXI_90_ffFAT32n16_12371,
      ADR2 => XLXI_27_XLXI_90_adrRootDir(0),
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_adrClus0_mux0002(0)
    );
  XLXI_27_XLXI_90_adrClus0_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_mux0002(3),
      O => XLXI_27_XLXI_90_adrClus0_3_DXMUX_41243
    );
  XLXI_27_XLXI_90_adrClus0_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_mux0002(2),
      O => XLXI_27_XLXI_90_adrClus0_3_DYMUX_41230
    );
  XLXI_27_XLXI_90_adrClus0_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_adrClus0_3_CLKINV_41221
    );
  XLXI_27_XLXI_90_adrClus0_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_not0001_0,
      O => XLXI_27_XLXI_90_adrClus0_3_CEINV_41220
    );
  XLXI_27_XLXI_90_adrClus0_mux0002_2_1 : X_LUT4
    generic map(
      INIT => X"E4E4",
      LOC => "SLICE_X54Y43"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_ffFAT32n16_12371,
      ADR1 => XLXI_27_XLXI_90_adrRootDir(2),
      ADR2 => XLXI_27_XLXI_90_adrClus0_addsub0000(2),
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_adrClus0_mux0002(2)
    );
  XLXI_27_XLXI_90_adrClus0_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_mux0002(5),
      O => XLXI_27_XLXI_90_adrClus0_5_DXMUX_41281
    );
  XLXI_27_XLXI_90_adrClus0_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_mux0002(4),
      O => XLXI_27_XLXI_90_adrClus0_5_DYMUX_41269
    );
  XLXI_27_XLXI_90_adrClus0_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_adrClus0_5_CLKINV_41260
    );
  XLXI_27_XLXI_90_adrClus0_5_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_not0001_0,
      O => XLXI_27_XLXI_90_adrClus0_5_CEINV_41259
    );
  XLXI_27_XLXI_90_adrClus0_mux0002_4_1 : X_LUT4
    generic map(
      INIT => X"FC0C",
      LOC => "SLICE_X55Y43"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_90_adrRootDir(4),
      ADR2 => XLXI_27_XLXI_90_ffFAT32n16_12371,
      ADR3 => XLXI_27_XLXI_90_adrClus0_addsub0000(4),
      O => XLXI_27_XLXI_90_adrClus0_mux0002(4)
    );
  XLXI_27_XLXI_90_adrClus0_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_mux0002(7),
      O => XLXI_27_XLXI_90_adrClus0_7_DXMUX_41319
    );
  XLXI_27_XLXI_90_adrClus0_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_mux0002(6),
      O => XLXI_27_XLXI_90_adrClus0_7_DYMUX_41307
    );
  XLXI_27_XLXI_90_adrClus0_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_adrClus0_7_CLKINV_41299
    );
  XLXI_27_XLXI_90_adrClus0_7_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_not0001_0,
      O => XLXI_27_XLXI_90_adrClus0_7_CEINV_41298
    );
  XLXI_27_XLXI_90_adrClus0_mux0002_6_1 : X_LUT4
    generic map(
      INIT => X"FE02",
      LOC => "SLICE_X53Y43"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrRootDir(6),
      ADR1 => XLXI_27_XLXI_90_ffSpC32n16_12285,
      ADR2 => XLXI_27_XLXI_90_ffFAT32n16_12371,
      ADR3 => XLXI_27_XLXI_90_adrClus0_share0000(6),
      O => XLXI_27_XLXI_90_adrClus0_mux0002(6)
    );
  XLXI_27_XLXI_90_adrClus0_9_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_mux0002(9),
      O => XLXI_27_XLXI_90_adrClus0_9_DXMUX_41357
    );
  XLXI_27_XLXI_90_adrClus0_9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_mux0002(8),
      O => XLXI_27_XLXI_90_adrClus0_9_DYMUX_41345
    );
  XLXI_27_XLXI_90_adrClus0_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_adrClus0_9_CLKINV_41337
    );
  XLXI_27_XLXI_90_adrClus0_9_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_not0001_0,
      O => XLXI_27_XLXI_90_adrClus0_9_CEINV_41336
    );
  XLXI_27_XLXI_90_adrClus0_mux0002_8_1 : X_LUT4
    generic map(
      INIT => X"ABA8",
      LOC => "SLICE_X53Y46"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrClus0_share0000(8),
      ADR1 => XLXI_27_XLXI_90_ffSpC32n16_12285,
      ADR2 => XLXI_27_XLXI_90_ffFAT32n16_12371,
      ADR3 => XLXI_27_XLXI_90_adrRootDir(8),
      O => XLXI_27_XLXI_90_adrClus0_mux0002(8)
    );
  XLXI_34_cnt5b_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X64Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_34_Result(3),
      O => XLXI_34_cnt5b_3_DXMUX_41398
    );
  XLXI_34_cnt5b_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X64Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_34_Result(2),
      O => XLXI_34_cnt5b_3_DYMUX_41385
    );
  XLXI_34_cnt5b_3_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X64Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_34_PS_ClkHL_0,
      O => XLXI_34_cnt5b_3_SRINV_41376
    );
  XLXI_34_cnt5b_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X64Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_34_cnt5b_3_CLKINV_41375
    );
  XLXI_34_cnt5b_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X64Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_34_PS_Samp_0,
      O => XLXI_34_cnt5b_3_CEINV_41374
    );
  XLXI_27_XLXI_90_cnt32_cst1 : X_LUT4
    generic map(
      INIT => X"0002",
      LOC => "SLICE_X46Y45"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_State(11),
      ADR1 => XLXI_27_XLXI_90_State(15),
      ADR2 => XLXI_27_XLXI_90_ffSpC32n16_12285,
      ADR3 => XLXI_27_XLXI_90_State(10),
      O => XLXI_27_XLXI_90_cnt32_cst
    );
  XLXI_34_Mcount_cnt5b_xor_2_11 : X_LUT4
    generic map(
      INIT => X"3FC0",
      LOC => "SLICE_X64Y48"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_34_cnt5b(1),
      ADR2 => XLXI_34_cnt5b(0),
      ADR3 => XLXI_34_cnt5b(2),
      O => XLXI_34_Result(2)
    );
  XLXI_27_XLXI_86_XLXI_1_RET_4_REVUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_State(3),
      O => XLXI_27_XLXI_86_XLXI_1_RET_4_REVUSED_41423
    );
  XLXI_27_XLXI_86_XLXI_1_RET_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_RET_mux0001_4_111,
      O => XLXI_27_XLXI_86_XLXI_1_RET_4_DYMUX_41422
    );
  XLXI_27_XLXI_86_XLXI_1_RET_4_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_27_File_Source_Selected_12344,
      O => XLXI_27_XLXI_86_XLXI_1_RET_4_SRINV_41411
    );
  XLXI_27_XLXI_86_XLXI_1_RET_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_86_XLXI_1_RET_4_CLKINV_41410
    );
  XLXI_27_XLXI_86_XLXI_1_RET_6_REVUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_State(5),
      O => XLXI_27_XLXI_86_XLXI_1_RET_6_REVUSED_41448
    );
  XLXI_27_XLXI_86_XLXI_1_RET_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_RET_mux0001_6_111,
      O => XLXI_27_XLXI_86_XLXI_1_RET_6_DYMUX_41447
    );
  XLXI_27_XLXI_86_XLXI_1_RET_6_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_27_File_Source_Selected_12344,
      O => XLXI_27_XLXI_86_XLXI_1_RET_6_SRINV_41436
    );
  XLXI_27_XLXI_86_XLXI_1_RET_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_86_XLXI_1_RET_6_CLKINV_41435
    );
  XLXI_27_XLXI_86_XLXI_2_divSCK_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y83",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_Result_1_1,
      O => XLXI_27_XLXI_86_XLXI_2_divSCK_1_DYMUX_41468
    );
  XLXI_27_XLXI_86_XLXI_2_divSCK_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y83",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_86_XLXI_2_divSCK_1_CLKINV_41458
    );
  XLXI_27_XLXI_86_XLXI_2_Mcount_divSCK_xor_1_11 : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X31Y83"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_2_divSCK(1),
      ADR1 => XLXI_27_XLXI_86_XLXI_2_divSCK(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_27_XLXI_86_XLXI_2_Result_1_1
    );
  XLXI_27_XLXI_86_XLXI_2_divSCK_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y83",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_Result_3_1,
      O => XLXI_27_XLXI_86_XLXI_2_divSCK_3_DXMUX_41502
    );
  XLXI_27_XLXI_86_XLXI_2_divSCK_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y83",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_Result_2_1,
      O => XLXI_27_XLXI_86_XLXI_2_divSCK_3_DYMUX_41491
    );
  XLXI_27_XLXI_86_XLXI_2_divSCK_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y83",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_86_XLXI_2_divSCK_3_CLKINV_41482
    );
  XLXI_27_XLXI_86_XLXI_2_Mcount_divSCK_xor_2_11 : X_LUT4
    generic map(
      INIT => X"3FC0",
      LOC => "SLICE_X30Y83"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_86_XLXI_2_divSCK(0),
      ADR2 => XLXI_27_XLXI_86_XLXI_2_divSCK(1),
      ADR3 => XLXI_27_XLXI_86_XLXI_2_divSCK(2),
      O => XLXI_27_XLXI_86_XLXI_2_Result_2_1
    );
  XLXI_27_XLXI_86_XLXI_2_divSCK_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y82",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_Result_5_1_41517,
      O => XLXI_27_XLXI_86_XLXI_2_divSCK_5_DYMUX_41520
    );
  XLXI_27_XLXI_86_XLXI_2_divSCK_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y82",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_86_XLXI_2_divSCK_5_CLKINV_41511
    );
  XLXI_27_XLXI_86_XLXI_2_Result_5_11 : X_LUT4
    generic map(
      INIT => X"A5F0",
      LOC => "SLICE_X31Y82"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_2_Result_4_1_bdd0,
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_86_XLXI_2_divSCK(5),
      ADR3 => XLXI_27_XLXI_86_XLXI_2_divSCK(4),
      O => XLXI_27_XLXI_86_XLXI_2_Result_5_1_41517
    );
  XLXI_31_FileReader_Playing_Time_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X0Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_1_GYMUX_41538,
      O => XLXI_31_FileReader_Playing_Time_1_DYMUX_41539
    );
  XLXI_31_FileReader_Playing_Time_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X0Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_1_GYMUX_41538,
      O => XLXI_31_FileReader_Playing_Time_mux0000_30_0
    );
  XLXI_31_FileReader_Playing_Time_1_GYMUX : X_BUF
    generic map(
      LOC => "SLICE_X0Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000(30),
      O => XLXI_31_FileReader_Playing_Time_1_GYMUX_41538
    );
  XLXI_31_FileReader_Playing_Time_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_FileReader_Playing_Time_1_CLKINV_41530
    );
  XLXI_31_FileReader_Playing_Time_mux0000_30_Q : X_LUT4
    generic map(
      INIT => X"EEAA",
      LOC => "SLICE_X0Y39"
    )
    port map (
      ADR0 => N40_0,
      ADR1 => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_1,
      ADR2 => VCC,
      ADR3 => XLXI_31_FileReader_Playing_Time_mux0000_0_5,
      O => XLXI_31_FileReader_Playing_Time_mux0000(30)
    );
  XLXI_31_FileReader_Playing_Time_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_3_FXMUX_41574,
      O => XLXI_31_FileReader_Playing_Time_3_DXMUX_41575
    );
  XLXI_31_FileReader_Playing_Time_3_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X1Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_3_FXMUX_41574,
      O => XLXI_31_FileReader_Playing_Time_mux0000_28_0
    );
  XLXI_31_FileReader_Playing_Time_3_FXMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000(28),
      O => XLXI_31_FileReader_Playing_Time_3_FXMUX_41574
    );
  XLXI_31_FileReader_Playing_Time_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_3_GYMUX_41562,
      O => XLXI_31_FileReader_Playing_Time_3_DYMUX_41563
    );
  XLXI_31_FileReader_Playing_Time_3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X1Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_3_GYMUX_41562,
      O => XLXI_31_FileReader_Playing_Time_mux0000_29_0
    );
  XLXI_31_FileReader_Playing_Time_3_GYMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000(29),
      O => XLXI_31_FileReader_Playing_Time_3_GYMUX_41562
    );
  XLXI_31_FileReader_Playing_Time_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_FileReader_Playing_Time_3_CLKINV_41554
    );
  XLXI_31_FileReader_Playing_Time_mux0000_29_Q : X_LUT4
    generic map(
      INIT => X"EECC",
      LOC => "SLICE_X1Y39"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Playing_Time_mux0000_0_5,
      ADR1 => N42_0,
      ADR2 => VCC,
      ADR3 => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_2,
      O => XLXI_31_FileReader_Playing_Time_mux0000(29)
    );
  XLXI_31_FileReader_Playing_Time_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X0Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_5_FXMUX_41610,
      O => XLXI_31_FileReader_Playing_Time_5_DXMUX_41611
    );
  XLXI_31_FileReader_Playing_Time_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X0Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_5_FXMUX_41610,
      O => XLXI_31_FileReader_Playing_Time_mux0000_26_0
    );
  XLXI_31_FileReader_Playing_Time_5_FXMUX : X_BUF
    generic map(
      LOC => "SLICE_X0Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000(26),
      O => XLXI_31_FileReader_Playing_Time_5_FXMUX_41610
    );
  XLXI_31_FileReader_Playing_Time_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X0Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_5_GYMUX_41598,
      O => XLXI_31_FileReader_Playing_Time_5_DYMUX_41599
    );
  XLXI_31_FileReader_Playing_Time_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X0Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_5_GYMUX_41598,
      O => XLXI_31_FileReader_Playing_Time_mux0000_27_0
    );
  XLXI_31_FileReader_Playing_Time_5_GYMUX : X_BUF
    generic map(
      LOC => "SLICE_X0Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000(27),
      O => XLXI_31_FileReader_Playing_Time_5_GYMUX_41598
    );
  XLXI_31_FileReader_Playing_Time_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_FileReader_Playing_Time_5_CLKINV_41590
    );
  XLXI_31_FileReader_Playing_Time_mux0000_27_Q : X_LUT4
    generic map(
      INIT => X"EECC",
      LOC => "SLICE_X0Y35"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_4,
      ADR1 => N59_0,
      ADR2 => VCC,
      ADR3 => XLXI_31_FileReader_Playing_Time_mux0000_0_5,
      O => XLXI_31_FileReader_Playing_Time_mux0000(27)
    );
  XLXI_31_FileReader_Playing_Time_9_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_9_FXMUX_41646,
      O => XLXI_31_FileReader_Playing_Time_9_DXMUX_41647
    );
  XLXI_31_FileReader_Playing_Time_9_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_9_FXMUX_41646,
      O => XLXI_31_FileReader_Playing_Time_mux0000_22_0
    );
  XLXI_31_FileReader_Playing_Time_9_FXMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000(22),
      O => XLXI_31_FileReader_Playing_Time_9_FXMUX_41646
    );
  XLXI_31_FileReader_Playing_Time_9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_9_GYMUX_41634,
      O => XLXI_31_FileReader_Playing_Time_9_DYMUX_41635
    );
  XLXI_31_FileReader_Playing_Time_9_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_9_GYMUX_41634,
      O => XLXI_31_FileReader_Playing_Time_mux0000_23_0
    );
  XLXI_31_FileReader_Playing_Time_9_GYMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000(23),
      O => XLXI_31_FileReader_Playing_Time_9_GYMUX_41634
    );
  XLXI_31_FileReader_Playing_Time_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_FileReader_Playing_Time_9_CLKINV_41626
    );
  XLXI_31_FileReader_Playing_Time_mux0000_23_10 : X_LUT4
    generic map(
      INIT => X"FAF0",
      LOC => "SLICE_X2Y38"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_8,
      ADR1 => VCC,
      ADR2 => XLXI_31_FileReader_Playing_Time_mux0000_23_2_0,
      ADR3 => XLXI_31_FileReader_Playing_Time_mux0000_0_5,
      O => XLXI_31_FileReader_Playing_Time_mux0000(23)
    );
  XLXI_27_XLXI_86_XLXI_2_cntSCK_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y83",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_Result(3),
      O => XLXI_27_XLXI_86_XLXI_2_cntSCK_3_DXMUX_41687
    );
  XLXI_27_XLXI_86_XLXI_2_cntSCK_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y83",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_Result(2),
      O => XLXI_27_XLXI_86_XLXI_2_cntSCK_3_DYMUX_41674
    );
  XLXI_27_XLXI_86_XLXI_2_cntSCK_3_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y83",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_cntSCK_or0000_0,
      O => XLXI_27_XLXI_86_XLXI_2_cntSCK_3_SRINV_41665
    );
  XLXI_27_XLXI_86_XLXI_2_cntSCK_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y83",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_86_XLXI_2_cntSCK_3_CLKINV_41664
    );
  XLXI_27_XLXI_86_XLXI_2_cntSCK_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y83",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_SCK_THL,
      O => XLXI_27_XLXI_86_XLXI_2_cntSCK_3_CEINV_41663
    );
  XLXI_27_XLXI_86_XLXI_2_Mcount_cntSCK_xor_2_11 : X_LUT4
    generic map(
      INIT => X"7878",
      LOC => "SLICE_X32Y83"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_2_cntSCK(1),
      ADR1 => XLXI_27_XLXI_86_XLXI_2_cntSCK(0),
      ADR2 => XLXI_27_XLXI_86_XLXI_2_cntSCK(2),
      ADR3 => VCC,
      O => XLXI_27_XLXI_86_XLXI_2_Result(2)
    );
  XLXI_27_XLXI_86_XLXI_1_RxCE1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_Mmux_NextState528_41724,
      O => XLXI_27_XLXI_86_XLXI_2_Mmux_NextState528_0
    );
  XLXI_27_XLXI_86_XLXI_1_RxCE1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_RxCE1_GYMUX_41713,
      O => XLXI_27_XLXI_86_XLXI_1_RxCE1_DYMUX_41714
    );
  XLXI_27_XLXI_86_XLXI_1_RxCE1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_RxCE1_GYMUX_41713,
      O => XLXI_27_XLXI_86_XLXN_51
    );
  XLXI_27_XLXI_86_XLXI_1_RxCE1_GYMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXN_51_pack_1,
      O => XLXI_27_XLXI_86_XLXI_1_RxCE1_GYMUX_41713
    );
  XLXI_27_XLXI_86_XLXI_1_RxCE1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_86_XLXI_1_RxCE1_CLKINV_41706
    );
  XLXI_27_XLXI_86_XLXI_1_RxCE1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_State(12),
      O => XLXI_27_XLXI_86_XLXI_1_RxCE1_CEINV_41705
    );
  XLXI_27_XLXI_86_XLXI_2_iRxByteCE_or000063 : X_LUT4
    generic map(
      INIT => X"A080",
      LOC => "SLICE_X32Y74"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_2_iRxByteCE_cmp_eq0001,
      ADR1 => XLXI_27_XLXI_86_XLXI_2_iRxByteCE_or000016_0,
      ADR2 => XLXI_27_XLXI_86_XLXI_2_iRxByteCE_or000055_0,
      ADR3 => XLXI_27_XLXI_86_XLXI_2_iRxByteCE_or000031_0,
      O => XLXI_27_XLXI_86_XLXN_51_pack_1
    );
  XLXI_31_XLXI_25_Counter_A_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_mux0001(30),
      O => XLXI_31_XLXI_25_Counter_A_1_DXMUX_41760
    );
  XLXI_31_XLXI_25_Counter_A_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_mux0001(31),
      O => XLXI_31_XLXI_25_Counter_A_1_DYMUX_41747
    );
  XLXI_31_XLXI_25_Counter_A_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_25_Counter_A_1_CLKINV_41738
    );
  XLXI_31_XLXI_25_Counter_A_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Sample_Rdy_not0001_0,
      O => XLXI_31_XLXI_25_Counter_A_1_CEINV_41737
    );
  XLXI_31_XLXI_25_Mmux_Counter_A_mux0001251 : X_LUT4
    generic map(
      INIT => X"FFF3",
      LOC => "SLICE_X32Y13"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_Q,
      ADR2 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002,
      ADR3 => XLXI_31_XLXI_25_Counter_A_addsub0000(0),
      O => XLXI_31_XLXI_25_Counter_A_mux0001(31)
    );
  XLXI_31_XLXI_25_Counter_A_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_mux0001(28),
      O => XLXI_31_XLXI_25_Counter_A_3_DXMUX_41798
    );
  XLXI_31_XLXI_25_Counter_A_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_mux0001(29),
      O => XLXI_31_XLXI_25_Counter_A_3_DYMUX_41785
    );
  XLXI_31_XLXI_25_Counter_A_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_25_Counter_A_3_CLKINV_41776
    );
  XLXI_31_XLXI_25_Counter_A_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Sample_Rdy_not0001_0,
      O => XLXI_31_XLXI_25_Counter_A_3_CEINV_41775
    );
  XLXI_31_XLXI_25_Mmux_Counter_A_mux0001221 : X_LUT4
    generic map(
      INIT => X"00A0",
      LOC => "SLICE_X32Y14"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_Q,
      ADR1 => VCC,
      ADR2 => XLXI_31_XLXI_25_Counter_A_addsub0000(2),
      ADR3 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002,
      O => XLXI_31_XLXI_25_Counter_A_mux0001(29)
    );
  XLXI_31_XLXI_25_Counter_B_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_mux0002(30),
      O => XLXI_31_XLXI_25_Counter_B_1_DXMUX_41836
    );
  XLXI_31_XLXI_25_Counter_B_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_mux0002(31),
      O => XLXI_31_XLXI_25_Counter_B_1_DYMUX_41824
    );
  XLXI_31_XLXI_25_Counter_B_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_25_Counter_B_1_CLKINV_41816
    );
  XLXI_31_XLXI_25_Counter_B_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Sample_Rdy_not0001_0,
      O => XLXI_31_XLXI_25_Counter_B_1_CEINV_41815
    );
  XLXI_31_XLXI_25_Counter_B_mux0002_31_1 : X_LUT4
    generic map(
      INIT => X"FBFF",
      LOC => "SLICE_X34Y14"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002,
      ADR1 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_le0000,
      ADR2 => XLXI_31_XLXI_25_Counter_B_addsub0000(0),
      ADR3 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_Q,
      O => XLXI_31_XLXI_25_Counter_B_mux0002(31)
    );
  XLXI_31_XLXI_25_Counter_A_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_mux0001(26),
      O => XLXI_31_XLXI_25_Counter_A_5_DXMUX_41874
    );
  XLXI_31_XLXI_25_Counter_A_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_mux0001(27),
      O => XLXI_31_XLXI_25_Counter_A_5_DYMUX_41861
    );
  XLXI_31_XLXI_25_Counter_A_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_25_Counter_A_5_CLKINV_41852
    );
  XLXI_31_XLXI_25_Counter_A_5_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Sample_Rdy_not0001_0,
      O => XLXI_31_XLXI_25_Counter_A_5_CEINV_41851
    );
  XLXI_31_XLXI_25_Mmux_Counter_A_mux0001201 : X_LUT4
    generic map(
      INIT => X"2200",
      LOC => "SLICE_X32Y15"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_Q,
      ADR1 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002,
      ADR2 => VCC,
      ADR3 => XLXI_31_XLXI_25_Counter_A_addsub0000(4),
      O => XLXI_31_XLXI_25_Counter_A_mux0001(27)
    );
  XLXI_31_XLXI_25_Counter_B_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_mux0002(28),
      O => XLXI_31_XLXI_25_Counter_B_3_DXMUX_41912
    );
  XLXI_31_XLXI_25_Counter_B_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_mux0002(29),
      O => XLXI_31_XLXI_25_Counter_B_3_DYMUX_41900
    );
  XLXI_31_XLXI_25_Counter_B_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_25_Counter_B_3_CLKINV_41892
    );
  XLXI_31_XLXI_25_Counter_B_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Sample_Rdy_not0001_0,
      O => XLXI_31_XLXI_25_Counter_B_3_CEINV_41891
    );
  XLXI_27_XLXI_86_XLXI_2_divSCK_0 : X_SFF
    generic map(
      LOC => "SLICE_X28Y82",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_divSCK_0_DYMUX_14766,
      CE => VCC,
      CLK => XLXI_27_XLXI_86_XLXI_2_divSCK_0_CLKINV_14763,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_86_XLXI_2_divSCK_0_SRINV_14764,
      O => XLXI_27_XLXI_86_XLXI_2_divSCK(0)
    );
  XLXI_31_XLXI_25_Counter_B_mux0002_29_1 : X_LUT4
    generic map(
      INIT => X"0080",
      LOC => "SLICE_X34Y13"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Counter_B_addsub0000(2),
      ADR1 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_Q,
      ADR2 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_le0000,
      ADR3 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002,
      O => XLXI_31_XLXI_25_Counter_B_mux0002(29)
    );
  XLXI_31_XLXI_25_Counter_A_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_mux0001(24),
      O => XLXI_31_XLXI_25_Counter_A_7_DXMUX_41950
    );
  XLXI_31_XLXI_25_Counter_A_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_mux0001(25),
      O => XLXI_31_XLXI_25_Counter_A_7_DYMUX_41937
    );
  XLXI_31_XLXI_25_Counter_A_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_25_Counter_A_7_CLKINV_41928
    );
  XLXI_31_XLXI_25_Counter_A_7_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Sample_Rdy_not0001_0,
      O => XLXI_31_XLXI_25_Counter_A_7_CEINV_41927
    );
  XLXI_31_XLXI_25_Mmux_Counter_A_mux0001181 : X_LUT4
    generic map(
      INIT => X"0808",
      LOC => "SLICE_X31Y16"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_Q,
      ADR1 => XLXI_31_XLXI_25_Counter_A_addsub0000(6),
      ADR2 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002,
      ADR3 => VCC,
      O => XLXI_31_XLXI_25_Counter_A_mux0001(25)
    );
  XLXI_31_XLXI_25_Counter_B_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_mux0002(26),
      O => XLXI_31_XLXI_25_Counter_B_5_DXMUX_41988
    );
  XLXI_31_XLXI_25_Counter_B_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_mux0002(27),
      O => XLXI_31_XLXI_25_Counter_B_5_DYMUX_41976
    );
  XLXI_31_XLXI_25_Counter_B_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_25_Counter_B_5_CLKINV_41968
    );
  XLXI_31_XLXI_25_Counter_B_5_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Sample_Rdy_not0001_0,
      O => XLXI_31_XLXI_25_Counter_B_5_CEINV_41967
    );
  XLXI_31_XLXI_25_Counter_B_mux0002_27_1 : X_LUT4
    generic map(
      INIT => X"2000",
      LOC => "SLICE_X34Y16"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_le0000,
      ADR1 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002,
      ADR2 => XLXI_31_XLXI_25_Counter_B_addsub0000(4),
      ADR3 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_Q,
      O => XLXI_31_XLXI_25_Counter_B_mux0002(27)
    );
  XLXI_31_XLXI_25_Counter_A_9_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_mux0001(22),
      O => XLXI_31_XLXI_25_Counter_A_9_DXMUX_42026
    );
  XLXI_31_XLXI_25_Counter_A_9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_mux0001(23),
      O => XLXI_31_XLXI_25_Counter_A_9_DYMUX_42013
    );
  XLXI_31_XLXI_25_Counter_A_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_25_Counter_A_9_CLKINV_42004
    );
  XLXI_31_XLXI_25_Counter_A_9_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Sample_Rdy_not0001_0,
      O => XLXI_31_XLXI_25_Counter_A_9_CEINV_42003
    );
  XLXI_31_XLXI_25_Mmux_Counter_A_mux0001161 : X_LUT4
    generic map(
      INIT => X"0C00",
      LOC => "SLICE_X32Y16"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_Q,
      ADR2 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002,
      ADR3 => XLXI_31_XLXI_25_Counter_A_addsub0000(8),
      O => XLXI_31_XLXI_25_Counter_A_mux0001(23)
    );
  XLXI_31_XLXI_25_Counter_B_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_mux0002(24),
      O => XLXI_31_XLXI_25_Counter_B_7_DXMUX_42064
    );
  XLXI_31_XLXI_25_Counter_B_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_mux0002(25),
      O => XLXI_31_XLXI_25_Counter_B_7_DYMUX_42052
    );
  XLXI_31_XLXI_25_Counter_B_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_25_Counter_B_7_CLKINV_42044
    );
  XLXI_31_XLXI_25_Counter_B_7_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Sample_Rdy_not0001_0,
      O => XLXI_31_XLXI_25_Counter_B_7_CEINV_42043
    );
  XLXI_31_XLXI_25_Counter_B_mux0002_25_1 : X_LUT4
    generic map(
      INIT => X"2000",
      LOC => "SLICE_X34Y17"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_le0000,
      ADR1 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002,
      ADR2 => XLXI_31_XLXI_25_Counter_B_addsub0000(6),
      ADR3 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_Q,
      O => XLXI_31_XLXI_25_Counter_B_mux0002(25)
    );
  XLXI_31_XLXI_25_Counter_B_9_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_mux0002(22),
      O => XLXI_31_XLXI_25_Counter_B_9_DXMUX_42102
    );
  XLXI_31_XLXI_25_Counter_B_9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_mux0002(23),
      O => XLXI_31_XLXI_25_Counter_B_9_DYMUX_42090
    );
  XLXI_31_XLXI_25_Counter_B_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_25_Counter_B_9_CLKINV_42082
    );
  XLXI_31_XLXI_25_Counter_B_9_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Sample_Rdy_not0001_0,
      O => XLXI_31_XLXI_25_Counter_B_9_CEINV_42081
    );
  XLXI_31_XLXI_25_Counter_B_mux0002_23_1 : X_LUT4
    generic map(
      INIT => X"0800",
      LOC => "SLICE_X32Y17"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_le0000,
      ADR1 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_Q,
      ADR2 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002,
      ADR3 => XLXI_31_XLXI_25_Counter_B_addsub0000(8),
      O => XLXI_31_XLXI_25_Counter_B_mux0002(23)
    );
  XLXI_31_FileReader_State_FSM_FFd4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X0Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => N32,
      O => N32_0
    );
  XLXI_31_FileReader_State_FSM_FFd4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X0Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_State_FSM_FFd4_GYMUX_42128,
      O => XLXI_31_FileReader_State_FSM_FFd4_DYMUX_42129
    );
  XLXI_31_FileReader_State_FSM_FFd4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X0Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_State_FSM_FFd4_GYMUX_42128,
      O => XLXI_31_FileReader_State_cmp_eq0012
    );
  XLXI_31_FileReader_State_FSM_FFd4_GYMUX : X_BUF
    generic map(
      LOC => "SLICE_X0Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_State_cmp_eq0012_pack_1,
      O => XLXI_31_FileReader_State_FSM_FFd4_GYMUX_42128
    );
  XLXI_31_FileReader_State_FSM_FFd4_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_27_File_Source_Selected_12344,
      O => XLXI_31_FileReader_State_FSM_FFd4_SRINV_42119
    );
  XLXI_31_FileReader_State_FSM_FFd4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_FileReader_State_FSM_FFd4_CLKINV_42118
    );
  XLXI_31_FileReader_Playing_Time_mux0000_24_41 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X0Y45"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXN_153,
      ADR2 => VCC,
      ADR3 => XLXI_31_FileReader_State_FSM_FFd5_12406,
      O => XLXI_31_FileReader_State_cmp_eq0012_pack_1
    );
  XLXI_31_FileReader_State_FSM_FFd6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_State_FSM_FFd6_GYMUX_42157,
      O => XLXI_31_FileReader_State_FSM_FFd6_DYMUX_42158
    );
  XLXI_31_FileReader_State_FSM_FFd6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_State_FSM_FFd6_GYMUX_42157,
      O => XLXI_31_FileReader_Octave_Char_not0001_0
    );
  XLXI_31_FileReader_State_FSM_FFd6_GYMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Octave_Char_not0001,
      O => XLXI_31_FileReader_State_FSM_FFd6_GYMUX_42157
    );
  XLXI_31_FileReader_State_FSM_FFd6_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_27_File_Source_Selected_12344,
      O => XLXI_31_FileReader_State_FSM_FFd6_SRINV_42148
    );
  XLXI_31_FileReader_State_FSM_FFd6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_FileReader_State_FSM_FFd6_CLKINV_42147
    );
  XLXI_31_FileReader_State_FSM_FFd8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_State_FSM_FFd8_GYMUX_42179,
      O => XLXI_31_FileReader_State_FSM_FFd8_DYMUX_42180
    );
  XLXI_31_FileReader_State_FSM_FFd8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_State_FSM_FFd8_GYMUX_42179,
      O => XLXI_31_FileReader_State_cmp_eq0008_0
    );
  XLXI_31_FileReader_State_FSM_FFd8_GYMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_State_cmp_eq0008,
      O => XLXI_31_FileReader_State_FSM_FFd8_GYMUX_42179
    );
  XLXI_31_FileReader_State_FSM_FFd8_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_27_File_Source_Selected_12344,
      O => XLXI_31_FileReader_State_FSM_FFd8_SRINV_42170
    );
  XLXI_31_FileReader_State_FSM_FFd8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_FileReader_State_FSM_FFd8_CLKINV_42169
    );
  XLXI_27_XLXI_90_adrFAT_10_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X46Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_NextState_cmp_ne000626_42215,
      O => XLXI_27_XLXI_90_NextState_cmp_ne000626_0
    );
  XLXI_27_XLXI_90_adrFAT_10_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X46Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_10_mux00001_42202,
      O => XLXI_27_XLXI_90_adrFAT_10_DYMUX_42205
    );
  XLXI_27_XLXI_90_adrFAT_10_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X46Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N194,
      O => XLXI_27_XLXI_90_adrFAT_10_SRINV_42197
    );
  XLXI_27_XLXI_90_adrFAT_10_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X46Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_adrFAT_10_CLKINV_42196
    );
  XLXI_27_XLXI_90_adrFAT_10_mux00001 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X46Y56"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrFAT_10_and0000,
      ADR1 => XLXI_27_XLXI_90_N96_0,
      ADR2 => XLXI_27_XLXI_86_XLXI_1_regMISO(2),
      ADR3 => XLXI_27_XLXI_90_N55,
      O => XLXI_27_XLXI_90_adrFAT_10_mux00001_42202
    );
  XLXI_27_XLXI_90_adrFAT_11_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_nrClus_3_mux00005_42248,
      O => XLXI_27_XLXI_90_nrClus_3_mux00005_0
    );
  XLXI_27_XLXI_90_adrFAT_11_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_11_mux00001_42236,
      O => XLXI_27_XLXI_90_adrFAT_11_DYMUX_42239
    );
  XLXI_27_XLXI_90_adrFAT_11_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N192,
      O => XLXI_27_XLXI_90_adrFAT_11_SRINV_42231
    );
  XLXI_27_XLXI_90_adrFAT_11_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_adrFAT_11_CLKINV_42230
    );
  XLXI_27_XLXI_90_adrFAT_11_mux00001 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X48Y51"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrFAT_10_and0000,
      ADR1 => XLXI_27_XLXI_90_N96_0,
      ADR2 => XLXI_27_XLXI_90_N55,
      ADR3 => XLXI_27_XLXI_86_XLXI_1_regMISO(3),
      O => XLXI_27_XLXI_90_adrFAT_11_mux00001_42236
    );
  XLXI_27_XLXI_90_adrFAT_12_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_nrClus_4_mux00005_42281,
      O => XLXI_27_XLXI_90_nrClus_4_mux00005_0
    );
  XLXI_27_XLXI_90_adrFAT_12_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_12_mux00001_42269,
      O => XLXI_27_XLXI_90_adrFAT_12_DYMUX_42272
    );
  XLXI_27_XLXI_90_adrFAT_12_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N190,
      O => XLXI_27_XLXI_90_adrFAT_12_SRINV_42264
    );
  XLXI_27_XLXI_90_adrFAT_12_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_adrFAT_12_CLKINV_42263
    );
  XLXI_27_XLXI_90_adrFAT_12_mux00001 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X48Y50"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrFAT_10_and0000,
      ADR1 => XLXI_27_XLXI_90_N96_0,
      ADR2 => XLXI_27_XLXI_86_XLXI_1_regMISO(4),
      ADR3 => XLXI_27_XLXI_90_N55,
      O => XLXI_27_XLXI_90_adrFAT_12_mux00001_42269
    );
  XLXI_27_XLXI_90_adrFAT_20_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_20_mux000017_42302,
      O => XLXI_27_XLXI_90_adrFAT_20_DYMUX_42305
    );
  XLXI_27_XLXI_90_adrFAT_20_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_20_mux00006_42545,
      O => XLXI_27_XLXI_90_adrFAT_20_SRINV_42297
    );
  XLXI_27_XLXI_90_adrFAT_20_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_adrFAT_20_CLKINV_42296
    );
  XLXI_27_XLXI_90_adrFAT_20_mux000017 : X_LUT4
    generic map(
      INIT => X"DC00",
      LOC => "SLICE_X54Y63"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrFAT_20_cmp_eq0000,
      ADR1 => XLXI_27_XLXI_90_N28,
      ADR2 => XLXI_27_XLXI_90_adrFAT_10_and0000,
      ADR3 => XLXI_27_XLXI_90_adrFAT(20),
      O => XLXI_27_XLXI_90_adrFAT_20_mux000017_42302
    );
  XLXI_27_XLXI_90_adrFAT_13_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X46Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_ffSpC32n16_cmp_eq000011_42347,
      O => XLXI_27_XLXI_90_ffSpC32n16_cmp_eq000011_0
    );
  XLXI_27_XLXI_90_adrFAT_13_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X46Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_13_mux00001_42335,
      O => XLXI_27_XLXI_90_adrFAT_13_DYMUX_42338
    );
  XLXI_27_XLXI_90_adrFAT_13_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X46Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N188,
      O => XLXI_27_XLXI_90_adrFAT_13_SRINV_42330
    );
  XLXI_27_XLXI_90_adrFAT_13_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X46Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_adrFAT_13_CLKINV_42329
    );
  XLXI_27_XLXI_90_Mcount_cnt32_val1 : X_LUT4
    generic map(
      INIT => X"FEFE",
      LOC => "SLICE_X46Y44"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_State(11),
      ADR1 => XLXI_27_XLXI_90_State(15),
      ADR2 => XLXI_27_XLXI_90_State(10),
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_Mcount_cnt32_val
    );
  XLXI_27_XLXI_90_adrFAT_13_mux00001 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X46Y58"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_regMISO(5),
      ADR1 => XLXI_27_XLXI_90_N96_0,
      ADR2 => XLXI_27_XLXI_90_N55,
      ADR3 => XLXI_27_XLXI_90_adrFAT_10_and0000,
      O => XLXI_27_XLXI_90_adrFAT_13_mux00001_42335
    );
  XLXI_27_XLXI_90_adrFAT_21_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_21_mux000017_42368,
      O => XLXI_27_XLXI_90_adrFAT_21_DYMUX_42371
    );
  XLXI_27_XLXI_90_adrFAT_21_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_21_mux00006_42599,
      O => XLXI_27_XLXI_90_adrFAT_21_SRINV_42363
    );
  XLXI_27_XLXI_90_adrFAT_21_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_adrFAT_21_CLKINV_42362
    );
  XLXI_27_XLXI_90_adrFAT_21_mux000017 : X_LUT4
    generic map(
      INIT => X"BA00",
      LOC => "SLICE_X53Y61"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_N28,
      ADR1 => XLXI_27_XLXI_90_adrFAT_20_cmp_eq0000,
      ADR2 => XLXI_27_XLXI_90_adrFAT_10_and0000,
      ADR3 => XLXI_27_XLXI_90_adrFAT(21),
      O => XLXI_27_XLXI_90_adrFAT_21_mux000017_42368
    );
  XLXI_27_XLXI_90_adrFAT_14_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_NextState_and0004135_42413,
      O => XLXI_27_XLXI_90_NextState_and0004135_0
    );
  XLXI_27_XLXI_90_adrFAT_14_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_14_mux00001_42399,
      O => XLXI_27_XLXI_90_adrFAT_14_DYMUX_42402
    );
  XLXI_27_XLXI_90_adrFAT_14_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N186,
      O => XLXI_27_XLXI_90_adrFAT_14_SRINV_42394
    );
  XLXI_27_XLXI_90_adrFAT_14_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_adrFAT_14_CLKINV_42393
    );
  XLXI_27_XLXI_90_adrFAT_14_mux00001 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X48Y58"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_regMISO(6),
      ADR1 => XLXI_27_XLXI_90_N96_0,
      ADR2 => XLXI_27_XLXI_90_N55,
      ADR3 => XLXI_27_XLXI_90_adrFAT_10_and0000,
      O => XLXI_27_XLXI_90_adrFAT_14_mux00001_42399
    );
  XLXI_27_XLXI_90_adrFAT_15_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_nrClus_7_mux00005_42446,
      O => XLXI_27_XLXI_90_nrClus_7_mux00005_0
    );
  XLXI_27_XLXI_90_adrFAT_15_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_15_mux00001_42434,
      O => XLXI_27_XLXI_90_adrFAT_15_DYMUX_42437
    );
  XLXI_27_XLXI_90_adrFAT_15_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N184,
      O => XLXI_27_XLXI_90_adrFAT_15_SRINV_42429
    );
  XLXI_27_XLXI_90_adrFAT_15_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_adrFAT_15_CLKINV_42428
    );
  XLXI_27_XLXI_90_adrFAT_15_mux00001 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X48Y55"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrFAT_10_and0000,
      ADR1 => XLXI_27_XLXI_90_N96_0,
      ADR2 => XLXI_27_XLXI_90_N55,
      ADR3 => XLXI_27_XLXI_86_XLXI_1_regMISO(7),
      O => XLXI_27_XLXI_90_adrFAT_15_mux00001_42434
    );
  XLXI_27_XLXI_90_adrFAT_16_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_16_mux000017_42467,
      O => XLXI_27_XLXI_90_adrFAT_16_DYMUX_42470
    );
  XLXI_27_XLXI_90_adrFAT_16_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_16_mux00006_42314,
      O => XLXI_27_XLXI_90_adrFAT_16_SRINV_42462
    );
  XLXI_27_XLXI_90_adrFAT_16_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_adrFAT_16_CLKINV_42461
    );
  XLXI_27_XLXI_90_adrFAT_16_mux000017 : X_LUT4
    generic map(
      INIT => X"A0A8",
      LOC => "SLICE_X55Y62"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrFAT(16),
      ADR1 => XLXI_27_XLXI_90_adrFAT_10_and0000,
      ADR2 => XLXI_27_XLXI_90_N28,
      ADR3 => XLXI_27_XLXI_90_adrFAT_20_cmp_eq0000,
      O => XLXI_27_XLXI_90_adrFAT_16_mux000017_42467
    );
  XLXI_27_XLXI_90_adrFAT_17_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_17_mux000017_42500,
      O => XLXI_27_XLXI_90_adrFAT_17_DYMUX_42503
    );
  XLXI_27_XLXI_90_adrFAT_17_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_17_mux00006_42380,
      O => XLXI_27_XLXI_90_adrFAT_17_SRINV_42495
    );
  XLXI_27_XLXI_90_adrFAT_17_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_adrFAT_17_CLKINV_42494
    );
  XLXI_27_XLXI_90_adrFAT_17_mux000017 : X_LUT4
    generic map(
      INIT => X"AA08",
      LOC => "SLICE_X50Y61"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrFAT(17),
      ADR1 => XLXI_27_XLXI_90_adrFAT_10_and0000,
      ADR2 => XLXI_27_XLXI_90_adrFAT_20_cmp_eq0000,
      ADR3 => XLXI_27_XLXI_90_N28,
      O => XLXI_27_XLXI_90_adrFAT_17_mux000017_42500
    );
  XLXI_27_XLXI_90_adrFAT_18_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_18_mux000017_42533,
      O => XLXI_27_XLXI_90_adrFAT_18_DYMUX_42536
    );
  XLXI_27_XLXI_90_adrFAT_18_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_18_mux00006_42479,
      O => XLXI_27_XLXI_90_adrFAT_18_SRINV_42528
    );
  XLXI_27_XLXI_90_adrFAT_18_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_adrFAT_18_CLKINV_42527
    );
  XLXI_27_XLXI_90_adrFAT_18_mux000017 : X_LUT4
    generic map(
      INIT => X"CC40",
      LOC => "SLICE_X54Y62"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrFAT_20_cmp_eq0000,
      ADR1 => XLXI_27_XLXI_90_adrFAT(18),
      ADR2 => XLXI_27_XLXI_90_adrFAT_10_and0000,
      ADR3 => XLXI_27_XLXI_90_N28,
      O => XLXI_27_XLXI_90_adrFAT_18_mux000017_42533
    );
  XLXI_27_XLXI_90_State_10_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_State_mux0002_21_11,
      O => XLXI_27_XLXI_90_State_10_DYMUX_42564
    );
  XLXI_27_XLXI_90_State_10_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_ffFAT32n16_12371,
      O => XLXI_27_XLXI_90_State_10_SRINV_42555
    );
  XLXI_27_XLXI_90_State_10_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_State_10_CLKINV_42554
    );
  XLXI_27_XLXI_90_adrFAT_19_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X51Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_19_mux000017_42587,
      O => XLXI_27_XLXI_90_adrFAT_19_DYMUX_42590
    );
  XLXI_27_XLXI_90_adrFAT_19_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_19_mux00006_42512,
      O => XLXI_27_XLXI_90_adrFAT_19_SRINV_42582
    );
  XLXI_27_XLXI_90_adrFAT_19_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_adrFAT_19_CLKINV_42581
    );
  XLXI_27_XLXI_86_XLXI_1_NextState_1_121_SW0 : X_LUT4
    generic map(
      INIT => X"2020",
      LOC => "SLICE_X36Y75"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_State(16),
      ADR1 => XLXI_27_XLXI_86_XLXI_2_State(1),
      ADR2 => XLXI_27_XLXI_86_XLXI_2_N7,
      ADR3 => VCC,
      O => XLXI_27_N334
    );
  XLXI_27_XLXI_90_adrFAT_19_mux000017 : X_LUT4
    generic map(
      INIT => X"88C8",
      LOC => "SLICE_X51Y60"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_N28,
      ADR1 => XLXI_27_XLXI_90_adrFAT(19),
      ADR2 => XLXI_27_XLXI_90_adrFAT_10_and0000,
      ADR3 => XLXI_27_XLXI_90_adrFAT_20_cmp_eq0000,
      O => XLXI_27_XLXI_90_adrFAT_19_mux000017_42587
    );
  XLXI_27_XLXI_90_State_13_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X41Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_State_mux0002_18_1,
      O => XLXI_27_XLXI_90_State_13_DXMUX_42632
    );
  XLXI_27_XLXI_90_State_13_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X41Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_State_mux0002_19_1_42618,
      O => XLXI_27_XLXI_90_State_13_DYMUX_42621
    );
  XLXI_27_XLXI_90_State_13_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_State_13_CLKINV_42613
    );
  XLXI_27_XLXI_90_State_mux0002_19_1 : X_LUT4
    generic map(
      INIT => X"1050",
      LOC => "SLICE_X41Y50"
    )
    port map (
      ADR0 => XLXI_31_XLXI_27_File_Source_Selected_12344,
      ADR1 => XLXI_27_XLXI_90_NextState_cmp_eq0006_0,
      ADR2 => XLXI_27_XLXI_90_State(11),
      ADR3 => XLXI_27_N14_0,
      O => XLXI_27_XLXI_90_State_mux0002_19_1_42618
    );
  XLXI_27_XLXI_90_State_21_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_State_21_1_FXMUX_15058,
      O => XLXI_27_XLXI_90_State_21_DXMUX_42657
    );
  XLXI_27_XLXI_90_State_21_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_State_mux0002_11_1,
      O => XLXI_27_XLXI_90_State_21_DYMUX_42652
    );
  XLXI_27_XLXI_90_State_21_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_State_21_CLKINV_42643
    );
  XLXI_27_XLXI_90_State_mux0002_11_11 : X_LUT4
    generic map(
      INIT => X"4400",
      LOC => "SLICE_X43Y53"
    )
    port map (
      ADR0 => XLXI_31_XLXI_27_File_Source_Selected_12344,
      ADR1 => XLXI_27_XLXI_90_NextState_cmp_eq0006_0,
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_90_State(19),
      O => XLXI_27_XLXI_90_State_mux0002_11_1
    );
  XLXI_27_XLXI_90_State_30_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X38Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_State_mux0002_1_11_42674,
      O => XLXI_27_XLXI_90_State_30_DYMUX_42677
    );
  XLXI_27_XLXI_90_State_30_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N79,
      O => XLXI_27_XLXI_90_State_30_SRINV_42668
    );
  XLXI_27_XLXI_90_State_30_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_State_30_CLKINV_42667
    );
  XLXI_27_XLXI_90_State_15_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_State_15_1_FXMUX_36118,
      O => XLXI_27_XLXI_90_State_15_DXMUX_42703
    );
  XLXI_27_XLXI_90_State_15_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_State_mux0002_17_1_42695,
      O => XLXI_27_XLXI_90_State_15_DYMUX_42698
    );
  XLXI_27_XLXI_90_State_15_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_State_15_CLKINV_42688
    );
  XLXI_27_XLXI_90_State_mux0002_17_1 : X_LUT4
    generic map(
      INIT => X"0303",
      LOC => "SLICE_X43Y52"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_XLXI_27_File_Source_Selected_12344,
      ADR2 => XLXI_27_N344_0,
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_State_mux0002_17_1_42695
    );
  XLXI_27_XLXI_90_State_23_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X41Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_State_mux0002_8_177,
      O => XLXI_27_XLXI_90_State_23_DYMUX_42723
    );
  XLXI_27_XLXI_90_State_23_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_State_mux0002_8_175_15482,
      O => XLXI_27_XLXI_90_State_23_SRINV_42715
    );
  XLXI_27_XLXI_90_State_23_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_State_23_CLKINV_42714
    );
  XLXI_27_XLXI_90_State_25_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X40Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_State_mux0002_6_1,
      O => XLXI_27_XLXI_90_State_25_DYMUX_42742
    );
  XLXI_27_XLXI_90_State_25_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_State_25_CLKINV_42732
    );
  XLXI_27_XLXI_90_State_mux0002_6_124 : X_LUT4
    generic map(
      INIT => X"0505",
      LOC => "SLICE_X40Y55"
    )
    port map (
      ADR0 => XLXI_27_N346_0,
      ADR1 => VCC,
      ADR2 => XLXI_31_XLXI_27_File_Source_Selected_12344,
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_State_mux0002_6_1
    );
  XLXI_27_XLXI_90_State_18_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_State_mux0002_13_11_42759,
      O => XLXI_27_XLXI_90_State_18_DYMUX_42762
    );
  XLXI_27_XLXI_90_State_18_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N108,
      O => XLXI_27_XLXI_90_State_18_SRINV_42754
    );
  XLXI_27_XLXI_90_State_18_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_State_18_CLKINV_42753
    );
  XLXI_27_XLXI_90_State_27_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X42Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_State_mux0002_4_1,
      O => XLXI_27_XLXI_90_State_27_DYMUX_42781
    );
  XLXI_27_XLXI_90_State_27_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X42Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_State_27_CLKINV_42771
    );
  XLXI_27_XLXI_90_State_mux0002_4_11 : X_LUT4
    generic map(
      INIT => X"00F0",
      LOC => "SLICE_X42Y51"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_90_State(26),
      ADR3 => XLXI_31_XLXI_27_File_Source_Selected_12344,
      O => XLXI_27_XLXI_90_State_mux0002_4_1
    );
  XLXI_27_XLXI_86_XLXI_1_regAddr_12_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXN_581(3),
      O => XLXI_27_XLXI_86_XLXI_1_regAddr_12_DXMUX_42821
    );
  XLXI_27_XLXI_86_XLXI_1_regAddr_12_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXN_581(2),
      O => XLXI_27_XLXI_86_XLXI_1_regAddr_12_DYMUX_42808
    );
  XLXI_27_XLXI_86_XLXI_1_regAddr_12_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_State(2),
      O => XLXI_27_XLXI_86_XLXI_1_regAddr_12_SRINV_42800
    );
  XLXI_27_XLXI_86_XLXI_1_regAddr_12_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_86_XLXI_1_regAddr_12_CLKINV_42799
    );
  XLXI_27_XLXI_86_XLXI_1_regAddr_12_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXN_580_0,
      O => XLXI_27_XLXI_86_XLXI_1_regAddr_12_CEINV_42798
    );
  XLXI_27_XLXI_90_SectAddr_2_1 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X48Y48"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_SectAddr_or0000,
      ADR1 => XLXI_27_XLXI_90_adrSec(2),
      ADR2 => XLXI_27_XLXI_90_adrFAT(2),
      ADR3 => XLXI_27_XLXI_90_State(7),
      O => XLXI_27_XLXN_581(2)
    );
  XLXI_27_XLXI_86_XLXI_1_regAddr_14_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXN_581(5),
      O => XLXI_27_XLXI_86_XLXI_1_regAddr_14_DXMUX_42863
    );
  XLXI_27_XLXI_86_XLXI_1_regAddr_14_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXN_581(4),
      O => XLXI_27_XLXI_86_XLXI_1_regAddr_14_DYMUX_42850
    );
  XLXI_27_XLXI_86_XLXI_1_regAddr_14_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_State(2),
      O => XLXI_27_XLXI_86_XLXI_1_regAddr_14_SRINV_42842
    );
  XLXI_27_XLXI_86_XLXI_1_regAddr_14_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_86_XLXI_1_regAddr_14_CLKINV_42841
    );
  XLXI_27_XLXI_86_XLXI_1_regAddr_14_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXN_580_0,
      O => XLXI_27_XLXI_86_XLXI_1_regAddr_14_CEINV_42840
    );
  XLXI_27_XLXI_90_SectAddr_4_1 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X45Y49"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrFAT(4),
      ADR1 => XLXI_27_XLXI_90_State(7),
      ADR2 => XLXI_27_XLXI_90_SectAddr_or0000,
      ADR3 => XLXI_27_XLXI_90_adrSec(4),
      O => XLXI_27_XLXN_581(4)
    );
  XLXI_27_XLXI_86_XLXI_1_regAddr_22_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X47Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXN_581(13),
      O => XLXI_27_XLXI_86_XLXI_1_regAddr_22_DXMUX_42905
    );
  XLXI_27_XLXI_86_XLXI_1_regAddr_22_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X47Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXN_581(12),
      O => XLXI_27_XLXI_86_XLXI_1_regAddr_22_DYMUX_42892
    );
  XLXI_27_XLXI_86_XLXI_1_regAddr_22_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_State(2),
      O => XLXI_27_XLXI_86_XLXI_1_regAddr_22_SRINV_42884
    );
  XLXI_27_XLXI_86_XLXI_1_regAddr_22_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_86_XLXI_1_regAddr_22_CLKINV_42883
    );
  XLXI_27_XLXI_86_XLXI_1_regAddr_22_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXN_580_0,
      O => XLXI_27_XLXI_86_XLXI_1_regAddr_22_CEINV_42882
    );
  XLXI_27_XLXI_90_SectAddr_12_1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X47Y60"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrSec(12),
      ADR1 => XLXI_27_XLXI_90_State(7),
      ADR2 => XLXI_27_XLXI_90_adrFAT(12),
      ADR3 => XLXI_27_XLXI_90_SectAddr_or0000,
      O => XLXI_27_XLXN_581(12)
    );
  XLXI_27_XLXI_86_XLXI_1_regAddr_16_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X44Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXN_581(7),
      O => XLXI_27_XLXI_86_XLXI_1_regAddr_16_DXMUX_42947
    );
  XLXI_27_XLXI_86_XLXI_1_regAddr_16_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X44Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXN_581(6),
      O => XLXI_27_XLXI_86_XLXI_1_regAddr_16_DYMUX_42934
    );
  XLXI_27_XLXI_86_XLXI_1_regAddr_16_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X44Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_State(2),
      O => XLXI_27_XLXI_86_XLXI_1_regAddr_16_SRINV_42926
    );
  XLXI_27_XLXI_86_XLXI_1_regAddr_16_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X44Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_86_XLXI_1_regAddr_16_CLKINV_42925
    );
  XLXI_27_XLXI_86_XLXI_1_regAddr_16_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X44Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXN_580_0,
      O => XLXI_27_XLXI_86_XLXI_1_regAddr_16_CEINV_42924
    );
  XLXI_27_XLXI_90_SectAddr_6_1 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X44Y51"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrSec(6),
      ADR1 => XLXI_27_XLXI_90_SectAddr_or0000,
      ADR2 => XLXI_27_XLXI_90_adrFAT(6),
      ADR3 => XLXI_27_XLXI_90_State(7),
      O => XLXI_27_XLXN_581(6)
    );
  XLXI_27_XLXI_86_XLXI_1_regAddr_24_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X49Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXN_581(15),
      O => XLXI_27_XLXI_86_XLXI_1_regAddr_24_DXMUX_42989
    );
  XLXI_27_XLXI_86_XLXI_1_regAddr_24_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X49Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXN_581(14),
      O => XLXI_27_XLXI_86_XLXI_1_regAddr_24_DYMUX_42976
    );
  XLXI_27_XLXI_86_XLXI_1_regAddr_24_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X49Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_State(2),
      O => XLXI_27_XLXI_86_XLXI_1_regAddr_24_SRINV_42968
    );
  XLXI_27_XLXI_86_XLXI_1_regAddr_24_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X49Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_86_XLXI_1_regAddr_24_CLKINV_42967
    );
  XLXI_27_XLXI_86_XLXI_1_regAddr_24_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X49Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXN_580_0,
      O => XLXI_27_XLXI_86_XLXI_1_regAddr_24_CEINV_42966
    );
  XLXI_27_XLXI_90_SectAddr_14_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X49Y58"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrFAT(14),
      ADR1 => XLXI_27_XLXI_90_SectAddr_or0000,
      ADR2 => XLXI_27_XLXI_90_State(7),
      ADR3 => XLXI_27_XLXI_90_adrSec(14),
      O => XLXI_27_XLXN_581(14)
    );
  XLXI_27_XLXI_86_XLXI_1_regAddr_17_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X47Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXN_581(8),
      O => XLXI_27_XLXI_86_XLXI_1_regAddr_17_DXMUX_43031
    );
  XLXI_27_XLXI_86_XLXI_1_regAddr_17_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X47Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXN_581(22),
      O => XLXI_27_XLXI_86_XLXI_1_regAddr_17_DYMUX_43018
    );
  XLXI_27_XLXI_86_XLXI_1_regAddr_17_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_State(2),
      O => XLXI_27_XLXI_86_XLXI_1_regAddr_17_SRINV_43010
    );
  XLXI_27_XLXI_86_XLXI_1_regAddr_17_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_86_XLXI_1_regAddr_17_CLKINV_43009
    );
  XLXI_27_XLXI_86_XLXI_1_regAddr_17_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXN_580_0,
      O => XLXI_27_XLXI_86_XLXI_1_regAddr_17_CEINV_43008
    );
  XLXI_27_XLXI_90_SectAddr_22_1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X47Y59"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_SectAddr_or0000,
      ADR1 => XLXI_27_XLXI_90_adrFAT(22),
      ADR2 => XLXI_27_XLXI_90_State(7),
      ADR3 => XLXI_27_XLXI_90_adrSec(22),
      O => XLXI_27_XLXN_581(22)
    );
  XLXI_27_XLXI_86_XLXI_1_regAddr_26_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXN_581(17),
      O => XLXI_27_XLXI_86_XLXI_1_regAddr_26_DXMUX_43073
    );
  XLXI_27_XLXI_86_XLXI_1_regAddr_26_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXN_581(16),
      O => XLXI_27_XLXI_86_XLXI_1_regAddr_26_DYMUX_43060
    );
  XLXI_27_XLXI_86_XLXI_1_regAddr_26_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_State(2),
      O => XLXI_27_XLXI_86_XLXI_1_regAddr_26_SRINV_43052
    );
  XLXI_27_XLXI_86_XLXI_1_regAddr_26_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_86_XLXI_1_regAddr_26_CLKINV_43051
    );
  XLXI_27_XLXI_86_XLXI_1_regAddr_26_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXN_580_0,
      O => XLXI_27_XLXI_86_XLXI_1_regAddr_26_CEINV_43050
    );
  XLXI_27_XLXI_90_SectAddr_16_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X48Y60"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrFAT(16),
      ADR1 => XLXI_27_XLXI_90_SectAddr_or0000,
      ADR2 => XLXI_27_XLXI_90_State(7),
      ADR3 => XLXI_27_XLXI_90_adrSec(16),
      O => XLXI_27_XLXN_581(16)
    );
  XLXI_27_XLXI_86_XLXI_1_regAddr_20_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X44Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXN_581(11),
      O => XLXI_27_XLXI_86_XLXI_1_regAddr_20_DXMUX_43115
    );
  XLXI_27_XLXI_86_XLXI_1_regAddr_20_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X44Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXN_581(10),
      O => XLXI_27_XLXI_86_XLXI_1_regAddr_20_DYMUX_43102
    );
  XLXI_27_XLXI_86_XLXI_1_regAddr_20_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X44Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_State(2),
      O => XLXI_27_XLXI_86_XLXI_1_regAddr_20_SRINV_43094
    );
  XLXI_27_XLXI_86_XLXI_1_regAddr_20_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X44Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_86_XLXI_1_regAddr_20_CLKINV_43093
    );
  XLXI_27_XLXI_86_XLXI_1_regAddr_20_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X44Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXN_580_0,
      O => XLXI_27_XLXI_86_XLXI_1_regAddr_20_CEINV_43092
    );
  XLXI_27_XLXI_90_SectAddr_10_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X44Y56"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrSec(10),
      ADR1 => XLXI_27_XLXI_90_adrFAT(10),
      ADR2 => XLXI_27_XLXI_90_SectAddr_or0000,
      ADR3 => XLXI_27_XLXI_90_State(7),
      O => XLXI_27_XLXN_581(10)
    );
  XLXI_27_XLXI_86_XLXI_1_regAddr_28_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXN_581(19),
      O => XLXI_27_XLXI_86_XLXI_1_regAddr_28_DXMUX_43157
    );
  XLXI_27_XLXI_86_XLXI_1_regAddr_28_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXN_581(18),
      O => XLXI_27_XLXI_86_XLXI_1_regAddr_28_DYMUX_43144
    );
  XLXI_27_XLXI_86_XLXI_1_regAddr_28_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_State(2),
      O => XLXI_27_XLXI_86_XLXI_1_regAddr_28_SRINV_43136
    );
  XLXI_27_XLXI_86_XLXI_1_regAddr_28_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_86_XLXI_1_regAddr_28_CLKINV_43135
    );
  XLXI_27_XLXI_86_XLXI_1_regAddr_28_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXN_580_0,
      O => XLXI_27_XLXI_86_XLXI_1_regAddr_28_CEINV_43134
    );
  XLXI_27_XLXI_90_SectAddr_18_1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X48Y63"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrSec(18),
      ADR1 => XLXI_27_XLXI_90_adrFAT(18),
      ADR2 => XLXI_27_XLXI_90_State(7),
      ADR3 => XLXI_27_XLXI_90_SectAddr_or0000,
      O => XLXI_27_XLXN_581(18)
    );
  XLXI_27_XLXI_86_XLXI_1_regAddr_30_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXN_581(21),
      O => XLXI_27_XLXI_86_XLXI_1_regAddr_30_DXMUX_43199
    );
  XLXI_27_XLXI_86_XLXI_1_regAddr_30_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXN_581(20),
      O => XLXI_27_XLXI_86_XLXI_1_regAddr_30_DYMUX_43186
    );
  XLXI_27_XLXI_86_XLXI_1_regAddr_30_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_State(2),
      O => XLXI_27_XLXI_86_XLXI_1_regAddr_30_SRINV_43178
    );
  XLXI_27_XLXI_86_XLXI_1_regAddr_30_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_86_XLXI_1_regAddr_30_CLKINV_43177
    );
  XLXI_27_XLXI_86_XLXI_1_regAddr_30_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXN_580_0,
      O => XLXI_27_XLXI_86_XLXI_1_regAddr_30_CEINV_43176
    );
  XLXI_27_XLXI_90_SectAddr_20_1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X48Y59"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrFAT(20),
      ADR1 => XLXI_27_XLXI_90_adrSec(20),
      ADR2 => XLXI_27_XLXI_90_SectAddr_or0000,
      ADR3 => XLXI_27_XLXI_90_State(7),
      O => XLXI_27_XLXN_581(20)
    );
  XLXI_27_XLXI_90_adrFAT_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_nrClus_0_mux00005_43235,
      O => XLXI_27_XLXI_90_nrClus_0_mux00005_0
    );
  XLXI_27_XLXI_90_adrFAT_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X47Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_0_mux00001_43223,
      O => XLXI_27_XLXI_90_adrFAT_0_DYMUX_43226
    );
  XLXI_27_XLXI_90_adrFAT_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N196,
      O => XLXI_27_XLXI_90_adrFAT_0_SRINV_43218
    );
  XLXI_27_XLXI_90_adrFAT_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_adrFAT_0_CLKINV_43217
    );
  XLXI_27_XLXI_90_adrFAT_0_mux00001 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X47Y44"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrFAT_10_and0000,
      ADR1 => XLXI_27_XLXI_90_N47,
      ADR2 => XLXI_27_XLXI_90_N96_0,
      ADR3 => XLXI_27_XLXI_86_XLXI_1_regMISO(0),
      O => XLXI_27_XLXI_90_adrFAT_0_mux00001_43223
    );
  XLXI_27_XLXI_90_adrFAT_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_nrClus_1_mux00005_43268,
      O => XLXI_27_XLXI_90_nrClus_1_mux00005_0
    );
  XLXI_27_XLXI_90_adrFAT_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X44Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_1_mux00001_43256,
      O => XLXI_27_XLXI_90_adrFAT_1_DYMUX_43259
    );
  XLXI_27_XLXI_90_adrFAT_1_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X44Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N182,
      O => XLXI_27_XLXI_90_adrFAT_1_SRINV_43251
    );
  XLXI_27_XLXI_90_adrFAT_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X44Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_adrFAT_1_CLKINV_43250
    );
  XLXI_27_XLXI_90_adrFAT_1_mux00001 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X44Y47"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_regMISO(1),
      ADR1 => XLXI_27_XLXI_90_N47,
      ADR2 => XLXI_27_XLXI_90_N96_0,
      ADR3 => XLXI_27_XLXI_90_adrFAT_10_and0000,
      O => XLXI_27_XLXI_90_adrFAT_1_mux00001_43256
    );
  XLXI_27_XLXI_90_adrFAT_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_nrClus_2_mux00005_43301,
      O => XLXI_27_XLXI_90_nrClus_2_mux00005_0
    );
  XLXI_27_XLXI_90_adrFAT_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_2_mux00001_43289,
      O => XLXI_27_XLXI_90_adrFAT_2_DYMUX_43292
    );
  XLXI_27_XLXI_90_adrFAT_2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N180,
      O => XLXI_27_XLXI_90_adrFAT_2_SRINV_43284
    );
  XLXI_27_XLXI_90_adrFAT_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_adrFAT_2_CLKINV_43283
    );
  XLXI_27_XLXI_90_adrFAT_2_mux00001 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X48Y45"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_regMISO(2),
      ADR1 => XLXI_27_XLXI_90_N96_0,
      ADR2 => XLXI_27_XLXI_90_adrFAT_10_and0000,
      ADR3 => XLXI_27_XLXI_90_N47,
      O => XLXI_27_XLXI_90_adrFAT_2_mux00001_43289
    );
  XLXI_27_XLXI_90_adrFAT_3_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_NextState_and00014_43334,
      O => XLXI_27_XLXI_90_NextState_and00014_0
    );
  XLXI_27_XLXI_90_adrFAT_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X49Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_3_mux00001_43322,
      O => XLXI_27_XLXI_90_adrFAT_3_DYMUX_43325
    );
  XLXI_27_XLXI_90_adrFAT_3_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X49Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N178,
      O => XLXI_27_XLXI_90_adrFAT_3_SRINV_43317
    );
  XLXI_27_XLXI_90_adrFAT_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X49Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_adrFAT_3_CLKINV_43316
    );
  XLXI_27_XLXI_90_adrFAT_3_mux00001 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X49Y50"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_regMISO(3),
      ADR1 => XLXI_27_XLXI_90_N96_0,
      ADR2 => XLXI_27_XLXI_90_N47,
      ADR3 => XLXI_27_XLXI_90_adrFAT_10_and0000,
      O => XLXI_27_XLXI_90_adrFAT_3_mux00001_43322
    );
  XLXI_27_XLXI_90_adrFAT_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_4_mux00001_43355,
      O => XLXI_27_XLXI_90_adrFAT_4_DYMUX_43358
    );
  XLXI_27_XLXI_90_adrFAT_4_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N176,
      O => XLXI_27_XLXI_90_adrFAT_4_SRINV_43350
    );
  XLXI_27_XLXI_90_adrFAT_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_adrFAT_4_CLKINV_43349
    );
  XLXI_27_XLXI_90_adrFAT_4_mux00001 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X54Y41"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrFAT_10_and0000,
      ADR1 => XLXI_27_XLXI_90_N96_0,
      ADR2 => XLXI_27_XLXI_86_XLXI_1_regMISO(4),
      ADR3 => XLXI_27_XLXI_90_N47,
      O => XLXI_27_XLXI_90_adrFAT_4_mux00001_43355
    );
  XLXI_27_XLXI_90_adrFAT_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_5_mux00001_43388,
      O => XLXI_27_XLXI_90_adrFAT_5_DYMUX_43391
    );
  XLXI_27_XLXI_90_adrFAT_5_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N174,
      O => XLXI_27_XLXI_90_adrFAT_5_SRINV_43383
    );
  XLXI_27_XLXI_90_adrFAT_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_adrFAT_5_CLKINV_43382
    );
  XLXI_27_XLXI_90_adrSec_or00011 : X_LUT4
    generic map(
      INIT => X"FFF0",
      LOC => "SLICE_X51Y44"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_90_State(15),
      ADR3 => XLXI_27_XLXI_90_State(11),
      O => XLXI_27_XLXI_90_adrSec_or0001
    );
  XLXI_27_XLXI_90_adrFAT_5_mux00001 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X50Y46"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_N47,
      ADR1 => XLXI_27_XLXI_90_N96_0,
      ADR2 => XLXI_27_XLXI_86_XLXI_1_regMISO(5),
      ADR3 => XLXI_27_XLXI_90_adrFAT_10_and0000,
      O => XLXI_27_XLXI_90_adrFAT_5_mux00001_43388
    );
  XLXI_27_XLXI_90_adrFAT_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X46Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_6_mux00001_43421,
      O => XLXI_27_XLXI_90_adrFAT_6_DYMUX_43424
    );
  XLXI_27_XLXI_90_adrFAT_6_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X46Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N172,
      O => XLXI_27_XLXI_90_adrFAT_6_SRINV_43416
    );
  XLXI_27_XLXI_90_adrFAT_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X46Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_adrFAT_6_CLKINV_43415
    );
  XLXI_27_XLXI_90_adrFAT_6_mux00001 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X46Y51"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrFAT_10_and0000,
      ADR1 => XLXI_27_XLXI_90_N47,
      ADR2 => XLXI_27_XLXI_90_N96_0,
      ADR3 => XLXI_27_XLXI_86_XLXI_1_regMISO(6),
      O => XLXI_27_XLXI_90_adrFAT_6_mux00001_43421
    );
  XLXI_27_XLXI_90_adrFAT_7_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X46Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_NextState_and000120_43466,
      O => XLXI_27_XLXI_90_NextState_and000120_0
    );
  XLXI_27_XLXI_90_adrFAT_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X46Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_7_mux00001_43454,
      O => XLXI_27_XLXI_90_adrFAT_7_DYMUX_43457
    );
  XLXI_27_XLXI_90_adrFAT_7_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X46Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N170,
      O => XLXI_27_XLXI_90_adrFAT_7_SRINV_43449
    );
  XLXI_27_XLXI_90_adrFAT_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X46Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_adrFAT_7_CLKINV_43448
    );
  XLXI_27_XLXI_90_adrFAT_7_mux00001 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X46Y50"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_N96_0,
      ADR1 => XLXI_27_XLXI_90_N47,
      ADR2 => XLXI_27_XLXI_90_adrFAT_10_and0000,
      ADR3 => XLXI_27_XLXI_86_XLXI_1_regMISO(7),
      O => XLXI_27_XLXI_90_adrFAT_7_mux00001_43454
    );
  XLXI_27_XLXI_90_adrFAT_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N302,
      O => XLXI_27_N302_0
    );
  XLXI_27_XLXI_90_adrFAT_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_8_mux00001_43486,
      O => XLXI_27_XLXI_90_adrFAT_8_DYMUX_43489
    );
  XLXI_27_XLXI_90_adrFAT_8_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N168,
      O => XLXI_27_XLXI_90_adrFAT_8_SRINV_43481
    );
  XLXI_27_XLXI_90_adrFAT_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_adrFAT_8_CLKINV_43480
    );
  XLXI_27_XLXI_90_adrFAT_8_mux00001 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X45Y58"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_regMISO(0),
      ADR1 => XLXI_27_XLXI_90_N96_0,
      ADR2 => XLXI_27_XLXI_90_adrFAT_10_and0000,
      ADR3 => XLXI_27_XLXI_90_N55,
      O => XLXI_27_XLXI_90_adrFAT_8_mux00001_43486
    );
  XLXI_27_XLXI_90_adrFAT_9_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_NextState_and000212_43532,
      O => XLXI_27_XLXI_90_NextState_and000212_0
    );
  XLXI_27_XLXI_90_adrFAT_9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X49Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_9_mux00001_43520,
      O => XLXI_27_XLXI_90_adrFAT_9_DYMUX_43523
    );
  XLXI_27_XLXI_90_adrFAT_9_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X49Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N166,
      O => XLXI_27_XLXI_90_adrFAT_9_SRINV_43515
    );
  XLXI_27_XLXI_90_adrFAT_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X49Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_adrFAT_9_CLKINV_43514
    );
  XLXI_27_XLXI_90_adrFAT_9_mux00001 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X49Y56"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrFAT_10_and0000,
      ADR1 => XLXI_27_XLXI_90_N55,
      ADR2 => XLXI_27_XLXI_90_N96_0,
      ADR3 => XLXI_27_XLXI_86_XLXI_1_regMISO(1),
      O => XLXI_27_XLXI_90_adrFAT_9_mux00001_43520
    );
  XLXI_27_XLXI_86_XLXI_1_NextState_and000025_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_NextState_and000025_43556,
      O => XLXI_27_XLXI_86_XLXI_1_NextState_and000025_0
    );
  XLXI_27_XLXI_86_XLXI_1_NextState_and000025_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_iRxByteCE_or000031_43549,
      O => XLXI_27_XLXI_86_XLXI_2_iRxByteCE_or000031_0
    );
  XLXI_27_XLXI_86_XLXI_2_iRxByteCE_or000031 : X_LUT4
    generic map(
      INIT => X"7FFF",
      LOC => "SLICE_X35Y71"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_2_regMISO(4),
      ADR1 => XLXI_27_XLXI_86_XLXI_2_regMISO(5),
      ADR2 => XLXI_27_XLXI_86_XLXI_2_regMISO(6),
      ADR3 => XLXI_27_XLXI_86_XLXI_2_regMISO(0),
      O => XLXI_27_XLXI_86_XLXI_2_iRxByteCE_or000031_43549
    );
  XLXI_27_XLXI_86_XLXI_1_regAddr_18_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X47Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXN_581(9),
      O => XLXI_27_XLXI_86_XLXI_1_regAddr_18_DXMUX_43589
    );
  XLXI_27_XLXI_86_XLXI_1_regAddr_18_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_SectAddr_or0000_pack_1,
      O => XLXI_27_XLXI_90_SectAddr_or0000
    );
  XLXI_27_XLXI_86_XLXI_1_regAddr_18_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_State(2),
      O => XLXI_27_XLXI_86_XLXI_1_regAddr_18_SRINV_43573
    );
  XLXI_27_XLXI_86_XLXI_1_regAddr_18_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_86_XLXI_1_regAddr_18_CLKINV_43572
    );
  XLXI_27_XLXI_86_XLXI_1_regAddr_18_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXN_580_0,
      O => XLXI_27_XLXI_86_XLXI_1_regAddr_18_CEINV_43571
    );
  XLXI_27_XLXI_86_XLXI_1_N25_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_N25,
      O => XLXI_27_XLXI_86_XLXI_1_N25_0
    );
  XLXI_27_XLXI_86_XLXI_1_N25_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_iRxByteCE_or000055_43608,
      O => XLXI_27_XLXI_86_XLXI_2_iRxByteCE_or000055_0
    );
  XLXI_27_XLXI_86_XLXI_2_iRxByteCE_or000055 : X_LUT4
    generic map(
      INIT => X"0020",
      LOC => "SLICE_X32Y75"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_2_SCK_TLH1_14602,
      ADR1 => XLXI_27_XLXI_86_XLXI_2_State(3),
      ADR2 => XLXI_27_XLXI_86_XLXI_2_State(2),
      ADR3 => XLXI_27_XLXI_86_XLXI_2_State(1),
      O => XLXI_27_XLXI_86_XLXI_2_iRxByteCE_or000055_43608
    );
  XLXI_27_XLXI_86_XLXI_2_regMOSI_not0001_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y77",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_regMOSI_not0001,
      O => XLXI_27_XLXI_86_XLXI_2_regMOSI_not0001_0
    );
  XLXI_27_XLXI_86_XLXI_2_regMOSI_not00011 : X_LUT4
    generic map(
      INIT => X"D080",
      LOC => "SLICE_X37Y77"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_2_State(1),
      ADR1 => XLXI_27_XLXI_86_XLXI_2_SCK_THL,
      ADR2 => XLXI_27_XLXI_86_XLXI_2_N7,
      ADR3 => XLXI_27_XLXI_86_XLXN_1,
      O => XLXI_27_XLXI_86_XLXI_2_regMOSI_not0001
    );
  XLXN_118_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXN_118,
      O => XLXN_118_0
    );
  XLXI_34_ResDORdy_Mxor_DOut_Result1 : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X34Y45"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_34_ResDORdy_qDIn_14604,
      ADR2 => VCC,
      ADR3 => XLXI_34_ResDORdy_prevDIn_14603,
      O => XLXN_118
    );
  XLXI_31_XLXI_22_Period_12_mux0007_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_12_mux0007,
      O => XLXI_31_XLXI_22_Period_12_mux0007_0
    );
  XLXI_31_XLXI_22_Period_12_mux0007_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_1_mux0004,
      O => XLXI_31_XLXI_22_Period_1_mux0004_0
    );
  XLXI_31_XLXI_22_Period_1_mux00041 : X_LUT4
    generic map(
      INIT => X"FCCC",
      LOC => "SLICE_X20Y22"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_XLXI_22_N72,
      ADR2 => XLXI_31_XLXI_22_N30,
      ADR3 => XLXI_31_XLXI_22_Period_21_and0000,
      O => XLXI_31_XLXI_22_Period_1_mux0004
    );
  XLXI_27_N103_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N103,
      O => XLXI_27_N103_0
    );
  XLXI_27_N103_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_0_and0000_pack_1,
      O => XLXI_27_XLXI_90_FSize_0_and0000
    );
  XLXI_27_XLXI_90_FSize_0_and00001 : X_LUT4
    generic map(
      INIT => X"F000",
      LOC => "SLICE_X47Y74"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_90_State(24),
      ADR3 => XLXI_27_XLXI_86_XLXI_1_RxCE1_12369,
      O => XLXI_27_XLXI_90_FSize_0_and0000_pack_1
    );
  XLXI_27_XLXI_86_XLXI_1_State_16_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X36Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_NextState_16_11_43716,
      O => XLXI_27_XLXI_86_XLXI_1_State_16_DXMUX_43719
    );
  XLXI_27_XLXI_86_XLXI_1_State_16_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N41_pack_2,
      O => XLXI_27_N41
    );
  XLXI_27_XLXI_86_XLXI_1_State_16_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X36Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_27_File_Source_Selected_12344,
      O => XLXI_27_XLXI_86_XLXI_1_State_16_SRINV_43704
    );
  XLXI_27_XLXI_86_XLXI_1_State_16_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X36Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_86_XLXI_1_State_16_CLKINV_43703
    );
  XLXI_27_XLXI_86_XLXI_1_NextState_16_1_SW0 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X36Y73"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_State(17),
      ADR1 => XLXI_27_XLXI_86_XLXI_1_State(15),
      ADR2 => XLXI_27_XLXI_86_XLXI_1_State(8),
      ADR3 => XLXI_27_XLXI_86_XLXI_1_State(18),
      O => XLXI_27_N41_pack_2
    );
  XLXI_27_XLXI_90_FSize_8_mux0000_SW0 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X50Y67"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_N51,
      ADR1 => XLXI_27_XLXI_90_N12,
      ADR2 => XLXI_27_XLXI_90_FSize(8),
      ADR3 => XLXI_27_XLXI_86_XLXI_1_regMISO(0),
      O => XLXI_27_N59
    );
  XLXI_27_XLXI_90_FSize_10_mux0000_SW0 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X47Y64"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_regMISO(2),
      ADR1 => XLXI_27_XLXI_90_N51,
      ADR2 => XLXI_27_XLXI_90_N12,
      ADR3 => XLXI_27_XLXI_90_FSize(10),
      O => XLXI_27_N61
    );
  XLXI_27_XLXI_90_adrFAT_11_mux0000_SW0 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X49Y51"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrFAT(11),
      ADR1 => XLXI_27_XLXI_90_N6_0,
      ADR2 => XLXI_27_XLXI_90_adrFAT_add0000(11),
      ADR3 => XLXI_27_XLXI_90_N45,
      O => XLXI_27_N192
    );
  N134_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => N134,
      O => N134_0
    );
  N134_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Mmux_Period_19_35_43810,
      O => XLXI_31_XLXI_22_Mmux_Period_19_35_0
    );
  XLXI_31_XLXI_22_Mmux_Period_19_35 : X_LUT4
    generic map(
      INIT => X"EEEE",
      LOC => "SLICE_X24Y20"
    )
    port map (
      ADR0 => XLXI_31_XLXN_371_1_0,
      ADR1 => XLXI_31_XLXN_371_0_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_XLXI_22_Mmux_Period_19_35_43810
    );
  XLXI_31_XLXI_22_Period_11_mux0010_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_11_mux0010,
      O => XLXI_31_XLXI_22_Period_11_mux0010_0
    );
  XLXI_31_XLXI_22_Period_11_mux0010_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_2_mux0002,
      O => XLXI_31_XLXI_22_Period_2_mux0002_0
    );
  XLXI_31_XLXI_22_Period_2_mux00022 : X_LUT4
    generic map(
      INIT => X"F0E0",
      LOC => "SLICE_X14Y21"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Mrom_rom00004,
      ADR1 => XLXI_31_XLXI_22_Period_14_cmp_eq0000,
      ADR2 => XLXI_31_XLXI_22_Period_21_and0000,
      ADR3 => XLXI_31_XLXI_22_N31,
      O => XLXI_31_XLXI_22_Period_2_mux0002
    );
  XLXI_31_XLXI_22_Period_6_mux0006_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_6_mux0006,
      O => XLXI_31_XLXI_22_Period_6_mux0006_0
    );
  XLXI_31_XLXI_22_Period_6_mux0006_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_2_mux0003,
      O => XLXI_31_XLXI_22_Period_2_mux0003_0
    );
  XLXI_31_XLXI_22_Period_2_mux00031 : X_LUT4
    generic map(
      INIT => X"F0F8",
      LOC => "SLICE_X12Y14"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_N38,
      ADR1 => XLXI_31_XLXN_373(0),
      ADR2 => XLXI_31_XLXI_22_Period_1_mux0002,
      ADR3 => XLXI_31_XLXN_373_2_0,
      O => XLXI_31_XLXI_22_Period_2_mux0003
    );
  XLXI_31_XLXI_22_Period_8_mux0002_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_8_mux0002,
      O => XLXI_31_XLXI_22_Period_8_mux0002_0
    );
  XLXI_31_XLXI_22_Period_8_mux0002_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_2_mux0004,
      O => XLXI_31_XLXI_22_Period_2_mux0004_0
    );
  XLXI_31_XLXI_22_Period_2_mux00041 : X_LUT4
    generic map(
      INIT => X"FEEE",
      LOC => "SLICE_X20Y19"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_N26,
      ADR1 => XLXI_31_XLXI_22_N21,
      ADR2 => XLXI_31_XLXI_22_N30,
      ADR3 => XLXI_31_XLXI_22_Period_21_and0000,
      O => XLXI_31_XLXI_22_Period_2_mux0004
    );
  XLXI_31_XLXI_22_Period_11_mux0008_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_11_mux0008,
      O => XLXI_31_XLXI_22_Period_11_mux0008_0
    );
  XLXI_31_XLXI_22_Period_11_mux0008_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_2_mux0005,
      O => XLXI_31_XLXI_22_Period_2_mux0005_0
    );
  XLXI_31_XLXI_22_Period_2_mux00051 : X_LUT4
    generic map(
      INIT => X"FBF8",
      LOC => "SLICE_X14Y18"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_N67,
      ADR1 => XLXI_31_XLXN_373(0),
      ADR2 => XLXI_31_XLXI_22_N71,
      ADR3 => XLXI_31_XLXI_22_N69,
      O => XLXI_31_XLXI_22_Period_2_mux0005
    );
  XLXI_31_XLXI_22_Period_6_mux0005_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_6_mux0005,
      O => XLXI_31_XLXI_22_Period_6_mux0005_0
    );
  XLXI_31_XLXI_22_Period_6_mux0005_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_2_mux0009,
      O => XLXI_31_XLXI_22_Period_2_mux0009_0
    );
  XLXI_31_XLXI_22_Period_2_mux00091 : X_LUT4
    generic map(
      INIT => X"FDEC",
      LOC => "SLICE_X15Y12"
    )
    port map (
      ADR0 => XLXI_31_XLXN_373(0),
      ADR1 => XLXI_31_XLXI_22_Period_18_mux0006,
      ADR2 => XLXI_31_XLXI_22_N69,
      ADR3 => XLXI_31_XLXI_22_N67,
      O => XLXI_31_XLXI_22_Period_2_mux0009
    );
  XLXI_27_N127_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X46Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N127,
      O => XLXI_27_N127_0
    );
  XLXI_27_N127_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X46Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N130,
      O => XLXI_27_N130_0
    );
  XLXI_27_XLXI_90_FSize_31_mux0000_SW0 : X_LUT4
    generic map(
      INIT => X"F780",
      LOC => "SLICE_X46Y74"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_NextState_cmp_eq0020,
      ADR1 => XLXI_27_XLXI_90_FSize_0_and0000,
      ADR2 => XLXI_27_XLXI_86_XLXI_1_regMISO(7),
      ADR3 => XLXI_27_XLXI_90_FSize(31),
      O => XLXI_27_N130
    );
  XLXI_27_XLXI_89_cntBytes_not0003_inv_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_cntBytes_not0002,
      O => XLXI_27_XLXI_89_cntBytes_not0002_0
    );
  XLXI_27_XLXI_89_cntBytes_not00021 : X_LUT4
    generic map(
      INIT => X"E1B4",
      LOC => "SLICE_X18Y43"
    )
    port map (
      ADR0 => XLXI_27_XLXI_89_cntBytes(11),
      ADR1 => XLXI_27_XLXI_90_Res_DO_CE_DInToggle_SR(0),
      ADR2 => XLXI_27_XLXI_89_DoPOP_0,
      ADR3 => XLXI_27_XLXI_90_Res_DO_CE_DInToggle_SR(1),
      O => XLXI_27_XLXI_89_cntBytes_not0002
    );
  XLXI_27_XLXI_90_adrFAT_5_mux0000_SW0 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X54Y46"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_N7,
      ADR1 => XLXI_27_XLXI_90_adrFAT(5),
      ADR2 => XLXI_27_XLXI_90_N45,
      ADR3 => XLXI_27_XLXI_90_adrFAT_add0000(5),
      O => XLXI_27_N174
    );
  XLXI_31_FileReader_Playing_Stop_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X0Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Stop_BYINV_44018,
      O => XLXI_31_FileReader_Playing_Stop_DYMUX_44019
    );
  XLXI_31_FileReader_Playing_Stop_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => XLXI_31_FileReader_Playing_Stop_BYINV_44018
    );
  XLXI_31_FileReader_Playing_Stop_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Stop_not0001,
      O => XLXI_31_FileReader_Playing_Stop_SRINV_44017
    );
  XLXI_31_FileReader_Playing_Stop_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_FileReader_Playing_Stop_CLKINV_44016
    );
  XLXI_34_PS_Samp_cmp_eq00009_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_34_PS_Samp_cmp_eq00009_44033,
      O => XLXI_34_PS_Samp_cmp_eq00009_0
    );
  XLXI_34_PS_Samp_cmp_eq00009 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X64Y53"
    )
    port map (
      ADR0 => XLXI_34_cnt8b(7),
      ADR1 => XLXI_34_cnt8b(5),
      ADR2 => XLXI_34_cnt8b(4),
      ADR3 => XLXI_34_cnt8b(6),
      O => XLXI_34_PS_Samp_cmp_eq00009_44033
    );
  XLXI_27_XLXI_86_XLXN_53_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y81",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXN_53,
      O => XLXI_27_XLXI_86_XLXN_53_0
    );
  XLXI_27_XLXI_86_XLXN_53_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y81",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_SCK_THL_pack_1,
      O => XLXI_27_XLXI_86_XLXI_2_SCK_THL
    );
  XLXI_27_XLXI_86_XLXI_2_SCK_THL_and00001 : X_LUT4
    generic map(
      INIT => X"C0C0",
      LOC => "SLICE_X33Y81"
    )
    port map (
      ADR0 => VCC,
      ADR1 => SDC_SCK_OBUF_12432,
      ADR2 => XLXI_27_XLXI_86_XLXI_2_SCK_T_0,
      ADR3 => VCC,
      O => XLXI_27_XLXI_86_XLXI_2_SCK_THL_pack_1
    );
  XLXI_31_XLXI_22_Period_10_mux0008_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_10_mux0008,
      O => XLXI_31_XLXI_22_Period_10_mux0008_0
    );
  XLXI_31_XLXI_22_Period_10_mux0008_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_3_mux0001,
      O => XLXI_31_XLXI_22_Period_3_mux0001_0
    );
  XLXI_31_XLXI_22_Period_3_mux00012 : X_LUT4
    generic map(
      INIT => X"FFEC",
      LOC => "SLICE_X12Y21"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Period_21_and0000,
      ADR1 => XLXI_31_XLXI_22_Period_6_mux0007_0,
      ADR2 => XLXI_31_XLXI_22_Period_14_cmp_eq0000,
      ADR3 => XLXI_31_XLXI_22_Period_15_mux0005_0,
      O => XLXI_31_XLXI_22_Period_3_mux0001
    );
  XLXI_31_XLXI_22_Period_11_mux0011_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_11_mux0011,
      O => XLXI_31_XLXI_22_Period_11_mux0011_0
    );
  XLXI_31_XLXI_22_Period_11_mux0011_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_3_mux0002,
      O => XLXI_31_XLXI_22_Period_3_mux0002_0
    );
  XLXI_31_XLXI_22_Period_3_mux00021 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X12Y19"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_N37_0,
      ADR1 => XLXI_31_XLXI_22_N26,
      ADR2 => XLXI_31_XLXI_22_N52_0,
      ADR3 => XLXI_31_XLXI_22_Period_15_mux0005_0,
      O => XLXI_31_XLXI_22_Period_3_mux0002
    );
  XLXI_31_XLXI_22_Period_4_mux0005_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_4_mux0005,
      O => XLXI_31_XLXI_22_Period_4_mux0005_0
    );
  XLXI_31_XLXI_22_Period_4_mux0005_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_3_mux0005,
      O => XLXI_31_XLXI_22_Period_3_mux0005_0
    );
  XLXI_31_XLXI_22_Period_3_mux00051 : X_LUT4
    generic map(
      INIT => X"DD00",
      LOC => "SLICE_X13Y21"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_N32,
      ADR1 => XLXI_31_XLXN_373_1_0,
      ADR2 => VCC,
      ADR3 => XLXI_31_XLXI_22_N29,
      O => XLXI_31_XLXI_22_Period_3_mux0005
    );
  XLXI_31_XLXI_22_Period_8_mux0006_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_8_mux0006,
      O => XLXI_31_XLXI_22_Period_8_mux0006_0
    );
  XLXI_31_XLXI_22_Period_8_mux0006_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_3_mux0006,
      O => XLXI_31_XLXI_22_Period_3_mux0006_0
    );
  XLXI_31_XLXI_22_Period_3_mux00061 : X_LUT4
    generic map(
      INIT => X"FEFA",
      LOC => "SLICE_X12Y16"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_N37_0,
      ADR1 => XLXI_31_XLXI_22_Period_14_cmp_eq0000,
      ADR2 => XLXI_31_XLXI_22_N42,
      ADR3 => XLXI_31_XLXI_22_Period_21_and0000,
      O => XLXI_31_XLXI_22_Period_3_mux0006
    );
  XLXI_31_XLXI_22_Period_11_mux0005_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_11_mux0005,
      O => XLXI_31_XLXI_22_Period_11_mux0005_0
    );
  XLXI_31_XLXI_22_Period_11_mux0005_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_3_mux0007,
      O => XLXI_31_XLXI_22_Period_3_mux0007_0
    );
  XLXI_31_XLXI_22_Period_3_mux00071 : X_LUT4
    generic map(
      INIT => X"000C",
      LOC => "SLICE_X15Y20"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_XLXI_22_N40,
      ADR2 => XLXI_31_XLXI_22_Period_14_cmp_eq0000,
      ADR3 => XLXI_31_XLXI_22_Mrom_rom00004,
      O => XLXI_31_XLXI_22_Period_3_mux0007
    );
  XLXI_27_N124_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N124,
      O => XLXI_27_N124_0
    );
  XLXI_27_N124_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N121,
      O => XLXI_27_N121_0
    );
  XLXI_27_XLXI_90_FSize_28_mux0000_SW0 : X_LUT4
    generic map(
      INIT => X"DF80",
      LOC => "SLICE_X44Y72"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_NextState_cmp_eq0020,
      ADR1 => XLXI_27_XLXI_86_XLXI_1_regMISO(4),
      ADR2 => XLXI_27_XLXI_90_FSize_0_and0000,
      ADR3 => XLXI_27_XLXI_90_FSize(28),
      O => XLXI_27_N121
    );
  XLXI_27_XLXI_90_FIFO_Full512_50M_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_Full512_12433,
      O => XLXI_27_XLXI_90_FIFO_Full512_50M_DYMUX_44209
    );
  XLXI_27_XLXI_90_FIFO_Full512_50M_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_FIFO_Full512_50M_CLKINV_44207
    );
  XLXI_27_N236_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N236,
      O => XLXI_27_N236_0
    );
  XLXI_27_XLXI_90_cnt32_or00001 : X_LUT4
    generic map(
      INIT => X"FFF8",
      LOC => "SLICE_X50Y50"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_ffSpC32n16_12285,
      ADR1 => XLXI_27_XLXI_90_State(11),
      ADR2 => XLXI_27_XLXI_90_State(15),
      ADR3 => XLXI_27_XLXI_90_State(10),
      O => XLXI_27_XLXI_90_cnt32_or0000
    );
  XLXI_27_XLXI_90_adrSec_mux0003_1_mand_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X46Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0003_1_mand,
      O => XLXI_27_XLXI_90_adrSec_mux0003_1_mand_0
    );
  XLXI_27_XLXI_90_adrSec_mux0003_1_mand_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X46Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_cnt32_or0001_pack_1,
      O => XLXI_27_XLXI_90_cnt32_or0001
    );
  XLXI_27_XLXI_90_cnt32_or00011 : X_LUT4
    generic map(
      INIT => X"FAFA",
      LOC => "SLICE_X46Y53"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_State(21),
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_90_State(17),
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_cnt32_or0001_pack_1
    );
  XLXI_31_FileReader_Tone_Char_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXN_155(1),
      O => XLXI_31_FileReader_Tone_Char_1_DXMUX_44276
    );
  XLXI_31_FileReader_Tone_Char_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXN_155(0),
      O => XLXI_31_FileReader_Tone_Char_1_DYMUX_44270
    );
  XLXI_31_FileReader_Tone_Char_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_FileReader_Tone_Char_1_CLKINV_44268
    );
  XLXI_31_FileReader_Tone_Char_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_State_cmp_eq0008_0,
      O => XLXI_31_FileReader_Tone_Char_1_CEINV_44267
    );
  XLXI_31_FileReader_Tone_Char_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXN_155(3),
      O => XLXI_31_FileReader_Tone_Char_3_DXMUX_44296
    );
  XLXI_31_FileReader_Tone_Char_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXN_155(2),
      O => XLXI_31_FileReader_Tone_Char_3_DYMUX_44290
    );
  XLXI_31_FileReader_Tone_Char_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_FileReader_Tone_Char_3_CLKINV_44288
    );
  XLXI_31_FileReader_Tone_Char_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_State_cmp_eq0008_0,
      O => XLXI_31_FileReader_Tone_Char_3_CEINV_44287
    );
  XLXI_31_FileReader_Tone_Char_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXN_155(5),
      O => XLXI_31_FileReader_Tone_Char_5_DXMUX_44316
    );
  XLXI_31_FileReader_Tone_Char_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXN_155(4),
      O => XLXI_31_FileReader_Tone_Char_5_DYMUX_44310
    );
  XLXI_31_FileReader_Tone_Char_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_FileReader_Tone_Char_5_CLKINV_44308
    );
  XLXI_31_FileReader_Tone_Char_5_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_State_cmp_eq0008_0,
      O => XLXI_31_FileReader_Tone_Char_5_CEINV_44307
    );
  XLXI_31_FileReader_Tone_Char_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXN_155(7),
      O => XLXI_31_FileReader_Tone_Char_7_DXMUX_44336
    );
  XLXI_31_FileReader_Tone_Char_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXN_155(6),
      O => XLXI_31_FileReader_Tone_Char_7_DYMUX_44330
    );
  XLXI_31_FileReader_Tone_Char_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_FileReader_Tone_Char_7_CLKINV_44328
    );
  XLXI_31_FileReader_Tone_Char_7_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_State_cmp_eq0008_0,
      O => XLXI_31_FileReader_Tone_Char_7_CEINV_44327
    );
  XLXI_33_Cnt_0_DXMUX : X_INV
    generic map(
      LOC => "SLICE_X30Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_33_Cnt(0),
      O => XLXI_33_Cnt_0_DXMUX_44365
    );
  XLXI_33_Cnt_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_33_Result(1),
      O => XLXI_33_Cnt_0_DYMUX_44359
    );
  XLXI_33_Cnt_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_33_Cnt_or0000_0,
      O => XLXI_33_Cnt_0_SRINV_44349
    );
  XLXI_33_Cnt_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_33_Cnt_0_CLKINV_44348
    );
  XLXI_33_Mcount_Cnt_xor_1_11 : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X30Y10"
    )
    port map (
      ADR0 => XLXI_33_Cnt(1),
      ADR1 => XLXI_33_Cnt(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_33_Result(1)
    );
  XLXI_27_N45_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_NextState_and00024_44384,
      O => XLXI_27_XLXI_90_NextState_and00024_0
    );
  XLXI_27_XLXI_90_NextState_and00024 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X50Y64"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_regMISO(0),
      ADR1 => XLXI_27_XLXI_86_XLXI_1_regMISO(2),
      ADR2 => XLXI_27_XLXI_86_XLXI_1_regMISO(4),
      ADR3 => XLXI_27_XLXI_86_XLXI_1_regMISO(3),
      O => XLXI_27_XLXI_90_NextState_and00024_44384
    );
  XLXI_27_XLXI_90_State_mux0002_9_123_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_State_mux0002_9_123_44415,
      O => XLXI_27_XLXI_90_State_mux0002_9_123_0
    );
  XLXI_27_XLXI_90_State_mux0002_9_123_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_NextState_and0012,
      O => XLXI_27_XLXI_90_NextState_and0012_0
    );
  XLXI_27_XLXI_90_NextState_and00121 : X_LUT4
    generic map(
      INIT => X"0020",
      LOC => "SLICE_X41Y58"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_N90,
      ADR1 => XLXI_27_XLXI_90_cnt512(0),
      ADR2 => XLXI_27_XLXI_90_cnt512(3),
      ADR3 => XLXI_27_XLXI_90_cnt512(1),
      O => XLXI_27_XLXI_90_NextState_and0012
    );
  XLXI_27_XLXI_90_State_mux0002_9_1119_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X42Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_State_mux0002_9_1119_44439,
      O => XLXI_27_XLXI_90_State_mux0002_9_1119_0
    );
  XLXI_27_XLXI_90_State_mux0002_9_1119_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X42Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_NextState_and0014,
      O => XLXI_27_XLXI_90_NextState_and0014_0
    );
  XLXI_27_XLXI_90_NextState_and00141 : X_LUT4
    generic map(
      INIT => X"2000",
      LOC => "SLICE_X42Y56"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_cnt512(1),
      ADR1 => XLXI_27_XLXI_90_cnt512(0),
      ADR2 => XLXI_27_XLXI_90_N90,
      ADR3 => XLXI_27_XLXI_90_cnt512(3),
      O => XLXI_27_XLXI_90_NextState_and0014
    );
  XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_4_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_4_0_44451,
      O => XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_4_0_0
    );
  XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_4_0 : X_LUT4
    generic map(
      INIT => X"FFCC",
      LOC => "SLICE_X41Y69"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_86_XLXI_1_State(9),
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_86_XLXI_1_State(20),
      O => XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_4_0_44451
    );
  XLXI_27_XLXI_90_cnt512_and0000_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_cnt512_and0000_44475,
      O => XLXI_27_XLXI_90_cnt512_and0000_0
    );
  XLXI_27_XLXI_90_cnt512_and0000_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N4_pack_1,
      O => XLXI_27_N4
    );
  XLXI_27_XLXI_90_cnt512_and0000_SW0 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X44Y54"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_State(5),
      ADR1 => XLXI_27_XLXI_90_State(23),
      ADR2 => XLXI_27_XLXI_90_State(22),
      ADR3 => XLXI_27_XLXI_90_State(28),
      O => XLXI_27_N4_pack_1
    );
  XLXI_33_DATASys_11_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Next_8b_Sample(7),
      O => XLXI_33_DATASys_11_DXMUX_44493
    );
  XLXI_33_DATASys_11_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Next_8b_Sample(6),
      O => XLXI_33_DATASys_11_DYMUX_44487
    );
  XLXI_33_DATASys_11_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_33_DATASys_11_CLKINV_44485
    );
  XLXI_33_DATASys_11_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_33_CmdSys_and0000_0,
      O => XLXI_33_DATASys_11_CEINV_44484
    );
  XLXI_27_XLXI_90_Res_Busy_qBusyInt_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Res_Busy_qBusyInt_BYINV_44504,
      O => XLXI_27_XLXI_90_Res_Busy_qBusyInt_DYMUX_44505
    );
  XLXI_27_XLXI_90_Res_Busy_qBusyInt_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => XLXI_27_XLXI_90_Res_Busy_qBusyInt_BYINV_44504
    );
  XLXI_27_XLXI_90_Res_Busy_qBusyInt_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_State(1),
      O => XLXI_27_XLXI_90_Res_Busy_qBusyInt_SRINV_44503
    );
  XLXI_27_XLXI_90_Res_Busy_qBusyInt_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_Res_Busy_qBusyInt_CLKINV_44502
    );
  XLXI_27_XLXI_90_Res_Busy_qBusyExt_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X23Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Res_Busy_qBusyInt_14608,
      O => XLXI_27_XLXI_90_Res_Busy_qBusyExt_DYMUX_44515
    );
  XLXI_27_XLXI_90_Res_Busy_qBusyExt_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_Res_Busy_qBusyExt_CLKINV_44513
    );
  XLXI_27_XLXI_90_Res_DO_CE_DInToggle_SR_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X18Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Res_DO_CE_DInToggle_14609,
      O => XLXI_27_XLXI_90_Res_DO_CE_DInToggle_SR_1_DXMUX_44531
    );
  XLXI_27_XLXI_90_Res_DO_CE_DInToggle_SR_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X18Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Res_DO_CE_DInToggle_SR(1),
      O => XLXI_27_XLXI_90_Res_DO_CE_DInToggle_SR_1_DYMUX_44526
    );
  XLXI_27_XLXI_90_Res_DO_CE_DInToggle_SR_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_Res_DO_CE_DInToggle_SR_1_CLKINV_44524
    );
  XLXI_31_FileReader_State_FSM_FFd2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X0Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_State_FSM_FFd2_In,
      O => XLXI_31_FileReader_State_FSM_FFd2_DXMUX_44563
    );
  XLXI_31_FileReader_State_FSM_FFd2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X0Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXN_153_pack_1,
      O => XLXN_153
    );
  XLXI_31_FileReader_State_FSM_FFd2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_27_File_Source_Selected_12344,
      O => XLXI_31_FileReader_State_FSM_FFd2_SRINV_44545
    );
  XLXI_31_FileReader_State_FSM_FFd2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_FileReader_State_FSM_FFd2_CLKINV_44544
    );
  XLXI_27_XLXI_89_iDO_Rdy1 : X_LUT4
    generic map(
      INIT => X"3033",
      LOC => "SLICE_X0Y49"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_89_State(0),
      ADR2 => XLXI_27_XLXI_89_cntBytes(0),
      ADR3 => XLXI_27_XLXI_89_N3,
      O => XLXN_153_pack_1
    );
  XLXI_31_XLXI_22_Period_8_mux0005_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_8_mux0005,
      O => XLXI_31_XLXI_22_Period_8_mux0005_0
    );
  XLXI_31_XLXI_22_Period_8_mux0005_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_4_mux0006,
      O => XLXI_31_XLXI_22_Period_4_mux0006_0
    );
  XLXI_31_XLXI_22_Period_4_mux00061 : X_LUT4
    generic map(
      INIT => X"E0C0",
      LOC => "SLICE_X12Y17"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_N31,
      ADR1 => XLXI_31_XLXI_22_N35,
      ADR2 => XLXI_31_XLXI_22_Period_21_and0000,
      ADR3 => XLXI_31_XLXN_373_3_0,
      O => XLXI_31_XLXI_22_Period_4_mux0006
    );
  XLXI_33_iBusy_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_33_iBusy_BXINV_44603,
      O => XLXI_33_iBusy_DXMUX_44604
    );
  XLXI_33_iBusy_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => XLXI_33_iBusy_BXINV_44603
    );
  XLXI_33_iBusy_REVUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_33_iBusy_and0000,
      O => XLXI_33_iBusy_REVUSED_44602
    );
  XLXI_33_iBusy_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => Reset_IBUF_13398,
      O => XLXI_33_iBusy_SRINV_44600
    );
  XLXI_33_iBusy_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_33_iBusy_CLKINV_44599
    );
  XLXI_33_iBusy_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_33_iBusy_cmp_eq0000,
      O => XLXI_33_iBusy_CEINV_44598
    );
  XLXI_31_XLXI_25_Next_8b_Sample_B_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Next_8b_Sample_B_mux0000_3_Q_44636,
      O => XLXI_31_XLXI_25_Next_8b_Sample_B_3_DXMUX_44639
    );
  XLXI_31_XLXI_25_Next_8b_Sample_B_3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => N144_pack_2,
      O => N144
    );
  XLXI_31_XLXI_25_Next_8b_Sample_B_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_25_Next_8b_Sample_B_3_CLKINV_44624
    );
  XLXI_31_XLXI_25_Next_8b_Sample_B_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Next_8b_Sample_not0001_0,
      O => XLXI_31_XLXI_25_Next_8b_Sample_B_3_CEINV_44623
    );
  XLXI_27_XLXI_90_FSize_7_mux0000_SW0 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X46Y65"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_FSize(7),
      ADR1 => XLXI_27_XLXI_86_XLXI_1_regMISO(7),
      ADR2 => XLXI_27_XLXI_90_N111,
      ADR3 => XLXI_27_XLXI_90_N49,
      O => XLXI_27_N51
    );
  XLXI_31_XLXI_25_Next_8b_Sample_B_mux0000_3_SW0 : X_LUT4
    generic map(
      INIT => X"9555",
      LOC => "SLICE_X28Y30"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Next_8b_Sample_B(3),
      ADR1 => XLXI_31_XLXI_25_Next_8b_Sample_B(2),
      ADR2 => XLXI_31_XLXI_25_Next_8b_Sample_B(1),
      ADR3 => XLXI_31_XLXI_25_Next_8b_Sample_B(0),
      O => N144_pack_2
    );
  XLXI_27_XLXI_90_adrClus0_not000131_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N106,
      O => XLXI_27_N106_0
    );
  XLXI_27_XLXI_90_adrFAT_0_cmp_eq00001_SW0 : X_LUT4
    generic map(
      INIT => X"FF0F",
      LOC => "SLICE_X48Y52"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_90_cnt512(6),
      ADR3 => XLXI_27_XLXI_90_cnt512(5),
      O => XLXI_27_N106
    );
  XLXI_31_XLXI_25_Next_8b_Sample_B_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Next_8b_Sample_B_mux0000_5_Q_44693,
      O => XLXI_31_XLXI_25_Next_8b_Sample_B_5_DXMUX_44696
    );
  XLXI_31_XLXI_25_Next_8b_Sample_B_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => N126_pack_2,
      O => N126
    );
  XLXI_31_XLXI_25_Next_8b_Sample_B_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_25_Next_8b_Sample_B_5_CLKINV_44680
    );
  XLXI_31_XLXI_25_Next_8b_Sample_B_5_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Next_8b_Sample_not0001_0,
      O => XLXI_31_XLXI_25_Next_8b_Sample_B_5_CEINV_44679
    );
  XLXI_31_XLXI_25_Next_8b_Sample_B_mux0000_5_SW0 : X_LUT4
    generic map(
      INIT => X"AA66",
      LOC => "SLICE_X29Y30"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Next_8b_Sample_B(5),
      ADR1 => XLXI_31_XLXI_25_Next_8b_Sample_B(4),
      ADR2 => VCC,
      ADR3 => XLXI_31_XLXI_25_N2,
      O => N126_pack_2
    );
  XLXI_33_N4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_33_N4,
      O => XLXI_33_N4_0
    );
  XLXI_33_regPISO_mux0000_0_1_SW1 : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X34Y10"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_33_ResStart_DInToggle_SR(0),
      ADR2 => XLXI_33_ResStart_DInToggle_SR(1),
      ADR3 => VCC,
      O => XLXI_33_N4
    );
  XLXI_31_XLXI_25_Next_8b_Sample_B_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Next_8b_Sample_B_mux0000_7_Q_44738,
      O => XLXI_31_XLXI_25_Next_8b_Sample_B_7_DXMUX_44741
    );
  XLXI_31_XLXI_25_Next_8b_Sample_B_7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => N128_pack_2,
      O => N128
    );
  XLXI_31_XLXI_25_Next_8b_Sample_B_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_25_Next_8b_Sample_B_7_CLKINV_44725
    );
  XLXI_31_XLXI_25_Next_8b_Sample_B_7_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Next_8b_Sample_not0001_0,
      O => XLXI_31_XLXI_25_Next_8b_Sample_B_7_CEINV_44724
    );
  XLXI_31_XLXI_25_Next_8b_Sample_B_mux0000_7_SW0 : X_LUT4
    generic map(
      INIT => X"BB44",
      LOC => "SLICE_X26Y27"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_N0_0,
      ADR1 => XLXI_31_XLXI_25_Next_8b_Sample_B(6),
      ADR2 => VCC,
      ADR3 => XLXI_31_XLXI_25_Next_8b_Sample_B(7),
      O => N128_pack_2
    );
  XLXI_27_XLXI_90_N40_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_N40,
      O => XLXI_27_XLXI_90_N40_0
    );
  XLXI_27_XLXI_90_ffFAT32n16_and00001 : X_LUT4
    generic map(
      INIT => X"2000",
      LOC => "SLICE_X48Y54"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_nrClus_0_and0000,
      ADR1 => XLXI_27_XLXI_90_cnt512(3),
      ADR2 => XLXI_27_XLXI_90_N55,
      ADR3 => XLXI_27_XLXI_90_N37_0,
      O => XLXI_27_XLXI_90_ffFAT32n16_and0000
    );
  XLXI_34_PS_ClkHL_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_34_PS_ClkHL,
      O => XLXI_34_PS_ClkHL_0
    );
  XLXI_34_PS_ClkHL_and00001 : X_LUT4
    generic map(
      INIT => X"00CC",
      LOC => "SLICE_X53Y64"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_34_qPS_Clk_Prev_14373,
      ADR2 => VCC,
      ADR3 => XLXI_34_qPS_Clk_14372,
      O => XLXI_34_PS_ClkHL
    );
  XLXI_31_XLXI_22_Period_9_mux0002_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_9_mux0002,
      O => XLXI_31_XLXI_22_Period_9_mux0002_0
    );
  XLXI_31_XLXI_22_Period_9_mux0002_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Tone_3_102_44796,
      O => XLXI_31_XLXI_22_Tone_3_102_0
    );
  XLXI_31_XLXI_22_Tone_3_102 : X_LUT4
    generic map(
      INIT => X"FEEE",
      LOC => "SLICE_X16Y19"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Period_9_mux0008,
      ADR1 => XLXI_31_XLXI_22_N42,
      ADR2 => XLXI_31_XLXI_22_Period_21_and0000,
      ADR3 => XLXI_31_XLXI_22_Mrom_rom00004,
      O => XLXI_31_XLXI_22_Tone_3_102_44796
    );
  N182_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => N182,
      O => N182_0
    );
  N182_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Tone_3_130_44820,
      O => XLXI_31_XLXI_22_Tone_3_130_0
    );
  XLXI_31_XLXI_22_Tone_3_130 : X_LUT4
    generic map(
      INIT => X"2000",
      LOC => "SLICE_X20Y11"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Period_21_and0000,
      ADR1 => XLXI_31_XLXN_373_3_0,
      ADR2 => XLXI_31_XLXN_373_1_0,
      ADR3 => XLXI_31_XLXN_373_2_0,
      O => XLXI_31_XLXI_22_Tone_3_130_44820
    );
  N158_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => N158,
      O => N158_0
    );
  N158_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Tone_3_125_44844,
      O => XLXI_31_XLXI_22_Tone_3_125_0
    );
  XLXI_31_XLXI_22_Tone_3_125 : X_LUT4
    generic map(
      INIT => X"FE00",
      LOC => "SLICE_X19Y18"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_N67,
      ADR1 => XLXI_31_XLXI_22_N14,
      ADR2 => XLXI_31_XLXI_22_N23,
      ADR3 => XLXI_31_XLXN_371_2_0,
      O => XLXI_31_XLXI_22_Tone_3_125_44844
    );
  XLXI_31_XLXI_4_state_9_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_4_next_state(9),
      O => XLXI_31_XLXI_4_state_9_DXMUX_44884
    );
  XLXI_31_XLXI_4_state_9_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_4_next_state_2_bdd0_pack_1,
      O => XLXI_31_XLXI_4_next_state_2_bdd0
    );
  XLXI_31_XLXI_4_state_9_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => Reset_IBUF_13398,
      O => XLXI_31_XLXI_4_state_9_SRINV_44869
    );
  XLXI_31_XLXI_4_state_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_4_state_9_CLKINV_44868
    );
  XLXI_31_XLXI_4_state_9_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXN_118_0,
      O => XLXI_31_XLXI_4_state_9_CEINV_44867
    );
  XLXI_31_XLXI_22_Period_10_mux0003_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_10_mux0003,
      O => XLXI_31_XLXI_22_Period_10_mux0003_0
    );
  XLXI_31_XLXI_22_Period_10_mux0003_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_5_mux0006,
      O => XLXI_31_XLXI_22_Period_5_mux0006_0
    );
  XLXI_31_XLXI_22_Period_5_mux00061 : X_LUT4
    generic map(
      INIT => X"FECC",
      LOC => "SLICE_X19Y16"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_N35,
      ADR1 => XLXI_31_XLXI_22_N26,
      ADR2 => XLXI_31_XLXI_22_Period_14_cmp_eq0000,
      ADR3 => XLXI_31_XLXI_22_Period_21_and0000,
      O => XLXI_31_XLXI_22_Period_5_mux0006
    );
  XLXI_31_XLXI_22_Period_7_mux0004_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_7_mux0004,
      O => XLXI_31_XLXI_22_Period_7_mux0004_0
    );
  XLXI_31_XLXI_22_Period_7_mux0004_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_5_mux0009,
      O => XLXI_31_XLXI_22_Period_5_mux0009_0
    );
  XLXI_31_XLXI_22_Period_5_mux00091 : X_LUT4
    generic map(
      INIT => X"FEFE",
      LOC => "SLICE_X16Y15"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_N37_0,
      ADR1 => XLXI_31_XLXI_22_Period_21_mux0000_0,
      ADR2 => XLXI_31_XLXI_22_Period_15_mux0005_0,
      ADR3 => VCC,
      O => XLXI_31_XLXI_22_Period_5_mux0009
    );
  XLXI_27_XLXI_90_adrRootDir_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X47Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT(0),
      O => XLXI_27_XLXI_90_adrRootDir_0_DYMUX_44945
    );
  XLXI_27_XLXI_90_adrRootDir_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_adrRootDir_0_CLKINV_44943
    );
  XLXI_27_XLXI_90_adrRootDir_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrRootDir_not0001_0,
      O => XLXI_27_XLXI_90_adrRootDir_0_CEINV_44942
    );
  XLXI_27_XLXI_90_NextState_or0004_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X39Y56"
    )
    port map (
      O => XLXI_27_XLXI_90_NextState_or0004_LOGIC_ONE_44976
    );
  XLXI_27_XLXI_90_NextState_or0004_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X39Y56"
    )
    port map (
      IA => XLXI_27_XLXI_90_NextState_or0004_LOGIC_ONE_44976,
      IB => XLXI_27_XLXI_90_NextState_or0004_CYINIT_44975,
      SEL => XLXI_27_XLXI_90_NextState_or0004_CYSELF_44969,
      O => XLXI_27_XLXI_90_N26
    );
  XLXI_27_XLXI_90_NextState_or0004_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X39Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_RET_mux0000_11_11_wg_cy_5_CYMUXFAST_25939,
      O => XLXI_27_XLXI_90_NextState_or0004_CYINIT_44975
    );
  XLXI_27_XLXI_90_NextState_or0004_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X39Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_RET_mux0000_11_11_wg_lut_6_Q_44968,
      O => XLXI_27_XLXI_90_NextState_or0004_CYSELF_44969
    );
  XLXI_27_XLXI_90_NextState_or0004_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_NextState_or0004_pack_1,
      O => XLXI_27_XLXI_90_NextState_or0004
    );
  XLXI_27_XLXI_90_NextState_or00041 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X39Y56"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_State(25),
      ADR1 => XLXI_27_XLXI_90_State(20),
      ADR2 => XLXI_27_XLXI_90_State(6),
      ADR3 => XLXI_27_XLXI_90_State(9),
      O => XLXI_27_XLXI_90_NextState_or0004_pack_1
    );
  XLXI_27_XLXI_86_XLXI_2_SCK_TLH1_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X31Y80",
      PATHPULSE => 555 ps
    )
    port map (
      I => SDC_SCK_OBUF_12432,
      O => XLXI_27_XLXI_86_XLXI_2_SCK_TLH1_DYMUX_44984
    );
  XLXI_27_XLXI_86_XLXI_2_SCK_TLH1_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y80",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_SCK_T_inv,
      O => XLXI_27_XLXI_86_XLXI_2_SCK_TLH1_SRINV_44982
    );
  XLXI_27_XLXI_86_XLXI_2_SCK_TLH1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y80",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_86_XLXI_2_SCK_TLH1_CLKINV_44981
    );
  N184_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => N184,
      O => N184_0
    );
  N184_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => N26,
      O => N26_0
    );
  XLXI_31_XLXI_22_Mrom_rom0000111_SW0 : X_LUT4
    generic map(
      INIT => X"03CF",
      LOC => "SLICE_X19Y12"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_XLXN_373_1_0,
      ADR2 => XLXI_31_XLXN_373_2_0,
      ADR3 => XLXI_31_XLXN_373(0),
      O => N26
    );
  XLXI_31_XLXI_27_File_Source_Selected_and00001 : X_LUT4
    generic map(
      INIT => X"0008",
      LOC => "SLICE_X28Y49"
    )
    port map (
      ADR0 => XLXI_31_XLXI_27_next_state_0_and0000,
      ADR1 => N10,
      ADR2 => XLXI_31_XLXI_27_state(0),
      ADR3 => XLXN_119,
      O => XLXI_31_XLXI_27_File_Source_Selected_and0000
    );
  XLXI_27_XLXI_90_FSize_21_mux0000_SW0 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X48Y72"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_N52,
      ADR1 => XLXI_27_XLXI_86_XLXI_1_regMISO(5),
      ADR2 => XLXI_27_XLXI_90_N13,
      ADR3 => XLXI_27_XLXI_90_FSize(21),
      O => XLXI_27_N94
    );
  XLXI_27_XLXI_90_adrFAT_14_mux0000_SW0 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X55Y57"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_N6_0,
      ADR1 => XLXI_27_XLXI_90_adrFAT_add0000(14),
      ADR2 => XLXI_27_XLXI_90_N45,
      ADR3 => XLXI_27_XLXI_90_adrFAT(14),
      O => XLXI_27_N186
    );
  XLXI_27_XLXI_90_Res_Busy_BusyExt_and00001 : X_LUT4
    generic map(
      INIT => X"5500",
      LOC => "SLICE_X20Y46"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_Res_Busy_qBusyExt_12530,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_90_Res_Busy_prevBusyExt_12531,
      O => XLXI_27_XLXI_90_Res_Busy_BusyExt_and0000
    );
  XLXI_31_XLXI_22_Period_7_mux0000_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_7_mux0000,
      O => XLXI_31_XLXI_22_Period_7_mux0000_0
    );
  XLXI_31_XLXI_22_Period_7_mux0000_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_6_mux0003,
      O => XLXI_31_XLXI_22_Period_6_mux0003_0
    );
  XLXI_31_XLXI_22_Period_6_mux00031 : X_LUT4
    generic map(
      INIT => X"2A2A",
      LOC => "SLICE_X16Y16"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_N29,
      ADR1 => XLXI_31_XLXI_22_N35,
      ADR2 => XLXI_31_XLXN_373_1_0,
      ADR3 => VCC,
      O => XLXI_31_XLXI_22_Period_6_mux0003
    );
  XLXI_27_XLXI_90_Res_DO_CE_DInToggle_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X25Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Res_DO_CE_DInToggle_14609,
      O => XLXI_27_XLXI_90_Res_DO_CE_DInToggle_DYMUX_45128
    );
  XLXI_27_XLXI_90_Res_DO_CE_DInToggle_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_Res_DO_CE_DInToggle_CLKINV_45126
    );
  XLXI_27_XLXI_90_Res_DO_CE_DInToggle_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Res_DO_CE_DInToggle_cmp_eq0000,
      O => XLXI_27_XLXI_90_Res_DO_CE_DInToggle_CEINV_45125
    );
  XLXN_152_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXN_152,
      O => XLXN_152_0
    );
  XLXI_31_FileReader_State_FSM_Out171 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X12Y43"
    )
    port map (
      ADR0 => XLXI_31_FileReader_State_FSM_FFd6_12405,
      ADR1 => XLXI_31_FileReader_State_FSM_FFd10_12415,
      ADR2 => XLXI_31_FileReader_State_FSM_FFd4_12402,
      ADR3 => XLXI_31_FileReader_State_FSM_FFd8_12413,
      O => XLXN_152
    );
  XLXI_27_XLXI_90_WORD_11_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_regMISO(3),
      O => XLXI_27_XLXI_90_WORD_11_DXMUX_45160
    );
  XLXI_27_XLXI_90_WORD_11_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_regMISO(2),
      O => XLXI_27_XLXI_90_WORD_11_DYMUX_45154
    );
  XLXI_27_XLXI_90_WORD_11_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_WORD_11_CLKINV_45152
    );
  XLXI_27_XLXI_90_WORD_11_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_WORD_10_not0001_0,
      O => XLXI_27_XLXI_90_WORD_11_CEINV_45151
    );
  XLXI_27_XLXI_90_WORD_13_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_regMISO(5),
      O => XLXI_27_XLXI_90_WORD_13_DXMUX_45180
    );
  XLXI_27_XLXI_90_WORD_13_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_regMISO(4),
      O => XLXI_27_XLXI_90_WORD_13_DYMUX_45174
    );
  XLXI_27_XLXI_90_WORD_13_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_WORD_13_CLKINV_45172
    );
  XLXI_27_XLXI_90_WORD_13_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_WORD_10_not0001_0,
      O => XLXI_27_XLXI_90_WORD_13_CEINV_45171
    );
  XLXI_27_XLXI_90_WORD_15_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_regMISO(7),
      O => XLXI_27_XLXI_90_WORD_15_DXMUX_45200
    );
  XLXI_27_XLXI_90_WORD_15_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_regMISO(6),
      O => XLXI_27_XLXI_90_WORD_15_DYMUX_45194
    );
  XLXI_27_XLXI_90_WORD_15_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_WORD_15_CLKINV_45192
    );
  XLXI_27_XLXI_90_WORD_15_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_WORD_10_not0001_0,
      O => XLXI_27_XLXI_90_WORD_15_CEINV_45191
    );
  XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_4_20_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_4_20_45226,
      O => XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_4_20_0
    );
  XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_4_20_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_2_14_45218,
      O => XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_2_14_0
    );
  XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_2_14 : X_LUT4
    generic map(
      INIT => X"5140",
      LOC => "SLICE_X43Y61"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_theCnt(0),
      ADR1 => XLXI_27_XLXI_86_XLXI_1_theCnt(1),
      ADR2 => XLXI_27_XLXI_86_XLXI_1_regAddr(10),
      ADR3 => XLXI_27_XLXI_86_XLXI_1_regAddr(26),
      O => XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_2_14_45218
    );
  XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_6_19_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X42Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_6_19_45250,
      O => XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_6_19_0
    );
  XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_6_19_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X42Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_2_19_45242,
      O => XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_2_19_0
    );
  XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_2_19 : X_LUT4
    generic map(
      INIT => X"00C0",
      LOC => "SLICE_X42Y64"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_86_XLXI_1_theCnt(0),
      ADR2 => XLXI_27_XLXI_86_XLXI_1_regAddr(18),
      ADR3 => XLXI_27_XLXI_86_XLXI_1_theCnt(1),
      O => XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_2_19_45242
    );
  XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_7_19_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_7_19_45274,
      O => XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_7_19_0
    );
  XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_7_19_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_4_15_45266,
      O => XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_4_15_0
    );
  XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_4_15 : X_LUT4
    generic map(
      INIT => X"0B08",
      LOC => "SLICE_X45Y63"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_regAddr(12),
      ADR1 => XLXI_27_XLXI_86_XLXI_1_theCnt(1),
      ADR2 => XLXI_27_XLXI_86_XLXI_1_theCnt(0),
      ADR3 => XLXI_27_XLXI_86_XLXI_1_regAddr(28),
      O => XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_4_15_45266
    );
  XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_7_14_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_7_14_45298,
      O => XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_7_14_0
    );
  XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_7_14_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_6_14_45291,
      O => XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_6_14_0
    );
  XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_6_14 : X_LUT4
    generic map(
      INIT => X"5410",
      LOC => "SLICE_X45Y60"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_theCnt(0),
      ADR1 => XLXI_27_XLXI_86_XLXI_1_theCnt(1),
      ADR2 => XLXI_27_XLXI_86_XLXI_1_regAddr(30),
      ADR3 => XLXI_27_XLXI_86_XLXI_1_regAddr(14),
      O => XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_6_14_45291
    );
  XLXI_27_XLXI_90_adrClus0_not000114_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_not000114_45322,
      O => XLXI_27_XLXI_90_adrClus0_not000114_0
    );
  XLXI_27_XLXI_90_adrClus0_not000114_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N207,
      O => XLXI_27_N207_0
    );
  XLXI_27_XLXI_90_nrClus_0_mux00001_SW1 : X_LUT4
    generic map(
      INIT => X"4000",
      LOC => "SLICE_X44Y49"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_cnt512(2),
      ADR1 => XLXI_27_XLXI_90_N47,
      ADR2 => XLXI_27_XLXI_90_cnt512(4),
      ADR3 => XLXI_27_XLXI_90_cnt512(3),
      O => XLXI_27_N207
    );
  XLXI_27_N118_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X46Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N118,
      O => XLXI_27_N118_0
    );
  XLXI_27_N118_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X46Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N115,
      O => XLXI_27_N115_0
    );
  XLXI_27_XLXI_90_FSize_26_mux0000_SW0 : X_LUT4
    generic map(
      INIT => X"D8F0",
      LOC => "SLICE_X46Y73"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_NextState_cmp_eq0020,
      ADR1 => XLXI_27_XLXI_86_XLXI_1_regMISO(2),
      ADR2 => XLXI_27_XLXI_90_FSize(26),
      ADR3 => XLXI_27_XLXI_90_FSize_0_and0000,
      O => XLXI_27_N115
    );
  XLXI_27_XLXI_90_FSize_18_mux0000_SW0 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X46Y69"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_N52,
      ADR1 => XLXI_27_XLXI_90_FSize(18),
      ADR2 => XLXI_27_XLXI_86_XLXI_1_regMISO(2),
      ADR3 => XLXI_27_XLXI_90_N13,
      O => XLXI_27_N88
    );
  XLXI_27_XLXI_86_XLXI_2_regMISO_and0000_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y81",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_regMISO_and0000,
      O => XLXI_27_XLXI_86_XLXI_2_regMISO_and0000_0
    );
  XLXI_27_XLXI_86_XLXI_2_regMISO_and0000_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y81",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_SCK_TLH_pack_1,
      O => XLXI_27_XLXI_86_XLXI_2_SCK_TLH
    );
  XLXI_27_XLXI_86_XLXI_2_SCK_TLH_and00001 : X_LUT4
    generic map(
      INIT => X"00CC",
      LOC => "SLICE_X32Y81"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_86_XLXI_2_SCK_T_0,
      ADR2 => VCC,
      ADR3 => SDC_SCK_OBUF_12432,
      O => XLXI_27_XLXI_86_XLXI_2_SCK_TLH_pack_1
    );
  XLXI_31_XLXI_22_Period_15_mux0008_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_15_mux0008,
      O => XLXI_31_XLXI_22_Period_15_mux0008_0
    );
  XLXI_31_XLXI_22_Period_15_mux0008_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_7_mux0003,
      O => XLXI_31_XLXI_22_Period_7_mux0003_0
    );
  XLXI_31_XLXI_22_Period_7_mux00031 : X_LUT4
    generic map(
      INIT => X"FFEC",
      LOC => "SLICE_X21Y20"
    )
    port map (
      ADR0 => XLXI_31_XLXN_373(0),
      ADR1 => XLXI_31_XLXI_22_N26,
      ADR2 => XLXI_31_XLXI_22_N67,
      ADR3 => XLXI_31_XLXI_22_Period_1_mux0001,
      O => XLXI_31_XLXI_22_Period_7_mux0003
    );
  XLXI_31_XLXI_22_Period_18_mux0002_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_18_mux0002,
      O => XLXI_31_XLXI_22_Period_18_mux0002_0
    );
  XLXI_31_XLXI_22_Period_18_mux0002_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_7_mux0006,
      O => XLXI_31_XLXI_22_Period_7_mux0006_0
    );
  XLXI_31_XLXI_22_Period_7_mux00061 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X18Y17"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Period_17_mux0005_0,
      ADR1 => XLXI_31_XLXI_22_Period_21_mux0000_0,
      ADR2 => XLXI_31_XLXI_22_Period_20_mux0000,
      ADR3 => XLXI_31_XLXI_22_Period_19_mux0001_0,
      O => XLXI_31_XLXI_22_Period_7_mux0006
    );
  XLXI_27_XLXI_90_adrFAT_8_mux0000_SW0 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X49Y53"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrFAT(8),
      ADR1 => XLXI_27_XLXI_90_N45,
      ADR2 => XLXI_27_XLXI_90_adrFAT_add0000(8),
      ADR3 => XLXI_27_XLXI_90_N6_0,
      O => XLXI_27_N168
    );
  XLXI_33_ResStart_DInToggle_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X30Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_33_ResStart_DInToggle_14622,
      O => XLXI_33_ResStart_DInToggle_DYMUX_45476
    );
  XLXI_33_ResStart_DInToggle_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_33_ResStart_DInToggle_CLKINV_45474
    );
  XLXI_33_ResStart_DInToggle_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_33_ResStart_DInToggle_cmp_eq0000,
      O => XLXI_33_ResStart_DInToggle_CEINV_45473
    );
  XLXI_34_iDO_Rdy1 : X_LUT4
    generic map(
      INIT => X"3030",
      LOC => "SLICE_X39Y46"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_34_N0_0,
      ADR2 => XLXI_34_ByteRdy_14476,
      ADR3 => VCC,
      O => XLXI_34_iDO_Rdy
    );
  XLXI_31_XLXI_22_Mrom_rom00003_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Mrom_rom00003,
      O => XLXI_31_XLXI_22_Mrom_rom00003_0
    );
  XLXI_31_XLXI_22_Mrom_rom00003_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => N174,
      O => N174_0
    );
  XLXI_31_XLXI_22_Period_1_mux0003_SW1 : X_LUT4
    generic map(
      INIT => X"FEB8",
      LOC => "SLICE_X12Y22"
    )
    port map (
      ADR0 => XLXI_31_XLXN_373_2_0,
      ADR1 => XLXI_31_XLXN_373(0),
      ADR2 => XLXI_31_XLXN_373_1_0,
      ADR3 => XLXI_31_XLXN_373_3_0,
      O => N174
    );
  N162_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => N162,
      O => N162_0
    );
  XLXI_31_XLXI_27_Tone_DUMMY_1_107_SW0 : X_LUT4
    generic map(
      INIT => X"CFDF",
      LOC => "SLICE_X12Y46"
    )
    port map (
      ADR0 => XLXI_31_XLXI_27_Tone_DUMMY_1_72,
      ADR1 => XLXI_31_FileReader_Tone_Char(7),
      ADR2 => XLXI_31_FileReader_Tone_Char(6),
      ADR3 => XLXI_31_XLXI_27_Tone_DUMMY_1_44,
      O => N162
    );
  N4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => N4,
      O => N4_0
    );
  N4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => N6,
      O => N6_0
    );
  XLXI_31_XLXI_4_next_state_10_5_SW0 : X_LUT4
    generic map(
      INIT => X"BBFF",
      LOC => "SLICE_X37Y49"
    )
    port map (
      ADR0 => XLXN_116(2),
      ADR1 => XLXN_116(1),
      ADR2 => VCC,
      ADR3 => XLXN_116(0),
      O => N6
    );
  XLXI_31_XLXI_28_Current_Oct_Num_not0003_inv_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_not0003_inv,
      O => XLXI_31_XLXI_28_Current_Oct_Num_not0003_inv_0
    );
  XLXI_31_XLXI_28_Current_Oct_Num_not0003_inv_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_N11_pack_1,
      O => XLXI_31_XLXI_28_N11
    );
  XLXI_31_XLXI_28_Current_Oct_Num_not000211 : X_LUT4
    generic map(
      INIT => X"0010",
      LOC => "SLICE_X31Y53"
    )
    port map (
      ADR0 => XLXN_116(6),
      ADR1 => XLXN_116(7),
      ADR2 => XLXN_116(3),
      ADR3 => N2_0,
      O => XLXI_31_XLXI_28_N11_pack_1
    );
  XLXI_31_XLXI_28_Current_Oct_Num_not0002_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_not0002,
      O => XLXI_31_XLXI_28_Current_Oct_Num_not0002_0
    );
  XLXI_31_XLXI_28_Current_Oct_Num_not0002_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_not000224_pack_1,
      O => XLXI_31_XLXI_28_Current_Oct_Num_not000224_14628
    );
  XLXI_31_XLXI_28_Current_Oct_Num_not000224 : X_LUT4
    generic map(
      INIT => X"110C",
      LOC => "SLICE_X30Y52"
    )
    port map (
      ADR0 => XLXI_31_XLXI_28_Current_Oct_Num_cmp_ge0000,
      ADR1 => XLXN_116(4),
      ADR2 => XLXI_31_XLXI_28_Current_Oct_Num_cmp_le0000,
      ADR3 => XLXN_116(5),
      O => XLXI_31_XLXI_28_Current_Oct_Num_not000224_pack_1
    );
  XLXI_31_XLXI_22_Period_15_mux0002_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_15_mux0002,
      O => XLXI_31_XLXI_22_Period_15_mux0002_0
    );
  XLXI_31_XLXI_22_Period_15_mux0002_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_8_mux0004,
      O => XLXI_31_XLXI_22_Period_8_mux0004_0
    );
  XLXI_31_XLXI_22_Period_8_mux00041 : X_LUT4
    generic map(
      INIT => X"D0F0",
      LOC => "SLICE_X15Y23"
    )
    port map (
      ADR0 => XLXI_31_XLXN_373(0),
      ADR1 => XLXI_31_XLXN_373_2_0,
      ADR2 => XLXI_31_XLXI_22_N38,
      ADR3 => XLXI_31_XLXN_373_1_0,
      O => XLXI_31_XLXI_22_Period_8_mux0004
    );
  XLXI_31_XLXI_22_Period_9_mux0004_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_9_mux0004,
      O => XLXI_31_XLXI_22_Period_9_mux0004_0
    );
  XLXI_31_XLXI_22_Period_9_mux0004_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_8_mux0007,
      O => XLXI_31_XLXI_22_Period_8_mux0007_0
    );
  XLXI_31_XLXI_22_Period_8_mux00071 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X19Y19"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Period_20_mux0000,
      ADR1 => XLXI_31_XLXI_22_N26,
      ADR2 => XLXI_31_XLXI_22_N52_0,
      ADR3 => XLXI_31_XLXI_22_Period_17_mux0005_0,
      O => XLXI_31_XLXI_22_Period_8_mux0007
    );
  XLXI_33_Cnt_or0000_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_33_Cnt_or0000,
      O => XLXI_33_Cnt_or0000_0
    );
  XLXI_33_Cnt_or0000_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_33_CmdSys_and0000,
      O => XLXI_33_CmdSys_and0000_0
    );
  XLXI_33_CmdSys_and00001 : X_LUT4
    generic map(
      INIT => X"00F0",
      LOC => "SLICE_X31Y11"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_31_XLXI_25_Sample_Rdy_12502,
      ADR3 => XLXI_33_iBusy_13777,
      O => XLXI_33_CmdSys_and0000
    );
  XLXI_31_XLXI_22_Period_12_mux0009_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_12_mux0009,
      O => XLXI_31_XLXI_22_Period_12_mux0009_0
    );
  XLXI_31_XLXI_22_Period_12_mux0009_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_10_mux0000,
      O => XLXI_31_XLXI_22_Period_10_mux0000_0
    );
  XLXI_31_XLXI_22_Period_10_mux00001 : X_LUT4
    generic map(
      INIT => X"88F8",
      LOC => "SLICE_X18Y13"
    )
    port map (
      ADR0 => XLXI_31_XLXN_373(0),
      ADR1 => XLXI_31_XLXI_22_N67,
      ADR2 => XLXI_31_XLXI_22_N38,
      ADR3 => XLXI_31_XLXN_373_2_0,
      O => XLXI_31_XLXI_22_Period_10_mux0000
    );
  XLXI_31_XLXI_22_Period_11_mux0006_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_11_mux0006,
      O => XLXI_31_XLXI_22_Period_11_mux0006_0
    );
  XLXI_31_XLXI_22_Period_11_mux0006_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_10_mux0005,
      O => XLXI_31_XLXI_22_Period_10_mux0005_0
    );
  XLXI_31_XLXI_22_Period_10_mux00052 : X_LUT4
    generic map(
      INIT => X"AEEE",
      LOC => "SLICE_X19Y17"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_N27,
      ADR1 => XLXI_31_XLXI_22_N38,
      ADR2 => XLXI_31_XLXN_373_2_0,
      ADR3 => XLXI_31_XLXN_373_1_0,
      O => XLXI_31_XLXI_22_Period_10_mux0005
    );
  XLXI_31_XLXI_22_Period_11_mux0001_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_11_mux0001,
      O => XLXI_31_XLXI_22_Period_11_mux0001_0
    );
  XLXI_31_XLXI_22_Period_11_mux0001_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_10_mux0006,
      O => XLXI_31_XLXI_22_Period_10_mux0006_0
    );
  XLXI_31_XLXI_22_Period_10_mux00061 : X_LUT4
    generic map(
      INIT => X"FFFC",
      LOC => "SLICE_X18Y21"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_XLXI_22_Period_20_mux0000,
      ADR2 => XLXI_31_XLXI_22_N26,
      ADR3 => XLXI_31_XLXI_22_Period_15_mux0005_0,
      O => XLXI_31_XLXI_22_Period_10_mux0006
    );
  XLXI_27_XLXI_89_adrRd_or0000_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_adrRd_or0000,
      O => XLXI_27_XLXI_89_adrRd_or0000_0
    );
  XLXI_27_XLXI_89_adrRd_or00001 : X_LUT4
    generic map(
      INIT => X"FF44",
      LOC => "SLICE_X14Y45"
    )
    port map (
      ADR0 => XLXI_27_XLXI_89_N3,
      ADR1 => XLXN_152_0,
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_89_State(0),
      O => XLXI_27_XLXI_89_adrRd_or0000
    );
  XLXI_34_ResDORdy_DInToggle_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X37Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_34_ResDORdy_DInToggle_14629,
      O => XLXI_34_ResDORdy_DInToggle_DYMUX_45764
    );
  XLXI_34_ResDORdy_DInToggle_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_34_ResDORdy_DInToggle_CLKINV_45762
    );
  XLXI_34_ResDORdy_DInToggle_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_34_iDO_Rdy,
      O => XLXI_34_ResDORdy_DInToggle_CEINV_45761
    );
  XLXI_31_XLXN_371_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_371(2),
      O => XLXI_31_XLXN_371_2_0
    );
  XLXI_31_XLXN_371_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => N164_pack_1,
      O => N164
    );
  XLXI_31_XLXI_27_Tone_DUMMY_2_91_SW0 : X_LUT4
    generic map(
      INIT => X"DDDF",
      LOC => "SLICE_X20Y47"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Tone_Char(6),
      ADR1 => XLXI_31_FileReader_Tone_Char(7),
      ADR2 => XLXI_31_XLXI_27_Tone_DUMMY_2_51,
      ADR3 => XLXI_31_XLXI_27_Tone_DUMMY_2_33,
      O => N164_pack_1
    );
  XLXI_27_XLXI_90_DO_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X15Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_regMISO(1),
      O => XLXI_27_XLXI_90_DO_1_DXMUX_45808
    );
  XLXI_27_XLXI_90_DO_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X15Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_regMISO(0),
      O => XLXI_27_XLXI_90_DO_1_DYMUX_45802
    );
  XLXI_27_XLXI_90_DO_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_DO_1_CLKINV_45800
    );
  XLXI_27_XLXI_90_DO_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_DO_CE_50M_0,
      O => XLXI_27_XLXI_90_DO_1_CEINV_45799
    );
  XLXI_27_XLXI_90_DO_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_regMISO(3),
      O => XLXI_27_XLXI_90_DO_3_DXMUX_45828
    );
  XLXI_27_XLXI_90_DO_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_regMISO(2),
      O => XLXI_27_XLXI_90_DO_3_DYMUX_45822
    );
  XLXI_27_XLXI_90_DO_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_DO_3_CLKINV_45820
    );
  XLXI_27_XLXI_90_DO_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_DO_CE_50M_0,
      O => XLXI_27_XLXI_90_DO_3_CEINV_45819
    );
  XLXI_27_XLXI_90_DO_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_regMISO(5),
      O => XLXI_27_XLXI_90_DO_5_DXMUX_45848
    );
  XLXI_27_XLXI_90_DO_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_regMISO(4),
      O => XLXI_27_XLXI_90_DO_5_DYMUX_45842
    );
  XLXI_27_XLXI_90_DO_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_DO_5_CLKINV_45840
    );
  XLXI_27_XLXI_90_DO_5_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_DO_CE_50M_0,
      O => XLXI_27_XLXI_90_DO_5_CEINV_45839
    );
  XLXI_27_XLXI_90_DO_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_regMISO(7),
      O => XLXI_27_XLXI_90_DO_7_DXMUX_45868
    );
  XLXI_27_XLXI_90_DO_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_regMISO(6),
      O => XLXI_27_XLXI_90_DO_7_DYMUX_45862
    );
  XLXI_27_XLXI_90_DO_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_DO_7_CLKINV_45860
    );
  XLXI_27_XLXI_90_DO_7_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_DO_CE_50M_0,
      O => XLXI_27_XLXI_90_DO_7_CEINV_45859
    );
  XLXI_31_FileReader_Playing_Time_31_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_31_FXMUX_45899,
      O => XLXI_31_FileReader_Playing_Time_31_DXMUX_45900
    );
  XLXI_31_FileReader_Playing_Time_31_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_31_FXMUX_45899,
      O => XLXI_31_FileReader_Playing_Time_mux0000_0_0
    );
  XLXI_31_FileReader_Playing_Time_31_FXMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000(0),
      O => XLXI_31_FileReader_Playing_Time_31_FXMUX_45899
    );
  XLXI_31_FileReader_Playing_Time_31_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000_0_2_pack_2,
      O => XLXI_31_FileReader_Playing_Time_mux0000_0_2_14631
    );
  XLXI_31_FileReader_Playing_Time_31_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_FileReader_Playing_Time_31_CLKINV_45883
    );
  XLXI_31_FileReader_Playing_Time_mux0000_0_2 : X_LUT4
    generic map(
      INIT => X"FCCC",
      LOC => "SLICE_X2Y50"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_FileReader_N5,
      ADR2 => XLXI_31_FileReader_N0,
      ADR3 => XLXI_31_FileReader_Playing_Time(31),
      O => XLXI_31_FileReader_Playing_Time_mux0000_0_2_pack_2
    );
  XLXI_31_FileReader_Playing_Time_30_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_30_FXMUX_45930,
      O => XLXI_31_FileReader_Playing_Time_30_DXMUX_45931
    );
  XLXI_31_FileReader_Playing_Time_30_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_30_FXMUX_45930,
      O => XLXI_31_FileReader_Playing_Time_mux0000_1_0
    );
  XLXI_31_FileReader_Playing_Time_30_FXMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000(1),
      O => XLXI_31_FileReader_Playing_Time_30_FXMUX_45930
    );
  XLXI_31_FileReader_Playing_Time_30_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000_1_2_pack_2,
      O => XLXI_31_FileReader_Playing_Time_mux0000_1_2_14633
    );
  XLXI_31_FileReader_Playing_Time_30_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_FileReader_Playing_Time_30_CLKINV_45914
    );
  XLXI_31_FileReader_Playing_Time_mux0000_1_2 : X_LUT4
    generic map(
      INIT => X"FCF0",
      LOC => "SLICE_X3Y51"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_FileReader_N0,
      ADR2 => XLXI_31_FileReader_N5,
      ADR3 => XLXI_31_FileReader_Playing_Time(30),
      O => XLXI_31_FileReader_Playing_Time_mux0000_1_2_pack_2
    );
  XLXI_31_FileReader_Playing_Time_29_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_29_FXMUX_45961,
      O => XLXI_31_FileReader_Playing_Time_29_DXMUX_45962
    );
  XLXI_31_FileReader_Playing_Time_29_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_29_FXMUX_45961,
      O => XLXI_31_FileReader_Playing_Time_mux0000_2_0
    );
  XLXI_31_FileReader_Playing_Time_29_FXMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000(2),
      O => XLXI_31_FileReader_Playing_Time_29_FXMUX_45961
    );
  XLXI_31_FileReader_Playing_Time_29_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000_2_2_pack_2,
      O => XLXI_31_FileReader_Playing_Time_mux0000_2_2_14634
    );
  XLXI_31_FileReader_Playing_Time_29_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_FileReader_Playing_Time_29_CLKINV_45945
    );
  XLXI_31_FileReader_Playing_Time_mux0000_2_2 : X_LUT4
    generic map(
      INIT => X"EAEA",
      LOC => "SLICE_X2Y51"
    )
    port map (
      ADR0 => XLXI_31_FileReader_N5,
      ADR1 => XLXI_31_FileReader_Playing_Time(29),
      ADR2 => XLXI_31_FileReader_N0,
      ADR3 => VCC,
      O => XLXI_31_FileReader_Playing_Time_mux0000_2_2_pack_2
    );
  XLXI_31_FileReader_Playing_Time_28_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X0Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_28_FXMUX_45992,
      O => XLXI_31_FileReader_Playing_Time_28_DXMUX_45993
    );
  XLXI_31_FileReader_Playing_Time_28_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X0Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_28_FXMUX_45992,
      O => XLXI_31_FileReader_Playing_Time_mux0000_3_0
    );
  XLXI_31_FileReader_Playing_Time_28_FXMUX : X_BUF
    generic map(
      LOC => "SLICE_X0Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000(3),
      O => XLXI_31_FileReader_Playing_Time_28_FXMUX_45992
    );
  XLXI_31_FileReader_Playing_Time_28_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X0Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000_3_2_pack_2,
      O => XLXI_31_FileReader_Playing_Time_mux0000_3_2_14635
    );
  XLXI_31_FileReader_Playing_Time_28_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_FileReader_Playing_Time_28_CLKINV_45976
    );
  XLXI_31_FileReader_Playing_Time_mux0000_3_2 : X_LUT4
    generic map(
      INIT => X"EECC",
      LOC => "SLICE_X0Y48"
    )
    port map (
      ADR0 => XLXI_31_FileReader_N0,
      ADR1 => XLXI_31_FileReader_N5,
      ADR2 => VCC,
      ADR3 => XLXI_31_FileReader_Playing_Time(28),
      O => XLXI_31_FileReader_Playing_Time_mux0000_3_2_pack_2
    );
  XLXI_31_FileReader_Playing_Time_27_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_27_FXMUX_46023,
      O => XLXI_31_FileReader_Playing_Time_27_DXMUX_46024
    );
  XLXI_31_FileReader_Playing_Time_27_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_27_FXMUX_46023,
      O => XLXI_31_FileReader_Playing_Time_mux0000_4_0
    );
  XLXI_31_FileReader_Playing_Time_27_FXMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000(4),
      O => XLXI_31_FileReader_Playing_Time_27_FXMUX_46023
    );
  XLXI_31_FileReader_Playing_Time_27_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000_4_2_pack_2,
      O => XLXI_31_FileReader_Playing_Time_mux0000_4_2_14636
    );
  XLXI_31_FileReader_Playing_Time_27_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_FileReader_Playing_Time_27_CLKINV_46007
    );
  XLXI_31_FileReader_Playing_Time_mux0000_4_2 : X_LUT4
    generic map(
      INIT => X"EECC",
      LOC => "SLICE_X2Y49"
    )
    port map (
      ADR0 => XLXI_31_FileReader_N0,
      ADR1 => XLXI_31_FileReader_N5,
      ADR2 => VCC,
      ADR3 => XLXI_31_FileReader_Playing_Time(27),
      O => XLXI_31_FileReader_Playing_Time_mux0000_4_2_pack_2
    );
  XLXI_31_FileReader_Playing_Time_26_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X0Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_26_FXMUX_46054,
      O => XLXI_31_FileReader_Playing_Time_26_DXMUX_46055
    );
  XLXI_31_FileReader_Playing_Time_26_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X0Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_26_FXMUX_46054,
      O => XLXI_31_FileReader_Playing_Time_mux0000_5_0
    );
  XLXI_31_FileReader_Playing_Time_26_FXMUX : X_BUF
    generic map(
      LOC => "SLICE_X0Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000(5),
      O => XLXI_31_FileReader_Playing_Time_26_FXMUX_46054
    );
  XLXI_31_FileReader_Playing_Time_26_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X0Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000_5_2_pack_2,
      O => XLXI_31_FileReader_Playing_Time_mux0000_5_2_14637
    );
  XLXI_31_FileReader_Playing_Time_26_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_FileReader_Playing_Time_26_CLKINV_46038
    );
  XLXI_31_FileReader_Playing_Time_mux0000_5_2 : X_LUT4
    generic map(
      INIT => X"EECC",
      LOC => "SLICE_X0Y46"
    )
    port map (
      ADR0 => XLXI_31_FileReader_N0,
      ADR1 => XLXI_31_FileReader_N5,
      ADR2 => VCC,
      ADR3 => XLXI_31_FileReader_Playing_Time(26),
      O => XLXI_31_FileReader_Playing_Time_mux0000_5_2_pack_2
    );
  XLXI_31_FileReader_Playing_Time_25_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_25_FXMUX_46085,
      O => XLXI_31_FileReader_Playing_Time_25_DXMUX_46086
    );
  XLXI_31_FileReader_Playing_Time_25_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_25_FXMUX_46085,
      O => XLXI_31_FileReader_Playing_Time_mux0000_6_0
    );
  XLXI_31_FileReader_Playing_Time_25_FXMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000(6),
      O => XLXI_31_FileReader_Playing_Time_25_FXMUX_46085
    );
  XLXI_31_FileReader_Playing_Time_25_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000_6_2_pack_2,
      O => XLXI_31_FileReader_Playing_Time_mux0000_6_2_14638
    );
  XLXI_31_FileReader_Playing_Time_25_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_FileReader_Playing_Time_25_CLKINV_46069
    );
  XLXI_31_FileReader_Playing_Time_mux0000_6_2 : X_LUT4
    generic map(
      INIT => X"ECEC",
      LOC => "SLICE_X3Y44"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Playing_Time(25),
      ADR1 => XLXI_31_FileReader_N5,
      ADR2 => XLXI_31_FileReader_N0,
      ADR3 => VCC,
      O => XLXI_31_FileReader_Playing_Time_mux0000_6_2_pack_2
    );
  XLXI_31_FileReader_Playing_Time_24_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_24_FXMUX_46116,
      O => XLXI_31_FileReader_Playing_Time_24_DXMUX_46117
    );
  XLXI_31_FileReader_Playing_Time_24_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_24_FXMUX_46116,
      O => XLXI_31_FileReader_Playing_Time_mux0000_7_0
    );
  XLXI_31_FileReader_Playing_Time_24_FXMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000(7),
      O => XLXI_31_FileReader_Playing_Time_24_FXMUX_46116
    );
  XLXI_31_FileReader_Playing_Time_24_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000_7_2_pack_2,
      O => XLXI_31_FileReader_Playing_Time_mux0000_7_2_14639
    );
  XLXI_31_FileReader_Playing_Time_24_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_FileReader_Playing_Time_24_CLKINV_46100
    );
  XLXI_31_FileReader_Playing_Time_mux0000_7_2 : X_LUT4
    generic map(
      INIT => X"FCCC",
      LOC => "SLICE_X2Y53"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_FileReader_N5,
      ADR2 => XLXI_31_FileReader_N0,
      ADR3 => XLXI_31_FileReader_Playing_Time(24),
      O => XLXI_31_FileReader_Playing_Time_mux0000_7_2_pack_2
    );
  XLXI_31_FileReader_Playing_Time_23_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_23_FXMUX_46147,
      O => XLXI_31_FileReader_Playing_Time_23_DXMUX_46148
    );
  XLXI_31_FileReader_Playing_Time_23_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_23_FXMUX_46147,
      O => XLXI_31_FileReader_Playing_Time_mux0000_8_0
    );
  XLXI_31_FileReader_Playing_Time_23_FXMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000(8),
      O => XLXI_31_FileReader_Playing_Time_23_FXMUX_46147
    );
  XLXI_31_FileReader_Playing_Time_23_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000_8_2_pack_2,
      O => XLXI_31_FileReader_Playing_Time_mux0000_8_2_14640
    );
  XLXI_31_FileReader_Playing_Time_23_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_FileReader_Playing_Time_23_CLKINV_46131
    );
  XLXI_31_FileReader_Playing_Time_mux0000_8_2 : X_LUT4
    generic map(
      INIT => X"EAEA",
      LOC => "SLICE_X2Y52"
    )
    port map (
      ADR0 => XLXI_31_FileReader_N5,
      ADR1 => XLXI_31_FileReader_Playing_Time(23),
      ADR2 => XLXI_31_FileReader_N0,
      ADR3 => VCC,
      O => XLXI_31_FileReader_Playing_Time_mux0000_8_2_pack_2
    );
  XLXI_31_FileReader_Playing_Time_22_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_22_FXMUX_46178,
      O => XLXI_31_FileReader_Playing_Time_22_DXMUX_46179
    );
  XLXI_31_FileReader_Playing_Time_22_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X1Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_22_FXMUX_46178,
      O => XLXI_31_FileReader_Playing_Time_mux0000_9_0
    );
  XLXI_31_FileReader_Playing_Time_22_FXMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000(9),
      O => XLXI_31_FileReader_Playing_Time_22_FXMUX_46178
    );
  XLXI_31_FileReader_Playing_Time_22_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X1Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000_9_2_pack_2,
      O => XLXI_31_FileReader_Playing_Time_mux0000_9_2_14641
    );
  XLXI_31_FileReader_Playing_Time_22_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_FileReader_Playing_Time_22_CLKINV_46162
    );
  XLXI_31_FileReader_Playing_Time_mux0000_9_2 : X_LUT4
    generic map(
      INIT => X"EECC",
      LOC => "SLICE_X1Y44"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Playing_Time(22),
      ADR1 => XLXI_31_FileReader_N5,
      ADR2 => VCC,
      ADR3 => XLXI_31_FileReader_N0,
      O => XLXI_31_FileReader_Playing_Time_mux0000_9_2_pack_2
    );
  XLXI_27_XLXI_86_XLXI_2_divSCK_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y82",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_Result_4_1_46206,
      O => XLXI_27_XLXI_86_XLXI_2_divSCK_4_DXMUX_46209
    );
  XLXI_27_XLXI_86_XLXI_2_divSCK_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y82",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_Result_4_1_bdd0_pack_2,
      O => XLXI_27_XLXI_86_XLXI_2_Result_4_1_bdd0
    );
  XLXI_27_XLXI_86_XLXI_2_divSCK_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y82",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_86_XLXI_2_divSCK_4_CLKINV_46192
    );
  XLXI_27_XLXI_86_XLXI_2_Result_4_111 : X_LUT4
    generic map(
      INIT => X"7FFF",
      LOC => "SLICE_X30Y82"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_2_divSCK(2),
      ADR1 => XLXI_27_XLXI_86_XLXI_2_divSCK(0),
      ADR2 => XLXI_27_XLXI_86_XLXI_2_divSCK(3),
      ADR3 => XLXI_27_XLXI_86_XLXI_2_divSCK(1),
      O => XLXI_27_XLXI_86_XLXI_2_Result_4_1_bdd0_pack_2
    );
  XLXI_27_XLXI_86_XLXI_2_cntSCK_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y82",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_Result(4),
      O => XLXI_27_XLXI_86_XLXI_2_cntSCK_4_DXMUX_46243
    );
  XLXI_27_XLXI_86_XLXI_2_cntSCK_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y82",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_Result_4_bdd0_pack_2,
      O => XLXI_27_XLXI_86_XLXI_2_Result_4_bdd0
    );
  XLXI_27_XLXI_86_XLXI_2_cntSCK_4_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y82",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_cntSCK_or0000_0,
      O => XLXI_27_XLXI_86_XLXI_2_cntSCK_4_SRINV_46226
    );
  XLXI_27_XLXI_86_XLXI_2_cntSCK_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y82",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_86_XLXI_2_cntSCK_4_CLKINV_46225
    );
  XLXI_27_XLXI_86_XLXI_2_cntSCK_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y82",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_SCK_THL,
      O => XLXI_27_XLXI_86_XLXI_2_cntSCK_4_CEINV_46224
    );
  XLXI_27_XLXI_86_XLXI_2_Result_4_121 : X_LUT4
    generic map(
      INIT => X"7FFF",
      LOC => "SLICE_X33Y82"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_2_cntSCK(3),
      ADR1 => XLXI_27_XLXI_86_XLXI_2_cntSCK(2),
      ADR2 => XLXI_27_XLXI_86_XLXI_2_cntSCK(0),
      ADR3 => XLXI_27_XLXI_86_XLXI_2_cntSCK(1),
      O => XLXI_27_XLXI_86_XLXI_2_Result_4_bdd0_pack_2
    );
  XLXI_31_XLXI_4_state_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_4_next_state(6),
      O => XLXI_31_XLXI_4_state_6_DXMUX_46279
    );
  XLXI_31_XLXI_4_state_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_4_next_state_10_bdd4_pack_1,
      O => XLXI_31_XLXI_4_next_state_10_bdd4
    );
  XLXI_31_XLXI_4_state_6_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => Reset_IBUF_13398,
      O => XLXI_31_XLXI_4_state_6_SRINV_46264
    );
  XLXI_31_XLXI_4_state_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_4_state_6_CLKINV_46263
    );
  XLXI_31_XLXI_4_state_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXN_118_0,
      O => XLXI_31_XLXI_4_state_6_CEINV_46262
    );
  XLXI_31_XLXI_4_state_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_4_next_state(8),
      O => XLXI_31_XLXI_4_state_8_DXMUX_46315
    );
  XLXI_31_XLXI_4_state_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_4_next_state_11_bdd4_pack_1,
      O => XLXI_31_XLXI_4_next_state_11_bdd4
    );
  XLXI_31_XLXI_4_state_8_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => Reset_IBUF_13398,
      O => XLXI_31_XLXI_4_state_8_SRINV_46300
    );
  XLXI_31_XLXI_4_state_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_4_state_8_CLKINV_46299
    );
  XLXI_31_XLXI_4_state_8_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXN_118_0,
      O => XLXI_31_XLXI_4_state_8_CEINV_46298
    );
  XLXI_27_XLXI_90_adrSec_mux0002_10_0 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X55Y61"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_90_State(10),
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_90_adrRootDir(10),
      O => XLXI_27_XLXI_90_adrSec_mux0002_10_0_46333
    );
  XLXI_27_XLXI_90_adrSec_mux0002_11_0 : X_LUT4
    generic map(
      INIT => X"A0A0",
      LOC => "SLICE_X53Y57"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrRootDir(11),
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_90_State(10),
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_adrSec_mux0002_11_0_46357
    );
  XLXI_27_XLXI_90_adrSec_mux0002_12_0 : X_LUT4
    generic map(
      INIT => X"F000",
      LOC => "SLICE_X52Y63"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_90_State(10),
      ADR3 => XLXI_27_XLXI_90_adrRootDir(12),
      O => XLXI_27_XLXI_90_adrSec_mux0002_12_0_46381
    );
  XLXI_27_XLXI_90_adrSec_mux0002_13_0 : X_LUT4
    generic map(
      INIT => X"C0C0",
      LOC => "SLICE_X52Y64"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_90_State(10),
      ADR2 => XLXI_27_XLXI_90_adrRootDir(13),
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_adrSec_mux0002_13_0_46405
    );
  XLXI_27_XLXI_90_adrSec_mux0002_14_0 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X52Y61"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_State(10),
      ADR1 => XLXI_27_XLXI_90_adrRootDir(14),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_adrSec_mux0002_14_0_46429
    );
  XLXI_27_XLXI_90_adrSec_mux0002_15_0 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X50Y56"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrRootDir(15),
      ADR1 => XLXI_27_XLXI_90_State(10),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_adrSec_mux0002_15_0_46453
    );
  XLXI_31_XLXI_22_Period_15_mux0001_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_15_mux0001,
      O => XLXI_31_XLXI_22_Period_15_mux0001_0
    );
  XLXI_31_XLXI_22_Period_15_mux0001_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_9_mux0001,
      O => XLXI_31_XLXI_22_Period_9_mux0001_0
    );
  XLXI_31_XLXI_22_Period_9_mux00011 : X_LUT4
    generic map(
      INIT => X"FFEC",
      LOC => "SLICE_X17Y25"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Mrom_rom00004,
      ADR1 => XLXI_31_XLXI_22_Period_15_mux0005_0,
      ADR2 => XLXI_31_XLXI_22_Period_21_and0000,
      ADR3 => XLXI_31_XLXI_22_N37_0,
      O => XLXI_31_XLXI_22_Period_9_mux0001
    );
  XLXI_27_XLXI_86_XLXI_1_PrevSCK_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y78",
      PATHPULSE => 555 ps
    )
    port map (
      I => SDC_SCK_OBUF_12432,
      O => XLXI_27_XLXI_86_XLXI_1_PrevSCK_DYMUX_46494
    );
  XLXI_27_XLXI_86_XLXI_1_PrevSCK_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y78",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_86_XLXI_1_PrevSCK_CLKINV_46492
    );
  N136_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => N136,
      O => N136_0
    );
  N136_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_N27_pack_1,
      O => XLXI_31_FileReader_N27
    );
  XLXI_31_FileReader_Playing_Time_mux0000_24_211 : X_LUT4
    generic map(
      INIT => X"050F",
      LOC => "SLICE_X3Y52"
    )
    port map (
      ADR0 => XLXN_155(4),
      ADR1 => VCC,
      ADR2 => XLXN_155(6),
      ADR3 => XLXN_155(5),
      O => XLXI_31_FileReader_N27_pack_1
    );
  XLXI_27_XLXI_90_Res_Busy_BusyExt_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X18Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Res_Busy_BusyExt_BXINV_46533,
      O => XLXI_27_XLXI_90_Res_Busy_BusyExt_DXMUX_46534
    );
  XLXI_27_XLXI_90_Res_Busy_BusyExt_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => XLXI_27_XLXI_90_Res_Busy_BusyExt_BXINV_46533
    );
  XLXI_27_XLXI_90_Res_Busy_BusyExt_REVUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Res_Go_DIn_SR_0_GYMUX_15531,
      O => XLXI_27_XLXI_90_Res_Busy_BusyExt_REVUSED_46532
    );
  XLXI_27_XLXI_90_Res_Busy_BusyExt_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_27_File_Source_Selected_12344,
      O => XLXI_27_XLXI_90_Res_Busy_BusyExt_SRINV_46530
    );
  XLXI_27_XLXI_90_Res_Busy_BusyExt_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_Res_Busy_BusyExt_CLKINV_46529
    );
  XLXI_27_XLXI_90_Res_Busy_BusyExt_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Res_Busy_BusyExt_and0000,
      O => XLXI_27_XLXI_90_Res_Busy_BusyExt_CEINV_46528
    );
  XLXI_31_XLXI_22_Period_16_mux0004_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_16_mux0004,
      O => XLXI_31_XLXI_22_Period_16_mux0004_0
    );
  XLXI_31_XLXI_22_Period_16_mux0004_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_9_mux0006,
      O => XLXI_31_XLXI_22_Period_9_mux0006_0
    );
  XLXI_31_XLXI_22_Period_9_mux00061 : X_LUT4
    generic map(
      INIT => X"70F0",
      LOC => "SLICE_X17Y22"
    )
    port map (
      ADR0 => XLXI_31_XLXN_373(0),
      ADR1 => XLXI_31_XLXN_373_1_0,
      ADR2 => XLXI_31_XLXI_22_N38,
      ADR3 => XLXI_31_XLXN_373_2_0,
      O => XLXI_31_XLXI_22_Period_9_mux0006
    );
  XLXI_27_XLXI_90_adrSec_mux0003_8_mand_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X46Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0003_8_mand,
      O => XLXI_27_XLXI_90_adrSec_mux0003_8_mand_0
    );
  XLXI_27_XLXI_90_adrSec_mux0003_8_11 : X_LUT4
    generic map(
      INIT => X"4540",
      LOC => "SLICE_X46Y49"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_cnt32_or0001,
      ADR1 => XLXI_27_XLXI_90_nrClus(9),
      ADR2 => XLXI_27_XLXI_90_ffSpC32n16_12285,
      ADR3 => XLXI_27_XLXI_90_nrClus(10),
      O => XLXI_27_XLXI_90_adrSec_mux0003_8_mand
    );
  XLXI_27_XLXI_86_XLXI_1_regMISO_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X39Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_regMISO(1),
      O => XLXI_27_XLXI_86_XLXI_1_regMISO_1_DXMUX_46592
    );
  XLXI_27_XLXI_86_XLXI_1_regMISO_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X39Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_regMISO(0),
      O => XLXI_27_XLXI_86_XLXI_1_regMISO_1_DYMUX_46586
    );
  XLXI_27_XLXI_86_XLXI_1_regMISO_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_86_XLXI_1_regMISO_1_CLKINV_46584
    );
  XLXI_27_XLXI_86_XLXI_1_regMISO_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXN_51,
      O => XLXI_27_XLXI_86_XLXI_1_regMISO_1_CEINV_46583
    );
  XLXI_27_XLXI_86_XLXI_1_regMISO_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_regMISO(3),
      O => XLXI_27_XLXI_86_XLXI_1_regMISO_3_DXMUX_46612
    );
  XLXI_27_XLXI_86_XLXI_1_regMISO_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_regMISO(2),
      O => XLXI_27_XLXI_86_XLXI_1_regMISO_3_DYMUX_46606
    );
  XLXI_27_XLXI_86_XLXI_1_regMISO_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_86_XLXI_1_regMISO_3_CLKINV_46604
    );
  XLXI_27_XLXI_86_XLXI_1_regMISO_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXN_51,
      O => XLXI_27_XLXI_86_XLXI_1_regMISO_3_CEINV_46603
    );
  XLXI_27_XLXI_86_XLXI_1_regMISO_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X44Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_regMISO(5),
      O => XLXI_27_XLXI_86_XLXI_1_regMISO_5_DXMUX_46632
    );
  XLXI_27_XLXI_86_XLXI_1_regMISO_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X44Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_regMISO(4),
      O => XLXI_27_XLXI_86_XLXI_1_regMISO_5_DYMUX_46626
    );
  XLXI_27_XLXI_86_XLXI_1_regMISO_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X44Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_86_XLXI_1_regMISO_5_CLKINV_46624
    );
  XLXI_27_XLXI_86_XLXI_1_regMISO_5_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X44Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXN_51,
      O => XLXI_27_XLXI_86_XLXI_1_regMISO_5_CEINV_46623
    );
  XLXI_27_XLXI_86_XLXI_1_regMISO_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_regMISO(7),
      O => XLXI_27_XLXI_86_XLXI_1_regMISO_7_DXMUX_46652
    );
  XLXI_27_XLXI_86_XLXI_1_regMISO_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_regMISO(6),
      O => XLXI_27_XLXI_86_XLXI_1_regMISO_7_DYMUX_46646
    );
  XLXI_27_XLXI_86_XLXI_1_regMISO_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_86_XLXI_1_regMISO_7_CLKINV_46644
    );
  XLXI_27_XLXI_86_XLXI_1_regMISO_7_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXN_51,
      O => XLXI_27_XLXI_86_XLXI_1_regMISO_7_CEINV_46643
    );
  XLXI_33_ResStart_DInToggle_SR_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_33_ResStart_DInToggle_14622,
      O => XLXI_33_ResStart_DInToggle_SR_1_DXMUX_46669
    );
  XLXI_33_ResStart_DInToggle_SR_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_33_ResStart_DInToggle_SR(1),
      O => XLXI_33_ResStart_DInToggle_SR_1_DYMUX_46664
    );
  XLXI_33_ResStart_DInToggle_SR_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_33_ResStart_DInToggle_SR_1_CLKINV_46662
    );
  XLXI_27_XLXI_90_FSize_11_mux0000_SW0 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X46Y66"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_N51,
      ADR1 => XLXI_27_XLXI_90_FSize(11),
      ADR2 => XLXI_27_XLXI_90_N12,
      ADR3 => XLXI_27_XLXI_86_XLXI_1_regMISO(3),
      O => XLXI_27_N63
    );
  XLXI_27_XLXI_89_Full512_mux0000232_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_Full512_mux0000232_46706,
      O => XLXI_27_XLXI_89_Full512_mux0000232_0
    );
  XLXI_27_XLXI_89_Full512_mux0000232_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_Full512_mux000021,
      O => XLXI_27_XLXI_89_Full512_mux000021_0
    );
  XLXI_27_XLXI_89_Full512_mux0000211 : X_LUT4
    generic map(
      INIT => X"7FFF",
      LOC => "SLICE_X18Y42"
    )
    port map (
      ADR0 => XLXI_27_XLXI_89_cntBytes(2),
      ADR1 => XLXI_27_XLXI_89_cntBytes(1),
      ADR2 => XLXI_27_XLXI_89_cntBytes(4),
      ADR3 => XLXI_27_XLXI_89_cntBytes(3),
      O => XLXI_27_XLXI_89_Full512_mux000021
    );
  XLXI_27_XLXI_90_nrClus_8_mux0000_SW0 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X46Y59"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_WORD(8),
      ADR1 => XLXI_27_XLXI_90_N24,
      ADR2 => XLXI_27_XLXI_90_N29_0,
      ADR3 => XLXI_27_XLXI_86_XLXI_1_regMISO(0),
      O => XLXI_27_N152
    );
  XLXI_31_FileReader_Octave_Char_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXN_155(1),
      O => XLXI_31_FileReader_Octave_Char_1_DXMUX_46748
    );
  XLXI_31_FileReader_Octave_Char_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXN_155(0),
      O => XLXI_31_FileReader_Octave_Char_1_DYMUX_46742
    );
  XLXI_31_FileReader_Octave_Char_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_FileReader_Octave_Char_1_CLKINV_46740
    );
  XLXI_31_FileReader_Octave_Char_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Octave_Char_not0001_0,
      O => XLXI_31_FileReader_Octave_Char_1_CEINV_46739
    );
  XLXI_31_FileReader_Octave_Char_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXN_155(3),
      O => XLXI_31_FileReader_Octave_Char_3_DXMUX_46768
    );
  XLXI_31_FileReader_Octave_Char_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXN_155(2),
      O => XLXI_31_FileReader_Octave_Char_3_DYMUX_46762
    );
  XLXI_31_FileReader_Octave_Char_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_FileReader_Octave_Char_3_CLKINV_46760
    );
  XLXI_31_FileReader_Octave_Char_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Octave_Char_not0001_0,
      O => XLXI_31_FileReader_Octave_Char_3_CEINV_46759
    );
  XLXI_31_FileReader_Octave_Char_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X15Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXN_155(5),
      O => XLXI_31_FileReader_Octave_Char_5_DXMUX_46788
    );
  XLXI_31_FileReader_Octave_Char_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X15Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXN_155(4),
      O => XLXI_31_FileReader_Octave_Char_5_DYMUX_46782
    );
  XLXI_31_FileReader_Octave_Char_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_FileReader_Octave_Char_5_CLKINV_46780
    );
  XLXI_31_FileReader_Octave_Char_5_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Octave_Char_not0001_0,
      O => XLXI_31_FileReader_Octave_Char_5_CEINV_46779
    );
  N92_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => N92,
      O => N92_0
    );
  N92_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => N86,
      O => N86_0
    );
  XLXI_31_XLXI_27_Octave_DUMMY_0_SW0 : X_LUT4
    generic map(
      INIT => X"BBBB",
      LOC => "SLICE_X13Y34"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Octave_Char(3),
      ADR1 => XLXI_31_FileReader_Octave_Char(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => N86
    );
  XLXI_31_FileReader_Octave_Char_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXN_155(7),
      O => XLXI_31_FileReader_Octave_Char_7_DXMUX_46832
    );
  XLXI_31_FileReader_Octave_Char_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXN_155(6),
      O => XLXI_31_FileReader_Octave_Char_7_DYMUX_46826
    );
  XLXI_31_FileReader_Octave_Char_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_FileReader_Octave_Char_7_CLKINV_46824
    );
  XLXI_31_FileReader_Octave_Char_7_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Octave_Char_not0001_0,
      O => XLXI_31_FileReader_Octave_Char_7_CEINV_46823
    );
  XLXI_27_XLXI_90_State_24_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_State_mux0002_7_133,
      O => XLXI_27_XLXI_90_State_24_DXMUX_46865
    );
  XLXI_27_XLXI_90_State_24_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_State_mux0002_7_111_pack_1,
      O => XLXI_27_XLXI_90_State_mux0002_7_111_14644
    );
  XLXI_27_XLXI_90_State_24_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_State_mux0002_7_131_48560,
      O => XLXI_27_XLXI_90_State_24_SRINV_46850
    );
  XLXI_27_XLXI_90_State_24_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_State_24_CLKINV_46849
    );
  XLXI_27_XLXI_90_State_mux0002_7_1111 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X43Y58"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_cnt512(3),
      ADR1 => XLXI_27_XLXI_90_cnt512(1),
      ADR2 => XLXI_27_XLXI_90_State(22),
      ADR3 => XLXI_27_XLXI_90_cnt512(0),
      O => XLXI_27_XLXI_90_State_mux0002_7_111_pack_1
    );
  XLXI_31_XLXI_22_Tone_1_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Tone_1_1,
      O => XLXI_31_XLXI_22_Tone_1_1_0
    );
  XLXI_31_XLXI_22_Tone_1_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => N176_pack_1,
      O => N176
    );
  XLXI_31_XLXI_22_Tone_1_SW0 : X_LUT4
    generic map(
      INIT => X"5F5A",
      LOC => "SLICE_X24Y22"
    )
    port map (
      ADR0 => XLXI_31_XLXN_373_1_0,
      ADR1 => VCC,
      ADR2 => XLXI_31_XLXN_373(0),
      ADR3 => XLXI_31_XLXN_371_1_0,
      O => N176_pack_1
    );
  XLXI_31_XLXI_27_File_Source_Selected_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_27_File_Source_Selected_BYINV_46902,
      O => XLXI_31_XLXI_27_File_Source_Selected_DYMUX_46903
    );
  XLXI_31_XLXI_27_File_Source_Selected_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => XLXI_31_XLXI_27_File_Source_Selected_BYINV_46902
    );
  XLXI_31_XLXI_27_File_Source_Selected_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_27_File_Source_Selected_and0000,
      O => XLXI_31_XLXI_27_File_Source_Selected_SRINV_46901
    );
  XLXI_31_XLXI_27_File_Source_Selected_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_27_File_Source_Selected_CLKINV_46900
    );
  XLXI_31_XLXI_27_File_Source_Selected_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_27_File_Source_Selected_not0001,
      O => XLXI_31_XLXI_27_File_Source_Selected_CEINV_46899
    );
  XLXI_27_XLXI_86_XLXI_2_SCK_T_inv1 : X_LUT4
    generic map(
      INIT => X"0F0D",
      LOC => "SLICE_X30Y80"
    )
    port map (
      ADR0 => XLXI_27_N278,
      ADR1 => XLXI_27_XLXI_86_XLXI_2_divSCK(3),
      ADR2 => XLXI_27_XLXI_86_XLXI_1_HS_SCK_14391,
      ADR3 => XLXI_27_XLXI_86_XLXI_2_divSCK(2),
      O => XLXI_27_XLXI_86_XLXI_2_SCK_T_inv
    );
  XLXI_31_XLXI_22_N64_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_N64,
      O => XLXI_31_XLXI_22_N64_0
    );
  XLXI_31_XLXI_22_N64_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_12_mux0008,
      O => XLXI_31_XLXI_22_Period_12_mux0008_0
    );
  XLXI_31_XLXI_22_Period_12_mux00081 : X_LUT4
    generic map(
      INIT => X"0084",
      LOC => "SLICE_X22Y11"
    )
    port map (
      ADR0 => XLXI_31_XLXN_373(0),
      ADR1 => XLXI_31_XLXI_22_Period_21_and0000,
      ADR2 => XLXI_31_XLXN_373_1_0,
      ADR3 => XLXI_31_XLXN_373_3_0,
      O => XLXI_31_XLXI_22_Period_12_mux0008
    );
  XLXI_27_XLXI_86_XLXI_1_regMISO_1_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_regMISO(1),
      O => XLXI_27_XLXI_86_XLXI_1_regMISO_1_1_DYMUX_46952
    );
  XLXI_27_XLXI_86_XLXI_1_regMISO_1_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_86_XLXI_1_regMISO_1_1_CLKINV_46950
    );
  XLXI_27_XLXI_86_XLXI_1_regMISO_1_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXN_51,
      O => XLXI_27_XLXI_86_XLXI_1_regMISO_1_1_CEINV_46949
    );
  XLXI_27_XLXI_86_XLXI_1_regMISO_3_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X44Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_regMISO(3),
      O => XLXI_27_XLXI_86_XLXI_1_regMISO_3_1_DYMUX_46964
    );
  XLXI_27_XLXI_86_XLXI_1_regMISO_3_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X44Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_86_XLXI_1_regMISO_3_1_CLKINV_46962
    );
  XLXI_27_XLXI_86_XLXI_1_regMISO_3_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X44Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXN_51,
      O => XLXI_27_XLXI_86_XLXI_1_regMISO_3_1_CEINV_46961
    );
  XLXI_27_XLXI_86_XLXI_1_regMISO_4_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_regMISO(4),
      O => XLXI_27_XLXI_86_XLXI_1_regMISO_4_1_DYMUX_46976
    );
  XLXI_27_XLXI_86_XLXI_1_regMISO_4_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_86_XLXI_1_regMISO_4_1_CLKINV_46974
    );
  XLXI_27_XLXI_86_XLXI_1_regMISO_4_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXN_51,
      O => XLXI_27_XLXI_86_XLXI_1_regMISO_4_1_CEINV_46973
    );
  XLXI_31_FileReader_Playing_Time_21_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X0Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_21_FXMUX_47007,
      O => XLXI_31_FileReader_Playing_Time_21_DXMUX_47008
    );
  XLXI_31_FileReader_Playing_Time_21_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X0Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_21_FXMUX_47007,
      O => XLXI_31_FileReader_Playing_Time_mux0000_10_0
    );
  XLXI_31_FileReader_Playing_Time_21_FXMUX : X_BUF
    generic map(
      LOC => "SLICE_X0Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000(10),
      O => XLXI_31_FileReader_Playing_Time_21_FXMUX_47007
    );
  XLXI_31_FileReader_Playing_Time_21_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X0Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000_10_2_pack_2,
      O => XLXI_31_FileReader_Playing_Time_mux0000_10_2_14646
    );
  XLXI_31_FileReader_Playing_Time_21_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_FileReader_Playing_Time_21_CLKINV_46991
    );
  XLXI_31_FileReader_Playing_Time_mux0000_10_2 : X_LUT4
    generic map(
      INIT => X"FCCC",
      LOC => "SLICE_X0Y56"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_FileReader_N5,
      ADR2 => XLXI_31_FileReader_N0,
      ADR3 => XLXI_31_FileReader_Playing_Time(21),
      O => XLXI_31_FileReader_Playing_Time_mux0000_10_2_pack_2
    );
  XLXI_31_FileReader_Playing_Time_20_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_20_FXMUX_47038,
      O => XLXI_31_FileReader_Playing_Time_20_DXMUX_47039
    );
  XLXI_31_FileReader_Playing_Time_20_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X1Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_20_FXMUX_47038,
      O => XLXI_31_FileReader_Playing_Time_mux0000_11_0
    );
  XLXI_31_FileReader_Playing_Time_20_FXMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000(11),
      O => XLXI_31_FileReader_Playing_Time_20_FXMUX_47038
    );
  XLXI_31_FileReader_Playing_Time_20_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X1Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000_11_2_pack_2,
      O => XLXI_31_FileReader_Playing_Time_mux0000_11_2_14647
    );
  XLXI_31_FileReader_Playing_Time_20_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_FileReader_Playing_Time_20_CLKINV_47022
    );
  XLXI_31_FileReader_Playing_Time_mux0000_11_2 : X_LUT4
    generic map(
      INIT => X"F8F8",
      LOC => "SLICE_X1Y57"
    )
    port map (
      ADR0 => XLXI_31_FileReader_N0,
      ADR1 => XLXI_31_FileReader_Playing_Time(20),
      ADR2 => XLXI_31_FileReader_N5,
      ADR3 => VCC,
      O => XLXI_31_FileReader_Playing_Time_mux0000_11_2_pack_2
    );
  XLXI_31_FileReader_Playing_Time_19_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_19_FXMUX_47069,
      O => XLXI_31_FileReader_Playing_Time_19_DXMUX_47070
    );
  XLXI_31_FileReader_Playing_Time_19_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_19_FXMUX_47069,
      O => XLXI_31_FileReader_Playing_Time_mux0000_12_0
    );
  XLXI_31_FileReader_Playing_Time_19_FXMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000(12),
      O => XLXI_31_FileReader_Playing_Time_19_FXMUX_47069
    );
  XLXI_31_FileReader_Playing_Time_19_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000_12_2_pack_2,
      O => XLXI_31_FileReader_Playing_Time_mux0000_12_2_14648
    );
  XLXI_31_FileReader_Playing_Time_19_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_FileReader_Playing_Time_19_CLKINV_47053
    );
  XLXI_31_FileReader_Playing_Time_mux0000_12_2 : X_LUT4
    generic map(
      INIT => X"FFA0",
      LOC => "SLICE_X2Y39"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Playing_Time(19),
      ADR1 => VCC,
      ADR2 => XLXI_31_FileReader_N0,
      ADR3 => XLXI_31_FileReader_N5,
      O => XLXI_31_FileReader_Playing_Time_mux0000_12_2_pack_2
    );
  XLXI_31_FileReader_Playing_Time_mux0000_15_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X0Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000_15_2_47095,
      O => XLXI_31_FileReader_Playing_Time_mux0000_15_2_0
    );
  XLXI_31_FileReader_Playing_Time_mux0000_15_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X0Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000_20_2_47087,
      O => XLXI_31_FileReader_Playing_Time_mux0000_20_2_0
    );
  XLXI_31_FileReader_Playing_Time_mux0000_20_2 : X_LUT4
    generic map(
      INIT => X"F8F8",
      LOC => "SLICE_X0Y36"
    )
    port map (
      ADR0 => XLXI_31_FileReader_N0,
      ADR1 => XLXI_31_FileReader_Playing_Time(11),
      ADR2 => XLXI_31_FileReader_N5,
      ADR3 => VCC,
      O => XLXI_31_FileReader_Playing_Time_mux0000_20_2_47087
    );
  XLXI_31_FileReader_Playing_Time_18_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X0Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_18_FXMUX_47124,
      O => XLXI_31_FileReader_Playing_Time_18_DXMUX_47125
    );
  XLXI_31_FileReader_Playing_Time_18_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X0Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_18_FXMUX_47124,
      O => XLXI_31_FileReader_Playing_Time_mux0000_13_0
    );
  XLXI_31_FileReader_Playing_Time_18_FXMUX : X_BUF
    generic map(
      LOC => "SLICE_X0Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000(13),
      O => XLXI_31_FileReader_Playing_Time_18_FXMUX_47124
    );
  XLXI_31_FileReader_Playing_Time_18_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X0Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000_13_2_pack_2,
      O => XLXI_31_FileReader_Playing_Time_mux0000_13_2_14649
    );
  XLXI_31_FileReader_Playing_Time_18_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_FileReader_Playing_Time_18_CLKINV_47108
    );
  XLXI_31_FileReader_Playing_Time_mux0000_13_2 : X_LUT4
    generic map(
      INIT => X"EECC",
      LOC => "SLICE_X0Y58"
    )
    port map (
      ADR0 => XLXI_31_FileReader_N0,
      ADR1 => XLXI_31_FileReader_N5,
      ADR2 => VCC,
      ADR3 => XLXI_31_FileReader_Playing_Time(18),
      O => XLXI_31_FileReader_Playing_Time_mux0000_13_2_pack_2
    );
  XLXI_31_FileReader_Playing_Time_mux0000_16_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000_16_2_47150,
      O => XLXI_31_FileReader_Playing_Time_mux0000_16_2_0
    );
  XLXI_31_FileReader_Playing_Time_mux0000_16_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000_21_2_47142,
      O => XLXI_31_FileReader_Playing_Time_mux0000_21_2_0
    );
  XLXI_31_FileReader_Playing_Time_mux0000_21_2 : X_LUT4
    generic map(
      INIT => X"EAEA",
      LOC => "SLICE_X2Y32"
    )
    port map (
      ADR0 => XLXI_31_FileReader_N5,
      ADR1 => XLXI_31_FileReader_N0,
      ADR2 => XLXI_31_FileReader_Playing_Time(10),
      ADR3 => VCC,
      O => XLXI_31_FileReader_Playing_Time_mux0000_21_2_47142
    );
  XLXI_31_FileReader_Playing_Time_17_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_17_FXMUX_47179,
      O => XLXI_31_FileReader_Playing_Time_17_DXMUX_47180
    );
  XLXI_31_FileReader_Playing_Time_17_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_17_FXMUX_47179,
      O => XLXI_31_FileReader_Playing_Time_mux0000_14_0
    );
  XLXI_31_FileReader_Playing_Time_17_FXMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000(14),
      O => XLXI_31_FileReader_Playing_Time_17_FXMUX_47179
    );
  XLXI_31_FileReader_Playing_Time_17_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000_14_2_pack_2,
      O => XLXI_31_FileReader_Playing_Time_mux0000_14_2_14650
    );
  XLXI_31_FileReader_Playing_Time_17_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_FileReader_Playing_Time_17_CLKINV_47163
    );
  XLXI_31_FileReader_Playing_Time_mux0000_14_2 : X_LUT4
    generic map(
      INIT => X"FCF0",
      LOC => "SLICE_X2Y40"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_FileReader_Playing_Time(17),
      ADR2 => XLXI_31_FileReader_N5,
      ADR3 => XLXI_31_FileReader_N0,
      O => XLXI_31_FileReader_Playing_Time_mux0000_14_2_pack_2
    );
  XLXI_31_FileReader_Playing_Time_mux0000_17_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000_17_2_47205,
      O => XLXI_31_FileReader_Playing_Time_mux0000_17_2_0
    );
  XLXI_31_FileReader_Playing_Time_mux0000_17_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000_22_2_47197,
      O => XLXI_31_FileReader_Playing_Time_mux0000_22_2_0
    );
  XLXI_31_FileReader_Playing_Time_mux0000_22_2 : X_LUT4
    generic map(
      INIT => X"F8F8",
      LOC => "SLICE_X2Y33"
    )
    port map (
      ADR0 => XLXI_31_FileReader_N0,
      ADR1 => XLXI_31_FileReader_Playing_Time(9),
      ADR2 => XLXI_31_FileReader_N5,
      ADR3 => VCC,
      O => XLXI_31_FileReader_Playing_Time_mux0000_22_2_47197
    );
  XLXI_27_XLXI_90_Res_Go_DInToggle_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X30Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Res_Go_DInToggle_12474,
      O => XLXI_27_XLXI_90_Res_Go_DInToggle_DYMUX_47215
    );
  XLXI_27_XLXI_90_Res_Go_DInToggle_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_Res_Go_DInToggle_CLKINV_47213
    );
  XLXI_27_XLXI_90_Res_Go_DInToggle_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Res_Go_DInToggle_cmp_eq0000,
      O => XLXI_27_XLXI_90_Res_Go_DInToggle_CEINV_47212
    );
  XLXI_31_FileReader_Playing_Time_mux0000_18_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X0Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000_18_2_47241,
      O => XLXI_31_FileReader_Playing_Time_mux0000_18_2_0
    );
  XLXI_31_FileReader_Playing_Time_mux0000_18_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X0Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000_24_2_47233,
      O => XLXI_31_FileReader_Playing_Time_mux0000_24_2_0
    );
  XLXI_31_FileReader_Playing_Time_mux0000_24_2 : X_LUT4
    generic map(
      INIT => X"EECC",
      LOC => "SLICE_X0Y41"
    )
    port map (
      ADR0 => XLXI_31_FileReader_N0,
      ADR1 => XLXI_31_FileReader_N5,
      ADR2 => VCC,
      ADR3 => XLXI_31_FileReader_Playing_Time(7),
      O => XLXI_31_FileReader_Playing_Time_mux0000_24_2_47233
    );
  N59_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X0Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => N59,
      O => N59_0
    );
  N59_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X0Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000_19_2_47258,
      O => XLXI_31_FileReader_Playing_Time_mux0000_19_2_0
    );
  XLXI_31_FileReader_Playing_Time_mux0000_19_2 : X_LUT4
    generic map(
      INIT => X"FAF0",
      LOC => "SLICE_X0Y34"
    )
    port map (
      ADR0 => XLXI_31_FileReader_N0,
      ADR1 => VCC,
      ADR2 => XLXI_31_FileReader_N5,
      ADR3 => XLXI_31_FileReader_Playing_Time(12),
      O => XLXI_31_FileReader_Playing_Time_mux0000_19_2_47258
    );
  XLXI_27_XLXI_90_cnt32_0_DXMUX : X_INV
    generic map(
      LOC => "SLICE_X47Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_cnt32(0),
      O => XLXI_27_XLXI_90_cnt32_0_DXMUX_47295
    );
  XLXI_27_XLXI_90_cnt32_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X47Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Result(1),
      O => XLXI_27_XLXI_90_cnt32_0_DYMUX_47288
    );
  XLXI_27_XLXI_90_cnt32_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Mcount_cnt32_val_0,
      O => XLXI_27_XLXI_90_cnt32_0_SRINV_47278
    );
  XLXI_27_XLXI_90_cnt32_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_cnt32_0_CLKINV_47277
    );
  XLXI_27_XLXI_90_cnt32_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_cnt32_or0001,
      O => XLXI_27_XLXI_90_cnt32_0_CEINV_47276
    );
  XLXN_119_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_34_qF0_14477,
      O => XLXN_119_DYMUX_47308
    );
  XLXN_119_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXN_119_CLKINV_47306
    );
  XLXN_119_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_34_ByteRdy_14476,
      O => XLXN_119_CEINV_47305
    );
  XLXI_27_XLXI_86_XLXI_1_State_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_NextState_2_11_47338,
      O => XLXI_27_XLXI_86_XLXI_1_State_2_DXMUX_47341
    );
  XLXI_27_XLXI_86_XLXI_1_State_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_NextState_cmp_eq0000_pack_2,
      O => XLXI_27_XLXI_86_XLXI_1_NextState_cmp_eq0000
    );
  XLXI_27_XLXI_86_XLXI_1_State_2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_27_File_Source_Selected_12344,
      O => XLXI_27_XLXI_86_XLXI_1_State_2_SRINV_47326
    );
  XLXI_27_XLXI_86_XLXI_1_State_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_86_XLXI_1_State_2_CLKINV_47325
    );
  XLXI_27_XLXI_86_XLXI_1_NextState_cmp_eq000033 : X_LUT4
    generic map(
      INIT => X"0020",
      LOC => "SLICE_X37Y76"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_NextState_cmp_eq00007_0,
      ADR1 => XLXI_27_XLXI_86_XLXI_1_theCnt(5),
      ADR2 => XLXI_27_XLXI_86_XLXI_1_NextState_cmp_eq000031,
      ADR3 => XLXI_27_XLXI_86_XLXI_1_theCnt(3),
      O => XLXI_27_XLXI_86_XLXI_1_NextState_cmp_eq0000_pack_2
    );
  XLXI_27_XLXI_86_XLXI_1_NextState_and000012_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_NextState_and000012_47367,
      O => XLXI_27_XLXI_86_XLXI_1_NextState_and000012_0
    );
  XLXI_27_XLXI_86_XLXI_1_NextState_and000012_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_NextState_cmp_eq000312_47360,
      O => XLXI_27_XLXI_86_XLXI_1_NextState_cmp_eq000312_0
    );
  XLXI_27_XLXI_86_XLXI_1_NextState_cmp_eq000312 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X34Y70"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_2_regMISO(3),
      ADR1 => XLXI_27_XLXI_86_XLXI_2_regMISO(2),
      ADR2 => XLXI_27_XLXI_86_XLXI_2_regMISO(1),
      ADR3 => XLXI_27_XLXI_86_XLXI_2_regMISO(0),
      O => XLXI_27_XLXI_86_XLXI_1_NextState_cmp_eq000312_47360
    );
  XLXI_27_XLXI_86_XLXI_1_State_18_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_NextState_18_11,
      O => XLXI_27_XLXI_86_XLXI_1_State_18_DXMUX_47398
    );
  XLXI_27_XLXI_86_XLXI_1_State_18_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_NextState_cmp_eq000412_pack_1,
      O => XLXI_27_XLXI_86_XLXI_1_NextState_cmp_eq000412_14462
    );
  XLXI_27_XLXI_86_XLXI_1_State_18_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_27_File_Source_Selected_12344,
      O => XLXI_27_XLXI_86_XLXI_1_State_18_SRINV_47383
    );
  XLXI_27_XLXI_86_XLXI_1_State_18_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_86_XLXI_1_State_18_CLKINV_47382
    );
  XLXI_27_XLXI_86_XLXI_1_NextState_cmp_eq000412 : X_LUT4
    generic map(
      INIT => X"0080",
      LOC => "SLICE_X34Y71"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_2_regMISO(3),
      ADR1 => XLXI_27_XLXI_86_XLXI_2_regMISO(2),
      ADR2 => XLXI_27_XLXI_86_XLXI_2_regMISO(1),
      ADR3 => XLXI_27_XLXI_86_XLXI_2_regMISO(0),
      O => XLXI_27_XLXI_86_XLXI_1_NextState_cmp_eq000412_pack_1
    );
  XLXI_27_XLXI_86_XLXI_1_NextState_cmp_eq00044_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_NextState_cmp_eq00044_47424,
      O => XLXI_27_XLXI_86_XLXI_1_NextState_cmp_eq00044_0
    );
  XLXI_27_XLXI_86_XLXI_1_NextState_cmp_eq00044_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_NextState_cmp_eq000325_47417,
      O => XLXI_27_XLXI_86_XLXI_1_NextState_cmp_eq000325_0
    );
  XLXI_27_XLXI_86_XLXI_1_NextState_cmp_eq000325 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X36Y70"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_2_regMISO(6),
      ADR1 => XLXI_27_XLXI_86_XLXI_2_regMISO(5),
      ADR2 => XLXI_27_XLXI_86_XLXI_2_regMISO(7),
      ADR3 => XLXI_27_XLXI_86_XLXI_2_regMISO(4),
      O => XLXI_27_XLXI_86_XLXI_1_NextState_cmp_eq000325_47417
    );
  XLXI_27_XLXI_86_XLXI_1_NextState_cmp_eq0005_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X38Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_NextState_cmp_eq0005,
      O => XLXI_27_XLXI_86_XLXI_1_NextState_cmp_eq0005_0
    );
  XLXI_27_XLXI_86_XLXI_1_NextState_cmp_eq0005_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X38Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_NextState_cmp_eq000031_pack_1,
      O => XLXI_27_XLXI_86_XLXI_1_NextState_cmp_eq000031
    );
  XLXI_27_XLXI_86_XLXI_1_NextState_cmp_eq000536 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X38Y74"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_theCnt(8),
      ADR1 => XLXI_27_XLXI_86_XLXI_1_theCnt(1),
      ADR2 => XLXI_27_XLXI_86_XLXI_1_theCnt(0),
      ADR3 => XLXI_27_XLXI_86_XLXI_1_theCnt(7),
      O => XLXI_27_XLXI_86_XLXI_1_NextState_cmp_eq000031_pack_1
    );
  XLXI_27_XLXI_90_NextState_cmp_ne0006_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_NextState_cmp_ne0006,
      O => XLXI_27_XLXI_90_NextState_cmp_ne0006_0
    );
  XLXI_27_XLXI_90_NextState_cmp_ne000668 : X_LUT4
    generic map(
      INIT => X"FEFE",
      LOC => "SLICE_X40Y57"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_NextState_cmp_ne000644,
      ADR1 => XLXI_27_XLXI_90_N87,
      ADR2 => XLXI_27_XLXI_90_NextState_cmp_ne000626_0,
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_NextState_cmp_ne0006
    );
  XLXI_27_XLXI_86_XLXI_2_regMISO_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_regMISO(0),
      O => XLXI_27_XLXI_86_XLXI_2_regMISO_1_DXMUX_47478
    );
  XLXI_27_XLXI_86_XLXI_2_regMISO_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => SDC_MISO_INBUF,
      O => XLXI_27_XLXI_86_XLXI_2_regMISO_1_DYMUX_47472
    );
  XLXI_27_XLXI_86_XLXI_2_regMISO_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_86_XLXI_2_regMISO_1_CLKINV_47470
    );
  XLXI_27_XLXI_86_XLXI_2_regMISO_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_regMISO_and0000_0,
      O => XLXI_27_XLXI_86_XLXI_2_regMISO_1_CEINV_47469
    );
  XLXI_27_XLXI_86_XLXI_2_regMISO_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X36Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_regMISO(2),
      O => XLXI_27_XLXI_86_XLXI_2_regMISO_3_DXMUX_47498
    );
  XLXI_27_XLXI_86_XLXI_2_regMISO_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X36Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_regMISO(1),
      O => XLXI_27_XLXI_86_XLXI_2_regMISO_3_DYMUX_47492
    );
  XLXI_27_XLXI_86_XLXI_2_regMISO_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X36Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_86_XLXI_2_regMISO_3_CLKINV_47490
    );
  XLXI_27_XLXI_86_XLXI_2_regMISO_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X36Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_regMISO_and0000_0,
      O => XLXI_27_XLXI_86_XLXI_2_regMISO_3_CEINV_47489
    );
  XLXI_27_XLXI_86_XLXI_2_regMISO_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X36Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_regMISO(4),
      O => XLXI_27_XLXI_86_XLXI_2_regMISO_5_DXMUX_47518
    );
  XLXI_27_XLXI_86_XLXI_2_regMISO_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X36Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_regMISO(3),
      O => XLXI_27_XLXI_86_XLXI_2_regMISO_5_DYMUX_47512
    );
  XLXI_27_XLXI_86_XLXI_2_regMISO_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X36Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_86_XLXI_2_regMISO_5_CLKINV_47510
    );
  XLXI_27_XLXI_86_XLXI_2_regMISO_5_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X36Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_regMISO_and0000_0,
      O => XLXI_27_XLXI_86_XLXI_2_regMISO_5_CEINV_47509
    );
  XLXI_27_XLXI_86_XLXI_2_regMISO_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_regMISO(6),
      O => XLXI_27_XLXI_86_XLXI_2_regMISO_7_DXMUX_47538
    );
  XLXI_27_XLXI_86_XLXI_2_regMISO_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_regMISO(5),
      O => XLXI_27_XLXI_86_XLXI_2_regMISO_7_DYMUX_47532
    );
  XLXI_27_XLXI_86_XLXI_2_regMISO_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_86_XLXI_2_regMISO_7_CLKINV_47530
    );
  XLXI_27_XLXI_86_XLXI_2_regMISO_7_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_regMISO_and0000_0,
      O => XLXI_27_XLXI_86_XLXI_2_regMISO_7_CEINV_47529
    );
  XLXI_34_ResDORdy_prevDIn_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_34_ResDORdy_qDIn_14604,
      O => XLXI_34_ResDORdy_prevDIn_DYMUX_47548
    );
  XLXI_34_ResDORdy_prevDIn_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_34_ResDORdy_prevDIn_CLKINV_47546
    );
  XLXI_27_XLXI_90_adrSec_mux0002_5_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_mux0003(5),
      O => XLXI_27_XLXI_90_adrClus0_mux0003_5_0
    );
  XLXI_27_XLXI_90_adrClus0_mux0003_5_1 : X_LUT4
    generic map(
      INIT => X"FC0C",
      LOC => "SLICE_X55Y38"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_90_adrRootDir(5),
      ADR2 => XLXI_27_XLXI_90_ffFAT32n16_12371,
      ADR3 => XLXI_27_XLXI_90_adrClus0_addsub0000(5),
      O => XLXI_27_XLXI_90_adrClus0_mux0003(5)
    );
  XLXI_27_XLXI_90_adrClus0_mux0003_6_1 : X_LUT4
    generic map(
      INIT => X"CACA",
      LOC => "SLICE_X55Y40"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrRootDir(6),
      ADR1 => XLXI_27_XLXI_90_adrClus0_addsub0000(6),
      ADR2 => XLXI_27_XLXI_90_ffFAT32n16_12371,
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_adrClus0_mux0003(6)
    );
  XLXI_27_XLXI_90_NextState_and0021125_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_NextState_and0021125_47609,
      O => XLXI_27_XLXI_90_NextState_and0021125_0
    );
  XLXI_27_XLXI_90_NextState_and0021125 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X55Y41"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_WORD(11),
      ADR1 => XLXI_27_XLXI_90_WORD(8),
      ADR2 => XLXI_27_XLXI_90_WORD(10),
      ADR3 => XLXI_27_XLXI_90_WORD(7),
      O => XLXI_27_XLXI_90_NextState_and0021125_47609
    );
  XLXI_27_XLXI_90_NextState_and0021149_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_NextState_and0021149_47621,
      O => XLXI_27_XLXI_90_NextState_and0021149_0
    );
  XLXI_27_XLXI_90_NextState_and0021149 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X51Y40"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_WORD(5),
      ADR1 => XLXI_27_XLXI_90_WORD(4),
      ADR2 => XLXI_27_XLXI_90_WORD(3),
      ADR3 => XLXI_27_XLXI_90_WORD(6),
      O => XLXI_27_XLXI_90_NextState_and0021149_47621
    );
  XLXI_27_XLXI_90_NextState_and0021158_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_NextState_and0021158_47633,
      O => XLXI_27_XLXI_90_NextState_and0021158_0
    );
  XLXI_27_XLXI_90_NextState_and0021158 : X_LUT4
    generic map(
      INIT => X"0003",
      LOC => "SLICE_X52Y40"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_90_WORD(2),
      ADR2 => XLXI_27_XLXI_90_WORD(15),
      ADR3 => XLXI_27_XLXI_90_WORD(1),
      O => XLXI_27_XLXI_90_NextState_and0021158_47633
    );
  XLXI_33_DATASys_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Next_8b_Sample(1),
      O => XLXI_33_DATASys_5_DXMUX_47651
    );
  XLXI_33_DATASys_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Next_8b_Sample(0),
      O => XLXI_33_DATASys_5_DYMUX_47645
    );
  XLXI_33_DATASys_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_33_DATASys_5_CLKINV_47643
    );
  XLXI_33_DATASys_5_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_33_CmdSys_and0000_0,
      O => XLXI_33_DATASys_5_CEINV_47642
    );
  XLXI_33_DATASys_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Next_8b_Sample(3),
      O => XLXI_33_DATASys_7_DXMUX_47671
    );
  XLXI_33_DATASys_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Next_8b_Sample(2),
      O => XLXI_33_DATASys_7_DYMUX_47665
    );
  XLXI_33_DATASys_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_33_DATASys_7_CLKINV_47663
    );
  XLXI_33_DATASys_7_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_33_CmdSys_and0000_0,
      O => XLXI_33_DATASys_7_CEINV_47662
    );
  XLXI_33_DATASys_9_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Next_8b_Sample(5),
      O => XLXI_33_DATASys_9_DXMUX_47691
    );
  XLXI_33_DATASys_9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Next_8b_Sample(4),
      O => XLXI_33_DATASys_9_DYMUX_47685
    );
  XLXI_33_DATASys_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_33_DATASys_9_CLKINV_47683
    );
  XLXI_33_DATASys_9_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_33_CmdSys_and0000_0,
      O => XLXI_33_DATASys_9_CEINV_47682
    );
  XLXI_34_cntMod11_0_DXMUX : X_INV
    generic map(
      LOC => "SLICE_X55Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_34_cntMod11(0),
      O => XLXI_34_cntMod11_0_DXMUX_47723
    );
  XLXI_34_cntMod11_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_34_Result_1_2,
      O => XLXI_34_cntMod11_0_DYMUX_47716
    );
  XLXI_34_cntMod11_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_34_cntMod11_or0000_0,
      O => XLXI_34_cntMod11_0_SRINV_47706
    );
  XLXI_34_cntMod11_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_34_cntMod11_0_CLKINV_47705
    );
  XLXI_34_cntMod11_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_34_PS_ClkHL_0,
      O => XLXI_34_cntMod11_0_CEINV_47704
    );
  XLXI_31_XLXI_22_Mrom_rom00009_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Mrom_rom00009,
      O => XLXI_31_XLXI_22_Mrom_rom00009_0
    );
  XLXI_31_XLXI_22_Mrom_rom00009_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Mrom_rom00006,
      O => XLXI_31_XLXI_22_Mrom_rom00006_0
    );
  XLXI_31_XLXI_22_Mrom_rom000062 : X_LUT4
    generic map(
      INIT => X"00A2",
      LOC => "SLICE_X22Y10"
    )
    port map (
      ADR0 => XLXI_31_XLXN_373(0),
      ADR1 => XLXI_31_XLXN_373_2_0,
      ADR2 => XLXI_31_XLXN_373_1_0,
      ADR3 => XLXI_31_XLXN_373_3_0,
      O => XLXI_31_XLXI_22_Mrom_rom00006
    );
  XLXI_31_XLXI_22_Tone_3_72_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Tone_3_72_47774,
      O => XLXI_31_XLXI_22_Tone_3_72_0
    );
  XLXI_31_XLXI_22_Tone_3_72_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_14_mux0004,
      O => XLXI_31_XLXI_22_Period_14_mux0004_0
    );
  XLXI_31_XLXI_22_Period_14_mux00041 : X_LUT4
    generic map(
      INIT => X"EAAA",
      LOC => "SLICE_X20Y13"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_N21,
      ADR1 => XLXI_31_XLXN_373_2_0,
      ADR2 => XLXI_31_XLXI_22_N38,
      ADR3 => XLXI_31_XLXI_22_N0,
      O => XLXI_31_XLXI_22_Period_14_mux0004
    );
  N124_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => N124,
      O => N124_0
    );
  N124_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_14_mux0006,
      O => XLXI_31_XLXI_22_Period_14_mux0006_0
    );
  XLXI_31_XLXI_22_Period_14_mux00061 : X_LUT4
    generic map(
      INIT => X"A0EC",
      LOC => "SLICE_X22Y13"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_N67,
      ADR1 => XLXI_31_XLXI_22_Period_18_mux0006,
      ADR2 => XLXI_31_XLXN_373(0),
      ADR3 => XLXI_31_XLXN_373_1_0,
      O => XLXI_31_XLXI_22_Period_14_mux0006
    );
  XLXI_31_XLXI_25_Sample_Rdy_not0001_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Sample_Rdy_not0001,
      O => XLXI_31_XLXI_25_Sample_Rdy_not0001_0
    );
  XLXI_31_XLXI_25_Sample_Rdy_not0001_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Next_8b_Sample_and00012_pack_1,
      O => XLXI_31_XLXI_25_Next_8b_Sample_and00012
    );
  XLXI_31_XLXI_25_Next_8b_Sample_and000121 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X28Y17"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Last_Period(19),
      ADR1 => XLXI_31_XLXI_25_Last_Period(1),
      ADR2 => XLXI_31_XLXI_25_Last_Period(15),
      ADR3 => XLXI_31_XLXI_25_Last_Period(17),
      O => XLXI_31_XLXI_25_Next_8b_Sample_and00012_pack_1
    );
  XLXI_31_FileReader_State_FSM_FFd10_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_State_cmp_eq0006,
      O => XLXI_31_FileReader_State_FSM_FFd10_DXMUX_47853
    );
  XLXI_31_FileReader_State_FSM_FFd10_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXN_154_pack_1,
      O => XLXN_154
    );
  XLXI_31_FileReader_State_FSM_FFd10_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_27_File_Source_Selected_12344,
      O => XLXI_31_FileReader_State_FSM_FFd10_SRINV_47837
    );
  XLXI_31_FileReader_State_FSM_FFd10_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_FileReader_State_FSM_FFd10_CLKINV_47836
    );
  XLXI_27_XLXI_92 : X_LUT4
    generic map(
      INIT => X"FFCF",
      LOC => "SLICE_X12Y45"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_90_Res_Busy_BusyExt_14555,
      ADR2 => XLXI_27_XLXI_89_N3,
      ADR3 => XLXI_27_XLXI_89_cntBytes(0),
      O => XLXN_154_pack_1
    );
  N2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => N2,
      O => N2_0
    );
  N2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_34_Mxor_ByteRdy_xor0000_xo(4),
      O => XLXI_34_Mxor_ByteRdy_xor0000_xo_4_0
    );
  XLXI_34_Mxor_ByteRdy_xor0000_xo_4_1 : X_LUT4
    generic map(
      INIT => X"6996",
      LOC => "SLICE_X39Y50"
    )
    port map (
      ADR0 => XLXN_116(2),
      ADR1 => XLXN_116(3),
      ADR2 => XLXN_116(1),
      ADR3 => XLXI_34_reg11b(10),
      O => XLXI_34_Mxor_ByteRdy_xor0000_xo(4)
    );
  XLXI_27_XLXI_90_Res_DO_CE_DIn_SR_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Res_DO_CE_DIn_SR_1_FXMUX_47903,
      O => XLXI_27_XLXI_90_Res_DO_CE_DIn_SR_1_DXMUX_47904
    );
  XLXI_27_XLXI_90_Res_DO_CE_DIn_SR_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Res_DO_CE_DIn_SR_1_FXMUX_47903,
      O => XLXI_27_XLXI_90_DO_CE_50M_0
    );
  XLXI_27_XLXI_90_Res_DO_CE_DIn_SR_1_FXMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_DO_CE_50M,
      O => XLXI_27_XLXI_90_Res_DO_CE_DIn_SR_1_FXMUX_47903
    );
  XLXI_27_XLXI_90_Res_DO_CE_DIn_SR_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_Res_DO_CE_DIn_SR(1),
      O => XLXI_27_XLXI_90_Res_DO_CE_DIn_SR_1_DYMUX_47891
    );
  XLXI_27_XLXI_90_Res_DO_CE_DIn_SR_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_Res_DO_CE_DIn_SR_1_CLKINV_47889
    );
  N44_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X1Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => N44,
      O => N44_0
    );
  N44_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X1Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => N40,
      O => N40_0
    );
  XLXI_31_FileReader_Playing_Time_mux0000_30_SW0 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X1Y38"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Playing_Time(1),
      ADR1 => XLXN_155(1),
      ADR2 => XLXI_31_FileReader_State_cmp_eq0012,
      ADR3 => XLXI_31_FileReader_N0,
      O => N40
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_or0000_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_theCnt_or0000,
      O => XLXI_27_XLXI_86_XLXI_1_theCnt_or0000_0
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_or0000_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXN_1_pack_1,
      O => XLXI_27_XLXI_86_XLXN_1
    );
  XLXI_27_XLXI_86_XLXI_1_TxStart_or00001 : X_LUT4
    generic map(
      INIT => X"FEFE",
      LOC => "SLICE_X36Y74"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_State(5),
      ADR1 => XLXI_27_XLXI_86_XLXI_1_State(3),
      ADR2 => XLXI_27_XLXI_86_XLXI_1_State(9),
      ADR3 => VCC,
      O => XLXI_27_XLXI_86_XLXN_1_pack_1
    );
  XLXI_27_XLXI_86_XLXI_1_State_14_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X36Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_State(13),
      O => XLXI_27_XLXI_86_XLXI_1_State_14_DYMUX_47965
    );
  XLXI_27_XLXI_86_XLXI_1_State_14_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X36Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_27_File_Source_Selected_12344,
      O => XLXI_27_XLXI_86_XLXI_1_State_14_SRINV_47963
    );
  XLXI_27_XLXI_86_XLXI_1_State_14_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X36Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_86_XLXI_1_State_14_CLKINV_47962
    );
  XLXI_27_XLXI_86_XLXI_1_State_14_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X36Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXN_51,
      O => XLXI_27_XLXI_86_XLXI_1_State_14_CEINV_47961
    );
  XLXI_27_XLXI_86_XLXI_1_State_19_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X38Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_State_19_BXINV_47982,
      O => XLXI_27_XLXI_86_XLXI_1_State_19_DXMUX_47983
    );
  XLXI_27_XLXI_86_XLXI_1_State_19_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => XLXI_27_XLXI_86_XLXI_1_State_19_BXINV_47982
    );
  XLXI_27_XLXI_86_XLXI_1_State_19_REVUSED : X_BUF
    generic map(
      LOC => "SLICE_X38Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXN_1,
      O => XLXI_27_XLXI_86_XLXI_1_State_19_REVUSED_47981
    );
  XLXI_27_XLXI_86_XLXI_1_State_19_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_27_File_Source_Selected_12344,
      O => XLXI_27_XLXI_86_XLXI_1_State_19_SRINV_47979
    );
  XLXI_27_XLXI_86_XLXI_1_State_19_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_86_XLXI_1_State_19_CLKINV_47978
    );
  XLXI_27_XLXI_86_XLXI_1_State_19_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_N198,
      O => XLXI_27_XLXI_86_XLXI_1_State_19_CEINV_47977
    );
  XLXI_31_FileReader_N4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X1Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_N4,
      O => XLXI_31_FileReader_N4_0
    );
  XLXI_31_FileReader_N4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X1Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => N122_pack_1,
      O => N122
    );
  XLXI_31_FileReader_Playing_Time_and0000117_SW0 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X1Y43"
    )
    port map (
      ADR0 => XLXI_31_FileReader_State_FSM_FFd8_12413,
      ADR1 => XLXI_31_FileReader_State_FSM_FFd7_12414,
      ADR2 => XLXI_31_FileReader_State_FSM_FFd9_12416,
      ADR3 => XLXI_31_FileReader_State_FSM_FFd6_12405,
      O => N122_pack_1
    );
  XLXI_34_ByteRdy_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X38Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_34_ByteRdy_and0000_48039,
      O => XLXI_34_ByteRdy_DXMUX_48042
    );
  XLXI_34_ByteRdy_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X38Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_34_N6_pack_1,
      O => XLXI_34_N6
    );
  XLXI_34_ByteRdy_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_34_ByteRdy_not0001,
      O => XLXI_34_ByteRdy_SRINV_48025
    );
  XLXI_34_ByteRdy_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_34_ByteRdy_CLKINV_48024
    );
  XLXI_34_ByteRdy_and0000_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"FF0F",
      LOC => "SLICE_X38Y50"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => PS2_Data_IBUF_13780,
      ADR3 => XLXN_116(0),
      O => XLXI_34_N6_pack_1
    );
  N42_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X0Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => N42,
      O => N42_0
    );
  XLXI_31_FileReader_Playing_Time_mux0000_29_SW0 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X0Y37"
    )
    port map (
      ADR0 => XLXI_31_FileReader_N0,
      ADR1 => XLXN_155(2),
      ADR2 => XLXI_31_FileReader_Playing_Time(2),
      ADR3 => XLXI_31_FileReader_State_cmp_eq0012,
      O => N42
    );
  XLXI_31_XLXI_22_Period_16_mux0005_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_16_mux0005,
      O => XLXI_31_XLXI_22_Period_16_mux0005_0
    );
  XLXI_31_XLXI_22_Period_16_mux0005_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_15_mux0010,
      O => XLXI_31_XLXI_22_Period_15_mux0010_0
    );
  XLXI_31_XLXI_22_Period_15_mux00101 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X21Y21"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Period_18_mux0006,
      ADR1 => XLXI_31_XLXI_22_Period_21_and0000,
      ADR2 => XLXI_31_XLXI_22_N7_0,
      ADR3 => XLXI_31_XLXI_22_N30,
      O => XLXI_31_XLXI_22_Period_15_mux0010
    );
  XLXI_27_XLXI_90_WORD_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X47Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_WORD(9),
      O => XLXI_27_XLXI_90_WORD_1_DXMUX_48098
    );
  XLXI_27_XLXI_90_WORD_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X47Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_WORD(8),
      O => XLXI_27_XLXI_90_WORD_1_DYMUX_48092
    );
  XLXI_27_XLXI_90_WORD_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_WORD_1_CLKINV_48090
    );
  XLXI_27_XLXI_90_WORD_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_WORD_10_not0001_0,
      O => XLXI_27_XLXI_90_WORD_1_CEINV_48089
    );
  XLXI_27_XLXI_90_WORD_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_WORD(11),
      O => XLXI_27_XLXI_90_WORD_3_DXMUX_48118
    );
  XLXI_27_XLXI_90_WORD_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_WORD(10),
      O => XLXI_27_XLXI_90_WORD_3_DYMUX_48112
    );
  XLXI_27_XLXI_90_WORD_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_WORD_3_CLKINV_48110
    );
  XLXI_27_XLXI_90_WORD_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_WORD_10_not0001_0,
      O => XLXI_27_XLXI_90_WORD_3_CEINV_48109
    );
  XLXI_27_XLXI_90_WORD_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_WORD(13),
      O => XLXI_27_XLXI_90_WORD_5_DXMUX_48138
    );
  XLXI_27_XLXI_90_WORD_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_WORD(12),
      O => XLXI_27_XLXI_90_WORD_5_DYMUX_48132
    );
  XLXI_27_XLXI_90_WORD_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_WORD_5_CLKINV_48130
    );
  XLXI_27_XLXI_90_WORD_5_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_WORD_10_not0001_0,
      O => XLXI_27_XLXI_90_WORD_5_CEINV_48129
    );
  XLXN_116_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X36Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXN_116(2),
      O => XLXN_116_1_DXMUX_48158
    );
  XLXN_116_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X36Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXN_116(1),
      O => XLXN_116_1_DYMUX_48152
    );
  XLXN_116_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X36Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXN_116_1_CLKINV_48150
    );
  XLXN_116_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X36Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_34_PS_ClkHL_0,
      O => XLXN_116_1_CEINV_48149
    );
  XLXI_27_XLXI_90_WORD_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X46Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_WORD(15),
      O => XLXI_27_XLXI_90_WORD_7_DXMUX_48178
    );
  XLXI_27_XLXI_90_WORD_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X46Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_WORD(14),
      O => XLXI_27_XLXI_90_WORD_7_DYMUX_48172
    );
  XLXI_27_XLXI_90_WORD_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X46Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_WORD_7_CLKINV_48170
    );
  XLXI_27_XLXI_90_WORD_7_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X46Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_WORD_10_not0001_0,
      O => XLXI_27_XLXI_90_WORD_7_CEINV_48169
    );
  XLXN_116_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXN_116(4),
      O => XLXN_116_3_DXMUX_48198
    );
  XLXN_116_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXN_116(3),
      O => XLXN_116_3_DYMUX_48192
    );
  XLXN_116_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXN_116_3_CLKINV_48190
    );
  XLXN_116_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_34_PS_ClkHL_0,
      O => XLXN_116_3_CEINV_48189
    );
  XLXI_27_XLXI_90_WORD_9_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X46Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_regMISO(1),
      O => XLXI_27_XLXI_90_WORD_9_DXMUX_48218
    );
  XLXI_27_XLXI_90_WORD_9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X46Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_regMISO(0),
      O => XLXI_27_XLXI_90_WORD_9_DYMUX_48212
    );
  XLXI_27_XLXI_90_WORD_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X46Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_27_XLXI_90_WORD_9_CLKINV_48210
    );
  XLXI_27_XLXI_90_WORD_9_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X46Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_WORD_10_not0001_0,
      O => XLXI_27_XLXI_90_WORD_9_CEINV_48209
    );
  XLXN_116_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X36Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXN_116(6),
      O => XLXN_116_5_DXMUX_48238
    );
  XLXN_116_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X36Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXN_116(5),
      O => XLXN_116_5_DYMUX_48232
    );
  XLXN_116_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X36Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXN_116_5_CLKINV_48230
    );
  XLXN_116_5_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X36Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_34_PS_ClkHL_0,
      O => XLXN_116_5_CEINV_48229
    );
  XLXN_116_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X38Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_34_reg11b(9),
      O => XLXN_116_7_DXMUX_48258
    );
  XLXN_116_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X38Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXN_116(7),
      O => XLXN_116_7_DYMUX_48252
    );
  XLXN_116_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXN_116_7_CLKINV_48250
    );
  XLXN_116_7_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_34_PS_ClkHL_0,
      O => XLXN_116_7_CEINV_48249
    );
  XLXI_34_reg11b_10_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => PS2_Data_IBUF_13780,
      O => XLXI_34_reg11b_10_DXMUX_48278
    );
  XLXI_34_reg11b_10_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_34_reg11b(10),
      O => XLXI_34_reg11b_10_DYMUX_48272
    );
  XLXI_34_reg11b_10_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_34_reg11b_10_CLKINV_48270
    );
  XLXI_34_reg11b_10_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_34_PS_ClkHL_0,
      O => XLXI_34_reg11b_10_CEINV_48269
    );
  XLXI_34_qPS_Clk_Prev_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_34_qPS_Clk_14372,
      O => XLXI_34_qPS_Clk_Prev_DYMUX_48288
    );
  XLXI_34_qPS_Clk_Prev_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_34_qPS_Clk_Prev_CLKINV_48286
    );
  XLXI_31_XLXI_22_Period_16_mux0010_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_16_mux0010,
      O => XLXI_31_XLXI_22_Period_16_mux0010_0
    );
  XLXI_31_XLXI_22_Period_16_mux0010_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_N62,
      O => XLXI_31_XLXI_22_N62_0
    );
  XLXI_31_XLXI_22_Period_12_mux000011 : X_LUT4
    generic map(
      INIT => X"040C",
      LOC => "SLICE_X17Y23"
    )
    port map (
      ADR0 => XLXI_31_XLXN_373_3_0,
      ADR1 => XLXI_31_XLXI_22_Period_21_and0000,
      ADR2 => XLXI_31_XLXI_22_N39,
      ADR3 => XLXI_31_XLXN_373(0),
      O => XLXI_31_XLXI_22_N62
    );
  XLXI_27_XLXI_90_adrFAT_4_mux0000_SW0 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X48Y47"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrFAT_add0000(4),
      ADR1 => XLXI_27_XLXI_90_adrFAT(4),
      ADR2 => XLXI_27_XLXI_90_N7,
      ADR3 => XLXI_27_XLXI_90_N45,
      O => XLXI_27_N176
    );
  XLXI_27_XLXI_90_adrSec_mux0002_0_0 : X_LUT4
    generic map(
      INIT => X"AA00",
      LOC => "SLICE_X46Y47"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_State(10),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_90_adrRootDir(0),
      O => XLXI_27_XLXI_90_adrSec_mux0002_0_0_48340
    );
  XLXI_27_XLXI_90_adrSec_mux0002_1_0 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X52Y43"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrRootDir(1),
      ADR1 => XLXI_27_XLXI_90_State(10),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_adrSec_mux0002_1_0_48364
    );
  XLXI_31_FileReader_Playing_Time_mux0000_23_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X1Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000_23_2_48397,
      O => XLXI_31_FileReader_Playing_Time_mux0000_23_2_0
    );
  XLXI_31_FileReader_Playing_Time_mux0000_23_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X1Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_N5_pack_1,
      O => XLXI_31_FileReader_N5
    );
  XLXI_31_FileReader_Playing_Time_mux0000_24_21 : X_LUT4
    generic map(
      INIT => X"2000",
      LOC => "SLICE_X1Y40"
    )
    port map (
      ADR0 => XLXI_31_FileReader_N27,
      ADR1 => XLXN_155(7),
      ADR2 => XLXN_153,
      ADR3 => XLXI_31_FileReader_State_FSM_FFd5_12406,
      O => XLXI_31_FileReader_N5_pack_1
    );
  XLXI_27_XLXI_90_adrSec_mux0002_2_0 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X52Y42"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_90_adrRootDir(2),
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_90_State(10),
      O => XLXI_27_XLXI_90_adrSec_mux0002_2_0_48412
    );
  XLXI_31_FileReader_Playing_Time_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X0Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_0_FXMUX_48450,
      O => XLXI_31_FileReader_Playing_Time_0_DXMUX_48451
    );
  XLXI_31_FileReader_Playing_Time_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X0Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_0_FXMUX_48450,
      O => XLXI_31_FileReader_Playing_Time_mux0000_31_0
    );
  XLXI_31_FileReader_Playing_Time_0_FXMUX : X_BUF
    generic map(
      LOC => "SLICE_X0Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000(31),
      O => XLXI_31_FileReader_Playing_Time_0_FXMUX_48450
    );
  XLXI_31_FileReader_Playing_Time_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X0Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000_0_5_pack_1,
      O => XLXI_31_FileReader_Playing_Time_mux0000_0_5
    );
  XLXI_31_FileReader_Playing_Time_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_FileReader_Playing_Time_0_CLKINV_48434
    );
  XLXI_31_FileReader_Playing_Time_mux0000_24_31 : X_LUT4
    generic map(
      INIT => X"A000",
      LOC => "SLICE_X0Y50"
    )
    port map (
      ADR0 => XLXN_153,
      ADR1 => VCC,
      ADR2 => XLXI_31_FileReader_N4_0,
      ADR3 => XLXI_31_FileReader_State_FSM_FFd3_12404,
      O => XLXI_31_FileReader_Playing_Time_mux0000_0_5_pack_1
    );
  XLXI_27_XLXI_90_adrSec_mux0002_3_0 : X_LUT4
    generic map(
      INIT => X"A0A0",
      LOC => "SLICE_X55Y42"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrRootDir(3),
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_90_State(10),
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_adrSec_mux0002_3_0_48467
    );
  XLXI_31_FileReader_Playing_Time_mux0000_25_19_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X0Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000_25_19_48488,
      O => XLXI_31_FileReader_Playing_Time_mux0000_25_19_0
    );
  XLXI_31_FileReader_Playing_Time_mux0000_25_19 : X_LUT4
    generic map(
      INIT => X"C30F",
      LOC => "SLICE_X0Y47"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXN_155(5),
      ADR2 => XLXN_155(6),
      ADR3 => XLXN_155(4),
      O => XLXI_31_FileReader_Playing_Time_mux0000_25_19_48488
    );
  XLXI_31_FileReader_Playing_Time_mux0000_24_3_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X0Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000_24_3,
      O => XLXI_31_FileReader_Playing_Time_mux0000_24_3_0
    );
  XLXI_31_FileReader_Playing_Time_mux0000_25_28 : X_LUT4
    generic map(
      INIT => X"C0C0",
      LOC => "SLICE_X0Y44"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_FileReader_N4_0,
      ADR2 => XLXI_31_FileReader_State_FSM_FFd3_12404,
      ADR3 => VCC,
      O => XLXI_31_FileReader_Playing_Time_mux0000_24_3
    );
  XLXI_27_XLXI_90_Res_DO_CE_DInToggle_cmp_eq00001 : X_LUT4
    generic map(
      INIT => X"5500",
      LOC => "SLICE_X35Y62"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_Res_DO_CE_DIn_SR(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_90_Res_DO_CE_DIn_SR(1),
      O => XLXI_27_XLXI_90_Res_DO_CE_DInToggle_cmp_eq0000
    );
  XLXI_27_XLXI_90_RET_mux0000_19_20_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_RET_mux0000_19_11_pack_1,
      O => XLXI_27_XLXI_90_RET_mux0000_19_11_14661
    );
  XLXI_27_XLXI_90_RET_mux0000_19_11 : X_LUT4
    generic map(
      INIT => X"1000",
      LOC => "SLICE_X40Y60"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_State(17),
      ADR1 => XLXI_27_XLXI_86_XLXI_1_State(18),
      ADR2 => XLXI_27_XLXI_86_XLXI_1_State(1),
      ADR3 => XLXI_27_XLXI_90_State(18),
      O => XLXI_27_XLXI_90_RET_mux0000_19_11_pack_1
    );
  XLXI_27_XLXI_90_State_mux0002_23_10 : X_LUT4
    generic map(
      INIT => X"5500",
      LOC => "SLICE_X44Y57"
    )
    port map (
      ADR0 => XLXI_31_XLXI_27_File_Source_Selected_12344,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_90_State(7),
      O => XLXI_27_XLXI_90_State_mux0002_23_10_48548
    );
  XLXI_27_XLXI_90_State_mux0002_7_131 : X_LUT4
    generic map(
      INIT => X"1100",
      LOC => "SLICE_X42Y58"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_NextState_and0016,
      ADR1 => XLXI_31_XLXI_27_File_Source_Selected_12344,
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_90_State(24),
      O => XLXI_27_XLXI_90_State_mux0002_7_131_48560
    );
  XLXI_31_XLXI_27_state_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_27_next_state,
      O => XLXI_31_XLXI_27_state_0_DXMUX_48593
    );
  XLXI_31_XLXI_27_state_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => N10_pack_3,
      O => N10
    );
  XLXI_31_XLXI_27_state_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => Reset_IBUF_13398,
      O => XLXI_31_XLXI_27_state_0_SRINV_48578
    );
  XLXI_31_XLXI_27_state_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_31_XLXI_27_state_0_CLKINV_48577
    );
  XLXI_31_XLXI_27_state_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXN_118_0,
      O => XLXI_31_XLXI_27_state_0_CEINV_48576
    );
  N150_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => N150,
      O => N150_0
    );
  N150_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_22_Period_17_mux0003,
      O => XLXI_31_XLXI_22_Period_17_mux0003_0
    );
  XLXI_31_XLXI_22_Period_17_mux00031 : X_LUT4
    generic map(
      INIT => X"F8F0",
      LOC => "SLICE_X18Y18"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Period_21_and0000,
      ADR1 => XLXI_31_XLXI_22_N35,
      ADR2 => XLXI_31_XLXI_22_Period_19_mux0001_0,
      ADR3 => XLXI_31_XLXN_373_1_0,
      O => XLXI_31_XLXI_22_Period_17_mux0003
    );
  N22_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => N22,
      O => N22_0
    );
  XLXI_31_XLXI_4_Tone_DUMMY_1_SW0 : X_LUT4
    generic map(
      INIT => X"FFFC",
      LOC => "SLICE_X30Y49"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_XLXI_4_state(6),
      ADR2 => XLXI_31_XLXI_4_state(10),
      ADR3 => XLXI_31_XLXI_4_state(2),
      O => N22
    );
  XLXI_34_qPS_Clk_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X64Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => PS2_Clk_INBUF,
      O => XLXI_34_qPS_Clk_DYMUX_48642
    );
  XLXI_34_qPS_Clk_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X64Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_34_qPS_Clk_CLKINV_48640
    );
  XLXI_34_qPS_Clk_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X64Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_34_PS_Samp_0,
      O => XLXI_34_qPS_Clk_CEINV_48639
    );
  XLXI_27_XLXI_90_NextState_cmp_ne0007_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_NextState_cmp_ne0007,
      O => XLXI_27_XLXI_90_NextState_cmp_ne0007_0
    );
  XLXI_27_XLXI_90_NextState_cmp_ne0007_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_N87_pack_1,
      O => XLXI_27_XLXI_90_N87
    );
  XLXI_27_XLXI_90_NextState_cmp_ne00083 : X_LUT4
    generic map(
      INIT => X"FFAF",
      LOC => "SLICE_X41Y59"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_regMISO(5),
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_86_XLXI_1_regMISO(6),
      ADR3 => XLXI_27_XLXI_86_XLXI_1_regMISO(7),
      O => XLXI_27_XLXI_90_N87_pack_1
    );
  XLXI_31_XLXN_371_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXN_371(1),
      O => XLXI_31_XLXN_371_1_0
    );
  XLXI_31_XLXN_371_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => Tone_1_OBUF_pack_1,
      O => Tone_1_OBUF_13773
    );
  XLXI_31_XLXI_4_Tone_DUMMY_1_Q : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X28Y47"
    )
    port map (
      ADR0 => N22_0,
      ADR1 => XLXI_31_XLXI_4_state(3),
      ADR2 => XLXI_31_XLXI_4_state(7),
      ADR3 => XLXI_31_XLXI_4_state(11),
      O => Tone_1_OBUF_pack_1
    );
  XLXI_31_FileReader_Playing_Time_and0000110_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_and0000110_48704,
      O => XLXI_31_FileReader_Playing_Time_and0000110_0
    );
  XLXI_31_FileReader_Playing_Time_and0000110 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X12Y42"
    )
    port map (
      ADR0 => XLXI_31_FileReader_State_FSM_FFd11_12452,
      ADR1 => XLXI_31_FileReader_State_FSM_FFd1_12396,
      ADR2 => XLXI_31_FileReader_State_FSM_FFd2_12394,
      ADR3 => XLXI_31_FileReader_State_FSM_FFd5_12406,
      O => XLXI_31_FileReader_Playing_Time_and0000110_48704
    );
  XLXI_33_ResStart_DIn_SR_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_25_Sample_Rdy_12502,
      O => XLXI_33_ResStart_DIn_SR_1_DXMUX_48719
    );
  XLXI_33_ResStart_DIn_SR_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_33_ResStart_DIn_SR(1),
      O => XLXI_33_ResStart_DIn_SR_1_DYMUX_48714
    );
  XLXI_33_ResStart_DIn_SR_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_33_ResStart_DIn_SR_1_CLKINV_48712
    );
  XLXI_34_ResDORdy_qDIn_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X36Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_34_ResDORdy_DInToggle_14629,
      O => XLXI_34_ResDORdy_qDIn_DYMUX_48728
    );
  XLXI_34_ResDORdy_qDIn_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X36Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_34_ResDORdy_qDIn_CLKINV_48726
    );
  XLXI_34_cnt5b_0_DXMUX : X_INV
    generic map(
      LOC => "SLICE_X64Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_34_cnt5b(0),
      O => XLXI_34_cnt5b_0_DXMUX_48759
    );
  XLXI_34_cnt5b_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X64Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_34_Result(1),
      O => XLXI_34_cnt5b_0_DYMUX_48752
    );
  XLXI_34_cnt5b_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X64Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_34_PS_ClkHL_0,
      O => XLXI_34_cnt5b_0_SRINV_48742
    );
  XLXI_34_cnt5b_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X64Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => XLXI_34_cnt5b_0_CLKINV_48741
    );
  XLXI_34_cnt5b_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X64Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_34_PS_Samp_0,
      O => XLXI_34_cnt5b_0_CEINV_48740
    );
  XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X52Y45"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrFAT(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_90_WORD(0),
      O => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_lut(1)
    );
  XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X52Y46"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_90_adrFAT(3),
      ADR2 => XLXI_27_XLXI_90_WORD(2),
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_lut(3)
    );
  XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X52Y47"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrFAT(5),
      ADR1 => XLXI_27_XLXI_90_WORD(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_lut(5)
    );
  XLXI_27_XLXI_90_RET_mux0000_11_1_SW0 : X_LUT4
    generic map(
      INIT => X"EFFF",
      LOC => "SLICE_X40Y61"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_State(17),
      ADR1 => XLXI_27_XLXI_86_XLXI_1_State(18),
      ADR2 => XLXI_27_XLXI_90_NextState_cmp_eq0005_0,
      ADR3 => XLXI_27_XLXI_86_XLXI_1_State(1),
      O => XLXI_27_N133
    );
  XLXI_31_FileReader_State_FSM_FFd7 : X_SFF
    generic map(
      LOC => "SLICE_X12Y40",
      INIT => '0'
    )
    port map (
      I => XLXI_31_FileReader_State_FSM_FFd7_DXMUX_15324,
      CE => XLXI_31_FileReader_State_FSM_FFd7_CEINV_15318,
      CLK => XLXI_31_FileReader_State_FSM_FFd7_CLKINV_15319,
      SET => GND,
      RST => GND,
      SSET => XLXI_31_FileReader_State_FSM_FFd7_REVUSED_15322,
      SRST => XLXI_31_FileReader_State_FSM_FFd7_SRINV_15320,
      O => XLXI_31_FileReader_State_FSM_FFd7_12414
    );
  XLXI_31_FileReader_State_FSM_FFd9 : X_SFF
    generic map(
      LOC => "SLICE_X13Y42",
      INIT => '0'
    )
    port map (
      I => XLXI_31_FileReader_State_FSM_FFd9_DXMUX_15343,
      CE => XLXI_31_FileReader_State_FSM_FFd9_CEINV_15337,
      CLK => XLXI_31_FileReader_State_FSM_FFd9_CLKINV_15338,
      SET => GND,
      RST => GND,
      SSET => XLXI_31_FileReader_State_FSM_FFd9_REVUSED_15341,
      SRST => XLXI_31_FileReader_State_FSM_FFd9_SRINV_15339,
      O => XLXI_31_FileReader_State_FSM_FFd9_12416
    );
  XLXI_27_XLXI_90_State_mux0002_6_19 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X44Y52"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_nrClus(18),
      ADR1 => XLXI_27_XLXI_90_nrClus(19),
      ADR2 => XLXI_27_XLXI_90_State(11),
      ADR3 => XLXI_27_XLXI_90_State_mux0002_6_14_12419,
      O => XLXI_27_XLXI_90_State_mux0002_6_19_15371
    );
  XLXI_27_XLXI_90_adrSec_mux0003_18_7 : X_LUT4
    generic map(
      INIT => X"BB88",
      LOC => "SLICE_X52Y38"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_nrClus(11),
      ADR1 => XLXI_27_XLXI_90_ffFAT32n16_12371,
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_90_nrClus(12),
      O => XLXI_27_XLXI_90_adrSec_mux0003_18_7_15395
    );
  XLXI_27_XLXI_90_NextState_cmp_ne000833 : X_LUT4
    generic map(
      INIT => X"FF77",
      LOC => "SLICE_X40Y59"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_regMISO(2),
      ADR1 => XLXI_27_XLXI_86_XLXI_1_regMISO(4),
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_86_XLXI_1_regMISO(3),
      O => XLXI_27_XLXI_90_NextState_cmp_ne000833_15419
    );
  XLXI_27_XLXI_90_State_mux0002_28_1 : X_LUT4
    generic map(
      INIT => X"000F",
      LOC => "SLICE_X38Y61"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_27_N350,
      ADR3 => XLXI_31_XLXI_27_File_Source_Selected_12344,
      O => XLXI_27_XLXI_90_State_mux0002_28_1_15727
    );
  XLXI_27_XLXI_90_State_3 : X_FF
    generic map(
      LOC => "SLICE_X38Y61",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_State_3_DXMUX_15730,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_State_3_CLKINV_15713,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_State(3)
    );
  XLXI_31_XLXI_25_Next_8b_Sample_A_mux0000_7_Q : X_LUT4
    generic map(
      INIT => X"0021",
      LOC => "SLICE_X30Y27"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Next_8b_Sample_A(7),
      ADR1 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002,
      ADR2 => N132,
      ADR3 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_Q,
      O => XLXI_31_XLXI_25_Next_8b_Sample_A_mux0000(7)
    );
  XLXI_31_XLXI_25_Next_8b_Sample_A_7 : X_FF
    generic map(
      LOC => "SLICE_X30Y27",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Next_8b_Sample_A_7_DXMUX_15762,
      CE => XLXI_31_XLXI_25_Next_8b_Sample_A_7_CEINV_15745,
      CLK => XLXI_31_XLXI_25_Next_8b_Sample_A_7_CLKINV_15746,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Next_8b_Sample_A(7)
    );
  XLXI_27_XLXI_86_XLXI_2_Result_5_1 : X_LUT4
    generic map(
      INIT => X"DD22",
      LOC => "SLICE_X32Y82"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_2_cntSCK(4),
      ADR1 => XLXI_27_XLXI_86_XLXI_2_Result_4_bdd0,
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_86_XLXI_2_cntSCK(5),
      O => XLXI_27_XLXI_86_XLXI_2_Result(5)
    );
  XLXI_27_XLXI_86_XLXI_2_cntSCK_5 : X_SFF
    generic map(
      LOC => "SLICE_X32Y82",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_cntSCK_5_DXMUX_15797,
      CE => XLXI_27_XLXI_86_XLXI_2_cntSCK_5_CEINV_15778,
      CLK => XLXI_27_XLXI_86_XLXI_2_cntSCK_5_CLKINV_15779,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_86_XLXI_2_cntSCK_5_SRINV_15780,
      O => XLXI_27_XLXI_86_XLXI_2_cntSCK(5)
    );
  XLXI_27_XLXI_90_adrFAT_1_mux0000_SW0 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X54Y47"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrFAT(1),
      ADR1 => XLXI_27_XLXI_90_adrFAT_add0000(1),
      ADR2 => XLXI_27_XLXI_90_N7,
      ADR3 => XLXI_27_XLXI_90_N45,
      O => XLXI_27_N182
    );
  XLXI_31_XLXI_25_Sample_Rdy_mux00021 : X_LUT4
    generic map(
      INIT => X"1313",
      LOC => "SLICE_X30Y18"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_le0000,
      ADR1 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002,
      ADR2 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_Q,
      ADR3 => VCC,
      O => XLXI_31_XLXI_25_Sample_Rdy_mux0002
    );
  XLXI_31_XLXI_25_Sample_Rdy : X_FF
    generic map(
      LOC => "SLICE_X30Y18",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Sample_Rdy_DXMUX_15855,
      CE => XLXI_31_XLXI_25_Sample_Rdy_CEINV_15838,
      CLK => XLXI_31_XLXI_25_Sample_Rdy_CLKINV_15839,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Sample_Rdy_12502
    );
  XLXI_31_XLXI_22_Mmux_Period_0_10_SW0 : X_LUT4
    generic map(
      INIT => X"4A23",
      LOC => "SLICE_X13Y23"
    )
    port map (
      ADR0 => XLXI_31_XLXN_373_2_0,
      ADR1 => XLXI_31_XLXN_373_1_0,
      ADR2 => XLXI_31_XLXN_373(0),
      ADR3 => XLXI_31_XLXN_371_0_0,
      O => N186
    );
  XLXI_27_XLXI_86_XLXI_2_ffSCK : X_SFF
    generic map(
      LOC => "SLICE_X30Y81",
      INIT => '0'
    )
    port map (
      I => SDC_SCK_OBUF_DYMUX_15431,
      CE => SDC_SCK_OBUF_CEINV_15427,
      CLK => SDC_SCK_OBUF_CLKINV_15428,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => SDC_SCK_OBUF_SRINV_15429,
      O => SDC_SCK_OBUF_12432
    );
  XLXI_27_XLXI_89_Full512_mux000063 : X_LUT4
    generic map(
      INIT => X"AAA8",
      LOC => "SLICE_X16Y42"
    )
    port map (
      ADR0 => XLXI_27_XLXI_89_Full512_12433,
      ADR1 => XLXI_27_XLXI_89_Full512_mux00008_0,
      ADR2 => XLXI_27_XLXI_89_Full512_mux000044_12436,
      ADR3 => XLXI_27_XLXI_89_Full512_mux000021_0,
      O => XLXI_27_XLXI_89_Full512_mux000063_15458
    );
  XLXI_27_XLXI_90_State_mux0002_8_175 : X_LUT4
    generic map(
      INIT => X"0404",
      LOC => "SLICE_X42Y54"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_NextState_and0016,
      ADR1 => XLXI_27_XLXI_90_State(23),
      ADR2 => XLXI_31_XLXI_27_File_Source_Selected_12344,
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_State_mux0002_8_175_15482
    );
  XLXI_27_XLXI_90_State_mux0002_30_1 : X_LUT4
    generic map(
      INIT => X"5504",
      LOC => "SLICE_X39Y57"
    )
    port map (
      ADR0 => XLXI_31_XLXI_27_File_Source_Selected_12344,
      ADR1 => XLXI_27_XLXI_90_State(1),
      ADR2 => XLXI_27_XLXI_90_Go50M_0,
      ADR3 => XLXI_27_N10,
      O => XLXI_27_XLXI_90_State_mux0002_30_1_15508
    );
  XLXI_27_XLXI_90_State_1 : X_FF
    generic map(
      LOC => "SLICE_X39Y57",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_State_1_DXMUX_15511,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_State_1_CLKINV_15495,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_State(1)
    );
  XLXI_27_XLXI_90_Res_Go_DIn_SR_1 : X_FF
    generic map(
      LOC => "SLICE_X19Y47",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_Res_Go_DIn_SR_0_DYMUX_15532,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_Res_Go_DIn_SR_0_CLKINV_15522,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_Res_Go_DIn_SR(1)
    );
  XLXI_27_XLXI_90_Res_Go_DIn_SR_0 : X_FF
    generic map(
      LOC => "SLICE_X19Y47",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_Res_Go_DIn_SR_0_DXMUX_15537,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_Res_Go_DIn_SR_0_CLKINV_15522,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_Res_Go_DIn_SR(0)
    );
  XLXI_31_XLXI_22_Mmux_Period_16_11_SW1 : X_LUT4
    generic map(
      INIT => X"AEA0",
      LOC => "SLICE_X24Y19"
    )
    port map (
      ADR0 => XLXI_31_XLXN_373_2_0,
      ADR1 => XLXI_31_XLXN_371_0_0,
      ADR2 => XLXI_31_XLXN_373_1_0,
      ADR3 => XLXI_31_XLXN_373(0),
      O => N192
    );
  XLXI_27_XLXI_90_Madd_adrSec_share0000_lut_22_Q : X_LUT4
    generic map(
      INIT => X"EB41",
      LOC => "SLICE_X51Y58"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_cnt32_or0001,
      ADR1 => XLXI_27_N212_0,
      ADR2 => XLXI_27_N304,
      ADR3 => XLXI_27_XLXI_90_adrSec(22),
      O => XLXI_27_XLXI_90_Madd_adrSec_share0000_lut(22)
    );
  XLXI_27_XLXI_90_adrFAT_0_mux0000_SW0 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X55Y44"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrFAT_add0000(0),
      ADR1 => XLXI_27_XLXI_90_N7,
      ADR2 => XLXI_27_XLXI_90_N45,
      ADR3 => XLXI_27_XLXI_90_adrFAT(0),
      O => XLXI_27_N196
    );
  XLXI_31_XLXI_22_Period_13_mux0008_SW0 : X_LUT4
    generic map(
      INIT => X"EDF8",
      LOC => "SLICE_X22Y23"
    )
    port map (
      ADR0 => XLXI_31_XLXN_373_2_0,
      ADR1 => XLXI_31_XLXN_373_3_0,
      ADR2 => XLXI_31_XLXN_373_1_0,
      ADR3 => XLXI_31_XLXN_373(0),
      O => N194
    );
  XLXI_27_XLXI_86_XLXI_2_Mmux_NextState8_SW0 : X_LUT4
    generic map(
      INIT => X"55FF",
      LOC => "SLICE_X33Y78"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_2_State(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_86_XLXI_2_State(2),
      O => XLXI_27_N214
    );
  XLXI_27_XLXI_90_adrSec_mux0003_2_11 : X_LUT4
    generic map(
      INIT => X"5044",
      LOC => "SLICE_X47Y51"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_cnt32_or0001,
      ADR1 => XLXI_27_XLXI_90_nrClus(16),
      ADR2 => XLXI_27_XLXI_90_nrClus(15),
      ADR3 => XLXI_27_XLXI_90_ffSpC32n16_12285,
      O => XLXI_27_XLXI_90_adrSec_mux0003_2_mand
    );
  XLXI_27_XLXI_90_Res_Go_DInToggle_SR_0 : X_FF
    generic map(
      LOC => "SLICE_X38Y59",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_Res_Go_DInToggle_SR_1_DYMUX_15695,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_Res_Go_DInToggle_SR_1_CLKINV_15693,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_Res_Go_DInToggle_SR(0)
    );
  XLXI_27_XLXI_90_Res_Go_DInToggle_SR_1 : X_FF
    generic map(
      LOC => "SLICE_X38Y59",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_Res_Go_DInToggle_SR_1_DXMUX_15700,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_Res_Go_DInToggle_SR_1_CLKINV_15693,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_Res_Go_DInToggle_SR(1)
    );
  XLXI_27_XLXI_90_Msub_adrClus0_share0000_lut_11_Q : X_LUT4
    generic map(
      INIT => X"05AF",
      LOC => "SLICE_X53Y50"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_ffFAT32n16_12371,
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_90_adrRootDir(11),
      ADR3 => XLXI_27_XLXI_90_adrClus0_addsub0000(11),
      O => XLXI_27_XLXI_90_Msub_adrClus0_share0000_lut(11)
    );
  XLXI_27_XLXI_90_Msub_adrClus0_share0000_lut_13_Q : X_LUT4
    generic map(
      INIT => X"1B1B",
      LOC => "SLICE_X53Y51"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_ffFAT32n16_12371,
      ADR1 => XLXI_27_XLXI_90_adrRootDir(13),
      ADR2 => XLXI_27_XLXI_90_adrClus0_addsub0000(13),
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_Msub_adrClus0_share0000_lut(13)
    );
  XLXI_27_XLXI_90_Msub_adrClus0_share0000_lut_15_Q : X_LUT4
    generic map(
      INIT => X"05F5",
      LOC => "SLICE_X53Y52"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrRootDir(15),
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_90_ffFAT32n16_12371,
      ADR3 => XLXI_27_XLXI_90_adrClus0_addsub0000(15),
      O => XLXI_27_XLXI_90_Msub_adrClus0_share0000_lut(15)
    );
  XLXI_31_XLXI_25_Next_8b_Sample_B_mux0000_6_11 : X_LUT4
    generic map(
      INIT => X"FF77",
      LOC => "SLICE_X29Y31"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Next_8b_Sample_B(5),
      ADR1 => XLXI_31_XLXI_25_Next_8b_Sample_B(4),
      ADR2 => VCC,
      ADR3 => XLXI_31_XLXI_25_N2,
      O => XLXI_31_XLXI_25_N0
    );
  XLXI_27_XLXI_90_State_11 : X_FF
    generic map(
      LOC => "SLICE_X43Y48",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_State_11_DYMUX_15913,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_State_11_CLKINV_15911,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_State(11)
    );
  XLXI_27_XLXI_90_State_17 : X_SFF
    generic map(
      LOC => "SLICE_X43Y49",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_State_17_DYMUX_15924,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_State_17_CLKINV_15921,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_90_State_17_SRINV_15922,
      O => XLXI_27_XLXI_90_State(17)
    );
  XLXI_27_XLXI_89_DoPUSH_and00001 : X_LUT4
    generic map(
      INIT => X"0330",
      LOC => "SLICE_X16Y44"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_89_cntBytes(11),
      ADR2 => XLXI_27_XLXI_90_Res_DO_CE_DInToggle_SR(0),
      ADR3 => XLXI_27_XLXI_90_Res_DO_CE_DInToggle_SR(1),
      O => XLXI_27_XLXI_89_DoPUSH
    );
  XLXI_27_XLXI_90_nrClus_11_mux0000_SW0 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X54Y39"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_N29_0,
      ADR1 => XLXI_27_XLXI_90_N24,
      ADR2 => XLXI_27_XLXI_86_XLXI_1_regMISO(3),
      ADR3 => XLXI_27_XLXI_90_WORD(11),
      O => XLXI_27_N162
    );
  XLXI_27_XLXI_90_Res_Busy_prevBusyExt : X_FF
    generic map(
      LOC => "SLICE_X21Y47",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_Res_Busy_prevBusyExt_DYMUX_15994,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_Res_Busy_prevBusyExt_CLKINV_15992,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_Res_Busy_prevBusyExt_12531
    );
  XLXI_31_XLXI_22_Period_16_mux00021 : X_LUT4
    generic map(
      INIT => X"02A2",
      LOC => "SLICE_X24Y13"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_N38,
      ADR1 => XLXI_31_XLXN_373_1_0,
      ADR2 => XLXI_31_XLXN_373(0),
      ADR3 => XLXI_31_XLXN_373_2_0,
      O => XLXI_31_XLXI_22_Period_16_mux0002
    );
  XLXI_31_XLXI_22_Mmux_Period_4_10_SW0 : X_LUT4
    generic map(
      INIT => X"8A80",
      LOC => "SLICE_X19Y24"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Period_21_and0000,
      ADR1 => XLXI_31_XLXI_22_N31,
      ADR2 => XLXI_31_XLXN_373_3_0,
      ADR3 => XLXI_31_XLXN_373_2_0,
      O => N170
    );
  XLXI_27_XLXI_90_State_mux0002_2_111 : X_LUT4
    generic map(
      INIT => X"0300",
      LOC => "SLICE_X38Y57"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_86_XLXI_1_State(1),
      ADR2 => XLXI_31_XLXI_27_File_Source_Selected_12344,
      ADR3 => XLXI_27_XLXI_90_State(29),
      O => XLXI_27_XLXI_90_State_mux0002_2_111_16071
    );
  XLXI_27_XLXI_90_State_29 : X_SFF
    generic map(
      LOC => "SLICE_X38Y57",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_State_29_DXMUX_16074,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_State_29_CLKINV_16057,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_State_29_SRINV_16058,
      SRST => GND,
      O => XLXI_27_XLXI_90_State(29)
    );
  XLXI_31_XLXI_22_Period_17_mux00071 : X_LUT4
    generic map(
      INIT => X"AA08",
      LOC => "SLICE_X22Y22"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Period_21_and0000,
      ADR1 => XLXI_31_XLXI_22_N35,
      ADR2 => XLXI_31_XLXN_373_1_0,
      ADR3 => XLXI_31_XLXI_22_Mrom_rom00004,
      O => XLXI_31_XLXI_22_Period_17_mux0007
    );
  XLXI_34_Mcount_cnt5b_xor_4_11 : X_LUT4
    generic map(
      INIT => X"3CCC",
      LOC => "SLICE_X65Y48"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_34_cnt5b(4),
      ADR2 => XLXI_34_Mcount_cnt5b_cy(2),
      ADR3 => XLXI_34_cnt5b(3),
      O => XLXI_34_Result(4)
    );
  XLXI_34_cnt5b_4 : X_SFF
    generic map(
      LOC => "SLICE_X65Y48",
      INIT => '0'
    )
    port map (
      I => XLXI_34_cnt5b_4_DXMUX_16133,
      CE => XLXI_34_cnt5b_4_CEINV_16114,
      CLK => XLXI_34_cnt5b_4_CLKINV_16115,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_34_cnt5b_4_SRINV_16116,
      O => XLXI_34_cnt5b(4)
    );
  XLXI_27_XLXI_90_FSize_6_mux0000_SW0 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X48Y66"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_FSize(6),
      ADR1 => XLXI_27_XLXI_86_XLXI_1_regMISO(6),
      ADR2 => XLXI_27_XLXI_90_N111,
      ADR3 => XLXI_27_XLXI_90_N49,
      O => XLXI_27_N49
    );
  XLXI_27_XLXI_89_adrWr_3 : X_SFF
    generic map(
      LOC => "SLICE_X1Y47",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_89_adrWr_2_DYMUX_16727,
      CE => XLXI_27_XLXI_89_adrWr_2_CEINV_16704,
      CLK => XLXI_27_XLXI_89_adrWr_2_CLKINV_16705,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_89_adrWr_2_SRINV_16706,
      O => XLXI_27_XLXI_89_adrWr(3)
    );
  XLXI_27_XLXI_89_adrWr_2 : X_SFF
    generic map(
      LOC => "SLICE_X1Y47",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_89_adrWr_2_DXMUX_16745,
      CE => XLXI_27_XLXI_89_adrWr_2_CEINV_16704,
      CLK => XLXI_27_XLXI_89_adrWr_2_CLKINV_16705,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_89_adrWr_2_SRINV_16706,
      O => XLXI_27_XLXI_89_adrWr(2)
    );
  XLXI_27_XLXI_89_adrWr_5 : X_SFF
    generic map(
      LOC => "SLICE_X1Y48",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_89_adrWr_4_DYMUX_16783,
      CE => XLXI_27_XLXI_89_adrWr_4_CEINV_16760,
      CLK => XLXI_27_XLXI_89_adrWr_4_CLKINV_16761,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_89_adrWr_4_SRINV_16762,
      O => XLXI_27_XLXI_89_adrWr(5)
    );
  XLXI_27_XLXI_89_adrWr_4 : X_SFF
    generic map(
      LOC => "SLICE_X1Y48",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_89_adrWr_4_DXMUX_16801,
      CE => XLXI_27_XLXI_89_adrWr_4_CEINV_16760,
      CLK => XLXI_27_XLXI_89_adrWr_4_CLKINV_16761,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_89_adrWr_4_SRINV_16762,
      O => XLXI_27_XLXI_89_adrWr(4)
    );
  XLXI_27_XLXI_90_adrSec_mux0003_5_11 : X_LUT4
    generic map(
      INIT => X"2320",
      LOC => "SLICE_X53Y38"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_nrClus(12),
      ADR1 => XLXI_27_XLXI_90_cnt32_or0001,
      ADR2 => XLXI_27_XLXI_90_ffSpC32n16_12285,
      ADR3 => XLXI_27_XLXI_90_nrClus(13),
      O => XLXI_27_XLXI_90_adrSec_mux0003_5_mand
    );
  XLXI_27_XLXI_90_Msub_adrClus0_share0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"66AA",
      LOC => "SLICE_X53Y47"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrClus0_mux0003_5_0,
      ADR1 => XLXI_27_XLXI_90_ffSpC32n16_12285,
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_90_ffFAT32n16_12371,
      O => XLXI_27_XLXI_90_Msub_adrClus0_share0000_lut(5)
    );
  XLXI_27_XLXI_90_Msub_adrClus0_share0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"05AF",
      LOC => "SLICE_X53Y48"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_ffFAT32n16_12371,
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_90_adrRootDir(7),
      ADR3 => XLXI_27_XLXI_90_adrClus0_addsub0000(7),
      O => XLXI_27_XLXI_90_Msub_adrClus0_share0000_lut(7)
    );
  XLXI_27_XLXI_90_Msub_adrClus0_share0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"0F33",
      LOC => "SLICE_X53Y49"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_90_adrRootDir(9),
      ADR2 => XLXI_27_XLXI_90_adrClus0_addsub0000(9),
      ADR3 => XLXI_27_XLXI_90_ffFAT32n16_12371,
      O => XLXI_27_XLXI_90_Msub_adrClus0_share0000_lut(9)
    );
  XLXI_27_XLXI_90_Msub_adrClus0_share0000_lut_17_Q : X_LUT4
    generic map(
      INIT => X"0A5F",
      LOC => "SLICE_X53Y53"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_ffFAT32n16_12371,
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_90_adrClus0_addsub0000(17),
      ADR3 => XLXI_27_XLXI_90_adrRootDir(17),
      O => XLXI_27_XLXI_90_Msub_adrClus0_share0000_lut(17)
    );
  XLXI_27_XLXI_90_Msub_adrClus0_share0000_lut_19_Q : X_LUT4
    generic map(
      INIT => X"11BB",
      LOC => "SLICE_X53Y54"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_ffFAT32n16_12371,
      ADR1 => XLXI_27_XLXI_90_adrRootDir(19),
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_90_adrClus0_addsub0000(19),
      O => XLXI_27_XLXI_90_Msub_adrClus0_share0000_lut(19)
    );
  XLXI_27_XLXI_90_Msub_adrClus0_share0000_lut_21_Q : X_LUT4
    generic map(
      INIT => X"1B1B",
      LOC => "SLICE_X53Y55"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_ffFAT32n16_12371,
      ADR1 => XLXI_27_XLXI_90_adrRootDir(21),
      ADR2 => XLXI_27_XLXI_90_adrClus0_addsub0000(21),
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_Msub_adrClus0_share0000_lut(21)
    );
  XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_lut_0_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X47Y67"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_FSize(9),
      ADR1 => XLXI_27_XLXI_90_FSize(7),
      ADR2 => XLXI_27_XLXI_90_FSize(8),
      ADR3 => XLXI_27_XLXI_90_FSize(10),
      O => XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_lut(0)
    );
  XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_lut_2_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X47Y68"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_FSize(14),
      ADR1 => XLXI_27_XLXI_90_FSize(16),
      ADR2 => XLXI_27_XLXI_90_FSize(15),
      ADR3 => XLXI_27_XLXI_90_FSize(5),
      O => XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_lut(2)
    );
  XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_lut_4_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X47Y69"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_FSize(3),
      ADR1 => XLXI_27_XLXI_90_FSize(22),
      ADR2 => XLXI_27_XLXI_90_FSize(21),
      ADR3 => XLXI_27_XLXI_90_FSize(20),
      O => XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_lut(4)
    );
  XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_lut_6_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X47Y70"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_FSize(1),
      ADR1 => XLXI_27_XLXI_90_FSize(27),
      ADR2 => XLXI_27_XLXI_90_FSize(26),
      ADR3 => XLXI_27_XLXI_90_FSize(28),
      O => XLXI_27_XLXI_90_NextState_cmp_eq0004_wg_lut(6)
    );
  XLXI_27_XLXI_89_adrWr_1 : X_SFF
    generic map(
      LOC => "SLICE_X1Y46",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_89_adrWr_0_DYMUX_16668,
      CE => XLXI_27_XLXI_89_adrWr_0_CEINV_16650,
      CLK => XLXI_27_XLXI_89_adrWr_0_CLKINV_16651,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_89_adrWr_0_SRINV_16652,
      O => XLXI_27_XLXI_89_adrWr(1)
    );
  XLXI_27_XLXI_89_Mcount_adrWr_lut_0_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X1Y46"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_89_adrWr(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_27_XLXI_89_Mcount_adrWr_lut(0)
    );
  XLXI_27_XLXI_89_adrWr_0 : X_SFF
    generic map(
      LOC => "SLICE_X1Y46",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_89_adrWr_0_DXMUX_16689,
      CE => XLXI_27_XLXI_89_adrWr_0_CEINV_16650,
      CLK => XLXI_27_XLXI_89_adrWr_0_CLKINV_16651,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_89_adrWr_0_SRINV_16652,
      O => XLXI_27_XLXI_89_adrWr(0)
    );
  XLXI_31_FileReader_Madd_Playing_Time_addsub0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X3Y55"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_4,
      ADR2 => VCC,
      ADR3 => XLXN_155(4),
      O => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_lut(4)
    );
  XLXI_31_FileReader_Madd_Playing_Time_addsub0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X3Y56"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_6,
      ADR1 => VCC,
      ADR2 => XLXN_155(6),
      ADR3 => VCC,
      O => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_lut(6)
    );
  XLXI_34_Mcount_cnt8b_lut_0_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X65Y50"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_34_cnt8b(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_34_Mcount_cnt8b_lut(0)
    );
  XLXI_34_cnt8b_0 : X_FF
    generic map(
      LOC => "SLICE_X65Y50",
      INIT => '0'
    )
    port map (
      I => XLXI_34_cnt8b_0_DXMUX_18441,
      CE => VCC,
      CLK => XLXI_34_cnt8b_0_CLKINV_18406,
      SET => GND,
      RST => GND,
      O => XLXI_34_cnt8b(0)
    );
  XLXI_27_XLXI_90_Madd_adrSec_share0000_lut_10_Q : X_LUT4
    generic map(
      INIT => X"663C",
      LOC => "SLICE_X51Y52"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrSec(10),
      ADR1 => XLXI_27_XLXI_90_adrSec_mux0003_12_0,
      ADR2 => XLXI_27_N242_0,
      ADR3 => XLXI_27_XLXI_90_cnt32_or0001,
      O => XLXI_27_XLXI_90_Madd_adrSec_share0000_lut(10)
    );
  XLXI_27_XLXI_90_Madd_adrSec_share0000_lut_12_Q : X_LUT4
    generic map(
      INIT => X"636C",
      LOC => "SLICE_X51Y53"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrSec(12),
      ADR1 => XLXI_27_XLXI_90_adrSec_mux0003_10_0,
      ADR2 => XLXI_27_XLXI_90_cnt32_or0001,
      ADR3 => XLXI_27_N236_0,
      O => XLXI_27_XLXI_90_Madd_adrSec_share0000_lut(12)
    );
  XLXI_27_XLXI_90_Madd_adrSec_share0000_lut_14_Q : X_LUT4
    generic map(
      INIT => X"7878",
      LOC => "SLICE_X51Y54"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrSec_mux0003_8_mand_0,
      ADR1 => XLXI_27_XLXI_90_adrSec_or0001_0,
      ADR2 => XLXI_27_XLXI_90_adrSec_mux0004_14_0,
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_Madd_adrSec_share0000_lut(14)
    );
  XLXI_27_XLXI_90_Madd_adrSec_share0000_lut_16_Q : X_LUT4
    generic map(
      INIT => X"7878",
      LOC => "SLICE_X51Y55"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrSec_or0001_0,
      ADR1 => XLXI_27_XLXI_90_adrSec_mux0003_6_mand_0,
      ADR2 => XLXI_27_XLXI_90_adrSec_mux0004_16_0,
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_Madd_adrSec_share0000_lut(16)
    );
  XLXI_27_XLXI_90_Madd_adrSec_share0000_lut_18_Q : X_LUT4
    generic map(
      INIT => X"7788",
      LOC => "SLICE_X51Y56"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrSec_or0001_0,
      ADR1 => XLXI_27_XLXI_90_adrSec_mux0003_4_mand_0,
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_90_adrSec_mux0004_18_0,
      O => XLXI_27_XLXI_90_Madd_adrSec_share0000_lut(18)
    );
  XLXI_27_XLXI_90_Madd_adrSec_share0000_lut_20_Q : X_LUT4
    generic map(
      INIT => X"7788",
      LOC => "SLICE_X51Y57"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrSec_mux0003_2_mand_0,
      ADR1 => XLXI_27_XLXI_90_adrSec_or0001_0,
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_90_adrSec_mux0004_20_0,
      O => XLXI_27_XLXI_90_Madd_adrSec_share0000_lut(20)
    );
  XLXI_31_FileReader_Madd_Playing_Time_addsub0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X3Y53"
    )
    port map (
      ADR0 => XLXN_155(0),
      ADR1 => XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_lut(0)
    );
  XLXI_31_FileReader_Madd_Playing_Time_addsub0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X3Y54"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_2,
      ADR1 => XLXN_155(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_FileReader_Madd_Playing_Time_addsub0000_lut(2)
    );
  XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut_24_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X3Y79"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_31_FileReader_Playing_Time_addsub0000(24),
      ADR3 => VCC,
      O => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut(24)
    );
  XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut_26_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X3Y80"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_FileReader_Playing_Time_addsub0000(26),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut(26)
    );
  XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut_28_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X3Y81"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_31_FileReader_Playing_Time_addsub0000(28),
      ADR3 => VCC,
      O => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut(28)
    );
  XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_lut_11_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X52Y50"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_WORD(10),
      ADR1 => XLXI_27_XLXI_90_adrFAT(11),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_lut(11)
    );
  XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_lut_13_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X52Y51"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrFAT(13),
      ADR1 => XLXI_27_XLXI_90_WORD(12),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_lut(13)
    );
  XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_lut_15_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X52Y52"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_WORD(14),
      ADR1 => XLXI_27_XLXI_90_adrFAT(15),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_lut(15)
    );
  XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X52Y48"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrFAT(7),
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_90_WORD(6),
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_lut(7)
    );
  XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X52Y49"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrFAT(9),
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_90_WORD(8),
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_Madd_adrClus0_addsub0000_lut(9)
    );
  XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut_6_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X3Y70"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_31_FileReader_Playing_Time_addsub0000(6),
      O => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut(6)
    );
  XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut_8_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X3Y71"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_31_FileReader_Playing_Time_addsub0000(8),
      ADR3 => VCC,
      O => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut(8)
    );
  XLXI_27_XLXI_89_adrWr_7 : X_SFF
    generic map(
      LOC => "SLICE_X1Y49",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_89_adrWr_6_DYMUX_16839,
      CE => XLXI_27_XLXI_89_adrWr_6_CEINV_16816,
      CLK => XLXI_27_XLXI_89_adrWr_6_CLKINV_16817,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_89_adrWr_6_SRINV_16818,
      O => XLXI_27_XLXI_89_adrWr(7)
    );
  XLXI_27_XLXI_89_adrWr_6 : X_SFF
    generic map(
      LOC => "SLICE_X1Y49",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_89_adrWr_6_DXMUX_16857,
      CE => XLXI_27_XLXI_89_adrWr_6_CEINV_16816,
      CLK => XLXI_27_XLXI_89_adrWr_6_CLKINV_16817,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_89_adrWr_6_SRINV_16818,
      O => XLXI_27_XLXI_89_adrWr(6)
    );
  XLXI_27_XLXI_89_adrWr_9 : X_SFF
    generic map(
      LOC => "SLICE_X1Y50",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_89_adrWr_8_DYMUX_16895,
      CE => XLXI_27_XLXI_89_adrWr_8_CEINV_16872,
      CLK => XLXI_27_XLXI_89_adrWr_8_CLKINV_16873,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_89_adrWr_8_SRINV_16874,
      O => XLXI_27_XLXI_89_adrWr(9)
    );
  XLXI_27_XLXI_89_adrWr_8 : X_SFF
    generic map(
      LOC => "SLICE_X1Y50",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_89_adrWr_8_DXMUX_16913,
      CE => XLXI_27_XLXI_89_adrWr_8_CEINV_16872,
      CLK => XLXI_27_XLXI_89_adrWr_8_CLKINV_16873,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_89_adrWr_8_SRINV_16874,
      O => XLXI_27_XLXI_89_adrWr(8)
    );
  XLXI_27_XLXI_89_adrWr_10_rt : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X1Y51"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_89_adrWr(10),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_27_XLXI_89_adrWr_10_rt_16935
    );
  XLXI_27_XLXI_89_adrWr_10 : X_SFF
    generic map(
      LOC => "SLICE_X1Y51",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_89_adrWr_10_DXMUX_16940,
      CE => XLXI_27_XLXI_89_adrWr_10_CEINV_16925,
      CLK => XLXI_27_XLXI_89_adrWr_10_CLKINV_16926,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_89_adrWr_10_SRINV_16927,
      O => XLXI_27_XLXI_89_adrWr(10)
    );
  XLXI_27_XLXI_90_Madd_adrSec_share0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"663C",
      LOC => "SLICE_X51Y47"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrSec(0),
      ADR1 => XLXI_27_XLXI_90_adrSec_mux0003_22_0,
      ADR2 => XLXI_27_N273_0,
      ADR3 => XLXI_27_XLXI_90_cnt32_or0001,
      O => XLXI_27_XLXI_90_Madd_adrSec_share0000_lut(0)
    );
  XLXI_27_XLXI_90_Madd_adrSec_share0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"663C",
      LOC => "SLICE_X51Y48"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrSec(2),
      ADR1 => XLXI_27_XLXI_90_adrSec_mux0003_20_0,
      ADR2 => XLXI_27_N269_0,
      ADR3 => XLXI_27_XLXI_90_cnt32_or0001,
      O => XLXI_27_XLXI_90_Madd_adrSec_share0000_lut(2)
    );
  XLXI_27_XLXI_90_Madd_adrSec_share0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"665A",
      LOC => "SLICE_X51Y49"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrSec_mux0003_18_0,
      ADR1 => XLXI_27_XLXI_90_adrSec(4),
      ADR2 => XLXI_27_N262_0,
      ADR3 => XLXI_27_XLXI_90_cnt32_or0001,
      O => XLXI_27_XLXI_90_Madd_adrSec_share0000_lut(4)
    );
  XLXI_27_XLXI_90_Madd_adrSec_share0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"665A",
      LOC => "SLICE_X51Y50"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrSec_mux0003_16_0,
      ADR1 => XLXI_27_XLXI_90_adrSec(6),
      ADR2 => XLXI_27_N258_0,
      ADR3 => XLXI_27_XLXI_90_cnt32_or0001,
      O => XLXI_27_XLXI_90_Madd_adrSec_share0000_lut(6)
    );
  XLXI_27_XLXI_90_Madd_adrSec_share0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"663C",
      LOC => "SLICE_X51Y51"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrSec(8),
      ADR1 => XLXI_27_XLXI_90_adrSec_mux0003_14_0,
      ADR2 => XLXI_27_N250_0,
      ADR3 => XLXI_27_XLXI_90_cnt32_or0001,
      O => XLXI_27_XLXI_90_Madd_adrSec_share0000_lut(8)
    );
  XLXI_27_XLXI_90_nrClus_10_mux0000_SW0 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X52Y36"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_N24,
      ADR1 => XLXI_27_XLXI_90_WORD(10),
      ADR2 => XLXI_27_XLXI_90_N29_0,
      ADR3 => XLXI_27_XLXI_86_XLXI_1_regMISO(2),
      O => XLXI_27_N164
    );
  XLXI_31_FileReader_State_FSM_FFd1 : X_SFF
    generic map(
      LOC => "SLICE_X1Y52",
      INIT => '0'
    )
    port map (
      I => XLXI_31_FileReader_State_FSM_FFd1_DXMUX_15219,
      CE => XLXI_31_FileReader_State_FSM_FFd1_CEINV_15213,
      CLK => XLXI_31_FileReader_State_FSM_FFd1_CLKINV_15214,
      SET => GND,
      RST => GND,
      SSET => XLXI_31_FileReader_State_FSM_FFd1_REVUSED_15217,
      SRST => XLXI_31_FileReader_State_FSM_FFd1_SRINV_15215,
      O => XLXI_31_FileReader_State_FSM_FFd1_12396
    );
  XLXI_27_XLXI_90_adrSec_mux0003_16_20 : X_LUT4
    generic map(
      INIT => X"F5A0",
      LOC => "SLICE_X51Y43"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_ffFAT32n16_12371,
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_90_nrClus(13),
      ADR3 => XLXI_27_XLXI_90_nrClus(14),
      O => XLXI_27_XLXI_90_adrSec_mux0003_16_20_15247
    );
  XLXI_31_FileReader_State_FSM_FFd3 : X_SFF
    generic map(
      LOC => "SLICE_X12Y41",
      INIT => '0'
    )
    port map (
      I => XLXI_31_FileReader_State_FSM_FFd3_DXMUX_15262,
      CE => XLXI_31_FileReader_State_FSM_FFd3_CEINV_15256,
      CLK => XLXI_31_FileReader_State_FSM_FFd3_CLKINV_15257,
      SET => GND,
      RST => GND,
      SSET => XLXI_31_FileReader_State_FSM_FFd3_REVUSED_15260,
      SRST => XLXI_31_FileReader_State_FSM_FFd3_SRINV_15258,
      O => XLXI_31_FileReader_State_FSM_FFd3_12404
    );
  XLXI_31_FileReader_State_FSM_FFd5 : X_SFF
    generic map(
      LOC => "SLICE_X1Y53",
      INIT => '0'
    )
    port map (
      I => XLXI_31_FileReader_State_FSM_FFd5_DXMUX_15281,
      CE => XLXI_31_FileReader_State_FSM_FFd5_CEINV_15275,
      CLK => XLXI_31_FileReader_State_FSM_FFd5_CLKINV_15276,
      SET => GND,
      RST => GND,
      SSET => XLXI_31_FileReader_State_FSM_FFd5_REVUSED_15279,
      SRST => XLXI_31_FileReader_State_FSM_FFd5_SRINV_15277,
      O => XLXI_31_FileReader_State_FSM_FFd5_12406
    );
  XLXI_27_XLXI_90_Madd_adrFAT_add0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X54Y52"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_90_adrFAT(8),
      ADR2 => XLXI_27_XLXI_90_WORD(8),
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_Madd_adrFAT_add0000_lut(8)
    );
  XLXI_27_XLXI_90_Madd_adrFAT_add0000_lut_10_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X54Y53"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrFAT(10),
      ADR1 => XLXI_27_XLXI_90_WORD(10),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_Madd_adrFAT_add0000_lut(10)
    );
  XLXI_27_XLXI_90_Madd_adrFAT_add0000_lut_12_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X54Y54"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrFAT(12),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_90_WORD(12),
      O => XLXI_27_XLXI_90_Madd_adrFAT_add0000_lut(12)
    );
  XLXI_34_cnt8b_3 : X_FF
    generic map(
      LOC => "SLICE_X65Y51",
      INIT => '0'
    )
    port map (
      I => XLXI_34_cnt8b_2_DYMUX_18473,
      CE => VCC,
      CLK => XLXI_34_cnt8b_2_CLKINV_18452,
      SET => GND,
      RST => GND,
      O => XLXI_34_cnt8b(3)
    );
  XLXI_34_cnt8b_2 : X_FF
    generic map(
      LOC => "SLICE_X65Y51",
      INIT => '0'
    )
    port map (
      I => XLXI_34_cnt8b_2_DXMUX_18489,
      CE => VCC,
      CLK => XLXI_34_cnt8b_2_CLKINV_18452,
      SET => GND,
      RST => GND,
      O => XLXI_34_cnt8b(2)
    );
  XLXI_34_cnt8b_5 : X_FF
    generic map(
      LOC => "SLICE_X65Y52",
      INIT => '0'
    )
    port map (
      I => XLXI_34_cnt8b_4_DYMUX_18521,
      CE => VCC,
      CLK => XLXI_34_cnt8b_4_CLKINV_18500,
      SET => GND,
      RST => GND,
      O => XLXI_34_cnt8b(5)
    );
  XLXI_34_cnt8b_4 : X_FF
    generic map(
      LOC => "SLICE_X65Y52",
      INIT => '0'
    )
    port map (
      I => XLXI_34_cnt8b_4_DXMUX_18537,
      CE => VCC,
      CLK => XLXI_34_cnt8b_4_CLKINV_18500,
      SET => GND,
      RST => GND,
      O => XLXI_34_cnt8b(4)
    );
  XLXI_34_cnt8b_6 : X_FF
    generic map(
      LOC => "SLICE_X65Y53",
      INIT => '0'
    )
    port map (
      I => XLXI_34_cnt8b_6_DXMUX_18578,
      CE => VCC,
      CLK => XLXI_34_cnt8b_6_CLKINV_18547,
      SET => GND,
      RST => GND,
      O => XLXI_34_cnt8b(6)
    );
  XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut_10_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X3Y72"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_FileReader_Playing_Time_addsub0000(10),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut(10)
    );
  XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut_12_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X3Y73"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_31_FileReader_Playing_Time_addsub0000(12),
      ADR3 => VCC,
      O => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut(12)
    );
  XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut_14_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X3Y74"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_FileReader_Playing_Time_addsub0000(14),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut(14)
    );
  XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut_16_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X3Y75"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Playing_Time_addsub0000(16),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut(16)
    );
  XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut_30_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X3Y82"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_FileReader_Playing_Time_addsub0000(30),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut(30)
    );
  XLXI_27_XLXI_90_Msub_FSize_sub0000_lut_2_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X49Y60"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_FSize(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_Msub_FSize_sub0000_lut(2)
    );
  XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut_18_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X3Y76"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_31_FileReader_Playing_Time_addsub0000(18),
      O => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut(18)
    );
  XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut_20_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X3Y77"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_31_FileReader_Playing_Time_addsub0000(20),
      ADR3 => VCC,
      O => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut(20)
    );
  XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut_22_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X3Y78"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_FileReader_Playing_Time_addsub0000(22),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_FileReader_Msub_Playing_Time_addsub0001_lut(22)
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_lut_18_1_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X27Y22"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Counter_A(18),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_lut(18)
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_lut_20_1_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X27Y23"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_31_XLXI_25_Counter_A(20),
      ADR3 => VCC,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_lut(20)
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_lut_22_1_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X27Y24"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_XLXI_25_Counter_A(22),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_lut(22)
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_lut_24_1_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X27Y25"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_31_XLXI_25_Counter_A(24),
      ADR3 => VCC,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_lut(24)
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_lut_26_1_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X27Y26"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_31_XLXI_25_Counter_A(26),
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_lut(26)
    );
  XLXI_27_XLXI_90_Msub_FSize_sub0000_lut_4_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X49Y61"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_90_FSize(4),
      O => XLXI_27_XLXI_90_Msub_FSize_sub0000_lut(4)
    );
  XLXI_27_XLXI_90_Msub_FSize_sub0000_lut_6_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X49Y62"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_90_FSize(6),
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_Msub_FSize_sub0000_lut(6)
    );
  XLXI_27_XLXI_90_Msub_FSize_sub0000_lut_8_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X49Y63"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_90_FSize(8),
      O => XLXI_27_XLXI_90_Msub_FSize_sub0000_lut(8)
    );
  XLXI_27_XLXI_90_Msub_FSize_sub0000_lut_10_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X49Y64"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_90_FSize(10),
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_Msub_FSize_sub0000_lut(10)
    );
  XLXI_27_XLXI_90_Msub_FSize_sub0000_lut_12_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X49Y65"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_90_FSize(12),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_Msub_FSize_sub0000_lut(12)
    );
  XLXI_27_XLXI_90_Msub_FSize_sub0000_lut_14_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X49Y66"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_90_FSize(14),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_Msub_FSize_sub0000_lut(14)
    );
  XLXI_27_XLXI_90_Msub_FSize_sub0000_lut_16_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X49Y67"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_90_FSize(16),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_Msub_FSize_sub0000_lut(16)
    );
  XLXI_27_XLXI_90_Msub_FSize_sub0000_lut_18_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X49Y68"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_90_FSize(18),
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_Msub_FSize_sub0000_lut(18)
    );
  XLXI_27_XLXI_90_Msub_FSize_sub0000_lut_20_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X49Y69"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_90_FSize(20),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_Msub_FSize_sub0000_lut(20)
    );
  XLXI_27_XLXI_90_Msub_FSize_sub0000_lut_22_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X49Y70"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_90_FSize(22),
      O => XLXI_27_XLXI_90_Msub_FSize_sub0000_lut(22)
    );
  XLXI_27_XLXI_90_Msub_FSize_sub0000_lut_30_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X49Y74"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_90_FSize(30),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_Msub_FSize_sub0000_lut(30)
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_1 : X_SFF
    generic map(
      LOC => "SLICE_X39Y71",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_theCnt_0_DYMUX_19730,
      CE => XLXI_27_XLXI_86_XLXI_1_theCnt_0_CEINV_19712,
      CLK => XLXI_27_XLXI_86_XLXI_1_theCnt_0_CLKINV_19713,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_86_XLXI_1_theCnt_0_SRINV_19714,
      O => XLXI_27_XLXI_86_XLXI_1_theCnt(1)
    );
  XLXI_27_XLXI_86_XLXI_1_Mcount_theCnt_lut_0_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X39Y71"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_theCnt(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_27_XLXI_86_XLXI_1_Mcount_theCnt_lut(0)
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_0 : X_SFF
    generic map(
      LOC => "SLICE_X39Y71",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_theCnt_0_DXMUX_19751,
      CE => XLXI_27_XLXI_86_XLXI_1_theCnt_0_CEINV_19712,
      CLK => XLXI_27_XLXI_86_XLXI_1_theCnt_0_CLKINV_19713,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_86_XLXI_1_theCnt_0_SRINV_19714,
      O => XLXI_27_XLXI_86_XLXI_1_theCnt(0)
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_3 : X_SFF
    generic map(
      LOC => "SLICE_X39Y72",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_theCnt_2_DYMUX_19789,
      CE => XLXI_27_XLXI_86_XLXI_1_theCnt_2_CEINV_19766,
      CLK => XLXI_27_XLXI_86_XLXI_1_theCnt_2_CLKINV_19767,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_86_XLXI_1_theCnt_2_SRINV_19768,
      O => XLXI_27_XLXI_86_XLXI_1_theCnt(3)
    );
  XLXI_27_XLXI_90_Msub_FSize_sub0000_lut_24_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X49Y71"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_90_FSize(24),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_Msub_FSize_sub0000_lut(24)
    );
  XLXI_27_XLXI_90_Msub_FSize_sub0000_lut_26_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X49Y72"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_90_FSize(26),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_Msub_FSize_sub0000_lut(26)
    );
  XLXI_27_XLXI_90_Msub_FSize_sub0000_lut_28_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X49Y73"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_90_FSize(28),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_Msub_FSize_sub0000_lut(28)
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_6 : X_SFF
    generic map(
      LOC => "SLICE_X39Y74",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_theCnt_6_DXMUX_19919,
      CE => XLXI_27_XLXI_86_XLXI_1_theCnt_6_CEINV_19878,
      CLK => XLXI_27_XLXI_86_XLXI_1_theCnt_6_CLKINV_19879,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_86_XLXI_1_theCnt_6_SRINV_19880,
      O => XLXI_27_XLXI_86_XLXI_1_theCnt(6)
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_9 : X_SFF
    generic map(
      LOC => "SLICE_X39Y75",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_theCnt_8_DYMUX_19948,
      CE => XLXI_27_XLXI_86_XLXI_1_theCnt_8_CEINV_19933,
      CLK => XLXI_27_XLXI_86_XLXI_1_theCnt_8_CLKINV_19934,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_86_XLXI_1_theCnt_8_SRINV_19935,
      O => XLXI_27_XLXI_86_XLXI_1_theCnt(9)
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_8 : X_SFF
    generic map(
      LOC => "SLICE_X39Y75",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_theCnt_8_DXMUX_19968,
      CE => XLXI_27_XLXI_86_XLXI_1_theCnt_8_CEINV_19933,
      CLK => XLXI_27_XLXI_86_XLXI_1_theCnt_8_CLKINV_19934,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_86_XLXI_1_theCnt_8_SRINV_19935,
      O => XLXI_27_XLXI_86_XLXI_1_theCnt(8)
    );
  XLXI_27_XLXI_90_cnt512_1 : X_SFF
    generic map(
      LOC => "SLICE_X45Y50",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_cnt512_0_DYMUX_20001,
      CE => XLXI_27_XLXI_90_cnt512_0_CEINV_19983,
      CLK => XLXI_27_XLXI_90_cnt512_0_CLKINV_19984,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_90_cnt512_0_SRINV_19985,
      O => XLXI_27_XLXI_90_cnt512(1)
    );
  XLXI_27_XLXI_90_Mcount_cnt512_lut_0_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X45Y50"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_90_cnt512(0),
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_Mcount_cnt512_lut(0)
    );
  XLXI_27_XLXI_90_cnt512_0 : X_SFF
    generic map(
      LOC => "SLICE_X45Y50",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_cnt512_0_DXMUX_20022,
      CE => XLXI_27_XLXI_90_cnt512_0_CEINV_19983,
      CLK => XLXI_27_XLXI_90_cnt512_0_CLKINV_19984,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_90_cnt512_0_SRINV_19985,
      O => XLXI_27_XLXI_90_cnt512(0)
    );
  XLXI_27_XLXI_90_cnt512_3 : X_SFF
    generic map(
      LOC => "SLICE_X45Y51",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_cnt512_2_DYMUX_20060,
      CE => XLXI_27_XLXI_90_cnt512_2_CEINV_20037,
      CLK => XLXI_27_XLXI_90_cnt512_2_CLKINV_20038,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_90_cnt512_2_SRINV_20039,
      O => XLXI_27_XLXI_90_cnt512(3)
    );
  XLXI_31_FileReader_Playing_Time_Counter_9 : X_FF
    generic map(
      LOC => "SLICE_X3Y32",
      INIT => '0'
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_8_DYMUX_20460,
      CE => XLXI_31_FileReader_Playing_Time_Counter_8_CEINV_20440,
      CLK => XLXI_31_FileReader_Playing_Time_Counter_8_CLKINV_20441,
      SET => GND,
      RST => GND,
      O => XLXI_31_FileReader_Playing_Time_Counter(9)
    );
  XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut_8_Q : X_LUT4
    generic map(
      INIT => X"3355",
      LOC => "SLICE_X3Y32"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Playing_Time_Counter(8),
      ADR1 => XLXI_31_FileReader_Playing_Time(8),
      ADR2 => VCC,
      ADR3 => XLXI_31_FileReader_State_FSM_FFd2_12394,
      O => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(8)
    );
  XLXI_31_FileReader_Playing_Time_Counter_8 : X_FF
    generic map(
      LOC => "SLICE_X3Y32",
      INIT => '0'
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_8_DXMUX_20475,
      CE => XLXI_31_FileReader_Playing_Time_Counter_8_CEINV_20440,
      CLK => XLXI_31_FileReader_Playing_Time_Counter_8_CLKINV_20441,
      SET => GND,
      RST => GND,
      O => XLXI_31_FileReader_Playing_Time_Counter(8)
    );
  XLXI_31_FileReader_Playing_Time_Counter_11 : X_FF
    generic map(
      LOC => "SLICE_X3Y33",
      INIT => '0'
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_10_DYMUX_20512,
      CE => XLXI_31_FileReader_Playing_Time_Counter_10_CEINV_20492,
      CLK => XLXI_31_FileReader_Playing_Time_Counter_10_CLKINV_20493,
      SET => GND,
      RST => GND,
      O => XLXI_31_FileReader_Playing_Time_Counter(11)
    );
  XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut_10_Q : X_LUT4
    generic map(
      INIT => X"330F",
      LOC => "SLICE_X3Y33"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_FileReader_Playing_Time(10),
      ADR2 => XLXI_31_FileReader_Playing_Time_Counter(10),
      ADR3 => XLXI_31_FileReader_State_FSM_FFd2_12394,
      O => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(10)
    );
  XLXI_31_FileReader_Playing_Time_Counter_10 : X_FF
    generic map(
      LOC => "SLICE_X3Y33",
      INIT => '0'
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_10_DXMUX_20527,
      CE => XLXI_31_FileReader_Playing_Time_Counter_10_CEINV_20492,
      CLK => XLXI_31_FileReader_Playing_Time_Counter_10_CLKINV_20493,
      SET => GND,
      RST => GND,
      O => XLXI_31_FileReader_Playing_Time_Counter(10)
    );
  XLXI_31_FileReader_Playing_Time_Counter_13 : X_FF
    generic map(
      LOC => "SLICE_X3Y34",
      INIT => '0'
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_12_DYMUX_20564,
      CE => XLXI_31_FileReader_Playing_Time_Counter_12_CEINV_20544,
      CLK => XLXI_31_FileReader_Playing_Time_Counter_12_CLKINV_20545,
      SET => GND,
      RST => GND,
      O => XLXI_31_FileReader_Playing_Time_Counter(13)
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_2 : X_SFF
    generic map(
      LOC => "SLICE_X39Y72",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_theCnt_2_DXMUX_19807,
      CE => XLXI_27_XLXI_86_XLXI_1_theCnt_2_CEINV_19766,
      CLK => XLXI_27_XLXI_86_XLXI_1_theCnt_2_CLKINV_19767,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_86_XLXI_1_theCnt_2_SRINV_19768,
      O => XLXI_27_XLXI_86_XLXI_1_theCnt(2)
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_5 : X_SFF
    generic map(
      LOC => "SLICE_X39Y73",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_theCnt_4_DYMUX_19845,
      CE => XLXI_27_XLXI_86_XLXI_1_theCnt_4_CEINV_19822,
      CLK => XLXI_27_XLXI_86_XLXI_1_theCnt_4_CLKINV_19823,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_86_XLXI_1_theCnt_4_SRINV_19824,
      O => XLXI_27_XLXI_86_XLXI_1_theCnt(5)
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_4 : X_SFF
    generic map(
      LOC => "SLICE_X39Y73",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_theCnt_4_DXMUX_19863,
      CE => XLXI_27_XLXI_86_XLXI_1_theCnt_4_CEINV_19822,
      CLK => XLXI_27_XLXI_86_XLXI_1_theCnt_4_CLKINV_19823,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_86_XLXI_1_theCnt_4_SRINV_19824,
      O => XLXI_27_XLXI_86_XLXI_1_theCnt(4)
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_7 : X_SFF
    generic map(
      LOC => "SLICE_X39Y74",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_theCnt_6_DYMUX_19901,
      CE => XLXI_27_XLXI_86_XLXI_1_theCnt_6_CEINV_19878,
      CLK => XLXI_27_XLXI_86_XLXI_1_theCnt_6_CLKINV_19879,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_86_XLXI_1_theCnt_6_SRINV_19880,
      O => XLXI_27_XLXI_86_XLXI_1_theCnt(7)
    );
  XLXI_27_XLXI_90_cnt512_6 : X_SFF
    generic map(
      LOC => "SLICE_X45Y53",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_cnt512_6_DXMUX_20190,
      CE => XLXI_27_XLXI_90_cnt512_6_CEINV_20149,
      CLK => XLXI_27_XLXI_90_cnt512_6_CLKINV_20150,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_90_cnt512_6_SRINV_20151,
      O => XLXI_27_XLXI_90_cnt512(6)
    );
  XLXI_27_XLXI_90_cnt512_8_rt : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X45Y54"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_90_cnt512(8),
      O => XLXI_27_XLXI_90_cnt512_8_rt_20212
    );
  XLXI_27_XLXI_90_cnt512_8 : X_SFF
    generic map(
      LOC => "SLICE_X45Y54",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_cnt512_8_DXMUX_20217,
      CE => XLXI_27_XLXI_90_cnt512_8_CEINV_20202,
      CLK => XLXI_27_XLXI_90_cnt512_8_CLKINV_20203,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_90_cnt512_8_SRINV_20204,
      O => XLXI_27_XLXI_90_cnt512(8)
    );
  XLXI_31_FileReader_Playing_Time_Counter_1 : X_FF
    generic map(
      LOC => "SLICE_X3Y28",
      INIT => '0'
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_0_DYMUX_20250,
      CE => XLXI_31_FileReader_Playing_Time_Counter_0_CEINV_20235,
      CLK => XLXI_31_FileReader_Playing_Time_Counter_0_CLKINV_20236,
      SET => GND,
      RST => GND,
      O => XLXI_31_FileReader_Playing_Time_Counter(1)
    );
  XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut_0_Q : X_LUT4
    generic map(
      INIT => X"550F",
      LOC => "SLICE_X3Y28"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Playing_Time(0),
      ADR1 => VCC,
      ADR2 => XLXI_31_FileReader_Playing_Time_Counter(0),
      ADR3 => XLXI_31_FileReader_State_FSM_FFd2_12394,
      O => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(0)
    );
  XLXI_31_FileReader_Playing_Time_Counter_0 : X_FF
    generic map(
      LOC => "SLICE_X3Y28",
      INIT => '0'
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_0_DXMUX_20267,
      CE => XLXI_31_FileReader_Playing_Time_Counter_0_CEINV_20235,
      CLK => XLXI_31_FileReader_Playing_Time_Counter_0_CLKINV_20236,
      SET => GND,
      RST => GND,
      O => XLXI_31_FileReader_Playing_Time_Counter(0)
    );
  XLXI_31_FileReader_Playing_Time_Counter_3 : X_FF
    generic map(
      LOC => "SLICE_X3Y29",
      INIT => '0'
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_2_DYMUX_20304,
      CE => XLXI_31_FileReader_Playing_Time_Counter_2_CEINV_20284,
      CLK => XLXI_31_FileReader_Playing_Time_Counter_2_CLKINV_20285,
      SET => GND,
      RST => GND,
      O => XLXI_31_FileReader_Playing_Time_Counter(3)
    );
  XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut_2_Q : X_LUT4
    generic map(
      INIT => X"3355",
      LOC => "SLICE_X3Y29"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Playing_Time_Counter(2),
      ADR1 => XLXI_31_FileReader_Playing_Time(2),
      ADR2 => VCC,
      ADR3 => XLXI_31_FileReader_State_FSM_FFd2_12394,
      O => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(2)
    );
  XLXI_27_XLXI_90_cnt512_2 : X_SFF
    generic map(
      LOC => "SLICE_X45Y51",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_cnt512_2_DXMUX_20078,
      CE => XLXI_27_XLXI_90_cnt512_2_CEINV_20037,
      CLK => XLXI_27_XLXI_90_cnt512_2_CLKINV_20038,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_90_cnt512_2_SRINV_20039,
      O => XLXI_27_XLXI_90_cnt512(2)
    );
  XLXI_27_XLXI_90_cnt512_5 : X_SFF
    generic map(
      LOC => "SLICE_X45Y52",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_cnt512_4_DYMUX_20116,
      CE => XLXI_27_XLXI_90_cnt512_4_CEINV_20093,
      CLK => XLXI_27_XLXI_90_cnt512_4_CLKINV_20094,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_90_cnt512_4_SRINV_20095,
      O => XLXI_27_XLXI_90_cnt512(5)
    );
  XLXI_27_XLXI_90_cnt512_4 : X_SFF
    generic map(
      LOC => "SLICE_X45Y52",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_cnt512_4_DXMUX_20134,
      CE => XLXI_27_XLXI_90_cnt512_4_CEINV_20093,
      CLK => XLXI_27_XLXI_90_cnt512_4_CLKINV_20094,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_90_cnt512_4_SRINV_20095,
      O => XLXI_27_XLXI_90_cnt512(4)
    );
  XLXI_27_XLXI_90_cnt512_7 : X_SFF
    generic map(
      LOC => "SLICE_X45Y53",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_cnt512_6_DYMUX_20172,
      CE => XLXI_27_XLXI_90_cnt512_6_CEINV_20149,
      CLK => XLXI_27_XLXI_90_cnt512_6_CLKINV_20150,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_90_cnt512_6_SRINV_20151,
      O => XLXI_27_XLXI_90_cnt512(7)
    );
  XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut_12_Q : X_LUT4
    generic map(
      INIT => X"4747",
      LOC => "SLICE_X3Y34"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Playing_Time(12),
      ADR1 => XLXI_31_FileReader_State_FSM_FFd2_12394,
      ADR2 => XLXI_31_FileReader_Playing_Time_Counter(12),
      ADR3 => VCC,
      O => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(12)
    );
  XLXI_31_FileReader_Playing_Time_Counter_12 : X_FF
    generic map(
      LOC => "SLICE_X3Y34",
      INIT => '0'
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_12_DXMUX_20579,
      CE => XLXI_31_FileReader_Playing_Time_Counter_12_CEINV_20544,
      CLK => XLXI_31_FileReader_Playing_Time_Counter_12_CLKINV_20545,
      SET => GND,
      RST => GND,
      O => XLXI_31_FileReader_Playing_Time_Counter(12)
    );
  XLXI_31_FileReader_Playing_Time_Counter_15 : X_FF
    generic map(
      LOC => "SLICE_X3Y35",
      INIT => '0'
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_14_DYMUX_20616,
      CE => XLXI_31_FileReader_Playing_Time_Counter_14_CEINV_20596,
      CLK => XLXI_31_FileReader_Playing_Time_Counter_14_CLKINV_20597,
      SET => GND,
      RST => GND,
      O => XLXI_31_FileReader_Playing_Time_Counter(15)
    );
  XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut_14_Q : X_LUT4
    generic map(
      INIT => X"4477",
      LOC => "SLICE_X3Y35"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Playing_Time(14),
      ADR1 => XLXI_31_FileReader_State_FSM_FFd2_12394,
      ADR2 => VCC,
      ADR3 => XLXI_31_FileReader_Playing_Time_Counter(14),
      O => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(14)
    );
  XLXI_31_FileReader_Playing_Time_Counter_14 : X_FF
    generic map(
      LOC => "SLICE_X3Y35",
      INIT => '0'
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_14_DXMUX_20631,
      CE => XLXI_31_FileReader_Playing_Time_Counter_14_CEINV_20596,
      CLK => XLXI_31_FileReader_Playing_Time_Counter_14_CLKINV_20597,
      SET => GND,
      RST => GND,
      O => XLXI_31_FileReader_Playing_Time_Counter(14)
    );
  XLXI_31_FileReader_Playing_Time_Counter_17 : X_FF
    generic map(
      LOC => "SLICE_X3Y36",
      INIT => '0'
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_16_DYMUX_20668,
      CE => XLXI_31_FileReader_Playing_Time_Counter_16_CEINV_20648,
      CLK => XLXI_31_FileReader_Playing_Time_Counter_16_CLKINV_20649,
      SET => GND,
      RST => GND,
      O => XLXI_31_FileReader_Playing_Time_Counter(17)
    );
  XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut_16_Q : X_LUT4
    generic map(
      INIT => X"303F",
      LOC => "SLICE_X3Y36"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_FileReader_Playing_Time(16),
      ADR2 => XLXI_31_FileReader_State_FSM_FFd2_12394,
      ADR3 => XLXI_31_FileReader_Playing_Time_Counter(16),
      O => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(16)
    );
  XLXI_31_FileReader_Playing_Time_Counter_16 : X_FF
    generic map(
      LOC => "SLICE_X3Y36",
      INIT => '0'
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_16_DXMUX_20683,
      CE => XLXI_31_FileReader_Playing_Time_Counter_16_CEINV_20648,
      CLK => XLXI_31_FileReader_Playing_Time_Counter_16_CLKINV_20649,
      SET => GND,
      RST => GND,
      O => XLXI_31_FileReader_Playing_Time_Counter(16)
    );
  XLXI_31_FileReader_Playing_Time_Counter_19 : X_FF
    generic map(
      LOC => "SLICE_X3Y37",
      INIT => '0'
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_18_DYMUX_20720,
      CE => XLXI_31_FileReader_Playing_Time_Counter_18_CEINV_20700,
      CLK => XLXI_31_FileReader_Playing_Time_Counter_18_CLKINV_20701,
      SET => GND,
      RST => GND,
      O => XLXI_31_FileReader_Playing_Time_Counter(19)
    );
  XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut_18_Q : X_LUT4
    generic map(
      INIT => X"03CF",
      LOC => "SLICE_X3Y37"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_FileReader_State_FSM_FFd2_12394,
      ADR2 => XLXI_31_FileReader_Playing_Time_Counter(18),
      ADR3 => XLXI_31_FileReader_Playing_Time(18),
      O => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(18)
    );
  XLXI_31_FileReader_Playing_Time_Counter_18 : X_FF
    generic map(
      LOC => "SLICE_X3Y37",
      INIT => '0'
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_18_DXMUX_20735,
      CE => XLXI_31_FileReader_Playing_Time_Counter_18_CEINV_20700,
      CLK => XLXI_31_FileReader_Playing_Time_Counter_18_CLKINV_20701,
      SET => GND,
      RST => GND,
      O => XLXI_31_FileReader_Playing_Time_Counter(18)
    );
  XLXI_31_FileReader_Playing_Time_Counter_21 : X_FF
    generic map(
      LOC => "SLICE_X3Y38",
      INIT => '0'
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_20_DYMUX_20772,
      CE => XLXI_31_FileReader_Playing_Time_Counter_20_CEINV_20752,
      CLK => XLXI_31_FileReader_Playing_Time_Counter_20_CLKINV_20753,
      SET => GND,
      RST => GND,
      O => XLXI_31_FileReader_Playing_Time_Counter(21)
    );
  XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut_20_Q : X_LUT4
    generic map(
      INIT => X"05F5",
      LOC => "SLICE_X3Y38"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Playing_Time_Counter(20),
      ADR1 => VCC,
      ADR2 => XLXI_31_FileReader_State_FSM_FFd2_12394,
      ADR3 => XLXI_31_FileReader_Playing_Time(20),
      O => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(20)
    );
  XLXI_31_FileReader_Playing_Time_Counter_20 : X_FF
    generic map(
      LOC => "SLICE_X3Y38",
      INIT => '0'
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_20_DXMUX_20787,
      CE => XLXI_31_FileReader_Playing_Time_Counter_20_CEINV_20752,
      CLK => XLXI_31_FileReader_Playing_Time_Counter_20_CLKINV_20753,
      SET => GND,
      RST => GND,
      O => XLXI_31_FileReader_Playing_Time_Counter(20)
    );
  XLXI_31_FileReader_Playing_Time_Counter_2 : X_FF
    generic map(
      LOC => "SLICE_X3Y29",
      INIT => '0'
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_2_DXMUX_20319,
      CE => XLXI_31_FileReader_Playing_Time_Counter_2_CEINV_20284,
      CLK => XLXI_31_FileReader_Playing_Time_Counter_2_CLKINV_20285,
      SET => GND,
      RST => GND,
      O => XLXI_31_FileReader_Playing_Time_Counter(2)
    );
  XLXI_31_FileReader_Playing_Time_Counter_5 : X_FF
    generic map(
      LOC => "SLICE_X3Y30",
      INIT => '0'
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_4_DYMUX_20356,
      CE => XLXI_31_FileReader_Playing_Time_Counter_4_CEINV_20336,
      CLK => XLXI_31_FileReader_Playing_Time_Counter_4_CLKINV_20337,
      SET => GND,
      RST => GND,
      O => XLXI_31_FileReader_Playing_Time_Counter(5)
    );
  XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut_4_Q : X_LUT4
    generic map(
      INIT => X"4747",
      LOC => "SLICE_X3Y30"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Playing_Time(4),
      ADR1 => XLXI_31_FileReader_State_FSM_FFd2_12394,
      ADR2 => XLXI_31_FileReader_Playing_Time_Counter(4),
      ADR3 => VCC,
      O => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(4)
    );
  XLXI_31_FileReader_Playing_Time_Counter_4 : X_FF
    generic map(
      LOC => "SLICE_X3Y30",
      INIT => '0'
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_4_DXMUX_20371,
      CE => XLXI_31_FileReader_Playing_Time_Counter_4_CEINV_20336,
      CLK => XLXI_31_FileReader_Playing_Time_Counter_4_CLKINV_20337,
      SET => GND,
      RST => GND,
      O => XLXI_31_FileReader_Playing_Time_Counter(4)
    );
  XLXI_31_FileReader_Playing_Time_Counter_7 : X_FF
    generic map(
      LOC => "SLICE_X3Y31",
      INIT => '0'
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_6_DYMUX_20408,
      CE => XLXI_31_FileReader_Playing_Time_Counter_6_CEINV_20388,
      CLK => XLXI_31_FileReader_Playing_Time_Counter_6_CLKINV_20389,
      SET => GND,
      RST => GND,
      O => XLXI_31_FileReader_Playing_Time_Counter(7)
    );
  XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut_6_Q : X_LUT4
    generic map(
      INIT => X"03F3",
      LOC => "SLICE_X3Y31"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_FileReader_Playing_Time_Counter(6),
      ADR2 => XLXI_31_FileReader_State_FSM_FFd2_12394,
      ADR3 => XLXI_31_FileReader_Playing_Time(6),
      O => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(6)
    );
  XLXI_31_FileReader_Playing_Time_Counter_6 : X_FF
    generic map(
      LOC => "SLICE_X3Y31",
      INIT => '0'
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_6_DXMUX_20423,
      CE => XLXI_31_FileReader_Playing_Time_Counter_6_CEINV_20388,
      CLK => XLXI_31_FileReader_Playing_Time_Counter_6_CLKINV_20389,
      SET => GND,
      RST => GND,
      O => XLXI_31_FileReader_Playing_Time_Counter(6)
    );
  XLXI_27_XLXI_90_Madd_adrFAT_add0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X54Y48"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_90_adrFAT(0),
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_90_WORD(0),
      O => XLXI_27_XLXI_90_Madd_adrFAT_add0000_lut(0)
    );
  XLXI_27_XLXI_90_Madd_adrFAT_add0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X54Y49"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_90_adrFAT(2),
      ADR2 => XLXI_27_XLXI_90_WORD(2),
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_Madd_adrFAT_add0000_lut(2)
    );
  XLXI_31_FileReader_Playing_Time_Counter_23 : X_FF
    generic map(
      LOC => "SLICE_X3Y39",
      INIT => '0'
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_22_DYMUX_20824,
      CE => XLXI_31_FileReader_Playing_Time_Counter_22_CEINV_20804,
      CLK => XLXI_31_FileReader_Playing_Time_Counter_22_CLKINV_20805,
      SET => GND,
      RST => GND,
      O => XLXI_31_FileReader_Playing_Time_Counter(23)
    );
  XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut_22_Q : X_LUT4
    generic map(
      INIT => X"5533",
      LOC => "SLICE_X3Y39"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Playing_Time(22),
      ADR1 => XLXI_31_FileReader_Playing_Time_Counter(22),
      ADR2 => VCC,
      ADR3 => XLXI_31_FileReader_State_FSM_FFd2_12394,
      O => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(22)
    );
  XLXI_31_FileReader_Playing_Time_Counter_22 : X_FF
    generic map(
      LOC => "SLICE_X3Y39",
      INIT => '0'
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_22_DXMUX_20839,
      CE => XLXI_31_FileReader_Playing_Time_Counter_22_CEINV_20804,
      CLK => XLXI_31_FileReader_Playing_Time_Counter_22_CLKINV_20805,
      SET => GND,
      RST => GND,
      O => XLXI_31_FileReader_Playing_Time_Counter(22)
    );
  XLXI_31_FileReader_Playing_Time_Counter_25 : X_FF
    generic map(
      LOC => "SLICE_X3Y40",
      INIT => '0'
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_24_DYMUX_20876,
      CE => XLXI_31_FileReader_Playing_Time_Counter_24_CEINV_20856,
      CLK => XLXI_31_FileReader_Playing_Time_Counter_24_CLKINV_20857,
      SET => GND,
      RST => GND,
      O => XLXI_31_FileReader_Playing_Time_Counter(25)
    );
  XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut_24_Q : X_LUT4
    generic map(
      INIT => X"0F55",
      LOC => "SLICE_X3Y40"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Playing_Time_Counter(24),
      ADR1 => VCC,
      ADR2 => XLXI_31_FileReader_Playing_Time(24),
      ADR3 => XLXI_31_FileReader_State_FSM_FFd2_12394,
      O => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(24)
    );
  XLXI_31_FileReader_Playing_Time_Counter_24 : X_FF
    generic map(
      LOC => "SLICE_X3Y40",
      INIT => '0'
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_24_DXMUX_20891,
      CE => XLXI_31_FileReader_Playing_Time_Counter_24_CEINV_20856,
      CLK => XLXI_31_FileReader_Playing_Time_Counter_24_CLKINV_20857,
      SET => GND,
      RST => GND,
      O => XLXI_31_FileReader_Playing_Time_Counter(24)
    );
  XLXI_31_FileReader_Playing_Time_Counter_27 : X_FF
    generic map(
      LOC => "SLICE_X3Y41",
      INIT => '0'
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_26_DYMUX_20928,
      CE => XLXI_31_FileReader_Playing_Time_Counter_26_CEINV_20908,
      CLK => XLXI_31_FileReader_Playing_Time_Counter_26_CLKINV_20909,
      SET => GND,
      RST => GND,
      O => XLXI_31_FileReader_Playing_Time_Counter(27)
    );
  XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut_26_Q : X_LUT4
    generic map(
      INIT => X"5533",
      LOC => "SLICE_X3Y41"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Playing_Time(26),
      ADR1 => XLXI_31_FileReader_Playing_Time_Counter(26),
      ADR2 => VCC,
      ADR3 => XLXI_31_FileReader_State_FSM_FFd2_12394,
      O => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(26)
    );
  XLXI_31_FileReader_Playing_Time_Counter_26 : X_FF
    generic map(
      LOC => "SLICE_X3Y41",
      INIT => '0'
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_26_DXMUX_20943,
      CE => XLXI_31_FileReader_Playing_Time_Counter_26_CEINV_20908,
      CLK => XLXI_31_FileReader_Playing_Time_Counter_26_CLKINV_20909,
      SET => GND,
      RST => GND,
      O => XLXI_31_FileReader_Playing_Time_Counter(26)
    );
  XLXI_31_FileReader_Playing_Time_Counter_29 : X_FF
    generic map(
      LOC => "SLICE_X3Y42",
      INIT => '0'
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_28_DYMUX_20980,
      CE => XLXI_31_FileReader_Playing_Time_Counter_28_CEINV_20960,
      CLK => XLXI_31_FileReader_Playing_Time_Counter_28_CLKINV_20961,
      SET => GND,
      RST => GND,
      O => XLXI_31_FileReader_Playing_Time_Counter(29)
    );
  XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut_28_Q : X_LUT4
    generic map(
      INIT => X"330F",
      LOC => "SLICE_X3Y42"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_FileReader_Playing_Time(28),
      ADR2 => XLXI_31_FileReader_Playing_Time_Counter(28),
      ADR3 => XLXI_31_FileReader_State_FSM_FFd2_12394,
      O => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(28)
    );
  XLXI_31_FileReader_Playing_Time_Counter_28 : X_FF
    generic map(
      LOC => "SLICE_X3Y42",
      INIT => '0'
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_28_DXMUX_20995,
      CE => XLXI_31_FileReader_Playing_Time_Counter_28_CEINV_20960,
      CLK => XLXI_31_FileReader_Playing_Time_Counter_28_CLKINV_20961,
      SET => GND,
      RST => GND,
      O => XLXI_31_FileReader_Playing_Time_Counter(28)
    );
  XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut_30_Q : X_LUT4
    generic map(
      INIT => X"0F55",
      LOC => "SLICE_X3Y43"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Playing_Time_Counter(30),
      ADR1 => VCC,
      ADR2 => XLXI_31_FileReader_Playing_Time(30),
      ADR3 => XLXI_31_FileReader_State_FSM_FFd2_12394,
      O => XLXI_31_FileReader_Mcount_Playing_Time_Counter_lut(30)
    );
  XLXI_31_FileReader_Playing_Time_Counter_30 : X_FF
    generic map(
      LOC => "SLICE_X3Y43",
      INIT => '0'
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_Counter_30_DXMUX_21040,
      CE => XLXI_31_FileReader_Playing_Time_Counter_30_CEINV_21011,
      CLK => XLXI_31_FileReader_Playing_Time_Counter_30_CLKINV_21012,
      SET => GND,
      RST => GND,
      O => XLXI_31_FileReader_Playing_Time_Counter(30)
    );
  XLXI_27_XLXI_90_cnt512_0_rt : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X49Y42"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_90_cnt512(0),
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_cnt512_0_rt_21063
    );
  XLXI_27_XLXI_90_Mcompar_NextState_cmp_eq0022_lut_2_Q : X_LUT4
    generic map(
      INIT => X"9009",
      LOC => "SLICE_X49Y43"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_cnt512(4),
      ADR1 => XLXI_27_XLXI_90_nrClus(3),
      ADR2 => XLXI_27_XLXI_90_cnt512(3),
      ADR3 => XLXI_27_XLXI_90_nrClus(2),
      O => XLXI_27_XLXI_90_Mcompar_NextState_cmp_eq0022_lut(2)
    );
  XLXI_27_XLXI_90_Mcompar_NextState_cmp_eq0022_lut_4_Q : X_LUT4
    generic map(
      INIT => X"8421",
      LOC => "SLICE_X49Y44"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_cnt512(7),
      ADR1 => XLXI_27_XLXI_90_nrClus(7),
      ADR2 => XLXI_27_XLXI_90_nrClus(6),
      ADR3 => XLXI_27_XLXI_90_cnt512(8),
      O => XLXI_27_XLXI_90_Mcompar_NextState_cmp_eq0022_lut(4)
    );
  XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_lut_0_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X33Y13"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_31_XLXI_25_Counter_A(0),
      ADR3 => VCC,
      O => XLXI_31_XLXI_25_Madd_Counter_A_addsub0000_lut(0)
    );
  XLXI_27_XLXI_90_Madd_adrFAT_add0000_lut_14_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X54Y55"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrFAT(14),
      ADR1 => XLXI_27_XLXI_90_WORD(14),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_Madd_adrFAT_add0000_lut(14)
    );
  XLXI_27_XLXI_89_cntBytes_0 : X_SFF
    generic map(
      LOC => "SLICE_X19Y38",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_89_cntBytes_0_DXMUX_22216,
      CE => XLXI_27_XLXI_89_cntBytes_0_CEINV_22181,
      CLK => XLXI_27_XLXI_89_cntBytes_0_CLKINV_22182,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_89_cntBytes_0_SRINV_22183,
      O => XLXI_27_XLXI_89_cntBytes(0)
    );
  XLXI_27_XLXI_89_cntBytes_3 : X_SFF
    generic map(
      LOC => "SLICE_X19Y39",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_89_cntBytes_2_DYMUX_22256,
      CE => XLXI_27_XLXI_89_cntBytes_2_CEINV_22235,
      CLK => XLXI_27_XLXI_89_cntBytes_2_CLKINV_22236,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_89_cntBytes_2_SRINV_22237,
      O => XLXI_27_XLXI_89_cntBytes(3)
    );
  XLXI_27_XLXI_89_Mcount_cntBytes_lut_2_Q : X_LUT4
    generic map(
      INIT => X"99CC",
      LOC => "SLICE_X19Y39"
    )
    port map (
      ADR0 => XLXI_27_XLXI_89_DoPUSH_0,
      ADR1 => XLXI_27_XLXI_89_cntBytes(2),
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_89_DoPOP_0,
      O => XLXI_27_XLXI_89_Mcount_cntBytes_lut(2)
    );
  XLXI_27_XLXI_89_cntBytes_2 : X_SFF
    generic map(
      LOC => "SLICE_X19Y39",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_89_cntBytes_2_DXMUX_22273,
      CE => XLXI_27_XLXI_89_cntBytes_2_CEINV_22235,
      CLK => XLXI_27_XLXI_89_cntBytes_2_CLKINV_22236,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_89_cntBytes_2_SRINV_22237,
      O => XLXI_27_XLXI_89_cntBytes(2)
    );
  XLXI_27_XLXI_89_cntBytes_5 : X_SFF
    generic map(
      LOC => "SLICE_X19Y40",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_89_cntBytes_4_DYMUX_22313,
      CE => XLXI_27_XLXI_89_cntBytes_4_CEINV_22292,
      CLK => XLXI_27_XLXI_89_cntBytes_4_CLKINV_22293,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_89_cntBytes_4_SRINV_22294,
      O => XLXI_27_XLXI_89_cntBytes(5)
    );
  XLXI_27_XLXI_89_Mcount_cntBytes_lut_4_Q : X_LUT4
    generic map(
      INIT => X"99AA",
      LOC => "SLICE_X19Y40"
    )
    port map (
      ADR0 => XLXI_27_XLXI_89_cntBytes(4),
      ADR1 => XLXI_27_XLXI_89_DoPUSH_0,
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_89_DoPOP_0,
      O => XLXI_27_XLXI_89_Mcount_cntBytes_lut(4)
    );
  XLXI_27_XLXI_90_Madd_adrFAT_add0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X54Y50"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrFAT(4),
      ADR1 => XLXI_27_XLXI_90_WORD(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_Madd_adrFAT_add0000_lut(4)
    );
  XLXI_27_XLXI_90_Madd_adrFAT_add0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X54Y51"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_90_adrFAT(6),
      ADR2 => XLXI_27_XLXI_90_WORD(6),
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_Madd_adrFAT_add0000_lut(6)
    );
  XLXI_27_XLXI_89_cntBytes_1 : X_SFF
    generic map(
      LOC => "SLICE_X19Y38",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_89_cntBytes_0_DYMUX_22197,
      CE => XLXI_27_XLXI_89_cntBytes_0_CEINV_22181,
      CLK => XLXI_27_XLXI_89_cntBytes_0_CLKINV_22182,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_89_cntBytes_0_SRINV_22183,
      O => XLXI_27_XLXI_89_cntBytes(1)
    );
  XLXI_27_XLXI_89_Mcount_cntBytes_lut_0_Q : X_LUT4
    generic map(
      INIT => X"6655",
      LOC => "SLICE_X19Y38"
    )
    port map (
      ADR0 => XLXI_27_XLXI_89_cntBytes(0),
      ADR1 => XLXI_27_XLXI_89_DoPUSH_0,
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_89_DoPOP_0,
      O => XLXI_27_XLXI_89_Mcount_cntBytes_lut(0)
    );
  XLXI_27_XLXI_89_cntBytes_4 : X_SFF
    generic map(
      LOC => "SLICE_X19Y40",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_89_cntBytes_4_DXMUX_22330,
      CE => XLXI_27_XLXI_89_cntBytes_4_CEINV_22292,
      CLK => XLXI_27_XLXI_89_cntBytes_4_CLKINV_22293,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_89_cntBytes_4_SRINV_22294,
      O => XLXI_27_XLXI_89_cntBytes(4)
    );
  XLXI_27_XLXI_89_cntBytes_7 : X_SFF
    generic map(
      LOC => "SLICE_X19Y41",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_89_cntBytes_6_DYMUX_22370,
      CE => XLXI_27_XLXI_89_cntBytes_6_CEINV_22349,
      CLK => XLXI_27_XLXI_89_cntBytes_6_CLKINV_22350,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_89_cntBytes_6_SRINV_22351,
      O => XLXI_27_XLXI_89_cntBytes(7)
    );
  XLXI_27_XLXI_89_Mcount_cntBytes_lut_6_Q : X_LUT4
    generic map(
      INIT => X"99CC",
      LOC => "SLICE_X19Y41"
    )
    port map (
      ADR0 => XLXI_27_XLXI_89_DoPUSH_0,
      ADR1 => XLXI_27_XLXI_89_cntBytes(6),
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_89_DoPOP_0,
      O => XLXI_27_XLXI_89_Mcount_cntBytes_lut(6)
    );
  XLXI_27_XLXI_89_cntBytes_6 : X_SFF
    generic map(
      LOC => "SLICE_X19Y41",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_89_cntBytes_6_DXMUX_22387,
      CE => XLXI_27_XLXI_89_cntBytes_6_CEINV_22349,
      CLK => XLXI_27_XLXI_89_cntBytes_6_CLKINV_22350,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_89_cntBytes_6_SRINV_22351,
      O => XLXI_27_XLXI_89_cntBytes(6)
    );
  XLXI_27_XLXI_89_cntBytes_9 : X_SFF
    generic map(
      LOC => "SLICE_X19Y42",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_89_cntBytes_8_DYMUX_22427,
      CE => XLXI_27_XLXI_89_cntBytes_8_CEINV_22406,
      CLK => XLXI_27_XLXI_89_cntBytes_8_CLKINV_22407,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_89_cntBytes_8_SRINV_22408,
      O => XLXI_27_XLXI_89_cntBytes(9)
    );
  XLXI_27_XLXI_89_Mcount_cntBytes_lut_8_Q : X_LUT4
    generic map(
      INIT => X"99AA",
      LOC => "SLICE_X19Y42"
    )
    port map (
      ADR0 => XLXI_27_XLXI_89_cntBytes(8),
      ADR1 => XLXI_27_XLXI_89_DoPUSH_0,
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_89_DoPOP_0,
      O => XLXI_27_XLXI_89_Mcount_cntBytes_lut(8)
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"AC53",
      LOC => "SLICE_X29Y16"
    )
    port map (
      ADR0 => N94,
      ADR1 => XLXI_31_XLXI_22_Mmux_Period_10_5_f6,
      ADR2 => XLXI_31_XLXN_371(3),
      ADR3 => XLXI_31_XLXI_25_Counter_B(2),
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_lut(2)
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"CA35",
      LOC => "SLICE_X29Y17"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Mmux_Period_12_5_f6,
      ADR1 => XLXI_31_XLXI_22_Tone_3_413_13218,
      ADR2 => XLXI_31_XLXN_371(3),
      ADR3 => XLXI_31_XLXI_25_Counter_B(4),
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_lut(4)
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"E21D",
      LOC => "SLICE_X29Y18"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Mmux_Period_14_5_f6,
      ADR1 => XLXI_31_XLXN_371(3),
      ADR2 => N76,
      ADR3 => XLXI_31_XLXI_25_Counter_B(6),
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_lut(6)
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"D827",
      LOC => "SLICE_X29Y19"
    )
    port map (
      ADR0 => XLXI_31_XLXN_371(3),
      ADR1 => N84,
      ADR2 => XLXI_31_XLXI_22_Mmux_Period_16_5_f6,
      ADR3 => XLXI_31_XLXI_25_Counter_B(8),
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_lut(8)
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_lut_10_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X29Y20"
    )
    port map (
      ADR0 => XLXI_31_XLXN_232(18),
      ADR1 => XLXI_31_XLXI_25_Counter_B(10),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_lut(10)
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_lut_12_Q : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X29Y21"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_XLXN_232(20),
      ADR2 => XLXI_31_XLXI_25_Counter_B(12),
      ADR3 => VCC,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_lut(12)
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_lut_14_1_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X29Y22"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_XLXI_25_Counter_B(14),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_lut(14)
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_lut_16_1_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X29Y23"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Counter_B(16),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_lut(16)
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_lut_18_1_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X29Y24"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Counter_B(18),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_lut(18)
    );
  XLXI_27_XLXI_89_cntBytes_8 : X_SFF
    generic map(
      LOC => "SLICE_X19Y42",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_89_cntBytes_8_DXMUX_22444,
      CE => XLXI_27_XLXI_89_cntBytes_8_CEINV_22406,
      CLK => XLXI_27_XLXI_89_cntBytes_8_CLKINV_22407,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_89_cntBytes_8_SRINV_22408,
      O => XLXI_27_XLXI_89_cntBytes(8)
    );
  XLXI_27_XLXI_89_cntBytes_11 : X_SFF
    generic map(
      LOC => "SLICE_X19Y43",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_89_cntBytes_10_DYMUX_22475,
      CE => XLXI_27_XLXI_89_cntBytes_10_CEINV_22463,
      CLK => XLXI_27_XLXI_89_cntBytes_10_CLKINV_22464,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_89_cntBytes_10_SRINV_22465,
      O => XLXI_27_XLXI_89_cntBytes(11)
    );
  XLXI_27_XLXI_89_Mcount_cntBytes_lut_10_Q : X_LUT4
    generic map(
      INIT => X"99CC",
      LOC => "SLICE_X19Y43"
    )
    port map (
      ADR0 => XLXI_27_XLXI_89_DoPUSH_0,
      ADR1 => XLXI_27_XLXI_89_cntBytes(10),
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_89_DoPOP_0,
      O => XLXI_27_XLXI_89_Mcount_cntBytes_lut(10)
    );
  XLXI_27_XLXI_89_cntBytes_10 : X_SFF
    generic map(
      LOC => "SLICE_X19Y43",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_89_cntBytes_10_DXMUX_22493,
      CE => XLXI_27_XLXI_89_cntBytes_10_CEINV_22463,
      CLK => XLXI_27_XLXI_89_cntBytes_10_CLKINV_22464,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_89_cntBytes_10_SRINV_22465,
      O => XLXI_27_XLXI_89_cntBytes(10)
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X29Y15"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_XLXN_232_8_0,
      ADR2 => XLXI_31_XLXI_25_Counter_B(0),
      ADR3 => VCC,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_lut(0)
    );
  XLXI_27_XLXI_90_nrClus_0_mux00001 : X_LUT4
    generic map(
      INIT => X"F3F5",
      LOC => "SLICE_X45Y48"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_WORD_10_not0001_0,
      ADR1 => XLXI_27_N207_0,
      ADR2 => XLXI_27_XLXI_90_N27,
      ADR3 => XLXI_27_XLXI_90_FSize_0_and0000,
      O => XLXI_27_XLXI_90_N11
    );
  XLXI_27_XLXI_90_FSize_24_mux0000 : X_LUT4
    generic map(
      INIT => X"EFE0",
      LOC => "SLICE_X46Y70"
    )
    port map (
      ADR0 => XLXI_27_N101_0,
      ADR1 => XLXI_27_XLXI_90_FSize_sub0000(24),
      ADR2 => XLXI_27_XLXI_90_DO_CE_50M_0,
      ADR3 => XLXI_27_XLXI_90_FSize_24_mux0000_SW0_O,
      O => XLXI_27_XLXI_90_FSize_24_mux0000_32098
    );
  XLXI_27_XLXI_90_FSize_24 : X_FF
    generic map(
      LOC => "SLICE_X46Y70",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_24_DXMUX_32101,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_FSize_24_CLKINV_32086,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_FSize(24)
    );
  XLXI_27_XLXI_90_FSize_1_mux0000_SW0 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X48Y62"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_FSize(1),
      ADR1 => XLXI_27_XLXI_90_N111,
      ADR2 => XLXI_27_XLXI_86_XLXI_1_regMISO(1),
      ADR3 => XLXI_27_XLXI_90_N49,
      O => XLXI_27_N32
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_or000113 : X_LUT4
    generic map(
      INIT => X"FFC0",
      LOC => "SLICE_X35Y75"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_86_XLXI_1_State(19),
      ADR2 => XLXI_27_XLXI_86_XLXN_53_0,
      ADR3 => XLXI_27_XLXI_86_XLXI_1_theCnt_or00017_O,
      O => XLXI_27_XLXI_86_XLXI_1_theCnt_or0001
    );
  XLXI_31_XLXI_22_Period_4_mux00021 : X_LUT4
    generic map(
      INIT => X"D0C0",
      LOC => "SLICE_X15Y19"
    )
    port map (
      ADR0 => XLXI_31_XLXN_373_3_0,
      ADR1 => XLXI_31_XLXI_22_N31,
      ADR2 => XLXI_31_XLXI_22_Period_21_and0000,
      ADR3 => XLXI_31_XLXI_22_N39,
      O => XLXI_31_XLXI_22_Period_4_mux0002
    );
  XLXI_31_XLXI_22_Period_4_mux00031 : X_LUT4
    generic map(
      INIT => X"FFF8",
      LOC => "SLICE_X15Y22"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Mrom_rom00004,
      ADR1 => XLXI_31_XLXI_22_Period_21_and0000,
      ADR2 => XLXI_31_XLXI_22_N42,
      ADR3 => XLXI_31_XLXI_22_Period_15_mux0005_0,
      O => XLXI_31_XLXI_22_Period_4_mux0003
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_lut_20_1_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X29Y25"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Counter_B(20),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_lut(20)
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_lut_22_1_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X29Y26"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Counter_B(22),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_lut(22)
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_lut_24_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X29Y27"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Counter_B(27),
      ADR1 => XLXI_31_XLXI_25_Counter_B(25),
      ADR2 => XLXI_31_XLXI_25_Counter_B(24),
      ADR3 => XLXI_31_XLXI_25_Counter_B(26),
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_le0000_lut(24)
    );
  XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_lut_0_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X35Y12"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Counter_B(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_XLXI_25_Madd_Counter_B_addsub0000_lut(0)
    );
  XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_1_231 : X_LUT4
    generic map(
      INIT => X"4444",
      LOC => "SLICE_X45Y61"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_theCnt(0),
      ADR1 => XLXI_27_XLXI_86_XLXI_1_regAddr(9),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_1_231_31565
    );
  XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_3_231 : X_LUT4
    generic map(
      INIT => X"00AA",
      LOC => "SLICE_X44Y62"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_regAddr(11),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_86_XLXI_1_theCnt(0),
      O => XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_3_231_31590
    );
  XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_5_231 : X_LUT4
    generic map(
      INIT => X"00CC",
      LOC => "SLICE_X44Y60"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_86_XLXI_1_regAddr(13),
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_86_XLXI_1_theCnt(0),
      O => XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_5_231_31615
    );
  XLXI_27_XLXI_86_XLXI_2_iRxByteCE_or000016 : X_LUT4
    generic map(
      INIT => X"FFF7",
      LOC => "SLICE_X35Y72"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_2_regMISO(7),
      ADR1 => XLXI_27_XLXI_86_XLXI_2_regMISO(1),
      ADR2 => XLXI_27_XLXI_86_XLXI_2_iRxByteCE_or000011_O,
      ADR3 => XLXI_27_XLXI_86_XLXI_2_State(0),
      O => XLXI_27_XLXI_86_XLXI_2_iRxByteCE_or000016_31640
    );
  XLXI_27_XLXI_90_adrFAT_0_cmp_eq000021 : X_LUT4
    generic map(
      INIT => X"5000",
      LOC => "SLICE_X48Y53"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_cnt512(3),
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_90_N39,
      ADR3 => XLXI_27_XLXI_90_cnt512(2),
      O => XLXI_27_XLXI_90_N96
    );
  XLXI_27_XLXI_90_nrClus_0_mux000013 : X_LUT4
    generic map(
      INIT => X"FCF0",
      LOC => "SLICE_X53Y40"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_90_WORD(0),
      ADR2 => XLXI_27_XLXI_90_nrClus_0_mux00007_O,
      ADR3 => XLXI_27_XLXI_90_N24,
      O => XLXI_27_XLXI_90_nrClus_0_mux000013_31688
    );
  XLXI_27_XLXI_90_nrClus_0_mux000022 : X_LUT4
    generic map(
      INIT => X"2000",
      LOC => "SLICE_X47Y54"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_cnt512(5),
      ADR1 => XLXI_27_XLXI_90_cnt512(0),
      ADR2 => XLXI_27_XLXI_90_nrClus_0_and0000,
      ADR3 => XLXI_27_XLXI_90_cnt512(1),
      O => XLXI_27_XLXI_90_nrClus_0_mux000022_31712
    );
  XLXI_27_XLXI_86_XLXI_2_regMOSI_6 : X_FF
    generic map(
      LOC => "SLICE_X40Y68",
      INIT => '1'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_regMOSI_6_DXMUX_31161,
      CE => XLXI_27_XLXI_86_XLXI_2_regMOSI_6_CEINV_31141,
      CLK => XLXI_27_XLXI_86_XLXI_2_regMOSI_6_CLKINV_31142,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_86_XLXI_2_regMOSI(6)
    );
  XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_7_7011 : X_LUT4
    generic map(
      INIT => X"FECC",
      LOC => "SLICE_X41Y68"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_7_14_0,
      ADR1 => XLXI_27_XLXI_86_XLXI_1_State(20),
      ADR2 => XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_7_19_0,
      ADR3 => XLXI_27_XLXI_86_XLXI_1_State(19),
      O => XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_7_701
    );
  XLXI_27_XLXI_86_XLXI_2_regMOSI_7 : X_FF
    generic map(
      LOC => "SLICE_X41Y68",
      INIT => '1'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_regMOSI_7_DXMUX_31195,
      CE => XLXI_27_XLXI_86_XLXI_2_regMOSI_7_CEINV_31175,
      CLK => XLXI_27_XLXI_86_XLXI_2_regMOSI_7_CLKINV_31176,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_86_XLXI_2_regMOSI(7)
    );
  XLXI_27_XLXI_89_Full512_mux0000851 : X_LUT4
    generic map(
      INIT => X"0080",
      LOC => "SLICE_X19Y45"
    )
    port map (
      ADR0 => XLXI_27_XLXI_89_Full512_mux0000217_0,
      ADR1 => XLXI_27_XLXI_89_cntBytes(9),
      ADR2 => XLXI_27_XLXI_89_cntBytes(10),
      ADR3 => XLXI_27_XLXI_89_cntBytes(0),
      O => XLXI_27_XLXI_89_Full512_mux0000851_31378
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"AC53",
      LOC => "SLICE_X27Y14"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Tone_3_913_13329,
      ADR1 => XLXI_31_XLXI_22_Mmux_Period_6_5_f6,
      ADR2 => XLXI_31_XLXN_371(3),
      ADR3 => XLXI_31_XLXI_25_Counter_A(2),
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_lut(2)
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"CE31",
      LOC => "SLICE_X27Y15"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Mmux_Period_8_5_f6,
      ADR1 => XLXI_31_XLXI_22_Tone_3_719_13335,
      ADR2 => XLXI_31_XLXN_371(3),
      ADR3 => XLXI_31_XLXI_25_Counter_A(4),
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_lut(4)
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"E41B",
      LOC => "SLICE_X27Y16"
    )
    port map (
      ADR0 => XLXI_31_XLXN_371(3),
      ADR1 => XLXI_31_XLXI_22_Mmux_Period_10_5_f6,
      ADR2 => N94,
      ADR3 => XLXI_31_XLXI_25_Counter_A(6),
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_lut(6)
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"CA35",
      LOC => "SLICE_X27Y17"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Mmux_Period_12_5_f6,
      ADR1 => XLXI_31_XLXI_22_Tone_3_413_13218,
      ADR2 => XLXI_31_XLXN_371(3),
      ADR3 => XLXI_31_XLXI_25_Counter_A(8),
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_lut(8)
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_lut_10_Q : X_LUT4
    generic map(
      INIT => X"E21D",
      LOC => "SLICE_X27Y18"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Mmux_Period_14_5_f6,
      ADR1 => XLXI_31_XLXN_371(3),
      ADR2 => N76,
      ADR3 => XLXI_31_XLXI_25_Counter_A(10),
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_lut(10)
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_lut_12_Q : X_LUT4
    generic map(
      INIT => X"E12D",
      LOC => "SLICE_X27Y19"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Mmux_Period_16_5_f6,
      ADR1 => XLXI_31_XLXN_371(3),
      ADR2 => XLXI_31_XLXI_25_Counter_A(12),
      ADR3 => N84,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_lut(12)
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_lut_14_Q : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X27Y20"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_XLXN_232(18),
      ADR2 => XLXI_31_XLXI_25_Counter_A(14),
      ADR3 => VCC,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_lut(14)
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_lut_16_Q : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X27Y21"
    )
    port map (
      ADR0 => XLXI_31_XLXN_232(20),
      ADR1 => VCC,
      ADR2 => XLXI_31_XLXI_25_Counter_A(16),
      ADR3 => VCC,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_lut(16)
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X27Y13"
    )
    port map (
      ADR0 => XLXI_31_XLXN_232_4_0,
      ADR1 => VCC,
      ADR2 => XLXI_31_XLXI_25_Counter_A(0),
      ADR3 => VCC,
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_lut(0)
    );
  XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut_0_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X27Y45"
    )
    port map (
      ADR0 => XLXI_31_XLXI_28_Current_Oct_Num(0),
      ADR1 => XLXI_31_XLXI_28_Current_Oct_Num_not0003_inv_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(0)
    );
  XLXI_31_XLXI_28_Current_Oct_Num_0 : X_SFF
    generic map(
      LOC => "SLICE_X27Y45",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_0_DXMUX_24346,
      CE => XLXI_31_XLXI_28_Current_Oct_Num_0_CEINV_24309,
      CLK => XLXI_31_XLXI_28_Current_Oct_Num_0_CLKINV_24310,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_31_XLXI_28_Current_Oct_Num_0_SRINV_24311,
      O => XLXI_31_XLXI_28_Current_Oct_Num(0)
    );
  XLXI_31_XLXI_28_Current_Oct_Num_3 : X_SFF
    generic map(
      LOC => "SLICE_X27Y46",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_2_DYMUX_24385,
      CE => XLXI_31_XLXI_28_Current_Oct_Num_2_CEINV_24363,
      CLK => XLXI_31_XLXI_28_Current_Oct_Num_2_CLKINV_24364,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_31_XLXI_28_Current_Oct_Num_2_SRINV_24365,
      O => XLXI_31_XLXI_28_Current_Oct_Num(3)
    );
  XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut_2_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X27Y46"
    )
    port map (
      ADR0 => XLXI_31_XLXI_28_Current_Oct_Num(2),
      ADR1 => VCC,
      ADR2 => XLXI_31_XLXI_28_Current_Oct_Num_not0003_inv_0,
      ADR3 => VCC,
      O => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(2)
    );
  XLXI_31_XLXI_28_Current_Oct_Num_2 : X_SFF
    generic map(
      LOC => "SLICE_X27Y46",
      INIT => '1'
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_2_DXMUX_24403,
      CE => XLXI_31_XLXI_28_Current_Oct_Num_2_CEINV_24363,
      CLK => XLXI_31_XLXI_28_Current_Oct_Num_2_CLKINV_24364,
      SET => GND,
      RST => GND,
      SSET => XLXI_31_XLXI_28_Current_Oct_Num_2_SRINV_24365,
      SRST => GND,
      O => XLXI_31_XLXI_28_Current_Oct_Num(2)
    );
  XLXI_31_XLXI_28_Current_Oct_Num_5 : X_SFF
    generic map(
      LOC => "SLICE_X27Y47",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_4_DYMUX_24442,
      CE => XLXI_31_XLXI_28_Current_Oct_Num_4_CEINV_24420,
      CLK => XLXI_31_XLXI_28_Current_Oct_Num_4_CLKINV_24421,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_31_XLXI_28_Current_Oct_Num_4_SRINV_24422,
      O => XLXI_31_XLXI_28_Current_Oct_Num(5)
    );
  XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut_4_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X27Y47"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_XLXI_28_Current_Oct_Num(4),
      ADR2 => XLXI_31_XLXI_28_Current_Oct_Num_not0003_inv_0,
      ADR3 => VCC,
      O => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(4)
    );
  XLXI_31_XLXI_28_Current_Oct_Num_4 : X_SFF
    generic map(
      LOC => "SLICE_X27Y47",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_4_DXMUX_24460,
      CE => XLXI_31_XLXI_28_Current_Oct_Num_4_CEINV_24420,
      CLK => XLXI_31_XLXI_28_Current_Oct_Num_4_CLKINV_24421,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_31_XLXI_28_Current_Oct_Num_4_SRINV_24422,
      O => XLXI_31_XLXI_28_Current_Oct_Num(4)
    );
  XLXI_31_XLXI_28_Current_Oct_Num_7 : X_SFF
    generic map(
      LOC => "SLICE_X27Y48",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_6_DYMUX_24499,
      CE => XLXI_31_XLXI_28_Current_Oct_Num_6_CEINV_24477,
      CLK => XLXI_31_XLXI_28_Current_Oct_Num_6_CLKINV_24478,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_31_XLXI_28_Current_Oct_Num_6_SRINV_24479,
      O => XLXI_31_XLXI_28_Current_Oct_Num(7)
    );
  XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut_6_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X27Y48"
    )
    port map (
      ADR0 => XLXI_31_XLXI_28_Current_Oct_Num_not0003_inv_0,
      ADR1 => XLXI_31_XLXI_28_Current_Oct_Num(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(6)
    );
  XLXI_31_XLXI_28_Current_Oct_Num_6 : X_SFF
    generic map(
      LOC => "SLICE_X27Y48",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_6_DXMUX_24517,
      CE => XLXI_31_XLXI_28_Current_Oct_Num_6_CEINV_24477,
      CLK => XLXI_31_XLXI_28_Current_Oct_Num_6_CLKINV_24478,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_31_XLXI_28_Current_Oct_Num_6_SRINV_24479,
      O => XLXI_31_XLXI_28_Current_Oct_Num(6)
    );
  XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_lut_28_Q : X_LUT4
    generic map(
      INIT => X"0005",
      LOC => "SLICE_X27Y27"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Counter_A(30),
      ADR1 => VCC,
      ADR2 => XLXI_31_XLXI_25_Counter_A(28),
      ADR3 => XLXI_31_XLXI_25_Counter_A(29),
      O => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_lut(28)
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"8241",
      LOC => "SLICE_X26Y13"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Last_Period(0),
      ADR1 => XLXI_31_XLXI_25_Last_Period(1),
      ADR2 => XLXI_31_XLXN_232(1),
      ADR3 => XLXI_31_XLXN_232_0_0,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_lut(0)
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"9009",
      LOC => "SLICE_X26Y14"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Last_Period(5),
      ADR1 => XLXI_31_XLXN_232_5_0,
      ADR2 => XLXI_31_XLXN_232_4_0,
      ADR3 => XLXI_31_XLXI_25_Last_Period(4),
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_lut(2)
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"9009",
      LOC => "SLICE_X26Y15"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Last_Period(9),
      ADR1 => XLXI_31_XLXN_232(9),
      ADR2 => XLXI_31_XLXN_232_8_0,
      ADR3 => XLXI_31_XLXI_25_Last_Period(8),
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_lut(4)
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"8241",
      LOC => "SLICE_X26Y16"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Last_Period(13),
      ADR1 => XLXI_31_XLXN_232_12_0,
      ADR2 => XLXI_31_XLXI_25_Last_Period(12),
      ADR3 => XLXI_31_XLXN_232_13_0,
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_lut(6)
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"8421",
      LOC => "SLICE_X26Y17"
    )
    port map (
      ADR0 => XLXI_31_XLXN_232_16_0,
      ADR1 => XLXI_31_XLXI_25_Last_Period(17),
      ADR2 => XLXI_31_XLXI_25_Last_Period(16),
      ADR3 => XLXI_31_XLXN_232(17),
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_lut(8)
    );
  XLXI_31_XLXI_25_Next_8b_Sample_and0001_wg_lut_0_Q : X_LUT4
    generic map(
      INIT => X"0101",
      LOC => "SLICE_X25Y14"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Last_Period(3),
      ADR1 => XLXI_31_XLXI_25_Last_Period(5),
      ADR2 => XLXI_31_XLXI_25_Last_Period(7),
      ADR3 => VCC,
      O => XLXI_31_XLXI_25_Next_8b_Sample_and0001_wg_lut(0)
    );
  XLXI_31_XLXI_25_Next_8b_Sample_and0001_wg_lut_2_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X25Y15"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Last_Period(4),
      ADR1 => XLXI_31_XLXI_25_Last_Period(9),
      ADR2 => XLXI_31_XLXI_25_Last_Period(13),
      ADR3 => XLXI_31_XLXI_25_Last_Period(11),
      O => XLXI_31_XLXI_25_Next_8b_Sample_and0001_wg_lut(2)
    );
  XLXI_27_XLXI_86_XLXI_1_RET_mux0001_10_11_wg_lut_0_Q : X_LUT4
    generic map(
      INIT => X"000F",
      LOC => "SLICE_X37Y71"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_86_XLXI_1_State(15),
      ADR3 => XLXI_27_XLXI_86_XLXI_1_State(14),
      O => XLXI_27_XLXI_86_XLXI_1_RET_mux0001_10_11_wg_lut_0_Q_24231
    );
  XLXI_27_XLXI_86_XLXI_1_RET_mux0001_10_11_wg_lut_2_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X37Y72"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_State(2),
      ADR1 => XLXI_27_XLXI_86_XLXI_1_State(20),
      ADR2 => XLXI_27_XLXI_86_XLXI_1_State(11),
      ADR3 => XLXI_27_XLXI_86_XLXI_1_State(4),
      O => XLXI_27_XLXI_86_XLXI_1_RET_mux0001_10_11_wg_lut_2_Q_24265
    );
  XLXI_27_XLXI_86_XLXI_1_RET_mux0001_10_11_wg_lut_4_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X37Y73"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_State(17),
      ADR1 => XLXI_27_XLXI_86_XLXI_1_State(12),
      ADR2 => XLXI_27_XLXI_86_XLXI_1_State(0),
      ADR3 => XLXI_27_XLXI_86_XLXI_1_State(8),
      O => XLXI_27_XLXI_86_XLXI_1_RET_mux0001_10_11_wg_lut_4_Q_24289
    );
  XLXI_31_XLXI_28_Current_Oct_Num_1 : X_SFF
    generic map(
      LOC => "SLICE_X27Y45",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_0_DYMUX_24326,
      CE => XLXI_31_XLXI_28_Current_Oct_Num_0_CEINV_24309,
      CLK => XLXI_31_XLXI_28_Current_Oct_Num_0_CLKINV_24310,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_31_XLXI_28_Current_Oct_Num_0_SRINV_24311,
      O => XLXI_31_XLXI_28_Current_Oct_Num(1)
    );
  XLXI_31_XLXI_28_Current_Oct_Num_9 : X_SFF
    generic map(
      LOC => "SLICE_X27Y49",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_8_DYMUX_24556,
      CE => XLXI_31_XLXI_28_Current_Oct_Num_8_CEINV_24534,
      CLK => XLXI_31_XLXI_28_Current_Oct_Num_8_CLKINV_24535,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_31_XLXI_28_Current_Oct_Num_8_SRINV_24536,
      O => XLXI_31_XLXI_28_Current_Oct_Num(9)
    );
  XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut_8_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X27Y49"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_XLXI_28_Current_Oct_Num(8),
      ADR2 => VCC,
      ADR3 => XLXI_31_XLXI_28_Current_Oct_Num_not0003_inv_0,
      O => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(8)
    );
  XLXI_31_XLXI_28_Current_Oct_Num_8 : X_SFF
    generic map(
      LOC => "SLICE_X27Y49",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_8_DXMUX_24574,
      CE => XLXI_31_XLXI_28_Current_Oct_Num_8_CEINV_24534,
      CLK => XLXI_31_XLXI_28_Current_Oct_Num_8_CLKINV_24535,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_31_XLXI_28_Current_Oct_Num_8_SRINV_24536,
      O => XLXI_31_XLXI_28_Current_Oct_Num(8)
    );
  XLXI_31_XLXI_28_Current_Oct_Num_11 : X_SFF
    generic map(
      LOC => "SLICE_X27Y50",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_10_DYMUX_24613,
      CE => XLXI_31_XLXI_28_Current_Oct_Num_10_CEINV_24591,
      CLK => XLXI_31_XLXI_28_Current_Oct_Num_10_CLKINV_24592,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_31_XLXI_28_Current_Oct_Num_10_SRINV_24593,
      O => XLXI_31_XLXI_28_Current_Oct_Num(11)
    );
  XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut_10_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X27Y50"
    )
    port map (
      ADR0 => XLXI_31_XLXI_28_Current_Oct_Num_not0003_inv_0,
      ADR1 => XLXI_31_XLXI_28_Current_Oct_Num(10),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(10)
    );
  XLXI_31_XLXI_28_Current_Oct_Num_10 : X_SFF
    generic map(
      LOC => "SLICE_X27Y50",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_10_DXMUX_24631,
      CE => XLXI_31_XLXI_28_Current_Oct_Num_10_CEINV_24591,
      CLK => XLXI_31_XLXI_28_Current_Oct_Num_10_CLKINV_24592,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_31_XLXI_28_Current_Oct_Num_10_SRINV_24593,
      O => XLXI_31_XLXI_28_Current_Oct_Num(10)
    );
  XLXI_31_XLXI_28_Current_Oct_Num_13 : X_SFF
    generic map(
      LOC => "SLICE_X27Y51",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_12_DYMUX_24670,
      CE => XLXI_31_XLXI_28_Current_Oct_Num_12_CEINV_24648,
      CLK => XLXI_31_XLXI_28_Current_Oct_Num_12_CLKINV_24649,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_31_XLXI_28_Current_Oct_Num_12_SRINV_24650,
      O => XLXI_31_XLXI_28_Current_Oct_Num(13)
    );
  XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut_12_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X27Y51"
    )
    port map (
      ADR0 => XLXI_31_XLXI_28_Current_Oct_Num(12),
      ADR1 => XLXI_31_XLXI_28_Current_Oct_Num_not0003_inv_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(12)
    );
  XLXI_31_XLXI_28_Current_Oct_Num_12 : X_SFF
    generic map(
      LOC => "SLICE_X27Y51",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_12_DXMUX_24688,
      CE => XLXI_31_XLXI_28_Current_Oct_Num_12_CEINV_24648,
      CLK => XLXI_31_XLXI_28_Current_Oct_Num_12_CLKINV_24649,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_31_XLXI_28_Current_Oct_Num_12_SRINV_24650,
      O => XLXI_31_XLXI_28_Current_Oct_Num(12)
    );
  XLXI_31_XLXI_28_Current_Oct_Num_15 : X_SFF
    generic map(
      LOC => "SLICE_X27Y52",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_14_DYMUX_24727,
      CE => XLXI_31_XLXI_28_Current_Oct_Num_14_CEINV_24705,
      CLK => XLXI_31_XLXI_28_Current_Oct_Num_14_CLKINV_24706,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_31_XLXI_28_Current_Oct_Num_14_SRINV_24707,
      O => XLXI_31_XLXI_28_Current_Oct_Num(15)
    );
  XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut_14_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X27Y52"
    )
    port map (
      ADR0 => XLXI_31_XLXI_28_Current_Oct_Num(14),
      ADR1 => VCC,
      ADR2 => XLXI_31_XLXI_28_Current_Oct_Num_not0003_inv_0,
      ADR3 => VCC,
      O => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(14)
    );
  XLXI_31_XLXI_28_Current_Oct_Num_14 : X_SFF
    generic map(
      LOC => "SLICE_X27Y52",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_14_DXMUX_24745,
      CE => XLXI_31_XLXI_28_Current_Oct_Num_14_CEINV_24705,
      CLK => XLXI_31_XLXI_28_Current_Oct_Num_14_CLKINV_24706,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_31_XLXI_28_Current_Oct_Num_14_SRINV_24707,
      O => XLXI_31_XLXI_28_Current_Oct_Num(14)
    );
  XLXI_31_XLXI_28_Current_Oct_Num_17 : X_SFF
    generic map(
      LOC => "SLICE_X27Y53",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_16_DYMUX_24784,
      CE => XLXI_31_XLXI_28_Current_Oct_Num_16_CEINV_24762,
      CLK => XLXI_31_XLXI_28_Current_Oct_Num_16_CLKINV_24763,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_31_XLXI_28_Current_Oct_Num_16_SRINV_24764,
      O => XLXI_31_XLXI_28_Current_Oct_Num(17)
    );
  XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut_16_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X27Y53"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_XLXI_28_Current_Oct_Num(16),
      ADR2 => XLXI_31_XLXI_28_Current_Oct_Num_not0003_inv_0,
      ADR3 => VCC,
      O => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(16)
    );
  XLXI_31_XLXI_28_Current_Oct_Num_16 : X_SFF
    generic map(
      LOC => "SLICE_X27Y53",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_16_DXMUX_24802,
      CE => XLXI_31_XLXI_28_Current_Oct_Num_16_CEINV_24762,
      CLK => XLXI_31_XLXI_28_Current_Oct_Num_16_CLKINV_24763,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_31_XLXI_28_Current_Oct_Num_16_SRINV_24764,
      O => XLXI_31_XLXI_28_Current_Oct_Num(16)
    );
  XLXI_31_XLXI_28_Current_Oct_Num_19 : X_SFF
    generic map(
      LOC => "SLICE_X27Y54",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_18_DYMUX_24841,
      CE => XLXI_31_XLXI_28_Current_Oct_Num_18_CEINV_24819,
      CLK => XLXI_31_XLXI_28_Current_Oct_Num_18_CLKINV_24820,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_31_XLXI_28_Current_Oct_Num_18_SRINV_24821,
      O => XLXI_31_XLXI_28_Current_Oct_Num(19)
    );
  XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut_18_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X27Y54"
    )
    port map (
      ADR0 => XLXI_31_XLXI_28_Current_Oct_Num(18),
      ADR1 => XLXI_31_XLXI_28_Current_Oct_Num_not0003_inv_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(18)
    );
  XLXI_31_XLXI_28_Current_Oct_Num_18 : X_SFF
    generic map(
      LOC => "SLICE_X27Y54",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_18_DXMUX_24859,
      CE => XLXI_31_XLXI_28_Current_Oct_Num_18_CEINV_24819,
      CLK => XLXI_31_XLXI_28_Current_Oct_Num_18_CLKINV_24820,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_31_XLXI_28_Current_Oct_Num_18_SRINV_24821,
      O => XLXI_31_XLXI_28_Current_Oct_Num(18)
    );
  XLXI_31_XLXI_28_Current_Oct_Num_21 : X_SFF
    generic map(
      LOC => "SLICE_X27Y55",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_20_DYMUX_24898,
      CE => XLXI_31_XLXI_28_Current_Oct_Num_20_CEINV_24876,
      CLK => XLXI_31_XLXI_28_Current_Oct_Num_20_CLKINV_24877,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_31_XLXI_28_Current_Oct_Num_20_SRINV_24878,
      O => XLXI_31_XLXI_28_Current_Oct_Num(21)
    );
  XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut_20_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X27Y55"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_XLXI_28_Current_Oct_Num(20),
      ADR2 => VCC,
      ADR3 => XLXI_31_XLXI_28_Current_Oct_Num_not0003_inv_0,
      O => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(20)
    );
  XLXI_31_XLXI_28_Current_Oct_Num_20 : X_SFF
    generic map(
      LOC => "SLICE_X27Y55",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_20_DXMUX_24916,
      CE => XLXI_31_XLXI_28_Current_Oct_Num_20_CEINV_24876,
      CLK => XLXI_31_XLXI_28_Current_Oct_Num_20_CLKINV_24877,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_31_XLXI_28_Current_Oct_Num_20_SRINV_24878,
      O => XLXI_31_XLXI_28_Current_Oct_Num(20)
    );
  XLXI_31_XLXI_28_Current_Oct_Num_23 : X_SFF
    generic map(
      LOC => "SLICE_X27Y56",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_22_DYMUX_24955,
      CE => XLXI_31_XLXI_28_Current_Oct_Num_22_CEINV_24933,
      CLK => XLXI_31_XLXI_28_Current_Oct_Num_22_CLKINV_24934,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_31_XLXI_28_Current_Oct_Num_22_SRINV_24935,
      O => XLXI_31_XLXI_28_Current_Oct_Num(23)
    );
  XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut_22_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X27Y56"
    )
    port map (
      ADR0 => XLXI_31_XLXI_28_Current_Oct_Num(22),
      ADR1 => XLXI_31_XLXI_28_Current_Oct_Num_not0003_inv_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(22)
    );
  XLXI_31_XLXI_28_Current_Oct_Num_22 : X_SFF
    generic map(
      LOC => "SLICE_X27Y56",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_22_DXMUX_24973,
      CE => XLXI_31_XLXI_28_Current_Oct_Num_22_CEINV_24933,
      CLK => XLXI_31_XLXI_28_Current_Oct_Num_22_CLKINV_24934,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_31_XLXI_28_Current_Oct_Num_22_SRINV_24935,
      O => XLXI_31_XLXI_28_Current_Oct_Num(22)
    );
  XLXI_31_XLXI_28_Current_Oct_Num_25 : X_SFF
    generic map(
      LOC => "SLICE_X27Y57",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_24_DYMUX_25012,
      CE => XLXI_31_XLXI_28_Current_Oct_Num_24_CEINV_24990,
      CLK => XLXI_31_XLXI_28_Current_Oct_Num_24_CLKINV_24991,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_31_XLXI_28_Current_Oct_Num_24_SRINV_24992,
      O => XLXI_31_XLXI_28_Current_Oct_Num(25)
    );
  XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut_24_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X27Y57"
    )
    port map (
      ADR0 => XLXI_31_XLXI_28_Current_Oct_Num_not0003_inv_0,
      ADR1 => XLXI_31_XLXI_28_Current_Oct_Num(24),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(24)
    );
  XLXI_31_XLXI_28_Current_Oct_Num_24 : X_SFF
    generic map(
      LOC => "SLICE_X27Y57",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_24_DXMUX_25030,
      CE => XLXI_31_XLXI_28_Current_Oct_Num_24_CEINV_24990,
      CLK => XLXI_31_XLXI_28_Current_Oct_Num_24_CLKINV_24991,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_31_XLXI_28_Current_Oct_Num_24_SRINV_24992,
      O => XLXI_31_XLXI_28_Current_Oct_Num(24)
    );
  XLXI_31_XLXI_28_Current_Oct_Num_27 : X_SFF
    generic map(
      LOC => "SLICE_X27Y58",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_26_DYMUX_25069,
      CE => XLXI_31_XLXI_28_Current_Oct_Num_26_CEINV_25047,
      CLK => XLXI_31_XLXI_28_Current_Oct_Num_26_CLKINV_25048,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_31_XLXI_28_Current_Oct_Num_26_SRINV_25049,
      O => XLXI_31_XLXI_28_Current_Oct_Num(27)
    );
  XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut_26_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X27Y58"
    )
    port map (
      ADR0 => XLXI_31_XLXI_28_Current_Oct_Num_not0003_inv_0,
      ADR1 => XLXI_31_XLXI_28_Current_Oct_Num(26),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(26)
    );
  XLXI_31_XLXI_28_Current_Oct_Num_26 : X_SFF
    generic map(
      LOC => "SLICE_X27Y58",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_26_DXMUX_25087,
      CE => XLXI_31_XLXI_28_Current_Oct_Num_26_CEINV_25047,
      CLK => XLXI_31_XLXI_28_Current_Oct_Num_26_CLKINV_25048,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_31_XLXI_28_Current_Oct_Num_26_SRINV_25049,
      O => XLXI_31_XLXI_28_Current_Oct_Num(26)
    );
  XLXI_31_XLXI_28_Current_Oct_Num_29 : X_SFF
    generic map(
      LOC => "SLICE_X27Y59",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_28_DYMUX_25126,
      CE => XLXI_31_XLXI_28_Current_Oct_Num_28_CEINV_25104,
      CLK => XLXI_31_XLXI_28_Current_Oct_Num_28_CLKINV_25105,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_31_XLXI_28_Current_Oct_Num_28_SRINV_25106,
      O => XLXI_31_XLXI_28_Current_Oct_Num(29)
    );
  XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut_28_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X27Y59"
    )
    port map (
      ADR0 => XLXI_31_XLXI_28_Current_Oct_Num(28),
      ADR1 => XLXI_31_XLXI_28_Current_Oct_Num_not0003_inv_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(28)
    );
  XLXI_31_XLXI_28_Current_Oct_Num_28 : X_SFF
    generic map(
      LOC => "SLICE_X27Y59",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_28_DXMUX_25144,
      CE => XLXI_31_XLXI_28_Current_Oct_Num_28_CEINV_25104,
      CLK => XLXI_31_XLXI_28_Current_Oct_Num_28_CLKINV_25105,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_31_XLXI_28_Current_Oct_Num_28_SRINV_25106,
      O => XLXI_31_XLXI_28_Current_Oct_Num(28)
    );
  XLXI_31_XLXI_28_Current_Oct_Num_31 : X_SFF
    generic map(
      LOC => "SLICE_X27Y60",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_30_DYMUX_25174,
      CE => XLXI_31_XLXI_28_Current_Oct_Num_30_CEINV_25160,
      CLK => XLXI_31_XLXI_28_Current_Oct_Num_30_CLKINV_25161,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_31_XLXI_28_Current_Oct_Num_30_SRINV_25162,
      O => XLXI_31_XLXI_28_Current_Oct_Num(31)
    );
  XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut_30_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X27Y60"
    )
    port map (
      ADR0 => XLXI_31_XLXI_28_Current_Oct_Num(30),
      ADR1 => XLXI_31_XLXI_28_Current_Oct_Num_not0003_inv_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_XLXI_28_Mcount_Current_Oct_Num_lut(30)
    );
  XLXI_31_XLXI_28_Current_Oct_Num_30 : X_SFF
    generic map(
      LOC => "SLICE_X27Y60",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num_30_DXMUX_25193,
      CE => XLXI_31_XLXI_28_Current_Oct_Num_30_CEINV_25160,
      CLK => XLXI_31_XLXI_28_Current_Oct_Num_30_CLKINV_25161,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_31_XLXI_28_Current_Oct_Num_30_SRINV_25162,
      O => XLXI_31_XLXI_28_Current_Oct_Num(30)
    );
  XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_wg_lut_0_Q : X_LUT4
    generic map(
      INIT => X"1105",
      LOC => "SLICE_X23Y15"
    )
    port map (
      ADR0 => XLXI_31_XLXN_232_4_0,
      ADR1 => N82,
      ADR2 => XLXI_31_XLXI_22_Mmux_Period_15_5_f6,
      ADR3 => XLXI_31_XLXN_371(3),
      O => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_wg_lut(0)
    );
  XLXI_31_FileReader_Mmult_mult00000_Madd_lut_21_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X2Y56"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_FileReader_Mmult_mult00001_P_to_Adder_B_4,
      ADR2 => XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_21,
      ADR3 => VCC,
      O => XLXI_31_FileReader_Mmult_mult00000_Madd_lut(21)
    );
  XLXI_31_FileReader_Mmult_mult00000_Madd_lut_23_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X2Y57"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_FileReader_Mmult_mult00001_P_to_Adder_B_6,
      ADR2 => VCC,
      ADR3 => XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_23,
      O => XLXI_31_FileReader_Mmult_mult00000_Madd_lut(23)
    );
  XLXI_27_XLXI_90_RET_mux0000_11_11_wg_lut_0_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X39Y53"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_90_State(11),
      O => XLXI_27_XLXI_90_RET_mux0000_11_11_wg_lut_0_Q
    );
  XLXI_27_XLXI_90_RET_mux0000_11_11_wg_lut_2_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X39Y54"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_State(19),
      ADR1 => XLXI_27_XLXI_90_State(21),
      ADR2 => XLXI_27_XLXI_90_State(14),
      ADR3 => XLXI_27_XLXI_90_State(1),
      O => XLXI_27_XLXI_90_RET_mux0000_11_11_wg_lut_2_Q_25911
    );
  XLXI_27_XLXI_90_RET_mux0000_11_11_wg_lut_4_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X39Y55"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_State(27),
      ADR1 => XLXI_27_XLXI_90_State(28),
      ADR2 => XLXI_27_XLXI_90_State(29),
      ADR3 => XLXI_27_XLXI_90_State(2),
      O => XLXI_27_XLXI_90_RET_mux0000_11_11_wg_lut_4_Q_25941
    );
  XLXI_31_FileReader_Playing_Stop_not0001_wg_lut_0_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X1Y33"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_31_FileReader_Playing_Time_Counter(9),
      O => XLXI_31_FileReader_Playing_Stop_not0001_wg_lut(0)
    );
  XLXI_31_FileReader_Playing_Stop_not0001_wg_lut_2_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X1Y34"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Playing_Time_Counter(7),
      ADR1 => XLXI_31_FileReader_Playing_Time_Counter(13),
      ADR2 => XLXI_31_FileReader_Playing_Time_Counter(15),
      ADR3 => XLXI_31_FileReader_Playing_Time_Counter(14),
      O => XLXI_31_FileReader_Playing_Stop_not0001_wg_lut(2)
    );
  XLXI_31_FileReader_Playing_Stop_not0001_wg_lut_4_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X1Y35"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Playing_Time_Counter(5),
      ADR1 => XLXI_31_FileReader_Playing_Time_Counter(19),
      ADR2 => XLXI_31_FileReader_Playing_Time_Counter(20),
      ADR3 => XLXI_31_FileReader_Playing_Time_Counter(21),
      O => XLXI_31_FileReader_Playing_Stop_not0001_wg_lut(4)
    );
  XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_lut_21_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X2Y64"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P_to_Adder_B_4,
      ADR1 => VCC,
      ADR2 => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_21,
      ADR3 => VCC,
      O => XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_lut(21)
    );
  XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_lut_23_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X2Y65"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P_to_Adder_B_6,
      ADR2 => VCC,
      ADR3 => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_23,
      O => XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_lut(23)
    );
  XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_lut_25_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X2Y66"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P_to_Adder_B_8,
      ADR2 => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_25,
      ADR3 => VCC,
      O => XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_lut(25)
    );
  XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_wg_lut_2_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X23Y16"
    )
    port map (
      ADR0 => XLXI_31_XLXN_232(17),
      ADR1 => XLXI_31_XLXN_232(9),
      ADR2 => XLXI_31_XLXN_232(2),
      ADR3 => XLXI_31_XLXN_232_10_0,
      O => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_wg_lut(2)
    );
  XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_wg_lut_4_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X23Y17"
    )
    port map (
      ADR0 => XLXI_31_XLXN_232(18),
      ADR1 => XLXI_31_XLXN_232_6_0,
      ADR2 => XLXI_31_XLXN_232(1),
      ADR3 => XLXI_31_XLXN_232_0_0,
      O => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002_wg_lut(4)
    );
  XLXI_31_FileReader_Mmult_mult00000_Madd_lut_17_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X2Y54"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_17,
      ADR1 => XLXI_31_FileReader_Mmult_mult00001_P_to_Adder_B_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_FileReader_Mmult_mult00000_Madd_lut(17)
    );
  XLXI_31_FileReader_Mmult_mult00000_Madd_lut_19_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X2Y55"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Mmult_mult00001_P_to_Adder_B_2,
      ADR1 => XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_19,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_FileReader_Mmult_mult00000_Madd_lut(19)
    );
  XLXI_31_FileReader_Mmult_mult00000_Madd_lut_25_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X2Y58"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Mmult_mult00001_P_to_Adder_B_8,
      ADR1 => VCC,
      ADR2 => XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_25,
      ADR3 => VCC,
      O => XLXI_31_FileReader_Mmult_mult00000_Madd_lut(25)
    );
  XLXI_31_FileReader_Mmult_mult00000_Madd_lut_27_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X2Y59"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Mmult_mult00001_P_to_Adder_B_10,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_27,
      O => XLXI_31_FileReader_Mmult_mult00000_Madd_lut(27)
    );
  XLXI_31_FileReader_Mmult_mult00000_Madd_lut_29_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X2Y60"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Mmult_mult00001_P_to_Adder_B_12,
      ADR1 => XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_29,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_FileReader_Mmult_mult00000_Madd_lut(29)
    );
  XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_lut_17_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X2Y62"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P_to_Adder_B_0,
      ADR1 => VCC,
      ADR2 => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_17,
      ADR3 => VCC,
      O => XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_lut(17)
    );
  XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_lut_19_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X2Y63"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P_to_Adder_B_2,
      ADR1 => VCC,
      ADR2 => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_19,
      ADR3 => VCC,
      O => XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_lut(19)
    );
  XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_lut_27_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X2Y67"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P_to_Adder_B_10,
      ADR2 => VCC,
      ADR3 => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_27,
      O => XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_lut(27)
    );
  XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_lut_29_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X2Y68"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Mmult_Playing_Time_mult00011_P_to_Adder_B_12,
      ADR1 => VCC,
      ADR2 => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_29,
      ADR3 => VCC,
      O => XLXI_31_FileReader_Mmult_Playing_Time_mult00010_Madd_lut(29)
    );
  XLXI_31_FileReader_Playing_Stop_not0001_wg_lut_6_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X1Y36"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Playing_Time_Counter(26),
      ADR1 => XLXI_31_FileReader_Playing_Time_Counter(2),
      ADR2 => XLXI_31_FileReader_Playing_Time_Counter(25),
      ADR3 => XLXI_31_FileReader_Playing_Time_Counter(27),
      O => XLXI_31_FileReader_Playing_Stop_not0001_wg_lut(6)
    );
  XLXI_31_FileReader_Playing_Stop_not0001_wg_lut_8_Q : X_LUT4
    generic map(
      INIT => X"0010",
      LOC => "SLICE_X1Y37"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Playing_Time_Counter(0),
      ADR1 => XLXI_31_FileReader_Playing_Time_Counter(3),
      ADR2 => XLXI_31_FileReader_State_FSM_FFd1_12396,
      ADR3 => XLXI_31_FileReader_Playing_Time_Counter(31),
      O => XLXI_31_FileReader_Playing_Stop_not0001_wg_lut(8)
    );
  XLXI_31_XLXI_28_Current_Oct_Num_3_rt : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X28Y52"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_XLXI_28_Current_Oct_Num(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_XLXI_28_Current_Oct_Num_3_rt_26111
    );
  XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X28Y53"
    )
    port map (
      ADR0 => XLXI_31_XLXI_28_Current_Oct_Num(9),
      ADR1 => XLXI_31_XLXI_28_Current_Oct_Num(11),
      ADR2 => XLXI_31_XLXI_28_Current_Oct_Num(10),
      ADR3 => XLXI_31_XLXI_28_Current_Oct_Num(8),
      O => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_lut(2)
    );
  XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X28Y54"
    )
    port map (
      ADR0 => XLXI_31_XLXI_28_Current_Oct_Num(19),
      ADR1 => XLXI_31_XLXI_28_Current_Oct_Num(16),
      ADR2 => XLXI_31_XLXI_28_Current_Oct_Num(18),
      ADR3 => XLXI_31_XLXI_28_Current_Oct_Num(17),
      O => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_lut(4)
    );
  XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X28Y55"
    )
    port map (
      ADR0 => XLXI_31_XLXI_28_Current_Oct_Num(27),
      ADR1 => XLXI_31_XLXI_28_Current_Oct_Num(24),
      ADR2 => XLXI_31_XLXI_28_Current_Oct_Num(25),
      ADR3 => XLXI_31_XLXI_28_Current_Oct_Num(26),
      O => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_ge0000_lut(6)
    );
  XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X29Y52"
    )
    port map (
      ADR0 => XLXI_31_XLXI_28_Current_Oct_Num(0),
      ADR1 => XLXI_31_XLXI_28_Current_Oct_Num(2),
      ADR2 => XLXI_31_XLXI_28_Current_Oct_Num(3),
      ADR3 => XLXI_31_XLXI_28_Current_Oct_Num(1),
      O => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_lut(0)
    );
  XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X29Y53"
    )
    port map (
      ADR0 => XLXI_31_XLXI_28_Current_Oct_Num(8),
      ADR1 => XLXI_31_XLXI_28_Current_Oct_Num(10),
      ADR2 => XLXI_31_XLXI_28_Current_Oct_Num(11),
      ADR3 => XLXI_31_XLXI_28_Current_Oct_Num(9),
      O => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_lut(2)
    );
  XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X29Y54"
    )
    port map (
      ADR0 => XLXI_31_XLXI_28_Current_Oct_Num(17),
      ADR1 => XLXI_31_XLXI_28_Current_Oct_Num(18),
      ADR2 => XLXI_31_XLXI_28_Current_Oct_Num(16),
      ADR3 => XLXI_31_XLXI_28_Current_Oct_Num(19),
      O => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_lut(4)
    );
  XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X29Y55"
    )
    port map (
      ADR0 => XLXI_31_XLXI_28_Current_Oct_Num(26),
      ADR1 => XLXI_31_XLXI_28_Current_Oct_Num(25),
      ADR2 => XLXI_31_XLXI_28_Current_Oct_Num(24),
      ADR3 => XLXI_31_XLXI_28_Current_Oct_Num(27),
      O => XLXI_31_XLXI_28_Mcompar_Current_Oct_Num_cmp_le0000_lut(6)
    );
  XLXI_27_XLXI_90_adrRootDir_2 : X_FF
    generic map(
      LOC => "SLICE_X55Y46",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_adrRootDir_1_DYMUX_26388,
      CE => XLXI_27_XLXI_90_adrRootDir_1_CEINV_26372,
      CLK => XLXI_27_XLXI_90_adrRootDir_1_CLKINV_26373,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_adrRootDir(2)
    );
  XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_lut_27_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X2Y46"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P_to_Adder_B_10,
      ADR2 => VCC,
      ADR3 => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_27,
      O => XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_lut(27)
    );
  XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_lut_29_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X2Y47"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P_to_Adder_B_12,
      ADR2 => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_29,
      ADR3 => VCC,
      O => XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_lut(29)
    );
  XLXI_27_XLXI_89_adrRd_1 : X_SFF
    generic map(
      LOC => "SLICE_X3Y45",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_89_adrRd_0_DYMUX_27244,
      CE => XLXI_27_XLXI_89_adrRd_0_CEINV_27226,
      CLK => XLXI_27_XLXI_89_adrRd_0_CLKINV_27227,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_89_adrRd_0_SRINV_27228,
      O => XLXI_27_XLXI_89_adrRd(1)
    );
  XLXI_27_XLXI_89_Mcount_adrRd_lut_0_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X3Y45"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_89_adrRd(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_27_XLXI_89_Mcount_adrRd_lut(0)
    );
  XLXI_27_XLXI_90_Madd_adrRootDir_add0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X55Y46"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_WORD(0),
      ADR1 => XLXI_27_XLXI_90_adrFAT(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_lut(0)
    );
  XLXI_27_XLXI_90_adrRootDir_1 : X_FF
    generic map(
      LOC => "SLICE_X55Y46",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_adrRootDir_1_DXMUX_26407,
      CE => XLXI_27_XLXI_90_adrRootDir_1_CEINV_26372,
      CLK => XLXI_27_XLXI_90_adrRootDir_1_CLKINV_26373,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_adrRootDir(1)
    );
  XLXI_27_XLXI_90_adrRootDir_4 : X_FF
    generic map(
      LOC => "SLICE_X55Y47",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_adrRootDir_3_DYMUX_26443,
      CE => XLXI_27_XLXI_90_adrRootDir_3_CEINV_26422,
      CLK => XLXI_27_XLXI_90_adrRootDir_3_CLKINV_26423,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_adrRootDir(4)
    );
  XLXI_27_XLXI_90_Madd_adrRootDir_add0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X55Y47"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrFAT(3),
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_90_WORD(2),
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_lut(2)
    );
  XLXI_27_XLXI_90_adrRootDir_3 : X_FF
    generic map(
      LOC => "SLICE_X55Y47",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_adrRootDir_3_DXMUX_26460,
      CE => XLXI_27_XLXI_90_adrRootDir_3_CEINV_26422,
      CLK => XLXI_27_XLXI_90_adrRootDir_3_CLKINV_26423,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_adrRootDir(3)
    );
  XLXI_27_XLXI_90_adrRootDir_6 : X_FF
    generic map(
      LOC => "SLICE_X55Y48",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_adrRootDir_5_DYMUX_26496,
      CE => XLXI_27_XLXI_90_adrRootDir_5_CEINV_26475,
      CLK => XLXI_27_XLXI_90_adrRootDir_5_CLKINV_26476,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_adrRootDir(6)
    );
  XLXI_27_XLXI_90_Madd_adrRootDir_add0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X55Y48"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrFAT(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_90_WORD(4),
      O => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_lut(4)
    );
  XLXI_27_XLXI_90_adrRootDir_5 : X_FF
    generic map(
      LOC => "SLICE_X55Y48",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_adrRootDir_5_DXMUX_26513,
      CE => XLXI_27_XLXI_90_adrRootDir_5_CEINV_26475,
      CLK => XLXI_27_XLXI_90_adrRootDir_5_CLKINV_26476,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_adrRootDir(5)
    );
  XLXI_27_XLXI_90_adrRootDir_8 : X_FF
    generic map(
      LOC => "SLICE_X55Y49",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_adrRootDir_7_DYMUX_26549,
      CE => XLXI_27_XLXI_90_adrRootDir_7_CEINV_26528,
      CLK => XLXI_27_XLXI_90_adrRootDir_7_CLKINV_26529,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_adrRootDir(8)
    );
  XLXI_27_XLXI_90_Madd_adrRootDir_add0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X55Y49"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrFAT(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_90_WORD(6),
      O => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_lut(6)
    );
  XLXI_27_XLXI_90_adrRootDir_7 : X_FF
    generic map(
      LOC => "SLICE_X55Y49",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_adrRootDir_7_DXMUX_26566,
      CE => XLXI_27_XLXI_90_adrRootDir_7_CEINV_26528,
      CLK => XLXI_27_XLXI_90_adrRootDir_7_CLKINV_26529,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_adrRootDir(7)
    );
  XLXI_27_XLXI_90_adrRootDir_10 : X_FF
    generic map(
      LOC => "SLICE_X55Y50",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_adrRootDir_9_DYMUX_26602,
      CE => XLXI_27_XLXI_90_adrRootDir_9_CEINV_26581,
      CLK => XLXI_27_XLXI_90_adrRootDir_9_CLKINV_26582,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_adrRootDir(10)
    );
  XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_lut_23_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X2Y44"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P_to_Adder_B_6,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_23,
      O => XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_lut(23)
    );
  XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_lut_25_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X2Y45"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P_to_Adder_B_8,
      ADR1 => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_25,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_lut(25)
    );
  XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_lut_17_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X2Y41"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_17,
      ADR1 => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P_to_Adder_B_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_lut(17)
    );
  XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_lut_19_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X2Y42"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P_to_Adder_B_2,
      ADR1 => VCC,
      ADR2 => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_19,
      ADR3 => VCC,
      O => XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_lut(19)
    );
  XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_lut_21_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X2Y43"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_21,
      ADR1 => XLXI_31_FileReader_Mmult_Playing_Time_mult00001_P_to_Adder_B_4,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_FileReader_Mmult_Playing_Time_mult00000_Madd_lut(21)
    );
  XLXI_27_XLXI_90_Madd_adrRootDir_add0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X55Y50"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_WORD(8),
      ADR1 => XLXI_27_XLXI_90_adrFAT(9),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_lut(8)
    );
  XLXI_27_XLXI_90_adrRootDir_9 : X_FF
    generic map(
      LOC => "SLICE_X55Y50",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_adrRootDir_9_DXMUX_26619,
      CE => XLXI_27_XLXI_90_adrRootDir_9_CEINV_26581,
      CLK => XLXI_27_XLXI_90_adrRootDir_9_CLKINV_26582,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_adrRootDir(9)
    );
  XLXI_27_XLXI_90_adrRootDir_12 : X_FF
    generic map(
      LOC => "SLICE_X55Y51",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_adrRootDir_11_DYMUX_26655,
      CE => XLXI_27_XLXI_90_adrRootDir_11_CEINV_26634,
      CLK => XLXI_27_XLXI_90_adrRootDir_11_CLKINV_26635,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_adrRootDir(12)
    );
  XLXI_27_XLXI_90_Madd_adrRootDir_add0000_lut_10_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X55Y51"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrFAT(11),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_90_WORD(10),
      O => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_lut(10)
    );
  XLXI_27_XLXI_90_adrRootDir_11 : X_FF
    generic map(
      LOC => "SLICE_X55Y51",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_adrRootDir_11_DXMUX_26672,
      CE => XLXI_27_XLXI_90_adrRootDir_11_CEINV_26634,
      CLK => XLXI_27_XLXI_90_adrRootDir_11_CLKINV_26635,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_adrRootDir(11)
    );
  XLXI_27_XLXI_90_adrRootDir_14 : X_FF
    generic map(
      LOC => "SLICE_X55Y52",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_adrRootDir_13_DYMUX_26708,
      CE => XLXI_27_XLXI_90_adrRootDir_13_CEINV_26687,
      CLK => XLXI_27_XLXI_90_adrRootDir_13_CLKINV_26688,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_adrRootDir(14)
    );
  XLXI_27_XLXI_90_Madd_adrRootDir_add0000_lut_12_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X55Y52"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrFAT(13),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_90_WORD(12),
      O => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_lut(12)
    );
  XLXI_27_XLXI_90_adrRootDir_13 : X_FF
    generic map(
      LOC => "SLICE_X55Y52",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_adrRootDir_13_DXMUX_26725,
      CE => XLXI_27_XLXI_90_adrRootDir_13_CEINV_26687,
      CLK => XLXI_27_XLXI_90_adrRootDir_13_CLKINV_26688,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_adrRootDir(13)
    );
  XLXI_27_XLXI_90_adrRootDir_16 : X_FF
    generic map(
      LOC => "SLICE_X55Y53",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_adrRootDir_15_DYMUX_26761,
      CE => XLXI_27_XLXI_90_adrRootDir_15_CEINV_26740,
      CLK => XLXI_27_XLXI_90_adrRootDir_15_CLKINV_26741,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_adrRootDir(16)
    );
  XLXI_27_XLXI_90_Madd_adrRootDir_add0000_lut_14_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X55Y53"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_90_adrFAT(15),
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_90_WORD(14),
      O => XLXI_27_XLXI_90_Madd_adrRootDir_add0000_lut(14)
    );
  XLXI_27_XLXI_90_adrRootDir_15 : X_FF
    generic map(
      LOC => "SLICE_X55Y53",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_adrRootDir_15_DXMUX_26778,
      CE => XLXI_27_XLXI_90_adrRootDir_15_CEINV_26740,
      CLK => XLXI_27_XLXI_90_adrRootDir_15_CLKINV_26741,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_adrRootDir(15)
    );
  XLXI_27_XLXI_90_adrRootDir_18 : X_FF
    generic map(
      LOC => "SLICE_X55Y54",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_adrRootDir_17_DYMUX_26813,
      CE => XLXI_27_XLXI_90_adrRootDir_17_CEINV_26791,
      CLK => XLXI_27_XLXI_90_adrRootDir_17_CLKINV_26792,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_adrRootDir(18)
    );
  XLXI_27_XLXI_90_adrRootDir_17 : X_FF
    generic map(
      LOC => "SLICE_X55Y54",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_adrRootDir_17_DXMUX_26830,
      CE => XLXI_27_XLXI_90_adrRootDir_17_CEINV_26791,
      CLK => XLXI_27_XLXI_90_adrRootDir_17_CLKINV_26792,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_adrRootDir(17)
    );
  XLXI_27_XLXI_90_adrRootDir_20 : X_FF
    generic map(
      LOC => "SLICE_X55Y55",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_adrRootDir_19_DYMUX_26865,
      CE => XLXI_27_XLXI_90_adrRootDir_19_CEINV_26843,
      CLK => XLXI_27_XLXI_90_adrRootDir_19_CLKINV_26844,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_adrRootDir(20)
    );
  XLXI_27_XLXI_90_adrRootDir_19 : X_FF
    generic map(
      LOC => "SLICE_X55Y55",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_adrRootDir_19_DXMUX_26882,
      CE => XLXI_27_XLXI_90_adrRootDir_19_CEINV_26843,
      CLK => XLXI_27_XLXI_90_adrRootDir_19_CLKINV_26844,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_adrRootDir(19)
    );
  XLXI_27_XLXI_90_adrRootDir_21 : X_FF
    generic map(
      LOC => "SLICE_X55Y56",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_adrRootDir_21_DXMUX_26927,
      CE => XLXI_27_XLXI_90_adrRootDir_21_CEINV_26894,
      CLK => XLXI_27_XLXI_90_adrRootDir_21_CLKINV_26895,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_adrRootDir(21)
    );
  XLXI_27_XLXI_89_adrRd_10_rt : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X3Y50"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_89_adrRd(10),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_27_XLXI_89_adrRd_10_rt_27511
    );
  XLXI_27_XLXI_89_adrRd_10 : X_SFF
    generic map(
      LOC => "SLICE_X3Y50",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_89_adrRd_10_DXMUX_27516,
      CE => XLXI_27_XLXI_89_adrRd_10_CEINV_27501,
      CLK => XLXI_27_XLXI_89_adrRd_10_CLKINV_27502,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_89_adrRd_10_SRINV_27503,
      O => XLXI_27_XLXI_89_adrRd(10)
    );
  XLXI_31_XLXI_22_Mmux_Period_0_7 : X_LUT4
    generic map(
      INIT => X"CCAA",
      LOC => "SLICE_X23Y12"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Mrom_rom00006_0,
      ADR1 => XLXI_31_XLXI_22_Mrom_rom00005,
      ADR2 => VCC,
      ADR3 => XLXI_31_XLXN_371_0_0,
      O => XLXI_31_XLXI_22_Mmux_Period_0_7_27550
    );
  XLXI_31_XLXI_22_Mmux_Period_0_81 : X_LUT4
    generic map(
      INIT => X"F0CC",
      LOC => "SLICE_X23Y13"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_XLXI_22_Mrom_rom000010_0,
      ADR2 => XLXI_31_XLXI_22_Mrom_rom00009_0,
      ADR3 => XLXI_31_XLXN_371_0_0,
      O => XLXI_31_XLXI_22_Mmux_Period_0_81_27574
    );
  XLXI_31_XLXI_22_Mmux_Period_1_7 : X_LUT4
    generic map(
      INIT => X"7430",
      LOC => "SLICE_X19Y22"
    )
    port map (
      ADR0 => N174_0,
      ADR1 => XLXI_31_XLXN_371_0_0,
      ADR2 => XLXI_31_XLXI_22_Period_10_mux0008_0,
      ADR3 => XLXI_31_XLXI_22_Period_21_and0000,
      O => XLXI_31_XLXI_22_Mmux_Period_1_7_27605
    );
  XLXI_31_XLXI_22_Mmux_Period_1_81 : X_LUT4
    generic map(
      INIT => X"EE22",
      LOC => "SLICE_X19Y23"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Period_1_mux0004_0,
      ADR1 => XLXI_31_XLXN_371_0_0,
      ADR2 => VCC,
      ADR3 => XLXI_31_XLXI_22_Period_10_mux0005_0,
      O => XLXI_31_XLXI_22_Mmux_Period_1_81_27629
    );
  XLXI_31_XLXI_22_Mmux_Period_2_7 : X_LUT4
    generic map(
      INIT => X"AFAC",
      LOC => "SLICE_X15Y14"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Period_2_mux0005_0,
      ADR1 => XLXI_31_XLXI_22_N42,
      ADR2 => XLXI_31_XLXN_371_0_0,
      ADR3 => XLXI_31_XLXI_22_Period_20_mux0000,
      O => XLXI_31_XLXI_22_Mmux_Period_2_7_27660
    );
  XLXI_31_XLXI_22_Mmux_Period_2_81 : X_LUT4
    generic map(
      INIT => X"FA0A",
      LOC => "SLICE_X15Y15"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Period_6_mux0001_0,
      ADR1 => VCC,
      ADR2 => XLXI_31_XLXN_371_0_0,
      ADR3 => XLXI_31_XLXI_22_Period_2_mux0009_0,
      O => XLXI_31_XLXI_22_Mmux_Period_2_81_27684
    );
  XLXI_27_XLXI_89_adrRd_0 : X_SFF
    generic map(
      LOC => "SLICE_X3Y45",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_89_adrRd_0_DXMUX_27265,
      CE => XLXI_27_XLXI_89_adrRd_0_CEINV_27226,
      CLK => XLXI_27_XLXI_89_adrRd_0_CLKINV_27227,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_89_adrRd_0_SRINV_27228,
      O => XLXI_27_XLXI_89_adrRd(0)
    );
  XLXI_27_XLXI_89_adrRd_3 : X_SFF
    generic map(
      LOC => "SLICE_X3Y46",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_89_adrRd_2_DYMUX_27303,
      CE => XLXI_27_XLXI_89_adrRd_2_CEINV_27280,
      CLK => XLXI_27_XLXI_89_adrRd_2_CLKINV_27281,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_89_adrRd_2_SRINV_27282,
      O => XLXI_27_XLXI_89_adrRd(3)
    );
  XLXI_27_XLXI_89_adrRd_2 : X_SFF
    generic map(
      LOC => "SLICE_X3Y46",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_89_adrRd_2_DXMUX_27321,
      CE => XLXI_27_XLXI_89_adrRd_2_CEINV_27280,
      CLK => XLXI_27_XLXI_89_adrRd_2_CLKINV_27281,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_89_adrRd_2_SRINV_27282,
      O => XLXI_27_XLXI_89_adrRd(2)
    );
  XLXI_27_XLXI_89_adrRd_5 : X_SFF
    generic map(
      LOC => "SLICE_X3Y47",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_89_adrRd_4_DYMUX_27359,
      CE => XLXI_27_XLXI_89_adrRd_4_CEINV_27336,
      CLK => XLXI_27_XLXI_89_adrRd_4_CLKINV_27337,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_89_adrRd_4_SRINV_27338,
      O => XLXI_27_XLXI_89_adrRd(5)
    );
  XLXI_27_XLXI_89_adrRd_4 : X_SFF
    generic map(
      LOC => "SLICE_X3Y47",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_89_adrRd_4_DXMUX_27377,
      CE => XLXI_27_XLXI_89_adrRd_4_CEINV_27336,
      CLK => XLXI_27_XLXI_89_adrRd_4_CLKINV_27337,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_89_adrRd_4_SRINV_27338,
      O => XLXI_27_XLXI_89_adrRd(4)
    );
  XLXI_27_XLXI_89_adrRd_7 : X_SFF
    generic map(
      LOC => "SLICE_X3Y48",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_89_adrRd_6_DYMUX_27415,
      CE => XLXI_27_XLXI_89_adrRd_6_CEINV_27392,
      CLK => XLXI_27_XLXI_89_adrRd_6_CLKINV_27393,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_89_adrRd_6_SRINV_27394,
      O => XLXI_27_XLXI_89_adrRd(7)
    );
  XLXI_27_XLXI_89_adrRd_6 : X_SFF
    generic map(
      LOC => "SLICE_X3Y48",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_89_adrRd_6_DXMUX_27433,
      CE => XLXI_27_XLXI_89_adrRd_6_CEINV_27392,
      CLK => XLXI_27_XLXI_89_adrRd_6_CLKINV_27393,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_89_adrRd_6_SRINV_27394,
      O => XLXI_27_XLXI_89_adrRd(6)
    );
  XLXI_27_XLXI_89_adrRd_9 : X_SFF
    generic map(
      LOC => "SLICE_X3Y49",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_89_adrRd_8_DYMUX_27471,
      CE => XLXI_27_XLXI_89_adrRd_8_CEINV_27448,
      CLK => XLXI_27_XLXI_89_adrRd_8_CLKINV_27449,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_89_adrRd_8_SRINV_27450,
      O => XLXI_27_XLXI_89_adrRd(9)
    );
  XLXI_27_XLXI_89_adrRd_8 : X_SFF
    generic map(
      LOC => "SLICE_X3Y49",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_89_adrRd_8_DXMUX_27489,
      CE => XLXI_27_XLXI_89_adrRd_8_CEINV_27448,
      CLK => XLXI_27_XLXI_89_adrRd_8_CLKINV_27449,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_89_adrRd_8_SRINV_27450,
      O => XLXI_27_XLXI_89_adrRd(8)
    );
  XLXI_31_XLXI_22_Mmux_Period_6_81 : X_LUT4
    generic map(
      INIT => X"FC0C",
      LOC => "SLICE_X17Y13"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_XLXI_22_Period_6_mux0007_0,
      ADR2 => XLXI_31_XLXN_371_0_0,
      ADR3 => XLXI_31_XLXI_22_Period_6_mux0006_0,
      O => XLXI_31_XLXI_22_Mmux_Period_6_81_27904
    );
  XLXI_31_XLXI_22_Mmux_Period_7_7 : X_LUT4
    generic map(
      INIT => X"AAF0",
      LOC => "SLICE_X21Y14"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Period_7_mux0003_0,
      ADR1 => VCC,
      ADR2 => XLXI_31_XLXI_22_Period_7_mux0004_0,
      ADR3 => XLXI_31_XLXN_371_0_0,
      O => XLXI_31_XLXI_22_Mmux_Period_7_7_27935
    );
  XLXI_31_XLXI_22_Mmux_Period_8_7 : X_LUT4
    generic map(
      INIT => X"FA0A",
      LOC => "SLICE_X15Y16"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Period_8_mux0004_0,
      ADR1 => VCC,
      ADR2 => XLXI_31_XLXN_371_0_0,
      ADR3 => XLXI_31_XLXI_22_Period_8_mux0003_0,
      O => XLXI_31_XLXI_22_Mmux_Period_8_7_27990
    );
  XLXI_31_XLXI_22_Mmux_Period_8_81 : X_LUT4
    generic map(
      INIT => X"CFCA",
      LOC => "SLICE_X15Y17"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Period_21_mux0000_0,
      ADR1 => XLXI_31_XLXI_22_Period_8_mux0007_0,
      ADR2 => XLXI_31_XLXN_371_0_0,
      ADR3 => XLXI_31_XLXI_22_N37_0,
      O => XLXI_31_XLXI_22_Mmux_Period_8_81_28014
    );
  XLXI_31_XLXI_22_Mmux_Period_10_7 : X_LUT4
    generic map(
      INIT => X"FA50",
      LOC => "SLICE_X19Y14"
    )
    port map (
      ADR0 => XLXI_31_XLXN_371_0_0,
      ADR1 => VCC,
      ADR2 => XLXI_31_XLXI_22_Period_10_mux0005_0,
      ADR3 => XLXI_31_XLXI_22_Period_10_mux0004_0,
      O => XLXI_31_XLXI_22_Mmux_Period_10_7_28045
    );
  XLXI_31_XLXI_22_Mmux_Period_10_81 : X_LUT4
    generic map(
      INIT => X"F0EE",
      LOC => "SLICE_X19Y15"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Period_20_mux0000,
      ADR1 => XLXI_31_XLXI_22_N26,
      ADR2 => XLXI_31_XLXI_22_Period_10_mux0008_0,
      ADR3 => XLXI_31_XLXN_371_0_0,
      O => XLXI_31_XLXI_22_Mmux_Period_10_81_28069
    );
  XLXI_31_XLXI_22_Mmux_Period_11_7 : X_LUT4
    generic map(
      INIT => X"FC0C",
      LOC => "SLICE_X17Y16"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_XLXI_22_Period_11_mux0006_0,
      ADR2 => XLXI_31_XLXN_371_0_0,
      ADR3 => XLXI_31_XLXI_22_Period_11_mux0005_0,
      O => XLXI_31_XLXI_22_Mmux_Period_11_7_28100
    );
  XLXI_31_XLXI_22_Mmux_Period_11_81 : X_LUT4
    generic map(
      INIT => X"FACA",
      LOC => "SLICE_X17Y17"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Period_11_mux0010_0,
      ADR1 => XLXI_31_XLXI_22_N42,
      ADR2 => XLXI_31_XLXN_371_0_0,
      ADR3 => XLXI_31_XLXI_22_Period_17_mux0007_0,
      O => XLXI_31_XLXI_22_Mmux_Period_11_81_28124
    );
  XLXI_31_XLXI_22_Mmux_Period_12_7 : X_LUT4
    generic map(
      INIT => X"FAD8",
      LOC => "SLICE_X25Y12"
    )
    port map (
      ADR0 => XLXI_31_XLXN_371_0_0,
      ADR1 => XLXI_31_XLXI_22_N37_0,
      ADR2 => N142_0,
      ADR3 => XLXI_31_XLXI_22_Period_18_mux0003,
      O => XLXI_31_XLXI_22_Mmux_Period_12_7_28155
    );
  XLXI_31_XLXI_22_Mmux_Period_12_81 : X_LUT4
    generic map(
      INIT => X"E2E2",
      LOC => "SLICE_X25Y13"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Period_12_mux0009_0,
      ADR1 => XLXI_31_XLXN_371_0_0,
      ADR2 => XLXI_31_XLXI_22_Period_12_mux0008_0,
      ADR3 => VCC,
      O => XLXI_31_XLXI_22_Mmux_Period_12_81_28179
    );
  XLXI_31_XLXI_22_Mmux_Period_13_7 : X_LUT4
    generic map(
      INIT => X"FEEE",
      LOC => "SLICE_X23Y22"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Period_20_mux0000,
      ADR1 => XLXI_31_XLXI_22_Period_19_mux0001_0,
      ADR2 => N140_0,
      ADR3 => XLXI_31_XLXI_22_Period_21_and0000,
      O => XLXI_31_XLXI_22_Mmux_Period_13_7_28210
    );
  XLXI_31_XLXI_22_Mmux_Period_13_81 : X_LUT4
    generic map(
      INIT => X"CFC0",
      LOC => "SLICE_X23Y23"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_XLXI_22_Period_13_mux0009_0,
      ADR2 => XLXI_31_XLXN_371_0_0,
      ADR3 => XLXI_31_XLXI_22_Period_13_mux0010_0,
      O => XLXI_31_XLXI_22_Mmux_Period_13_81_28234
    );
  XLXI_31_XLXI_22_Mmux_Period_14_7 : X_LUT4
    generic map(
      INIT => X"FCAA",
      LOC => "SLICE_X23Y18"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Period_14_mux0006_0,
      ADR1 => XLXI_31_XLXI_22_Period_20_mux0000,
      ADR2 => XLXI_31_XLXI_22_N52_0,
      ADR3 => XLXI_31_XLXN_371_0_0,
      O => XLXI_31_XLXI_22_Mmux_Period_14_7_28265
    );
  XLXI_31_XLXI_22_Mmux_Period_14_81 : X_LUT4
    generic map(
      INIT => X"FA50",
      LOC => "SLICE_X23Y19"
    )
    port map (
      ADR0 => XLXI_31_XLXN_371_0_0,
      ADR1 => VCC,
      ADR2 => XLXI_31_XLXI_22_Period_14_mux0010_0,
      ADR3 => XLXI_31_XLXI_22_Period_14_mux0009_0,
      O => XLXI_31_XLXI_22_Mmux_Period_14_81_28289
    );
  XLXI_31_XLXI_22_Mmux_Period_3_7 : X_LUT4
    generic map(
      INIT => X"AAFC",
      LOC => "SLICE_X13Y18"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Period_3_mux0005_0,
      ADR1 => XLXI_31_XLXI_22_N52_0,
      ADR2 => XLXI_31_XLXI_22_Period_16_mux0005_0,
      ADR3 => XLXI_31_XLXN_371_0_0,
      O => XLXI_31_XLXI_22_Mmux_Period_3_7_27715
    );
  XLXI_31_XLXI_22_Mmux_Period_3_81 : X_LUT4
    generic map(
      INIT => X"44F0",
      LOC => "SLICE_X13Y19"
    )
    port map (
      ADR0 => N198_0,
      ADR1 => XLXI_31_XLXI_22_Period_21_and0000,
      ADR2 => XLXI_31_XLXI_22_Period_3_mux0007_0,
      ADR3 => XLXI_31_XLXN_371_0_0,
      O => XLXI_31_XLXI_22_Mmux_Period_3_81_27739
    );
  XLXI_31_XLXI_22_Mmux_Period_4_7 : X_LUT4
    generic map(
      INIT => X"AACC",
      LOC => "SLICE_X13Y16"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Period_4_mux0002_0,
      ADR1 => XLXI_31_XLXI_22_Period_4_mux0003_0,
      ADR2 => VCC,
      ADR3 => XLXI_31_XLXN_371_0_0,
      O => XLXI_31_XLXI_22_Mmux_Period_4_7_27770
    );
  XLXI_31_XLXI_22_Mmux_Period_4_81 : X_LUT4
    generic map(
      INIT => X"AACC",
      LOC => "SLICE_X13Y17"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Period_4_mux0006_0,
      ADR1 => XLXI_31_XLXI_22_Period_4_mux0007_0,
      ADR2 => VCC,
      ADR3 => XLXI_31_XLXN_371_0_0,
      O => XLXI_31_XLXI_22_Mmux_Period_4_81_27794
    );
  XLXI_31_XLXI_22_Mmux_Period_5_7 : X_LUT4
    generic map(
      INIT => X"4F40",
      LOC => "SLICE_X17Y14"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Mrom_rom00004,
      ADR1 => XLXI_31_XLXI_22_N29,
      ADR2 => XLXI_31_XLXN_371_0_0,
      ADR3 => XLXI_31_XLXI_22_Period_5_mux0006_0,
      O => XLXI_31_XLXI_22_Mmux_Period_5_7_27825
    );
  XLXI_31_XLXI_22_Mmux_Period_5_81 : X_LUT4
    generic map(
      INIT => X"FACA",
      LOC => "SLICE_X17Y15"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Period_5_mux0009_0,
      ADR1 => XLXI_31_XLXI_22_N37_0,
      ADR2 => XLXI_31_XLXN_371_0_0,
      ADR3 => XLXI_31_XLXI_22_Period_9_mux0008,
      O => XLXI_31_XLXI_22_Mmux_Period_5_81_27849
    );
  XLXI_31_XLXI_22_Mmux_Period_6_7 : X_LUT4
    generic map(
      INIT => X"AFA0",
      LOC => "SLICE_X17Y12"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Period_6_mux0003_0,
      ADR1 => VCC,
      ADR2 => XLXI_31_XLXN_371_0_0,
      ADR3 => XLXI_31_XLXI_22_Period_12_mux0003_0,
      O => XLXI_31_XLXI_22_Mmux_Period_6_7_27880
    );
  XLXI_31_XLXI_22_Mmux_Period_15_7 : X_LUT4
    generic map(
      INIT => X"AAFE",
      LOC => "SLICE_X23Y20"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Period_15_mux0005_0,
      ADR1 => XLXI_31_XLXI_22_Period_19_mux0001_0,
      ADR2 => XLXI_31_XLXI_22_Period_21_mux0000_0,
      ADR3 => XLXI_31_XLXN_371_0_0,
      O => XLXI_31_XLXI_22_Mmux_Period_15_7_28320
    );
  XLXI_31_XLXI_22_Mmux_Period_15_81 : X_LUT4
    generic map(
      INIT => X"FCAC",
      LOC => "SLICE_X23Y21"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Period_15_mux0005_0,
      ADR1 => XLXI_31_XLXI_22_Period_15_mux0010_0,
      ADR2 => XLXI_31_XLXN_371_0_0,
      ADR3 => XLXI_31_XLXI_22_Period_17_mux0007_0,
      O => XLXI_31_XLXI_22_Mmux_Period_15_81_28344
    );
  XLXI_31_XLXI_22_Mmux_Period_16_7 : X_LUT4
    generic map(
      INIT => X"FCAC",
      LOC => "SLICE_X25Y20"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Period_21_mux0000_0,
      ADR1 => XLXI_31_XLXI_22_Period_16_mux0006,
      ADR2 => XLXI_31_XLXN_371_0_0,
      ADR3 => XLXI_31_XLXI_22_Period_6_mux0007_0,
      O => XLXI_31_XLXI_22_Mmux_Period_16_7_28375
    );
  XLXI_31_XLXI_22_Mmux_Period_16_81 : X_LUT4
    generic map(
      INIT => X"FDA8",
      LOC => "SLICE_X25Y21"
    )
    port map (
      ADR0 => XLXI_31_XLXN_371_0_0,
      ADR1 => XLXI_31_XLXI_22_N37_0,
      ADR2 => XLXI_31_XLXI_22_Period_16_mux0005_0,
      ADR3 => XLXI_31_XLXI_22_Period_16_mux0010_0,
      O => XLXI_31_XLXI_22_Mmux_Period_16_81_28399
    );
  XLXI_27_XLXI_90_adrSec_mux0004_12_SW0 : X_LUT4
    generic map(
      INIT => X"AAAC",
      LOC => "SLICE_X50Y50"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrClus0(12),
      ADR1 => XLXI_27_XLXI_90_adrFAT(12),
      ADR2 => XLXI_27_XLXI_90_State(15),
      ADR3 => XLXI_27_XLXI_90_State(11),
      O => XLXI_27_N236
    );
  XLXI_27_XLXI_90_adrSec_mux0003_1_11 : X_LUT4
    generic map(
      INIT => X"0D08",
      LOC => "SLICE_X46Y53"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_ffSpC32n16_12285,
      ADR1 => XLXI_27_XLXI_90_nrClus(16),
      ADR2 => XLXI_27_XLXI_90_cnt32_or0001,
      ADR3 => XLXI_27_XLXI_90_nrClus(17),
      O => XLXI_27_XLXI_90_adrSec_mux0003_1_mand
    );
  XLXI_31_FileReader_Tone_Char_0 : X_FF
    generic map(
      LOC => "SLICE_X12Y48",
      INIT => '0'
    )
    port map (
      I => XLXI_31_FileReader_Tone_Char_1_DYMUX_44270,
      CE => XLXI_31_FileReader_Tone_Char_1_CEINV_44267,
      CLK => XLXI_31_FileReader_Tone_Char_1_CLKINV_44268,
      SET => GND,
      RST => GND,
      O => XLXI_31_FileReader_Tone_Char(0)
    );
  XLXI_31_FileReader_Tone_Char_1 : X_FF
    generic map(
      LOC => "SLICE_X12Y48",
      INIT => '0'
    )
    port map (
      I => XLXI_31_FileReader_Tone_Char_1_DXMUX_44276,
      CE => XLXI_31_FileReader_Tone_Char_1_CEINV_44267,
      CLK => XLXI_31_FileReader_Tone_Char_1_CLKINV_44268,
      SET => GND,
      RST => GND,
      O => XLXI_31_FileReader_Tone_Char(1)
    );
  XLXI_31_FileReader_Tone_Char_2 : X_FF
    generic map(
      LOC => "SLICE_X13Y48",
      INIT => '0'
    )
    port map (
      I => XLXI_31_FileReader_Tone_Char_3_DYMUX_44290,
      CE => XLXI_31_FileReader_Tone_Char_3_CEINV_44287,
      CLK => XLXI_31_FileReader_Tone_Char_3_CLKINV_44288,
      SET => GND,
      RST => GND,
      O => XLXI_31_FileReader_Tone_Char(2)
    );
  XLXI_31_FileReader_Tone_Char_3 : X_FF
    generic map(
      LOC => "SLICE_X13Y48",
      INIT => '0'
    )
    port map (
      I => XLXI_31_FileReader_Tone_Char_3_DXMUX_44296,
      CE => XLXI_31_FileReader_Tone_Char_3_CEINV_44287,
      CLK => XLXI_31_FileReader_Tone_Char_3_CLKINV_44288,
      SET => GND,
      RST => GND,
      O => XLXI_31_FileReader_Tone_Char(3)
    );
  XLXI_31_FileReader_Tone_Char_4 : X_FF
    generic map(
      LOC => "SLICE_X12Y50",
      INIT => '0'
    )
    port map (
      I => XLXI_31_FileReader_Tone_Char_5_DYMUX_44310,
      CE => XLXI_31_FileReader_Tone_Char_5_CEINV_44307,
      CLK => XLXI_31_FileReader_Tone_Char_5_CLKINV_44308,
      SET => GND,
      RST => GND,
      O => XLXI_31_FileReader_Tone_Char(4)
    );
  XLXI_31_FileReader_Tone_Char_5 : X_FF
    generic map(
      LOC => "SLICE_X12Y50",
      INIT => '0'
    )
    port map (
      I => XLXI_31_FileReader_Tone_Char_5_DXMUX_44316,
      CE => XLXI_31_FileReader_Tone_Char_5_CEINV_44307,
      CLK => XLXI_31_FileReader_Tone_Char_5_CLKINV_44308,
      SET => GND,
      RST => GND,
      O => XLXI_31_FileReader_Tone_Char(5)
    );
  XLXI_31_FileReader_Tone_Char_6 : X_FF
    generic map(
      LOC => "SLICE_X13Y45",
      INIT => '0'
    )
    port map (
      I => XLXI_31_FileReader_Tone_Char_7_DYMUX_44330,
      CE => XLXI_31_FileReader_Tone_Char_7_CEINV_44327,
      CLK => XLXI_31_FileReader_Tone_Char_7_CLKINV_44328,
      SET => GND,
      RST => GND,
      O => XLXI_31_FileReader_Tone_Char(6)
    );
  XLXI_31_XLXI_22_Period_7_mux00041 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X16Y15"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_N37_0,
      ADR1 => XLXI_31_XLXI_22_N42,
      ADR2 => XLXI_31_XLXI_22_Period_15_mux0005_0,
      ADR3 => XLXI_31_XLXI_22_N52_0,
      O => XLXI_31_XLXI_22_Period_7_mux0004
    );
  XLXI_27_XLXI_90_adrRootDir_0 : X_FF
    generic map(
      LOC => "SLICE_X47Y46",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_adrRootDir_0_DYMUX_44945,
      CE => XLXI_27_XLXI_90_adrRootDir_0_CEINV_44942,
      CLK => XLXI_27_XLXI_90_adrRootDir_0_CLKINV_44943,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_adrRootDir(0)
    );
  XLXI_27_XLXI_90_RET_mux0000_11_11_wg_lut_6_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X39Y56"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_State(8),
      ADR1 => XLXI_27_XLXI_90_State(7),
      ADR2 => XLXI_27_XLXI_90_NextState_or0004,
      ADR3 => XLXI_27_XLXI_90_State(5),
      O => XLXI_27_XLXI_90_RET_mux0000_11_11_wg_lut_6_Q_44968
    );
  XLXI_27_XLXI_86_XLXI_2_SCK_TLH1 : X_SFF
    generic map(
      LOC => "SLICE_X31Y80",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_SCK_TLH1_DYMUX_44984,
      CE => VCC,
      CLK => XLXI_27_XLXI_86_XLXI_2_SCK_TLH1_CLKINV_44981,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_86_XLXI_2_SCK_TLH1_SRINV_44982,
      O => XLXI_27_XLXI_86_XLXI_2_SCK_TLH1_14602
    );
  XLXI_31_XLXI_22_Period_9_mux0005_SW0 : X_LUT4
    generic map(
      INIT => X"F7E4",
      LOC => "SLICE_X19Y12"
    )
    port map (
      ADR0 => XLXI_31_XLXN_373_2_0,
      ADR1 => XLXI_31_XLXN_373_1_0,
      ADR2 => XLXI_31_XLXN_373_3_0,
      ADR3 => XLXI_31_XLXN_373(0),
      O => N184
    );
  XLXI_31_XLXI_27_File_Source_Selected_not00011 : X_LUT4
    generic map(
      INIT => X"FFDF",
      LOC => "SLICE_X28Y49"
    )
    port map (
      ADR0 => XLXI_31_XLXI_27_next_state_0_and0000,
      ADR1 => N10,
      ADR2 => XLXI_31_XLXI_27_state(0),
      ADR3 => XLXN_119,
      O => XLXI_31_XLXI_27_File_Source_Selected_not0001
    );
  XLXI_27_XLXI_90_FSize_22_mux0000_SW0 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X48Y72"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_N52,
      ADR1 => XLXI_27_XLXI_86_XLXI_1_regMISO(6),
      ADR2 => XLXI_27_XLXI_90_N13,
      ADR3 => XLXI_27_XLXI_90_FSize(22),
      O => XLXI_27_N96
    );
  XLXI_31_FileReader_Tone_Char_7 : X_FF
    generic map(
      LOC => "SLICE_X13Y45",
      INIT => '0'
    )
    port map (
      I => XLXI_31_FileReader_Tone_Char_7_DXMUX_44336,
      CE => XLXI_31_FileReader_Tone_Char_7_CEINV_44327,
      CLK => XLXI_31_FileReader_Tone_Char_7_CLKINV_44328,
      SET => GND,
      RST => GND,
      O => XLXI_31_FileReader_Tone_Char(7)
    );
  XLXI_33_Cnt_1 : X_SFF
    generic map(
      LOC => "SLICE_X30Y10",
      INIT => '0'
    )
    port map (
      I => XLXI_33_Cnt_0_DYMUX_44359,
      CE => VCC,
      CLK => XLXI_33_Cnt_0_CLKINV_44348,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_33_Cnt_0_SRINV_44349,
      O => XLXI_33_Cnt(1)
    );
  XLXI_33_Cnt_0 : X_SFF
    generic map(
      LOC => "SLICE_X30Y10",
      INIT => '0'
    )
    port map (
      I => XLXI_33_Cnt_0_DXMUX_44365,
      CE => VCC,
      CLK => XLXI_33_Cnt_0_CLKINV_44348,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_33_Cnt_0_SRINV_44349,
      O => XLXI_33_Cnt(0)
    );
  XLXI_27_XLXI_90_FSize_4_mux0000_SW0 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X50Y64"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_regMISO(4),
      ADR1 => XLXI_27_XLXI_90_N49,
      ADR2 => XLXI_27_XLXI_90_N111,
      ADR3 => XLXI_27_XLXI_90_FSize(4),
      O => XLXI_27_N45
    );
  XLXI_27_XLXI_90_State_mux0002_9_123 : X_LUT4
    generic map(
      INIT => X"7FFF",
      LOC => "SLICE_X41Y58"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_N90,
      ADR1 => XLXI_27_XLXI_90_cnt512(0),
      ADR2 => XLXI_27_XLXI_90_cnt512(3),
      ADR3 => XLXI_27_XLXI_90_cnt512(1),
      O => XLXI_27_XLXI_90_State_mux0002_9_123_44415
    );
  XLXI_27_XLXI_90_State_mux0002_9_1119 : X_LUT4
    generic map(
      INIT => X"DF7F",
      LOC => "SLICE_X42Y56"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_cnt512(2),
      ADR1 => XLXI_27_XLXI_90_cnt512(1),
      ADR2 => XLXI_27_XLXI_90_N33,
      ADR3 => XLXI_27_XLXI_90_cnt512(0),
      O => XLXI_27_XLXI_90_State_mux0002_9_1119_44439
    );
  XLXI_27_XLXI_90_cnt512_and0000 : X_LUT4
    generic map(
      INIT => X"F0E0",
      LOC => "SLICE_X44Y54"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_State(24),
      ADR1 => XLXI_27_XLXI_90_State(8),
      ADR2 => XLXI_27_XLXI_86_XLXI_1_RxCE1_12369,
      ADR3 => XLXI_27_N4,
      O => XLXI_27_XLXI_90_cnt512_and0000_44475
    );
  XLXI_33_DATASys_10 : X_FF
    generic map(
      LOC => "SLICE_X30Y21",
      INIT => '0'
    )
    port map (
      I => XLXI_33_DATASys_11_DYMUX_44487,
      CE => XLXI_33_DATASys_11_CEINV_44484,
      CLK => XLXI_33_DATASys_11_CLKINV_44485,
      SET => GND,
      RST => GND,
      O => XLXI_33_DATASys(10)
    );
  XLXI_33_DATASys_11 : X_FF
    generic map(
      LOC => "SLICE_X30Y21",
      INIT => '0'
    )
    port map (
      I => XLXI_33_DATASys_11_DXMUX_44493,
      CE => XLXI_33_DATASys_11_CEINV_44484,
      CLK => XLXI_33_DATASys_11_CLKINV_44485,
      SET => GND,
      RST => GND,
      O => XLXI_33_DATASys(11)
    );
  XLXI_27_XLXI_90_Res_Busy_qBusyInt : X_SFF
    generic map(
      LOC => "SLICE_X30Y55",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_Res_Busy_qBusyInt_DYMUX_44505,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_Res_Busy_qBusyInt_CLKINV_44502,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_90_Res_Busy_qBusyInt_SRINV_44503,
      O => XLXI_27_XLXI_90_Res_Busy_qBusyInt_14608
    );
  XLXI_27_XLXI_90_Res_Busy_qBusyExt : X_FF
    generic map(
      LOC => "SLICE_X23Y48",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_Res_Busy_qBusyExt_DYMUX_44515,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_Res_Busy_qBusyExt_CLKINV_44513,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_Res_Busy_qBusyExt_12530
    );
  XLXI_27_XLXI_90_Res_DO_CE_DInToggle_SR_0 : X_FF
    generic map(
      LOC => "SLICE_X18Y45",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_Res_DO_CE_DInToggle_SR_1_DYMUX_44526,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_Res_DO_CE_DInToggle_SR_1_CLKINV_44524,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_Res_DO_CE_DInToggle_SR(0)
    );
  XLXI_27_XLXI_90_Res_DO_CE_DInToggle_SR_1 : X_FF
    generic map(
      LOC => "SLICE_X18Y45",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_Res_DO_CE_DInToggle_SR_1_DXMUX_44531,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_Res_DO_CE_DInToggle_SR_1_CLKINV_44524,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_Res_DO_CE_DInToggle_SR(1)
    );
  XLXI_31_FileReader_State_FSM_FFd2_In1 : X_LUT4
    generic map(
      INIT => X"A0A0",
      LOC => "SLICE_X0Y49"
    )
    port map (
      ADR0 => XLXI_31_FileReader_State_FSM_FFd3_12404,
      ADR1 => VCC,
      ADR2 => XLXN_153,
      ADR3 => VCC,
      O => XLXI_31_FileReader_State_FSM_FFd2_In
    );
  XLXI_31_FileReader_State_FSM_FFd2 : X_SFF
    generic map(
      LOC => "SLICE_X0Y49",
      INIT => '0'
    )
    port map (
      I => XLXI_31_FileReader_State_FSM_FFd2_DXMUX_44563,
      CE => VCC,
      CLK => XLXI_31_FileReader_State_FSM_FFd2_CLKINV_44544,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_31_FileReader_State_FSM_FFd2_SRINV_44545,
      O => XLXI_31_FileReader_State_FSM_FFd2_12394
    );
  XLXI_31_XLXI_22_Period_8_mux00051 : X_LUT4
    generic map(
      INIT => X"EA00",
      LOC => "SLICE_X12Y17"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_N31,
      ADR1 => XLXI_31_XLXI_22_N35,
      ADR2 => XLXI_31_XLXN_373_1_0,
      ADR3 => XLXI_31_XLXI_22_Period_21_and0000,
      O => XLXI_31_XLXI_22_Period_8_mux0005
    );
  XLXI_31_XLXI_22_Mmux_Period_0_10 : X_LUT4
    generic map(
      INIT => X"0505",
      LOC => "SLICE_X13Y22"
    )
    port map (
      ADR0 => N186_0,
      ADR1 => VCC,
      ADR2 => XLXI_31_XLXN_373_3_0,
      ADR3 => VCC,
      O => XLXI_31_XLXI_22_Mmux_Period_0_10_29521
    );
  XLXI_27_XLXI_86_XLXI_1_State_3 : X_SFF
    generic map(
      LOC => "SLICE_X36Y76",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_State_3_DXMUX_29554,
      CE => VCC,
      CLK => XLXI_27_XLXI_86_XLXI_1_State_3_CLKINV_29533,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_86_XLXI_1_State_3_SRINV_29534,
      O => XLXI_27_XLXI_86_XLXI_1_State(3)
    );
  XLXI_31_XLXI_22_Mmux_Period_2_10 : X_LUT4
    generic map(
      INIT => X"FA50",
      LOC => "SLICE_X15Y18"
    )
    port map (
      ADR0 => XLXI_31_XLXN_371_0_0,
      ADR1 => VCC,
      ADR2 => XLXI_31_XLXI_22_Period_2_mux0002_0,
      ADR3 => XLXI_31_XLXI_22_Period_2_mux0001_0,
      O => XLXI_31_XLXI_22_Mmux_Period_2_10_29605
    );
  XLXI_27_XLXI_86_XLXI_2_State_3_1_G : X_LUT4
    generic map(
      INIT => X"F5E4",
      LOC => "SLICE_X31Y79"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_2_State(3),
      ADR1 => XLXI_27_XLXI_86_XLXI_2_State(2),
      ADR2 => XLXI_27_XLXI_86_XLXI_2_NextState_and0000,
      ADR3 => XLXI_27_XLXI_86_XLXI_2_Mmux_NextState_7_f5,
      O => XLXI_27_N377
    );
  XLXI_27_XLXI_86_XLXI_2_State_0 : X_SFF
    generic map(
      LOC => "SLICE_X31Y79",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_State_0_DXMUX_29639,
      CE => VCC,
      CLK => XLXI_27_XLXI_86_XLXI_2_State_0_CLKINV_29622,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_86_XLXI_2_State_0_SRINV_29623,
      O => XLXI_27_XLXI_86_XLXI_2_State(0)
    );
  XLXI_31_XLXI_22_Mmux_Period_3_10 : X_LUT4
    generic map(
      INIT => X"FA50",
      LOC => "SLICE_X12Y18"
    )
    port map (
      ADR0 => XLXI_31_XLXN_371_0_0,
      ADR1 => VCC,
      ADR2 => XLXI_31_XLXI_22_Period_3_mux0002_0,
      ADR3 => XLXI_31_XLXI_22_Period_3_mux0001_0,
      O => XLXI_31_XLXI_22_Mmux_Period_3_10_29665
    );
  XLXI_27_XLXI_86_XLXI_2_State_0_1 : X_LUT4
    generic map(
      INIT => X"3F3F",
      LOC => "SLICE_X31Y76"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_86_XLXI_2_NextState_and0000,
      ADR2 => XLXI_27_XLXI_86_XLXI_2_State(0),
      ADR3 => VCC,
      O => XLXI_27_XLXI_86_XLXI_2_State_0_mmx_out
    );
  XLXI_31_XLXI_22_Mmux_Period_5_10 : X_LUT4
    generic map(
      INIT => X"F3C0",
      LOC => "SLICE_X16Y18"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_XLXN_371_0_0,
      ADR2 => XLXI_31_XLXI_22_Period_5_mux0002_0,
      ADR3 => XLXI_31_XLXI_22_Period_12_mux0004_0,
      O => XLXI_31_XLXI_22_Mmux_Period_5_10_29765
    );
  XLXI_31_XLXI_22_Mmux_Period_6_10 : X_LUT4
    generic map(
      INIT => X"F3C0",
      LOC => "SLICE_X16Y13"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_XLXN_371_0_0,
      ADR2 => XLXI_31_XLXI_22_Period_6_mux0001_0,
      ADR3 => XLXI_31_XLXI_22_Period_13_mux0004_0,
      O => XLXI_31_XLXI_22_Mmux_Period_6_10_29790
    );
  XLXI_31_XLXI_22_Mmux_Period_7_10 : X_LUT4
    generic map(
      INIT => X"E2E2",
      LOC => "SLICE_X16Y17"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Period_7_mux0000_0,
      ADR1 => XLXI_31_XLXN_371_0_0,
      ADR2 => XLXI_31_XLXI_22_Period_11_mux0006_0,
      ADR3 => VCC,
      O => XLXI_31_XLXI_22_Mmux_Period_7_10_29815
    );
  XLXI_31_XLXI_22_Mmux_Period_8_10 : X_LUT4
    generic map(
      INIT => X"FDA8",
      LOC => "SLICE_X20Y16"
    )
    port map (
      ADR0 => XLXI_31_XLXN_371_0_0,
      ADR1 => XLXI_31_XLXI_22_Period_16_mux0005_0,
      ADR2 => XLXI_31_XLXI_22_N37_0,
      ADR3 => XLXI_31_XLXI_22_Period_8_mux0001_0,
      O => XLXI_31_XLXI_22_Mmux_Period_8_10_29840
    );
  XLXI_31_XLXI_22_Mmux_Period_9_3 : X_LUT4
    generic map(
      INIT => X"CACA",
      LOC => "SLICE_X22Y15"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Mmux_Period_9_6_f5,
      ADR1 => XLXI_31_XLXI_22_Period_9_mux0001_0,
      ADR2 => XLXI_31_XLXN_371_2_0,
      ADR3 => VCC,
      O => XLXI_31_XLXI_22_Mmux_Period_9_3_29870
    );
  XLXI_31_XLXI_25_Last_Period_9 : X_FF
    generic map(
      LOC => "SLICE_X22Y15",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Last_Period_9_DXMUX_29874,
      CE => XLXI_31_XLXI_25_Last_Period_9_CEINVNOT,
      CLK => XLXI_31_XLXI_25_Last_Period_9_CLKINV_29856,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Last_Period(9)
    );
  XLXI_31_XLXI_22_Mmux_Period_9_7 : X_LUT4
    generic map(
      INIT => X"F0AA",
      LOC => "SLICE_X18Y15"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Period_9_mux0003,
      ADR1 => VCC,
      ADR2 => XLXI_31_XLXI_22_Period_9_mux0002_0,
      ADR3 => XLXI_31_XLXN_371_0_0,
      O => XLXI_31_XLXI_22_Mmux_Period_9_7_29900
    );
  XLXI_31_XLXI_22_Mmux_Period_19_334_G : X_LUT4
    generic map(
      INIT => X"FF40",
      LOC => "SLICE_X24Y21"
    )
    port map (
      ADR0 => XLXI_31_XLXN_373_3_0,
      ADR1 => XLXI_31_XLXI_22_N31,
      ADR2 => XLXI_31_XLXI_22_Period_21_and0000,
      ADR3 => XLXI_31_XLXI_22_Period_20_mux0000,
      O => N213
    );
  XLXI_31_XLXI_25_Last_Period_19 : X_FF
    generic map(
      LOC => "SLICE_X24Y21",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Last_Period_19_DXMUX_29984,
      CE => XLXI_31_XLXI_25_Last_Period_19_CEINVNOT,
      CLK => XLXI_31_XLXI_25_Last_Period_19_CLKINV_29968,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Last_Period(19)
    );
  XLXI_31_XLXI_25_Next_8b_Sample_B_1 : X_FF
    generic map(
      LOC => "SLICE_X28Y31",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Next_8b_Sample_B_1_DXMUX_30018,
      CE => XLXI_31_XLXI_25_Next_8b_Sample_B_1_CEINV_29997,
      CLK => XLXI_31_XLXI_25_Next_8b_Sample_B_1_CLKINV_29998,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Next_8b_Sample_B(1)
    );
  XLXI_27_XLXI_90_nrClus_16_mux00001_SW21 : X_LUT4
    generic map(
      INIT => X"BFFF",
      LOC => "SLICE_X46Y57"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_cnt512(3),
      ADR1 => XLXI_27_XLXI_90_cnt512(4),
      ADR2 => XLXI_27_XLXI_90_cnt512(2),
      ADR3 => XLXI_27_XLXI_90_N53,
      O => XLXI_27_XLXI_90_nrClus_16_mux00001_SW2
    );
  XLXI_31_XLXI_27_state_0_rt : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X23Y30"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_XLXI_27_state(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_XLXI_27_state_0_rt_30169
    );
  XLXI_31_XLXI_22_Tone_3_13281 : X_LUT4
    generic map(
      INIT => X"FAD8",
      LOC => "SLICE_X20Y15"
    )
    port map (
      ADR0 => XLXI_31_XLXN_371_2_0,
      ADR1 => XLXI_31_XLXI_22_N72,
      ADR2 => XLXI_31_XLXI_22_Mmux_Period_2_9_f5,
      ADR3 => XLXI_31_XLXI_22_Tone_3_130_0,
      O => XLXI_31_XLXI_22_Tone_3_1328
    );
  XLXI_31_XLXI_25_Last_Period_2 : X_FF
    generic map(
      LOC => "SLICE_X20Y15",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Last_Period_2_DXMUX_30228,
      CE => XLXI_31_XLXI_25_Last_Period_2_CEINVNOT,
      CLK => XLXI_31_XLXI_25_Last_Period_2_CLKINV_30209,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Last_Period(2)
    );
  XLXI_31_XLXI_22_Tone_3_15581 : X_LUT4
    generic map(
      INIT => X"4147",
      LOC => "SLICE_X14Y12"
    )
    port map (
      ADR0 => XLXI_31_XLXN_373_3_0,
      ADR1 => XLXI_31_XLXN_373(0),
      ADR2 => XLXI_31_XLXN_373_1_0,
      ADR3 => XLXI_31_XLXN_373_2_0,
      O => XLXI_31_XLXI_22_Tone_3_15581_30254
    );
  XLXI_27_XLXI_86_XLXI_2_SS_mux0000_G : X_LUT4
    generic map(
      INIT => X"AA8B",
      LOC => "SLICE_X31Y78"
    )
    port map (
      ADR0 => SDC_SS_OBUF_13778,
      ADR1 => XLXI_27_XLXI_86_XLXI_2_NextState_3_0,
      ADR2 => XLXI_27_XLXI_86_XLXI_2_NextState_1_0,
      ADR3 => XLXI_27_XLXI_86_XLXI_2_NextState(2),
      O => XLXI_27_N381
    );
  XLXI_27_XLXI_86_XLXI_2_SS : X_FF
    generic map(
      LOC => "SLICE_X31Y78",
      INIT => '0'
    )
    port map (
      I => SDC_SS_OBUF_DXMUX_30285,
      CE => VCC,
      CLK => SDC_SS_OBUF_CLKINV_30269,
      SET => GND,
      RST => GND,
      O => SDC_SS_OBUF_13778
    );
  XLXI_31_XLXI_27_Tone_DUMMY_0_651 : X_LUT4
    generic map(
      INIT => X"0404",
      LOC => "SLICE_X13Y46"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Tone_Char(3),
      ADR1 => XLXI_31_FileReader_Tone_Char(2),
      ADR2 => XLXI_31_FileReader_Tone_Char(1),
      ADR3 => VCC,
      O => XLXI_31_XLXI_27_Tone_DUMMY_0_651_30335
    );
  XLXI_31_XLXI_22_Mmux_Period_20_3_G : X_LUT4
    generic map(
      INIT => X"00C0",
      LOC => "SLICE_X25Y18"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_XLXI_22_Period_21_and0000,
      ADR2 => XLXI_31_XLXI_22_N31,
      ADR3 => XLXI_31_XLXN_373_3_0,
      O => N215
    );
  XLXI_31_XLXI_25_Last_Period_20 : X_FF
    generic map(
      LOC => "SLICE_X25Y18",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Last_Period_20_DXMUX_30604,
      CE => XLXI_31_XLXI_25_Last_Period_20_CEINVNOT,
      CLK => XLXI_31_XLXI_25_Last_Period_20_CLKINV_30587,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Last_Period(20)
    );
  XLXI_31_XLXI_22_Tone_3_141 : X_LUT4
    generic map(
      INIT => X"CCAA",
      LOC => "SLICE_X22Y19"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Mmux_Period_1_9_f5,
      ADR1 => XLXI_31_XLXI_22_Period_4_mux0002_0,
      ADR2 => VCC,
      ADR3 => XLXI_31_XLXN_371_2_0,
      O => XLXI_31_XLXI_22_Tone_3_14
    );
  XLXI_31_XLXI_25_Last_Period_1 : X_FF
    generic map(
      LOC => "SLICE_X22Y19",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Last_Period_1_DXMUX_30689,
      CE => XLXI_31_XLXI_25_Last_Period_1_CEINVNOT,
      CLK => XLXI_31_XLXI_25_Last_Period_1_CLKINV_30669,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Last_Period(1)
    );
  XLXI_31_XLXI_22_Tone_3_11_SW01 : X_LUT4
    generic map(
      INIT => X"AEAA",
      LOC => "SLICE_X18Y22"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_N58,
      ADR1 => XLXI_31_XLXI_22_N38,
      ADR2 => XLXI_31_XLXN_373_1_0,
      ADR3 => XLXI_31_XLXN_373_2_0,
      O => XLXI_31_XLXI_22_Tone_3_11_SW0
    );
  XLXI_31_XLXI_27_Tone_DUMMY_3_1011 : X_LUT4
    generic map(
      INIT => X"0080",
      LOC => "SLICE_X25Y44"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Tone_Char(5),
      ADR1 => XLXI_31_FileReader_Tone_Char(6),
      ADR2 => N112,
      ADR3 => XLXI_31_FileReader_Tone_Char(7),
      O => XLXI_31_XLXI_27_Tone_DUMMY_3_101
    );
  XLXI_27_XLXI_86_XLXI_2_Mmux_NextState7_G : X_LUT4
    generic map(
      INIT => X"1333",
      LOC => "SLICE_X30Y78"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_2_State(0),
      ADR1 => XLXI_27_XLXI_86_XLXI_2_State(3),
      ADR2 => XLXI_27_XLXI_86_XLXI_2_State(1),
      ADR3 => XLXI_27_XLXI_86_XLXI_2_NextState_and0000,
      O => XLXI_27_N379
    );
  XLXI_27_XLXI_86_XLXI_2_State_2 : X_SFF
    generic map(
      LOC => "SLICE_X30Y78",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_State_2_DXMUX_30519,
      CE => VCC,
      CLK => XLXI_27_XLXI_86_XLXI_2_State_2_CLKINV_30502,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_86_XLXI_2_State_2_SRINV_30503,
      O => XLXI_27_XLXI_86_XLXI_2_State(2)
    );
  XLXI_31_XLXI_22_Period_11_mux000421 : X_LUT4
    generic map(
      INIT => X"0100",
      LOC => "SLICE_X18Y24"
    )
    port map (
      ADR0 => XLXI_31_XLXN_373_1_0,
      ADR1 => XLXI_31_XLXN_373(0),
      ADR2 => XLXI_31_XLXN_373_2_0,
      ADR3 => XLXI_31_XLXI_22_Period_21_and0000,
      O => XLXI_31_XLXI_22_Period_11_mux00042
    );
  XLXI_31_XLXI_22_Mmux_Period_17_3 : X_LUT4
    generic map(
      INIT => X"CACA",
      LOC => "SLICE_X20Y20"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Tone_1_11,
      ADR1 => XLXI_31_XLXI_22_Period_17_mux0003_0,
      ADR2 => XLXI_31_XLXN_371_2_0,
      ADR3 => VCC,
      O => XLXI_31_XLXI_22_Mmux_Period_17_3_31004
    );
  XLXI_31_XLXI_25_Last_Period_17 : X_FF
    generic map(
      LOC => "SLICE_X20Y20",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Last_Period_17_DXMUX_31008,
      CE => XLXI_31_XLXI_25_Last_Period_17_CEINVNOT,
      CLK => XLXI_31_XLXI_25_Last_Period_17_CLKINV_30990,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Last_Period(17)
    );
  XLXI_31_XLXI_22_Mmux_Period_18_3 : X_LUT4
    generic map(
      INIT => X"FE10",
      LOC => "SLICE_X25Y16"
    )
    port map (
      ADR0 => XLXI_31_XLXN_371_2_0,
      ADR1 => XLXI_31_XLXN_371_1_0,
      ADR2 => XLXI_31_XLXI_22_Period_18_mux0002_0,
      ADR3 => XLXI_31_XLXI_22_Period_18_mux0003,
      O => XLXI_31_XLXI_22_Mmux_Period_18_3_31064
    );
  XLXI_31_XLXI_25_Last_Period_18 : X_FF
    generic map(
      LOC => "SLICE_X25Y16",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Last_Period_18_DXMUX_31068,
      CE => XLXI_31_XLXI_25_Last_Period_18_CEINVNOT,
      CLK => XLXI_31_XLXI_25_Last_Period_18_CLKINV_31051,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Last_Period(18)
    );
  XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_4_7311 : X_LUT4
    generic map(
      INIT => X"EEEC",
      LOC => "SLICE_X40Y66"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_State(19),
      ADR1 => XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_4_0_0,
      ADR2 => XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_4_15_0,
      ADR3 => XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_4_20_0,
      O => XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_4_731
    );
  XLXI_27_XLXI_86_XLXI_2_regMOSI_4 : X_FF
    generic map(
      LOC => "SLICE_X40Y66",
      INIT => '1'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_regMOSI_4_DXMUX_31127,
      CE => XLXI_27_XLXI_86_XLXI_2_regMOSI_4_CEINV_31107,
      CLK => XLXI_27_XLXI_86_XLXI_2_regMOSI_4_CLKINV_31108,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_86_XLXI_2_regMOSI(4)
    );
  XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_6_7011 : X_LUT4
    generic map(
      INIT => X"FEAA",
      LOC => "SLICE_X40Y68"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXN_1,
      ADR1 => XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_6_19_0,
      ADR2 => XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_6_14_0,
      ADR3 => XLXI_27_XLXI_86_XLXI_1_State(19),
      O => XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_6_701
    );
  XLXI_31_XLXI_22_Mmux_Period_11_10 : X_LUT4
    generic map(
      INIT => X"E2E2",
      LOC => "SLICE_X19Y20"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Period_11_mux0002_0,
      ADR1 => XLXI_31_XLXN_371_0_0,
      ADR2 => XLXI_31_XLXI_22_Period_11_mux0001_0,
      ADR3 => VCC,
      O => XLXI_31_XLXI_22_Mmux_Period_11_10_30790
    );
  XLXI_31_XLXI_22_Mmux_Period_12_10 : X_LUT4
    generic map(
      INIT => X"EFE0",
      LOC => "SLICE_X16Y25"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_N62_0,
      ADR1 => XLXI_31_XLXI_22_N14,
      ADR2 => XLXI_31_XLXN_371_0_0,
      ADR3 => N152_0,
      O => XLXI_31_XLXI_22_Mmux_Period_12_10_30815
    );
  XLXI_31_XLXI_22_Mmux_Period_13_10 : X_LUT4
    generic map(
      INIT => X"000C",
      LOC => "SLICE_X24Y14"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_XLXI_22_Period_21_and0000,
      ADR2 => N166_0,
      ADR3 => XLXI_31_XLXN_373_3_0,
      O => XLXI_31_XLXI_22_Mmux_Period_13_10_30840
    );
  XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_2_7011 : X_LUT4
    generic map(
      INIT => X"FFE0",
      LOC => "SLICE_X41Y66"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_2_19_0,
      ADR1 => XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_2_14_0,
      ADR2 => XLXI_27_XLXI_86_XLXI_1_State(19),
      ADR3 => XLXI_27_XLXI_86_XLXI_1_State(20),
      O => XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_2_701
    );
  XLXI_27_XLXI_86_XLXI_2_regMOSI_2 : X_FF
    generic map(
      LOC => "SLICE_X41Y66",
      INIT => '1'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_regMOSI_2_DXMUX_30923,
      CE => XLXI_27_XLXI_86_XLXI_2_regMOSI_2_CEINV_30903,
      CLK => XLXI_27_XLXI_86_XLXI_2_regMOSI_2_CLKINV_30904,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_86_XLXI_2_regMOSI(2)
    );
  XLXI_31_XLXI_22_Mmux_Period_15_10 : X_LUT4
    generic map(
      INIT => X"DD88",
      LOC => "SLICE_X16Y22"
    )
    port map (
      ADR0 => XLXI_31_XLXN_371_0_0,
      ADR1 => XLXI_31_XLXI_22_Period_15_mux0001_0,
      ADR2 => VCC,
      ADR3 => XLXI_31_XLXI_22_Period_15_mux0002_0,
      O => XLXI_31_XLXI_22_Mmux_Period_15_10_30949
    );
  XLXI_31_XLXI_22_Mmux_Period_16_10 : X_LUT4
    generic map(
      INIT => X"EEE2",
      LOC => "SLICE_X24Y18"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Period_16_mux0002_0,
      ADR1 => XLXI_31_XLXN_371_0_0,
      ADR2 => XLXI_31_XLXI_22_Period_17_mux0007_0,
      ADR3 => XLXI_31_XLXI_22_N37_0,
      O => XLXI_31_XLXI_22_Mmux_Period_16_10_30974
    );
  XLXI_27_XLXI_86_XLXI_1_State_18 : X_SFF
    generic map(
      LOC => "SLICE_X34Y71",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_State_18_DXMUX_47398,
      CE => VCC,
      CLK => XLXI_27_XLXI_86_XLXI_1_State_18_CLKINV_47382,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_86_XLXI_1_State_18_SRINV_47383,
      O => XLXI_27_XLXI_86_XLXI_1_State(18)
    );
  XLXI_27_XLXI_86_XLXI_1_NextState_cmp_eq00044 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X36Y70"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_2_regMISO(6),
      ADR1 => XLXI_27_XLXI_86_XLXI_2_regMISO(5),
      ADR2 => XLXI_27_XLXI_86_XLXI_2_regMISO(7),
      ADR3 => XLXI_27_XLXI_86_XLXI_2_regMISO(4),
      O => XLXI_27_XLXI_86_XLXI_1_NextState_cmp_eq00044_47424
    );
  XLXI_27_XLXI_86_XLXI_1_NextState_cmp_eq000538 : X_LUT4
    generic map(
      INIT => X"0100",
      LOC => "SLICE_X38Y74"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_theCnt(2),
      ADR1 => XLXI_27_XLXI_86_XLXI_1_theCnt(3),
      ADR2 => XLXI_27_N332_0,
      ADR3 => XLXI_27_XLXI_86_XLXI_1_NextState_cmp_eq000031,
      O => XLXI_27_XLXI_86_XLXI_1_NextState_cmp_eq0005
    );
  XLXI_27_XLXI_86_XLXI_2_regMISO_0 : X_FF
    generic map(
      LOC => "SLICE_X32Y73",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_regMISO_1_DYMUX_47472,
      CE => XLXI_27_XLXI_86_XLXI_2_regMISO_1_CEINV_47469,
      CLK => XLXI_27_XLXI_86_XLXI_2_regMISO_1_CLKINV_47470,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_86_XLXI_2_regMISO(0)
    );
  XLXI_27_XLXI_86_XLXI_2_regMISO_1 : X_FF
    generic map(
      LOC => "SLICE_X32Y73",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_regMISO_1_DXMUX_47478,
      CE => XLXI_27_XLXI_86_XLXI_2_regMISO_1_CEINV_47469,
      CLK => XLXI_27_XLXI_86_XLXI_2_regMISO_1_CLKINV_47470,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_86_XLXI_2_regMISO(1)
    );
  XLXI_27_XLXI_86_XLXI_2_regMISO_2 : X_FF
    generic map(
      LOC => "SLICE_X36Y69",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_regMISO_3_DYMUX_47492,
      CE => XLXI_27_XLXI_86_XLXI_2_regMISO_3_CEINV_47489,
      CLK => XLXI_27_XLXI_86_XLXI_2_regMISO_3_CLKINV_47490,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_86_XLXI_2_regMISO(2)
    );
  XLXI_27_XLXI_86_XLXI_2_regMISO_3 : X_FF
    generic map(
      LOC => "SLICE_X36Y69",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_regMISO_3_DXMUX_47498,
      CE => XLXI_27_XLXI_86_XLXI_2_regMISO_3_CEINV_47489,
      CLK => XLXI_27_XLXI_86_XLXI_2_regMISO_3_CLKINV_47490,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_86_XLXI_2_regMISO(3)
    );
  XLXI_27_XLXI_86_XLXI_2_regMISO_4 : X_FF
    generic map(
      LOC => "SLICE_X36Y68",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_regMISO_5_DYMUX_47512,
      CE => XLXI_27_XLXI_86_XLXI_2_regMISO_5_CEINV_47509,
      CLK => XLXI_27_XLXI_86_XLXI_2_regMISO_5_CLKINV_47510,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_86_XLXI_2_regMISO(4)
    );
  XLXI_33_DATASys_5 : X_FF
    generic map(
      LOC => "SLICE_X28Y23",
      INIT => '0'
    )
    port map (
      I => XLXI_33_DATASys_5_DXMUX_47651,
      CE => XLXI_33_DATASys_5_CEINV_47642,
      CLK => XLXI_33_DATASys_5_CLKINV_47643,
      SET => GND,
      RST => GND,
      O => XLXI_33_DATASys(5)
    );
  XLXI_33_DATASys_6 : X_FF
    generic map(
      LOC => "SLICE_X28Y21",
      INIT => '0'
    )
    port map (
      I => XLXI_33_DATASys_7_DYMUX_47665,
      CE => XLXI_33_DATASys_7_CEINV_47662,
      CLK => XLXI_33_DATASys_7_CLKINV_47663,
      SET => GND,
      RST => GND,
      O => XLXI_33_DATASys(6)
    );
  XLXI_33_DATASys_7 : X_FF
    generic map(
      LOC => "SLICE_X28Y21",
      INIT => '0'
    )
    port map (
      I => XLXI_33_DATASys_7_DXMUX_47671,
      CE => XLXI_33_DATASys_7_CEINV_47662,
      CLK => XLXI_33_DATASys_7_CLKINV_47663,
      SET => GND,
      RST => GND,
      O => XLXI_33_DATASys(7)
    );
  XLXI_33_DATASys_8 : X_FF
    generic map(
      LOC => "SLICE_X28Y22",
      INIT => '0'
    )
    port map (
      I => XLXI_33_DATASys_9_DYMUX_47685,
      CE => XLXI_33_DATASys_9_CEINV_47682,
      CLK => XLXI_33_DATASys_9_CLKINV_47683,
      SET => GND,
      RST => GND,
      O => XLXI_33_DATASys(8)
    );
  XLXI_33_DATASys_9 : X_FF
    generic map(
      LOC => "SLICE_X28Y22",
      INIT => '0'
    )
    port map (
      I => XLXI_33_DATASys_9_DXMUX_47691,
      CE => XLXI_33_DATASys_9_CEINV_47682,
      CLK => XLXI_33_DATASys_9_CLKINV_47683,
      SET => GND,
      RST => GND,
      O => XLXI_33_DATASys(9)
    );
  XLXI_34_Mcount_cntMod11_xor_1_11 : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X55Y64"
    )
    port map (
      ADR0 => XLXI_34_cntMod11(1),
      ADR1 => XLXI_34_cntMod11(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_34_Result_1_2
    );
  XLXI_34_cntMod11_1 : X_SFF
    generic map(
      LOC => "SLICE_X55Y64",
      INIT => '0'
    )
    port map (
      I => XLXI_34_cntMod11_0_DYMUX_47716,
      CE => XLXI_34_cntMod11_0_CEINV_47704,
      CLK => XLXI_34_cntMod11_0_CLKINV_47705,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_34_cntMod11_0_SRINV_47706,
      O => XLXI_34_cntMod11(1)
    );
  XLXI_34_cntMod11_0 : X_SFF
    generic map(
      LOC => "SLICE_X55Y64",
      INIT => '0'
    )
    port map (
      I => XLXI_34_cntMod11_0_DXMUX_47723,
      CE => XLXI_34_cntMod11_0_CEINV_47704,
      CLK => XLXI_34_cntMod11_0_CLKINV_47705,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_34_cntMod11_0_SRINV_47706,
      O => XLXI_34_cntMod11(0)
    );
  XLXI_31_XLXI_22_Mrom_rom000091 : X_LUT4
    generic map(
      INIT => X"01B9",
      LOC => "SLICE_X22Y10"
    )
    port map (
      ADR0 => XLXI_31_XLXN_373(0),
      ADR1 => XLXI_31_XLXN_373_2_0,
      ADR2 => XLXI_31_XLXN_373_1_0,
      ADR3 => XLXI_31_XLXN_373_3_0,
      O => XLXI_31_XLXI_22_Mrom_rom00009
    );
  XLXI_31_XLXI_22_Tone_3_72 : X_LUT4
    generic map(
      INIT => X"FEFA",
      LOC => "SLICE_X20Y13"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_N21,
      ADR1 => XLXI_31_XLXN_373_2_0,
      ADR2 => XLXI_31_XLXI_22_N27,
      ADR3 => XLXI_31_XLXI_22_N69,
      O => XLXI_31_XLXI_22_Tone_3_72_47774
    );
  XLXI_27_XLXI_86_XLXI_2_regMISO_5 : X_FF
    generic map(
      LOC => "SLICE_X36Y68",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_regMISO_5_DXMUX_47518,
      CE => XLXI_27_XLXI_86_XLXI_2_regMISO_5_CEINV_47509,
      CLK => XLXI_27_XLXI_86_XLXI_2_regMISO_5_CLKINV_47510,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_86_XLXI_2_regMISO(5)
    );
  XLXI_27_XLXI_86_XLXI_2_regMISO_6 : X_FF
    generic map(
      LOC => "SLICE_X37Y70",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_regMISO_7_DYMUX_47532,
      CE => XLXI_27_XLXI_86_XLXI_2_regMISO_7_CEINV_47529,
      CLK => XLXI_27_XLXI_86_XLXI_2_regMISO_7_CLKINV_47530,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_86_XLXI_2_regMISO(6)
    );
  XLXI_27_XLXI_86_XLXI_2_regMISO_7 : X_FF
    generic map(
      LOC => "SLICE_X37Y70",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_regMISO_7_DXMUX_47538,
      CE => XLXI_27_XLXI_86_XLXI_2_regMISO_7_CEINV_47529,
      CLK => XLXI_27_XLXI_86_XLXI_2_regMISO_7_CLKINV_47530,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_86_XLXI_2_regMISO(7)
    );
  XLXI_34_ResDORdy_prevDIn : X_FF
    generic map(
      LOC => "SLICE_X35Y45",
      INIT => '0'
    )
    port map (
      I => XLXI_34_ResDORdy_prevDIn_DYMUX_47548,
      CE => VCC,
      CLK => XLXI_34_ResDORdy_prevDIn_CLKINV_47546,
      SET => GND,
      RST => GND,
      O => XLXI_34_ResDORdy_prevDIn_14603
    );
  XLXI_27_XLXI_90_adrSec_mux0002_5_0 : X_LUT4
    generic map(
      INIT => X"C0C0",
      LOC => "SLICE_X55Y38"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_90_adrRootDir(5),
      ADR2 => XLXI_27_XLXI_90_State(10),
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_adrSec_mux0002_5_0_47573
    );
  XLXI_27_XLXI_90_adrSec_mux0002_6_0 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X55Y40"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_State(10),
      ADR1 => XLXI_27_XLXI_90_adrRootDir(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_adrSec_mux0002_6_0_47597
    );
  XLXI_33_DATASys_4 : X_FF
    generic map(
      LOC => "SLICE_X28Y23",
      INIT => '0'
    )
    port map (
      I => XLXI_33_DATASys_5_DYMUX_47645,
      CE => XLXI_33_DATASys_5_CEINV_47642,
      CLK => XLXI_33_DATASys_5_CLKINV_47643,
      SET => GND,
      RST => GND,
      O => XLXI_33_DATASys(4)
    );
  XLXI_31_XLXI_22_Period_16_mux00051 : X_LUT4
    generic map(
      INIT => X"BAAA",
      LOC => "SLICE_X21Y21"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Period_21_mux0000_0,
      ADR1 => XLXI_31_XLXN_373_1_0,
      ADR2 => XLXI_31_XLXI_22_Period_21_and0000,
      ADR3 => XLXI_31_XLXI_22_N32,
      O => XLXI_31_XLXI_22_Period_16_mux0005
    );
  XLXI_27_XLXI_90_WORD_0 : X_FF
    generic map(
      LOC => "SLICE_X47Y41",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_WORD_1_DYMUX_48092,
      CE => XLXI_27_XLXI_90_WORD_1_CEINV_48089,
      CLK => XLXI_27_XLXI_90_WORD_1_CLKINV_48090,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_WORD(0)
    );
  XLXI_27_XLXI_90_WORD_1 : X_FF
    generic map(
      LOC => "SLICE_X47Y41",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_WORD_1_DXMUX_48098,
      CE => XLXI_27_XLXI_90_WORD_1_CEINV_48089,
      CLK => XLXI_27_XLXI_90_WORD_1_CLKINV_48090,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_WORD(1)
    );
  XLXI_27_XLXI_90_WORD_2 : X_FF
    generic map(
      LOC => "SLICE_X53Y41",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_WORD_3_DYMUX_48112,
      CE => XLXI_27_XLXI_90_WORD_3_CEINV_48109,
      CLK => XLXI_27_XLXI_90_WORD_3_CLKINV_48110,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_WORD(2)
    );
  XLXI_27_XLXI_90_WORD_3 : X_FF
    generic map(
      LOC => "SLICE_X53Y41",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_WORD_3_DXMUX_48118,
      CE => XLXI_27_XLXI_90_WORD_3_CEINV_48109,
      CLK => XLXI_27_XLXI_90_WORD_3_CLKINV_48110,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_WORD(3)
    );
  XLXI_27_XLXI_90_WORD_4 : X_FF
    generic map(
      LOC => "SLICE_X50Y41",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_WORD_5_DYMUX_48132,
      CE => XLXI_27_XLXI_90_WORD_5_CEINV_48129,
      CLK => XLXI_27_XLXI_90_WORD_5_CLKINV_48130,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_WORD(4)
    );
  XLXI_27_XLXI_90_WORD_5 : X_FF
    generic map(
      LOC => "SLICE_X50Y41",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_WORD_5_DXMUX_48138,
      CE => XLXI_27_XLXI_90_WORD_5_CEINV_48129,
      CLK => XLXI_27_XLXI_90_WORD_5_CLKINV_48130,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_WORD(5)
    );
  XLXI_34_reg11b_1 : X_FF
    generic map(
      LOC => "SLICE_X36Y46",
      INIT => '0'
    )
    port map (
      I => XLXN_116_1_DYMUX_48152,
      CE => XLXN_116_1_CEINV_48149,
      CLK => XLXN_116_1_CLKINV_48150,
      SET => GND,
      RST => GND,
      O => XLXN_116(0)
    );
  XLXI_34_reg11b_2 : X_FF
    generic map(
      LOC => "SLICE_X36Y46",
      INIT => '0'
    )
    port map (
      I => XLXN_116_1_DXMUX_48158,
      CE => XLXN_116_1_CEINV_48149,
      CLK => XLXN_116_1_CLKINV_48150,
      SET => GND,
      RST => GND,
      O => XLXN_116(1)
    );
  XLXI_27_XLXI_90_WORD_6 : X_FF
    generic map(
      LOC => "SLICE_X46Y48",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_WORD_7_DYMUX_48172,
      CE => XLXI_27_XLXI_90_WORD_7_CEINV_48169,
      CLK => XLXI_27_XLXI_90_WORD_7_CLKINV_48170,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_WORD(6)
    );
  XLXI_27_XLXI_90_WORD_7 : X_FF
    generic map(
      LOC => "SLICE_X46Y48",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_WORD_7_DXMUX_48178,
      CE => XLXI_27_XLXI_90_WORD_7_CEINV_48169,
      CLK => XLXI_27_XLXI_90_WORD_7_CLKINV_48170,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_WORD(7)
    );
  XLXI_34_reg11b_3 : X_FF
    generic map(
      LOC => "SLICE_X37Y48",
      INIT => '0'
    )
    port map (
      I => XLXN_116_3_DYMUX_48192,
      CE => XLXN_116_3_CEINV_48189,
      CLK => XLXN_116_3_CLKINV_48190,
      SET => GND,
      RST => GND,
      O => XLXN_116(2)
    );
  XLXI_34_reg11b_4 : X_FF
    generic map(
      LOC => "SLICE_X37Y48",
      INIT => '0'
    )
    port map (
      I => XLXN_116_3_DXMUX_48198,
      CE => XLXN_116_3_CEINV_48189,
      CLK => XLXN_116_3_CLKINV_48190,
      SET => GND,
      RST => GND,
      O => XLXN_116(3)
    );
  XLXI_27_XLXI_90_WORD_8 : X_FF
    generic map(
      LOC => "SLICE_X46Y52",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_WORD_9_DYMUX_48212,
      CE => XLXI_27_XLXI_90_WORD_9_CEINV_48209,
      CLK => XLXI_27_XLXI_90_WORD_9_CLKINV_48210,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_WORD(8)
    );
  XLXI_27_XLXI_90_WORD_9 : X_FF
    generic map(
      LOC => "SLICE_X46Y52",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_WORD_9_DXMUX_48218,
      CE => XLXI_27_XLXI_90_WORD_9_CEINV_48209,
      CLK => XLXI_27_XLXI_90_WORD_9_CLKINV_48210,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_WORD(9)
    );
  XLXI_34_reg11b_5 : X_FF
    generic map(
      LOC => "SLICE_X36Y47",
      INIT => '0'
    )
    port map (
      I => XLXN_116_5_DYMUX_48232,
      CE => XLXN_116_5_CEINV_48229,
      CLK => XLXN_116_5_CLKINV_48230,
      SET => GND,
      RST => GND,
      O => XLXN_116(4)
    );
  XLXI_34_reg11b_6 : X_FF
    generic map(
      LOC => "SLICE_X36Y47",
      INIT => '0'
    )
    port map (
      I => XLXN_116_5_DXMUX_48238,
      CE => XLXN_116_5_CEINV_48229,
      CLK => XLXN_116_5_CLKINV_48230,
      SET => GND,
      RST => GND,
      O => XLXN_116(5)
    );
  XLXI_34_reg11b_7 : X_FF
    generic map(
      LOC => "SLICE_X38Y53",
      INIT => '0'
    )
    port map (
      I => XLXN_116_7_DYMUX_48252,
      CE => XLXN_116_7_CEINV_48249,
      CLK => XLXN_116_7_CLKINV_48250,
      SET => GND,
      RST => GND,
      O => XLXN_116(6)
    );
  XLXI_34_reg11b_8 : X_FF
    generic map(
      LOC => "SLICE_X38Y53",
      INIT => '0'
    )
    port map (
      I => XLXN_116_7_DXMUX_48258,
      CE => XLXN_116_7_CEINV_48249,
      CLK => XLXN_116_7_CLKINV_48250,
      SET => GND,
      RST => GND,
      O => XLXN_116(7)
    );
  XLXI_31_XLXI_22_Mmux_Period_0_8_SW0 : X_LUT4
    generic map(
      INIT => X"6A9E",
      LOC => "SLICE_X22Y13"
    )
    port map (
      ADR0 => XLXI_31_XLXN_371_0_0,
      ADR1 => XLXI_31_XLXN_373_1_0,
      ADR2 => XLXI_31_XLXN_373_2_0,
      ADR3 => XLXI_31_XLXN_373(0),
      O => N124
    );
  XLXI_31_XLXI_25_Sample_Rdy_not00011 : X_LUT4
    generic map(
      INIT => X"7F7F",
      LOC => "SLICE_X28Y17"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Next_8b_Sample_and00013,
      ADR1 => XLXI_31_XLXI_25_Next_8b_Sample_and00011,
      ADR2 => XLXI_31_XLXI_25_Next_8b_Sample_and00012,
      ADR3 => VCC,
      O => XLXI_31_XLXI_25_Sample_Rdy_not0001
    );
  XLXI_31_FileReader_State_FSM_FFd10_In1 : X_LUT4
    generic map(
      INIT => X"CE0A",
      LOC => "SLICE_X12Y45"
    )
    port map (
      ADR0 => XLXI_31_FileReader_State_FSM_FFd11_12452,
      ADR1 => XLXI_31_FileReader_State_FSM_FFd1_12396,
      ADR2 => XLXN_154,
      ADR3 => XLXI_31_FileReader_Playing_Stop_12395,
      O => XLXI_31_FileReader_State_cmp_eq0006
    );
  XLXI_31_FileReader_State_FSM_FFd10 : X_SFF
    generic map(
      LOC => "SLICE_X12Y45",
      INIT => '0'
    )
    port map (
      I => XLXI_31_FileReader_State_FSM_FFd10_DXMUX_47853,
      CE => VCC,
      CLK => XLXI_31_FileReader_State_FSM_FFd10_CLKINV_47836,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_31_FileReader_State_FSM_FFd10_SRINV_47837,
      O => XLXI_31_FileReader_State_FSM_FFd10_12415
    );
  XLXI_31_XLXI_4_next_state_2_2_SW0 : X_LUT4
    generic map(
      INIT => X"FF77",
      LOC => "SLICE_X39Y50"
    )
    port map (
      ADR0 => XLXN_116(2),
      ADR1 => XLXN_116(0),
      ADR2 => VCC,
      ADR3 => XLXN_116(1),
      O => N2
    );
  XLXI_27_XLXI_90_Res_DO_CE_DIn_SR_0 : X_FF
    generic map(
      LOC => "SLICE_X34Y62",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_Res_DO_CE_DIn_SR_1_DYMUX_47891,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_Res_DO_CE_DIn_SR_1_CLKINV_47889,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_Res_DO_CE_DIn_SR(0)
    );
  XLXI_27_XLXI_90_DO_CE_50M1 : X_LUT4
    generic map(
      INIT => X"A0A0",
      LOC => "SLICE_X34Y62"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_RxCE1_12369,
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_90_State(18),
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_DO_CE_50M
    );
  XLXI_27_XLXI_90_Res_DO_CE_DIn_SR_1 : X_FF
    generic map(
      LOC => "SLICE_X34Y62",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_Res_DO_CE_DIn_SR_1_DXMUX_47904,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_Res_DO_CE_DIn_SR_1_CLKINV_47889,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_Res_DO_CE_DIn_SR(1)
    );
  XLXI_31_FileReader_Playing_Time_mux0000_28_SW0 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X1Y38"
    )
    port map (
      ADR0 => XLXN_155(3),
      ADR1 => XLXI_31_FileReader_Playing_Time(3),
      ADR2 => XLXI_31_FileReader_State_cmp_eq0012,
      ADR3 => XLXI_31_FileReader_N0,
      O => N44
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_or00001 : X_LUT4
    generic map(
      INIT => X"FFEE",
      LOC => "SLICE_X36Y74"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_State(1),
      ADR1 => XLXI_27_XLXI_86_XLXI_1_State(11),
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_86_XLXN_1,
      O => XLXI_27_XLXI_86_XLXI_1_theCnt_or0000
    );
  XLXI_27_XLXI_86_XLXI_1_State_14 : X_SFF
    generic map(
      LOC => "SLICE_X36Y71",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_State_14_DYMUX_47965,
      CE => XLXI_27_XLXI_86_XLXI_1_State_14_CEINV_47961,
      CLK => XLXI_27_XLXI_86_XLXI_1_State_14_CLKINV_47962,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_86_XLXI_1_State_14_SRINV_47963,
      O => XLXI_27_XLXI_86_XLXI_1_State(14)
    );
  XLXI_27_XLXI_86_XLXI_1_State_19 : X_SFF
    generic map(
      LOC => "SLICE_X38Y72",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_State_19_DXMUX_47983,
      CE => XLXI_27_XLXI_86_XLXI_1_State_19_CEINV_47977,
      CLK => XLXI_27_XLXI_86_XLXI_1_State_19_CLKINV_47978,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_86_XLXI_1_State_19_REVUSED_47981,
      SRST => XLXI_27_XLXI_86_XLXI_1_State_19_SRINV_47979,
      O => XLXI_27_XLXI_86_XLXI_1_State(19)
    );
  XLXI_31_FileReader_Playing_Time_and0000117 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X1Y43"
    )
    port map (
      ADR0 => XLXI_31_FileReader_State_FSM_FFd4_12402,
      ADR1 => N122,
      ADR2 => XLXI_31_FileReader_State_FSM_FFd10_12415,
      ADR3 => XLXI_31_FileReader_Playing_Time_and0000110_0,
      O => XLXI_31_FileReader_N4
    );
  XLXI_34_ByteRdy_and0000 : X_LUT4
    generic map(
      INIT => X"0096",
      LOC => "SLICE_X38Y50"
    )
    port map (
      ADR0 => XLXI_34_reg11b(9),
      ADR1 => XLXI_34_Mxor_ByteRdy_xor0000_xo_5_0,
      ADR2 => XLXI_34_Mxor_ByteRdy_xor0000_xo_4_0,
      ADR3 => XLXI_34_N6,
      O => XLXI_34_ByteRdy_and0000_48039
    );
  XLXI_34_ByteRdy : X_SFF
    generic map(
      LOC => "SLICE_X38Y50",
      INIT => '0'
    )
    port map (
      I => XLXI_34_ByteRdy_DXMUX_48042,
      CE => VCC,
      CLK => XLXI_34_ByteRdy_CLKINV_48024,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_34_ByteRdy_SRINV_48025,
      O => XLXI_34_ByteRdy_14476
    );
  XLXI_27_XLXI_89_Full512 : X_SFF
    generic map(
      LOC => "SLICE_X19Y45",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_89_Full512_DXMUX_31382,
      CE => VCC,
      CLK => XLXI_27_XLXI_89_Full512_CLKINV_31359,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_89_Full512_REVUSED_31372,
      SRST => XLXI_27_XLXI_89_Full512_SRINV_31360,
      O => XLXI_27_XLXI_89_Full512_12433
    );
  XLXI_27_XLXI_90_State_19 : X_FF
    generic map(
      LOC => "SLICE_X41Y52",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_State_19_DXMUX_31415,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_State_19_CLKINV_31397,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_State(19)
    );
  XLXI_27_XLXI_90_Result_4_2 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X47Y43"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_cnt32(0),
      ADR1 => XLXI_27_XLXI_90_cnt32(3),
      ADR2 => XLXI_27_XLXI_90_cnt32(2),
      ADR3 => XLXI_27_XLXI_90_cnt32(1),
      O => XLXI_27_XLXI_90_Result_4_3
    );
  XLXI_27_XLXI_90_Result_4_1 : X_LUT4
    generic map(
      INIT => X"7FFF",
      LOC => "SLICE_X47Y43"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_cnt32(0),
      ADR1 => XLXI_27_XLXI_90_cnt32(3),
      ADR2 => XLXI_27_XLXI_90_cnt32(2),
      ADR3 => XLXI_27_XLXI_90_cnt32(1),
      O => XLXI_27_XLXI_90_Result_4_2_31474
    );
  XLXI_27_XLXI_90_cnt32_4 : X_SFF
    generic map(
      LOC => "SLICE_X47Y43",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_cnt32_4_DXMUX_31478,
      CE => XLXI_27_XLXI_90_cnt32_4_CEINV_31458,
      CLK => XLXI_27_XLXI_90_cnt32_4_CLKINV_31459,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_cnt32_4_REVUSED_31468,
      SRST => XLXI_27_XLXI_90_cnt32_4_SRINV_31460,
      O => XLXI_27_XLXI_90_cnt32(4)
    );
  XLXI_27_XLXI_86_XLXI_2_regMOSI_0 : X_FF
    generic map(
      LOC => "SLICE_X40Y69",
      INIT => '1'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_regMOSI_0_DXMUX_31514,
      CE => XLXI_27_XLXI_86_XLXI_2_regMOSI_0_CEINV_31493,
      CLK => XLXI_27_XLXI_86_XLXI_2_regMOSI_0_CLKINV_31494,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_86_XLXI_2_regMOSI(0)
    );
  XLXI_33_regPISO_not00011 : X_LUT4
    generic map(
      INIT => X"F0F4",
      LOC => "SLICE_X32Y10"
    )
    port map (
      ADR0 => XLXI_33_Cnt(3),
      ADR1 => XLXI_33_N4_0,
      ADR2 => XLXI_33_iBusy_13777,
      ADR3 => XLXI_33_N2,
      O => XLXI_33_regPISO_not0001
    );
  XLXI_27_XLXI_90_nrClus_1_mux000013 : X_LUT4
    generic map(
      INIT => X"F8F8",
      LOC => "SLICE_X52Y37"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_N24,
      ADR1 => XLXI_27_XLXI_90_WORD(1),
      ADR2 => XLXI_27_XLXI_90_nrClus_1_mux00007_O,
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_nrClus_1_mux000013_31922
    );
  XLXI_27_XLXI_90_FSize_31_mux0000 : X_LUT4
    generic map(
      INIT => X"FDA8",
      LOC => "SLICE_X46Y75"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_DO_CE_50M_0,
      ADR1 => XLXI_27_XLXI_90_FSize_sub0000(31),
      ADR2 => XLXI_27_XLXI_90_FSize_31_mux0000_SW1_O,
      ADR3 => XLXI_27_N130_0,
      O => XLXI_27_XLXI_90_FSize_31_mux0000_31948
    );
  XLXI_27_XLXI_90_FSize_31 : X_FF
    generic map(
      LOC => "SLICE_X46Y75",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_31_DXMUX_31951,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_FSize_31_CLKINV_31936,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_FSize(31)
    );
  XLXI_27_XLXI_90_NextState_and00131 : X_LUT4
    generic map(
      INIT => X"4000",
      LOC => "SLICE_X42Y57"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_cnt512(1),
      ADR1 => XLXI_27_XLXI_90_cnt512(0),
      ADR2 => XLXI_27_XLXI_90_N90,
      ADR3 => XLXI_27_XLXI_90_cnt512(3),
      O => XLXI_27_XLXI_90_NextState_and0013
    );
  XLXI_31_XLXI_22_Period_2_mux000111 : X_LUT4
    generic map(
      INIT => X"A000",
      LOC => "SLICE_X14Y24"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Period_21_and0000,
      ADR1 => VCC,
      ADR2 => XLXI_31_XLXN_373_1_0,
      ADR3 => XLXI_31_XLXI_22_N35,
      O => XLXI_31_XLXI_22_N37
    );
  XLXI_27_XLXI_90_adrFAT_22_mux00003 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X49Y55"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_regMISO(6),
      ADR1 => XLXI_27_XLXI_86_XLXI_1_RxCE1_12369,
      ADR2 => XLXI_27_XLXI_90_State(5),
      ADR3 => XLXI_27_XLXI_90_adrFAT_20_cmp_eq0000,
      O => XLXI_27_XLXI_90_adrFAT_22_mux00003_32024
    );
  XLXI_27_XLXI_90_adrFAT_22_mux00005 : X_LUT4
    generic map(
      INIT => X"FCCC",
      LOC => "SLICE_X50Y59"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_90_adrFAT_22_mux00003_0,
      ADR2 => XLXI_27_XLXI_90_N45,
      ADR3 => XLXI_27_XLXI_90_adrFAT_add0000(22),
      O => XLXI_27_XLXI_90_adrFAT_22_mux00005_32048
    );
  XLXI_31_XLXI_27_Tone_DUMMY_0_101 : X_LUT4
    generic map(
      INIT => X"0ACC",
      LOC => "SLICE_X19Y46"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Tone_Char(5),
      ADR1 => Tone_0_OBUF_0,
      ADR2 => XLXI_31_XLXI_27_Tone_DUMMY_0_101_SW0_O,
      ADR3 => XLXI_31_XLXI_27_state(0),
      O => XLXI_31_XLXN_371(0)
    );
  XLXI_31_XLXI_22_Period_2_mux00013 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X17Y21"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Period_21_mux0000_0,
      ADR1 => XLXI_31_XLXI_22_Period_6_mux0007_0,
      ADR2 => XLXI_31_XLXI_22_N52_0,
      ADR3 => XLXI_31_XLXI_22_N41,
      O => XLXI_31_XLXI_22_Period_2_mux0001
    );
  XLXI_27_XLXI_90_State_mux0002_3_1 : X_LUT4
    generic map(
      INIT => X"44F4",
      LOC => "SLICE_X44Y50"
    )
    port map (
      ADR0 => XLXI_31_XLXI_27_File_Source_Selected_12344,
      ADR1 => XLXI_27_XLXI_90_State(27),
      ADR2 => XLXI_27_XLXI_90_N31,
      ADR3 => XLXI_27_XLXI_90_State_mux0002_3_1_SW2_O,
      O => XLXI_27_XLXI_90_State_mux0002_3_1_31786
    );
  XLXI_27_XLXI_90_State_28 : X_FF
    generic map(
      LOC => "SLICE_X44Y50",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_State_28_DXMUX_31789,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_State_28_CLKINV_31773,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_State(28)
    );
  XLXI_27_XLXI_90_State_mux0002_5_1 : X_LUT4
    generic map(
      INIT => X"F444",
      LOC => "SLICE_X41Y53"
    )
    port map (
      ADR0 => XLXI_31_XLXI_27_File_Source_Selected_12344,
      ADR1 => XLXI_27_XLXI_90_State(13),
      ADR2 => XLXI_27_XLXI_90_N31,
      ADR3 => XLXI_27_XLXI_90_State_mux0002_5_1_SW0_O,
      O => XLXI_27_XLXI_90_State_mux0002_5_1_31816
    );
  XLXI_27_XLXI_90_State_26 : X_FF
    generic map(
      LOC => "SLICE_X41Y53",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_State_26_DXMUX_31819,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_State_26_CLKINV_31804,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_State(26)
    );
  XLXI_33_iBusy_cmp_eq00001 : X_LUT4
    generic map(
      INIT => X"000A",
      LOC => "SLICE_X33Y11"
    )
    port map (
      ADR0 => XLXI_33_Cnt(4),
      ADR1 => VCC,
      ADR2 => XLXI_33_Cnt(3),
      ADR3 => XLXI_33_N1,
      O => XLXI_33_iBusy_cmp_eq0000
    );
  XLXI_27_XLXI_90_FSize_30_mux0000 : X_LUT4
    generic map(
      INIT => X"FBC8",
      LOC => "SLICE_X47Y75"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_FSize_sub0000(30),
      ADR1 => XLXI_27_XLXI_90_DO_CE_50M_0,
      ADR2 => XLXI_27_XLXI_90_FSize_30_mux0000_SW1_O,
      ADR3 => XLXI_27_N127_0,
      O => XLXI_27_XLXI_90_FSize_30_mux0000_31870
    );
  XLXI_27_XLXI_90_FSize_30 : X_FF
    generic map(
      LOC => "SLICE_X47Y75",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_30_DXMUX_31873,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_FSize_30_CLKINV_31858,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_FSize(30)
    );
  XLXI_27_XLXI_90_FSize_28_mux0000 : X_LUT4
    generic map(
      INIT => X"EEE2",
      LOC => "SLICE_X45Y72"
    )
    port map (
      ADR0 => XLXI_27_N121_0,
      ADR1 => XLXI_27_XLXI_90_DO_CE_50M_0,
      ADR2 => XLXI_27_XLXI_90_FSize_28_mux0000_SW1_O,
      ADR3 => XLXI_27_XLXI_90_FSize_sub0000(28),
      O => XLXI_27_XLXI_90_FSize_28_mux0000_32699
    );
  XLXI_27_XLXI_90_FSize_28 : X_FF
    generic map(
      LOC => "SLICE_X45Y72",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_28_DXMUX_32702,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_FSize_28_CLKINV_32687,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_FSize(28)
    );
  XLXI_31_XLXI_22_Period_6_mux00011 : X_LUT4
    generic map(
      INIT => X"FB88",
      LOC => "SLICE_X14Y14"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_N67,
      ADR1 => XLXI_31_XLXN_373(0),
      ADR2 => XLXI_31_XLXN_373_2_0,
      ADR3 => XLXI_31_XLXI_22_N69,
      O => XLXI_31_XLXI_22_Period_6_mux0001
    );
  XLXI_31_XLXI_22_Period_6_mux00071 : X_LUT4
    generic map(
      INIT => X"5000",
      LOC => "SLICE_X14Y22"
    )
    port map (
      ADR0 => XLXI_31_XLXN_373_1_0,
      ADR1 => VCC,
      ADR2 => XLXI_31_XLXI_22_Period_21_and0000,
      ADR3 => XLXI_31_XLXI_22_N32,
      O => XLXI_31_XLXI_22_Period_6_mux0007
    );
  XLXI_27_XLXI_90_NextState_and000144 : X_LUT4
    generic map(
      INIT => X"C800",
      LOC => "SLICE_X47Y55"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_NextState_and000120_0,
      ADR1 => XLXI_27_XLXI_86_XLXI_1_RxCE1_12369,
      ADR2 => XLXI_27_XLXI_90_NextState_and00014_0,
      ADR3 => XLXI_27_XLXI_90_NextState_cmp_eq0000,
      O => XLXI_27_XLXI_90_NextState_and0001
    );
  XLXI_27_XLXI_90_NextState_and000232 : X_LUT4
    generic map(
      INIT => X"C080",
      LOC => "SLICE_X48Y57"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_NextState_and00024_0,
      ADR1 => XLXI_27_XLXI_86_XLXI_1_RxCE1_12369,
      ADR2 => XLXI_27_XLXI_90_NextState_cmp_eq0001,
      ADR3 => XLXI_27_XLXI_90_NextState_and000212_0,
      O => XLXI_27_XLXI_90_NextState_and0002
    );
  XLXI_27_XLXI_90_NextState_and000521 : X_LUT4
    generic map(
      INIT => X"00A0",
      LOC => "SLICE_X42Y59"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_cnt512(0),
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_90_N33,
      ADR3 => XLXI_27_XLXI_90_cnt512(1),
      O => XLXI_27_XLXI_90_N97
    );
  XLXI_27_XLXI_90_FSize_29_mux0000 : X_LUT4
    generic map(
      INIT => X"FCAC",
      LOC => "SLICE_X46Y72"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_FSize_sub0000(29),
      ADR1 => XLXI_27_N124_0,
      ADR2 => XLXI_27_XLXI_90_DO_CE_50M_0,
      ADR3 => XLXI_27_XLXI_90_FSize_29_mux0000_SW1_O,
      O => XLXI_27_XLXI_90_FSize_29_mux0000_32849
    );
  XLXI_31_XLXI_22_Period_4_mux00071 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X12Y20"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_N52_0,
      ADR1 => XLXI_31_XLXI_22_Period_21_mux0000_0,
      ADR2 => XLXI_31_XLXI_22_Period_17_mux0005_0,
      ADR3 => XLXI_31_XLXI_22_Period_20_mux0000,
      O => XLXI_31_XLXI_22_Period_4_mux0007
    );
  XLXI_33_regPISO_mux0000_18_1 : X_LUT4
    generic map(
      INIT => X"F000",
      LOC => "SLICE_X31Y12"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_33_N0,
      ADR3 => XLXI_33_regPISO(17),
      O => XLXI_33_regPISO_mux0000(18)
    );
  XLXI_33_regPISO_18 : X_FF
    generic map(
      LOC => "SLICE_X31Y12",
      INIT => '0'
    )
    port map (
      I => XLXI_33_regPISO_18_DXMUX_32253,
      CE => XLXI_33_regPISO_18_CEINV_32235,
      CLK => XLXI_33_regPISO_18_CLKINV_32236,
      SET => GND,
      RST => GND,
      O => XLXI_33_regPISO(18)
    );
  XLXI_27_XLXI_90_FSize_25_mux0000 : X_LUT4
    generic map(
      INIT => X"EEE4",
      LOC => "SLICE_X47Y71"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_DO_CE_50M_0,
      ADR1 => XLXI_27_N103_0,
      ADR2 => XLXI_27_XLXI_90_FSize_sub0000(25),
      ADR3 => XLXI_27_XLXI_90_FSize_25_mux0000_SW1_O,
      O => XLXI_27_XLXI_90_FSize_25_mux0000_32281
    );
  XLXI_27_XLXI_90_FSize_25 : X_FF
    generic map(
      LOC => "SLICE_X47Y71",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_25_DXMUX_32284,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_FSize_25_CLKINV_32269,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_FSize(25)
    );
  XLXI_27_XLXI_90_FSize_26_mux0000 : X_LUT4
    generic map(
      INIT => X"FCAC",
      LOC => "SLICE_X47Y73"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_FSize_sub0000(26),
      ADR1 => XLXI_27_N115_0,
      ADR2 => XLXI_27_XLXI_90_DO_CE_50M_0,
      ADR3 => XLXI_27_XLXI_90_FSize_26_mux0000_SW1_O,
      O => XLXI_27_XLXI_90_FSize_26_mux0000_32311
    );
  XLXI_27_XLXI_90_FSize_26 : X_FF
    generic map(
      LOC => "SLICE_X47Y73",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_26_DXMUX_32314,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_FSize_26_CLKINV_32299,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_FSize(26)
    );
  XLXI_27_XLXI_90_adrRootDir_not000111 : X_LUT4
    generic map(
      INIT => X"1000",
      LOC => "SLICE_X49Y52"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_cnt512(5),
      ADR1 => XLXI_27_XLXI_90_cnt512(2),
      ADR2 => XLXI_27_XLXI_90_N61,
      ADR3 => XLXI_27_XLXI_90_cnt512(4),
      O => XLXI_27_XLXI_90_N37
    );
  XLXI_31_XLXI_22_Tone_3_428 : X_LUT4
    generic map(
      INIT => X"FC0C",
      LOC => "SLICE_X25Y17"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_XLXI_22_Mmux_Period_12_5_f6,
      ADR2 => XLXI_31_XLXN_371(3),
      ADR3 => XLXI_31_XLXI_22_Tone_3_413_13218,
      O => XLXI_31_XLXN_232(12)
    );
  XLXI_31_XLXI_22_Mmux_Period_3_11_SW0 : X_LUT4
    generic map(
      INIT => X"D580",
      LOC => "SLICE_X15Y21"
    )
    port map (
      ADR0 => XLXI_31_XLXN_371_0_0,
      ADR1 => XLXI_31_XLXI_22_Period_14_cmp_eq0000,
      ADR2 => XLXI_31_XLXI_22_Period_21_and0000,
      ADR3 => XLXI_31_XLXI_22_Period_9_mux0008,
      O => N118
    );
  XLXI_31_XLXI_22_Period_5_mux00021 : X_LUT4
    generic map(
      INIT => X"020A",
      LOC => "SLICE_X14Y20"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_N29,
      ADR1 => XLXI_31_XLXI_22_N66,
      ADR2 => XLXI_31_XLXI_22_Period_14_cmp_eq0000,
      ADR3 => XLXI_31_XLXI_22_N44,
      O => XLXI_31_XLXI_22_Period_5_mux0002
    );
  XLXI_27_XLXI_90_nrClus_2_mux000013 : X_LUT4
    generic map(
      INIT => X"FFC0",
      LOC => "SLICE_X49Y41"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_90_N24,
      ADR2 => XLXI_27_XLXI_90_WORD(2),
      ADR3 => XLXI_27_XLXI_90_nrClus_2_mux00007_O,
      O => XLXI_27_XLXI_90_nrClus_2_mux000013_32595
    );
  XLXI_27_XLXI_90_NextState_or00031 : X_LUT4
    generic map(
      INIT => X"FC0C",
      LOC => "SLICE_X47Y45"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_90_Mcompar_NextState_cmp_eq0022_cy_4_Q,
      ADR2 => XLXI_27_XLXI_90_ffFAT32n16_12371,
      ADR3 => XLXI_27_XLXI_90_NextState_cmp_eq0021,
      O => XLXI_27_XLXI_90_NextState_or0003
    );
  XLXI_27_XLXI_90_FSize_27_mux0000 : X_LUT4
    generic map(
      INIT => X"EEF0",
      LOC => "SLICE_X47Y72"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_FSize_sub0000(27),
      ADR1 => XLXI_27_XLXI_90_FSize_27_mux0000_SW1_O,
      ADR2 => XLXI_27_N118_0,
      ADR3 => XLXI_27_XLXI_90_DO_CE_50M_0,
      O => XLXI_27_XLXI_90_FSize_27_mux0000_32645
    );
  XLXI_27_XLXI_90_FSize_27 : X_FF
    generic map(
      LOC => "SLICE_X47Y72",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_27_DXMUX_32648,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_FSize_27_CLKINV_32633,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_FSize(27)
    );
  XLXI_31_XLXI_22_Period_3_mux000111 : X_LUT4
    generic map(
      INIT => X"A0A0",
      LOC => "SLICE_X14Y25"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Period_21_and0000,
      ADR1 => VCC,
      ADR2 => XLXI_31_XLXI_22_Period_14_cmp_eq0000,
      ADR3 => VCC,
      O => XLXI_31_XLXI_22_N52
    );
  XLXI_31_XLXI_25_Last_Period_12 : X_FF
    generic map(
      LOC => "SLICE_X25Y17",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Last_Period_12_DXMUX_32371,
      CE => XLXI_31_XLXI_25_Last_Period_12_CEINVNOT,
      CLK => XLXI_31_XLXI_25_Last_Period_12_CLKINV_32355,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Last_Period(12)
    );
  XLXI_31_XLXI_22_Tone_3_527 : X_LUT4
    generic map(
      INIT => X"F2F2",
      LOC => "SLICE_X22Y17"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Mmux_Period_11_5_f6,
      ADR1 => XLXI_31_XLXN_371(3),
      ADR2 => XLXI_31_XLXI_22_Tone_3_519_13214,
      ADR3 => VCC,
      O => XLXI_31_XLXN_232(11)
    );
  XLXI_31_XLXI_25_Last_Period_11 : X_FF
    generic map(
      LOC => "SLICE_X22Y17",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Last_Period_11_DXMUX_32405,
      CE => XLXI_31_XLXI_25_Last_Period_11_CEINVNOT,
      CLK => XLXI_31_XLXI_25_Last_Period_11_CLKINV_32389,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Last_Period(11)
    );
  XLXI_31_XLXI_22_Tone_3_727 : X_LUT4
    generic map(
      INIT => X"FF0A",
      LOC => "SLICE_X21Y16"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Mmux_Period_8_5_f6,
      ADR1 => VCC,
      ADR2 => XLXI_31_XLXN_371(3),
      ADR3 => XLXI_31_XLXI_22_Tone_3_719_13335,
      O => XLXI_31_XLXN_232(8)
    );
  XLXI_31_XLXI_25_Last_Period_8 : X_FF
    generic map(
      LOC => "SLICE_X21Y16",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Last_Period_8_DXMUX_32439,
      CE => XLXI_31_XLXI_25_Last_Period_8_CEINVNOT,
      CLK => XLXI_31_XLXI_25_Last_Period_8_CLKINV_32423,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Last_Period(8)
    );
  XLXI_27_XLXI_90_NextState_and0003 : X_LUT4
    generic map(
      INIT => X"0055",
      LOC => "SLICE_X47Y57"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_N35_0,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_90_NextState_and0003_SW0_SW0_O,
      O => XLXI_27_XLXI_90_NextState_and0003_32465
    );
  XLXI_31_XLXI_22_Tone_3_928 : X_LUT4
    generic map(
      INIT => X"E4E4",
      LOC => "SLICE_X21Y12"
    )
    port map (
      ADR0 => XLXI_31_XLXN_371(3),
      ADR1 => XLXI_31_XLXI_22_Mmux_Period_6_5_f6,
      ADR2 => XLXI_31_XLXI_22_Tone_3_913_13329,
      ADR3 => VCC,
      O => XLXI_31_XLXN_232(6)
    );
  XLXI_31_XLXI_25_Last_Period_6 : X_FF
    generic map(
      LOC => "SLICE_X21Y12",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Last_Period_6_DXMUX_32497,
      CE => XLXI_31_XLXI_25_Last_Period_6_CEINVNOT,
      CLK => XLXI_31_XLXI_25_Last_Period_6_CLKINV_32481,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Last_Period(6)
    );
  XLXI_27_XLXI_89_DoPOP_and00001 : X_LUT4
    generic map(
      INIT => X"008C",
      LOC => "SLICE_X16Y45"
    )
    port map (
      ADR0 => XLXI_27_XLXI_89_cntBytes(0),
      ADR1 => XLXN_152_0,
      ADR2 => XLXI_27_XLXI_89_N3,
      ADR3 => XLXI_27_XLXI_89_State(0),
      O => XLXI_27_XLXI_89_DoPOP
    );
  XLXI_27_XLXI_90_adrSec_4 : X_SFF
    generic map(
      LOC => "SLICE_X50Y48",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_4_DXMUX_33459,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_adrSec_4_CLKINV_33443,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_adrSec_4_SRINV_33444,
      SRST => GND,
      O => XLXI_27_XLXI_90_adrSec(4)
    );
  XLXI_27_XLXI_90_adrSec_mux0002_5_23 : X_LUT4
    generic map(
      INIT => X"5450",
      LOC => "SLICE_X51Y38"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_State(10),
      ADR1 => XLXI_27_XLXI_90_adrSec_mux0002_0_1_14227,
      ADR2 => XLXI_27_XLXI_90_adrSec_mux0002_5_11_O,
      ADR3 => XLXI_27_XLXI_90_adrSec_share0000(5),
      O => XLXI_27_XLXI_90_adrSec_mux0002_5_23_33489
    );
  XLXI_27_XLXI_90_adrSec_5 : X_SFF
    generic map(
      LOC => "SLICE_X51Y38",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_5_DXMUX_33492,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_adrSec_5_CLKINV_33476,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_adrSec_5_SRINV_33477,
      SRST => GND,
      O => XLXI_27_XLXI_90_adrSec(5)
    );
  XLXI_27_XLXI_90_adrSec_mux0002_6_23 : X_LUT4
    generic map(
      INIT => X"3230",
      LOC => "SLICE_X52Y41"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrSec_share0000(6),
      ADR1 => XLXI_27_XLXI_90_State(10),
      ADR2 => XLXI_27_XLXI_90_adrSec_mux0002_6_11_O,
      ADR3 => XLXI_27_XLXI_90_adrSec_mux0002_0_1_14227,
      O => XLXI_27_XLXI_90_adrSec_mux0002_6_23_33522
    );
  XLXI_27_XLXI_90_adrSec_6 : X_SFF
    generic map(
      LOC => "SLICE_X52Y41",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_6_DXMUX_33525,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_adrSec_6_CLKINV_33509,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_adrSec_6_SRINV_33510,
      SRST => GND,
      O => XLXI_27_XLXI_90_adrSec(6)
    );
  XLXI_27_XLXI_90_adrSec_mux0002_7_23 : X_LUT4
    generic map(
      INIT => X"0F08",
      LOC => "SLICE_X50Y42"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrSec_mux0002_0_1_14227,
      ADR1 => XLXI_27_XLXI_90_adrSec_share0000(7),
      ADR2 => XLXI_27_XLXI_90_State(10),
      ADR3 => XLXI_27_XLXI_90_adrSec_mux0002_7_11_O,
      O => XLXI_27_XLXI_90_adrSec_mux0002_7_23_33555
    );
  XLXI_27_XLXI_90_adrSec_7 : X_SFF
    generic map(
      LOC => "SLICE_X50Y42",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_7_DXMUX_33558,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_adrSec_7_CLKINV_33542,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_adrSec_7_SRINV_33543,
      SRST => GND,
      O => XLXI_27_XLXI_90_adrSec(7)
    );
  XLXI_27_XLXI_90_adrSec_mux0002_8_23 : X_LUT4
    generic map(
      INIT => X"3230",
      LOC => "SLICE_X51Y42"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrSec_share0000(8),
      ADR1 => XLXI_27_XLXI_90_State(10),
      ADR2 => XLXI_27_XLXI_90_adrSec_mux0002_8_11_O,
      ADR3 => XLXI_27_XLXI_90_adrSec_mux0002_0_1_14227,
      O => XLXI_27_XLXI_90_adrSec_mux0002_8_23_33588
    );
  XLXI_27_XLXI_90_adrSec_8 : X_SFF
    generic map(
      LOC => "SLICE_X51Y42",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_8_DXMUX_33591,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_adrSec_8_CLKINV_33575,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_adrSec_8_SRINV_33576,
      SRST => GND,
      O => XLXI_27_XLXI_90_adrSec(8)
    );
  XLXI_27_XLXI_86_XLXI_2_NextState_and00011 : X_LUT4
    generic map(
      INIT => X"2000",
      LOC => "SLICE_X32Y80"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_2_SCK_T_0,
      ADR1 => XLXI_27_N286_0,
      ADR2 => SDC_SCK_OBUF_12432,
      ADR3 => XLXI_27_XLXI_86_XLXI_2_iRxByteCE_cmp_eq0001,
      O => XLXI_27_XLXI_86_XLXI_2_NextState_and0001
    );
  XLXI_31_XLXI_22_Period_8_mux00011 : X_LUT4
    generic map(
      INIT => X"7070",
      LOC => "SLICE_X16Y23"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_N30,
      ADR1 => XLXI_31_XLXN_373_1_0,
      ADR2 => XLXI_31_XLXI_22_N29,
      ADR3 => VCC,
      O => XLXI_31_XLXI_22_Period_8_mux0001
    );
  XLXI_31_XLXI_22_Period_8_mux00031 : X_LUT4
    generic map(
      INIT => X"FFBA",
      LOC => "SLICE_X14Y16"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_N67,
      ADR1 => XLXI_31_XLXN_373(0),
      ADR2 => XLXI_31_XLXI_22_N38,
      ADR3 => XLXI_31_XLXI_22_Period_1_mux0001,
      O => XLXI_31_XLXI_22_Period_8_mux0003
    );
  XLXI_31_XLXI_22_Period_8_mux00091 : X_LUT4
    generic map(
      INIT => X"FBF0",
      LOC => "SLICE_X14Y17"
    )
    port map (
      ADR0 => XLXI_31_XLXN_373_1_0,
      ADR1 => XLXI_31_XLXN_373(0),
      ADR2 => XLXI_31_XLXI_22_N14,
      ADR3 => XLXI_31_XLXI_22_Period_18_mux0006,
      O => XLXI_31_XLXI_22_Period_8_mux0009
    );
  XLXI_31_XLXI_22_Period_10_mux00041 : X_LUT4
    generic map(
      INIT => X"FFC4",
      LOC => "SLICE_X18Y12"
    )
    port map (
      ADR0 => XLXI_31_XLXN_373(0),
      ADR1 => XLXI_31_XLXI_22_Period_18_mux0006,
      ADR2 => XLXI_31_XLXN_373_1_0,
      ADR3 => XLXI_31_XLXI_22_N13,
      O => XLXI_31_XLXI_22_Period_10_mux0004
    );
  XLXI_31_XLXI_22_Period_10_mux00072 : X_LUT4
    generic map(
      INIT => X"FF40",
      LOC => "SLICE_X16Y14"
    )
    port map (
      ADR0 => XLXI_31_XLXN_373_3_0,
      ADR1 => XLXI_31_XLXN_373_1_0,
      ADR2 => XLXI_31_XLXI_22_Period_21_and0000,
      ADR3 => XLXI_31_XLXI_22_N72,
      O => XLXI_31_XLXI_22_Period_10_mux0007
    );
  XLXI_27_XLXI_90_State_mux0002_25_126_SW0 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X42Y61"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_State(28),
      ADR1 => XLXI_27_XLXI_90_State(18),
      ADR2 => XLXI_27_XLXI_90_State_mux0002_25_19_O,
      ADR3 => XLXI_27_XLXI_90_State(5),
      O => XLXI_27_N320
    );
  XLXI_27_XLXI_90_nrClus_5_mux00005 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X48Y41"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_FSize_0_and0000,
      ADR1 => XLXI_27_XLXI_86_XLXI_1_regMISO(5),
      ADR2 => XLXI_27_XLXI_90_N91,
      ADR3 => XLXI_27_XLXI_90_N47,
      O => XLXI_27_XLXI_90_nrClus_5_mux00005_33180
    );
  XLXI_31_XLXI_22_Tone_3_1027 : X_LUT4
    generic map(
      INIT => X"F4F4",
      LOC => "SLICE_X17Y18"
    )
    port map (
      ADR0 => XLXI_31_XLXN_371(3),
      ADR1 => XLXI_31_XLXI_22_Mmux_Period_5_5_f6,
      ADR2 => XLXI_31_XLXI_22_Tone_3_1019_13325,
      ADR3 => VCC,
      O => XLXI_31_XLXN_232(5)
    );
  XLXI_31_XLXI_25_Last_Period_5 : X_FF
    generic map(
      LOC => "SLICE_X17Y18",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Last_Period_5_DXMUX_33212,
      CE => XLXI_31_XLXI_25_Last_Period_5_CEINVNOT,
      CLK => XLXI_31_XLXI_25_Last_Period_5_CLKINV_33196,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Last_Period(5)
    );
  XLXI_31_XLXI_22_Tone_3_1229 : X_LUT4
    generic map(
      INIT => X"FCAC",
      LOC => "SLICE_X21Y19"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Tone_3_125_0,
      ADR1 => XLXI_31_XLXI_22_Mmux_Period_3_5_f6,
      ADR2 => XLXI_31_XLXN_371(3),
      ADR3 => XLXI_31_XLXI_22_Tone_3_128_O,
      O => XLXI_31_XLXN_232(3)
    );
  XLXI_31_XLXI_25_Last_Period_3 : X_FF
    generic map(
      LOC => "SLICE_X21Y19",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Last_Period_3_DXMUX_33246,
      CE => XLXI_31_XLXI_25_Last_Period_3_CEINVNOT,
      CLK => XLXI_31_XLXI_25_Last_Period_3_CLKINV_33229,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Last_Period(3)
    );
  XLXI_27_XLXI_90_adrSec_mux0002_0_11 : X_LUT4
    generic map(
      INIT => X"0010",
      LOC => "SLICE_X47Y47"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_State(17),
      ADR1 => XLXI_27_XLXI_90_State(21),
      ADR2 => XLXI_27_XLXI_90_adrSec(0),
      ADR3 => XLXI_27_XLXI_90_adrSec_or0000,
      O => XLXI_27_XLXI_90_adrSec_mux0002_0_11_33272
    );
  XLXI_27_XLXI_90_adrSec_mux0002_0_23 : X_LUT4
    generic map(
      INIT => X"00EC",
      LOC => "SLICE_X49Y46"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrSec_share0000(0),
      ADR1 => XLXI_27_XLXI_90_adrSec_mux0002_0_11_0,
      ADR2 => XLXI_27_XLXI_90_adrSec_mux0002_0_1_14227,
      ADR3 => XLXI_27_XLXI_90_State(10),
      O => XLXI_27_XLXI_90_adrSec_mux0002_0_23_33300
    );
  XLXI_27_XLXI_90_adrSec_0 : X_SFF
    generic map(
      LOC => "SLICE_X49Y46",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_0_DXMUX_33303,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_adrSec_0_CLKINV_33287,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_adrSec_0_SRINV_33288,
      SRST => GND,
      O => XLXI_27_XLXI_90_adrSec(0)
    );
  XLXI_27_XLXI_90_FSize_29 : X_FF
    generic map(
      LOC => "SLICE_X46Y72",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_29_DXMUX_32852,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_FSize_29_CLKINV_32837,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_FSize(29)
    );
  XLXI_27_XLXI_90_nrClus_16_mux00001113 : X_LUT4
    generic map(
      INIT => X"70F0",
      LOC => "SLICE_X47Y53"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_cnt512(5),
      ADR1 => XLXI_27_XLXI_90_N47,
      ADR2 => XLXI_27_XLXI_90_nrClus_0_and0000,
      ADR3 => XLXI_27_XLXI_90_N93,
      O => XLXI_27_XLXI_90_nrClus_16_mux00001113_32877
    );
  XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_1_11 : X_LUT4
    generic map(
      INIT => X"BAAA",
      LOC => "SLICE_X33Y74"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_2_iRxByteCE_cmp_eq0001,
      ADR1 => XLXI_27_XLXI_86_XLXI_2_State(1),
      ADR2 => XLXI_27_XLXI_86_XLXN_1,
      ADR3 => XLXI_27_XLXI_86_XLXI_2_N7,
      O => XLXI_27_XLXI_86_XLXI_2_N1
    );
  XLXI_27_XLXI_90_adrFAT_22_mux000017 : X_LUT4
    generic map(
      INIT => X"D0C0",
      LOC => "SLICE_X54Y60"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrFAT_20_cmp_eq0000,
      ADR1 => XLXI_27_XLXI_90_N28,
      ADR2 => XLXI_27_XLXI_90_adrFAT(22),
      ADR3 => XLXI_27_XLXI_90_adrFAT_10_and0000,
      O => XLXI_27_XLXI_90_adrFAT_22_mux000017_32929
    );
  XLXI_27_XLXI_90_adrFAT_22 : X_SFF
    generic map(
      LOC => "SLICE_X54Y60",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_22_DXMUX_32932,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_adrFAT_22_CLKINV_32914,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_adrFAT_22_SRINV_32915,
      SRST => GND,
      O => XLXI_27_XLXI_90_adrFAT(22)
    );
  XLXI_27_XLXI_90_RET_mux0000_0_1 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X41Y61"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_90_RET_0_Q,
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_90_N0,
      O => XLXI_27_XLXI_90_RET_mux0000(0)
    );
  XLXI_27_XLXI_90_RET_0 : X_FF
    generic map(
      LOC => "SLICE_X41Y61",
      INIT => '1'
    )
    port map (
      I => XLXI_27_XLXI_90_RET_0_DXMUX_32963,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_RET_0_CLKINV_32946,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_RET_0_Q
    );
  XLXI_27_XLXI_90_nrClus_3_mux000013 : X_LUT4
    generic map(
      INIT => X"FCF0",
      LOC => "SLICE_X53Y42"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_90_WORD(3),
      ADR2 => XLXI_27_XLXI_90_nrClus_3_mux00007_O,
      ADR3 => XLXI_27_XLXI_90_N24,
      O => XLXI_27_XLXI_90_nrClus_3_mux000013_32988
    );
  XLXI_31_XLXI_22_Period_13_mux00101 : X_LUT4
    generic map(
      INIT => X"BAAA",
      LOC => "SLICE_X20Y23"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_N58,
      ADR1 => XLXI_31_XLXN_373_1_0,
      ADR2 => XLXI_31_XLXI_22_N38,
      ADR3 => XLXI_31_XLXN_373(0),
      O => XLXI_31_XLXI_22_Period_13_mux0010
    );
  XLXI_31_XLXI_22_Period_13_mux00031 : X_LUT4
    generic map(
      INIT => X"FF88",
      LOC => "SLICE_X18Y16"
    )
    port map (
      ADR0 => XLXI_31_XLXN_373_2_0,
      ADR1 => XLXI_31_XLXI_22_N67,
      ADR2 => VCC,
      ADR3 => XLXI_31_XLXI_22_N27,
      O => XLXI_31_XLXI_22_Period_13_mux0003
    );
  XLXI_31_XLXI_22_Period_13_mux00041 : X_LUT4
    generic map(
      INIT => X"FEF4",
      LOC => "SLICE_X17Y19"
    )
    port map (
      ADR0 => XLXI_31_XLXN_373(0),
      ADR1 => XLXI_31_XLXI_22_N69,
      ADR2 => XLXI_31_XLXI_22_Period_1_mux0001,
      ADR3 => XLXI_31_XLXI_22_N67,
      O => XLXI_31_XLXI_22_Period_13_mux0004
    );
  XLXI_31_XLXI_22_Period_13_mux00091 : X_LUT4
    generic map(
      INIT => X"FF44",
      LOC => "SLICE_X18Y20"
    )
    port map (
      ADR0 => XLXI_31_XLXN_373(0),
      ADR1 => XLXI_31_XLXI_22_N67,
      ADR2 => VCC,
      ADR3 => XLXI_31_XLXI_22_N71,
      O => XLXI_31_XLXI_22_Period_13_mux0009
    );
  XLXI_31_XLXI_25_Next_8b_Sample_A_mux0000_6_1 : X_LUT4
    generic map(
      INIT => X"6A00",
      LOC => "SLICE_X30Y26"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Next_8b_Sample_A(6),
      ADR1 => XLXI_31_XLXI_25_Next_8b_Sample_A(5),
      ADR2 => XLXI_31_XLXI_25_Next_8b_Sample_A(4),
      ADR3 => XLXI_31_XLXI_25_N23,
      O => XLXI_31_XLXI_25_Next_8b_Sample_A_mux0000(6)
    );
  XLXI_31_XLXI_25_Next_8b_Sample_A_6 : X_FF
    generic map(
      LOC => "SLICE_X30Y26",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Next_8b_Sample_A_6_DXMUX_34195,
      CE => XLXI_31_XLXI_25_Next_8b_Sample_A_6_CEINV_34177,
      CLK => XLXI_31_XLXI_25_Next_8b_Sample_A_6_CLKINV_34178,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Next_8b_Sample_A(6)
    );
  XLXI_31_XLXI_27_Octave_DUMMY_1_Q : X_LUT4
    generic map(
      INIT => X"5C0C",
      LOC => "SLICE_X14Y30"
    )
    port map (
      ADR0 => N92_0,
      ADR1 => XLXI_31_XLXI_28_Current_Oct_Num(1),
      ADR2 => XLXI_31_XLXI_27_state(0),
      ADR3 => XLXI_31_FileReader_N9,
      O => XLXI_31_XLXN_373(1)
    );
  XLXI_27_XLXI_90_State_mux0002_25_134 : X_LUT4
    generic map(
      INIT => X"3300",
      LOC => "SLICE_X39Y61"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_XLXI_27_File_Source_Selected_12344,
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_90_State_mux0002_25_126_O,
      O => XLXI_27_XLXI_90_State_mux0002_25_1
    );
  XLXI_27_XLXI_90_State_6 : X_FF
    generic map(
      LOC => "SLICE_X39Y61",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_State_6_DXMUX_33785,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_State_6_CLKINV_33768,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_State(6)
    );
  XLXI_27_XLXI_90_nrClus_6_mux00005 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X47Y40"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_FSize_0_and0000,
      ADR1 => XLXI_27_XLXI_90_N91,
      ADR2 => XLXI_27_XLXI_90_N47,
      ADR3 => XLXI_27_XLXI_86_XLXI_1_regMISO(6),
      O => XLXI_27_XLXI_90_nrClus_6_mux00005_33810
    );
  XLXI_31_XLXI_25_Next_8b_Sample_B_mux0000_4_Q : X_LUT4
    generic map(
      INIT => X"0322",
      LOC => "SLICE_X30Y31"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Next_8b_Sample_A(4),
      ADR1 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002,
      ADR2 => XLXI_31_XLXI_25_Next_8b_Sample_B_mux0000_4_SW1_O,
      ADR3 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_Q,
      O => XLXI_31_XLXI_25_Next_8b_Sample_B_mux0000_4_Q_33838
    );
  XLXI_31_XLXI_25_Next_8b_Sample_B_4 : X_FF
    generic map(
      LOC => "SLICE_X30Y31",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Next_8b_Sample_B_4_DXMUX_33841,
      CE => XLXI_31_XLXI_25_Next_8b_Sample_B_4_CEINV_33824,
      CLK => XLXI_31_XLXI_25_Next_8b_Sample_B_4_CLKINV_33825,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Next_8b_Sample_B(4)
    );
  XLXI_31_XLXI_25_Next_8b_Sample_B_mux0000_6_Q : X_LUT4
    generic map(
      INIT => X"020E",
      LOC => "SLICE_X31Y27"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Next_8b_Sample_A(6),
      ADR1 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_Q,
      ADR2 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002,
      ADR3 => XLXI_31_XLXI_25_Next_8b_Sample_B_mux0000_6_SW1_O,
      O => XLXI_31_XLXI_25_Next_8b_Sample_B_mux0000_6_Q_33871
    );
  XLXI_31_XLXI_25_Next_8b_Sample_B_6 : X_FF
    generic map(
      LOC => "SLICE_X31Y27",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Next_8b_Sample_B_6_DXMUX_33874,
      CE => XLXI_31_XLXI_25_Next_8b_Sample_B_6_CEINV_33857,
      CLK => XLXI_31_XLXI_25_Next_8b_Sample_B_6_CLKINV_33858,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Next_8b_Sample_B(6)
    );
  XLXI_31_XLXI_22_Period_12_mux00032 : X_LUT4
    generic map(
      INIT => X"5300",
      LOC => "SLICE_X15Y25"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_N35,
      ADR1 => XLXI_31_XLXI_22_N32,
      ADR2 => XLXI_31_XLXN_373_1_0,
      ADR3 => XLXI_31_XLXI_22_N40,
      O => XLXI_31_XLXI_22_Period_12_mux0003
    );
  XLXI_31_XLXI_22_Period_12_mux00041 : X_LUT4
    generic map(
      INIT => X"FEFC",
      LOC => "SLICE_X17Y20"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_N69,
      ADR1 => XLXI_31_XLXI_22_Period_1_mux0001,
      ADR2 => XLXI_31_XLXI_22_N26,
      ADR3 => XLXI_31_XLXN_373(0),
      O => XLXI_31_XLXI_22_Period_12_mux0004
    );
  XLXI_27_XLXI_90_adrSec_mux0002_9_23 : X_LUT4
    generic map(
      INIT => X"00F8",
      LOC => "SLICE_X50Y51"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrSec_share0000(9),
      ADR1 => XLXI_27_XLXI_90_adrSec_mux0002_0_1_14227,
      ADR2 => XLXI_27_XLXI_90_adrSec_mux0002_9_11_O,
      ADR3 => XLXI_27_XLXI_90_State(10),
      O => XLXI_27_XLXI_90_adrSec_mux0002_9_23_33621
    );
  XLXI_27_XLXI_90_adrSec_9 : X_SFF
    generic map(
      LOC => "SLICE_X50Y51",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_9_DXMUX_33624,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_adrSec_9_CLKINV_33608,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_adrSec_9_SRINV_33609,
      SRST => GND,
      O => XLXI_27_XLXI_90_adrSec(9)
    );
  XLXI_27_XLXI_90_FSize_9_mux0000_SW0 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X47Y62"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_regMISO(1),
      ADR1 => XLXI_27_XLXI_90_FSize(9),
      ADR2 => XLXI_27_XLXI_90_N51,
      ADR3 => XLXI_27_XLXI_90_N12,
      O => XLXI_27_N57
    );
  XLXI_27_XLXI_90_nrClus_4_mux000013 : X_LUT4
    generic map(
      INIT => X"F8F8",
      LOC => "SLICE_X51Y46"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_N24,
      ADR1 => XLXI_27_XLXI_90_WORD(4),
      ADR2 => XLXI_27_XLXI_90_nrClus_4_mux00007_O,
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_nrClus_4_mux000013_33674
    );
  XLXI_31_XLXI_22_Period_11_mux00021 : X_LUT4
    generic map(
      INIT => X"A0A8",
      LOC => "SLICE_X19Y21"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Period_21_and0000,
      ADR1 => XLXI_31_XLXI_22_N0,
      ADR2 => XLXI_31_XLXI_22_N31,
      ADR3 => XLXI_31_XLXN_373_3_0,
      O => XLXI_31_XLXI_22_Period_11_mux0002
    );
  XLXI_27_XLXI_89_Full512_mux0000217 : X_LUT4
    generic map(
      INIT => X"0010",
      LOC => "SLICE_X16Y43"
    )
    port map (
      ADR0 => XLXI_27_XLXI_89_cntBytes(7),
      ADR1 => XLXI_27_XLXI_89_cntBytes(1),
      ADR2 => XLXI_27_XLXI_89_Full512_mux0000212_O,
      ADR3 => XLXI_27_XLXI_89_cntBytes(8),
      O => XLXI_27_XLXI_89_Full512_mux0000217_33722
    );
  XLXI_27_XLXI_86_XLXI_2_Mmux_NextState8 : X_LUT4
    generic map(
      INIT => X"04AA",
      LOC => "SLICE_X32Y78"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_2_State(3),
      ADR1 => XLXI_27_XLXI_86_XLXI_2_State(0),
      ADR2 => XLXI_27_N214_0,
      ADR3 => XLXI_27_XLXI_86_XLXI_2_NextState_and0000,
      O => XLXI_27_XLXI_86_XLXI_2_NextState(3)
    );
  XLXI_27_XLXI_86_XLXI_2_State_3 : X_SFF
    generic map(
      LOC => "SLICE_X32Y78",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_State_3_DXMUX_33754,
      CE => VCC,
      CLK => XLXI_27_XLXI_86_XLXI_2_State_3_CLKINV_33738,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_86_XLXI_2_State_3_SRINV_33739,
      O => XLXI_27_XLXI_86_XLXI_2_State(3)
    );
  XLXI_27_XLXI_90_adrSec_mux0002_1_23 : X_LUT4
    generic map(
      INIT => X"5540",
      LOC => "SLICE_X51Y45"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_State(10),
      ADR1 => XLXI_27_XLXI_90_adrSec_share0000(1),
      ADR2 => XLXI_27_XLXI_90_adrSec_mux0002_0_1_14227,
      ADR3 => XLXI_27_XLXI_90_adrSec_mux0002_1_11_O,
      O => XLXI_27_XLXI_90_adrSec_mux0002_1_23_33333
    );
  XLXI_27_XLXI_90_adrSec_1 : X_SFF
    generic map(
      LOC => "SLICE_X51Y45",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_1_DXMUX_33336,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_adrSec_1_CLKINV_33320,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_adrSec_1_SRINV_33321,
      SRST => GND,
      O => XLXI_27_XLXI_90_adrSec(1)
    );
  XLXI_27_XLXI_90_adrSec_mux0002_2_23 : X_LUT4
    generic map(
      INIT => X"3320",
      LOC => "SLICE_X49Y47"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrSec_share0000(2),
      ADR1 => XLXI_27_XLXI_90_State(10),
      ADR2 => XLXI_27_XLXI_90_adrSec_mux0002_0_1_14227,
      ADR3 => XLXI_27_XLXI_90_adrSec_mux0002_2_11_O,
      O => XLXI_27_XLXI_90_adrSec_mux0002_2_23_33366
    );
  XLXI_27_XLXI_90_adrSec_2 : X_SFF
    generic map(
      LOC => "SLICE_X49Y47",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_2_DXMUX_33369,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_adrSec_2_CLKINV_33353,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_adrSec_2_SRINV_33354,
      SRST => GND,
      O => XLXI_27_XLXI_90_adrSec(2)
    );
  XLXI_27_XLXI_90_adrSec_mux0003_21_1 : X_LUT4
    generic map(
      INIT => X"CA00",
      LOC => "SLICE_X46Y46"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_nrClus(9),
      ADR1 => XLXI_27_XLXI_90_nrClus(8),
      ADR2 => XLXI_27_XLXI_90_ffFAT32n16_12371,
      ADR3 => XLXI_27_XLXI_90_N56,
      O => XLXI_27_XLXI_90_adrSec_mux0003(21)
    );
  XLXI_27_XLXI_90_adrSec_mux0002_3_23 : X_LUT4
    generic map(
      INIT => X"5450",
      LOC => "SLICE_X50Y49"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_State(10),
      ADR1 => XLXI_27_XLXI_90_adrSec_share0000(3),
      ADR2 => XLXI_27_XLXI_90_adrSec_mux0002_3_11_O,
      ADR3 => XLXI_27_XLXI_90_adrSec_mux0002_0_1_14227,
      O => XLXI_27_XLXI_90_adrSec_mux0002_3_23_33423
    );
  XLXI_27_XLXI_90_adrSec_3 : X_SFF
    generic map(
      LOC => "SLICE_X50Y49",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_3_DXMUX_33426,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_adrSec_3_CLKINV_33410,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_adrSec_3_SRINV_33411,
      SRST => GND,
      O => XLXI_27_XLXI_90_adrSec(3)
    );
  XLXI_27_XLXI_90_adrSec_mux0002_4_23 : X_LUT4
    generic map(
      INIT => X"5444",
      LOC => "SLICE_X50Y48"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_State(10),
      ADR1 => XLXI_27_XLXI_90_adrSec_mux0002_4_11_O,
      ADR2 => XLXI_27_XLXI_90_adrSec_mux0002_0_1_14227,
      ADR3 => XLXI_27_XLXI_90_adrSec_share0000(4),
      O => XLXI_27_XLXI_90_adrSec_mux0002_4_23_33456
    );
  XLXI_27_XLXI_90_FSize_16_mux0000_SW0 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X47Y66"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_regMISO(0),
      ADR1 => XLXI_27_XLXI_90_N13,
      ADR2 => XLXI_27_XLXI_90_N52,
      ADR3 => XLXI_27_XLXI_90_FSize(16),
      O => XLXI_27_N73
    );
  XLXI_27_XLXI_90_FSize_24_mux0000_SW1 : X_LUT4
    generic map(
      INIT => X"A088",
      LOC => "SLICE_X46Y68"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_FSize_0_and0000,
      ADR1 => XLXI_27_XLXI_90_FSize(24),
      ADR2 => XLXI_27_XLXI_86_XLXI_1_regMISO(0),
      ADR3 => XLXI_27_XLXI_90_NextState_cmp_eq0020,
      O => XLXI_27_N101
    );
  XLXI_27_XLXI_90_NextState_cmp_eq000552 : X_LUT4
    generic map(
      INIT => X"30C0",
      LOC => "SLICE_X46Y43"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_90_cnt32(4),
      ADR2 => XLXI_27_XLXI_90_N94,
      ADR3 => XLXI_27_XLXI_90_ffSpC32n16_12285,
      O => XLXI_27_XLXI_90_NextState_cmp_eq0005
    );
  XLXI_27_XLXI_90_adrFAT_6_mux0000_SW0 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X54Y45"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrFAT(6),
      ADR1 => XLXI_27_XLXI_90_N45,
      ADR2 => XLXI_27_XLXI_90_N7,
      ADR3 => XLXI_27_XLXI_90_adrFAT_add0000(6),
      O => XLXI_27_N172
    );
  XLXI_27_XLXI_90_adrSec_mux0003_14_SW0 : X_LUT4
    generic map(
      INIT => X"B800",
      LOC => "SLICE_X45Y47"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_nrClus(3),
      ADR1 => XLXI_27_XLXI_90_ffSpC32n16_12285,
      ADR2 => XLXI_27_XLXI_90_nrClus(4),
      ADR3 => XLXI_27_XLXI_90_N43,
      O => XLXI_27_N256
    );
  XLXI_27_XLXI_90_nrClus_5_mux000013 : X_LUT4
    generic map(
      INIT => X"FCF0",
      LOC => "SLICE_X51Y41"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_90_WORD(5),
      ADR2 => XLXI_27_XLXI_90_nrClus_5_mux00007_O,
      ADR3 => XLXI_27_XLXI_90_N24,
      O => XLXI_27_XLXI_90_nrClus_5_mux000013_34068
    );
  XLXI_27_XLXI_86_XLXI_1_State_11 : X_SFF
    generic map(
      LOC => "SLICE_X34Y73",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_State_11_DXMUX_34550,
      CE => VCC,
      CLK => XLXI_27_XLXI_86_XLXI_1_State_11_CLKINV_34533,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_86_XLXI_1_State_11_SRINV_34534,
      O => XLXI_27_XLXI_86_XLXI_1_State(11)
    );
  XLXI_27_XLXI_86_XLXI_1_NextState_1_121 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X37Y75"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_State(0),
      ADR1 => XLXI_27_XLXI_86_XLXI_1_State(7),
      ADR2 => XLXI_27_N334_0,
      ADR3 => XLXI_27_XLXI_86_XLXI_1_NextState_1_18_O,
      O => XLXI_27_XLXI_86_XLXI_1_NextState_1_121_34580
    );
  XLXI_27_XLXI_86_XLXI_1_State_1 : X_SFF
    generic map(
      LOC => "SLICE_X37Y75",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_State_1_DXMUX_34583,
      CE => VCC,
      CLK => XLXI_27_XLXI_86_XLXI_1_State_1_CLKINV_34566,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_86_XLXI_1_State_1_SRINV_34567,
      O => XLXI_27_XLXI_86_XLXI_1_State(1)
    );
  XLXI_34_DataE0_cmp_eq00001 : X_LUT4
    generic map(
      INIT => X"0080",
      LOC => "SLICE_X37Y47"
    )
    port map (
      ADR0 => XLXN_116(5),
      ADR1 => XLXN_116(6),
      ADR2 => XLXN_116(7),
      ADR3 => XLXI_34_DataE0_cmp_eq00001_SW0_O,
      O => XLXI_34_N0
    );
  XLXI_27_XLXI_90_nrClus_6_mux000013 : X_LUT4
    generic map(
      INIT => X"F8F8",
      LOC => "SLICE_X50Y39"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_WORD(6),
      ADR1 => XLXI_27_XLXI_90_N24,
      ADR2 => XLXI_27_XLXI_90_nrClus_6_mux00007_O,
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_nrClus_6_mux000013_34633
    );
  XLXI_31_XLXI_22_Period_15_mux00051 : X_LUT4
    generic map(
      INIT => X"A000",
      LOC => "SLICE_X18Y25"
    )
    port map (
      ADR0 => XLXI_31_XLXN_373_1_0,
      ADR1 => VCC,
      ADR2 => XLXI_31_XLXI_22_N30,
      ADR3 => XLXI_31_XLXI_22_Period_21_and0000,
      O => XLXI_31_XLXI_22_Period_15_mux0005
    );
  XLXI_31_XLXI_22_Period_10_mux0010 : X_LUT4
    generic map(
      INIT => X"F0F7",
      LOC => "SLICE_X18Y14"
    )
    port map (
      ADR0 => XLXI_31_XLXN_373_3_0,
      ADR1 => XLXI_31_XLXI_22_N7_0,
      ADR2 => XLXI_31_XLXI_22_N27,
      ADR3 => N36,
      O => XLXI_31_XLXI_22_Period_10_mux0010_34681
    );
  XLXI_31_XLXI_22_Period_16_mux00081 : X_LUT4
    generic map(
      INIT => X"CCEC",
      LOC => "SLICE_X19Y25"
    )
    port map (
      ADR0 => XLXI_31_XLXN_373(0),
      ADR1 => XLXI_31_XLXI_22_N23,
      ADR2 => XLXI_31_XLXI_22_N38,
      ADR3 => XLXI_31_XLXN_373_1_0,
      O => XLXI_31_XLXI_22_Period_16_mux0008
    );
  XLXI_31_XLXI_22_Period_14_mux00101 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X22Y20"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Period_17_mux0005_0,
      ADR1 => XLXI_31_XLXI_22_N52_0,
      ADR2 => XLXI_31_XLXI_22_Period_19_mux0001_0,
      ADR3 => XLXI_31_XLXI_22_Period_16_mux0006,
      O => XLXI_31_XLXI_22_Period_14_mux0010
    );
  XLXI_31_XLXI_22_Period_14_mux00091 : X_LUT4
    generic map(
      INIT => X"F4FC",
      LOC => "SLICE_X21Y22"
    )
    port map (
      ADR0 => XLXI_31_XLXN_373(0),
      ADR1 => XLXI_31_XLXI_22_Period_18_mux0006,
      ADR2 => XLXI_31_XLXI_22_N14,
      ADR3 => XLXI_31_XLXN_373_1_0,
      O => XLXI_31_XLXI_22_Period_14_mux0009
    );
  XLXI_27_XLXI_90_ffSpC32n16_cmp_eq000025 : X_LUT4
    generic map(
      INIT => X"F000",
      LOC => "SLICE_X45Y59"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_90_ffSpC32n16_cmp_eq000011_0,
      ADR3 => XLXI_27_XLXI_90_ffSpC32n16_cmp_eq000024_O,
      O => XLXI_27_XLXI_90_ffSpC32n16_cmp_eq0000
    );
  XLXI_27_XLXI_90_ffSpC32n16 : X_FF
    generic map(
      LOC => "SLICE_X45Y59",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_ffSpC32n16_DXMUX_34469,
      CE => XLXI_27_XLXI_90_ffSpC32n16_CEINV_34451,
      CLK => XLXI_27_XLXI_90_ffSpC32n16_CLKINV_34452,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_ffSpC32n16_12285
    );
  XLXI_31_XLXI_25_Next_8b_Sample_and000141 : X_LUT4
    generic map(
      INIT => X"8080",
      LOC => "SLICE_X28Y19"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Next_8b_Sample_and00012,
      ADR1 => XLXI_31_XLXI_25_Next_8b_Sample_and00011,
      ADR2 => XLXI_31_XLXI_25_Next_8b_Sample_and00013,
      ADR3 => VCC,
      O => XLXI_31_XLXI_25_Next_8b_Sample_and0001
    );
  XLXI_27_XLXI_90_adrRootDir_not00013 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X49Y54"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_N37_0,
      ADR1 => XLXI_27_XLXI_90_nrClus_0_and0000,
      ADR2 => XLXI_27_XLXI_90_N53,
      ADR3 => XLXI_27_XLXI_90_cnt512(3),
      O => XLXI_27_XLXI_90_adrRootDir_not0001
    );
  XLXI_27_XLXI_86_XLXI_1_NextState_11_11 : X_LUT4
    generic map(
      INIT => X"2F2F",
      LOC => "SLICE_X34Y73"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_State(11),
      ADR1 => XLXI_27_XLXI_86_XLXI_1_NextState_and0000,
      ADR2 => XLXI_27_XLXI_86_XLXI_1_NextState_11_1_SW0_O,
      ADR3 => VCC,
      O => XLXI_27_XLXI_86_XLXI_1_NextState_11_11_34547
    );
  XLXI_31_XLXI_27_Octave_DUMMY_2_Q : X_LUT4
    generic map(
      INIT => X"3B08",
      LOC => "SLICE_X15Y26"
    )
    port map (
      ADR0 => XLXI_31_FileReader_N9,
      ADR1 => XLXI_31_XLXI_27_state(0),
      ADR2 => XLXI_31_XLXI_27_Octave_DUMMY_2_SW0_O,
      ADR3 => XLXI_31_XLXI_28_Current_Oct_Num(2),
      O => XLXI_31_XLXN_373(2)
    );
  XLXI_31_XLXI_27_Octave_DUMMY_3_Q : X_LUT4
    generic map(
      INIT => X"3B08",
      LOC => "SLICE_X14Y23"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Octave_Char(3),
      ADR1 => XLXI_31_XLXI_27_state(0),
      ADR2 => XLXI_31_XLXI_27_Octave_DUMMY_3_SW0_O,
      ADR3 => XLXI_31_XLXI_28_Current_Oct_Num(3),
      O => XLXI_31_XLXN_373(3)
    );
  XLXI_27_XLXI_90_FSize_2_mux0000_SW0 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X46Y61"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_N49,
      ADR1 => XLXI_27_XLXI_90_FSize(2),
      ADR2 => XLXI_27_XLXI_90_N111,
      ADR3 => XLXI_27_XLXI_86_XLXI_1_regMISO(2),
      O => XLXI_27_N30
    );
  XLXI_27_XLXI_90_NextState_and0004180 : X_LUT4
    generic map(
      INIT => X"DF00",
      LOC => "SLICE_X43Y59"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_regMISO(5),
      ADR1 => XLXI_27_XLXI_90_NextState_and0004149_0,
      ADR2 => XLXI_27_XLXI_86_XLXI_1_regMISO(4),
      ADR3 => XLXI_27_XLXI_90_NextState_and0004178_O,
      O => XLXI_27_XLXI_90_NextState_and0004
    );
  XLXI_27_XLXI_90_NextState_and0004149 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X44Y58"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_NextState_and0004135_0,
      ADR1 => XLXI_27_XLXI_86_XLXI_1_regMISO(1),
      ADR2 => XLXI_27_XLXI_86_XLXI_1_regMISO(0),
      ADR3 => XLXI_27_XLXI_90_NextState_and0004102_O,
      O => XLXI_27_XLXI_90_NextState_and0004149_34341
    );
  XLXI_27_XLXI_90_NextState_and0021171 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X50Y40"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_NextState_and0021158_0,
      ADR1 => XLXI_27_XLXI_90_NextState_and0021125_0,
      ADR2 => XLXI_27_XLXI_90_NextState_and0021149_0,
      ADR3 => XLXI_27_XLXI_90_NextState_and0021112_O,
      O => XLXI_27_XLXI_90_N35
    );
  XLXI_31_XLXI_22_Period_14_mux00021 : X_LUT4
    generic map(
      INIT => X"FFAC",
      LOC => "SLICE_X21Y13"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_N69,
      ADR1 => XLXI_31_XLXI_22_N67,
      ADR2 => XLXI_31_XLXN_373(0),
      ADR3 => XLXI_31_XLXI_22_N21,
      O => XLXI_31_XLXI_22_Period_14_mux0002
    );
  XLXI_27_XLXI_90_adrSec_mux0004_17_Q : X_LUT4
    generic map(
      INIT => X"AAB8",
      LOC => "SLICE_X53Y60"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrSec(17),
      ADR1 => XLXI_27_XLXI_90_State(17),
      ADR2 => XLXI_27_XLXI_90_adrSec_mux0004_17_SW0_O,
      ADR3 => XLXI_27_XLXI_90_State(21),
      O => XLXI_27_XLXI_90_adrSec_mux0004(17)
    );
  XLXI_27_XLXI_90_adrSec_mux0004_18_Q : X_LUT4
    generic map(
      INIT => X"CDC8",
      LOC => "SLICE_X52Y62"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_State(17),
      ADR1 => XLXI_27_XLXI_90_adrSec(18),
      ADR2 => XLXI_27_XLXI_90_State(21),
      ADR3 => XLXI_27_XLXI_90_adrSec_mux0004_18_SW0_O,
      O => XLXI_27_XLXI_90_adrSec_mux0004(18)
    );
  XLXI_27_XLXI_90_adrSec_mux0004_19_Q : X_LUT4
    generic map(
      INIT => X"CDC8",
      LOC => "SLICE_X50Y62"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_State(17),
      ADR1 => XLXI_27_XLXI_90_adrSec(19),
      ADR2 => XLXI_27_XLXI_90_State(21),
      ADR3 => XLXI_27_XLXI_90_adrSec_mux0004_19_SW0_O,
      O => XLXI_27_XLXI_90_adrSec_mux0004(19)
    );
  XLXI_27_XLXI_89_NextState_0_mux0000 : X_LUT4
    generic map(
      INIT => X"0102",
      LOC => "SLICE_X13Y44"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_Res_DO_CE_DInToggle_SR(1),
      ADR1 => XLXI_27_XLXI_89_cntBytes(11),
      ADR2 => XLXI_27_XLXI_89_NextState_0_mux0000_SW1_O,
      ADR3 => XLXI_27_XLXI_90_Res_DO_CE_DInToggle_SR(0),
      O => XLXI_27_XLXI_89_NextState
    );
  XLXI_27_XLXI_89_State_0 : X_SFF
    generic map(
      LOC => "SLICE_X13Y44",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_89_State_0_DXMUX_35134,
      CE => VCC,
      CLK => XLXI_27_XLXI_89_State_0_CLKINV_35118,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_89_State_0_SRINV_35119,
      O => XLXI_27_XLXI_89_State(0)
    );
  XLXI_34_cntMod11_or000016 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X65Y49"
    )
    port map (
      ADR0 => XLXI_34_PS_Samp_0,
      ADR1 => XLXI_34_ByteRdy_cmp_eq0000,
      ADR2 => XLXI_34_PS_ClkHL_0,
      ADR3 => XLXI_34_cntMod11_or00007_O,
      O => XLXI_34_cntMod11_or0000
    );
  XLXI_33_regPISO_mux0000_9_1 : X_LUT4
    generic map(
      INIT => X"CACA",
      LOC => "SLICE_X30Y13"
    )
    port map (
      ADR0 => XLXI_33_DATASys(9),
      ADR1 => XLXI_33_regPISO(8),
      ADR2 => XLXI_33_regPISO_mux0000_0_1_14361,
      ADR3 => VCC,
      O => XLXI_33_regPISO_mux0000(9)
    );
  XLXI_27_XLXI_90_adrSec_mux0003_10_Q : X_LUT4
    generic map(
      INIT => X"EAAA",
      LOC => "SLICE_X47Y48"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrSec_mux0003_10_SW0_O,
      ADR1 => XLXI_27_XLXI_90_N56,
      ADR2 => XLXI_27_XLXI_90_ffFAT32n16_12371,
      ADR3 => XLXI_27_XLXI_90_nrClus(19),
      O => XLXI_27_XLXI_90_adrSec_mux0003(10)
    );
  XLXI_27_XLXI_90_adrSec_mux0003_11_Q : X_LUT4
    generic map(
      INIT => X"F8F0",
      LOC => "SLICE_X49Y48"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_N56,
      ADR1 => XLXI_27_XLXI_90_nrClus(18),
      ADR2 => XLXI_27_XLXI_90_adrSec_mux0003_11_SW0_O,
      ADR3 => XLXI_27_XLXI_90_ffFAT32n16_12371,
      O => XLXI_27_XLXI_90_adrSec_mux0003(11)
    );
  XLXI_27_XLXI_90_adrSec_mux0003_12_Q : X_LUT4
    generic map(
      INIT => X"FF80",
      LOC => "SLICE_X49Y49"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_N56,
      ADR1 => XLXI_27_XLXI_90_nrClus(17),
      ADR2 => XLXI_27_XLXI_90_ffFAT32n16_12371,
      ADR3 => XLXI_27_XLXI_90_adrSec_mux0003_12_SW0_O,
      O => XLXI_27_XLXI_90_adrSec_mux0003(12)
    );
  XLXI_31_FileReader_Playing_Time_mux0000_24_25 : X_LUT4
    generic map(
      INIT => X"FCCC",
      LOC => "SLICE_X1Y41"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_FileReader_Playing_Time_mux0000_24_2_0,
      ADR2 => XLXN_153,
      ADR3 => XLXI_31_FileReader_Playing_Time_mux0000_24_14_O,
      O => XLXI_31_FileReader_Playing_Time_mux0000(24)
    );
  XLXI_31_FileReader_Playing_Time_7 : X_FF
    generic map(
      LOC => "SLICE_X1Y41",
      INIT => '0'
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_7_DXMUX_34807,
      CE => VCC,
      CLK => XLXI_31_FileReader_Playing_Time_7_CLKINV_34791,
      SET => GND,
      RST => GND,
      O => XLXI_31_FileReader_Playing_Time(7)
    );
  XLXI_27_XLXI_90_adrSec_mux0003_13_Q : X_LUT4
    generic map(
      INIT => X"FF80",
      LOC => "SLICE_X48Y49"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_ffFAT32n16_12371,
      ADR1 => XLXI_27_XLXI_90_N56,
      ADR2 => XLXI_27_XLXI_90_nrClus(16),
      ADR3 => XLXI_27_XLXI_90_adrSec_mux0003_13_SW0_O,
      O => XLXI_27_XLXI_90_adrSec_mux0003(13)
    );
  XLXI_27_XLXI_90_adrSec_mux0003_22_Q : X_LUT4
    generic map(
      INIT => X"EEEF",
      LOC => "SLICE_X50Y45"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_State(17),
      ADR1 => XLXI_27_XLXI_90_State(21),
      ADR2 => XLXI_27_XLXI_90_adrSec_mux0003_22_SW1_O,
      ADR3 => XLXI_27_XLXI_90_State(15),
      O => XLXI_27_XLXI_90_adrSec_mux0003(22)
    );
  XLXI_31_FileReader_Playing_Time_mux0000_25_55 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X0Y40"
    )
    port map (
      ADR0 => XLXI_31_FileReader_N0,
      ADR1 => XLXN_153,
      ADR2 => XLXI_31_FileReader_Playing_Time(6),
      ADR3 => XLXI_31_FileReader_Playing_Time_mux0000_25_33_O,
      O => XLXI_31_FileReader_Playing_Time_mux0000(25)
    );
  XLXI_31_FileReader_Playing_Time_6 : X_FF
    generic map(
      LOC => "SLICE_X0Y40",
      INIT => '0'
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_6_DXMUX_34886,
      CE => VCC,
      CLK => XLXI_31_FileReader_Playing_Time_6_CLKINV_34871,
      SET => GND,
      RST => GND,
      O => XLXI_31_FileReader_Playing_Time(6)
    );
  XLXI_27_XLXI_90_adrSec_mux0004_20_Q : X_LUT4
    generic map(
      INIT => X"CDC8",
      LOC => "SLICE_X52Y59"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_State(17),
      ADR1 => XLXI_27_XLXI_90_adrSec(20),
      ADR2 => XLXI_27_XLXI_90_State(21),
      ADR3 => XLXI_27_XLXI_90_adrSec_mux0004_20_SW0_O,
      O => XLXI_27_XLXI_90_adrSec_mux0004(20)
    );
  XLXI_27_XLXI_90_adrSec_mux0004_21_Q : X_LUT4
    generic map(
      INIT => X"CDC8",
      LOC => "SLICE_X52Y58"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_State(17),
      ADR1 => XLXI_27_XLXI_90_adrSec(21),
      ADR2 => XLXI_27_XLXI_90_State(21),
      ADR3 => XLXI_27_XLXI_90_adrSec_mux0004_21_SW0_O,
      O => XLXI_27_XLXI_90_adrSec_mux0004(21)
    );
  XLXI_27_XLXI_90_adrSec_mux0004_13_Q : X_LUT4
    generic map(
      INIT => X"CDC8",
      LOC => "SLICE_X47Y56"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_State(17),
      ADR1 => XLXI_27_XLXI_90_adrSec(13),
      ADR2 => XLXI_27_XLXI_90_State(21),
      ADR3 => XLXI_27_XLXI_90_adrSec_mux0004_13_SW0_O,
      O => XLXI_27_XLXI_90_adrSec_mux0004(13)
    );
  XLXI_27_XLXI_90_adrSec_mux0004_14_Q : X_LUT4
    generic map(
      INIT => X"ABA8",
      LOC => "SLICE_X55Y59"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrSec(14),
      ADR1 => XLXI_27_XLXI_90_State(21),
      ADR2 => XLXI_27_XLXI_90_State(17),
      ADR3 => XLXI_27_XLXI_90_adrSec_mux0004_14_SW0_O,
      O => XLXI_27_XLXI_90_adrSec_mux0004(14)
    );
  XLXI_27_XLXI_90_adrSec_mux0004_15_Q : X_LUT4
    generic map(
      INIT => X"FE10",
      LOC => "SLICE_X50Y55"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_State(21),
      ADR1 => XLXI_27_XLXI_90_State(17),
      ADR2 => XLXI_27_XLXI_90_adrSec_mux0004_15_SW0_O,
      ADR3 => XLXI_27_XLXI_90_adrSec(15),
      O => XLXI_27_XLXI_90_adrSec_mux0004(15)
    );
  XLXI_27_XLXI_90_adrSec_mux0004_16_Q : X_LUT4
    generic map(
      INIT => X"ABA8",
      LOC => "SLICE_X51Y61"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrSec(16),
      ADR1 => XLXI_27_XLXI_90_State(21),
      ADR2 => XLXI_27_XLXI_90_State(17),
      ADR3 => XLXI_27_XLXI_90_adrSec_mux0004_16_SW0_O,
      O => XLXI_27_XLXI_90_adrSec_mux0004(16)
    );
  XLXI_27_XLXI_86_XLXI_1_NextState_cmp_eq00011 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X35Y74"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_regMISO(7),
      ADR1 => XLXI_27_XLXI_86_XLXI_1_regMISO(6),
      ADR2 => XLXI_27_XLXI_86_XLXI_1_NextState_cmp_eq00011_SW0_O,
      ADR3 => XLXI_27_XLXI_86_XLXI_1_regMISO(5),
      O => XLXI_27_XLXI_86_XLXI_1_N4
    );
  XLXI_34_ByteRdy_not00011 : X_LUT4
    generic map(
      INIT => X"F3FF",
      LOC => "SLICE_X55Y65"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_34_qPS_Clk_Prev_14373,
      ADR2 => XLXI_34_qPS_Clk_14372,
      ADR3 => XLXI_34_ByteRdy_cmp_eq0000,
      O => XLXI_34_ByteRdy_not0001
    );
  XLXI_31_XLXI_25_Next_8b_Sample_not0001 : X_LUT4
    generic map(
      INIT => X"007F",
      LOC => "SLICE_X29Y29"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Next_8b_Sample_and00012,
      ADR1 => XLXI_31_XLXI_25_Next_8b_Sample_and00011,
      ADR2 => XLXI_31_XLXI_25_Next_8b_Sample_and00013,
      ADR3 => XLXI_31_XLXI_25_Next_8b_Sample_not0001_SW1_O,
      O => XLXI_31_XLXI_25_Next_8b_Sample_not0001_35409
    );
  XLXI_31_XLXI_4_Tone_DUMMY_0_Q : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X32Y49"
    )
    port map (
      ADR0 => XLXI_31_XLXI_4_Tone_DUMMY_0_SW0_O,
      ADR1 => XLXI_31_XLXI_4_state(9),
      ADR2 => XLXI_31_XLXI_4_state(7),
      ADR3 => XLXI_31_XLXI_4_state(5),
      O => Tone_0_OBUF_35433
    );
  XLXI_27_XLXI_90_nrClus_16_mux00002 : X_LUT4
    generic map(
      INIT => X"FF40",
      LOC => "SLICE_X46Y54"
    )
    port map (
      ADR0 => XLXI_27_N110_0,
      ADR1 => XLXI_27_XLXI_90_cnt512(4),
      ADR2 => XLXI_27_XLXI_90_N53,
      ADR3 => XLXI_27_XLXI_90_N24,
      O => XLXI_27_XLXI_90_N25
    );
  XLXI_31_XLXI_22_Period_13_mux000611 : X_LUT4
    generic map(
      INIT => X"0A00",
      LOC => "SLICE_X16Y20"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Period_21_and0000,
      ADR1 => VCC,
      ADR2 => XLXI_31_XLXN_373_3_0,
      ADR3 => XLXI_31_XLXI_22_N31,
      O => XLXI_31_XLXI_22_Period_21_mux0000
    );
  XLXI_31_XLXI_22_Period_14_mux0008 : X_LUT4
    generic map(
      INIT => X"FAEA",
      LOC => "SLICE_X22Y21"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_N37_0,
      ADR1 => XLXI_31_XLXI_22_Period_14_cmp_eq0000,
      ADR2 => XLXI_31_XLXI_22_Period_21_and0000,
      ADR3 => XLXI_31_XLXI_22_Mrom_rom00005,
      O => XLXI_31_XLXI_22_Period_14_mux0008_35505
    );
  XLXI_27_XLXI_86_XLXI_1_NextState_10_1 : X_LUT4
    generic map(
      INIT => X"0F04",
      LOC => "SLICE_X33Y77"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXN_51,
      ADR1 => XLXI_27_XLXI_86_XLXI_1_State(10),
      ADR2 => XLXI_31_XLXI_27_File_Source_Selected_12344,
      ADR3 => XLXI_27_XLXI_86_XLXI_1_NextState_10_1_SW2_O,
      O => XLXI_27_XLXI_86_XLXI_1_NextState_10_1_35531
    );
  XLXI_27_XLXI_86_XLXI_1_State_10 : X_FF
    generic map(
      LOC => "SLICE_X33Y77",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_State_10_DXMUX_35534,
      CE => VCC,
      CLK => XLXI_27_XLXI_86_XLXI_1_State_10_CLKINV_35518,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_86_XLXI_1_State(10)
    );
  XLXI_27_XLXI_86_XLXI_2_Mmux_NextState524 : X_LUT4
    generic map(
      INIT => X"D800",
      LOC => "SLICE_X33Y75"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_2_State(2),
      ADR1 => XLXI_27_XLXI_86_XLXN_57_0,
      ADR2 => XLXI_27_XLXI_86_XLXN_1,
      ADR3 => XLXI_27_XLXI_86_XLXI_2_Mmux_NextState519_O,
      O => XLXI_27_XLXI_86_XLXI_2_Mmux_NextState524_35559
    );
  XLXI_27_XLXI_86_XLXI_2_Mmux_NextState584 : X_LUT4
    generic map(
      INIT => X"3230",
      LOC => "SLICE_X30Y79"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_2_State(1),
      ADR1 => XLXI_27_XLXI_86_XLXI_2_State(3),
      ADR2 => XLXI_27_XLXI_86_XLXI_2_Mmux_NextState528_0,
      ADR3 => XLXI_27_XLXI_86_XLXI_2_Mmux_NextState556_O,
      O => XLXI_27_XLXI_86_XLXI_2_NextState(1)
    );
  XLXI_27_XLXI_86_XLXI_2_State_1 : X_SFF
    generic map(
      LOC => "SLICE_X30Y79",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_State_1_DXMUX_35591,
      CE => VCC,
      CLK => XLXI_27_XLXI_86_XLXI_2_State_1_CLKINV_35575,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_86_XLXI_2_State_1_SRINV_35576,
      O => XLXI_27_XLXI_86_XLXI_2_State(1)
    );
  XLXI_27_XLXI_86_XLXI_2_SCK_T : X_LUT4
    generic map(
      INIT => X"CDCC",
      LOC => "SLICE_X31Y81"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_2_divSCK(2),
      ADR1 => XLXI_27_XLXI_86_XLXI_1_HS_SCK_14391,
      ADR2 => XLXI_27_XLXI_86_XLXI_2_divSCK(3),
      ADR3 => XLXI_27_N278,
      O => XLXI_27_XLXI_86_XLXI_2_SCK_T_35617
    );
  XLXI_31_XLXI_22_Mmux_Period_12_10_SW0 : X_LUT4
    generic map(
      INIT => X"F2F0",
      LOC => "SLICE_X16Y24"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Period_21_and0000,
      ADR1 => XLXI_31_XLXN_373_3_0,
      ADR2 => XLXI_31_XLXI_22_Period_3_mux0008,
      ADR3 => XLXI_31_XLXN_373(0),
      O => N152
    );
  XLXI_31_XLXI_22_Period_19_mux00011 : X_LUT4
    generic map(
      INIT => X"0080",
      LOC => "SLICE_X17Y24"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Period_21_and0000,
      ADR1 => XLXI_31_XLXN_373_1_0,
      ADR2 => XLXI_31_XLXI_22_N66,
      ADR3 => XLXI_31_XLXN_373_3_0,
      O => XLXI_31_XLXI_22_Period_19_mux0001
    );
  XLXI_27_XLXI_90_adrSec_mux0002_10_23 : X_LUT4
    generic map(
      INIT => X"00EA",
      LOC => "SLICE_X50Y52"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrSec_mux0002_10_11_O,
      ADR1 => XLXI_27_XLXI_90_adrSec_mux0002_0_1_14227,
      ADR2 => XLXI_27_XLXI_90_adrSec_share0000(10),
      ADR3 => XLXI_27_XLXI_90_State(10),
      O => XLXI_27_XLXI_90_adrSec_mux0002_10_23_35693
    );
  XLXI_27_XLXI_90_adrSec_10 : X_SFF
    generic map(
      LOC => "SLICE_X50Y52",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_10_DXMUX_35696,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_adrSec_10_CLKINV_35680,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_adrSec_10_SRINV_35681,
      SRST => GND,
      O => XLXI_27_XLXI_90_adrSec(10)
    );
  XLXI_27_XLXI_90_adrSec_mux0002_11_23 : X_LUT4
    generic map(
      INIT => X"00F8",
      LOC => "SLICE_X50Y57"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrSec_share0000(11),
      ADR1 => XLXI_27_XLXI_90_adrSec_mux0002_0_1_14227,
      ADR2 => XLXI_27_XLXI_90_adrSec_mux0002_11_11_O,
      ADR3 => XLXI_27_XLXI_90_State(10),
      O => XLXI_27_XLXI_90_adrSec_mux0002_11_23_35726
    );
  XLXI_27_XLXI_90_adrSec_11 : X_SFF
    generic map(
      LOC => "SLICE_X50Y57",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_11_DXMUX_35729,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_adrSec_11_CLKINV_35713,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_adrSec_11_SRINV_35714,
      SRST => GND,
      O => XLXI_27_XLXI_90_adrSec(11)
    );
  XLXI_27_XLXI_90_adrSec_mux0002_20_23 : X_LUT4
    generic map(
      INIT => X"0F08",
      LOC => "SLICE_X51Y59"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrSec_mux0002_0_1_14227,
      ADR1 => XLXI_27_XLXI_90_adrSec_share0000(20),
      ADR2 => XLXI_27_XLXI_90_State(10),
      ADR3 => XLXI_27_XLXI_90_adrSec_mux0002_20_11_O,
      O => XLXI_27_XLXI_90_adrSec_mux0002_20_23_35759
    );
  XLXI_27_XLXI_90_adrSec_20 : X_SFF
    generic map(
      LOC => "SLICE_X51Y59",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_20_DXMUX_35762,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_adrSec_20_CLKINV_35746,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_adrSec_20_SRINV_35747,
      SRST => GND,
      O => XLXI_27_XLXI_90_adrSec(20)
    );
  XLXI_27_XLXI_90_adrSec_mux0002_12_23 : X_LUT4
    generic map(
      INIT => X"00F8",
      LOC => "SLICE_X50Y53"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrSec_share0000(12),
      ADR1 => XLXI_27_XLXI_90_adrSec_mux0002_0_1_14227,
      ADR2 => XLXI_27_XLXI_90_adrSec_mux0002_12_11_O,
      ADR3 => XLXI_27_XLXI_90_State(10),
      O => XLXI_27_XLXI_90_adrSec_mux0002_12_23_35792
    );
  XLXI_27_XLXI_90_adrSec_12 : X_SFF
    generic map(
      LOC => "SLICE_X50Y53",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_12_DXMUX_35795,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_adrSec_12_CLKINV_35779,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_adrSec_12_SRINV_35780,
      SRST => GND,
      O => XLXI_27_XLXI_90_adrSec(12)
    );
  XLXI_33_regPISO_9 : X_FF
    generic map(
      LOC => "SLICE_X30Y13",
      INIT => '0'
    )
    port map (
      I => XLXI_33_regPISO_9_DXMUX_35191,
      CE => XLXI_33_regPISO_9_CEINV_35174,
      CLK => XLXI_33_regPISO_9_CLKINV_35175,
      SET => GND,
      RST => GND,
      O => XLXI_33_regPISO(9)
    );
  XLXI_27_XLXI_90_State_mux0002_8_113 : X_LUT4
    generic map(
      INIT => X"C800",
      LOC => "SLICE_X46Y60"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_regMISO(3),
      ADR1 => XLXI_27_XLXI_90_N41_0,
      ADR2 => XLXI_27_XLXI_86_XLXI_1_regMISO(4),
      ADR3 => XLXI_27_XLXI_90_N55,
      O => XLXI_27_XLXI_90_State_mux0002_8_113_35217
    );
  XLXI_27_XLXI_90_State_mux0002_8_126 : X_LUT4
    generic map(
      INIT => X"FFEA",
      LOC => "SLICE_X43Y54"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_NextState_and0004_0,
      ADR1 => XLXI_27_XLXI_90_N33,
      ADR2 => XLXI_27_XLXI_90_NextState_and000811_SW0_O,
      ADR3 => XLXI_27_XLXI_90_State_mux0002_8_113_0,
      O => XLXI_27_XLXI_90_State_mux0002_8_126_35241
    );
  XLXI_27_XLXI_90_State_mux0002_9_141 : X_LUT4
    generic map(
      INIT => X"3030",
      LOC => "SLICE_X41Y60"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_86_XLXI_1_State(1),
      ADR2 => XLXI_27_XLXI_90_N31,
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_N60
    );
  XLXI_27_XLXI_90_nrClus_7_mux000013 : X_LUT4
    generic map(
      INIT => X"FFC0",
      LOC => "SLICE_X54Y40"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_90_WORD(7),
      ADR2 => XLXI_27_XLXI_90_N24,
      ADR3 => XLXI_27_XLXI_90_nrClus_7_mux00007_O,
      O => XLXI_27_XLXI_90_nrClus_7_mux000013_35289
    );
  XLXI_31_XLXI_22_Period_17_mux00051 : X_LUT4
    generic map(
      INIT => X"F000",
      LOC => "SLICE_X15Y24"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_31_XLXI_22_Mrom_rom00004,
      ADR3 => XLXI_31_XLXI_22_Period_21_and0000,
      O => XLXI_31_XLXI_22_Period_17_mux0005
    );
  XLXI_31_XLXI_22_Tone_3_52 : X_LUT4
    generic map(
      INIT => X"FFF8",
      LOC => "SLICE_X18Y19"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Mrom_rom00004,
      ADR1 => XLXI_31_XLXI_22_Period_21_and0000,
      ADR2 => XLXI_31_XLXI_22_Period_18_mux0003,
      ADR3 => XLXI_31_XLXI_22_N26,
      O => XLXI_31_XLXI_22_Tone_3_52_35337
    );
  XLXI_27_XLXI_90_adrSec_mux0002_21_23 : X_LUT4
    generic map(
      INIT => X"0F08",
      LOC => "SLICE_X53Y63"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrSec_mux0002_0_1_14227,
      ADR1 => XLXI_27_XLXI_90_adrSec_share0000(21),
      ADR2 => XLXI_27_XLXI_90_State(10),
      ADR3 => XLXI_27_XLXI_90_adrSec_mux0002_21_11_O,
      O => XLXI_27_XLXI_90_adrSec_mux0002_21_23_35825
    );
  XLXI_27_XLXI_90_adrSec_21 : X_SFF
    generic map(
      LOC => "SLICE_X53Y63",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_21_DXMUX_35828,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_adrSec_21_CLKINV_35812,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_adrSec_21_SRINV_35813,
      SRST => GND,
      O => XLXI_27_XLXI_90_adrSec(21)
    );
  XLXI_27_XLXI_90_adrSec_mux0002_13_23 : X_LUT4
    generic map(
      INIT => X"0F08",
      LOC => "SLICE_X53Y65"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrSec_mux0002_0_1_14227,
      ADR1 => XLXI_27_XLXI_90_adrSec_share0000(13),
      ADR2 => XLXI_27_XLXI_90_State(10),
      ADR3 => XLXI_27_XLXI_90_adrSec_mux0002_13_11_O,
      O => XLXI_27_XLXI_90_adrSec_mux0002_13_23_35858
    );
  XLXI_27_XLXI_90_adrSec_13 : X_SFF
    generic map(
      LOC => "SLICE_X53Y65",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_13_DXMUX_35861,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_adrSec_13_CLKINV_35845,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_adrSec_13_SRINV_35846,
      SRST => GND,
      O => XLXI_27_XLXI_90_adrSec(13)
    );
  XLXI_27_XLXI_90_adrSec_mux0002_22_23 : X_LUT4
    generic map(
      INIT => X"0F08",
      LOC => "SLICE_X50Y60"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrSec_share0000(22),
      ADR1 => XLXI_27_XLXI_90_adrSec_mux0002_0_1_14227,
      ADR2 => XLXI_27_XLXI_90_State(10),
      ADR3 => XLXI_27_XLXI_90_adrSec_mux0002_22_11_O,
      O => XLXI_27_XLXI_90_adrSec_mux0002_22_23_35891
    );
  XLXI_27_XLXI_90_adrSec_22 : X_SFF
    generic map(
      LOC => "SLICE_X50Y60",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_22_DXMUX_35894,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_adrSec_22_CLKINV_35878,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_adrSec_22_SRINV_35879,
      SRST => GND,
      O => XLXI_27_XLXI_90_adrSec(22)
    );
  XLXI_27_XLXI_90_adrSec_mux0002_14_23 : X_LUT4
    generic map(
      INIT => X"0F08",
      LOC => "SLICE_X53Y59"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrSec_share0000(14),
      ADR1 => XLXI_27_XLXI_90_adrSec_mux0002_0_1_14227,
      ADR2 => XLXI_27_XLXI_90_State(10),
      ADR3 => XLXI_27_XLXI_90_adrSec_mux0002_14_11_O,
      O => XLXI_27_XLXI_90_adrSec_mux0002_14_23_35924
    );
  XLXI_27_XLXI_90_adrSec_14 : X_SFF
    generic map(
      LOC => "SLICE_X53Y59",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_14_DXMUX_35927,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_adrSec_14_CLKINV_35911,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_adrSec_14_SRINV_35912,
      SRST => GND,
      O => XLXI_27_XLXI_90_adrSec(14)
    );
  XLXI_27_XLXI_90_adrSec_mux0002_15_23 : X_LUT4
    generic map(
      INIT => X"0F08",
      LOC => "SLICE_X50Y54"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrSec_mux0002_0_1_14227,
      ADR1 => XLXI_27_XLXI_90_adrSec_share0000(15),
      ADR2 => XLXI_27_XLXI_90_State(10),
      ADR3 => XLXI_27_XLXI_90_adrSec_mux0002_15_11_O,
      O => XLXI_27_XLXI_90_adrSec_mux0002_15_23_35957
    );
  XLXI_27_XLXI_90_adrSec_15 : X_SFF
    generic map(
      LOC => "SLICE_X50Y54",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_15_DXMUX_35960,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_adrSec_15_CLKINV_35944,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_adrSec_15_SRINV_35945,
      SRST => GND,
      O => XLXI_27_XLXI_90_adrSec(15)
    );
  XLXI_27_XLXI_90_State_mux0002_20_1 : X_LUT4
    generic map(
      INIT => X"4040",
      LOC => "SLICE_X43Y50"
    )
    port map (
      ADR0 => XLXI_31_XLXI_27_File_Source_Selected_12344,
      ADR1 => XLXI_27_XLXI_86_XLXI_1_State(1),
      ADR2 => XLXI_27_XLXI_90_State_mux0002_20_1_SW0_O,
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_State_mux0002_20_1_35989
    );
  XLXI_27_XLXI_90_State_11_1 : X_FF
    generic map(
      LOC => "SLICE_X43Y50",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_State_11_1_DXMUX_35992,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_State_11_1_CLKINV_35976,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_State_11_1_14268
    );
  XLXI_27_XLXI_90_adrSec_mux0002_16_23 : X_LUT4
    generic map(
      INIT => X"3320",
      LOC => "SLICE_X50Y58"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrSec_share0000(16),
      ADR1 => XLXI_27_XLXI_90_State(10),
      ADR2 => XLXI_27_XLXI_90_adrSec_mux0002_0_1_14227,
      ADR3 => XLXI_27_XLXI_90_adrSec_mux0002_16_11_O,
      O => XLXI_27_XLXI_90_adrSec_mux0002_16_23_36021
    );
  XLXI_27_XLXI_90_adrSec_16 : X_SFF
    generic map(
      LOC => "SLICE_X50Y58",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_16_DXMUX_36024,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_adrSec_16_CLKINV_36008,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_adrSec_16_SRINV_36009,
      SRST => GND,
      O => XLXI_27_XLXI_90_adrSec(16)
    );
  XLXI_27_XLXI_90_State_mux0002_22_1 : X_LUT4
    generic map(
      INIT => X"0800",
      LOC => "SLICE_X45Y57"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_N31,
      ADR1 => XLXI_27_XLXI_90_State(8),
      ADR2 => XLXI_27_XLXI_86_XLXI_1_State(1),
      ADR3 => XLXI_27_XLXI_90_State_mux0002_22_1_SW1_O,
      O => XLXI_27_XLXI_90_State_mux0002_22_1_36052
    );
  XLXI_27_XLXI_90_State_9 : X_FF
    generic map(
      LOC => "SLICE_X45Y57",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_State_9_DXMUX_36055,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_State_9_CLKINV_36040,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_State(9)
    );
  XLXI_27_XLXI_90_adrSec_mux0002_17_23 : X_LUT4
    generic map(
      INIT => X"5540",
      LOC => "SLICE_X52Y60"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_State(10),
      ADR1 => XLXI_27_XLXI_90_adrSec_share0000(17),
      ADR2 => XLXI_27_XLXI_90_adrSec_mux0002_0_1_14227,
      ADR3 => XLXI_27_XLXI_90_adrSec_mux0002_17_11_O,
      O => XLXI_27_XLXI_90_adrSec_mux0002_17_23_36084
    );
  XLXI_27_XLXI_90_adrSec_17 : X_SFF
    generic map(
      LOC => "SLICE_X52Y60",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_17_DXMUX_36087,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_adrSec_17_CLKINV_36071,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_adrSec_17_SRINV_36072,
      SRST => GND,
      O => XLXI_27_XLXI_90_adrSec(17)
    );
  XLXI_27_XLXI_90_State_mux0002_6_124_SW0 : X_LUT4
    generic map(
      INIT => X"0777",
      LOC => "SLICE_X40Y53"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_State_mux0002_6_10_0,
      ADR1 => XLXI_27_XLXI_90_N15,
      ADR2 => XLXI_27_XLXI_90_NextState_cmp_eq0006_0,
      ADR3 => XLXI_27_XLXI_90_State_mux0002_6_19_0,
      O => XLXI_27_N346
    );
  XLXI_27_XLXI_90_adrSec_mux0003_17_28 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X50Y38"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_N43,
      ADR1 => XLXI_27_XLXI_90_adrSec_mux0003_17_20_0,
      ADR2 => XLXI_27_XLXI_90_N56,
      ADR3 => XLXI_27_XLXI_90_adrSec_mux0003_17_7_O,
      O => XLXI_27_XLXI_90_adrSec_mux0003(17)
    );
  XLXI_27_XLXI_90_adrSec_mux0003_18_21 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X51Y39"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrSec_mux0003_18_15_O,
      ADR1 => XLXI_27_XLXI_90_N56,
      ADR2 => XLXI_27_XLXI_90_adrSec_mux0003_18_7_0,
      ADR3 => XLXI_27_XLXI_90_N43,
      O => XLXI_27_XLXI_90_adrSec_mux0003(18)
    );
  XLXI_31_XLXI_22_Tone_3_1 : X_LUT4
    generic map(
      INIT => X"F0AA",
      LOC => "SLICE_X26Y19"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Mmux_Period_15_5_f6,
      ADR1 => VCC,
      ADR2 => N82,
      ADR3 => XLXI_31_XLXN_371(3),
      O => XLXI_31_XLXN_232(15)
    );
  XLXI_31_XLXI_25_Last_Period_15 : X_FF
    generic map(
      LOC => "SLICE_X26Y19",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Last_Period_15_DXMUX_36338,
      CE => XLXI_31_XLXI_25_Last_Period_15_CEINVNOT,
      CLK => XLXI_31_XLXI_25_Last_Period_15_CLKINV_36322,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Last_Period(15)
    );
  XLXI_31_XLXI_22_Tone_3_2 : X_LUT4
    generic map(
      INIT => X"EE22",
      LOC => "SLICE_X24Y16"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Mmux_Period_14_5_f6,
      ADR1 => XLXI_31_XLXN_371(3),
      ADR2 => VCC,
      ADR3 => N76,
      O => XLXI_31_XLXN_232(14)
    );
  XLXI_31_XLXI_25_Last_Period_14 : X_FF
    generic map(
      LOC => "SLICE_X24Y16",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Last_Period_14_DXMUX_36372,
      CE => XLXI_31_XLXI_25_Last_Period_14_CEINVNOT,
      CLK => XLXI_31_XLXI_25_Last_Period_14_CLKINV_36356,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Last_Period(14)
    );
  XLXI_31_XLXI_22_Tone_3_6 : X_LUT4
    generic map(
      INIT => X"EE44",
      LOC => "SLICE_X22Y16"
    )
    port map (
      ADR0 => XLXI_31_XLXN_371(3),
      ADR1 => XLXI_31_XLXI_22_Mmux_Period_10_5_f6,
      ADR2 => VCC,
      ADR3 => N94,
      O => XLXI_31_XLXN_232(10)
    );
  XLXI_27_XLXI_90_State_mux0002_16_1 : X_LUT4
    generic map(
      INIT => X"000F",
      LOC => "SLICE_X42Y53"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_90_State_mux0002_16_1_SW0_O,
      ADR3 => XLXI_31_XLXI_27_File_Source_Selected_12344,
      O => XLXI_27_XLXI_90_State_mux0002_16_1_36116
    );
  XLXI_27_XLXI_90_State_15_1 : X_FF
    generic map(
      LOC => "SLICE_X42Y53",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_State_15_1_DXMUX_36119,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_State_15_1_CLKINV_36102,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_State_15_1_14235
    );
  XLXI_27_XLXI_90_adrSec_mux0002_18_23 : X_LUT4
    generic map(
      INIT => X"3230",
      LOC => "SLICE_X52Y65"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrSec_share0000(18),
      ADR1 => XLXI_27_XLXI_90_State(10),
      ADR2 => XLXI_27_XLXI_90_adrSec_mux0002_18_11_O,
      ADR3 => XLXI_27_XLXI_90_adrSec_mux0002_0_1_14227,
      O => XLXI_27_XLXI_90_adrSec_mux0002_18_23_36148
    );
  XLXI_27_XLXI_90_adrSec_18 : X_SFF
    generic map(
      LOC => "SLICE_X52Y65",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_18_DXMUX_36151,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_adrSec_18_CLKINV_36135,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_adrSec_18_SRINV_36136,
      SRST => GND,
      O => XLXI_27_XLXI_90_adrSec(18)
    );
  XLXI_27_XLXI_90_adrSec_mux0002_19_23 : X_LUT4
    generic map(
      INIT => X"3230",
      LOC => "SLICE_X50Y63"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrSec_share0000(19),
      ADR1 => XLXI_27_XLXI_90_State(10),
      ADR2 => XLXI_27_XLXI_90_adrSec_mux0002_19_11_O,
      ADR3 => XLXI_27_XLXI_90_adrSec_mux0002_0_1_14227,
      O => XLXI_27_XLXI_90_adrSec_mux0002_19_23_36181
    );
  XLXI_27_XLXI_90_adrSec_19 : X_SFF
    generic map(
      LOC => "SLICE_X50Y63",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_19_DXMUX_36184,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_adrSec_19_CLKINV_36168,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_adrSec_19_SRINV_36169,
      SRST => GND,
      O => XLXI_27_XLXI_90_adrSec(19)
    );
  XLXI_27_XLXI_90_adrSec_mux0003_15_28 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X48Y42"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_N43,
      ADR1 => XLXI_27_XLXI_90_adrSec_mux0003_15_20_0,
      ADR2 => XLXI_27_XLXI_90_N56,
      ADR3 => XLXI_27_XLXI_90_adrSec_mux0003_15_7_O,
      O => XLXI_27_XLXI_90_adrSec_mux0003(15)
    );
  XLXI_27_XLXI_90_adrSec_mux0003_16_28 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X50Y43"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_N43,
      ADR1 => XLXI_27_XLXI_90_adrSec_mux0003_16_7_O,
      ADR2 => XLXI_27_XLXI_90_N56,
      ADR3 => XLXI_27_XLXI_90_adrSec_mux0003_16_20_0,
      O => XLXI_27_XLXI_90_adrSec_mux0003(16)
    );
  XLXI_31_XLXI_4_state_1 : X_SFF
    generic map(
      LOC => "SLICE_X33Y48",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_4_state_2_DYMUX_37042,
      CE => XLXI_31_XLXI_4_state_2_CEINV_37032,
      CLK => XLXI_31_XLXI_4_state_2_CLKINV_37033,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_31_XLXI_4_state_2_SRINV_37034,
      O => XLXI_31_XLXI_4_state(1)
    );
  XLXI_31_XLXI_4_next_state_2_11 : X_LUT4
    generic map(
      INIT => X"0008",
      LOC => "SLICE_X33Y48"
    )
    port map (
      ADR0 => XLXN_116(3),
      ADR1 => XLXN_116(4),
      ADR2 => XLXI_31_XLXI_4_next_state_2_bdd0,
      ADR3 => XLXN_116(5),
      O => XLXI_31_XLXI_4_next_state(2)
    );
  XLXI_31_XLXI_4_state_2 : X_SFF
    generic map(
      LOC => "SLICE_X33Y48",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_4_state_2_DXMUX_37055,
      CE => XLXI_31_XLXI_4_state_2_CEINV_37032,
      CLK => XLXI_31_XLXI_4_state_2_CLKINV_37033,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_31_XLXI_4_state_2_SRINV_37034,
      O => XLXI_31_XLXI_4_state(2)
    );
  XLXI_31_XLXI_4_state_3 : X_SFF
    generic map(
      LOC => "SLICE_X33Y49",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_4_state_4_DYMUX_37084,
      CE => XLXI_31_XLXI_4_state_4_CEINV_37074,
      CLK => XLXI_31_XLXI_4_state_4_CLKINV_37075,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_31_XLXI_4_state_4_SRINV_37076,
      O => XLXI_31_XLXI_4_state(3)
    );
  XLXI_31_XLXI_4_next_state_4_11 : X_LUT4
    generic map(
      INIT => X"0010",
      LOC => "SLICE_X33Y49"
    )
    port map (
      ADR0 => XLXN_116(3),
      ADR1 => XLXI_31_XLXI_4_next_state_11_bdd4,
      ADR2 => XLXN_116(5),
      ADR3 => XLXN_116(4),
      O => XLXI_31_XLXI_4_next_state(4)
    );
  XLXI_31_XLXI_4_state_4 : X_SFF
    generic map(
      LOC => "SLICE_X33Y49",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_4_state_4_DXMUX_37097,
      CE => XLXI_31_XLXI_4_state_4_CEINV_37074,
      CLK => XLXI_31_XLXI_4_state_4_CLKINV_37075,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_31_XLXI_4_state_4_SRINV_37076,
      O => XLXI_31_XLXI_4_state(4)
    );
  XLXI_31_XLXI_4_state_5 : X_SFF
    generic map(
      LOC => "SLICE_X30Y48",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_4_state_10_DYMUX_37126,
      CE => XLXI_31_XLXI_4_state_10_CEINV_37116,
      CLK => XLXI_31_XLXI_4_state_10_CLKINV_37117,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_31_XLXI_4_state_10_SRINV_37118,
      O => XLXI_31_XLXI_4_state(5)
    );
  XLXI_31_XLXI_4_next_state_10_21 : X_LUT4
    generic map(
      INIT => X"0008",
      LOC => "SLICE_X30Y48"
    )
    port map (
      ADR0 => XLXN_116(4),
      ADR1 => XLXN_116(5),
      ADR2 => XLXI_31_XLXI_4_next_state_10_bdd4,
      ADR3 => XLXN_116(3),
      O => XLXI_31_XLXI_4_next_state(10)
    );
  XLXI_31_XLXI_4_state_10 : X_SFF
    generic map(
      LOC => "SLICE_X30Y48",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_4_state_10_DXMUX_37139,
      CE => XLXI_31_XLXI_4_state_10_CEINV_37116,
      CLK => XLXI_31_XLXI_4_state_10_CLKINV_37117,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_31_XLXI_4_state_10_SRINV_37118,
      O => XLXI_31_XLXI_4_state(10)
    );
  XLXI_31_XLXI_4_next_state_7_11 : X_LUT4
    generic map(
      INIT => X"0400",
      LOC => "SLICE_X34Y49"
    )
    port map (
      ADR0 => XLXN_116(4),
      ADR1 => XLXN_116(5),
      ADR2 => XLXI_31_XLXI_4_next_state_11_bdd4,
      ADR3 => XLXN_116(3),
      O => XLXI_31_XLXI_4_next_state(7)
    );
  XLXI_31_XLXI_4_state_7 : X_SFF
    generic map(
      LOC => "SLICE_X34Y49",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_4_state_7_DYMUX_37168,
      CE => XLXI_31_XLXI_4_state_7_CEINV_37158,
      CLK => XLXI_31_XLXI_4_state_7_CLKINV_37159,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_31_XLXI_4_state_7_SRINV_37160,
      O => XLXI_31_XLXI_4_state(7)
    );
  XLXI_34_Mxor_ByteRdy_xor0000_xo_5_1 : X_LUT4
    generic map(
      INIT => X"6996",
      LOC => "SLICE_X34Y49"
    )
    port map (
      ADR0 => XLXN_116(7),
      ADR1 => XLXN_116(4),
      ADR2 => XLXN_116(6),
      ADR3 => XLXN_116(5),
      O => XLXI_34_Mxor_ByteRdy_xor0000_xo(5)
    );
  XLXI_31_XLXI_4_state_11 : X_SFF
    generic map(
      LOC => "SLICE_X32Y48",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_4_state_12_DYMUX_37204,
      CE => XLXI_31_XLXI_4_state_12_CEINV_37194,
      CLK => XLXI_31_XLXI_4_state_12_CLKINV_37195,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_31_XLXI_4_state_12_SRINV_37196,
      O => XLXI_31_XLXI_4_state(11)
    );
  XLXI_31_XLXI_4_next_state_12_11 : X_LUT4
    generic map(
      INIT => X"0800",
      LOC => "SLICE_X32Y48"
    )
    port map (
      ADR0 => XLXN_116(4),
      ADR1 => XLXN_116(5),
      ADR2 => XLXI_31_XLXI_4_next_state_10_bdd4,
      ADR3 => XLXN_116(3),
      O => XLXI_31_XLXI_4_next_state(12)
    );
  XLXI_31_XLXI_4_state_12 : X_SFF
    generic map(
      LOC => "SLICE_X32Y48",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_4_state_12_DXMUX_37217,
      CE => XLXI_31_XLXI_4_state_12_CEINV_37194,
      CLK => XLXI_31_XLXI_4_state_12_CLKINV_37195,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_31_XLXI_4_state_12_SRINV_37196,
      O => XLXI_31_XLXI_4_state(12)
    );
  XLXI_34_qF0 : X_FF
    generic map(
      LOC => "SLICE_X35Y46",
      INIT => '0'
    )
    port map (
      I => XLXI_34_qF0_DYMUX_37243,
      CE => XLXI_34_qF0_CEINV_37232,
      CLK => XLXI_34_qF0_CLKINV_37233,
      SET => GND,
      RST => GND,
      O => XLXI_34_qF0_14477
    );
  XLXI_34_qF0_not00011 : X_LUT4
    generic map(
      INIT => X"DD00",
      LOC => "SLICE_X35Y46"
    )
    port map (
      ADR0 => XLXI_34_N0_0,
      ADR1 => XLXN_116(4),
      ADR2 => VCC,
      ADR3 => XLXI_34_ByteRdy_14476,
      O => XLXI_34_qF0_not0001_pack_3
    );
  XLXI_31_XLXI_22_Tone_3_1592 : X_LUT4
    generic map(
      INIT => X"AACC",
      LOC => "SLICE_X22Y12"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Tone_3_1558,
      ADR1 => XLXI_31_XLXI_22_Mmux_Period_0_5_f6,
      ADR2 => VCC,
      ADR3 => XLXI_31_XLXN_371(3),
      O => XLXI_31_XLXN_232(0)
    );
  XLXI_31_XLXI_25_Last_Period_0 : X_FF
    generic map(
      LOC => "SLICE_X22Y12",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Last_Period_0_DXMUX_37273,
      CE => XLXI_31_XLXI_25_Last_Period_0_CEINVNOT,
      CLK => XLXI_31_XLXI_25_Last_Period_0_CLKINV_37264,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Last_Period(0)
    );
  XLXI_31_XLXI_22_Tone_3_11 : X_LUT4
    generic map(
      INIT => X"B8B8",
      LOC => "SLICE_X20Y17"
    )
    port map (
      ADR0 => N96,
      ADR1 => XLXI_31_XLXN_371(3),
      ADR2 => XLXI_31_XLXI_22_Mmux_Period_4_5_f6,
      ADR3 => VCC,
      O => XLXI_31_XLXN_232(4)
    );
  XLXI_31_XLXI_25_Last_Period_4 : X_FF
    generic map(
      LOC => "SLICE_X20Y17",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Last_Period_4_DXMUX_37295,
      CE => XLXI_31_XLXI_25_Last_Period_4_CEINVNOT,
      CLK => XLXI_31_XLXI_25_Last_Period_4_CLKINV_37286,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Last_Period(4)
    );
  XLXI_31_XLXI_22_Tone_3_3 : X_LUT4
    generic map(
      INIT => X"3A3A",
      LOC => "SLICE_X24Y17"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Mmux_Period_13_5_f6,
      ADR1 => N80,
      ADR2 => XLXI_31_XLXN_371(3),
      ADR3 => VCC,
      O => XLXI_31_XLXN_232(13)
    );
  XLXI_31_XLXI_25_Last_Period_10 : X_FF
    generic map(
      LOC => "SLICE_X22Y16",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Last_Period_10_DXMUX_36406,
      CE => XLXI_31_XLXI_25_Last_Period_10_CEINVNOT,
      CLK => XLXI_31_XLXI_25_Last_Period_10_CLKINV_36389,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Last_Period(10)
    );
  XLXI_31_XLXI_22_Tone_3_8 : X_LUT4
    generic map(
      INIT => X"E4E4",
      LOC => "SLICE_X23Y14"
    )
    port map (
      ADR0 => XLXI_31_XLXN_371(3),
      ADR1 => XLXI_31_XLXI_22_Mmux_Period_7_5_f6,
      ADR2 => N102,
      ADR3 => VCC,
      O => XLXI_31_XLXN_232(7)
    );
  XLXI_31_XLXI_25_Last_Period_7 : X_FF
    generic map(
      LOC => "SLICE_X23Y14",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Last_Period_7_DXMUX_36440,
      CE => XLXI_31_XLXI_25_Last_Period_7_CEINVNOT,
      CLK => XLXI_31_XLXI_25_Last_Period_7_CLKINV_36423,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Last_Period(7)
    );
  XLXI_27_XLXI_90_GoSRead_or0000 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X43Y60"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_State(17),
      ADR1 => XLXI_27_XLXI_90_State(21),
      ADR2 => XLXI_27_XLXI_90_GoSRead_or0000_SW0_O,
      ADR3 => XLXI_27_XLXI_90_State(4),
      O => XLXI_27_XLXN_580
    );
  XLXI_27_XLXI_90_State_mux0002_17_1_SW1 : X_LUT4
    generic map(
      INIT => X"4C5F",
      LOC => "SLICE_X42Y55"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_NextState_and0016,
      ADR1 => XLXI_27_XLXI_86_XLXI_1_State(1),
      ADR2 => XLXI_27_XLXI_90_State(24),
      ADR3 => XLXI_27_XLXI_90_State(14),
      O => XLXI_27_N344
    );
  XLXI_27_XLXI_90_adrFAT_10_mux000011 : X_LUT4
    generic map(
      INIT => X"FF2A",
      LOC => "SLICE_X48Y56"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrFAT_10_and0000,
      ADR1 => XLXI_27_XLXI_90_N96_0,
      ADR2 => XLXI_27_XLXI_90_N55,
      ADR3 => XLXI_27_XLXI_90_N28,
      O => XLXI_27_XLXI_90_N6
    );
  XLXI_27_XLXI_90_FSize_17_mux0000_SW0 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X44Y67"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_regMISO(1),
      ADR1 => XLXI_27_XLXI_90_N52,
      ADR2 => XLXI_27_XLXI_90_N13,
      ADR3 => XLXI_27_XLXI_90_FSize(17),
      O => XLXI_27_N75
    );
  XLXI_27_XLXI_86_XLXI_1_NextState_4_1 : X_LUT4
    generic map(
      INIT => X"0F08",
      LOC => "SLICE_X35Y77"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXN_47_0,
      ADR1 => XLXI_27_XLXI_86_XLXI_1_State(4),
      ADR2 => XLXI_31_XLXI_27_File_Source_Selected_12344,
      ADR3 => XLXI_27_XLXI_86_XLXI_1_NextState_4_1_SW2_O,
      O => XLXI_27_XLXI_86_XLXI_1_NextState_4_1_36564
    );
  XLXI_27_XLXI_86_XLXI_1_State_4 : X_FF
    generic map(
      LOC => "SLICE_X35Y77",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_State_4_DXMUX_36567,
      CE => VCC,
      CLK => XLXI_27_XLXI_86_XLXI_1_State_4_CLKINV_36551,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_86_XLXI_1_State(4)
    );
  XLXI_27_XLXI_86_XLXI_1_NextState_5_1 : X_LUT4
    generic map(
      INIT => X"0100",
      LOC => "SLICE_X35Y76"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_NextState_5_1_SW1_O,
      ADR1 => XLXI_27_XLXI_86_XLXI_2_State(1),
      ADR2 => XLXI_31_XLXI_27_File_Source_Selected_12344,
      ADR3 => XLXI_27_XLXI_86_XLXI_2_N7,
      O => XLXI_27_XLXI_86_XLXI_1_NextState_5_1_36594
    );
  XLXI_27_XLXI_86_XLXI_1_State_5 : X_FF
    generic map(
      LOC => "SLICE_X35Y76",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_State_5_DXMUX_36597,
      CE => VCC,
      CLK => XLXI_27_XLXI_86_XLXI_1_State_5_CLKINV_36582,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_86_XLXI_1_State(5)
    );
  XLXI_27_XLXI_86_XLXI_1_NextState_6_1 : X_LUT4
    generic map(
      INIT => X"5540",
      LOC => "SLICE_X32Y76"
    )
    port map (
      ADR0 => XLXI_31_XLXI_27_File_Source_Selected_12344,
      ADR1 => XLXI_27_XLXI_86_XLXI_1_State(6),
      ADR2 => XLXI_27_XLXI_86_XLXN_47_0,
      ADR3 => XLXI_27_XLXI_86_XLXI_1_NextState_6_1_SW2_O,
      O => XLXI_27_XLXI_86_XLXI_1_NextState_6_1_36624
    );
  XLXI_27_XLXI_86_XLXI_1_State_6 : X_FF
    generic map(
      LOC => "SLICE_X32Y76",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_State_6_DXMUX_36627,
      CE => VCC,
      CLK => XLXI_27_XLXI_86_XLXI_1_State_6_CLKINV_36611,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_86_XLXI_1_State(6)
    );
  XLXI_27_XLXI_90_State_mux0002_15_1241 : X_LUT4
    generic map(
      INIT => X"F000",
      LOC => "SLICE_X43Y51"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_90_N31,
      ADR3 => XLXI_27_XLXI_90_State_mux0002_15_116_O,
      O => XLXI_27_XLXI_90_State_mux0002_15_124
    );
  XLXI_27_XLXI_90_State_16 : X_SFF
    generic map(
      LOC => "SLICE_X43Y51",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_State_16_DXMUX_36659,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_State_16_CLKINV_36641,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_State_16_SRINV_36642,
      SRST => GND,
      O => XLXI_27_XLXI_90_State(16)
    );
  XLXI_27_XLXI_90_State_mux0002_23_1261 : X_LUT4
    generic map(
      INIT => X"0400",
      LOC => "SLICE_X45Y56"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_NextState_and0000_0,
      ADR1 => XLXI_27_XLXI_90_N31,
      ADR2 => XLXI_27_XLXI_86_XLXI_1_State(1),
      ADR3 => XLXI_27_XLXI_90_State_mux0002_23_115_O,
      O => XLXI_27_XLXI_90_State_mux0002_23_126
    );
  XLXI_27_XLXI_90_State_8 : X_SFF
    generic map(
      LOC => "SLICE_X45Y56",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_State_8_DXMUX_36692,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_State_8_CLKINV_36676,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_State_8_SRINV_36677,
      SRST => GND,
      O => XLXI_27_XLXI_90_State(8)
    );
  XLXI_34_PS_Samp_cmp_eq000010 : X_LUT4
    generic map(
      INIT => X"C0C0",
      LOC => "SLICE_X64Y51"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_34_PS_Samp_cmp_eq00009_0,
      ADR2 => XLXI_34_PS_Samp_cmp_eq00004_O,
      ADR3 => VCC,
      O => XLXI_34_PS_Samp
    );
  XLXI_27_XLXI_90_State_mux0002_8_150_SW0 : X_LUT4
    generic map(
      INIT => X"FFEA",
      LOC => "SLICE_X40Y56"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_N97_0,
      ADR1 => XLXI_27_XLXI_90_NextState_and0012_0,
      ADR2 => XLXI_27_XLXI_90_NextState_cmp_ne0006_0,
      ADR3 => XLXI_27_XLXI_90_State_mux0002_8_136_O,
      O => XLXI_27_N290
    );
  XLXI_31_XLXI_22_Tone_3_Q : X_LUT4
    generic map(
      INIT => X"FC0C",
      LOC => "SLICE_X25Y19"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_XLXI_22_Mmux_Period_16_5_f6,
      ADR2 => XLXI_31_XLXN_371(3),
      ADR3 => N84,
      O => XLXI_31_XLXN_232(16)
    );
  XLXI_31_XLXI_25_Last_Period_16 : X_FF
    generic map(
      LOC => "SLICE_X25Y19",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Last_Period_16_DXMUX_36774,
      CE => XLXI_31_XLXI_25_Last_Period_16_CEINVNOT,
      CLK => XLXI_31_XLXI_25_Last_Period_16_CLKINV_36758,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Last_Period(16)
    );
  XLXI_27_XLXI_90_nrClus_19_mux00001 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X44Y53"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_N25_0,
      ADR1 => XLXI_27_XLXI_90_nrClus(19),
      ADR2 => XLXI_27_XLXI_90_N5,
      ADR3 => XLXI_27_XLXI_86_XLXI_1_regMISO(3),
      O => XLXI_27_XLXI_90_nrClus_19_mux0000
    );
  XLXI_27_XLXI_90_nrClus_19 : X_FF
    generic map(
      LOC => "SLICE_X44Y53",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_nrClus_19_DXMUX_36805,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_nrClus_19_CLKINV_36789,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_nrClus(19)
    );
  XLXI_27_XLXI_90_State_mux0002_9_151_SW0 : X_LUT4
    generic map(
      INIT => X"2F22",
      LOC => "SLICE_X41Y56"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_NextState_and0014_0,
      ADR1 => XLXI_27_XLXI_90_NextState_cmp_ne0008,
      ADR2 => XLXI_27_XLXI_90_NextState_cmp_ne0007_0,
      ADR3 => XLXI_27_XLXI_90_NextState_and0013_0,
      O => XLXI_27_N306
    );
  XLXI_27_XLXI_90_nrClus_10_mux000021 : X_LUT4
    generic map(
      INIT => X"FF80",
      LOC => "SLICE_X44Y46"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_FSize_0_and0000,
      ADR1 => XLXI_27_XLXI_90_N55,
      ADR2 => XLXI_27_XLXI_90_N91,
      ADR3 => XLXI_27_XLXI_90_N34,
      O => XLXI_27_XLXI_90_N29
    );
  XLXI_31_XLXI_25_Next_8b_Sample_B_mux0000_2_1 : X_LUT4
    generic map(
      INIT => X"7080",
      LOC => "SLICE_X30Y29"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Next_8b_Sample_B(1),
      ADR1 => XLXI_31_XLXI_25_Next_8b_Sample_B(0),
      ADR2 => XLXI_31_XLXI_25_N8,
      ADR3 => XLXI_31_XLXI_25_Next_8b_Sample_B(2),
      O => XLXI_31_XLXI_25_Next_8b_Sample_B_mux0000_2_Q
    );
  XLXI_31_XLXI_25_Next_8b_Sample_B_2 : X_FF
    generic map(
      LOC => "SLICE_X30Y29",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Next_8b_Sample_B_2_DXMUX_36885,
      CE => XLXI_31_XLXI_25_Next_8b_Sample_B_2_CEINV_36868,
      CLK => XLXI_31_XLXI_25_Next_8b_Sample_B_2_CLKINV_36869,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Next_8b_Sample_B(2)
    );
  XLXI_27_XLXI_90_State_mux0002_9_185_SW0 : X_LUT4
    generic map(
      INIT => X"BFFF",
      LOC => "SLICE_X43Y57"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_NextState_and0004_0,
      ADR1 => XLXI_27_XLXI_90_State(22),
      ADR2 => XLXI_27_XLXI_90_State_mux0002_9_1132_O,
      ADR3 => XLXI_27_XLXI_90_State_mux0002_9_1119_0,
      O => XLXI_27_N298
    );
  XLXI_27_XLXI_90_State_mux0002_9_11571 : X_LUT4
    generic map(
      INIT => X"4000",
      LOC => "SLICE_X43Y56"
    )
    port map (
      ADR0 => XLXI_27_N298_0,
      ADR1 => XLXI_27_XLXI_90_State_mux0002_9_151,
      ADR2 => XLXI_27_XLXI_90_State_mux0002_9_183_O,
      ADR3 => XLXI_27_XLXI_90_N60_0,
      O => XLXI_27_XLXI_90_State_mux0002_9_1157
    );
  XLXI_27_XLXI_90_State_22 : X_SFF
    generic map(
      LOC => "SLICE_X43Y56",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_State_22_DXMUX_36942,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_State_22_CLKINV_36926,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_State_22_SRINV_36927,
      SRST => GND,
      O => XLXI_27_XLXI_90_State(22)
    );
  XLXI_27_XLXI_86_XLXI_1_NextState_12_1_SW2 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X35Y70"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_State(11),
      ADR1 => XLXI_27_XLXI_86_XLXI_1_NextState_cmp_eq000412_14462,
      ADR2 => XLXI_27_XLXI_86_XLXI_1_NextState_and0000,
      ADR3 => XLXI_27_XLXI_86_XLXI_1_NextState_cmp_eq00044_0,
      O => XLXI_27_N322
    );
  XLXI_31_XLXI_22_Period_15_mux000411 : X_LUT4
    generic map(
      INIT => X"FFF0",
      LOC => "SLICE_X15Y30"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_31_XLXN_373(0),
      ADR3 => XLXI_31_XLXN_373_1_0,
      O => XLXI_31_XLXI_22_N7
    );
  XLXI_27_XLXI_90_NextState_cmp_eq0003127 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X49Y45"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_NextState_cmp_eq0003117_0,
      ADR1 => XLXI_27_XLXI_90_nrClus(14),
      ADR2 => XLXI_27_N318_0,
      ADR3 => XLXI_27_XLXI_90_NextState_cmp_eq0003112_O,
      O => XLXI_27_XLXI_90_NextState_cmp_eq0006
    );
  XLXI_33_regPISO_3 : X_FF
    generic map(
      LOC => "SLICE_X33Y12",
      INIT => '0'
    )
    port map (
      I => XLXI_33_regPISO_3_DXMUX_38205,
      CE => XLXI_33_regPISO_3_CEINV_38180,
      CLK => XLXI_33_regPISO_3_CLKINV_38181,
      SET => GND,
      RST => GND,
      O => XLXI_33_regPISO(3)
    );
  XLXI_33_regPISO_4 : X_FF
    generic map(
      LOC => "SLICE_X28Y20",
      INIT => '0'
    )
    port map (
      I => XLXI_33_regPISO_5_DYMUX_38230,
      CE => XLXI_33_regPISO_5_CEINV_38220,
      CLK => XLXI_33_regPISO_5_CLKINV_38221,
      SET => GND,
      RST => GND,
      O => XLXI_33_regPISO(4)
    );
  XLXI_33_regPISO_mux0000_5_1 : X_LUT4
    generic map(
      INIT => X"FC30",
      LOC => "SLICE_X28Y20"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_33_regPISO_mux0000_0_1_14361,
      ADR2 => XLXI_33_DATASys(5),
      ADR3 => XLXI_33_regPISO(4),
      O => XLXI_33_regPISO_mux0000(5)
    );
  XLXI_33_regPISO_5 : X_FF
    generic map(
      LOC => "SLICE_X28Y20",
      INIT => '0'
    )
    port map (
      I => XLXI_33_regPISO_5_DXMUX_38243,
      CE => XLXI_33_regPISO_5_CEINV_38220,
      CLK => XLXI_33_regPISO_5_CLKINV_38221,
      SET => GND,
      RST => GND,
      O => XLXI_33_regPISO(5)
    );
  XLXI_33_regPISO_6 : X_FF
    generic map(
      LOC => "SLICE_X28Y18",
      INIT => '0'
    )
    port map (
      I => XLXI_33_regPISO_7_DYMUX_38268,
      CE => XLXI_33_regPISO_7_CEINV_38258,
      CLK => XLXI_33_regPISO_7_CLKINV_38259,
      SET => GND,
      RST => GND,
      O => XLXI_33_regPISO(6)
    );
  XLXI_33_regPISO_mux0000_7_1 : X_LUT4
    generic map(
      INIT => X"FC0C",
      LOC => "SLICE_X28Y18"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_33_DATASys(7),
      ADR2 => XLXI_33_regPISO_mux0000_0_1_14361,
      ADR3 => XLXI_33_regPISO(6),
      O => XLXI_33_regPISO_mux0000(7)
    );
  XLXI_33_regPISO_7 : X_FF
    generic map(
      LOC => "SLICE_X28Y18",
      INIT => '0'
    )
    port map (
      I => XLXI_33_regPISO_7_DXMUX_38281,
      CE => XLXI_33_regPISO_7_CEINV_38258,
      CLK => XLXI_33_regPISO_7_CLKINV_38259,
      SET => GND,
      RST => GND,
      O => XLXI_33_regPISO(7)
    );
  XLXI_33_regPISO_8 : X_FF
    generic map(
      LOC => "SLICE_X28Y12",
      INIT => '0'
    )
    port map (
      I => SPI_MOSI_OBUF_DYMUX_38305,
      CE => SPI_MOSI_OBUF_CEINV_38295,
      CLK => SPI_MOSI_OBUF_CLKINV_38296,
      SET => GND,
      RST => GND,
      O => XLXI_33_regPISO(8)
    );
  XLXI_33_regPISO_mux0000_19_1 : X_LUT4
    generic map(
      INIT => X"F000",
      LOC => "SLICE_X28Y12"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_33_regPISO_mux0000_0_1_14361,
      ADR3 => XLXI_33_regPISO(18),
      O => XLXI_33_regPISO_mux0000(19)
    );
  XLXI_33_regPISO_19 : X_FF
    generic map(
      LOC => "SLICE_X28Y12",
      INIT => '0'
    )
    port map (
      I => SPI_MOSI_OBUF_DXMUX_38319,
      CE => SPI_MOSI_OBUF_CEINV_38295,
      CLK => SPI_MOSI_OBUF_CLKINV_38296,
      SET => GND,
      RST => GND,
      O => SPI_MOSI_OBUF_13771
    );
  XLXI_27_XLXI_90_nrClus_10 : X_SFF
    generic map(
      LOC => "SLICE_X52Y39",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_nrClus_10_DYMUX_38345,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_nrClus_10_CLKINV_38334,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_nrClus_10_SRINV_38335,
      SRST => GND,
      O => XLXI_27_XLXI_90_nrClus(10)
    );
  XLXI_27_XLXI_90_adrSec_mux0003_19_1 : X_LUT4
    generic map(
      INIT => X"C840",
      LOC => "SLICE_X52Y39"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_ffFAT32n16_12371,
      ADR1 => XLXI_27_XLXI_90_N56,
      ADR2 => XLXI_27_XLXI_90_nrClus(11),
      ADR3 => XLXI_27_XLXI_90_nrClus(10),
      O => XLXI_27_XLXI_90_adrSec_mux0003(19)
    );
  XLXI_31_XLXI_25_Next_8b_Sample_A_5 : X_FF
    generic map(
      LOC => "SLICE_X30Y28",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Next_8b_Sample_A_5_DXMUX_37463,
      CE => XLXI_31_XLXI_25_Next_8b_Sample_A_5_CEINV_37441,
      CLK => XLXI_31_XLXI_25_Next_8b_Sample_A_5_CLKINV_37442,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Next_8b_Sample_A(5)
    );
  XLXI_31_XLXI_25_Next_8b_Sample_B_mux0000_0_1 : X_LUT4
    generic map(
      INIT => X"0010",
      LOC => "SLICE_X30Y30"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002,
      ADR1 => XLXI_31_XLXI_25_Next_8b_Sample_B(0),
      ADR2 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_Q,
      ADR3 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_le0000,
      O => XLXI_31_XLXI_25_Next_8b_Sample_B_mux0000_0_Q
    );
  XLXI_31_XLXI_25_Next_8b_Sample_B_0 : X_FF
    generic map(
      LOC => "SLICE_X30Y30",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Next_8b_Sample_B_0_DYMUX_37484,
      CE => XLXI_31_XLXI_25_Next_8b_Sample_B_0_CEINV_37475,
      CLK => XLXI_31_XLXI_25_Next_8b_Sample_B_0_CLKINV_37476,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Next_8b_Sample_B(0)
    );
  XLXI_27_XLXI_90_nrClus_0 : X_SFF
    generic map(
      LOC => "SLICE_X48Y40",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_nrClus_0_DYMUX_37510,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_nrClus_0_CLKINV_37499,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_nrClus_0_SRINV_37500,
      SRST => GND,
      O => XLXI_27_XLXI_90_nrClus(0)
    );
  XLXI_27_XLXI_90_NextState_cmp_eq0021980 : X_LUT4
    generic map(
      INIT => X"9009",
      LOC => "SLICE_X48Y40"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_cnt512(2),
      ADR1 => XLXI_27_XLXI_90_nrClus(0),
      ADR2 => XLXI_27_XLXI_90_nrClus(1),
      ADR3 => XLXI_27_XLXI_90_cnt512(3),
      O => XLXI_27_XLXI_90_NextState_cmp_eq0021980_37519
    );
  XLXI_27_XLXI_90_nrClus_1_mux0000211 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X53Y36"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_N11_0,
      ADR1 => XLXI_27_XLXI_90_nrClus(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_nrClus_1_mux000021
    );
  XLXI_27_XLXI_90_nrClus_1 : X_SFF
    generic map(
      LOC => "SLICE_X53Y36",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_nrClus_1_DYMUX_37538,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_nrClus_1_CLKINV_37527,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_nrClus_1_SRINV_37528,
      SRST => GND,
      O => XLXI_27_XLXI_90_nrClus(1)
    );
  XLXI_27_XLXI_90_nrClus_2 : X_SFF
    generic map(
      LOC => "SLICE_X48Y43",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_nrClus_2_DYMUX_37564,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_nrClus_2_CLKINV_37553,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_nrClus_2_SRINV_37554,
      SRST => GND,
      O => XLXI_27_XLXI_90_nrClus(2)
    );
  XLXI_27_XLXI_90_NextState_cmp_eq00219107 : X_LUT4
    generic map(
      INIT => X"8241",
      LOC => "SLICE_X48Y43"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_nrClus(2),
      ADR1 => XLXI_27_XLXI_90_cnt512(5),
      ADR2 => XLXI_27_XLXI_90_nrClus(3),
      ADR3 => XLXI_27_XLXI_90_cnt512(4),
      O => XLXI_27_XLXI_90_NextState_cmp_eq00219107_37573
    );
  XLXI_27_XLXI_90_nrClus_3 : X_SFF
    generic map(
      LOC => "SLICE_X48Y46",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_nrClus_3_DYMUX_37597,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_nrClus_3_CLKINV_37586,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_nrClus_3_SRINV_37587,
      SRST => GND,
      O => XLXI_27_XLXI_90_nrClus(3)
    );
  XLXI_27_XLXI_90_NextState_cmp_eq0003127_SW0 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X48Y46"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_nrClus(5),
      ADR1 => XLXI_27_XLXI_90_nrClus(15),
      ADR2 => XLXI_27_XLXI_90_nrClus(3),
      ADR3 => XLXI_27_XLXI_90_nrClus(4),
      O => XLXI_27_N318
    );
  XLXI_27_XLXI_90_cnt32_3 : X_SFF
    generic map(
      LOC => "SLICE_X46Y42",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_cnt32_3_DXMUX_39758,
      CE => XLXI_27_XLXI_90_cnt32_3_CEINV_39734,
      CLK => XLXI_27_XLXI_90_cnt32_3_CLKINV_39735,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_90_cnt32_3_SRINV_39736,
      O => XLXI_27_XLXI_90_cnt32(3)
    );
  XLXI_27_XLXI_90_adrClus0_10 : X_FF
    generic map(
      LOC => "SLICE_X54Y44",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_11_DYMUX_39785,
      CE => XLXI_27_XLXI_90_adrClus0_11_CEINV_39776,
      CLK => XLXI_27_XLXI_90_adrClus0_11_CLKINV_39777,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_adrClus0(10)
    );
  XLXI_27_XLXI_90_adrClus0_mux0002_11_1 : X_LUT4
    generic map(
      INIT => X"F1E0",
      LOC => "SLICE_X54Y44"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_ffSpC32n16_12285,
      ADR1 => XLXI_27_XLXI_90_ffFAT32n16_12371,
      ADR2 => XLXI_27_XLXI_90_adrClus0_share0000(11),
      ADR3 => XLXI_27_XLXI_90_adrRootDir(11),
      O => XLXI_27_XLXI_90_adrClus0_mux0002(11)
    );
  XLXI_27_XLXI_90_adrClus0_11 : X_FF
    generic map(
      LOC => "SLICE_X54Y44",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_11_DXMUX_39797,
      CE => XLXI_27_XLXI_90_adrClus0_11_CEINV_39776,
      CLK => XLXI_27_XLXI_90_adrClus0_11_CLKINV_39777,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_adrClus0(11)
    );
  XLXI_27_XLXI_90_adrClus0_12 : X_FF
    generic map(
      LOC => "SLICE_X53Y56",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_13_DYMUX_39823,
      CE => XLXI_27_XLXI_90_adrClus0_13_CEINV_39814,
      CLK => XLXI_27_XLXI_90_adrClus0_13_CLKINV_39815,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_adrClus0(12)
    );
  XLXI_27_XLXI_90_adrClus0_mux0002_13_1 : X_LUT4
    generic map(
      INIT => X"AAAC",
      LOC => "SLICE_X53Y56"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrClus0_share0000(13),
      ADR1 => XLXI_27_XLXI_90_adrRootDir(13),
      ADR2 => XLXI_27_XLXI_90_ffSpC32n16_12285,
      ADR3 => XLXI_27_XLXI_90_ffFAT32n16_12371,
      O => XLXI_27_XLXI_90_adrClus0_mux0002(13)
    );
  XLXI_27_XLXI_90_adrClus0_13 : X_FF
    generic map(
      LOC => "SLICE_X53Y56",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_13_DXMUX_39835,
      CE => XLXI_27_XLXI_90_adrClus0_13_CEINV_39814,
      CLK => XLXI_27_XLXI_90_adrClus0_13_CLKINV_39815,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_adrClus0(13)
    );
  XLXI_27_XLXI_90_adrClus0_20 : X_FF
    generic map(
      LOC => "SLICE_X52Y57",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_21_DYMUX_39861,
      CE => XLXI_27_XLXI_90_adrClus0_21_CEINV_39852,
      CLK => XLXI_27_XLXI_90_adrClus0_21_CLKINV_39853,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_adrClus0(20)
    );
  XLXI_27_XLXI_90_adrClus0_mux0002_21_1 : X_LUT4
    generic map(
      INIT => X"ABA8",
      LOC => "SLICE_X52Y57"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrClus0_share0000(21),
      ADR1 => XLXI_27_XLXI_90_ffSpC32n16_12285,
      ADR2 => XLXI_27_XLXI_90_ffFAT32n16_12371,
      ADR3 => XLXI_27_XLXI_90_adrRootDir(21),
      O => XLXI_27_XLXI_90_adrClus0_mux0002(21)
    );
  XLXI_27_XLXI_90_adrClus0_21 : X_FF
    generic map(
      LOC => "SLICE_X52Y57",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_21_DXMUX_39873,
      CE => XLXI_27_XLXI_90_adrClus0_21_CEINV_39852,
      CLK => XLXI_27_XLXI_90_adrClus0_21_CLKINV_39853,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_adrClus0(21)
    );
  XLXI_27_XLXI_90_adrClus0_14 : X_FF
    generic map(
      LOC => "SLICE_X52Y56",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_15_DYMUX_39899,
      CE => XLXI_27_XLXI_90_adrClus0_15_CEINV_39890,
      CLK => XLXI_27_XLXI_90_adrClus0_15_CLKINV_39891,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_adrClus0(14)
    );
  XLXI_27_XLXI_90_adrClus0_mux0002_15_1 : X_LUT4
    generic map(
      INIT => X"FE10",
      LOC => "SLICE_X52Y56"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_ffFAT32n16_12371,
      ADR1 => XLXI_27_XLXI_90_ffSpC32n16_12285,
      ADR2 => XLXI_27_XLXI_90_adrRootDir(15),
      ADR3 => XLXI_27_XLXI_90_adrClus0_share0000(15),
      O => XLXI_27_XLXI_90_adrClus0_mux0002(15)
    );
  XLXI_31_XLXI_25_Last_Period_13 : X_FF
    generic map(
      LOC => "SLICE_X24Y17",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Last_Period_13_DXMUX_37317,
      CE => XLXI_31_XLXI_25_Last_Period_13_CEINVNOT,
      CLK => XLXI_31_XLXI_25_Last_Period_13_CLKINV_37308,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Last_Period(13)
    );
  XLXI_31_XLXI_25_Last_Period_21 : X_FF
    generic map(
      LOC => "SLICE_X26Y18",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Last_Period_21_DYMUX_37345,
      CE => XLXI_31_XLXI_25_Last_Period_21_CEINVNOT,
      CLK => XLXI_31_XLXI_25_Last_Period_21_CLKINV_37337,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Last_Period(21)
    );
  XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_lut_10_Q : X_LUT4
    generic map(
      INIT => X"9009",
      LOC => "SLICE_X26Y18"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Last_Period(20),
      ADR1 => XLXI_31_XLXN_232(20),
      ADR2 => XLXI_31_XLXI_25_Last_Period(21),
      ADR3 => XLXI_31_XLXN_232(21),
      O => XLXI_31_XLXI_25_Mcompar_Next_8b_Sample_cmp_eq0000_lut(10)
    );
  XLXI_33_Cnt_2 : X_SFF
    generic map(
      LOC => "SLICE_X30Y11",
      INIT => '0'
    )
    port map (
      I => XLXI_33_Cnt_3_DYMUX_37380,
      CE => VCC,
      CLK => XLXI_33_Cnt_3_CLKINV_37370,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_33_Cnt_3_SRINV_37371,
      O => XLXI_33_Cnt(2)
    );
  XLXI_33_Mcount_Cnt_xor_3_11 : X_LUT4
    generic map(
      INIT => X"78F0",
      LOC => "SLICE_X30Y11"
    )
    port map (
      ADR0 => XLXI_33_Cnt(1),
      ADR1 => XLXI_33_Cnt(0),
      ADR2 => XLXI_33_Cnt(3),
      ADR3 => XLXI_33_Cnt(2),
      O => XLXI_33_Result(3)
    );
  XLXI_33_Cnt_3 : X_SFF
    generic map(
      LOC => "SLICE_X30Y11",
      INIT => '0'
    )
    port map (
      I => XLXI_33_Cnt_3_DXMUX_37392,
      CE => VCC,
      CLK => XLXI_33_Cnt_3_CLKINV_37370,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_33_Cnt_3_SRINV_37371,
      O => XLXI_33_Cnt(3)
    );
  XLXI_33_Cnt_4 : X_SFF
    generic map(
      LOC => "SLICE_X32Y11",
      INIT => '0'
    )
    port map (
      I => XLXI_33_Cnt_4_DYMUX_37418,
      CE => VCC,
      CLK => XLXI_33_Cnt_4_CLKINV_37408,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_33_Cnt_4_SRINV_37409,
      O => XLXI_33_Cnt(4)
    );
  XLXI_33_iBusy_and00001 : X_LUT4
    generic map(
      INIT => X"0012",
      LOC => "SLICE_X32Y11"
    )
    port map (
      ADR0 => XLXI_33_ResStart_DInToggle_SR(1),
      ADR1 => XLXI_33_Cnt(3),
      ADR2 => XLXI_33_ResStart_DInToggle_SR(0),
      ADR3 => XLXI_33_N2,
      O => XLXI_33_iBusy_and0000
    );
  XLXI_31_XLXI_25_Next_8b_Sample_A_4 : X_FF
    generic map(
      LOC => "SLICE_X30Y28",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Next_8b_Sample_A_5_DYMUX_37451,
      CE => XLXI_31_XLXI_25_Next_8b_Sample_A_5_CEINV_37441,
      CLK => XLXI_31_XLXI_25_Next_8b_Sample_A_5_CLKINV_37442,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Next_8b_Sample_A(4)
    );
  XLXI_31_XLXI_25_Next_8b_Sample_A_mux0000_5_1 : X_LUT4
    generic map(
      INIT => X"0102",
      LOC => "SLICE_X30Y28"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Next_8b_Sample_A(5),
      ADR1 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_Q,
      ADR2 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002,
      ADR3 => XLXI_31_XLXI_25_Next_8b_Sample_A(4),
      O => XLXI_31_XLXI_25_Next_8b_Sample_A_mux0000(5)
    );
  XLXI_27_XLXI_90_nrClus_4 : X_SFF
    generic map(
      LOC => "SLICE_X48Y44",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_nrClus_4_DYMUX_37630,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_nrClus_4_CLKINV_37619,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_nrClus_4_SRINV_37620,
      SRST => GND,
      O => XLXI_27_XLXI_90_nrClus(4)
    );
  XLXI_27_XLXI_90_NextState_cmp_eq0021940 : X_LUT4
    generic map(
      INIT => X"8421",
      LOC => "SLICE_X48Y44"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_cnt512(6),
      ADR1 => XLXI_27_XLXI_90_nrClus(5),
      ADR2 => XLXI_27_XLXI_90_nrClus(4),
      ADR3 => XLXI_27_XLXI_90_cnt512(7),
      O => XLXI_27_XLXI_90_NextState_cmp_eq0021940_37639
    );
  XLXI_27_XLXI_90_nrClus_5_mux0000211 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X49Y40"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_90_N11_0,
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_90_nrClus(5),
      O => XLXI_27_XLXI_90_nrClus_5_mux000021
    );
  XLXI_27_XLXI_90_nrClus_5 : X_SFF
    generic map(
      LOC => "SLICE_X49Y40",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_nrClus_5_DYMUX_37658,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_nrClus_5_CLKINV_37647,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_nrClus_5_SRINV_37648,
      SRST => GND,
      O => XLXI_27_XLXI_90_nrClus(5)
    );
  XLXI_27_XLXI_90_nrClus_6_mux0000211 : X_LUT4
    generic map(
      INIT => X"F000",
      LOC => "SLICE_X48Y38"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_90_N11_0,
      ADR3 => XLXI_27_XLXI_90_nrClus(6),
      O => XLXI_27_XLXI_90_nrClus_6_mux000021
    );
  XLXI_27_XLXI_90_nrClus_6 : X_SFF
    generic map(
      LOC => "SLICE_X48Y38",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_nrClus_6_DYMUX_37679,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_nrClus_6_CLKINV_37668,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_nrClus_6_SRINV_37669,
      SRST => GND,
      O => XLXI_27_XLXI_90_nrClus(6)
    );
  XLXI_27_XLXI_90_nrClus_7_mux0000211 : X_LUT4
    generic map(
      INIT => X"F000",
      LOC => "SLICE_X46Y40"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_90_N11_0,
      ADR3 => XLXI_27_XLXI_90_nrClus(7),
      O => XLXI_27_XLXI_90_nrClus_7_mux000021
    );
  XLXI_27_XLXI_90_nrClus_7 : X_SFF
    generic map(
      LOC => "SLICE_X46Y40",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_nrClus_7_DYMUX_37700,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_nrClus_7_CLKINV_37689,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_nrClus_7_SRINV_37690,
      SRST => GND,
      O => XLXI_27_XLXI_90_nrClus(7)
    );
  XLXI_27_XLXI_90_nrClus_8 : X_SFF
    generic map(
      LOC => "SLICE_X47Y49",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_nrClus_8_DYMUX_37726,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_nrClus_8_CLKINV_37715,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_nrClus_8_SRINV_37716,
      SRST => GND,
      O => XLXI_27_XLXI_90_nrClus(8)
    );
  XLXI_27_XLXI_90_adrSec_mux0003_9_11 : X_LUT4
    generic map(
      INIT => X"2230",
      LOC => "SLICE_X47Y49"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_nrClus(8),
      ADR1 => XLXI_27_XLXI_90_cnt32_or0001,
      ADR2 => XLXI_27_XLXI_90_nrClus(9),
      ADR3 => XLXI_27_XLXI_90_ffSpC32n16_12285,
      O => XLXI_27_XLXI_90_adrSec_mux0003_9_mand
    );
  XLXI_27_XLXI_90_nrClus_9 : X_SFF
    generic map(
      LOC => "SLICE_X53Y39",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_nrClus_9_DYMUX_37759,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_nrClus_9_CLKINV_37748,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_nrClus_9_SRINV_37749,
      SRST => GND,
      O => XLXI_27_XLXI_90_nrClus(9)
    );
  XLXI_27_XLXI_90_adrSec_mux0003_20_1 : X_LUT4
    generic map(
      INIT => X"C0A0",
      LOC => "SLICE_X53Y39"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_nrClus(10),
      ADR1 => XLXI_27_XLXI_90_nrClus(9),
      ADR2 => XLXI_27_XLXI_90_N56,
      ADR3 => XLXI_27_XLXI_90_ffFAT32n16_12371,
      O => XLXI_27_XLXI_90_adrSec_mux0003(20)
    );
  XLXI_27_XLXI_90_ffFAT32n16 : X_FF
    generic map(
      LOC => "SLICE_X46Y55",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_ffFAT32n16_DYMUX_37792,
      CE => XLXI_27_XLXI_90_ffFAT32n16_CEINV_37781,
      CLK => XLXI_27_XLXI_90_ffFAT32n16_CLKINV_37782,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_ffFAT32n16_12371
    );
  XLXI_27_XLXI_90_NextState_and00001 : X_LUT4
    generic map(
      INIT => X"20A0",
      LOC => "SLICE_X46Y55"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_NextState_cmp_eq0000,
      ADR1 => XLXI_27_XLXI_90_N35_0,
      ADR2 => XLXI_27_XLXI_86_XLXI_1_RxCE1_12369,
      ADR3 => XLXI_27_XLXI_90_WORD(9),
      O => XLXI_27_XLXI_90_NextState_and0000
    );
  XLXI_27_XLXI_90_FSize_0 : X_SFF
    generic map(
      LOC => "SLICE_X47Y58",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_0_DYMUX_37824,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_FSize_0_CLKINV_37814,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_FSize_0_SRINV_37815,
      SRST => GND,
      O => XLXI_27_XLXI_90_FSize(0)
    );
  XLXI_27_XLXI_90_ffSpC32n16_and00001 : X_LUT4
    generic map(
      INIT => X"A000",
      LOC => "SLICE_X47Y58"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_RxCE1_12369,
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_90_State(8),
      ADR3 => XLXI_27_XLXI_90_NextState_cmp_eq0000,
      O => XLXI_27_XLXI_90_ffSpC32n16_and0000
    );
  XLXI_27_XLXI_90_FSize_1 : X_SFF
    generic map(
      LOC => "SLICE_X51Y63",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_1_DYMUX_37857,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_FSize_1_CLKINV_37847,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_FSize_1_SRINV_37848,
      SRST => GND,
      O => XLXI_27_XLXI_90_FSize(1)
    );
  XLXI_27_XLXI_90_adrFAT_16_mux00001 : X_LUT4
    generic map(
      INIT => X"C000",
      LOC => "SLICE_X51Y63"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_86_XLXI_1_RxCE1_12369,
      ADR2 => XLXI_27_XLXI_90_State(5),
      ADR3 => XLXI_27_XLXI_86_XLXI_1_regMISO(0),
      O => XLXI_27_XLXI_90_adrFAT_16_mux00001_37867
    );
  XLXI_27_XLXI_90_FSize_2 : X_SFF
    generic map(
      LOC => "SLICE_X48Y61",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_2_DYMUX_37890,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_FSize_2_CLKINV_37880,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_FSize_2_SRINV_37881,
      SRST => GND,
      O => XLXI_27_XLXI_90_FSize(2)
    );
  XLXI_27_XLXI_90_adrFAT_17_mux00001 : X_LUT4
    generic map(
      INIT => X"C000",
      LOC => "SLICE_X48Y61"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_86_XLXI_1_regMISO(1),
      ADR2 => XLXI_27_XLXI_86_XLXI_1_RxCE1_12369,
      ADR3 => XLXI_27_XLXI_90_State(5),
      O => XLXI_27_XLXI_90_adrFAT_17_mux00001_37900
    );
  XLXI_27_XLXI_90_FSize_3 : X_SFF
    generic map(
      LOC => "SLICE_X48Y67",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_3_DYMUX_37923,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_FSize_3_CLKINV_37913,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_FSize_3_SRINV_37914,
      SRST => GND,
      O => XLXI_27_XLXI_90_FSize(3)
    );
  XLXI_27_XLXI_90_adrFAT_18_mux00001 : X_LUT4
    generic map(
      INIT => X"8080",
      LOC => "SLICE_X48Y67"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_RxCE1_12369,
      ADR1 => XLXI_27_XLXI_86_XLXI_1_regMISO(2),
      ADR2 => XLXI_27_XLXI_90_State(5),
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_adrFAT_18_mux00001_37933
    );
  XLXI_27_XLXI_90_FSize_4 : X_SFF
    generic map(
      LOC => "SLICE_X51Y64",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_4_DYMUX_37956,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_FSize_4_CLKINV_37946,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_FSize_4_SRINV_37947,
      SRST => GND,
      O => XLXI_27_XLXI_90_FSize(4)
    );
  XLXI_27_XLXI_90_adrFAT_19_mux00001 : X_LUT4
    generic map(
      INIT => X"C000",
      LOC => "SLICE_X51Y64"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_86_XLXI_1_regMISO(3),
      ADR2 => XLXI_27_XLXI_86_XLXI_1_RxCE1_12369,
      ADR3 => XLXI_27_XLXI_90_State(5),
      O => XLXI_27_XLXI_90_adrFAT_19_mux00001_37966
    );
  XLXI_27_XLXI_90_FSize_5 : X_SFF
    generic map(
      LOC => "SLICE_X51Y65",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_5_DYMUX_37989,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_FSize_5_CLKINV_37979,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_FSize_5_SRINV_37980,
      SRST => GND,
      O => XLXI_27_XLXI_90_FSize(5)
    );
  XLXI_27_XLXI_90_adrFAT_20_mux00001 : X_LUT4
    generic map(
      INIT => X"C000",
      LOC => "SLICE_X51Y65"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_86_XLXI_1_regMISO(4),
      ADR2 => XLXI_27_XLXI_86_XLXI_1_RxCE1_12369,
      ADR3 => XLXI_27_XLXI_90_State(5),
      O => XLXI_27_XLXI_90_adrFAT_20_mux00001_37999
    );
  XLXI_27_XLXI_90_FSize_6 : X_SFF
    generic map(
      LOC => "SLICE_X48Y64",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_6_DYMUX_38022,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_FSize_6_CLKINV_38012,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_FSize_6_SRINV_38013,
      SRST => GND,
      O => XLXI_27_XLXI_90_FSize(6)
    );
  XLXI_27_XLXI_90_adrFAT_21_mux00001 : X_LUT4
    generic map(
      INIT => X"C000",
      LOC => "SLICE_X48Y64"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_86_XLXI_1_RxCE1_12369,
      ADR2 => XLXI_27_XLXI_90_State(5),
      ADR3 => XLXI_27_XLXI_86_XLXI_1_regMISO(5),
      O => XLXI_27_XLXI_90_adrFAT_21_mux00001_38032
    );
  XLXI_27_XLXI_90_FSize_7 : X_SFF
    generic map(
      LOC => "SLICE_X46Y63",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_7_DYMUX_38055,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_FSize_7_CLKINV_38045,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_FSize_7_SRINV_38046,
      SRST => GND,
      O => XLXI_27_XLXI_90_FSize(7)
    );
  XLXI_27_XLXI_90_WORD_10_not00011 : X_LUT4
    generic map(
      INIT => X"A8A8",
      LOC => "SLICE_X46Y63"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_RxCE1_12369,
      ADR1 => XLXI_27_XLXI_90_State(8),
      ADR2 => XLXI_27_XLXI_90_State(28),
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_WORD_10_not0001
    );
  XLXI_27_XLXI_90_FSize_8 : X_SFF
    generic map(
      LOC => "SLICE_X51Y62",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_8_DYMUX_38089,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_FSize_8_CLKINV_38079,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_FSize_8_SRINV_38080,
      SRST => GND,
      O => XLXI_27_XLXI_90_FSize(8)
    );
  XLXI_27_XLXI_90_adrClus0_not000164 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X51Y62"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_State(8),
      ADR1 => XLXI_27_XLXI_86_XLXI_1_RxCE1_12369,
      ADR2 => XLXI_27_XLXI_90_N61,
      ADR3 => XLXI_27_N308,
      O => XLXI_27_XLXI_90_adrClus0_not0001
    );
  XLXI_27_XLXI_90_FSize_9 : X_SFF
    generic map(
      LOC => "SLICE_X47Y63",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_9_DYMUX_38122,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_FSize_9_CLKINV_38112,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_FSize_9_SRINV_38113,
      SRST => GND,
      O => XLXI_27_XLXI_90_FSize(9)
    );
  XLXI_27_XLXI_90_NextState_and001211 : X_LUT4
    generic map(
      INIT => X"0008",
      LOC => "SLICE_X47Y63"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_cnt512(3),
      ADR1 => XLXI_27_XLXI_86_XLXI_1_RxCE1_12369,
      ADR2 => XLXI_27_XLXI_90_cnt512(2),
      ADR3 => XLXI_27_XLXI_90_cnt512(4),
      O => XLXI_27_XLXI_90_N41
    );
  XLXI_33_regPISO_0 : X_FF
    generic map(
      LOC => "SLICE_X34Y12",
      INIT => '0'
    )
    port map (
      I => XLXI_33_regPISO_1_DYMUX_38153,
      CE => XLXI_33_regPISO_1_CEINV_38142,
      CLK => XLXI_33_regPISO_1_CLKINV_38143,
      SET => GND,
      RST => GND,
      O => XLXI_33_regPISO(0)
    );
  XLXI_33_regPISO_mux0000_1_1 : X_LUT4
    generic map(
      INIT => X"F000",
      LOC => "SLICE_X34Y12"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_33_regPISO_mux0000_0_1_14361,
      ADR3 => XLXI_33_regPISO(0),
      O => XLXI_33_regPISO_mux0000(1)
    );
  XLXI_33_regPISO_1 : X_FF
    generic map(
      LOC => "SLICE_X34Y12",
      INIT => '0'
    )
    port map (
      I => XLXI_33_regPISO_1_DXMUX_38167,
      CE => XLXI_33_regPISO_1_CEINV_38142,
      CLK => XLXI_33_regPISO_1_CLKINV_38143,
      SET => GND,
      RST => GND,
      O => XLXI_33_regPISO(1)
    );
  XLXI_33_regPISO_2 : X_FF
    generic map(
      LOC => "SLICE_X33Y12",
      INIT => '0'
    )
    port map (
      I => XLXI_33_regPISO_3_DYMUX_38191,
      CE => XLXI_33_regPISO_3_CEINV_38180,
      CLK => XLXI_33_regPISO_3_CLKINV_38181,
      SET => GND,
      RST => GND,
      O => XLXI_33_regPISO(2)
    );
  XLXI_33_regPISO_mux0000_3_1 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X33Y12"
    )
    port map (
      ADR0 => XLXI_33_regPISO(2),
      ADR1 => XLXI_33_regPISO_mux0000_0_1_14361,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_33_regPISO_mux0000(3)
    );
  XLXI_27_XLXI_90_nrClus_11 : X_SFF
    generic map(
      LOC => "SLICE_X54Y38",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_nrClus_11_DYMUX_38378,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_nrClus_11_CLKINV_38367,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_nrClus_11_SRINV_38368,
      SRST => GND,
      O => XLXI_27_XLXI_90_nrClus(11)
    );
  XLXI_27_XLXI_90_adrSec_mux0003_7_11 : X_LUT4
    generic map(
      INIT => X"0D08",
      LOC => "SLICE_X54Y38"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_ffSpC32n16_12285,
      ADR1 => XLXI_27_XLXI_90_nrClus(10),
      ADR2 => XLXI_27_XLXI_90_cnt32_or0001,
      ADR3 => XLXI_27_XLXI_90_nrClus(11),
      O => XLXI_27_XLXI_90_adrSec_mux0003_7_mand
    );
  XLXI_27_XLXI_90_nrClus_12 : X_SFF
    generic map(
      LOC => "SLICE_X55Y39",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_nrClus_12_DYMUX_38411,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_nrClus_12_CLKINV_38400,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_nrClus_12_SRINV_38401,
      SRST => GND,
      O => XLXI_27_XLXI_90_nrClus(12)
    );
  XLXI_27_XLXI_90_adrSec_mux0003_6_11 : X_LUT4
    generic map(
      INIT => X"2320",
      LOC => "SLICE_X55Y39"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_nrClus(11),
      ADR1 => XLXI_27_XLXI_90_cnt32_or0001,
      ADR2 => XLXI_27_XLXI_90_ffSpC32n16_12285,
      ADR3 => XLXI_27_XLXI_90_nrClus(12),
      O => XLXI_27_XLXI_90_adrSec_mux0003_6_mand
    );
  XLXI_27_XLXI_90_nrClus_13 : X_SFF
    generic map(
      LOC => "SLICE_X50Y44",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_nrClus_13_DYMUX_38444,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_nrClus_13_CLKINV_38433,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_nrClus_13_SRINV_38434,
      SRST => GND,
      O => XLXI_27_XLXI_90_nrClus(13)
    );
  XLXI_27_XLXI_90_adrSec_mux0003_4_11 : X_LUT4
    generic map(
      INIT => X"5404",
      LOC => "SLICE_X50Y44"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_cnt32_or0001,
      ADR1 => XLXI_27_XLXI_90_nrClus(14),
      ADR2 => XLXI_27_XLXI_90_ffSpC32n16_12285,
      ADR3 => XLXI_27_XLXI_90_nrClus(13),
      O => XLXI_27_XLXI_90_adrSec_mux0003_4_mand
    );
  XLXI_27_XLXI_90_nrClus_14 : X_SFF
    generic map(
      LOC => "SLICE_X47Y50",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_nrClus_14_DYMUX_38477,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_nrClus_14_CLKINV_38466,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_nrClus_14_SRINV_38467,
      SRST => GND,
      O => XLXI_27_XLXI_90_nrClus(14)
    );
  XLXI_27_XLXI_90_adrSec_mux0003_3_11 : X_LUT4
    generic map(
      INIT => X"2230",
      LOC => "SLICE_X47Y50"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_nrClus(14),
      ADR1 => XLXI_27_XLXI_90_cnt32_or0001,
      ADR2 => XLXI_27_XLXI_90_nrClus(15),
      ADR3 => XLXI_27_XLXI_90_ffSpC32n16_12285,
      O => XLXI_27_XLXI_90_adrSec_mux0003_3_mand
    );
  XLXI_27_XLXI_90_nrClus_15 : X_SFF
    generic map(
      LOC => "SLICE_X50Y47",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_nrClus_15_DYMUX_38510,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_nrClus_15_CLKINV_38499,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_nrClus_15_SRINV_38500,
      SRST => GND,
      O => XLXI_27_XLXI_90_nrClus(15)
    );
  XLXI_27_XLXI_90_adrSec_mux0003_14_Q : X_LUT4
    generic map(
      INIT => X"FF80",
      LOC => "SLICE_X50Y47"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_nrClus(15),
      ADR1 => XLXI_27_XLXI_90_N56,
      ADR2 => XLXI_27_XLXI_90_ffFAT32n16_12371,
      ADR3 => XLXI_27_N256_0,
      O => XLXI_27_XLXI_90_adrSec_mux0003(14)
    );
  XLXI_27_XLXI_90_nrClus_16 : X_FF
    generic map(
      LOC => "SLICE_X47Y52",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_nrClus_17_DYMUX_38541,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_nrClus_17_CLKINV_38533,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_nrClus(16)
    );
  XLXI_27_XLXI_90_nrClus_17_mux00001 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X47Y52"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_nrClus(17),
      ADR1 => XLXI_27_XLXI_90_N5,
      ADR2 => XLXI_27_XLXI_86_XLXI_1_regMISO(1),
      ADR3 => XLXI_27_XLXI_90_N25_0,
      O => XLXI_27_XLXI_90_nrClus_17_mux0000
    );
  XLXI_27_XLXI_90_nrClus_17 : X_FF
    generic map(
      LOC => "SLICE_X47Y52",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_nrClus_17_DXMUX_38552,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_nrClus_17_CLKINV_38533,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_nrClus(17)
    );
  XLXI_27_XLXI_90_nrClus_18 : X_FF
    generic map(
      LOC => "SLICE_X44Y55",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_nrClus_18_DYMUX_38573,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_nrClus_18_CLKINV_38565,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_nrClus(18)
    );
  XLXI_27_XLXI_90_NextState_cmp_ne000717 : X_LUT4
    generic map(
      INIT => X"FCFC",
      LOC => "SLICE_X44Y55"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_86_XLXI_1_regMISO(1),
      ADR2 => XLXI_27_XLXI_86_XLXI_1_regMISO(2),
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_NextState_cmp_ne000717_38583
    );
  XLXI_31_XLXI_25_Counter_A_10 : X_FF
    generic map(
      LOC => "SLICE_X34Y19",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_11_DYMUX_38606,
      CE => XLXI_31_XLXI_25_Counter_A_11_CEINV_38596,
      CLK => XLXI_31_XLXI_25_Counter_A_11_CLKINV_38597,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Counter_A(10)
    );
  XLXI_31_XLXI_25_Mmux_Counter_A_mux0001131 : X_LUT4
    generic map(
      INIT => X"0C00",
      LOC => "SLICE_X34Y19"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_Q,
      ADR2 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002,
      ADR3 => XLXI_31_XLXI_25_Counter_A_addsub0000(11),
      O => XLXI_31_XLXI_25_Counter_A_mux0001(20)
    );
  XLXI_31_XLXI_25_Counter_A_11 : X_FF
    generic map(
      LOC => "SLICE_X34Y19",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_11_DXMUX_38619,
      CE => XLXI_31_XLXI_25_Counter_A_11_CEINV_38596,
      CLK => XLXI_31_XLXI_25_Counter_A_11_CLKINV_38597,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Counter_A(11)
    );
  XLXI_31_XLXI_25_Counter_A_12 : X_FF
    generic map(
      LOC => "SLICE_X32Y18",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_13_DYMUX_38644,
      CE => XLXI_31_XLXI_25_Counter_A_13_CEINV_38634,
      CLK => XLXI_31_XLXI_25_Counter_A_13_CLKINV_38635,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Counter_A(12)
    );
  XLXI_31_XLXI_25_Mmux_Counter_A_mux0001101 : X_LUT4
    generic map(
      INIT => X"0088",
      LOC => "SLICE_X32Y18"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Counter_A_addsub0000(13),
      ADR1 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_Q,
      ADR2 => VCC,
      ADR3 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002,
      O => XLXI_31_XLXI_25_Counter_A_mux0001(18)
    );
  XLXI_31_XLXI_25_Counter_A_13 : X_FF
    generic map(
      LOC => "SLICE_X32Y18",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_13_DXMUX_38657,
      CE => XLXI_31_XLXI_25_Counter_A_13_CEINV_38634,
      CLK => XLXI_31_XLXI_25_Counter_A_13_CLKINV_38635,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Counter_A(13)
    );
  XLXI_31_XLXI_25_Counter_A_20 : X_FF
    generic map(
      LOC => "SLICE_X30Y22",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_21_DYMUX_38682,
      CE => XLXI_31_XLXI_25_Counter_A_21_CEINV_38672,
      CLK => XLXI_31_XLXI_25_Counter_A_21_CLKINV_38673,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Counter_A(20)
    );
  XLXI_31_XLXI_25_Mmux_Counter_A_mux000121 : X_LUT4
    generic map(
      INIT => X"3000",
      LOC => "SLICE_X30Y22"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002,
      ADR2 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_Q,
      ADR3 => XLXI_31_XLXI_25_Counter_A_addsub0000(21),
      O => XLXI_31_XLXI_25_Counter_A_mux0001(10)
    );
  XLXI_31_XLXI_25_Counter_A_21 : X_FF
    generic map(
      LOC => "SLICE_X30Y22",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_21_DXMUX_38695,
      CE => XLXI_31_XLXI_25_Counter_A_21_CEINV_38672,
      CLK => XLXI_31_XLXI_25_Counter_A_21_CLKINV_38673,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Counter_A(21)
    );
  XLXI_31_XLXI_25_Counter_A_14 : X_FF
    generic map(
      LOC => "SLICE_X32Y20",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_15_DYMUX_38720,
      CE => XLXI_31_XLXI_25_Counter_A_15_CEINV_38710,
      CLK => XLXI_31_XLXI_25_Counter_A_15_CLKINV_38711,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Counter_A(14)
    );
  XLXI_31_XLXI_25_Mmux_Counter_A_mux000181 : X_LUT4
    generic map(
      INIT => X"00C0",
      LOC => "SLICE_X32Y20"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_XLXI_25_Counter_A_addsub0000(15),
      ADR2 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_Q,
      ADR3 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002,
      O => XLXI_31_XLXI_25_Counter_A_mux0001(16)
    );
  XLXI_31_XLXI_25_Counter_A_15 : X_FF
    generic map(
      LOC => "SLICE_X32Y20",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_15_DXMUX_38733,
      CE => XLXI_31_XLXI_25_Counter_A_15_CEINV_38710,
      CLK => XLXI_31_XLXI_25_Counter_A_15_CLKINV_38711,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Counter_A(15)
    );
  XLXI_31_XLXI_25_Counter_A_22 : X_FF
    generic map(
      LOC => "SLICE_X34Y25",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_23_DYMUX_38758,
      CE => XLXI_31_XLXI_25_Counter_A_23_CEINV_38748,
      CLK => XLXI_31_XLXI_25_Counter_A_23_CLKINV_38749,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Counter_A(22)
    );
  XLXI_31_XLXI_25_Mmux_Counter_A_mux0001311 : X_LUT4
    generic map(
      INIT => X"3000",
      LOC => "SLICE_X34Y25"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002,
      ADR2 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_Q,
      ADR3 => XLXI_31_XLXI_25_Counter_A_addsub0000(23),
      O => XLXI_31_XLXI_25_Counter_A_mux0001(8)
    );
  XLXI_31_XLXI_25_Counter_A_23 : X_FF
    generic map(
      LOC => "SLICE_X34Y25",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_23_DXMUX_38771,
      CE => XLXI_31_XLXI_25_Counter_A_23_CEINV_38748,
      CLK => XLXI_31_XLXI_25_Counter_A_23_CLKINV_38749,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Counter_A(23)
    );
  XLXI_31_XLXI_25_Counter_A_30 : X_FF
    generic map(
      LOC => "SLICE_X32Y29",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_31_DYMUX_38796,
      CE => XLXI_31_XLXI_25_Counter_A_31_CEINV_38786,
      CLK => XLXI_31_XLXI_25_Counter_A_31_CLKINV_38787,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Counter_A(30)
    );
  XLXI_31_XLXI_25_Mmux_Counter_A_mux000111 : X_LUT4
    generic map(
      INIT => X"4400",
      LOC => "SLICE_X32Y29"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002,
      ADR1 => XLXI_31_XLXI_25_Counter_A_addsub0000(31),
      ADR2 => VCC,
      ADR3 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_Q,
      O => XLXI_31_XLXI_25_Counter_A_mux0001(0)
    );
  XLXI_31_XLXI_25_Counter_A_31 : X_FF
    generic map(
      LOC => "SLICE_X32Y29",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_31_DXMUX_38809,
      CE => XLXI_31_XLXI_25_Counter_A_31_CEINV_38786,
      CLK => XLXI_31_XLXI_25_Counter_A_31_CLKINV_38787,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Counter_A(31)
    );
  XLXI_31_XLXI_25_Counter_A_16 : X_FF
    generic map(
      LOC => "SLICE_X32Y21",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_17_DYMUX_38834,
      CE => XLXI_31_XLXI_25_Counter_A_17_CEINV_38824,
      CLK => XLXI_31_XLXI_25_Counter_A_17_CLKINV_38825,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Counter_A(16)
    );
  XLXI_31_XLXI_25_Counter_B_25 : X_FF
    generic map(
      LOC => "SLICE_X34Y24",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_25_DXMUX_39303,
      CE => XLXI_31_XLXI_25_Counter_B_25_CEINV_39282,
      CLK => XLXI_31_XLXI_25_Counter_B_25_CLKINV_39283,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Counter_B(25)
    );
  XLXI_31_XLXI_25_Counter_B_18 : X_FF
    generic map(
      LOC => "SLICE_X34Y22",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_19_DYMUX_39329,
      CE => XLXI_31_XLXI_25_Counter_B_19_CEINV_39320,
      CLK => XLXI_31_XLXI_25_Counter_B_19_CLKINV_39321,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Counter_B(18)
    );
  XLXI_31_XLXI_25_Counter_B_mux0002_12_1 : X_LUT4
    generic map(
      INIT => X"2000",
      LOC => "SLICE_X34Y22"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Counter_B_addsub0000(19),
      ADR1 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002,
      ADR2 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_le0000,
      ADR3 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_Q,
      O => XLXI_31_XLXI_25_Counter_B_mux0002(12)
    );
  XLXI_31_XLXI_25_Counter_B_19 : X_FF
    generic map(
      LOC => "SLICE_X34Y22",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_19_DXMUX_39341,
      CE => XLXI_31_XLXI_25_Counter_B_19_CEINV_39320,
      CLK => XLXI_31_XLXI_25_Counter_B_19_CLKINV_39321,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Counter_B(19)
    );
  XLXI_31_XLXI_25_Counter_B_26 : X_FF
    generic map(
      LOC => "SLICE_X34Y27",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_27_DYMUX_39367,
      CE => XLXI_31_XLXI_25_Counter_B_27_CEINV_39358,
      CLK => XLXI_31_XLXI_25_Counter_B_27_CLKINV_39359,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Counter_B(26)
    );
  XLXI_31_XLXI_25_Counter_B_mux0002_4_1 : X_LUT4
    generic map(
      INIT => X"0080",
      LOC => "SLICE_X34Y27"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Counter_B_addsub0000(27),
      ADR1 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_le0000,
      ADR2 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_Q,
      ADR3 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002,
      O => XLXI_31_XLXI_25_Counter_B_mux0002(4)
    );
  XLXI_31_XLXI_25_Counter_B_27 : X_FF
    generic map(
      LOC => "SLICE_X34Y27",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_27_DXMUX_39379,
      CE => XLXI_31_XLXI_25_Counter_B_27_CEINV_39358,
      CLK => XLXI_31_XLXI_25_Counter_B_27_CLKINV_39359,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Counter_B(27)
    );
  XLXI_31_XLXI_25_Counter_B_28 : X_FF
    generic map(
      LOC => "SLICE_X34Y26",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_29_DYMUX_39405,
      CE => XLXI_31_XLXI_25_Counter_B_29_CEINV_39396,
      CLK => XLXI_31_XLXI_25_Counter_B_29_CLKINV_39397,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Counter_B(28)
    );
  XLXI_31_XLXI_25_Counter_B_mux0002_2_1 : X_LUT4
    generic map(
      INIT => X"0080",
      LOC => "SLICE_X34Y26"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Counter_B_addsub0000(29),
      ADR1 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_le0000,
      ADR2 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_Q,
      ADR3 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002,
      O => XLXI_31_XLXI_25_Counter_B_mux0002(2)
    );
  XLXI_31_XLXI_25_Counter_B_29 : X_FF
    generic map(
      LOC => "SLICE_X34Y26",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_29_DXMUX_39417,
      CE => XLXI_31_XLXI_25_Counter_B_29_CEINV_39396,
      CLK => XLXI_31_XLXI_25_Counter_B_29_CLKINV_39397,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Counter_B(29)
    );
  XLXI_27_XLXI_90_State_17_1 : X_SFF
    generic map(
      LOC => "SLICE_X42Y49",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_State_17_1_DYMUX_39444,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_State_17_1_CLKINV_39433,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_90_State_17_1_SRINV_39434,
      O => XLXI_27_XLXI_90_State_17_1_14267
    );
  XLXI_27_XLXI_90_State_mux0002_15_15 : X_LUT4
    generic map(
      INIT => X"0E0C",
      LOC => "SLICE_X42Y49"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_State(16),
      ADR1 => XLXI_27_XLXI_90_State(15),
      ADR2 => XLXI_31_XLXI_27_File_Source_Selected_12344,
      ADR3 => XLXI_27_XLXI_90_FIFO_Full512_50M_12515,
      O => XLXI_27_XLXI_90_State_mux0002_15_15_39453
    );
  XLXI_27_XLXI_90_adrClus0_15 : X_FF
    generic map(
      LOC => "SLICE_X52Y56",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_15_DXMUX_39911,
      CE => XLXI_27_XLXI_90_adrClus0_15_CEINV_39890,
      CLK => XLXI_27_XLXI_90_adrClus0_15_CLKINV_39891,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_adrClus0(15)
    );
  XLXI_27_XLXI_90_adrClus0_22 : X_FF
    generic map(
      LOC => "SLICE_X54Y61",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_22_DYMUX_39935,
      CE => XLXI_27_XLXI_90_adrClus0_22_CEINV_39926,
      CLK => XLXI_27_XLXI_90_adrClus0_22_CLKINV_39927,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_adrClus0(22)
    );
  XLXI_27_XLXI_90_adrSec_mux0002_22_0 : X_LUT4
    generic map(
      INIT => X"C0C0",
      LOC => "SLICE_X54Y61"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_90_adrRootDir(22),
      ADR2 => XLXI_27_XLXI_90_State(10),
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_adrSec_mux0002_22_0_39946
    );
  XLXI_27_XLXI_90_adrClus0_16 : X_FF
    generic map(
      LOC => "SLICE_X53Y58",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_17_DYMUX_39970,
      CE => XLXI_27_XLXI_90_adrClus0_17_CEINV_39961,
      CLK => XLXI_27_XLXI_90_adrClus0_17_CLKINV_39962,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_adrClus0(16)
    );
  XLXI_27_XLXI_90_adrClus0_mux0002_17_1 : X_LUT4
    generic map(
      INIT => X"FE04",
      LOC => "SLICE_X53Y58"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_ffFAT32n16_12371,
      ADR1 => XLXI_27_XLXI_90_adrRootDir(17),
      ADR2 => XLXI_27_XLXI_90_ffSpC32n16_12285,
      ADR3 => XLXI_27_XLXI_90_adrClus0_share0000(17),
      O => XLXI_27_XLXI_90_adrClus0_mux0002(17)
    );
  XLXI_27_XLXI_90_adrClus0_17 : X_FF
    generic map(
      LOC => "SLICE_X53Y58",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_17_DXMUX_39982,
      CE => XLXI_27_XLXI_90_adrClus0_17_CEINV_39961,
      CLK => XLXI_27_XLXI_90_adrClus0_17_CLKINV_39962,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_adrClus0(17)
    );
  XLXI_27_XLXI_90_adrClus0_18 : X_FF
    generic map(
      LOC => "SLICE_X53Y62",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_19_DYMUX_40008,
      CE => XLXI_27_XLXI_90_adrClus0_19_CEINV_39999,
      CLK => XLXI_27_XLXI_90_adrClus0_19_CLKINV_40000,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_adrClus0(18)
    );
  XLXI_27_XLXI_90_adrClus0_mux0002_19_1 : X_LUT4
    generic map(
      INIT => X"FE02",
      LOC => "SLICE_X53Y62"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrRootDir(19),
      ADR1 => XLXI_27_XLXI_90_ffFAT32n16_12371,
      ADR2 => XLXI_27_XLXI_90_ffSpC32n16_12285,
      ADR3 => XLXI_27_XLXI_90_adrClus0_share0000(19),
      O => XLXI_27_XLXI_90_adrClus0_mux0002(19)
    );
  XLXI_27_XLXI_90_adrClus0_19 : X_FF
    generic map(
      LOC => "SLICE_X53Y62",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_19_DXMUX_40020,
      CE => XLXI_27_XLXI_90_adrClus0_19_CEINV_39999,
      CLK => XLXI_27_XLXI_90_adrClus0_19_CLKINV_40000,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_adrClus0(19)
    );
  XLXI_31_XLXI_25_Next_8b_Sample_0 : X_FF
    generic map(
      LOC => "SLICE_X31Y26",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Next_8b_Sample_1_DYMUX_40046,
      CE => XLXI_31_XLXI_25_Next_8b_Sample_1_CEINV_40037,
      CLK => XLXI_31_XLXI_25_Next_8b_Sample_1_CLKINV_40038,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Next_8b_Sample(0)
    );
  XLXI_31_XLXI_25_Next_8b_Sample_mux0000_1_1 : X_LUT4
    generic map(
      INIT => X"0008",
      LOC => "SLICE_X31Y26"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_Q,
      ADR1 => XLXI_31_XLXI_25_Next_8b_Sample_B(1),
      ADR2 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002,
      ADR3 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_le0000,
      O => XLXI_31_XLXI_25_Next_8b_Sample_mux0000(1)
    );
  XLXI_31_XLXI_25_Next_8b_Sample_1 : X_FF
    generic map(
      LOC => "SLICE_X31Y26",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Next_8b_Sample_1_DXMUX_40058,
      CE => XLXI_31_XLXI_25_Next_8b_Sample_1_CEINV_40037,
      CLK => XLXI_31_XLXI_25_Next_8b_Sample_1_CLKINV_40038,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Next_8b_Sample(1)
    );
  XLXI_31_XLXI_25_Mmux_Counter_A_mux000161 : X_LUT4
    generic map(
      INIT => X"00A0",
      LOC => "SLICE_X32Y21"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Counter_A_addsub0000(17),
      ADR1 => VCC,
      ADR2 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_Q,
      ADR3 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002,
      O => XLXI_31_XLXI_25_Counter_A_mux0001(14)
    );
  XLXI_31_XLXI_25_Counter_A_17 : X_FF
    generic map(
      LOC => "SLICE_X32Y21",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_17_DXMUX_38847,
      CE => XLXI_31_XLXI_25_Counter_A_17_CEINV_38824,
      CLK => XLXI_31_XLXI_25_Counter_A_17_CLKINV_38825,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Counter_A(17)
    );
  XLXI_31_XLXI_25_Counter_A_24 : X_FF
    generic map(
      LOC => "SLICE_X32Y24",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_25_DYMUX_38872,
      CE => XLXI_31_XLXI_25_Counter_A_25_CEINV_38862,
      CLK => XLXI_31_XLXI_25_Counter_A_25_CLKINV_38863,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Counter_A(24)
    );
  XLXI_31_XLXI_25_Mmux_Counter_A_mux0001291 : X_LUT4
    generic map(
      INIT => X"0088",
      LOC => "SLICE_X32Y24"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Counter_A_addsub0000(25),
      ADR1 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_Q,
      ADR2 => VCC,
      ADR3 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002,
      O => XLXI_31_XLXI_25_Counter_A_mux0001(6)
    );
  XLXI_31_XLXI_25_Counter_A_25 : X_FF
    generic map(
      LOC => "SLICE_X32Y24",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_25_DXMUX_38885,
      CE => XLXI_31_XLXI_25_Counter_A_25_CEINV_38862,
      CLK => XLXI_31_XLXI_25_Counter_A_25_CLKINV_38863,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Counter_A(25)
    );
  XLXI_31_XLXI_25_Counter_B_10 : X_FF
    generic map(
      LOC => "SLICE_X34Y18",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_11_DYMUX_38911,
      CE => XLXI_31_XLXI_25_Counter_B_11_CEINV_38902,
      CLK => XLXI_31_XLXI_25_Counter_B_11_CLKINV_38903,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Counter_B(10)
    );
  XLXI_31_XLXI_25_Counter_B_mux0002_20_1 : X_LUT4
    generic map(
      INIT => X"0080",
      LOC => "SLICE_X34Y18"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Counter_B_addsub0000(11),
      ADR1 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_le0000,
      ADR2 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_Q,
      ADR3 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002,
      O => XLXI_31_XLXI_25_Counter_B_mux0002(20)
    );
  XLXI_31_XLXI_25_Counter_B_11 : X_FF
    generic map(
      LOC => "SLICE_X34Y18",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_11_DXMUX_38923,
      CE => XLXI_31_XLXI_25_Counter_B_11_CEINV_38902,
      CLK => XLXI_31_XLXI_25_Counter_B_11_CLKINV_38903,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Counter_B(11)
    );
  XLXI_31_XLXI_25_Counter_A_18 : X_FF
    generic map(
      LOC => "SLICE_X32Y22",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_19_DYMUX_38948,
      CE => XLXI_31_XLXI_25_Counter_A_19_CEINV_38938,
      CLK => XLXI_31_XLXI_25_Counter_A_19_CLKINV_38939,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Counter_A(18)
    );
  XLXI_31_XLXI_25_Mmux_Counter_A_mux000141 : X_LUT4
    generic map(
      INIT => X"0088",
      LOC => "SLICE_X32Y22"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_Q,
      ADR1 => XLXI_31_XLXI_25_Counter_A_addsub0000(19),
      ADR2 => VCC,
      ADR3 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002,
      O => XLXI_31_XLXI_25_Counter_A_mux0001(12)
    );
  XLXI_31_XLXI_25_Counter_A_19 : X_FF
    generic map(
      LOC => "SLICE_X32Y22",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_19_DXMUX_38961,
      CE => XLXI_31_XLXI_25_Counter_A_19_CEINV_38938,
      CLK => XLXI_31_XLXI_25_Counter_A_19_CLKINV_38939,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Counter_A(19)
    );
  XLXI_31_XLXI_25_Counter_A_26 : X_FF
    generic map(
      LOC => "SLICE_X32Y27",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_27_DYMUX_38986,
      CE => XLXI_31_XLXI_25_Counter_A_27_CEINV_38976,
      CLK => XLXI_31_XLXI_25_Counter_A_27_CLKINV_38977,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Counter_A(26)
    );
  XLXI_31_XLXI_25_Mmux_Counter_A_mux0001271 : X_LUT4
    generic map(
      INIT => X"4040",
      LOC => "SLICE_X32Y27"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002,
      ADR1 => XLXI_31_XLXI_25_Counter_A_addsub0000(27),
      ADR2 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_Q,
      ADR3 => VCC,
      O => XLXI_31_XLXI_25_Counter_A_mux0001(4)
    );
  XLXI_31_XLXI_25_Counter_A_27 : X_FF
    generic map(
      LOC => "SLICE_X32Y27",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_27_DXMUX_38999,
      CE => XLXI_31_XLXI_25_Counter_A_27_CEINV_38976,
      CLK => XLXI_31_XLXI_25_Counter_A_27_CLKINV_38977,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Counter_A(27)
    );
  XLXI_31_XLXI_25_Counter_B_12 : X_FF
    generic map(
      LOC => "SLICE_X34Y20",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_13_DYMUX_39025,
      CE => XLXI_31_XLXI_25_Counter_B_13_CEINV_39016,
      CLK => XLXI_31_XLXI_25_Counter_B_13_CLKINV_39017,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Counter_B(12)
    );
  XLXI_31_XLXI_25_Counter_B_mux0002_18_1 : X_LUT4
    generic map(
      INIT => X"0080",
      LOC => "SLICE_X34Y20"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_le0000,
      ADR1 => XLXI_31_XLXI_25_Counter_B_addsub0000(13),
      ADR2 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_Q,
      ADR3 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002,
      O => XLXI_31_XLXI_25_Counter_B_mux0002(18)
    );
  XLXI_31_XLXI_25_Counter_B_13 : X_FF
    generic map(
      LOC => "SLICE_X34Y20",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_13_DXMUX_39037,
      CE => XLXI_31_XLXI_25_Counter_B_13_CEINV_39016,
      CLK => XLXI_31_XLXI_25_Counter_B_13_CLKINV_39017,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Counter_B(13)
    );
  XLXI_31_XLXI_25_Counter_B_20 : X_FF
    generic map(
      LOC => "SLICE_X32Y23",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_21_DYMUX_39063,
      CE => XLXI_31_XLXI_25_Counter_B_21_CEINV_39054,
      CLK => XLXI_31_XLXI_25_Counter_B_21_CLKINV_39055,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Counter_B(20)
    );
  XLXI_31_XLXI_25_Counter_B_mux0002_10_1 : X_LUT4
    generic map(
      INIT => X"0080",
      LOC => "SLICE_X32Y23"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_le0000,
      ADR1 => XLXI_31_XLXI_25_Counter_B_addsub0000(21),
      ADR2 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_Q,
      ADR3 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002,
      O => XLXI_31_XLXI_25_Counter_B_mux0002(10)
    );
  XLXI_31_XLXI_25_Counter_B_21 : X_FF
    generic map(
      LOC => "SLICE_X32Y23",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_21_DXMUX_39075,
      CE => XLXI_31_XLXI_25_Counter_B_21_CEINV_39054,
      CLK => XLXI_31_XLXI_25_Counter_B_21_CLKINV_39055,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Counter_B(21)
    );
  XLXI_31_XLXI_25_Counter_A_28 : X_FF
    generic map(
      LOC => "SLICE_X32Y26",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_29_DYMUX_39100,
      CE => XLXI_31_XLXI_25_Counter_A_29_CEINV_39090,
      CLK => XLXI_31_XLXI_25_Counter_A_29_CLKINV_39091,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Counter_A(28)
    );
  XLXI_31_XLXI_25_Mmux_Counter_A_mux0001231 : X_LUT4
    generic map(
      INIT => X"0088",
      LOC => "SLICE_X32Y26"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Counter_A_addsub0000(29),
      ADR1 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_Q,
      ADR2 => VCC,
      ADR3 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002,
      O => XLXI_31_XLXI_25_Counter_A_mux0001(2)
    );
  XLXI_31_XLXI_25_Counter_A_29 : X_FF
    generic map(
      LOC => "SLICE_X32Y26",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_29_DXMUX_39113,
      CE => XLXI_31_XLXI_25_Counter_A_29_CEINV_39090,
      CLK => XLXI_31_XLXI_25_Counter_A_29_CLKINV_39091,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Counter_A(29)
    );
  XLXI_31_XLXI_25_Counter_B_14 : X_FF
    generic map(
      LOC => "SLICE_X34Y21",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_15_DYMUX_39139,
      CE => XLXI_31_XLXI_25_Counter_B_15_CEINV_39130,
      CLK => XLXI_31_XLXI_25_Counter_B_15_CLKINV_39131,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Counter_B(14)
    );
  XLXI_31_XLXI_25_Counter_B_mux0002_16_1 : X_LUT4
    generic map(
      INIT => X"0800",
      LOC => "SLICE_X34Y21"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Counter_B_addsub0000(15),
      ADR1 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_le0000,
      ADR2 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002,
      ADR3 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_Q,
      O => XLXI_31_XLXI_25_Counter_B_mux0002(16)
    );
  XLXI_31_XLXI_25_Counter_B_15 : X_FF
    generic map(
      LOC => "SLICE_X34Y21",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_15_DXMUX_39151,
      CE => XLXI_31_XLXI_25_Counter_B_15_CEINV_39130,
      CLK => XLXI_31_XLXI_25_Counter_B_15_CLKINV_39131,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Counter_B(15)
    );
  XLXI_31_XLXI_25_Counter_B_22 : X_FF
    generic map(
      LOC => "SLICE_X34Y23",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_23_DYMUX_39177,
      CE => XLXI_31_XLXI_25_Counter_B_23_CEINV_39168,
      CLK => XLXI_31_XLXI_25_Counter_B_23_CLKINV_39169,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Counter_B(22)
    );
  XLXI_31_XLXI_25_Counter_B_mux0002_8_1 : X_LUT4
    generic map(
      INIT => X"0080",
      LOC => "SLICE_X34Y23"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Counter_B_addsub0000(23),
      ADR1 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_le0000,
      ADR2 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_Q,
      ADR3 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002,
      O => XLXI_31_XLXI_25_Counter_B_mux0002(8)
    );
  XLXI_31_XLXI_25_Counter_B_23 : X_FF
    generic map(
      LOC => "SLICE_X34Y23",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_23_DXMUX_39189,
      CE => XLXI_31_XLXI_25_Counter_B_23_CEINV_39168,
      CLK => XLXI_31_XLXI_25_Counter_B_23_CLKINV_39169,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Counter_B(23)
    );
  XLXI_31_XLXI_25_Counter_B_30 : X_FF
    generic map(
      LOC => "SLICE_X34Y29",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_31_DYMUX_39215,
      CE => XLXI_31_XLXI_25_Counter_B_31_CEINV_39206,
      CLK => XLXI_31_XLXI_25_Counter_B_31_CLKINV_39207,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Counter_B(30)
    );
  XLXI_31_XLXI_25_Counter_B_mux0002_0_1 : X_LUT4
    generic map(
      INIT => X"2000",
      LOC => "SLICE_X34Y29"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Counter_B_addsub0000(31),
      ADR1 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002,
      ADR2 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_le0000,
      ADR3 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_Q,
      O => XLXI_31_XLXI_25_Counter_B_mux0002(0)
    );
  XLXI_31_XLXI_25_Counter_B_31 : X_FF
    generic map(
      LOC => "SLICE_X34Y29",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_31_DXMUX_39227,
      CE => XLXI_31_XLXI_25_Counter_B_31_CEINV_39206,
      CLK => XLXI_31_XLXI_25_Counter_B_31_CLKINV_39207,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Counter_B(31)
    );
  XLXI_31_XLXI_25_Counter_B_16 : X_FF
    generic map(
      LOC => "SLICE_X31Y21",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_17_DYMUX_39253,
      CE => XLXI_31_XLXI_25_Counter_B_17_CEINV_39244,
      CLK => XLXI_31_XLXI_25_Counter_B_17_CLKINV_39245,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Counter_B(16)
    );
  XLXI_31_XLXI_25_Counter_B_mux0002_14_1 : X_LUT4
    generic map(
      INIT => X"0800",
      LOC => "SLICE_X31Y21"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Counter_B_addsub0000(17),
      ADR1 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_Q,
      ADR2 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002,
      ADR3 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_le0000,
      O => XLXI_31_XLXI_25_Counter_B_mux0002(14)
    );
  XLXI_31_XLXI_25_Counter_B_17 : X_FF
    generic map(
      LOC => "SLICE_X31Y21",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_17_DXMUX_39265,
      CE => XLXI_31_XLXI_25_Counter_B_17_CEINV_39244,
      CLK => XLXI_31_XLXI_25_Counter_B_17_CLKINV_39245,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Counter_B(17)
    );
  XLXI_31_XLXI_25_Counter_B_24 : X_FF
    generic map(
      LOC => "SLICE_X34Y24",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_25_DYMUX_39291,
      CE => XLXI_31_XLXI_25_Counter_B_25_CEINV_39282,
      CLK => XLXI_31_XLXI_25_Counter_B_25_CLKINV_39283,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Counter_B(24)
    );
  XLXI_31_XLXI_25_Counter_B_mux0002_6_1 : X_LUT4
    generic map(
      INIT => X"0080",
      LOC => "SLICE_X34Y24"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_le0000,
      ADR1 => XLXI_31_XLXI_25_Counter_B_addsub0000(25),
      ADR2 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_Q,
      ADR3 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002,
      O => XLXI_31_XLXI_25_Counter_B_mux0002(6)
    );
  XLXI_27_XLXI_86_XLXI_1_State_0 : X_SFF
    generic map(
      LOC => "SLICE_X37Y74",
      INIT => '1'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_RET_0_DYMUX_39475,
      CE => VCC,
      CLK => XLXI_27_XLXI_86_XLXI_1_RET_0_CLKINV_39465,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_86_XLXI_1_RET_0_SRINV_39466,
      SRST => GND,
      O => XLXI_27_XLXI_86_XLXI_1_State(0)
    );
  XLXI_27_XLXI_86_XLXI_1_RET_mux0001_0_111 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X37Y74"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_RET_0_Q,
      ADR1 => XLXI_27_XLXI_86_XLXI_1_N0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_27_XLXI_86_XLXI_1_RET_mux0001_0_11
    );
  XLXI_27_XLXI_86_XLXI_1_RET_0 : X_SFF
    generic map(
      LOC => "SLICE_X37Y74",
      INIT => '1'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_RET_0_DXMUX_39489,
      CE => VCC,
      CLK => XLXI_27_XLXI_86_XLXI_1_RET_0_CLKINV_39465,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_86_XLXI_1_RET_0_SRINV_39466,
      SRST => GND,
      O => XLXI_27_XLXI_86_XLXI_1_RET_0_Q
    );
  XLXI_27_XLXI_86_XLXI_1_NextState_7_112 : X_LUT4
    generic map(
      INIT => X"A000",
      LOC => "SLICE_X34Y74"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_State(6),
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_86_XLXI_1_N4_0,
      ADR3 => XLXI_27_XLXI_86_XLXI_1_N25_0,
      O => XLXI_27_XLXI_86_XLXI_1_NextState_7_11
    );
  XLXI_27_XLXI_86_XLXI_1_State_7 : X_SFF
    generic map(
      LOC => "SLICE_X34Y74",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_State_7_DYMUX_39510,
      CE => VCC,
      CLK => XLXI_27_XLXI_86_XLXI_1_State_7_CLKINV_39500,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_86_XLXI_1_State_7_SRINV_39501,
      O => XLXI_27_XLXI_86_XLXI_1_State(7)
    );
  XLXI_27_XLXI_86_XLXI_1_State_8 : X_FF
    generic map(
      LOC => "SLICE_X34Y75",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_State_8_DYMUX_39532,
      CE => VCC,
      CLK => XLXI_27_XLXI_86_XLXI_1_State_8_CLKINV_39524,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_86_XLXI_1_State(8)
    );
  XLXI_27_XLXI_90_NextState_cmp_ne000733 : X_LUT4
    generic map(
      INIT => X"FF0F",
      LOC => "SLICE_X34Y75"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_86_XLXI_1_regMISO(4),
      ADR3 => XLXI_27_XLXI_86_XLXI_1_regMISO(0),
      O => XLXI_27_XLXI_90_NextState_cmp_ne000733_39542
    );
  XLXI_27_XLXI_86_XLXI_1_State_9 : X_SFF
    generic map(
      LOC => "SLICE_X40Y54",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_State_0_DYMUX_39565,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_State_0_CLKINV_39555,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_90_State_0_SRINV_39556,
      O => XLXI_27_XLXI_86_XLXI_1_State(9)
    );
  XLXI_27_XLXI_90_State_mux0002_31_11 : X_LUT4
    generic map(
      INIT => X"A000",
      LOC => "SLICE_X40Y54"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_State(1),
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_90_N15,
      ADR3 => XLXI_27_XLXI_90_RET_0_Q,
      O => XLXI_27_XLXI_90_State_mux0002_31_11_39575
    );
  XLXI_27_XLXI_90_State_0 : X_SFF
    generic map(
      LOC => "SLICE_X40Y54",
      INIT => '1'
    )
    port map (
      I => XLXI_27_XLXI_90_State_0_DXMUX_39578,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_State_0_CLKINV_39555,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_State_0_SRINV_39556,
      SRST => GND,
      O => XLXI_27_XLXI_90_State(0)
    );
  XLXI_27_XLXI_90_State_2 : X_FF
    generic map(
      LOC => "SLICE_X38Y58",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_State_2_DYMUX_39600,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_State_2_CLKINV_39592,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_State(2)
    );
  XLXI_27_XLXI_90_Res_Go_Mxor_DOut_Result1 : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X38Y58"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_90_Res_Go_DInToggle_SR(1),
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_90_Res_Go_DInToggle_SR(0),
      O => XLXI_27_XLXI_90_Go50M
    );
  XLXI_27_XLXI_90_State_4 : X_SFF
    generic map(
      LOC => "SLICE_X38Y60",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_State_4_DYMUX_39632,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_State_4_CLKINV_39622,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_90_State_4_SRINV_39623,
      O => XLXI_27_XLXI_90_State(4)
    );
  XLXI_27_XLXI_90_State_mux0002_25_10 : X_LUT4
    generic map(
      INIT => X"F000",
      LOC => "SLICE_X38Y60"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_86_XLXI_1_State(8),
      ADR3 => XLXI_27_XLXI_90_State(3),
      O => XLXI_27_XLXI_90_State_mux0002_25_10_39643
    );
  XLXI_27_XLXI_90_State_5 : X_FF
    generic map(
      LOC => "SLICE_X42Y60",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_State_7_DYMUX_39664,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_State_7_CLKINV_39656,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_State(5)
    );
  XLXI_27_XLXI_90_State_mux0002_24_11 : X_LUT4
    generic map(
      INIT => X"A000",
      LOC => "SLICE_X42Y60"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_State(5),
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_86_XLXI_1_State(1),
      ADR3 => XLXI_27_XLXI_90_N31,
      O => XLXI_27_XLXI_90_State_mux0002_24_1
    );
  XLXI_27_XLXI_90_State_7 : X_FF
    generic map(
      LOC => "SLICE_X42Y60",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_State_7_DXMUX_39676,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_State_7_CLKINV_39656,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_State(7)
    );
  XLXI_27_XLXI_86_XLXI_1_regAddr_9 : X_SFF
    generic map(
      LOC => "SLICE_X44Y48",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_regAddr_10_DYMUX_39703,
      CE => XLXI_27_XLXI_86_XLXI_1_regAddr_10_CEINV_39693,
      CLK => XLXI_27_XLXI_86_XLXI_1_regAddr_10_CLKINV_39694,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_86_XLXI_1_regAddr_10_SRINV_39695,
      O => XLXI_27_XLXI_86_XLXI_1_regAddr(9)
    );
  XLXI_27_XLXI_90_SectAddr_1_1 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X44Y48"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrFAT(1),
      ADR1 => XLXI_27_XLXI_90_State(7),
      ADR2 => XLXI_27_XLXI_90_adrSec(1),
      ADR3 => XLXI_27_XLXI_90_SectAddr_or0000,
      O => XLXI_27_XLXN_581(1)
    );
  XLXI_27_XLXI_86_XLXI_1_regAddr_10 : X_SFF
    generic map(
      LOC => "SLICE_X44Y48",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_regAddr_10_DXMUX_39716,
      CE => XLXI_27_XLXI_86_XLXI_1_regAddr_10_CEINV_39693,
      CLK => XLXI_27_XLXI_86_XLXI_1_regAddr_10_CLKINV_39694,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_86_XLXI_1_regAddr_10_SRINV_39695,
      O => XLXI_27_XLXI_86_XLXI_1_regAddr(10)
    );
  XLXI_27_XLXI_90_cnt32_2 : X_SFF
    generic map(
      LOC => "SLICE_X46Y42",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_cnt32_3_DYMUX_39745,
      CE => XLXI_27_XLXI_90_cnt32_3_CEINV_39734,
      CLK => XLXI_27_XLXI_90_cnt32_3_CLKINV_39735,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_90_cnt32_3_SRINV_39736,
      O => XLXI_27_XLXI_90_cnt32(2)
    );
  XLXI_27_XLXI_90_Result_3_1 : X_LUT4
    generic map(
      INIT => X"78F0",
      LOC => "SLICE_X46Y42"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_cnt32(1),
      ADR1 => XLXI_27_XLXI_90_cnt32(2),
      ADR2 => XLXI_27_XLXI_90_cnt32(3),
      ADR3 => XLXI_27_XLXI_90_cnt32(0),
      O => XLXI_27_XLXI_90_Result(3)
    );
  XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_5_50 : X_LUT4
    generic map(
      INIT => X"8F80",
      LOC => "SLICE_X40Y67"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_5_23,
      ADR1 => XLXI_27_XLXI_86_XLXI_1_State(19),
      ADR2 => XLXI_27_XLXI_86_XLXI_2_N1_0,
      ADR3 => XLXI_27_XLXI_86_XLXI_2_regMOSI(4),
      O => XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_5_Q
    );
  XLXI_27_XLXI_86_XLXI_2_regMOSI_5 : X_FF
    generic map(
      LOC => "SLICE_X40Y67",
      INIT => '1'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_regMOSI_5_DYMUX_40231,
      CE => XLXI_27_XLXI_86_XLXI_2_regMOSI_5_CEINV_40222,
      CLK => XLXI_27_XLXI_86_XLXI_2_regMOSI_5_CLKINV_40223,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_86_XLXI_2_regMOSI(5)
    );
  XLXI_34_cntMod11_2 : X_SFF
    generic map(
      LOC => "SLICE_X54Y64",
      INIT => '0'
    )
    port map (
      I => XLXI_34_cntMod11_3_DYMUX_40259,
      CE => XLXI_34_cntMod11_3_CEINV_40248,
      CLK => XLXI_34_cntMod11_3_CLKINV_40249,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_34_cntMod11_3_SRINV_40250,
      O => XLXI_34_cntMod11(2)
    );
  XLXI_34_Mcount_cntMod11_xor_3_11 : X_LUT4
    generic map(
      INIT => X"6AAA",
      LOC => "SLICE_X54Y64"
    )
    port map (
      ADR0 => XLXI_34_cntMod11(3),
      ADR1 => XLXI_34_cntMod11(2),
      ADR2 => XLXI_34_cntMod11(0),
      ADR3 => XLXI_34_cntMod11(1),
      O => XLXI_34_Result_3_2
    );
  XLXI_34_cntMod11_3 : X_SFF
    generic map(
      LOC => "SLICE_X54Y64",
      INIT => '0'
    )
    port map (
      I => XLXI_34_cntMod11_3_DXMUX_40272,
      CE => XLXI_34_cntMod11_3_CEINV_40248,
      CLK => XLXI_34_cntMod11_3_CLKINV_40249,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_34_cntMod11_3_SRINV_40250,
      O => XLXI_34_cntMod11(3)
    );
  XLXI_27_XLXI_90_FSize_10 : X_SFF
    generic map(
      LOC => "SLICE_X46Y64",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_10_DYMUX_40299,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_FSize_10_CLKINV_40289,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_FSize_10_SRINV_40290,
      SRST => GND,
      O => XLXI_27_XLXI_90_FSize(10)
    );
  XLXI_27_XLXI_90_nrClus_16_mux00002_SW0 : X_LUT4
    generic map(
      INIT => X"FF7F",
      LOC => "SLICE_X46Y64"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_cnt512(2),
      ADR1 => XLXI_27_XLXI_90_State(24),
      ADR2 => XLXI_27_XLXI_86_XLXI_1_RxCE1_12369,
      ADR3 => XLXI_27_XLXI_90_cnt512(3),
      O => XLXI_27_N110
    );
  XLXI_27_XLXI_90_FSize_11_mux00001 : X_LUT4
    generic map(
      INIT => X"8800",
      LOC => "SLICE_X47Y65"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_FSize_sub0000(11),
      ADR1 => XLXI_27_XLXI_90_State(18),
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_86_XLXI_1_RxCE1_12369,
      O => XLXI_27_XLXI_90_FSize_11_mux00001_40324
    );
  XLXI_27_XLXI_90_FSize_11 : X_SFF
    generic map(
      LOC => "SLICE_X47Y65",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_11_DYMUX_40327,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_FSize_11_CLKINV_40317,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_FSize_11_SRINV_40318,
      SRST => GND,
      O => XLXI_27_XLXI_90_FSize(11)
    );
  XLXI_27_XLXI_90_FSize_12_mux00001 : X_LUT4
    generic map(
      INIT => X"8800",
      LOC => "SLICE_X48Y70"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_FSize_sub0000(12),
      ADR1 => XLXI_27_XLXI_90_State(18),
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_86_XLXI_1_RxCE1_12369,
      O => XLXI_27_XLXI_90_FSize_12_mux00001_40345
    );
  XLXI_27_XLXI_90_FSize_12 : X_SFF
    generic map(
      LOC => "SLICE_X48Y70",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_12_DYMUX_40348,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_FSize_12_CLKINV_40338,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_FSize_12_SRINV_40339,
      SRST => GND,
      O => XLXI_27_XLXI_90_FSize(12)
    );
  XLXI_27_XLXI_90_FSize_20_mux00001 : X_LUT4
    generic map(
      INIT => X"8080",
      LOC => "SLICE_X48Y75"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_FSize_sub0000(20),
      ADR1 => XLXI_27_XLXI_90_State(18),
      ADR2 => XLXI_27_XLXI_86_XLXI_1_RxCE1_12369,
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_FSize_20_mux00001_40366
    );
  XLXI_31_XLXI_25_Next_8b_Sample_2 : X_FF
    generic map(
      LOC => "SLICE_X28Y28",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Next_8b_Sample_3_DYMUX_40084,
      CE => XLXI_31_XLXI_25_Next_8b_Sample_3_CEINV_40075,
      CLK => XLXI_31_XLXI_25_Next_8b_Sample_3_CLKINV_40076,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Next_8b_Sample(2)
    );
  XLXI_31_XLXI_25_Next_8b_Sample_mux0000_3_1 : X_LUT4
    generic map(
      INIT => X"0400",
      LOC => "SLICE_X28Y28"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_le0000,
      ADR1 => XLXI_31_XLXI_25_Next_8b_Sample_B(3),
      ADR2 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002,
      ADR3 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_Q,
      O => XLXI_31_XLXI_25_Next_8b_Sample_mux0000(3)
    );
  XLXI_31_XLXI_25_Next_8b_Sample_3 : X_FF
    generic map(
      LOC => "SLICE_X28Y28",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Next_8b_Sample_3_DXMUX_40096,
      CE => XLXI_31_XLXI_25_Next_8b_Sample_3_CEINV_40075,
      CLK => XLXI_31_XLXI_25_Next_8b_Sample_3_CLKINV_40076,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Next_8b_Sample(3)
    );
  XLXI_31_XLXI_25_Next_8b_Sample_4 : X_FF
    generic map(
      LOC => "SLICE_X28Y29",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Next_8b_Sample_5_DYMUX_40122,
      CE => XLXI_31_XLXI_25_Next_8b_Sample_5_CEINV_40113,
      CLK => XLXI_31_XLXI_25_Next_8b_Sample_5_CLKINV_40114,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Next_8b_Sample(4)
    );
  XLXI_31_XLXI_25_Next_8b_Sample_mux0000_5_1 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X28Y29"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_N8,
      ADR1 => XLXI_31_XLXI_25_Next_8b_Sample_B(5),
      ADR2 => XLXI_31_XLXI_25_Next_8b_Sample_A(5),
      ADR3 => XLXI_31_XLXI_25_N23,
      O => XLXI_31_XLXI_25_Next_8b_Sample_mux0000(5)
    );
  XLXI_31_XLXI_25_Next_8b_Sample_5 : X_FF
    generic map(
      LOC => "SLICE_X28Y29",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Next_8b_Sample_5_DXMUX_40134,
      CE => XLXI_31_XLXI_25_Next_8b_Sample_5_CEINV_40113,
      CLK => XLXI_31_XLXI_25_Next_8b_Sample_5_CLKINV_40114,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Next_8b_Sample(5)
    );
  XLXI_31_XLXI_25_Next_8b_Sample_6 : X_FF
    generic map(
      LOC => "SLICE_X28Y26",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Next_8b_Sample_7_DYMUX_40160,
      CE => XLXI_31_XLXI_25_Next_8b_Sample_7_CEINV_40151,
      CLK => XLXI_31_XLXI_25_Next_8b_Sample_7_CLKINV_40152,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Next_8b_Sample(6)
    );
  XLXI_31_XLXI_25_Next_8b_Sample_mux0000_7_1 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X28Y26"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_N8,
      ADR1 => XLXI_31_XLXI_25_Next_8b_Sample_B(7),
      ADR2 => XLXI_31_XLXI_25_Next_8b_Sample_A(7),
      ADR3 => XLXI_31_XLXI_25_N23,
      O => XLXI_31_XLXI_25_Next_8b_Sample_mux0000(7)
    );
  XLXI_31_XLXI_25_Next_8b_Sample_7 : X_FF
    generic map(
      LOC => "SLICE_X28Y26",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Next_8b_Sample_7_DXMUX_40172,
      CE => XLXI_31_XLXI_25_Next_8b_Sample_7_CEINV_40151,
      CLK => XLXI_31_XLXI_25_Next_8b_Sample_7_CLKINV_40152,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Next_8b_Sample(7)
    );
  XLXI_27_XLXI_86_XLXI_2_regMOSI_1 : X_FF
    generic map(
      LOC => "SLICE_X41Y67",
      INIT => '1'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_regMOSI_3_DYMUX_40198,
      CE => XLXI_27_XLXI_86_XLXI_2_regMOSI_3_CEINV_40189,
      CLK => XLXI_27_XLXI_86_XLXI_2_regMOSI_3_CLKINV_40190,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_86_XLXI_2_regMOSI(1)
    );
  XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_3_50 : X_LUT4
    generic map(
      INIT => X"E444",
      LOC => "SLICE_X41Y67"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_2_N1_0,
      ADR1 => XLXI_27_XLXI_86_XLXI_2_regMOSI(2),
      ADR2 => XLXI_27_XLXI_86_XLXI_1_State(19),
      ADR3 => XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_3_23,
      O => XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_3_Q
    );
  XLXI_27_XLXI_86_XLXI_2_regMOSI_3 : X_FF
    generic map(
      LOC => "SLICE_X41Y67",
      INIT => '1'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_regMOSI_3_DXMUX_40210,
      CE => XLXI_27_XLXI_86_XLXI_2_regMOSI_3_CEINV_40189,
      CLK => XLXI_27_XLXI_86_XLXI_2_regMOSI_3_CLKINV_40190,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_86_XLXI_2_regMOSI(3)
    );
  XLXI_27_XLXI_86_XLXI_1_State_12 : X_FF
    generic map(
      LOC => "SLICE_X34Y72",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_State_12_DYMUX_40797,
      CE => VCC,
      CLK => XLXI_27_XLXI_86_XLXI_1_State_12_CLKINV_40789,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_86_XLXI_1_State(12)
    );
  XLXI_27_XLXI_86_XLXI_1_State_13 : X_SFF
    generic map(
      LOC => "SLICE_X36Y72",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_State_15_DYMUX_40820,
      CE => VCC,
      CLK => XLXI_27_XLXI_86_XLXI_1_State_15_CLKINV_40811,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_86_XLXI_1_State_15_SRINV_40812,
      O => XLXI_27_XLXI_86_XLXI_1_State(13)
    );
  XLXI_27_XLXI_86_XLXI_1_NextState_15_111 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X36Y72"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_State(14),
      ADR1 => XLXI_27_XLXI_86_XLXN_51,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_27_XLXI_86_XLXI_1_NextState_15_11
    );
  XLXI_27_XLXI_86_XLXI_1_State_15 : X_SFF
    generic map(
      LOC => "SLICE_X36Y72",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_State_15_DXMUX_40834,
      CE => VCC,
      CLK => XLXI_27_XLXI_86_XLXI_1_State_15_CLKINV_40811,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_86_XLXI_1_State_15_SRINV_40812,
      O => XLXI_27_XLXI_86_XLXI_1_State(15)
    );
  XLXI_27_XLXI_86_XLXI_1_NextState_17_111 : X_LUT4
    generic map(
      INIT => X"4C00",
      LOC => "SLICE_X35Y73"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_NextState_cmp_eq000325_0,
      ADR1 => XLXI_27_XLXI_86_XLXN_51,
      ADR2 => XLXI_27_XLXI_86_XLXI_1_NextState_cmp_eq000312_0,
      ADR3 => XLXI_27_XLXI_86_XLXI_1_State(10),
      O => XLXI_27_XLXI_86_XLXI_1_NextState_17_11
    );
  XLXI_27_XLXI_86_XLXI_1_State_17 : X_SFF
    generic map(
      LOC => "SLICE_X35Y73",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_State_17_DYMUX_40855,
      CE => VCC,
      CLK => XLXI_27_XLXI_86_XLXI_1_State_17_CLKINV_40846,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_86_XLXI_1_State_17_SRINV_40847,
      O => XLXI_27_XLXI_86_XLXI_1_State(17)
    );
  XLXI_31_FileReader_Playing_Time_10 : X_FF
    generic map(
      LOC => "SLICE_X2Y37",
      INIT => '0'
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_11_DYMUX_40880,
      CE => VCC,
      CLK => XLXI_31_FileReader_Playing_Time_11_CLKINV_40871,
      SET => GND,
      RST => GND,
      O => XLXI_31_FileReader_Playing_Time(10)
    );
  XLXI_31_FileReader_Playing_Time_mux0000_20_10 : X_LUT4
    generic map(
      INIT => X"FCCC",
      LOC => "SLICE_X2Y37"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_FileReader_Playing_Time_mux0000_20_2_0,
      ADR2 => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_11,
      ADR3 => XLXI_31_FileReader_Playing_Time_mux0000_0_5,
      O => XLXI_31_FileReader_Playing_Time_mux0000(20)
    );
  XLXI_31_FileReader_Playing_Time_11 : X_FF
    generic map(
      LOC => "SLICE_X2Y37",
      INIT => '0'
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_11_DXMUX_40892,
      CE => VCC,
      CLK => XLXI_31_FileReader_Playing_Time_11_CLKINV_40871,
      SET => GND,
      RST => GND,
      O => XLXI_31_FileReader_Playing_Time(11)
    );
  XLXI_31_FileReader_Playing_Time_12 : X_FF
    generic map(
      LOC => "SLICE_X2Y35",
      INIT => '0'
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_13_DYMUX_40916,
      CE => VCC,
      CLK => XLXI_31_FileReader_Playing_Time_13_CLKINV_40907,
      SET => GND,
      RST => GND,
      O => XLXI_31_FileReader_Playing_Time(12)
    );
  XLXI_31_FileReader_Playing_Time_mux0000_18_10 : X_LUT4
    generic map(
      INIT => X"FF88",
      LOC => "SLICE_X2Y35"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_13,
      ADR1 => XLXI_31_FileReader_Playing_Time_mux0000_0_5,
      ADR2 => VCC,
      ADR3 => XLXI_31_FileReader_Playing_Time_mux0000_18_2_0,
      O => XLXI_31_FileReader_Playing_Time_mux0000(18)
    );
  XLXI_27_XLXI_90_FSize_20 : X_SFF
    generic map(
      LOC => "SLICE_X48Y75",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_20_DYMUX_40369,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_FSize_20_CLKINV_40359,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_FSize_20_SRINV_40360,
      SRST => GND,
      O => XLXI_27_XLXI_90_FSize(20)
    );
  XLXI_27_XLXI_90_FSize_13_mux00001 : X_LUT4
    generic map(
      INIT => X"8080",
      LOC => "SLICE_X48Y65"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_FSize_sub0000(13),
      ADR1 => XLXI_27_XLXI_86_XLXI_1_RxCE1_12369,
      ADR2 => XLXI_27_XLXI_90_State(18),
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_FSize_13_mux00001_40387
    );
  XLXI_27_XLXI_90_FSize_13 : X_SFF
    generic map(
      LOC => "SLICE_X48Y65",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_13_DYMUX_40390,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_FSize_13_CLKINV_40380,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_FSize_13_SRINV_40381,
      SRST => GND,
      O => XLXI_27_XLXI_90_FSize(13)
    );
  XLXI_27_XLXI_90_FSize_21_mux00001 : X_LUT4
    generic map(
      INIT => X"8080",
      LOC => "SLICE_X44Y68"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_RxCE1_12369,
      ADR1 => XLXI_27_XLXI_90_State(18),
      ADR2 => XLXI_27_XLXI_90_FSize_sub0000(21),
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_FSize_21_mux00001_40408
    );
  XLXI_27_XLXI_90_FSize_21 : X_SFF
    generic map(
      LOC => "SLICE_X44Y68",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_21_DYMUX_40411,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_FSize_21_CLKINV_40401,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_FSize_21_SRINV_40402,
      SRST => GND,
      O => XLXI_27_XLXI_90_FSize(21)
    );
  XLXI_27_XLXI_90_FSize_14_mux00001 : X_LUT4
    generic map(
      INIT => X"8800",
      LOC => "SLICE_X50Y66"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_State(18),
      ADR1 => XLXI_27_XLXI_90_FSize_sub0000(14),
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_86_XLXI_1_RxCE1_12369,
      O => XLXI_27_XLXI_90_FSize_14_mux00001_40429
    );
  XLXI_27_XLXI_90_FSize_14 : X_SFF
    generic map(
      LOC => "SLICE_X50Y66",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_14_DYMUX_40432,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_FSize_14_CLKINV_40422,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_FSize_14_SRINV_40423,
      SRST => GND,
      O => XLXI_27_XLXI_90_FSize(14)
    );
  XLXI_27_XLXI_90_FSize_22_mux00001 : X_LUT4
    generic map(
      INIT => X"8080",
      LOC => "SLICE_X48Y73"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_FSize_sub0000(22),
      ADR1 => XLXI_27_XLXI_90_State(18),
      ADR2 => XLXI_27_XLXI_86_XLXI_1_RxCE1_12369,
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_FSize_22_mux00001_40450
    );
  XLXI_27_XLXI_90_FSize_22 : X_SFF
    generic map(
      LOC => "SLICE_X48Y73",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_22_DYMUX_40453,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_FSize_22_CLKINV_40443,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_FSize_22_SRINV_40444,
      SRST => GND,
      O => XLXI_27_XLXI_90_FSize(22)
    );
  XLXI_27_XLXI_90_FSize_15_mux00001 : X_LUT4
    generic map(
      INIT => X"8080",
      LOC => "SLICE_X48Y69"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_FSize_sub0000(15),
      ADR1 => XLXI_27_XLXI_90_State(18),
      ADR2 => XLXI_27_XLXI_86_XLXI_1_RxCE1_12369,
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_FSize_15_mux00001_40471
    );
  XLXI_27_XLXI_90_FSize_15 : X_SFF
    generic map(
      LOC => "SLICE_X48Y69",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_15_DYMUX_40474,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_FSize_15_CLKINV_40464,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_FSize_15_SRINV_40465,
      SRST => GND,
      O => XLXI_27_XLXI_90_FSize(15)
    );
  XLXI_27_XLXI_90_FSize_23_mux00001 : X_LUT4
    generic map(
      INIT => X"8080",
      LOC => "SLICE_X48Y74"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_RxCE1_12369,
      ADR1 => XLXI_27_XLXI_90_State(18),
      ADR2 => XLXI_27_XLXI_90_FSize_sub0000(23),
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_FSize_23_mux00001_40492
    );
  XLXI_27_XLXI_90_FSize_23 : X_SFF
    generic map(
      LOC => "SLICE_X48Y74",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_23_DYMUX_40495,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_FSize_23_CLKINV_40485,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_FSize_23_SRINV_40486,
      SRST => GND,
      O => XLXI_27_XLXI_90_FSize(23)
    );
  XLXI_27_XLXI_90_FSize_16_mux00001 : X_LUT4
    generic map(
      INIT => X"8080",
      LOC => "SLICE_X46Y67"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_RxCE1_12369,
      ADR1 => XLXI_27_XLXI_90_FSize_sub0000(16),
      ADR2 => XLXI_27_XLXI_90_State(18),
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_FSize_16_mux00001_40513
    );
  XLXI_27_XLXI_90_FSize_16 : X_SFF
    generic map(
      LOC => "SLICE_X46Y67",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_16_DYMUX_40516,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_FSize_16_CLKINV_40506,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_FSize_16_SRINV_40507,
      SRST => GND,
      O => XLXI_27_XLXI_90_FSize(16)
    );
  XLXI_27_XLXI_90_FSize_17_mux00001 : X_LUT4
    generic map(
      INIT => X"A000",
      LOC => "SLICE_X44Y66"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_RxCE1_12369,
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_90_State(18),
      ADR3 => XLXI_27_XLXI_90_FSize_sub0000(17),
      O => XLXI_27_XLXI_90_FSize_17_mux00001_40534
    );
  XLXI_27_XLXI_90_FSize_17 : X_SFF
    generic map(
      LOC => "SLICE_X44Y66",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_17_DYMUX_40537,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_FSize_17_CLKINV_40527,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_FSize_17_SRINV_40528,
      SRST => GND,
      O => XLXI_27_XLXI_90_FSize(17)
    );
  XLXI_27_XLXI_90_FSize_18_mux00001 : X_LUT4
    generic map(
      INIT => X"8080",
      LOC => "SLICE_X48Y68"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_RxCE1_12369,
      ADR1 => XLXI_27_XLXI_90_State(18),
      ADR2 => XLXI_27_XLXI_90_FSize_sub0000(18),
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_FSize_18_mux00001_40555
    );
  XLXI_27_XLXI_90_FSize_18 : X_SFF
    generic map(
      LOC => "SLICE_X48Y68",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_18_DYMUX_40558,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_FSize_18_CLKINV_40548,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_FSize_18_SRINV_40549,
      SRST => GND,
      O => XLXI_27_XLXI_90_FSize(18)
    );
  XLXI_27_XLXI_90_FSize_19_mux00001 : X_LUT4
    generic map(
      INIT => X"8800",
      LOC => "SLICE_X46Y71"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_RxCE1_12369,
      ADR1 => XLXI_27_XLXI_90_State(18),
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_90_FSize_sub0000(19),
      O => XLXI_27_XLXI_90_FSize_19_mux00001_40576
    );
  XLXI_27_XLXI_90_FSize_19 : X_SFF
    generic map(
      LOC => "SLICE_X46Y71",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_FSize_19_DYMUX_40579,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_FSize_19_CLKINV_40569,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_FSize_19_SRINV_40570,
      SRST => GND,
      O => XLXI_27_XLXI_90_FSize(19)
    );
  XLXI_27_XLXI_86_XLXI_1_RET_mux0001_10_1111 : X_LUT4
    generic map(
      INIT => X"AA00",
      LOC => "SLICE_X32Y77"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_RET_10_Q,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_86_XLXI_1_N0,
      O => XLXI_27_XLXI_86_XLXI_1_RET_mux0001_10_111
    );
  XLXI_27_XLXI_86_XLXI_1_RET_10 : X_SFF
    generic map(
      LOC => "SLICE_X32Y77",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_RET_10_DYMUX_40602,
      CE => VCC,
      CLK => XLXI_27_XLXI_86_XLXI_1_RET_10_CLKINV_40590,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_86_XLXI_1_RET_10_REVUSED_40603,
      SRST => XLXI_27_XLXI_86_XLXI_1_RET_10_SRINV_40591,
      O => XLXI_27_XLXI_86_XLXI_1_RET_10_Q
    );
  XLXI_27_XLXI_86_XLXI_1_Rx1B_or00001 : X_LUT4
    generic map(
      INIT => X"FFCC",
      LOC => "SLICE_X32Y79"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_86_XLXI_1_State(3),
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_86_XLXI_1_State(5),
      O => XLXI_27_XLXI_86_XLXN_58
    );
  XLXI_27_XLXI_86_XLXI_2_regRx1B : X_FF
    generic map(
      LOC => "SLICE_X32Y79",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_regRx1B_DYMUX_40625,
      CE => XLXI_27_XLXI_86_XLXI_2_regRx1B_CEINV_40614,
      CLK => XLXI_27_XLXI_86_XLXI_2_regRx1B_CLKINV_40615,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_86_XLXI_2_regRx1B_12469
    );
  XLXI_27_XLXI_86_XLXI_1_HS_SCK : X_SFF
    generic map(
      LOC => "SLICE_X34Y77",
      INIT => '1'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_HS_SCK_DYMUX_40650,
      CE => VCC,
      CLK => XLXI_27_XLXI_86_XLXI_1_HS_SCK_CLKINV_40640,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_86_XLXI_1_HS_SCK_SRINV_40641,
      SRST => GND,
      O => XLXI_27_XLXI_86_XLXI_1_HS_SCK_14391
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_or00015 : X_LUT4
    generic map(
      INIT => X"5000",
      LOC => "SLICE_X34Y77"
    )
    port map (
      ADR0 => SDC_SCK_OBUF_12432,
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_86_XLXI_1_PrevSCK_14533,
      ADR3 => XLXI_27_XLXI_86_XLXI_1_State(2),
      O => XLXI_27_XLXI_86_XLXI_1_theCnt_or00015_40660
    );
  XLXI_27_XLXI_90_RET_mux0000_11_21 : X_LUT4
    generic map(
      INIT => X"AA00",
      LOC => "SLICE_X40Y50"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_N0,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_90_RET_11_Q,
      O => XLXI_27_XLXI_90_RET_mux0000_11_2
    );
  XLXI_27_XLXI_90_RET_11 : X_SFF
    generic map(
      LOC => "SLICE_X40Y50",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_RET_11_DYMUX_40679,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_RET_11_CLKINV_40668,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_RET_11_SRINV_40669,
      SRST => GND,
      O => XLXI_27_XLXI_90_RET_11_Q
    );
  XLXI_27_XLXI_90_RET_mux0000_13_11 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X41Y51"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_90_N0,
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_90_RET_13_Q,
      O => XLXI_27_XLXI_90_RET_mux0000_13_1
    );
  XLXI_27_XLXI_90_RET_13 : X_SFF
    generic map(
      LOC => "SLICE_X41Y51",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_RET_13_DYMUX_40700,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_RET_13_CLKINV_40689,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_RET_13_SRINV_40690,
      SRST => GND,
      O => XLXI_27_XLXI_90_RET_13_Q
    );
  XLXI_27_XLXI_90_RET_mux0000_25_11 : X_LUT4
    generic map(
      INIT => X"AA00",
      LOC => "SLICE_X40Y62"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_N0,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_90_RET_25_Q,
      O => XLXI_27_XLXI_90_RET_mux0000_25_1
    );
  XLXI_27_XLXI_90_RET_25 : X_SFF
    generic map(
      LOC => "SLICE_X40Y62",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_RET_25_DYMUX_40721,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_RET_25_CLKINV_40710,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_RET_25_SRINV_40711,
      SRST => GND,
      O => XLXI_27_XLXI_90_RET_25_Q
    );
  XLXI_27_XLXI_90_RET_mux0000_19_271 : X_LUT4
    generic map(
      INIT => X"FC00",
      LOC => "SLICE_X40Y58"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_90_N26,
      ADR2 => XLXI_27_XLXI_90_State(18),
      ADR3 => XLXI_27_XLXI_90_RET_19_Q,
      O => XLXI_27_XLXI_90_RET_mux0000_19_27
    );
  XLXI_27_XLXI_90_RET_19 : X_SFF
    generic map(
      LOC => "SLICE_X40Y58",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_RET_19_DYMUX_40742,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_RET_19_CLKINV_40732,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_RET_19_SRINV_40733,
      SRST => GND,
      O => XLXI_27_XLXI_90_RET_19_Q
    );
  XLXI_27_XLXI_86_XLXI_1_State_20 : X_SFF
    generic map(
      LOC => "SLICE_X38Y73",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_State_20_DYMUX_40769,
      CE => XLXI_27_XLXI_86_XLXI_1_State_20_CEINV_40758,
      CLK => XLXI_27_XLXI_86_XLXI_1_State_20_CLKINV_40759,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_86_XLXI_1_State_20_SRINV_40760,
      O => XLXI_27_XLXI_86_XLXI_1_State(20)
    );
  XLXI_27_XLXI_86_XLXI_1_NextState_19_1_SW0 : X_LUT4
    generic map(
      INIT => X"8080",
      LOC => "SLICE_X38Y73"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXN_53_0,
      ADR1 => XLXI_27_XLXI_86_XLXI_1_theCnt(0),
      ADR2 => XLXI_27_XLXI_86_XLXI_1_theCnt(1),
      ADR3 => VCC,
      O => XLXI_27_N198
    );
  XLXI_31_FileReader_Playing_Time_13 : X_FF
    generic map(
      LOC => "SLICE_X2Y35",
      INIT => '0'
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_13_DXMUX_40928,
      CE => VCC,
      CLK => XLXI_31_FileReader_Playing_Time_13_CLKINV_40907,
      SET => GND,
      RST => GND,
      O => XLXI_31_FileReader_Playing_Time(13)
    );
  XLXI_31_FileReader_Playing_Time_14 : X_FF
    generic map(
      LOC => "SLICE_X2Y34",
      INIT => '0'
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_15_DYMUX_40952,
      CE => VCC,
      CLK => XLXI_31_FileReader_Playing_Time_15_CLKINV_40943,
      SET => GND,
      RST => GND,
      O => XLXI_31_FileReader_Playing_Time(14)
    );
  XLXI_31_FileReader_Playing_Time_mux0000_16_10 : X_LUT4
    generic map(
      INIT => X"FAF0",
      LOC => "SLICE_X2Y34"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_15,
      ADR1 => VCC,
      ADR2 => XLXI_31_FileReader_Playing_Time_mux0000_16_2_0,
      ADR3 => XLXI_31_FileReader_Playing_Time_mux0000_0_5,
      O => XLXI_31_FileReader_Playing_Time_mux0000(16)
    );
  XLXI_31_FileReader_Playing_Time_15 : X_FF
    generic map(
      LOC => "SLICE_X2Y34",
      INIT => '0'
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_15_DXMUX_40964,
      CE => VCC,
      CLK => XLXI_31_FileReader_Playing_Time_15_CLKINV_40943,
      SET => GND,
      RST => GND,
      O => XLXI_31_FileReader_Playing_Time(15)
    );
  XLXI_31_FileReader_Playing_Time_16 : X_FF
    generic map(
      LOC => "SLICE_X2Y36",
      INIT => '0'
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_16_DYMUX_40983,
      CE => VCC,
      CLK => XLXI_31_FileReader_Playing_Time_16_CLKINV_40974,
      SET => GND,
      RST => GND,
      O => XLXI_31_FileReader_Playing_Time(16)
    );
  XLXI_33_regPISO_10 : X_FF
    generic map(
      LOC => "SLICE_X31Y14",
      INIT => '0'
    )
    port map (
      I => XLXI_33_regPISO_11_DYMUX_41007,
      CE => XLXI_33_regPISO_11_CEINV_40997,
      CLK => XLXI_33_regPISO_11_CLKINV_40998,
      SET => GND,
      RST => GND,
      O => XLXI_33_regPISO(10)
    );
  XLXI_33_regPISO_mux0000_11_1 : X_LUT4
    generic map(
      INIT => X"D8D8",
      LOC => "SLICE_X31Y14"
    )
    port map (
      ADR0 => XLXI_33_N0,
      ADR1 => XLXI_33_regPISO(10),
      ADR2 => XLXI_33_DATASys(11),
      ADR3 => VCC,
      O => XLXI_33_regPISO_mux0000(11)
    );
  XLXI_33_regPISO_11 : X_FF
    generic map(
      LOC => "SLICE_X31Y14",
      INIT => '0'
    )
    port map (
      I => XLXI_33_regPISO_11_DXMUX_41020,
      CE => XLXI_33_regPISO_11_CEINV_40997,
      CLK => XLXI_33_regPISO_11_CLKINV_40998,
      SET => GND,
      RST => GND,
      O => XLXI_33_regPISO(11)
    );
  XLXI_33_regPISO_12 : X_FF
    generic map(
      LOC => "SLICE_X34Y15",
      INIT => '0'
    )
    port map (
      I => XLXI_33_regPISO_13_DYMUX_41044,
      CE => XLXI_33_regPISO_13_CEINV_41033,
      CLK => XLXI_33_regPISO_13_CLKINV_41034,
      SET => GND,
      RST => GND,
      O => XLXI_33_regPISO(12)
    );
  XLXI_33_regPISO_mux0000_13_1 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X34Y15"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_33_N0,
      ADR2 => VCC,
      ADR3 => XLXI_33_regPISO(12),
      O => XLXI_33_regPISO_mux0000(13)
    );
  XLXI_33_regPISO_13 : X_FF
    generic map(
      LOC => "SLICE_X34Y15",
      INIT => '0'
    )
    port map (
      I => XLXI_33_regPISO_13_DXMUX_41058,
      CE => XLXI_33_regPISO_13_CEINV_41033,
      CLK => XLXI_33_regPISO_13_CLKINV_41034,
      SET => GND,
      RST => GND,
      O => XLXI_33_regPISO(13)
    );
  XLXI_34_Mcount_cnt5b_xor_3_11 : X_LUT4
    generic map(
      INIT => X"6AAA",
      LOC => "SLICE_X64Y48"
    )
    port map (
      ADR0 => XLXI_34_cnt5b(3),
      ADR1 => XLXI_34_cnt5b(1),
      ADR2 => XLXI_34_cnt5b(0),
      ADR3 => XLXI_34_cnt5b(2),
      O => XLXI_34_Result(3)
    );
  XLXI_34_cnt5b_3 : X_SFF
    generic map(
      LOC => "SLICE_X64Y48",
      INIT => '0'
    )
    port map (
      I => XLXI_34_cnt5b_3_DXMUX_41398,
      CE => XLXI_34_cnt5b_3_CEINV_41374,
      CLK => XLXI_34_cnt5b_3_CLKINV_41375,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_34_cnt5b_3_SRINV_41376,
      O => XLXI_34_cnt5b(3)
    );
  XLXI_27_XLXI_86_XLXI_1_RET_mux0001_4_1111 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X34Y76"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_RET_4_Q,
      ADR1 => XLXI_27_XLXI_86_XLXI_1_N0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_27_XLXI_86_XLXI_1_RET_mux0001_4_111
    );
  XLXI_27_XLXI_86_XLXI_1_RET_4 : X_SFF
    generic map(
      LOC => "SLICE_X34Y76",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_RET_4_DYMUX_41422,
      CE => VCC,
      CLK => XLXI_27_XLXI_86_XLXI_1_RET_4_CLKINV_41410,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_86_XLXI_1_RET_4_REVUSED_41423,
      SRST => XLXI_27_XLXI_86_XLXI_1_RET_4_SRINV_41411,
      O => XLXI_27_XLXI_86_XLXI_1_RET_4_Q
    );
  XLXI_27_XLXI_86_XLXI_1_RET_mux0001_6_1111 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X33Y76"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_N0,
      ADR1 => XLXI_27_XLXI_86_XLXI_1_RET_6_Q,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_27_XLXI_86_XLXI_1_RET_mux0001_6_111
    );
  XLXI_27_XLXI_86_XLXI_1_RET_6 : X_SFF
    generic map(
      LOC => "SLICE_X33Y76",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_RET_6_DYMUX_41447,
      CE => VCC,
      CLK => XLXI_27_XLXI_86_XLXI_1_RET_6_CLKINV_41435,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_86_XLXI_1_RET_6_REVUSED_41448,
      SRST => XLXI_27_XLXI_86_XLXI_1_RET_6_SRINV_41436,
      O => XLXI_27_XLXI_86_XLXI_1_RET_6_Q
    );
  XLXI_27_XLXI_86_XLXI_2_divSCK_1 : X_FF
    generic map(
      LOC => "SLICE_X31Y83",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_divSCK_1_DYMUX_41468,
      CE => VCC,
      CLK => XLXI_27_XLXI_86_XLXI_2_divSCK_1_CLKINV_41458,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_86_XLXI_2_divSCK(1)
    );
  XLXI_27_XLXI_86_XLXI_2_divSCK_2 : X_FF
    generic map(
      LOC => "SLICE_X30Y83",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_divSCK_3_DYMUX_41491,
      CE => VCC,
      CLK => XLXI_27_XLXI_86_XLXI_2_divSCK_3_CLKINV_41482,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_86_XLXI_2_divSCK(2)
    );
  XLXI_27_XLXI_86_XLXI_2_Mcount_divSCK_xor_3_11 : X_LUT4
    generic map(
      INIT => X"78F0",
      LOC => "SLICE_X30Y83"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_2_divSCK(1),
      ADR1 => XLXI_27_XLXI_86_XLXI_2_divSCK(0),
      ADR2 => XLXI_27_XLXI_86_XLXI_2_divSCK(3),
      ADR3 => XLXI_27_XLXI_86_XLXI_2_divSCK(2),
      O => XLXI_27_XLXI_86_XLXI_2_Result_3_1
    );
  XLXI_27_XLXI_86_XLXI_2_divSCK_3 : X_FF
    generic map(
      LOC => "SLICE_X30Y83",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_divSCK_3_DXMUX_41502,
      CE => VCC,
      CLK => XLXI_27_XLXI_86_XLXI_2_divSCK_3_CLKINV_41482,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_86_XLXI_2_divSCK(3)
    );
  XLXI_27_XLXI_86_XLXI_2_divSCK_5 : X_FF
    generic map(
      LOC => "SLICE_X31Y82",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_divSCK_5_DYMUX_41520,
      CE => VCC,
      CLK => XLXI_27_XLXI_86_XLXI_2_divSCK_5_CLKINV_41511,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_86_XLXI_2_divSCK(5)
    );
  XLXI_27_XLXI_86_XLXI_2_cntSCK_2 : X_SFF
    generic map(
      LOC => "SLICE_X32Y83",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_cntSCK_3_DYMUX_41674,
      CE => XLXI_27_XLXI_86_XLXI_2_cntSCK_3_CEINV_41663,
      CLK => XLXI_27_XLXI_86_XLXI_2_cntSCK_3_CLKINV_41664,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_86_XLXI_2_cntSCK_3_SRINV_41665,
      O => XLXI_27_XLXI_86_XLXI_2_cntSCK(2)
    );
  XLXI_27_XLXI_86_XLXI_2_Mcount_cntSCK_xor_3_11 : X_LUT4
    generic map(
      INIT => X"7F80",
      LOC => "SLICE_X32Y83"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_2_cntSCK(1),
      ADR1 => XLXI_27_XLXI_86_XLXI_2_cntSCK(0),
      ADR2 => XLXI_27_XLXI_86_XLXI_2_cntSCK(2),
      ADR3 => XLXI_27_XLXI_86_XLXI_2_cntSCK(3),
      O => XLXI_27_XLXI_86_XLXI_2_Result(3)
    );
  XLXI_27_XLXI_86_XLXI_2_cntSCK_3 : X_SFF
    generic map(
      LOC => "SLICE_X32Y83",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_cntSCK_3_DXMUX_41687,
      CE => XLXI_27_XLXI_86_XLXI_2_cntSCK_3_CEINV_41663,
      CLK => XLXI_27_XLXI_86_XLXI_2_cntSCK_3_CLKINV_41664,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_86_XLXI_2_cntSCK_3_SRINV_41665,
      O => XLXI_27_XLXI_86_XLXI_2_cntSCK(3)
    );
  XLXI_27_XLXI_86_XLXI_1_RxCE1 : X_FF
    generic map(
      LOC => "SLICE_X32Y74",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_RxCE1_DYMUX_41714,
      CE => XLXI_27_XLXI_86_XLXI_1_RxCE1_CEINV_41705,
      CLK => XLXI_27_XLXI_86_XLXI_1_RxCE1_CLKINV_41706,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_86_XLXI_1_RxCE1_12369
    );
  XLXI_27_XLXI_86_XLXI_2_Mmux_NextState528 : X_LUT4
    generic map(
      INIT => X"FCF0",
      LOC => "SLICE_X32Y74"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_86_XLXI_2_Mmux_NextState54_0,
      ADR2 => XLXI_27_XLXI_86_XLXI_2_Mmux_NextState524_0,
      ADR3 => XLXI_27_XLXI_86_XLXN_51,
      O => XLXI_27_XLXI_86_XLXI_2_Mmux_NextState528_41724
    );
  XLXI_31_XLXI_25_Counter_A_0 : X_FF
    generic map(
      LOC => "SLICE_X32Y13",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_1_DYMUX_41747,
      CE => XLXI_31_XLXI_25_Counter_A_1_CEINV_41737,
      CLK => XLXI_31_XLXI_25_Counter_A_1_CLKINV_41738,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Counter_A(0)
    );
  XLXI_31_XLXI_25_Mmux_Counter_A_mux0001241 : X_LUT4
    generic map(
      INIT => X"0088",
      LOC => "SLICE_X32Y13"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Counter_A_addsub0000(1),
      ADR1 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_Q,
      ADR2 => VCC,
      ADR3 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002,
      O => XLXI_31_XLXI_25_Counter_A_mux0001(30)
    );
  XLXI_31_XLXI_25_Counter_A_1 : X_FF
    generic map(
      LOC => "SLICE_X32Y13",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_1_DXMUX_41760,
      CE => XLXI_31_XLXI_25_Counter_A_1_CEINV_41737,
      CLK => XLXI_31_XLXI_25_Counter_A_1_CLKINV_41738,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Counter_A(1)
    );
  XLXI_31_XLXI_25_Counter_A_2 : X_FF
    generic map(
      LOC => "SLICE_X32Y14",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_3_DYMUX_41785,
      CE => XLXI_31_XLXI_25_Counter_A_3_CEINV_41775,
      CLK => XLXI_31_XLXI_25_Counter_A_3_CLKINV_41776,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Counter_A(2)
    );
  XLXI_31_XLXI_25_Mmux_Counter_A_mux0001211 : X_LUT4
    generic map(
      INIT => X"0088",
      LOC => "SLICE_X32Y14"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_Q,
      ADR1 => XLXI_31_XLXI_25_Counter_A_addsub0000(3),
      ADR2 => VCC,
      ADR3 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002,
      O => XLXI_31_XLXI_25_Counter_A_mux0001(28)
    );
  XLXI_31_XLXI_25_Counter_A_3 : X_FF
    generic map(
      LOC => "SLICE_X32Y14",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_3_DXMUX_41798,
      CE => XLXI_31_XLXI_25_Counter_A_3_CEINV_41775,
      CLK => XLXI_31_XLXI_25_Counter_A_3_CLKINV_41776,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Counter_A(3)
    );
  XLXI_31_XLXI_25_Counter_B_0 : X_FF
    generic map(
      LOC => "SLICE_X34Y14",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_1_DYMUX_41824,
      CE => XLXI_31_XLXI_25_Counter_B_1_CEINV_41815,
      CLK => XLXI_31_XLXI_25_Counter_B_1_CLKINV_41816,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Counter_B(0)
    );
  XLXI_33_regPISO_14 : X_FF
    generic map(
      LOC => "SLICE_X31Y15",
      INIT => '0'
    )
    port map (
      I => XLXI_33_regPISO_15_DYMUX_41082,
      CE => XLXI_33_regPISO_15_CEINV_41071,
      CLK => XLXI_33_regPISO_15_CLKINV_41072,
      SET => GND,
      RST => GND,
      O => XLXI_33_regPISO(14)
    );
  XLXI_33_regPISO_mux0000_15_1 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X31Y15"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_33_N0,
      ADR2 => VCC,
      ADR3 => XLXI_33_regPISO(14),
      O => XLXI_33_regPISO_mux0000(15)
    );
  XLXI_33_regPISO_15 : X_FF
    generic map(
      LOC => "SLICE_X31Y15",
      INIT => '0'
    )
    port map (
      I => XLXI_33_regPISO_15_DXMUX_41096,
      CE => XLXI_33_regPISO_15_CEINV_41071,
      CLK => XLXI_33_regPISO_15_CLKINV_41072,
      SET => GND,
      RST => GND,
      O => XLXI_33_regPISO(15)
    );
  XLXI_33_regPISO_16 : X_FF
    generic map(
      LOC => "SLICE_X30Y12",
      INIT => '0'
    )
    port map (
      I => XLXI_33_regPISO_17_DYMUX_41120,
      CE => XLXI_33_regPISO_17_CEINV_41109,
      CLK => XLXI_33_regPISO_17_CLKINV_41110,
      SET => GND,
      RST => GND,
      O => XLXI_33_regPISO(16)
    );
  XLXI_33_regPISO_mux0000_17_1 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X30Y12"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_33_N0,
      ADR2 => VCC,
      ADR3 => XLXI_33_regPISO(16),
      O => XLXI_33_regPISO_mux0000(17)
    );
  XLXI_33_regPISO_17 : X_FF
    generic map(
      LOC => "SLICE_X30Y12",
      INIT => '0'
    )
    port map (
      I => XLXI_33_regPISO_17_DXMUX_41134,
      CE => XLXI_33_regPISO_17_CEINV_41109,
      CLK => XLXI_33_regPISO_17_CLKINV_41110,
      SET => GND,
      RST => GND,
      O => XLXI_33_regPISO(17)
    );
  XLXI_31_FileReader_State_FSM_FFd11 : X_SFF
    generic map(
      LOC => "SLICE_X12Y44",
      INIT => '1'
    )
    port map (
      I => XLXI_31_FileReader_State_FSM_FFd11_DYMUX_41160,
      CE => VCC,
      CLK => XLXI_31_FileReader_State_FSM_FFd11_CLKINV_41151,
      SET => GND,
      RST => GND,
      SSET => XLXI_31_FileReader_State_FSM_FFd11_SRINV_41152,
      SRST => GND,
      O => XLXI_31_FileReader_State_FSM_FFd11_12452
    );
  XLXI_27_XLXI_89_DO_or00001 : X_LUT4
    generic map(
      INIT => X"FFC4",
      LOC => "SLICE_X12Y44"
    )
    port map (
      ADR0 => XLXI_27_XLXI_89_N3,
      ADR1 => XLXN_152_0,
      ADR2 => XLXI_27_XLXI_89_cntBytes(0),
      ADR3 => XLXI_27_XLXI_89_State(0),
      O => XLXI_27_XLXI_89_DO_or0000
    );
  XLXI_27_XLXI_90_adrClus0_0 : X_FF
    generic map(
      LOC => "SLICE_X52Y44",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_1_DYMUX_41192,
      CE => XLXI_27_XLXI_90_adrClus0_1_CEINV_41182,
      CLK => XLXI_27_XLXI_90_adrClus0_1_CLKINV_41183,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_adrClus0(0)
    );
  XLXI_27_XLXI_90_adrClus0_mux0002_1_1 : X_LUT4
    generic map(
      INIT => X"D8D8",
      LOC => "SLICE_X52Y44"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_ffFAT32n16_12371,
      ADR1 => XLXI_27_XLXI_90_adrClus0_addsub0000(1),
      ADR2 => XLXI_27_XLXI_90_adrRootDir(1),
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_adrClus0_mux0002(1)
    );
  XLXI_27_XLXI_90_adrClus0_1 : X_FF
    generic map(
      LOC => "SLICE_X52Y44",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_1_DXMUX_41205,
      CE => XLXI_27_XLXI_90_adrClus0_1_CEINV_41182,
      CLK => XLXI_27_XLXI_90_adrClus0_1_CLKINV_41183,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_adrClus0(1)
    );
  XLXI_27_XLXI_90_adrClus0_2 : X_FF
    generic map(
      LOC => "SLICE_X54Y43",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_3_DYMUX_41230,
      CE => XLXI_27_XLXI_90_adrClus0_3_CEINV_41220,
      CLK => XLXI_27_XLXI_90_adrClus0_3_CLKINV_41221,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_adrClus0(2)
    );
  XLXI_27_XLXI_90_adrClus0_mux0002_3_1 : X_LUT4
    generic map(
      INIT => X"F3C0",
      LOC => "SLICE_X54Y43"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_90_ffFAT32n16_12371,
      ADR2 => XLXI_27_XLXI_90_adrClus0_addsub0000(3),
      ADR3 => XLXI_27_XLXI_90_adrRootDir(3),
      O => XLXI_27_XLXI_90_adrClus0_mux0002(3)
    );
  XLXI_31_FileReader_Playing_Time_1 : X_FF
    generic map(
      LOC => "SLICE_X0Y39",
      INIT => '0'
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_1_DYMUX_41539,
      CE => VCC,
      CLK => XLXI_31_FileReader_Playing_Time_1_CLKINV_41530,
      SET => GND,
      RST => GND,
      O => XLXI_31_FileReader_Playing_Time(1)
    );
  XLXI_31_FileReader_Playing_Time_2 : X_FF
    generic map(
      LOC => "SLICE_X1Y39",
      INIT => '0'
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_3_DYMUX_41563,
      CE => VCC,
      CLK => XLXI_31_FileReader_Playing_Time_3_CLKINV_41554,
      SET => GND,
      RST => GND,
      O => XLXI_31_FileReader_Playing_Time(2)
    );
  XLXI_31_FileReader_Playing_Time_mux0000_28_Q : X_LUT4
    generic map(
      INIT => X"ECEC",
      LOC => "SLICE_X1Y39"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_3,
      ADR1 => N44_0,
      ADR2 => XLXI_31_FileReader_Playing_Time_mux0000_0_5,
      ADR3 => VCC,
      O => XLXI_31_FileReader_Playing_Time_mux0000(28)
    );
  XLXI_31_FileReader_Playing_Time_3 : X_FF
    generic map(
      LOC => "SLICE_X1Y39",
      INIT => '0'
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_3_DXMUX_41575,
      CE => VCC,
      CLK => XLXI_31_FileReader_Playing_Time_3_CLKINV_41554,
      SET => GND,
      RST => GND,
      O => XLXI_31_FileReader_Playing_Time(3)
    );
  XLXI_31_FileReader_Playing_Time_4 : X_FF
    generic map(
      LOC => "SLICE_X0Y35",
      INIT => '0'
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_5_DYMUX_41599,
      CE => VCC,
      CLK => XLXI_31_FileReader_Playing_Time_5_CLKINV_41590,
      SET => GND,
      RST => GND,
      O => XLXI_31_FileReader_Playing_Time(4)
    );
  XLXI_31_FileReader_Playing_Time_mux0000_26_28 : X_LUT4
    generic map(
      INIT => X"FFC0",
      LOC => "SLICE_X0Y35"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_5,
      ADR2 => XLXI_31_FileReader_Playing_Time_mux0000_0_5,
      ADR3 => XLXI_31_FileReader_Playing_Time_mux0000_26_20,
      O => XLXI_31_FileReader_Playing_Time_mux0000(26)
    );
  XLXI_31_FileReader_Playing_Time_5 : X_FF
    generic map(
      LOC => "SLICE_X0Y35",
      INIT => '0'
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_5_DXMUX_41611,
      CE => VCC,
      CLK => XLXI_31_FileReader_Playing_Time_5_CLKINV_41590,
      SET => GND,
      RST => GND,
      O => XLXI_31_FileReader_Playing_Time(5)
    );
  XLXI_31_FileReader_Playing_Time_8 : X_FF
    generic map(
      LOC => "SLICE_X2Y38",
      INIT => '0'
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_9_DYMUX_41635,
      CE => VCC,
      CLK => XLXI_31_FileReader_Playing_Time_9_CLKINV_41626,
      SET => GND,
      RST => GND,
      O => XLXI_31_FileReader_Playing_Time(8)
    );
  XLXI_31_FileReader_Playing_Time_mux0000_22_10 : X_LUT4
    generic map(
      INIT => X"FAAA",
      LOC => "SLICE_X2Y38"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Playing_Time_mux0000_22_2_0,
      ADR1 => VCC,
      ADR2 => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_9,
      ADR3 => XLXI_31_FileReader_Playing_Time_mux0000_0_5,
      O => XLXI_31_FileReader_Playing_Time_mux0000(22)
    );
  XLXI_31_FileReader_Playing_Time_9 : X_FF
    generic map(
      LOC => "SLICE_X2Y38",
      INIT => '0'
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_9_DXMUX_41647,
      CE => VCC,
      CLK => XLXI_31_FileReader_Playing_Time_9_CLKINV_41626,
      SET => GND,
      RST => GND,
      O => XLXI_31_FileReader_Playing_Time(9)
    );
  XLXI_27_XLXI_90_adrClus0_3 : X_FF
    generic map(
      LOC => "SLICE_X54Y43",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_3_DXMUX_41243,
      CE => XLXI_27_XLXI_90_adrClus0_3_CEINV_41220,
      CLK => XLXI_27_XLXI_90_adrClus0_3_CLKINV_41221,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_adrClus0(3)
    );
  XLXI_27_XLXI_90_adrClus0_4 : X_FF
    generic map(
      LOC => "SLICE_X55Y43",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_5_DYMUX_41269,
      CE => XLXI_27_XLXI_90_adrClus0_5_CEINV_41259,
      CLK => XLXI_27_XLXI_90_adrClus0_5_CLKINV_41260,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_adrClus0(4)
    );
  XLXI_27_XLXI_90_adrClus0_mux0002_5_1 : X_LUT4
    generic map(
      INIT => X"AAAC",
      LOC => "SLICE_X55Y43"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrClus0_share0000(5),
      ADR1 => XLXI_27_XLXI_90_adrRootDir(5),
      ADR2 => XLXI_27_XLXI_90_ffFAT32n16_12371,
      ADR3 => XLXI_27_XLXI_90_ffSpC32n16_12285,
      O => XLXI_27_XLXI_90_adrClus0_mux0002(5)
    );
  XLXI_27_XLXI_90_adrClus0_5 : X_FF
    generic map(
      LOC => "SLICE_X55Y43",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_5_DXMUX_41281,
      CE => XLXI_27_XLXI_90_adrClus0_5_CEINV_41259,
      CLK => XLXI_27_XLXI_90_adrClus0_5_CLKINV_41260,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_adrClus0(5)
    );
  XLXI_27_XLXI_90_adrClus0_6 : X_FF
    generic map(
      LOC => "SLICE_X53Y43",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_7_DYMUX_41307,
      CE => XLXI_27_XLXI_90_adrClus0_7_CEINV_41298,
      CLK => XLXI_27_XLXI_90_adrClus0_7_CLKINV_41299,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_adrClus0(6)
    );
  XLXI_27_XLXI_90_adrClus0_mux0002_7_1 : X_LUT4
    generic map(
      INIT => X"CCD8",
      LOC => "SLICE_X53Y43"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_ffSpC32n16_12285,
      ADR1 => XLXI_27_XLXI_90_adrClus0_share0000(7),
      ADR2 => XLXI_27_XLXI_90_adrRootDir(7),
      ADR3 => XLXI_27_XLXI_90_ffFAT32n16_12371,
      O => XLXI_27_XLXI_90_adrClus0_mux0002(7)
    );
  XLXI_27_XLXI_90_adrClus0_7 : X_FF
    generic map(
      LOC => "SLICE_X53Y43",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_7_DXMUX_41319,
      CE => XLXI_27_XLXI_90_adrClus0_7_CEINV_41298,
      CLK => XLXI_27_XLXI_90_adrClus0_7_CLKINV_41299,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_adrClus0(7)
    );
  XLXI_27_XLXI_90_adrClus0_8 : X_FF
    generic map(
      LOC => "SLICE_X53Y46",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_9_DYMUX_41345,
      CE => XLXI_27_XLXI_90_adrClus0_9_CEINV_41336,
      CLK => XLXI_27_XLXI_90_adrClus0_9_CLKINV_41337,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_adrClus0(8)
    );
  XLXI_27_XLXI_90_adrClus0_mux0002_9_1 : X_LUT4
    generic map(
      INIT => X"AAB8",
      LOC => "SLICE_X53Y46"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrClus0_share0000(9),
      ADR1 => XLXI_27_XLXI_90_ffSpC32n16_12285,
      ADR2 => XLXI_27_XLXI_90_adrRootDir(9),
      ADR3 => XLXI_27_XLXI_90_ffFAT32n16_12371,
      O => XLXI_27_XLXI_90_adrClus0_mux0002(9)
    );
  XLXI_27_XLXI_90_adrClus0_9 : X_FF
    generic map(
      LOC => "SLICE_X53Y46",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_adrClus0_9_DXMUX_41357,
      CE => XLXI_27_XLXI_90_adrClus0_9_CEINV_41336,
      CLK => XLXI_27_XLXI_90_adrClus0_9_CLKINV_41337,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_adrClus0(9)
    );
  XLXI_34_cnt5b_2 : X_SFF
    generic map(
      LOC => "SLICE_X64Y48",
      INIT => '0'
    )
    port map (
      I => XLXI_34_cnt5b_3_DYMUX_41385,
      CE => XLXI_34_cnt5b_3_CEINV_41374,
      CLK => XLXI_34_cnt5b_3_CLKINV_41375,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_34_cnt5b_3_SRINV_41376,
      O => XLXI_34_cnt5b(2)
    );
  XLXI_31_XLXI_25_Counter_B_mux0002_30_1 : X_LUT4
    generic map(
      INIT => X"0800",
      LOC => "SLICE_X34Y14"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Counter_B_addsub0000(1),
      ADR1 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_le0000,
      ADR2 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002,
      ADR3 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_Q,
      O => XLXI_31_XLXI_25_Counter_B_mux0002(30)
    );
  XLXI_31_XLXI_25_Counter_B_1 : X_FF
    generic map(
      LOC => "SLICE_X34Y14",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_1_DXMUX_41836,
      CE => XLXI_31_XLXI_25_Counter_B_1_CEINV_41815,
      CLK => XLXI_31_XLXI_25_Counter_B_1_CLKINV_41816,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Counter_B(1)
    );
  XLXI_31_XLXI_25_Counter_A_4 : X_FF
    generic map(
      LOC => "SLICE_X32Y15",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_5_DYMUX_41861,
      CE => XLXI_31_XLXI_25_Counter_A_5_CEINV_41851,
      CLK => XLXI_31_XLXI_25_Counter_A_5_CLKINV_41852,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Counter_A(4)
    );
  XLXI_31_XLXI_25_Mmux_Counter_A_mux0001191 : X_LUT4
    generic map(
      INIT => X"0088",
      LOC => "SLICE_X32Y15"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Counter_A_addsub0000(5),
      ADR1 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_Q,
      ADR2 => VCC,
      ADR3 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002,
      O => XLXI_31_XLXI_25_Counter_A_mux0001(26)
    );
  XLXI_31_XLXI_25_Counter_A_5 : X_FF
    generic map(
      LOC => "SLICE_X32Y15",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_5_DXMUX_41874,
      CE => XLXI_31_XLXI_25_Counter_A_5_CEINV_41851,
      CLK => XLXI_31_XLXI_25_Counter_A_5_CLKINV_41852,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Counter_A(5)
    );
  XLXI_31_XLXI_25_Counter_B_2 : X_FF
    generic map(
      LOC => "SLICE_X34Y13",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_3_DYMUX_41900,
      CE => XLXI_31_XLXI_25_Counter_B_3_CEINV_41891,
      CLK => XLXI_31_XLXI_25_Counter_B_3_CLKINV_41892,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Counter_B(2)
    );
  XLXI_31_XLXI_25_Counter_B_mux0002_28_1 : X_LUT4
    generic map(
      INIT => X"0080",
      LOC => "SLICE_X34Y13"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Counter_B_addsub0000(3),
      ADR1 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_Q,
      ADR2 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_le0000,
      ADR3 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002,
      O => XLXI_31_XLXI_25_Counter_B_mux0002(28)
    );
  XLXI_31_XLXI_25_Counter_B_3 : X_FF
    generic map(
      LOC => "SLICE_X34Y13",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_3_DXMUX_41912,
      CE => XLXI_31_XLXI_25_Counter_B_3_CEINV_41891,
      CLK => XLXI_31_XLXI_25_Counter_B_3_CLKINV_41892,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Counter_B(3)
    );
  XLXI_31_XLXI_25_Counter_A_6 : X_FF
    generic map(
      LOC => "SLICE_X31Y16",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_7_DYMUX_41937,
      CE => XLXI_31_XLXI_25_Counter_A_7_CEINV_41927,
      CLK => XLXI_31_XLXI_25_Counter_A_7_CLKINV_41928,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Counter_A(6)
    );
  XLXI_31_XLXI_25_Mmux_Counter_A_mux0001171 : X_LUT4
    generic map(
      INIT => X"4040",
      LOC => "SLICE_X31Y16"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002,
      ADR1 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_Q,
      ADR2 => XLXI_31_XLXI_25_Counter_A_addsub0000(7),
      ADR3 => VCC,
      O => XLXI_31_XLXI_25_Counter_A_mux0001(24)
    );
  XLXI_31_XLXI_25_Counter_A_7 : X_FF
    generic map(
      LOC => "SLICE_X31Y16",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_7_DXMUX_41950,
      CE => XLXI_31_XLXI_25_Counter_A_7_CEINV_41927,
      CLK => XLXI_31_XLXI_25_Counter_A_7_CLKINV_41928,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Counter_A(7)
    );
  XLXI_31_XLXI_25_Counter_B_4 : X_FF
    generic map(
      LOC => "SLICE_X34Y16",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_5_DYMUX_41976,
      CE => XLXI_31_XLXI_25_Counter_B_5_CEINV_41967,
      CLK => XLXI_31_XLXI_25_Counter_B_5_CLKINV_41968,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Counter_B(4)
    );
  XLXI_31_XLXI_25_Counter_B_mux0002_26_1 : X_LUT4
    generic map(
      INIT => X"0800",
      LOC => "SLICE_X34Y16"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_le0000,
      ADR1 => XLXI_31_XLXI_25_Counter_B_addsub0000(5),
      ADR2 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002,
      ADR3 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_Q,
      O => XLXI_31_XLXI_25_Counter_B_mux0002(26)
    );
  XLXI_31_FileReader_Playing_Time_mux0000_31_SW0 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X0Y45"
    )
    port map (
      ADR0 => XLXI_31_FileReader_N0,
      ADR1 => XLXN_155(0),
      ADR2 => XLXI_31_FileReader_State_cmp_eq0012,
      ADR3 => XLXI_31_FileReader_Playing_Time(0),
      O => N32
    );
  XLXI_31_FileReader_Octave_Char_not00011 : X_LUT4
    generic map(
      INIT => X"AA00",
      LOC => "SLICE_X13Y40"
    )
    port map (
      ADR0 => XLXI_31_FileReader_State_FSM_FFd7_12414,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXN_153,
      O => XLXI_31_FileReader_Octave_Char_not0001
    );
  XLXI_31_FileReader_State_FSM_FFd6 : X_SFF
    generic map(
      LOC => "SLICE_X13Y40",
      INIT => '0'
    )
    port map (
      I => XLXI_31_FileReader_State_FSM_FFd6_DYMUX_42158,
      CE => VCC,
      CLK => XLXI_31_FileReader_State_FSM_FFd6_CLKINV_42147,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_31_FileReader_State_FSM_FFd6_SRINV_42148,
      O => XLXI_31_FileReader_State_FSM_FFd6_12405
    );
  XLXI_31_FileReader_State_cmp_eq00081 : X_LUT4
    generic map(
      INIT => X"F000",
      LOC => "SLICE_X13Y43"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_31_FileReader_State_FSM_FFd9_12416,
      ADR3 => XLXN_153,
      O => XLXI_31_FileReader_State_cmp_eq0008
    );
  XLXI_31_FileReader_State_FSM_FFd8 : X_SFF
    generic map(
      LOC => "SLICE_X13Y43",
      INIT => '0'
    )
    port map (
      I => XLXI_31_FileReader_State_FSM_FFd8_DYMUX_42180,
      CE => VCC,
      CLK => XLXI_31_FileReader_State_FSM_FFd8_CLKINV_42169,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_31_FileReader_State_FSM_FFd8_SRINV_42170,
      O => XLXI_31_FileReader_State_FSM_FFd8_12413
    );
  XLXI_27_XLXI_90_adrFAT_10 : X_SFF
    generic map(
      LOC => "SLICE_X46Y56",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_10_DYMUX_42205,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_adrFAT_10_CLKINV_42196,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_adrFAT_10_SRINV_42197,
      SRST => GND,
      O => XLXI_27_XLXI_90_adrFAT(10)
    );
  XLXI_27_XLXI_90_NextState_cmp_ne000626 : X_LUT4
    generic map(
      INIT => X"FF77",
      LOC => "SLICE_X46Y56"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_regMISO(2),
      ADR1 => XLXI_27_XLXI_86_XLXI_1_regMISO(4),
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_86_XLXI_1_regMISO(3),
      O => XLXI_27_XLXI_90_NextState_cmp_ne000626_42215
    );
  XLXI_27_XLXI_90_adrFAT_11 : X_SFF
    generic map(
      LOC => "SLICE_X48Y51",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_11_DYMUX_42239,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_adrFAT_11_CLKINV_42230,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_adrFAT_11_SRINV_42231,
      SRST => GND,
      O => XLXI_27_XLXI_90_adrFAT(11)
    );
  XLXI_27_XLXI_90_nrClus_3_mux00005 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X48Y51"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_FSize_0_and0000,
      ADR1 => XLXI_27_XLXI_90_N47,
      ADR2 => XLXI_27_XLXI_86_XLXI_1_regMISO(3),
      ADR3 => XLXI_27_XLXI_90_N91,
      O => XLXI_27_XLXI_90_nrClus_3_mux00005_42248
    );
  XLXI_27_XLXI_90_adrFAT_12 : X_SFF
    generic map(
      LOC => "SLICE_X48Y50",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_12_DYMUX_42272,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_adrFAT_12_CLKINV_42263,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_adrFAT_12_SRINV_42264,
      SRST => GND,
      O => XLXI_27_XLXI_90_adrFAT(12)
    );
  XLXI_31_XLXI_25_Counter_B_5 : X_FF
    generic map(
      LOC => "SLICE_X34Y16",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_5_DXMUX_41988,
      CE => XLXI_31_XLXI_25_Counter_B_5_CEINV_41967,
      CLK => XLXI_31_XLXI_25_Counter_B_5_CLKINV_41968,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Counter_B(5)
    );
  XLXI_31_XLXI_25_Counter_A_8 : X_FF
    generic map(
      LOC => "SLICE_X32Y16",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_9_DYMUX_42013,
      CE => XLXI_31_XLXI_25_Counter_A_9_CEINV_42003,
      CLK => XLXI_31_XLXI_25_Counter_A_9_CLKINV_42004,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Counter_A(8)
    );
  XLXI_31_XLXI_25_Mmux_Counter_A_mux0001151 : X_LUT4
    generic map(
      INIT => X"0088",
      LOC => "SLICE_X32Y16"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Counter_A_addsub0000(9),
      ADR1 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_Q,
      ADR2 => VCC,
      ADR3 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002,
      O => XLXI_31_XLXI_25_Counter_A_mux0001(22)
    );
  XLXI_31_XLXI_25_Counter_A_9 : X_FF
    generic map(
      LOC => "SLICE_X32Y16",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_A_9_DXMUX_42026,
      CE => XLXI_31_XLXI_25_Counter_A_9_CEINV_42003,
      CLK => XLXI_31_XLXI_25_Counter_A_9_CLKINV_42004,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Counter_A(9)
    );
  XLXI_31_XLXI_25_Counter_B_6 : X_FF
    generic map(
      LOC => "SLICE_X34Y17",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_7_DYMUX_42052,
      CE => XLXI_31_XLXI_25_Counter_B_7_CEINV_42043,
      CLK => XLXI_31_XLXI_25_Counter_B_7_CLKINV_42044,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Counter_B(6)
    );
  XLXI_31_XLXI_25_Counter_B_mux0002_24_1 : X_LUT4
    generic map(
      INIT => X"0800",
      LOC => "SLICE_X34Y17"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Counter_B_addsub0000(7),
      ADR1 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_le0000,
      ADR2 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002,
      ADR3 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_Q,
      O => XLXI_31_XLXI_25_Counter_B_mux0002(24)
    );
  XLXI_31_XLXI_25_Counter_B_7 : X_FF
    generic map(
      LOC => "SLICE_X34Y17",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_7_DXMUX_42064,
      CE => XLXI_31_XLXI_25_Counter_B_7_CEINV_42043,
      CLK => XLXI_31_XLXI_25_Counter_B_7_CLKINV_42044,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Counter_B(7)
    );
  XLXI_31_XLXI_25_Counter_B_8 : X_FF
    generic map(
      LOC => "SLICE_X32Y17",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_9_DYMUX_42090,
      CE => XLXI_31_XLXI_25_Counter_B_9_CEINV_42081,
      CLK => XLXI_31_XLXI_25_Counter_B_9_CLKINV_42082,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Counter_B(8)
    );
  XLXI_31_XLXI_25_Counter_B_mux0002_22_1 : X_LUT4
    generic map(
      INIT => X"0800",
      LOC => "SLICE_X32Y17"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_le0000,
      ADR1 => XLXI_31_XLXI_25_Counter_B_addsub0000(9),
      ADR2 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002,
      ADR3 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_Q,
      O => XLXI_31_XLXI_25_Counter_B_mux0002(22)
    );
  XLXI_31_XLXI_25_Counter_B_9 : X_FF
    generic map(
      LOC => "SLICE_X32Y17",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Counter_B_9_DXMUX_42102,
      CE => XLXI_31_XLXI_25_Counter_B_9_CEINV_42081,
      CLK => XLXI_31_XLXI_25_Counter_B_9_CLKINV_42082,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Counter_B(9)
    );
  XLXI_31_FileReader_State_FSM_FFd4 : X_SFF
    generic map(
      LOC => "SLICE_X0Y45",
      INIT => '0'
    )
    port map (
      I => XLXI_31_FileReader_State_FSM_FFd4_DYMUX_42129,
      CE => VCC,
      CLK => XLXI_31_FileReader_State_FSM_FFd4_CLKINV_42118,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_31_FileReader_State_FSM_FFd4_SRINV_42119,
      O => XLXI_31_FileReader_State_FSM_FFd4_12402
    );
  XLXI_27_XLXI_90_adrFAT_15 : X_SFF
    generic map(
      LOC => "SLICE_X48Y55",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_15_DYMUX_42437,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_adrFAT_15_CLKINV_42428,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_adrFAT_15_SRINV_42429,
      SRST => GND,
      O => XLXI_27_XLXI_90_adrFAT(15)
    );
  XLXI_27_XLXI_90_nrClus_7_mux00005 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X48Y55"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_regMISO(7),
      ADR1 => XLXI_27_XLXI_90_N47,
      ADR2 => XLXI_27_XLXI_90_N91,
      ADR3 => XLXI_27_XLXI_90_FSize_0_and0000,
      O => XLXI_27_XLXI_90_nrClus_7_mux00005_42446
    );
  XLXI_27_XLXI_90_adrFAT_16 : X_SFF
    generic map(
      LOC => "SLICE_X55Y62",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_16_DYMUX_42470,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_adrFAT_16_CLKINV_42461,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_adrFAT_16_SRINV_42462,
      SRST => GND,
      O => XLXI_27_XLXI_90_adrFAT(16)
    );
  XLXI_27_XLXI_90_adrFAT_18_mux00006 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X55Y62"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrFAT_18_mux00001_0,
      ADR1 => XLXI_27_XLXI_90_N45,
      ADR2 => XLXI_27_XLXI_90_adrFAT_add0000(18),
      ADR3 => XLXI_27_XLXI_90_adrFAT_20_cmp_eq0000,
      O => XLXI_27_XLXI_90_adrFAT_18_mux00006_42479
    );
  XLXI_27_XLXI_90_adrFAT_17 : X_SFF
    generic map(
      LOC => "SLICE_X50Y61",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_17_DYMUX_42503,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_adrFAT_17_CLKINV_42494,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_adrFAT_17_SRINV_42495,
      SRST => GND,
      O => XLXI_27_XLXI_90_adrFAT(17)
    );
  XLXI_27_XLXI_90_adrFAT_19_mux00006 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X50Y61"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_N45,
      ADR1 => XLXI_27_XLXI_90_adrFAT_20_cmp_eq0000,
      ADR2 => XLXI_27_XLXI_90_adrFAT_19_mux00001_0,
      ADR3 => XLXI_27_XLXI_90_adrFAT_add0000(19),
      O => XLXI_27_XLXI_90_adrFAT_19_mux00006_42512
    );
  XLXI_27_XLXI_90_adrFAT_18 : X_SFF
    generic map(
      LOC => "SLICE_X54Y62",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_18_DYMUX_42536,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_adrFAT_18_CLKINV_42527,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_adrFAT_18_SRINV_42528,
      SRST => GND,
      O => XLXI_27_XLXI_90_adrFAT(18)
    );
  XLXI_27_XLXI_90_adrFAT_20_mux00006 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X54Y62"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrFAT_20_cmp_eq0000,
      ADR1 => XLXI_27_XLXI_90_adrFAT_20_mux00001_0,
      ADR2 => XLXI_27_XLXI_90_N45,
      ADR3 => XLXI_27_XLXI_90_adrFAT_add0000(20),
      O => XLXI_27_XLXI_90_adrFAT_20_mux00006_42545
    );
  XLXI_27_XLXI_90_State_mux0002_21_111 : X_LUT4
    generic map(
      INIT => X"0808",
      LOC => "SLICE_X43Y63"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_State(8),
      ADR1 => XLXI_27_XLXI_86_XLXI_1_State(1),
      ADR2 => XLXI_31_XLXI_27_File_Source_Selected_12344,
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_State_mux0002_21_11
    );
  XLXI_27_XLXI_90_State_10 : X_SFF
    generic map(
      LOC => "SLICE_X43Y63",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_State_10_DYMUX_42564,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_State_10_CLKINV_42554,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_90_State_10_SRINV_42555,
      O => XLXI_27_XLXI_90_State(10)
    );
  XLXI_27_XLXI_90_adrFAT_19 : X_SFF
    generic map(
      LOC => "SLICE_X51Y60",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_19_DYMUX_42590,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_adrFAT_19_CLKINV_42581,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_adrFAT_19_SRINV_42582,
      SRST => GND,
      O => XLXI_27_XLXI_90_adrFAT(19)
    );
  XLXI_27_XLXI_90_adrFAT_21_mux00006 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X51Y60"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_N45,
      ADR1 => XLXI_27_XLXI_90_adrFAT_add0000(21),
      ADR2 => XLXI_27_XLXI_90_adrFAT_20_cmp_eq0000,
      ADR3 => XLXI_27_XLXI_90_adrFAT_21_mux00001_0,
      O => XLXI_27_XLXI_90_adrFAT_21_mux00006_42599
    );
  XLXI_27_XLXI_90_State_12 : X_FF
    generic map(
      LOC => "SLICE_X41Y50",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_State_13_DYMUX_42621,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_State_13_CLKINV_42613,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_State(12)
    );
  XLXI_27_XLXI_90_State_mux0002_18_11 : X_LUT4
    generic map(
      INIT => X"4000",
      LOC => "SLICE_X41Y50"
    )
    port map (
      ADR0 => XLXI_31_XLXI_27_File_Source_Selected_12344,
      ADR1 => XLXI_27_XLXI_86_XLXI_1_State(1),
      ADR2 => XLXI_27_XLXI_90_N15,
      ADR3 => XLXI_27_XLXI_90_RET_13_Q,
      O => XLXI_27_XLXI_90_State_mux0002_18_1
    );
  XLXI_27_XLXI_90_State_13 : X_FF
    generic map(
      LOC => "SLICE_X41Y50",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_State_13_DXMUX_42632,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_State_13_CLKINV_42613,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_State(13)
    );
  XLXI_27_XLXI_90_State_20 : X_FF
    generic map(
      LOC => "SLICE_X43Y53",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_State_21_DYMUX_42652,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_State_21_CLKINV_42643,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_State(20)
    );
  XLXI_27_XLXI_90_State_21 : X_FF
    generic map(
      LOC => "SLICE_X43Y53",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_State_21_DXMUX_42657,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_State_21_CLKINV_42643,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_State(21)
    );
  XLXI_27_XLXI_90_State_mux0002_1_11 : X_LUT4
    generic map(
      INIT => X"8080",
      LOC => "SLICE_X38Y56"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_N31,
      ADR1 => XLXI_27_XLXI_90_State(18),
      ADR2 => XLXI_27_XLXI_90_NextState_cmp_eq0004,
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_State_mux0002_1_11_42674
    );
  XLXI_27_XLXI_90_State_30 : X_SFF
    generic map(
      LOC => "SLICE_X38Y56",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_State_30_DYMUX_42677,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_State_30_CLKINV_42667,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_State_30_SRINV_42668,
      SRST => GND,
      O => XLXI_27_XLXI_90_State(30)
    );
  XLXI_27_XLXI_90_State_14 : X_FF
    generic map(
      LOC => "SLICE_X43Y52",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_State_15_DYMUX_42698,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_State_15_CLKINV_42688,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_State(14)
    );
  XLXI_27_XLXI_90_nrClus_4_mux00005 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X48Y50"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_FSize_0_and0000,
      ADR1 => XLXI_27_XLXI_90_N47,
      ADR2 => XLXI_27_XLXI_86_XLXI_1_regMISO(4),
      ADR3 => XLXI_27_XLXI_90_N91,
      O => XLXI_27_XLXI_90_nrClus_4_mux00005_42281
    );
  XLXI_27_XLXI_90_adrFAT_20 : X_SFF
    generic map(
      LOC => "SLICE_X54Y63",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_20_DYMUX_42305,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_adrFAT_20_CLKINV_42296,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_adrFAT_20_SRINV_42297,
      SRST => GND,
      O => XLXI_27_XLXI_90_adrFAT(20)
    );
  XLXI_27_XLXI_90_adrFAT_16_mux00006 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X54Y63"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrFAT_20_cmp_eq0000,
      ADR1 => XLXI_27_XLXI_90_adrFAT_16_mux00001_0,
      ADR2 => XLXI_27_XLXI_90_adrFAT_add0000(16),
      ADR3 => XLXI_27_XLXI_90_N45,
      O => XLXI_27_XLXI_90_adrFAT_16_mux00006_42314
    );
  XLXI_27_XLXI_90_adrFAT_13 : X_SFF
    generic map(
      LOC => "SLICE_X46Y58",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_13_DYMUX_42338,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_adrFAT_13_CLKINV_42329,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_adrFAT_13_SRINV_42330,
      SRST => GND,
      O => XLXI_27_XLXI_90_adrFAT(13)
    );
  XLXI_27_XLXI_90_ffSpC32n16_cmp_eq000011 : X_LUT4
    generic map(
      INIT => X"0002",
      LOC => "SLICE_X46Y58"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_regMISO(5),
      ADR1 => XLXI_27_XLXI_86_XLXI_1_regMISO_1_1_14573,
      ADR2 => XLXI_27_XLXI_86_XLXI_1_regMISO(0),
      ADR3 => XLXI_27_XLXI_86_XLXI_1_regMISO(2),
      O => XLXI_27_XLXI_90_ffSpC32n16_cmp_eq000011_42347
    );
  XLXI_27_XLXI_90_adrFAT_21 : X_SFF
    generic map(
      LOC => "SLICE_X53Y61",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_21_DYMUX_42371,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_adrFAT_21_CLKINV_42362,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_adrFAT_21_SRINV_42363,
      SRST => GND,
      O => XLXI_27_XLXI_90_adrFAT(21)
    );
  XLXI_27_XLXI_90_adrFAT_17_mux00006 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X53Y61"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrFAT_add0000(17),
      ADR1 => XLXI_27_XLXI_90_adrFAT_20_cmp_eq0000,
      ADR2 => XLXI_27_XLXI_90_adrFAT_17_mux00001_0,
      ADR3 => XLXI_27_XLXI_90_N45,
      O => XLXI_27_XLXI_90_adrFAT_17_mux00006_42380
    );
  XLXI_27_XLXI_90_adrFAT_14 : X_SFF
    generic map(
      LOC => "SLICE_X48Y58",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_14_DYMUX_42402,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_adrFAT_14_CLKINV_42393,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_adrFAT_14_SRINV_42394,
      SRST => GND,
      O => XLXI_27_XLXI_90_adrFAT(14)
    );
  XLXI_27_XLXI_90_NextState_and0004135 : X_LUT4
    generic map(
      INIT => X"FAFA",
      LOC => "SLICE_X48Y58"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_regMISO(6),
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_86_XLXI_1_regMISO(7),
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_NextState_and0004135_42413
    );
  XLXI_27_XLXI_90_SectAddr_5_1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X45Y49"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_SectAddr_or0000,
      ADR1 => XLXI_27_XLXI_90_adrFAT(5),
      ADR2 => XLXI_27_XLXI_90_State(7),
      ADR3 => XLXI_27_XLXI_90_adrSec(5),
      O => XLXI_27_XLXN_581(5)
    );
  XLXI_27_XLXI_86_XLXI_1_regAddr_14 : X_SFF
    generic map(
      LOC => "SLICE_X45Y49",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_regAddr_14_DXMUX_42863,
      CE => XLXI_27_XLXI_86_XLXI_1_regAddr_14_CEINV_42840,
      CLK => XLXI_27_XLXI_86_XLXI_1_regAddr_14_CLKINV_42841,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_86_XLXI_1_regAddr_14_SRINV_42842,
      O => XLXI_27_XLXI_86_XLXI_1_regAddr(14)
    );
  XLXI_27_XLXI_86_XLXI_1_regAddr_21 : X_SFF
    generic map(
      LOC => "SLICE_X47Y60",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_regAddr_22_DYMUX_42892,
      CE => XLXI_27_XLXI_86_XLXI_1_regAddr_22_CEINV_42882,
      CLK => XLXI_27_XLXI_86_XLXI_1_regAddr_22_CLKINV_42883,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_86_XLXI_1_regAddr_22_SRINV_42884,
      O => XLXI_27_XLXI_86_XLXI_1_regAddr(21)
    );
  XLXI_27_XLXI_90_SectAddr_13_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X47Y60"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_State(7),
      ADR1 => XLXI_27_XLXI_90_adrSec(13),
      ADR2 => XLXI_27_XLXI_90_adrFAT(13),
      ADR3 => XLXI_27_XLXI_90_SectAddr_or0000,
      O => XLXI_27_XLXN_581(13)
    );
  XLXI_27_XLXI_86_XLXI_1_regAddr_22 : X_SFF
    generic map(
      LOC => "SLICE_X47Y60",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_regAddr_22_DXMUX_42905,
      CE => XLXI_27_XLXI_86_XLXI_1_regAddr_22_CEINV_42882,
      CLK => XLXI_27_XLXI_86_XLXI_1_regAddr_22_CLKINV_42883,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_86_XLXI_1_regAddr_22_SRINV_42884,
      O => XLXI_27_XLXI_86_XLXI_1_regAddr(22)
    );
  XLXI_27_XLXI_86_XLXI_1_regAddr_15 : X_SFF
    generic map(
      LOC => "SLICE_X44Y51",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_regAddr_16_DYMUX_42934,
      CE => XLXI_27_XLXI_86_XLXI_1_regAddr_16_CEINV_42924,
      CLK => XLXI_27_XLXI_86_XLXI_1_regAddr_16_CLKINV_42925,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_86_XLXI_1_regAddr_16_SRINV_42926,
      O => XLXI_27_XLXI_86_XLXI_1_regAddr(15)
    );
  XLXI_27_XLXI_90_SectAddr_7_1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X44Y51"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_State(7),
      ADR1 => XLXI_27_XLXI_90_adrSec(7),
      ADR2 => XLXI_27_XLXI_90_SectAddr_or0000,
      ADR3 => XLXI_27_XLXI_90_adrFAT(7),
      O => XLXI_27_XLXN_581(7)
    );
  XLXI_27_XLXI_86_XLXI_1_regAddr_16 : X_SFF
    generic map(
      LOC => "SLICE_X44Y51",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_regAddr_16_DXMUX_42947,
      CE => XLXI_27_XLXI_86_XLXI_1_regAddr_16_CEINV_42924,
      CLK => XLXI_27_XLXI_86_XLXI_1_regAddr_16_CLKINV_42925,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_86_XLXI_1_regAddr_16_SRINV_42926,
      O => XLXI_27_XLXI_86_XLXI_1_regAddr(16)
    );
  XLXI_27_XLXI_86_XLXI_1_regAddr_23 : X_SFF
    generic map(
      LOC => "SLICE_X49Y58",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_regAddr_24_DYMUX_42976,
      CE => XLXI_27_XLXI_86_XLXI_1_regAddr_24_CEINV_42966,
      CLK => XLXI_27_XLXI_86_XLXI_1_regAddr_24_CLKINV_42967,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_86_XLXI_1_regAddr_24_SRINV_42968,
      O => XLXI_27_XLXI_86_XLXI_1_regAddr(23)
    );
  XLXI_27_XLXI_90_SectAddr_15_1 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X49Y58"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_SectAddr_or0000,
      ADR1 => XLXI_27_XLXI_90_adrSec(15),
      ADR2 => XLXI_27_XLXI_90_State(7),
      ADR3 => XLXI_27_XLXI_90_adrFAT(15),
      O => XLXI_27_XLXN_581(15)
    );
  XLXI_27_XLXI_86_XLXI_1_regAddr_24 : X_SFF
    generic map(
      LOC => "SLICE_X49Y58",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_regAddr_24_DXMUX_42989,
      CE => XLXI_27_XLXI_86_XLXI_1_regAddr_24_CEINV_42966,
      CLK => XLXI_27_XLXI_86_XLXI_1_regAddr_24_CLKINV_42967,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_86_XLXI_1_regAddr_24_SRINV_42968,
      O => XLXI_27_XLXI_86_XLXI_1_regAddr(24)
    );
  XLXI_27_XLXI_90_State_15 : X_FF
    generic map(
      LOC => "SLICE_X43Y52",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_State_15_DXMUX_42703,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_State_15_CLKINV_42688,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_State(15)
    );
  XLXI_27_XLXI_90_State_mux0002_8_1771 : X_LUT4
    generic map(
      INIT => X"0800",
      LOC => "SLICE_X41Y55"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_N31,
      ADR1 => XLXI_27_XLXI_90_State_mux0002_8_150,
      ADR2 => XLXI_27_XLXI_86_XLXI_1_State(1),
      ADR3 => XLXI_27_XLXI_90_State(22),
      O => XLXI_27_XLXI_90_State_mux0002_8_177
    );
  XLXI_27_XLXI_90_State_23 : X_SFF
    generic map(
      LOC => "SLICE_X41Y55",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_State_23_DYMUX_42723,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_State_23_CLKINV_42714,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_State_23_SRINV_42715,
      SRST => GND,
      O => XLXI_27_XLXI_90_State(23)
    );
  XLXI_27_XLXI_90_State_25 : X_FF
    generic map(
      LOC => "SLICE_X40Y55",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_State_25_DYMUX_42742,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_State_25_CLKINV_42732,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_State(25)
    );
  XLXI_27_XLXI_90_State_mux0002_13_11 : X_LUT4
    generic map(
      INIT => X"0020",
      LOC => "SLICE_X45Y68"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_State(18),
      ADR1 => XLXI_27_XLXI_90_NextState_cmp_eq0004,
      ADR2 => XLXI_27_XLXI_90_N31,
      ADR3 => XLXI_27_XLXI_86_XLXI_1_State(1),
      O => XLXI_27_XLXI_90_State_mux0002_13_11_42759
    );
  XLXI_27_XLXI_90_State_18 : X_SFF
    generic map(
      LOC => "SLICE_X45Y68",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_State_18_DYMUX_42762,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_State_18_CLKINV_42753,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_State_18_SRINV_42754,
      SRST => GND,
      O => XLXI_27_XLXI_90_State(18)
    );
  XLXI_27_XLXI_90_State_27 : X_FF
    generic map(
      LOC => "SLICE_X42Y51",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_State_27_DYMUX_42781,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_State_27_CLKINV_42771,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_State(27)
    );
  XLXI_27_XLXI_86_XLXI_1_regAddr_11 : X_SFF
    generic map(
      LOC => "SLICE_X48Y48",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_regAddr_12_DYMUX_42808,
      CE => XLXI_27_XLXI_86_XLXI_1_regAddr_12_CEINV_42798,
      CLK => XLXI_27_XLXI_86_XLXI_1_regAddr_12_CLKINV_42799,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_86_XLXI_1_regAddr_12_SRINV_42800,
      O => XLXI_27_XLXI_86_XLXI_1_regAddr(11)
    );
  XLXI_27_XLXI_90_SectAddr_3_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X48Y48"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_SectAddr_or0000,
      ADR1 => XLXI_27_XLXI_90_adrFAT(3),
      ADR2 => XLXI_27_XLXI_90_adrSec(3),
      ADR3 => XLXI_27_XLXI_90_State(7),
      O => XLXI_27_XLXN_581(3)
    );
  XLXI_27_XLXI_86_XLXI_1_regAddr_12 : X_SFF
    generic map(
      LOC => "SLICE_X48Y48",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_regAddr_12_DXMUX_42821,
      CE => XLXI_27_XLXI_86_XLXI_1_regAddr_12_CEINV_42798,
      CLK => XLXI_27_XLXI_86_XLXI_1_regAddr_12_CLKINV_42799,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_86_XLXI_1_regAddr_12_SRINV_42800,
      O => XLXI_27_XLXI_86_XLXI_1_regAddr(12)
    );
  XLXI_27_XLXI_86_XLXI_1_regAddr_13 : X_SFF
    generic map(
      LOC => "SLICE_X45Y49",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_regAddr_14_DYMUX_42850,
      CE => XLXI_27_XLXI_86_XLXI_1_regAddr_14_CEINV_42840,
      CLK => XLXI_27_XLXI_86_XLXI_1_regAddr_14_CLKINV_42841,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_86_XLXI_1_regAddr_14_SRINV_42842,
      O => XLXI_27_XLXI_86_XLXI_1_regAddr(13)
    );
  XLXI_27_XLXI_90_adrFAT_7 : X_SFF
    generic map(
      LOC => "SLICE_X46Y50",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_7_DYMUX_43457,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_adrFAT_7_CLKINV_43448,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_adrFAT_7_SRINV_43449,
      SRST => GND,
      O => XLXI_27_XLXI_90_adrFAT(7)
    );
  XLXI_27_XLXI_90_NextState_and000120 : X_LUT4
    generic map(
      INIT => X"FFEB",
      LOC => "SLICE_X46Y50"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_regMISO(6),
      ADR1 => XLXI_27_XLXI_86_XLXI_1_regMISO(4),
      ADR2 => XLXI_27_XLXI_86_XLXI_1_regMISO(5),
      ADR3 => XLXI_27_XLXI_86_XLXI_1_regMISO(7),
      O => XLXI_27_XLXI_90_NextState_and000120_43466
    );
  XLXI_27_XLXI_90_adrFAT_8 : X_SFF
    generic map(
      LOC => "SLICE_X45Y58",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_8_DYMUX_43489,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_adrFAT_8_CLKINV_43480,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_adrFAT_8_SRINV_43481,
      SRST => GND,
      O => XLXI_27_XLXI_90_adrFAT(8)
    );
  XLXI_27_XLXI_90_NextState_cmp_ne000882_SW0 : X_LUT4
    generic map(
      INIT => X"FFEE",
      LOC => "SLICE_X45Y58"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_regMISO_3_1_14299,
      ADR1 => XLXI_27_XLXI_86_XLXI_1_regMISO(0),
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_86_XLXI_1_regMISO_1_1_14573,
      O => XLXI_27_N302
    );
  XLXI_27_XLXI_90_adrFAT_9 : X_SFF
    generic map(
      LOC => "SLICE_X49Y56",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_9_DYMUX_43523,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_adrFAT_9_CLKINV_43514,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_adrFAT_9_SRINV_43515,
      SRST => GND,
      O => XLXI_27_XLXI_90_adrFAT(9)
    );
  XLXI_27_XLXI_90_NextState_and000212 : X_LUT4
    generic map(
      INIT => X"FFEF",
      LOC => "SLICE_X49Y56"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_regMISO(5),
      ADR1 => XLXI_27_XLXI_86_XLXI_1_regMISO(6),
      ADR2 => XLXI_27_XLXI_86_XLXI_1_regMISO(1),
      ADR3 => XLXI_27_XLXI_86_XLXI_1_regMISO(7),
      O => XLXI_27_XLXI_90_NextState_and000212_43532
    );
  XLXI_27_XLXI_86_XLXI_1_NextState_and000025 : X_LUT4
    generic map(
      INIT => X"7FFF",
      LOC => "SLICE_X35Y71"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_2_regMISO(6),
      ADR1 => XLXI_27_XLXI_86_XLXI_2_regMISO(5),
      ADR2 => XLXI_27_XLXI_86_XLXI_2_regMISO(4),
      ADR3 => XLXI_27_XLXI_86_XLXI_2_regMISO(7),
      O => XLXI_27_XLXI_86_XLXI_1_NextState_and000025_43556
    );
  XLXI_27_XLXI_90_SectAddr_or00001 : X_LUT4
    generic map(
      INIT => X"FEFE",
      LOC => "SLICE_X47Y61"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_State(21),
      ADR1 => XLXI_27_XLXI_90_State(17),
      ADR2 => XLXI_27_XLXI_90_State(27),
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_SectAddr_or0000_pack_1
    );
  XLXI_27_XLXI_90_SectAddr_9_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X47Y61"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_State(7),
      ADR1 => XLXI_27_XLXI_90_adrSec(9),
      ADR2 => XLXI_27_XLXI_90_adrFAT(9),
      ADR3 => XLXI_27_XLXI_90_SectAddr_or0000,
      O => XLXI_27_XLXN_581(9)
    );
  XLXI_27_XLXI_86_XLXI_1_regAddr_18 : X_SFF
    generic map(
      LOC => "SLICE_X47Y61",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_regAddr_18_DXMUX_43589,
      CE => XLXI_27_XLXI_86_XLXI_1_regAddr_18_CEINV_43571,
      CLK => XLXI_27_XLXI_86_XLXI_1_regAddr_18_CLKINV_43572,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_86_XLXI_1_regAddr_18_SRINV_43573,
      O => XLXI_27_XLXI_86_XLXI_1_regAddr(18)
    );
  XLXI_27_XLXI_86_XLXI_1_regAddr_31 : X_SFF
    generic map(
      LOC => "SLICE_X47Y59",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_regAddr_17_DYMUX_43018,
      CE => XLXI_27_XLXI_86_XLXI_1_regAddr_17_CEINV_43008,
      CLK => XLXI_27_XLXI_86_XLXI_1_regAddr_17_CLKINV_43009,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_86_XLXI_1_regAddr_17_SRINV_43010,
      O => XLXI_27_XLXI_86_XLXI_1_regAddr(31)
    );
  XLXI_27_XLXI_90_SectAddr_8_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X47Y59"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrSec(8),
      ADR1 => XLXI_27_XLXI_90_adrFAT(8),
      ADR2 => XLXI_27_XLXI_90_SectAddr_or0000,
      ADR3 => XLXI_27_XLXI_90_State(7),
      O => XLXI_27_XLXN_581(8)
    );
  XLXI_27_XLXI_86_XLXI_1_regAddr_17 : X_SFF
    generic map(
      LOC => "SLICE_X47Y59",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_regAddr_17_DXMUX_43031,
      CE => XLXI_27_XLXI_86_XLXI_1_regAddr_17_CEINV_43008,
      CLK => XLXI_27_XLXI_86_XLXI_1_regAddr_17_CLKINV_43009,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_86_XLXI_1_regAddr_17_SRINV_43010,
      O => XLXI_27_XLXI_86_XLXI_1_regAddr(17)
    );
  XLXI_27_XLXI_86_XLXI_1_regAddr_25 : X_SFF
    generic map(
      LOC => "SLICE_X48Y60",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_regAddr_26_DYMUX_43060,
      CE => XLXI_27_XLXI_86_XLXI_1_regAddr_26_CEINV_43050,
      CLK => XLXI_27_XLXI_86_XLXI_1_regAddr_26_CLKINV_43051,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_86_XLXI_1_regAddr_26_SRINV_43052,
      O => XLXI_27_XLXI_86_XLXI_1_regAddr(25)
    );
  XLXI_27_XLXI_90_SectAddr_17_1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X48Y60"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrFAT(17),
      ADR1 => XLXI_27_XLXI_90_SectAddr_or0000,
      ADR2 => XLXI_27_XLXI_90_adrSec(17),
      ADR3 => XLXI_27_XLXI_90_State(7),
      O => XLXI_27_XLXN_581(17)
    );
  XLXI_27_XLXI_86_XLXI_1_regAddr_26 : X_SFF
    generic map(
      LOC => "SLICE_X48Y60",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_regAddr_26_DXMUX_43073,
      CE => XLXI_27_XLXI_86_XLXI_1_regAddr_26_CEINV_43050,
      CLK => XLXI_27_XLXI_86_XLXI_1_regAddr_26_CLKINV_43051,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_86_XLXI_1_regAddr_26_SRINV_43052,
      O => XLXI_27_XLXI_86_XLXI_1_regAddr(26)
    );
  XLXI_27_XLXI_86_XLXI_1_regAddr_19 : X_SFF
    generic map(
      LOC => "SLICE_X44Y56",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_regAddr_20_DYMUX_43102,
      CE => XLXI_27_XLXI_86_XLXI_1_regAddr_20_CEINV_43092,
      CLK => XLXI_27_XLXI_86_XLXI_1_regAddr_20_CLKINV_43093,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_86_XLXI_1_regAddr_20_SRINV_43094,
      O => XLXI_27_XLXI_86_XLXI_1_regAddr(19)
    );
  XLXI_27_XLXI_90_SectAddr_11_1 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X44Y56"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrSec(11),
      ADR1 => XLXI_27_XLXI_90_SectAddr_or0000,
      ADR2 => XLXI_27_XLXI_90_adrFAT(11),
      ADR3 => XLXI_27_XLXI_90_State(7),
      O => XLXI_27_XLXN_581(11)
    );
  XLXI_27_XLXI_86_XLXI_1_regAddr_20 : X_SFF
    generic map(
      LOC => "SLICE_X44Y56",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_regAddr_20_DXMUX_43115,
      CE => XLXI_27_XLXI_86_XLXI_1_regAddr_20_CEINV_43092,
      CLK => XLXI_27_XLXI_86_XLXI_1_regAddr_20_CLKINV_43093,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_86_XLXI_1_regAddr_20_SRINV_43094,
      O => XLXI_27_XLXI_86_XLXI_1_regAddr(20)
    );
  XLXI_27_XLXI_86_XLXI_1_regAddr_27 : X_SFF
    generic map(
      LOC => "SLICE_X48Y63",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_regAddr_28_DYMUX_43144,
      CE => XLXI_27_XLXI_86_XLXI_1_regAddr_28_CEINV_43134,
      CLK => XLXI_27_XLXI_86_XLXI_1_regAddr_28_CLKINV_43135,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_86_XLXI_1_regAddr_28_SRINV_43136,
      O => XLXI_27_XLXI_86_XLXI_1_regAddr(27)
    );
  XLXI_27_XLXI_90_SectAddr_19_1 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X48Y63"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_State(7),
      ADR1 => XLXI_27_XLXI_90_adrFAT(19),
      ADR2 => XLXI_27_XLXI_90_adrSec(19),
      ADR3 => XLXI_27_XLXI_90_SectAddr_or0000,
      O => XLXI_27_XLXN_581(19)
    );
  XLXI_27_XLXI_86_XLXI_1_regAddr_28 : X_SFF
    generic map(
      LOC => "SLICE_X48Y63",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_regAddr_28_DXMUX_43157,
      CE => XLXI_27_XLXI_86_XLXI_1_regAddr_28_CEINV_43134,
      CLK => XLXI_27_XLXI_86_XLXI_1_regAddr_28_CLKINV_43135,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_86_XLXI_1_regAddr_28_SRINV_43136,
      O => XLXI_27_XLXI_86_XLXI_1_regAddr(28)
    );
  XLXI_27_XLXI_86_XLXI_1_regAddr_29 : X_SFF
    generic map(
      LOC => "SLICE_X48Y59",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_regAddr_30_DYMUX_43186,
      CE => XLXI_27_XLXI_86_XLXI_1_regAddr_30_CEINV_43176,
      CLK => XLXI_27_XLXI_86_XLXI_1_regAddr_30_CLKINV_43177,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_86_XLXI_1_regAddr_30_SRINV_43178,
      O => XLXI_27_XLXI_86_XLXI_1_regAddr(29)
    );
  XLXI_27_XLXI_90_SectAddr_21_1 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X48Y59"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_SectAddr_or0000,
      ADR1 => XLXI_27_XLXI_90_adrSec(21),
      ADR2 => XLXI_27_XLXI_90_adrFAT(21),
      ADR3 => XLXI_27_XLXI_90_State(7),
      O => XLXI_27_XLXN_581(21)
    );
  XLXI_27_XLXI_86_XLXI_1_regAddr_30 : X_SFF
    generic map(
      LOC => "SLICE_X48Y59",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_regAddr_30_DXMUX_43199,
      CE => XLXI_27_XLXI_86_XLXI_1_regAddr_30_CEINV_43176,
      CLK => XLXI_27_XLXI_86_XLXI_1_regAddr_30_CLKINV_43177,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_86_XLXI_1_regAddr_30_SRINV_43178,
      O => XLXI_27_XLXI_86_XLXI_1_regAddr(30)
    );
  XLXI_27_XLXI_90_adrFAT_0 : X_SFF
    generic map(
      LOC => "SLICE_X47Y44",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_0_DYMUX_43226,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_adrFAT_0_CLKINV_43217,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_adrFAT_0_SRINV_43218,
      SRST => GND,
      O => XLXI_27_XLXI_90_adrFAT(0)
    );
  XLXI_27_XLXI_90_nrClus_0_mux00005 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X47Y44"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_N47,
      ADR1 => XLXI_27_XLXI_90_FSize_0_and0000,
      ADR2 => XLXI_27_XLXI_90_N91,
      ADR3 => XLXI_27_XLXI_86_XLXI_1_regMISO(0),
      O => XLXI_27_XLXI_90_nrClus_0_mux00005_43235
    );
  XLXI_27_XLXI_90_adrFAT_1 : X_SFF
    generic map(
      LOC => "SLICE_X44Y47",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_1_DYMUX_43259,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_adrFAT_1_CLKINV_43250,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_adrFAT_1_SRINV_43251,
      SRST => GND,
      O => XLXI_27_XLXI_90_adrFAT(1)
    );
  XLXI_27_XLXI_90_nrClus_1_mux00005 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X44Y47"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_FSize_0_and0000,
      ADR1 => XLXI_27_XLXI_86_XLXI_1_regMISO(1),
      ADR2 => XLXI_27_XLXI_90_N91,
      ADR3 => XLXI_27_XLXI_90_N47,
      O => XLXI_27_XLXI_90_nrClus_1_mux00005_43268
    );
  XLXI_27_XLXI_90_adrFAT_2 : X_SFF
    generic map(
      LOC => "SLICE_X48Y45",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_2_DYMUX_43292,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_adrFAT_2_CLKINV_43283,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_adrFAT_2_SRINV_43284,
      SRST => GND,
      O => XLXI_27_XLXI_90_adrFAT(2)
    );
  XLXI_27_XLXI_90_nrClus_2_mux00005 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X48Y45"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_N91,
      ADR1 => XLXI_27_XLXI_86_XLXI_1_regMISO(2),
      ADR2 => XLXI_27_XLXI_90_FSize_0_and0000,
      ADR3 => XLXI_27_XLXI_90_N47,
      O => XLXI_27_XLXI_90_nrClus_2_mux00005_43301
    );
  XLXI_27_XLXI_90_adrFAT_3 : X_SFF
    generic map(
      LOC => "SLICE_X49Y50",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_3_DYMUX_43325,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_adrFAT_3_CLKINV_43316,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_adrFAT_3_SRINV_43317,
      SRST => GND,
      O => XLXI_27_XLXI_90_adrFAT(3)
    );
  XLXI_27_XLXI_90_NextState_and00014 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X49Y50"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_regMISO(1),
      ADR1 => XLXI_27_XLXI_86_XLXI_1_regMISO(2),
      ADR2 => XLXI_27_XLXI_86_XLXI_1_regMISO(0),
      ADR3 => XLXI_27_XLXI_86_XLXI_1_regMISO(3),
      O => XLXI_27_XLXI_90_NextState_and00014_43334
    );
  XLXI_27_XLXI_90_adrFAT_4 : X_SFF
    generic map(
      LOC => "SLICE_X54Y41",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_4_DYMUX_43358,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_adrFAT_4_CLKINV_43349,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_adrFAT_4_SRINV_43350,
      SRST => GND,
      O => XLXI_27_XLXI_90_adrFAT(4)
    );
  XLXI_27_XLXI_90_nrClus_12_mux0000_SW0 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X54Y41"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_regMISO(4),
      ADR1 => XLXI_27_XLXI_90_N29_0,
      ADR2 => XLXI_27_XLXI_90_N24,
      ADR3 => XLXI_27_XLXI_90_WORD(12),
      O => XLXI_27_N160
    );
  XLXI_27_XLXI_90_adrFAT_5 : X_SFF
    generic map(
      LOC => "SLICE_X50Y46",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_5_DYMUX_43391,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_adrFAT_5_CLKINV_43382,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_adrFAT_5_SRINV_43383,
      SRST => GND,
      O => XLXI_27_XLXI_90_adrFAT(5)
    );
  XLXI_27_XLXI_90_nrClus_13_mux0000_SW0 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X50Y46"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_N29_0,
      ADR1 => XLXI_27_XLXI_90_WORD(13),
      ADR2 => XLXI_27_XLXI_86_XLXI_1_regMISO(5),
      ADR3 => XLXI_27_XLXI_90_N24,
      O => XLXI_27_N158
    );
  XLXI_27_XLXI_90_adrFAT_6 : X_SFF
    generic map(
      LOC => "SLICE_X46Y51",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_adrFAT_6_DYMUX_43424,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_adrFAT_6_CLKINV_43415,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_adrFAT_6_SRINV_43416,
      SRST => GND,
      O => XLXI_27_XLXI_90_adrFAT(6)
    );
  XLXI_27_XLXI_90_nrClus_14_mux0000_SW0 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X46Y51"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_regMISO(6),
      ADR1 => XLXI_27_XLXI_90_N29_0,
      ADR2 => XLXI_27_XLXI_90_WORD(14),
      ADR3 => XLXI_27_XLXI_90_N24,
      O => XLXI_27_N156
    );
  XLXI_27_XLXI_86_XLXI_1_NextState_7_111 : X_LUT4
    generic map(
      INIT => X"0404",
      LOC => "SLICE_X32Y75"
    )
    port map (
      ADR0 => XLXI_31_XLXI_27_File_Source_Selected_12344,
      ADR1 => XLXI_27_XLXI_86_XLXI_2_N7,
      ADR2 => XLXI_27_XLXI_86_XLXI_2_State(1),
      ADR3 => VCC,
      O => XLXI_27_XLXI_86_XLXI_1_N25
    );
  XLXI_31_XLXI_22_Period_12_mux00071 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X20Y22"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Period_21_and0000,
      ADR1 => XLXI_31_XLXN_373(0),
      ADR2 => XLXI_31_XLXI_22_N30,
      ADR3 => XLXI_31_XLXI_22_N69,
      O => XLXI_31_XLXI_22_Period_12_mux0007
    );
  XLXI_27_XLXI_90_FSize_25_mux0000_SW0 : X_LUT4
    generic map(
      INIT => X"ACCC",
      LOC => "SLICE_X47Y74"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_regMISO(1),
      ADR1 => XLXI_27_XLXI_90_FSize(25),
      ADR2 => XLXI_27_XLXI_90_FSize_0_and0000,
      ADR3 => XLXI_27_XLXI_90_NextState_cmp_eq0020,
      O => XLXI_27_N103
    );
  XLXI_27_XLXI_86_XLXI_1_NextState_16_11 : X_LUT4
    generic map(
      INIT => X"8FAF",
      LOC => "SLICE_X36Y73"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_State(16),
      ADR1 => XLXI_27_XLXI_86_XLXI_2_State(1),
      ADR2 => XLXI_27_N41,
      ADR3 => XLXI_27_XLXI_86_XLXI_2_N7,
      O => XLXI_27_XLXI_86_XLXI_1_NextState_16_11_43716
    );
  XLXI_27_XLXI_86_XLXI_1_State_16 : X_SFF
    generic map(
      LOC => "SLICE_X36Y73",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_State_16_DXMUX_43719,
      CE => VCC,
      CLK => XLXI_27_XLXI_86_XLXI_1_State_16_CLKINV_43703,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_86_XLXI_1_State_16_SRINV_43704,
      O => XLXI_27_XLXI_86_XLXI_1_State(16)
    );
  XLXI_27_XLXI_90_FSize_14_mux0000_SW0 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X50Y67"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_N51,
      ADR1 => XLXI_27_XLXI_90_N12,
      ADR2 => XLXI_27_XLXI_86_XLXI_1_regMISO(6),
      ADR3 => XLXI_27_XLXI_90_FSize(14),
      O => XLXI_27_N69
    );
  XLXI_31_XLXI_22_Period_6_mux00051 : X_LUT4
    generic map(
      INIT => X"FBEA",
      LOC => "SLICE_X15Y12"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Period_1_mux0001,
      ADR1 => XLXI_31_XLXN_373(0),
      ADR2 => XLXI_31_XLXI_22_N69,
      ADR3 => XLXI_31_XLXI_22_N67,
      O => XLXI_31_XLXI_22_Period_6_mux0005
    );
  XLXI_27_XLXI_90_FSize_30_mux0000_SW0 : X_LUT4
    generic map(
      INIT => X"EC4C",
      LOC => "SLICE_X46Y74"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_NextState_cmp_eq0020,
      ADR1 => XLXI_27_XLXI_90_FSize(30),
      ADR2 => XLXI_27_XLXI_90_FSize_0_and0000,
      ADR3 => XLXI_27_XLXI_86_XLXI_1_regMISO(6),
      O => XLXI_27_N127
    );
  XLXI_27_XLXI_89_cntBytes_not0003_inv2 : X_LUT4
    generic map(
      INIT => X"E0B0",
      LOC => "SLICE_X18Y43"
    )
    port map (
      ADR0 => XLXI_27_XLXI_89_cntBytes(11),
      ADR1 => XLXI_27_XLXI_90_Res_DO_CE_DInToggle_SR(0),
      ADR2 => XLXI_27_XLXI_89_DoPOP_0,
      ADR3 => XLXI_27_XLXI_90_Res_DO_CE_DInToggle_SR(1),
      O => XLXI_27_XLXI_89_cntBytes_not0003_inv
    );
  XLXI_27_XLXI_90_adrFAT_3_mux0000_SW0 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X54Y46"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrFAT_add0000(3),
      ADR1 => XLXI_27_XLXI_90_N45,
      ADR2 => XLXI_27_XLXI_90_N7,
      ADR3 => XLXI_27_XLXI_90_adrFAT(3),
      O => XLXI_27_N178
    );
  XLXI_31_FileReader_Playing_Stop : X_SFF
    generic map(
      LOC => "SLICE_X0Y43",
      INIT => '0'
    )
    port map (
      I => XLXI_31_FileReader_Playing_Stop_DYMUX_44019,
      CE => VCC,
      CLK => XLXI_31_FileReader_Playing_Stop_CLKINV_44016,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_31_FileReader_Playing_Stop_SRINV_44017,
      O => XLXI_31_FileReader_Playing_Stop_12395
    );
  XLXI_27_XLXI_86_XLXI_2_TxByteCE_and00001 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X33Y81"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_2_iRxByteCE_cmp_eq0001,
      ADR1 => XLXI_27_XLXI_86_XLXI_2_N7,
      ADR2 => XLXI_27_XLXI_86_XLXI_2_State(1),
      ADR3 => XLXI_27_XLXI_86_XLXI_2_SCK_THL,
      O => XLXI_27_XLXI_86_XLXN_53
    );
  XLXI_31_XLXI_22_Period_10_mux00081 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X12Y21"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Period_21_mux0000_0,
      ADR1 => XLXI_31_XLXI_22_Period_19_mux0001_0,
      ADR2 => XLXI_31_XLXI_22_Period_6_mux0007_0,
      ADR3 => XLXI_31_XLXI_22_Period_15_mux0005_0,
      O => XLXI_31_XLXI_22_Period_10_mux0008
    );
  XLXI_31_XLXI_22_Period_11_mux00111 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X12Y19"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_N52_0,
      ADR1 => XLXI_31_XLXI_22_N26,
      ADR2 => XLXI_31_XLXI_22_Period_15_mux0005_0,
      ADR3 => XLXI_31_XLXI_22_Period_17_mux0005_0,
      O => XLXI_31_XLXI_22_Period_11_mux0011
    );
  XLXI_31_XLXI_22_Period_4_mux00051 : X_LUT4
    generic map(
      INIT => X"CF00",
      LOC => "SLICE_X13Y21"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_XLXN_373_1_0,
      ADR2 => XLXI_31_XLXI_22_N35,
      ADR3 => XLXI_31_XLXI_22_N29,
      O => XLXI_31_XLXI_22_Period_4_mux0005
    );
  XLXI_31_XLXI_22_Period_8_mux00061 : X_LUT4
    generic map(
      INIT => X"FEFA",
      LOC => "SLICE_X12Y16"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_N37_0,
      ADR1 => XLXI_31_XLXI_22_Period_21_and0000,
      ADR2 => XLXI_31_XLXI_22_N42,
      ADR3 => XLXI_31_XLXI_22_Mrom_rom00004,
      O => XLXI_31_XLXI_22_Period_8_mux0006
    );
  XLXI_31_XLXI_22_Period_11_mux00051 : X_LUT4
    generic map(
      INIT => X"FCF8",
      LOC => "SLICE_X15Y20"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_N35,
      ADR1 => XLXI_31_XLXI_22_Period_21_and0000,
      ADR2 => XLXI_31_XLXI_22_Period_19_mux0001_0,
      ADR3 => XLXI_31_XLXI_22_Mrom_rom00004,
      O => XLXI_31_XLXI_22_Period_11_mux0005
    );
  XLXI_27_XLXI_90_FSize_29_mux0000_SW0 : X_LUT4
    generic map(
      INIT => X"E4CC",
      LOC => "SLICE_X44Y72"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_FSize_0_and0000,
      ADR1 => XLXI_27_XLXI_90_FSize(29),
      ADR2 => XLXI_27_XLXI_86_XLXI_1_regMISO(5),
      ADR3 => XLXI_27_XLXI_90_NextState_cmp_eq0020,
      O => XLXI_27_N124
    );
  XLXI_27_XLXI_90_FIFO_Full512_50M : X_FF
    generic map(
      LOC => "SLICE_X34Y46",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_FIFO_Full512_50M_DYMUX_44209,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_FIFO_Full512_50M_CLKINV_44207,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_FIFO_Full512_50M_12515
    );
  XLXI_27_XLXI_90_FSize_13_mux0000_SW0 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X47Y64"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_FSize(13),
      ADR1 => XLXI_27_XLXI_90_N51,
      ADR2 => XLXI_27_XLXI_86_XLXI_1_regMISO(5),
      ADR3 => XLXI_27_XLXI_90_N12,
      O => XLXI_27_N67
    );
  XLXI_27_XLXI_90_adrFAT_12_mux0000_SW0 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X49Y51"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrFAT_add0000(12),
      ADR1 => XLXI_27_XLXI_90_N6_0,
      ADR2 => XLXI_27_XLXI_90_adrFAT(12),
      ADR3 => XLXI_27_XLXI_90_N45,
      O => XLXI_27_N190
    );
  XLXI_31_XLXI_22_Mmux_Period_21_3_SW1 : X_LUT4
    generic map(
      INIT => X"CCCD",
      LOC => "SLICE_X24Y20"
    )
    port map (
      ADR0 => XLXI_31_XLXN_371_1_0,
      ADR1 => XLXI_31_XLXN_373_3_0,
      ADR2 => XLXI_31_XLXN_371_2_0,
      ADR3 => XLXI_31_XLXN_371_0_0,
      O => N134
    );
  XLXI_31_XLXI_22_Period_11_mux00101 : X_LUT4
    generic map(
      INIT => X"EEEC",
      LOC => "SLICE_X14Y21"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Period_21_and0000,
      ADR1 => XLXI_31_XLXI_22_Period_20_mux0000,
      ADR2 => XLXI_31_XLXI_22_Period_14_cmp_eq0000,
      ADR3 => XLXI_31_XLXI_22_N31,
      O => XLXI_31_XLXI_22_Period_11_mux0010
    );
  XLXI_31_XLXI_22_Period_6_mux00061 : X_LUT4
    generic map(
      INIT => X"0CAE",
      LOC => "SLICE_X12Y14"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_N67,
      ADR1 => XLXI_31_XLXI_22_N38,
      ADR2 => XLXI_31_XLXN_373_2_0,
      ADR3 => XLXI_31_XLXN_373(0),
      O => XLXI_31_XLXI_22_Period_6_mux0006
    );
  XLXI_31_XLXI_22_Period_8_mux00021 : X_LUT4
    generic map(
      INIT => X"ECCC",
      LOC => "SLICE_X20Y19"
    )
    port map (
      ADR0 => XLXI_31_XLXN_373_1_0,
      ADR1 => XLXI_31_XLXI_22_Period_1_mux0002,
      ADR2 => XLXI_31_XLXI_22_N30,
      ADR3 => XLXI_31_XLXI_22_Period_21_and0000,
      O => XLXI_31_XLXI_22_Period_8_mux0002
    );
  XLXI_31_XLXI_22_Period_11_mux00081 : X_LUT4
    generic map(
      INIT => X"FCB0",
      LOC => "SLICE_X14Y18"
    )
    port map (
      ADR0 => XLXI_31_XLXN_373_2_0,
      ADR1 => XLXI_31_XLXN_373(0),
      ADR2 => XLXI_31_XLXI_22_N67,
      ADR3 => XLXI_31_XLXI_22_N69,
      O => XLXI_31_XLXI_22_Period_11_mux0008
    );
  XLXI_33_iBusy : X_SFF
    generic map(
      LOC => "SLICE_X33Y10",
      INIT => '0'
    )
    port map (
      I => XLXI_33_iBusy_DXMUX_44604,
      CE => XLXI_33_iBusy_CEINV_44598,
      CLK => XLXI_33_iBusy_CLKINV_44599,
      SET => GND,
      RST => GND,
      SSET => XLXI_33_iBusy_REVUSED_44602,
      SRST => XLXI_33_iBusy_SRINV_44600,
      O => XLXI_33_iBusy_13777
    );
  XLXI_31_XLXI_25_Next_8b_Sample_B_mux0000_3_Q : X_LUT4
    generic map(
      INIT => X"0010",
      LOC => "SLICE_X28Y30"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_eq0002,
      ADR1 => XLXI_31_XLXI_25_Next_8b_Sample_cmp_le0000,
      ADR2 => XLXI_31_XLXI_25_Mcompar_Counter_A_cmp_gt0000_cy_29_Q,
      ADR3 => N144,
      O => XLXI_31_XLXI_25_Next_8b_Sample_B_mux0000_3_Q_44636
    );
  XLXI_31_XLXI_25_Next_8b_Sample_B_3 : X_FF
    generic map(
      LOC => "SLICE_X28Y30",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Next_8b_Sample_B_3_DXMUX_44639,
      CE => XLXI_31_XLXI_25_Next_8b_Sample_B_3_CEINV_44623,
      CLK => XLXI_31_XLXI_25_Next_8b_Sample_B_3_CLKINV_44624,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Next_8b_Sample_B(3)
    );
  XLXI_27_XLXI_90_adrClus0_not000131 : X_LUT4
    generic map(
      INIT => X"0008",
      LOC => "SLICE_X48Y52"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_cnt512(4),
      ADR1 => XLXI_27_XLXI_90_cnt512(3),
      ADR2 => XLXI_27_XLXI_90_ffFAT32n16_12371,
      ADR3 => XLXI_27_XLXI_90_cnt512(5),
      O => XLXI_27_XLXI_90_adrClus0_not000131_44665
    );
  XLXI_31_XLXI_25_Next_8b_Sample_B_mux0000_5_Q : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X29Y30"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_N8,
      ADR1 => XLXI_31_XLXI_25_N23,
      ADR2 => N126,
      ADR3 => XLXI_31_XLXI_25_Next_8b_Sample_A(5),
      O => XLXI_31_XLXI_25_Next_8b_Sample_B_mux0000_5_Q_44693
    );
  XLXI_31_XLXI_25_Next_8b_Sample_B_5 : X_FF
    generic map(
      LOC => "SLICE_X29Y30",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Next_8b_Sample_B_5_DXMUX_44696,
      CE => XLXI_31_XLXI_25_Next_8b_Sample_B_5_CEINV_44679,
      CLK => XLXI_31_XLXI_25_Next_8b_Sample_B_5_CLKINV_44680,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Next_8b_Sample_B(5)
    );
  XLXI_31_XLXI_25_Next_8b_Sample_B_mux0000_7_Q : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X26Y27"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Next_8b_Sample_A(7),
      ADR1 => XLXI_31_XLXI_25_N8,
      ADR2 => N128,
      ADR3 => XLXI_31_XLXI_25_N23,
      O => XLXI_31_XLXI_25_Next_8b_Sample_B_mux0000_7_Q_44738
    );
  XLXI_31_XLXI_25_Next_8b_Sample_B_7 : X_FF
    generic map(
      LOC => "SLICE_X26Y27",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_25_Next_8b_Sample_B_7_DXMUX_44741,
      CE => XLXI_31_XLXI_25_Next_8b_Sample_B_7_CEINV_44724,
      CLK => XLXI_31_XLXI_25_Next_8b_Sample_B_7_CLKINV_44725,
      SET => GND,
      RST => GND,
      O => XLXI_31_XLXI_25_Next_8b_Sample_B(7)
    );
  XLXI_27_XLXI_90_adrFAT_15_mux0000_SW0 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X55Y57"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrFAT_add0000(15),
      ADR1 => XLXI_27_XLXI_90_N6_0,
      ADR2 => XLXI_27_XLXI_90_adrFAT(15),
      ADR3 => XLXI_27_XLXI_90_N45,
      O => XLXI_27_N184
    );
  XLXI_31_XLXI_22_Period_7_mux00001 : X_LUT4
    generic map(
      INIT => X"00A2",
      LOC => "SLICE_X16Y16"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_N29,
      ADR1 => XLXI_31_XLXI_22_N35,
      ADR2 => XLXI_31_XLXN_373_1_0,
      ADR3 => XLXI_31_XLXI_22_Period_14_cmp_eq0000,
      O => XLXI_31_XLXI_22_Period_7_mux0000
    );
  XLXI_27_XLXI_90_Res_DO_CE_DInToggle : X_FF
    generic map(
      LOC => "SLICE_X25Y54",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_Res_DO_CE_DInToggle_DYMUX_45128,
      CE => XLXI_27_XLXI_90_Res_DO_CE_DInToggle_CEINV_45125,
      CLK => XLXI_27_XLXI_90_Res_DO_CE_DInToggle_CLKINV_45126,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_Res_DO_CE_DInToggle_14609
    );
  XLXI_27_XLXI_90_WORD_10 : X_FF
    generic map(
      LOC => "SLICE_X53Y37",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_WORD_11_DYMUX_45154,
      CE => XLXI_27_XLXI_90_WORD_11_CEINV_45151,
      CLK => XLXI_27_XLXI_90_WORD_11_CLKINV_45152,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_WORD(10)
    );
  XLXI_27_XLXI_90_WORD_11 : X_FF
    generic map(
      LOC => "SLICE_X53Y37",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_WORD_11_DXMUX_45160,
      CE => XLXI_27_XLXI_90_WORD_11_CEINV_45151,
      CLK => XLXI_27_XLXI_90_WORD_11_CLKINV_45152,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_WORD(11)
    );
  XLXI_27_XLXI_90_WORD_12 : X_FF
    generic map(
      LOC => "SLICE_X55Y60",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_WORD_13_DYMUX_45174,
      CE => XLXI_27_XLXI_90_WORD_13_CEINV_45171,
      CLK => XLXI_27_XLXI_90_WORD_13_CLKINV_45172,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_WORD(12)
    );
  XLXI_27_XLXI_90_WORD_13 : X_FF
    generic map(
      LOC => "SLICE_X55Y60",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_WORD_13_DXMUX_45180,
      CE => XLXI_27_XLXI_90_WORD_13_CEINV_45171,
      CLK => XLXI_27_XLXI_90_WORD_13_CLKINV_45172,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_WORD(13)
    );
  XLXI_27_XLXI_90_FSize_0_cmp_eq000011 : X_LUT4
    generic map(
      INIT => X"8080",
      LOC => "SLICE_X48Y54"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_cnt512(2),
      ADR1 => XLXI_27_XLXI_90_cnt512(4),
      ADR2 => XLXI_27_XLXI_90_cnt512(3),
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_N40
    );
  XLXI_31_XLXI_22_Period_9_mux00021 : X_LUT4
    generic map(
      INIT => X"FAEA",
      LOC => "SLICE_X16Y19"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Period_20_mux0000,
      ADR1 => XLXI_31_XLXI_22_Mrom_rom00004,
      ADR2 => XLXI_31_XLXI_22_Period_21_and0000,
      ADR3 => XLXI_31_XLXI_22_N31,
      O => XLXI_31_XLXI_22_Period_9_mux0002
    );
  XLXI_31_XLXI_22_Tone_3_413_SW0 : X_LUT4
    generic map(
      INIT => X"DFD8",
      LOC => "SLICE_X20Y11"
    )
    port map (
      ADR0 => XLXI_31_XLXN_373(0),
      ADR1 => XLXI_31_XLXN_373_3_0,
      ADR2 => XLXI_31_XLXN_373_1_0,
      ADR3 => XLXI_31_XLXN_373_2_0,
      O => N182
    );
  XLXI_31_XLXI_22_Mmux_Period_10_10_SW0 : X_LUT4
    generic map(
      INIT => X"8F8A",
      LOC => "SLICE_X19Y18"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_N67,
      ADR1 => XLXI_31_XLXN_373(0),
      ADR2 => XLXI_31_XLXN_371_0_0,
      ADR3 => XLXI_31_XLXI_22_N27,
      O => N158
    );
  XLXI_31_XLXI_4_next_state_2_2 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X33Y50"
    )
    port map (
      ADR0 => XLXN_116(7),
      ADR1 => XLXN_119,
      ADR2 => XLXN_116(6),
      ADR3 => N2_0,
      O => XLXI_31_XLXI_4_next_state_2_bdd0_pack_1
    );
  XLXI_31_XLXI_4_next_state_9_11 : X_LUT4
    generic map(
      INIT => X"0400",
      LOC => "SLICE_X33Y50"
    )
    port map (
      ADR0 => XLXN_116(3),
      ADR1 => XLXN_116(5),
      ADR2 => XLXI_31_XLXI_4_next_state_2_bdd0,
      ADR3 => XLXN_116(4),
      O => XLXI_31_XLXI_4_next_state(9)
    );
  XLXI_31_XLXI_4_state_9 : X_SFF
    generic map(
      LOC => "SLICE_X33Y50",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_4_state_9_DXMUX_44884,
      CE => XLXI_31_XLXI_4_state_9_CEINV_44867,
      CLK => XLXI_31_XLXI_4_state_9_CLKINV_44868,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_31_XLXI_4_state_9_SRINV_44869,
      O => XLXI_31_XLXI_4_state(9)
    );
  XLXI_31_XLXI_22_Period_10_mux00031 : X_LUT4
    generic map(
      INIT => X"FEEE",
      LOC => "SLICE_X19Y16"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_N26,
      ADR1 => XLXI_31_XLXI_22_N37_0,
      ADR2 => XLXI_31_XLXI_22_Period_14_cmp_eq0000,
      ADR3 => XLXI_31_XLXI_22_Period_21_and0000,
      O => XLXI_31_XLXI_22_Period_10_mux0003
    );
  XLXI_31_XLXI_22_Mrom_rom000031 : X_LUT4
    generic map(
      INIT => X"01AF",
      LOC => "SLICE_X12Y22"
    )
    port map (
      ADR0 => XLXI_31_XLXN_373_2_0,
      ADR1 => XLXI_31_XLXN_373(0),
      ADR2 => XLXI_31_XLXN_373_1_0,
      ADR3 => XLXI_31_XLXN_373_3_0,
      O => XLXI_31_XLXI_22_Mrom_rom00003
    );
  XLXI_31_XLXI_4_next_state_11_6_SW0 : X_LUT4
    generic map(
      INIT => X"FFDD",
      LOC => "SLICE_X37Y49"
    )
    port map (
      ADR0 => XLXN_116(2),
      ADR1 => XLXN_116(1),
      ADR2 => VCC,
      ADR3 => XLXN_116(0),
      O => N4
    );
  XLXI_31_XLXI_28_Current_Oct_Num_not0003_inv2 : X_LUT4
    generic map(
      INIT => X"0200",
      LOC => "SLICE_X31Y53"
    )
    port map (
      ADR0 => XLXN_116(4),
      ADR1 => XLXI_31_XLXI_28_Current_Oct_Num_cmp_le0000,
      ADR2 => XLXN_116(5),
      ADR3 => XLXI_31_XLXI_28_N11,
      O => XLXI_31_XLXI_28_Current_Oct_Num_not0003_inv
    );
  XLXI_31_XLXI_28_Current_Oct_Num_not000231 : X_LUT4
    generic map(
      INIT => X"0800",
      LOC => "SLICE_X30Y52"
    )
    port map (
      ADR0 => XLXI_31_XLXI_28_N11,
      ADR1 => XLXN_118_0,
      ADR2 => XLXN_119,
      ADR3 => XLXI_31_XLXI_28_Current_Oct_Num_not000224_14628,
      O => XLXI_31_XLXI_28_Current_Oct_Num_not0002
    );
  XLXI_31_XLXI_22_Period_15_mux00021 : X_LUT4
    generic map(
      INIT => X"10F0",
      LOC => "SLICE_X15Y23"
    )
    port map (
      ADR0 => XLXI_31_XLXN_373(0),
      ADR1 => XLXI_31_XLXN_373_2_0,
      ADR2 => XLXI_31_XLXI_22_N38,
      ADR3 => XLXI_31_XLXN_373_1_0,
      O => XLXI_31_XLXI_22_Period_15_mux0002
    );
  XLXI_31_XLXI_22_Period_9_mux00041 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X19Y19"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_N52_0,
      ADR1 => XLXI_31_XLXI_22_Period_17_mux0005_0,
      ADR2 => XLXI_31_XLXI_22_Period_6_mux0007_0,
      ADR3 => XLXI_31_XLXI_22_Period_20_mux0000,
      O => XLXI_31_XLXI_22_Period_9_mux0004
    );
  XLXI_27_XLXI_90_WORD_14 : X_FF
    generic map(
      LOC => "SLICE_X55Y63",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_WORD_15_DYMUX_45194,
      CE => XLXI_27_XLXI_90_WORD_15_CEINV_45191,
      CLK => XLXI_27_XLXI_90_WORD_15_CLKINV_45192,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_WORD(14)
    );
  XLXI_27_XLXI_90_WORD_15 : X_FF
    generic map(
      LOC => "SLICE_X55Y63",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_WORD_15_DXMUX_45200,
      CE => XLXI_27_XLXI_90_WORD_15_CEINV_45191,
      CLK => XLXI_27_XLXI_90_WORD_15_CLKINV_45192,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_WORD(15)
    );
  XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_4_20 : X_LUT4
    generic map(
      INIT => X"2020",
      LOC => "SLICE_X43Y61"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_theCnt(0),
      ADR1 => XLXI_27_XLXI_86_XLXI_1_theCnt(1),
      ADR2 => XLXI_27_XLXI_86_XLXI_1_regAddr(20),
      ADR3 => VCC,
      O => XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_4_20_45226
    );
  XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_6_19 : X_LUT4
    generic map(
      INIT => X"0C00",
      LOC => "SLICE_X42Y64"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_86_XLXI_1_regAddr(22),
      ADR2 => XLXI_27_XLXI_86_XLXI_1_theCnt(1),
      ADR3 => XLXI_27_XLXI_86_XLXI_1_theCnt(0),
      O => XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_6_19_45250
    );
  XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_7_19 : X_LUT4
    generic map(
      INIT => X"2200",
      LOC => "SLICE_X45Y63"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_theCnt(0),
      ADR1 => XLXI_27_XLXI_86_XLXI_1_theCnt(1),
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_86_XLXI_1_regAddr(23),
      O => XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_7_19_45274
    );
  XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_7_14 : X_LUT4
    generic map(
      INIT => X"5410",
      LOC => "SLICE_X45Y60"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_theCnt(0),
      ADR1 => XLXI_27_XLXI_86_XLXI_1_theCnt(1),
      ADR2 => XLXI_27_XLXI_86_XLXI_1_regAddr(31),
      ADR3 => XLXI_27_XLXI_86_XLXI_1_regAddr(15),
      O => XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_7_14_45298
    );
  XLXI_27_XLXI_90_adrClus0_not000114 : X_LUT4
    generic map(
      INIT => X"0040",
      LOC => "SLICE_X44Y49"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_cnt512(4),
      ADR1 => XLXI_27_XLXI_90_cnt512(5),
      ADR2 => XLXI_27_XLXI_90_ffFAT32n16_12371,
      ADR3 => XLXI_27_XLXI_90_cnt512(3),
      O => XLXI_27_XLXI_90_adrClus0_not000114_45322
    );
  XLXI_27_XLXI_90_FSize_27_mux0000_SW0 : X_LUT4
    generic map(
      INIT => X"DF80",
      LOC => "SLICE_X46Y73"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_NextState_cmp_eq0020,
      ADR1 => XLXI_27_XLXI_86_XLXI_1_regMISO(3),
      ADR2 => XLXI_27_XLXI_90_FSize_0_and0000,
      ADR3 => XLXI_27_XLXI_90_FSize(27),
      O => XLXI_27_N118
    );
  XLXI_27_XLXI_90_FSize_19_mux0000_SW0 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X46Y69"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_N52,
      ADR1 => XLXI_27_XLXI_86_XLXI_1_regMISO(3),
      ADR2 => XLXI_27_XLXI_90_FSize(19),
      ADR3 => XLXI_27_XLXI_90_N13,
      O => XLXI_27_N90
    );
  XLXI_27_XLXI_86_XLXI_2_regMISO_and00001 : X_LUT4
    generic map(
      INIT => X"0020",
      LOC => "SLICE_X32Y81"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_2_State(2),
      ADR1 => XLXI_27_XLXI_86_XLXI_2_State(1),
      ADR2 => XLXI_27_XLXI_86_XLXI_2_SCK_TLH,
      ADR3 => XLXI_27_XLXI_86_XLXI_2_State(3),
      O => XLXI_27_XLXI_86_XLXI_2_regMISO_and0000
    );
  XLXI_31_XLXI_22_Period_15_mux00081 : X_LUT4
    generic map(
      INIT => X"7250",
      LOC => "SLICE_X21Y20"
    )
    port map (
      ADR0 => XLXI_31_XLXN_373(0),
      ADR1 => XLXI_31_XLXN_373_2_0,
      ADR2 => XLXI_31_XLXI_22_N67,
      ADR3 => XLXI_31_XLXI_22_N38,
      O => XLXI_31_XLXI_22_Period_15_mux0008
    );
  XLXI_31_XLXI_22_Period_18_mux00021 : X_LUT4
    generic map(
      INIT => X"FFFA",
      LOC => "SLICE_X18Y17"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Period_21_mux0000_0,
      ADR1 => VCC,
      ADR2 => XLXI_31_XLXI_22_Period_20_mux0000,
      ADR3 => XLXI_31_XLXI_22_Period_19_mux0001_0,
      O => XLXI_31_XLXI_22_Period_18_mux0002
    );
  XLXI_27_XLXI_90_adrFAT_9_mux0000_SW0 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X49Y53"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrFAT_add0000(9),
      ADR1 => XLXI_27_XLXI_90_N45,
      ADR2 => XLXI_27_XLXI_90_adrFAT(9),
      ADR3 => XLXI_27_XLXI_90_N6_0,
      O => XLXI_27_N166
    );
  XLXI_33_ResStart_DInToggle : X_FF
    generic map(
      LOC => "SLICE_X30Y17",
      INIT => '0'
    )
    port map (
      I => XLXI_33_ResStart_DInToggle_DYMUX_45476,
      CE => XLXI_33_ResStart_DInToggle_CEINV_45473,
      CLK => XLXI_33_ResStart_DInToggle_CLKINV_45474,
      SET => GND,
      RST => GND,
      O => XLXI_33_ResStart_DInToggle_14622
    );
  XLXI_27_XLXI_86_XLXI_1_PrevSCK : X_FF
    generic map(
      LOC => "SLICE_X34Y78",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_PrevSCK_DYMUX_46494,
      CE => VCC,
      CLK => XLXI_27_XLXI_86_XLXI_1_PrevSCK_CLKINV_46492,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_86_XLXI_1_PrevSCK_14533
    );
  XLXI_31_FileReader_Playing_Time_mux0000_24_14_SW0 : X_LUT4
    generic map(
      INIT => X"0808",
      LOC => "SLICE_X3Y52"
    )
    port map (
      ADR0 => XLXI_31_FileReader_State_FSM_FFd5_12406,
      ADR1 => XLXN_155(7),
      ADR2 => XLXI_31_FileReader_N27,
      ADR3 => VCC,
      O => N136
    );
  XLXI_27_XLXI_90_Res_Busy_BusyExt : X_SFF
    generic map(
      LOC => "SLICE_X18Y47",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_Res_Busy_BusyExt_DXMUX_46534,
      CE => XLXI_27_XLXI_90_Res_Busy_BusyExt_CEINV_46528,
      CLK => XLXI_27_XLXI_90_Res_Busy_BusyExt_CLKINV_46529,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_Res_Busy_BusyExt_REVUSED_46532,
      SRST => XLXI_27_XLXI_90_Res_Busy_BusyExt_SRINV_46530,
      O => XLXI_27_XLXI_90_Res_Busy_BusyExt_14555
    );
  XLXI_31_XLXI_22_Period_16_mux00041 : X_LUT4
    generic map(
      INIT => X"02AA",
      LOC => "SLICE_X17Y22"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_N38,
      ADR1 => XLXI_31_XLXN_373_1_0,
      ADR2 => XLXI_31_XLXN_373(0),
      ADR3 => XLXI_31_XLXN_373_2_0,
      O => XLXI_31_XLXI_22_Period_16_mux0004
    );
  XLXI_27_XLXI_86_XLXI_1_regMISO_0 : X_FF
    generic map(
      LOC => "SLICE_X39Y69",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_regMISO_1_DYMUX_46586,
      CE => XLXI_27_XLXI_86_XLXI_1_regMISO_1_CEINV_46583,
      CLK => XLXI_27_XLXI_86_XLXI_1_regMISO_1_CLKINV_46584,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_86_XLXI_1_regMISO(0)
    );
  XLXI_27_XLXI_86_XLXI_1_regMISO_1 : X_FF
    generic map(
      LOC => "SLICE_X39Y69",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_regMISO_1_DXMUX_46592,
      CE => XLXI_27_XLXI_86_XLXI_1_regMISO_1_CEINV_46583,
      CLK => XLXI_27_XLXI_86_XLXI_1_regMISO_1_CLKINV_46584,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_86_XLXI_1_regMISO(1)
    );
  XLXI_27_XLXI_86_XLXI_1_regMISO_2 : X_FF
    generic map(
      LOC => "SLICE_X43Y68",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_regMISO_3_DYMUX_46606,
      CE => XLXI_27_XLXI_86_XLXI_1_regMISO_3_CEINV_46603,
      CLK => XLXI_27_XLXI_86_XLXI_1_regMISO_3_CLKINV_46604,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_86_XLXI_1_regMISO(2)
    );
  XLXI_33_Cnt_or00001 : X_LUT4
    generic map(
      INIT => X"AFAF",
      LOC => "SLICE_X31Y11"
    )
    port map (
      ADR0 => Reset_IBUF_13398,
      ADR1 => VCC,
      ADR2 => XLXI_33_iBusy_13777,
      ADR3 => VCC,
      O => XLXI_33_Cnt_or0000
    );
  XLXI_31_XLXI_22_Period_12_mux00091 : X_LUT4
    generic map(
      INIT => X"CCA0",
      LOC => "SLICE_X18Y13"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_N0,
      ADR1 => XLXI_31_XLXI_22_N67,
      ADR2 => XLXI_31_XLXI_22_N38,
      ADR3 => XLXI_31_XLXN_373_2_0,
      O => XLXI_31_XLXI_22_Period_12_mux0009
    );
  XLXI_31_XLXI_22_Period_11_mux00061 : X_LUT4
    generic map(
      INIT => X"4C44",
      LOC => "SLICE_X19Y17"
    )
    port map (
      ADR0 => XLXI_31_XLXN_373(0),
      ADR1 => XLXI_31_XLXI_22_N38,
      ADR2 => XLXI_31_XLXN_373_2_0,
      ADR3 => XLXI_31_XLXN_373_1_0,
      O => XLXI_31_XLXI_22_Period_11_mux0006
    );
  XLXI_31_XLXI_22_Period_11_mux00011 : X_LUT4
    generic map(
      INIT => X"FFFC",
      LOC => "SLICE_X18Y21"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_XLXI_22_Period_19_mux0001_0,
      ADR2 => XLXI_31_XLXI_22_N26,
      ADR3 => XLXI_31_XLXI_22_Period_15_mux0005_0,
      O => XLXI_31_XLXI_22_Period_11_mux0001
    );
  XLXI_34_ResDORdy_DInToggle : X_FF
    generic map(
      LOC => "SLICE_X37Y46",
      INIT => '0'
    )
    port map (
      I => XLXI_34_ResDORdy_DInToggle_DYMUX_45764,
      CE => XLXI_34_ResDORdy_DInToggle_CEINV_45761,
      CLK => XLXI_34_ResDORdy_DInToggle_CLKINV_45762,
      SET => GND,
      RST => GND,
      O => XLXI_34_ResDORdy_DInToggle_14629
    );
  XLXI_31_XLXI_27_Tone_DUMMY_2_91 : X_LUT4
    generic map(
      INIT => X"0CAA",
      LOC => "SLICE_X20Y47"
    )
    port map (
      ADR0 => Tone_2_OBUF_13774,
      ADR1 => XLXI_31_FileReader_Tone_Char(5),
      ADR2 => N164,
      ADR3 => XLXI_31_XLXI_27_state(0),
      O => XLXI_31_XLXN_371(2)
    );
  XLXI_31_FileReader_Playing_Time_mux0000_1_10 : X_LUT4
    generic map(
      INIT => X"FCCC",
      LOC => "SLICE_X3Y51"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_FileReader_Playing_Time_mux0000_1_2_14633,
      ADR2 => XLXI_31_FileReader_Playing_Time_mux0000_0_5,
      ADR3 => XLXI_31_FileReader_Playing_Time_mult0000(30),
      O => XLXI_31_FileReader_Playing_Time_mux0000(1)
    );
  XLXI_31_FileReader_Playing_Time_30 : X_FF
    generic map(
      LOC => "SLICE_X3Y51",
      INIT => '0'
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_30_DXMUX_45931,
      CE => VCC,
      CLK => XLXI_31_FileReader_Playing_Time_30_CLKINV_45914,
      SET => GND,
      RST => GND,
      O => XLXI_31_FileReader_Playing_Time(30)
    );
  XLXI_31_FileReader_Playing_Time_mux0000_2_10 : X_LUT4
    generic map(
      INIT => X"FCF0",
      LOC => "SLICE_X2Y51"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_FileReader_Playing_Time_mux0000_0_5,
      ADR2 => XLXI_31_FileReader_Playing_Time_mux0000_2_2_14634,
      ADR3 => XLXI_31_FileReader_Playing_Time_mult0000(29),
      O => XLXI_31_FileReader_Playing_Time_mux0000(2)
    );
  XLXI_31_FileReader_Playing_Time_29 : X_FF
    generic map(
      LOC => "SLICE_X2Y51",
      INIT => '0'
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_29_DXMUX_45962,
      CE => VCC,
      CLK => XLXI_31_FileReader_Playing_Time_29_CLKINV_45945,
      SET => GND,
      RST => GND,
      O => XLXI_31_FileReader_Playing_Time(29)
    );
  XLXI_31_FileReader_Playing_Time_mux0000_3_10 : X_LUT4
    generic map(
      INIT => X"EEAA",
      LOC => "SLICE_X0Y48"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Playing_Time_mux0000_3_2_14635,
      ADR1 => XLXI_31_FileReader_Playing_Time_mux0000_0_5,
      ADR2 => VCC,
      ADR3 => XLXI_31_FileReader_Playing_Time_mult0000(28),
      O => XLXI_31_FileReader_Playing_Time_mux0000(3)
    );
  XLXI_31_FileReader_Playing_Time_28 : X_FF
    generic map(
      LOC => "SLICE_X0Y48",
      INIT => '0'
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_28_DXMUX_45993,
      CE => VCC,
      CLK => XLXI_31_FileReader_Playing_Time_28_CLKINV_45976,
      SET => GND,
      RST => GND,
      O => XLXI_31_FileReader_Playing_Time(28)
    );
  XLXI_31_FileReader_Playing_Time_mux0000_4_10 : X_LUT4
    generic map(
      INIT => X"EAEA",
      LOC => "SLICE_X2Y49"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Playing_Time_mux0000_4_2_14636,
      ADR1 => XLXI_31_FileReader_Playing_Time_mux0000_0_5,
      ADR2 => XLXI_31_FileReader_Playing_Time_mult0000(27),
      ADR3 => VCC,
      O => XLXI_31_FileReader_Playing_Time_mux0000(4)
    );
  XLXI_31_FileReader_Playing_Time_27 : X_FF
    generic map(
      LOC => "SLICE_X2Y49",
      INIT => '0'
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_27_DXMUX_46024,
      CE => VCC,
      CLK => XLXI_31_FileReader_Playing_Time_27_CLKINV_46007,
      SET => GND,
      RST => GND,
      O => XLXI_31_FileReader_Playing_Time(27)
    );
  XLXI_31_FileReader_Playing_Time_mux0000_5_10 : X_LUT4
    generic map(
      INIT => X"EEAA",
      LOC => "SLICE_X0Y46"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Playing_Time_mux0000_5_2_14637,
      ADR1 => XLXI_31_FileReader_Playing_Time_mux0000_0_5,
      ADR2 => VCC,
      ADR3 => XLXI_31_FileReader_Playing_Time_mult0000(26),
      O => XLXI_31_FileReader_Playing_Time_mux0000(5)
    );
  XLXI_27_XLXI_90_DO_0 : X_FF
    generic map(
      LOC => "SLICE_X15Y46",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_DO_1_DYMUX_45802,
      CE => XLXI_27_XLXI_90_DO_1_CEINV_45799,
      CLK => XLXI_27_XLXI_90_DO_1_CLKINV_45800,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_DO(0)
    );
  XLXI_27_XLXI_90_DO_1 : X_FF
    generic map(
      LOC => "SLICE_X15Y46",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_DO_1_DXMUX_45808,
      CE => XLXI_27_XLXI_90_DO_1_CEINV_45799,
      CLK => XLXI_27_XLXI_90_DO_1_CLKINV_45800,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_DO(1)
    );
  XLXI_27_XLXI_90_DO_2 : X_FF
    generic map(
      LOC => "SLICE_X12Y47",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_DO_3_DYMUX_45822,
      CE => XLXI_27_XLXI_90_DO_3_CEINV_45819,
      CLK => XLXI_27_XLXI_90_DO_3_CLKINV_45820,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_DO(2)
    );
  XLXI_27_XLXI_90_DO_3 : X_FF
    generic map(
      LOC => "SLICE_X12Y47",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_DO_3_DXMUX_45828,
      CE => XLXI_27_XLXI_90_DO_3_CEINV_45819,
      CLK => XLXI_27_XLXI_90_DO_3_CLKINV_45820,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_DO(3)
    );
  XLXI_27_XLXI_90_DO_4 : X_FF
    generic map(
      LOC => "SLICE_X14Y47",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_DO_5_DYMUX_45842,
      CE => XLXI_27_XLXI_90_DO_5_CEINV_45839,
      CLK => XLXI_27_XLXI_90_DO_5_CLKINV_45840,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_DO(4)
    );
  XLXI_27_XLXI_90_DO_5 : X_FF
    generic map(
      LOC => "SLICE_X14Y47",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_DO_5_DXMUX_45848,
      CE => XLXI_27_XLXI_90_DO_5_CEINV_45839,
      CLK => XLXI_27_XLXI_90_DO_5_CLKINV_45840,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_DO(5)
    );
  XLXI_27_XLXI_90_DO_6 : X_FF
    generic map(
      LOC => "SLICE_X14Y44",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_DO_7_DYMUX_45862,
      CE => XLXI_27_XLXI_90_DO_7_CEINV_45859,
      CLK => XLXI_27_XLXI_90_DO_7_CLKINV_45860,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_DO(6)
    );
  XLXI_27_XLXI_90_DO_7 : X_FF
    generic map(
      LOC => "SLICE_X14Y44",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_DO_7_DXMUX_45868,
      CE => XLXI_27_XLXI_90_DO_7_CEINV_45859,
      CLK => XLXI_27_XLXI_90_DO_7_CLKINV_45860,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_DO(7)
    );
  XLXI_31_FileReader_Playing_Time_mux0000_0_10 : X_LUT4
    generic map(
      INIT => X"FFC0",
      LOC => "SLICE_X2Y50"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_FileReader_Playing_Time_mux0000_0_5,
      ADR2 => XLXI_31_FileReader_Playing_Time_mult0000(31),
      ADR3 => XLXI_31_FileReader_Playing_Time_mux0000_0_2_14631,
      O => XLXI_31_FileReader_Playing_Time_mux0000(0)
    );
  XLXI_31_FileReader_Playing_Time_31 : X_FF
    generic map(
      LOC => "SLICE_X2Y50",
      INIT => '0'
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_31_DXMUX_45900,
      CE => VCC,
      CLK => XLXI_31_FileReader_Playing_Time_31_CLKINV_45883,
      SET => GND,
      RST => GND,
      O => XLXI_31_FileReader_Playing_Time(31)
    );
  XLXI_27_XLXI_90_adrSec_mux0002_21_0 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X55Y61"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_90_State(10),
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_90_adrRootDir(21),
      O => XLXI_27_XLXI_90_adrSec_mux0002_21_0_46342
    );
  XLXI_27_XLXI_90_adrSec_mux0002_20_0 : X_LUT4
    generic map(
      INIT => X"A0A0",
      LOC => "SLICE_X53Y57"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrRootDir(20),
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_90_State(10),
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_adrSec_mux0002_20_0_46366
    );
  XLXI_27_XLXI_90_adrSec_mux0002_19_0 : X_LUT4
    generic map(
      INIT => X"F000",
      LOC => "SLICE_X52Y63"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_90_State(10),
      ADR3 => XLXI_27_XLXI_90_adrRootDir(19),
      O => XLXI_27_XLXI_90_adrSec_mux0002_19_0_46390
    );
  XLXI_27_XLXI_90_adrSec_mux0002_18_0 : X_LUT4
    generic map(
      INIT => X"C0C0",
      LOC => "SLICE_X52Y64"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_90_adrRootDir(18),
      ADR2 => XLXI_27_XLXI_90_State(10),
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_adrSec_mux0002_18_0_46414
    );
  XLXI_27_XLXI_90_adrSec_mux0002_17_0 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X52Y61"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrRootDir(17),
      ADR1 => XLXI_27_XLXI_90_State(10),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_adrSec_mux0002_17_0_46438
    );
  XLXI_27_XLXI_90_adrSec_mux0002_16_0 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X50Y56"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrRootDir(16),
      ADR1 => XLXI_27_XLXI_90_State(10),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_adrSec_mux0002_16_0_46462
    );
  XLXI_31_XLXI_22_Period_15_mux00011 : X_LUT4
    generic map(
      INIT => X"FEEE",
      LOC => "SLICE_X17Y25"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Period_6_mux0007_0,
      ADR1 => XLXI_31_XLXI_22_Period_19_mux0001_0,
      ADR2 => XLXI_31_XLXI_22_Mrom_rom00004,
      ADR3 => XLXI_31_XLXI_22_Period_21_and0000,
      O => XLXI_31_XLXI_22_Period_15_mux0001
    );
  XLXI_31_FileReader_Playing_Time_26 : X_FF
    generic map(
      LOC => "SLICE_X0Y46",
      INIT => '0'
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_26_DXMUX_46055,
      CE => VCC,
      CLK => XLXI_31_FileReader_Playing_Time_26_CLKINV_46038,
      SET => GND,
      RST => GND,
      O => XLXI_31_FileReader_Playing_Time(26)
    );
  XLXI_31_FileReader_Playing_Time_mux0000_6_10 : X_LUT4
    generic map(
      INIT => X"FFA0",
      LOC => "SLICE_X3Y44"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Playing_Time_mux0000_0_5,
      ADR1 => VCC,
      ADR2 => XLXI_31_FileReader_Playing_Time_mult0000(25),
      ADR3 => XLXI_31_FileReader_Playing_Time_mux0000_6_2_14638,
      O => XLXI_31_FileReader_Playing_Time_mux0000(6)
    );
  XLXI_31_FileReader_Playing_Time_25 : X_FF
    generic map(
      LOC => "SLICE_X3Y44",
      INIT => '0'
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_25_DXMUX_46086,
      CE => VCC,
      CLK => XLXI_31_FileReader_Playing_Time_25_CLKINV_46069,
      SET => GND,
      RST => GND,
      O => XLXI_31_FileReader_Playing_Time(25)
    );
  XLXI_31_FileReader_Playing_Time_mux0000_7_10 : X_LUT4
    generic map(
      INIT => X"EAEA",
      LOC => "SLICE_X2Y53"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Playing_Time_mux0000_7_2_14639,
      ADR1 => XLXI_31_FileReader_Playing_Time_mux0000_0_5,
      ADR2 => XLXI_31_FileReader_Playing_Time_mult0000(24),
      ADR3 => VCC,
      O => XLXI_31_FileReader_Playing_Time_mux0000(7)
    );
  XLXI_31_FileReader_Playing_Time_24 : X_FF
    generic map(
      LOC => "SLICE_X2Y53",
      INIT => '0'
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_24_DXMUX_46117,
      CE => VCC,
      CLK => XLXI_31_FileReader_Playing_Time_24_CLKINV_46100,
      SET => GND,
      RST => GND,
      O => XLXI_31_FileReader_Playing_Time(24)
    );
  XLXI_31_FileReader_Playing_Time_mux0000_8_10 : X_LUT4
    generic map(
      INIT => X"EEAA",
      LOC => "SLICE_X2Y52"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Playing_Time_mux0000_8_2_14640,
      ADR1 => XLXI_31_FileReader_Playing_Time_mux0000_0_5,
      ADR2 => VCC,
      ADR3 => XLXI_31_FileReader_Playing_Time_mult0000(23),
      O => XLXI_31_FileReader_Playing_Time_mux0000(8)
    );
  XLXI_31_FileReader_Playing_Time_23 : X_FF
    generic map(
      LOC => "SLICE_X2Y52",
      INIT => '0'
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_23_DXMUX_46148,
      CE => VCC,
      CLK => XLXI_31_FileReader_Playing_Time_23_CLKINV_46131,
      SET => GND,
      RST => GND,
      O => XLXI_31_FileReader_Playing_Time(23)
    );
  XLXI_31_FileReader_Playing_Time_mux0000_9_10 : X_LUT4
    generic map(
      INIT => X"FAF0",
      LOC => "SLICE_X1Y44"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Playing_Time_mult0000(22),
      ADR1 => VCC,
      ADR2 => XLXI_31_FileReader_Playing_Time_mux0000_9_2_14641,
      ADR3 => XLXI_31_FileReader_Playing_Time_mux0000_0_5,
      O => XLXI_31_FileReader_Playing_Time_mux0000(9)
    );
  XLXI_31_FileReader_Playing_Time_22 : X_FF
    generic map(
      LOC => "SLICE_X1Y44",
      INIT => '0'
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_22_DXMUX_46179,
      CE => VCC,
      CLK => XLXI_31_FileReader_Playing_Time_22_CLKINV_46162,
      SET => GND,
      RST => GND,
      O => XLXI_31_FileReader_Playing_Time(22)
    );
  XLXI_27_XLXI_86_XLXI_2_Result_4_13 : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X30Y82"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_2_divSCK(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_86_XLXI_2_Result_4_1_bdd0,
      O => XLXI_27_XLXI_86_XLXI_2_Result_4_1_46206
    );
  XLXI_27_XLXI_86_XLXI_2_divSCK_4 : X_FF
    generic map(
      LOC => "SLICE_X30Y82",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_divSCK_4_DXMUX_46209,
      CE => VCC,
      CLK => XLXI_27_XLXI_86_XLXI_2_divSCK_4_CLKINV_46192,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_86_XLXI_2_divSCK(4)
    );
  XLXI_27_XLXI_86_XLXI_2_Result_4_1 : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X33Y82"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_2_cntSCK(4),
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_86_XLXI_2_Result_4_bdd0,
      ADR3 => VCC,
      O => XLXI_27_XLXI_86_XLXI_2_Result(4)
    );
  XLXI_27_XLXI_86_XLXI_2_cntSCK_4 : X_SFF
    generic map(
      LOC => "SLICE_X33Y82",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_2_cntSCK_4_DXMUX_46243,
      CE => XLXI_27_XLXI_86_XLXI_2_cntSCK_4_CEINV_46224,
      CLK => XLXI_27_XLXI_86_XLXI_2_cntSCK_4_CLKINV_46225,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_86_XLXI_2_cntSCK_4_SRINV_46226,
      O => XLXI_27_XLXI_86_XLXI_2_cntSCK(4)
    );
  XLXI_31_XLXI_4_next_state_10_5 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X35Y49"
    )
    port map (
      ADR0 => XLXN_119,
      ADR1 => N6_0,
      ADR2 => XLXN_116(6),
      ADR3 => XLXN_116(7),
      O => XLXI_31_XLXI_4_next_state_10_bdd4_pack_1
    );
  XLXI_31_XLXI_4_next_state_6_11 : X_LUT4
    generic map(
      INIT => X"0020",
      LOC => "SLICE_X35Y49"
    )
    port map (
      ADR0 => XLXN_116(3),
      ADR1 => XLXI_31_XLXI_4_next_state_10_bdd4,
      ADR2 => XLXN_116(5),
      ADR3 => XLXN_116(4),
      O => XLXI_31_XLXI_4_next_state(6)
    );
  XLXI_31_XLXI_4_state_6 : X_SFF
    generic map(
      LOC => "SLICE_X35Y49",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_4_state_6_DXMUX_46279,
      CE => XLXI_31_XLXI_4_state_6_CEINV_46262,
      CLK => XLXI_31_XLXI_4_state_6_CLKINV_46263,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_31_XLXI_4_state_6_SRINV_46264,
      O => XLXI_31_XLXI_4_state(6)
    );
  XLXI_31_XLXI_4_next_state_11_6 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X35Y48"
    )
    port map (
      ADR0 => XLXN_119,
      ADR1 => XLXN_116(6),
      ADR2 => N4_0,
      ADR3 => XLXN_116(7),
      O => XLXI_31_XLXI_4_next_state_11_bdd4_pack_1
    );
  XLXI_31_XLXI_4_next_state_8_11 : X_LUT4
    generic map(
      INIT => X"0020",
      LOC => "SLICE_X35Y48"
    )
    port map (
      ADR0 => XLXN_116(5),
      ADR1 => XLXI_31_XLXI_4_next_state_11_bdd4,
      ADR2 => XLXN_116(4),
      ADR3 => XLXN_116(3),
      O => XLXI_31_XLXI_4_next_state(8)
    );
  XLXI_31_XLXI_4_state_8 : X_SFF
    generic map(
      LOC => "SLICE_X35Y48",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_4_state_8_DXMUX_46315,
      CE => XLXI_31_XLXI_4_state_8_CEINV_46298,
      CLK => XLXI_31_XLXI_4_state_8_CLKINV_46299,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_31_XLXI_4_state_8_SRINV_46300,
      O => XLXI_31_XLXI_4_state(8)
    );
  XLXI_27_XLXI_86_XLXI_1_regMISO_3 : X_FF
    generic map(
      LOC => "SLICE_X43Y68",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_regMISO_3_DXMUX_46612,
      CE => XLXI_27_XLXI_86_XLXI_1_regMISO_3_CEINV_46603,
      CLK => XLXI_27_XLXI_86_XLXI_1_regMISO_3_CLKINV_46604,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_86_XLXI_1_regMISO(3)
    );
  XLXI_27_XLXI_86_XLXI_1_regMISO_4 : X_FF
    generic map(
      LOC => "SLICE_X44Y69",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_regMISO_5_DYMUX_46626,
      CE => XLXI_27_XLXI_86_XLXI_1_regMISO_5_CEINV_46623,
      CLK => XLXI_27_XLXI_86_XLXI_1_regMISO_5_CLKINV_46624,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_86_XLXI_1_regMISO(4)
    );
  XLXI_27_XLXI_86_XLXI_1_regMISO_5 : X_FF
    generic map(
      LOC => "SLICE_X44Y69",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_regMISO_5_DXMUX_46632,
      CE => XLXI_27_XLXI_86_XLXI_1_regMISO_5_CEINV_46623,
      CLK => XLXI_27_XLXI_86_XLXI_1_regMISO_5_CLKINV_46624,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_86_XLXI_1_regMISO(5)
    );
  XLXI_27_XLXI_86_XLXI_1_regMISO_6 : X_FF
    generic map(
      LOC => "SLICE_X43Y70",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_regMISO_7_DYMUX_46646,
      CE => XLXI_27_XLXI_86_XLXI_1_regMISO_7_CEINV_46643,
      CLK => XLXI_27_XLXI_86_XLXI_1_regMISO_7_CLKINV_46644,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_86_XLXI_1_regMISO(6)
    );
  XLXI_27_XLXI_86_XLXI_1_regMISO_7 : X_FF
    generic map(
      LOC => "SLICE_X43Y70",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_regMISO_7_DXMUX_46652,
      CE => XLXI_27_XLXI_86_XLXI_1_regMISO_7_CEINV_46643,
      CLK => XLXI_27_XLXI_86_XLXI_1_regMISO_7_CLKINV_46644,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_86_XLXI_1_regMISO(7)
    );
  XLXI_33_ResStart_DInToggle_SR_0 : X_FF
    generic map(
      LOC => "SLICE_X31Y13",
      INIT => '0'
    )
    port map (
      I => XLXI_33_ResStart_DInToggle_SR_1_DYMUX_46664,
      CE => VCC,
      CLK => XLXI_33_ResStart_DInToggle_SR_1_CLKINV_46662,
      SET => GND,
      RST => GND,
      O => XLXI_33_ResStart_DInToggle_SR(0)
    );
  XLXI_33_ResStart_DInToggle_SR_1 : X_FF
    generic map(
      LOC => "SLICE_X31Y13",
      INIT => '0'
    )
    port map (
      I => XLXI_33_ResStart_DInToggle_SR_1_DXMUX_46669,
      CE => VCC,
      CLK => XLXI_33_ResStart_DInToggle_SR_1_CLKINV_46662,
      SET => GND,
      RST => GND,
      O => XLXI_33_ResStart_DInToggle_SR(1)
    );
  XLXI_27_XLXI_89_Full512_mux0000232 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X18Y42"
    )
    port map (
      ADR0 => XLXI_27_XLXI_89_cntBytes(4),
      ADR1 => XLXI_27_XLXI_89_cntBytes(2),
      ADR2 => XLXI_27_XLXI_89_cntBytes(11),
      ADR3 => XLXI_27_XLXI_89_cntBytes(3),
      O => XLXI_27_XLXI_89_Full512_mux0000232_46706
    );
  XLXI_27_XLXI_90_FSize_0_mux0000_SW0 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X46Y59"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_N49,
      ADR1 => XLXI_27_XLXI_90_N111,
      ADR2 => XLXI_27_XLXI_86_XLXI_1_regMISO(0),
      ADR3 => XLXI_27_XLXI_90_FSize(0),
      O => XLXI_27_N34
    );
  XLXI_27_XLXI_90_State_mux0002_7_1331 : X_LUT4
    generic map(
      INIT => X"2000",
      LOC => "SLICE_X43Y58"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_N31,
      ADR1 => XLXI_27_XLXI_86_XLXI_1_State(1),
      ADR2 => XLXI_27_XLXI_90_State_mux0002_7_111_14644,
      ADR3 => XLXI_27_XLXI_90_State_mux0002_7_16_0,
      O => XLXI_27_XLXI_90_State_mux0002_7_133
    );
  XLXI_27_XLXI_90_State_24 : X_SFF
    generic map(
      LOC => "SLICE_X43Y58",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_State_24_DXMUX_46865,
      CE => VCC,
      CLK => XLXI_27_XLXI_90_State_24_CLKINV_46849,
      SET => GND,
      RST => GND,
      SSET => XLXI_27_XLXI_90_State_24_SRINV_46850,
      SRST => GND,
      O => XLXI_27_XLXI_90_State(24)
    );
  XLXI_31_XLXI_22_Tone_1_Q : X_LUT4
    generic map(
      INIT => X"0002",
      LOC => "SLICE_X24Y22"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_Period_21_and0000,
      ADR1 => XLXI_31_XLXN_373_3_0,
      ADR2 => XLXI_31_XLXN_373_2_0,
      ADR3 => N176,
      O => XLXI_31_XLXI_22_Tone_1_1
    );
  XLXI_31_XLXI_27_File_Source_Selected : X_SFF
    generic map(
      LOC => "SLICE_X30Y51",
      INIT => '1'
    )
    port map (
      I => XLXI_31_XLXI_27_File_Source_Selected_DYMUX_46903,
      CE => XLXI_31_XLXI_27_File_Source_Selected_CEINV_46899,
      CLK => XLXI_31_XLXI_27_File_Source_Selected_CLKINV_46900,
      SET => GND,
      RST => GND,
      SSET => XLXI_31_XLXI_27_File_Source_Selected_SRINV_46901,
      SRST => GND,
      O => XLXI_31_XLXI_27_File_Source_Selected_12344
    );
  XLXI_31_XLXI_22_Period_11_mux000611 : X_LUT4
    generic map(
      INIT => X"0050",
      LOC => "SLICE_X22Y11"
    )
    port map (
      ADR0 => XLXI_31_XLXN_373(0),
      ADR1 => VCC,
      ADR2 => XLXI_31_XLXI_22_Period_21_and0000,
      ADR3 => XLXI_31_XLXN_373_3_0,
      O => XLXI_31_XLXI_22_N64
    );
  XLXI_27_XLXI_86_XLXI_1_regMISO_1_1 : X_FF
    generic map(
      LOC => "SLICE_X43Y65",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_regMISO_1_1_DYMUX_46952,
      CE => XLXI_27_XLXI_86_XLXI_1_regMISO_1_1_CEINV_46949,
      CLK => XLXI_27_XLXI_86_XLXI_1_regMISO_1_1_CLKINV_46950,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_86_XLXI_1_regMISO_1_1_14573
    );
  XLXI_27_XLXI_86_XLXI_1_regMISO_3_1 : X_FF
    generic map(
      LOC => "SLICE_X44Y64",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_regMISO_3_1_DYMUX_46964,
      CE => XLXI_27_XLXI_86_XLXI_1_regMISO_3_1_CEINV_46961,
      CLK => XLXI_27_XLXI_86_XLXI_1_regMISO_3_1_CLKINV_46962,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_86_XLXI_1_regMISO_3_1_14299
    );
  XLXI_31_FileReader_Octave_Char_0 : X_FF
    generic map(
      LOC => "SLICE_X13Y36",
      INIT => '0'
    )
    port map (
      I => XLXI_31_FileReader_Octave_Char_1_DYMUX_46742,
      CE => XLXI_31_FileReader_Octave_Char_1_CEINV_46739,
      CLK => XLXI_31_FileReader_Octave_Char_1_CLKINV_46740,
      SET => GND,
      RST => GND,
      O => XLXI_31_FileReader_Octave_Char(0)
    );
  XLXI_31_FileReader_Octave_Char_1 : X_FF
    generic map(
      LOC => "SLICE_X13Y36",
      INIT => '0'
    )
    port map (
      I => XLXI_31_FileReader_Octave_Char_1_DXMUX_46748,
      CE => XLXI_31_FileReader_Octave_Char_1_CEINV_46739,
      CLK => XLXI_31_FileReader_Octave_Char_1_CLKINV_46740,
      SET => GND,
      RST => GND,
      O => XLXI_31_FileReader_Octave_Char(1)
    );
  XLXI_31_FileReader_Octave_Char_2 : X_FF
    generic map(
      LOC => "SLICE_X13Y37",
      INIT => '0'
    )
    port map (
      I => XLXI_31_FileReader_Octave_Char_3_DYMUX_46762,
      CE => XLXI_31_FileReader_Octave_Char_3_CEINV_46759,
      CLK => XLXI_31_FileReader_Octave_Char_3_CLKINV_46760,
      SET => GND,
      RST => GND,
      O => XLXI_31_FileReader_Octave_Char(2)
    );
  XLXI_31_FileReader_Octave_Char_3 : X_FF
    generic map(
      LOC => "SLICE_X13Y37",
      INIT => '0'
    )
    port map (
      I => XLXI_31_FileReader_Octave_Char_3_DXMUX_46768,
      CE => XLXI_31_FileReader_Octave_Char_3_CEINV_46759,
      CLK => XLXI_31_FileReader_Octave_Char_3_CLKINV_46760,
      SET => GND,
      RST => GND,
      O => XLXI_31_FileReader_Octave_Char(3)
    );
  XLXI_31_FileReader_Octave_Char_4 : X_FF
    generic map(
      LOC => "SLICE_X15Y34",
      INIT => '0'
    )
    port map (
      I => XLXI_31_FileReader_Octave_Char_5_DYMUX_46782,
      CE => XLXI_31_FileReader_Octave_Char_5_CEINV_46779,
      CLK => XLXI_31_FileReader_Octave_Char_5_CLKINV_46780,
      SET => GND,
      RST => GND,
      O => XLXI_31_FileReader_Octave_Char(4)
    );
  XLXI_31_FileReader_Octave_Char_5 : X_FF
    generic map(
      LOC => "SLICE_X15Y34",
      INIT => '0'
    )
    port map (
      I => XLXI_31_FileReader_Octave_Char_5_DXMUX_46788,
      CE => XLXI_31_FileReader_Octave_Char_5_CEINV_46779,
      CLK => XLXI_31_FileReader_Octave_Char_5_CLKINV_46780,
      SET => GND,
      RST => GND,
      O => XLXI_31_FileReader_Octave_Char(5)
    );
  XLXI_31_XLXI_27_Octave_DUMMY_1_SW0 : X_LUT4
    generic map(
      INIT => X"AFAF",
      LOC => "SLICE_X13Y34"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Octave_Char(3),
      ADR1 => VCC,
      ADR2 => XLXI_31_FileReader_Octave_Char(1),
      ADR3 => VCC,
      O => N92
    );
  XLXI_31_FileReader_Octave_Char_6 : X_FF
    generic map(
      LOC => "SLICE_X14Y34",
      INIT => '0'
    )
    port map (
      I => XLXI_31_FileReader_Octave_Char_7_DYMUX_46826,
      CE => XLXI_31_FileReader_Octave_Char_7_CEINV_46823,
      CLK => XLXI_31_FileReader_Octave_Char_7_CLKINV_46824,
      SET => GND,
      RST => GND,
      O => XLXI_31_FileReader_Octave_Char(6)
    );
  XLXI_31_FileReader_Octave_Char_7 : X_FF
    generic map(
      LOC => "SLICE_X14Y34",
      INIT => '0'
    )
    port map (
      I => XLXI_31_FileReader_Octave_Char_7_DXMUX_46832,
      CE => XLXI_31_FileReader_Octave_Char_7_CEINV_46823,
      CLK => XLXI_31_FileReader_Octave_Char_7_CLKINV_46824,
      SET => GND,
      RST => GND,
      O => XLXI_31_FileReader_Octave_Char(7)
    );
  XLXI_31_FileReader_Playing_Time_mux0000_13_10 : X_LUT4
    generic map(
      INIT => X"FCCC",
      LOC => "SLICE_X0Y58"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_FileReader_Playing_Time_mux0000_13_2_14649,
      ADR2 => XLXI_31_FileReader_Playing_Time_mux0000_0_5,
      ADR3 => XLXI_31_FileReader_Playing_Time_mult0000(18),
      O => XLXI_31_FileReader_Playing_Time_mux0000(13)
    );
  XLXI_31_FileReader_Playing_Time_18 : X_FF
    generic map(
      LOC => "SLICE_X0Y58",
      INIT => '0'
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_18_DXMUX_47125,
      CE => VCC,
      CLK => XLXI_31_FileReader_Playing_Time_18_CLKINV_47108,
      SET => GND,
      RST => GND,
      O => XLXI_31_FileReader_Playing_Time(18)
    );
  XLXI_31_FileReader_Playing_Time_mux0000_16_2 : X_LUT4
    generic map(
      INIT => X"F8F8",
      LOC => "SLICE_X2Y32"
    )
    port map (
      ADR0 => XLXI_31_FileReader_N0,
      ADR1 => XLXI_31_FileReader_Playing_Time(15),
      ADR2 => XLXI_31_FileReader_N5,
      ADR3 => VCC,
      O => XLXI_31_FileReader_Playing_Time_mux0000_16_2_47150
    );
  XLXI_31_FileReader_Playing_Time_mux0000_14_10 : X_LUT4
    generic map(
      INIT => X"FFC0",
      LOC => "SLICE_X2Y40"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_FileReader_Playing_Time_mult0000(17),
      ADR2 => XLXI_31_FileReader_Playing_Time_mux0000_0_5,
      ADR3 => XLXI_31_FileReader_Playing_Time_mux0000_14_2_14650,
      O => XLXI_31_FileReader_Playing_Time_mux0000(14)
    );
  XLXI_31_FileReader_Playing_Time_17 : X_FF
    generic map(
      LOC => "SLICE_X2Y40",
      INIT => '0'
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_17_DXMUX_47180,
      CE => VCC,
      CLK => XLXI_31_FileReader_Playing_Time_17_CLKINV_47163,
      SET => GND,
      RST => GND,
      O => XLXI_31_FileReader_Playing_Time(17)
    );
  XLXI_31_FileReader_Playing_Time_mux0000_17_2 : X_LUT4
    generic map(
      INIT => X"FAF0",
      LOC => "SLICE_X2Y33"
    )
    port map (
      ADR0 => XLXI_31_FileReader_N0,
      ADR1 => VCC,
      ADR2 => XLXI_31_FileReader_N5,
      ADR3 => XLXI_31_FileReader_Playing_Time(14),
      O => XLXI_31_FileReader_Playing_Time_mux0000_17_2_47205
    );
  XLXI_27_XLXI_90_Res_Go_DInToggle : X_FF
    generic map(
      LOC => "SLICE_X30Y57",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_Res_Go_DInToggle_DYMUX_47215,
      CE => XLXI_27_XLXI_90_Res_Go_DInToggle_CEINV_47212,
      CLK => XLXI_27_XLXI_90_Res_Go_DInToggle_CLKINV_47213,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_90_Res_Go_DInToggle_12474
    );
  XLXI_31_FileReader_Playing_Time_mux0000_18_2 : X_LUT4
    generic map(
      INIT => X"ECEC",
      LOC => "SLICE_X0Y41"
    )
    port map (
      ADR0 => XLXI_31_FileReader_N0,
      ADR1 => XLXI_31_FileReader_N5,
      ADR2 => XLXI_31_FileReader_Playing_Time(13),
      ADR3 => VCC,
      O => XLXI_31_FileReader_Playing_Time_mux0000_18_2_47241
    );
  XLXI_27_XLXI_86_XLXI_1_regMISO_4_1 : X_FF
    generic map(
      LOC => "SLICE_X45Y66",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_regMISO_4_1_DYMUX_46976,
      CE => XLXI_27_XLXI_86_XLXI_1_regMISO_4_1_CEINV_46973,
      CLK => XLXI_27_XLXI_86_XLXI_1_regMISO_4_1_CLKINV_46974,
      SET => GND,
      RST => GND,
      O => XLXI_27_XLXI_86_XLXI_1_regMISO_4_1_14300
    );
  XLXI_31_FileReader_Playing_Time_mux0000_10_10 : X_LUT4
    generic map(
      INIT => X"FFA0",
      LOC => "SLICE_X0Y56"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Playing_Time_mux0000_0_5,
      ADR1 => VCC,
      ADR2 => XLXI_31_FileReader_Playing_Time_mult0000(21),
      ADR3 => XLXI_31_FileReader_Playing_Time_mux0000_10_2_14646,
      O => XLXI_31_FileReader_Playing_Time_mux0000(10)
    );
  XLXI_31_FileReader_Playing_Time_21 : X_FF
    generic map(
      LOC => "SLICE_X0Y56",
      INIT => '0'
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_21_DXMUX_47008,
      CE => VCC,
      CLK => XLXI_31_FileReader_Playing_Time_21_CLKINV_46991,
      SET => GND,
      RST => GND,
      O => XLXI_31_FileReader_Playing_Time(21)
    );
  XLXI_31_FileReader_Playing_Time_mux0000_11_10 : X_LUT4
    generic map(
      INIT => X"FFC0",
      LOC => "SLICE_X1Y57"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_FileReader_Playing_Time_mux0000_0_5,
      ADR2 => XLXI_31_FileReader_Playing_Time_mult0000(20),
      ADR3 => XLXI_31_FileReader_Playing_Time_mux0000_11_2_14647,
      O => XLXI_31_FileReader_Playing_Time_mux0000(11)
    );
  XLXI_31_FileReader_Playing_Time_20 : X_FF
    generic map(
      LOC => "SLICE_X1Y57",
      INIT => '0'
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_20_DXMUX_47039,
      CE => VCC,
      CLK => XLXI_31_FileReader_Playing_Time_20_CLKINV_47022,
      SET => GND,
      RST => GND,
      O => XLXI_31_FileReader_Playing_Time(20)
    );
  XLXI_31_FileReader_Playing_Time_mux0000_12_10 : X_LUT4
    generic map(
      INIT => X"FAF0",
      LOC => "SLICE_X2Y39"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Playing_Time_mult0000(19),
      ADR1 => VCC,
      ADR2 => XLXI_31_FileReader_Playing_Time_mux0000_12_2_14648,
      ADR3 => XLXI_31_FileReader_Playing_Time_mux0000_0_5,
      O => XLXI_31_FileReader_Playing_Time_mux0000(12)
    );
  XLXI_31_FileReader_Playing_Time_19 : X_FF
    generic map(
      LOC => "SLICE_X2Y39",
      INIT => '0'
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_19_DXMUX_47070,
      CE => VCC,
      CLK => XLXI_31_FileReader_Playing_Time_19_CLKINV_47053,
      SET => GND,
      RST => GND,
      O => XLXI_31_FileReader_Playing_Time(19)
    );
  XLXI_31_FileReader_Playing_Time_mux0000_15_2 : X_LUT4
    generic map(
      INIT => X"F8F8",
      LOC => "SLICE_X0Y36"
    )
    port map (
      ADR0 => XLXI_31_FileReader_N0,
      ADR1 => XLXI_31_FileReader_Playing_Time(16),
      ADR2 => XLXI_31_FileReader_N5,
      ADR3 => VCC,
      O => XLXI_31_FileReader_Playing_Time_mux0000_15_2_47095
    );
  XLXI_31_FileReader_Playing_Time_mux0000_27_SW0 : X_LUT4
    generic map(
      INIT => X"AE0C",
      LOC => "SLICE_X0Y34"
    )
    port map (
      ADR0 => XLXI_31_FileReader_N0,
      ADR1 => XLXI_31_FileReader_State_cmp_eq0012,
      ADR2 => XLXN_155(4),
      ADR3 => XLXI_31_FileReader_Playing_Time(4),
      O => N59
    );
  XLXI_27_XLXI_90_Mcount_cnt32_xor_1_11 : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X47Y42"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_cnt32(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_90_cnt32(1),
      O => XLXI_27_XLXI_90_Result(1)
    );
  XLXI_27_XLXI_90_cnt32_1 : X_SFF
    generic map(
      LOC => "SLICE_X47Y42",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_cnt32_0_DYMUX_47288,
      CE => XLXI_27_XLXI_90_cnt32_0_CEINV_47276,
      CLK => XLXI_27_XLXI_90_cnt32_0_CLKINV_47277,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_90_cnt32_0_SRINV_47278,
      O => XLXI_27_XLXI_90_cnt32(1)
    );
  XLXI_27_XLXI_90_cnt32_0 : X_SFF
    generic map(
      LOC => "SLICE_X47Y42",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_90_cnt32_0_DXMUX_47295,
      CE => XLXI_27_XLXI_90_cnt32_0_CEINV_47276,
      CLK => XLXI_27_XLXI_90_cnt32_0_CLKINV_47277,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_90_cnt32_0_SRINV_47278,
      O => XLXI_27_XLXI_90_cnt32(0)
    );
  XLXI_34_F0 : X_FF
    generic map(
      LOC => "SLICE_X35Y47",
      INIT => '0'
    )
    port map (
      I => XLXN_119_DYMUX_47308,
      CE => XLXN_119_CEINV_47305,
      CLK => XLXN_119_CLKINV_47306,
      SET => GND,
      RST => GND,
      O => XLXN_119
    );
  XLXI_27_XLXI_86_XLXI_1_NextState_2_11 : X_LUT4
    generic map(
      INIT => X"8F88",
      LOC => "SLICE_X37Y76"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_State(2),
      ADR1 => XLXI_27_XLXI_86_XLXI_1_State(1),
      ADR2 => XLXI_27_XLXI_86_XLXI_1_NextState_cmp_eq0000,
      ADR3 => XLXI_27_XLXI_86_XLXI_1_State(2),
      O => XLXI_27_XLXI_86_XLXI_1_NextState_2_11_47338
    );
  XLXI_27_XLXI_86_XLXI_1_State_2 : X_SFF
    generic map(
      LOC => "SLICE_X37Y76",
      INIT => '0'
    )
    port map (
      I => XLXI_27_XLXI_86_XLXI_1_State_2_DXMUX_47341,
      CE => VCC,
      CLK => XLXI_27_XLXI_86_XLXI_1_State_2_CLKINV_47325,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_27_XLXI_86_XLXI_1_State_2_SRINV_47326,
      O => XLXI_27_XLXI_86_XLXI_1_State(2)
    );
  XLXI_27_XLXI_86_XLXI_1_NextState_and000012 : X_LUT4
    generic map(
      INIT => X"7FFF",
      LOC => "SLICE_X34Y70"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_2_regMISO(3),
      ADR1 => XLXI_27_XLXI_86_XLXI_2_regMISO(2),
      ADR2 => XLXI_27_XLXI_86_XLXI_2_regMISO(1),
      ADR3 => XLXI_27_XLXI_86_XLXI_2_regMISO(0),
      O => XLXI_27_XLXI_86_XLXI_1_NextState_and000012_47367
    );
  XLXI_27_XLXI_86_XLXI_1_NextState_18_111 : X_LUT4
    generic map(
      INIT => X"4C00",
      LOC => "SLICE_X34Y71"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_NextState_cmp_eq00044_0,
      ADR1 => XLXI_27_XLXI_86_XLXI_1_NextState_and0000,
      ADR2 => XLXI_27_XLXI_86_XLXI_1_NextState_cmp_eq000412_14462,
      ADR3 => XLXI_27_XLXI_86_XLXI_1_State(11),
      O => XLXI_27_XLXI_86_XLXI_1_NextState_18_11
    );
  XLXI_34_reg11b_9 : X_FF
    generic map(
      LOC => "SLICE_X45Y55",
      INIT => '0'
    )
    port map (
      I => XLXI_34_reg11b_10_DYMUX_48272,
      CE => XLXI_34_reg11b_10_CEINV_48269,
      CLK => XLXI_34_reg11b_10_CLKINV_48270,
      SET => GND,
      RST => GND,
      O => XLXI_34_reg11b(9)
    );
  XLXI_34_reg11b_10 : X_FF
    generic map(
      LOC => "SLICE_X45Y55",
      INIT => '0'
    )
    port map (
      I => XLXI_34_reg11b_10_DXMUX_48278,
      CE => XLXI_34_reg11b_10_CEINV_48269,
      CLK => XLXI_34_reg11b_10_CLKINV_48270,
      SET => GND,
      RST => GND,
      O => XLXI_34_reg11b(10)
    );
  XLXI_34_qPS_Clk_Prev : X_FF
    generic map(
      LOC => "SLICE_X54Y65",
      INIT => '0'
    )
    port map (
      I => XLXI_34_qPS_Clk_Prev_DYMUX_48288,
      CE => VCC,
      CLK => XLXI_34_qPS_Clk_Prev_CLKINV_48286,
      SET => GND,
      RST => GND,
      O => XLXI_34_qPS_Clk_Prev_14373
    );
  XLXI_31_XLXI_22_Period_16_mux00101 : X_LUT4
    generic map(
      INIT => X"20E0",
      LOC => "SLICE_X17Y23"
    )
    port map (
      ADR0 => XLXI_31_XLXN_373(0),
      ADR1 => XLXI_31_XLXN_373_1_0,
      ADR2 => XLXI_31_XLXI_22_N38,
      ADR3 => XLXI_31_XLXN_373_2_0,
      O => XLXI_31_XLXI_22_Period_16_mux0010
    );
  XLXI_27_XLXI_90_adrSec_mux0002_9_0 : X_LUT4
    generic map(
      INIT => X"A0A0",
      LOC => "SLICE_X46Y47"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_State(10),
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_90_adrRootDir(9),
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_adrSec_mux0002_9_0_48349
    );
  XLXI_27_XLXI_90_adrSec_mux0002_8_0 : X_LUT4
    generic map(
      INIT => X"C0C0",
      LOC => "SLICE_X52Y43"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_90_State(10),
      ADR2 => XLXI_27_XLXI_90_adrRootDir(8),
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_adrSec_mux0002_8_0_48373
    );
  XLXI_31_FileReader_Playing_Time_mux0000_23_2 : X_LUT4
    generic map(
      INIT => X"FAF0",
      LOC => "SLICE_X1Y40"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Playing_Time(8),
      ADR1 => VCC,
      ADR2 => XLXI_31_FileReader_N5,
      ADR3 => XLXI_31_FileReader_N0,
      O => XLXI_31_FileReader_Playing_Time_mux0000_23_2_48397
    );
  XLXI_31_XLXI_27_next_state_0_mux0000_SW0 : X_LUT4
    generic map(
      INIT => X"FB20",
      LOC => "SLICE_X29Y48"
    )
    port map (
      ADR0 => XLXN_116(3),
      ADR1 => XLXN_116(0),
      ADR2 => XLXN_116(1),
      ADR3 => XLXI_31_XLXI_27_state(0),
      O => N10_pack_3
    );
  XLXI_31_XLXI_27_next_state_0_mux0000 : X_LUT4
    generic map(
      INIT => X"D8CC",
      LOC => "SLICE_X29Y48"
    )
    port map (
      ADR0 => XLXN_119,
      ADR1 => XLXI_31_XLXI_27_state(0),
      ADR2 => N10,
      ADR3 => XLXI_31_XLXI_27_next_state_0_and0000,
      O => XLXI_31_XLXI_27_next_state
    );
  XLXI_31_XLXI_27_state_0 : X_SFF
    generic map(
      LOC => "SLICE_X29Y48",
      INIT => '0'
    )
    port map (
      I => XLXI_31_XLXI_27_state_0_DXMUX_48593,
      CE => XLXI_31_XLXI_27_state_0_CEINV_48576,
      CLK => XLXI_31_XLXI_27_state_0_CLKINV_48577,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_31_XLXI_27_state_0_SRINV_48578,
      O => XLXI_31_XLXI_27_state(0)
    );
  XLXI_31_XLXI_22_Mmux_Period_2_8_SW0 : X_LUT4
    generic map(
      INIT => X"FEFE",
      LOC => "SLICE_X18Y18"
    )
    port map (
      ADR0 => XLXI_31_XLXI_22_N37_0,
      ADR1 => XLXI_31_XLXI_22_Period_19_mux0001_0,
      ADR2 => XLXI_31_XLXI_22_Period_6_mux0007_0,
      ADR3 => VCC,
      O => N150
    );
  XLXI_34_qPS_Clk : X_FF
    generic map(
      LOC => "SLICE_X64Y64",
      INIT => '0'
    )
    port map (
      I => XLXI_34_qPS_Clk_DYMUX_48642,
      CE => XLXI_34_qPS_Clk_CEINV_48639,
      CLK => XLXI_34_qPS_Clk_CLKINV_48640,
      SET => GND,
      RST => GND,
      O => XLXI_34_qPS_Clk_14372
    );
  XLXI_27_XLXI_90_NextState_cmp_ne000795 : X_LUT4
    generic map(
      INIT => X"FFFD",
      LOC => "SLICE_X41Y59"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_regMISO(3),
      ADR1 => XLXI_27_XLXI_90_NextState_cmp_ne000717_0,
      ADR2 => XLXI_27_XLXI_90_NextState_cmp_ne000733_0,
      ADR3 => XLXI_27_XLXI_90_N87,
      O => XLXI_27_XLXI_90_NextState_cmp_ne0007
    );
  XLXI_31_XLXI_27_Tone_DUMMY_1_107 : X_LUT4
    generic map(
      INIT => X"44F0",
      LOC => "SLICE_X28Y47"
    )
    port map (
      ADR0 => N162_0,
      ADR1 => XLXI_31_FileReader_Tone_Char(5),
      ADR2 => Tone_1_OBUF_13773,
      ADR3 => XLXI_31_XLXI_27_state(0),
      O => XLXI_31_XLXN_371(1)
    );
  XLXI_27_XLXI_90_adrSec_mux0002_7_0 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X52Y42"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_90_adrRootDir(7),
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_90_State(10),
      O => XLXI_27_XLXI_90_adrSec_mux0002_7_0_48421
    );
  XLXI_31_FileReader_Playing_Time_mux0000_31_Q : X_LUT4
    generic map(
      INIT => X"EEAA",
      LOC => "SLICE_X0Y50"
    )
    port map (
      ADR0 => N32_0,
      ADR1 => XLXI_31_FileReader_Playing_Time_mux0000_0_5,
      ADR2 => VCC,
      ADR3 => XLXI_31_FileReader_Mmult_Playing_Time_mult0000_P_to_Adder_A_0,
      O => XLXI_31_FileReader_Playing_Time_mux0000(31)
    );
  XLXI_31_FileReader_Playing_Time_0 : X_FF
    generic map(
      LOC => "SLICE_X0Y50",
      INIT => '0'
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_0_DXMUX_48451,
      CE => VCC,
      CLK => XLXI_31_FileReader_Playing_Time_0_CLKINV_48434,
      SET => GND,
      RST => GND,
      O => XLXI_31_FileReader_Playing_Time(0)
    );
  XLXI_27_XLXI_90_adrSec_mux0002_4_0 : X_LUT4
    generic map(
      INIT => X"C0C0",
      LOC => "SLICE_X55Y42"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_90_adrRootDir(4),
      ADR2 => XLXI_27_XLXI_90_State(10),
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_adrSec_mux0002_4_0_48476
    );
  XLXI_27_XLXI_90_RET_mux0000_19_20 : X_LUT4
    generic map(
      INIT => X"5000",
      LOC => "SLICE_X40Y60"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_NextState_cmp_eq0004,
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_90_NextState_cmp_eq0005_0,
      ADR3 => XLXI_27_XLXI_90_RET_mux0000_19_11_14661,
      O => XLXI_27_XLXI_90_RET_mux0000_19_20_48536
    );
  XLXI_33_ResStart_DIn_SR_0 : X_FF
    generic map(
      LOC => "SLICE_X30Y19",
      INIT => '0'
    )
    port map (
      I => XLXI_33_ResStart_DIn_SR_1_DYMUX_48714,
      CE => VCC,
      CLK => XLXI_33_ResStart_DIn_SR_1_CLKINV_48712,
      SET => GND,
      RST => GND,
      O => XLXI_33_ResStart_DIn_SR(0)
    );
  XLXI_33_ResStart_DIn_SR_1 : X_FF
    generic map(
      LOC => "SLICE_X30Y19",
      INIT => '0'
    )
    port map (
      I => XLXI_33_ResStart_DIn_SR_1_DXMUX_48719,
      CE => VCC,
      CLK => XLXI_33_ResStart_DIn_SR_1_CLKINV_48712,
      SET => GND,
      RST => GND,
      O => XLXI_33_ResStart_DIn_SR(1)
    );
  XLXI_34_ResDORdy_qDIn : X_FF
    generic map(
      LOC => "SLICE_X36Y44",
      INIT => '0'
    )
    port map (
      I => XLXI_34_ResDORdy_qDIn_DYMUX_48728,
      CE => VCC,
      CLK => XLXI_34_ResDORdy_qDIn_CLKINV_48726,
      SET => GND,
      RST => GND,
      O => XLXI_34_ResDORdy_qDIn_14604
    );
  XLXI_34_Mcount_cnt5b_xor_1_11 : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X64Y50"
    )
    port map (
      ADR0 => XLXI_34_cnt5b(1),
      ADR1 => XLXI_34_cnt5b(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_34_Result(1)
    );
  XLXI_34_cnt5b_1 : X_SFF
    generic map(
      LOC => "SLICE_X64Y50",
      INIT => '0'
    )
    port map (
      I => XLXI_34_cnt5b_0_DYMUX_48752,
      CE => XLXI_34_cnt5b_0_CEINV_48740,
      CLK => XLXI_34_cnt5b_0_CLKINV_48741,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_34_cnt5b_0_SRINV_48742,
      O => XLXI_34_cnt5b(1)
    );
  XLXI_34_cnt5b_0 : X_SFF
    generic map(
      LOC => "SLICE_X64Y50",
      INIT => '0'
    )
    port map (
      I => XLXI_34_cnt5b_0_DXMUX_48759,
      CE => XLXI_34_cnt5b_0_CEINV_48740,
      CLK => XLXI_34_cnt5b_0_CLKINV_48741,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_34_cnt5b_0_SRINV_48742,
      O => XLXI_34_cnt5b(0)
    );
  XLXI_27_XLXI_89_adrWr_0_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X1Y46"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_89_adrWr(1),
      ADR3 => VCC,
      O => XLXI_27_XLXI_89_adrWr_0_G
    );
  XLXI_27_XLXI_89_adrWr_2_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X1Y47"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_89_adrWr(2),
      O => XLXI_27_XLXI_89_adrWr_2_F
    );
  XLXI_27_XLXI_89_adrWr_2_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X1Y47"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_89_adrWr(3),
      O => XLXI_27_XLXI_89_adrWr_2_G
    );
  XLXI_27_XLXI_89_adrWr_4_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X1Y48"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_89_adrWr(4),
      O => XLXI_27_XLXI_89_adrWr_4_F
    );
  XLXI_27_XLXI_89_adrWr_4_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X1Y48"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_89_adrWr(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_27_XLXI_89_adrWr_4_G
    );
  XLXI_27_XLXI_89_adrWr_6_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X1Y49"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_89_adrWr(6),
      O => XLXI_27_XLXI_89_adrWr_6_F
    );
  XLXI_27_XLXI_89_adrWr_6_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X1Y49"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_89_adrWr(7),
      ADR3 => VCC,
      O => XLXI_27_XLXI_89_adrWr_6_G
    );
  XLXI_27_XLXI_89_adrWr_8_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X1Y50"
    )
    port map (
      ADR0 => XLXI_27_XLXI_89_adrWr(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_27_XLXI_89_adrWr_8_F
    );
  XLXI_27_XLXI_89_adrWr_8_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X1Y50"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_89_adrWr(9),
      O => XLXI_27_XLXI_89_adrWr_8_G
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_17_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X52Y53"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_90_adrFAT(17),
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_17_F
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_17_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X52Y53"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_90_adrFAT(18),
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_17_G
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_19_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X52Y54"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_90_adrFAT(19),
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_19_F
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_19_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X52Y54"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrFAT(20),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_19_G
    );
  XLXI_27_XLXI_90_adrClus0_addsub0000_21_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X52Y55"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_90_adrFAT(21),
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_adrClus0_addsub0000_21_F
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_8_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X3Y57"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_8,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_8_F
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_8_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X3Y57"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_9,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_8_G
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_10_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X3Y58"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_10,
      ADR3 => VCC,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_10_F
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_10_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X3Y58"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_11,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_10_G
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_12_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X3Y59"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_12,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_12_F
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_12_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X3Y59"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_13,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_12_G
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_14_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X3Y60"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_14,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_14_F
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_14_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X3Y60"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_15,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_14_G
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_16_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X3Y61"
    )
    port map (
      ADR0 => XLXI_31_FileReader_Mmult_mult0000_P_to_Adder_A_16,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_16_F
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_16_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X3Y61"
    )
    port map (
      ADR0 => XLXI_31_FileReader_mult0000(17),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_16_G
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_18_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X3Y62"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_31_FileReader_mult0000(18),
      ADR3 => VCC,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_18_F
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_18_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X3Y62"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_FileReader_mult0000(19),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_18_G
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_20_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X3Y63"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_31_FileReader_mult0000(20),
      O => XLXI_31_FileReader_Playing_Time_addsub0000_20_F
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_20_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X3Y63"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_31_FileReader_mult0000(21),
      O => XLXI_31_FileReader_Playing_Time_addsub0000_20_G
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_22_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X3Y64"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_31_FileReader_mult0000(22),
      ADR3 => VCC,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_22_F
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_22_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X3Y64"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_FileReader_mult0000(23),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_22_G
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_24_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X3Y65"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_31_FileReader_mult0000(24),
      O => XLXI_31_FileReader_Playing_Time_addsub0000_24_F
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_24_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X3Y65"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_31_FileReader_mult0000(25),
      O => XLXI_31_FileReader_Playing_Time_addsub0000_24_G
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_26_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X3Y66"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_31_FileReader_mult0000(26),
      ADR3 => VCC,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_26_F
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_26_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X3Y66"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_FileReader_mult0000(27),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_26_G
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_28_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X3Y67"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_31_FileReader_mult0000(28),
      O => XLXI_31_FileReader_Playing_Time_addsub0000_28_F
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_28_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X3Y67"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_FileReader_mult0000(29),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_28_G
    );
  XLXI_31_FileReader_Playing_Time_addsub0000_30_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X3Y68"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_31_FileReader_mult0000(30),
      ADR3 => VCC,
      O => XLXI_31_FileReader_Playing_Time_addsub0000_30_F
    );
  XLXI_34_cnt8b_0_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X65Y50"
    )
    port map (
      ADR0 => XLXI_34_cnt8b(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_34_cnt8b_0_G
    );
  XLXI_34_cnt8b_2_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X65Y51"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_34_cnt8b(2),
      O => XLXI_34_cnt8b_2_F
    );
  XLXI_34_cnt8b_2_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X65Y51"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_34_cnt8b(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_34_cnt8b_2_G
    );
  XLXI_34_cnt8b_4_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X65Y52"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_34_cnt8b(4),
      O => XLXI_34_cnt8b_4_F
    );
  XLXI_34_cnt8b_4_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X65Y52"
    )
    port map (
      ADR0 => XLXI_34_cnt8b(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_34_cnt8b_4_G
    );
  XLXI_34_cnt8b_6_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X65Y53"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_34_cnt8b(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_34_cnt8b_6_F
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_4_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X3Y69"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_31_FileReader_Playing_Time_addsub0000(4),
      ADR3 => VCC,
      O => XLXI_31_FileReader_Playing_Time_addsub0001_4_F
    );
  XLXI_31_FileReader_Playing_Time_addsub0001_4_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X3Y69"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_31_FileReader_Playing_Time_addsub0000(5),
      O => XLXI_31_FileReader_Playing_Time_addsub0001_4_G
    );
  XLXI_27_XLXI_90_FSize_sub0000_0_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X49Y59"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_90_FSize(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_FSize_sub0000_0_F
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_0_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X39Y71"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_86_XLXI_1_theCnt(1),
      O => XLXI_27_XLXI_86_XLXI_1_theCnt_0_G
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_2_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X39Y72"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_86_XLXI_1_theCnt(2),
      O => XLXI_27_XLXI_86_XLXI_1_theCnt_2_F
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_2_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X39Y72"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_theCnt(3),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_27_XLXI_86_XLXI_1_theCnt_2_G
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_4_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X39Y73"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_86_XLXI_1_theCnt(4),
      O => XLXI_27_XLXI_86_XLXI_1_theCnt_4_F
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_4_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X39Y73"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_theCnt(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_27_XLXI_86_XLXI_1_theCnt_4_G
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_6_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X39Y74"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_86_XLXI_1_theCnt(6),
      ADR3 => VCC,
      O => XLXI_27_XLXI_86_XLXI_1_theCnt_6_F
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_6_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X39Y74"
    )
    port map (
      ADR0 => XLXI_27_XLXI_86_XLXI_1_theCnt(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_27_XLXI_86_XLXI_1_theCnt_6_G
    );
  XLXI_27_XLXI_86_XLXI_1_theCnt_8_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X39Y75"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_86_XLXI_1_theCnt(8),
      O => XLXI_27_XLXI_86_XLXI_1_theCnt_8_F
    );
  XLXI_27_XLXI_90_cnt512_0_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X45Y50"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_cnt512(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_cnt512_0_G
    );
  XLXI_27_XLXI_90_cnt512_2_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X45Y51"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_90_cnt512(2),
      O => XLXI_27_XLXI_90_cnt512_2_F
    );
  XLXI_27_XLXI_90_cnt512_2_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X45Y51"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_90_cnt512(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_cnt512_2_G
    );
  XLXI_27_XLXI_90_cnt512_4_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X45Y52"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_cnt512(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_cnt512_4_F
    );
  XLXI_27_XLXI_90_cnt512_4_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X45Y52"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_90_cnt512(5),
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_cnt512_4_G
    );
  XLXI_27_XLXI_90_cnt512_6_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X45Y53"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_90_cnt512(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_cnt512_6_F
    );
  XLXI_27_XLXI_90_cnt512_6_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X45Y53"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_90_cnt512(7),
      O => XLXI_27_XLXI_90_cnt512_6_G
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_0_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X33Y13"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_XLXI_25_Counter_A(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_0_G
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_2_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X33Y14"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Counter_A(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_2_F
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_2_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X33Y14"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_31_XLXI_25_Counter_A(3),
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_2_G
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_4_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X33Y15"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_31_XLXI_25_Counter_A(4),
      ADR3 => VCC,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_4_F
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_4_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X33Y15"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_XLXI_25_Counter_A(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_4_G
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_6_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X33Y16"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_31_XLXI_25_Counter_A(6),
      ADR3 => VCC,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_6_F
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_6_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X33Y16"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_XLXI_25_Counter_A(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_6_G
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_8_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X33Y17"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Counter_A(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_8_F
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_8_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X33Y17"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_31_XLXI_25_Counter_A(9),
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_8_G
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_10_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X33Y18"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_31_XLXI_25_Counter_A(10),
      ADR3 => VCC,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_10_F
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_10_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X33Y18"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_XLXI_25_Counter_A(11),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_10_G
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_12_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X33Y19"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_31_XLXI_25_Counter_A(12),
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_12_F
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_12_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X33Y19"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_XLXI_25_Counter_A(13),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_12_G
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_14_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X33Y20"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Counter_A(14),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_14_F
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_14_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X33Y20"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_31_XLXI_25_Counter_A(15),
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_14_G
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_16_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X33Y21"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_31_XLXI_25_Counter_A(16),
      ADR3 => VCC,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_16_F
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_16_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X33Y21"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_XLXI_25_Counter_A(17),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_16_G
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_18_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X33Y22"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Counter_A(18),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_18_F
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_18_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X33Y22"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_31_XLXI_25_Counter_A(19),
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_18_G
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_20_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X33Y23"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_31_XLXI_25_Counter_A(20),
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_20_F
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_20_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X33Y23"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_XLXI_25_Counter_A(21),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_20_G
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_22_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X33Y24"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_31_XLXI_25_Counter_A(22),
      ADR3 => VCC,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_22_F
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_22_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X33Y24"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_XLXI_25_Counter_A(23),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_22_G
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_24_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X33Y25"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Counter_A(24),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_24_F
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_24_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X33Y25"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_31_XLXI_25_Counter_A(25),
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_24_G
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_26_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X33Y26"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_XLXI_25_Counter_A(26),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_26_F
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_26_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X33Y26"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Counter_A(27),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_26_G
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_28_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X33Y27"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_31_XLXI_25_Counter_A(28),
      ADR3 => VCC,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_28_F
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_28_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X33Y27"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_31_XLXI_25_Counter_A(29),
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_28_G
    );
  XLXI_31_XLXI_25_Counter_A_addsub0000_30_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X33Y28"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Counter_A(30),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_XLXI_25_Counter_A_addsub0000_30_F
    );
  XLXI_27_XLXI_90_adrFAT_add0000_16_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X54Y56"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_90_adrFAT(16),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_adrFAT_add0000_16_F
    );
  XLXI_27_XLXI_90_adrFAT_add0000_16_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X54Y56"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrFAT(17),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_adrFAT_add0000_16_G
    );
  XLXI_27_XLXI_90_adrFAT_add0000_18_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X54Y57"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_90_adrFAT(18),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_adrFAT_add0000_18_F
    );
  XLXI_27_XLXI_90_adrFAT_add0000_18_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X54Y57"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_90_adrFAT(19),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_adrFAT_add0000_18_G
    );
  XLXI_27_XLXI_90_adrFAT_add0000_20_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X54Y58"
    )
    port map (
      ADR0 => XLXI_27_XLXI_90_adrFAT(20),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_adrFAT_add0000_20_F
    );
  XLXI_27_XLXI_90_adrFAT_add0000_20_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X54Y58"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_90_adrFAT(21),
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_adrFAT_add0000_20_G
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_0_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X35Y12"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_31_XLXI_25_Counter_B(1),
      ADR3 => VCC,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_0_G
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_2_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X35Y13"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_31_XLXI_25_Counter_B(2),
      ADR3 => VCC,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_2_F
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_2_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X35Y13"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_31_XLXI_25_Counter_B(3),
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_2_G
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_4_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X35Y14"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_31_XLXI_25_Counter_B(4),
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_4_F
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_4_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X35Y14"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_XLXI_25_Counter_B(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_4_G
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_6_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X35Y15"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_31_XLXI_25_Counter_B(6),
      ADR3 => VCC,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_6_F
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_6_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X35Y15"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Counter_B(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_6_G
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_8_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X35Y16"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_31_XLXI_25_Counter_B(8),
      ADR3 => VCC,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_8_F
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_8_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X35Y16"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_XLXI_25_Counter_B(9),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_8_G
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_10_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X35Y17"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_31_XLXI_25_Counter_B(10),
      ADR3 => VCC,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_10_F
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_10_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X35Y17"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Counter_B(11),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_10_G
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_12_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X35Y18"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_31_XLXI_25_Counter_B(12),
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_12_F
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_12_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X35Y18"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_XLXI_25_Counter_B(13),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_12_G
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_14_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X35Y19"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_31_XLXI_25_Counter_B(14),
      ADR3 => VCC,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_14_F
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_14_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X35Y19"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Counter_B(15),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_14_G
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_16_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X35Y20"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Counter_B(16),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_16_F
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_16_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X35Y20"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_XLXI_25_Counter_B(17),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_16_G
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_18_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X35Y21"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_31_XLXI_25_Counter_B(18),
      ADR3 => VCC,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_18_F
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_18_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X35Y21"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Counter_B(19),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_18_G
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_20_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X35Y22"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_31_XLXI_25_Counter_B(20),
      ADR3 => VCC,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_20_F
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_20_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X35Y22"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_XLXI_25_Counter_B(21),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_20_G
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_22_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X35Y23"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_31_XLXI_25_Counter_B(22),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_22_F
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_22_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X35Y23"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_31_XLXI_25_Counter_B(23),
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_22_G
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_24_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X35Y24"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Counter_B(24),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_24_F
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_24_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X35Y24"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_31_XLXI_25_Counter_B(25),
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_24_G
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_26_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X35Y25"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_31_XLXI_25_Counter_B(26),
      ADR3 => VCC,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_26_F
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_26_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X35Y25"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Counter_B(27),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_26_G
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_28_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X35Y26"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_31_XLXI_25_Counter_B(28),
      ADR3 => VCC,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_28_F
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_28_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X35Y26"
    )
    port map (
      ADR0 => XLXI_31_XLXI_25_Counter_B(29),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_28_G
    );
  XLXI_31_XLXI_25_Counter_B_addsub0000_30_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X35Y27"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_31_XLXI_25_Counter_B(30),
      ADR3 => VCC,
      O => XLXI_31_XLXI_25_Counter_B_addsub0000_30_F
    );
  XLXI_27_XLXI_90_adrRootDir_17_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X55Y54"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_90_adrFAT(17),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_adrRootDir_17_F
    );
  XLXI_27_XLXI_90_adrRootDir_17_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X55Y54"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_90_adrFAT(18),
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_adrRootDir_17_G
    );
  XLXI_27_XLXI_90_adrRootDir_19_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X55Y55"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_90_adrFAT(19),
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_adrRootDir_19_F
    );
  XLXI_27_XLXI_90_adrRootDir_19_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X55Y55"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_90_adrFAT(20),
      O => XLXI_27_XLXI_90_adrRootDir_19_G
    );
  XLXI_27_XLXI_90_adrRootDir_21_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X55Y56"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_90_adrFAT(21),
      O => XLXI_27_XLXI_90_adrRootDir_21_F
    );
  XLXI_27_XLXI_89_adrRd_0_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X3Y45"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_89_adrRd(1),
      O => XLXI_27_XLXI_89_adrRd_0_G
    );
  XLXI_27_XLXI_89_adrRd_2_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X3Y46"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_89_adrRd(2),
      ADR3 => VCC,
      O => XLXI_27_XLXI_89_adrRd_2_F
    );
  XLXI_27_XLXI_89_adrRd_2_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X3Y46"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_89_adrRd(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_27_XLXI_89_adrRd_2_G
    );
  XLXI_27_XLXI_89_adrRd_4_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X3Y47"
    )
    port map (
      ADR0 => XLXI_27_XLXI_89_adrRd(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_27_XLXI_89_adrRd_4_F
    );
  XLXI_27_XLXI_89_adrRd_4_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X3Y47"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_89_adrRd(5),
      O => XLXI_27_XLXI_89_adrRd_4_G
    );
  XLXI_27_XLXI_89_adrRd_6_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X3Y48"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_27_XLXI_89_adrRd(6),
      O => XLXI_27_XLXI_89_adrRd_6_F
    );
  XLXI_27_XLXI_89_adrRd_6_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X3Y48"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_89_adrRd(7),
      ADR3 => VCC,
      O => XLXI_27_XLXI_89_adrRd_6_G
    );
  XLXI_27_XLXI_89_adrRd_8_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X3Y49"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_27_XLXI_89_adrRd(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_27_XLXI_89_adrRd_8_F
    );
  XLXI_27_XLXI_89_adrRd_8_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X3Y49"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_27_XLXI_89_adrRd(9),
      ADR3 => VCC,
      O => XLXI_27_XLXI_89_adrRd_8_G
    );
  SPI_SCK_OUTPUT_OFF_OMUX : X_INV
    generic map(
      LOC => "PAD117",
      PATHPULSE => 555 ps
    )
    port map (
      I => Clk_50MHz_BUFGP,
      O => SPI_SCK_O
    );
  SPI_MOSI_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD168",
      PATHPULSE => 555 ps
    )
    port map (
      I => SPI_MOSI_OBUF_13771,
      O => SPI_MOSI_O
    );
  Tone_0_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD38",
      PATHPULSE => 555 ps
    )
    port map (
      I => Tone_0_OBUF_0,
      O => Tone_0_O
    );
  Tone_1_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD37",
      PATHPULSE => 555 ps
    )
    port map (
      I => Tone_1_OBUF_13773,
      O => Tone_1_O
    );
  Tone_2_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD24",
      PATHPULSE => 555 ps
    )
    port map (
      I => Tone_2_OBUF_13774,
      O => Tone_2_O
    );
  Tone_3_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD23",
      PATHPULSE => 555 ps
    )
    port map (
      I => Tone_3_OBUF_13775,
      O => Tone_3_O
    );
  Tone_4_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD232",
      PATHPULSE => 555 ps
    )
    port map (
      I => Tone_4_OUTPUT_OFF_O1INV_28463,
      O => Tone_4_O
    );
  Tone_4_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD232",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => Tone_4_OUTPUT_OFF_O1INV_28463
    );
  Tone_5_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD231",
      PATHPULSE => 555 ps
    )
    port map (
      I => Tone_5_OUTPUT_OFF_O1INV_28471,
      O => Tone_5_O
    );
  Tone_5_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD231",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => Tone_5_OUTPUT_OFF_O1INV_28471
    );
  Tone_6_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD230",
      PATHPULSE => 555 ps
    )
    port map (
      I => Tone_6_OUTPUT_OFF_O1INV_28479,
      O => Tone_6_O
    );
  Tone_6_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD230",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => Tone_6_OUTPUT_OFF_O1INV_28479
    );
  Tone_7_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD227",
      PATHPULSE => 555 ps
    )
    port map (
      I => Tone_7_OUTPUT_OFF_O1INV_28487,
      O => Tone_7_O
    );
  Tone_7_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD227",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => Tone_7_OUTPUT_OFF_O1INV_28487
    );
  DAC_CS_OUTPUT_OFF_OMUX : X_INV
    generic map(
      LOC => "PAD156",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_33_iBusy_13777,
      O => DAC_CS_O
    );
  SDC_SS_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD12",
      PATHPULSE => 555 ps
    )
    port map (
      I => SDC_SS_OBUF_13778,
      O => SDC_SS_O
    );
  Octave_0_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD45",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num(0),
      O => Octave_0_O
    );
  Octave_1_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD44",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num(1),
      O => Octave_1_O
    );
  Octave_2_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD41",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num(2),
      O => Octave_2_O
    );
  Octave_3_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD183",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num(3),
      O => Octave_3_O
    );
  Octave_4_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD210",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num(4),
      O => Octave_4_O
    );
  Octave_5_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD195",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num(5),
      O => Octave_5_O
    );
  Octave_6_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD193",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num(6),
      O => Octave_6_O
    );
  Octave_7_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD196",
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_XLXI_28_Current_Oct_Num(7),
      O => Octave_7_O
    );
  DAC_CLR_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD157",
      PATHPULSE => 555 ps
    )
    port map (
      I => DAC_CLR_OUTPUT_OFF_O1INV_28587,
      O => DAC_CLR_O
    );
  DAC_CLR_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD157",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => DAC_CLR_OUTPUT_OFF_O1INV_28587
    );
  SDC_MOSI_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD15",
      PATHPULSE => 555 ps
    )
    port map (
      I => SDC_MOSI_OBUF_14724,
      O => SDC_MOSI_O
    );
  SDC_SCK_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD14",
      PATHPULSE => 555 ps
    )
    port map (
      I => SDC_SCK_OBUF_12432,
      O => SDC_SCK_O
    );
  Tone_2_OBUF_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FFFF",
      LOC => "SLICE_X31Y48"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Tone_2_OBUF_F
    );
  Tone_3_OBUF_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FFFF",
      LOC => "SLICE_X31Y49"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Tone_3_OBUF_F
    );
  XLXI_27_XLXI_86_XLXI_1_State_3_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X36Y76"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_27_XLXI_86_XLXI_1_State_3_F
    );
  XLXI_31_XLXI_25_Next_8b_Sample_B_1_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X28Y31"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_XLXI_25_Next_8b_Sample_B_1_F
    );
  XLXI_27_XLXI_90_cnt512_or0000_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FFFF",
      LOC => "SLICE_X43Y55"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_cnt512_or0000_F
    );
  XLXI_31_XLXI_27_Tone_DUMMY_1_72_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X12Y49"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_XLXI_27_Tone_DUMMY_1_72_F
    );
  XLXI_31_XLXI_27_Tone_DUMMY_2_51_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X15Y44"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_XLXI_27_Tone_DUMMY_2_51_F
    );
  XLXI_31_XLXI_22_Period_14_mux0007_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X22Y14"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_XLXI_22_Period_14_mux0007_F
    );
  XLXI_27_XLXI_90_NextState_cmp_ne000644_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FFFF",
      LOC => "SLICE_X40Y52"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_NextState_cmp_ne000644_F
    );
  XLXI_27_XLXI_90_State_mux0002_8_150_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FFFF",
      LOC => "SLICE_X41Y54"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_27_XLXI_90_State_mux0002_8_150_F_31246
    );
  XLXI_31_XLXI_27_next_state_0_and0000_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X34Y48"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_31_XLXI_27_next_state_0_and0000_F
    );
  XLXI_27_XLXI_89_Full512_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X19Y45"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_27_XLXI_89_Full512_G
    );
  XLXI_27_XLXI_86_XLXI_2_regMOSI_0_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FFFF",
      LOC => "SLICE_X40Y69"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_27_XLXI_86_XLXI_2_regMOSI_0_F
    );
  XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_0_18_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X44Y61"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_27_XLXI_86_XLXI_2_regMOSI_mux0001_0_18_F
    );
  NlwBufferBlock_XLXI_27_XLXI_90_adrSec_share0000_12_GAND_IN0 : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_or0001_0,
      O => NlwBufferSignal_XLXI_27_XLXI_90_adrSec_share0000_12_GAND_IN0
    );
  NlwBufferBlock_XLXI_27_XLXI_90_adrSec_share0000_12_GAND_IN1 : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0003_9_mand_0,
      O => NlwBufferSignal_XLXI_27_XLXI_90_adrSec_share0000_12_GAND_IN1
    );
  NlwBufferBlock_XLXI_27_XLXI_90_adrSec_share0000_14_FAND_IN0 : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_or0001_0,
      O => NlwBufferSignal_XLXI_27_XLXI_90_adrSec_share0000_14_FAND_IN0
    );
  NlwBufferBlock_XLXI_27_XLXI_90_adrSec_share0000_14_FAND_IN1 : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0003_8_mand_0,
      O => NlwBufferSignal_XLXI_27_XLXI_90_adrSec_share0000_14_FAND_IN1
    );
  NlwBufferBlock_XLXI_27_XLXI_90_adrSec_share0000_14_GAND_IN0 : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_or0001_0,
      O => NlwBufferSignal_XLXI_27_XLXI_90_adrSec_share0000_14_GAND_IN0
    );
  NlwBufferBlock_XLXI_27_XLXI_90_adrSec_share0000_14_GAND_IN1 : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0003_7_mand_0,
      O => NlwBufferSignal_XLXI_27_XLXI_90_adrSec_share0000_14_GAND_IN1
    );
  NlwBufferBlock_XLXI_27_XLXI_90_adrSec_share0000_16_FAND_IN0 : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0003_6_mand_0,
      O => NlwBufferSignal_XLXI_27_XLXI_90_adrSec_share0000_16_FAND_IN0
    );
  NlwBufferBlock_XLXI_27_XLXI_90_adrSec_share0000_16_FAND_IN1 : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_or0001_0,
      O => NlwBufferSignal_XLXI_27_XLXI_90_adrSec_share0000_16_FAND_IN1
    );
  NlwBufferBlock_XLXI_27_XLXI_90_adrSec_share0000_16_GAND_IN0 : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0003_5_mand_0,
      O => NlwBufferSignal_XLXI_27_XLXI_90_adrSec_share0000_16_GAND_IN0
    );
  NlwBufferBlock_XLXI_27_XLXI_90_adrSec_share0000_16_GAND_IN1 : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_or0001_0,
      O => NlwBufferSignal_XLXI_27_XLXI_90_adrSec_share0000_16_GAND_IN1
    );
  NlwBufferBlock_XLXI_27_XLXI_90_adrSec_share0000_18_FAND_IN0 : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0003_4_mand_0,
      O => NlwBufferSignal_XLXI_27_XLXI_90_adrSec_share0000_18_FAND_IN0
    );
  NlwBufferBlock_XLXI_27_XLXI_90_adrSec_share0000_18_FAND_IN1 : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_or0001_0,
      O => NlwBufferSignal_XLXI_27_XLXI_90_adrSec_share0000_18_FAND_IN1
    );
  NlwBufferBlock_XLXI_27_XLXI_90_adrSec_share0000_18_GAND_IN0 : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0003_3_mand_0,
      O => NlwBufferSignal_XLXI_27_XLXI_90_adrSec_share0000_18_GAND_IN0
    );
  NlwBufferBlock_XLXI_27_XLXI_90_adrSec_share0000_18_GAND_IN1 : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_or0001_0,
      O => NlwBufferSignal_XLXI_27_XLXI_90_adrSec_share0000_18_GAND_IN1
    );
  NlwBufferBlock_XLXI_27_XLXI_90_adrSec_share0000_20_FAND_IN0 : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_or0001_0,
      O => NlwBufferSignal_XLXI_27_XLXI_90_adrSec_share0000_20_FAND_IN0
    );
  NlwBufferBlock_XLXI_27_XLXI_90_adrSec_share0000_20_FAND_IN1 : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0003_2_mand_0,
      O => NlwBufferSignal_XLXI_27_XLXI_90_adrSec_share0000_20_FAND_IN1
    );
  NlwBufferBlock_XLXI_27_XLXI_90_adrSec_share0000_20_GAND_IN0 : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_mux0003_1_mand_0,
      O => NlwBufferSignal_XLXI_27_XLXI_90_adrSec_share0000_20_GAND_IN0
    );
  NlwBufferBlock_XLXI_27_XLXI_90_adrSec_share0000_20_GAND_IN1 : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_adrSec_or0001_0,
      O => NlwBufferSignal_XLXI_27_XLXI_90_adrSec_share0000_20_GAND_IN1
    );
  NlwBufferBlock_XLXI_31_FileReader_Mmult_Playing_Time_mult0000_A_16_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_16,
      O => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult0000_A(16)
    );
  NlwBufferBlock_XLXI_31_FileReader_Mmult_Playing_Time_mult0000_A_15_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_15,
      O => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult0000_A(15)
    );
  NlwBufferBlock_XLXI_31_FileReader_Mmult_Playing_Time_mult0000_A_14_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_14,
      O => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult0000_A(14)
    );
  NlwBufferBlock_XLXI_31_FileReader_Mmult_Playing_Time_mult0000_A_13_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_13,
      O => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult0000_A(13)
    );
  NlwBufferBlock_XLXI_31_FileReader_Mmult_Playing_Time_mult0000_A_12_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_12,
      O => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult0000_A(12)
    );
  NlwBufferBlock_XLXI_31_FileReader_Mmult_Playing_Time_mult0000_A_11_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_11,
      O => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult0000_A(11)
    );
  NlwBufferBlock_XLXI_31_FileReader_Mmult_Playing_Time_mult0000_A_10_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_10,
      O => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult0000_A(10)
    );
  NlwBufferBlock_XLXI_31_FileReader_Mmult_Playing_Time_mult0000_A_9_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_9,
      O => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult0000_A(9)
    );
  NlwBufferBlock_XLXI_31_FileReader_Mmult_Playing_Time_mult0000_A_8_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_8,
      O => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult0000_A(8)
    );
  NlwBufferBlock_XLXI_31_FileReader_Mmult_Playing_Time_mult0000_A_7_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_7,
      O => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult0000_A(7)
    );
  NlwBufferBlock_XLXI_31_FileReader_Mmult_Playing_Time_mult0000_A_6_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_6,
      O => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult0000_A(6)
    );
  NlwBufferBlock_XLXI_31_FileReader_Mmult_Playing_Time_mult0000_A_5_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_5,
      O => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult0000_A(5)
    );
  NlwBufferBlock_XLXI_31_FileReader_Mmult_Playing_Time_mult0000_A_4_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_4,
      O => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult0000_A(4)
    );
  NlwBufferBlock_XLXI_31_FileReader_Mmult_Playing_Time_mult0000_A_3_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_3,
      O => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult0000_A(3)
    );
  NlwBufferBlock_XLXI_31_FileReader_Mmult_Playing_Time_mult0000_A_2_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_2,
      O => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult0000_A(2)
    );
  NlwBufferBlock_XLXI_31_FileReader_Mmult_Playing_Time_mult0000_A_1_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_1,
      O => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult0000_A(1)
    );
  NlwBufferBlock_XLXI_31_FileReader_Mmult_Playing_Time_mult0000_A_0_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Mmult_Playing_Time_mult0001_P_to_Adder_A_0,
      O => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult0000_A(0)
    );
  NlwBufferBlock_XLXI_31_FileReader_Mmult_Playing_Time_mult0001_A_15_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0001(15),
      O => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult0001_A_15_Q
    );
  NlwBufferBlock_XLXI_31_FileReader_Mmult_Playing_Time_mult0001_A_3_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0000(3),
      O => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult0001_A_3_Q
    );
  NlwBufferBlock_XLXI_31_FileReader_Mmult_Playing_Time_mult0001_A_2_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0000(2),
      O => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult0001_A_2_Q
    );
  NlwBufferBlock_XLXI_31_FileReader_Mmult_Playing_Time_mult0001_A_1_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0000(1),
      O => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult0001_A_1_Q
    );
  NlwBufferBlock_XLXI_31_FileReader_Mmult_Playing_Time_mult0001_A_0_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0000(0),
      O => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult0001_A_0_Q
    );
  NlwBufferBlock_XLXI_31_FileReader_Mmult_Playing_Time_mult00001_A_17_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mult0001(31),
      O => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult00001_A(17)
    );
  NlwBufferBlock_XLXI_31_FileReader_Mmult_Playing_Time_mult00001_A_16_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mult0001(31),
      O => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult00001_A(16)
    );
  NlwBufferBlock_XLXI_31_FileReader_Mmult_Playing_Time_mult00001_A_15_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mult0001(31),
      O => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult00001_A(15)
    );
  NlwBufferBlock_XLXI_31_FileReader_Mmult_Playing_Time_mult00001_A_14_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mult0001(31),
      O => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult00001_A(14)
    );
  NlwBufferBlock_XLXI_31_FileReader_Mmult_Playing_Time_mult00001_A_13_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mult0001(30),
      O => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult00001_A(13)
    );
  NlwBufferBlock_XLXI_31_FileReader_Mmult_Playing_Time_mult00001_A_12_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mult0001(29),
      O => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult00001_A(12)
    );
  NlwBufferBlock_XLXI_31_FileReader_Mmult_Playing_Time_mult00001_A_11_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mult0001(28),
      O => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult00001_A(11)
    );
  NlwBufferBlock_XLXI_31_FileReader_Mmult_Playing_Time_mult00001_A_10_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mult0001(27),
      O => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult00001_A(10)
    );
  NlwBufferBlock_XLXI_31_FileReader_Mmult_Playing_Time_mult00001_A_9_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mult0001(26),
      O => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult00001_A(9)
    );
  NlwBufferBlock_XLXI_31_FileReader_Mmult_Playing_Time_mult00001_A_8_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mult0001(25),
      O => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult00001_A(8)
    );
  NlwBufferBlock_XLXI_31_FileReader_Mmult_Playing_Time_mult00001_A_7_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mult0001(24),
      O => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult00001_A(7)
    );
  NlwBufferBlock_XLXI_31_FileReader_Mmult_Playing_Time_mult00001_A_6_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mult0001(23),
      O => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult00001_A(6)
    );
  NlwBufferBlock_XLXI_31_FileReader_Mmult_Playing_Time_mult00001_A_5_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mult0001(22),
      O => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult00001_A(5)
    );
  NlwBufferBlock_XLXI_31_FileReader_Mmult_Playing_Time_mult00001_A_4_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mult0001(21),
      O => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult00001_A(4)
    );
  NlwBufferBlock_XLXI_31_FileReader_Mmult_Playing_Time_mult00001_A_3_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mult0001(20),
      O => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult00001_A(3)
    );
  NlwBufferBlock_XLXI_31_FileReader_Mmult_Playing_Time_mult00001_A_2_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mult0001(19),
      O => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult00001_A(2)
    );
  NlwBufferBlock_XLXI_31_FileReader_Mmult_Playing_Time_mult00001_A_1_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mult0001(18),
      O => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult00001_A(1)
    );
  NlwBufferBlock_XLXI_31_FileReader_Mmult_Playing_Time_mult00001_A_0_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mult0001(17),
      O => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult00001_A(0)
    );
  NlwBufferBlock_XLXI_31_FileReader_Mmult_Playing_Time_mult00011_A_17_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0001(31),
      O => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult00011_A_17_Q
    );
  NlwBufferBlock_XLXI_31_FileReader_Mmult_Playing_Time_mult00011_A_16_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0001(31),
      O => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult00011_A_16_Q
    );
  NlwBufferBlock_XLXI_31_FileReader_Mmult_Playing_Time_mult00011_A_15_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0001(31),
      O => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult00011_A_15_Q
    );
  NlwBufferBlock_XLXI_31_FileReader_Mmult_Playing_Time_mult00011_A_14_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0001(31),
      O => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult00011_A_14_Q
    );
  NlwBufferBlock_XLXI_31_FileReader_Mmult_Playing_Time_mult00011_A_12_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0001(29),
      O => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult00011_A_12_Q
    );
  NlwBufferBlock_XLXI_31_FileReader_Mmult_Playing_Time_mult00011_A_10_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0001(27),
      O => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult00011_A_10_Q
    );
  NlwBufferBlock_XLXI_31_FileReader_Mmult_Playing_Time_mult00011_A_8_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0001(25),
      O => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult00011_A_8_Q
    );
  NlwBufferBlock_XLXI_31_FileReader_Mmult_Playing_Time_mult00011_A_7_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0001(24),
      O => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult00011_A_7_Q
    );
  NlwBufferBlock_XLXI_31_FileReader_Mmult_Playing_Time_mult00011_A_6_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0001(23),
      O => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult00011_A_6_Q
    );
  NlwBufferBlock_XLXI_31_FileReader_Mmult_Playing_Time_mult00011_A_4_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0001(21),
      O => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult00011_A_4_Q
    );
  NlwBufferBlock_XLXI_31_FileReader_Mmult_Playing_Time_mult00011_A_2_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_addsub0001(19),
      O => NlwBufferSignal_XLXI_31_FileReader_Mmult_Playing_Time_mult00011_A_2_Q
    );
  NlwBufferBlock_XLXI_31_FileReader_Mmult_mult0000_A_16_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000_15_0,
      O => NlwBufferSignal_XLXI_31_FileReader_Mmult_mult0000_A(16)
    );
  NlwBufferBlock_XLXI_31_FileReader_Mmult_mult0000_A_15_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000_16_0,
      O => NlwBufferSignal_XLXI_31_FileReader_Mmult_mult0000_A(15)
    );
  NlwBufferBlock_XLXI_31_FileReader_Mmult_mult0000_A_14_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000_17_0,
      O => NlwBufferSignal_XLXI_31_FileReader_Mmult_mult0000_A(14)
    );
  NlwBufferBlock_XLXI_31_FileReader_Mmult_mult0000_A_13_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000_18_0,
      O => NlwBufferSignal_XLXI_31_FileReader_Mmult_mult0000_A(13)
    );
  NlwBufferBlock_XLXI_31_FileReader_Mmult_mult0000_A_12_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000_19_0,
      O => NlwBufferSignal_XLXI_31_FileReader_Mmult_mult0000_A(12)
    );
  NlwBufferBlock_XLXI_31_FileReader_Mmult_mult0000_A_11_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000_20_0,
      O => NlwBufferSignal_XLXI_31_FileReader_Mmult_mult0000_A(11)
    );
  NlwBufferBlock_XLXI_31_FileReader_Mmult_mult0000_A_10_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000_21_0,
      O => NlwBufferSignal_XLXI_31_FileReader_Mmult_mult0000_A(10)
    );
  NlwBufferBlock_XLXI_31_FileReader_Mmult_mult0000_A_9_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000_22_0,
      O => NlwBufferSignal_XLXI_31_FileReader_Mmult_mult0000_A(9)
    );
  NlwBufferBlock_XLXI_31_FileReader_Mmult_mult0000_A_8_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000_23_0,
      O => NlwBufferSignal_XLXI_31_FileReader_Mmult_mult0000_A(8)
    );
  NlwBufferBlock_XLXI_31_FileReader_Mmult_mult0000_A_7_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000_24_0,
      O => NlwBufferSignal_XLXI_31_FileReader_Mmult_mult0000_A(7)
    );
  NlwBufferBlock_XLXI_31_FileReader_Mmult_mult0000_A_6_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000_25_0,
      O => NlwBufferSignal_XLXI_31_FileReader_Mmult_mult0000_A(6)
    );
  NlwBufferBlock_XLXI_31_FileReader_Mmult_mult0000_A_5_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000_26_0,
      O => NlwBufferSignal_XLXI_31_FileReader_Mmult_mult0000_A(5)
    );
  NlwBufferBlock_XLXI_31_FileReader_Mmult_mult0000_A_4_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000_27_0,
      O => NlwBufferSignal_XLXI_31_FileReader_Mmult_mult0000_A(4)
    );
  NlwBufferBlock_XLXI_31_FileReader_Mmult_mult0000_A_3_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000_28_0,
      O => NlwBufferSignal_XLXI_31_FileReader_Mmult_mult0000_A(3)
    );
  NlwBufferBlock_XLXI_31_FileReader_Mmult_mult0000_A_2_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000_29_0,
      O => NlwBufferSignal_XLXI_31_FileReader_Mmult_mult0000_A(2)
    );
  NlwBufferBlock_XLXI_31_FileReader_Mmult_mult0000_A_1_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000_30_0,
      O => NlwBufferSignal_XLXI_31_FileReader_Mmult_mult0000_A(1)
    );
  NlwBufferBlock_XLXI_31_FileReader_Mmult_mult0000_A_0_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000_31_0,
      O => NlwBufferSignal_XLXI_31_FileReader_Mmult_mult0000_A(0)
    );
  NlwBufferBlock_XLXI_31_FileReader_Mmult_mult00001_A_17_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000_0_0,
      O => NlwBufferSignal_XLXI_31_FileReader_Mmult_mult00001_A(17)
    );
  NlwBufferBlock_XLXI_31_FileReader_Mmult_mult00001_A_16_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000_0_0,
      O => NlwBufferSignal_XLXI_31_FileReader_Mmult_mult00001_A(16)
    );
  NlwBufferBlock_XLXI_31_FileReader_Mmult_mult00001_A_15_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000_0_0,
      O => NlwBufferSignal_XLXI_31_FileReader_Mmult_mult00001_A(15)
    );
  NlwBufferBlock_XLXI_31_FileReader_Mmult_mult00001_A_14_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000_0_0,
      O => NlwBufferSignal_XLXI_31_FileReader_Mmult_mult00001_A(14)
    );
  NlwBufferBlock_XLXI_31_FileReader_Mmult_mult00001_A_13_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000_1_0,
      O => NlwBufferSignal_XLXI_31_FileReader_Mmult_mult00001_A(13)
    );
  NlwBufferBlock_XLXI_31_FileReader_Mmult_mult00001_A_12_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000_2_0,
      O => NlwBufferSignal_XLXI_31_FileReader_Mmult_mult00001_A(12)
    );
  NlwBufferBlock_XLXI_31_FileReader_Mmult_mult00001_A_11_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000_3_0,
      O => NlwBufferSignal_XLXI_31_FileReader_Mmult_mult00001_A(11)
    );
  NlwBufferBlock_XLXI_31_FileReader_Mmult_mult00001_A_10_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000_4_0,
      O => NlwBufferSignal_XLXI_31_FileReader_Mmult_mult00001_A(10)
    );
  NlwBufferBlock_XLXI_31_FileReader_Mmult_mult00001_A_9_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000_5_0,
      O => NlwBufferSignal_XLXI_31_FileReader_Mmult_mult00001_A(9)
    );
  NlwBufferBlock_XLXI_31_FileReader_Mmult_mult00001_A_8_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000_6_0,
      O => NlwBufferSignal_XLXI_31_FileReader_Mmult_mult00001_A(8)
    );
  NlwBufferBlock_XLXI_31_FileReader_Mmult_mult00001_A_7_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000_7_0,
      O => NlwBufferSignal_XLXI_31_FileReader_Mmult_mult00001_A(7)
    );
  NlwBufferBlock_XLXI_31_FileReader_Mmult_mult00001_A_6_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000_8_0,
      O => NlwBufferSignal_XLXI_31_FileReader_Mmult_mult00001_A(6)
    );
  NlwBufferBlock_XLXI_31_FileReader_Mmult_mult00001_A_5_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000_9_0,
      O => NlwBufferSignal_XLXI_31_FileReader_Mmult_mult00001_A(5)
    );
  NlwBufferBlock_XLXI_31_FileReader_Mmult_mult00001_A_4_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000_10_0,
      O => NlwBufferSignal_XLXI_31_FileReader_Mmult_mult00001_A(4)
    );
  NlwBufferBlock_XLXI_31_FileReader_Mmult_mult00001_A_3_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000_11_0,
      O => NlwBufferSignal_XLXI_31_FileReader_Mmult_mult00001_A(3)
    );
  NlwBufferBlock_XLXI_31_FileReader_Mmult_mult00001_A_2_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000_12_0,
      O => NlwBufferSignal_XLXI_31_FileReader_Mmult_mult00001_A(2)
    );
  NlwBufferBlock_XLXI_31_FileReader_Mmult_mult00001_A_1_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000_13_0,
      O => NlwBufferSignal_XLXI_31_FileReader_Mmult_mult00001_A(1)
    );
  NlwBufferBlock_XLXI_31_FileReader_Mmult_mult00001_A_0_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_31_FileReader_Playing_Time_mux0000_14_0,
      O => NlwBufferSignal_XLXI_31_FileReader_Mmult_mult00001_A(0)
    );
  NlwBufferBlock_XLXI_27_XLXI_89_Mram_BRAM_ADDRA_10_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_adrWr(10),
      O => NlwBufferSignal_XLXI_27_XLXI_89_Mram_BRAM_ADDRA(10)
    );
  NlwBufferBlock_XLXI_27_XLXI_89_Mram_BRAM_ADDRA_9_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_adrWr(9),
      O => NlwBufferSignal_XLXI_27_XLXI_89_Mram_BRAM_ADDRA(9)
    );
  NlwBufferBlock_XLXI_27_XLXI_89_Mram_BRAM_ADDRA_8_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_adrWr(8),
      O => NlwBufferSignal_XLXI_27_XLXI_89_Mram_BRAM_ADDRA(8)
    );
  NlwBufferBlock_XLXI_27_XLXI_89_Mram_BRAM_ADDRA_7_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_adrWr(7),
      O => NlwBufferSignal_XLXI_27_XLXI_89_Mram_BRAM_ADDRA(7)
    );
  NlwBufferBlock_XLXI_27_XLXI_89_Mram_BRAM_ADDRA_6_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_adrWr(6),
      O => NlwBufferSignal_XLXI_27_XLXI_89_Mram_BRAM_ADDRA(6)
    );
  NlwBufferBlock_XLXI_27_XLXI_89_Mram_BRAM_ADDRA_5_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_adrWr(5),
      O => NlwBufferSignal_XLXI_27_XLXI_89_Mram_BRAM_ADDRA(5)
    );
  NlwBufferBlock_XLXI_27_XLXI_89_Mram_BRAM_ADDRA_4_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_adrWr(4),
      O => NlwBufferSignal_XLXI_27_XLXI_89_Mram_BRAM_ADDRA(4)
    );
  NlwBufferBlock_XLXI_27_XLXI_89_Mram_BRAM_ADDRA_3_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_adrWr(3),
      O => NlwBufferSignal_XLXI_27_XLXI_89_Mram_BRAM_ADDRA(3)
    );
  NlwBufferBlock_XLXI_27_XLXI_89_Mram_BRAM_ADDRA_2_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_adrWr(2),
      O => NlwBufferSignal_XLXI_27_XLXI_89_Mram_BRAM_ADDRA(2)
    );
  NlwBufferBlock_XLXI_27_XLXI_89_Mram_BRAM_ADDRA_1_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_adrWr(1),
      O => NlwBufferSignal_XLXI_27_XLXI_89_Mram_BRAM_ADDRA(1)
    );
  NlwBufferBlock_XLXI_27_XLXI_89_Mram_BRAM_ADDRA_0_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_adrWr(0),
      O => NlwBufferSignal_XLXI_27_XLXI_89_Mram_BRAM_ADDRA(0)
    );
  NlwBufferBlock_XLXI_27_XLXI_89_Mram_BRAM_ADDRB_10_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_adrRd(10),
      O => NlwBufferSignal_XLXI_27_XLXI_89_Mram_BRAM_ADDRB(10)
    );
  NlwBufferBlock_XLXI_27_XLXI_89_Mram_BRAM_ADDRB_9_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_adrRd(9),
      O => NlwBufferSignal_XLXI_27_XLXI_89_Mram_BRAM_ADDRB(9)
    );
  NlwBufferBlock_XLXI_27_XLXI_89_Mram_BRAM_ADDRB_8_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_adrRd(8),
      O => NlwBufferSignal_XLXI_27_XLXI_89_Mram_BRAM_ADDRB(8)
    );
  NlwBufferBlock_XLXI_27_XLXI_89_Mram_BRAM_ADDRB_7_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_adrRd(7),
      O => NlwBufferSignal_XLXI_27_XLXI_89_Mram_BRAM_ADDRB(7)
    );
  NlwBufferBlock_XLXI_27_XLXI_89_Mram_BRAM_ADDRB_6_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_adrRd(6),
      O => NlwBufferSignal_XLXI_27_XLXI_89_Mram_BRAM_ADDRB(6)
    );
  NlwBufferBlock_XLXI_27_XLXI_89_Mram_BRAM_ADDRB_5_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_adrRd(5),
      O => NlwBufferSignal_XLXI_27_XLXI_89_Mram_BRAM_ADDRB(5)
    );
  NlwBufferBlock_XLXI_27_XLXI_89_Mram_BRAM_ADDRB_4_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_adrRd(4),
      O => NlwBufferSignal_XLXI_27_XLXI_89_Mram_BRAM_ADDRB(4)
    );
  NlwBufferBlock_XLXI_27_XLXI_89_Mram_BRAM_ADDRB_3_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_adrRd(3),
      O => NlwBufferSignal_XLXI_27_XLXI_89_Mram_BRAM_ADDRB(3)
    );
  NlwBufferBlock_XLXI_27_XLXI_89_Mram_BRAM_ADDRB_2_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_adrRd(2),
      O => NlwBufferSignal_XLXI_27_XLXI_89_Mram_BRAM_ADDRB(2)
    );
  NlwBufferBlock_XLXI_27_XLXI_89_Mram_BRAM_ADDRB_1_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_adrRd(1),
      O => NlwBufferSignal_XLXI_27_XLXI_89_Mram_BRAM_ADDRB(1)
    );
  NlwBufferBlock_XLXI_27_XLXI_89_Mram_BRAM_ADDRB_0_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_89_adrRd(0),
      O => NlwBufferSignal_XLXI_27_XLXI_89_Mram_BRAM_ADDRB(0)
    );
  NlwBufferBlock_XLXI_27_XLXI_89_Mram_BRAM_DIA_0_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_DO(0),
      O => NlwBufferSignal_XLXI_27_XLXI_89_Mram_BRAM_DIA(0)
    );
  NlwBufferBlock_XLXI_27_XLXI_89_Mram_BRAM_DIA_1_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_DO(1),
      O => NlwBufferSignal_XLXI_27_XLXI_89_Mram_BRAM_DIA(1)
    );
  NlwBufferBlock_XLXI_27_XLXI_89_Mram_BRAM_DIA_2_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_DO(2),
      O => NlwBufferSignal_XLXI_27_XLXI_89_Mram_BRAM_DIA(2)
    );
  NlwBufferBlock_XLXI_27_XLXI_89_Mram_BRAM_DIA_3_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_DO(3),
      O => NlwBufferSignal_XLXI_27_XLXI_89_Mram_BRAM_DIA(3)
    );
  NlwBufferBlock_XLXI_27_XLXI_89_Mram_BRAM_DIA_4_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_DO(4),
      O => NlwBufferSignal_XLXI_27_XLXI_89_Mram_BRAM_DIA(4)
    );
  NlwBufferBlock_XLXI_27_XLXI_89_Mram_BRAM_DIA_5_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_DO(5),
      O => NlwBufferSignal_XLXI_27_XLXI_89_Mram_BRAM_DIA(5)
    );
  NlwBufferBlock_XLXI_27_XLXI_89_Mram_BRAM_DIA_6_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_DO(6),
      O => NlwBufferSignal_XLXI_27_XLXI_89_Mram_BRAM_DIA(6)
    );
  NlwBufferBlock_XLXI_27_XLXI_89_Mram_BRAM_DIA_7_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => XLXI_27_XLXI_90_DO(7),
      O => NlwBufferSignal_XLXI_27_XLXI_89_Mram_BRAM_DIA(7)
    );
  NlwBlock_main_VCC : X_ONE
    port map (
      O => VCC
    );
  NlwBlock_main_GND : X_ZERO
    port map (
      O => GND
    );
  NlwBlockROC : X_ROC
    generic map (ROC_WIDTH => 100 ns)
    port map (O => GSR);
  NlwBlockTOC : X_TOC
    port map (O => GTS);

end Structure;

