
stm32f446-receiver-blue.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000456c  080001c4  080001c4  000101c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000320  08004730  08004730  00014730  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004a50  08004a50  000200f4  2**0
                  CONTENTS
  4 .ARM          00000008  08004a50  08004a50  00014a50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004a58  08004a58  000200f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004a58  08004a58  00014a58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004a5c  08004a5c  00014a5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000f4  20000000  08004a60  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003dc  200000f4  08004b54  000200f4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004d0  08004b54  000204d0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ca5f  00000000  00000000  00020124  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001c9f  00000000  00000000  0002cb83  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000d00  00000000  00000000  0002e828  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000c18  00000000  00000000  0002f528  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000217d1  00000000  00000000  00030140  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000098fc  00000000  00000000  00051911  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000ce432  00000000  00000000  0005b20d  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0012963f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003648  00000000  00000000  001296bc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	; (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	200000f4 	.word	0x200000f4
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08004718 	.word	0x08004718

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	; (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	; (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	; (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	200000f8 	.word	0x200000f8
 8000200:	08004718 	.word	0x08004718

08000204 <__aeabi_uldivmod>:
 8000204:	b953      	cbnz	r3, 800021c <__aeabi_uldivmod+0x18>
 8000206:	b94a      	cbnz	r2, 800021c <__aeabi_uldivmod+0x18>
 8000208:	2900      	cmp	r1, #0
 800020a:	bf08      	it	eq
 800020c:	2800      	cmpeq	r0, #0
 800020e:	bf1c      	itt	ne
 8000210:	f04f 31ff 	movne.w	r1, #4294967295
 8000214:	f04f 30ff 	movne.w	r0, #4294967295
 8000218:	f000 b972 	b.w	8000500 <__aeabi_idiv0>
 800021c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000220:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000224:	f000 f806 	bl	8000234 <__udivmoddi4>
 8000228:	f8dd e004 	ldr.w	lr, [sp, #4]
 800022c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000230:	b004      	add	sp, #16
 8000232:	4770      	bx	lr

08000234 <__udivmoddi4>:
 8000234:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000238:	9e08      	ldr	r6, [sp, #32]
 800023a:	4604      	mov	r4, r0
 800023c:	4688      	mov	r8, r1
 800023e:	2b00      	cmp	r3, #0
 8000240:	d14b      	bne.n	80002da <__udivmoddi4+0xa6>
 8000242:	428a      	cmp	r2, r1
 8000244:	4615      	mov	r5, r2
 8000246:	d967      	bls.n	8000318 <__udivmoddi4+0xe4>
 8000248:	fab2 f282 	clz	r2, r2
 800024c:	b14a      	cbz	r2, 8000262 <__udivmoddi4+0x2e>
 800024e:	f1c2 0720 	rsb	r7, r2, #32
 8000252:	fa01 f302 	lsl.w	r3, r1, r2
 8000256:	fa20 f707 	lsr.w	r7, r0, r7
 800025a:	4095      	lsls	r5, r2
 800025c:	ea47 0803 	orr.w	r8, r7, r3
 8000260:	4094      	lsls	r4, r2
 8000262:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000266:	0c23      	lsrs	r3, r4, #16
 8000268:	fbb8 f7fe 	udiv	r7, r8, lr
 800026c:	fa1f fc85 	uxth.w	ip, r5
 8000270:	fb0e 8817 	mls	r8, lr, r7, r8
 8000274:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000278:	fb07 f10c 	mul.w	r1, r7, ip
 800027c:	4299      	cmp	r1, r3
 800027e:	d909      	bls.n	8000294 <__udivmoddi4+0x60>
 8000280:	18eb      	adds	r3, r5, r3
 8000282:	f107 30ff 	add.w	r0, r7, #4294967295
 8000286:	f080 811b 	bcs.w	80004c0 <__udivmoddi4+0x28c>
 800028a:	4299      	cmp	r1, r3
 800028c:	f240 8118 	bls.w	80004c0 <__udivmoddi4+0x28c>
 8000290:	3f02      	subs	r7, #2
 8000292:	442b      	add	r3, r5
 8000294:	1a5b      	subs	r3, r3, r1
 8000296:	b2a4      	uxth	r4, r4
 8000298:	fbb3 f0fe 	udiv	r0, r3, lr
 800029c:	fb0e 3310 	mls	r3, lr, r0, r3
 80002a0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002a4:	fb00 fc0c 	mul.w	ip, r0, ip
 80002a8:	45a4      	cmp	ip, r4
 80002aa:	d909      	bls.n	80002c0 <__udivmoddi4+0x8c>
 80002ac:	192c      	adds	r4, r5, r4
 80002ae:	f100 33ff 	add.w	r3, r0, #4294967295
 80002b2:	f080 8107 	bcs.w	80004c4 <__udivmoddi4+0x290>
 80002b6:	45a4      	cmp	ip, r4
 80002b8:	f240 8104 	bls.w	80004c4 <__udivmoddi4+0x290>
 80002bc:	3802      	subs	r0, #2
 80002be:	442c      	add	r4, r5
 80002c0:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80002c4:	eba4 040c 	sub.w	r4, r4, ip
 80002c8:	2700      	movs	r7, #0
 80002ca:	b11e      	cbz	r6, 80002d4 <__udivmoddi4+0xa0>
 80002cc:	40d4      	lsrs	r4, r2
 80002ce:	2300      	movs	r3, #0
 80002d0:	e9c6 4300 	strd	r4, r3, [r6]
 80002d4:	4639      	mov	r1, r7
 80002d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002da:	428b      	cmp	r3, r1
 80002dc:	d909      	bls.n	80002f2 <__udivmoddi4+0xbe>
 80002de:	2e00      	cmp	r6, #0
 80002e0:	f000 80eb 	beq.w	80004ba <__udivmoddi4+0x286>
 80002e4:	2700      	movs	r7, #0
 80002e6:	e9c6 0100 	strd	r0, r1, [r6]
 80002ea:	4638      	mov	r0, r7
 80002ec:	4639      	mov	r1, r7
 80002ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f2:	fab3 f783 	clz	r7, r3
 80002f6:	2f00      	cmp	r7, #0
 80002f8:	d147      	bne.n	800038a <__udivmoddi4+0x156>
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d302      	bcc.n	8000304 <__udivmoddi4+0xd0>
 80002fe:	4282      	cmp	r2, r0
 8000300:	f200 80fa 	bhi.w	80004f8 <__udivmoddi4+0x2c4>
 8000304:	1a84      	subs	r4, r0, r2
 8000306:	eb61 0303 	sbc.w	r3, r1, r3
 800030a:	2001      	movs	r0, #1
 800030c:	4698      	mov	r8, r3
 800030e:	2e00      	cmp	r6, #0
 8000310:	d0e0      	beq.n	80002d4 <__udivmoddi4+0xa0>
 8000312:	e9c6 4800 	strd	r4, r8, [r6]
 8000316:	e7dd      	b.n	80002d4 <__udivmoddi4+0xa0>
 8000318:	b902      	cbnz	r2, 800031c <__udivmoddi4+0xe8>
 800031a:	deff      	udf	#255	; 0xff
 800031c:	fab2 f282 	clz	r2, r2
 8000320:	2a00      	cmp	r2, #0
 8000322:	f040 808f 	bne.w	8000444 <__udivmoddi4+0x210>
 8000326:	1b49      	subs	r1, r1, r5
 8000328:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800032c:	fa1f f885 	uxth.w	r8, r5
 8000330:	2701      	movs	r7, #1
 8000332:	fbb1 fcfe 	udiv	ip, r1, lr
 8000336:	0c23      	lsrs	r3, r4, #16
 8000338:	fb0e 111c 	mls	r1, lr, ip, r1
 800033c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000340:	fb08 f10c 	mul.w	r1, r8, ip
 8000344:	4299      	cmp	r1, r3
 8000346:	d907      	bls.n	8000358 <__udivmoddi4+0x124>
 8000348:	18eb      	adds	r3, r5, r3
 800034a:	f10c 30ff 	add.w	r0, ip, #4294967295
 800034e:	d202      	bcs.n	8000356 <__udivmoddi4+0x122>
 8000350:	4299      	cmp	r1, r3
 8000352:	f200 80cd 	bhi.w	80004f0 <__udivmoddi4+0x2bc>
 8000356:	4684      	mov	ip, r0
 8000358:	1a59      	subs	r1, r3, r1
 800035a:	b2a3      	uxth	r3, r4
 800035c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000360:	fb0e 1410 	mls	r4, lr, r0, r1
 8000364:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000368:	fb08 f800 	mul.w	r8, r8, r0
 800036c:	45a0      	cmp	r8, r4
 800036e:	d907      	bls.n	8000380 <__udivmoddi4+0x14c>
 8000370:	192c      	adds	r4, r5, r4
 8000372:	f100 33ff 	add.w	r3, r0, #4294967295
 8000376:	d202      	bcs.n	800037e <__udivmoddi4+0x14a>
 8000378:	45a0      	cmp	r8, r4
 800037a:	f200 80b6 	bhi.w	80004ea <__udivmoddi4+0x2b6>
 800037e:	4618      	mov	r0, r3
 8000380:	eba4 0408 	sub.w	r4, r4, r8
 8000384:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000388:	e79f      	b.n	80002ca <__udivmoddi4+0x96>
 800038a:	f1c7 0c20 	rsb	ip, r7, #32
 800038e:	40bb      	lsls	r3, r7
 8000390:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000394:	ea4e 0e03 	orr.w	lr, lr, r3
 8000398:	fa01 f407 	lsl.w	r4, r1, r7
 800039c:	fa20 f50c 	lsr.w	r5, r0, ip
 80003a0:	fa21 f30c 	lsr.w	r3, r1, ip
 80003a4:	ea4f 481e 	mov.w	r8, lr, lsr #16
 80003a8:	4325      	orrs	r5, r4
 80003aa:	fbb3 f9f8 	udiv	r9, r3, r8
 80003ae:	0c2c      	lsrs	r4, r5, #16
 80003b0:	fb08 3319 	mls	r3, r8, r9, r3
 80003b4:	fa1f fa8e 	uxth.w	sl, lr
 80003b8:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80003bc:	fb09 f40a 	mul.w	r4, r9, sl
 80003c0:	429c      	cmp	r4, r3
 80003c2:	fa02 f207 	lsl.w	r2, r2, r7
 80003c6:	fa00 f107 	lsl.w	r1, r0, r7
 80003ca:	d90b      	bls.n	80003e4 <__udivmoddi4+0x1b0>
 80003cc:	eb1e 0303 	adds.w	r3, lr, r3
 80003d0:	f109 30ff 	add.w	r0, r9, #4294967295
 80003d4:	f080 8087 	bcs.w	80004e6 <__udivmoddi4+0x2b2>
 80003d8:	429c      	cmp	r4, r3
 80003da:	f240 8084 	bls.w	80004e6 <__udivmoddi4+0x2b2>
 80003de:	f1a9 0902 	sub.w	r9, r9, #2
 80003e2:	4473      	add	r3, lr
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	b2ad      	uxth	r5, r5
 80003e8:	fbb3 f0f8 	udiv	r0, r3, r8
 80003ec:	fb08 3310 	mls	r3, r8, r0, r3
 80003f0:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80003f4:	fb00 fa0a 	mul.w	sl, r0, sl
 80003f8:	45a2      	cmp	sl, r4
 80003fa:	d908      	bls.n	800040e <__udivmoddi4+0x1da>
 80003fc:	eb1e 0404 	adds.w	r4, lr, r4
 8000400:	f100 33ff 	add.w	r3, r0, #4294967295
 8000404:	d26b      	bcs.n	80004de <__udivmoddi4+0x2aa>
 8000406:	45a2      	cmp	sl, r4
 8000408:	d969      	bls.n	80004de <__udivmoddi4+0x2aa>
 800040a:	3802      	subs	r0, #2
 800040c:	4474      	add	r4, lr
 800040e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000412:	fba0 8902 	umull	r8, r9, r0, r2
 8000416:	eba4 040a 	sub.w	r4, r4, sl
 800041a:	454c      	cmp	r4, r9
 800041c:	46c2      	mov	sl, r8
 800041e:	464b      	mov	r3, r9
 8000420:	d354      	bcc.n	80004cc <__udivmoddi4+0x298>
 8000422:	d051      	beq.n	80004c8 <__udivmoddi4+0x294>
 8000424:	2e00      	cmp	r6, #0
 8000426:	d069      	beq.n	80004fc <__udivmoddi4+0x2c8>
 8000428:	ebb1 050a 	subs.w	r5, r1, sl
 800042c:	eb64 0403 	sbc.w	r4, r4, r3
 8000430:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000434:	40fd      	lsrs	r5, r7
 8000436:	40fc      	lsrs	r4, r7
 8000438:	ea4c 0505 	orr.w	r5, ip, r5
 800043c:	e9c6 5400 	strd	r5, r4, [r6]
 8000440:	2700      	movs	r7, #0
 8000442:	e747      	b.n	80002d4 <__udivmoddi4+0xa0>
 8000444:	f1c2 0320 	rsb	r3, r2, #32
 8000448:	fa20 f703 	lsr.w	r7, r0, r3
 800044c:	4095      	lsls	r5, r2
 800044e:	fa01 f002 	lsl.w	r0, r1, r2
 8000452:	fa21 f303 	lsr.w	r3, r1, r3
 8000456:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800045a:	4338      	orrs	r0, r7
 800045c:	0c01      	lsrs	r1, r0, #16
 800045e:	fbb3 f7fe 	udiv	r7, r3, lr
 8000462:	fa1f f885 	uxth.w	r8, r5
 8000466:	fb0e 3317 	mls	r3, lr, r7, r3
 800046a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800046e:	fb07 f308 	mul.w	r3, r7, r8
 8000472:	428b      	cmp	r3, r1
 8000474:	fa04 f402 	lsl.w	r4, r4, r2
 8000478:	d907      	bls.n	800048a <__udivmoddi4+0x256>
 800047a:	1869      	adds	r1, r5, r1
 800047c:	f107 3cff 	add.w	ip, r7, #4294967295
 8000480:	d22f      	bcs.n	80004e2 <__udivmoddi4+0x2ae>
 8000482:	428b      	cmp	r3, r1
 8000484:	d92d      	bls.n	80004e2 <__udivmoddi4+0x2ae>
 8000486:	3f02      	subs	r7, #2
 8000488:	4429      	add	r1, r5
 800048a:	1acb      	subs	r3, r1, r3
 800048c:	b281      	uxth	r1, r0
 800048e:	fbb3 f0fe 	udiv	r0, r3, lr
 8000492:	fb0e 3310 	mls	r3, lr, r0, r3
 8000496:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800049a:	fb00 f308 	mul.w	r3, r0, r8
 800049e:	428b      	cmp	r3, r1
 80004a0:	d907      	bls.n	80004b2 <__udivmoddi4+0x27e>
 80004a2:	1869      	adds	r1, r5, r1
 80004a4:	f100 3cff 	add.w	ip, r0, #4294967295
 80004a8:	d217      	bcs.n	80004da <__udivmoddi4+0x2a6>
 80004aa:	428b      	cmp	r3, r1
 80004ac:	d915      	bls.n	80004da <__udivmoddi4+0x2a6>
 80004ae:	3802      	subs	r0, #2
 80004b0:	4429      	add	r1, r5
 80004b2:	1ac9      	subs	r1, r1, r3
 80004b4:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80004b8:	e73b      	b.n	8000332 <__udivmoddi4+0xfe>
 80004ba:	4637      	mov	r7, r6
 80004bc:	4630      	mov	r0, r6
 80004be:	e709      	b.n	80002d4 <__udivmoddi4+0xa0>
 80004c0:	4607      	mov	r7, r0
 80004c2:	e6e7      	b.n	8000294 <__udivmoddi4+0x60>
 80004c4:	4618      	mov	r0, r3
 80004c6:	e6fb      	b.n	80002c0 <__udivmoddi4+0x8c>
 80004c8:	4541      	cmp	r1, r8
 80004ca:	d2ab      	bcs.n	8000424 <__udivmoddi4+0x1f0>
 80004cc:	ebb8 0a02 	subs.w	sl, r8, r2
 80004d0:	eb69 020e 	sbc.w	r2, r9, lr
 80004d4:	3801      	subs	r0, #1
 80004d6:	4613      	mov	r3, r2
 80004d8:	e7a4      	b.n	8000424 <__udivmoddi4+0x1f0>
 80004da:	4660      	mov	r0, ip
 80004dc:	e7e9      	b.n	80004b2 <__udivmoddi4+0x27e>
 80004de:	4618      	mov	r0, r3
 80004e0:	e795      	b.n	800040e <__udivmoddi4+0x1da>
 80004e2:	4667      	mov	r7, ip
 80004e4:	e7d1      	b.n	800048a <__udivmoddi4+0x256>
 80004e6:	4681      	mov	r9, r0
 80004e8:	e77c      	b.n	80003e4 <__udivmoddi4+0x1b0>
 80004ea:	3802      	subs	r0, #2
 80004ec:	442c      	add	r4, r5
 80004ee:	e747      	b.n	8000380 <__udivmoddi4+0x14c>
 80004f0:	f1ac 0c02 	sub.w	ip, ip, #2
 80004f4:	442b      	add	r3, r5
 80004f6:	e72f      	b.n	8000358 <__udivmoddi4+0x124>
 80004f8:	4638      	mov	r0, r7
 80004fa:	e708      	b.n	800030e <__udivmoddi4+0xda>
 80004fc:	4637      	mov	r7, r6
 80004fe:	e6e9      	b.n	80002d4 <__udivmoddi4+0xa0>

08000500 <__aeabi_idiv0>:
 8000500:	4770      	bx	lr
 8000502:	bf00      	nop

08000504 <Data8_toMassHex>:
static void MX_TIM6_Init(void);
/* USER CODE BEGIN PFP */

// –§—É–Ω–∫—Ü–∏—è –ø–µ—Ä–µ–≤–æ–¥–∞ –º–∞—Å—Å–∏–≤–∞ —á–∏—Å–µ–ª –≤ –º–∞—Å—Å–∏–≤ Hex —Å–∏–º–≤–æ–ª–æ–≤
void Data8_toMassHex(uint8_t* Data,uint8_t DataLen, uint8_t* pcBlock, uint8_t StrartMass)
{
 8000504:	b480      	push	{r7}
 8000506:	b087      	sub	sp, #28
 8000508:	af00      	add	r7, sp, #0
 800050a:	60f8      	str	r0, [r7, #12]
 800050c:	607a      	str	r2, [r7, #4]
 800050e:	461a      	mov	r2, r3
 8000510:	460b      	mov	r3, r1
 8000512:	72fb      	strb	r3, [r7, #11]
 8000514:	4613      	mov	r3, r2
 8000516:	72bb      	strb	r3, [r7, #10]
	for(uint8_t j=0; j < DataLen; j++)
 8000518:	2300      	movs	r3, #0
 800051a:	75fb      	strb	r3, [r7, #23]
 800051c:	e060      	b.n	80005e0 <Data8_toMassHex+0xdc>
	{
		for (int8_t i = 1 + StrartMass; i >= StrartMass; i--)
 800051e:	7abb      	ldrb	r3, [r7, #10]
 8000520:	3301      	adds	r3, #1
 8000522:	b2db      	uxtb	r3, r3
 8000524:	75bb      	strb	r3, [r7, #22]
 8000526:	e053      	b.n	80005d0 <Data8_toMassHex+0xcc>
		{
			pcBlock[i+j*2] = Data[j] % 16;
 8000528:	7dfb      	ldrb	r3, [r7, #23]
 800052a:	68fa      	ldr	r2, [r7, #12]
 800052c:	4413      	add	r3, r2
 800052e:	781a      	ldrb	r2, [r3, #0]
 8000530:	f997 1016 	ldrsb.w	r1, [r7, #22]
 8000534:	7dfb      	ldrb	r3, [r7, #23]
 8000536:	005b      	lsls	r3, r3, #1
 8000538:	440b      	add	r3, r1
 800053a:	4619      	mov	r1, r3
 800053c:	687b      	ldr	r3, [r7, #4]
 800053e:	440b      	add	r3, r1
 8000540:	f002 020f 	and.w	r2, r2, #15
 8000544:	b2d2      	uxtb	r2, r2
 8000546:	701a      	strb	r2, [r3, #0]
			if (pcBlock[i+j*2] >= 10)
 8000548:	f997 2016 	ldrsb.w	r2, [r7, #22]
 800054c:	7dfb      	ldrb	r3, [r7, #23]
 800054e:	005b      	lsls	r3, r3, #1
 8000550:	4413      	add	r3, r2
 8000552:	461a      	mov	r2, r3
 8000554:	687b      	ldr	r3, [r7, #4]
 8000556:	4413      	add	r3, r2
 8000558:	781b      	ldrb	r3, [r3, #0]
 800055a:	2b09      	cmp	r3, #9
 800055c:	d914      	bls.n	8000588 <Data8_toMassHex+0x84>
			{
				pcBlock[i+j*2] += 55;
 800055e:	f997 2016 	ldrsb.w	r2, [r7, #22]
 8000562:	7dfb      	ldrb	r3, [r7, #23]
 8000564:	005b      	lsls	r3, r3, #1
 8000566:	4413      	add	r3, r2
 8000568:	461a      	mov	r2, r3
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	4413      	add	r3, r2
 800056e:	781a      	ldrb	r2, [r3, #0]
 8000570:	f997 1016 	ldrsb.w	r1, [r7, #22]
 8000574:	7dfb      	ldrb	r3, [r7, #23]
 8000576:	005b      	lsls	r3, r3, #1
 8000578:	440b      	add	r3, r1
 800057a:	4619      	mov	r1, r3
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	440b      	add	r3, r1
 8000580:	3237      	adds	r2, #55	; 0x37
 8000582:	b2d2      	uxtb	r2, r2
 8000584:	701a      	strb	r2, [r3, #0]
 8000586:	e013      	b.n	80005b0 <Data8_toMassHex+0xac>
			}
			else pcBlock[i+j*2] += 48;
 8000588:	f997 2016 	ldrsb.w	r2, [r7, #22]
 800058c:	7dfb      	ldrb	r3, [r7, #23]
 800058e:	005b      	lsls	r3, r3, #1
 8000590:	4413      	add	r3, r2
 8000592:	461a      	mov	r2, r3
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	4413      	add	r3, r2
 8000598:	781a      	ldrb	r2, [r3, #0]
 800059a:	f997 1016 	ldrsb.w	r1, [r7, #22]
 800059e:	7dfb      	ldrb	r3, [r7, #23]
 80005a0:	005b      	lsls	r3, r3, #1
 80005a2:	440b      	add	r3, r1
 80005a4:	4619      	mov	r1, r3
 80005a6:	687b      	ldr	r3, [r7, #4]
 80005a8:	440b      	add	r3, r1
 80005aa:	3230      	adds	r2, #48	; 0x30
 80005ac:	b2d2      	uxtb	r2, r2
 80005ae:	701a      	strb	r2, [r3, #0]
			Data[j] /= 16;
 80005b0:	7dfb      	ldrb	r3, [r7, #23]
 80005b2:	68fa      	ldr	r2, [r7, #12]
 80005b4:	4413      	add	r3, r2
 80005b6:	781a      	ldrb	r2, [r3, #0]
 80005b8:	7dfb      	ldrb	r3, [r7, #23]
 80005ba:	68f9      	ldr	r1, [r7, #12]
 80005bc:	440b      	add	r3, r1
 80005be:	0912      	lsrs	r2, r2, #4
 80005c0:	b2d2      	uxtb	r2, r2
 80005c2:	701a      	strb	r2, [r3, #0]
		for (int8_t i = 1 + StrartMass; i >= StrartMass; i--)
 80005c4:	f997 3016 	ldrsb.w	r3, [r7, #22]
 80005c8:	b2db      	uxtb	r3, r3
 80005ca:	3b01      	subs	r3, #1
 80005cc:	b2db      	uxtb	r3, r3
 80005ce:	75bb      	strb	r3, [r7, #22]
 80005d0:	f997 2016 	ldrsb.w	r2, [r7, #22]
 80005d4:	7abb      	ldrb	r3, [r7, #10]
 80005d6:	429a      	cmp	r2, r3
 80005d8:	daa6      	bge.n	8000528 <Data8_toMassHex+0x24>
	for(uint8_t j=0; j < DataLen; j++)
 80005da:	7dfb      	ldrb	r3, [r7, #23]
 80005dc:	3301      	adds	r3, #1
 80005de:	75fb      	strb	r3, [r7, #23]
 80005e0:	7dfa      	ldrb	r2, [r7, #23]
 80005e2:	7afb      	ldrb	r3, [r7, #11]
 80005e4:	429a      	cmp	r2, r3
 80005e6:	d39a      	bcc.n	800051e <Data8_toMassHex+0x1a>
		}
	}
}
 80005e8:	bf00      	nop
 80005ea:	371c      	adds	r7, #28
 80005ec:	46bd      	mov	sp, r7
 80005ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f2:	4770      	bx	lr

080005f4 <powx>:
// –§—É–Ω–∫—Ü–∏—è –Ω–∞—Ö–æ–∂–¥–µ–Ω–∏—è —Å—Ç–µ–ø–µ–Ω–∏ —á–∏—Å–ª–∞
int powx(int base, int exponent)
{
 80005f4:	b480      	push	{r7}
 80005f6:	b085      	sub	sp, #20
 80005f8:	af00      	add	r7, sp, #0
 80005fa:	6078      	str	r0, [r7, #4]
 80005fc:	6039      	str	r1, [r7, #0]
	int result = 1;
 80005fe:	2301      	movs	r3, #1
 8000600:	60fb      	str	r3, [r7, #12]
	for (int i=exponent; i > 0; i--)
 8000602:	683b      	ldr	r3, [r7, #0]
 8000604:	60bb      	str	r3, [r7, #8]
 8000606:	e007      	b.n	8000618 <powx+0x24>
	{
		result = result * base;
 8000608:	68fb      	ldr	r3, [r7, #12]
 800060a:	687a      	ldr	r2, [r7, #4]
 800060c:	fb02 f303 	mul.w	r3, r2, r3
 8000610:	60fb      	str	r3, [r7, #12]
	for (int i=exponent; i > 0; i--)
 8000612:	68bb      	ldr	r3, [r7, #8]
 8000614:	3b01      	subs	r3, #1
 8000616:	60bb      	str	r3, [r7, #8]
 8000618:	68bb      	ldr	r3, [r7, #8]
 800061a:	2b00      	cmp	r3, #0
 800061c:	dcf4      	bgt.n	8000608 <powx+0x14>
	}
	return result;
 800061e:	68fb      	ldr	r3, [r7, #12]
}
 8000620:	4618      	mov	r0, r3
 8000622:	3714      	adds	r7, #20
 8000624:	46bd      	mov	sp, r7
 8000626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800062a:	4770      	bx	lr

0800062c <Mass_toData8>:
// –§—É–Ω–∫—Ü–∏—è –ø–µ—Ä–µ–≤–æ–¥–∞ –º–∞—Å—Å–∏–≤–∞ —Å–∏–º–≤–æ–ª–æ–≤ Hex –≤ –º–∞—Å—Å–∏–≤ —á–∏—Å–µ–ª
void Mass_toData8(uint8_t *pcBlock,uint8_t* data8, unsigned short len) //rx_buffer,rx_in-2
{
 800062c:	b580      	push	{r7, lr}
 800062e:	b088      	sub	sp, #32
 8000630:	af00      	add	r7, sp, #0
 8000632:	60f8      	str	r0, [r7, #12]
 8000634:	60b9      	str	r1, [r7, #8]
 8000636:	4613      	mov	r3, r2
 8000638:	80fb      	strh	r3, [r7, #6]
	unsigned short sum = 0;
 800063a:	2300      	movs	r3, #0
 800063c:	83fb      	strh	r3, [r7, #30]
	int x = 0;
 800063e:	2300      	movs	r3, #0
 8000640:	61bb      	str	r3, [r7, #24]
	for(uint8_t j=0;j<len;j++)
 8000642:	2300      	movs	r3, #0
 8000644:	75fb      	strb	r3, [r7, #23]
 8000646:	e044      	b.n	80006d2 <Mass_toData8+0xa6>
	{
	for (int i = 0; i < 2; i++)
 8000648:	2300      	movs	r3, #0
 800064a:	613b      	str	r3, [r7, #16]
 800064c:	e033      	b.n	80006b6 <Mass_toData8+0x8a>
	{
		if (pcBlock[2 - i - 1+j*2] > 57)
 800064e:	693b      	ldr	r3, [r7, #16]
 8000650:	f1c3 0201 	rsb	r2, r3, #1
 8000654:	7dfb      	ldrb	r3, [r7, #23]
 8000656:	005b      	lsls	r3, r3, #1
 8000658:	4413      	add	r3, r2
 800065a:	461a      	mov	r2, r3
 800065c:	68fb      	ldr	r3, [r7, #12]
 800065e:	4413      	add	r3, r2
 8000660:	781b      	ldrb	r3, [r3, #0]
 8000662:	2b39      	cmp	r3, #57	; 0x39
 8000664:	d90c      	bls.n	8000680 <Mass_toData8+0x54>
		{
			x = (pcBlock[2 - i - 1+j*2] - 55);
 8000666:	693b      	ldr	r3, [r7, #16]
 8000668:	f1c3 0201 	rsb	r2, r3, #1
 800066c:	7dfb      	ldrb	r3, [r7, #23]
 800066e:	005b      	lsls	r3, r3, #1
 8000670:	4413      	add	r3, r2
 8000672:	461a      	mov	r2, r3
 8000674:	68fb      	ldr	r3, [r7, #12]
 8000676:	4413      	add	r3, r2
 8000678:	781b      	ldrb	r3, [r3, #0]
 800067a:	3b37      	subs	r3, #55	; 0x37
 800067c:	61bb      	str	r3, [r7, #24]
 800067e:	e00b      	b.n	8000698 <Mass_toData8+0x6c>
		}
		else
		{
			x = (pcBlock[2 - i - 1+j*2] - 48);
 8000680:	693b      	ldr	r3, [r7, #16]
 8000682:	f1c3 0201 	rsb	r2, r3, #1
 8000686:	7dfb      	ldrb	r3, [r7, #23]
 8000688:	005b      	lsls	r3, r3, #1
 800068a:	4413      	add	r3, r2
 800068c:	461a      	mov	r2, r3
 800068e:	68fb      	ldr	r3, [r7, #12]
 8000690:	4413      	add	r3, r2
 8000692:	781b      	ldrb	r3, [r3, #0]
 8000694:	3b30      	subs	r3, #48	; 0x30
 8000696:	61bb      	str	r3, [r7, #24]
		}
		sum += x * powx(16, i);
 8000698:	6939      	ldr	r1, [r7, #16]
 800069a:	2010      	movs	r0, #16
 800069c:	f7ff ffaa 	bl	80005f4 <powx>
 80006a0:	4602      	mov	r2, r0
 80006a2:	69bb      	ldr	r3, [r7, #24]
 80006a4:	fb03 f302 	mul.w	r3, r3, r2
 80006a8:	b29a      	uxth	r2, r3
 80006aa:	8bfb      	ldrh	r3, [r7, #30]
 80006ac:	4413      	add	r3, r2
 80006ae:	83fb      	strh	r3, [r7, #30]
	for (int i = 0; i < 2; i++)
 80006b0:	693b      	ldr	r3, [r7, #16]
 80006b2:	3301      	adds	r3, #1
 80006b4:	613b      	str	r3, [r7, #16]
 80006b6:	693b      	ldr	r3, [r7, #16]
 80006b8:	2b01      	cmp	r3, #1
 80006ba:	ddc8      	ble.n	800064e <Mass_toData8+0x22>
	}
	data8[j]=sum;
 80006bc:	7dfb      	ldrb	r3, [r7, #23]
 80006be:	68ba      	ldr	r2, [r7, #8]
 80006c0:	4413      	add	r3, r2
 80006c2:	8bfa      	ldrh	r2, [r7, #30]
 80006c4:	b2d2      	uxtb	r2, r2
 80006c6:	701a      	strb	r2, [r3, #0]
	sum=0;
 80006c8:	2300      	movs	r3, #0
 80006ca:	83fb      	strh	r3, [r7, #30]
	for(uint8_t j=0;j<len;j++)
 80006cc:	7dfb      	ldrb	r3, [r7, #23]
 80006ce:	3301      	adds	r3, #1
 80006d0:	75fb      	strb	r3, [r7, #23]
 80006d2:	7dfb      	ldrb	r3, [r7, #23]
 80006d4:	b29b      	uxth	r3, r3
 80006d6:	88fa      	ldrh	r2, [r7, #6]
 80006d8:	429a      	cmp	r2, r3
 80006da:	d8b5      	bhi.n	8000648 <Mass_toData8+0x1c>
	}

}
 80006dc:	bf00      	nop
 80006de:	3720      	adds	r7, #32
 80006e0:	46bd      	mov	sp, r7
 80006e2:	bd80      	pop	{r7, pc}

080006e4 <WMSM42Init>:
// –?–Ω–∏—Ü–∏–∞–ª–∏–∑–∞—Ü–∏—è wm-sm-42
void WMSM42Init(void)
{
 80006e4:	b580      	push	{r7, lr}
 80006e6:	b082      	sub	sp, #8
 80006e8:	af00      	add	r7, sp, #0
	//–ù–∞—á–∞–ª—å–Ω–∞—è –∏–Ω—Ñ–∞
	HAL_UART_Receive_IT(&huart6, &dataWm, 1);
 80006ea:	2201      	movs	r2, #1
 80006ec:	493c      	ldr	r1, [pc, #240]	; (80007e0 <WMSM42Init+0xfc>)
 80006ee:	483d      	ldr	r0, [pc, #244]	; (80007e4 <WMSM42Init+0x100>)
 80006f0:	f003 f912 	bl	8003918 <HAL_UART_Receive_IT>
	HAL_Delay(2000);
 80006f4:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80006f8:	f001 f994 	bl	8001a24 <HAL_Delay>
	ReadflagWm=0;
 80006fc:	4b3a      	ldr	r3, [pc, #232]	; (80007e8 <WMSM42Init+0x104>)
 80006fe:	2200      	movs	r2, #0
 8000700:	701a      	strb	r2, [r3, #0]
	countWm=0;
 8000702:	4b3a      	ldr	r3, [pc, #232]	; (80007ec <WMSM42Init+0x108>)
 8000704:	2200      	movs	r2, #0
 8000706:	701a      	strb	r2, [r3, #0]
	for(uint8_t i=0;i<20;i++)
 8000708:	2300      	movs	r3, #0
 800070a:	71fb      	strb	r3, [r7, #7]
 800070c:	e006      	b.n	800071c <WMSM42Init+0x38>
		Buff_rx[i]=0;
 800070e:	79fb      	ldrb	r3, [r7, #7]
 8000710:	4a37      	ldr	r2, [pc, #220]	; (80007f0 <WMSM42Init+0x10c>)
 8000712:	2100      	movs	r1, #0
 8000714:	54d1      	strb	r1, [r2, r3]
	for(uint8_t i=0;i<20;i++)
 8000716:	79fb      	ldrb	r3, [r7, #7]
 8000718:	3301      	adds	r3, #1
 800071a:	71fb      	strb	r3, [r7, #7]
 800071c:	79fb      	ldrb	r3, [r7, #7]
 800071e:	2b13      	cmp	r3, #19
 8000720:	d9f5      	bls.n	800070e <WMSM42Init+0x2a>
	HAL_UART_Transmit(&huart6, buf_EchoOff, sizeof(buf_EchoOff),100); //–æ—Ç–∫–ª—é—á–∞–µ–º —ç—Ö–æ
 8000722:	2364      	movs	r3, #100	; 0x64
 8000724:	2206      	movs	r2, #6
 8000726:	4933      	ldr	r1, [pc, #204]	; (80007f4 <WMSM42Init+0x110>)
 8000728:	482e      	ldr	r0, [pc, #184]	; (80007e4 <WMSM42Init+0x100>)
 800072a:	f003 f85c 	bl	80037e6 <HAL_UART_Transmit>
	while(dataWm!='#');
 800072e:	bf00      	nop
 8000730:	4b2b      	ldr	r3, [pc, #172]	; (80007e0 <WMSM42Init+0xfc>)
 8000732:	781b      	ldrb	r3, [r3, #0]
 8000734:	2b23      	cmp	r3, #35	; 0x23
 8000736:	d1fb      	bne.n	8000730 <WMSM42Init+0x4c>
	//HAL_Delay(100);
	ReadflagWm=0;
 8000738:	4b2b      	ldr	r3, [pc, #172]	; (80007e8 <WMSM42Init+0x104>)
 800073a:	2200      	movs	r2, #0
 800073c:	701a      	strb	r2, [r3, #0]
	countWm=0;
 800073e:	4b2b      	ldr	r3, [pc, #172]	; (80007ec <WMSM42Init+0x108>)
 8000740:	2200      	movs	r2, #0
 8000742:	701a      	strb	r2, [r3, #0]
	for(uint8_t i=0;i<20;i++)
 8000744:	2300      	movs	r3, #0
 8000746:	71bb      	strb	r3, [r7, #6]
 8000748:	e006      	b.n	8000758 <WMSM42Init+0x74>
		Buff_rx[i]=0;
 800074a:	79bb      	ldrb	r3, [r7, #6]
 800074c:	4a28      	ldr	r2, [pc, #160]	; (80007f0 <WMSM42Init+0x10c>)
 800074e:	2100      	movs	r1, #0
 8000750:	54d1      	strb	r1, [r2, r3]
	for(uint8_t i=0;i<20;i++)
 8000752:	79bb      	ldrb	r3, [r7, #6]
 8000754:	3301      	adds	r3, #1
 8000756:	71bb      	strb	r3, [r7, #6]
 8000758:	79bb      	ldrb	r3, [r7, #6]
 800075a:	2b13      	cmp	r3, #19
 800075c:	d9f5      	bls.n	800074a <WMSM42Init+0x66>
	HAL_UART_Transmit(&huart6, buf_com1, sizeof(buf_com1),100); // –°–ø—è—â–∏–π —Ä–µ–∂–∏–º
 800075e:	2364      	movs	r3, #100	; 0x64
 8000760:	220d      	movs	r2, #13
 8000762:	4925      	ldr	r1, [pc, #148]	; (80007f8 <WMSM42Init+0x114>)
 8000764:	481f      	ldr	r0, [pc, #124]	; (80007e4 <WMSM42Init+0x100>)
 8000766:	f003 f83e 	bl	80037e6 <HAL_UART_Transmit>
	while(dataWm!='#');
 800076a:	bf00      	nop
 800076c:	4b1c      	ldr	r3, [pc, #112]	; (80007e0 <WMSM42Init+0xfc>)
 800076e:	781b      	ldrb	r3, [r3, #0]
 8000770:	2b23      	cmp	r3, #35	; 0x23
 8000772:	d1fb      	bne.n	800076c <WMSM42Init+0x88>
	//HAL_Delay(100);
	ReadflagWm=0;
 8000774:	4b1c      	ldr	r3, [pc, #112]	; (80007e8 <WMSM42Init+0x104>)
 8000776:	2200      	movs	r2, #0
 8000778:	701a      	strb	r2, [r3, #0]
	countWm=0;
 800077a:	4b1c      	ldr	r3, [pc, #112]	; (80007ec <WMSM42Init+0x108>)
 800077c:	2200      	movs	r2, #0
 800077e:	701a      	strb	r2, [r3, #0]
	for(uint8_t i=0;i<20;i++)
 8000780:	2300      	movs	r3, #0
 8000782:	717b      	strb	r3, [r7, #5]
 8000784:	e006      	b.n	8000794 <WMSM42Init+0xb0>
		Buff_rx[i]=0;
 8000786:	797b      	ldrb	r3, [r7, #5]
 8000788:	4a19      	ldr	r2, [pc, #100]	; (80007f0 <WMSM42Init+0x10c>)
 800078a:	2100      	movs	r1, #0
 800078c:	54d1      	strb	r1, [r2, r3]
	for(uint8_t i=0;i<20;i++)
 800078e:	797b      	ldrb	r3, [r7, #5]
 8000790:	3301      	adds	r3, #1
 8000792:	717b      	strb	r3, [r7, #5]
 8000794:	797b      	ldrb	r3, [r7, #5]
 8000796:	2b13      	cmp	r3, #19
 8000798:	d9f5      	bls.n	8000786 <WMSM42Init+0xa2>
	HAL_UART_Transmit(&huart6, buf_com2, sizeof(buf_com2),100); // –ù–∞—Å—Ç—Ä–æ–π–∫–∏
 800079a:	2364      	movs	r3, #100	; 0x64
 800079c:	2226      	movs	r2, #38	; 0x26
 800079e:	4917      	ldr	r1, [pc, #92]	; (80007fc <WMSM42Init+0x118>)
 80007a0:	4810      	ldr	r0, [pc, #64]	; (80007e4 <WMSM42Init+0x100>)
 80007a2:	f003 f820 	bl	80037e6 <HAL_UART_Transmit>
	while(dataWm!='#');
 80007a6:	bf00      	nop
 80007a8:	4b0d      	ldr	r3, [pc, #52]	; (80007e0 <WMSM42Init+0xfc>)
 80007aa:	781b      	ldrb	r3, [r3, #0]
 80007ac:	2b23      	cmp	r3, #35	; 0x23
 80007ae:	d1fb      	bne.n	80007a8 <WMSM42Init+0xc4>
	//HAL_Delay(100);
	ReadflagWm=0;
 80007b0:	4b0d      	ldr	r3, [pc, #52]	; (80007e8 <WMSM42Init+0x104>)
 80007b2:	2200      	movs	r2, #0
 80007b4:	701a      	strb	r2, [r3, #0]
	countWm=0;
 80007b6:	4b0d      	ldr	r3, [pc, #52]	; (80007ec <WMSM42Init+0x108>)
 80007b8:	2200      	movs	r2, #0
 80007ba:	701a      	strb	r2, [r3, #0]
	for(uint8_t i=0;i<20;i++)
 80007bc:	2300      	movs	r3, #0
 80007be:	713b      	strb	r3, [r7, #4]
 80007c0:	e006      	b.n	80007d0 <WMSM42Init+0xec>
		Buff_rx[i]=0;
 80007c2:	793b      	ldrb	r3, [r7, #4]
 80007c4:	4a0a      	ldr	r2, [pc, #40]	; (80007f0 <WMSM42Init+0x10c>)
 80007c6:	2100      	movs	r1, #0
 80007c8:	54d1      	strb	r1, [r2, r3]
	for(uint8_t i=0;i<20;i++)
 80007ca:	793b      	ldrb	r3, [r7, #4]
 80007cc:	3301      	adds	r3, #1
 80007ce:	713b      	strb	r3, [r7, #4]
 80007d0:	793b      	ldrb	r3, [r7, #4]
 80007d2:	2b13      	cmp	r3, #19
 80007d4:	d9f5      	bls.n	80007c2 <WMSM42Init+0xde>
}
 80007d6:	bf00      	nop
 80007d8:	3708      	adds	r7, #8
 80007da:	46bd      	mov	sp, r7
 80007dc:	bd80      	pop	{r7, pc}
 80007de:	bf00      	nop
 80007e0:	20000117 	.word	0x20000117
 80007e4:	20000354 	.word	0x20000354
 80007e8:	20000119 	.word	0x20000119
 80007ec:	20000115 	.word	0x20000115
 80007f0:	20000130 	.word	0x20000130
 80007f4:	20000028 	.word	0x20000028
 80007f8:	20000030 	.word	0x20000030
 80007fc:	20000040 	.word	0x20000040

08000800 <WMSM42TXmode>:
// –í—Ö–æ–¥ –≤ —Ä–µ–∂–∏–º –ø–µ—Ä–µ–¥–∞—á–∏ wm-sm-42
void WMSM42TXmode(void)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	b082      	sub	sp, #8
 8000804:	af00      	add	r7, sp, #0
	HAL_UART_Transmit(&huart6, buf_com3_TX_mode, sizeof(buf_com3_TX_mode),100);
 8000806:	2364      	movs	r3, #100	; 0x64
 8000808:	220d      	movs	r2, #13
 800080a:	4910      	ldr	r1, [pc, #64]	; (800084c <WMSM42TXmode+0x4c>)
 800080c:	4810      	ldr	r0, [pc, #64]	; (8000850 <WMSM42TXmode+0x50>)
 800080e:	f002 ffea 	bl	80037e6 <HAL_UART_Transmit>
	//HAL_Delay(100);
	while(dataWm!='#');
 8000812:	bf00      	nop
 8000814:	4b0f      	ldr	r3, [pc, #60]	; (8000854 <WMSM42TXmode+0x54>)
 8000816:	781b      	ldrb	r3, [r3, #0]
 8000818:	2b23      	cmp	r3, #35	; 0x23
 800081a:	d1fb      	bne.n	8000814 <WMSM42TXmode+0x14>
	ReadflagWm=0;
 800081c:	4b0e      	ldr	r3, [pc, #56]	; (8000858 <WMSM42TXmode+0x58>)
 800081e:	2200      	movs	r2, #0
 8000820:	701a      	strb	r2, [r3, #0]
	countWm=0;
 8000822:	4b0e      	ldr	r3, [pc, #56]	; (800085c <WMSM42TXmode+0x5c>)
 8000824:	2200      	movs	r2, #0
 8000826:	701a      	strb	r2, [r3, #0]
	for(uint8_t i=0;i<20;i++)
 8000828:	2300      	movs	r3, #0
 800082a:	71fb      	strb	r3, [r7, #7]
 800082c:	e006      	b.n	800083c <WMSM42TXmode+0x3c>
		Buff_rx[i]=0;
 800082e:	79fb      	ldrb	r3, [r7, #7]
 8000830:	4a0b      	ldr	r2, [pc, #44]	; (8000860 <WMSM42TXmode+0x60>)
 8000832:	2100      	movs	r1, #0
 8000834:	54d1      	strb	r1, [r2, r3]
	for(uint8_t i=0;i<20;i++)
 8000836:	79fb      	ldrb	r3, [r7, #7]
 8000838:	3301      	adds	r3, #1
 800083a:	71fb      	strb	r3, [r7, #7]
 800083c:	79fb      	ldrb	r3, [r7, #7]
 800083e:	2b13      	cmp	r3, #19
 8000840:	d9f5      	bls.n	800082e <WMSM42TXmode+0x2e>
}
 8000842:	bf00      	nop
 8000844:	3708      	adds	r7, #8
 8000846:	46bd      	mov	sp, r7
 8000848:	bd80      	pop	{r7, pc}
 800084a:	bf00      	nop
 800084c:	20000068 	.word	0x20000068
 8000850:	20000354 	.word	0x20000354
 8000854:	20000117 	.word	0x20000117
 8000858:	20000119 	.word	0x20000119
 800085c:	20000115 	.word	0x20000115
 8000860:	20000130 	.word	0x20000130

08000864 <WMSM42RXmode>:
// –í—Ö–æ–¥ –≤ —Ä–µ–∂–∏–º –ø—Ä–∏–µ–º–∞ wm-sm-42
void WMSM42RXmode(void)
{
 8000864:	b580      	push	{r7, lr}
 8000866:	af00      	add	r7, sp, #0
	HAL_UART_Transmit(&huart6, buf_com3_RX_mode, sizeof(buf_com3_RX_mode),100);
 8000868:	2364      	movs	r3, #100	; 0x64
 800086a:	220d      	movs	r2, #13
 800086c:	491a      	ldr	r1, [pc, #104]	; (80008d8 <WMSM42RXmode+0x74>)
 800086e:	481b      	ldr	r0, [pc, #108]	; (80008dc <WMSM42RXmode+0x78>)
 8000870:	f002 ffb9 	bl	80037e6 <HAL_UART_Transmit>
	//HAL_Delay(10);
	while(dataWm!='#');
 8000874:	bf00      	nop
 8000876:	4b1a      	ldr	r3, [pc, #104]	; (80008e0 <WMSM42RXmode+0x7c>)
 8000878:	781b      	ldrb	r3, [r3, #0]
 800087a:	2b23      	cmp	r3, #35	; 0x23
 800087c:	d1fb      	bne.n	8000876 <WMSM42RXmode+0x12>
	ReadflagWm=0;
 800087e:	4b19      	ldr	r3, [pc, #100]	; (80008e4 <WMSM42RXmode+0x80>)
 8000880:	2200      	movs	r2, #0
 8000882:	701a      	strb	r2, [r3, #0]
	countWm=0;
 8000884:	4b18      	ldr	r3, [pc, #96]	; (80008e8 <WMSM42RXmode+0x84>)
 8000886:	2200      	movs	r2, #0
 8000888:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit(&huart6, buf_paylen, sizeof(buf_paylen),100); // –î–ª–∏–Ω–∞ –ø–æ—Å—ã–ª–∫–∏
 800088a:	2364      	movs	r3, #100	; 0x64
 800088c:	2212      	movs	r2, #18
 800088e:	4917      	ldr	r1, [pc, #92]	; (80008ec <WMSM42RXmode+0x88>)
 8000890:	4812      	ldr	r0, [pc, #72]	; (80008dc <WMSM42RXmode+0x78>)
 8000892:	f002 ffa8 	bl	80037e6 <HAL_UART_Transmit>
	//HAL_Delay(10);
	while(dataWm!='#');
 8000896:	bf00      	nop
 8000898:	4b11      	ldr	r3, [pc, #68]	; (80008e0 <WMSM42RXmode+0x7c>)
 800089a:	781b      	ldrb	r3, [r3, #0]
 800089c:	2b23      	cmp	r3, #35	; 0x23
 800089e:	d1fb      	bne.n	8000898 <WMSM42RXmode+0x34>
	ReadflagWm=0;
 80008a0:	4b10      	ldr	r3, [pc, #64]	; (80008e4 <WMSM42RXmode+0x80>)
 80008a2:	2200      	movs	r2, #0
 80008a4:	701a      	strb	r2, [r3, #0]
	countWm=0;
 80008a6:	4b10      	ldr	r3, [pc, #64]	; (80008e8 <WMSM42RXmode+0x84>)
 80008a8:	2200      	movs	r2, #0
 80008aa:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit(&huart6, buf_preamlen, sizeof(buf_preamlen),100); // –î–ª–∏–Ω–∞ –ø—Ä–µ–∞–º–±—É–ª—ã
 80008ac:	2364      	movs	r3, #100	; 0x64
 80008ae:	2212      	movs	r2, #18
 80008b0:	490f      	ldr	r1, [pc, #60]	; (80008f0 <WMSM42RXmode+0x8c>)
 80008b2:	480a      	ldr	r0, [pc, #40]	; (80008dc <WMSM42RXmode+0x78>)
 80008b4:	f002 ff97 	bl	80037e6 <HAL_UART_Transmit>
	while(dataWm!='#');
 80008b8:	bf00      	nop
 80008ba:	4b09      	ldr	r3, [pc, #36]	; (80008e0 <WMSM42RXmode+0x7c>)
 80008bc:	781b      	ldrb	r3, [r3, #0]
 80008be:	2b23      	cmp	r3, #35	; 0x23
 80008c0:	d1fb      	bne.n	80008ba <WMSM42RXmode+0x56>
	HAL_Delay(10);
 80008c2:	200a      	movs	r0, #10
 80008c4:	f001 f8ae 	bl	8001a24 <HAL_Delay>
	ReadflagWm=0;
 80008c8:	4b06      	ldr	r3, [pc, #24]	; (80008e4 <WMSM42RXmode+0x80>)
 80008ca:	2200      	movs	r2, #0
 80008cc:	701a      	strb	r2, [r3, #0]
	countWm=0;
 80008ce:	4b06      	ldr	r3, [pc, #24]	; (80008e8 <WMSM42RXmode+0x84>)
 80008d0:	2200      	movs	r2, #0
 80008d2:	701a      	strb	r2, [r3, #0]
}
 80008d4:	bf00      	nop
 80008d6:	bd80      	pop	{r7, pc}
 80008d8:	20000078 	.word	0x20000078
 80008dc:	20000354 	.word	0x20000354
 80008e0:	20000117 	.word	0x20000117
 80008e4:	20000119 	.word	0x20000119
 80008e8:	20000115 	.word	0x20000115
 80008ec:	20000000 	.word	0x20000000
 80008f0:	20000014 	.word	0x20000014

080008f4 <WMSM42TXsend>:
// –ü–µ—Ä–µ–¥–∞—á–∞ –ø–∞–∫–µ—Ç–∞ –ø–æ —Ä–∞–¥–∏–æ–∫–∞–Ω–∞–ª—É
void WMSM42TXsend(uint8_t* mass)
{
 80008f4:	b580      	push	{r7, lr}
 80008f6:	b082      	sub	sp, #8
 80008f8:	af00      	add	r7, sp, #0
 80008fa:	6078      	str	r0, [r7, #4]
	Data8_toMassHex(mass,42,buf_com_Tx,9);
 80008fc:	2309      	movs	r3, #9
 80008fe:	4a0c      	ldr	r2, [pc, #48]	; (8000930 <WMSM42TXsend+0x3c>)
 8000900:	212a      	movs	r1, #42	; 0x2a
 8000902:	6878      	ldr	r0, [r7, #4]
 8000904:	f7ff fdfe 	bl	8000504 <Data8_toMassHex>
	HAL_UART_Transmit(&huart6, buf_com_Tx, sizeof(buf_com_Tx),100);
 8000908:	2364      	movs	r3, #100	; 0x64
 800090a:	225e      	movs	r2, #94	; 0x5e
 800090c:	4908      	ldr	r1, [pc, #32]	; (8000930 <WMSM42TXsend+0x3c>)
 800090e:	4809      	ldr	r0, [pc, #36]	; (8000934 <WMSM42TXsend+0x40>)
 8000910:	f002 ff69 	bl	80037e6 <HAL_UART_Transmit>
	HAL_Delay(1500);
 8000914:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8000918:	f001 f884 	bl	8001a24 <HAL_Delay>
	ReadflagWm=0;
 800091c:	4b06      	ldr	r3, [pc, #24]	; (8000938 <WMSM42TXsend+0x44>)
 800091e:	2200      	movs	r2, #0
 8000920:	701a      	strb	r2, [r3, #0]
	countWm=0;
 8000922:	4b06      	ldr	r3, [pc, #24]	; (800093c <WMSM42TXsend+0x48>)
 8000924:	2200      	movs	r2, #0
 8000926:	701a      	strb	r2, [r3, #0]
}
 8000928:	bf00      	nop
 800092a:	3708      	adds	r7, #8
 800092c:	46bd      	mov	sp, r7
 800092e:	bd80      	pop	{r7, pc}
 8000930:	20000088 	.word	0x20000088
 8000934:	20000354 	.word	0x20000354
 8000938:	20000119 	.word	0x20000119
 800093c:	20000115 	.word	0x20000115

08000940 <WMSM42GetPacket>:
// –ü–æ–ª—É—á–µ–Ω–∏–µ –ø–æ–ª–µ–∑–Ω–æ–π —á–∞—Å—Ç–∏ –∏–∑ –ø–æ—Å—Å—ã–ª–∫–∏, –ø—Ä–∏—à–µ–¥—à–µ–π –ø–æ —Ä–∞–¥–∏–æ
void WMSM42GetPacket(uint8_t* mass)
{
 8000940:	b580      	push	{r7, lr}
 8000942:	b082      	sub	sp, #8
 8000944:	af00      	add	r7, sp, #0
 8000946:	6078      	str	r0, [r7, #4]
	Mass_toData8(&mass[6],TX_RX_Radio,42);
 8000948:	687b      	ldr	r3, [r7, #4]
 800094a:	3306      	adds	r3, #6
 800094c:	222a      	movs	r2, #42	; 0x2a
 800094e:	4904      	ldr	r1, [pc, #16]	; (8000960 <WMSM42GetPacket+0x20>)
 8000950:	4618      	mov	r0, r3
 8000952:	f7ff fe6b 	bl	800062c <Mass_toData8>
}
 8000956:	bf00      	nop
 8000958:	3708      	adds	r7, #8
 800095a:	46bd      	mov	sp, r7
 800095c:	bd80      	pop	{r7, pc}
 800095e:	bf00      	nop
 8000960:	20000258 	.word	0x20000258

08000964 <Crc16>:
    0xEF1F, 0xFF3E, 0xCF5D, 0xDF7C, 0xAF9B, 0xBFBA, 0x8FD9, 0x9FF8,
    0x6E17, 0x7E36, 0x4E55, 0x5E74, 0x2E93, 0x3EB2, 0x0ED1, 0x1EF0
};
// –†–∞—Å—á–µ—Ç CRC16
unsigned short Crc16(unsigned char * pcBlock, unsigned short len)
{
 8000964:	b480      	push	{r7}
 8000966:	b085      	sub	sp, #20
 8000968:	af00      	add	r7, sp, #0
 800096a:	6078      	str	r0, [r7, #4]
 800096c:	460b      	mov	r3, r1
 800096e:	807b      	strh	r3, [r7, #2]
    unsigned short crc = 0xFFFF;
 8000970:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000974:	81fb      	strh	r3, [r7, #14]

    while (len--)
 8000976:	e012      	b.n	800099e <Crc16+0x3a>
        crc = (crc << 8) ^ Crc16Table[(crc >> 8) ^ *pcBlock++];
 8000978:	89fb      	ldrh	r3, [r7, #14]
 800097a:	021b      	lsls	r3, r3, #8
 800097c:	b21a      	sxth	r2, r3
 800097e:	89fb      	ldrh	r3, [r7, #14]
 8000980:	0a1b      	lsrs	r3, r3, #8
 8000982:	b29b      	uxth	r3, r3
 8000984:	4618      	mov	r0, r3
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	1c59      	adds	r1, r3, #1
 800098a:	6079      	str	r1, [r7, #4]
 800098c:	781b      	ldrb	r3, [r3, #0]
 800098e:	4043      	eors	r3, r0
 8000990:	4909      	ldr	r1, [pc, #36]	; (80009b8 <Crc16+0x54>)
 8000992:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000996:	b21b      	sxth	r3, r3
 8000998:	4053      	eors	r3, r2
 800099a:	b21b      	sxth	r3, r3
 800099c:	81fb      	strh	r3, [r7, #14]
    while (len--)
 800099e:	887b      	ldrh	r3, [r7, #2]
 80009a0:	1e5a      	subs	r2, r3, #1
 80009a2:	807a      	strh	r2, [r7, #2]
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	d1e7      	bne.n	8000978 <Crc16+0x14>

    return crc;
 80009a8:	89fb      	ldrh	r3, [r7, #14]
}
 80009aa:	4618      	mov	r0, r3
 80009ac:	3714      	adds	r7, #20
 80009ae:	46bd      	mov	sp, r7
 80009b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b4:	4770      	bx	lr
 80009b6:	bf00      	nop
 80009b8:	08004730 	.word	0x08004730

080009bc <Crc8>:
    0x82, 0xB3, 0xE0, 0xD1, 0x46, 0x77, 0x24, 0x15,
    0x3B, 0x0A, 0x59, 0x68, 0xFF, 0xCE, 0x9D, 0xAC
};
// –†–∞—Å—á–µ—Ç CRC8
unsigned char Crc8(unsigned char *pcBlock, unsigned char len)
{
 80009bc:	b480      	push	{r7}
 80009be:	b085      	sub	sp, #20
 80009c0:	af00      	add	r7, sp, #0
 80009c2:	6078      	str	r0, [r7, #4]
 80009c4:	460b      	mov	r3, r1
 80009c6:	70fb      	strb	r3, [r7, #3]
    unsigned char crc = 0xFF;
 80009c8:	23ff      	movs	r3, #255	; 0xff
 80009ca:	73fb      	strb	r3, [r7, #15]

    while (len--)
 80009cc:	e00a      	b.n	80009e4 <Crc8+0x28>
        crc = Crc8Table[crc ^ *pcBlock++];
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	1c5a      	adds	r2, r3, #1
 80009d2:	607a      	str	r2, [r7, #4]
 80009d4:	781a      	ldrb	r2, [r3, #0]
 80009d6:	7bfb      	ldrb	r3, [r7, #15]
 80009d8:	4053      	eors	r3, r2
 80009da:	b2db      	uxtb	r3, r3
 80009dc:	461a      	mov	r2, r3
 80009de:	4b07      	ldr	r3, [pc, #28]	; (80009fc <Crc8+0x40>)
 80009e0:	5c9b      	ldrb	r3, [r3, r2]
 80009e2:	73fb      	strb	r3, [r7, #15]
    while (len--)
 80009e4:	78fb      	ldrb	r3, [r7, #3]
 80009e6:	1e5a      	subs	r2, r3, #1
 80009e8:	70fa      	strb	r2, [r7, #3]
 80009ea:	2b00      	cmp	r3, #0
 80009ec:	d1ef      	bne.n	80009ce <Crc8+0x12>

    return crc;
 80009ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80009f0:	4618      	mov	r0, r3
 80009f2:	3714      	adds	r7, #20
 80009f4:	46bd      	mov	sp, r7
 80009f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009fa:	4770      	bx	lr
 80009fc:	08004930 	.word	0x08004930

08000a00 <CommandToRadio>:

// –§—É–Ω–∫—Ü–∏—è –ø–µ—Ä–µ–¥–∞—á–∏ –ø–æ —Ä–∞–¥–∏–æ–∫–∞–Ω–∞–ª—É
void CommandToRadio(uint8_t command)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b084      	sub	sp, #16
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	4603      	mov	r3, r0
 8000a08:	71fb      	strb	r3, [r7, #7]
	// –í—Ö–æ–¥ –≤ —Ä–µ–∂–∏–º –ø–µ—Ä–µ–¥–∞—á–∏
	WMSM42TXmode();
 8000a0a:	f7ff fef9 	bl	8000800 <WMSM42TXmode>
	// –û–±–Ω—É–ª—è–µ–º –º–∞—Å—Å–∏–≤
	for(uint8_t i=0;i<RadioMaxBuff;i++)
 8000a0e:	2300      	movs	r3, #0
 8000a10:	73fb      	strb	r3, [r7, #15]
 8000a12:	e006      	b.n	8000a22 <CommandToRadio+0x22>
	{
		TX_RX_Radio[i]=0;
 8000a14:	7bfb      	ldrb	r3, [r7, #15]
 8000a16:	4a18      	ldr	r2, [pc, #96]	; (8000a78 <CommandToRadio+0x78>)
 8000a18:	2100      	movs	r1, #0
 8000a1a:	54d1      	strb	r1, [r2, r3]
	for(uint8_t i=0;i<RadioMaxBuff;i++)
 8000a1c:	7bfb      	ldrb	r3, [r7, #15]
 8000a1e:	3301      	adds	r3, #1
 8000a20:	73fb      	strb	r3, [r7, #15]
 8000a22:	7bfb      	ldrb	r3, [r7, #15]
 8000a24:	2b29      	cmp	r3, #41	; 0x29
 8000a26:	d9f5      	bls.n	8000a14 <CommandToRadio+0x14>
	}
	if(command==3)
 8000a28:	79fb      	ldrb	r3, [r7, #7]
 8000a2a:	2b03      	cmp	r3, #3
 8000a2c:	d104      	bne.n	8000a38 <CommandToRadio+0x38>
	{
		// –ó–∞–Ω–æ—Å–∏–º –∑–∞–¥–µ—Ä–∂–∫—É –≤ —Å–µ–∫—É–Ω–¥–∞—Ö
		TX_RX_Radio[1]=BuffRx[43];
 8000a2e:	4b13      	ldr	r3, [pc, #76]	; (8000a7c <CommandToRadio+0x7c>)
 8000a30:	f893 202b 	ldrb.w	r2, [r3, #43]	; 0x2b
 8000a34:	4b10      	ldr	r3, [pc, #64]	; (8000a78 <CommandToRadio+0x78>)
 8000a36:	705a      	strb	r2, [r3, #1]
	}
    // –ó–∞–Ω–æ—Å–∏–º –∫–æ–º–∞–Ω–¥—É
	TX_RX_Radio[CommIndex]=command;
 8000a38:	4a0f      	ldr	r2, [pc, #60]	; (8000a78 <CommandToRadio+0x78>)
 8000a3a:	79fb      	ldrb	r3, [r7, #7]
 8000a3c:	7013      	strb	r3, [r2, #0]
	//–ü–æ–¥—Å—á–µ—Ç CRC16
	CRC_c=Crc16(TX_RX_Radio,RadioMaxBuff-2);
 8000a3e:	2128      	movs	r1, #40	; 0x28
 8000a40:	480d      	ldr	r0, [pc, #52]	; (8000a78 <CommandToRadio+0x78>)
 8000a42:	f7ff ff8f 	bl	8000964 <Crc16>
 8000a46:	4603      	mov	r3, r0
 8000a48:	461a      	mov	r2, r3
 8000a4a:	4b0d      	ldr	r3, [pc, #52]	; (8000a80 <CommandToRadio+0x80>)
 8000a4c:	801a      	strh	r2, [r3, #0]
	TX_RX_Radio[RadioMaxBuff-2]=(uint8_t)(CRC_c>>8);
 8000a4e:	4b0c      	ldr	r3, [pc, #48]	; (8000a80 <CommandToRadio+0x80>)
 8000a50:	881b      	ldrh	r3, [r3, #0]
 8000a52:	0a1b      	lsrs	r3, r3, #8
 8000a54:	b29b      	uxth	r3, r3
 8000a56:	b2da      	uxtb	r2, r3
 8000a58:	4b07      	ldr	r3, [pc, #28]	; (8000a78 <CommandToRadio+0x78>)
 8000a5a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	TX_RX_Radio[RadioMaxBuff-1]=(uint8_t)CRC_c;
 8000a5e:	4b08      	ldr	r3, [pc, #32]	; (8000a80 <CommandToRadio+0x80>)
 8000a60:	881b      	ldrh	r3, [r3, #0]
 8000a62:	b2da      	uxtb	r2, r3
 8000a64:	4b04      	ldr	r3, [pc, #16]	; (8000a78 <CommandToRadio+0x78>)
 8000a66:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
    // –û—Ç–ø—Ä–∞–≤–∫–∞ –ø–æ—Å—ã–ª–∫–∏
	WMSM42TXsend(TX_RX_Radio);
 8000a6a:	4803      	ldr	r0, [pc, #12]	; (8000a78 <CommandToRadio+0x78>)
 8000a6c:	f7ff ff42 	bl	80008f4 <WMSM42TXsend>
}
 8000a70:	bf00      	nop
 8000a72:	3710      	adds	r7, #16
 8000a74:	46bd      	mov	sp, r7
 8000a76:	bd80      	pop	{r7, pc}
 8000a78:	20000258 	.word	0x20000258
 8000a7c:	20000394 	.word	0x20000394
 8000a80:	20000112 	.word	0x20000112

08000a84 <Command_to_Linux>:
// –û—Ç–ø—Ä–∞–≤–∫–∞ –∫–æ–º–∞–Ω–¥—ã –Ω–∞ Linux
void Command_to_Linux(uint8_t cmd)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b084      	sub	sp, #16
 8000a88:	af00      	add	r7, sp, #0
 8000a8a:	4603      	mov	r3, r0
 8000a8c:	71fb      	strb	r3, [r7, #7]
	for(uint8_t i=0;i<MaxBuffOfCKT;i++)
 8000a8e:	2300      	movs	r3, #0
 8000a90:	73fb      	strb	r3, [r7, #15]
 8000a92:	e006      	b.n	8000aa2 <Command_to_Linux+0x1e>
		BuffTx[i]=0;
 8000a94:	7bfb      	ldrb	r3, [r7, #15]
 8000a96:	4a1e      	ldr	r2, [pc, #120]	; (8000b10 <Command_to_Linux+0x8c>)
 8000a98:	2100      	movs	r1, #0
 8000a9a:	54d1      	strb	r1, [r2, r3]
	for(uint8_t i=0;i<MaxBuffOfCKT;i++)
 8000a9c:	7bfb      	ldrb	r3, [r7, #15]
 8000a9e:	3301      	adds	r3, #1
 8000aa0:	73fb      	strb	r3, [r7, #15]
 8000aa2:	7bfb      	ldrb	r3, [r7, #15]
 8000aa4:	2b2c      	cmp	r3, #44	; 0x2c
 8000aa6:	d9f5      	bls.n	8000a94 <Command_to_Linux+0x10>
	for(uint8_t i=0;i<MaxBuffOfCKT-6;i++)
 8000aa8:	2300      	movs	r3, #0
 8000aaa:	73bb      	strb	r3, [r7, #14]
 8000aac:	e00a      	b.n	8000ac4 <Command_to_Linux+0x40>
		BuffTx[i+4]=TX_RX_Radio[i+1];
 8000aae:	7bbb      	ldrb	r3, [r7, #14]
 8000ab0:	1c5a      	adds	r2, r3, #1
 8000ab2:	7bbb      	ldrb	r3, [r7, #14]
 8000ab4:	3304      	adds	r3, #4
 8000ab6:	4917      	ldr	r1, [pc, #92]	; (8000b14 <Command_to_Linux+0x90>)
 8000ab8:	5c89      	ldrb	r1, [r1, r2]
 8000aba:	4a15      	ldr	r2, [pc, #84]	; (8000b10 <Command_to_Linux+0x8c>)
 8000abc:	54d1      	strb	r1, [r2, r3]
	for(uint8_t i=0;i<MaxBuffOfCKT-6;i++)
 8000abe:	7bbb      	ldrb	r3, [r7, #14]
 8000ac0:	3301      	adds	r3, #1
 8000ac2:	73bb      	strb	r3, [r7, #14]
 8000ac4:	7bbb      	ldrb	r3, [r7, #14]
 8000ac6:	2b26      	cmp	r3, #38	; 0x26
 8000ac8:	d9f1      	bls.n	8000aae <Command_to_Linux+0x2a>
	BuffTx[0]=0x7C;
 8000aca:	4b11      	ldr	r3, [pc, #68]	; (8000b10 <Command_to_Linux+0x8c>)
 8000acc:	227c      	movs	r2, #124	; 0x7c
 8000ace:	701a      	strb	r2, [r3, #0]
	BuffTx[1]=0x6E;
 8000ad0:	4b0f      	ldr	r3, [pc, #60]	; (8000b10 <Command_to_Linux+0x8c>)
 8000ad2:	226e      	movs	r2, #110	; 0x6e
 8000ad4:	705a      	strb	r2, [r3, #1]
	BuffTx[2]=0xA1;
 8000ad6:	4b0e      	ldr	r3, [pc, #56]	; (8000b10 <Command_to_Linux+0x8c>)
 8000ad8:	22a1      	movs	r2, #161	; 0xa1
 8000ada:	709a      	strb	r2, [r3, #2]
	BuffTx[3]=0x2C;
 8000adc:	4b0c      	ldr	r3, [pc, #48]	; (8000b10 <Command_to_Linux+0x8c>)
 8000ade:	222c      	movs	r2, #44	; 0x2c
 8000ae0:	70da      	strb	r2, [r3, #3]
	BuffTx[42]=cmd;
 8000ae2:	4a0b      	ldr	r2, [pc, #44]	; (8000b10 <Command_to_Linux+0x8c>)
 8000ae4:	79fb      	ldrb	r3, [r7, #7]
 8000ae6:	f882 302a 	strb.w	r3, [r2, #42]	; 0x2a
	BuffTx[44]=Crc8(BuffTx,MaxBuffOfCKT-1);
 8000aea:	212c      	movs	r1, #44	; 0x2c
 8000aec:	4808      	ldr	r0, [pc, #32]	; (8000b10 <Command_to_Linux+0x8c>)
 8000aee:	f7ff ff65 	bl	80009bc <Crc8>
 8000af2:	4603      	mov	r3, r0
 8000af4:	461a      	mov	r2, r3
 8000af6:	4b06      	ldr	r3, [pc, #24]	; (8000b10 <Command_to_Linux+0x8c>)
 8000af8:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
	HAL_UART_Transmit(&huart2, BuffTx, MaxBuffOfCKT,100);
 8000afc:	2364      	movs	r3, #100	; 0x64
 8000afe:	222d      	movs	r2, #45	; 0x2d
 8000b00:	4903      	ldr	r1, [pc, #12]	; (8000b10 <Command_to_Linux+0x8c>)
 8000b02:	4805      	ldr	r0, [pc, #20]	; (8000b18 <Command_to_Linux+0x94>)
 8000b04:	f002 fe6f 	bl	80037e6 <HAL_UART_Transmit>
}
 8000b08:	bf00      	nop
 8000b0a:	3710      	adds	r7, #16
 8000b0c:	46bd      	mov	sp, r7
 8000b0e:	bd80      	pop	{r7, pc}
 8000b10:	200002e4 	.word	0x200002e4
 8000b14:	20000258 	.word	0x20000258
 8000b18:	200003c4 	.word	0x200003c4

08000b1c <Command4_send>:
// –û—Ç–ø—Ä–∞–≤–∫–∞ 4 –∫–æ–º–∞–Ω–¥—ã –ø–æ —Ä–∞–¥–∏–æ
void Command4_send(void)
{
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	af00      	add	r7, sp, #0
	if(Com4Active==1) // –ï—Å–ª–∏ —Ä–∞–∑—Ä–µ—à–µ–Ω–∞ 4 –∫–æ–º–∞–Ω–¥–∞
 8000b20:	4b11      	ldr	r3, [pc, #68]	; (8000b68 <Command4_send+0x4c>)
 8000b22:	781b      	ldrb	r3, [r3, #0]
 8000b24:	2b01      	cmp	r3, #1
 8000b26:	d119      	bne.n	8000b5c <Command4_send+0x40>
	{
		// –ü–æ—Å—ã–ª–∫–∞ –ø—Ä–∏–Ω—è—Ç–∞ —É—Å–ø–µ—à–Ω–æ, –æ—Ç–ø—Ä–∞–≤–ª—è–µ–º –∑–∞–ø—Ä–æ—Å –Ω–∞ –¥–∞–Ω–Ω—ã–µ, –µ—Å–ª–∏ –Ω–µ—Ç –∫–æ–º–∞–Ω–¥ —Å Linux
		if(Readflag!=1)
 8000b28:	4b10      	ldr	r3, [pc, #64]	; (8000b6c <Command4_send+0x50>)
 8000b2a:	781b      	ldrb	r3, [r3, #0]
 8000b2c:	2b01      	cmp	r3, #1
 8000b2e:	d011      	beq.n	8000b54 <Command4_send+0x38>
		{
			LedMode=1; // –†–µ–∂–∏–º –º–∏–≥–∞–Ω–∏—è - –ø–æ—Å—ã–ª–∫–∞ –ø–µ—Ä–µ–¥–∞–µ—Ç—Å—è
 8000b30:	4b0f      	ldr	r3, [pc, #60]	; (8000b70 <Command4_send+0x54>)
 8000b32:	2201      	movs	r2, #1
 8000b34:	701a      	strb	r2, [r3, #0]
			CommandToRadio(4);
 8000b36:	2004      	movs	r0, #4
 8000b38:	f7ff ff62 	bl	8000a00 <CommandToRadio>
			// –û–∂–∏–¥–∞–µ–º –∫–æ–º–∞–Ω–¥—É
			WMSM42RXmode();
 8000b3c:	f7ff fe92 	bl	8000864 <WMSM42RXmode>
			// –ó–∞–ø—É—Å–∫ —Ç–∞–π–º–µ—Ä–∞ –¥–ª—è –æ—Ç—Å–ª–µ–∂–∏–≤–∞–Ω–∏—è —Ç–∞–π–º–∞—É—Ç–∞
			Delay_start=1;
 8000b40:	4b0c      	ldr	r3, [pc, #48]	; (8000b74 <Command4_send+0x58>)
 8000b42:	2201      	movs	r2, #1
 8000b44:	701a      	strb	r2, [r3, #0]
			Ms_Delay=0;
 8000b46:	4b0c      	ldr	r3, [pc, #48]	; (8000b78 <Command4_send+0x5c>)
 8000b48:	2200      	movs	r2, #0
 8000b4a:	601a      	str	r2, [r3, #0]
			AccessRadio=1;
 8000b4c:	4b0b      	ldr	r3, [pc, #44]	; (8000b7c <Command4_send+0x60>)
 8000b4e:	2201      	movs	r2, #1
 8000b50:	701a      	strb	r2, [r3, #0]
		} else AccessRadio=0;
	} else AccessRadio=0;
}
 8000b52:	e006      	b.n	8000b62 <Command4_send+0x46>
		} else AccessRadio=0;
 8000b54:	4b09      	ldr	r3, [pc, #36]	; (8000b7c <Command4_send+0x60>)
 8000b56:	2200      	movs	r2, #0
 8000b58:	701a      	strb	r2, [r3, #0]
}
 8000b5a:	e002      	b.n	8000b62 <Command4_send+0x46>
	} else AccessRadio=0;
 8000b5c:	4b07      	ldr	r3, [pc, #28]	; (8000b7c <Command4_send+0x60>)
 8000b5e:	2200      	movs	r2, #0
 8000b60:	701a      	strb	r2, [r3, #0]
}
 8000b62:	bf00      	nop
 8000b64:	bd80      	pop	{r7, pc}
 8000b66:	bf00      	nop
 8000b68:	2000011a 	.word	0x2000011a
 8000b6c:	20000118 	.word	0x20000118
 8000b70:	2000011b 	.word	0x2000011b
 8000b74:	2000012c 	.word	0x2000012c
 8000b78:	20000128 	.word	0x20000128
 8000b7c:	20000124 	.word	0x20000124

08000b80 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b80:	b580      	push	{r7, lr}
 8000b82:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b84:	f000 fedc 	bl	8001940 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b88:	f000 faa6 	bl	80010d8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b8c:	f000 fbd6 	bl	800133c <MX_GPIO_Init>
  MX_DMA_Init();
 8000b90:	f000 fb9e 	bl	80012d0 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000b94:	f000 fb48 	bl	8001228 <MX_USART2_UART_Init>
  MX_USART6_UART_Init();
 8000b98:	f000 fb70 	bl	800127c <MX_USART6_UART_Init>
  MX_TIM6_Init();
 8000b9c:	f000 fb0e 	bl	80011bc <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */
  // –?–Ω–¥–∏–∫–∞—Ü–∏—è –≤–∫–ª—é—á–µ–Ω–∏—è –£–°–? –ü–†–î
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_RESET);
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	2102      	movs	r1, #2
 8000ba4:	48c0      	ldr	r0, [pc, #768]	; (8000ea8 <main+0x328>)
 8000ba6:	f001 fd89 	bl	80026bc <HAL_GPIO_WritePin>
  HAL_Delay(300);
 8000baa:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000bae:	f000 ff39 	bl	8001a24 <HAL_Delay>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_RESET);
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	2104      	movs	r1, #4
 8000bb6:	48bc      	ldr	r0, [pc, #752]	; (8000ea8 <main+0x328>)
 8000bb8:	f001 fd80 	bl	80026bc <HAL_GPIO_WritePin>
  HAL_Delay(300);
 8000bbc:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000bc0:	f000 ff30 	bl	8001a24 <HAL_Delay>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_RESET);
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	2108      	movs	r1, #8
 8000bc8:	48b7      	ldr	r0, [pc, #732]	; (8000ea8 <main+0x328>)
 8000bca:	f001 fd77 	bl	80026bc <HAL_GPIO_WritePin>
  HAL_Delay(300);
 8000bce:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000bd2:	f000 ff27 	bl	8001a24 <HAL_Delay>
  // –?–Ω–∏—Ü–∏–∞–ª–∏–∑–∞—Ü–∏—è wm-sm-42
  WMSM42Init();
 8000bd6:	f7ff fd85 	bl	80006e4 <WMSM42Init>
  // –ó–∞–ø—É—Å–∫ –ø—Ä–∏–µ–º–∞ –∫–æ–º–∞–Ω–¥ —Å Linux
  HAL_UART_Receive_IT(&huart2, &data, 1);
 8000bda:	2201      	movs	r2, #1
 8000bdc:	49b3      	ldr	r1, [pc, #716]	; (8000eac <main+0x32c>)
 8000bde:	48b4      	ldr	r0, [pc, #720]	; (8000eb0 <main+0x330>)
 8000be0:	f002 fe9a 	bl	8003918 <HAL_UART_Receive_IT>
  // –ó–∞–ø—É—Å–∫ —Ç–∞–π–º–µ—Ä–∞ –¥–ª—è —Ä–∞–±–æ—Ç—ã —Å–≤–µ—Ç–æ–¥–∏–æ–¥–∞
  HAL_TIM_Base_Start_IT(&htim6);
 8000be4:	48b3      	ldr	r0, [pc, #716]	; (8000eb4 <main+0x334>)
 8000be6:	f002 fb2c 	bl	8003242 <HAL_TIM_Base_Start_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
		// –§–∏–ª—å—Ç—Ä–∞—Ü–∏—è –ø–æ–º–µ—Ö 1 —Ä–∞–∑—ä–µ–º–∞
		if((HAL_GetTick()-reciveTime >200) && ReadRdy) // –ï—Å–ª–∏ –ø—Ä–∏—à–µ–ª 1 –±–∞–π—Ç –∏ –≤ —Ç–µ—á–µ–Ω–∏–∏ —Å–µ–∫—É–Ω–¥—ã –±–æ–ª—å—à–µ –Ω–∏—á–µ–≥–æ –Ω–µ –ø—Ä–∏—à–ª–æ, —Å—á–∏—Ç–∞–µ–º, —á—Ç–æ –º—ã –ø–æ–π–º–∞–ª–∏ –ø–æ–º–µ—Ö—É
 8000bea:	f000 ff0f 	bl	8001a0c <HAL_GetTick>
 8000bee:	4602      	mov	r2, r0
 8000bf0:	4bb1      	ldr	r3, [pc, #708]	; (8000eb8 <main+0x338>)
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	1ad3      	subs	r3, r2, r3
 8000bf6:	2bc8      	cmp	r3, #200	; 0xc8
 8000bf8:	d911      	bls.n	8000c1e <main+0x9e>
 8000bfa:	4bb0      	ldr	r3, [pc, #704]	; (8000ebc <main+0x33c>)
 8000bfc:	781b      	ldrb	r3, [r3, #0]
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	d00d      	beq.n	8000c1e <main+0x9e>
		{
			ReadRdy=0;
 8000c02:	4bae      	ldr	r3, [pc, #696]	; (8000ebc <main+0x33c>)
 8000c04:	2200      	movs	r2, #0
 8000c06:	701a      	strb	r2, [r3, #0]
			HAL_UART_Abort(&huart2);
 8000c08:	48a9      	ldr	r0, [pc, #676]	; (8000eb0 <main+0x330>)
 8000c0a:	f002 feda 	bl	80039c2 <HAL_UART_Abort>
			HAL_UART_Receive_IT(&huart2, &data, 1);
 8000c0e:	2201      	movs	r2, #1
 8000c10:	49a6      	ldr	r1, [pc, #664]	; (8000eac <main+0x32c>)
 8000c12:	48a7      	ldr	r0, [pc, #668]	; (8000eb0 <main+0x330>)
 8000c14:	f002 fe80 	bl	8003918 <HAL_UART_Receive_IT>
			countRx=0;
 8000c18:	4ba9      	ldr	r3, [pc, #676]	; (8000ec0 <main+0x340>)
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	701a      	strb	r2, [r3, #0]
		}
		// –ü—Ä–∏—à–ª–∞ –∫–∞–∫–∞—è-—Ç–æ –ø–æ—Å—ã–ª–∫–∞ –ø–æ linux
		if(Readflag==1 && AccessRadio==0)
 8000c1e:	4ba9      	ldr	r3, [pc, #676]	; (8000ec4 <main+0x344>)
 8000c20:	781b      	ldrb	r3, [r3, #0]
 8000c22:	2b01      	cmp	r3, #1
 8000c24:	f040 80d7 	bne.w	8000dd6 <main+0x256>
 8000c28:	4ba7      	ldr	r3, [pc, #668]	; (8000ec8 <main+0x348>)
 8000c2a:	781b      	ldrb	r3, [r3, #0]
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	f040 80d2 	bne.w	8000dd6 <main+0x256>
		{
			Readflag=0;
 8000c32:	4ba4      	ldr	r3, [pc, #656]	; (8000ec4 <main+0x344>)
 8000c34:	2200      	movs	r2, #0
 8000c36:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_RESET);
 8000c38:	2200      	movs	r2, #0
 8000c3a:	2108      	movs	r1, #8
 8000c3c:	489a      	ldr	r0, [pc, #616]	; (8000ea8 <main+0x328>)
 8000c3e:	f001 fd3d 	bl	80026bc <HAL_GPIO_WritePin>
			CRC_8c=BuffRx[MaxBuffOfCKT-1];
 8000c42:	4ba2      	ldr	r3, [pc, #648]	; (8000ecc <main+0x34c>)
 8000c44:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 8000c48:	4ba1      	ldr	r3, [pc, #644]	; (8000ed0 <main+0x350>)
 8000c4a:	701a      	strb	r2, [r3, #0]
			if(CRC_8c==Crc8(BuffRx,MaxBuffOfCKT-1)) // –µ—Å–ª–∏ CRC —Å–æ–≤–ø–∞–ª–æ
 8000c4c:	212c      	movs	r1, #44	; 0x2c
 8000c4e:	489f      	ldr	r0, [pc, #636]	; (8000ecc <main+0x34c>)
 8000c50:	f7ff feb4 	bl	80009bc <Crc8>
 8000c54:	4603      	mov	r3, r0
 8000c56:	461a      	mov	r2, r3
 8000c58:	4b9d      	ldr	r3, [pc, #628]	; (8000ed0 <main+0x350>)
 8000c5a:	781b      	ldrb	r3, [r3, #0]
 8000c5c:	429a      	cmp	r2, r3
 8000c5e:	f040 809a 	bne.w	8000d96 <main+0x216>
			{
				switch(BuffRx[CommIndexLinux])
 8000c62:	4b9a      	ldr	r3, [pc, #616]	; (8000ecc <main+0x34c>)
 8000c64:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8000c68:	3b01      	subs	r3, #1
 8000c6a:	2b07      	cmp	r3, #7
 8000c6c:	f200 80a8 	bhi.w	8000dc0 <main+0x240>
 8000c70:	a201      	add	r2, pc, #4	; (adr r2, 8000c78 <main+0xf8>)
 8000c72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c76:	bf00      	nop
 8000c78:	08000c99 	.word	0x08000c99
 8000c7c:	08000cbd 	.word	0x08000cbd
 8000c80:	08000ce1 	.word	0x08000ce1
 8000c84:	08000dc1 	.word	0x08000dc1
 8000c88:	08000d05 	.word	0x08000d05
 8000c8c:	08000d29 	.word	0x08000d29
 8000c90:	08000d4d 	.word	0x08000d4d
 8000c94:	08000d71 	.word	0x08000d71
				{
					case 1:
					LedMode=1; // –†–µ–∂–∏–º –º–∏–≥–∞–Ω–∏—è - –ø–æ—Å—ã–ª–∫–∞ –ø–µ—Ä–µ–¥–∞–µ—Ç—Å—è
 8000c98:	4b8e      	ldr	r3, [pc, #568]	; (8000ed4 <main+0x354>)
 8000c9a:	2201      	movs	r2, #1
 8000c9c:	701a      	strb	r2, [r3, #0]
					CommandToRadio(1);  // –ö–æ–º–∞–Ω–¥–∞ –Ω–∞—á–∞–ª–∞ –∑–∞–ø–∏—Å–∏: –°–æ–∑–¥–∞–µ–º –Ω–æ–≤—ã–π —Ñ–∞–π–ª –∏ –Ω–∞—á–∏–Ω–∞–µ–º –ø—Ä–∏–µ–º –¥–∞–Ω–Ω—ã—Ö
 8000c9e:	2001      	movs	r0, #1
 8000ca0:	f7ff feae 	bl	8000a00 <CommandToRadio>
					// –û–∂–∏–¥–∞–µ–º –∫–æ–º–∞–Ω–¥—É
					WMSM42RXmode();
 8000ca4:	f7ff fdde 	bl	8000864 <WMSM42RXmode>
					// –ó–∞–ø—É—Å–∫ —Ç–∞–π–º–µ—Ä–∞ –¥–ª—è –æ—Ç—Å–ª–µ–∂–∏–≤–∞–Ω–∏—è —Ç–∞–π–º–∞—É—Ç–∞
					Delay_start=1;
 8000ca8:	4b8b      	ldr	r3, [pc, #556]	; (8000ed8 <main+0x358>)
 8000caa:	2201      	movs	r2, #1
 8000cac:	701a      	strb	r2, [r3, #0]
					Ms_Delay=0;
 8000cae:	4b8b      	ldr	r3, [pc, #556]	; (8000edc <main+0x35c>)
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	601a      	str	r2, [r3, #0]
					// –ó–∞–Ω–∏–º–∞–µ–º —Ä–∞–¥–∏–æ–∫–∞–Ω–∞–ª
					AccessRadio=1;
 8000cb4:	4b84      	ldr	r3, [pc, #528]	; (8000ec8 <main+0x348>)
 8000cb6:	2201      	movs	r2, #1
 8000cb8:	701a      	strb	r2, [r3, #0]
					break;
 8000cba:	e081      	b.n	8000dc0 <main+0x240>
					case 2:
					LedMode=1; // –†–µ–∂–∏–º –º–∏–≥–∞–Ω–∏—è - –ø–æ—Å—ã–ª–∫–∞ –ø–µ—Ä–µ–¥–∞–µ—Ç—Å—è
 8000cbc:	4b85      	ldr	r3, [pc, #532]	; (8000ed4 <main+0x354>)
 8000cbe:	2201      	movs	r2, #1
 8000cc0:	701a      	strb	r2, [r3, #0]
					CommandToRadio(2); // –ö–æ–º–∞–Ω–¥–∞ –æ—Ç–∫—Ä—ã—Ç–∏—è –∫–ª–∞–ø–∞–Ω–∞
 8000cc2:	2002      	movs	r0, #2
 8000cc4:	f7ff fe9c 	bl	8000a00 <CommandToRadio>
					// –û–∂–∏–¥–∞–µ–º –∫–æ–º–∞–Ω–¥—É
					WMSM42RXmode();
 8000cc8:	f7ff fdcc 	bl	8000864 <WMSM42RXmode>
					// –ó–∞–ø—É—Å–∫ —Ç–∞–π–º–µ—Ä–∞ –¥–ª—è –æ—Ç—Å–ª–µ–∂–∏–≤–∞–Ω–∏—è —Ç–∞–π–º–∞—É—Ç–∞
					Delay_start=1;
 8000ccc:	4b82      	ldr	r3, [pc, #520]	; (8000ed8 <main+0x358>)
 8000cce:	2201      	movs	r2, #1
 8000cd0:	701a      	strb	r2, [r3, #0]
					Ms_Delay=0;
 8000cd2:	4b82      	ldr	r3, [pc, #520]	; (8000edc <main+0x35c>)
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	601a      	str	r2, [r3, #0]
					// –ó–∞–Ω–∏–º–∞–µ–º —Ä–∞–¥–∏–æ–∫–∞–Ω–∞–ª
					AccessRadio=1;
 8000cd8:	4b7b      	ldr	r3, [pc, #492]	; (8000ec8 <main+0x348>)
 8000cda:	2201      	movs	r2, #1
 8000cdc:	701a      	strb	r2, [r3, #0]
					break;
 8000cde:	e06f      	b.n	8000dc0 <main+0x240>
					case 3:
					LedMode=1; // –†–µ–∂–∏–º –º–∏–≥–∞–Ω–∏—è - –ø–æ—Å—ã–ª–∫–∞ –ø–µ—Ä–µ–¥–∞–µ—Ç—Å—è
 8000ce0:	4b7c      	ldr	r3, [pc, #496]	; (8000ed4 <main+0x354>)
 8000ce2:	2201      	movs	r2, #1
 8000ce4:	701a      	strb	r2, [r3, #0]
					CommandToRadio(3); // –ö–æ–º–∞–Ω–¥–∞ –∑–∞–ø—É—Å–∫–∞ –¥–≤–∏–≥–∞—Ç–µ–ª—è
 8000ce6:	2003      	movs	r0, #3
 8000ce8:	f7ff fe8a 	bl	8000a00 <CommandToRadio>
					// –û–∂–∏–¥–∞–µ–º –∫–æ–º–∞–Ω–¥—É
					WMSM42RXmode();
 8000cec:	f7ff fdba 	bl	8000864 <WMSM42RXmode>
					// –ó–∞–ø—É—Å–∫ —Ç–∞–π–º–µ—Ä–∞ –¥–ª—è –æ—Ç—Å–ª–µ–∂–∏–≤–∞–Ω–∏—è —Ç–∞–π–º–∞—É—Ç–∞
					Delay_start=1;
 8000cf0:	4b79      	ldr	r3, [pc, #484]	; (8000ed8 <main+0x358>)
 8000cf2:	2201      	movs	r2, #1
 8000cf4:	701a      	strb	r2, [r3, #0]
					Ms_Delay=0;
 8000cf6:	4b79      	ldr	r3, [pc, #484]	; (8000edc <main+0x35c>)
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	601a      	str	r2, [r3, #0]
					// –ó–∞–Ω–∏–º–∞–µ–º —Ä–∞–¥–∏–æ–∫–∞–Ω–∞–ª
					AccessRadio=1;
 8000cfc:	4b72      	ldr	r3, [pc, #456]	; (8000ec8 <main+0x348>)
 8000cfe:	2201      	movs	r2, #1
 8000d00:	701a      	strb	r2, [r3, #0]
					break;
 8000d02:	e05d      	b.n	8000dc0 <main+0x240>
					case 4:  // –í–Ω—É—Ç—Ä–µ–Ω–Ω—è—è –∫–æ–º–∞–Ω–¥–∞ (–∑–∞–ø—Ä–æ—Å –¥–∞–Ω–Ω—ã—Ö —Å –¶–ö–¢)
					break;
					case 5:
					LedMode=1; // –†–µ–∂–∏–º –º–∏–≥–∞–Ω–∏—è - –ø–æ—Å—ã–ª–∫–∞ –ø–µ—Ä–µ–¥–∞–µ—Ç—Å—è
 8000d04:	4b73      	ldr	r3, [pc, #460]	; (8000ed4 <main+0x354>)
 8000d06:	2201      	movs	r2, #1
 8000d08:	701a      	strb	r2, [r3, #0]
					CommandToRadio(5); // –ö–æ–º–∞–Ω–¥–∞ –∑–∞–∫—Ä—ã—Ç–∏—è —Ñ–∞–π–ª–∞ –Ω–∞ SD –∏ –∑–∞–ø—Ä–µ—Ç –∑–∞–ø–∏—Å–∏ –Ω–∞ SD
 8000d0a:	2005      	movs	r0, #5
 8000d0c:	f7ff fe78 	bl	8000a00 <CommandToRadio>
					// –û–∂–∏–¥–∞–µ–º –∫–æ–º–∞–Ω–¥—É
					WMSM42RXmode();
 8000d10:	f7ff fda8 	bl	8000864 <WMSM42RXmode>
					// –ó–∞–ø—É—Å–∫ —Ç–∞–π–º–µ—Ä–∞ –¥–ª—è –æ—Ç—Å–ª–µ–∂–∏–≤–∞–Ω–∏—è —Ç–∞–π–º–∞—É—Ç–∞
					Delay_start=1;
 8000d14:	4b70      	ldr	r3, [pc, #448]	; (8000ed8 <main+0x358>)
 8000d16:	2201      	movs	r2, #1
 8000d18:	701a      	strb	r2, [r3, #0]
					Ms_Delay=0;
 8000d1a:	4b70      	ldr	r3, [pc, #448]	; (8000edc <main+0x35c>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	601a      	str	r2, [r3, #0]
					// –ó–∞–Ω–∏–º–∞–µ–º —Ä–∞–¥–∏–æ–∫–∞–Ω–∞–ª
					AccessRadio=1;
 8000d20:	4b69      	ldr	r3, [pc, #420]	; (8000ec8 <main+0x348>)
 8000d22:	2201      	movs	r2, #1
 8000d24:	701a      	strb	r2, [r3, #0]
					break;
 8000d26:	e04b      	b.n	8000dc0 <main+0x240>
					case 6:
					LedMode=1; // –†–µ–∂–∏–º –º–∏–≥–∞–Ω–∏—è - –ø–æ—Å—ã–ª–∫–∞ –ø–µ—Ä–µ–¥–∞–µ—Ç—Å—è
 8000d28:	4b6a      	ldr	r3, [pc, #424]	; (8000ed4 <main+0x354>)
 8000d2a:	2201      	movs	r2, #1
 8000d2c:	701a      	strb	r2, [r3, #0]
					CommandToRadio(6); // –ö–æ–º–∞–Ω–¥–∞ –∑–∞–∫—Ä—ã—Ç–∏—è –∫–ª–∞–ø–∞–Ω–∞
 8000d2e:	2006      	movs	r0, #6
 8000d30:	f7ff fe66 	bl	8000a00 <CommandToRadio>
					// –û–∂–∏–¥–∞–µ–º –∫–æ–º–∞–Ω–¥—É
					WMSM42RXmode();
 8000d34:	f7ff fd96 	bl	8000864 <WMSM42RXmode>
					// –ó–∞–ø—É—Å–∫ —Ç–∞–π–º–µ—Ä–∞ –¥–ª—è –æ—Ç—Å–ª–µ–∂–∏–≤–∞–Ω–∏—è —Ç–∞–π–º–∞—É—Ç–∞
					Delay_start=1;
 8000d38:	4b67      	ldr	r3, [pc, #412]	; (8000ed8 <main+0x358>)
 8000d3a:	2201      	movs	r2, #1
 8000d3c:	701a      	strb	r2, [r3, #0]
					Ms_Delay=0;
 8000d3e:	4b67      	ldr	r3, [pc, #412]	; (8000edc <main+0x35c>)
 8000d40:	2200      	movs	r2, #0
 8000d42:	601a      	str	r2, [r3, #0]
					// –ó–∞–Ω–∏–º–∞–µ–º —Ä–∞–¥–∏–æ–∫–∞–Ω–∞–ª
					AccessRadio=1;
 8000d44:	4b60      	ldr	r3, [pc, #384]	; (8000ec8 <main+0x348>)
 8000d46:	2201      	movs	r2, #1
 8000d48:	701a      	strb	r2, [r3, #0]
					break;
 8000d4a:	e039      	b.n	8000dc0 <main+0x240>
					case 7: // –ü–æ–¥–∞—á–∞ –µ–¥–µ–Ω–∏—Ü—ã –Ω–∞ –æ–ø—Ç–æ–ø–∞—Ä—É –Ω–∞ –∑–∞–∫—Ä—ã—Ç–∏–µ –¥–≤–∏–≥–∞—Ç–µ–ª—è
					LedMode=1; // –†–µ–∂–∏–º –º–∏–≥–∞–Ω–∏—è - –ø–æ—Å—ã–ª–∫–∞ –ø–µ—Ä–µ–¥–∞–µ—Ç—Å—è
 8000d4c:	4b61      	ldr	r3, [pc, #388]	; (8000ed4 <main+0x354>)
 8000d4e:	2201      	movs	r2, #1
 8000d50:	701a      	strb	r2, [r3, #0]
					CommandToRadio(7); // –ö–æ–º–∞–Ω–¥–∞ –ü–æ–¥–∞—á–∞ –µ–¥–µ–Ω–∏—Ü—ã –Ω–∞ –æ–ø—Ç–æ–ø–∞—Ä—É –Ω–∞ –∑–∞–∫—Ä—ã—Ç–∏–µ –¥–≤–∏–≥–∞—Ç–µ–ª—è
 8000d52:	2007      	movs	r0, #7
 8000d54:	f7ff fe54 	bl	8000a00 <CommandToRadio>
					// –û–∂–∏–¥–∞–µ–º –∫–æ–º–∞–Ω–¥—É
					WMSM42RXmode();
 8000d58:	f7ff fd84 	bl	8000864 <WMSM42RXmode>
					// –ó–∞–ø—É—Å–∫ —Ç–∞–π–º–µ—Ä–∞ –¥–ª—è –æ—Ç—Å–ª–µ–∂–∏–≤–∞–Ω–∏—è —Ç–∞–π–º–∞—É—Ç–∞
					Delay_start=1;
 8000d5c:	4b5e      	ldr	r3, [pc, #376]	; (8000ed8 <main+0x358>)
 8000d5e:	2201      	movs	r2, #1
 8000d60:	701a      	strb	r2, [r3, #0]
					Ms_Delay=0;
 8000d62:	4b5e      	ldr	r3, [pc, #376]	; (8000edc <main+0x35c>)
 8000d64:	2200      	movs	r2, #0
 8000d66:	601a      	str	r2, [r3, #0]
					// –ó–∞–Ω–∏–º–∞–µ–º —Ä–∞–¥–∏–æ–∫–∞–Ω–∞–ª
					AccessRadio=1;
 8000d68:	4b57      	ldr	r3, [pc, #348]	; (8000ec8 <main+0x348>)
 8000d6a:	2201      	movs	r2, #1
 8000d6c:	701a      	strb	r2, [r3, #0]
					break;
 8000d6e:	e027      	b.n	8000dc0 <main+0x240>
					case 8: // –°–Ω—è—Ç–∏–µ –µ–¥–µ–Ω–∏—Ü—ã —Å –æ–ø—Ç–æ–ø–∞—Ä—ã –Ω–∞ –∑–∞–∫—Ä—ã—Ç–∏–µ –¥–≤–∏–≥–∞—Ç–µ–ª—è
					LedMode=1; // –†–µ–∂–∏–º –º–∏–≥–∞–Ω–∏—è - –ø–æ—Å—ã–ª–∫–∞ –ø–µ—Ä–µ–¥–∞–µ—Ç—Å—è
 8000d70:	4b58      	ldr	r3, [pc, #352]	; (8000ed4 <main+0x354>)
 8000d72:	2201      	movs	r2, #1
 8000d74:	701a      	strb	r2, [r3, #0]
					CommandToRadio(8); // –ö–æ–º–∞–Ω–¥–∞ –°–Ω—è—Ç–∏–µ –µ–¥–µ–Ω–∏—Ü—ã —Å –æ–ø—Ç–æ–ø–∞—Ä—ã –Ω–∞ –∑–∞–∫—Ä—ã—Ç–∏–µ –¥–≤–∏–≥–∞—Ç–µ–ª—è
 8000d76:	2008      	movs	r0, #8
 8000d78:	f7ff fe42 	bl	8000a00 <CommandToRadio>
					// –û–∂–∏–¥–∞–µ–º –∫–æ–º–∞–Ω–¥—É
					WMSM42RXmode();
 8000d7c:	f7ff fd72 	bl	8000864 <WMSM42RXmode>
					// –ó–∞–ø—É—Å–∫ —Ç–∞–π–º–µ—Ä–∞ –¥–ª—è –æ—Ç—Å–ª–µ–∂–∏–≤–∞–Ω–∏—è —Ç–∞–π–º–∞—É—Ç–∞
					Delay_start=1;
 8000d80:	4b55      	ldr	r3, [pc, #340]	; (8000ed8 <main+0x358>)
 8000d82:	2201      	movs	r2, #1
 8000d84:	701a      	strb	r2, [r3, #0]
					Ms_Delay=0;
 8000d86:	4b55      	ldr	r3, [pc, #340]	; (8000edc <main+0x35c>)
 8000d88:	2200      	movs	r2, #0
 8000d8a:	601a      	str	r2, [r3, #0]
					// –ó–∞–Ω–∏–º–∞–µ–º —Ä–∞–¥–∏–æ–∫–∞–Ω–∞–ª
					AccessRadio=1;
 8000d8c:	4b4e      	ldr	r3, [pc, #312]	; (8000ec8 <main+0x348>)
 8000d8e:	2201      	movs	r2, #1
 8000d90:	701a      	strb	r2, [r3, #0]
					break;
 8000d92:	bf00      	nop
 8000d94:	e014      	b.n	8000dc0 <main+0x240>
				}
			} else // –ï—Å–ª–∏ CRC8 –Ω–µ —Å–æ–≤–ø–∞–ª–æ –ø—Ä–æ–¥–æ–ª–∂–∞–µ–º –æ—Ç–ø—Ä–∞–≤–ª—è—Ç—å 4 –∫–æ–º–∞–Ω–¥—É, –µ—Å–ª–∏ –æ–Ω–∞ –æ—Ç–ø—Ä–∞–≤–ª—è–ª–∞—Å—å –¥–æ —ç—Ç–æ–≥–æ
			{
				if(Com4Active==1) // –ï—Å–ª–∏ –º—ã –ø–æ–ø–∞–¥–∞–µ–º —Å—é–¥–∞ –≤–æ –≤—Ä–µ–º—è –ø—Ä–∏–µ–º–∞ –¥–∞–Ω–Ω—ã—Ö
 8000d96:	4b52      	ldr	r3, [pc, #328]	; (8000ee0 <main+0x360>)
 8000d98:	781b      	ldrb	r3, [r3, #0]
 8000d9a:	2b01      	cmp	r3, #1
 8000d9c:	d110      	bne.n	8000dc0 <main+0x240>
				{
					LedMode=1; // –†–µ–∂–∏–º –º–∏–≥–∞–Ω–∏—è - –ø–æ—Å—ã–ª–∫–∞ –ø–µ—Ä–µ–¥–∞–µ—Ç—Å—è
 8000d9e:	4b4d      	ldr	r3, [pc, #308]	; (8000ed4 <main+0x354>)
 8000da0:	2201      	movs	r2, #1
 8000da2:	701a      	strb	r2, [r3, #0]
					CommandToRadio(4);
 8000da4:	2004      	movs	r0, #4
 8000da6:	f7ff fe2b 	bl	8000a00 <CommandToRadio>
					// –û–∂–∏–¥–∞–µ–º –∫–æ–º–∞–Ω–¥—É
					WMSM42RXmode();
 8000daa:	f7ff fd5b 	bl	8000864 <WMSM42RXmode>
					// –ó–∞–ø—É—Å–∫ —Ç–∞–π–º–µ—Ä–∞ –¥–ª—è –æ—Ç—Å–ª–µ–∂–∏–≤–∞–Ω–∏—è —Ç–∞–π–º–∞—É—Ç–∞
					Delay_start=1;
 8000dae:	4b4a      	ldr	r3, [pc, #296]	; (8000ed8 <main+0x358>)
 8000db0:	2201      	movs	r2, #1
 8000db2:	701a      	strb	r2, [r3, #0]
					Ms_Delay=0;
 8000db4:	4b49      	ldr	r3, [pc, #292]	; (8000edc <main+0x35c>)
 8000db6:	2200      	movs	r2, #0
 8000db8:	601a      	str	r2, [r3, #0]
					// –ó–∞–Ω–∏–º–∞–µ–º —Ä–∞–¥–∏–æ–∫–∞–Ω–∞–ª
					AccessRadio=1;
 8000dba:	4b43      	ldr	r3, [pc, #268]	; (8000ec8 <main+0x348>)
 8000dbc:	2201      	movs	r2, #1
 8000dbe:	701a      	strb	r2, [r3, #0]
				}
			}
			// –ü—Ä–æ–¥–æ–ª–∂–∞–µ–º –æ–∂–∏–¥–∞—Ç—å –ø–æ—Å—ã–ª–∫—É —Å Linux
			countRx=0;
 8000dc0:	4b3f      	ldr	r3, [pc, #252]	; (8000ec0 <main+0x340>)
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	701a      	strb	r2, [r3, #0]
			HAL_UART_Abort(&huart2);
 8000dc6:	483a      	ldr	r0, [pc, #232]	; (8000eb0 <main+0x330>)
 8000dc8:	f002 fdfb 	bl	80039c2 <HAL_UART_Abort>
			HAL_UART_Receive_IT(&huart2, &data, 1);
 8000dcc:	2201      	movs	r2, #1
 8000dce:	4937      	ldr	r1, [pc, #220]	; (8000eac <main+0x32c>)
 8000dd0:	4837      	ldr	r0, [pc, #220]	; (8000eb0 <main+0x330>)
 8000dd2:	f002 fda1 	bl	8003918 <HAL_UART_Receive_IT>
		}

		// –ü—Ä–µ—Ä—ã–≤–∞–Ω–∏–µ –ø–æ –ø—Ä–∏–µ–º—É –ø–æ —Ä–∞–¥–∏–æ–∫–∞–Ω–∞–ª—É
		if(ReadflagWm==1)
 8000dd6:	4b43      	ldr	r3, [pc, #268]	; (8000ee4 <main+0x364>)
 8000dd8:	781b      	ldrb	r3, [r3, #0]
 8000dda:	2b01      	cmp	r3, #1
 8000ddc:	f040 8132 	bne.w	8001044 <main+0x4c4>
		{
			ReadflagWm=0;
 8000de0:	4b40      	ldr	r3, [pc, #256]	; (8000ee4 <main+0x364>)
 8000de2:	2200      	movs	r2, #0
 8000de4:	701a      	strb	r2, [r3, #0]
			//–†–∞—Å–∫—Ä—ã–≤–∞–µ–º –ø–æ—Å—ã–ª–∫—É
			WMSM42GetPacket(Buff_rx);
 8000de6:	4840      	ldr	r0, [pc, #256]	; (8000ee8 <main+0x368>)
 8000de8:	f7ff fdaa 	bl	8000940 <WMSM42GetPacket>
			// –°—á–∏—Ç–∞–µ–º CRC
			CRC_c=(TX_RX_Radio[RadioMaxBuff-2]<<8)+TX_RX_Radio[RadioMaxBuff-1];
 8000dec:	4b3f      	ldr	r3, [pc, #252]	; (8000eec <main+0x36c>)
 8000dee:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8000df2:	b29b      	uxth	r3, r3
 8000df4:	021b      	lsls	r3, r3, #8
 8000df6:	b29a      	uxth	r2, r3
 8000df8:	4b3c      	ldr	r3, [pc, #240]	; (8000eec <main+0x36c>)
 8000dfa:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8000dfe:	b29b      	uxth	r3, r3
 8000e00:	4413      	add	r3, r2
 8000e02:	b29a      	uxth	r2, r3
 8000e04:	4b3a      	ldr	r3, [pc, #232]	; (8000ef0 <main+0x370>)
 8000e06:	801a      	strh	r2, [r3, #0]

			if(CRC_c==Crc16(TX_RX_Radio, RadioMaxBuff-2)) // –ï—Å–ª–∏ CRC16 —Å–æ–≤–ø–∞–ª–æ
 8000e08:	2128      	movs	r1, #40	; 0x28
 8000e0a:	4838      	ldr	r0, [pc, #224]	; (8000eec <main+0x36c>)
 8000e0c:	f7ff fdaa 	bl	8000964 <Crc16>
 8000e10:	4603      	mov	r3, r0
 8000e12:	461a      	mov	r2, r3
 8000e14:	4b36      	ldr	r3, [pc, #216]	; (8000ef0 <main+0x370>)
 8000e16:	881b      	ldrh	r3, [r3, #0]
 8000e18:	429a      	cmp	r2, r3
 8000e1a:	f040 8113 	bne.w	8001044 <main+0x4c4>
			{
				// –û—Å—Ç–∞–Ω–∞–≤–ª–∏–≤–∞–µ–º —Ç–∞–π–º–µ—Ä
				Delay_start=0;
 8000e1e:	4b2e      	ldr	r3, [pc, #184]	; (8000ed8 <main+0x358>)
 8000e20:	2200      	movs	r2, #0
 8000e22:	701a      	strb	r2, [r3, #0]
				Ms_Delay=0;
 8000e24:	4b2d      	ldr	r3, [pc, #180]	; (8000edc <main+0x35c>)
 8000e26:	2200      	movs	r2, #0
 8000e28:	601a      	str	r2, [r3, #0]
				switch(TX_RX_Radio[CommIndex])
 8000e2a:	4b30      	ldr	r3, [pc, #192]	; (8000eec <main+0x36c>)
 8000e2c:	781b      	ldrb	r3, [r3, #0]
 8000e2e:	3b01      	subs	r3, #1
 8000e30:	2b07      	cmp	r3, #7
 8000e32:	f200 8107 	bhi.w	8001044 <main+0x4c4>
 8000e36:	a201      	add	r2, pc, #4	; (adr r2, 8000e3c <main+0x2bc>)
 8000e38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e3c:	08000e5d 	.word	0x08000e5d
 8000e40:	08000efd 	.word	0x08000efd
 8000e44:	08000f23 	.word	0x08000f23
 8000e48:	08000f49 	.word	0x08000f49
 8000e4c:	08000fa5 	.word	0x08000fa5
 8000e50:	08000fd3 	.word	0x08000fd3
 8000e54:	08000ff9 	.word	0x08000ff9
 8000e58:	0800101f 	.word	0x0800101f
				{
					case 1:   // –ö–æ–º–∞–Ω–¥–∞ –Ω–∞—á–∞–ª–∞ –∑–∞–ø–∏—Å–∏: –°–æ–∑–¥–∞–µ–º —Ñ–∞–π–ª
					LedMode=0; // –ø–æ—Å—ã–ª–∫–∞ –ø—Ä–∏–Ω—è—Ç–∞ (–ø—Ä–æ—Å—Ç–æ –∑–∞–∂–∏–≥–∞–µ–º —Å–≤–µ—Ç–æ–¥–∏–æ–¥)
 8000e5c:	4b1d      	ldr	r3, [pc, #116]	; (8000ed4 <main+0x354>)
 8000e5e:	2200      	movs	r2, #0
 8000e60:	701a      	strb	r2, [r3, #0]
					HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_RESET);
 8000e62:	2200      	movs	r2, #0
 8000e64:	2102      	movs	r1, #2
 8000e66:	4810      	ldr	r0, [pc, #64]	; (8000ea8 <main+0x328>)
 8000e68:	f001 fc28 	bl	80026bc <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_RESET);
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	2104      	movs	r1, #4
 8000e70:	480d      	ldr	r0, [pc, #52]	; (8000ea8 <main+0x328>)
 8000e72:	f001 fc23 	bl	80026bc <HAL_GPIO_WritePin>
					// –ü–æ—Å—ã–ª–∫–∞ –ø—Ä–∏–Ω—è—Ç–∞ —É—Å–ø–µ—à–Ω–æ, –æ—Ç–ø—Ä–∞–≤–ª—è–µ–º –∑–∞–ø—Ä–æ—Å –Ω–∞ –¥–∞–Ω–Ω—ã–µ, –µ—Å–ª–∏ –Ω–µ—Ç –∫–æ–º–∞–Ω–¥ —Å Linux
					if(Readflag!=1)
 8000e76:	4b13      	ldr	r3, [pc, #76]	; (8000ec4 <main+0x344>)
 8000e78:	781b      	ldrb	r3, [r3, #0]
 8000e7a:	2b01      	cmp	r3, #1
 8000e7c:	d03a      	beq.n	8000ef4 <main+0x374>
					{
						LedMode=1; // –†–µ–∂–∏–º –º–∏–≥–∞–Ω–∏—è - –ø–æ—Å—ã–ª–∫–∞ –ø–µ—Ä–µ–¥–∞–µ—Ç—Å—è
 8000e7e:	4b15      	ldr	r3, [pc, #84]	; (8000ed4 <main+0x354>)
 8000e80:	2201      	movs	r2, #1
 8000e82:	701a      	strb	r2, [r3, #0]
						Com4Active=1; // 4 –∫–æ–º–∞–Ω–¥–∞ –±—É–¥–µ—Ç –ø–æ—Å—ã–ª–∞—Ç—å—Å—è –≤—Å–µ–≥–¥–∞
 8000e84:	4b16      	ldr	r3, [pc, #88]	; (8000ee0 <main+0x360>)
 8000e86:	2201      	movs	r2, #1
 8000e88:	701a      	strb	r2, [r3, #0]
						CommandToRadio(4);
 8000e8a:	2004      	movs	r0, #4
 8000e8c:	f7ff fdb8 	bl	8000a00 <CommandToRadio>
						// –û–∂–∏–¥–∞–µ–º –∫–æ–º–∞–Ω–¥—É
						WMSM42RXmode();
 8000e90:	f7ff fce8 	bl	8000864 <WMSM42RXmode>
						// –ó–∞–ø—É—Å–∫ —Ç–∞–π–º–µ—Ä–∞ –¥–ª—è –æ—Ç—Å–ª–µ–∂–∏–≤–∞–Ω–∏—è —Ç–∞–π–º–∞—É—Ç–∞
						Delay_start=1;
 8000e94:	4b10      	ldr	r3, [pc, #64]	; (8000ed8 <main+0x358>)
 8000e96:	2201      	movs	r2, #1
 8000e98:	701a      	strb	r2, [r3, #0]
						Ms_Delay=0;
 8000e9a:	4b10      	ldr	r3, [pc, #64]	; (8000edc <main+0x35c>)
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	601a      	str	r2, [r3, #0]
						AccessRadio=1;
 8000ea0:	4b09      	ldr	r3, [pc, #36]	; (8000ec8 <main+0x348>)
 8000ea2:	2201      	movs	r2, #1
 8000ea4:	701a      	strb	r2, [r3, #0]
					} else AccessRadio=0;
					break;
 8000ea6:	e0cd      	b.n	8001044 <main+0x4c4>
 8000ea8:	40020800 	.word	0x40020800
 8000eac:	20000116 	.word	0x20000116
 8000eb0:	200003c4 	.word	0x200003c4
 8000eb4:	20000314 	.word	0x20000314
 8000eb8:	20000120 	.word	0x20000120
 8000ebc:	2000011c 	.word	0x2000011c
 8000ec0:	20000114 	.word	0x20000114
 8000ec4:	20000118 	.word	0x20000118
 8000ec8:	20000124 	.word	0x20000124
 8000ecc:	20000394 	.word	0x20000394
 8000ed0:	20000110 	.word	0x20000110
 8000ed4:	2000011b 	.word	0x2000011b
 8000ed8:	2000012c 	.word	0x2000012c
 8000edc:	20000128 	.word	0x20000128
 8000ee0:	2000011a 	.word	0x2000011a
 8000ee4:	20000119 	.word	0x20000119
 8000ee8:	20000130 	.word	0x20000130
 8000eec:	20000258 	.word	0x20000258
 8000ef0:	20000112 	.word	0x20000112
					} else AccessRadio=0;
 8000ef4:	4b70      	ldr	r3, [pc, #448]	; (80010b8 <main+0x538>)
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	701a      	strb	r2, [r3, #0]
					break;
 8000efa:	e0a3      	b.n	8001044 <main+0x4c4>
					case 2:   // –ö–æ–º–∞–Ω–¥–∞ –æ—Ç–∫—Ä—ã—Ç–∏—è –∫–ª–∞–ø–∞–Ω–∞
					LedMode=0; // –ø–æ—Å—ã–ª–∫–∞ –ø—Ä–∏–Ω—è—Ç–∞ (–ø—Ä–æ—Å—Ç–æ –∑–∞–∂–∏–≥–∞–µ–º —Å–≤–µ—Ç–æ–¥–∏–æ–¥)
 8000efc:	4b6f      	ldr	r3, [pc, #444]	; (80010bc <main+0x53c>)
 8000efe:	2200      	movs	r2, #0
 8000f00:	701a      	strb	r2, [r3, #0]
					HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_RESET);
 8000f02:	2200      	movs	r2, #0
 8000f04:	2102      	movs	r1, #2
 8000f06:	486e      	ldr	r0, [pc, #440]	; (80010c0 <main+0x540>)
 8000f08:	f001 fbd8 	bl	80026bc <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_RESET);
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	2104      	movs	r1, #4
 8000f10:	486b      	ldr	r0, [pc, #428]	; (80010c0 <main+0x540>)
 8000f12:	f001 fbd3 	bl	80026bc <HAL_GPIO_WritePin>
					Command_to_Linux(2);
 8000f16:	2002      	movs	r0, #2
 8000f18:	f7ff fdb4 	bl	8000a84 <Command_to_Linux>
					Command4_send();
 8000f1c:	f7ff fdfe 	bl	8000b1c <Command4_send>
					break;
 8000f20:	e090      	b.n	8001044 <main+0x4c4>
					case 3:   // –ö–æ–º–∞–Ω–¥–∞ –∑–∞–ø—É—Å–∫–∞ –¥–≤–∏–≥–∞—Ç–µ–ª—è
					LedMode=0; // –ø–æ—Å—ã–ª–∫–∞ –ø—Ä–∏–Ω—è—Ç–∞ (–ø—Ä–æ—Å—Ç–æ –∑–∞–∂–∏–≥–∞–µ–º —Å–≤–µ—Ç–æ–¥–∏–æ–¥)
 8000f22:	4b66      	ldr	r3, [pc, #408]	; (80010bc <main+0x53c>)
 8000f24:	2200      	movs	r2, #0
 8000f26:	701a      	strb	r2, [r3, #0]
					HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_RESET);
 8000f28:	2200      	movs	r2, #0
 8000f2a:	2102      	movs	r1, #2
 8000f2c:	4864      	ldr	r0, [pc, #400]	; (80010c0 <main+0x540>)
 8000f2e:	f001 fbc5 	bl	80026bc <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_RESET);
 8000f32:	2200      	movs	r2, #0
 8000f34:	2104      	movs	r1, #4
 8000f36:	4862      	ldr	r0, [pc, #392]	; (80010c0 <main+0x540>)
 8000f38:	f001 fbc0 	bl	80026bc <HAL_GPIO_WritePin>
					Command_to_Linux(3);
 8000f3c:	2003      	movs	r0, #3
 8000f3e:	f7ff fda1 	bl	8000a84 <Command_to_Linux>
					Command4_send();
 8000f42:	f7ff fdeb 	bl	8000b1c <Command4_send>
					break;
 8000f46:	e07d      	b.n	8001044 <main+0x4c4>
					case 4:   // –ö–æ–º–∞–Ω–¥–∞ –∑–∞–ø—Ä–æ—Å–∞ –¥–∞–Ω–Ω—ã—Ö —Å –¶–ö–¢
					LedMode=0; // –ø–æ—Å—ã–ª–∫–∞ –ø—Ä–∏–Ω—è—Ç–∞ (–ø—Ä–æ—Å—Ç–æ –∑–∞–∂–∏–≥–∞–µ–º —Å–≤–µ—Ç–æ–¥–∏–æ–¥)
 8000f48:	4b5c      	ldr	r3, [pc, #368]	; (80010bc <main+0x53c>)
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	701a      	strb	r2, [r3, #0]
					HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_RESET);
 8000f4e:	2200      	movs	r2, #0
 8000f50:	2102      	movs	r1, #2
 8000f52:	485b      	ldr	r0, [pc, #364]	; (80010c0 <main+0x540>)
 8000f54:	f001 fbb2 	bl	80026bc <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_RESET);
 8000f58:	2200      	movs	r2, #0
 8000f5a:	2104      	movs	r1, #4
 8000f5c:	4858      	ldr	r0, [pc, #352]	; (80010c0 <main+0x540>)
 8000f5e:	f001 fbad 	bl	80026bc <HAL_GPIO_WritePin>
					// –ü–µ—Ä–µ—Å—ã–ª–∞–µ–º –ø—Ä–∏–Ω—è—Ç—ã–π –ø–∞–∫–µ—Ç –Ω–∞ linux
					Command_to_Linux(1);
 8000f62:	2001      	movs	r0, #1
 8000f64:	f7ff fd8e 	bl	8000a84 <Command_to_Linux>
					// –ü–æ—Å—ã–ª–∫–∞ –ø—Ä–∏–Ω—è—Ç–∞ —É—Å–ø–µ—à–Ω–æ, –æ—Ç–ø—Ä–∞–≤–ª—è–µ–º –∑–∞–ø—Ä–æ—Å –Ω–∞ –¥–∞–Ω–Ω—ã–µ
					if(Com4Active==1 && Readflag!=1  ) // –ï—Å–ª–∏ –Ω–µ—Ç –∑–∞–ø—Ä–µ—Ç–∞ –Ω–∞ 4 –∫–æ–º–∞–Ω–¥—É, —Ç–æ –æ—Ç–ø—Ä–∞–≤–ª—è–µ–º –µ–µ
 8000f68:	4b56      	ldr	r3, [pc, #344]	; (80010c4 <main+0x544>)
 8000f6a:	781b      	ldrb	r3, [r3, #0]
 8000f6c:	2b01      	cmp	r3, #1
 8000f6e:	d115      	bne.n	8000f9c <main+0x41c>
 8000f70:	4b55      	ldr	r3, [pc, #340]	; (80010c8 <main+0x548>)
 8000f72:	781b      	ldrb	r3, [r3, #0]
 8000f74:	2b01      	cmp	r3, #1
 8000f76:	d011      	beq.n	8000f9c <main+0x41c>
					{
						LedMode=1; // –†–µ–∂–∏–º –º–∏–≥–∞–Ω–∏—è - –ø–æ—Å—ã–ª–∫–∞ –ø–µ—Ä–µ–¥–∞–µ—Ç—Å—è
 8000f78:	4b50      	ldr	r3, [pc, #320]	; (80010bc <main+0x53c>)
 8000f7a:	2201      	movs	r2, #1
 8000f7c:	701a      	strb	r2, [r3, #0]
						CommandToRadio(4);
 8000f7e:	2004      	movs	r0, #4
 8000f80:	f7ff fd3e 	bl	8000a00 <CommandToRadio>
						// –û–∂–∏–¥–∞–µ–º –∫–æ–º–∞–Ω–¥—É
						WMSM42RXmode();
 8000f84:	f7ff fc6e 	bl	8000864 <WMSM42RXmode>
						// –ó–∞–ø—É—Å–∫ —Ç–∞–π–º–µ—Ä–∞ –¥–ª—è –æ—Ç—Å–ª–µ–∂–∏–≤–∞–Ω–∏—è —Ç–∞–π–º–∞—É—Ç–∞
						Delay_start=1;
 8000f88:	4b50      	ldr	r3, [pc, #320]	; (80010cc <main+0x54c>)
 8000f8a:	2201      	movs	r2, #1
 8000f8c:	701a      	strb	r2, [r3, #0]
						Ms_Delay=0;
 8000f8e:	4b50      	ldr	r3, [pc, #320]	; (80010d0 <main+0x550>)
 8000f90:	2200      	movs	r2, #0
 8000f92:	601a      	str	r2, [r3, #0]
						AccessRadio=1;
 8000f94:	4b48      	ldr	r3, [pc, #288]	; (80010b8 <main+0x538>)
 8000f96:	2201      	movs	r2, #1
 8000f98:	701a      	strb	r2, [r3, #0]
					} else AccessRadio=0;
					// —Ä–∞–¥–∏–æ–∫–∞–Ω–∞–ª –Ω–µ –∑–∞–Ω—è—Ç
					break;
 8000f9a:	e053      	b.n	8001044 <main+0x4c4>
					} else AccessRadio=0;
 8000f9c:	4b46      	ldr	r3, [pc, #280]	; (80010b8 <main+0x538>)
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	701a      	strb	r2, [r3, #0]
					break;
 8000fa2:	e04f      	b.n	8001044 <main+0x4c4>
					case 5:   // –ö–æ–º–∞–Ω–¥–∞ –∑–∞–∫—Ä—ã—Ç–∏—è —Ñ–∞–π–ª–∞ –Ω–∞ SD –∏ –∑–∞–ø—Ä–µ—Ç –∑–∞–ø–∏—Å–∏ –Ω–∞ SD
					LedMode=0; // –ø–æ—Å—ã–ª–∫–∞ –ø—Ä–∏–Ω—è—Ç–∞ (–ø—Ä–æ—Å—Ç–æ –∑–∞–∂–∏–≥–∞–µ–º —Å–≤–µ—Ç–æ–¥–∏–æ–¥)
 8000fa4:	4b45      	ldr	r3, [pc, #276]	; (80010bc <main+0x53c>)
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	701a      	strb	r2, [r3, #0]
					HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_RESET);
 8000faa:	2200      	movs	r2, #0
 8000fac:	2102      	movs	r1, #2
 8000fae:	4844      	ldr	r0, [pc, #272]	; (80010c0 <main+0x540>)
 8000fb0:	f001 fb84 	bl	80026bc <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_RESET);
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	2104      	movs	r1, #4
 8000fb8:	4841      	ldr	r0, [pc, #260]	; (80010c0 <main+0x540>)
 8000fba:	f001 fb7f 	bl	80026bc <HAL_GPIO_WritePin>
					Com4Active=0; // –∑–∞–ø—Ä–µ—â–∞–µ–º –æ—Ç–ø—Ä–∞–≤–∫—É 4 –∫–æ–º–∞–Ω–¥—ã
 8000fbe:	4b41      	ldr	r3, [pc, #260]	; (80010c4 <main+0x544>)
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	701a      	strb	r2, [r3, #0]
					Command_to_Linux(5);
 8000fc4:	2005      	movs	r0, #5
 8000fc6:	f7ff fd5d 	bl	8000a84 <Command_to_Linux>
					// —Ä–∞–¥–∏–æ–∫–∞–Ω–∞–ª –Ω–µ –∑–∞–Ω—è—Ç
					AccessRadio=0;
 8000fca:	4b3b      	ldr	r3, [pc, #236]	; (80010b8 <main+0x538>)
 8000fcc:	2200      	movs	r2, #0
 8000fce:	701a      	strb	r2, [r3, #0]
					break;
 8000fd0:	e038      	b.n	8001044 <main+0x4c4>
					case 6:  // –ö–æ–º–∞–Ω–¥–∞ –∑–∞–∫—Ä—ã—Ç–∏—è –∫–ª–∞–ø–∞–Ω–∞
					LedMode=0; // –ø–æ—Å—ã–ª–∫–∞ –ø—Ä–∏–Ω—è—Ç–∞ (–ø—Ä–æ—Å—Ç–æ –∑–∞–∂–∏–≥–∞–µ–º —Å–≤–µ—Ç–æ–¥–∏–æ–¥)
 8000fd2:	4b3a      	ldr	r3, [pc, #232]	; (80010bc <main+0x53c>)
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	701a      	strb	r2, [r3, #0]
					HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_RESET);
 8000fd8:	2200      	movs	r2, #0
 8000fda:	2102      	movs	r1, #2
 8000fdc:	4838      	ldr	r0, [pc, #224]	; (80010c0 <main+0x540>)
 8000fde:	f001 fb6d 	bl	80026bc <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_RESET);
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	2104      	movs	r1, #4
 8000fe6:	4836      	ldr	r0, [pc, #216]	; (80010c0 <main+0x540>)
 8000fe8:	f001 fb68 	bl	80026bc <HAL_GPIO_WritePin>
					Command_to_Linux(6);
 8000fec:	2006      	movs	r0, #6
 8000fee:	f7ff fd49 	bl	8000a84 <Command_to_Linux>
					Command4_send();
 8000ff2:	f7ff fd93 	bl	8000b1c <Command4_send>
					break;
 8000ff6:	e025      	b.n	8001044 <main+0x4c4>
					case 7: //–ü–æ–¥–∞—á–∞ –µ–¥–µ–Ω–∏—Ü—ã –Ω–∞ –æ–ø—Ç–æ–ø–∞—Ä—É –Ω–∞ –∑–∞–∫—Ä—ã—Ç–∏–µ –¥–≤–∏–≥–∞—Ç–µ–ª—è
					LedMode=0; // –ø–æ—Å—ã–ª–∫–∞ –ø—Ä–∏–Ω—è—Ç–∞ (–ø—Ä–æ—Å—Ç–æ –∑–∞–∂–∏–≥–∞–µ–º —Å–≤–µ—Ç–æ–¥–∏–æ–¥)
 8000ff8:	4b30      	ldr	r3, [pc, #192]	; (80010bc <main+0x53c>)
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	701a      	strb	r2, [r3, #0]
					HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_RESET);
 8000ffe:	2200      	movs	r2, #0
 8001000:	2102      	movs	r1, #2
 8001002:	482f      	ldr	r0, [pc, #188]	; (80010c0 <main+0x540>)
 8001004:	f001 fb5a 	bl	80026bc <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_RESET);
 8001008:	2200      	movs	r2, #0
 800100a:	2104      	movs	r1, #4
 800100c:	482c      	ldr	r0, [pc, #176]	; (80010c0 <main+0x540>)
 800100e:	f001 fb55 	bl	80026bc <HAL_GPIO_WritePin>
					Command_to_Linux(7);
 8001012:	2007      	movs	r0, #7
 8001014:	f7ff fd36 	bl	8000a84 <Command_to_Linux>
					Command4_send();
 8001018:	f7ff fd80 	bl	8000b1c <Command4_send>
					break;
 800101c:	e012      	b.n	8001044 <main+0x4c4>
					case 8: // –°–Ω—è—Ç–∏–µ –µ–¥–µ–Ω–∏—Ü—ã —Å –æ–ø—Ç–æ–ø–∞—Ä—ã –Ω–∞ –∑–∞–∫—Ä—ã—Ç–∏–µ –¥–≤–∏–≥–∞—Ç–µ–ª—è
					LedMode=0; // –ø–æ—Å—ã–ª–∫–∞ –ø—Ä–∏–Ω—è—Ç–∞ (–ø—Ä–æ—Å—Ç–æ –∑–∞–∂–∏–≥–∞–µ–º —Å–≤–µ—Ç–æ–¥–∏–æ–¥)
 800101e:	4b27      	ldr	r3, [pc, #156]	; (80010bc <main+0x53c>)
 8001020:	2200      	movs	r2, #0
 8001022:	701a      	strb	r2, [r3, #0]
					HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_RESET);
 8001024:	2200      	movs	r2, #0
 8001026:	2102      	movs	r1, #2
 8001028:	4825      	ldr	r0, [pc, #148]	; (80010c0 <main+0x540>)
 800102a:	f001 fb47 	bl	80026bc <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_RESET);
 800102e:	2200      	movs	r2, #0
 8001030:	2104      	movs	r1, #4
 8001032:	4823      	ldr	r0, [pc, #140]	; (80010c0 <main+0x540>)
 8001034:	f001 fb42 	bl	80026bc <HAL_GPIO_WritePin>
					Command_to_Linux(8);
 8001038:	2008      	movs	r0, #8
 800103a:	f7ff fd23 	bl	8000a84 <Command_to_Linux>
					Command4_send();
 800103e:	f7ff fd6d 	bl	8000b1c <Command4_send>
					break;
 8001042:	bf00      	nop
				}
			}
		}

	// –ï—Å–ª–∏ —Ä–∞–¥–∏–æ—Å–∏–≥–Ω–∞–ª –Ω–µ –±—ã–ª –ø—Ä–∏–Ω—è—Ç (—Ç–∞–π–º–∞—É—Ç)
	if(RadioTimeoutRx==1)
 8001044:	4b23      	ldr	r3, [pc, #140]	; (80010d4 <main+0x554>)
 8001046:	781b      	ldrb	r3, [r3, #0]
 8001048:	2b01      	cmp	r3, #1
 800104a:	f47f adce 	bne.w	8000bea <main+0x6a>
	{
		// –û—Å—Ç–∞–Ω–∞–≤–ª–∏–≤–∞–µ–º —Ç–∞–π–º–µ—Ä
		Delay_start=0;
 800104e:	4b1f      	ldr	r3, [pc, #124]	; (80010cc <main+0x54c>)
 8001050:	2200      	movs	r2, #0
 8001052:	701a      	strb	r2, [r3, #0]
		Ms_Delay=0;
 8001054:	4b1e      	ldr	r3, [pc, #120]	; (80010d0 <main+0x550>)
 8001056:	2200      	movs	r2, #0
 8001058:	601a      	str	r2, [r3, #0]
		RadioTimeoutRx=0;
 800105a:	4b1e      	ldr	r3, [pc, #120]	; (80010d4 <main+0x554>)
 800105c:	2200      	movs	r2, #0
 800105e:	701a      	strb	r2, [r3, #0]
		LedMode=0; // –ø–æ—Å—ã–ª–∫–∞ –ø—Ä–æ–ø—É—â–µ–Ω–∞ (—Ç—É—à–∏–º —Å–≤–µ—Ç–æ–¥–∏–æ–¥)
 8001060:	4b16      	ldr	r3, [pc, #88]	; (80010bc <main+0x53c>)
 8001062:	2200      	movs	r2, #0
 8001064:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_SET);
 8001066:	2201      	movs	r2, #1
 8001068:	2102      	movs	r1, #2
 800106a:	4815      	ldr	r0, [pc, #84]	; (80010c0 <main+0x540>)
 800106c:	f001 fb26 	bl	80026bc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_SET);
 8001070:	2201      	movs	r2, #1
 8001072:	2104      	movs	r1, #4
 8001074:	4812      	ldr	r0, [pc, #72]	; (80010c0 <main+0x540>)
 8001076:	f001 fb21 	bl	80026bc <HAL_GPIO_WritePin>
		// –û—Ç–ø—Ä–∞–≤–ª—è–µ–º –µ—â–µ –æ–¥–∏–Ω –∑–∞–ø—Ä–æ—Å –Ω–∞ –¥–∞–Ω–Ω—ã–µ, –∏–Ω–∞—á–µ –ø—Ä–æ—Å—Ç–æ –æ–∂–∏–¥–∞–µ–º –∫–æ–º–∞–Ω–¥ —Å linux
		if(Com4Active==1 && Readflag!= 1)
 800107a:	4b12      	ldr	r3, [pc, #72]	; (80010c4 <main+0x544>)
 800107c:	781b      	ldrb	r3, [r3, #0]
 800107e:	2b01      	cmp	r3, #1
 8001080:	d115      	bne.n	80010ae <main+0x52e>
 8001082:	4b11      	ldr	r3, [pc, #68]	; (80010c8 <main+0x548>)
 8001084:	781b      	ldrb	r3, [r3, #0]
 8001086:	2b01      	cmp	r3, #1
 8001088:	d011      	beq.n	80010ae <main+0x52e>
		{
			LedMode=1; // –†–µ–∂–∏–º –º–∏–≥–∞–Ω–∏—è - –ø–æ—Å—ã–ª–∫–∞ –ø–µ—Ä–µ–¥–∞–µ—Ç—Å—è
 800108a:	4b0c      	ldr	r3, [pc, #48]	; (80010bc <main+0x53c>)
 800108c:	2201      	movs	r2, #1
 800108e:	701a      	strb	r2, [r3, #0]
			CommandToRadio(4); // –ö–æ–º–∞–Ω–¥–∞ –∑–∞–ø—Ä–æ—Å–∞ –¥–∞–Ω–Ω—ã—Ö
 8001090:	2004      	movs	r0, #4
 8001092:	f7ff fcb5 	bl	8000a00 <CommandToRadio>
			// –û–∂–∏–¥–∞–µ–º –∫–æ–º–∞–Ω–¥—É
			WMSM42RXmode();
 8001096:	f7ff fbe5 	bl	8000864 <WMSM42RXmode>
			// –ó–∞–ø—É—Å–∫ —Ç–∞–π–º–µ—Ä–∞ –¥–ª—è –æ—Ç—Å–ª–µ–∂–∏–≤–∞–Ω–∏—è —Ç–∞–π–º–∞—É—Ç–∞
			Delay_start=1;
 800109a:	4b0c      	ldr	r3, [pc, #48]	; (80010cc <main+0x54c>)
 800109c:	2201      	movs	r2, #1
 800109e:	701a      	strb	r2, [r3, #0]
			Ms_Delay=0;
 80010a0:	4b0b      	ldr	r3, [pc, #44]	; (80010d0 <main+0x550>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	601a      	str	r2, [r3, #0]
			AccessRadio=1 ;
 80010a6:	4b04      	ldr	r3, [pc, #16]	; (80010b8 <main+0x538>)
 80010a8:	2201      	movs	r2, #1
 80010aa:	701a      	strb	r2, [r3, #0]
 80010ac:	e002      	b.n	80010b4 <main+0x534>
		} else   AccessRadio=0;
 80010ae:	4b02      	ldr	r3, [pc, #8]	; (80010b8 <main+0x538>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	701a      	strb	r2, [r3, #0]
		if((HAL_GetTick()-reciveTime >200) && ReadRdy) // –ï—Å–ª–∏ –ø—Ä–∏—à–µ–ª 1 –±–∞–π—Ç –∏ –≤ —Ç–µ—á–µ–Ω–∏–∏ —Å–µ–∫—É–Ω–¥—ã –±–æ–ª—å—à–µ –Ω–∏—á–µ–≥–æ –Ω–µ –ø—Ä–∏—à–ª–æ, —Å—á–∏—Ç–∞–µ–º, —á—Ç–æ –º—ã –ø–æ–π–º–∞–ª–∏ –ø–æ–º–µ—Ö—É
 80010b4:	e599      	b.n	8000bea <main+0x6a>
 80010b6:	bf00      	nop
 80010b8:	20000124 	.word	0x20000124
 80010bc:	2000011b 	.word	0x2000011b
 80010c0:	40020800 	.word	0x40020800
 80010c4:	2000011a 	.word	0x2000011a
 80010c8:	20000118 	.word	0x20000118
 80010cc:	2000012c 	.word	0x2000012c
 80010d0:	20000128 	.word	0x20000128
 80010d4:	20000125 	.word	0x20000125

080010d8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b094      	sub	sp, #80	; 0x50
 80010dc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010de:	f107 031c 	add.w	r3, r7, #28
 80010e2:	2234      	movs	r2, #52	; 0x34
 80010e4:	2100      	movs	r1, #0
 80010e6:	4618      	mov	r0, r3
 80010e8:	f003 fb0e 	bl	8004708 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010ec:	f107 0308 	add.w	r3, r7, #8
 80010f0:	2200      	movs	r2, #0
 80010f2:	601a      	str	r2, [r3, #0]
 80010f4:	605a      	str	r2, [r3, #4]
 80010f6:	609a      	str	r2, [r3, #8]
 80010f8:	60da      	str	r2, [r3, #12]
 80010fa:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80010fc:	2300      	movs	r3, #0
 80010fe:	607b      	str	r3, [r7, #4]
 8001100:	4b2c      	ldr	r3, [pc, #176]	; (80011b4 <SystemClock_Config+0xdc>)
 8001102:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001104:	4a2b      	ldr	r2, [pc, #172]	; (80011b4 <SystemClock_Config+0xdc>)
 8001106:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800110a:	6413      	str	r3, [r2, #64]	; 0x40
 800110c:	4b29      	ldr	r3, [pc, #164]	; (80011b4 <SystemClock_Config+0xdc>)
 800110e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001110:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001114:	607b      	str	r3, [r7, #4]
 8001116:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001118:	2300      	movs	r3, #0
 800111a:	603b      	str	r3, [r7, #0]
 800111c:	4b26      	ldr	r3, [pc, #152]	; (80011b8 <SystemClock_Config+0xe0>)
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	4a25      	ldr	r2, [pc, #148]	; (80011b8 <SystemClock_Config+0xe0>)
 8001122:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001126:	6013      	str	r3, [r2, #0]
 8001128:	4b23      	ldr	r3, [pc, #140]	; (80011b8 <SystemClock_Config+0xe0>)
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001130:	603b      	str	r3, [r7, #0]
 8001132:	683b      	ldr	r3, [r7, #0]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001134:	2301      	movs	r3, #1
 8001136:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001138:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800113c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800113e:	2302      	movs	r3, #2
 8001140:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001142:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001146:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001148:	2304      	movs	r3, #4
 800114a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 800114c:	23b4      	movs	r3, #180	; 0xb4
 800114e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001150:	2302      	movs	r3, #2
 8001152:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001154:	2302      	movs	r3, #2
 8001156:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001158:	2302      	movs	r3, #2
 800115a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800115c:	f107 031c 	add.w	r3, r7, #28
 8001160:	4618      	mov	r0, r3
 8001162:	f001 fde9 	bl	8002d38 <HAL_RCC_OscConfig>
 8001166:	4603      	mov	r3, r0
 8001168:	2b00      	cmp	r3, #0
 800116a:	d001      	beq.n	8001170 <SystemClock_Config+0x98>
  {
    Error_Handler();
 800116c:	f000 fa04 	bl	8001578 <Error_Handler>
  }
  /** Activate the Over-Drive mode 
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001170:	f001 fad8 	bl	8002724 <HAL_PWREx_EnableOverDrive>
 8001174:	4603      	mov	r3, r0
 8001176:	2b00      	cmp	r3, #0
 8001178:	d001      	beq.n	800117e <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800117a:	f000 f9fd 	bl	8001578 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800117e:	230f      	movs	r3, #15
 8001180:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001182:	2302      	movs	r3, #2
 8001184:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001186:	2300      	movs	r3, #0
 8001188:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800118a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800118e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001190:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001194:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001196:	f107 0308 	add.w	r3, r7, #8
 800119a:	2105      	movs	r1, #5
 800119c:	4618      	mov	r0, r3
 800119e:	f001 fb11 	bl	80027c4 <HAL_RCC_ClockConfig>
 80011a2:	4603      	mov	r3, r0
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d001      	beq.n	80011ac <SystemClock_Config+0xd4>
  {
    Error_Handler();
 80011a8:	f000 f9e6 	bl	8001578 <Error_Handler>
  }
}
 80011ac:	bf00      	nop
 80011ae:	3750      	adds	r7, #80	; 0x50
 80011b0:	46bd      	mov	sp, r7
 80011b2:	bd80      	pop	{r7, pc}
 80011b4:	40023800 	.word	0x40023800
 80011b8:	40007000 	.word	0x40007000

080011bc <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b082      	sub	sp, #8
 80011c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011c2:	463b      	mov	r3, r7
 80011c4:	2200      	movs	r2, #0
 80011c6:	601a      	str	r2, [r3, #0]
 80011c8:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80011ca:	4b15      	ldr	r3, [pc, #84]	; (8001220 <MX_TIM6_Init+0x64>)
 80011cc:	4a15      	ldr	r2, [pc, #84]	; (8001224 <MX_TIM6_Init+0x68>)
 80011ce:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 8400-1;
 80011d0:	4b13      	ldr	r3, [pc, #76]	; (8001220 <MX_TIM6_Init+0x64>)
 80011d2:	f242 02cf 	movw	r2, #8399	; 0x20cf
 80011d6:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011d8:	4b11      	ldr	r3, [pc, #68]	; (8001220 <MX_TIM6_Init+0x64>)
 80011da:	2200      	movs	r2, #0
 80011dc:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 2500;
 80011de:	4b10      	ldr	r3, [pc, #64]	; (8001220 <MX_TIM6_Init+0x64>)
 80011e0:	f640 12c4 	movw	r2, #2500	; 0x9c4
 80011e4:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011e6:	4b0e      	ldr	r3, [pc, #56]	; (8001220 <MX_TIM6_Init+0x64>)
 80011e8:	2200      	movs	r2, #0
 80011ea:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80011ec:	480c      	ldr	r0, [pc, #48]	; (8001220 <MX_TIM6_Init+0x64>)
 80011ee:	f001 fffd 	bl	80031ec <HAL_TIM_Base_Init>
 80011f2:	4603      	mov	r3, r0
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d001      	beq.n	80011fc <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 80011f8:	f000 f9be 	bl	8001578 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80011fc:	2300      	movs	r3, #0
 80011fe:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001200:	2300      	movs	r3, #0
 8001202:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001204:	463b      	mov	r3, r7
 8001206:	4619      	mov	r1, r3
 8001208:	4805      	ldr	r0, [pc, #20]	; (8001220 <MX_TIM6_Init+0x64>)
 800120a:	f002 fa0f 	bl	800362c <HAL_TIMEx_MasterConfigSynchronization>
 800120e:	4603      	mov	r3, r0
 8001210:	2b00      	cmp	r3, #0
 8001212:	d001      	beq.n	8001218 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8001214:	f000 f9b0 	bl	8001578 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001218:	bf00      	nop
 800121a:	3708      	adds	r7, #8
 800121c:	46bd      	mov	sp, r7
 800121e:	bd80      	pop	{r7, pc}
 8001220:	20000314 	.word	0x20000314
 8001224:	40001000 	.word	0x40001000

08001228 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800122c:	4b11      	ldr	r3, [pc, #68]	; (8001274 <MX_USART2_UART_Init+0x4c>)
 800122e:	4a12      	ldr	r2, [pc, #72]	; (8001278 <MX_USART2_UART_Init+0x50>)
 8001230:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8001232:	4b10      	ldr	r3, [pc, #64]	; (8001274 <MX_USART2_UART_Init+0x4c>)
 8001234:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001238:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800123a:	4b0e      	ldr	r3, [pc, #56]	; (8001274 <MX_USART2_UART_Init+0x4c>)
 800123c:	2200      	movs	r2, #0
 800123e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001240:	4b0c      	ldr	r3, [pc, #48]	; (8001274 <MX_USART2_UART_Init+0x4c>)
 8001242:	2200      	movs	r2, #0
 8001244:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001246:	4b0b      	ldr	r3, [pc, #44]	; (8001274 <MX_USART2_UART_Init+0x4c>)
 8001248:	2200      	movs	r2, #0
 800124a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800124c:	4b09      	ldr	r3, [pc, #36]	; (8001274 <MX_USART2_UART_Init+0x4c>)
 800124e:	220c      	movs	r2, #12
 8001250:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001252:	4b08      	ldr	r3, [pc, #32]	; (8001274 <MX_USART2_UART_Init+0x4c>)
 8001254:	2200      	movs	r2, #0
 8001256:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001258:	4b06      	ldr	r3, [pc, #24]	; (8001274 <MX_USART2_UART_Init+0x4c>)
 800125a:	2200      	movs	r2, #0
 800125c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800125e:	4805      	ldr	r0, [pc, #20]	; (8001274 <MX_USART2_UART_Init+0x4c>)
 8001260:	f002 fa74 	bl	800374c <HAL_UART_Init>
 8001264:	4603      	mov	r3, r0
 8001266:	2b00      	cmp	r3, #0
 8001268:	d001      	beq.n	800126e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800126a:	f000 f985 	bl	8001578 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800126e:	bf00      	nop
 8001270:	bd80      	pop	{r7, pc}
 8001272:	bf00      	nop
 8001274:	200003c4 	.word	0x200003c4
 8001278:	40004400 	.word	0x40004400

0800127c <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001280:	4b11      	ldr	r3, [pc, #68]	; (80012c8 <MX_USART6_UART_Init+0x4c>)
 8001282:	4a12      	ldr	r2, [pc, #72]	; (80012cc <MX_USART6_UART_Init+0x50>)
 8001284:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8001286:	4b10      	ldr	r3, [pc, #64]	; (80012c8 <MX_USART6_UART_Init+0x4c>)
 8001288:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800128c:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800128e:	4b0e      	ldr	r3, [pc, #56]	; (80012c8 <MX_USART6_UART_Init+0x4c>)
 8001290:	2200      	movs	r2, #0
 8001292:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001294:	4b0c      	ldr	r3, [pc, #48]	; (80012c8 <MX_USART6_UART_Init+0x4c>)
 8001296:	2200      	movs	r2, #0
 8001298:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800129a:	4b0b      	ldr	r3, [pc, #44]	; (80012c8 <MX_USART6_UART_Init+0x4c>)
 800129c:	2200      	movs	r2, #0
 800129e:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80012a0:	4b09      	ldr	r3, [pc, #36]	; (80012c8 <MX_USART6_UART_Init+0x4c>)
 80012a2:	220c      	movs	r2, #12
 80012a4:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012a6:	4b08      	ldr	r3, [pc, #32]	; (80012c8 <MX_USART6_UART_Init+0x4c>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80012ac:	4b06      	ldr	r3, [pc, #24]	; (80012c8 <MX_USART6_UART_Init+0x4c>)
 80012ae:	2200      	movs	r2, #0
 80012b0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80012b2:	4805      	ldr	r0, [pc, #20]	; (80012c8 <MX_USART6_UART_Init+0x4c>)
 80012b4:	f002 fa4a 	bl	800374c <HAL_UART_Init>
 80012b8:	4603      	mov	r3, r0
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d001      	beq.n	80012c2 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 80012be:	f000 f95b 	bl	8001578 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80012c2:	bf00      	nop
 80012c4:	bd80      	pop	{r7, pc}
 80012c6:	bf00      	nop
 80012c8:	20000354 	.word	0x20000354
 80012cc:	40011400 	.word	0x40011400

080012d0 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b082      	sub	sp, #8
 80012d4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80012d6:	2300      	movs	r3, #0
 80012d8:	607b      	str	r3, [r7, #4]
 80012da:	4b17      	ldr	r3, [pc, #92]	; (8001338 <MX_DMA_Init+0x68>)
 80012dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012de:	4a16      	ldr	r2, [pc, #88]	; (8001338 <MX_DMA_Init+0x68>)
 80012e0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80012e4:	6313      	str	r3, [r2, #48]	; 0x30
 80012e6:	4b14      	ldr	r3, [pc, #80]	; (8001338 <MX_DMA_Init+0x68>)
 80012e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80012ee:	607b      	str	r3, [r7, #4]
 80012f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80012f2:	2300      	movs	r3, #0
 80012f4:	603b      	str	r3, [r7, #0]
 80012f6:	4b10      	ldr	r3, [pc, #64]	; (8001338 <MX_DMA_Init+0x68>)
 80012f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012fa:	4a0f      	ldr	r2, [pc, #60]	; (8001338 <MX_DMA_Init+0x68>)
 80012fc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001300:	6313      	str	r3, [r2, #48]	; 0x30
 8001302:	4b0d      	ldr	r3, [pc, #52]	; (8001338 <MX_DMA_Init+0x68>)
 8001304:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001306:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800130a:	603b      	str	r3, [r7, #0]
 800130c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 800130e:	2200      	movs	r2, #0
 8001310:	2100      	movs	r1, #0
 8001312:	2011      	movs	r0, #17
 8001314:	f000 fc83 	bl	8001c1e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8001318:	2011      	movs	r0, #17
 800131a:	f000 fc9c 	bl	8001c56 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 800131e:	2200      	movs	r2, #0
 8001320:	2100      	movs	r1, #0
 8001322:	2039      	movs	r0, #57	; 0x39
 8001324:	f000 fc7b 	bl	8001c1e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8001328:	2039      	movs	r0, #57	; 0x39
 800132a:	f000 fc94 	bl	8001c56 <HAL_NVIC_EnableIRQ>

}
 800132e:	bf00      	nop
 8001330:	3708      	adds	r7, #8
 8001332:	46bd      	mov	sp, r7
 8001334:	bd80      	pop	{r7, pc}
 8001336:	bf00      	nop
 8001338:	40023800 	.word	0x40023800

0800133c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b088      	sub	sp, #32
 8001340:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001342:	f107 030c 	add.w	r3, r7, #12
 8001346:	2200      	movs	r2, #0
 8001348:	601a      	str	r2, [r3, #0]
 800134a:	605a      	str	r2, [r3, #4]
 800134c:	609a      	str	r2, [r3, #8]
 800134e:	60da      	str	r2, [r3, #12]
 8001350:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001352:	2300      	movs	r3, #0
 8001354:	60bb      	str	r3, [r7, #8]
 8001356:	4b26      	ldr	r3, [pc, #152]	; (80013f0 <MX_GPIO_Init+0xb4>)
 8001358:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800135a:	4a25      	ldr	r2, [pc, #148]	; (80013f0 <MX_GPIO_Init+0xb4>)
 800135c:	f043 0304 	orr.w	r3, r3, #4
 8001360:	6313      	str	r3, [r2, #48]	; 0x30
 8001362:	4b23      	ldr	r3, [pc, #140]	; (80013f0 <MX_GPIO_Init+0xb4>)
 8001364:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001366:	f003 0304 	and.w	r3, r3, #4
 800136a:	60bb      	str	r3, [r7, #8]
 800136c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800136e:	2300      	movs	r3, #0
 8001370:	607b      	str	r3, [r7, #4]
 8001372:	4b1f      	ldr	r3, [pc, #124]	; (80013f0 <MX_GPIO_Init+0xb4>)
 8001374:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001376:	4a1e      	ldr	r2, [pc, #120]	; (80013f0 <MX_GPIO_Init+0xb4>)
 8001378:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800137c:	6313      	str	r3, [r2, #48]	; 0x30
 800137e:	4b1c      	ldr	r3, [pc, #112]	; (80013f0 <MX_GPIO_Init+0xb4>)
 8001380:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001382:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001386:	607b      	str	r3, [r7, #4]
 8001388:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800138a:	2300      	movs	r3, #0
 800138c:	603b      	str	r3, [r7, #0]
 800138e:	4b18      	ldr	r3, [pc, #96]	; (80013f0 <MX_GPIO_Init+0xb4>)
 8001390:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001392:	4a17      	ldr	r2, [pc, #92]	; (80013f0 <MX_GPIO_Init+0xb4>)
 8001394:	f043 0301 	orr.w	r3, r3, #1
 8001398:	6313      	str	r3, [r2, #48]	; 0x30
 800139a:	4b15      	ldr	r3, [pc, #84]	; (80013f0 <MX_GPIO_Init+0xb4>)
 800139c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800139e:	f003 0301 	and.w	r3, r3, #1
 80013a2:	603b      	str	r3, [r7, #0]
 80013a4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_SET);
 80013a6:	2201      	movs	r2, #1
 80013a8:	210e      	movs	r1, #14
 80013aa:	4812      	ldr	r0, [pc, #72]	; (80013f4 <MX_GPIO_Init+0xb8>)
 80013ac:	f001 f986 	bl	80026bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80013b0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80013b4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80013b6:	4b10      	ldr	r3, [pc, #64]	; (80013f8 <MX_GPIO_Init+0xbc>)
 80013b8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ba:	2300      	movs	r3, #0
 80013bc:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80013be:	f107 030c 	add.w	r3, r7, #12
 80013c2:	4619      	mov	r1, r3
 80013c4:	480b      	ldr	r0, [pc, #44]	; (80013f4 <MX_GPIO_Init+0xb8>)
 80013c6:	f000 ffe7 	bl	8002398 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC1 PC2 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 80013ca:	230e      	movs	r3, #14
 80013cc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013ce:	2301      	movs	r3, #1
 80013d0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013d2:	2300      	movs	r3, #0
 80013d4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013d6:	2300      	movs	r3, #0
 80013d8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013da:	f107 030c 	add.w	r3, r7, #12
 80013de:	4619      	mov	r1, r3
 80013e0:	4804      	ldr	r0, [pc, #16]	; (80013f4 <MX_GPIO_Init+0xb8>)
 80013e2:	f000 ffd9 	bl	8002398 <HAL_GPIO_Init>

}
 80013e6:	bf00      	nop
 80013e8:	3720      	adds	r7, #32
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bd80      	pop	{r7, pc}
 80013ee:	bf00      	nop
 80013f0:	40023800 	.word	0x40023800
 80013f4:	40020800 	.word	0x40020800
 80013f8:	10210000 	.word	0x10210000

080013fc <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b082      	sub	sp, #8
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
	if(huart==&huart6)
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	4a2f      	ldr	r2, [pc, #188]	; (80014c4 <HAL_UART_RxCpltCallback+0xc8>)
 8001408:	4293      	cmp	r3, r2
 800140a:	d12b      	bne.n	8001464 <HAL_UART_RxCpltCallback+0x68>
	{
		Buff_rx[countWm]=dataWm;
 800140c:	4b2e      	ldr	r3, [pc, #184]	; (80014c8 <HAL_UART_RxCpltCallback+0xcc>)
 800140e:	781b      	ldrb	r3, [r3, #0]
 8001410:	461a      	mov	r2, r3
 8001412:	4b2e      	ldr	r3, [pc, #184]	; (80014cc <HAL_UART_RxCpltCallback+0xd0>)
 8001414:	7819      	ldrb	r1, [r3, #0]
 8001416:	4b2e      	ldr	r3, [pc, #184]	; (80014d0 <HAL_UART_RxCpltCallback+0xd4>)
 8001418:	5499      	strb	r1, [r3, r2]
		if(Buff_rx[countWm]=='\n')
 800141a:	4b2b      	ldr	r3, [pc, #172]	; (80014c8 <HAL_UART_RxCpltCallback+0xcc>)
 800141c:	781b      	ldrb	r3, [r3, #0]
 800141e:	461a      	mov	r2, r3
 8001420:	4b2b      	ldr	r3, [pc, #172]	; (80014d0 <HAL_UART_RxCpltCallback+0xd4>)
 8001422:	5c9b      	ldrb	r3, [r3, r2]
 8001424:	2b0a      	cmp	r3, #10
 8001426:	d112      	bne.n	800144e <HAL_UART_RxCpltCallback+0x52>
		{
			if(Buff_rx[0]=='O' && Buff_rx[1]=='K' )
 8001428:	4b29      	ldr	r3, [pc, #164]	; (80014d0 <HAL_UART_RxCpltCallback+0xd4>)
 800142a:	781b      	ldrb	r3, [r3, #0]
 800142c:	2b4f      	cmp	r3, #79	; 0x4f
 800142e:	d10a      	bne.n	8001446 <HAL_UART_RxCpltCallback+0x4a>
 8001430:	4b27      	ldr	r3, [pc, #156]	; (80014d0 <HAL_UART_RxCpltCallback+0xd4>)
 8001432:	785b      	ldrb	r3, [r3, #1]
 8001434:	2b4b      	cmp	r3, #75	; 0x4b
 8001436:	d106      	bne.n	8001446 <HAL_UART_RxCpltCallback+0x4a>
			{
				countWm=0;
 8001438:	4b23      	ldr	r3, [pc, #140]	; (80014c8 <HAL_UART_RxCpltCallback+0xcc>)
 800143a:	2200      	movs	r2, #0
 800143c:	701a      	strb	r2, [r3, #0]
				ReadflagWm=0;
 800143e:	4b25      	ldr	r3, [pc, #148]	; (80014d4 <HAL_UART_RxCpltCallback+0xd8>)
 8001440:	2200      	movs	r2, #0
 8001442:	701a      	strb	r2, [r3, #0]
 8001444:	e009      	b.n	800145a <HAL_UART_RxCpltCallback+0x5e>
			} else ReadflagWm=1;
 8001446:	4b23      	ldr	r3, [pc, #140]	; (80014d4 <HAL_UART_RxCpltCallback+0xd8>)
 8001448:	2201      	movs	r2, #1
 800144a:	701a      	strb	r2, [r3, #0]
 800144c:	e005      	b.n	800145a <HAL_UART_RxCpltCallback+0x5e>
		}
		else countWm++;
 800144e:	4b1e      	ldr	r3, [pc, #120]	; (80014c8 <HAL_UART_RxCpltCallback+0xcc>)
 8001450:	781b      	ldrb	r3, [r3, #0]
 8001452:	3301      	adds	r3, #1
 8001454:	b2da      	uxtb	r2, r3
 8001456:	4b1c      	ldr	r3, [pc, #112]	; (80014c8 <HAL_UART_RxCpltCallback+0xcc>)
 8001458:	701a      	strb	r2, [r3, #0]
		HAL_UART_Receive_IT(&huart6, &dataWm, 1);
 800145a:	2201      	movs	r2, #1
 800145c:	491b      	ldr	r1, [pc, #108]	; (80014cc <HAL_UART_RxCpltCallback+0xd0>)
 800145e:	4819      	ldr	r0, [pc, #100]	; (80014c4 <HAL_UART_RxCpltCallback+0xc8>)
 8001460:	f002 fa5a 	bl	8003918 <HAL_UART_Receive_IT>
	}

	if(huart == &huart2)
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	4a1c      	ldr	r2, [pc, #112]	; (80014d8 <HAL_UART_RxCpltCallback+0xdc>)
 8001468:	4293      	cmp	r3, r2
 800146a:	d126      	bne.n	80014ba <HAL_UART_RxCpltCallback+0xbe>
	{
		ReadRdy=1;
 800146c:	4b1b      	ldr	r3, [pc, #108]	; (80014dc <HAL_UART_RxCpltCallback+0xe0>)
 800146e:	2201      	movs	r2, #1
 8001470:	701a      	strb	r2, [r3, #0]
		reciveTime=HAL_GetTick();
 8001472:	f000 facb 	bl	8001a0c <HAL_GetTick>
 8001476:	4602      	mov	r2, r0
 8001478:	4b19      	ldr	r3, [pc, #100]	; (80014e0 <HAL_UART_RxCpltCallback+0xe4>)
 800147a:	601a      	str	r2, [r3, #0]
		// –ó–∞–Ω–æ—Å–∏–º –ø—Ä–∏—à–µ–¥—à–∏–π –±–∞–π—Ç –≤ –º–∞—Å—Å–∏–≤
		BuffRx[countRx]=data;
 800147c:	4b19      	ldr	r3, [pc, #100]	; (80014e4 <HAL_UART_RxCpltCallback+0xe8>)
 800147e:	781b      	ldrb	r3, [r3, #0]
 8001480:	461a      	mov	r2, r3
 8001482:	4b19      	ldr	r3, [pc, #100]	; (80014e8 <HAL_UART_RxCpltCallback+0xec>)
 8001484:	7819      	ldrb	r1, [r3, #0]
 8001486:	4b19      	ldr	r3, [pc, #100]	; (80014ec <HAL_UART_RxCpltCallback+0xf0>)
 8001488:	5499      	strb	r1, [r3, r2]
		if(countRx==MaxBuffOfCKT-1)
 800148a:	4b16      	ldr	r3, [pc, #88]	; (80014e4 <HAL_UART_RxCpltCallback+0xe8>)
 800148c:	781b      	ldrb	r3, [r3, #0]
 800148e:	2b2c      	cmp	r3, #44	; 0x2c
 8001490:	d108      	bne.n	80014a4 <HAL_UART_RxCpltCallback+0xa8>
		{
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_SET);
 8001492:	2201      	movs	r2, #1
 8001494:	2108      	movs	r1, #8
 8001496:	4816      	ldr	r0, [pc, #88]	; (80014f0 <HAL_UART_RxCpltCallback+0xf4>)
 8001498:	f001 f910 	bl	80026bc <HAL_GPIO_WritePin>
			// –£—Å—Ç–∞–Ω–∞–≤–ª–∏–≤–∞–µ–º —Ñ–ª–∞–≥ —Ç–æ–≥–æ, —á—Ç–æ –ø–æ—Å—ã–ª–∫–∞ –ø—Ä–∏–Ω—è—Ç–∞
			Readflag=1;
 800149c:	4b15      	ldr	r3, [pc, #84]	; (80014f4 <HAL_UART_RxCpltCallback+0xf8>)
 800149e:	2201      	movs	r2, #1
 80014a0:	701a      	strb	r2, [r3, #0]
 80014a2:	e005      	b.n	80014b0 <HAL_UART_RxCpltCallback+0xb4>
		}
		else countRx++;
 80014a4:	4b0f      	ldr	r3, [pc, #60]	; (80014e4 <HAL_UART_RxCpltCallback+0xe8>)
 80014a6:	781b      	ldrb	r3, [r3, #0]
 80014a8:	3301      	adds	r3, #1
 80014aa:	b2da      	uxtb	r2, r3
 80014ac:	4b0d      	ldr	r3, [pc, #52]	; (80014e4 <HAL_UART_RxCpltCallback+0xe8>)
 80014ae:	701a      	strb	r2, [r3, #0]
		HAL_UART_Receive_IT(&huart2, &data, 1);
 80014b0:	2201      	movs	r2, #1
 80014b2:	490d      	ldr	r1, [pc, #52]	; (80014e8 <HAL_UART_RxCpltCallback+0xec>)
 80014b4:	4808      	ldr	r0, [pc, #32]	; (80014d8 <HAL_UART_RxCpltCallback+0xdc>)
 80014b6:	f002 fa2f 	bl	8003918 <HAL_UART_Receive_IT>
	}
}
 80014ba:	bf00      	nop
 80014bc:	3708      	adds	r7, #8
 80014be:	46bd      	mov	sp, r7
 80014c0:	bd80      	pop	{r7, pc}
 80014c2:	bf00      	nop
 80014c4:	20000354 	.word	0x20000354
 80014c8:	20000115 	.word	0x20000115
 80014cc:	20000117 	.word	0x20000117
 80014d0:	20000130 	.word	0x20000130
 80014d4:	20000119 	.word	0x20000119
 80014d8:	200003c4 	.word	0x200003c4
 80014dc:	2000011c 	.word	0x2000011c
 80014e0:	20000120 	.word	0x20000120
 80014e4:	20000114 	.word	0x20000114
 80014e8:	20000116 	.word	0x20000116
 80014ec:	20000394 	.word	0x20000394
 80014f0:	40020800 	.word	0x40020800
 80014f4:	20000118 	.word	0x20000118

080014f8 <HAL_TIM_PeriodElapsedCallback>:
// –û–±—Ä–∞–±–æ—Ç—á–∏–∫ –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏–π —Ç–∞–π–º–µ—Ä–∞
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b082      	sub	sp, #8
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
	if(htim==&htim6)  // –º–∏–≥–∞–Ω–∏–µ —Å–≤–µ—Ç–æ–¥–∏–æ–¥–æ–≤
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	4a07      	ldr	r2, [pc, #28]	; (8001520 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8001504:	4293      	cmp	r3, r2
 8001506:	d107      	bne.n	8001518 <HAL_TIM_PeriodElapsedCallback+0x20>
	{
		if(LedMode==1) // 1 —Å–≤–µ—Ç–æ–¥–∏–æ–¥
 8001508:	4b06      	ldr	r3, [pc, #24]	; (8001524 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 800150a:	781b      	ldrb	r3, [r3, #0]
 800150c:	2b01      	cmp	r3, #1
 800150e:	d103      	bne.n	8001518 <HAL_TIM_PeriodElapsedCallback+0x20>
		{
			HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_1);
 8001510:	2102      	movs	r1, #2
 8001512:	4805      	ldr	r0, [pc, #20]	; (8001528 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8001514:	f001 f8eb 	bl	80026ee <HAL_GPIO_TogglePin>
		}
	}
}
 8001518:	bf00      	nop
 800151a:	3708      	adds	r7, #8
 800151c:	46bd      	mov	sp, r7
 800151e:	bd80      	pop	{r7, pc}
 8001520:	20000314 	.word	0x20000314
 8001524:	2000011b 	.word	0x2000011b
 8001528:	40020800 	.word	0x40020800

0800152c <SysTick_Handler>:
// –ü—Ä–µ—Ä—ã–≤–∞–Ω–∏–µ –ø–æ —Å–∏—Å—Ç–µ–º–Ω–æ–º—É —Ç–∞–π–º–µ—Ä—É
void SysTick_Handler(void)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	if(Delay_start==1)
 8001530:	4b0e      	ldr	r3, [pc, #56]	; (800156c <SysTick_Handler+0x40>)
 8001532:	781b      	ldrb	r3, [r3, #0]
 8001534:	2b01      	cmp	r3, #1
 8001536:	d114      	bne.n	8001562 <SysTick_Handler+0x36>
	{
		if(Ms_Delay<5000)
 8001538:	4b0d      	ldr	r3, [pc, #52]	; (8001570 <SysTick_Handler+0x44>)
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	f241 3287 	movw	r2, #4999	; 0x1387
 8001540:	4293      	cmp	r3, r2
 8001542:	d805      	bhi.n	8001550 <SysTick_Handler+0x24>
		{
			Ms_Delay++;
 8001544:	4b0a      	ldr	r3, [pc, #40]	; (8001570 <SysTick_Handler+0x44>)
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	3301      	adds	r3, #1
 800154a:	4a09      	ldr	r2, [pc, #36]	; (8001570 <SysTick_Handler+0x44>)
 800154c:	6013      	str	r3, [r2, #0]
 800154e:	e008      	b.n	8001562 <SysTick_Handler+0x36>
		}
		else
		{
			Delay_start=0;
 8001550:	4b06      	ldr	r3, [pc, #24]	; (800156c <SysTick_Handler+0x40>)
 8001552:	2200      	movs	r2, #0
 8001554:	701a      	strb	r2, [r3, #0]
			Ms_Delay=0;
 8001556:	4b06      	ldr	r3, [pc, #24]	; (8001570 <SysTick_Handler+0x44>)
 8001558:	2200      	movs	r2, #0
 800155a:	601a      	str	r2, [r3, #0]
			RadioTimeoutRx=1; // –ø—Ä–æ–∏–∑–æ—à–ª–æ –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏–µ
 800155c:	4b05      	ldr	r3, [pc, #20]	; (8001574 <SysTick_Handler+0x48>)
 800155e:	2201      	movs	r2, #1
 8001560:	701a      	strb	r2, [r3, #0]
		}
	}
  /* USER CODE END SysTick_IRQn 0 */
	HAL_IncTick();
 8001562:	f000 fa3f 	bl	80019e4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001566:	bf00      	nop
 8001568:	bd80      	pop	{r7, pc}
 800156a:	bf00      	nop
 800156c:	2000012c 	.word	0x2000012c
 8001570:	20000128 	.word	0x20000128
 8001574:	20000125 	.word	0x20000125

08001578 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001578:	b480      	push	{r7}
 800157a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800157c:	bf00      	nop
 800157e:	46bd      	mov	sp, r7
 8001580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001584:	4770      	bx	lr
	...

08001588 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	b082      	sub	sp, #8
 800158c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800158e:	2300      	movs	r3, #0
 8001590:	607b      	str	r3, [r7, #4]
 8001592:	4b10      	ldr	r3, [pc, #64]	; (80015d4 <HAL_MspInit+0x4c>)
 8001594:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001596:	4a0f      	ldr	r2, [pc, #60]	; (80015d4 <HAL_MspInit+0x4c>)
 8001598:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800159c:	6453      	str	r3, [r2, #68]	; 0x44
 800159e:	4b0d      	ldr	r3, [pc, #52]	; (80015d4 <HAL_MspInit+0x4c>)
 80015a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015a2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80015a6:	607b      	str	r3, [r7, #4]
 80015a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80015aa:	2300      	movs	r3, #0
 80015ac:	603b      	str	r3, [r7, #0]
 80015ae:	4b09      	ldr	r3, [pc, #36]	; (80015d4 <HAL_MspInit+0x4c>)
 80015b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015b2:	4a08      	ldr	r2, [pc, #32]	; (80015d4 <HAL_MspInit+0x4c>)
 80015b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015b8:	6413      	str	r3, [r2, #64]	; 0x40
 80015ba:	4b06      	ldr	r3, [pc, #24]	; (80015d4 <HAL_MspInit+0x4c>)
 80015bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015c2:	603b      	str	r3, [r7, #0]
 80015c4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80015c6:	2007      	movs	r0, #7
 80015c8:	f000 fb1e 	bl	8001c08 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015cc:	bf00      	nop
 80015ce:	3708      	adds	r7, #8
 80015d0:	46bd      	mov	sp, r7
 80015d2:	bd80      	pop	{r7, pc}
 80015d4:	40023800 	.word	0x40023800

080015d8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b084      	sub	sp, #16
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	4a0e      	ldr	r2, [pc, #56]	; (8001620 <HAL_TIM_Base_MspInit+0x48>)
 80015e6:	4293      	cmp	r3, r2
 80015e8:	d115      	bne.n	8001616 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80015ea:	2300      	movs	r3, #0
 80015ec:	60fb      	str	r3, [r7, #12]
 80015ee:	4b0d      	ldr	r3, [pc, #52]	; (8001624 <HAL_TIM_Base_MspInit+0x4c>)
 80015f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015f2:	4a0c      	ldr	r2, [pc, #48]	; (8001624 <HAL_TIM_Base_MspInit+0x4c>)
 80015f4:	f043 0310 	orr.w	r3, r3, #16
 80015f8:	6413      	str	r3, [r2, #64]	; 0x40
 80015fa:	4b0a      	ldr	r3, [pc, #40]	; (8001624 <HAL_TIM_Base_MspInit+0x4c>)
 80015fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015fe:	f003 0310 	and.w	r3, r3, #16
 8001602:	60fb      	str	r3, [r7, #12]
 8001604:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8001606:	2200      	movs	r2, #0
 8001608:	2100      	movs	r1, #0
 800160a:	2036      	movs	r0, #54	; 0x36
 800160c:	f000 fb07 	bl	8001c1e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001610:	2036      	movs	r0, #54	; 0x36
 8001612:	f000 fb20 	bl	8001c56 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8001616:	bf00      	nop
 8001618:	3710      	adds	r7, #16
 800161a:	46bd      	mov	sp, r7
 800161c:	bd80      	pop	{r7, pc}
 800161e:	bf00      	nop
 8001620:	40001000 	.word	0x40001000
 8001624:	40023800 	.word	0x40023800

08001628 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b08c      	sub	sp, #48	; 0x30
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001630:	f107 031c 	add.w	r3, r7, #28
 8001634:	2200      	movs	r2, #0
 8001636:	601a      	str	r2, [r3, #0]
 8001638:	605a      	str	r2, [r3, #4]
 800163a:	609a      	str	r2, [r3, #8]
 800163c:	60da      	str	r2, [r3, #12]
 800163e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	4a68      	ldr	r2, [pc, #416]	; (80017e8 <HAL_UART_MspInit+0x1c0>)
 8001646:	4293      	cmp	r3, r2
 8001648:	d162      	bne.n	8001710 <HAL_UART_MspInit+0xe8>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800164a:	2300      	movs	r3, #0
 800164c:	61bb      	str	r3, [r7, #24]
 800164e:	4b67      	ldr	r3, [pc, #412]	; (80017ec <HAL_UART_MspInit+0x1c4>)
 8001650:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001652:	4a66      	ldr	r2, [pc, #408]	; (80017ec <HAL_UART_MspInit+0x1c4>)
 8001654:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001658:	6413      	str	r3, [r2, #64]	; 0x40
 800165a:	4b64      	ldr	r3, [pc, #400]	; (80017ec <HAL_UART_MspInit+0x1c4>)
 800165c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800165e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001662:	61bb      	str	r3, [r7, #24]
 8001664:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001666:	2300      	movs	r3, #0
 8001668:	617b      	str	r3, [r7, #20]
 800166a:	4b60      	ldr	r3, [pc, #384]	; (80017ec <HAL_UART_MspInit+0x1c4>)
 800166c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800166e:	4a5f      	ldr	r2, [pc, #380]	; (80017ec <HAL_UART_MspInit+0x1c4>)
 8001670:	f043 0301 	orr.w	r3, r3, #1
 8001674:	6313      	str	r3, [r2, #48]	; 0x30
 8001676:	4b5d      	ldr	r3, [pc, #372]	; (80017ec <HAL_UART_MspInit+0x1c4>)
 8001678:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800167a:	f003 0301 	and.w	r3, r3, #1
 800167e:	617b      	str	r3, [r7, #20]
 8001680:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001682:	230c      	movs	r3, #12
 8001684:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001686:	2302      	movs	r3, #2
 8001688:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800168a:	2300      	movs	r3, #0
 800168c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800168e:	2303      	movs	r3, #3
 8001690:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001692:	2307      	movs	r3, #7
 8001694:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001696:	f107 031c 	add.w	r3, r7, #28
 800169a:	4619      	mov	r1, r3
 800169c:	4854      	ldr	r0, [pc, #336]	; (80017f0 <HAL_UART_MspInit+0x1c8>)
 800169e:	f000 fe7b 	bl	8002398 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 80016a2:	4b54      	ldr	r3, [pc, #336]	; (80017f4 <HAL_UART_MspInit+0x1cc>)
 80016a4:	4a54      	ldr	r2, [pc, #336]	; (80017f8 <HAL_UART_MspInit+0x1d0>)
 80016a6:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 80016a8:	4b52      	ldr	r3, [pc, #328]	; (80017f4 <HAL_UART_MspInit+0x1cc>)
 80016aa:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80016ae:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80016b0:	4b50      	ldr	r3, [pc, #320]	; (80017f4 <HAL_UART_MspInit+0x1cc>)
 80016b2:	2240      	movs	r2, #64	; 0x40
 80016b4:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80016b6:	4b4f      	ldr	r3, [pc, #316]	; (80017f4 <HAL_UART_MspInit+0x1cc>)
 80016b8:	2200      	movs	r2, #0
 80016ba:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80016bc:	4b4d      	ldr	r3, [pc, #308]	; (80017f4 <HAL_UART_MspInit+0x1cc>)
 80016be:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80016c2:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80016c4:	4b4b      	ldr	r3, [pc, #300]	; (80017f4 <HAL_UART_MspInit+0x1cc>)
 80016c6:	2200      	movs	r2, #0
 80016c8:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80016ca:	4b4a      	ldr	r3, [pc, #296]	; (80017f4 <HAL_UART_MspInit+0x1cc>)
 80016cc:	2200      	movs	r2, #0
 80016ce:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80016d0:	4b48      	ldr	r3, [pc, #288]	; (80017f4 <HAL_UART_MspInit+0x1cc>)
 80016d2:	2200      	movs	r2, #0
 80016d4:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80016d6:	4b47      	ldr	r3, [pc, #284]	; (80017f4 <HAL_UART_MspInit+0x1cc>)
 80016d8:	2200      	movs	r2, #0
 80016da:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80016dc:	4b45      	ldr	r3, [pc, #276]	; (80017f4 <HAL_UART_MspInit+0x1cc>)
 80016de:	2200      	movs	r2, #0
 80016e0:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80016e2:	4844      	ldr	r0, [pc, #272]	; (80017f4 <HAL_UART_MspInit+0x1cc>)
 80016e4:	f000 fad2 	bl	8001c8c <HAL_DMA_Init>
 80016e8:	4603      	mov	r3, r0
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d001      	beq.n	80016f2 <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 80016ee:	f7ff ff43 	bl	8001578 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	4a3f      	ldr	r2, [pc, #252]	; (80017f4 <HAL_UART_MspInit+0x1cc>)
 80016f6:	631a      	str	r2, [r3, #48]	; 0x30
 80016f8:	4a3e      	ldr	r2, [pc, #248]	; (80017f4 <HAL_UART_MspInit+0x1cc>)
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80016fe:	2200      	movs	r2, #0
 8001700:	2100      	movs	r1, #0
 8001702:	2026      	movs	r0, #38	; 0x26
 8001704:	f000 fa8b 	bl	8001c1e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001708:	2026      	movs	r0, #38	; 0x26
 800170a:	f000 faa4 	bl	8001c56 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 800170e:	e067      	b.n	80017e0 <HAL_UART_MspInit+0x1b8>
  else if(huart->Instance==USART6)
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	4a39      	ldr	r2, [pc, #228]	; (80017fc <HAL_UART_MspInit+0x1d4>)
 8001716:	4293      	cmp	r3, r2
 8001718:	d162      	bne.n	80017e0 <HAL_UART_MspInit+0x1b8>
    __HAL_RCC_USART6_CLK_ENABLE();
 800171a:	2300      	movs	r3, #0
 800171c:	613b      	str	r3, [r7, #16]
 800171e:	4b33      	ldr	r3, [pc, #204]	; (80017ec <HAL_UART_MspInit+0x1c4>)
 8001720:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001722:	4a32      	ldr	r2, [pc, #200]	; (80017ec <HAL_UART_MspInit+0x1c4>)
 8001724:	f043 0320 	orr.w	r3, r3, #32
 8001728:	6453      	str	r3, [r2, #68]	; 0x44
 800172a:	4b30      	ldr	r3, [pc, #192]	; (80017ec <HAL_UART_MspInit+0x1c4>)
 800172c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800172e:	f003 0320 	and.w	r3, r3, #32
 8001732:	613b      	str	r3, [r7, #16]
 8001734:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001736:	2300      	movs	r3, #0
 8001738:	60fb      	str	r3, [r7, #12]
 800173a:	4b2c      	ldr	r3, [pc, #176]	; (80017ec <HAL_UART_MspInit+0x1c4>)
 800173c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800173e:	4a2b      	ldr	r2, [pc, #172]	; (80017ec <HAL_UART_MspInit+0x1c4>)
 8001740:	f043 0304 	orr.w	r3, r3, #4
 8001744:	6313      	str	r3, [r2, #48]	; 0x30
 8001746:	4b29      	ldr	r3, [pc, #164]	; (80017ec <HAL_UART_MspInit+0x1c4>)
 8001748:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800174a:	f003 0304 	and.w	r3, r3, #4
 800174e:	60fb      	str	r3, [r7, #12]
 8001750:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001752:	23c0      	movs	r3, #192	; 0xc0
 8001754:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001756:	2302      	movs	r3, #2
 8001758:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800175a:	2300      	movs	r3, #0
 800175c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800175e:	2303      	movs	r3, #3
 8001760:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8001762:	2308      	movs	r3, #8
 8001764:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001766:	f107 031c 	add.w	r3, r7, #28
 800176a:	4619      	mov	r1, r3
 800176c:	4824      	ldr	r0, [pc, #144]	; (8001800 <HAL_UART_MspInit+0x1d8>)
 800176e:	f000 fe13 	bl	8002398 <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA2_Stream1;
 8001772:	4b24      	ldr	r3, [pc, #144]	; (8001804 <HAL_UART_MspInit+0x1dc>)
 8001774:	4a24      	ldr	r2, [pc, #144]	; (8001808 <HAL_UART_MspInit+0x1e0>)
 8001776:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 8001778:	4b22      	ldr	r3, [pc, #136]	; (8001804 <HAL_UART_MspInit+0x1dc>)
 800177a:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 800177e:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001780:	4b20      	ldr	r3, [pc, #128]	; (8001804 <HAL_UART_MspInit+0x1dc>)
 8001782:	2200      	movs	r2, #0
 8001784:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001786:	4b1f      	ldr	r3, [pc, #124]	; (8001804 <HAL_UART_MspInit+0x1dc>)
 8001788:	2200      	movs	r2, #0
 800178a:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 800178c:	4b1d      	ldr	r3, [pc, #116]	; (8001804 <HAL_UART_MspInit+0x1dc>)
 800178e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001792:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001794:	4b1b      	ldr	r3, [pc, #108]	; (8001804 <HAL_UART_MspInit+0x1dc>)
 8001796:	2200      	movs	r2, #0
 8001798:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800179a:	4b1a      	ldr	r3, [pc, #104]	; (8001804 <HAL_UART_MspInit+0x1dc>)
 800179c:	2200      	movs	r2, #0
 800179e:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_CIRCULAR;
 80017a0:	4b18      	ldr	r3, [pc, #96]	; (8001804 <HAL_UART_MspInit+0x1dc>)
 80017a2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80017a6:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 80017a8:	4b16      	ldr	r3, [pc, #88]	; (8001804 <HAL_UART_MspInit+0x1dc>)
 80017aa:	2200      	movs	r2, #0
 80017ac:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80017ae:	4b15      	ldr	r3, [pc, #84]	; (8001804 <HAL_UART_MspInit+0x1dc>)
 80017b0:	2200      	movs	r2, #0
 80017b2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 80017b4:	4813      	ldr	r0, [pc, #76]	; (8001804 <HAL_UART_MspInit+0x1dc>)
 80017b6:	f000 fa69 	bl	8001c8c <HAL_DMA_Init>
 80017ba:	4603      	mov	r3, r0
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d001      	beq.n	80017c4 <HAL_UART_MspInit+0x19c>
      Error_Handler();
 80017c0:	f7ff feda 	bl	8001578 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart6_rx);
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	4a0f      	ldr	r2, [pc, #60]	; (8001804 <HAL_UART_MspInit+0x1dc>)
 80017c8:	635a      	str	r2, [r3, #52]	; 0x34
 80017ca:	4a0e      	ldr	r2, [pc, #56]	; (8001804 <HAL_UART_MspInit+0x1dc>)
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 80017d0:	2200      	movs	r2, #0
 80017d2:	2100      	movs	r1, #0
 80017d4:	2047      	movs	r0, #71	; 0x47
 80017d6:	f000 fa22 	bl	8001c1e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 80017da:	2047      	movs	r0, #71	; 0x47
 80017dc:	f000 fa3b 	bl	8001c56 <HAL_NVIC_EnableIRQ>
}
 80017e0:	bf00      	nop
 80017e2:	3730      	adds	r7, #48	; 0x30
 80017e4:	46bd      	mov	sp, r7
 80017e6:	bd80      	pop	{r7, pc}
 80017e8:	40004400 	.word	0x40004400
 80017ec:	40023800 	.word	0x40023800
 80017f0:	40020000 	.word	0x40020000
 80017f4:	20000284 	.word	0x20000284
 80017f8:	400260a0 	.word	0x400260a0
 80017fc:	40011400 	.word	0x40011400
 8001800:	40020800 	.word	0x40020800
 8001804:	200001f8 	.word	0x200001f8
 8001808:	40026428 	.word	0x40026428

0800180c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800180c:	b480      	push	{r7}
 800180e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001810:	bf00      	nop
 8001812:	46bd      	mov	sp, r7
 8001814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001818:	4770      	bx	lr

0800181a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800181a:	b480      	push	{r7}
 800181c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800181e:	e7fe      	b.n	800181e <HardFault_Handler+0x4>

08001820 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001820:	b480      	push	{r7}
 8001822:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001824:	e7fe      	b.n	8001824 <MemManage_Handler+0x4>

08001826 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001826:	b480      	push	{r7}
 8001828:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800182a:	e7fe      	b.n	800182a <BusFault_Handler+0x4>

0800182c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800182c:	b480      	push	{r7}
 800182e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001830:	e7fe      	b.n	8001830 <UsageFault_Handler+0x4>

08001832 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001832:	b480      	push	{r7}
 8001834:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001836:	bf00      	nop
 8001838:	46bd      	mov	sp, r7
 800183a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800183e:	4770      	bx	lr

08001840 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001840:	b480      	push	{r7}
 8001842:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001844:	bf00      	nop
 8001846:	46bd      	mov	sp, r7
 8001848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184c:	4770      	bx	lr

0800184e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800184e:	b480      	push	{r7}
 8001850:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001852:	bf00      	nop
 8001854:	46bd      	mov	sp, r7
 8001856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185a:	4770      	bx	lr

0800185c <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8001860:	4802      	ldr	r0, [pc, #8]	; (800186c <DMA1_Stream6_IRQHandler+0x10>)
 8001862:	f000 fb53 	bl	8001f0c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8001866:	bf00      	nop
 8001868:	bd80      	pop	{r7, pc}
 800186a:	bf00      	nop
 800186c:	20000284 	.word	0x20000284

08001870 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001874:	4802      	ldr	r0, [pc, #8]	; (8001880 <USART2_IRQHandler+0x10>)
 8001876:	f002 f927 	bl	8003ac8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800187a:	bf00      	nop
 800187c:	bd80      	pop	{r7, pc}
 800187e:	bf00      	nop
 8001880:	200003c4 	.word	0x200003c4

08001884 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001888:	4802      	ldr	r0, [pc, #8]	; (8001894 <TIM6_DAC_IRQHandler+0x10>)
 800188a:	f001 fcfe 	bl	800328a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800188e:	bf00      	nop
 8001890:	bd80      	pop	{r7, pc}
 8001892:	bf00      	nop
 8001894:	20000314 	.word	0x20000314

08001898 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 800189c:	4802      	ldr	r0, [pc, #8]	; (80018a8 <DMA2_Stream1_IRQHandler+0x10>)
 800189e:	f000 fb35 	bl	8001f0c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 80018a2:	bf00      	nop
 80018a4:	bd80      	pop	{r7, pc}
 80018a6:	bf00      	nop
 80018a8:	200001f8 	.word	0x200001f8

080018ac <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 80018b0:	4802      	ldr	r0, [pc, #8]	; (80018bc <USART6_IRQHandler+0x10>)
 80018b2:	f002 f909 	bl	8003ac8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 80018b6:	bf00      	nop
 80018b8:	bd80      	pop	{r7, pc}
 80018ba:	bf00      	nop
 80018bc:	20000354 	.word	0x20000354

080018c0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80018c0:	b480      	push	{r7}
 80018c2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80018c4:	4b08      	ldr	r3, [pc, #32]	; (80018e8 <SystemInit+0x28>)
 80018c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80018ca:	4a07      	ldr	r2, [pc, #28]	; (80018e8 <SystemInit+0x28>)
 80018cc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80018d0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80018d4:	4b04      	ldr	r3, [pc, #16]	; (80018e8 <SystemInit+0x28>)
 80018d6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80018da:	609a      	str	r2, [r3, #8]
#endif
}
 80018dc:	bf00      	nop
 80018de:	46bd      	mov	sp, r7
 80018e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e4:	4770      	bx	lr
 80018e6:	bf00      	nop
 80018e8:	e000ed00 	.word	0xe000ed00

080018ec <Reset_Handler>:
 80018ec:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001924 <LoopFillZerobss+0x14>
 80018f0:	2100      	movs	r1, #0
 80018f2:	e003      	b.n	80018fc <LoopCopyDataInit>

080018f4 <CopyDataInit>:
 80018f4:	4b0c      	ldr	r3, [pc, #48]	; (8001928 <LoopFillZerobss+0x18>)
 80018f6:	585b      	ldr	r3, [r3, r1]
 80018f8:	5043      	str	r3, [r0, r1]
 80018fa:	3104      	adds	r1, #4

080018fc <LoopCopyDataInit>:
 80018fc:	480b      	ldr	r0, [pc, #44]	; (800192c <LoopFillZerobss+0x1c>)
 80018fe:	4b0c      	ldr	r3, [pc, #48]	; (8001930 <LoopFillZerobss+0x20>)
 8001900:	1842      	adds	r2, r0, r1
 8001902:	429a      	cmp	r2, r3
 8001904:	d3f6      	bcc.n	80018f4 <CopyDataInit>
 8001906:	4a0b      	ldr	r2, [pc, #44]	; (8001934 <LoopFillZerobss+0x24>)
 8001908:	e002      	b.n	8001910 <LoopFillZerobss>

0800190a <FillZerobss>:
 800190a:	2300      	movs	r3, #0
 800190c:	f842 3b04 	str.w	r3, [r2], #4

08001910 <LoopFillZerobss>:
 8001910:	4b09      	ldr	r3, [pc, #36]	; (8001938 <LoopFillZerobss+0x28>)
 8001912:	429a      	cmp	r2, r3
 8001914:	d3f9      	bcc.n	800190a <FillZerobss>
 8001916:	f7ff ffd3 	bl	80018c0 <SystemInit>
 800191a:	f002 fed1 	bl	80046c0 <__libc_init_array>
 800191e:	f7ff f92f 	bl	8000b80 <main>
 8001922:	4770      	bx	lr
 8001924:	20020000 	.word	0x20020000
 8001928:	08004a60 	.word	0x08004a60
 800192c:	20000000 	.word	0x20000000
 8001930:	200000f4 	.word	0x200000f4
 8001934:	200000f4 	.word	0x200000f4
 8001938:	200004d0 	.word	0x200004d0

0800193c <ADC_IRQHandler>:
 800193c:	e7fe      	b.n	800193c <ADC_IRQHandler>
	...

08001940 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001944:	4b0e      	ldr	r3, [pc, #56]	; (8001980 <HAL_Init+0x40>)
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	4a0d      	ldr	r2, [pc, #52]	; (8001980 <HAL_Init+0x40>)
 800194a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800194e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001950:	4b0b      	ldr	r3, [pc, #44]	; (8001980 <HAL_Init+0x40>)
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	4a0a      	ldr	r2, [pc, #40]	; (8001980 <HAL_Init+0x40>)
 8001956:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800195a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800195c:	4b08      	ldr	r3, [pc, #32]	; (8001980 <HAL_Init+0x40>)
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	4a07      	ldr	r2, [pc, #28]	; (8001980 <HAL_Init+0x40>)
 8001962:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001966:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001968:	2003      	movs	r0, #3
 800196a:	f000 f94d 	bl	8001c08 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800196e:	2000      	movs	r0, #0
 8001970:	f000 f808 	bl	8001984 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001974:	f7ff fe08 	bl	8001588 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001978:	2300      	movs	r3, #0
}
 800197a:	4618      	mov	r0, r3
 800197c:	bd80      	pop	{r7, pc}
 800197e:	bf00      	nop
 8001980:	40023c00 	.word	0x40023c00

08001984 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	b082      	sub	sp, #8
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800198c:	4b12      	ldr	r3, [pc, #72]	; (80019d8 <HAL_InitTick+0x54>)
 800198e:	681a      	ldr	r2, [r3, #0]
 8001990:	4b12      	ldr	r3, [pc, #72]	; (80019dc <HAL_InitTick+0x58>)
 8001992:	781b      	ldrb	r3, [r3, #0]
 8001994:	4619      	mov	r1, r3
 8001996:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800199a:	fbb3 f3f1 	udiv	r3, r3, r1
 800199e:	fbb2 f3f3 	udiv	r3, r2, r3
 80019a2:	4618      	mov	r0, r3
 80019a4:	f000 f965 	bl	8001c72 <HAL_SYSTICK_Config>
 80019a8:	4603      	mov	r3, r0
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d001      	beq.n	80019b2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80019ae:	2301      	movs	r3, #1
 80019b0:	e00e      	b.n	80019d0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	2b0f      	cmp	r3, #15
 80019b6:	d80a      	bhi.n	80019ce <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80019b8:	2200      	movs	r2, #0
 80019ba:	6879      	ldr	r1, [r7, #4]
 80019bc:	f04f 30ff 	mov.w	r0, #4294967295
 80019c0:	f000 f92d 	bl	8001c1e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80019c4:	4a06      	ldr	r2, [pc, #24]	; (80019e0 <HAL_InitTick+0x5c>)
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80019ca:	2300      	movs	r3, #0
 80019cc:	e000      	b.n	80019d0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80019ce:	2301      	movs	r3, #1
}
 80019d0:	4618      	mov	r0, r3
 80019d2:	3708      	adds	r7, #8
 80019d4:	46bd      	mov	sp, r7
 80019d6:	bd80      	pop	{r7, pc}
 80019d8:	200000e8 	.word	0x200000e8
 80019dc:	200000f0 	.word	0x200000f0
 80019e0:	200000ec 	.word	0x200000ec

080019e4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80019e4:	b480      	push	{r7}
 80019e6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80019e8:	4b06      	ldr	r3, [pc, #24]	; (8001a04 <HAL_IncTick+0x20>)
 80019ea:	781b      	ldrb	r3, [r3, #0]
 80019ec:	461a      	mov	r2, r3
 80019ee:	4b06      	ldr	r3, [pc, #24]	; (8001a08 <HAL_IncTick+0x24>)
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	4413      	add	r3, r2
 80019f4:	4a04      	ldr	r2, [pc, #16]	; (8001a08 <HAL_IncTick+0x24>)
 80019f6:	6013      	str	r3, [r2, #0]
}
 80019f8:	bf00      	nop
 80019fa:	46bd      	mov	sp, r7
 80019fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a00:	4770      	bx	lr
 8001a02:	bf00      	nop
 8001a04:	200000f0 	.word	0x200000f0
 8001a08:	200004cc 	.word	0x200004cc

08001a0c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a0c:	b480      	push	{r7}
 8001a0e:	af00      	add	r7, sp, #0
  return uwTick;
 8001a10:	4b03      	ldr	r3, [pc, #12]	; (8001a20 <HAL_GetTick+0x14>)
 8001a12:	681b      	ldr	r3, [r3, #0]
}
 8001a14:	4618      	mov	r0, r3
 8001a16:	46bd      	mov	sp, r7
 8001a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1c:	4770      	bx	lr
 8001a1e:	bf00      	nop
 8001a20:	200004cc 	.word	0x200004cc

08001a24 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b084      	sub	sp, #16
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001a2c:	f7ff ffee 	bl	8001a0c <HAL_GetTick>
 8001a30:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a3c:	d005      	beq.n	8001a4a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001a3e:	4b09      	ldr	r3, [pc, #36]	; (8001a64 <HAL_Delay+0x40>)
 8001a40:	781b      	ldrb	r3, [r3, #0]
 8001a42:	461a      	mov	r2, r3
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	4413      	add	r3, r2
 8001a48:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001a4a:	bf00      	nop
 8001a4c:	f7ff ffde 	bl	8001a0c <HAL_GetTick>
 8001a50:	4602      	mov	r2, r0
 8001a52:	68bb      	ldr	r3, [r7, #8]
 8001a54:	1ad3      	subs	r3, r2, r3
 8001a56:	68fa      	ldr	r2, [r7, #12]
 8001a58:	429a      	cmp	r2, r3
 8001a5a:	d8f7      	bhi.n	8001a4c <HAL_Delay+0x28>
  {
  }
}
 8001a5c:	bf00      	nop
 8001a5e:	3710      	adds	r7, #16
 8001a60:	46bd      	mov	sp, r7
 8001a62:	bd80      	pop	{r7, pc}
 8001a64:	200000f0 	.word	0x200000f0

08001a68 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a68:	b480      	push	{r7}
 8001a6a:	b085      	sub	sp, #20
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	f003 0307 	and.w	r3, r3, #7
 8001a76:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a78:	4b0c      	ldr	r3, [pc, #48]	; (8001aac <__NVIC_SetPriorityGrouping+0x44>)
 8001a7a:	68db      	ldr	r3, [r3, #12]
 8001a7c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a7e:	68ba      	ldr	r2, [r7, #8]
 8001a80:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001a84:	4013      	ands	r3, r2
 8001a86:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a8c:	68bb      	ldr	r3, [r7, #8]
 8001a8e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a90:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001a94:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a98:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a9a:	4a04      	ldr	r2, [pc, #16]	; (8001aac <__NVIC_SetPriorityGrouping+0x44>)
 8001a9c:	68bb      	ldr	r3, [r7, #8]
 8001a9e:	60d3      	str	r3, [r2, #12]
}
 8001aa0:	bf00      	nop
 8001aa2:	3714      	adds	r7, #20
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aaa:	4770      	bx	lr
 8001aac:	e000ed00 	.word	0xe000ed00

08001ab0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ab4:	4b04      	ldr	r3, [pc, #16]	; (8001ac8 <__NVIC_GetPriorityGrouping+0x18>)
 8001ab6:	68db      	ldr	r3, [r3, #12]
 8001ab8:	0a1b      	lsrs	r3, r3, #8
 8001aba:	f003 0307 	and.w	r3, r3, #7
}
 8001abe:	4618      	mov	r0, r3
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac6:	4770      	bx	lr
 8001ac8:	e000ed00 	.word	0xe000ed00

08001acc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001acc:	b480      	push	{r7}
 8001ace:	b083      	sub	sp, #12
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ad6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	db0b      	blt.n	8001af6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001ade:	79fb      	ldrb	r3, [r7, #7]
 8001ae0:	f003 021f 	and.w	r2, r3, #31
 8001ae4:	4907      	ldr	r1, [pc, #28]	; (8001b04 <__NVIC_EnableIRQ+0x38>)
 8001ae6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001aea:	095b      	lsrs	r3, r3, #5
 8001aec:	2001      	movs	r0, #1
 8001aee:	fa00 f202 	lsl.w	r2, r0, r2
 8001af2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001af6:	bf00      	nop
 8001af8:	370c      	adds	r7, #12
 8001afa:	46bd      	mov	sp, r7
 8001afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b00:	4770      	bx	lr
 8001b02:	bf00      	nop
 8001b04:	e000e100 	.word	0xe000e100

08001b08 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b08:	b480      	push	{r7}
 8001b0a:	b083      	sub	sp, #12
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	4603      	mov	r3, r0
 8001b10:	6039      	str	r1, [r7, #0]
 8001b12:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	db0a      	blt.n	8001b32 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b1c:	683b      	ldr	r3, [r7, #0]
 8001b1e:	b2da      	uxtb	r2, r3
 8001b20:	490c      	ldr	r1, [pc, #48]	; (8001b54 <__NVIC_SetPriority+0x4c>)
 8001b22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b26:	0112      	lsls	r2, r2, #4
 8001b28:	b2d2      	uxtb	r2, r2
 8001b2a:	440b      	add	r3, r1
 8001b2c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b30:	e00a      	b.n	8001b48 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b32:	683b      	ldr	r3, [r7, #0]
 8001b34:	b2da      	uxtb	r2, r3
 8001b36:	4908      	ldr	r1, [pc, #32]	; (8001b58 <__NVIC_SetPriority+0x50>)
 8001b38:	79fb      	ldrb	r3, [r7, #7]
 8001b3a:	f003 030f 	and.w	r3, r3, #15
 8001b3e:	3b04      	subs	r3, #4
 8001b40:	0112      	lsls	r2, r2, #4
 8001b42:	b2d2      	uxtb	r2, r2
 8001b44:	440b      	add	r3, r1
 8001b46:	761a      	strb	r2, [r3, #24]
}
 8001b48:	bf00      	nop
 8001b4a:	370c      	adds	r7, #12
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b52:	4770      	bx	lr
 8001b54:	e000e100 	.word	0xe000e100
 8001b58:	e000ed00 	.word	0xe000ed00

08001b5c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	b089      	sub	sp, #36	; 0x24
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	60f8      	str	r0, [r7, #12]
 8001b64:	60b9      	str	r1, [r7, #8]
 8001b66:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	f003 0307 	and.w	r3, r3, #7
 8001b6e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b70:	69fb      	ldr	r3, [r7, #28]
 8001b72:	f1c3 0307 	rsb	r3, r3, #7
 8001b76:	2b04      	cmp	r3, #4
 8001b78:	bf28      	it	cs
 8001b7a:	2304      	movcs	r3, #4
 8001b7c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b7e:	69fb      	ldr	r3, [r7, #28]
 8001b80:	3304      	adds	r3, #4
 8001b82:	2b06      	cmp	r3, #6
 8001b84:	d902      	bls.n	8001b8c <NVIC_EncodePriority+0x30>
 8001b86:	69fb      	ldr	r3, [r7, #28]
 8001b88:	3b03      	subs	r3, #3
 8001b8a:	e000      	b.n	8001b8e <NVIC_EncodePriority+0x32>
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b90:	f04f 32ff 	mov.w	r2, #4294967295
 8001b94:	69bb      	ldr	r3, [r7, #24]
 8001b96:	fa02 f303 	lsl.w	r3, r2, r3
 8001b9a:	43da      	mvns	r2, r3
 8001b9c:	68bb      	ldr	r3, [r7, #8]
 8001b9e:	401a      	ands	r2, r3
 8001ba0:	697b      	ldr	r3, [r7, #20]
 8001ba2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ba4:	f04f 31ff 	mov.w	r1, #4294967295
 8001ba8:	697b      	ldr	r3, [r7, #20]
 8001baa:	fa01 f303 	lsl.w	r3, r1, r3
 8001bae:	43d9      	mvns	r1, r3
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bb4:	4313      	orrs	r3, r2
         );
}
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	3724      	adds	r7, #36	; 0x24
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc0:	4770      	bx	lr
	...

08001bc4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b082      	sub	sp, #8
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	3b01      	subs	r3, #1
 8001bd0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001bd4:	d301      	bcc.n	8001bda <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001bd6:	2301      	movs	r3, #1
 8001bd8:	e00f      	b.n	8001bfa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001bda:	4a0a      	ldr	r2, [pc, #40]	; (8001c04 <SysTick_Config+0x40>)
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	3b01      	subs	r3, #1
 8001be0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001be2:	210f      	movs	r1, #15
 8001be4:	f04f 30ff 	mov.w	r0, #4294967295
 8001be8:	f7ff ff8e 	bl	8001b08 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001bec:	4b05      	ldr	r3, [pc, #20]	; (8001c04 <SysTick_Config+0x40>)
 8001bee:	2200      	movs	r2, #0
 8001bf0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001bf2:	4b04      	ldr	r3, [pc, #16]	; (8001c04 <SysTick_Config+0x40>)
 8001bf4:	2207      	movs	r2, #7
 8001bf6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001bf8:	2300      	movs	r3, #0
}
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	3708      	adds	r7, #8
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	bd80      	pop	{r7, pc}
 8001c02:	bf00      	nop
 8001c04:	e000e010 	.word	0xe000e010

08001c08 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b082      	sub	sp, #8
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c10:	6878      	ldr	r0, [r7, #4]
 8001c12:	f7ff ff29 	bl	8001a68 <__NVIC_SetPriorityGrouping>
}
 8001c16:	bf00      	nop
 8001c18:	3708      	adds	r7, #8
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	bd80      	pop	{r7, pc}

08001c1e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001c1e:	b580      	push	{r7, lr}
 8001c20:	b086      	sub	sp, #24
 8001c22:	af00      	add	r7, sp, #0
 8001c24:	4603      	mov	r3, r0
 8001c26:	60b9      	str	r1, [r7, #8]
 8001c28:	607a      	str	r2, [r7, #4]
 8001c2a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001c30:	f7ff ff3e 	bl	8001ab0 <__NVIC_GetPriorityGrouping>
 8001c34:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c36:	687a      	ldr	r2, [r7, #4]
 8001c38:	68b9      	ldr	r1, [r7, #8]
 8001c3a:	6978      	ldr	r0, [r7, #20]
 8001c3c:	f7ff ff8e 	bl	8001b5c <NVIC_EncodePriority>
 8001c40:	4602      	mov	r2, r0
 8001c42:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c46:	4611      	mov	r1, r2
 8001c48:	4618      	mov	r0, r3
 8001c4a:	f7ff ff5d 	bl	8001b08 <__NVIC_SetPriority>
}
 8001c4e:	bf00      	nop
 8001c50:	3718      	adds	r7, #24
 8001c52:	46bd      	mov	sp, r7
 8001c54:	bd80      	pop	{r7, pc}

08001c56 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c56:	b580      	push	{r7, lr}
 8001c58:	b082      	sub	sp, #8
 8001c5a:	af00      	add	r7, sp, #0
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001c60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c64:	4618      	mov	r0, r3
 8001c66:	f7ff ff31 	bl	8001acc <__NVIC_EnableIRQ>
}
 8001c6a:	bf00      	nop
 8001c6c:	3708      	adds	r7, #8
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	bd80      	pop	{r7, pc}

08001c72 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c72:	b580      	push	{r7, lr}
 8001c74:	b082      	sub	sp, #8
 8001c76:	af00      	add	r7, sp, #0
 8001c78:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c7a:	6878      	ldr	r0, [r7, #4]
 8001c7c:	f7ff ffa2 	bl	8001bc4 <SysTick_Config>
 8001c80:	4603      	mov	r3, r0
}
 8001c82:	4618      	mov	r0, r3
 8001c84:	3708      	adds	r7, #8
 8001c86:	46bd      	mov	sp, r7
 8001c88:	bd80      	pop	{r7, pc}
	...

08001c8c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b086      	sub	sp, #24
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001c94:	2300      	movs	r3, #0
 8001c96:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001c98:	f7ff feb8 	bl	8001a0c <HAL_GetTick>
 8001c9c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d101      	bne.n	8001ca8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001ca4:	2301      	movs	r3, #1
 8001ca6:	e099      	b.n	8001ddc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	2200      	movs	r2, #0
 8001cac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	2202      	movs	r2, #2
 8001cb4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	681a      	ldr	r2, [r3, #0]
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	f022 0201 	bic.w	r2, r2, #1
 8001cc6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001cc8:	e00f      	b.n	8001cea <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001cca:	f7ff fe9f 	bl	8001a0c <HAL_GetTick>
 8001cce:	4602      	mov	r2, r0
 8001cd0:	693b      	ldr	r3, [r7, #16]
 8001cd2:	1ad3      	subs	r3, r2, r3
 8001cd4:	2b05      	cmp	r3, #5
 8001cd6:	d908      	bls.n	8001cea <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	2220      	movs	r2, #32
 8001cdc:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	2203      	movs	r2, #3
 8001ce2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8001ce6:	2303      	movs	r3, #3
 8001ce8:	e078      	b.n	8001ddc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	f003 0301 	and.w	r3, r3, #1
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d1e8      	bne.n	8001cca <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001d00:	697a      	ldr	r2, [r7, #20]
 8001d02:	4b38      	ldr	r3, [pc, #224]	; (8001de4 <HAL_DMA_Init+0x158>)
 8001d04:	4013      	ands	r3, r2
 8001d06:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	685a      	ldr	r2, [r3, #4]
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	689b      	ldr	r3, [r3, #8]
 8001d10:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001d16:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	691b      	ldr	r3, [r3, #16]
 8001d1c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001d22:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	699b      	ldr	r3, [r3, #24]
 8001d28:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001d2e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	6a1b      	ldr	r3, [r3, #32]
 8001d34:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001d36:	697a      	ldr	r2, [r7, #20]
 8001d38:	4313      	orrs	r3, r2
 8001d3a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d40:	2b04      	cmp	r3, #4
 8001d42:	d107      	bne.n	8001d54 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d4c:	4313      	orrs	r3, r2
 8001d4e:	697a      	ldr	r2, [r7, #20]
 8001d50:	4313      	orrs	r3, r2
 8001d52:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	697a      	ldr	r2, [r7, #20]
 8001d5a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	695b      	ldr	r3, [r3, #20]
 8001d62:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001d64:	697b      	ldr	r3, [r7, #20]
 8001d66:	f023 0307 	bic.w	r3, r3, #7
 8001d6a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d70:	697a      	ldr	r2, [r7, #20]
 8001d72:	4313      	orrs	r3, r2
 8001d74:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d7a:	2b04      	cmp	r3, #4
 8001d7c:	d117      	bne.n	8001dae <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d82:	697a      	ldr	r2, [r7, #20]
 8001d84:	4313      	orrs	r3, r2
 8001d86:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d00e      	beq.n	8001dae <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001d90:	6878      	ldr	r0, [r7, #4]
 8001d92:	f000 fa87 	bl	80022a4 <DMA_CheckFifoParam>
 8001d96:	4603      	mov	r3, r0
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d008      	beq.n	8001dae <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	2240      	movs	r2, #64	; 0x40
 8001da0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	2201      	movs	r2, #1
 8001da6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8001daa:	2301      	movs	r3, #1
 8001dac:	e016      	b.n	8001ddc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	697a      	ldr	r2, [r7, #20]
 8001db4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001db6:	6878      	ldr	r0, [r7, #4]
 8001db8:	f000 fa3e 	bl	8002238 <DMA_CalcBaseAndBitshift>
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001dc4:	223f      	movs	r2, #63	; 0x3f
 8001dc6:	409a      	lsls	r2, r3
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	2200      	movs	r2, #0
 8001dd0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	2201      	movs	r2, #1
 8001dd6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001dda:	2300      	movs	r3, #0
}
 8001ddc:	4618      	mov	r0, r3
 8001dde:	3718      	adds	r7, #24
 8001de0:	46bd      	mov	sp, r7
 8001de2:	bd80      	pop	{r7, pc}
 8001de4:	f010803f 	.word	0xf010803f

08001de8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b084      	sub	sp, #16
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001df4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001df6:	f7ff fe09 	bl	8001a0c <HAL_GetTick>
 8001dfa:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001e02:	b2db      	uxtb	r3, r3
 8001e04:	2b02      	cmp	r3, #2
 8001e06:	d008      	beq.n	8001e1a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	2280      	movs	r2, #128	; 0x80
 8001e0c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	2200      	movs	r2, #0
 8001e12:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8001e16:	2301      	movs	r3, #1
 8001e18:	e052      	b.n	8001ec0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	681a      	ldr	r2, [r3, #0]
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	f022 0216 	bic.w	r2, r2, #22
 8001e28:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	695a      	ldr	r2, [r3, #20]
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001e38:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d103      	bne.n	8001e4a <HAL_DMA_Abort+0x62>
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d007      	beq.n	8001e5a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	681a      	ldr	r2, [r3, #0]
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	f022 0208 	bic.w	r2, r2, #8
 8001e58:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	681a      	ldr	r2, [r3, #0]
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	f022 0201 	bic.w	r2, r2, #1
 8001e68:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001e6a:	e013      	b.n	8001e94 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001e6c:	f7ff fdce 	bl	8001a0c <HAL_GetTick>
 8001e70:	4602      	mov	r2, r0
 8001e72:	68bb      	ldr	r3, [r7, #8]
 8001e74:	1ad3      	subs	r3, r2, r3
 8001e76:	2b05      	cmp	r3, #5
 8001e78:	d90c      	bls.n	8001e94 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	2220      	movs	r2, #32
 8001e7e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	2200      	movs	r2, #0
 8001e84:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	2203      	movs	r2, #3
 8001e8c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 8001e90:	2303      	movs	r3, #3
 8001e92:	e015      	b.n	8001ec0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f003 0301 	and.w	r3, r3, #1
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d1e4      	bne.n	8001e6c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ea6:	223f      	movs	r2, #63	; 0x3f
 8001ea8:	409a      	lsls	r2, r3
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	2201      	movs	r2, #1
 8001eba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 8001ebe:	2300      	movs	r3, #0
}
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	3710      	adds	r7, #16
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	bd80      	pop	{r7, pc}

08001ec8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001ec8:	b480      	push	{r7}
 8001eca:	b083      	sub	sp, #12
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001ed6:	b2db      	uxtb	r3, r3
 8001ed8:	2b02      	cmp	r3, #2
 8001eda:	d004      	beq.n	8001ee6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	2280      	movs	r2, #128	; 0x80
 8001ee0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001ee2:	2301      	movs	r3, #1
 8001ee4:	e00c      	b.n	8001f00 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	2205      	movs	r2, #5
 8001eea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	681a      	ldr	r2, [r3, #0]
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	f022 0201 	bic.w	r2, r2, #1
 8001efc:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001efe:	2300      	movs	r3, #0
}
 8001f00:	4618      	mov	r0, r3
 8001f02:	370c      	adds	r7, #12
 8001f04:	46bd      	mov	sp, r7
 8001f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0a:	4770      	bx	lr

08001f0c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b086      	sub	sp, #24
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001f14:	2300      	movs	r3, #0
 8001f16:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001f18:	4b92      	ldr	r3, [pc, #584]	; (8002164 <HAL_DMA_IRQHandler+0x258>)
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	4a92      	ldr	r2, [pc, #584]	; (8002168 <HAL_DMA_IRQHandler+0x25c>)
 8001f1e:	fba2 2303 	umull	r2, r3, r2, r3
 8001f22:	0a9b      	lsrs	r3, r3, #10
 8001f24:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f2a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001f2c:	693b      	ldr	r3, [r7, #16]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f36:	2208      	movs	r2, #8
 8001f38:	409a      	lsls	r2, r3
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	4013      	ands	r3, r2
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d01a      	beq.n	8001f78 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	f003 0304 	and.w	r3, r3, #4
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d013      	beq.n	8001f78 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	681a      	ldr	r2, [r3, #0]
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	f022 0204 	bic.w	r2, r2, #4
 8001f5e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f64:	2208      	movs	r2, #8
 8001f66:	409a      	lsls	r2, r3
 8001f68:	693b      	ldr	r3, [r7, #16]
 8001f6a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f70:	f043 0201 	orr.w	r2, r3, #1
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f7c:	2201      	movs	r2, #1
 8001f7e:	409a      	lsls	r2, r3
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	4013      	ands	r3, r2
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d012      	beq.n	8001fae <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	695b      	ldr	r3, [r3, #20]
 8001f8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d00b      	beq.n	8001fae <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f9a:	2201      	movs	r2, #1
 8001f9c:	409a      	lsls	r2, r3
 8001f9e:	693b      	ldr	r3, [r7, #16]
 8001fa0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001fa6:	f043 0202 	orr.w	r2, r3, #2
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001fb2:	2204      	movs	r2, #4
 8001fb4:	409a      	lsls	r2, r3
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	4013      	ands	r3, r2
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d012      	beq.n	8001fe4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	f003 0302 	and.w	r3, r3, #2
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d00b      	beq.n	8001fe4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001fd0:	2204      	movs	r2, #4
 8001fd2:	409a      	lsls	r2, r3
 8001fd4:	693b      	ldr	r3, [r7, #16]
 8001fd6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001fdc:	f043 0204 	orr.w	r2, r3, #4
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001fe8:	2210      	movs	r2, #16
 8001fea:	409a      	lsls	r2, r3
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	4013      	ands	r3, r2
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d043      	beq.n	800207c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	f003 0308 	and.w	r3, r3, #8
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d03c      	beq.n	800207c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002006:	2210      	movs	r2, #16
 8002008:	409a      	lsls	r2, r3
 800200a:	693b      	ldr	r3, [r7, #16]
 800200c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002018:	2b00      	cmp	r3, #0
 800201a:	d018      	beq.n	800204e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002026:	2b00      	cmp	r3, #0
 8002028:	d108      	bne.n	800203c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800202e:	2b00      	cmp	r3, #0
 8002030:	d024      	beq.n	800207c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002036:	6878      	ldr	r0, [r7, #4]
 8002038:	4798      	blx	r3
 800203a:	e01f      	b.n	800207c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002040:	2b00      	cmp	r3, #0
 8002042:	d01b      	beq.n	800207c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002048:	6878      	ldr	r0, [r7, #4]
 800204a:	4798      	blx	r3
 800204c:	e016      	b.n	800207c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002058:	2b00      	cmp	r3, #0
 800205a:	d107      	bne.n	800206c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	681a      	ldr	r2, [r3, #0]
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	f022 0208 	bic.w	r2, r2, #8
 800206a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002070:	2b00      	cmp	r3, #0
 8002072:	d003      	beq.n	800207c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002078:	6878      	ldr	r0, [r7, #4]
 800207a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002080:	2220      	movs	r2, #32
 8002082:	409a      	lsls	r2, r3
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	4013      	ands	r3, r2
 8002088:	2b00      	cmp	r3, #0
 800208a:	f000 808e 	beq.w	80021aa <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	f003 0310 	and.w	r3, r3, #16
 8002098:	2b00      	cmp	r3, #0
 800209a:	f000 8086 	beq.w	80021aa <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80020a2:	2220      	movs	r2, #32
 80020a4:	409a      	lsls	r2, r3
 80020a6:	693b      	ldr	r3, [r7, #16]
 80020a8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80020b0:	b2db      	uxtb	r3, r3
 80020b2:	2b05      	cmp	r3, #5
 80020b4:	d136      	bne.n	8002124 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	681a      	ldr	r2, [r3, #0]
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	f022 0216 	bic.w	r2, r2, #22
 80020c4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	695a      	ldr	r2, [r3, #20]
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80020d4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d103      	bne.n	80020e6 <HAL_DMA_IRQHandler+0x1da>
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d007      	beq.n	80020f6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	681a      	ldr	r2, [r3, #0]
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	f022 0208 	bic.w	r2, r2, #8
 80020f4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80020fa:	223f      	movs	r2, #63	; 0x3f
 80020fc:	409a      	lsls	r2, r3
 80020fe:	693b      	ldr	r3, [r7, #16]
 8002100:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	2200      	movs	r2, #0
 8002106:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	2201      	movs	r2, #1
 800210e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002116:	2b00      	cmp	r3, #0
 8002118:	d07d      	beq.n	8002216 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800211e:	6878      	ldr	r0, [r7, #4]
 8002120:	4798      	blx	r3
        }
        return;
 8002122:	e078      	b.n	8002216 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800212e:	2b00      	cmp	r3, #0
 8002130:	d01c      	beq.n	800216c <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800213c:	2b00      	cmp	r3, #0
 800213e:	d108      	bne.n	8002152 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002144:	2b00      	cmp	r3, #0
 8002146:	d030      	beq.n	80021aa <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800214c:	6878      	ldr	r0, [r7, #4]
 800214e:	4798      	blx	r3
 8002150:	e02b      	b.n	80021aa <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002156:	2b00      	cmp	r3, #0
 8002158:	d027      	beq.n	80021aa <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800215e:	6878      	ldr	r0, [r7, #4]
 8002160:	4798      	blx	r3
 8002162:	e022      	b.n	80021aa <HAL_DMA_IRQHandler+0x29e>
 8002164:	200000e8 	.word	0x200000e8
 8002168:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002176:	2b00      	cmp	r3, #0
 8002178:	d10f      	bne.n	800219a <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	681a      	ldr	r2, [r3, #0]
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	f022 0210 	bic.w	r2, r2, #16
 8002188:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	2200      	movs	r2, #0
 800218e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	2201      	movs	r2, #1
 8002196:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d003      	beq.n	80021aa <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80021a6:	6878      	ldr	r0, [r7, #4]
 80021a8:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d032      	beq.n	8002218 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80021b6:	f003 0301 	and.w	r3, r3, #1
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d022      	beq.n	8002204 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	2205      	movs	r2, #5
 80021c2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	681a      	ldr	r2, [r3, #0]
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	f022 0201 	bic.w	r2, r2, #1
 80021d4:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80021d6:	68bb      	ldr	r3, [r7, #8]
 80021d8:	3301      	adds	r3, #1
 80021da:	60bb      	str	r3, [r7, #8]
 80021dc:	697a      	ldr	r2, [r7, #20]
 80021de:	429a      	cmp	r2, r3
 80021e0:	d307      	bcc.n	80021f2 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	f003 0301 	and.w	r3, r3, #1
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d1f2      	bne.n	80021d6 <HAL_DMA_IRQHandler+0x2ca>
 80021f0:	e000      	b.n	80021f4 <HAL_DMA_IRQHandler+0x2e8>
          break;
 80021f2:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	2200      	movs	r2, #0
 80021f8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	2201      	movs	r2, #1
 8002200:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002208:	2b00      	cmp	r3, #0
 800220a:	d005      	beq.n	8002218 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002210:	6878      	ldr	r0, [r7, #4]
 8002212:	4798      	blx	r3
 8002214:	e000      	b.n	8002218 <HAL_DMA_IRQHandler+0x30c>
        return;
 8002216:	bf00      	nop
    }
  }
}
 8002218:	3718      	adds	r7, #24
 800221a:	46bd      	mov	sp, r7
 800221c:	bd80      	pop	{r7, pc}
 800221e:	bf00      	nop

08002220 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8002220:	b480      	push	{r7}
 8002222:	b083      	sub	sp, #12
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 800222c:	4618      	mov	r0, r3
 800222e:	370c      	adds	r7, #12
 8002230:	46bd      	mov	sp, r7
 8002232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002236:	4770      	bx	lr

08002238 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002238:	b480      	push	{r7}
 800223a:	b085      	sub	sp, #20
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	b2db      	uxtb	r3, r3
 8002246:	3b10      	subs	r3, #16
 8002248:	4a14      	ldr	r2, [pc, #80]	; (800229c <DMA_CalcBaseAndBitshift+0x64>)
 800224a:	fba2 2303 	umull	r2, r3, r2, r3
 800224e:	091b      	lsrs	r3, r3, #4
 8002250:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002252:	4a13      	ldr	r2, [pc, #76]	; (80022a0 <DMA_CalcBaseAndBitshift+0x68>)
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	4413      	add	r3, r2
 8002258:	781b      	ldrb	r3, [r3, #0]
 800225a:	461a      	mov	r2, r3
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	2b03      	cmp	r3, #3
 8002264:	d909      	bls.n	800227a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800226e:	f023 0303 	bic.w	r3, r3, #3
 8002272:	1d1a      	adds	r2, r3, #4
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	659a      	str	r2, [r3, #88]	; 0x58
 8002278:	e007      	b.n	800228a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002282:	f023 0303 	bic.w	r3, r3, #3
 8002286:	687a      	ldr	r2, [r7, #4]
 8002288:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800228e:	4618      	mov	r0, r3
 8002290:	3714      	adds	r7, #20
 8002292:	46bd      	mov	sp, r7
 8002294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002298:	4770      	bx	lr
 800229a:	bf00      	nop
 800229c:	aaaaaaab 	.word	0xaaaaaaab
 80022a0:	08004a48 	.word	0x08004a48

080022a4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80022a4:	b480      	push	{r7}
 80022a6:	b085      	sub	sp, #20
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80022ac:	2300      	movs	r3, #0
 80022ae:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022b4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	699b      	ldr	r3, [r3, #24]
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d11f      	bne.n	80022fe <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80022be:	68bb      	ldr	r3, [r7, #8]
 80022c0:	2b03      	cmp	r3, #3
 80022c2:	d855      	bhi.n	8002370 <DMA_CheckFifoParam+0xcc>
 80022c4:	a201      	add	r2, pc, #4	; (adr r2, 80022cc <DMA_CheckFifoParam+0x28>)
 80022c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022ca:	bf00      	nop
 80022cc:	080022dd 	.word	0x080022dd
 80022d0:	080022ef 	.word	0x080022ef
 80022d4:	080022dd 	.word	0x080022dd
 80022d8:	08002371 	.word	0x08002371
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022e0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d045      	beq.n	8002374 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 80022e8:	2301      	movs	r3, #1
 80022ea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80022ec:	e042      	b.n	8002374 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022f2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80022f6:	d13f      	bne.n	8002378 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 80022f8:	2301      	movs	r3, #1
 80022fa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80022fc:	e03c      	b.n	8002378 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	699b      	ldr	r3, [r3, #24]
 8002302:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002306:	d121      	bne.n	800234c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002308:	68bb      	ldr	r3, [r7, #8]
 800230a:	2b03      	cmp	r3, #3
 800230c:	d836      	bhi.n	800237c <DMA_CheckFifoParam+0xd8>
 800230e:	a201      	add	r2, pc, #4	; (adr r2, 8002314 <DMA_CheckFifoParam+0x70>)
 8002310:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002314:	08002325 	.word	0x08002325
 8002318:	0800232b 	.word	0x0800232b
 800231c:	08002325 	.word	0x08002325
 8002320:	0800233d 	.word	0x0800233d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002324:	2301      	movs	r3, #1
 8002326:	73fb      	strb	r3, [r7, #15]
      break;
 8002328:	e02f      	b.n	800238a <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800232e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002332:	2b00      	cmp	r3, #0
 8002334:	d024      	beq.n	8002380 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8002336:	2301      	movs	r3, #1
 8002338:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800233a:	e021      	b.n	8002380 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002340:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002344:	d11e      	bne.n	8002384 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8002346:	2301      	movs	r3, #1
 8002348:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800234a:	e01b      	b.n	8002384 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800234c:	68bb      	ldr	r3, [r7, #8]
 800234e:	2b02      	cmp	r3, #2
 8002350:	d902      	bls.n	8002358 <DMA_CheckFifoParam+0xb4>
 8002352:	2b03      	cmp	r3, #3
 8002354:	d003      	beq.n	800235e <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002356:	e018      	b.n	800238a <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8002358:	2301      	movs	r3, #1
 800235a:	73fb      	strb	r3, [r7, #15]
      break;
 800235c:	e015      	b.n	800238a <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002362:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002366:	2b00      	cmp	r3, #0
 8002368:	d00e      	beq.n	8002388 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 800236a:	2301      	movs	r3, #1
 800236c:	73fb      	strb	r3, [r7, #15]
      break;
 800236e:	e00b      	b.n	8002388 <DMA_CheckFifoParam+0xe4>
      break;
 8002370:	bf00      	nop
 8002372:	e00a      	b.n	800238a <DMA_CheckFifoParam+0xe6>
      break;
 8002374:	bf00      	nop
 8002376:	e008      	b.n	800238a <DMA_CheckFifoParam+0xe6>
      break;
 8002378:	bf00      	nop
 800237a:	e006      	b.n	800238a <DMA_CheckFifoParam+0xe6>
      break;
 800237c:	bf00      	nop
 800237e:	e004      	b.n	800238a <DMA_CheckFifoParam+0xe6>
      break;
 8002380:	bf00      	nop
 8002382:	e002      	b.n	800238a <DMA_CheckFifoParam+0xe6>
      break;   
 8002384:	bf00      	nop
 8002386:	e000      	b.n	800238a <DMA_CheckFifoParam+0xe6>
      break;
 8002388:	bf00      	nop
    }
  } 
  
  return status; 
 800238a:	7bfb      	ldrb	r3, [r7, #15]
}
 800238c:	4618      	mov	r0, r3
 800238e:	3714      	adds	r7, #20
 8002390:	46bd      	mov	sp, r7
 8002392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002396:	4770      	bx	lr

08002398 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002398:	b480      	push	{r7}
 800239a:	b089      	sub	sp, #36	; 0x24
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
 80023a0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80023a2:	2300      	movs	r3, #0
 80023a4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80023a6:	2300      	movs	r3, #0
 80023a8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80023aa:	2300      	movs	r3, #0
 80023ac:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80023ae:	2300      	movs	r3, #0
 80023b0:	61fb      	str	r3, [r7, #28]
 80023b2:	e165      	b.n	8002680 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80023b4:	2201      	movs	r2, #1
 80023b6:	69fb      	ldr	r3, [r7, #28]
 80023b8:	fa02 f303 	lsl.w	r3, r2, r3
 80023bc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80023be:	683b      	ldr	r3, [r7, #0]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	697a      	ldr	r2, [r7, #20]
 80023c4:	4013      	ands	r3, r2
 80023c6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80023c8:	693a      	ldr	r2, [r7, #16]
 80023ca:	697b      	ldr	r3, [r7, #20]
 80023cc:	429a      	cmp	r2, r3
 80023ce:	f040 8154 	bne.w	800267a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80023d2:	683b      	ldr	r3, [r7, #0]
 80023d4:	685b      	ldr	r3, [r3, #4]
 80023d6:	2b01      	cmp	r3, #1
 80023d8:	d00b      	beq.n	80023f2 <HAL_GPIO_Init+0x5a>
 80023da:	683b      	ldr	r3, [r7, #0]
 80023dc:	685b      	ldr	r3, [r3, #4]
 80023de:	2b02      	cmp	r3, #2
 80023e0:	d007      	beq.n	80023f2 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80023e2:	683b      	ldr	r3, [r7, #0]
 80023e4:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80023e6:	2b11      	cmp	r3, #17
 80023e8:	d003      	beq.n	80023f2 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80023ea:	683b      	ldr	r3, [r7, #0]
 80023ec:	685b      	ldr	r3, [r3, #4]
 80023ee:	2b12      	cmp	r3, #18
 80023f0:	d130      	bne.n	8002454 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	689b      	ldr	r3, [r3, #8]
 80023f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80023f8:	69fb      	ldr	r3, [r7, #28]
 80023fa:	005b      	lsls	r3, r3, #1
 80023fc:	2203      	movs	r2, #3
 80023fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002402:	43db      	mvns	r3, r3
 8002404:	69ba      	ldr	r2, [r7, #24]
 8002406:	4013      	ands	r3, r2
 8002408:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800240a:	683b      	ldr	r3, [r7, #0]
 800240c:	68da      	ldr	r2, [r3, #12]
 800240e:	69fb      	ldr	r3, [r7, #28]
 8002410:	005b      	lsls	r3, r3, #1
 8002412:	fa02 f303 	lsl.w	r3, r2, r3
 8002416:	69ba      	ldr	r2, [r7, #24]
 8002418:	4313      	orrs	r3, r2
 800241a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	69ba      	ldr	r2, [r7, #24]
 8002420:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	685b      	ldr	r3, [r3, #4]
 8002426:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002428:	2201      	movs	r2, #1
 800242a:	69fb      	ldr	r3, [r7, #28]
 800242c:	fa02 f303 	lsl.w	r3, r2, r3
 8002430:	43db      	mvns	r3, r3
 8002432:	69ba      	ldr	r2, [r7, #24]
 8002434:	4013      	ands	r3, r2
 8002436:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002438:	683b      	ldr	r3, [r7, #0]
 800243a:	685b      	ldr	r3, [r3, #4]
 800243c:	091b      	lsrs	r3, r3, #4
 800243e:	f003 0201 	and.w	r2, r3, #1
 8002442:	69fb      	ldr	r3, [r7, #28]
 8002444:	fa02 f303 	lsl.w	r3, r2, r3
 8002448:	69ba      	ldr	r2, [r7, #24]
 800244a:	4313      	orrs	r3, r2
 800244c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	69ba      	ldr	r2, [r7, #24]
 8002452:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	68db      	ldr	r3, [r3, #12]
 8002458:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800245a:	69fb      	ldr	r3, [r7, #28]
 800245c:	005b      	lsls	r3, r3, #1
 800245e:	2203      	movs	r2, #3
 8002460:	fa02 f303 	lsl.w	r3, r2, r3
 8002464:	43db      	mvns	r3, r3
 8002466:	69ba      	ldr	r2, [r7, #24]
 8002468:	4013      	ands	r3, r2
 800246a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800246c:	683b      	ldr	r3, [r7, #0]
 800246e:	689a      	ldr	r2, [r3, #8]
 8002470:	69fb      	ldr	r3, [r7, #28]
 8002472:	005b      	lsls	r3, r3, #1
 8002474:	fa02 f303 	lsl.w	r3, r2, r3
 8002478:	69ba      	ldr	r2, [r7, #24]
 800247a:	4313      	orrs	r3, r2
 800247c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	69ba      	ldr	r2, [r7, #24]
 8002482:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002484:	683b      	ldr	r3, [r7, #0]
 8002486:	685b      	ldr	r3, [r3, #4]
 8002488:	2b02      	cmp	r3, #2
 800248a:	d003      	beq.n	8002494 <HAL_GPIO_Init+0xfc>
 800248c:	683b      	ldr	r3, [r7, #0]
 800248e:	685b      	ldr	r3, [r3, #4]
 8002490:	2b12      	cmp	r3, #18
 8002492:	d123      	bne.n	80024dc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002494:	69fb      	ldr	r3, [r7, #28]
 8002496:	08da      	lsrs	r2, r3, #3
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	3208      	adds	r2, #8
 800249c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80024a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80024a2:	69fb      	ldr	r3, [r7, #28]
 80024a4:	f003 0307 	and.w	r3, r3, #7
 80024a8:	009b      	lsls	r3, r3, #2
 80024aa:	220f      	movs	r2, #15
 80024ac:	fa02 f303 	lsl.w	r3, r2, r3
 80024b0:	43db      	mvns	r3, r3
 80024b2:	69ba      	ldr	r2, [r7, #24]
 80024b4:	4013      	ands	r3, r2
 80024b6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80024b8:	683b      	ldr	r3, [r7, #0]
 80024ba:	691a      	ldr	r2, [r3, #16]
 80024bc:	69fb      	ldr	r3, [r7, #28]
 80024be:	f003 0307 	and.w	r3, r3, #7
 80024c2:	009b      	lsls	r3, r3, #2
 80024c4:	fa02 f303 	lsl.w	r3, r2, r3
 80024c8:	69ba      	ldr	r2, [r7, #24]
 80024ca:	4313      	orrs	r3, r2
 80024cc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80024ce:	69fb      	ldr	r3, [r7, #28]
 80024d0:	08da      	lsrs	r2, r3, #3
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	3208      	adds	r2, #8
 80024d6:	69b9      	ldr	r1, [r7, #24]
 80024d8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80024e2:	69fb      	ldr	r3, [r7, #28]
 80024e4:	005b      	lsls	r3, r3, #1
 80024e6:	2203      	movs	r2, #3
 80024e8:	fa02 f303 	lsl.w	r3, r2, r3
 80024ec:	43db      	mvns	r3, r3
 80024ee:	69ba      	ldr	r2, [r7, #24]
 80024f0:	4013      	ands	r3, r2
 80024f2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80024f4:	683b      	ldr	r3, [r7, #0]
 80024f6:	685b      	ldr	r3, [r3, #4]
 80024f8:	f003 0203 	and.w	r2, r3, #3
 80024fc:	69fb      	ldr	r3, [r7, #28]
 80024fe:	005b      	lsls	r3, r3, #1
 8002500:	fa02 f303 	lsl.w	r3, r2, r3
 8002504:	69ba      	ldr	r2, [r7, #24]
 8002506:	4313      	orrs	r3, r2
 8002508:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	69ba      	ldr	r2, [r7, #24]
 800250e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002510:	683b      	ldr	r3, [r7, #0]
 8002512:	685b      	ldr	r3, [r3, #4]
 8002514:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002518:	2b00      	cmp	r3, #0
 800251a:	f000 80ae 	beq.w	800267a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800251e:	2300      	movs	r3, #0
 8002520:	60fb      	str	r3, [r7, #12]
 8002522:	4b5c      	ldr	r3, [pc, #368]	; (8002694 <HAL_GPIO_Init+0x2fc>)
 8002524:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002526:	4a5b      	ldr	r2, [pc, #364]	; (8002694 <HAL_GPIO_Init+0x2fc>)
 8002528:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800252c:	6453      	str	r3, [r2, #68]	; 0x44
 800252e:	4b59      	ldr	r3, [pc, #356]	; (8002694 <HAL_GPIO_Init+0x2fc>)
 8002530:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002532:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002536:	60fb      	str	r3, [r7, #12]
 8002538:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800253a:	4a57      	ldr	r2, [pc, #348]	; (8002698 <HAL_GPIO_Init+0x300>)
 800253c:	69fb      	ldr	r3, [r7, #28]
 800253e:	089b      	lsrs	r3, r3, #2
 8002540:	3302      	adds	r3, #2
 8002542:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002546:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002548:	69fb      	ldr	r3, [r7, #28]
 800254a:	f003 0303 	and.w	r3, r3, #3
 800254e:	009b      	lsls	r3, r3, #2
 8002550:	220f      	movs	r2, #15
 8002552:	fa02 f303 	lsl.w	r3, r2, r3
 8002556:	43db      	mvns	r3, r3
 8002558:	69ba      	ldr	r2, [r7, #24]
 800255a:	4013      	ands	r3, r2
 800255c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	4a4e      	ldr	r2, [pc, #312]	; (800269c <HAL_GPIO_Init+0x304>)
 8002562:	4293      	cmp	r3, r2
 8002564:	d025      	beq.n	80025b2 <HAL_GPIO_Init+0x21a>
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	4a4d      	ldr	r2, [pc, #308]	; (80026a0 <HAL_GPIO_Init+0x308>)
 800256a:	4293      	cmp	r3, r2
 800256c:	d01f      	beq.n	80025ae <HAL_GPIO_Init+0x216>
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	4a4c      	ldr	r2, [pc, #304]	; (80026a4 <HAL_GPIO_Init+0x30c>)
 8002572:	4293      	cmp	r3, r2
 8002574:	d019      	beq.n	80025aa <HAL_GPIO_Init+0x212>
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	4a4b      	ldr	r2, [pc, #300]	; (80026a8 <HAL_GPIO_Init+0x310>)
 800257a:	4293      	cmp	r3, r2
 800257c:	d013      	beq.n	80025a6 <HAL_GPIO_Init+0x20e>
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	4a4a      	ldr	r2, [pc, #296]	; (80026ac <HAL_GPIO_Init+0x314>)
 8002582:	4293      	cmp	r3, r2
 8002584:	d00d      	beq.n	80025a2 <HAL_GPIO_Init+0x20a>
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	4a49      	ldr	r2, [pc, #292]	; (80026b0 <HAL_GPIO_Init+0x318>)
 800258a:	4293      	cmp	r3, r2
 800258c:	d007      	beq.n	800259e <HAL_GPIO_Init+0x206>
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	4a48      	ldr	r2, [pc, #288]	; (80026b4 <HAL_GPIO_Init+0x31c>)
 8002592:	4293      	cmp	r3, r2
 8002594:	d101      	bne.n	800259a <HAL_GPIO_Init+0x202>
 8002596:	2306      	movs	r3, #6
 8002598:	e00c      	b.n	80025b4 <HAL_GPIO_Init+0x21c>
 800259a:	2307      	movs	r3, #7
 800259c:	e00a      	b.n	80025b4 <HAL_GPIO_Init+0x21c>
 800259e:	2305      	movs	r3, #5
 80025a0:	e008      	b.n	80025b4 <HAL_GPIO_Init+0x21c>
 80025a2:	2304      	movs	r3, #4
 80025a4:	e006      	b.n	80025b4 <HAL_GPIO_Init+0x21c>
 80025a6:	2303      	movs	r3, #3
 80025a8:	e004      	b.n	80025b4 <HAL_GPIO_Init+0x21c>
 80025aa:	2302      	movs	r3, #2
 80025ac:	e002      	b.n	80025b4 <HAL_GPIO_Init+0x21c>
 80025ae:	2301      	movs	r3, #1
 80025b0:	e000      	b.n	80025b4 <HAL_GPIO_Init+0x21c>
 80025b2:	2300      	movs	r3, #0
 80025b4:	69fa      	ldr	r2, [r7, #28]
 80025b6:	f002 0203 	and.w	r2, r2, #3
 80025ba:	0092      	lsls	r2, r2, #2
 80025bc:	4093      	lsls	r3, r2
 80025be:	69ba      	ldr	r2, [r7, #24]
 80025c0:	4313      	orrs	r3, r2
 80025c2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80025c4:	4934      	ldr	r1, [pc, #208]	; (8002698 <HAL_GPIO_Init+0x300>)
 80025c6:	69fb      	ldr	r3, [r7, #28]
 80025c8:	089b      	lsrs	r3, r3, #2
 80025ca:	3302      	adds	r3, #2
 80025cc:	69ba      	ldr	r2, [r7, #24]
 80025ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80025d2:	4b39      	ldr	r3, [pc, #228]	; (80026b8 <HAL_GPIO_Init+0x320>)
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80025d8:	693b      	ldr	r3, [r7, #16]
 80025da:	43db      	mvns	r3, r3
 80025dc:	69ba      	ldr	r2, [r7, #24]
 80025de:	4013      	ands	r3, r2
 80025e0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80025e2:	683b      	ldr	r3, [r7, #0]
 80025e4:	685b      	ldr	r3, [r3, #4]
 80025e6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d003      	beq.n	80025f6 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80025ee:	69ba      	ldr	r2, [r7, #24]
 80025f0:	693b      	ldr	r3, [r7, #16]
 80025f2:	4313      	orrs	r3, r2
 80025f4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80025f6:	4a30      	ldr	r2, [pc, #192]	; (80026b8 <HAL_GPIO_Init+0x320>)
 80025f8:	69bb      	ldr	r3, [r7, #24]
 80025fa:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80025fc:	4b2e      	ldr	r3, [pc, #184]	; (80026b8 <HAL_GPIO_Init+0x320>)
 80025fe:	685b      	ldr	r3, [r3, #4]
 8002600:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002602:	693b      	ldr	r3, [r7, #16]
 8002604:	43db      	mvns	r3, r3
 8002606:	69ba      	ldr	r2, [r7, #24]
 8002608:	4013      	ands	r3, r2
 800260a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800260c:	683b      	ldr	r3, [r7, #0]
 800260e:	685b      	ldr	r3, [r3, #4]
 8002610:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002614:	2b00      	cmp	r3, #0
 8002616:	d003      	beq.n	8002620 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002618:	69ba      	ldr	r2, [r7, #24]
 800261a:	693b      	ldr	r3, [r7, #16]
 800261c:	4313      	orrs	r3, r2
 800261e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002620:	4a25      	ldr	r2, [pc, #148]	; (80026b8 <HAL_GPIO_Init+0x320>)
 8002622:	69bb      	ldr	r3, [r7, #24]
 8002624:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002626:	4b24      	ldr	r3, [pc, #144]	; (80026b8 <HAL_GPIO_Init+0x320>)
 8002628:	689b      	ldr	r3, [r3, #8]
 800262a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800262c:	693b      	ldr	r3, [r7, #16]
 800262e:	43db      	mvns	r3, r3
 8002630:	69ba      	ldr	r2, [r7, #24]
 8002632:	4013      	ands	r3, r2
 8002634:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002636:	683b      	ldr	r3, [r7, #0]
 8002638:	685b      	ldr	r3, [r3, #4]
 800263a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800263e:	2b00      	cmp	r3, #0
 8002640:	d003      	beq.n	800264a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002642:	69ba      	ldr	r2, [r7, #24]
 8002644:	693b      	ldr	r3, [r7, #16]
 8002646:	4313      	orrs	r3, r2
 8002648:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800264a:	4a1b      	ldr	r2, [pc, #108]	; (80026b8 <HAL_GPIO_Init+0x320>)
 800264c:	69bb      	ldr	r3, [r7, #24]
 800264e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002650:	4b19      	ldr	r3, [pc, #100]	; (80026b8 <HAL_GPIO_Init+0x320>)
 8002652:	68db      	ldr	r3, [r3, #12]
 8002654:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002656:	693b      	ldr	r3, [r7, #16]
 8002658:	43db      	mvns	r3, r3
 800265a:	69ba      	ldr	r2, [r7, #24]
 800265c:	4013      	ands	r3, r2
 800265e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002660:	683b      	ldr	r3, [r7, #0]
 8002662:	685b      	ldr	r3, [r3, #4]
 8002664:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002668:	2b00      	cmp	r3, #0
 800266a:	d003      	beq.n	8002674 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800266c:	69ba      	ldr	r2, [r7, #24]
 800266e:	693b      	ldr	r3, [r7, #16]
 8002670:	4313      	orrs	r3, r2
 8002672:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002674:	4a10      	ldr	r2, [pc, #64]	; (80026b8 <HAL_GPIO_Init+0x320>)
 8002676:	69bb      	ldr	r3, [r7, #24]
 8002678:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800267a:	69fb      	ldr	r3, [r7, #28]
 800267c:	3301      	adds	r3, #1
 800267e:	61fb      	str	r3, [r7, #28]
 8002680:	69fb      	ldr	r3, [r7, #28]
 8002682:	2b0f      	cmp	r3, #15
 8002684:	f67f ae96 	bls.w	80023b4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002688:	bf00      	nop
 800268a:	3724      	adds	r7, #36	; 0x24
 800268c:	46bd      	mov	sp, r7
 800268e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002692:	4770      	bx	lr
 8002694:	40023800 	.word	0x40023800
 8002698:	40013800 	.word	0x40013800
 800269c:	40020000 	.word	0x40020000
 80026a0:	40020400 	.word	0x40020400
 80026a4:	40020800 	.word	0x40020800
 80026a8:	40020c00 	.word	0x40020c00
 80026ac:	40021000 	.word	0x40021000
 80026b0:	40021400 	.word	0x40021400
 80026b4:	40021800 	.word	0x40021800
 80026b8:	40013c00 	.word	0x40013c00

080026bc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80026bc:	b480      	push	{r7}
 80026be:	b083      	sub	sp, #12
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	6078      	str	r0, [r7, #4]
 80026c4:	460b      	mov	r3, r1
 80026c6:	807b      	strh	r3, [r7, #2]
 80026c8:	4613      	mov	r3, r2
 80026ca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80026cc:	787b      	ldrb	r3, [r7, #1]
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d003      	beq.n	80026da <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80026d2:	887a      	ldrh	r2, [r7, #2]
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80026d8:	e003      	b.n	80026e2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80026da:	887b      	ldrh	r3, [r7, #2]
 80026dc:	041a      	lsls	r2, r3, #16
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	619a      	str	r2, [r3, #24]
}
 80026e2:	bf00      	nop
 80026e4:	370c      	adds	r7, #12
 80026e6:	46bd      	mov	sp, r7
 80026e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ec:	4770      	bx	lr

080026ee <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80026ee:	b480      	push	{r7}
 80026f0:	b083      	sub	sp, #12
 80026f2:	af00      	add	r7, sp, #0
 80026f4:	6078      	str	r0, [r7, #4]
 80026f6:	460b      	mov	r3, r1
 80026f8:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	695a      	ldr	r2, [r3, #20]
 80026fe:	887b      	ldrh	r3, [r7, #2]
 8002700:	401a      	ands	r2, r3
 8002702:	887b      	ldrh	r3, [r7, #2]
 8002704:	429a      	cmp	r2, r3
 8002706:	d104      	bne.n	8002712 <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8002708:	887b      	ldrh	r3, [r7, #2]
 800270a:	041a      	lsls	r2, r3, #16
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8002710:	e002      	b.n	8002718 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 8002712:	887a      	ldrh	r2, [r7, #2]
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	619a      	str	r2, [r3, #24]
}
 8002718:	bf00      	nop
 800271a:	370c      	adds	r7, #12
 800271c:	46bd      	mov	sp, r7
 800271e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002722:	4770      	bx	lr

08002724 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002724:	b580      	push	{r7, lr}
 8002726:	b082      	sub	sp, #8
 8002728:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800272a:	2300      	movs	r3, #0
 800272c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800272e:	2300      	movs	r3, #0
 8002730:	603b      	str	r3, [r7, #0]
 8002732:	4b20      	ldr	r3, [pc, #128]	; (80027b4 <HAL_PWREx_EnableOverDrive+0x90>)
 8002734:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002736:	4a1f      	ldr	r2, [pc, #124]	; (80027b4 <HAL_PWREx_EnableOverDrive+0x90>)
 8002738:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800273c:	6413      	str	r3, [r2, #64]	; 0x40
 800273e:	4b1d      	ldr	r3, [pc, #116]	; (80027b4 <HAL_PWREx_EnableOverDrive+0x90>)
 8002740:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002742:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002746:	603b      	str	r3, [r7, #0]
 8002748:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800274a:	4b1b      	ldr	r3, [pc, #108]	; (80027b8 <HAL_PWREx_EnableOverDrive+0x94>)
 800274c:	2201      	movs	r2, #1
 800274e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002750:	f7ff f95c 	bl	8001a0c <HAL_GetTick>
 8002754:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002756:	e009      	b.n	800276c <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002758:	f7ff f958 	bl	8001a0c <HAL_GetTick>
 800275c:	4602      	mov	r2, r0
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	1ad3      	subs	r3, r2, r3
 8002762:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002766:	d901      	bls.n	800276c <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8002768:	2303      	movs	r3, #3
 800276a:	e01f      	b.n	80027ac <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800276c:	4b13      	ldr	r3, [pc, #76]	; (80027bc <HAL_PWREx_EnableOverDrive+0x98>)
 800276e:	685b      	ldr	r3, [r3, #4]
 8002770:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002774:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002778:	d1ee      	bne.n	8002758 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800277a:	4b11      	ldr	r3, [pc, #68]	; (80027c0 <HAL_PWREx_EnableOverDrive+0x9c>)
 800277c:	2201      	movs	r2, #1
 800277e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002780:	f7ff f944 	bl	8001a0c <HAL_GetTick>
 8002784:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002786:	e009      	b.n	800279c <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002788:	f7ff f940 	bl	8001a0c <HAL_GetTick>
 800278c:	4602      	mov	r2, r0
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	1ad3      	subs	r3, r2, r3
 8002792:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002796:	d901      	bls.n	800279c <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8002798:	2303      	movs	r3, #3
 800279a:	e007      	b.n	80027ac <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800279c:	4b07      	ldr	r3, [pc, #28]	; (80027bc <HAL_PWREx_EnableOverDrive+0x98>)
 800279e:	685b      	ldr	r3, [r3, #4]
 80027a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027a4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80027a8:	d1ee      	bne.n	8002788 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80027aa:	2300      	movs	r3, #0
}
 80027ac:	4618      	mov	r0, r3
 80027ae:	3708      	adds	r7, #8
 80027b0:	46bd      	mov	sp, r7
 80027b2:	bd80      	pop	{r7, pc}
 80027b4:	40023800 	.word	0x40023800
 80027b8:	420e0040 	.word	0x420e0040
 80027bc:	40007000 	.word	0x40007000
 80027c0:	420e0044 	.word	0x420e0044

080027c4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80027c4:	b580      	push	{r7, lr}
 80027c6:	b084      	sub	sp, #16
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	6078      	str	r0, [r7, #4]
 80027cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d101      	bne.n	80027d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80027d4:	2301      	movs	r3, #1
 80027d6:	e0cc      	b.n	8002972 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80027d8:	4b68      	ldr	r3, [pc, #416]	; (800297c <HAL_RCC_ClockConfig+0x1b8>)
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f003 030f 	and.w	r3, r3, #15
 80027e0:	683a      	ldr	r2, [r7, #0]
 80027e2:	429a      	cmp	r2, r3
 80027e4:	d90c      	bls.n	8002800 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027e6:	4b65      	ldr	r3, [pc, #404]	; (800297c <HAL_RCC_ClockConfig+0x1b8>)
 80027e8:	683a      	ldr	r2, [r7, #0]
 80027ea:	b2d2      	uxtb	r2, r2
 80027ec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80027ee:	4b63      	ldr	r3, [pc, #396]	; (800297c <HAL_RCC_ClockConfig+0x1b8>)
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	f003 030f 	and.w	r3, r3, #15
 80027f6:	683a      	ldr	r2, [r7, #0]
 80027f8:	429a      	cmp	r2, r3
 80027fa:	d001      	beq.n	8002800 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80027fc:	2301      	movs	r3, #1
 80027fe:	e0b8      	b.n	8002972 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	f003 0302 	and.w	r3, r3, #2
 8002808:	2b00      	cmp	r3, #0
 800280a:	d020      	beq.n	800284e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f003 0304 	and.w	r3, r3, #4
 8002814:	2b00      	cmp	r3, #0
 8002816:	d005      	beq.n	8002824 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002818:	4b59      	ldr	r3, [pc, #356]	; (8002980 <HAL_RCC_ClockConfig+0x1bc>)
 800281a:	689b      	ldr	r3, [r3, #8]
 800281c:	4a58      	ldr	r2, [pc, #352]	; (8002980 <HAL_RCC_ClockConfig+0x1bc>)
 800281e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002822:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	f003 0308 	and.w	r3, r3, #8
 800282c:	2b00      	cmp	r3, #0
 800282e:	d005      	beq.n	800283c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002830:	4b53      	ldr	r3, [pc, #332]	; (8002980 <HAL_RCC_ClockConfig+0x1bc>)
 8002832:	689b      	ldr	r3, [r3, #8]
 8002834:	4a52      	ldr	r2, [pc, #328]	; (8002980 <HAL_RCC_ClockConfig+0x1bc>)
 8002836:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800283a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800283c:	4b50      	ldr	r3, [pc, #320]	; (8002980 <HAL_RCC_ClockConfig+0x1bc>)
 800283e:	689b      	ldr	r3, [r3, #8]
 8002840:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	689b      	ldr	r3, [r3, #8]
 8002848:	494d      	ldr	r1, [pc, #308]	; (8002980 <HAL_RCC_ClockConfig+0x1bc>)
 800284a:	4313      	orrs	r3, r2
 800284c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	f003 0301 	and.w	r3, r3, #1
 8002856:	2b00      	cmp	r3, #0
 8002858:	d044      	beq.n	80028e4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	685b      	ldr	r3, [r3, #4]
 800285e:	2b01      	cmp	r3, #1
 8002860:	d107      	bne.n	8002872 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002862:	4b47      	ldr	r3, [pc, #284]	; (8002980 <HAL_RCC_ClockConfig+0x1bc>)
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800286a:	2b00      	cmp	r3, #0
 800286c:	d119      	bne.n	80028a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800286e:	2301      	movs	r3, #1
 8002870:	e07f      	b.n	8002972 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	685b      	ldr	r3, [r3, #4]
 8002876:	2b02      	cmp	r3, #2
 8002878:	d003      	beq.n	8002882 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800287e:	2b03      	cmp	r3, #3
 8002880:	d107      	bne.n	8002892 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002882:	4b3f      	ldr	r3, [pc, #252]	; (8002980 <HAL_RCC_ClockConfig+0x1bc>)
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800288a:	2b00      	cmp	r3, #0
 800288c:	d109      	bne.n	80028a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800288e:	2301      	movs	r3, #1
 8002890:	e06f      	b.n	8002972 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002892:	4b3b      	ldr	r3, [pc, #236]	; (8002980 <HAL_RCC_ClockConfig+0x1bc>)
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f003 0302 	and.w	r3, r3, #2
 800289a:	2b00      	cmp	r3, #0
 800289c:	d101      	bne.n	80028a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800289e:	2301      	movs	r3, #1
 80028a0:	e067      	b.n	8002972 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80028a2:	4b37      	ldr	r3, [pc, #220]	; (8002980 <HAL_RCC_ClockConfig+0x1bc>)
 80028a4:	689b      	ldr	r3, [r3, #8]
 80028a6:	f023 0203 	bic.w	r2, r3, #3
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	685b      	ldr	r3, [r3, #4]
 80028ae:	4934      	ldr	r1, [pc, #208]	; (8002980 <HAL_RCC_ClockConfig+0x1bc>)
 80028b0:	4313      	orrs	r3, r2
 80028b2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80028b4:	f7ff f8aa 	bl	8001a0c <HAL_GetTick>
 80028b8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028ba:	e00a      	b.n	80028d2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80028bc:	f7ff f8a6 	bl	8001a0c <HAL_GetTick>
 80028c0:	4602      	mov	r2, r0
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	1ad3      	subs	r3, r2, r3
 80028c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80028ca:	4293      	cmp	r3, r2
 80028cc:	d901      	bls.n	80028d2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80028ce:	2303      	movs	r3, #3
 80028d0:	e04f      	b.n	8002972 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028d2:	4b2b      	ldr	r3, [pc, #172]	; (8002980 <HAL_RCC_ClockConfig+0x1bc>)
 80028d4:	689b      	ldr	r3, [r3, #8]
 80028d6:	f003 020c 	and.w	r2, r3, #12
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	685b      	ldr	r3, [r3, #4]
 80028de:	009b      	lsls	r3, r3, #2
 80028e0:	429a      	cmp	r2, r3
 80028e2:	d1eb      	bne.n	80028bc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80028e4:	4b25      	ldr	r3, [pc, #148]	; (800297c <HAL_RCC_ClockConfig+0x1b8>)
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	f003 030f 	and.w	r3, r3, #15
 80028ec:	683a      	ldr	r2, [r7, #0]
 80028ee:	429a      	cmp	r2, r3
 80028f0:	d20c      	bcs.n	800290c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028f2:	4b22      	ldr	r3, [pc, #136]	; (800297c <HAL_RCC_ClockConfig+0x1b8>)
 80028f4:	683a      	ldr	r2, [r7, #0]
 80028f6:	b2d2      	uxtb	r2, r2
 80028f8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80028fa:	4b20      	ldr	r3, [pc, #128]	; (800297c <HAL_RCC_ClockConfig+0x1b8>)
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f003 030f 	and.w	r3, r3, #15
 8002902:	683a      	ldr	r2, [r7, #0]
 8002904:	429a      	cmp	r2, r3
 8002906:	d001      	beq.n	800290c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002908:	2301      	movs	r3, #1
 800290a:	e032      	b.n	8002972 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	f003 0304 	and.w	r3, r3, #4
 8002914:	2b00      	cmp	r3, #0
 8002916:	d008      	beq.n	800292a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002918:	4b19      	ldr	r3, [pc, #100]	; (8002980 <HAL_RCC_ClockConfig+0x1bc>)
 800291a:	689b      	ldr	r3, [r3, #8]
 800291c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	68db      	ldr	r3, [r3, #12]
 8002924:	4916      	ldr	r1, [pc, #88]	; (8002980 <HAL_RCC_ClockConfig+0x1bc>)
 8002926:	4313      	orrs	r3, r2
 8002928:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f003 0308 	and.w	r3, r3, #8
 8002932:	2b00      	cmp	r3, #0
 8002934:	d009      	beq.n	800294a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002936:	4b12      	ldr	r3, [pc, #72]	; (8002980 <HAL_RCC_ClockConfig+0x1bc>)
 8002938:	689b      	ldr	r3, [r3, #8]
 800293a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	691b      	ldr	r3, [r3, #16]
 8002942:	00db      	lsls	r3, r3, #3
 8002944:	490e      	ldr	r1, [pc, #56]	; (8002980 <HAL_RCC_ClockConfig+0x1bc>)
 8002946:	4313      	orrs	r3, r2
 8002948:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800294a:	f000 f855 	bl	80029f8 <HAL_RCC_GetSysClockFreq>
 800294e:	4601      	mov	r1, r0
 8002950:	4b0b      	ldr	r3, [pc, #44]	; (8002980 <HAL_RCC_ClockConfig+0x1bc>)
 8002952:	689b      	ldr	r3, [r3, #8]
 8002954:	091b      	lsrs	r3, r3, #4
 8002956:	f003 030f 	and.w	r3, r3, #15
 800295a:	4a0a      	ldr	r2, [pc, #40]	; (8002984 <HAL_RCC_ClockConfig+0x1c0>)
 800295c:	5cd3      	ldrb	r3, [r2, r3]
 800295e:	fa21 f303 	lsr.w	r3, r1, r3
 8002962:	4a09      	ldr	r2, [pc, #36]	; (8002988 <HAL_RCC_ClockConfig+0x1c4>)
 8002964:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002966:	4b09      	ldr	r3, [pc, #36]	; (800298c <HAL_RCC_ClockConfig+0x1c8>)
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	4618      	mov	r0, r3
 800296c:	f7ff f80a 	bl	8001984 <HAL_InitTick>

  return HAL_OK;
 8002970:	2300      	movs	r3, #0
}
 8002972:	4618      	mov	r0, r3
 8002974:	3710      	adds	r7, #16
 8002976:	46bd      	mov	sp, r7
 8002978:	bd80      	pop	{r7, pc}
 800297a:	bf00      	nop
 800297c:	40023c00 	.word	0x40023c00
 8002980:	40023800 	.word	0x40023800
 8002984:	08004a30 	.word	0x08004a30
 8002988:	200000e8 	.word	0x200000e8
 800298c:	200000ec 	.word	0x200000ec

08002990 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002990:	b480      	push	{r7}
 8002992:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002994:	4b03      	ldr	r3, [pc, #12]	; (80029a4 <HAL_RCC_GetHCLKFreq+0x14>)
 8002996:	681b      	ldr	r3, [r3, #0]
}
 8002998:	4618      	mov	r0, r3
 800299a:	46bd      	mov	sp, r7
 800299c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a0:	4770      	bx	lr
 80029a2:	bf00      	nop
 80029a4:	200000e8 	.word	0x200000e8

080029a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80029ac:	f7ff fff0 	bl	8002990 <HAL_RCC_GetHCLKFreq>
 80029b0:	4601      	mov	r1, r0
 80029b2:	4b05      	ldr	r3, [pc, #20]	; (80029c8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80029b4:	689b      	ldr	r3, [r3, #8]
 80029b6:	0a9b      	lsrs	r3, r3, #10
 80029b8:	f003 0307 	and.w	r3, r3, #7
 80029bc:	4a03      	ldr	r2, [pc, #12]	; (80029cc <HAL_RCC_GetPCLK1Freq+0x24>)
 80029be:	5cd3      	ldrb	r3, [r2, r3]
 80029c0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80029c4:	4618      	mov	r0, r3
 80029c6:	bd80      	pop	{r7, pc}
 80029c8:	40023800 	.word	0x40023800
 80029cc:	08004a40 	.word	0x08004a40

080029d0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80029d0:	b580      	push	{r7, lr}
 80029d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80029d4:	f7ff ffdc 	bl	8002990 <HAL_RCC_GetHCLKFreq>
 80029d8:	4601      	mov	r1, r0
 80029da:	4b05      	ldr	r3, [pc, #20]	; (80029f0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80029dc:	689b      	ldr	r3, [r3, #8]
 80029de:	0b5b      	lsrs	r3, r3, #13
 80029e0:	f003 0307 	and.w	r3, r3, #7
 80029e4:	4a03      	ldr	r2, [pc, #12]	; (80029f4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80029e6:	5cd3      	ldrb	r3, [r2, r3]
 80029e8:	fa21 f303 	lsr.w	r3, r1, r3
}
 80029ec:	4618      	mov	r0, r3
 80029ee:	bd80      	pop	{r7, pc}
 80029f0:	40023800 	.word	0x40023800
 80029f4:	08004a40 	.word	0x08004a40

080029f8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80029f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80029fa:	b087      	sub	sp, #28
 80029fc:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80029fe:	2300      	movs	r3, #0
 8002a00:	60fb      	str	r3, [r7, #12]
  uint32_t pllvco = 0U;
 8002a02:	2300      	movs	r3, #0
 8002a04:	617b      	str	r3, [r7, #20]
  uint32_t pllp = 0U;
 8002a06:	2300      	movs	r3, #0
 8002a08:	60bb      	str	r3, [r7, #8]
  uint32_t pllr = 0U;
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002a0e:	2300      	movs	r3, #0
 8002a10:	613b      	str	r3, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002a12:	4bc6      	ldr	r3, [pc, #792]	; (8002d2c <HAL_RCC_GetSysClockFreq+0x334>)
 8002a14:	689b      	ldr	r3, [r3, #8]
 8002a16:	f003 030c 	and.w	r3, r3, #12
 8002a1a:	2b0c      	cmp	r3, #12
 8002a1c:	f200 817e 	bhi.w	8002d1c <HAL_RCC_GetSysClockFreq+0x324>
 8002a20:	a201      	add	r2, pc, #4	; (adr r2, 8002a28 <HAL_RCC_GetSysClockFreq+0x30>)
 8002a22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a26:	bf00      	nop
 8002a28:	08002a5d 	.word	0x08002a5d
 8002a2c:	08002d1d 	.word	0x08002d1d
 8002a30:	08002d1d 	.word	0x08002d1d
 8002a34:	08002d1d 	.word	0x08002d1d
 8002a38:	08002a63 	.word	0x08002a63
 8002a3c:	08002d1d 	.word	0x08002d1d
 8002a40:	08002d1d 	.word	0x08002d1d
 8002a44:	08002d1d 	.word	0x08002d1d
 8002a48:	08002a69 	.word	0x08002a69
 8002a4c:	08002d1d 	.word	0x08002d1d
 8002a50:	08002d1d 	.word	0x08002d1d
 8002a54:	08002d1d 	.word	0x08002d1d
 8002a58:	08002bc5 	.word	0x08002bc5
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002a5c:	4bb4      	ldr	r3, [pc, #720]	; (8002d30 <HAL_RCC_GetSysClockFreq+0x338>)
 8002a5e:	613b      	str	r3, [r7, #16]
       break;
 8002a60:	e15f      	b.n	8002d22 <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002a62:	4bb4      	ldr	r3, [pc, #720]	; (8002d34 <HAL_RCC_GetSysClockFreq+0x33c>)
 8002a64:	613b      	str	r3, [r7, #16]
      break;
 8002a66:	e15c      	b.n	8002d22 <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002a68:	4bb0      	ldr	r3, [pc, #704]	; (8002d2c <HAL_RCC_GetSysClockFreq+0x334>)
 8002a6a:	685b      	ldr	r3, [r3, #4]
 8002a6c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002a70:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002a72:	4bae      	ldr	r3, [pc, #696]	; (8002d2c <HAL_RCC_GetSysClockFreq+0x334>)
 8002a74:	685b      	ldr	r3, [r3, #4]
 8002a76:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d04a      	beq.n	8002b14 <HAL_RCC_GetSysClockFreq+0x11c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002a7e:	4bab      	ldr	r3, [pc, #684]	; (8002d2c <HAL_RCC_GetSysClockFreq+0x334>)
 8002a80:	685b      	ldr	r3, [r3, #4]
 8002a82:	099b      	lsrs	r3, r3, #6
 8002a84:	f04f 0400 	mov.w	r4, #0
 8002a88:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002a8c:	f04f 0200 	mov.w	r2, #0
 8002a90:	ea03 0501 	and.w	r5, r3, r1
 8002a94:	ea04 0602 	and.w	r6, r4, r2
 8002a98:	4629      	mov	r1, r5
 8002a9a:	4632      	mov	r2, r6
 8002a9c:	f04f 0300 	mov.w	r3, #0
 8002aa0:	f04f 0400 	mov.w	r4, #0
 8002aa4:	0154      	lsls	r4, r2, #5
 8002aa6:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8002aaa:	014b      	lsls	r3, r1, #5
 8002aac:	4619      	mov	r1, r3
 8002aae:	4622      	mov	r2, r4
 8002ab0:	1b49      	subs	r1, r1, r5
 8002ab2:	eb62 0206 	sbc.w	r2, r2, r6
 8002ab6:	f04f 0300 	mov.w	r3, #0
 8002aba:	f04f 0400 	mov.w	r4, #0
 8002abe:	0194      	lsls	r4, r2, #6
 8002ac0:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8002ac4:	018b      	lsls	r3, r1, #6
 8002ac6:	1a5b      	subs	r3, r3, r1
 8002ac8:	eb64 0402 	sbc.w	r4, r4, r2
 8002acc:	f04f 0100 	mov.w	r1, #0
 8002ad0:	f04f 0200 	mov.w	r2, #0
 8002ad4:	00e2      	lsls	r2, r4, #3
 8002ad6:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8002ada:	00d9      	lsls	r1, r3, #3
 8002adc:	460b      	mov	r3, r1
 8002ade:	4614      	mov	r4, r2
 8002ae0:	195b      	adds	r3, r3, r5
 8002ae2:	eb44 0406 	adc.w	r4, r4, r6
 8002ae6:	f04f 0100 	mov.w	r1, #0
 8002aea:	f04f 0200 	mov.w	r2, #0
 8002aee:	0262      	lsls	r2, r4, #9
 8002af0:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8002af4:	0259      	lsls	r1, r3, #9
 8002af6:	460b      	mov	r3, r1
 8002af8:	4614      	mov	r4, r2
 8002afa:	4618      	mov	r0, r3
 8002afc:	4621      	mov	r1, r4
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	f04f 0400 	mov.w	r4, #0
 8002b04:	461a      	mov	r2, r3
 8002b06:	4623      	mov	r3, r4
 8002b08:	f7fd fb7c 	bl	8000204 <__aeabi_uldivmod>
 8002b0c:	4603      	mov	r3, r0
 8002b0e:	460c      	mov	r4, r1
 8002b10:	617b      	str	r3, [r7, #20]
 8002b12:	e049      	b.n	8002ba8 <HAL_RCC_GetSysClockFreq+0x1b0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002b14:	4b85      	ldr	r3, [pc, #532]	; (8002d2c <HAL_RCC_GetSysClockFreq+0x334>)
 8002b16:	685b      	ldr	r3, [r3, #4]
 8002b18:	099b      	lsrs	r3, r3, #6
 8002b1a:	f04f 0400 	mov.w	r4, #0
 8002b1e:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002b22:	f04f 0200 	mov.w	r2, #0
 8002b26:	ea03 0501 	and.w	r5, r3, r1
 8002b2a:	ea04 0602 	and.w	r6, r4, r2
 8002b2e:	4629      	mov	r1, r5
 8002b30:	4632      	mov	r2, r6
 8002b32:	f04f 0300 	mov.w	r3, #0
 8002b36:	f04f 0400 	mov.w	r4, #0
 8002b3a:	0154      	lsls	r4, r2, #5
 8002b3c:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8002b40:	014b      	lsls	r3, r1, #5
 8002b42:	4619      	mov	r1, r3
 8002b44:	4622      	mov	r2, r4
 8002b46:	1b49      	subs	r1, r1, r5
 8002b48:	eb62 0206 	sbc.w	r2, r2, r6
 8002b4c:	f04f 0300 	mov.w	r3, #0
 8002b50:	f04f 0400 	mov.w	r4, #0
 8002b54:	0194      	lsls	r4, r2, #6
 8002b56:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8002b5a:	018b      	lsls	r3, r1, #6
 8002b5c:	1a5b      	subs	r3, r3, r1
 8002b5e:	eb64 0402 	sbc.w	r4, r4, r2
 8002b62:	f04f 0100 	mov.w	r1, #0
 8002b66:	f04f 0200 	mov.w	r2, #0
 8002b6a:	00e2      	lsls	r2, r4, #3
 8002b6c:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8002b70:	00d9      	lsls	r1, r3, #3
 8002b72:	460b      	mov	r3, r1
 8002b74:	4614      	mov	r4, r2
 8002b76:	195b      	adds	r3, r3, r5
 8002b78:	eb44 0406 	adc.w	r4, r4, r6
 8002b7c:	f04f 0100 	mov.w	r1, #0
 8002b80:	f04f 0200 	mov.w	r2, #0
 8002b84:	02a2      	lsls	r2, r4, #10
 8002b86:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8002b8a:	0299      	lsls	r1, r3, #10
 8002b8c:	460b      	mov	r3, r1
 8002b8e:	4614      	mov	r4, r2
 8002b90:	4618      	mov	r0, r3
 8002b92:	4621      	mov	r1, r4
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	f04f 0400 	mov.w	r4, #0
 8002b9a:	461a      	mov	r2, r3
 8002b9c:	4623      	mov	r3, r4
 8002b9e:	f7fd fb31 	bl	8000204 <__aeabi_uldivmod>
 8002ba2:	4603      	mov	r3, r0
 8002ba4:	460c      	mov	r4, r1
 8002ba6:	617b      	str	r3, [r7, #20]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002ba8:	4b60      	ldr	r3, [pc, #384]	; (8002d2c <HAL_RCC_GetSysClockFreq+0x334>)
 8002baa:	685b      	ldr	r3, [r3, #4]
 8002bac:	0c1b      	lsrs	r3, r3, #16
 8002bae:	f003 0303 	and.w	r3, r3, #3
 8002bb2:	3301      	adds	r3, #1
 8002bb4:	005b      	lsls	r3, r3, #1
 8002bb6:	60bb      	str	r3, [r7, #8]

      sysclockfreq = pllvco/pllp;
 8002bb8:	697a      	ldr	r2, [r7, #20]
 8002bba:	68bb      	ldr	r3, [r7, #8]
 8002bbc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bc0:	613b      	str	r3, [r7, #16]
      break;
 8002bc2:	e0ae      	b.n	8002d22 <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002bc4:	4b59      	ldr	r3, [pc, #356]	; (8002d2c <HAL_RCC_GetSysClockFreq+0x334>)
 8002bc6:	685b      	ldr	r3, [r3, #4]
 8002bc8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002bcc:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002bce:	4b57      	ldr	r3, [pc, #348]	; (8002d2c <HAL_RCC_GetSysClockFreq+0x334>)
 8002bd0:	685b      	ldr	r3, [r3, #4]
 8002bd2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d04a      	beq.n	8002c70 <HAL_RCC_GetSysClockFreq+0x278>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002bda:	4b54      	ldr	r3, [pc, #336]	; (8002d2c <HAL_RCC_GetSysClockFreq+0x334>)
 8002bdc:	685b      	ldr	r3, [r3, #4]
 8002bde:	099b      	lsrs	r3, r3, #6
 8002be0:	f04f 0400 	mov.w	r4, #0
 8002be4:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002be8:	f04f 0200 	mov.w	r2, #0
 8002bec:	ea03 0501 	and.w	r5, r3, r1
 8002bf0:	ea04 0602 	and.w	r6, r4, r2
 8002bf4:	4629      	mov	r1, r5
 8002bf6:	4632      	mov	r2, r6
 8002bf8:	f04f 0300 	mov.w	r3, #0
 8002bfc:	f04f 0400 	mov.w	r4, #0
 8002c00:	0154      	lsls	r4, r2, #5
 8002c02:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8002c06:	014b      	lsls	r3, r1, #5
 8002c08:	4619      	mov	r1, r3
 8002c0a:	4622      	mov	r2, r4
 8002c0c:	1b49      	subs	r1, r1, r5
 8002c0e:	eb62 0206 	sbc.w	r2, r2, r6
 8002c12:	f04f 0300 	mov.w	r3, #0
 8002c16:	f04f 0400 	mov.w	r4, #0
 8002c1a:	0194      	lsls	r4, r2, #6
 8002c1c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8002c20:	018b      	lsls	r3, r1, #6
 8002c22:	1a5b      	subs	r3, r3, r1
 8002c24:	eb64 0402 	sbc.w	r4, r4, r2
 8002c28:	f04f 0100 	mov.w	r1, #0
 8002c2c:	f04f 0200 	mov.w	r2, #0
 8002c30:	00e2      	lsls	r2, r4, #3
 8002c32:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8002c36:	00d9      	lsls	r1, r3, #3
 8002c38:	460b      	mov	r3, r1
 8002c3a:	4614      	mov	r4, r2
 8002c3c:	195b      	adds	r3, r3, r5
 8002c3e:	eb44 0406 	adc.w	r4, r4, r6
 8002c42:	f04f 0100 	mov.w	r1, #0
 8002c46:	f04f 0200 	mov.w	r2, #0
 8002c4a:	0262      	lsls	r2, r4, #9
 8002c4c:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8002c50:	0259      	lsls	r1, r3, #9
 8002c52:	460b      	mov	r3, r1
 8002c54:	4614      	mov	r4, r2
 8002c56:	4618      	mov	r0, r3
 8002c58:	4621      	mov	r1, r4
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	f04f 0400 	mov.w	r4, #0
 8002c60:	461a      	mov	r2, r3
 8002c62:	4623      	mov	r3, r4
 8002c64:	f7fd face 	bl	8000204 <__aeabi_uldivmod>
 8002c68:	4603      	mov	r3, r0
 8002c6a:	460c      	mov	r4, r1
 8002c6c:	617b      	str	r3, [r7, #20]
 8002c6e:	e049      	b.n	8002d04 <HAL_RCC_GetSysClockFreq+0x30c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002c70:	4b2e      	ldr	r3, [pc, #184]	; (8002d2c <HAL_RCC_GetSysClockFreq+0x334>)
 8002c72:	685b      	ldr	r3, [r3, #4]
 8002c74:	099b      	lsrs	r3, r3, #6
 8002c76:	f04f 0400 	mov.w	r4, #0
 8002c7a:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002c7e:	f04f 0200 	mov.w	r2, #0
 8002c82:	ea03 0501 	and.w	r5, r3, r1
 8002c86:	ea04 0602 	and.w	r6, r4, r2
 8002c8a:	4629      	mov	r1, r5
 8002c8c:	4632      	mov	r2, r6
 8002c8e:	f04f 0300 	mov.w	r3, #0
 8002c92:	f04f 0400 	mov.w	r4, #0
 8002c96:	0154      	lsls	r4, r2, #5
 8002c98:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8002c9c:	014b      	lsls	r3, r1, #5
 8002c9e:	4619      	mov	r1, r3
 8002ca0:	4622      	mov	r2, r4
 8002ca2:	1b49      	subs	r1, r1, r5
 8002ca4:	eb62 0206 	sbc.w	r2, r2, r6
 8002ca8:	f04f 0300 	mov.w	r3, #0
 8002cac:	f04f 0400 	mov.w	r4, #0
 8002cb0:	0194      	lsls	r4, r2, #6
 8002cb2:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8002cb6:	018b      	lsls	r3, r1, #6
 8002cb8:	1a5b      	subs	r3, r3, r1
 8002cba:	eb64 0402 	sbc.w	r4, r4, r2
 8002cbe:	f04f 0100 	mov.w	r1, #0
 8002cc2:	f04f 0200 	mov.w	r2, #0
 8002cc6:	00e2      	lsls	r2, r4, #3
 8002cc8:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8002ccc:	00d9      	lsls	r1, r3, #3
 8002cce:	460b      	mov	r3, r1
 8002cd0:	4614      	mov	r4, r2
 8002cd2:	195b      	adds	r3, r3, r5
 8002cd4:	eb44 0406 	adc.w	r4, r4, r6
 8002cd8:	f04f 0100 	mov.w	r1, #0
 8002cdc:	f04f 0200 	mov.w	r2, #0
 8002ce0:	02a2      	lsls	r2, r4, #10
 8002ce2:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8002ce6:	0299      	lsls	r1, r3, #10
 8002ce8:	460b      	mov	r3, r1
 8002cea:	4614      	mov	r4, r2
 8002cec:	4618      	mov	r0, r3
 8002cee:	4621      	mov	r1, r4
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	f04f 0400 	mov.w	r4, #0
 8002cf6:	461a      	mov	r2, r3
 8002cf8:	4623      	mov	r3, r4
 8002cfa:	f7fd fa83 	bl	8000204 <__aeabi_uldivmod>
 8002cfe:	4603      	mov	r3, r0
 8002d00:	460c      	mov	r4, r1
 8002d02:	617b      	str	r3, [r7, #20]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002d04:	4b09      	ldr	r3, [pc, #36]	; (8002d2c <HAL_RCC_GetSysClockFreq+0x334>)
 8002d06:	685b      	ldr	r3, [r3, #4]
 8002d08:	0f1b      	lsrs	r3, r3, #28
 8002d0a:	f003 0307 	and.w	r3, r3, #7
 8002d0e:	607b      	str	r3, [r7, #4]

      sysclockfreq = pllvco/pllr;
 8002d10:	697a      	ldr	r2, [r7, #20]
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d18:	613b      	str	r3, [r7, #16]
      break;
 8002d1a:	e002      	b.n	8002d22 <HAL_RCC_GetSysClockFreq+0x32a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002d1c:	4b04      	ldr	r3, [pc, #16]	; (8002d30 <HAL_RCC_GetSysClockFreq+0x338>)
 8002d1e:	613b      	str	r3, [r7, #16]
      break;
 8002d20:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002d22:	693b      	ldr	r3, [r7, #16]
}
 8002d24:	4618      	mov	r0, r3
 8002d26:	371c      	adds	r7, #28
 8002d28:	46bd      	mov	sp, r7
 8002d2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002d2c:	40023800 	.word	0x40023800
 8002d30:	00f42400 	.word	0x00f42400
 8002d34:	007a1200 	.word	0x007a1200

08002d38 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	b086      	sub	sp, #24
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002d40:	2300      	movs	r3, #0
 8002d42:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f003 0301 	and.w	r3, r3, #1
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	f000 8083 	beq.w	8002e58 <HAL_RCC_OscConfig+0x120>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002d52:	4b95      	ldr	r3, [pc, #596]	; (8002fa8 <HAL_RCC_OscConfig+0x270>)
 8002d54:	689b      	ldr	r3, [r3, #8]
 8002d56:	f003 030c 	and.w	r3, r3, #12
 8002d5a:	2b04      	cmp	r3, #4
 8002d5c:	d019      	beq.n	8002d92 <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002d5e:	4b92      	ldr	r3, [pc, #584]	; (8002fa8 <HAL_RCC_OscConfig+0x270>)
 8002d60:	689b      	ldr	r3, [r3, #8]
 8002d62:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002d66:	2b08      	cmp	r3, #8
 8002d68:	d106      	bne.n	8002d78 <HAL_RCC_OscConfig+0x40>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002d6a:	4b8f      	ldr	r3, [pc, #572]	; (8002fa8 <HAL_RCC_OscConfig+0x270>)
 8002d6c:	685b      	ldr	r3, [r3, #4]
 8002d6e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002d72:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002d76:	d00c      	beq.n	8002d92 <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002d78:	4b8b      	ldr	r3, [pc, #556]	; (8002fa8 <HAL_RCC_OscConfig+0x270>)
 8002d7a:	689b      	ldr	r3, [r3, #8]
 8002d7c:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002d80:	2b0c      	cmp	r3, #12
 8002d82:	d112      	bne.n	8002daa <HAL_RCC_OscConfig+0x72>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002d84:	4b88      	ldr	r3, [pc, #544]	; (8002fa8 <HAL_RCC_OscConfig+0x270>)
 8002d86:	685b      	ldr	r3, [r3, #4]
 8002d88:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002d8c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002d90:	d10b      	bne.n	8002daa <HAL_RCC_OscConfig+0x72>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d92:	4b85      	ldr	r3, [pc, #532]	; (8002fa8 <HAL_RCC_OscConfig+0x270>)
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d05b      	beq.n	8002e56 <HAL_RCC_OscConfig+0x11e>
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	685b      	ldr	r3, [r3, #4]
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d157      	bne.n	8002e56 <HAL_RCC_OscConfig+0x11e>
      {
        return HAL_ERROR;
 8002da6:	2301      	movs	r3, #1
 8002da8:	e216      	b.n	80031d8 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	685b      	ldr	r3, [r3, #4]
 8002dae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002db2:	d106      	bne.n	8002dc2 <HAL_RCC_OscConfig+0x8a>
 8002db4:	4b7c      	ldr	r3, [pc, #496]	; (8002fa8 <HAL_RCC_OscConfig+0x270>)
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	4a7b      	ldr	r2, [pc, #492]	; (8002fa8 <HAL_RCC_OscConfig+0x270>)
 8002dba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002dbe:	6013      	str	r3, [r2, #0]
 8002dc0:	e01d      	b.n	8002dfe <HAL_RCC_OscConfig+0xc6>
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	685b      	ldr	r3, [r3, #4]
 8002dc6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002dca:	d10c      	bne.n	8002de6 <HAL_RCC_OscConfig+0xae>
 8002dcc:	4b76      	ldr	r3, [pc, #472]	; (8002fa8 <HAL_RCC_OscConfig+0x270>)
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	4a75      	ldr	r2, [pc, #468]	; (8002fa8 <HAL_RCC_OscConfig+0x270>)
 8002dd2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002dd6:	6013      	str	r3, [r2, #0]
 8002dd8:	4b73      	ldr	r3, [pc, #460]	; (8002fa8 <HAL_RCC_OscConfig+0x270>)
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	4a72      	ldr	r2, [pc, #456]	; (8002fa8 <HAL_RCC_OscConfig+0x270>)
 8002dde:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002de2:	6013      	str	r3, [r2, #0]
 8002de4:	e00b      	b.n	8002dfe <HAL_RCC_OscConfig+0xc6>
 8002de6:	4b70      	ldr	r3, [pc, #448]	; (8002fa8 <HAL_RCC_OscConfig+0x270>)
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	4a6f      	ldr	r2, [pc, #444]	; (8002fa8 <HAL_RCC_OscConfig+0x270>)
 8002dec:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002df0:	6013      	str	r3, [r2, #0]
 8002df2:	4b6d      	ldr	r3, [pc, #436]	; (8002fa8 <HAL_RCC_OscConfig+0x270>)
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	4a6c      	ldr	r2, [pc, #432]	; (8002fa8 <HAL_RCC_OscConfig+0x270>)
 8002df8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002dfc:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	685b      	ldr	r3, [r3, #4]
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d013      	beq.n	8002e2e <HAL_RCC_OscConfig+0xf6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e06:	f7fe fe01 	bl	8001a0c <HAL_GetTick>
 8002e0a:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e0c:	e008      	b.n	8002e20 <HAL_RCC_OscConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002e0e:	f7fe fdfd 	bl	8001a0c <HAL_GetTick>
 8002e12:	4602      	mov	r2, r0
 8002e14:	693b      	ldr	r3, [r7, #16]
 8002e16:	1ad3      	subs	r3, r2, r3
 8002e18:	2b64      	cmp	r3, #100	; 0x64
 8002e1a:	d901      	bls.n	8002e20 <HAL_RCC_OscConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8002e1c:	2303      	movs	r3, #3
 8002e1e:	e1db      	b.n	80031d8 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e20:	4b61      	ldr	r3, [pc, #388]	; (8002fa8 <HAL_RCC_OscConfig+0x270>)
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d0f0      	beq.n	8002e0e <HAL_RCC_OscConfig+0xd6>
 8002e2c:	e014      	b.n	8002e58 <HAL_RCC_OscConfig+0x120>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e2e:	f7fe fded 	bl	8001a0c <HAL_GetTick>
 8002e32:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002e34:	e008      	b.n	8002e48 <HAL_RCC_OscConfig+0x110>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002e36:	f7fe fde9 	bl	8001a0c <HAL_GetTick>
 8002e3a:	4602      	mov	r2, r0
 8002e3c:	693b      	ldr	r3, [r7, #16]
 8002e3e:	1ad3      	subs	r3, r2, r3
 8002e40:	2b64      	cmp	r3, #100	; 0x64
 8002e42:	d901      	bls.n	8002e48 <HAL_RCC_OscConfig+0x110>
          {
            return HAL_TIMEOUT;
 8002e44:	2303      	movs	r3, #3
 8002e46:	e1c7      	b.n	80031d8 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002e48:	4b57      	ldr	r3, [pc, #348]	; (8002fa8 <HAL_RCC_OscConfig+0x270>)
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d1f0      	bne.n	8002e36 <HAL_RCC_OscConfig+0xfe>
 8002e54:	e000      	b.n	8002e58 <HAL_RCC_OscConfig+0x120>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e56:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f003 0302 	and.w	r3, r3, #2
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d06f      	beq.n	8002f44 <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002e64:	4b50      	ldr	r3, [pc, #320]	; (8002fa8 <HAL_RCC_OscConfig+0x270>)
 8002e66:	689b      	ldr	r3, [r3, #8]
 8002e68:	f003 030c 	and.w	r3, r3, #12
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d017      	beq.n	8002ea0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002e70:	4b4d      	ldr	r3, [pc, #308]	; (8002fa8 <HAL_RCC_OscConfig+0x270>)
 8002e72:	689b      	ldr	r3, [r3, #8]
 8002e74:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002e78:	2b08      	cmp	r3, #8
 8002e7a:	d105      	bne.n	8002e88 <HAL_RCC_OscConfig+0x150>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002e7c:	4b4a      	ldr	r3, [pc, #296]	; (8002fa8 <HAL_RCC_OscConfig+0x270>)
 8002e7e:	685b      	ldr	r3, [r3, #4]
 8002e80:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d00b      	beq.n	8002ea0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002e88:	4b47      	ldr	r3, [pc, #284]	; (8002fa8 <HAL_RCC_OscConfig+0x270>)
 8002e8a:	689b      	ldr	r3, [r3, #8]
 8002e8c:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002e90:	2b0c      	cmp	r3, #12
 8002e92:	d11c      	bne.n	8002ece <HAL_RCC_OscConfig+0x196>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002e94:	4b44      	ldr	r3, [pc, #272]	; (8002fa8 <HAL_RCC_OscConfig+0x270>)
 8002e96:	685b      	ldr	r3, [r3, #4]
 8002e98:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d116      	bne.n	8002ece <HAL_RCC_OscConfig+0x196>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002ea0:	4b41      	ldr	r3, [pc, #260]	; (8002fa8 <HAL_RCC_OscConfig+0x270>)
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	f003 0302 	and.w	r3, r3, #2
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d005      	beq.n	8002eb8 <HAL_RCC_OscConfig+0x180>
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	68db      	ldr	r3, [r3, #12]
 8002eb0:	2b01      	cmp	r3, #1
 8002eb2:	d001      	beq.n	8002eb8 <HAL_RCC_OscConfig+0x180>
      {
        return HAL_ERROR;
 8002eb4:	2301      	movs	r3, #1
 8002eb6:	e18f      	b.n	80031d8 <HAL_RCC_OscConfig+0x4a0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002eb8:	4b3b      	ldr	r3, [pc, #236]	; (8002fa8 <HAL_RCC_OscConfig+0x270>)
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	691b      	ldr	r3, [r3, #16]
 8002ec4:	00db      	lsls	r3, r3, #3
 8002ec6:	4938      	ldr	r1, [pc, #224]	; (8002fa8 <HAL_RCC_OscConfig+0x270>)
 8002ec8:	4313      	orrs	r3, r2
 8002eca:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002ecc:	e03a      	b.n	8002f44 <HAL_RCC_OscConfig+0x20c>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	68db      	ldr	r3, [r3, #12]
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d020      	beq.n	8002f18 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002ed6:	4b35      	ldr	r3, [pc, #212]	; (8002fac <HAL_RCC_OscConfig+0x274>)
 8002ed8:	2201      	movs	r2, #1
 8002eda:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002edc:	f7fe fd96 	bl	8001a0c <HAL_GetTick>
 8002ee0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ee2:	e008      	b.n	8002ef6 <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002ee4:	f7fe fd92 	bl	8001a0c <HAL_GetTick>
 8002ee8:	4602      	mov	r2, r0
 8002eea:	693b      	ldr	r3, [r7, #16]
 8002eec:	1ad3      	subs	r3, r2, r3
 8002eee:	2b02      	cmp	r3, #2
 8002ef0:	d901      	bls.n	8002ef6 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8002ef2:	2303      	movs	r3, #3
 8002ef4:	e170      	b.n	80031d8 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ef6:	4b2c      	ldr	r3, [pc, #176]	; (8002fa8 <HAL_RCC_OscConfig+0x270>)
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f003 0302 	and.w	r3, r3, #2
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d0f0      	beq.n	8002ee4 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f02:	4b29      	ldr	r3, [pc, #164]	; (8002fa8 <HAL_RCC_OscConfig+0x270>)
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	691b      	ldr	r3, [r3, #16]
 8002f0e:	00db      	lsls	r3, r3, #3
 8002f10:	4925      	ldr	r1, [pc, #148]	; (8002fa8 <HAL_RCC_OscConfig+0x270>)
 8002f12:	4313      	orrs	r3, r2
 8002f14:	600b      	str	r3, [r1, #0]
 8002f16:	e015      	b.n	8002f44 <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002f18:	4b24      	ldr	r3, [pc, #144]	; (8002fac <HAL_RCC_OscConfig+0x274>)
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f1e:	f7fe fd75 	bl	8001a0c <HAL_GetTick>
 8002f22:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002f24:	e008      	b.n	8002f38 <HAL_RCC_OscConfig+0x200>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002f26:	f7fe fd71 	bl	8001a0c <HAL_GetTick>
 8002f2a:	4602      	mov	r2, r0
 8002f2c:	693b      	ldr	r3, [r7, #16]
 8002f2e:	1ad3      	subs	r3, r2, r3
 8002f30:	2b02      	cmp	r3, #2
 8002f32:	d901      	bls.n	8002f38 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8002f34:	2303      	movs	r3, #3
 8002f36:	e14f      	b.n	80031d8 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002f38:	4b1b      	ldr	r3, [pc, #108]	; (8002fa8 <HAL_RCC_OscConfig+0x270>)
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f003 0302 	and.w	r3, r3, #2
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d1f0      	bne.n	8002f26 <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	f003 0308 	and.w	r3, r3, #8
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d037      	beq.n	8002fc0 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	695b      	ldr	r3, [r3, #20]
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d016      	beq.n	8002f86 <HAL_RCC_OscConfig+0x24e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002f58:	4b15      	ldr	r3, [pc, #84]	; (8002fb0 <HAL_RCC_OscConfig+0x278>)
 8002f5a:	2201      	movs	r2, #1
 8002f5c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f5e:	f7fe fd55 	bl	8001a0c <HAL_GetTick>
 8002f62:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002f64:	e008      	b.n	8002f78 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002f66:	f7fe fd51 	bl	8001a0c <HAL_GetTick>
 8002f6a:	4602      	mov	r2, r0
 8002f6c:	693b      	ldr	r3, [r7, #16]
 8002f6e:	1ad3      	subs	r3, r2, r3
 8002f70:	2b02      	cmp	r3, #2
 8002f72:	d901      	bls.n	8002f78 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002f74:	2303      	movs	r3, #3
 8002f76:	e12f      	b.n	80031d8 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002f78:	4b0b      	ldr	r3, [pc, #44]	; (8002fa8 <HAL_RCC_OscConfig+0x270>)
 8002f7a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002f7c:	f003 0302 	and.w	r3, r3, #2
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d0f0      	beq.n	8002f66 <HAL_RCC_OscConfig+0x22e>
 8002f84:	e01c      	b.n	8002fc0 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002f86:	4b0a      	ldr	r3, [pc, #40]	; (8002fb0 <HAL_RCC_OscConfig+0x278>)
 8002f88:	2200      	movs	r2, #0
 8002f8a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f8c:	f7fe fd3e 	bl	8001a0c <HAL_GetTick>
 8002f90:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f92:	e00f      	b.n	8002fb4 <HAL_RCC_OscConfig+0x27c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002f94:	f7fe fd3a 	bl	8001a0c <HAL_GetTick>
 8002f98:	4602      	mov	r2, r0
 8002f9a:	693b      	ldr	r3, [r7, #16]
 8002f9c:	1ad3      	subs	r3, r2, r3
 8002f9e:	2b02      	cmp	r3, #2
 8002fa0:	d908      	bls.n	8002fb4 <HAL_RCC_OscConfig+0x27c>
        {
          return HAL_TIMEOUT;
 8002fa2:	2303      	movs	r3, #3
 8002fa4:	e118      	b.n	80031d8 <HAL_RCC_OscConfig+0x4a0>
 8002fa6:	bf00      	nop
 8002fa8:	40023800 	.word	0x40023800
 8002fac:	42470000 	.word	0x42470000
 8002fb0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002fb4:	4b8a      	ldr	r3, [pc, #552]	; (80031e0 <HAL_RCC_OscConfig+0x4a8>)
 8002fb6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002fb8:	f003 0302 	and.w	r3, r3, #2
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d1e9      	bne.n	8002f94 <HAL_RCC_OscConfig+0x25c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f003 0304 	and.w	r3, r3, #4
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	f000 8097 	beq.w	80030fc <HAL_RCC_OscConfig+0x3c4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002fce:	2300      	movs	r3, #0
 8002fd0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002fd2:	4b83      	ldr	r3, [pc, #524]	; (80031e0 <HAL_RCC_OscConfig+0x4a8>)
 8002fd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fd6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d10f      	bne.n	8002ffe <HAL_RCC_OscConfig+0x2c6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002fde:	2300      	movs	r3, #0
 8002fe0:	60fb      	str	r3, [r7, #12]
 8002fe2:	4b7f      	ldr	r3, [pc, #508]	; (80031e0 <HAL_RCC_OscConfig+0x4a8>)
 8002fe4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fe6:	4a7e      	ldr	r2, [pc, #504]	; (80031e0 <HAL_RCC_OscConfig+0x4a8>)
 8002fe8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002fec:	6413      	str	r3, [r2, #64]	; 0x40
 8002fee:	4b7c      	ldr	r3, [pc, #496]	; (80031e0 <HAL_RCC_OscConfig+0x4a8>)
 8002ff0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ff2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ff6:	60fb      	str	r3, [r7, #12]
 8002ff8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002ffa:	2301      	movs	r3, #1
 8002ffc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ffe:	4b79      	ldr	r3, [pc, #484]	; (80031e4 <HAL_RCC_OscConfig+0x4ac>)
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003006:	2b00      	cmp	r3, #0
 8003008:	d118      	bne.n	800303c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800300a:	4b76      	ldr	r3, [pc, #472]	; (80031e4 <HAL_RCC_OscConfig+0x4ac>)
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	4a75      	ldr	r2, [pc, #468]	; (80031e4 <HAL_RCC_OscConfig+0x4ac>)
 8003010:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003014:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003016:	f7fe fcf9 	bl	8001a0c <HAL_GetTick>
 800301a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800301c:	e008      	b.n	8003030 <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800301e:	f7fe fcf5 	bl	8001a0c <HAL_GetTick>
 8003022:	4602      	mov	r2, r0
 8003024:	693b      	ldr	r3, [r7, #16]
 8003026:	1ad3      	subs	r3, r2, r3
 8003028:	2b02      	cmp	r3, #2
 800302a:	d901      	bls.n	8003030 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 800302c:	2303      	movs	r3, #3
 800302e:	e0d3      	b.n	80031d8 <HAL_RCC_OscConfig+0x4a0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003030:	4b6c      	ldr	r3, [pc, #432]	; (80031e4 <HAL_RCC_OscConfig+0x4ac>)
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003038:	2b00      	cmp	r3, #0
 800303a:	d0f0      	beq.n	800301e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	689b      	ldr	r3, [r3, #8]
 8003040:	2b01      	cmp	r3, #1
 8003042:	d106      	bne.n	8003052 <HAL_RCC_OscConfig+0x31a>
 8003044:	4b66      	ldr	r3, [pc, #408]	; (80031e0 <HAL_RCC_OscConfig+0x4a8>)
 8003046:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003048:	4a65      	ldr	r2, [pc, #404]	; (80031e0 <HAL_RCC_OscConfig+0x4a8>)
 800304a:	f043 0301 	orr.w	r3, r3, #1
 800304e:	6713      	str	r3, [r2, #112]	; 0x70
 8003050:	e01c      	b.n	800308c <HAL_RCC_OscConfig+0x354>
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	689b      	ldr	r3, [r3, #8]
 8003056:	2b05      	cmp	r3, #5
 8003058:	d10c      	bne.n	8003074 <HAL_RCC_OscConfig+0x33c>
 800305a:	4b61      	ldr	r3, [pc, #388]	; (80031e0 <HAL_RCC_OscConfig+0x4a8>)
 800305c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800305e:	4a60      	ldr	r2, [pc, #384]	; (80031e0 <HAL_RCC_OscConfig+0x4a8>)
 8003060:	f043 0304 	orr.w	r3, r3, #4
 8003064:	6713      	str	r3, [r2, #112]	; 0x70
 8003066:	4b5e      	ldr	r3, [pc, #376]	; (80031e0 <HAL_RCC_OscConfig+0x4a8>)
 8003068:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800306a:	4a5d      	ldr	r2, [pc, #372]	; (80031e0 <HAL_RCC_OscConfig+0x4a8>)
 800306c:	f043 0301 	orr.w	r3, r3, #1
 8003070:	6713      	str	r3, [r2, #112]	; 0x70
 8003072:	e00b      	b.n	800308c <HAL_RCC_OscConfig+0x354>
 8003074:	4b5a      	ldr	r3, [pc, #360]	; (80031e0 <HAL_RCC_OscConfig+0x4a8>)
 8003076:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003078:	4a59      	ldr	r2, [pc, #356]	; (80031e0 <HAL_RCC_OscConfig+0x4a8>)
 800307a:	f023 0301 	bic.w	r3, r3, #1
 800307e:	6713      	str	r3, [r2, #112]	; 0x70
 8003080:	4b57      	ldr	r3, [pc, #348]	; (80031e0 <HAL_RCC_OscConfig+0x4a8>)
 8003082:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003084:	4a56      	ldr	r2, [pc, #344]	; (80031e0 <HAL_RCC_OscConfig+0x4a8>)
 8003086:	f023 0304 	bic.w	r3, r3, #4
 800308a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	689b      	ldr	r3, [r3, #8]
 8003090:	2b00      	cmp	r3, #0
 8003092:	d015      	beq.n	80030c0 <HAL_RCC_OscConfig+0x388>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003094:	f7fe fcba 	bl	8001a0c <HAL_GetTick>
 8003098:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800309a:	e00a      	b.n	80030b2 <HAL_RCC_OscConfig+0x37a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800309c:	f7fe fcb6 	bl	8001a0c <HAL_GetTick>
 80030a0:	4602      	mov	r2, r0
 80030a2:	693b      	ldr	r3, [r7, #16]
 80030a4:	1ad3      	subs	r3, r2, r3
 80030a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80030aa:	4293      	cmp	r3, r2
 80030ac:	d901      	bls.n	80030b2 <HAL_RCC_OscConfig+0x37a>
        {
          return HAL_TIMEOUT;
 80030ae:	2303      	movs	r3, #3
 80030b0:	e092      	b.n	80031d8 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80030b2:	4b4b      	ldr	r3, [pc, #300]	; (80031e0 <HAL_RCC_OscConfig+0x4a8>)
 80030b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80030b6:	f003 0302 	and.w	r3, r3, #2
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d0ee      	beq.n	800309c <HAL_RCC_OscConfig+0x364>
 80030be:	e014      	b.n	80030ea <HAL_RCC_OscConfig+0x3b2>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030c0:	f7fe fca4 	bl	8001a0c <HAL_GetTick>
 80030c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80030c6:	e00a      	b.n	80030de <HAL_RCC_OscConfig+0x3a6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80030c8:	f7fe fca0 	bl	8001a0c <HAL_GetTick>
 80030cc:	4602      	mov	r2, r0
 80030ce:	693b      	ldr	r3, [r7, #16]
 80030d0:	1ad3      	subs	r3, r2, r3
 80030d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80030d6:	4293      	cmp	r3, r2
 80030d8:	d901      	bls.n	80030de <HAL_RCC_OscConfig+0x3a6>
        {
          return HAL_TIMEOUT;
 80030da:	2303      	movs	r3, #3
 80030dc:	e07c      	b.n	80031d8 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80030de:	4b40      	ldr	r3, [pc, #256]	; (80031e0 <HAL_RCC_OscConfig+0x4a8>)
 80030e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80030e2:	f003 0302 	and.w	r3, r3, #2
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d1ee      	bne.n	80030c8 <HAL_RCC_OscConfig+0x390>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80030ea:	7dfb      	ldrb	r3, [r7, #23]
 80030ec:	2b01      	cmp	r3, #1
 80030ee:	d105      	bne.n	80030fc <HAL_RCC_OscConfig+0x3c4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80030f0:	4b3b      	ldr	r3, [pc, #236]	; (80031e0 <HAL_RCC_OscConfig+0x4a8>)
 80030f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030f4:	4a3a      	ldr	r2, [pc, #232]	; (80031e0 <HAL_RCC_OscConfig+0x4a8>)
 80030f6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80030fa:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	699b      	ldr	r3, [r3, #24]
 8003100:	2b00      	cmp	r3, #0
 8003102:	d068      	beq.n	80031d6 <HAL_RCC_OscConfig+0x49e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003104:	4b36      	ldr	r3, [pc, #216]	; (80031e0 <HAL_RCC_OscConfig+0x4a8>)
 8003106:	689b      	ldr	r3, [r3, #8]
 8003108:	f003 030c 	and.w	r3, r3, #12
 800310c:	2b08      	cmp	r3, #8
 800310e:	d060      	beq.n	80031d2 <HAL_RCC_OscConfig+0x49a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	699b      	ldr	r3, [r3, #24]
 8003114:	2b02      	cmp	r3, #2
 8003116:	d145      	bne.n	80031a4 <HAL_RCC_OscConfig+0x46c>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003118:	4b33      	ldr	r3, [pc, #204]	; (80031e8 <HAL_RCC_OscConfig+0x4b0>)
 800311a:	2200      	movs	r2, #0
 800311c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800311e:	f7fe fc75 	bl	8001a0c <HAL_GetTick>
 8003122:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003124:	e008      	b.n	8003138 <HAL_RCC_OscConfig+0x400>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003126:	f7fe fc71 	bl	8001a0c <HAL_GetTick>
 800312a:	4602      	mov	r2, r0
 800312c:	693b      	ldr	r3, [r7, #16]
 800312e:	1ad3      	subs	r3, r2, r3
 8003130:	2b02      	cmp	r3, #2
 8003132:	d901      	bls.n	8003138 <HAL_RCC_OscConfig+0x400>
          {
            return HAL_TIMEOUT;
 8003134:	2303      	movs	r3, #3
 8003136:	e04f      	b.n	80031d8 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003138:	4b29      	ldr	r3, [pc, #164]	; (80031e0 <HAL_RCC_OscConfig+0x4a8>)
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003140:	2b00      	cmp	r3, #0
 8003142:	d1f0      	bne.n	8003126 <HAL_RCC_OscConfig+0x3ee>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	69da      	ldr	r2, [r3, #28]
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	6a1b      	ldr	r3, [r3, #32]
 800314c:	431a      	orrs	r2, r3
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003152:	019b      	lsls	r3, r3, #6
 8003154:	431a      	orrs	r2, r3
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800315a:	085b      	lsrs	r3, r3, #1
 800315c:	3b01      	subs	r3, #1
 800315e:	041b      	lsls	r3, r3, #16
 8003160:	431a      	orrs	r2, r3
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003166:	061b      	lsls	r3, r3, #24
 8003168:	431a      	orrs	r2, r3
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800316e:	071b      	lsls	r3, r3, #28
 8003170:	491b      	ldr	r1, [pc, #108]	; (80031e0 <HAL_RCC_OscConfig+0x4a8>)
 8003172:	4313      	orrs	r3, r2
 8003174:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003176:	4b1c      	ldr	r3, [pc, #112]	; (80031e8 <HAL_RCC_OscConfig+0x4b0>)
 8003178:	2201      	movs	r2, #1
 800317a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800317c:	f7fe fc46 	bl	8001a0c <HAL_GetTick>
 8003180:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003182:	e008      	b.n	8003196 <HAL_RCC_OscConfig+0x45e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003184:	f7fe fc42 	bl	8001a0c <HAL_GetTick>
 8003188:	4602      	mov	r2, r0
 800318a:	693b      	ldr	r3, [r7, #16]
 800318c:	1ad3      	subs	r3, r2, r3
 800318e:	2b02      	cmp	r3, #2
 8003190:	d901      	bls.n	8003196 <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 8003192:	2303      	movs	r3, #3
 8003194:	e020      	b.n	80031d8 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003196:	4b12      	ldr	r3, [pc, #72]	; (80031e0 <HAL_RCC_OscConfig+0x4a8>)
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d0f0      	beq.n	8003184 <HAL_RCC_OscConfig+0x44c>
 80031a2:	e018      	b.n	80031d6 <HAL_RCC_OscConfig+0x49e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80031a4:	4b10      	ldr	r3, [pc, #64]	; (80031e8 <HAL_RCC_OscConfig+0x4b0>)
 80031a6:	2200      	movs	r2, #0
 80031a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031aa:	f7fe fc2f 	bl	8001a0c <HAL_GetTick>
 80031ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80031b0:	e008      	b.n	80031c4 <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80031b2:	f7fe fc2b 	bl	8001a0c <HAL_GetTick>
 80031b6:	4602      	mov	r2, r0
 80031b8:	693b      	ldr	r3, [r7, #16]
 80031ba:	1ad3      	subs	r3, r2, r3
 80031bc:	2b02      	cmp	r3, #2
 80031be:	d901      	bls.n	80031c4 <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 80031c0:	2303      	movs	r3, #3
 80031c2:	e009      	b.n	80031d8 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80031c4:	4b06      	ldr	r3, [pc, #24]	; (80031e0 <HAL_RCC_OscConfig+0x4a8>)
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d1f0      	bne.n	80031b2 <HAL_RCC_OscConfig+0x47a>
 80031d0:	e001      	b.n	80031d6 <HAL_RCC_OscConfig+0x49e>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 80031d2:	2301      	movs	r3, #1
 80031d4:	e000      	b.n	80031d8 <HAL_RCC_OscConfig+0x4a0>
    }
  }
  return HAL_OK;
 80031d6:	2300      	movs	r3, #0
}
 80031d8:	4618      	mov	r0, r3
 80031da:	3718      	adds	r7, #24
 80031dc:	46bd      	mov	sp, r7
 80031de:	bd80      	pop	{r7, pc}
 80031e0:	40023800 	.word	0x40023800
 80031e4:	40007000 	.word	0x40007000
 80031e8:	42470060 	.word	0x42470060

080031ec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80031ec:	b580      	push	{r7, lr}
 80031ee:	b082      	sub	sp, #8
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d101      	bne.n	80031fe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80031fa:	2301      	movs	r3, #1
 80031fc:	e01d      	b.n	800323a <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003204:	b2db      	uxtb	r3, r3
 8003206:	2b00      	cmp	r3, #0
 8003208:	d106      	bne.n	8003218 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	2200      	movs	r2, #0
 800320e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003212:	6878      	ldr	r0, [r7, #4]
 8003214:	f7fe f9e0 	bl	80015d8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	2202      	movs	r2, #2
 800321c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681a      	ldr	r2, [r3, #0]
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	3304      	adds	r3, #4
 8003228:	4619      	mov	r1, r3
 800322a:	4610      	mov	r0, r2
 800322c:	f000 f95e 	bl	80034ec <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	2201      	movs	r2, #1
 8003234:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003238:	2300      	movs	r3, #0
}
 800323a:	4618      	mov	r0, r3
 800323c:	3708      	adds	r7, #8
 800323e:	46bd      	mov	sp, r7
 8003240:	bd80      	pop	{r7, pc}

08003242 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003242:	b480      	push	{r7}
 8003244:	b085      	sub	sp, #20
 8003246:	af00      	add	r7, sp, #0
 8003248:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	68da      	ldr	r2, [r3, #12]
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	f042 0201 	orr.w	r2, r2, #1
 8003258:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	689b      	ldr	r3, [r3, #8]
 8003260:	f003 0307 	and.w	r3, r3, #7
 8003264:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	2b06      	cmp	r3, #6
 800326a:	d007      	beq.n	800327c <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	681a      	ldr	r2, [r3, #0]
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f042 0201 	orr.w	r2, r2, #1
 800327a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800327c:	2300      	movs	r3, #0
}
 800327e:	4618      	mov	r0, r3
 8003280:	3714      	adds	r7, #20
 8003282:	46bd      	mov	sp, r7
 8003284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003288:	4770      	bx	lr

0800328a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800328a:	b580      	push	{r7, lr}
 800328c:	b082      	sub	sp, #8
 800328e:	af00      	add	r7, sp, #0
 8003290:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	691b      	ldr	r3, [r3, #16]
 8003298:	f003 0302 	and.w	r3, r3, #2
 800329c:	2b02      	cmp	r3, #2
 800329e:	d122      	bne.n	80032e6 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	68db      	ldr	r3, [r3, #12]
 80032a6:	f003 0302 	and.w	r3, r3, #2
 80032aa:	2b02      	cmp	r3, #2
 80032ac:	d11b      	bne.n	80032e6 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f06f 0202 	mvn.w	r2, #2
 80032b6:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	2201      	movs	r2, #1
 80032bc:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	699b      	ldr	r3, [r3, #24]
 80032c4:	f003 0303 	and.w	r3, r3, #3
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d003      	beq.n	80032d4 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80032cc:	6878      	ldr	r0, [r7, #4]
 80032ce:	f000 f8ee 	bl	80034ae <HAL_TIM_IC_CaptureCallback>
 80032d2:	e005      	b.n	80032e0 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80032d4:	6878      	ldr	r0, [r7, #4]
 80032d6:	f000 f8e0 	bl	800349a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80032da:	6878      	ldr	r0, [r7, #4]
 80032dc:	f000 f8f1 	bl	80034c2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	2200      	movs	r2, #0
 80032e4:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	691b      	ldr	r3, [r3, #16]
 80032ec:	f003 0304 	and.w	r3, r3, #4
 80032f0:	2b04      	cmp	r3, #4
 80032f2:	d122      	bne.n	800333a <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	68db      	ldr	r3, [r3, #12]
 80032fa:	f003 0304 	and.w	r3, r3, #4
 80032fe:	2b04      	cmp	r3, #4
 8003300:	d11b      	bne.n	800333a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f06f 0204 	mvn.w	r2, #4
 800330a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	2202      	movs	r2, #2
 8003310:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	699b      	ldr	r3, [r3, #24]
 8003318:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800331c:	2b00      	cmp	r3, #0
 800331e:	d003      	beq.n	8003328 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003320:	6878      	ldr	r0, [r7, #4]
 8003322:	f000 f8c4 	bl	80034ae <HAL_TIM_IC_CaptureCallback>
 8003326:	e005      	b.n	8003334 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003328:	6878      	ldr	r0, [r7, #4]
 800332a:	f000 f8b6 	bl	800349a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800332e:	6878      	ldr	r0, [r7, #4]
 8003330:	f000 f8c7 	bl	80034c2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	2200      	movs	r2, #0
 8003338:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	691b      	ldr	r3, [r3, #16]
 8003340:	f003 0308 	and.w	r3, r3, #8
 8003344:	2b08      	cmp	r3, #8
 8003346:	d122      	bne.n	800338e <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	68db      	ldr	r3, [r3, #12]
 800334e:	f003 0308 	and.w	r3, r3, #8
 8003352:	2b08      	cmp	r3, #8
 8003354:	d11b      	bne.n	800338e <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f06f 0208 	mvn.w	r2, #8
 800335e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	2204      	movs	r2, #4
 8003364:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	69db      	ldr	r3, [r3, #28]
 800336c:	f003 0303 	and.w	r3, r3, #3
 8003370:	2b00      	cmp	r3, #0
 8003372:	d003      	beq.n	800337c <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003374:	6878      	ldr	r0, [r7, #4]
 8003376:	f000 f89a 	bl	80034ae <HAL_TIM_IC_CaptureCallback>
 800337a:	e005      	b.n	8003388 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800337c:	6878      	ldr	r0, [r7, #4]
 800337e:	f000 f88c 	bl	800349a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003382:	6878      	ldr	r0, [r7, #4]
 8003384:	f000 f89d 	bl	80034c2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	2200      	movs	r2, #0
 800338c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	691b      	ldr	r3, [r3, #16]
 8003394:	f003 0310 	and.w	r3, r3, #16
 8003398:	2b10      	cmp	r3, #16
 800339a:	d122      	bne.n	80033e2 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	68db      	ldr	r3, [r3, #12]
 80033a2:	f003 0310 	and.w	r3, r3, #16
 80033a6:	2b10      	cmp	r3, #16
 80033a8:	d11b      	bne.n	80033e2 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f06f 0210 	mvn.w	r2, #16
 80033b2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	2208      	movs	r2, #8
 80033b8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	69db      	ldr	r3, [r3, #28]
 80033c0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d003      	beq.n	80033d0 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80033c8:	6878      	ldr	r0, [r7, #4]
 80033ca:	f000 f870 	bl	80034ae <HAL_TIM_IC_CaptureCallback>
 80033ce:	e005      	b.n	80033dc <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80033d0:	6878      	ldr	r0, [r7, #4]
 80033d2:	f000 f862 	bl	800349a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80033d6:	6878      	ldr	r0, [r7, #4]
 80033d8:	f000 f873 	bl	80034c2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	2200      	movs	r2, #0
 80033e0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	691b      	ldr	r3, [r3, #16]
 80033e8:	f003 0301 	and.w	r3, r3, #1
 80033ec:	2b01      	cmp	r3, #1
 80033ee:	d10e      	bne.n	800340e <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	68db      	ldr	r3, [r3, #12]
 80033f6:	f003 0301 	and.w	r3, r3, #1
 80033fa:	2b01      	cmp	r3, #1
 80033fc:	d107      	bne.n	800340e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f06f 0201 	mvn.w	r2, #1
 8003406:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003408:	6878      	ldr	r0, [r7, #4]
 800340a:	f7fe f875 	bl	80014f8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	691b      	ldr	r3, [r3, #16]
 8003414:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003418:	2b80      	cmp	r3, #128	; 0x80
 800341a:	d10e      	bne.n	800343a <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	68db      	ldr	r3, [r3, #12]
 8003422:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003426:	2b80      	cmp	r3, #128	; 0x80
 8003428:	d107      	bne.n	800343a <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003432:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003434:	6878      	ldr	r0, [r7, #4]
 8003436:	f000 f97f 	bl	8003738 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	691b      	ldr	r3, [r3, #16]
 8003440:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003444:	2b40      	cmp	r3, #64	; 0x40
 8003446:	d10e      	bne.n	8003466 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	68db      	ldr	r3, [r3, #12]
 800344e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003452:	2b40      	cmp	r3, #64	; 0x40
 8003454:	d107      	bne.n	8003466 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800345e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003460:	6878      	ldr	r0, [r7, #4]
 8003462:	f000 f838 	bl	80034d6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	691b      	ldr	r3, [r3, #16]
 800346c:	f003 0320 	and.w	r3, r3, #32
 8003470:	2b20      	cmp	r3, #32
 8003472:	d10e      	bne.n	8003492 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	68db      	ldr	r3, [r3, #12]
 800347a:	f003 0320 	and.w	r3, r3, #32
 800347e:	2b20      	cmp	r3, #32
 8003480:	d107      	bne.n	8003492 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f06f 0220 	mvn.w	r2, #32
 800348a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800348c:	6878      	ldr	r0, [r7, #4]
 800348e:	f000 f949 	bl	8003724 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003492:	bf00      	nop
 8003494:	3708      	adds	r7, #8
 8003496:	46bd      	mov	sp, r7
 8003498:	bd80      	pop	{r7, pc}

0800349a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800349a:	b480      	push	{r7}
 800349c:	b083      	sub	sp, #12
 800349e:	af00      	add	r7, sp, #0
 80034a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80034a2:	bf00      	nop
 80034a4:	370c      	adds	r7, #12
 80034a6:	46bd      	mov	sp, r7
 80034a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ac:	4770      	bx	lr

080034ae <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80034ae:	b480      	push	{r7}
 80034b0:	b083      	sub	sp, #12
 80034b2:	af00      	add	r7, sp, #0
 80034b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80034b6:	bf00      	nop
 80034b8:	370c      	adds	r7, #12
 80034ba:	46bd      	mov	sp, r7
 80034bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c0:	4770      	bx	lr

080034c2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80034c2:	b480      	push	{r7}
 80034c4:	b083      	sub	sp, #12
 80034c6:	af00      	add	r7, sp, #0
 80034c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80034ca:	bf00      	nop
 80034cc:	370c      	adds	r7, #12
 80034ce:	46bd      	mov	sp, r7
 80034d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d4:	4770      	bx	lr

080034d6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80034d6:	b480      	push	{r7}
 80034d8:	b083      	sub	sp, #12
 80034da:	af00      	add	r7, sp, #0
 80034dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80034de:	bf00      	nop
 80034e0:	370c      	adds	r7, #12
 80034e2:	46bd      	mov	sp, r7
 80034e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e8:	4770      	bx	lr
	...

080034ec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80034ec:	b480      	push	{r7}
 80034ee:	b085      	sub	sp, #20
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	6078      	str	r0, [r7, #4]
 80034f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	4a40      	ldr	r2, [pc, #256]	; (8003600 <TIM_Base_SetConfig+0x114>)
 8003500:	4293      	cmp	r3, r2
 8003502:	d013      	beq.n	800352c <TIM_Base_SetConfig+0x40>
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800350a:	d00f      	beq.n	800352c <TIM_Base_SetConfig+0x40>
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	4a3d      	ldr	r2, [pc, #244]	; (8003604 <TIM_Base_SetConfig+0x118>)
 8003510:	4293      	cmp	r3, r2
 8003512:	d00b      	beq.n	800352c <TIM_Base_SetConfig+0x40>
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	4a3c      	ldr	r2, [pc, #240]	; (8003608 <TIM_Base_SetConfig+0x11c>)
 8003518:	4293      	cmp	r3, r2
 800351a:	d007      	beq.n	800352c <TIM_Base_SetConfig+0x40>
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	4a3b      	ldr	r2, [pc, #236]	; (800360c <TIM_Base_SetConfig+0x120>)
 8003520:	4293      	cmp	r3, r2
 8003522:	d003      	beq.n	800352c <TIM_Base_SetConfig+0x40>
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	4a3a      	ldr	r2, [pc, #232]	; (8003610 <TIM_Base_SetConfig+0x124>)
 8003528:	4293      	cmp	r3, r2
 800352a:	d108      	bne.n	800353e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003532:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003534:	683b      	ldr	r3, [r7, #0]
 8003536:	685b      	ldr	r3, [r3, #4]
 8003538:	68fa      	ldr	r2, [r7, #12]
 800353a:	4313      	orrs	r3, r2
 800353c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	4a2f      	ldr	r2, [pc, #188]	; (8003600 <TIM_Base_SetConfig+0x114>)
 8003542:	4293      	cmp	r3, r2
 8003544:	d02b      	beq.n	800359e <TIM_Base_SetConfig+0xb2>
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800354c:	d027      	beq.n	800359e <TIM_Base_SetConfig+0xb2>
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	4a2c      	ldr	r2, [pc, #176]	; (8003604 <TIM_Base_SetConfig+0x118>)
 8003552:	4293      	cmp	r3, r2
 8003554:	d023      	beq.n	800359e <TIM_Base_SetConfig+0xb2>
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	4a2b      	ldr	r2, [pc, #172]	; (8003608 <TIM_Base_SetConfig+0x11c>)
 800355a:	4293      	cmp	r3, r2
 800355c:	d01f      	beq.n	800359e <TIM_Base_SetConfig+0xb2>
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	4a2a      	ldr	r2, [pc, #168]	; (800360c <TIM_Base_SetConfig+0x120>)
 8003562:	4293      	cmp	r3, r2
 8003564:	d01b      	beq.n	800359e <TIM_Base_SetConfig+0xb2>
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	4a29      	ldr	r2, [pc, #164]	; (8003610 <TIM_Base_SetConfig+0x124>)
 800356a:	4293      	cmp	r3, r2
 800356c:	d017      	beq.n	800359e <TIM_Base_SetConfig+0xb2>
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	4a28      	ldr	r2, [pc, #160]	; (8003614 <TIM_Base_SetConfig+0x128>)
 8003572:	4293      	cmp	r3, r2
 8003574:	d013      	beq.n	800359e <TIM_Base_SetConfig+0xb2>
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	4a27      	ldr	r2, [pc, #156]	; (8003618 <TIM_Base_SetConfig+0x12c>)
 800357a:	4293      	cmp	r3, r2
 800357c:	d00f      	beq.n	800359e <TIM_Base_SetConfig+0xb2>
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	4a26      	ldr	r2, [pc, #152]	; (800361c <TIM_Base_SetConfig+0x130>)
 8003582:	4293      	cmp	r3, r2
 8003584:	d00b      	beq.n	800359e <TIM_Base_SetConfig+0xb2>
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	4a25      	ldr	r2, [pc, #148]	; (8003620 <TIM_Base_SetConfig+0x134>)
 800358a:	4293      	cmp	r3, r2
 800358c:	d007      	beq.n	800359e <TIM_Base_SetConfig+0xb2>
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	4a24      	ldr	r2, [pc, #144]	; (8003624 <TIM_Base_SetConfig+0x138>)
 8003592:	4293      	cmp	r3, r2
 8003594:	d003      	beq.n	800359e <TIM_Base_SetConfig+0xb2>
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	4a23      	ldr	r2, [pc, #140]	; (8003628 <TIM_Base_SetConfig+0x13c>)
 800359a:	4293      	cmp	r3, r2
 800359c:	d108      	bne.n	80035b0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80035a4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80035a6:	683b      	ldr	r3, [r7, #0]
 80035a8:	68db      	ldr	r3, [r3, #12]
 80035aa:	68fa      	ldr	r2, [r7, #12]
 80035ac:	4313      	orrs	r3, r2
 80035ae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80035b6:	683b      	ldr	r3, [r7, #0]
 80035b8:	695b      	ldr	r3, [r3, #20]
 80035ba:	4313      	orrs	r3, r2
 80035bc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	68fa      	ldr	r2, [r7, #12]
 80035c2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80035c4:	683b      	ldr	r3, [r7, #0]
 80035c6:	689a      	ldr	r2, [r3, #8]
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80035cc:	683b      	ldr	r3, [r7, #0]
 80035ce:	681a      	ldr	r2, [r3, #0]
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	4a0a      	ldr	r2, [pc, #40]	; (8003600 <TIM_Base_SetConfig+0x114>)
 80035d8:	4293      	cmp	r3, r2
 80035da:	d003      	beq.n	80035e4 <TIM_Base_SetConfig+0xf8>
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	4a0c      	ldr	r2, [pc, #48]	; (8003610 <TIM_Base_SetConfig+0x124>)
 80035e0:	4293      	cmp	r3, r2
 80035e2:	d103      	bne.n	80035ec <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80035e4:	683b      	ldr	r3, [r7, #0]
 80035e6:	691a      	ldr	r2, [r3, #16]
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	2201      	movs	r2, #1
 80035f0:	615a      	str	r2, [r3, #20]
}
 80035f2:	bf00      	nop
 80035f4:	3714      	adds	r7, #20
 80035f6:	46bd      	mov	sp, r7
 80035f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fc:	4770      	bx	lr
 80035fe:	bf00      	nop
 8003600:	40010000 	.word	0x40010000
 8003604:	40000400 	.word	0x40000400
 8003608:	40000800 	.word	0x40000800
 800360c:	40000c00 	.word	0x40000c00
 8003610:	40010400 	.word	0x40010400
 8003614:	40014000 	.word	0x40014000
 8003618:	40014400 	.word	0x40014400
 800361c:	40014800 	.word	0x40014800
 8003620:	40001800 	.word	0x40001800
 8003624:	40001c00 	.word	0x40001c00
 8003628:	40002000 	.word	0x40002000

0800362c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800362c:	b480      	push	{r7}
 800362e:	b085      	sub	sp, #20
 8003630:	af00      	add	r7, sp, #0
 8003632:	6078      	str	r0, [r7, #4]
 8003634:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800363c:	2b01      	cmp	r3, #1
 800363e:	d101      	bne.n	8003644 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003640:	2302      	movs	r3, #2
 8003642:	e05a      	b.n	80036fa <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	2201      	movs	r2, #1
 8003648:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	2202      	movs	r2, #2
 8003650:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	685b      	ldr	r3, [r3, #4]
 800365a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	689b      	ldr	r3, [r3, #8]
 8003662:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800366a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800366c:	683b      	ldr	r3, [r7, #0]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	68fa      	ldr	r2, [r7, #12]
 8003672:	4313      	orrs	r3, r2
 8003674:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	68fa      	ldr	r2, [r7, #12]
 800367c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	4a21      	ldr	r2, [pc, #132]	; (8003708 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8003684:	4293      	cmp	r3, r2
 8003686:	d022      	beq.n	80036ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003690:	d01d      	beq.n	80036ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	4a1d      	ldr	r2, [pc, #116]	; (800370c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8003698:	4293      	cmp	r3, r2
 800369a:	d018      	beq.n	80036ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	4a1b      	ldr	r2, [pc, #108]	; (8003710 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80036a2:	4293      	cmp	r3, r2
 80036a4:	d013      	beq.n	80036ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	4a1a      	ldr	r2, [pc, #104]	; (8003714 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80036ac:	4293      	cmp	r3, r2
 80036ae:	d00e      	beq.n	80036ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	4a18      	ldr	r2, [pc, #96]	; (8003718 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80036b6:	4293      	cmp	r3, r2
 80036b8:	d009      	beq.n	80036ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	4a17      	ldr	r2, [pc, #92]	; (800371c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80036c0:	4293      	cmp	r3, r2
 80036c2:	d004      	beq.n	80036ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	4a15      	ldr	r2, [pc, #84]	; (8003720 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80036ca:	4293      	cmp	r3, r2
 80036cc:	d10c      	bne.n	80036e8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80036ce:	68bb      	ldr	r3, [r7, #8]
 80036d0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80036d4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80036d6:	683b      	ldr	r3, [r7, #0]
 80036d8:	685b      	ldr	r3, [r3, #4]
 80036da:	68ba      	ldr	r2, [r7, #8]
 80036dc:	4313      	orrs	r3, r2
 80036de:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	68ba      	ldr	r2, [r7, #8]
 80036e6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	2201      	movs	r2, #1
 80036ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	2200      	movs	r2, #0
 80036f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80036f8:	2300      	movs	r3, #0
}
 80036fa:	4618      	mov	r0, r3
 80036fc:	3714      	adds	r7, #20
 80036fe:	46bd      	mov	sp, r7
 8003700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003704:	4770      	bx	lr
 8003706:	bf00      	nop
 8003708:	40010000 	.word	0x40010000
 800370c:	40000400 	.word	0x40000400
 8003710:	40000800 	.word	0x40000800
 8003714:	40000c00 	.word	0x40000c00
 8003718:	40010400 	.word	0x40010400
 800371c:	40014000 	.word	0x40014000
 8003720:	40001800 	.word	0x40001800

08003724 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003724:	b480      	push	{r7}
 8003726:	b083      	sub	sp, #12
 8003728:	af00      	add	r7, sp, #0
 800372a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800372c:	bf00      	nop
 800372e:	370c      	adds	r7, #12
 8003730:	46bd      	mov	sp, r7
 8003732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003736:	4770      	bx	lr

08003738 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003738:	b480      	push	{r7}
 800373a:	b083      	sub	sp, #12
 800373c:	af00      	add	r7, sp, #0
 800373e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003740:	bf00      	nop
 8003742:	370c      	adds	r7, #12
 8003744:	46bd      	mov	sp, r7
 8003746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800374a:	4770      	bx	lr

0800374c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800374c:	b580      	push	{r7, lr}
 800374e:	b082      	sub	sp, #8
 8003750:	af00      	add	r7, sp, #0
 8003752:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	2b00      	cmp	r3, #0
 8003758:	d101      	bne.n	800375e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800375a:	2301      	movs	r3, #1
 800375c:	e03f      	b.n	80037de <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003764:	b2db      	uxtb	r3, r3
 8003766:	2b00      	cmp	r3, #0
 8003768:	d106      	bne.n	8003778 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	2200      	movs	r2, #0
 800376e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003772:	6878      	ldr	r0, [r7, #4]
 8003774:	f7fd ff58 	bl	8001628 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	2224      	movs	r2, #36	; 0x24
 800377c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	68da      	ldr	r2, [r3, #12]
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800378e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003790:	6878      	ldr	r0, [r7, #4]
 8003792:	f000 fc19 	bl	8003fc8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	691a      	ldr	r2, [r3, #16]
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80037a4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	695a      	ldr	r2, [r3, #20]
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80037b4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	68da      	ldr	r2, [r3, #12]
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80037c4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	2200      	movs	r2, #0
 80037ca:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	2220      	movs	r2, #32
 80037d0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	2220      	movs	r2, #32
 80037d8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80037dc:	2300      	movs	r3, #0
}
 80037de:	4618      	mov	r0, r3
 80037e0:	3708      	adds	r7, #8
 80037e2:	46bd      	mov	sp, r7
 80037e4:	bd80      	pop	{r7, pc}

080037e6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80037e6:	b580      	push	{r7, lr}
 80037e8:	b088      	sub	sp, #32
 80037ea:	af02      	add	r7, sp, #8
 80037ec:	60f8      	str	r0, [r7, #12]
 80037ee:	60b9      	str	r1, [r7, #8]
 80037f0:	603b      	str	r3, [r7, #0]
 80037f2:	4613      	mov	r3, r2
 80037f4:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 80037f6:	2300      	movs	r3, #0
 80037f8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003800:	b2db      	uxtb	r3, r3
 8003802:	2b20      	cmp	r3, #32
 8003804:	f040 8083 	bne.w	800390e <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8003808:	68bb      	ldr	r3, [r7, #8]
 800380a:	2b00      	cmp	r3, #0
 800380c:	d002      	beq.n	8003814 <HAL_UART_Transmit+0x2e>
 800380e:	88fb      	ldrh	r3, [r7, #6]
 8003810:	2b00      	cmp	r3, #0
 8003812:	d101      	bne.n	8003818 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8003814:	2301      	movs	r3, #1
 8003816:	e07b      	b.n	8003910 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800381e:	2b01      	cmp	r3, #1
 8003820:	d101      	bne.n	8003826 <HAL_UART_Transmit+0x40>
 8003822:	2302      	movs	r3, #2
 8003824:	e074      	b.n	8003910 <HAL_UART_Transmit+0x12a>
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	2201      	movs	r2, #1
 800382a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	2200      	movs	r2, #0
 8003832:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	2221      	movs	r2, #33	; 0x21
 8003838:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800383c:	f7fe f8e6 	bl	8001a0c <HAL_GetTick>
 8003840:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	88fa      	ldrh	r2, [r7, #6]
 8003846:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	88fa      	ldrh	r2, [r7, #6]
 800384c:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	2200      	movs	r2, #0
 8003852:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8003856:	e042      	b.n	80038de <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800385c:	b29b      	uxth	r3, r3
 800385e:	3b01      	subs	r3, #1
 8003860:	b29a      	uxth	r2, r3
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	689b      	ldr	r3, [r3, #8]
 800386a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800386e:	d122      	bne.n	80038b6 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003870:	683b      	ldr	r3, [r7, #0]
 8003872:	9300      	str	r3, [sp, #0]
 8003874:	697b      	ldr	r3, [r7, #20]
 8003876:	2200      	movs	r2, #0
 8003878:	2180      	movs	r1, #128	; 0x80
 800387a:	68f8      	ldr	r0, [r7, #12]
 800387c:	f000 fa38 	bl	8003cf0 <UART_WaitOnFlagUntilTimeout>
 8003880:	4603      	mov	r3, r0
 8003882:	2b00      	cmp	r3, #0
 8003884:	d001      	beq.n	800388a <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8003886:	2303      	movs	r3, #3
 8003888:	e042      	b.n	8003910 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 800388a:	68bb      	ldr	r3, [r7, #8]
 800388c:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800388e:	693b      	ldr	r3, [r7, #16]
 8003890:	881b      	ldrh	r3, [r3, #0]
 8003892:	461a      	mov	r2, r3
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800389c:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	691b      	ldr	r3, [r3, #16]
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d103      	bne.n	80038ae <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 80038a6:	68bb      	ldr	r3, [r7, #8]
 80038a8:	3302      	adds	r3, #2
 80038aa:	60bb      	str	r3, [r7, #8]
 80038ac:	e017      	b.n	80038de <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 80038ae:	68bb      	ldr	r3, [r7, #8]
 80038b0:	3301      	adds	r3, #1
 80038b2:	60bb      	str	r3, [r7, #8]
 80038b4:	e013      	b.n	80038de <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80038b6:	683b      	ldr	r3, [r7, #0]
 80038b8:	9300      	str	r3, [sp, #0]
 80038ba:	697b      	ldr	r3, [r7, #20]
 80038bc:	2200      	movs	r2, #0
 80038be:	2180      	movs	r1, #128	; 0x80
 80038c0:	68f8      	ldr	r0, [r7, #12]
 80038c2:	f000 fa15 	bl	8003cf0 <UART_WaitOnFlagUntilTimeout>
 80038c6:	4603      	mov	r3, r0
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d001      	beq.n	80038d0 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 80038cc:	2303      	movs	r3, #3
 80038ce:	e01f      	b.n	8003910 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80038d0:	68bb      	ldr	r3, [r7, #8]
 80038d2:	1c5a      	adds	r2, r3, #1
 80038d4:	60ba      	str	r2, [r7, #8]
 80038d6:	781a      	ldrb	r2, [r3, #0]
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80038e2:	b29b      	uxth	r3, r3
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d1b7      	bne.n	8003858 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80038e8:	683b      	ldr	r3, [r7, #0]
 80038ea:	9300      	str	r3, [sp, #0]
 80038ec:	697b      	ldr	r3, [r7, #20]
 80038ee:	2200      	movs	r2, #0
 80038f0:	2140      	movs	r1, #64	; 0x40
 80038f2:	68f8      	ldr	r0, [r7, #12]
 80038f4:	f000 f9fc 	bl	8003cf0 <UART_WaitOnFlagUntilTimeout>
 80038f8:	4603      	mov	r3, r0
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d001      	beq.n	8003902 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 80038fe:	2303      	movs	r3, #3
 8003900:	e006      	b.n	8003910 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	2220      	movs	r2, #32
 8003906:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 800390a:	2300      	movs	r3, #0
 800390c:	e000      	b.n	8003910 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 800390e:	2302      	movs	r3, #2
  }
}
 8003910:	4618      	mov	r0, r3
 8003912:	3718      	adds	r7, #24
 8003914:	46bd      	mov	sp, r7
 8003916:	bd80      	pop	{r7, pc}

08003918 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003918:	b480      	push	{r7}
 800391a:	b085      	sub	sp, #20
 800391c:	af00      	add	r7, sp, #0
 800391e:	60f8      	str	r0, [r7, #12]
 8003920:	60b9      	str	r1, [r7, #8]
 8003922:	4613      	mov	r3, r2
 8003924:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800392c:	b2db      	uxtb	r3, r3
 800392e:	2b20      	cmp	r3, #32
 8003930:	d140      	bne.n	80039b4 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003932:	68bb      	ldr	r3, [r7, #8]
 8003934:	2b00      	cmp	r3, #0
 8003936:	d002      	beq.n	800393e <HAL_UART_Receive_IT+0x26>
 8003938:	88fb      	ldrh	r3, [r7, #6]
 800393a:	2b00      	cmp	r3, #0
 800393c:	d101      	bne.n	8003942 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800393e:	2301      	movs	r3, #1
 8003940:	e039      	b.n	80039b6 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003948:	2b01      	cmp	r3, #1
 800394a:	d101      	bne.n	8003950 <HAL_UART_Receive_IT+0x38>
 800394c:	2302      	movs	r3, #2
 800394e:	e032      	b.n	80039b6 <HAL_UART_Receive_IT+0x9e>
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	2201      	movs	r2, #1
 8003954:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	68ba      	ldr	r2, [r7, #8]
 800395c:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	88fa      	ldrh	r2, [r7, #6]
 8003962:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	88fa      	ldrh	r2, [r7, #6]
 8003968:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	2200      	movs	r2, #0
 800396e:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	2222      	movs	r2, #34	; 0x22
 8003974:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	2200      	movs	r2, #0
 800397c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	68da      	ldr	r2, [r3, #12]
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800398e:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	695a      	ldr	r2, [r3, #20]
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f042 0201 	orr.w	r2, r2, #1
 800399e:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	68da      	ldr	r2, [r3, #12]
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f042 0220 	orr.w	r2, r2, #32
 80039ae:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80039b0:	2300      	movs	r3, #0
 80039b2:	e000      	b.n	80039b6 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 80039b4:	2302      	movs	r3, #2
  }
}
 80039b6:	4618      	mov	r0, r3
 80039b8:	3714      	adds	r7, #20
 80039ba:	46bd      	mov	sp, r7
 80039bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c0:	4770      	bx	lr

080039c2 <HAL_UART_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart)
{
 80039c2:	b580      	push	{r7, lr}
 80039c4:	b082      	sub	sp, #8
 80039c6:	af00      	add	r7, sp, #0
 80039c8:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	68da      	ldr	r2, [r3, #12]
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	f422 72f0 	bic.w	r2, r2, #480	; 0x1e0
 80039d8:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	695a      	ldr	r2, [r3, #20]
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	f022 0201 	bic.w	r2, r2, #1
 80039e8:	615a      	str	r2, [r3, #20]

  /* Disable the UART DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	695b      	ldr	r3, [r3, #20]
 80039f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80039f4:	2b80      	cmp	r3, #128	; 0x80
 80039f6:	d124      	bne.n	8003a42 <HAL_UART_Abort+0x80>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	695a      	ldr	r2, [r3, #20]
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003a06:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Tx stream: use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d018      	beq.n	8003a42 <HAL_UART_Abort+0x80>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a14:	2200      	movs	r2, #0
 8003a16:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a1c:	4618      	mov	r0, r3
 8003a1e:	f7fe f9e3 	bl	8001de8 <HAL_DMA_Abort>
 8003a22:	4603      	mov	r3, r0
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d00c      	beq.n	8003a42 <HAL_UART_Abort+0x80>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a2c:	4618      	mov	r0, r3
 8003a2e:	f7fe fbf7 	bl	8002220 <HAL_DMA_GetError>
 8003a32:	4603      	mov	r3, r0
 8003a34:	2b20      	cmp	r3, #32
 8003a36:	d104      	bne.n	8003a42 <HAL_UART_Abort+0x80>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	2210      	movs	r2, #16
 8003a3c:	63da      	str	r2, [r3, #60]	; 0x3c

          return HAL_TIMEOUT;
 8003a3e:	2303      	movs	r3, #3
 8003a40:	e03d      	b.n	8003abe <HAL_UART_Abort+0xfc>
      }
    }
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	695b      	ldr	r3, [r3, #20]
 8003a48:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a4c:	2b40      	cmp	r3, #64	; 0x40
 8003a4e:	d124      	bne.n	8003a9a <HAL_UART_Abort+0xd8>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	695a      	ldr	r2, [r3, #20]
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003a5e:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Rx stream: use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d018      	beq.n	8003a9a <HAL_UART_Abort+0xd8>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a6c:	2200      	movs	r2, #0
 8003a6e:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a74:	4618      	mov	r0, r3
 8003a76:	f7fe f9b7 	bl	8001de8 <HAL_DMA_Abort>
 8003a7a:	4603      	mov	r3, r0
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d00c      	beq.n	8003a9a <HAL_UART_Abort+0xd8>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a84:	4618      	mov	r0, r3
 8003a86:	f7fe fbcb 	bl	8002220 <HAL_DMA_GetError>
 8003a8a:	4603      	mov	r3, r0
 8003a8c:	2b20      	cmp	r3, #32
 8003a8e:	d104      	bne.n	8003a9a <HAL_UART_Abort+0xd8>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	2210      	movs	r2, #16
 8003a94:	63da      	str	r2, [r3, #60]	; 0x3c

          return HAL_TIMEOUT;
 8003a96:	2303      	movs	r3, #3
 8003a98:	e011      	b.n	8003abe <HAL_UART_Abort+0xfc>
      }
    }
  }

  /* Reset Tx and Rx transfer counters */
  huart->TxXferCount = 0x00U;
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	2200      	movs	r2, #0
 8003a9e:	84da      	strh	r2, [r3, #38]	; 0x26
  huart->RxXferCount = 0x00U;
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	2200      	movs	r2, #0
 8003aa4:	85da      	strh	r2, [r3, #46]	; 0x2e

  /* Reset ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	2200      	movs	r2, #0
 8003aaa:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Restore huart->RxState and huart->gState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	2220      	movs	r2, #32
 8003ab0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  huart->gState = HAL_UART_STATE_READY;
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	2220      	movs	r2, #32
 8003ab8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 8003abc:	2300      	movs	r3, #0
}
 8003abe:	4618      	mov	r0, r3
 8003ac0:	3708      	adds	r7, #8
 8003ac2:	46bd      	mov	sp, r7
 8003ac4:	bd80      	pop	{r7, pc}
	...

08003ac8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003ac8:	b580      	push	{r7, lr}
 8003aca:	b088      	sub	sp, #32
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	68db      	ldr	r3, [r3, #12]
 8003ade:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	695b      	ldr	r3, [r3, #20]
 8003ae6:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8003ae8:	2300      	movs	r3, #0
 8003aea:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8003aec:	2300      	movs	r3, #0
 8003aee:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003af0:	69fb      	ldr	r3, [r7, #28]
 8003af2:	f003 030f 	and.w	r3, r3, #15
 8003af6:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8003af8:	693b      	ldr	r3, [r7, #16]
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d10d      	bne.n	8003b1a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003afe:	69fb      	ldr	r3, [r7, #28]
 8003b00:	f003 0320 	and.w	r3, r3, #32
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d008      	beq.n	8003b1a <HAL_UART_IRQHandler+0x52>
 8003b08:	69bb      	ldr	r3, [r7, #24]
 8003b0a:	f003 0320 	and.w	r3, r3, #32
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d003      	beq.n	8003b1a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8003b12:	6878      	ldr	r0, [r7, #4]
 8003b14:	f000 f9d6 	bl	8003ec4 <UART_Receive_IT>
      return;
 8003b18:	e0d1      	b.n	8003cbe <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003b1a:	693b      	ldr	r3, [r7, #16]
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	f000 80b0 	beq.w	8003c82 <HAL_UART_IRQHandler+0x1ba>
 8003b22:	697b      	ldr	r3, [r7, #20]
 8003b24:	f003 0301 	and.w	r3, r3, #1
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d105      	bne.n	8003b38 <HAL_UART_IRQHandler+0x70>
 8003b2c:	69bb      	ldr	r3, [r7, #24]
 8003b2e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	f000 80a5 	beq.w	8003c82 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003b38:	69fb      	ldr	r3, [r7, #28]
 8003b3a:	f003 0301 	and.w	r3, r3, #1
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d00a      	beq.n	8003b58 <HAL_UART_IRQHandler+0x90>
 8003b42:	69bb      	ldr	r3, [r7, #24]
 8003b44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d005      	beq.n	8003b58 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b50:	f043 0201 	orr.w	r2, r3, #1
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003b58:	69fb      	ldr	r3, [r7, #28]
 8003b5a:	f003 0304 	and.w	r3, r3, #4
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d00a      	beq.n	8003b78 <HAL_UART_IRQHandler+0xb0>
 8003b62:	697b      	ldr	r3, [r7, #20]
 8003b64:	f003 0301 	and.w	r3, r3, #1
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d005      	beq.n	8003b78 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b70:	f043 0202 	orr.w	r2, r3, #2
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003b78:	69fb      	ldr	r3, [r7, #28]
 8003b7a:	f003 0302 	and.w	r3, r3, #2
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d00a      	beq.n	8003b98 <HAL_UART_IRQHandler+0xd0>
 8003b82:	697b      	ldr	r3, [r7, #20]
 8003b84:	f003 0301 	and.w	r3, r3, #1
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d005      	beq.n	8003b98 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b90:	f043 0204 	orr.w	r2, r3, #4
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8003b98:	69fb      	ldr	r3, [r7, #28]
 8003b9a:	f003 0308 	and.w	r3, r3, #8
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d00f      	beq.n	8003bc2 <HAL_UART_IRQHandler+0xfa>
 8003ba2:	69bb      	ldr	r3, [r7, #24]
 8003ba4:	f003 0320 	and.w	r3, r3, #32
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d104      	bne.n	8003bb6 <HAL_UART_IRQHandler+0xee>
 8003bac:	697b      	ldr	r3, [r7, #20]
 8003bae:	f003 0301 	and.w	r3, r3, #1
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d005      	beq.n	8003bc2 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003bba:	f043 0208 	orr.w	r2, r3, #8
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d078      	beq.n	8003cbc <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003bca:	69fb      	ldr	r3, [r7, #28]
 8003bcc:	f003 0320 	and.w	r3, r3, #32
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d007      	beq.n	8003be4 <HAL_UART_IRQHandler+0x11c>
 8003bd4:	69bb      	ldr	r3, [r7, #24]
 8003bd6:	f003 0320 	and.w	r3, r3, #32
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d002      	beq.n	8003be4 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8003bde:	6878      	ldr	r0, [r7, #4]
 8003be0:	f000 f970 	bl	8003ec4 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	695b      	ldr	r3, [r3, #20]
 8003bea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003bee:	2b40      	cmp	r3, #64	; 0x40
 8003bf0:	bf0c      	ite	eq
 8003bf2:	2301      	moveq	r3, #1
 8003bf4:	2300      	movne	r3, #0
 8003bf6:	b2db      	uxtb	r3, r3
 8003bf8:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003bfe:	f003 0308 	and.w	r3, r3, #8
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d102      	bne.n	8003c0c <HAL_UART_IRQHandler+0x144>
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d031      	beq.n	8003c70 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003c0c:	6878      	ldr	r0, [r7, #4]
 8003c0e:	f000 f8b9 	bl	8003d84 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	695b      	ldr	r3, [r3, #20]
 8003c18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c1c:	2b40      	cmp	r3, #64	; 0x40
 8003c1e:	d123      	bne.n	8003c68 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	695a      	ldr	r2, [r3, #20]
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003c2e:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d013      	beq.n	8003c60 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c3c:	4a21      	ldr	r2, [pc, #132]	; (8003cc4 <HAL_UART_IRQHandler+0x1fc>)
 8003c3e:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c44:	4618      	mov	r0, r3
 8003c46:	f7fe f93f 	bl	8001ec8 <HAL_DMA_Abort_IT>
 8003c4a:	4603      	mov	r3, r0
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d016      	beq.n	8003c7e <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c54:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003c56:	687a      	ldr	r2, [r7, #4]
 8003c58:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003c5a:	4610      	mov	r0, r2
 8003c5c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c5e:	e00e      	b.n	8003c7e <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003c60:	6878      	ldr	r0, [r7, #4]
 8003c62:	f000 f83b 	bl	8003cdc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c66:	e00a      	b.n	8003c7e <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003c68:	6878      	ldr	r0, [r7, #4]
 8003c6a:	f000 f837 	bl	8003cdc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c6e:	e006      	b.n	8003c7e <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003c70:	6878      	ldr	r0, [r7, #4]
 8003c72:	f000 f833 	bl	8003cdc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	2200      	movs	r2, #0
 8003c7a:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8003c7c:	e01e      	b.n	8003cbc <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c7e:	bf00      	nop
    return;
 8003c80:	e01c      	b.n	8003cbc <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003c82:	69fb      	ldr	r3, [r7, #28]
 8003c84:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d008      	beq.n	8003c9e <HAL_UART_IRQHandler+0x1d6>
 8003c8c:	69bb      	ldr	r3, [r7, #24]
 8003c8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d003      	beq.n	8003c9e <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8003c96:	6878      	ldr	r0, [r7, #4]
 8003c98:	f000 f8a6 	bl	8003de8 <UART_Transmit_IT>
    return;
 8003c9c:	e00f      	b.n	8003cbe <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003c9e:	69fb      	ldr	r3, [r7, #28]
 8003ca0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d00a      	beq.n	8003cbe <HAL_UART_IRQHandler+0x1f6>
 8003ca8:	69bb      	ldr	r3, [r7, #24]
 8003caa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d005      	beq.n	8003cbe <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 8003cb2:	6878      	ldr	r0, [r7, #4]
 8003cb4:	f000 f8ee 	bl	8003e94 <UART_EndTransmit_IT>
    return;
 8003cb8:	bf00      	nop
 8003cba:	e000      	b.n	8003cbe <HAL_UART_IRQHandler+0x1f6>
    return;
 8003cbc:	bf00      	nop
  }
}
 8003cbe:	3720      	adds	r7, #32
 8003cc0:	46bd      	mov	sp, r7
 8003cc2:	bd80      	pop	{r7, pc}
 8003cc4:	08003dc1 	.word	0x08003dc1

08003cc8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003cc8:	b480      	push	{r7}
 8003cca:	b083      	sub	sp, #12
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003cd0:	bf00      	nop
 8003cd2:	370c      	adds	r7, #12
 8003cd4:	46bd      	mov	sp, r7
 8003cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cda:	4770      	bx	lr

08003cdc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003cdc:	b480      	push	{r7}
 8003cde:	b083      	sub	sp, #12
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003ce4:	bf00      	nop
 8003ce6:	370c      	adds	r7, #12
 8003ce8:	46bd      	mov	sp, r7
 8003cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cee:	4770      	bx	lr

08003cf0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8003cf0:	b580      	push	{r7, lr}
 8003cf2:	b084      	sub	sp, #16
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	60f8      	str	r0, [r7, #12]
 8003cf8:	60b9      	str	r1, [r7, #8]
 8003cfa:	603b      	str	r3, [r7, #0]
 8003cfc:	4613      	mov	r3, r2
 8003cfe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003d00:	e02c      	b.n	8003d5c <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d02:	69bb      	ldr	r3, [r7, #24]
 8003d04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d08:	d028      	beq.n	8003d5c <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003d0a:	69bb      	ldr	r3, [r7, #24]
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d007      	beq.n	8003d20 <UART_WaitOnFlagUntilTimeout+0x30>
 8003d10:	f7fd fe7c 	bl	8001a0c <HAL_GetTick>
 8003d14:	4602      	mov	r2, r0
 8003d16:	683b      	ldr	r3, [r7, #0]
 8003d18:	1ad3      	subs	r3, r2, r3
 8003d1a:	69ba      	ldr	r2, [r7, #24]
 8003d1c:	429a      	cmp	r2, r3
 8003d1e:	d21d      	bcs.n	8003d5c <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	68da      	ldr	r2, [r3, #12]
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003d2e:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	695a      	ldr	r2, [r3, #20]
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	f022 0201 	bic.w	r2, r2, #1
 8003d3e:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	2220      	movs	r2, #32
 8003d44:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	2220      	movs	r2, #32
 8003d4c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	2200      	movs	r2, #0
 8003d54:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8003d58:	2303      	movs	r3, #3
 8003d5a:	e00f      	b.n	8003d7c <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	681a      	ldr	r2, [r3, #0]
 8003d62:	68bb      	ldr	r3, [r7, #8]
 8003d64:	4013      	ands	r3, r2
 8003d66:	68ba      	ldr	r2, [r7, #8]
 8003d68:	429a      	cmp	r2, r3
 8003d6a:	bf0c      	ite	eq
 8003d6c:	2301      	moveq	r3, #1
 8003d6e:	2300      	movne	r3, #0
 8003d70:	b2db      	uxtb	r3, r3
 8003d72:	461a      	mov	r2, r3
 8003d74:	79fb      	ldrb	r3, [r7, #7]
 8003d76:	429a      	cmp	r2, r3
 8003d78:	d0c3      	beq.n	8003d02 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003d7a:	2300      	movs	r3, #0
}
 8003d7c:	4618      	mov	r0, r3
 8003d7e:	3710      	adds	r7, #16
 8003d80:	46bd      	mov	sp, r7
 8003d82:	bd80      	pop	{r7, pc}

08003d84 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003d84:	b480      	push	{r7}
 8003d86:	b083      	sub	sp, #12
 8003d88:	af00      	add	r7, sp, #0
 8003d8a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	68da      	ldr	r2, [r3, #12]
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003d9a:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	695a      	ldr	r2, [r3, #20]
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	f022 0201 	bic.w	r2, r2, #1
 8003daa:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	2220      	movs	r2, #32
 8003db0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8003db4:	bf00      	nop
 8003db6:	370c      	adds	r7, #12
 8003db8:	46bd      	mov	sp, r7
 8003dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dbe:	4770      	bx	lr

08003dc0 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	b084      	sub	sp, #16
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003dcc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	2200      	movs	r2, #0
 8003dd2:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	2200      	movs	r2, #0
 8003dd8:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003dda:	68f8      	ldr	r0, [r7, #12]
 8003ddc:	f7ff ff7e 	bl	8003cdc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003de0:	bf00      	nop
 8003de2:	3710      	adds	r7, #16
 8003de4:	46bd      	mov	sp, r7
 8003de6:	bd80      	pop	{r7, pc}

08003de8 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003de8:	b480      	push	{r7}
 8003dea:	b085      	sub	sp, #20
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003df6:	b2db      	uxtb	r3, r3
 8003df8:	2b21      	cmp	r3, #33	; 0x21
 8003dfa:	d144      	bne.n	8003e86 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	689b      	ldr	r3, [r3, #8]
 8003e00:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003e04:	d11a      	bne.n	8003e3c <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	6a1b      	ldr	r3, [r3, #32]
 8003e0a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	881b      	ldrh	r3, [r3, #0]
 8003e10:	461a      	mov	r2, r3
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003e1a:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	691b      	ldr	r3, [r3, #16]
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d105      	bne.n	8003e30 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	6a1b      	ldr	r3, [r3, #32]
 8003e28:	1c9a      	adds	r2, r3, #2
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	621a      	str	r2, [r3, #32]
 8003e2e:	e00e      	b.n	8003e4e <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	6a1b      	ldr	r3, [r3, #32]
 8003e34:	1c5a      	adds	r2, r3, #1
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	621a      	str	r2, [r3, #32]
 8003e3a:	e008      	b.n	8003e4e <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	6a1b      	ldr	r3, [r3, #32]
 8003e40:	1c59      	adds	r1, r3, #1
 8003e42:	687a      	ldr	r2, [r7, #4]
 8003e44:	6211      	str	r1, [r2, #32]
 8003e46:	781a      	ldrb	r2, [r3, #0]
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003e52:	b29b      	uxth	r3, r3
 8003e54:	3b01      	subs	r3, #1
 8003e56:	b29b      	uxth	r3, r3
 8003e58:	687a      	ldr	r2, [r7, #4]
 8003e5a:	4619      	mov	r1, r3
 8003e5c:	84d1      	strh	r1, [r2, #38]	; 0x26
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d10f      	bne.n	8003e82 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	68da      	ldr	r2, [r3, #12]
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003e70:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	68da      	ldr	r2, [r3, #12]
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003e80:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003e82:	2300      	movs	r3, #0
 8003e84:	e000      	b.n	8003e88 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8003e86:	2302      	movs	r3, #2
  }
}
 8003e88:	4618      	mov	r0, r3
 8003e8a:	3714      	adds	r7, #20
 8003e8c:	46bd      	mov	sp, r7
 8003e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e92:	4770      	bx	lr

08003e94 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003e94:	b580      	push	{r7, lr}
 8003e96:	b082      	sub	sp, #8
 8003e98:	af00      	add	r7, sp, #0
 8003e9a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	68da      	ldr	r2, [r3, #12]
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003eaa:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	2220      	movs	r2, #32
 8003eb0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003eb4:	6878      	ldr	r0, [r7, #4]
 8003eb6:	f7ff ff07 	bl	8003cc8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003eba:	2300      	movs	r3, #0
}
 8003ebc:	4618      	mov	r0, r3
 8003ebe:	3708      	adds	r7, #8
 8003ec0:	46bd      	mov	sp, r7
 8003ec2:	bd80      	pop	{r7, pc}

08003ec4 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003ec4:	b580      	push	{r7, lr}
 8003ec6:	b084      	sub	sp, #16
 8003ec8:	af00      	add	r7, sp, #0
 8003eca:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8003ed2:	b2db      	uxtb	r3, r3
 8003ed4:	2b22      	cmp	r3, #34	; 0x22
 8003ed6:	d171      	bne.n	8003fbc <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	689b      	ldr	r3, [r3, #8]
 8003edc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003ee0:	d123      	bne.n	8003f2a <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ee6:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	691b      	ldr	r3, [r3, #16]
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d10e      	bne.n	8003f0e <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	685b      	ldr	r3, [r3, #4]
 8003ef6:	b29b      	uxth	r3, r3
 8003ef8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003efc:	b29a      	uxth	r2, r3
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f06:	1c9a      	adds	r2, r3, #2
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	629a      	str	r2, [r3, #40]	; 0x28
 8003f0c:	e029      	b.n	8003f62 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	685b      	ldr	r3, [r3, #4]
 8003f14:	b29b      	uxth	r3, r3
 8003f16:	b2db      	uxtb	r3, r3
 8003f18:	b29a      	uxth	r2, r3
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f22:	1c5a      	adds	r2, r3, #1
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	629a      	str	r2, [r3, #40]	; 0x28
 8003f28:	e01b      	b.n	8003f62 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	691b      	ldr	r3, [r3, #16]
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d10a      	bne.n	8003f48 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	6858      	ldr	r0, [r3, #4]
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f3c:	1c59      	adds	r1, r3, #1
 8003f3e:	687a      	ldr	r2, [r7, #4]
 8003f40:	6291      	str	r1, [r2, #40]	; 0x28
 8003f42:	b2c2      	uxtb	r2, r0
 8003f44:	701a      	strb	r2, [r3, #0]
 8003f46:	e00c      	b.n	8003f62 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	685b      	ldr	r3, [r3, #4]
 8003f4e:	b2da      	uxtb	r2, r3
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f54:	1c58      	adds	r0, r3, #1
 8003f56:	6879      	ldr	r1, [r7, #4]
 8003f58:	6288      	str	r0, [r1, #40]	; 0x28
 8003f5a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003f5e:	b2d2      	uxtb	r2, r2
 8003f60:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003f66:	b29b      	uxth	r3, r3
 8003f68:	3b01      	subs	r3, #1
 8003f6a:	b29b      	uxth	r3, r3
 8003f6c:	687a      	ldr	r2, [r7, #4]
 8003f6e:	4619      	mov	r1, r3
 8003f70:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d120      	bne.n	8003fb8 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	68da      	ldr	r2, [r3, #12]
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	f022 0220 	bic.w	r2, r2, #32
 8003f84:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	68da      	ldr	r2, [r3, #12]
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003f94:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	695a      	ldr	r2, [r3, #20]
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	f022 0201 	bic.w	r2, r2, #1
 8003fa4:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	2220      	movs	r2, #32
 8003faa:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8003fae:	6878      	ldr	r0, [r7, #4]
 8003fb0:	f7fd fa24 	bl	80013fc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8003fb4:	2300      	movs	r3, #0
 8003fb6:	e002      	b.n	8003fbe <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8003fb8:	2300      	movs	r3, #0
 8003fba:	e000      	b.n	8003fbe <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8003fbc:	2302      	movs	r3, #2
  }
}
 8003fbe:	4618      	mov	r0, r3
 8003fc0:	3710      	adds	r7, #16
 8003fc2:	46bd      	mov	sp, r7
 8003fc4:	bd80      	pop	{r7, pc}
	...

08003fc8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003fc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003fcc:	b085      	sub	sp, #20
 8003fce:	af00      	add	r7, sp, #0
 8003fd0:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	691b      	ldr	r3, [r3, #16]
 8003fd8:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	68da      	ldr	r2, [r3, #12]
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	430a      	orrs	r2, r1
 8003fe6:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	689a      	ldr	r2, [r3, #8]
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	691b      	ldr	r3, [r3, #16]
 8003ff0:	431a      	orrs	r2, r3
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	695b      	ldr	r3, [r3, #20]
 8003ff6:	431a      	orrs	r2, r3
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	69db      	ldr	r3, [r3, #28]
 8003ffc:	4313      	orrs	r3, r2
 8003ffe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	68db      	ldr	r3, [r3, #12]
 8004006:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800400a:	f023 030c 	bic.w	r3, r3, #12
 800400e:	687a      	ldr	r2, [r7, #4]
 8004010:	6812      	ldr	r2, [r2, #0]
 8004012:	68f9      	ldr	r1, [r7, #12]
 8004014:	430b      	orrs	r3, r1
 8004016:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	695b      	ldr	r3, [r3, #20]
 800401e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	699a      	ldr	r2, [r3, #24]
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	430a      	orrs	r2, r1
 800402c:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	69db      	ldr	r3, [r3, #28]
 8004032:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004036:	f040 818b 	bne.w	8004350 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	4ac1      	ldr	r2, [pc, #772]	; (8004344 <UART_SetConfig+0x37c>)
 8004040:	4293      	cmp	r3, r2
 8004042:	d005      	beq.n	8004050 <UART_SetConfig+0x88>
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	4abf      	ldr	r2, [pc, #764]	; (8004348 <UART_SetConfig+0x380>)
 800404a:	4293      	cmp	r3, r2
 800404c:	f040 80bd 	bne.w	80041ca <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004050:	f7fe fcbe 	bl	80029d0 <HAL_RCC_GetPCLK2Freq>
 8004054:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004056:	68bb      	ldr	r3, [r7, #8]
 8004058:	461d      	mov	r5, r3
 800405a:	f04f 0600 	mov.w	r6, #0
 800405e:	46a8      	mov	r8, r5
 8004060:	46b1      	mov	r9, r6
 8004062:	eb18 0308 	adds.w	r3, r8, r8
 8004066:	eb49 0409 	adc.w	r4, r9, r9
 800406a:	4698      	mov	r8, r3
 800406c:	46a1      	mov	r9, r4
 800406e:	eb18 0805 	adds.w	r8, r8, r5
 8004072:	eb49 0906 	adc.w	r9, r9, r6
 8004076:	f04f 0100 	mov.w	r1, #0
 800407a:	f04f 0200 	mov.w	r2, #0
 800407e:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8004082:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8004086:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800408a:	4688      	mov	r8, r1
 800408c:	4691      	mov	r9, r2
 800408e:	eb18 0005 	adds.w	r0, r8, r5
 8004092:	eb49 0106 	adc.w	r1, r9, r6
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	685b      	ldr	r3, [r3, #4]
 800409a:	461d      	mov	r5, r3
 800409c:	f04f 0600 	mov.w	r6, #0
 80040a0:	196b      	adds	r3, r5, r5
 80040a2:	eb46 0406 	adc.w	r4, r6, r6
 80040a6:	461a      	mov	r2, r3
 80040a8:	4623      	mov	r3, r4
 80040aa:	f7fc f8ab 	bl	8000204 <__aeabi_uldivmod>
 80040ae:	4603      	mov	r3, r0
 80040b0:	460c      	mov	r4, r1
 80040b2:	461a      	mov	r2, r3
 80040b4:	4ba5      	ldr	r3, [pc, #660]	; (800434c <UART_SetConfig+0x384>)
 80040b6:	fba3 2302 	umull	r2, r3, r3, r2
 80040ba:	095b      	lsrs	r3, r3, #5
 80040bc:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80040c0:	68bb      	ldr	r3, [r7, #8]
 80040c2:	461d      	mov	r5, r3
 80040c4:	f04f 0600 	mov.w	r6, #0
 80040c8:	46a9      	mov	r9, r5
 80040ca:	46b2      	mov	sl, r6
 80040cc:	eb19 0309 	adds.w	r3, r9, r9
 80040d0:	eb4a 040a 	adc.w	r4, sl, sl
 80040d4:	4699      	mov	r9, r3
 80040d6:	46a2      	mov	sl, r4
 80040d8:	eb19 0905 	adds.w	r9, r9, r5
 80040dc:	eb4a 0a06 	adc.w	sl, sl, r6
 80040e0:	f04f 0100 	mov.w	r1, #0
 80040e4:	f04f 0200 	mov.w	r2, #0
 80040e8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80040ec:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80040f0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80040f4:	4689      	mov	r9, r1
 80040f6:	4692      	mov	sl, r2
 80040f8:	eb19 0005 	adds.w	r0, r9, r5
 80040fc:	eb4a 0106 	adc.w	r1, sl, r6
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	685b      	ldr	r3, [r3, #4]
 8004104:	461d      	mov	r5, r3
 8004106:	f04f 0600 	mov.w	r6, #0
 800410a:	196b      	adds	r3, r5, r5
 800410c:	eb46 0406 	adc.w	r4, r6, r6
 8004110:	461a      	mov	r2, r3
 8004112:	4623      	mov	r3, r4
 8004114:	f7fc f876 	bl	8000204 <__aeabi_uldivmod>
 8004118:	4603      	mov	r3, r0
 800411a:	460c      	mov	r4, r1
 800411c:	461a      	mov	r2, r3
 800411e:	4b8b      	ldr	r3, [pc, #556]	; (800434c <UART_SetConfig+0x384>)
 8004120:	fba3 1302 	umull	r1, r3, r3, r2
 8004124:	095b      	lsrs	r3, r3, #5
 8004126:	2164      	movs	r1, #100	; 0x64
 8004128:	fb01 f303 	mul.w	r3, r1, r3
 800412c:	1ad3      	subs	r3, r2, r3
 800412e:	00db      	lsls	r3, r3, #3
 8004130:	3332      	adds	r3, #50	; 0x32
 8004132:	4a86      	ldr	r2, [pc, #536]	; (800434c <UART_SetConfig+0x384>)
 8004134:	fba2 2303 	umull	r2, r3, r2, r3
 8004138:	095b      	lsrs	r3, r3, #5
 800413a:	005b      	lsls	r3, r3, #1
 800413c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004140:	4498      	add	r8, r3
 8004142:	68bb      	ldr	r3, [r7, #8]
 8004144:	461d      	mov	r5, r3
 8004146:	f04f 0600 	mov.w	r6, #0
 800414a:	46a9      	mov	r9, r5
 800414c:	46b2      	mov	sl, r6
 800414e:	eb19 0309 	adds.w	r3, r9, r9
 8004152:	eb4a 040a 	adc.w	r4, sl, sl
 8004156:	4699      	mov	r9, r3
 8004158:	46a2      	mov	sl, r4
 800415a:	eb19 0905 	adds.w	r9, r9, r5
 800415e:	eb4a 0a06 	adc.w	sl, sl, r6
 8004162:	f04f 0100 	mov.w	r1, #0
 8004166:	f04f 0200 	mov.w	r2, #0
 800416a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800416e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004172:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004176:	4689      	mov	r9, r1
 8004178:	4692      	mov	sl, r2
 800417a:	eb19 0005 	adds.w	r0, r9, r5
 800417e:	eb4a 0106 	adc.w	r1, sl, r6
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	685b      	ldr	r3, [r3, #4]
 8004186:	461d      	mov	r5, r3
 8004188:	f04f 0600 	mov.w	r6, #0
 800418c:	196b      	adds	r3, r5, r5
 800418e:	eb46 0406 	adc.w	r4, r6, r6
 8004192:	461a      	mov	r2, r3
 8004194:	4623      	mov	r3, r4
 8004196:	f7fc f835 	bl	8000204 <__aeabi_uldivmod>
 800419a:	4603      	mov	r3, r0
 800419c:	460c      	mov	r4, r1
 800419e:	461a      	mov	r2, r3
 80041a0:	4b6a      	ldr	r3, [pc, #424]	; (800434c <UART_SetConfig+0x384>)
 80041a2:	fba3 1302 	umull	r1, r3, r3, r2
 80041a6:	095b      	lsrs	r3, r3, #5
 80041a8:	2164      	movs	r1, #100	; 0x64
 80041aa:	fb01 f303 	mul.w	r3, r1, r3
 80041ae:	1ad3      	subs	r3, r2, r3
 80041b0:	00db      	lsls	r3, r3, #3
 80041b2:	3332      	adds	r3, #50	; 0x32
 80041b4:	4a65      	ldr	r2, [pc, #404]	; (800434c <UART_SetConfig+0x384>)
 80041b6:	fba2 2303 	umull	r2, r3, r2, r3
 80041ba:	095b      	lsrs	r3, r3, #5
 80041bc:	f003 0207 	and.w	r2, r3, #7
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	4442      	add	r2, r8
 80041c6:	609a      	str	r2, [r3, #8]
 80041c8:	e26f      	b.n	80046aa <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80041ca:	f7fe fbed 	bl	80029a8 <HAL_RCC_GetPCLK1Freq>
 80041ce:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80041d0:	68bb      	ldr	r3, [r7, #8]
 80041d2:	461d      	mov	r5, r3
 80041d4:	f04f 0600 	mov.w	r6, #0
 80041d8:	46a8      	mov	r8, r5
 80041da:	46b1      	mov	r9, r6
 80041dc:	eb18 0308 	adds.w	r3, r8, r8
 80041e0:	eb49 0409 	adc.w	r4, r9, r9
 80041e4:	4698      	mov	r8, r3
 80041e6:	46a1      	mov	r9, r4
 80041e8:	eb18 0805 	adds.w	r8, r8, r5
 80041ec:	eb49 0906 	adc.w	r9, r9, r6
 80041f0:	f04f 0100 	mov.w	r1, #0
 80041f4:	f04f 0200 	mov.w	r2, #0
 80041f8:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80041fc:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8004200:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8004204:	4688      	mov	r8, r1
 8004206:	4691      	mov	r9, r2
 8004208:	eb18 0005 	adds.w	r0, r8, r5
 800420c:	eb49 0106 	adc.w	r1, r9, r6
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	685b      	ldr	r3, [r3, #4]
 8004214:	461d      	mov	r5, r3
 8004216:	f04f 0600 	mov.w	r6, #0
 800421a:	196b      	adds	r3, r5, r5
 800421c:	eb46 0406 	adc.w	r4, r6, r6
 8004220:	461a      	mov	r2, r3
 8004222:	4623      	mov	r3, r4
 8004224:	f7fb ffee 	bl	8000204 <__aeabi_uldivmod>
 8004228:	4603      	mov	r3, r0
 800422a:	460c      	mov	r4, r1
 800422c:	461a      	mov	r2, r3
 800422e:	4b47      	ldr	r3, [pc, #284]	; (800434c <UART_SetConfig+0x384>)
 8004230:	fba3 2302 	umull	r2, r3, r3, r2
 8004234:	095b      	lsrs	r3, r3, #5
 8004236:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800423a:	68bb      	ldr	r3, [r7, #8]
 800423c:	461d      	mov	r5, r3
 800423e:	f04f 0600 	mov.w	r6, #0
 8004242:	46a9      	mov	r9, r5
 8004244:	46b2      	mov	sl, r6
 8004246:	eb19 0309 	adds.w	r3, r9, r9
 800424a:	eb4a 040a 	adc.w	r4, sl, sl
 800424e:	4699      	mov	r9, r3
 8004250:	46a2      	mov	sl, r4
 8004252:	eb19 0905 	adds.w	r9, r9, r5
 8004256:	eb4a 0a06 	adc.w	sl, sl, r6
 800425a:	f04f 0100 	mov.w	r1, #0
 800425e:	f04f 0200 	mov.w	r2, #0
 8004262:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004266:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800426a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800426e:	4689      	mov	r9, r1
 8004270:	4692      	mov	sl, r2
 8004272:	eb19 0005 	adds.w	r0, r9, r5
 8004276:	eb4a 0106 	adc.w	r1, sl, r6
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	685b      	ldr	r3, [r3, #4]
 800427e:	461d      	mov	r5, r3
 8004280:	f04f 0600 	mov.w	r6, #0
 8004284:	196b      	adds	r3, r5, r5
 8004286:	eb46 0406 	adc.w	r4, r6, r6
 800428a:	461a      	mov	r2, r3
 800428c:	4623      	mov	r3, r4
 800428e:	f7fb ffb9 	bl	8000204 <__aeabi_uldivmod>
 8004292:	4603      	mov	r3, r0
 8004294:	460c      	mov	r4, r1
 8004296:	461a      	mov	r2, r3
 8004298:	4b2c      	ldr	r3, [pc, #176]	; (800434c <UART_SetConfig+0x384>)
 800429a:	fba3 1302 	umull	r1, r3, r3, r2
 800429e:	095b      	lsrs	r3, r3, #5
 80042a0:	2164      	movs	r1, #100	; 0x64
 80042a2:	fb01 f303 	mul.w	r3, r1, r3
 80042a6:	1ad3      	subs	r3, r2, r3
 80042a8:	00db      	lsls	r3, r3, #3
 80042aa:	3332      	adds	r3, #50	; 0x32
 80042ac:	4a27      	ldr	r2, [pc, #156]	; (800434c <UART_SetConfig+0x384>)
 80042ae:	fba2 2303 	umull	r2, r3, r2, r3
 80042b2:	095b      	lsrs	r3, r3, #5
 80042b4:	005b      	lsls	r3, r3, #1
 80042b6:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80042ba:	4498      	add	r8, r3
 80042bc:	68bb      	ldr	r3, [r7, #8]
 80042be:	461d      	mov	r5, r3
 80042c0:	f04f 0600 	mov.w	r6, #0
 80042c4:	46a9      	mov	r9, r5
 80042c6:	46b2      	mov	sl, r6
 80042c8:	eb19 0309 	adds.w	r3, r9, r9
 80042cc:	eb4a 040a 	adc.w	r4, sl, sl
 80042d0:	4699      	mov	r9, r3
 80042d2:	46a2      	mov	sl, r4
 80042d4:	eb19 0905 	adds.w	r9, r9, r5
 80042d8:	eb4a 0a06 	adc.w	sl, sl, r6
 80042dc:	f04f 0100 	mov.w	r1, #0
 80042e0:	f04f 0200 	mov.w	r2, #0
 80042e4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80042e8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80042ec:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80042f0:	4689      	mov	r9, r1
 80042f2:	4692      	mov	sl, r2
 80042f4:	eb19 0005 	adds.w	r0, r9, r5
 80042f8:	eb4a 0106 	adc.w	r1, sl, r6
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	685b      	ldr	r3, [r3, #4]
 8004300:	461d      	mov	r5, r3
 8004302:	f04f 0600 	mov.w	r6, #0
 8004306:	196b      	adds	r3, r5, r5
 8004308:	eb46 0406 	adc.w	r4, r6, r6
 800430c:	461a      	mov	r2, r3
 800430e:	4623      	mov	r3, r4
 8004310:	f7fb ff78 	bl	8000204 <__aeabi_uldivmod>
 8004314:	4603      	mov	r3, r0
 8004316:	460c      	mov	r4, r1
 8004318:	461a      	mov	r2, r3
 800431a:	4b0c      	ldr	r3, [pc, #48]	; (800434c <UART_SetConfig+0x384>)
 800431c:	fba3 1302 	umull	r1, r3, r3, r2
 8004320:	095b      	lsrs	r3, r3, #5
 8004322:	2164      	movs	r1, #100	; 0x64
 8004324:	fb01 f303 	mul.w	r3, r1, r3
 8004328:	1ad3      	subs	r3, r2, r3
 800432a:	00db      	lsls	r3, r3, #3
 800432c:	3332      	adds	r3, #50	; 0x32
 800432e:	4a07      	ldr	r2, [pc, #28]	; (800434c <UART_SetConfig+0x384>)
 8004330:	fba2 2303 	umull	r2, r3, r2, r3
 8004334:	095b      	lsrs	r3, r3, #5
 8004336:	f003 0207 	and.w	r2, r3, #7
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	4442      	add	r2, r8
 8004340:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8004342:	e1b2      	b.n	80046aa <UART_SetConfig+0x6e2>
 8004344:	40011000 	.word	0x40011000
 8004348:	40011400 	.word	0x40011400
 800434c:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	4ad7      	ldr	r2, [pc, #860]	; (80046b4 <UART_SetConfig+0x6ec>)
 8004356:	4293      	cmp	r3, r2
 8004358:	d005      	beq.n	8004366 <UART_SetConfig+0x39e>
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	4ad6      	ldr	r2, [pc, #856]	; (80046b8 <UART_SetConfig+0x6f0>)
 8004360:	4293      	cmp	r3, r2
 8004362:	f040 80d1 	bne.w	8004508 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8004366:	f7fe fb33 	bl	80029d0 <HAL_RCC_GetPCLK2Freq>
 800436a:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800436c:	68bb      	ldr	r3, [r7, #8]
 800436e:	469a      	mov	sl, r3
 8004370:	f04f 0b00 	mov.w	fp, #0
 8004374:	46d0      	mov	r8, sl
 8004376:	46d9      	mov	r9, fp
 8004378:	eb18 0308 	adds.w	r3, r8, r8
 800437c:	eb49 0409 	adc.w	r4, r9, r9
 8004380:	4698      	mov	r8, r3
 8004382:	46a1      	mov	r9, r4
 8004384:	eb18 080a 	adds.w	r8, r8, sl
 8004388:	eb49 090b 	adc.w	r9, r9, fp
 800438c:	f04f 0100 	mov.w	r1, #0
 8004390:	f04f 0200 	mov.w	r2, #0
 8004394:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8004398:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800439c:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80043a0:	4688      	mov	r8, r1
 80043a2:	4691      	mov	r9, r2
 80043a4:	eb1a 0508 	adds.w	r5, sl, r8
 80043a8:	eb4b 0609 	adc.w	r6, fp, r9
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	685b      	ldr	r3, [r3, #4]
 80043b0:	4619      	mov	r1, r3
 80043b2:	f04f 0200 	mov.w	r2, #0
 80043b6:	f04f 0300 	mov.w	r3, #0
 80043ba:	f04f 0400 	mov.w	r4, #0
 80043be:	0094      	lsls	r4, r2, #2
 80043c0:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80043c4:	008b      	lsls	r3, r1, #2
 80043c6:	461a      	mov	r2, r3
 80043c8:	4623      	mov	r3, r4
 80043ca:	4628      	mov	r0, r5
 80043cc:	4631      	mov	r1, r6
 80043ce:	f7fb ff19 	bl	8000204 <__aeabi_uldivmod>
 80043d2:	4603      	mov	r3, r0
 80043d4:	460c      	mov	r4, r1
 80043d6:	461a      	mov	r2, r3
 80043d8:	4bb8      	ldr	r3, [pc, #736]	; (80046bc <UART_SetConfig+0x6f4>)
 80043da:	fba3 2302 	umull	r2, r3, r3, r2
 80043de:	095b      	lsrs	r3, r3, #5
 80043e0:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80043e4:	68bb      	ldr	r3, [r7, #8]
 80043e6:	469b      	mov	fp, r3
 80043e8:	f04f 0c00 	mov.w	ip, #0
 80043ec:	46d9      	mov	r9, fp
 80043ee:	46e2      	mov	sl, ip
 80043f0:	eb19 0309 	adds.w	r3, r9, r9
 80043f4:	eb4a 040a 	adc.w	r4, sl, sl
 80043f8:	4699      	mov	r9, r3
 80043fa:	46a2      	mov	sl, r4
 80043fc:	eb19 090b 	adds.w	r9, r9, fp
 8004400:	eb4a 0a0c 	adc.w	sl, sl, ip
 8004404:	f04f 0100 	mov.w	r1, #0
 8004408:	f04f 0200 	mov.w	r2, #0
 800440c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004410:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004414:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004418:	4689      	mov	r9, r1
 800441a:	4692      	mov	sl, r2
 800441c:	eb1b 0509 	adds.w	r5, fp, r9
 8004420:	eb4c 060a 	adc.w	r6, ip, sl
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	685b      	ldr	r3, [r3, #4]
 8004428:	4619      	mov	r1, r3
 800442a:	f04f 0200 	mov.w	r2, #0
 800442e:	f04f 0300 	mov.w	r3, #0
 8004432:	f04f 0400 	mov.w	r4, #0
 8004436:	0094      	lsls	r4, r2, #2
 8004438:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800443c:	008b      	lsls	r3, r1, #2
 800443e:	461a      	mov	r2, r3
 8004440:	4623      	mov	r3, r4
 8004442:	4628      	mov	r0, r5
 8004444:	4631      	mov	r1, r6
 8004446:	f7fb fedd 	bl	8000204 <__aeabi_uldivmod>
 800444a:	4603      	mov	r3, r0
 800444c:	460c      	mov	r4, r1
 800444e:	461a      	mov	r2, r3
 8004450:	4b9a      	ldr	r3, [pc, #616]	; (80046bc <UART_SetConfig+0x6f4>)
 8004452:	fba3 1302 	umull	r1, r3, r3, r2
 8004456:	095b      	lsrs	r3, r3, #5
 8004458:	2164      	movs	r1, #100	; 0x64
 800445a:	fb01 f303 	mul.w	r3, r1, r3
 800445e:	1ad3      	subs	r3, r2, r3
 8004460:	011b      	lsls	r3, r3, #4
 8004462:	3332      	adds	r3, #50	; 0x32
 8004464:	4a95      	ldr	r2, [pc, #596]	; (80046bc <UART_SetConfig+0x6f4>)
 8004466:	fba2 2303 	umull	r2, r3, r2, r3
 800446a:	095b      	lsrs	r3, r3, #5
 800446c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004470:	4498      	add	r8, r3
 8004472:	68bb      	ldr	r3, [r7, #8]
 8004474:	469b      	mov	fp, r3
 8004476:	f04f 0c00 	mov.w	ip, #0
 800447a:	46d9      	mov	r9, fp
 800447c:	46e2      	mov	sl, ip
 800447e:	eb19 0309 	adds.w	r3, r9, r9
 8004482:	eb4a 040a 	adc.w	r4, sl, sl
 8004486:	4699      	mov	r9, r3
 8004488:	46a2      	mov	sl, r4
 800448a:	eb19 090b 	adds.w	r9, r9, fp
 800448e:	eb4a 0a0c 	adc.w	sl, sl, ip
 8004492:	f04f 0100 	mov.w	r1, #0
 8004496:	f04f 0200 	mov.w	r2, #0
 800449a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800449e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80044a2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80044a6:	4689      	mov	r9, r1
 80044a8:	4692      	mov	sl, r2
 80044aa:	eb1b 0509 	adds.w	r5, fp, r9
 80044ae:	eb4c 060a 	adc.w	r6, ip, sl
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	685b      	ldr	r3, [r3, #4]
 80044b6:	4619      	mov	r1, r3
 80044b8:	f04f 0200 	mov.w	r2, #0
 80044bc:	f04f 0300 	mov.w	r3, #0
 80044c0:	f04f 0400 	mov.w	r4, #0
 80044c4:	0094      	lsls	r4, r2, #2
 80044c6:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80044ca:	008b      	lsls	r3, r1, #2
 80044cc:	461a      	mov	r2, r3
 80044ce:	4623      	mov	r3, r4
 80044d0:	4628      	mov	r0, r5
 80044d2:	4631      	mov	r1, r6
 80044d4:	f7fb fe96 	bl	8000204 <__aeabi_uldivmod>
 80044d8:	4603      	mov	r3, r0
 80044da:	460c      	mov	r4, r1
 80044dc:	461a      	mov	r2, r3
 80044de:	4b77      	ldr	r3, [pc, #476]	; (80046bc <UART_SetConfig+0x6f4>)
 80044e0:	fba3 1302 	umull	r1, r3, r3, r2
 80044e4:	095b      	lsrs	r3, r3, #5
 80044e6:	2164      	movs	r1, #100	; 0x64
 80044e8:	fb01 f303 	mul.w	r3, r1, r3
 80044ec:	1ad3      	subs	r3, r2, r3
 80044ee:	011b      	lsls	r3, r3, #4
 80044f0:	3332      	adds	r3, #50	; 0x32
 80044f2:	4a72      	ldr	r2, [pc, #456]	; (80046bc <UART_SetConfig+0x6f4>)
 80044f4:	fba2 2303 	umull	r2, r3, r2, r3
 80044f8:	095b      	lsrs	r3, r3, #5
 80044fa:	f003 020f 	and.w	r2, r3, #15
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	4442      	add	r2, r8
 8004504:	609a      	str	r2, [r3, #8]
 8004506:	e0d0      	b.n	80046aa <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8004508:	f7fe fa4e 	bl	80029a8 <HAL_RCC_GetPCLK1Freq>
 800450c:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800450e:	68bb      	ldr	r3, [r7, #8]
 8004510:	469a      	mov	sl, r3
 8004512:	f04f 0b00 	mov.w	fp, #0
 8004516:	46d0      	mov	r8, sl
 8004518:	46d9      	mov	r9, fp
 800451a:	eb18 0308 	adds.w	r3, r8, r8
 800451e:	eb49 0409 	adc.w	r4, r9, r9
 8004522:	4698      	mov	r8, r3
 8004524:	46a1      	mov	r9, r4
 8004526:	eb18 080a 	adds.w	r8, r8, sl
 800452a:	eb49 090b 	adc.w	r9, r9, fp
 800452e:	f04f 0100 	mov.w	r1, #0
 8004532:	f04f 0200 	mov.w	r2, #0
 8004536:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800453a:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800453e:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8004542:	4688      	mov	r8, r1
 8004544:	4691      	mov	r9, r2
 8004546:	eb1a 0508 	adds.w	r5, sl, r8
 800454a:	eb4b 0609 	adc.w	r6, fp, r9
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	685b      	ldr	r3, [r3, #4]
 8004552:	4619      	mov	r1, r3
 8004554:	f04f 0200 	mov.w	r2, #0
 8004558:	f04f 0300 	mov.w	r3, #0
 800455c:	f04f 0400 	mov.w	r4, #0
 8004560:	0094      	lsls	r4, r2, #2
 8004562:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8004566:	008b      	lsls	r3, r1, #2
 8004568:	461a      	mov	r2, r3
 800456a:	4623      	mov	r3, r4
 800456c:	4628      	mov	r0, r5
 800456e:	4631      	mov	r1, r6
 8004570:	f7fb fe48 	bl	8000204 <__aeabi_uldivmod>
 8004574:	4603      	mov	r3, r0
 8004576:	460c      	mov	r4, r1
 8004578:	461a      	mov	r2, r3
 800457a:	4b50      	ldr	r3, [pc, #320]	; (80046bc <UART_SetConfig+0x6f4>)
 800457c:	fba3 2302 	umull	r2, r3, r3, r2
 8004580:	095b      	lsrs	r3, r3, #5
 8004582:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8004586:	68bb      	ldr	r3, [r7, #8]
 8004588:	469b      	mov	fp, r3
 800458a:	f04f 0c00 	mov.w	ip, #0
 800458e:	46d9      	mov	r9, fp
 8004590:	46e2      	mov	sl, ip
 8004592:	eb19 0309 	adds.w	r3, r9, r9
 8004596:	eb4a 040a 	adc.w	r4, sl, sl
 800459a:	4699      	mov	r9, r3
 800459c:	46a2      	mov	sl, r4
 800459e:	eb19 090b 	adds.w	r9, r9, fp
 80045a2:	eb4a 0a0c 	adc.w	sl, sl, ip
 80045a6:	f04f 0100 	mov.w	r1, #0
 80045aa:	f04f 0200 	mov.w	r2, #0
 80045ae:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80045b2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80045b6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80045ba:	4689      	mov	r9, r1
 80045bc:	4692      	mov	sl, r2
 80045be:	eb1b 0509 	adds.w	r5, fp, r9
 80045c2:	eb4c 060a 	adc.w	r6, ip, sl
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	685b      	ldr	r3, [r3, #4]
 80045ca:	4619      	mov	r1, r3
 80045cc:	f04f 0200 	mov.w	r2, #0
 80045d0:	f04f 0300 	mov.w	r3, #0
 80045d4:	f04f 0400 	mov.w	r4, #0
 80045d8:	0094      	lsls	r4, r2, #2
 80045da:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80045de:	008b      	lsls	r3, r1, #2
 80045e0:	461a      	mov	r2, r3
 80045e2:	4623      	mov	r3, r4
 80045e4:	4628      	mov	r0, r5
 80045e6:	4631      	mov	r1, r6
 80045e8:	f7fb fe0c 	bl	8000204 <__aeabi_uldivmod>
 80045ec:	4603      	mov	r3, r0
 80045ee:	460c      	mov	r4, r1
 80045f0:	461a      	mov	r2, r3
 80045f2:	4b32      	ldr	r3, [pc, #200]	; (80046bc <UART_SetConfig+0x6f4>)
 80045f4:	fba3 1302 	umull	r1, r3, r3, r2
 80045f8:	095b      	lsrs	r3, r3, #5
 80045fa:	2164      	movs	r1, #100	; 0x64
 80045fc:	fb01 f303 	mul.w	r3, r1, r3
 8004600:	1ad3      	subs	r3, r2, r3
 8004602:	011b      	lsls	r3, r3, #4
 8004604:	3332      	adds	r3, #50	; 0x32
 8004606:	4a2d      	ldr	r2, [pc, #180]	; (80046bc <UART_SetConfig+0x6f4>)
 8004608:	fba2 2303 	umull	r2, r3, r2, r3
 800460c:	095b      	lsrs	r3, r3, #5
 800460e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004612:	4498      	add	r8, r3
 8004614:	68bb      	ldr	r3, [r7, #8]
 8004616:	469b      	mov	fp, r3
 8004618:	f04f 0c00 	mov.w	ip, #0
 800461c:	46d9      	mov	r9, fp
 800461e:	46e2      	mov	sl, ip
 8004620:	eb19 0309 	adds.w	r3, r9, r9
 8004624:	eb4a 040a 	adc.w	r4, sl, sl
 8004628:	4699      	mov	r9, r3
 800462a:	46a2      	mov	sl, r4
 800462c:	eb19 090b 	adds.w	r9, r9, fp
 8004630:	eb4a 0a0c 	adc.w	sl, sl, ip
 8004634:	f04f 0100 	mov.w	r1, #0
 8004638:	f04f 0200 	mov.w	r2, #0
 800463c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004640:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004644:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004648:	4689      	mov	r9, r1
 800464a:	4692      	mov	sl, r2
 800464c:	eb1b 0509 	adds.w	r5, fp, r9
 8004650:	eb4c 060a 	adc.w	r6, ip, sl
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	685b      	ldr	r3, [r3, #4]
 8004658:	4619      	mov	r1, r3
 800465a:	f04f 0200 	mov.w	r2, #0
 800465e:	f04f 0300 	mov.w	r3, #0
 8004662:	f04f 0400 	mov.w	r4, #0
 8004666:	0094      	lsls	r4, r2, #2
 8004668:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800466c:	008b      	lsls	r3, r1, #2
 800466e:	461a      	mov	r2, r3
 8004670:	4623      	mov	r3, r4
 8004672:	4628      	mov	r0, r5
 8004674:	4631      	mov	r1, r6
 8004676:	f7fb fdc5 	bl	8000204 <__aeabi_uldivmod>
 800467a:	4603      	mov	r3, r0
 800467c:	460c      	mov	r4, r1
 800467e:	461a      	mov	r2, r3
 8004680:	4b0e      	ldr	r3, [pc, #56]	; (80046bc <UART_SetConfig+0x6f4>)
 8004682:	fba3 1302 	umull	r1, r3, r3, r2
 8004686:	095b      	lsrs	r3, r3, #5
 8004688:	2164      	movs	r1, #100	; 0x64
 800468a:	fb01 f303 	mul.w	r3, r1, r3
 800468e:	1ad3      	subs	r3, r2, r3
 8004690:	011b      	lsls	r3, r3, #4
 8004692:	3332      	adds	r3, #50	; 0x32
 8004694:	4a09      	ldr	r2, [pc, #36]	; (80046bc <UART_SetConfig+0x6f4>)
 8004696:	fba2 2303 	umull	r2, r3, r2, r3
 800469a:	095b      	lsrs	r3, r3, #5
 800469c:	f003 020f 	and.w	r2, r3, #15
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	4442      	add	r2, r8
 80046a6:	609a      	str	r2, [r3, #8]
}
 80046a8:	e7ff      	b.n	80046aa <UART_SetConfig+0x6e2>
 80046aa:	bf00      	nop
 80046ac:	3714      	adds	r7, #20
 80046ae:	46bd      	mov	sp, r7
 80046b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80046b4:	40011000 	.word	0x40011000
 80046b8:	40011400 	.word	0x40011400
 80046bc:	51eb851f 	.word	0x51eb851f

080046c0 <__libc_init_array>:
 80046c0:	b570      	push	{r4, r5, r6, lr}
 80046c2:	4e0d      	ldr	r6, [pc, #52]	; (80046f8 <__libc_init_array+0x38>)
 80046c4:	4c0d      	ldr	r4, [pc, #52]	; (80046fc <__libc_init_array+0x3c>)
 80046c6:	1ba4      	subs	r4, r4, r6
 80046c8:	10a4      	asrs	r4, r4, #2
 80046ca:	2500      	movs	r5, #0
 80046cc:	42a5      	cmp	r5, r4
 80046ce:	d109      	bne.n	80046e4 <__libc_init_array+0x24>
 80046d0:	4e0b      	ldr	r6, [pc, #44]	; (8004700 <__libc_init_array+0x40>)
 80046d2:	4c0c      	ldr	r4, [pc, #48]	; (8004704 <__libc_init_array+0x44>)
 80046d4:	f000 f820 	bl	8004718 <_init>
 80046d8:	1ba4      	subs	r4, r4, r6
 80046da:	10a4      	asrs	r4, r4, #2
 80046dc:	2500      	movs	r5, #0
 80046de:	42a5      	cmp	r5, r4
 80046e0:	d105      	bne.n	80046ee <__libc_init_array+0x2e>
 80046e2:	bd70      	pop	{r4, r5, r6, pc}
 80046e4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80046e8:	4798      	blx	r3
 80046ea:	3501      	adds	r5, #1
 80046ec:	e7ee      	b.n	80046cc <__libc_init_array+0xc>
 80046ee:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80046f2:	4798      	blx	r3
 80046f4:	3501      	adds	r5, #1
 80046f6:	e7f2      	b.n	80046de <__libc_init_array+0x1e>
 80046f8:	08004a58 	.word	0x08004a58
 80046fc:	08004a58 	.word	0x08004a58
 8004700:	08004a58 	.word	0x08004a58
 8004704:	08004a5c 	.word	0x08004a5c

08004708 <memset>:
 8004708:	4402      	add	r2, r0
 800470a:	4603      	mov	r3, r0
 800470c:	4293      	cmp	r3, r2
 800470e:	d100      	bne.n	8004712 <memset+0xa>
 8004710:	4770      	bx	lr
 8004712:	f803 1b01 	strb.w	r1, [r3], #1
 8004716:	e7f9      	b.n	800470c <memset+0x4>

08004718 <_init>:
 8004718:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800471a:	bf00      	nop
 800471c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800471e:	bc08      	pop	{r3}
 8004720:	469e      	mov	lr, r3
 8004722:	4770      	bx	lr

08004724 <_fini>:
 8004724:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004726:	bf00      	nop
 8004728:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800472a:	bc08      	pop	{r3}
 800472c:	469e      	mov	lr, r3
 800472e:	4770      	bx	lr
