m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/simulation/modelsim
valu
Z1 !s110 1624566113
!i10b 1
!s100 AOQQT^`OV_1?Z8db^B0Jk0
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
IZK:`S91]<eGm32Si?;e221
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
w1624564024
8/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/core/alu.v
F/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/core/alu.v
!i122 11
Z4 L0 1 84
Z5 OV;L;2020.1;71
r1
!s85 0
31
Z6 !s108 1624566113.000000
!s107 /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/core/alu.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/core|/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/core/alu.v|
!i113 1
Z7 o-vlog01compat -work work
Z8 !s92 -vlog01compat -work work +incdir+/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/core
Z9 tCvgOpt 0
varbiter
R1
!i10b 1
!s100 iMeH?UO08WIPPn^1IKbkY2
R2
I1_ZRbNg@mJN1^Ke@@WFji3
R3
R0
Z10 w1616489084
8/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/memory/arbiter.v
F/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/memory/arbiter.v
!i122 7
L0 1 113
R5
r1
!s85 0
31
R6
!s107 /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/memory/arbiter.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/memory|/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/memory/arbiter.v|
!i113 1
R7
Z11 !s92 -vlog01compat -work work +incdir+/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/memory
R9
vcore
R1
!i10b 1
!s100 j7LcU3C]>Mj:2kj]Yk[<R2
R2
I27@A^9=Cz_Bf1N7FFazXN3
R3
R0
w1624564070
8/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/core/core.v
F/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/core/core.v
!i122 10
L0 1 450
R5
r1
!s85 0
31
R6
!s107 /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/core/core.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/core|/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/core/core.v|
!i113 1
R7
R8
R9
vdivider
R1
!i10b 1
!s100 51;Oj5M1MmmKnC`LcN@P33
R2
I^7GQIZhN]1I0=3j`:@Be@2
R3
R0
Z12 w1616484718
8/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/core/divider.v
F/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/core/divider.v
!i122 9
L0 40 34
R5
r1
!s85 0
31
R6
!s107 /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/core/divider.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/core|/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/core/divider.v|
!i113 1
R7
R8
R9
vfour_way_rom
R1
!i10b 1
!s100 Xa6@ogZ:?TQTG`]fzl4@83
R2
I==ONZI3TnBEZ^69OA0LIM3
R3
R0
w1620930702
8/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/memory/four_way_rom.v
F/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/memory/four_way_rom.v
!i122 6
L0 1 184
R5
r1
!s85 0
31
R6
!s107 /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/memory/four_way_rom.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/memory|/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/memory/four_way_rom.v|
!i113 1
R7
R11
R9
vinstr_decoder
R1
!i10b 1
!s100 4bPg`8a:MbX^@[^5B5g1C0
R2
IW>R@eCI9oPiYSV^WmMW`O1
R3
R0
w1624564056
8/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/core/instr_decoder.v
F/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/core/instr_decoder.v
!i122 8
L0 1 220
R5
r1
!s85 0
31
R6
!s107 /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/core/instr_decoder.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/core|/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/core/instr_decoder.v|
!i113 1
R7
R8
R9
vinterrupt_controller
R1
!i10b 1
!s100 XmSHhU>_Zn;9?8V@D_;gE0
R2
IcFP:4XW]U`P[F:2mFKXb_2
R3
R0
Z13 w1624048504
8/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/videocard/interrupt_controller.v
F/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/videocard/interrupt_controller.v
!i122 4
L0 1 42
R5
r1
!s85 0
31
R6
!s107 /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/videocard/interrupt_controller.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/videocard|/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/videocard/interrupt_controller.v|
!i113 1
R7
Z14 !s92 -vlog01compat -work work +incdir+/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/videocard
R9
vmatrix_multiplication_tb
Z15 !s110 1624566112
!i10b 1
!s100 GkP<z_G1]mY7^Gif0DglC3
R2
IOWC5eLbB[^Zl_lSFgAkNg0
R3
R0
w1624565902
8/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/test_benches/matrix_multiplication_tb.v
F/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/test_benches/matrix_multiplication_tb.v
!i122 0
L0 2 1411
R5
r1
!s85 0
31
Z16 !s108 1624566112.000000
!s107 /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/test_benches/matrix_multiplication_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/test_benches|/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/test_benches/matrix_multiplication_tb.v|
!i113 1
R7
!s92 -vlog01compat -work work +incdir+/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/test_benches
R9
vmemory_mapped_control
R1
!i10b 1
!s100 i2`^`didCiDV7:KZ;g8732
R2
IXmb9^mNUcFFkK^0gIC;_60
R3
R0
R13
8/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/videocard/memory_mapped_control.v
F/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/videocard/memory_mapped_control.v
!i122 3
L0 1 83
R5
r1
!s85 0
31
R6
!s107 /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/videocard/memory_mapped_control.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/videocard|/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/videocard/memory_mapped_control.v|
!i113 1
R7
R14
R9
vRAM_dual
R1
!i10b 1
!s100 U<RSIhZ6kZ>=6DzP@Q5AK2
R2
I;c>mZiZHP2@79Y5`=N3@X1
R3
R0
R10
8/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/memory/RAM_dual.v
F/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/memory/RAM_dual.v
!i122 5
L0 40 104
R5
r1
!s85 0
31
R6
!s107 /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/memory/RAM_dual.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/memory|/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/memory/RAM_dual.v|
!i113 1
R7
R11
R9
n@r@a@m_dual
vROM_RAM
R1
!i10b 1
!s100 BG0]5m]NckBmmmaa9V;Oa1
R2
IWU=D]eKL?ZDMF62e2M7`O2
R3
R0
w1616776236
8/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/memory/ROM_RAM.v
F/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/memory/ROM_RAM.v
!i122 12
L0 40 90
R5
r1
!s85 0
31
R6
!s107 /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/memory/ROM_RAM.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/memory|/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/memory/ROM_RAM.v|
!i113 1
R7
R11
R9
n@r@o@m_@r@a@m
vtb
R1
!i10b 1
!s100 ?H1KJQ`ba;iQRKFg_V7mV1
R2
I64lzH_P:RUS6ZKS>SYO3e0
R3
R0
R12
8/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/mac_ip/mac_tb.v
F/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/mac_ip/mac_tb.v
!i122 13
L0 3 62
R5
r1
!s85 0
31
R6
!s107 /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/mac_ip/mac_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/mac_ip|/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/mac_ip/mac_tb.v|
!i113 1
R7
!s92 -vlog01compat -work work +incdir+/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/mac_ip
R9
vvideocard
R15
!i10b 1
!s100 NhV;kKE9ZXa9Z45`b4Rh20
R2
I?@X^Aa_LRGARYGj6J?1UC2
R3
R0
R13
8/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/videocard/videocard.v
F/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/videocard/videocard.v
!i122 2
L0 1 189
R5
r1
!s85 0
31
R16
!s107 /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/videocard/videocard.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/videocard|/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/videocard/videocard.v|
!i113 1
R7
R14
R9
vvideocard_top
R15
!i10b 1
!s100 @fIOdNM?Q57idQcVVUZE60
R2
InV]K1FS3bAgbC=PiYZD>l3
R3
R0
R13
8/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/videocard/videocard_top.v
F/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/videocard/videocard_top.v
!i122 1
R4
R5
r1
!s85 0
31
R16
!s107 /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/videocard/videocard_top.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/videocard|/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/videocard/videocard_top.v|
!i113 1
R7
R14
R9
