[connectivity]
sp=ps80_ps81_opt_accel_1.in_off_chip0_update_0_read:DDR[0]
sp=ps80_ps81_opt_accel_1.in_off_chip1_update_0_read:DDR[1]
sp=ps80_ps81_opt_accel_1.ps80_update_0_write:DDR[2]
sp=ps80_ps81_opt_accel_1.ps81_update_0_write:DDR[3]
