/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  reg [7:0] celloutsig_0_14z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  reg [15:0] celloutsig_1_10z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[84] & in_data[65];
  assign celloutsig_0_3z = in_data[91] & in_data[59];
  assign celloutsig_1_18z = in_data[162] & celloutsig_1_16z;
  assign celloutsig_1_19z = celloutsig_1_10z[9] & celloutsig_1_10z[3];
  assign celloutsig_0_7z = in_data[77] & celloutsig_0_4z;
  assign celloutsig_0_4z = celloutsig_0_0z & celloutsig_0_2z;
  assign celloutsig_0_9z = in_data[35] & celloutsig_0_2z;
  assign celloutsig_0_10z = celloutsig_0_9z & celloutsig_0_0z;
  assign celloutsig_0_11z = celloutsig_0_0z & celloutsig_0_4z;
  assign celloutsig_0_12z = celloutsig_0_10z & celloutsig_0_0z;
  assign celloutsig_0_13z = celloutsig_0_4z & celloutsig_0_3z;
  assign celloutsig_1_0z = in_data[151] & in_data[169];
  assign celloutsig_1_2z = celloutsig_1_0z & in_data[137];
  assign celloutsig_1_4z = in_data[178] & celloutsig_1_0z;
  assign celloutsig_1_5z = celloutsig_1_0z & celloutsig_1_4z;
  assign celloutsig_0_2z = celloutsig_0_0z & in_data[85];
  assign celloutsig_1_8z = celloutsig_1_14z & celloutsig_1_5z;
  assign celloutsig_1_14z = celloutsig_1_0z & celloutsig_1_2z;
  assign celloutsig_1_16z = celloutsig_1_0z & celloutsig_1_8z;
  always_latch
    if (celloutsig_1_18z) celloutsig_0_14z = 8'h00;
    else if (!clkin_data[0]) celloutsig_0_14z = { celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_4z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_10z = 16'h0000;
    else if (!clkin_data[32]) celloutsig_1_10z = { in_data[183:171], celloutsig_1_14z, celloutsig_1_0z, celloutsig_1_8z };
  assign { out_data[128], out_data[96], out_data[32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_13z, celloutsig_0_14z };
endmodule
