
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//ifstat_gcc_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000402010 <.init>:
  402010:	stp	x29, x30, [sp, #-16]!
  402014:	mov	x29, sp
  402018:	bl	40350c <ferror@plt+0xe3c>
  40201c:	ldp	x29, x30, [sp], #16
  402020:	ret

Disassembly of section .plt:

0000000000402030 <memcpy@plt-0x20>:
  402030:	stp	x16, x30, [sp, #-16]!
  402034:	adrp	x16, 420000 <ferror@plt+0x1d930>
  402038:	ldr	x17, [x16, #4088]
  40203c:	add	x16, x16, #0xff8
  402040:	br	x17
  402044:	nop
  402048:	nop
  40204c:	nop

0000000000402050 <memcpy@plt>:
  402050:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402054:	ldr	x17, [x16]
  402058:	add	x16, x16, #0x0
  40205c:	br	x17

0000000000402060 <recvmsg@plt>:
  402060:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402064:	ldr	x17, [x16, #8]
  402068:	add	x16, x16, #0x8
  40206c:	br	x17

0000000000402070 <strtoul@plt>:
  402070:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402074:	ldr	x17, [x16, #16]
  402078:	add	x16, x16, #0x10
  40207c:	br	x17

0000000000402080 <strlen@plt>:
  402080:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402084:	ldr	x17, [x16, #24]
  402088:	add	x16, x16, #0x18
  40208c:	br	x17

0000000000402090 <exit@plt>:
  402090:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402094:	ldr	x17, [x16, #32]
  402098:	add	x16, x16, #0x20
  40209c:	br	x17

00000000004020a0 <perror@plt>:
  4020a0:	adrp	x16, 421000 <ferror@plt+0x1e930>
  4020a4:	ldr	x17, [x16, #40]
  4020a8:	add	x16, x16, #0x28
  4020ac:	br	x17

00000000004020b0 <listen@plt>:
  4020b0:	adrp	x16, 421000 <ferror@plt+0x1e930>
  4020b4:	ldr	x17, [x16, #48]
  4020b8:	add	x16, x16, #0x30
  4020bc:	br	x17

00000000004020c0 <strtoll@plt>:
  4020c0:	adrp	x16, 421000 <ferror@plt+0x1e930>
  4020c4:	ldr	x17, [x16, #56]
  4020c8:	add	x16, x16, #0x38
  4020cc:	br	x17

00000000004020d0 <daemon@plt>:
  4020d0:	adrp	x16, 421000 <ferror@plt+0x1e930>
  4020d4:	ldr	x17, [x16, #64]
  4020d8:	add	x16, x16, #0x40
  4020dc:	br	x17

00000000004020e0 <strtod@plt>:
  4020e0:	adrp	x16, 421000 <ferror@plt+0x1e930>
  4020e4:	ldr	x17, [x16, #72]
  4020e8:	add	x16, x16, #0x48
  4020ec:	br	x17

00000000004020f0 <geteuid@plt>:
  4020f0:	adrp	x16, 421000 <ferror@plt+0x1e930>
  4020f4:	ldr	x17, [x16, #80]
  4020f8:	add	x16, x16, #0x50
  4020fc:	br	x17

0000000000402100 <sethostent@plt>:
  402100:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402104:	ldr	x17, [x16, #88]
  402108:	add	x16, x16, #0x58
  40210c:	br	x17

0000000000402110 <bind@plt>:
  402110:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402114:	ldr	x17, [x16, #96]
  402118:	add	x16, x16, #0x60
  40211c:	br	x17

0000000000402120 <ftell@plt>:
  402120:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402124:	ldr	x17, [x16, #104]
  402128:	add	x16, x16, #0x68
  40212c:	br	x17

0000000000402130 <sprintf@plt>:
  402130:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402134:	ldr	x17, [x16, #112]
  402138:	add	x16, x16, #0x70
  40213c:	br	x17

0000000000402140 <getuid@plt>:
  402140:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402144:	ldr	x17, [x16, #120]
  402148:	add	x16, x16, #0x78
  40214c:	br	x17

0000000000402150 <putc@plt>:
  402150:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402154:	ldr	x17, [x16, #128]
  402158:	add	x16, x16, #0x80
  40215c:	br	x17

0000000000402160 <strftime@plt>:
  402160:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402164:	ldr	x17, [x16, #136]
  402168:	add	x16, x16, #0x88
  40216c:	br	x17

0000000000402170 <fputc@plt>:
  402170:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402174:	ldr	x17, [x16, #144]
  402178:	add	x16, x16, #0x90
  40217c:	br	x17

0000000000402180 <fork@plt>:
  402180:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402184:	ldr	x17, [x16, #152]
  402188:	add	x16, x16, #0x98
  40218c:	br	x17

0000000000402190 <snprintf@plt>:
  402190:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402194:	ldr	x17, [x16, #160]
  402198:	add	x16, x16, #0xa0
  40219c:	br	x17

00000000004021a0 <fileno@plt>:
  4021a0:	adrp	x16, 421000 <ferror@plt+0x1e930>
  4021a4:	ldr	x17, [x16, #168]
  4021a8:	add	x16, x16, #0xa8
  4021ac:	br	x17

00000000004021b0 <localtime@plt>:
  4021b0:	adrp	x16, 421000 <ferror@plt+0x1e930>
  4021b4:	ldr	x17, [x16, #176]
  4021b8:	add	x16, x16, #0xb0
  4021bc:	br	x17

00000000004021c0 <signal@plt>:
  4021c0:	adrp	x16, 421000 <ferror@plt+0x1e930>
  4021c4:	ldr	x17, [x16, #184]
  4021c8:	add	x16, x16, #0xb8
  4021cc:	br	x17

00000000004021d0 <ftruncate64@plt>:
  4021d0:	adrp	x16, 421000 <ferror@plt+0x1e930>
  4021d4:	ldr	x17, [x16, #192]
  4021d8:	add	x16, x16, #0xc0
  4021dc:	br	x17

00000000004021e0 <fclose@plt>:
  4021e0:	adrp	x16, 421000 <ferror@plt+0x1e930>
  4021e4:	ldr	x17, [x16, #200]
  4021e8:	add	x16, x16, #0xc8
  4021ec:	br	x17

00000000004021f0 <getpid@plt>:
  4021f0:	adrp	x16, 421000 <ferror@plt+0x1e930>
  4021f4:	ldr	x17, [x16, #208]
  4021f8:	add	x16, x16, #0xd0
  4021fc:	br	x17

0000000000402200 <time@plt>:
  402200:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402204:	ldr	x17, [x16, #216]
  402208:	add	x16, x16, #0xd8
  40220c:	br	x17

0000000000402210 <malloc@plt>:
  402210:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402214:	ldr	x17, [x16, #224]
  402218:	add	x16, x16, #0xe0
  40221c:	br	x17

0000000000402220 <setsockopt@plt>:
  402220:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402224:	ldr	x17, [x16, #232]
  402228:	add	x16, x16, #0xe8
  40222c:	br	x17

0000000000402230 <poll@plt>:
  402230:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402234:	ldr	x17, [x16, #240]
  402238:	add	x16, x16, #0xf0
  40223c:	br	x17

0000000000402240 <__isoc99_fscanf@plt>:
  402240:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402244:	ldr	x17, [x16, #248]
  402248:	add	x16, x16, #0xf8
  40224c:	br	x17

0000000000402250 <strncmp@plt>:
  402250:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402254:	ldr	x17, [x16, #256]
  402258:	add	x16, x16, #0x100
  40225c:	br	x17

0000000000402260 <__libc_start_main@plt>:
  402260:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402264:	ldr	x17, [x16, #264]
  402268:	add	x16, x16, #0x108
  40226c:	br	x17

0000000000402270 <strcat@plt>:
  402270:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402274:	ldr	x17, [x16, #272]
  402278:	add	x16, x16, #0x110
  40227c:	br	x17

0000000000402280 <flock@plt>:
  402280:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402284:	ldr	x17, [x16, #280]
  402288:	add	x16, x16, #0x118
  40228c:	br	x17

0000000000402290 <if_indextoname@plt>:
  402290:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402294:	ldr	x17, [x16, #288]
  402298:	add	x16, x16, #0x120
  40229c:	br	x17

00000000004022a0 <memset@plt>:
  4022a0:	adrp	x16, 421000 <ferror@plt+0x1e930>
  4022a4:	ldr	x17, [x16, #296]
  4022a8:	add	x16, x16, #0x128
  4022ac:	br	x17

00000000004022b0 <fdopen@plt>:
  4022b0:	adrp	x16, 421000 <ferror@plt+0x1e930>
  4022b4:	ldr	x17, [x16, #304]
  4022b8:	add	x16, x16, #0x130
  4022bc:	br	x17

00000000004022c0 <gettimeofday@plt>:
  4022c0:	adrp	x16, 421000 <ferror@plt+0x1e930>
  4022c4:	ldr	x17, [x16, #312]
  4022c8:	add	x16, x16, #0x138
  4022cc:	br	x17

00000000004022d0 <accept@plt>:
  4022d0:	adrp	x16, 421000 <ferror@plt+0x1e930>
  4022d4:	ldr	x17, [x16, #320]
  4022d8:	add	x16, x16, #0x140
  4022dc:	br	x17

00000000004022e0 <random@plt>:
  4022e0:	adrp	x16, 421000 <ferror@plt+0x1e930>
  4022e4:	ldr	x17, [x16, #328]
  4022e8:	add	x16, x16, #0x148
  4022ec:	br	x17

00000000004022f0 <sendmsg@plt>:
  4022f0:	adrp	x16, 421000 <ferror@plt+0x1e930>
  4022f4:	ldr	x17, [x16, #336]
  4022f8:	add	x16, x16, #0x150
  4022fc:	br	x17

0000000000402300 <cap_get_flag@plt>:
  402300:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402304:	ldr	x17, [x16, #344]
  402308:	add	x16, x16, #0x158
  40230c:	br	x17

0000000000402310 <strcasecmp@plt>:
  402310:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402314:	ldr	x17, [x16, #352]
  402318:	add	x16, x16, #0x160
  40231c:	br	x17

0000000000402320 <realloc@plt>:
  402320:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402324:	ldr	x17, [x16, #360]
  402328:	add	x16, x16, #0x168
  40232c:	br	x17

0000000000402330 <rewind@plt>:
  402330:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402334:	ldr	x17, [x16, #368]
  402338:	add	x16, x16, #0x170
  40233c:	br	x17

0000000000402340 <cap_set_proc@plt>:
  402340:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402344:	ldr	x17, [x16, #376]
  402348:	add	x16, x16, #0x178
  40234c:	br	x17

0000000000402350 <strdup@plt>:
  402350:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402354:	ldr	x17, [x16, #384]
  402358:	add	x16, x16, #0x180
  40235c:	br	x17

0000000000402360 <strerror@plt>:
  402360:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402364:	ldr	x17, [x16, #392]
  402368:	add	x16, x16, #0x188
  40236c:	br	x17

0000000000402370 <close@plt>:
  402370:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402374:	ldr	x17, [x16, #400]
  402378:	add	x16, x16, #0x190
  40237c:	br	x17

0000000000402380 <strrchr@plt>:
  402380:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402384:	ldr	x17, [x16, #408]
  402388:	add	x16, x16, #0x198
  40238c:	br	x17

0000000000402390 <recv@plt>:
  402390:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402394:	ldr	x17, [x16, #416]
  402398:	add	x16, x16, #0x1a0
  40239c:	br	x17

00000000004023a0 <__gmon_start__@plt>:
  4023a0:	adrp	x16, 421000 <ferror@plt+0x1e930>
  4023a4:	ldr	x17, [x16, #424]
  4023a8:	add	x16, x16, #0x1a8
  4023ac:	br	x17

00000000004023b0 <abort@plt>:
  4023b0:	adrp	x16, 421000 <ferror@plt+0x1e930>
  4023b4:	ldr	x17, [x16, #432]
  4023b8:	add	x16, x16, #0x1b0
  4023bc:	br	x17

00000000004023c0 <feof@plt>:
  4023c0:	adrp	x16, 421000 <ferror@plt+0x1e930>
  4023c4:	ldr	x17, [x16, #440]
  4023c8:	add	x16, x16, #0x1b8
  4023cc:	br	x17

00000000004023d0 <memcmp@plt>:
  4023d0:	adrp	x16, 421000 <ferror@plt+0x1e930>
  4023d4:	ldr	x17, [x16, #448]
  4023d8:	add	x16, x16, #0x1c0
  4023dc:	br	x17

00000000004023e0 <getopt_long@plt>:
  4023e0:	adrp	x16, 421000 <ferror@plt+0x1e930>
  4023e4:	ldr	x17, [x16, #456]
  4023e8:	add	x16, x16, #0x1c8
  4023ec:	br	x17

00000000004023f0 <strcmp@plt>:
  4023f0:	adrp	x16, 421000 <ferror@plt+0x1e930>
  4023f4:	ldr	x17, [x16, #464]
  4023f8:	add	x16, x16, #0x1d0
  4023fc:	br	x17

0000000000402400 <__ctype_b_loc@plt>:
  402400:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402404:	ldr	x17, [x16, #472]
  402408:	add	x16, x16, #0x1d8
  40240c:	br	x17

0000000000402410 <strtol@plt>:
  402410:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402414:	ldr	x17, [x16, #480]
  402418:	add	x16, x16, #0x1e0
  40241c:	br	x17

0000000000402420 <cap_get_proc@plt>:
  402420:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402424:	ldr	x17, [x16, #488]
  402428:	add	x16, x16, #0x1e8
  40242c:	br	x17

0000000000402430 <fread@plt>:
  402430:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402434:	ldr	x17, [x16, #496]
  402438:	add	x16, x16, #0x1f0
  40243c:	br	x17

0000000000402440 <gethostbyaddr@plt>:
  402440:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402444:	ldr	x17, [x16, #504]
  402448:	add	x16, x16, #0x1f8
  40244c:	br	x17

0000000000402450 <free@plt>:
  402450:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402454:	ldr	x17, [x16, #512]
  402458:	add	x16, x16, #0x200
  40245c:	br	x17

0000000000402460 <inet_pton@plt>:
  402460:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402464:	ldr	x17, [x16, #520]
  402468:	add	x16, x16, #0x208
  40246c:	br	x17

0000000000402470 <__fxstat64@plt>:
  402470:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402474:	ldr	x17, [x16, #528]
  402478:	add	x16, x16, #0x210
  40247c:	br	x17

0000000000402480 <send@plt>:
  402480:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402484:	ldr	x17, [x16, #536]
  402488:	add	x16, x16, #0x218
  40248c:	br	x17

0000000000402490 <connect@plt>:
  402490:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402494:	ldr	x17, [x16, #544]
  402498:	add	x16, x16, #0x220
  40249c:	br	x17

00000000004024a0 <strspn@plt>:
  4024a0:	adrp	x16, 421000 <ferror@plt+0x1e930>
  4024a4:	ldr	x17, [x16, #552]
  4024a8:	add	x16, x16, #0x228
  4024ac:	br	x17

00000000004024b0 <strchr@plt>:
  4024b0:	adrp	x16, 421000 <ferror@plt+0x1e930>
  4024b4:	ldr	x17, [x16, #560]
  4024b8:	add	x16, x16, #0x230
  4024bc:	br	x17

00000000004024c0 <strtoull@plt>:
  4024c0:	adrp	x16, 421000 <ferror@plt+0x1e930>
  4024c4:	ldr	x17, [x16, #568]
  4024c8:	add	x16, x16, #0x238
  4024cc:	br	x17

00000000004024d0 <fwrite@plt>:
  4024d0:	adrp	x16, 421000 <ferror@plt+0x1e930>
  4024d4:	ldr	x17, [x16, #576]
  4024d8:	add	x16, x16, #0x240
  4024dc:	br	x17

00000000004024e0 <fnmatch@plt>:
  4024e0:	adrp	x16, 421000 <ferror@plt+0x1e930>
  4024e4:	ldr	x17, [x16, #584]
  4024e8:	add	x16, x16, #0x248
  4024ec:	br	x17

00000000004024f0 <socket@plt>:
  4024f0:	adrp	x16, 421000 <ferror@plt+0x1e930>
  4024f4:	ldr	x17, [x16, #592]
  4024f8:	add	x16, x16, #0x250
  4024fc:	br	x17

0000000000402500 <fflush@plt>:
  402500:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402504:	ldr	x17, [x16, #600]
  402508:	add	x16, x16, #0x258
  40250c:	br	x17

0000000000402510 <fopen64@plt>:
  402510:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402514:	ldr	x17, [x16, #608]
  402518:	add	x16, x16, #0x260
  40251c:	br	x17

0000000000402520 <getsockopt@plt>:
  402520:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402524:	ldr	x17, [x16, #616]
  402528:	add	x16, x16, #0x268
  40252c:	br	x17

0000000000402530 <cap_clear@plt>:
  402530:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402534:	ldr	x17, [x16, #624]
  402538:	add	x16, x16, #0x270
  40253c:	br	x17

0000000000402540 <isatty@plt>:
  402540:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402544:	ldr	x17, [x16, #632]
  402548:	add	x16, x16, #0x278
  40254c:	br	x17

0000000000402550 <sysconf@plt>:
  402550:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402554:	ldr	x17, [x16, #640]
  402558:	add	x16, x16, #0x280
  40255c:	br	x17

0000000000402560 <open64@plt>:
  402560:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402564:	ldr	x17, [x16, #648]
  402568:	add	x16, x16, #0x288
  40256c:	br	x17

0000000000402570 <asctime@plt>:
  402570:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402574:	ldr	x17, [x16, #656]
  402578:	add	x16, x16, #0x290
  40257c:	br	x17

0000000000402580 <cap_free@plt>:
  402580:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402584:	ldr	x17, [x16, #664]
  402588:	add	x16, x16, #0x298
  40258c:	br	x17

0000000000402590 <if_nametoindex@plt>:
  402590:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402594:	ldr	x17, [x16, #672]
  402598:	add	x16, x16, #0x2a0
  40259c:	br	x17

00000000004025a0 <strchrnul@plt>:
  4025a0:	adrp	x16, 421000 <ferror@plt+0x1e930>
  4025a4:	ldr	x17, [x16, #680]
  4025a8:	add	x16, x16, #0x2a8
  4025ac:	br	x17

00000000004025b0 <strstr@plt>:
  4025b0:	adrp	x16, 421000 <ferror@plt+0x1e930>
  4025b4:	ldr	x17, [x16, #688]
  4025b8:	add	x16, x16, #0x2b0
  4025bc:	br	x17

00000000004025c0 <__isoc99_sscanf@plt>:
  4025c0:	adrp	x16, 421000 <ferror@plt+0x1e930>
  4025c4:	ldr	x17, [x16, #696]
  4025c8:	add	x16, x16, #0x2b8
  4025cc:	br	x17

00000000004025d0 <strncpy@plt>:
  4025d0:	adrp	x16, 421000 <ferror@plt+0x1e930>
  4025d4:	ldr	x17, [x16, #704]
  4025d8:	add	x16, x16, #0x2c0
  4025dc:	br	x17

00000000004025e0 <strcspn@plt>:
  4025e0:	adrp	x16, 421000 <ferror@plt+0x1e930>
  4025e4:	ldr	x17, [x16, #712]
  4025e8:	add	x16, x16, #0x2c8
  4025ec:	br	x17

00000000004025f0 <vfprintf@plt>:
  4025f0:	adrp	x16, 421000 <ferror@plt+0x1e930>
  4025f4:	ldr	x17, [x16, #720]
  4025f8:	add	x16, x16, #0x2d0
  4025fc:	br	x17

0000000000402600 <printf@plt>:
  402600:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402604:	ldr	x17, [x16, #728]
  402608:	add	x16, x16, #0x2d8
  40260c:	br	x17

0000000000402610 <__assert_fail@plt>:
  402610:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402614:	ldr	x17, [x16, #736]
  402618:	add	x16, x16, #0x2e0
  40261c:	br	x17

0000000000402620 <__errno_location@plt>:
  402620:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402624:	ldr	x17, [x16, #744]
  402628:	add	x16, x16, #0x2e8
  40262c:	br	x17

0000000000402630 <getenv@plt>:
  402630:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402634:	ldr	x17, [x16, #752]
  402638:	add	x16, x16, #0x2f0
  40263c:	br	x17

0000000000402640 <putchar@plt>:
  402640:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402644:	ldr	x17, [x16, #760]
  402648:	add	x16, x16, #0x2f8
  40264c:	br	x17

0000000000402650 <__getdelim@plt>:
  402650:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402654:	ldr	x17, [x16, #768]
  402658:	add	x16, x16, #0x300
  40265c:	br	x17

0000000000402660 <getsockname@plt>:
  402660:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402664:	ldr	x17, [x16, #776]
  402668:	add	x16, x16, #0x308
  40266c:	br	x17

0000000000402670 <waitpid@plt>:
  402670:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402674:	ldr	x17, [x16, #784]
  402678:	add	x16, x16, #0x310
  40267c:	br	x17

0000000000402680 <unlink@plt>:
  402680:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402684:	ldr	x17, [x16, #792]
  402688:	add	x16, x16, #0x318
  40268c:	br	x17

0000000000402690 <fprintf@plt>:
  402690:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402694:	ldr	x17, [x16, #800]
  402698:	add	x16, x16, #0x320
  40269c:	br	x17

00000000004026a0 <fgets@plt>:
  4026a0:	adrp	x16, 421000 <ferror@plt+0x1e930>
  4026a4:	ldr	x17, [x16, #808]
  4026a8:	add	x16, x16, #0x328
  4026ac:	br	x17

00000000004026b0 <exp@plt>:
  4026b0:	adrp	x16, 421000 <ferror@plt+0x1e930>
  4026b4:	ldr	x17, [x16, #816]
  4026b8:	add	x16, x16, #0x330
  4026bc:	br	x17

00000000004026c0 <inet_ntop@plt>:
  4026c0:	adrp	x16, 421000 <ferror@plt+0x1e930>
  4026c4:	ldr	x17, [x16, #824]
  4026c8:	add	x16, x16, #0x338
  4026cc:	br	x17

00000000004026d0 <ferror@plt>:
  4026d0:	adrp	x16, 421000 <ferror@plt+0x1e930>
  4026d4:	ldr	x17, [x16, #832]
  4026d8:	add	x16, x16, #0x340
  4026dc:	br	x17

Disassembly of section .text:

00000000004026e0 <.text>:
  4026e0:	sub	sp, sp, #0x230
  4026e4:	stp	x29, x30, [sp]
  4026e8:	mov	x29, sp
  4026ec:	stp	x23, x24, [sp, #48]
  4026f0:	adrp	x24, 40c000 <ferror@plt+0x9930>
  4026f4:	add	x24, x24, #0x508
  4026f8:	stp	x27, x28, [sp, #80]
  4026fc:	adrp	x27, 425000 <stdout@@GLIBC_2.17+0x3c80>
  402700:	add	x23, x24, #0xc8
  402704:	stp	x19, x20, [sp, #16]
  402708:	mov	w20, w0
  40270c:	mov	x28, #0x0                   	// #0
  402710:	stp	x21, x22, [sp, #32]
  402714:	adrp	x22, 40b000 <ferror@plt+0x8930>
  402718:	mov	x21, x1
  40271c:	add	x22, x22, #0xff8
  402720:	stp	x25, x26, [sp, #64]
  402724:	adrp	x26, 425000 <stdout@@GLIBC_2.17+0x3c80>
  402728:	adrp	x25, 425000 <stdout@@GLIBC_2.17+0x3c80>
  40272c:	add	x26, x26, #0xec4
  402730:	add	x25, x25, #0xe14
  402734:	strb	wzr, [x27, #3600]
  402738:	mov	x3, x23
  40273c:	mov	x2, x22
  402740:	mov	x1, x21
  402744:	mov	w0, w20
  402748:	mov	x4, #0x0                   	// #0
  40274c:	bl	4023e0 <getopt_long@plt>
  402750:	mov	w19, w0
  402754:	cmn	w0, #0x1
  402758:	b.eq	402930 <ferror@plt+0x260>  // b.none
  40275c:	cmp	w19, #0x70
  402760:	b.eq	402904 <ferror@plt+0x234>  // b.none
  402764:	b.gt	402794 <ferror@plt+0xc4>
  402768:	cmp	w19, #0x65
  40276c:	b.eq	4028f4 <ferror@plt+0x224>  // b.none
  402770:	b.le	4027c0 <ferror@plt+0xf0>
  402774:	cmp	w19, #0x6a
  402778:	b.eq	402920 <ferror@plt+0x250>  // b.none
  40277c:	cmp	w19, #0x6e
  402780:	b.ne	402868 <ferror@plt+0x198>  // b.any
  402784:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c80>
  402788:	mov	w1, #0x1                   	// #1
  40278c:	str	w1, [x0, #3572]
  402790:	b	402738 <ferror@plt+0x68>
  402794:	cmp	w19, #0x74
  402798:	b.eq	4028b0 <ferror@plt+0x1e0>  // b.none
  40279c:	b.le	402840 <ferror@plt+0x170>
  4027a0:	cmp	w19, #0x78
  4027a4:	b.eq	40289c <ferror@plt+0x1cc>  // b.none
  4027a8:	cmp	w19, #0x7a
  4027ac:	b.ne	402820 <ferror@plt+0x150>  // b.any
  4027b0:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c80>
  4027b4:	mov	w1, #0x1                   	// #1
  4027b8:	str	w1, [x0, #3548]
  4027bc:	b	402738 <ferror@plt+0x68>
  4027c0:	cmp	w19, #0x61
  4027c4:	b.eq	40288c <ferror@plt+0x1bc>  // b.none
  4027c8:	cmp	w19, #0x64
  4027cc:	b.ne	402860 <ferror@plt+0x190>  // b.any
  4027d0:	adrp	x0, 421000 <ferror@plt+0x1e930>
  4027d4:	mov	w2, #0xa                   	// #10
  4027d8:	mov	x1, #0x0                   	// #0
  4027dc:	ldr	x0, [x0, #880]
  4027e0:	bl	402410 <strtol@plt>
  4027e4:	mov	w1, #0x3e8                 	// #1000
  4027e8:	adrp	x2, 425000 <stdout@@GLIBC_2.17+0x3c80>
  4027ec:	mul	w0, w1, w0
  4027f0:	str	w0, [x2, #3764]
  4027f4:	cmp	w0, #0x0
  4027f8:	b.gt	402738 <ferror@plt+0x68>
  4027fc:	adrp	x3, 421000 <ferror@plt+0x1e930>
  402800:	mov	x2, #0x1e                  	// #30
  402804:	mov	x1, #0x1                   	// #1
  402808:	adrp	x0, 40b000 <ferror@plt+0x8930>
  40280c:	ldr	x3, [x3, #872]
  402810:	add	x0, x0, #0xd08
  402814:	bl	4024d0 <fwrite@plt>
  402818:	mov	w0, #0xffffffff            	// #-1
  40281c:	bl	402090 <exit@plt>
  402820:	cmp	w19, #0x76
  402824:	b.ne	402868 <ferror@plt+0x198>  // b.any
  402828:	add	x1, x24, #0xc0
  40282c:	adrp	x0, 40b000 <ferror@plt+0x8930>
  402830:	add	x0, x0, #0xd50
  402834:	bl	402600 <printf@plt>
  402838:	mov	w0, #0x0                   	// #0
  40283c:	bl	402090 <exit@plt>
  402840:	cmp	w19, #0x72
  402844:	b.eq	402910 <ferror@plt+0x240>  // b.none
  402848:	cmp	w19, #0x73
  40284c:	b.ne	402868 <ferror@plt+0x198>  // b.any
  402850:	adrp	x19, 425000 <stdout@@GLIBC_2.17+0x3c80>
  402854:	mov	w0, #0x1                   	// #1
  402858:	str	w0, [x19, #3552]
  40285c:	b	402738 <ferror@plt+0x68>
  402860:	cmp	w19, #0x56
  402864:	b.eq	402828 <ferror@plt+0x158>  // b.none
  402868:	adrp	x3, 421000 <ferror@plt+0x1e930>
  40286c:	mov	x2, #0x281                 	// #641
  402870:	mov	x1, #0x1                   	// #1
  402874:	adrp	x0, 40b000 <ferror@plt+0x8930>
  402878:	ldr	x3, [x3, #872]
  40287c:	add	x0, x0, #0xd70
  402880:	bl	4024d0 <fwrite@plt>
  402884:	mov	w0, #0xffffffff            	// #-1
  402888:	bl	402090 <exit@plt>
  40288c:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c80>
  402890:	mov	w1, #0x1                   	// #1
  402894:	str	w1, [x0, #3760]
  402898:	b	402738 <ferror@plt+0x68>
  40289c:	adrp	x0, 421000 <ferror@plt+0x1e930>
  4028a0:	mov	w1, #0x1                   	// #1
  4028a4:	strb	w1, [x27, #3600]
  4028a8:	ldr	x28, [x0, #880]
  4028ac:	b	402738 <ferror@plt+0x68>
  4028b0:	adrp	x0, 421000 <ferror@plt+0x1e930>
  4028b4:	mov	w2, #0xa                   	// #10
  4028b8:	mov	x1, #0x0                   	// #0
  4028bc:	ldr	x0, [x0, #880]
  4028c0:	bl	402410 <strtol@plt>
  4028c4:	str	w0, [x25]
  4028c8:	cmp	w0, #0x0
  4028cc:	b.gt	402738 <ferror@plt+0x68>
  4028d0:	adrp	x3, 421000 <ferror@plt+0x1e930>
  4028d4:	mov	x2, #0x26                  	// #38
  4028d8:	mov	x1, #0x1                   	// #1
  4028dc:	adrp	x0, 40b000 <ferror@plt+0x8930>
  4028e0:	ldr	x3, [x3, #872]
  4028e4:	add	x0, x0, #0xd28
  4028e8:	bl	4024d0 <fwrite@plt>
  4028ec:	mov	w0, #0xffffffff            	// #-1
  4028f0:	bl	402090 <exit@plt>
  4028f4:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c80>
  4028f8:	mov	w1, #0x1                   	// #1
  4028fc:	str	w1, [x0, #3576]
  402900:	b	402738 <ferror@plt+0x68>
  402904:	mov	w0, #0x1                   	// #1
  402908:	str	w0, [x26]
  40290c:	b	402738 <ferror@plt+0x68>
  402910:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c80>
  402914:	mov	w1, #0x1                   	// #1
  402918:	str	w1, [x0, #3584]
  40291c:	b	402738 <ferror@plt+0x68>
  402920:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c80>
  402924:	mov	w1, #0x1                   	// #1
  402928:	str	w1, [x0, #3588]
  40292c:	b	402738 <ferror@plt+0x68>
  402930:	adrp	x0, 421000 <ferror@plt+0x1e930>
  402934:	ldr	w23, [x0, #888]
  402938:	cbz	x28, 402980 <ferror@plt+0x2b0>
  40293c:	mov	x0, x28
  402940:	bl	402080 <strlen@plt>
  402944:	mov	x2, x0
  402948:	adrp	x22, 40b000 <ferror@plt+0x8930>
  40294c:	add	x22, x22, #0xcf8
  402950:	mov	x0, x28
  402954:	sxtw	x2, w2
  402958:	mov	x1, x22
  40295c:	bl	402250 <strncmp@plt>
  402960:	cbnz	w0, 402c38 <ferror@plt+0x568>
  402964:	adrp	x2, 425000 <stdout@@GLIBC_2.17+0x3c80>
  402968:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c80>
  40296c:	mov	x28, x22
  402970:	mov	w3, #0x4                   	// #4
  402974:	mov	w1, #0x1                   	// #1
  402978:	str	w3, [x2, #3568]
  40297c:	str	w1, [x0, #3544]
  402980:	mov	w0, #0x1                   	// #1
  402984:	adrp	x19, 425000 <stdout@@GLIBC_2.17+0x3c80>
  402988:	strh	w0, [sp, #128]
  40298c:	strb	wzr, [sp, #130]
  402990:	bl	402140 <getuid@plt>
  402994:	adrp	x1, 40c000 <ferror@plt+0x9930>
  402998:	mov	w2, w0
  40299c:	add	x1, x1, #0x98
  4029a0:	add	x0, sp, #0x83
  4029a4:	bl	402130 <sprintf@plt>
  4029a8:	ldr	w0, [x19, #3764]
  4029ac:	cmp	w0, #0x0
  4029b0:	b.le	402a84 <ferror@plt+0x3b4>
  4029b4:	adrp	x21, 425000 <stdout@@GLIBC_2.17+0x3c80>
  4029b8:	ldr	w1, [x21, #3604]
  4029bc:	cbnz	w1, 4029c8 <ferror@plt+0x2f8>
  4029c0:	mov	w1, #0x3c                  	// #60
  4029c4:	str	w1, [x21, #3604]
  4029c8:	ldr	w1, [x21, #3604]
  4029cc:	scvtf	d0, w0
  4029d0:	mov	w20, #0x3e8                 	// #1000
  4029d4:	adrp	x0, 40c000 <ferror@plt+0x9930>
  4029d8:	adrp	x22, 425000 <stdout@@GLIBC_2.17+0x3c80>
  4029dc:	ldr	d1, [x0, #1280]
  4029e0:	mul	w0, w1, w20
  4029e4:	str	w0, [x21, #3604]
  4029e8:	fmul	d0, d0, d1
  4029ec:	scvtf	d1, w0
  4029f0:	fdiv	d0, d0, d1
  4029f4:	bl	4026b0 <exp@plt>
  4029f8:	fmov	d1, #1.000000000000000000e+00
  4029fc:	mov	w1, #0x1                   	// #1
  402a00:	mov	w2, #0x0                   	// #0
  402a04:	mov	w0, w1
  402a08:	fdiv	d0, d1, d0
  402a0c:	fsub	d1, d1, d0
  402a10:	str	d1, [x22, #3744]
  402a14:	bl	4024f0 <socket@plt>
  402a18:	str	w0, [sp, #108]
  402a1c:	tbnz	w0, #31, 402a70 <ferror@plt+0x3a0>
  402a20:	add	x0, sp, #0x83
  402a24:	bl	402080 <strlen@plt>
  402a28:	add	w2, w0, #0x3
  402a2c:	ldr	w0, [sp, #108]
  402a30:	add	x1, sp, #0x80
  402a34:	bl	402110 <bind@plt>
  402a38:	tbnz	w0, #31, 402bd8 <ferror@plt+0x508>
  402a3c:	ldr	w0, [sp, #108]
  402a40:	mov	w1, #0x5                   	// #5
  402a44:	bl	4020b0 <listen@plt>
  402a48:	tbnz	w0, #31, 402ca4 <ferror@plt+0x5d4>
  402a4c:	mov	w1, #0x0                   	// #0
  402a50:	mov	w0, #0x0                   	// #0
  402a54:	bl	4020d0 <daemon@plt>
  402a58:	cbz	w0, 402cf0 <ferror@plt+0x620>
  402a5c:	adrp	x0, 40c000 <ferror@plt+0x9930>
  402a60:	add	x0, x0, #0xd8
  402a64:	bl	4020a0 <perror@plt>
  402a68:	mov	w0, #0xffffffff            	// #-1
  402a6c:	bl	402090 <exit@plt>
  402a70:	adrp	x0, 40c000 <ferror@plt+0x9930>
  402a74:	add	x0, x0, #0xa8
  402a78:	bl	4020a0 <perror@plt>
  402a7c:	mov	w0, #0xffffffff            	// #-1
  402a80:	bl	402090 <exit@plt>
  402a84:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c80>
  402a88:	adrp	x24, 425000 <stdout@@GLIBC_2.17+0x3c80>
  402a8c:	adrp	x19, 40c000 <ferror@plt+0x9930>
  402a90:	add	x19, x19, #0x120
  402a94:	add	x21, x21, w23, sxtw #3
  402a98:	sub	w20, w20, w23
  402a9c:	str	x21, [x0, #3752]
  402aa0:	mov	x0, x19
  402aa4:	str	w20, [x24, #3608]
  402aa8:	bl	402630 <getenv@plt>
  402aac:	cbz	x0, 402c70 <ferror@plt+0x5a0>
  402ab0:	mov	x0, x19
  402ab4:	add	x20, sp, #0xf0
  402ab8:	bl	402630 <getenv@plt>
  402abc:	mov	x3, x0
  402ac0:	adrp	x2, 40c000 <ferror@plt+0x9930>
  402ac4:	mov	x0, x20
  402ac8:	add	x2, x2, #0x130
  402acc:	mov	x1, #0x80                  	// #128
  402ad0:	bl	402190 <snprintf@plt>
  402ad4:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c80>
  402ad8:	ldr	w0, [x0, #3584]
  402adc:	cbnz	w0, 402ce4 <ferror@plt+0x614>
  402ae0:	adrp	x22, 425000 <stdout@@GLIBC_2.17+0x3c80>
  402ae4:	ldr	w0, [x22, #3760]
  402ae8:	cbz	w0, 402bec <ferror@plt+0x51c>
  402aec:	adrp	x19, 425000 <stdout@@GLIBC_2.17+0x3c80>
  402af0:	ldr	w0, [x19, #3552]
  402af4:	cbz	w0, 402bec <ferror@plt+0x51c>
  402af8:	mov	x21, #0x0                   	// #0
  402afc:	mov	w1, #0x1                   	// #1
  402b00:	mov	w2, #0x0                   	// #0
  402b04:	mov	w0, w1
  402b08:	bl	4024f0 <socket@plt>
  402b0c:	mov	w20, w0
  402b10:	tbz	w0, #31, 4030c0 <ferror@plt+0x9f0>
  402b14:	adrp	x25, 425000 <stdout@@GLIBC_2.17+0x3c80>
  402b18:	adrp	x20, 425000 <stdout@@GLIBC_2.17+0x3c80>
  402b1c:	add	x23, x20, #0xe20
  402b20:	ldr	x0, [x25, #3592]
  402b24:	cbz	x0, 402b44 <ferror@plt+0x474>
  402b28:	ldrb	w0, [x20, #3616]
  402b2c:	cbz	w0, 402b44 <ferror@plt+0x474>
  402b30:	adrp	x1, 40c000 <ferror@plt+0x9930>
  402b34:	mov	x0, x23
  402b38:	add	x1, x1, #0x2e8
  402b3c:	bl	4023f0 <strcmp@plt>
  402b40:	cbnz	w0, 403340 <ferror@plt+0xc70>
  402b44:	bl	403dd0 <ferror@plt+0x1700>
  402b48:	ldrb	w0, [x20, #3616]
  402b4c:	cbz	w0, 403280 <ferror@plt+0xbb0>
  402b50:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c80>
  402b54:	ldr	w0, [x0, #3572]
  402b58:	cbnz	w0, 402cd4 <ferror@plt+0x604>
  402b5c:	ldr	w1, [x22, #3760]
  402b60:	adrp	x2, 421000 <ferror@plt+0x1e930>
  402b64:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c80>
  402b68:	ldr	x22, [x2, #896]
  402b6c:	ldr	w0, [x0, #3588]
  402b70:	cbnz	w1, 4031fc <ferror@plt+0xb2c>
  402b74:	adrp	x20, 425000 <stdout@@GLIBC_2.17+0x3c80>
  402b78:	ldr	x25, [x20, #3592]
  402b7c:	cbz	x25, 4031fc <ferror@plt+0xb2c>
  402b80:	cbnz	w0, 4032ac <ferror@plt+0xbdc>
  402b84:	str	xzr, [sp, #120]
  402b88:	mov	x0, x22
  402b8c:	bl	4035d0 <ferror@plt+0xf00>
  402b90:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c80>
  402b94:	add	x20, x24, #0xe18
  402b98:	ldr	x24, [x0, #3560]
  402b9c:	cbz	x24, 402cb8 <ferror@plt+0x5e8>
  402ba0:	add	x26, x24, #0x18
  402ba4:	add	x0, sp, #0x170
  402ba8:	mov	x1, x26
  402bac:	mov	x2, #0xc0                  	// #192
  402bb0:	bl	402050 <memcpy@plt>
  402bb4:	mov	x0, x25
  402bb8:	cbz	x0, 402fe8 <ferror@plt+0x918>
  402bbc:	ldr	w2, [x0, #16]
  402bc0:	ldr	w1, [x24, #16]
  402bc4:	ldr	x23, [x0]
  402bc8:	cmp	w2, w1
  402bcc:	b.eq	403020 <ferror@plt+0x950>  // b.none
  402bd0:	mov	x0, x23
  402bd4:	b	402bb8 <ferror@plt+0x4e8>
  402bd8:	adrp	x0, 40c000 <ferror@plt+0x9930>
  402bdc:	add	x0, x0, #0xb8
  402be0:	bl	4020a0 <perror@plt>
  402be4:	mov	w0, #0xffffffff            	// #-1
  402be8:	bl	402090 <exit@plt>
  402bec:	mov	x0, x20
  402bf0:	mov	w2, #0x180                 	// #384
  402bf4:	mov	w1, #0x8042                	// #32834
  402bf8:	bl	402560 <open64@plt>
  402bfc:	tbnz	w0, #31, 402fd4 <ferror@plt+0x904>
  402c00:	adrp	x1, 40c000 <ferror@plt+0x9930>
  402c04:	add	x1, x1, #0x188
  402c08:	bl	4022b0 <fdopen@plt>
  402c0c:	mov	x21, x0
  402c10:	cbz	x0, 4031e8 <ferror@plt+0xb18>
  402c14:	bl	4021a0 <fileno@plt>
  402c18:	mov	w1, #0x2                   	// #2
  402c1c:	bl	402280 <flock@plt>
  402c20:	cbz	w0, 403048 <ferror@plt+0x978>
  402c24:	adrp	x0, 40c000 <ferror@plt+0x9930>
  402c28:	add	x0, x0, #0x1b0
  402c2c:	bl	4020a0 <perror@plt>
  402c30:	mov	w0, #0xffffffff            	// #-1
  402c34:	bl	402090 <exit@plt>
  402c38:	adrp	x20, 421000 <ferror@plt+0x1e930>
  402c3c:	mov	x2, x28
  402c40:	adrp	x1, 40c000 <ferror@plt+0x9930>
  402c44:	add	x1, x1, #0x10
  402c48:	ldr	x0, [x20, #872]
  402c4c:	bl	402690 <fprintf@plt>
  402c50:	ldr	x3, [x20, #872]
  402c54:	mov	x2, #0x61                  	// #97
  402c58:	mov	x1, #0x1                   	// #1
  402c5c:	adrp	x0, 40c000 <ferror@plt+0x9930>
  402c60:	add	x0, x0, #0x30
  402c64:	bl	4024d0 <fwrite@plt>
  402c68:	mov	w0, w19
  402c6c:	bl	402090 <exit@plt>
  402c70:	cbz	x28, 403094 <ferror@plt+0x9c4>
  402c74:	bl	402140 <getuid@plt>
  402c78:	add	x20, sp, #0xf0
  402c7c:	mov	w5, w0
  402c80:	mov	x4, x28
  402c84:	mov	x0, x20
  402c88:	adrp	x3, 40c000 <ferror@plt+0x9930>
  402c8c:	adrp	x2, 40c000 <ferror@plt+0x9930>
  402c90:	add	x3, x3, #0x138
  402c94:	add	x2, x2, #0x150
  402c98:	mov	x1, #0x80                  	// #128
  402c9c:	bl	402190 <snprintf@plt>
  402ca0:	b	402ad4 <ferror@plt+0x404>
  402ca4:	adrp	x0, 40c000 <ferror@plt+0x9930>
  402ca8:	add	x0, x0, #0xc8
  402cac:	bl	4020a0 <perror@plt>
  402cb0:	mov	w0, #0xffffffff            	// #-1
  402cb4:	bl	402090 <exit@plt>
  402cb8:	ldr	x0, [sp, #120]
  402cbc:	cbz	x0, 402cd4 <ferror@plt+0x604>
  402cc0:	bl	408460 <ferror@plt+0x5d90>
  402cc4:	ldr	x0, [sp, #120]
  402cc8:	bl	408460 <ferror@plt+0x5d90>
  402ccc:	add	x0, sp, #0x78
  402cd0:	bl	4082a8 <ferror@plt+0x5bd8>
  402cd4:	ldr	w0, [x19, #3552]
  402cd8:	cbz	w0, 403198 <ferror@plt+0xac8>
  402cdc:	mov	w0, #0x0                   	// #0
  402ce0:	bl	402090 <exit@plt>
  402ce4:	mov	x0, x20
  402ce8:	bl	402680 <unlink@plt>
  402cec:	b	402ae0 <ferror@plt+0x410>
  402cf0:	mov	x1, #0x1                   	// #1
  402cf4:	mov	w0, #0xd                   	// #13
  402cf8:	bl	4021c0 <signal@plt>
  402cfc:	add	x23, x21, #0xe14
  402d00:	adrp	x1, 403000 <ferror@plt+0x930>
  402d04:	mov	w0, #0x11                  	// #17
  402d08:	add	x1, x1, #0x5c8
  402d0c:	bl	4021c0 <signal@plt>
  402d10:	ldr	w1, [sp, #108]
  402d14:	mov	w0, #0x10001               	// #65537
  402d18:	stp	w1, w0, [sp, #120]
  402d1c:	add	x27, x27, #0xe10
  402d20:	bl	4021f0 <getpid@plt>
  402d24:	mov	w25, w0
  402d28:	bl	4022e0 <random@plt>
  402d2c:	mov	x3, x0
  402d30:	ldr	w4, [x19, #3764]
  402d34:	mov	w2, w25
  402d38:	ldr	w5, [x21, #3604]
  402d3c:	adrp	x1, 40c000 <ferror@plt+0x9930>
  402d40:	adrp	x21, 425000 <stdout@@GLIBC_2.17+0x3c80>
  402d44:	add	x1, x1, #0xe8
  402d48:	adrp	x19, 421000 <ferror@plt+0x1e930>
  402d4c:	add	x21, x21, #0xeb4
  402d50:	sdiv	w4, w4, w20
  402d54:	add	x19, x19, #0x38c
  402d58:	mov	x25, #0x0                   	// #0
  402d5c:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c80>
  402d60:	sdiv	w5, w5, w20
  402d64:	mov	x20, #0x0                   	// #0
  402d68:	add	x0, x0, #0xe20
  402d6c:	bl	402130 <sprintf@plt>
  402d70:	bl	403dd0 <ferror@plt+0x1700>
  402d74:	mov	x1, #0x0                   	// #0
  402d78:	add	x0, sp, #0x170
  402d7c:	bl	4022c0 <gettimeofday@plt>
  402d80:	ldp	x28, x2, [sp, #368]
  402d84:	mov	x0, #0x3e8                 	// #1000
  402d88:	ldrsw	x1, [x21]
  402d8c:	sub	x2, x2, x25
  402d90:	sub	x28, x28, x20
  402d94:	sdiv	x2, x2, x0
  402d98:	madd	x28, x28, x0, x2
  402d9c:	cmp	x28, x1
  402da0:	b.ge	402e48 <ferror@plt+0x778>  // b.tcont
  402da4:	ldr	w2, [x21]
  402da8:	add	x0, sp, #0x78
  402dac:	mov	x1, #0x1                   	// #1
  402db0:	sub	w2, w2, w28
  402db4:	bl	402230 <poll@plt>
  402db8:	cmp	w0, #0x0
  402dbc:	b.le	402e10 <ferror@plt+0x740>
  402dc0:	ldrh	w0, [sp, #126]
  402dc4:	tbz	w0, #0, 402e10 <ferror@plt+0x740>
  402dc8:	ldr	w0, [sp, #108]
  402dcc:	mov	x2, #0x0                   	// #0
  402dd0:	mov	x1, #0x0                   	// #0
  402dd4:	bl	4022d0 <accept@plt>
  402dd8:	mov	w26, w0
  402ddc:	tbnz	w0, #31, 402e10 <ferror@plt+0x740>
  402de0:	ldr	w1, [x19]
  402de4:	cmp	w1, #0x4
  402de8:	b.gt	402e0c <ferror@plt+0x73c>
  402dec:	bl	402180 <fork@plt>
  402df0:	cmp	w0, #0x0
  402df4:	cbz	w0, 402fb4 <ferror@plt+0x8e4>
  402df8:	b.le	402e08 <ferror@plt+0x738>
  402dfc:	ldr	w0, [x19]
  402e00:	add	w0, w0, #0x1
  402e04:	str	w0, [x19]
  402e08:	mov	w0, w26
  402e0c:	bl	402370 <close@plt>
  402e10:	ldr	w0, [x19]
  402e14:	cbnz	w0, 402e2c <ferror@plt+0x75c>
  402e18:	b	402d74 <ferror@plt+0x6a4>
  402e1c:	ldr	w0, [x19]
  402e20:	sub	w0, w0, #0x1
  402e24:	str	w0, [x19]
  402e28:	cbz	w0, 402d74 <ferror@plt+0x6a4>
  402e2c:	add	x1, sp, #0xf0
  402e30:	mov	w2, #0x1                   	// #1
  402e34:	mov	w0, #0xffffffff            	// #-1
  402e38:	bl	402670 <waitpid@plt>
  402e3c:	cmp	w0, #0x0
  402e40:	b.gt	402e1c <ferror@plt+0x74c>
  402e44:	b	402d74 <ferror@plt+0x6a4>
  402e48:	adrp	x25, 425000 <stdout@@GLIBC_2.17+0x3c80>
  402e4c:	ldr	x20, [x25, #3560]
  402e50:	str	xzr, [x25, #3560]
  402e54:	bl	403dd0 <ferror@plt+0x1700>
  402e58:	ldr	x26, [x25, #3560]
  402e5c:	str	x20, [x25, #3560]
  402e60:	cbz	x20, 402f64 <ferror@plt+0x894>
  402e64:	nop
  402e68:	cbz	x26, 402f70 <ferror@plt+0x8a0>
  402e6c:	ldr	w1, [x20, #16]
  402e70:	mov	x25, x26
  402e74:	b	402e80 <ferror@plt+0x7b0>
  402e78:	ldr	x25, [x25]
  402e7c:	cbz	x25, 402f5c <ferror@plt+0x88c>
  402e80:	ldr	w0, [x25, #16]
  402e84:	cmp	w0, w1
  402e88:	b.ne	402e78 <ferror@plt+0x7a8>  // b.any
  402e8c:	ldrb	w10, [x27]
  402e90:	scvtf	d5, w28
  402e94:	ldr	w7, [x21]
  402e98:	add	x3, x20, #0xd8
  402e9c:	ldr	w11, [x23]
  402ea0:	add	x9, x25, #0x198
  402ea4:	ldr	d4, [x22, #3744]
  402ea8:	add	x6, x20, #0x198
  402eac:	add	x8, x25, #0x18
  402eb0:	mov	x4, #0x0                   	// #0
  402eb4:	b	402f08 <ferror@plt+0x838>
  402eb8:	ldr	x1, [x8, x4, lsl #3]
  402ebc:	stur	x1, [x3, #-192]
  402ec0:	sub	x0, x1, x5
  402ec4:	lsl	x1, x0, #5
  402ec8:	cmp	w28, w7
  402ecc:	sub	x1, x1, x0
  402ed0:	add	x1, x0, x1, lsl #2
  402ed4:	fmov	d0, x1
  402ed8:	shl	d0, d0, #3
  402edc:	ucvtf	d0, d0
  402ee0:	fdiv	d0, d0, d5
  402ee4:	b.lt	402f84 <ferror@plt+0x8b4>  // b.tstop
  402ee8:	ldr	d1, [x3]
  402eec:	fsub	d0, d0, d1
  402ef0:	fmadd	d0, d0, d4, d1
  402ef4:	str	d0, [x3]
  402ef8:	add	x4, x4, #0x1
  402efc:	add	x3, x3, #0x8
  402f00:	cmp	x4, #0x18
  402f04:	b.eq	402f44 <ferror@plt+0x874>  // b.none
  402f08:	ldur	x5, [x3, #-192]
  402f0c:	cbnz	w10, 402eb8 <ferror@plt+0x7e8>
  402f10:	ldr	w2, [x9, x4, lsl #2]
  402f14:	ldr	w1, [x6, x4, lsl #2]
  402f18:	sub	w0, w2, w1
  402f1c:	add	x5, x0, x5
  402f20:	stur	x5, [x3, #-192]
  402f24:	str	w2, [x6, x4, lsl #2]
  402f28:	b	402ec4 <ferror@plt+0x7f4>
  402f2c:	ldr	x0, [x26, #8]
  402f30:	mov	x24, x26
  402f34:	ldr	x26, [x26]
  402f38:	bl	402450 <free@plt>
  402f3c:	mov	x0, x24
  402f40:	bl	402450 <free@plt>
  402f44:	cmp	x25, x26
  402f48:	b.ne	402f2c <ferror@plt+0x85c>  // b.any
  402f4c:	ldp	x26, x0, [x25]
  402f50:	bl	402450 <free@plt>
  402f54:	mov	x0, x25
  402f58:	bl	402450 <free@plt>
  402f5c:	ldr	x20, [x20]
  402f60:	cbnz	x20, 402e68 <ferror@plt+0x798>
  402f64:	mov	x28, #0x0                   	// #0
  402f68:	ldp	x20, x25, [sp, #368]
  402f6c:	b	402da4 <ferror@plt+0x6d4>
  402f70:	ldr	x0, [x20]
  402f74:	cbz	x0, 402f64 <ferror@plt+0x894>
  402f78:	ldr	x20, [x0]
  402f7c:	cbnz	x20, 402f70 <ferror@plt+0x8a0>
  402f80:	b	402f64 <ferror@plt+0x894>
  402f84:	cmp	w28, #0x3e7
  402f88:	b.le	402ef8 <ferror@plt+0x828>
  402f8c:	cmp	w28, w11
  402f90:	b.ge	402fac <ferror@plt+0x8dc>  // b.tcont
  402f94:	fmul	d2, d4, d5
  402f98:	scvtf	d1, w7
  402f9c:	ldr	d3, [x3]
  402fa0:	fdiv	d1, d2, d1
  402fa4:	fsub	d0, d0, d3
  402fa8:	fmadd	d0, d1, d0, d3
  402fac:	str	d0, [x3]
  402fb0:	b	402ef8 <ferror@plt+0x828>
  402fb4:	adrp	x1, 40c000 <ferror@plt+0x9930>
  402fb8:	mov	w0, w26
  402fbc:	add	x1, x1, #0x118
  402fc0:	bl	4022b0 <fdopen@plt>
  402fc4:	cbz	x0, 402cdc <ferror@plt+0x60c>
  402fc8:	mov	w1, #0x0                   	// #0
  402fcc:	bl	4044f0 <ferror@plt+0x1e20>
  402fd0:	b	402cdc <ferror@plt+0x60c>
  402fd4:	adrp	x0, 40c000 <ferror@plt+0x9930>
  402fd8:	add	x0, x0, #0x168
  402fdc:	bl	4020a0 <perror@plt>
  402fe0:	mov	w0, #0xffffffff            	// #-1
  402fe4:	bl	402090 <exit@plt>
  402fe8:	mov	x23, x25
  402fec:	ldr	w0, [x20]
  402ff0:	cbz	w0, 403000 <ferror@plt+0x930>
  402ff4:	ldr	x0, [x24, #8]
  402ff8:	bl	404468 <ferror@plt+0x1d98>
  402ffc:	cbz	w0, 403014 <ferror@plt+0x944>
  403000:	ldr	x0, [sp, #120]
  403004:	cbz	x0, 4031d4 <ferror@plt+0xb04>
  403008:	ldr	x1, [x24, #8]
  40300c:	mov	x2, x26
  403010:	bl	404700 <ferror@plt+0x2030>
  403014:	mov	x25, x23
  403018:	ldr	x24, [x24]
  40301c:	b	402b9c <ferror@plt+0x4cc>
  403020:	add	x2, x0, #0x18
  403024:	add	x3, sp, #0x170
  403028:	add	x0, x0, #0xd8
  40302c:	ldr	x4, [x2], #8
  403030:	ldr	x1, [x3]
  403034:	cmp	x0, x2
  403038:	sub	x1, x1, x4
  40303c:	str	x1, [x3], #8
  403040:	b.ne	40302c <ferror@plt+0x95c>  // b.any
  403044:	b	402fec <ferror@plt+0x91c>
  403048:	mov	x0, x21
  40304c:	bl	4021a0 <fileno@plt>
  403050:	add	x2, sp, #0x170
  403054:	mov	w1, w0
  403058:	mov	w0, #0x0                   	// #0
  40305c:	bl	402470 <__fxstat64@plt>
  403060:	cbnz	w0, 4033a4 <ferror@plt+0xcd4>
  403064:	ldr	w0, [sp, #388]
  403068:	cmp	w0, #0x1
  40306c:	b.eq	403368 <ferror@plt+0xc98>  // b.none
  403070:	adrp	x3, 421000 <ferror@plt+0x1e930>
  403074:	mov	x2, #0x4f                  	// #79
  403078:	mov	x1, #0x1                   	// #1
  40307c:	adrp	x0, 40c000 <ferror@plt+0x9930>
  403080:	ldr	x3, [x3, #872]
  403084:	add	x0, x0, #0x1f0
  403088:	bl	4024d0 <fwrite@plt>
  40308c:	mov	w0, #0xffffffff            	// #-1
  403090:	bl	402090 <exit@plt>
  403094:	bl	402140 <getuid@plt>
  403098:	add	x20, sp, #0xf0
  40309c:	mov	w4, w0
  4030a0:	adrp	x3, 40c000 <ferror@plt+0x9930>
  4030a4:	mov	x0, x20
  4030a8:	add	x3, x3, #0x138
  4030ac:	adrp	x2, 40c000 <ferror@plt+0x9930>
  4030b0:	mov	x1, #0x80                  	// #128
  4030b4:	add	x2, x2, #0x140
  4030b8:	bl	402190 <snprintf@plt>
  4030bc:	b	402ad4 <ferror@plt+0x404>
  4030c0:	add	x0, sp, #0x83
  4030c4:	bl	402080 <strlen@plt>
  4030c8:	add	x1, sp, #0x80
  4030cc:	add	w2, w0, #0x3
  4030d0:	mov	w0, w20
  4030d4:	bl	402490 <connect@plt>
  4030d8:	cbz	w0, 403104 <ferror@plt+0xa34>
  4030dc:	mov	x3, #0x6669                	// #26217
  4030e0:	add	x1, sp, #0x80
  4030e4:	movk	x3, #0x7473, lsl #16
  4030e8:	mov	w0, w20
  4030ec:	movk	x3, #0x7461, lsl #32
  4030f0:	mov	w2, #0xa                   	// #10
  4030f4:	movk	x3, #0x30, lsl #48
  4030f8:	stur	x3, [sp, #131]
  4030fc:	bl	402490 <connect@plt>
  403100:	cbnz	w0, 40318c <ferror@plt+0xabc>
  403104:	mov	w5, #0xc                   	// #12
  403108:	add	x4, sp, #0x78
  40310c:	add	x3, sp, #0x170
  403110:	mov	w0, w20
  403114:	mov	w2, #0x11                  	// #17
  403118:	mov	w1, #0x1                   	// #1
  40311c:	str	w5, [sp, #120]
  403120:	bl	402520 <getsockopt@plt>
  403124:	cbnz	w0, 40318c <ferror@plt+0xabc>
  403128:	ldr	w0, [sp, #120]
  40312c:	cmp	w0, #0xb
  403130:	b.ls	40318c <ferror@plt+0xabc>  // b.plast
  403134:	ldr	w23, [sp, #372]
  403138:	bl	402140 <getuid@plt>
  40313c:	cmp	w23, w0
  403140:	b.eq	40314c <ferror@plt+0xa7c>  // b.none
  403144:	ldr	w0, [sp, #372]
  403148:	cbnz	w0, 40318c <ferror@plt+0xabc>
  40314c:	mov	w0, w20
  403150:	adrp	x1, 40c000 <ferror@plt+0x9930>
  403154:	add	x1, x1, #0x240
  403158:	bl	4022b0 <fdopen@plt>
  40315c:	mov	x23, x0
  403160:	cbz	x0, 4033b8 <ferror@plt+0xce8>
  403164:	adrp	x20, 425000 <stdout@@GLIBC_2.17+0x3c80>
  403168:	bl	403bb8 <ferror@plt+0x14e8>
  40316c:	ldr	x0, [x20, #3592]
  403170:	cbz	x0, 403180 <ferror@plt+0xab0>
  403174:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c80>
  403178:	ldr	w0, [x0, #3580]
  40317c:	cbnz	w0, 403498 <ferror@plt+0xdc8>
  403180:	mov	x0, x23
  403184:	bl	4021e0 <fclose@plt>
  403188:	b	402b50 <ferror@plt+0x480>
  40318c:	mov	w0, w20
  403190:	bl	402370 <close@plt>
  403194:	b	402b14 <ferror@plt+0x444>
  403198:	mov	x0, x21
  40319c:	bl	4021a0 <fileno@plt>
  4031a0:	mov	x1, #0x0                   	// #0
  4031a4:	bl	4021d0 <ftruncate64@plt>
  4031a8:	cbnz	w0, 40329c <ferror@plt+0xbcc>
  4031ac:	mov	x0, x21
  4031b0:	bl	402330 <rewind@plt>
  4031b4:	adrp	x2, 425000 <stdout@@GLIBC_2.17+0x3c80>
  4031b8:	mov	w1, #0x1                   	// #1
  4031bc:	mov	x0, x21
  4031c0:	str	wzr, [x2, #3588]
  4031c4:	bl	4044f0 <ferror@plt+0x1e20>
  4031c8:	mov	x0, x21
  4031cc:	bl	4021e0 <fclose@plt>
  4031d0:	b	402cdc <ferror@plt+0x60c>
  4031d4:	add	x2, sp, #0x170
  4031d8:	mov	x1, x24
  4031dc:	mov	x0, x22
  4031e0:	bl	4041d0 <ferror@plt+0x1b00>
  4031e4:	b	403014 <ferror@plt+0x944>
  4031e8:	adrp	x0, 40c000 <ferror@plt+0x9930>
  4031ec:	add	x0, x0, #0x190
  4031f0:	bl	4020a0 <perror@plt>
  4031f4:	mov	w0, #0xffffffff            	// #-1
  4031f8:	bl	402090 <exit@plt>
  4031fc:	cbnz	w0, 4032f8 <ferror@plt+0xc28>
  403200:	str	xzr, [sp, #368]
  403204:	mov	x0, x22
  403208:	bl	4035d0 <ferror@plt+0xf00>
  40320c:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c80>
  403210:	add	x24, x24, #0xe18
  403214:	ldr	x20, [x0, #3560]
  403218:	cbz	x20, 403260 <ferror@plt+0xb90>
  40321c:	ldr	w0, [x24]
  403220:	cbz	w0, 403230 <ferror@plt+0xb60>
  403224:	ldr	x0, [x20, #8]
  403228:	bl	404468 <ferror@plt+0x1d98>
  40322c:	cbz	w0, 403244 <ferror@plt+0xb74>
  403230:	ldr	x0, [sp, #368]
  403234:	add	x2, x20, #0x18
  403238:	cbz	x0, 40324c <ferror@plt+0xb7c>
  40323c:	ldr	x1, [x20, #8]
  403240:	bl	404700 <ferror@plt+0x2030>
  403244:	ldr	x20, [x20]
  403248:	b	403218 <ferror@plt+0xb48>
  40324c:	mov	x1, x20
  403250:	mov	x0, x22
  403254:	bl	4041d0 <ferror@plt+0x1b00>
  403258:	ldr	x20, [x20]
  40325c:	b	403218 <ferror@plt+0xb48>
  403260:	ldr	x0, [sp, #368]
  403264:	cbz	x0, 402cd4 <ferror@plt+0x604>
  403268:	bl	408460 <ferror@plt+0x5d90>
  40326c:	ldr	x0, [sp, #368]
  403270:	bl	408460 <ferror@plt+0x5d90>
  403274:	add	x0, sp, #0x170
  403278:	bl	4082a8 <ferror@plt+0x5bd8>
  40327c:	b	402cd4 <ferror@plt+0x604>
  403280:	adrp	x0, 40c000 <ferror@plt+0x9930>
  403284:	add	x0, x0, #0x2e8
  403288:	ldr	w1, [x0]
  40328c:	ldur	w0, [x0, #3]
  403290:	str	w1, [x23]
  403294:	stur	w0, [x23, #3]
  403298:	b	402b50 <ferror@plt+0x480>
  40329c:	adrp	x0, 40c000 <ferror@plt+0x9930>
  4032a0:	add	x0, x0, #0x288
  4032a4:	bl	4020a0 <perror@plt>
  4032a8:	b	4031ac <ferror@plt+0xadc>
  4032ac:	mov	x0, x22
  4032b0:	bl	408270 <ferror@plt+0x5ba0>
  4032b4:	str	x0, [sp, #120]
  4032b8:	ldr	x25, [x20, #3592]
  4032bc:	cbz	x0, 402b88 <ferror@plt+0x4b8>
  4032c0:	bl	408458 <ferror@plt+0x5d88>
  4032c4:	adrp	x1, 425000 <stdout@@GLIBC_2.17+0x3c80>
  4032c8:	ldr	x0, [sp, #120]
  4032cc:	ldr	w1, [x1, #3780]
  4032d0:	cmp	w1, #0x0
  4032d4:	cset	w1, ne  // ne = any
  4032d8:	bl	408318 <ferror@plt+0x5c48>
  4032dc:	ldr	x0, [sp, #120]
  4032e0:	adrp	x1, 425000 <stdout@@GLIBC_2.17+0x3c80>
  4032e4:	add	x1, x1, #0xe20
  4032e8:	bl	408320 <ferror@plt+0x5c50>
  4032ec:	ldr	x0, [sp, #120]
  4032f0:	bl	408458 <ferror@plt+0x5d88>
  4032f4:	b	402b90 <ferror@plt+0x4c0>
  4032f8:	mov	x0, x22
  4032fc:	bl	408270 <ferror@plt+0x5ba0>
  403300:	str	x0, [sp, #368]
  403304:	cbz	x0, 403204 <ferror@plt+0xb34>
  403308:	bl	408458 <ferror@plt+0x5d88>
  40330c:	adrp	x1, 425000 <stdout@@GLIBC_2.17+0x3c80>
  403310:	ldr	x0, [sp, #368]
  403314:	ldr	w1, [x1, #3780]
  403318:	cmp	w1, #0x0
  40331c:	cset	w1, ne  // ne = any
  403320:	bl	408318 <ferror@plt+0x5c48>
  403324:	ldr	x0, [sp, #368]
  403328:	adrp	x1, 425000 <stdout@@GLIBC_2.17+0x3c80>
  40332c:	add	x1, x1, #0xe20
  403330:	bl	408320 <ferror@plt+0x5c50>
  403334:	ldr	x0, [sp, #368]
  403338:	bl	408458 <ferror@plt+0x5d88>
  40333c:	b	40320c <ferror@plt+0xb3c>
  403340:	adrp	x1, 421000 <ferror@plt+0x1e930>
  403344:	adrp	x0, 40c000 <ferror@plt+0x9930>
  403348:	mov	x2, #0x27                  	// #39
  40334c:	add	x0, x0, #0x2c0
  403350:	ldr	x3, [x1, #872]
  403354:	mov	x1, #0x1                   	// #1
  403358:	bl	4024d0 <fwrite@plt>
  40335c:	str	xzr, [x25, #3592]
  403360:	strb	wzr, [x20, #3616]
  403364:	b	402b44 <ferror@plt+0x474>
  403368:	ldr	w19, [sp, #392]
  40336c:	bl	402140 <getuid@plt>
  403370:	cmp	w19, w0
  403374:	b.ne	403070 <ferror@plt+0x9a0>  // b.any
  403378:	ldr	w0, [x22, #3760]
  40337c:	cbz	w0, 4033ec <ferror@plt+0xd1c>
  403380:	mov	x0, x21
  403384:	bl	403bb8 <ferror@plt+0x14e8>
  403388:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c80>
  40338c:	adrp	x1, 425000 <stdout@@GLIBC_2.17+0x3c80>
  403390:	adrp	x19, 425000 <stdout@@GLIBC_2.17+0x3c80>
  403394:	ldr	x2, [x0, #3560]
  403398:	str	x2, [x1, #3592]
  40339c:	str	xzr, [x0, #3560]
  4033a0:	b	402afc <ferror@plt+0x42c>
  4033a4:	adrp	x0, 40c000 <ferror@plt+0x9930>
  4033a8:	add	x0, x0, #0x1d0
  4033ac:	bl	4020a0 <perror@plt>
  4033b0:	mov	w0, #0xffffffff            	// #-1
  4033b4:	bl	402090 <exit@plt>
  4033b8:	adrp	x0, 421000 <ferror@plt+0x1e930>
  4033bc:	ldr	x23, [x0, #872]
  4033c0:	bl	402620 <__errno_location@plt>
  4033c4:	ldr	w0, [x0]
  4033c8:	bl	402360 <strerror@plt>
  4033cc:	mov	x2, x0
  4033d0:	adrp	x1, 40c000 <ferror@plt+0x9930>
  4033d4:	add	x1, x1, #0x2a0
  4033d8:	mov	x0, x23
  4033dc:	bl	402690 <fprintf@plt>
  4033e0:	mov	w0, w20
  4033e4:	bl	402370 <close@plt>
  4033e8:	b	402b50 <ferror@plt+0x480>
  4033ec:	mov	x20, #0xffffffffffffffff    	// #-1
  4033f0:	adrp	x1, 40c000 <ferror@plt+0x9930>
  4033f4:	adrp	x0, 40c000 <ferror@plt+0x9930>
  4033f8:	add	x1, x1, #0x240
  4033fc:	add	x0, x0, #0x248
  403400:	str	x20, [sp, #120]
  403404:	bl	402510 <fopen64@plt>
  403408:	mov	x19, x0
  40340c:	cbz	x0, 403434 <ferror@plt+0xd64>
  403410:	add	x2, sp, #0x78
  403414:	adrp	x1, 40c000 <ferror@plt+0x9930>
  403418:	add	x1, x1, #0x258
  40341c:	bl	402240 <__isoc99_fscanf@plt>
  403420:	cmp	w0, #0x1
  403424:	b.eq	40342c <ferror@plt+0xd5c>  // b.none
  403428:	str	x20, [sp, #120]
  40342c:	mov	x0, x19
  403430:	bl	4021e0 <fclose@plt>
  403434:	ldr	x0, [sp, #120]
  403438:	tbnz	x0, #63, 403380 <ferror@plt+0xcb0>
  40343c:	mov	x0, #0x0                   	// #0
  403440:	bl	402200 <time@plt>
  403444:	ldr	x2, [sp, #120]
  403448:	ldr	x1, [sp, #456]
  40344c:	add	x1, x1, x2
  403450:	cmp	x0, x1
  403454:	b.lt	403380 <ferror@plt+0xcb0>  // b.tstop
  403458:	adrp	x3, 421000 <ferror@plt+0x1e930>
  40345c:	mov	x1, #0x1                   	// #1
  403460:	mov	x2, #0x27                  	// #39
  403464:	adrp	x0, 40c000 <ferror@plt+0x9930>
  403468:	ldr	x3, [x3, #872]
  40346c:	add	x0, x0, #0x260
  403470:	bl	4024d0 <fwrite@plt>
  403474:	mov	x0, x21
  403478:	bl	4021a0 <fileno@plt>
  40347c:	mov	x1, #0x0                   	// #0
  403480:	bl	4021d0 <ftruncate64@plt>
  403484:	cbz	w0, 403380 <ferror@plt+0xcb0>
  403488:	adrp	x0, 40c000 <ferror@plt+0x9930>
  40348c:	add	x0, x0, #0x288
  403490:	bl	4020a0 <perror@plt>
  403494:	b	403380 <ferror@plt+0xcb0>
  403498:	adrp	x1, 421000 <ferror@plt+0x1e930>
  40349c:	adrp	x0, 40c000 <ferror@plt+0x9930>
  4034a0:	mov	x2, #0x27                  	// #39
  4034a4:	add	x0, x0, #0x2c0
  4034a8:	ldr	x3, [x1, #872]
  4034ac:	mov	x1, #0x1                   	// #1
  4034b0:	bl	4024d0 <fwrite@plt>
  4034b4:	str	xzr, [x20, #3592]
  4034b8:	b	403180 <ferror@plt+0xab0>
  4034bc:	mov	x29, #0x0                   	// #0
  4034c0:	mov	x30, #0x0                   	// #0
  4034c4:	mov	x5, x0
  4034c8:	ldr	x1, [sp]
  4034cc:	add	x2, sp, #0x8
  4034d0:	mov	x6, sp
  4034d4:	movz	x0, #0x0, lsl #48
  4034d8:	movk	x0, #0x0, lsl #32
  4034dc:	movk	x0, #0x40, lsl #16
  4034e0:	movk	x0, #0x26e0
  4034e4:	movz	x3, #0x0, lsl #48
  4034e8:	movk	x3, #0x0, lsl #32
  4034ec:	movk	x3, #0x40, lsl #16
  4034f0:	movk	x3, #0xbaa8
  4034f4:	movz	x4, #0x0, lsl #48
  4034f8:	movk	x4, #0x0, lsl #32
  4034fc:	movk	x4, #0x40, lsl #16
  403500:	movk	x4, #0xbb28
  403504:	bl	402260 <__libc_start_main@plt>
  403508:	bl	4023b0 <abort@plt>
  40350c:	adrp	x0, 420000 <ferror@plt+0x1d930>
  403510:	ldr	x0, [x0, #4040]
  403514:	cbz	x0, 40351c <ferror@plt+0xe4c>
  403518:	b	4023a0 <__gmon_start__@plt>
  40351c:	ret
  403520:	adrp	x0, 421000 <ferror@plt+0x1e930>
  403524:	add	x0, x0, #0x368
  403528:	adrp	x1, 421000 <ferror@plt+0x1e930>
  40352c:	add	x1, x1, #0x368
  403530:	cmp	x1, x0
  403534:	b.eq	40354c <ferror@plt+0xe7c>  // b.none
  403538:	adrp	x1, 40b000 <ferror@plt+0x8930>
  40353c:	ldr	x1, [x1, #2888]
  403540:	cbz	x1, 40354c <ferror@plt+0xe7c>
  403544:	mov	x16, x1
  403548:	br	x16
  40354c:	ret
  403550:	adrp	x0, 421000 <ferror@plt+0x1e930>
  403554:	add	x0, x0, #0x368
  403558:	adrp	x1, 421000 <ferror@plt+0x1e930>
  40355c:	add	x1, x1, #0x368
  403560:	sub	x1, x1, x0
  403564:	lsr	x2, x1, #63
  403568:	add	x1, x2, x1, asr #3
  40356c:	cmp	xzr, x1, asr #1
  403570:	asr	x1, x1, #1
  403574:	b.eq	40358c <ferror@plt+0xebc>  // b.none
  403578:	adrp	x2, 40b000 <ferror@plt+0x8930>
  40357c:	ldr	x2, [x2, #2896]
  403580:	cbz	x2, 40358c <ferror@plt+0xebc>
  403584:	mov	x16, x2
  403588:	br	x16
  40358c:	ret
  403590:	stp	x29, x30, [sp, #-32]!
  403594:	mov	x29, sp
  403598:	str	x19, [sp, #16]
  40359c:	adrp	x19, 421000 <ferror@plt+0x1e930>
  4035a0:	ldrb	w0, [x19, #904]
  4035a4:	cbnz	w0, 4035b4 <ferror@plt+0xee4>
  4035a8:	bl	403520 <ferror@plt+0xe50>
  4035ac:	mov	w0, #0x1                   	// #1
  4035b0:	strb	w0, [x19, #904]
  4035b4:	ldr	x19, [sp, #16]
  4035b8:	ldp	x29, x30, [sp], #32
  4035bc:	ret
  4035c0:	b	403550 <ferror@plt+0xe80>
  4035c4:	nop
  4035c8:	ret
  4035cc:	nop
  4035d0:	stp	x29, x30, [sp, #-64]!
  4035d4:	adrp	x2, 425000 <stdout@@GLIBC_2.17+0x3c80>
  4035d8:	adrp	x1, 40b000 <ferror@plt+0x8930>
  4035dc:	mov	x29, sp
  4035e0:	add	x2, x2, #0xe20
  4035e4:	add	x1, x1, #0xb58
  4035e8:	stp	x19, x20, [sp, #16]
  4035ec:	mov	x19, x0
  4035f0:	adrp	x20, 40b000 <ferror@plt+0x8930>
  4035f4:	stp	x21, x22, [sp, #32]
  4035f8:	add	x20, x20, #0xb78
  4035fc:	adrp	x21, 40b000 <ferror@plt+0x8930>
  403600:	stp	x23, x24, [sp, #48]
  403604:	bl	402690 <fprintf@plt>
  403608:	adrp	x24, 40b000 <ferror@plt+0x8930>
  40360c:	add	x24, x24, #0xb70
  403610:	add	x21, x21, #0xb88
  403614:	mov	x1, x24
  403618:	mov	x0, x19
  40361c:	adrp	x2, 40b000 <ferror@plt+0x8930>
  403620:	add	x2, x2, #0xb60
  403624:	bl	402690 <fprintf@plt>
  403628:	adrp	x22, 40b000 <ferror@plt+0x8930>
  40362c:	mov	x3, x20
  403630:	mov	x1, x21
  403634:	mov	x0, x19
  403638:	adrp	x2, 40b000 <ferror@plt+0x8930>
  40363c:	add	x2, x2, #0xb80
  403640:	bl	402690 <fprintf@plt>
  403644:	mov	x3, x20
  403648:	mov	x1, x21
  40364c:	mov	x0, x19
  403650:	adrp	x2, 40b000 <ferror@plt+0x8930>
  403654:	add	x2, x2, #0xb98
  403658:	bl	402690 <fprintf@plt>
  40365c:	mov	x3, x20
  403660:	mov	x1, x21
  403664:	mov	x0, x19
  403668:	add	x22, x22, #0xbb0
  40366c:	adrp	x2, 40b000 <ferror@plt+0x8930>
  403670:	add	x2, x2, #0xba0
  403674:	bl	402690 <fprintf@plt>
  403678:	mov	x3, x20
  40367c:	mov	x0, x19
  403680:	mov	x1, x22
  403684:	adrp	x2, 40b000 <ferror@plt+0x8930>
  403688:	add	x2, x2, #0xba8
  40368c:	bl	402690 <fprintf@plt>
  403690:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c80>
  403694:	ldr	w0, [x0, #3576]
  403698:	cbnz	w0, 403728 <ferror@plt+0x1058>
  40369c:	mov	x1, x24
  4036a0:	mov	x0, x19
  4036a4:	adrp	x2, 40c000 <ferror@plt+0x9930>
  4036a8:	adrp	x23, 40b000 <ferror@plt+0x8930>
  4036ac:	add	x2, x2, #0x908
  4036b0:	add	x23, x23, #0xbc0
  4036b4:	bl	402690 <fprintf@plt>
  4036b8:	mov	x3, x23
  4036bc:	mov	x1, x21
  4036c0:	mov	x0, x19
  4036c4:	adrp	x2, 40b000 <ferror@plt+0x8930>
  4036c8:	add	x2, x2, #0xbc8
  4036cc:	bl	402690 <fprintf@plt>
  4036d0:	mov	x3, x23
  4036d4:	mov	x1, x21
  4036d8:	mov	x0, x19
  4036dc:	adrp	x2, 40b000 <ferror@plt+0x8930>
  4036e0:	add	x2, x2, #0xbd0
  4036e4:	bl	402690 <fprintf@plt>
  4036e8:	mov	x1, x21
  4036ec:	mov	x3, x20
  4036f0:	mov	x0, x19
  4036f4:	adrp	x2, 40b000 <ferror@plt+0x8930>
  4036f8:	add	x2, x2, #0xbd8
  4036fc:	bl	402690 <fprintf@plt>
  403700:	adrp	x2, 40b000 <ferror@plt+0x8930>
  403704:	mov	x3, x20
  403708:	mov	x1, x22
  40370c:	mov	x0, x19
  403710:	add	x2, x2, #0xbe0
  403714:	ldp	x19, x20, [sp, #16]
  403718:	ldp	x21, x22, [sp, #32]
  40371c:	ldp	x23, x24, [sp, #48]
  403720:	ldp	x29, x30, [sp], #64
  403724:	b	402690 <fprintf@plt>
  403728:	adrp	x23, 40c000 <ferror@plt+0x9930>
  40372c:	add	x23, x23, #0x908
  403730:	mov	x2, x23
  403734:	mov	x1, x24
  403738:	mov	x0, x19
  40373c:	bl	402690 <fprintf@plt>
  403740:	mov	x3, x20
  403744:	mov	x1, x21
  403748:	mov	x0, x19
  40374c:	adrp	x2, 40b000 <ferror@plt+0x8930>
  403750:	add	x2, x2, #0xbc8
  403754:	bl	402690 <fprintf@plt>
  403758:	mov	x3, x20
  40375c:	mov	x1, x21
  403760:	mov	x0, x19
  403764:	adrp	x2, 40b000 <ferror@plt+0x8930>
  403768:	add	x2, x2, #0xbe8
  40376c:	bl	402690 <fprintf@plt>
  403770:	mov	x3, x20
  403774:	mov	x1, x21
  403778:	mov	x0, x19
  40377c:	adrp	x2, 40b000 <ferror@plt+0x8930>
  403780:	add	x2, x2, #0xbd8
  403784:	bl	402690 <fprintf@plt>
  403788:	mov	x3, x20
  40378c:	mov	x1, x22
  403790:	mov	x0, x19
  403794:	adrp	x2, 40b000 <ferror@plt+0x8930>
  403798:	add	x2, x2, #0xbf0
  40379c:	bl	402690 <fprintf@plt>
  4037a0:	mov	x2, x23
  4037a4:	mov	x1, x24
  4037a8:	mov	x0, x19
  4037ac:	bl	402690 <fprintf@plt>
  4037b0:	mov	x3, x20
  4037b4:	mov	x1, x21
  4037b8:	mov	x0, x19
  4037bc:	adrp	x2, 40b000 <ferror@plt+0x8930>
  4037c0:	add	x2, x2, #0xbf8
  4037c4:	bl	402690 <fprintf@plt>
  4037c8:	mov	x3, x20
  4037cc:	mov	x1, x21
  4037d0:	mov	x0, x19
  4037d4:	adrp	x2, 40b000 <ferror@plt+0x8930>
  4037d8:	add	x2, x2, #0xc00
  4037dc:	bl	402690 <fprintf@plt>
  4037e0:	mov	x3, x20
  4037e4:	mov	x1, x21
  4037e8:	mov	x0, x19
  4037ec:	adrp	x2, 40b000 <ferror@plt+0x8930>
  4037f0:	add	x2, x2, #0xc08
  4037f4:	bl	402690 <fprintf@plt>
  4037f8:	mov	x3, x20
  4037fc:	mov	x1, x22
  403800:	mov	x0, x19
  403804:	adrp	x2, 40b000 <ferror@plt+0x8930>
  403808:	add	x2, x2, #0xc10
  40380c:	bl	402690 <fprintf@plt>
  403810:	mov	x2, x23
  403814:	mov	x1, x24
  403818:	mov	x0, x19
  40381c:	bl	402690 <fprintf@plt>
  403820:	mov	x3, x20
  403824:	mov	x1, x21
  403828:	mov	x0, x19
  40382c:	adrp	x2, 40b000 <ferror@plt+0x8930>
  403830:	add	x2, x2, #0xbd0
  403834:	bl	402690 <fprintf@plt>
  403838:	mov	x3, x20
  40383c:	mov	x1, x21
  403840:	mov	x0, x19
  403844:	adrp	x2, 40b000 <ferror@plt+0x8930>
  403848:	add	x2, x2, #0xc18
  40384c:	bl	402690 <fprintf@plt>
  403850:	mov	x3, x20
  403854:	mov	x1, x21
  403858:	mov	x0, x19
  40385c:	adrp	x2, 40b000 <ferror@plt+0x8930>
  403860:	add	x2, x2, #0xbe0
  403864:	bl	402690 <fprintf@plt>
  403868:	mov	x3, x20
  40386c:	mov	x1, x22
  403870:	mov	x0, x19
  403874:	adrp	x2, 40b000 <ferror@plt+0x8930>
  403878:	add	x2, x2, #0xc20
  40387c:	bl	402690 <fprintf@plt>
  403880:	mov	x2, x23
  403884:	mov	x1, x24
  403888:	mov	x0, x19
  40388c:	bl	402690 <fprintf@plt>
  403890:	mov	x3, x20
  403894:	mov	x1, x21
  403898:	mov	x0, x19
  40389c:	adrp	x2, 40b000 <ferror@plt+0x8930>
  4038a0:	add	x2, x2, #0xc28
  4038a4:	bl	402690 <fprintf@plt>
  4038a8:	mov	x3, x20
  4038ac:	mov	x1, x21
  4038b0:	mov	x0, x19
  4038b4:	adrp	x2, 40b000 <ferror@plt+0x8930>
  4038b8:	add	x2, x2, #0xc30
  4038bc:	bl	402690 <fprintf@plt>
  4038c0:	mov	x1, x21
  4038c4:	mov	x3, x20
  4038c8:	mov	x0, x19
  4038cc:	adrp	x2, 40b000 <ferror@plt+0x8930>
  4038d0:	add	x2, x2, #0xc38
  4038d4:	bl	402690 <fprintf@plt>
  4038d8:	adrp	x2, 40b000 <ferror@plt+0x8930>
  4038dc:	mov	x3, x20
  4038e0:	mov	x1, x22
  4038e4:	mov	x0, x19
  4038e8:	add	x2, x2, #0xc40
  4038ec:	b	403714 <ferror@plt+0x1044>
  4038f0:	stp	x29, x30, [sp, #-112]!
  4038f4:	mov	x29, sp
  4038f8:	stp	x19, x20, [sp, #16]
  4038fc:	mov	x19, x1
  403900:	mov	x1, #0xca00                	// #51712
  403904:	movk	x1, #0x3b9a, lsl #16
  403908:	mov	x20, x0
  40390c:	ldr	x2, [x19, w2, sxtw #3]
  403910:	str	x21, [sp, #32]
  403914:	mov	w21, w3
  403918:	cmp	x2, x1
  40391c:	b.hi	403a34 <ferror@plt+0x1364>  // b.pmore
  403920:	mov	x1, #0x4240                	// #16960
  403924:	movk	x1, #0xf, lsl #16
  403928:	cmp	x2, x1
  40392c:	b.hi	4039b0 <ferror@plt+0x12e0>  // b.pmore
  403930:	adrp	x1, 40b000 <ferror@plt+0x8930>
  403934:	add	x1, x1, #0xc58
  403938:	bl	402690 <fprintf@plt>
  40393c:	ldr	x2, [x19, w21, sxtw #3]
  403940:	mov	x0, #0xca00                	// #51712
  403944:	movk	x0, #0x3b9a, lsl #16
  403948:	cmp	x2, x0
  40394c:	b.hi	4039ec <ferror@plt+0x131c>  // b.pmore
  403950:	mov	x0, #0x4240                	// #16960
  403954:	movk	x0, #0xf, lsl #16
  403958:	cmp	x2, x0
  40395c:	b.ls	403a14 <ferror@plt+0x1344>  // b.plast
  403960:	mov	x3, #0xf7cf                	// #63439
  403964:	lsr	x2, x2, #3
  403968:	movk	x3, #0xe353, lsl #16
  40396c:	adrp	x1, 40b000 <ferror@plt+0x8930>
  403970:	movk	x3, #0x9ba5, lsl #32
  403974:	add	x0, sp, #0x30
  403978:	movk	x3, #0x20c4, lsl #48
  40397c:	add	x1, x1, #0xc70
  403980:	umulh	x2, x2, x3
  403984:	ubfx	x2, x2, #4, #32
  403988:	bl	402130 <sprintf@plt>
  40398c:	add	x2, sp, #0x30
  403990:	mov	x0, x20
  403994:	adrp	x1, 40b000 <ferror@plt+0x8930>
  403998:	add	x1, x1, #0xc68
  40399c:	bl	402690 <fprintf@plt>
  4039a0:	ldp	x19, x20, [sp, #16]
  4039a4:	ldr	x21, [sp, #32]
  4039a8:	ldp	x29, x30, [sp], #112
  4039ac:	ret
  4039b0:	mov	x3, #0xf7cf                	// #63439
  4039b4:	lsr	x2, x2, #3
  4039b8:	movk	x3, #0xe353, lsl #16
  4039bc:	adrp	x1, 40b000 <ferror@plt+0x8930>
  4039c0:	movk	x3, #0x9ba5, lsl #32
  4039c4:	add	x1, x1, #0xc50
  4039c8:	movk	x3, #0x20c4, lsl #48
  4039cc:	umulh	x2, x2, x3
  4039d0:	lsr	x2, x2, #4
  4039d4:	bl	402690 <fprintf@plt>
  4039d8:	ldr	x2, [x19, w21, sxtw #3]
  4039dc:	mov	x0, #0xca00                	// #51712
  4039e0:	movk	x0, #0x3b9a, lsl #16
  4039e4:	cmp	x2, x0
  4039e8:	b.ls	403950 <ferror@plt+0x1280>  // b.plast
  4039ec:	mov	x3, #0x34db                	// #13531
  4039f0:	adrp	x1, 40b000 <ferror@plt+0x8930>
  4039f4:	movk	x3, #0xd7b6, lsl #16
  4039f8:	add	x0, sp, #0x30
  4039fc:	movk	x3, #0xde82, lsl #32
  403a00:	add	x1, x1, #0xc60
  403a04:	movk	x3, #0x431b, lsl #48
  403a08:	umulh	x2, x2, x3
  403a0c:	ubfx	x2, x2, #18, #32
  403a10:	b	403988 <ferror@plt+0x12b8>
  403a14:	mov	x0, x20
  403a18:	adrp	x1, 40b000 <ferror@plt+0x8930>
  403a1c:	add	x1, x1, #0xc78
  403a20:	bl	402690 <fprintf@plt>
  403a24:	ldp	x19, x20, [sp, #16]
  403a28:	ldr	x21, [sp, #32]
  403a2c:	ldp	x29, x30, [sp], #112
  403a30:	ret
  403a34:	mov	x3, #0x34db                	// #13531
  403a38:	adrp	x1, 40b000 <ferror@plt+0x8930>
  403a3c:	movk	x3, #0xd7b6, lsl #16
  403a40:	add	x1, x1, #0xc48
  403a44:	movk	x3, #0xde82, lsl #32
  403a48:	movk	x3, #0x431b, lsl #48
  403a4c:	umulh	x2, x2, x3
  403a50:	lsr	x2, x2, #18
  403a54:	bl	402690 <fprintf@plt>
  403a58:	b	40393c <ferror@plt+0x126c>
  403a5c:	nop
  403a60:	stp	x29, x30, [sp, #-112]!
  403a64:	mov	x29, sp
  403a68:	stp	x19, x20, [sp, #16]
  403a6c:	sxtw	x19, w3
  403a70:	mov	x3, #0xca00                	// #51712
  403a74:	str	x21, [sp, #32]
  403a78:	mov	x21, x2
  403a7c:	ldr	x2, [x1, x19, lsl #3]
  403a80:	movk	x3, #0x3b9a, lsl #16
  403a84:	mov	x20, x0
  403a88:	cmp	x2, x3
  403a8c:	b.hi	403b8c <ferror@plt+0x14bc>  // b.pmore
  403a90:	mov	x1, #0x4240                	// #16960
  403a94:	movk	x1, #0xf, lsl #16
  403a98:	cmp	x2, x1
  403a9c:	b.hi	403b14 <ferror@plt+0x1444>  // b.pmore
  403aa0:	adrp	x1, 40b000 <ferror@plt+0x8930>
  403aa4:	add	x1, x1, #0xc58
  403aa8:	bl	402690 <fprintf@plt>
  403aac:	mov	x1, #0x848000000000        	// #145685290680320
  403ab0:	ldr	d0, [x21, x19, lsl #3]
  403ab4:	movk	x1, #0x412e, lsl #48
  403ab8:	fmov	d1, x1
  403abc:	fcmpe	d0, d1
  403ac0:	b.gt	403b54 <ferror@plt+0x1484>
  403ac4:	mov	x0, #0x400000000000        	// #70368744177664
  403ac8:	movk	x0, #0x408f, lsl #48
  403acc:	fmov	d1, x0
  403ad0:	fcmpe	d0, d1
  403ad4:	b.le	403b68 <ferror@plt+0x1498>
  403ad8:	fdiv	d0, d0, d1
  403adc:	adrp	x1, 40b000 <ferror@plt+0x8930>
  403ae0:	add	x0, sp, #0x30
  403ae4:	add	x1, x1, #0xc70
  403ae8:	fcvtzu	w2, d0
  403aec:	bl	402130 <sprintf@plt>
  403af0:	add	x2, sp, #0x30
  403af4:	mov	x0, x20
  403af8:	adrp	x1, 40b000 <ferror@plt+0x8930>
  403afc:	add	x1, x1, #0xc68
  403b00:	bl	402690 <fprintf@plt>
  403b04:	ldp	x19, x20, [sp, #16]
  403b08:	ldr	x21, [sp, #32]
  403b0c:	ldp	x29, x30, [sp], #112
  403b10:	ret
  403b14:	lsr	x4, x2, #3
  403b18:	mov	x2, #0xf7cf                	// #63439
  403b1c:	movk	x2, #0xe353, lsl #16
  403b20:	adrp	x1, 40b000 <ferror@plt+0x8930>
  403b24:	movk	x2, #0x9ba5, lsl #32
  403b28:	add	x1, x1, #0xc50
  403b2c:	movk	x2, #0x20c4, lsl #48
  403b30:	umulh	x2, x4, x2
  403b34:	lsr	x2, x2, #4
  403b38:	bl	402690 <fprintf@plt>
  403b3c:	mov	x1, #0x848000000000        	// #145685290680320
  403b40:	ldr	d0, [x21, x19, lsl #3]
  403b44:	movk	x1, #0x412e, lsl #48
  403b48:	fmov	d1, x1
  403b4c:	fcmpe	d0, d1
  403b50:	b.le	403ac4 <ferror@plt+0x13f4>
  403b54:	adrp	x1, 40b000 <ferror@plt+0x8930>
  403b58:	add	x0, sp, #0x30
  403b5c:	fdiv	d0, d0, d1
  403b60:	add	x1, x1, #0xc60
  403b64:	b	403ae8 <ferror@plt+0x1418>
  403b68:	fcvtzu	w2, d0
  403b6c:	mov	x0, x20
  403b70:	adrp	x1, 40b000 <ferror@plt+0x8930>
  403b74:	add	x1, x1, #0xc78
  403b78:	bl	402690 <fprintf@plt>
  403b7c:	ldp	x19, x20, [sp, #16]
  403b80:	ldr	x21, [sp, #32]
  403b84:	ldp	x29, x30, [sp], #112
  403b88:	ret
  403b8c:	mov	x4, #0x34db                	// #13531
  403b90:	adrp	x1, 40b000 <ferror@plt+0x8930>
  403b94:	movk	x4, #0xd7b6, lsl #16
  403b98:	add	x1, x1, #0xc48
  403b9c:	movk	x4, #0xde82, lsl #32
  403ba0:	movk	x4, #0x431b, lsl #48
  403ba4:	umulh	x2, x2, x4
  403ba8:	lsr	x2, x2, #18
  403bac:	bl	402690 <fprintf@plt>
  403bb0:	b	403aac <ferror@plt+0x13dc>
  403bb4:	nop
  403bb8:	mov	x12, #0x1070                	// #4208
  403bbc:	sub	sp, sp, x12
  403bc0:	stp	x29, x30, [sp]
  403bc4:	mov	x29, sp
  403bc8:	stp	x23, x24, [sp, #48]
  403bcc:	adrp	x24, 40b000 <ferror@plt+0x8930>
  403bd0:	add	x24, x24, #0xc88
  403bd4:	stp	x27, x28, [sp, #80]
  403bd8:	mov	x27, x0
  403bdc:	stp	x19, x20, [sp, #16]
  403be0:	stp	x21, x22, [sp, #32]
  403be4:	stp	x25, x26, [sp, #64]
  403be8:	mov	x25, #0x0                   	// #0
  403bec:	mov	x2, x27
  403bf0:	add	x0, sp, #0x70
  403bf4:	mov	w1, #0x1000                	// #4096
  403bf8:	bl	4026a0 <fgets@plt>
  403bfc:	cbz	x0, 403c6c <ferror@plt+0x159c>
  403c00:	ldrb	w0, [sp, #112]
  403c04:	cmp	w0, #0x23
  403c08:	b.ne	403cb8 <ferror@plt+0x15e8>  // b.any
  403c0c:	add	x0, sp, #0x70
  403c10:	bl	402080 <strlen@plt>
  403c14:	adrp	x1, 425000 <stdout@@GLIBC_2.17+0x3c80>
  403c18:	add	x2, sp, #0x6f
  403c1c:	add	x19, x1, #0xe20
  403c20:	ldrb	w1, [x1, #3616]
  403c24:	strb	wzr, [x2, x0]
  403c28:	cbz	w1, 403c48 <ferror@plt+0x1578>
  403c2c:	add	x1, sp, #0x71
  403c30:	mov	x0, x19
  403c34:	bl	4023f0 <strcmp@plt>
  403c38:	cbz	w0, 403c48 <ferror@plt+0x1578>
  403c3c:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c80>
  403c40:	mov	w1, #0x1                   	// #1
  403c44:	str	w1, [x0, #3580]
  403c48:	add	x1, sp, #0x71
  403c4c:	mov	x2, #0x7f                  	// #127
  403c50:	mov	x0, x19
  403c54:	bl	4025d0 <strncpy@plt>
  403c58:	mov	x2, x27
  403c5c:	add	x0, sp, #0x70
  403c60:	mov	w1, #0x1000                	// #4096
  403c64:	bl	4026a0 <fgets@plt>
  403c68:	cbnz	x0, 403c00 <ferror@plt+0x1530>
  403c6c:	cbz	x25, 403c94 <ferror@plt+0x15c4>
  403c70:	adrp	x2, 425000 <stdout@@GLIBC_2.17+0x3c80>
  403c74:	ldr	x1, [x2, #3560]
  403c78:	b	403c80 <ferror@plt+0x15b0>
  403c7c:	mov	x25, x0
  403c80:	ldr	x0, [x25]
  403c84:	str	x1, [x25]
  403c88:	mov	x1, x25
  403c8c:	cbnz	x0, 403c7c <ferror@plt+0x15ac>
  403c90:	str	x25, [x2, #3560]
  403c94:	mov	x12, #0x1070                	// #4208
  403c98:	ldp	x29, x30, [sp]
  403c9c:	ldp	x19, x20, [sp, #16]
  403ca0:	ldp	x21, x22, [sp, #32]
  403ca4:	ldp	x23, x24, [sp, #48]
  403ca8:	ldp	x25, x26, [sp, #64]
  403cac:	ldp	x27, x28, [sp, #80]
  403cb0:	add	sp, sp, x12
  403cb4:	ret
  403cb8:	mov	x0, #0x1f8                 	// #504
  403cbc:	bl	402210 <malloc@plt>
  403cc0:	mov	x26, x0
  403cc4:	cbz	x0, 403dc8 <ferror@plt+0x16f8>
  403cc8:	add	x0, sp, #0x70
  403ccc:	mov	w1, #0x20                  	// #32
  403cd0:	bl	4024b0 <strchr@plt>
  403cd4:	mov	x20, x0
  403cd8:	cbz	x0, 403dc8 <ferror@plt+0x16f8>
  403cdc:	strb	wzr, [x20], #1
  403ce0:	add	x2, x26, #0x10
  403ce4:	add	x0, sp, #0x70
  403ce8:	adrp	x1, 40b000 <ferror@plt+0x8930>
  403cec:	add	x1, x1, #0xc80
  403cf0:	bl	4025c0 <__isoc99_sscanf@plt>
  403cf4:	cmp	w0, #0x1
  403cf8:	b.ne	403dc8 <ferror@plt+0x16f8>  // b.any
  403cfc:	mov	x0, x20
  403d00:	mov	w1, #0x20                  	// #32
  403d04:	bl	4024b0 <strchr@plt>
  403d08:	mov	x19, x0
  403d0c:	cbz	x0, 403dc8 <ferror@plt+0x16f8>
  403d10:	strb	wzr, [x19], #1
  403d14:	mov	x0, x20
  403d18:	adrp	x22, 40b000 <ferror@plt+0x8930>
  403d1c:	add	x20, x26, #0x18
  403d20:	add	x21, x26, #0x198
  403d24:	add	x23, x26, #0xd8
  403d28:	add	x22, x22, #0xc90
  403d2c:	bl	402350 <strdup@plt>
  403d30:	str	x0, [x26, #8]
  403d34:	nop
  403d38:	mov	x0, x19
  403d3c:	mov	w1, #0x20                  	// #32
  403d40:	bl	4024b0 <strchr@plt>
  403d44:	mov	x28, x0
  403d48:	cbz	x0, 403dc8 <ferror@plt+0x16f8>
  403d4c:	strb	wzr, [x28], #1
  403d50:	mov	x0, x19
  403d54:	mov	x2, x20
  403d58:	mov	x1, x24
  403d5c:	bl	4025c0 <__isoc99_sscanf@plt>
  403d60:	cmp	w0, #0x1
  403d64:	b.ne	403dc8 <ferror@plt+0x16f8>  // b.any
  403d68:	ldr	x2, [x20]
  403d6c:	str	w2, [x21]
  403d70:	mov	x0, x28
  403d74:	mov	w1, #0x20                  	// #32
  403d78:	bl	4024b0 <strchr@plt>
  403d7c:	mov	x19, x0
  403d80:	cbz	x0, 403dc8 <ferror@plt+0x16f8>
  403d84:	strb	wzr, [x19], #1
  403d88:	mov	x0, x28
  403d8c:	add	x2, sp, #0x6c
  403d90:	mov	x1, x22
  403d94:	bl	4025c0 <__isoc99_sscanf@plt>
  403d98:	cmp	w0, #0x1
  403d9c:	b.ne	403dc8 <ferror@plt+0x16f8>  // b.any
  403da0:	ldr	w0, [sp, #108]
  403da4:	add	x20, x20, #0x8
  403da8:	add	x21, x21, #0x4
  403dac:	ucvtf	d0, w0
  403db0:	str	d0, [x20, #184]
  403db4:	cmp	x20, x23
  403db8:	b.ne	403d38 <ferror@plt+0x1668>  // b.any
  403dbc:	str	x25, [x26]
  403dc0:	mov	x25, x26
  403dc4:	b	403bec <ferror@plt+0x151c>
  403dc8:	bl	4023b0 <abort@plt>
  403dcc:	nop
  403dd0:	stp	x29, x30, [sp, #-96]!
  403dd4:	mov	w1, #0x0                   	// #0
  403dd8:	mov	x29, sp
  403ddc:	add	x0, sp, #0x28
  403de0:	bl	40a0a0 <ferror@plt+0x79d0>
  403de4:	tbnz	w0, #31, 403f18 <ferror@plt+0x1848>
  403de8:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c80>
  403dec:	ldrb	w0, [x0, #3600]
  403df0:	cbnz	w0, 403e60 <ferror@plt+0x1790>
  403df4:	add	x0, sp, #0x28
  403df8:	mov	w1, #0x2                   	// #2
  403dfc:	bl	40a5c8 <ferror@plt+0x7ef8>
  403e00:	tbnz	w0, #31, 403eb4 <ferror@plt+0x17e4>
  403e04:	adrp	x1, 403000 <ferror@plt+0x930>
  403e08:	add	x0, sp, #0x28
  403e0c:	add	x1, x1, #0xf28
  403e10:	mov	w3, #0x0                   	// #0
  403e14:	mov	x2, #0x0                   	// #0
  403e18:	bl	40aa10 <ferror@plt+0x8340>
  403e1c:	tbnz	w0, #31, 403ecc <ferror@plt+0x17fc>
  403e20:	add	x0, sp, #0x28
  403e24:	bl	409ea8 <ferror@plt+0x77d8>
  403e28:	adrp	x3, 425000 <stdout@@GLIBC_2.17+0x3c80>
  403e2c:	ldr	x0, [x3, #3560]
  403e30:	str	xzr, [x3, #3560]
  403e34:	cbz	x0, 403e58 <ferror@plt+0x1788>
  403e38:	mov	x2, #0x0                   	// #0
  403e3c:	b	403e44 <ferror@plt+0x1774>
  403e40:	mov	x0, x1
  403e44:	ldr	x1, [x0]
  403e48:	str	x2, [x0]
  403e4c:	mov	x2, x0
  403e50:	cbnz	x1, 403e40 <ferror@plt+0x1770>
  403e54:	str	x0, [x3, #3560]
  403e58:	ldp	x29, x30, [sp], #96
  403e5c:	ret
  403e60:	add	x0, sp, #0x28
  403e64:	str	x19, [sp, #16]
  403e68:	bl	407ca8 <ferror@plt+0x55d8>
  403e6c:	mov	w19, #0x1                   	// #1
  403e70:	adrp	x2, 425000 <stdout@@GLIBC_2.17+0x3c80>
  403e74:	add	x0, sp, #0x28
  403e78:	mov	w1, #0x0                   	// #0
  403e7c:	ldr	w2, [x2, #3568]
  403e80:	sub	w2, w2, #0x1
  403e84:	lsl	w2, w19, w2
  403e88:	bl	40a750 <ferror@plt+0x8080>
  403e8c:	tbnz	w0, #31, 403eb8 <ferror@plt+0x17e8>
  403e90:	adrp	x1, 404000 <ferror@plt+0x1930>
  403e94:	add	x0, sp, #0x28
  403e98:	add	x1, x1, #0x78
  403e9c:	mov	w3, #0x0                   	// #0
  403ea0:	mov	x2, #0x0                   	// #0
  403ea4:	bl	40aa10 <ferror@plt+0x8340>
  403ea8:	tbnz	w0, #31, 403ef4 <ferror@plt+0x1824>
  403eac:	ldr	x19, [sp, #16]
  403eb0:	b	403e20 <ferror@plt+0x1750>
  403eb4:	str	x19, [sp, #16]
  403eb8:	adrp	x0, 40b000 <ferror@plt+0x8930>
  403ebc:	add	x0, x0, #0xc98
  403ec0:	bl	4020a0 <perror@plt>
  403ec4:	mov	w0, #0x1                   	// #1
  403ec8:	bl	402090 <exit@plt>
  403ecc:	adrp	x3, 421000 <ferror@plt+0x1e930>
  403ed0:	mov	x2, #0x10                  	// #16
  403ed4:	mov	x1, #0x1                   	// #1
  403ed8:	adrp	x0, 40b000 <ferror@plt+0x8930>
  403edc:	ldr	x3, [x3, #872]
  403ee0:	add	x0, x0, #0xcb8
  403ee4:	str	x19, [sp, #16]
  403ee8:	bl	4024d0 <fwrite@plt>
  403eec:	mov	w0, #0x1                   	// #1
  403ef0:	bl	402090 <exit@plt>
  403ef4:	adrp	x3, 421000 <ferror@plt+0x1e930>
  403ef8:	mov	x2, #0x10                  	// #16
  403efc:	mov	x1, #0x1                   	// #1
  403f00:	adrp	x0, 40b000 <ferror@plt+0x8930>
  403f04:	ldr	x3, [x3, #872]
  403f08:	add	x0, x0, #0xcb8
  403f0c:	bl	4024d0 <fwrite@plt>
  403f10:	mov	w0, w19
  403f14:	bl	402090 <exit@plt>
  403f18:	mov	w0, #0x1                   	// #1
  403f1c:	str	x19, [sp, #16]
  403f20:	bl	402090 <exit@plt>
  403f24:	nop
  403f28:	stp	x29, x30, [sp, #-480]!
  403f2c:	mov	x29, sp
  403f30:	stp	x19, x20, [sp, #16]
  403f34:	mov	x19, x0
  403f38:	ldrh	w0, [x0, #4]
  403f3c:	cmp	w0, #0x10
  403f40:	b.ne	404058 <ferror@plt+0x1988>  // b.any
  403f44:	ldr	w3, [x19]
  403f48:	subs	w3, w3, #0x20
  403f4c:	b.mi	404068 <ferror@plt+0x1998>  // b.first
  403f50:	ldr	w0, [x19, #24]
  403f54:	tbz	w0, #0, 404058 <ferror@plt+0x1988>
  403f58:	add	x2, x19, #0x20
  403f5c:	add	x0, sp, #0x30
  403f60:	mov	w1, #0x35                  	// #53
  403f64:	stp	x21, x22, [sp, #32]
  403f68:	bl	40b9b0 <ferror@plt+0x92e0>
  403f6c:	ldr	x22, [sp, #72]
  403f70:	cbz	x22, 404050 <ferror@plt+0x1980>
  403f74:	ldr	x21, [sp, #104]
  403f78:	cbz	x21, 404050 <ferror@plt+0x1980>
  403f7c:	mov	x0, #0x1f8                 	// #504
  403f80:	bl	402210 <malloc@plt>
  403f84:	mov	x20, x0
  403f88:	cbz	x0, 404070 <ferror@plt+0x19a0>
  403f8c:	ldr	w1, [x19, #20]
  403f90:	add	x0, x22, #0x4
  403f94:	str	w1, [x20, #16]
  403f98:	bl	402350 <strdup@plt>
  403f9c:	str	x0, [x20, #8]
  403fa0:	add	x5, x21, #0x4
  403fa4:	add	x3, x20, #0x198
  403fa8:	add	x2, x20, #0xd8
  403fac:	add	x4, x20, #0x18
  403fb0:	ldp	x0, x1, [x5]
  403fb4:	stp	x0, x1, [x3]
  403fb8:	ldp	x6, x7, [x5, #16]
  403fbc:	stp	x6, x7, [x3, #16]
  403fc0:	mov	x1, #0x0                   	// #0
  403fc4:	ldp	x6, x7, [x5, #32]
  403fc8:	stp	x6, x7, [x3, #32]
  403fcc:	ldp	x6, x7, [x5, #48]
  403fd0:	stp	x6, x7, [x3, #48]
  403fd4:	ldp	x6, x7, [x5, #64]
  403fd8:	stp	x6, x7, [x3, #64]
  403fdc:	ldp	x6, x7, [x5, #80]
  403fe0:	stp	x6, x7, [x3, #80]
  403fe4:	stp	xzr, xzr, [x20, #216]
  403fe8:	stp	xzr, xzr, [x20, #232]
  403fec:	stp	xzr, xzr, [x20, #248]
  403ff0:	stp	xzr, xzr, [x2, #48]
  403ff4:	stp	xzr, xzr, [x2, #64]
  403ff8:	stp	xzr, xzr, [x2, #80]
  403ffc:	stp	xzr, xzr, [x2, #96]
  404000:	stp	xzr, xzr, [x2, #112]
  404004:	stp	xzr, xzr, [x2, #128]
  404008:	stp	xzr, xzr, [x2, #144]
  40400c:	stp	xzr, xzr, [x2, #160]
  404010:	stp	xzr, xzr, [x2, #176]
  404014:	nop
  404018:	ldr	w2, [x3, x1, lsl #2]
  40401c:	str	x2, [x4, x1, lsl #3]
  404020:	add	x1, x1, #0x1
  404024:	cmp	x1, #0x18
  404028:	b.ne	404018 <ferror@plt+0x1948>  // b.any
  40402c:	adrp	x1, 425000 <stdout@@GLIBC_2.17+0x3c80>
  404030:	mov	w0, #0x0                   	// #0
  404034:	ldp	x21, x22, [sp, #32]
  404038:	ldr	x2, [x1, #3560]
  40403c:	str	x20, [x1, #3560]
  404040:	str	x2, [x20]
  404044:	ldp	x19, x20, [sp, #16]
  404048:	ldp	x29, x30, [sp], #480
  40404c:	ret
  404050:	ldp	x21, x22, [sp, #32]
  404054:	nop
  404058:	mov	w0, #0x0                   	// #0
  40405c:	ldp	x19, x20, [sp, #16]
  404060:	ldp	x29, x30, [sp], #480
  404064:	ret
  404068:	mov	w0, #0xffffffff            	// #-1
  40406c:	b	40405c <ferror@plt+0x198c>
  404070:	bl	4023b0 <abort@plt>
  404074:	nop
  404078:	stp	x29, x30, [sp, #-96]!
  40407c:	mov	x29, sp
  404080:	stp	x19, x20, [sp, #16]
  404084:	mov	x19, x0
  404088:	ldrh	w0, [x0, #4]
  40408c:	cmp	w0, #0x5c
  404090:	b.ne	404184 <ferror@plt+0x1ab4>  // b.any
  404094:	ldr	w3, [x19]
  404098:	subs	w3, w3, #0x1c
  40409c:	b.mi	4041c0 <ferror@plt+0x1af0>  // b.first
  4040a0:	stp	x21, x22, [sp, #32]
  4040a4:	add	x21, sp, #0x30
  4040a8:	adrp	x22, 425000 <stdout@@GLIBC_2.17+0x3c80>
  4040ac:	mov	x0, x21
  4040b0:	add	x2, x19, #0x1c
  4040b4:	mov	w1, #0x5                   	// #5
  4040b8:	bl	40b9b0 <ferror@plt+0x92e0>
  4040bc:	ldrsw	x0, [x22, #3568]
  4040c0:	ldr	x0, [x21, x0, lsl #3]
  4040c4:	cbz	x0, 404180 <ferror@plt+0x1ab0>
  4040c8:	mov	x0, #0x1f8                 	// #504
  4040cc:	bl	402210 <malloc@plt>
  4040d0:	mov	x20, x0
  4040d4:	cbz	x0, 4041c8 <ferror@plt+0x1af8>
  4040d8:	ldr	w0, [x19, #20]
  4040dc:	str	w0, [x20, #16]
  4040e0:	bl	407a18 <ferror@plt+0x5348>
  4040e4:	bl	402350 <strdup@plt>
  4040e8:	str	x0, [x20, #8]
  4040ec:	adrp	x2, 425000 <stdout@@GLIBC_2.17+0x3c80>
  4040f0:	mov	w1, #0xffff                	// #65535
  4040f4:	ldr	w0, [x2, #3544]
  4040f8:	cmp	w0, w1
  4040fc:	ldrsw	x1, [x22, #3568]
  404100:	b.eq	404194 <ferror@plt+0x1ac4>  // b.none
  404104:	ldr	x1, [x21, x1, lsl #3]
  404108:	ldrh	w2, [x1], #4
  40410c:	sub	w2, w2, #0x4
  404110:	bl	40b9b8 <ferror@plt+0x92e8>
  404114:	cbz	x0, 4041ac <ferror@plt+0x1adc>
  404118:	add	x1, x0, #0x4
  40411c:	mov	x2, #0xc0                  	// #192
  404120:	add	x0, x20, #0x18
  404124:	bl	402050 <memcpy@plt>
  404128:	add	x1, x20, #0xd8
  40412c:	adrp	x2, 425000 <stdout@@GLIBC_2.17+0x3c80>
  404130:	stp	xzr, xzr, [x20, #216]
  404134:	mov	w0, #0x0                   	// #0
  404138:	stp	xzr, xzr, [x20, #232]
  40413c:	stp	xzr, xzr, [x20, #248]
  404140:	ldr	x3, [x2, #3560]
  404144:	stp	xzr, xzr, [x1, #48]
  404148:	stp	xzr, xzr, [x1, #64]
  40414c:	stp	xzr, xzr, [x1, #80]
  404150:	stp	xzr, xzr, [x1, #96]
  404154:	stp	xzr, xzr, [x1, #112]
  404158:	stp	xzr, xzr, [x1, #128]
  40415c:	stp	xzr, xzr, [x1, #144]
  404160:	stp	xzr, xzr, [x1, #160]
  404164:	stp	xzr, xzr, [x1, #176]
  404168:	str	x20, [x2, #3560]
  40416c:	str	x3, [x20]
  404170:	ldp	x19, x20, [sp, #16]
  404174:	ldp	x21, x22, [sp, #32]
  404178:	ldp	x29, x30, [sp], #96
  40417c:	ret
  404180:	ldp	x21, x22, [sp, #32]
  404184:	mov	w0, #0x0                   	// #0
  404188:	ldp	x19, x20, [sp, #16]
  40418c:	ldp	x29, x30, [sp], #96
  404190:	ret
  404194:	ldr	x1, [x21, x1, lsl #3]
  404198:	add	x0, x20, #0x18
  40419c:	mov	x2, #0xc0                  	// #192
  4041a0:	add	x1, x1, #0x4
  4041a4:	bl	402050 <memcpy@plt>
  4041a8:	b	404128 <ferror@plt+0x1a58>
  4041ac:	mov	x0, x20
  4041b0:	bl	402450 <free@plt>
  4041b4:	mov	w0, #0x0                   	// #0
  4041b8:	ldp	x21, x22, [sp, #32]
  4041bc:	b	404188 <ferror@plt+0x1ab8>
  4041c0:	mov	w0, #0xffffffff            	// #-1
  4041c4:	b	404188 <ferror@plt+0x1ab8>
  4041c8:	bl	4023b0 <abort@plt>
  4041cc:	nop
  4041d0:	stp	x29, x30, [sp, #-64]!
  4041d4:	mov	x29, sp
  4041d8:	stp	x21, x22, [sp, #32]
  4041dc:	mov	x21, x2
  4041e0:	add	x22, x1, #0xd8
  4041e4:	ldr	x2, [x1, #8]
  4041e8:	stp	x23, x24, [sp, #48]
  4041ec:	adrp	x23, 40b000 <ferror@plt+0x8930>
  4041f0:	add	x23, x23, #0xb70
  4041f4:	stp	x19, x20, [sp, #16]
  4041f8:	mov	x1, x23
  4041fc:	mov	x19, x0
  404200:	mov	w20, #0x0                   	// #0
  404204:	bl	402690 <fprintf@plt>
  404208:	mov	w3, w20
  40420c:	mov	x2, x22
  404210:	add	w20, w20, #0x1
  404214:	mov	x1, x21
  404218:	mov	x0, x19
  40421c:	bl	403a60 <ferror@plt+0x1390>
  404220:	cmp	w20, #0x4
  404224:	b.ne	404208 <ferror@plt+0x1b38>  // b.any
  404228:	mov	x1, x19
  40422c:	mov	w0, #0xa                   	// #10
  404230:	bl	402170 <fputc@plt>
  404234:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c80>
  404238:	ldr	w0, [x0, #3576]
  40423c:	cbnz	w0, 4042c0 <ferror@plt+0x1bf0>
  404240:	mov	x1, x23
  404244:	mov	x0, x19
  404248:	adrp	x2, 40c000 <ferror@plt+0x9930>
  40424c:	add	x2, x2, #0x908
  404250:	bl	402690 <fprintf@plt>
  404254:	mov	w2, w20
  404258:	mov	x1, x21
  40425c:	mov	x0, x19
  404260:	mov	w3, #0x6                   	// #6
  404264:	bl	4038f0 <ferror@plt+0x1220>
  404268:	mov	x1, x21
  40426c:	mov	x0, x19
  404270:	mov	w3, #0x7                   	// #7
  404274:	mov	w2, #0x5                   	// #5
  404278:	bl	4038f0 <ferror@plt+0x1220>
  40427c:	mov	x2, x22
  404280:	mov	x1, x21
  404284:	mov	w3, #0xb                   	// #11
  404288:	mov	x0, x19
  40428c:	bl	403a60 <ferror@plt+0x1390>
  404290:	mov	x2, x22
  404294:	mov	x1, x21
  404298:	mov	w3, #0x9                   	// #9
  40429c:	mov	x0, x19
  4042a0:	bl	403a60 <ferror@plt+0x1390>
  4042a4:	mov	x1, x19
  4042a8:	mov	w0, #0xa                   	// #10
  4042ac:	ldp	x19, x20, [sp, #16]
  4042b0:	ldp	x21, x22, [sp, #32]
  4042b4:	ldp	x23, x24, [sp, #48]
  4042b8:	ldp	x29, x30, [sp], #64
  4042bc:	b	402170 <fputc@plt>
  4042c0:	adrp	x24, 40c000 <ferror@plt+0x9930>
  4042c4:	add	x24, x24, #0x908
  4042c8:	mov	x2, x24
  4042cc:	mov	x1, x23
  4042d0:	mov	x0, x19
  4042d4:	bl	402690 <fprintf@plt>
  4042d8:	mov	w3, w20
  4042dc:	mov	x2, x22
  4042e0:	mov	x1, x21
  4042e4:	mov	x0, x19
  4042e8:	bl	403a60 <ferror@plt+0x1390>
  4042ec:	mov	x2, x22
  4042f0:	mov	x1, x21
  4042f4:	mov	x0, x19
  4042f8:	mov	w3, #0x6                   	// #6
  4042fc:	bl	403a60 <ferror@plt+0x1390>
  404300:	mov	x2, x22
  404304:	mov	x1, x21
  404308:	mov	x0, x19
  40430c:	mov	w3, #0xb                   	// #11
  404310:	bl	403a60 <ferror@plt+0x1390>
  404314:	mov	x2, x22
  404318:	mov	w3, #0xa                   	// #10
  40431c:	mov	x1, x21
  404320:	mov	x0, x19
  404324:	bl	403a60 <ferror@plt+0x1390>
  404328:	mov	x1, x19
  40432c:	mov	w0, #0xa                   	// #10
  404330:	bl	402170 <fputc@plt>
  404334:	mov	x2, x24
  404338:	mov	x1, x23
  40433c:	mov	x0, x19
  404340:	bl	402690 <fprintf@plt>
  404344:	mov	x2, x22
  404348:	mov	x1, x21
  40434c:	mov	x0, x19
  404350:	mov	w3, #0xc                   	// #12
  404354:	bl	403a60 <ferror@plt+0x1390>
  404358:	mov	x2, x22
  40435c:	mov	x1, x21
  404360:	mov	x0, x19
  404364:	mov	w3, #0xd                   	// #13
  404368:	bl	403a60 <ferror@plt+0x1390>
  40436c:	mov	x2, x22
  404370:	mov	x1, x21
  404374:	mov	x0, x19
  404378:	mov	w3, #0xe                   	// #14
  40437c:	bl	403a60 <ferror@plt+0x1390>
  404380:	mov	x2, x22
  404384:	mov	w3, #0xf                   	// #15
  404388:	mov	x1, x21
  40438c:	mov	x0, x19
  404390:	bl	403a60 <ferror@plt+0x1390>
  404394:	mov	x1, x19
  404398:	mov	w0, #0xa                   	// #10
  40439c:	bl	402170 <fputc@plt>
  4043a0:	mov	x2, x24
  4043a4:	mov	x1, x23
  4043a8:	mov	x0, x19
  4043ac:	bl	402690 <fprintf@plt>
  4043b0:	mov	x2, x22
  4043b4:	mov	x1, x21
  4043b8:	mov	x0, x19
  4043bc:	mov	w3, #0x5                   	// #5
  4043c0:	bl	403a60 <ferror@plt+0x1390>
  4043c4:	mov	x2, x22
  4043c8:	mov	x1, x21
  4043cc:	mov	x0, x19
  4043d0:	mov	w3, #0x7                   	// #7
  4043d4:	bl	403a60 <ferror@plt+0x1390>
  4043d8:	mov	x2, x22
  4043dc:	mov	x1, x21
  4043e0:	mov	x0, x19
  4043e4:	mov	w3, #0x9                   	// #9
  4043e8:	bl	403a60 <ferror@plt+0x1390>
  4043ec:	mov	x2, x22
  4043f0:	mov	w3, #0x11                  	// #17
  4043f4:	mov	x1, x21
  4043f8:	mov	x0, x19
  4043fc:	bl	403a60 <ferror@plt+0x1390>
  404400:	mov	x1, x19
  404404:	mov	w0, #0xa                   	// #10
  404408:	bl	402170 <fputc@plt>
  40440c:	mov	x2, x24
  404410:	mov	x1, x23
  404414:	mov	x0, x19
  404418:	bl	402690 <fprintf@plt>
  40441c:	mov	x2, x22
  404420:	mov	x1, x21
  404424:	mov	x0, x19
  404428:	mov	w3, #0x10                  	// #16
  40442c:	bl	403a60 <ferror@plt+0x1390>
  404430:	mov	x2, x22
  404434:	mov	x1, x21
  404438:	mov	x0, x19
  40443c:	mov	w3, #0x12                  	// #18
  404440:	bl	403a60 <ferror@plt+0x1390>
  404444:	mov	x2, x22
  404448:	mov	x1, x21
  40444c:	mov	w3, #0x13                  	// #19
  404450:	mov	x0, x19
  404454:	bl	403a60 <ferror@plt+0x1390>
  404458:	mov	x2, x22
  40445c:	mov	x1, x21
  404460:	mov	w3, #0x14                  	// #20
  404464:	b	40429c <ferror@plt+0x1bcc>
  404468:	stp	x29, x30, [sp, #-48]!
  40446c:	mov	x29, sp
  404470:	stp	x19, x20, [sp, #16]
  404474:	adrp	x20, 425000 <stdout@@GLIBC_2.17+0x3c80>
  404478:	stp	x21, x22, [sp, #32]
  40447c:	mov	x21, x0
  404480:	ldr	w0, [x20, #3608]
  404484:	cmp	w0, #0x0
  404488:	b.le	4044dc <ferror@plt+0x1e0c>
  40448c:	adrp	x22, 425000 <stdout@@GLIBC_2.17+0x3c80>
  404490:	add	x20, x20, #0xe18
  404494:	add	x22, x22, #0xea8
  404498:	mov	x19, #0x0                   	// #0
  40449c:	b	4044ac <ferror@plt+0x1ddc>
  4044a0:	ldr	w2, [x20]
  4044a4:	cmp	w2, w19
  4044a8:	b.le	4044dc <ferror@plt+0x1e0c>
  4044ac:	ldr	x3, [x22]
  4044b0:	mov	x1, x21
  4044b4:	mov	w2, #0x0                   	// #0
  4044b8:	ldr	x0, [x3, x19, lsl #3]
  4044bc:	add	x19, x19, #0x1
  4044c0:	bl	4024e0 <fnmatch@plt>
  4044c4:	cbnz	w0, 4044a0 <ferror@plt+0x1dd0>
  4044c8:	mov	w0, #0x1                   	// #1
  4044cc:	ldp	x19, x20, [sp, #16]
  4044d0:	ldp	x21, x22, [sp, #32]
  4044d4:	ldp	x29, x30, [sp], #48
  4044d8:	ret
  4044dc:	mov	w0, #0x0                   	// #0
  4044e0:	ldp	x19, x20, [sp, #16]
  4044e4:	ldp	x21, x22, [sp, #32]
  4044e8:	ldp	x29, x30, [sp], #48
  4044ec:	ret
  4044f0:	stp	x29, x30, [sp, #-128]!
  4044f4:	adrp	x2, 425000 <stdout@@GLIBC_2.17+0x3c80>
  4044f8:	mov	x29, sp
  4044fc:	str	w1, [sp, #108]
  404500:	ldr	w1, [x2, #3588]
  404504:	stp	x21, x22, [sp, #32]
  404508:	mov	x22, x0
  40450c:	stp	x23, x24, [sp, #48]
  404510:	stp	x27, x28, [sp, #80]
  404514:	cbnz	w1, 4046b4 <ferror@plt+0x1fe4>
  404518:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c80>
  40451c:	str	xzr, [sp, #120]
  404520:	ldr	x27, [x0, #3592]
  404524:	adrp	x2, 425000 <stdout@@GLIBC_2.17+0x3c80>
  404528:	adrp	x1, 40b000 <ferror@plt+0x8930>
  40452c:	add	x2, x2, #0xe20
  404530:	add	x1, x1, #0xb58
  404534:	mov	x0, x22
  404538:	bl	402690 <fprintf@plt>
  40453c:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c80>
  404540:	adrp	x24, 425000 <stdout@@GLIBC_2.17+0x3c80>
  404544:	add	x24, x24, #0xe18
  404548:	ldr	x21, [x0, #3560]
  40454c:	cbz	x21, 4045e8 <ferror@plt+0x1f18>
  404550:	adrp	x23, 40c000 <ferror@plt+0x9930>
  404554:	add	x23, x23, #0x508
  404558:	stp	x25, x26, [sp, #64]
  40455c:	adrp	x26, 40b000 <ferror@plt+0x8930>
  404560:	add	x26, x26, #0xce0
  404564:	stp	x19, x20, [sp, #16]
  404568:	ldr	w0, [x24]
  40456c:	add	x20, x21, #0x18
  404570:	add	x28, x21, #0xd8
  404574:	ldr	x1, [x21, #8]
  404578:	cbz	w0, 40458c <ferror@plt+0x1ebc>
  40457c:	mov	x0, x1
  404580:	bl	404468 <ferror@plt+0x1d98>
  404584:	cbz	w0, 404618 <ferror@plt+0x1f48>
  404588:	ldr	x1, [x21, #8]
  40458c:	ldr	x0, [sp, #120]
  404590:	cbz	x0, 40465c <ferror@plt+0x1f8c>
  404594:	bl	408320 <ferror@plt+0x5c50>
  404598:	mov	x19, #0x0                   	// #0
  40459c:	ldr	x0, [sp, #120]
  4045a0:	bl	408458 <ferror@plt+0x5d88>
  4045a4:	adrp	x1, 40b000 <ferror@plt+0x8930>
  4045a8:	add	x1, x1, #0xcd0
  4045ac:	nop
  4045b0:	ldr	w2, [x20, x19]
  4045b4:	ldr	x0, [sp, #120]
  4045b8:	bl	408728 <ferror@plt+0x6058>
  4045bc:	cmp	x19, #0xb8
  4045c0:	add	x19, x19, #0x8
  4045c4:	b.eq	4045d0 <ferror@plt+0x1f00>  // b.none
  4045c8:	ldr	x1, [x19, x23]
  4045cc:	cbnz	x1, 4045b0 <ferror@plt+0x1ee0>
  4045d0:	ldr	x0, [sp, #120]
  4045d4:	bl	408460 <ferror@plt+0x5d90>
  4045d8:	ldr	x21, [x21]
  4045dc:	cbnz	x21, 404568 <ferror@plt+0x1e98>
  4045e0:	ldp	x19, x20, [sp, #16]
  4045e4:	ldp	x25, x26, [sp, #64]
  4045e8:	ldr	x0, [sp, #120]
  4045ec:	cbz	x0, 404604 <ferror@plt+0x1f34>
  4045f0:	bl	408460 <ferror@plt+0x5d90>
  4045f4:	ldr	x0, [sp, #120]
  4045f8:	bl	408460 <ferror@plt+0x5d90>
  4045fc:	add	x0, sp, #0x78
  404600:	bl	4082a8 <ferror@plt+0x5bd8>
  404604:	ldp	x21, x22, [sp, #32]
  404608:	ldp	x23, x24, [sp, #48]
  40460c:	ldp	x27, x28, [sp, #80]
  404610:	ldp	x29, x30, [sp], #128
  404614:	ret
  404618:	ldr	w0, [sp, #108]
  40461c:	cbz	w0, 4045d8 <ferror@plt+0x1f08>
  404620:	ldr	x1, [x21, #8]
  404624:	cbz	x27, 40458c <ferror@plt+0x1ebc>
  404628:	ldr	w4, [x21, #16]
  40462c:	mov	x2, x27
  404630:	b	404638 <ferror@plt+0x1f68>
  404634:	cbz	x2, 40458c <ferror@plt+0x1ebc>
  404638:	ldr	w0, [x2, #16]
  40463c:	mov	x3, x2
  404640:	ldr	x2, [x2]
  404644:	cmp	w0, w4
  404648:	b.ne	404634 <ferror@plt+0x1f64>  // b.any
  40464c:	mov	x27, x2
  404650:	add	x20, x3, #0x18
  404654:	add	x28, x3, #0xd8
  404658:	b	40458c <ferror@plt+0x1ebc>
  40465c:	ldr	w2, [x21, #16]
  404660:	mov	x3, x1
  404664:	mov	x0, x22
  404668:	mov	x1, x26
  40466c:	mov	x19, #0x0                   	// #0
  404670:	bl	402690 <fprintf@plt>
  404674:	adrp	x1, 40b000 <ferror@plt+0x8930>
  404678:	add	x25, x1, #0xce8
  40467c:	nop
  404680:	ldr	d0, [x28, x19]
  404684:	mov	x1, x25
  404688:	ldr	x2, [x20, x19]
  40468c:	mov	x0, x22
  404690:	fcvtzu	w3, d0
  404694:	add	x19, x19, #0x8
  404698:	bl	402690 <fprintf@plt>
  40469c:	cmp	x19, #0xc0
  4046a0:	b.ne	404680 <ferror@plt+0x1fb0>  // b.any
  4046a4:	mov	x1, x22
  4046a8:	mov	w0, #0xa                   	// #10
  4046ac:	bl	402170 <fputc@plt>
  4046b0:	b	4045d8 <ferror@plt+0x1f08>
  4046b4:	bl	408270 <ferror@plt+0x5ba0>
  4046b8:	str	x0, [sp, #120]
  4046bc:	adrp	x2, 425000 <stdout@@GLIBC_2.17+0x3c80>
  4046c0:	ldr	x27, [x2, #3592]
  4046c4:	cbz	x0, 404524 <ferror@plt+0x1e54>
  4046c8:	bl	408458 <ferror@plt+0x5d88>
  4046cc:	adrp	x1, 425000 <stdout@@GLIBC_2.17+0x3c80>
  4046d0:	ldr	x0, [sp, #120]
  4046d4:	ldr	w1, [x1, #3780]
  4046d8:	cmp	w1, #0x0
  4046dc:	cset	w1, ne  // ne = any
  4046e0:	bl	408318 <ferror@plt+0x5c48>
  4046e4:	ldr	x0, [sp, #120]
  4046e8:	adrp	x1, 425000 <stdout@@GLIBC_2.17+0x3c80>
  4046ec:	add	x1, x1, #0xe20
  4046f0:	bl	408320 <ferror@plt+0x5c50>
  4046f4:	ldr	x0, [sp, #120]
  4046f8:	bl	408458 <ferror@plt+0x5d88>
  4046fc:	b	40453c <ferror@plt+0x1e6c>
  404700:	stp	x29, x30, [sp, #-64]!
  404704:	adrp	x4, 425000 <stdout@@GLIBC_2.17+0x3c80>
  404708:	mov	w3, #0xa                   	// #10
  40470c:	mov	x29, sp
  404710:	ldr	w4, [x4, #3576]
  404714:	stp	x19, x20, [sp, #16]
  404718:	mov	x20, x0
  40471c:	cmp	w4, #0x0
  404720:	stp	x21, x22, [sp, #32]
  404724:	mov	x22, x2
  404728:	mov	w21, #0x14                  	// #20
  40472c:	csel	w21, w21, w3, ne  // ne = any
  404730:	str	x23, [sp, #48]
  404734:	bl	408320 <ferror@plt+0x5c50>
  404738:	adrp	x23, 40c000 <ferror@plt+0x9930>
  40473c:	mov	x0, x20
  404740:	bl	408458 <ferror@plt+0x5d88>
  404744:	adrp	x1, 40b000 <ferror@plt+0x8930>
  404748:	sub	w21, w21, #0x1
  40474c:	add	x1, x1, #0xcd0
  404750:	add	x23, x23, #0x508
  404754:	mov	x19, #0x0                   	// #0
  404758:	b	404764 <ferror@plt+0x2094>
  40475c:	ldr	x1, [x23, x19, lsl #3]
  404760:	cbz	x1, 40477c <ferror@plt+0x20ac>
  404764:	ldr	x2, [x22, x19, lsl #3]
  404768:	mov	x0, x20
  40476c:	bl	408728 <ferror@plt+0x6058>
  404770:	cmp	x21, x19
  404774:	add	x19, x19, #0x1
  404778:	b.ne	40475c <ferror@plt+0x208c>  // b.any
  40477c:	mov	x0, x20
  404780:	ldp	x19, x20, [sp, #16]
  404784:	ldp	x21, x22, [sp, #32]
  404788:	ldr	x23, [sp, #48]
  40478c:	ldp	x29, x30, [sp], #64
  404790:	b	408460 <ferror@plt+0x5d90>
  404794:	nop
  404798:	ldrh	w1, [x0, #6]
  40479c:	cmp	w1, #0x2
  4047a0:	b.eq	4047fc <ferror@plt+0x212c>  // b.none
  4047a4:	cmp	w1, #0xa
  4047a8:	b.ne	4047d8 <ferror@plt+0x2108>  // b.any
  4047ac:	ldr	w2, [x0, #8]
  4047b0:	ldrh	w1, [x0]
  4047b4:	cbnz	w2, 4047dc <ferror@plt+0x210c>
  4047b8:	ldr	w2, [x0, #12]
  4047bc:	cbnz	w2, 4047dc <ferror@plt+0x210c>
  4047c0:	ldr	w2, [x0, #16]
  4047c4:	cbnz	w2, 4047dc <ferror@plt+0x210c>
  4047c8:	ldr	w2, [x0, #20]
  4047cc:	cbnz	w2, 4047dc <ferror@plt+0x210c>
  4047d0:	orr	w1, w1, #0x6
  4047d4:	strh	w1, [x0]
  4047d8:	ret
  4047dc:	ldrb	w3, [x0, #8]
  4047e0:	orr	w2, w1, #0x2
  4047e4:	mov	w4, #0xa                   	// #10
  4047e8:	orr	w1, w1, w4
  4047ec:	cmp	w3, #0xff
  4047f0:	csel	w1, w1, w2, eq  // eq = none
  4047f4:	strh	w1, [x0]
  4047f8:	ret
  4047fc:	ldr	w2, [x0, #8]
  404800:	ldrh	w1, [x0]
  404804:	cbz	w2, 4047d0 <ferror@plt+0x2100>
  404808:	and	w2, w2, #0xf0
  40480c:	mov	w3, #0xa                   	// #10
  404810:	cmp	w2, #0xe0
  404814:	orr	w2, w1, w3
  404818:	orr	w1, w1, #0x2
  40481c:	csel	w1, w2, w1, eq  // eq = none
  404820:	strh	w1, [x0]
  404824:	ret
  404828:	stp	x29, x30, [sp, #-32]!
  40482c:	mov	x29, sp
  404830:	stp	x19, x20, [sp, #16]
  404834:	ldrb	w19, [x0]
  404838:	cbz	w19, 404878 <ferror@plt+0x21a8>
  40483c:	mov	x20, x0
  404840:	b	404860 <ferror@plt+0x2190>
  404844:	bl	402400 <__ctype_b_loc@plt>
  404848:	ubfiz	x19, x19, #1, #8
  40484c:	ldr	x0, [x0]
  404850:	ldrh	w0, [x0, x19]
  404854:	tbnz	w0, #13, 404868 <ferror@plt+0x2198>
  404858:	ldrb	w19, [x20, #1]!
  40485c:	cbz	w19, 404878 <ferror@plt+0x21a8>
  404860:	cmp	w19, #0x2f
  404864:	b.ne	404844 <ferror@plt+0x2174>  // b.any
  404868:	mov	w0, #0xffffffff            	// #-1
  40486c:	ldp	x19, x20, [sp, #16]
  404870:	ldp	x29, x30, [sp], #32
  404874:	ret
  404878:	mov	w0, #0x0                   	// #0
  40487c:	ldp	x19, x20, [sp, #16]
  404880:	ldp	x29, x30, [sp], #32
  404884:	ret
  404888:	stp	x29, x30, [sp, #-288]!
  40488c:	mov	x3, x0
  404890:	mov	x4, x1
  404894:	mov	x29, sp
  404898:	str	x23, [sp, #48]
  40489c:	add	x23, sp, #0xa0
  4048a0:	mov	x0, x23
  4048a4:	stp	x21, x22, [sp, #32]
  4048a8:	mov	x21, x1
  4048ac:	mov	x22, x2
  4048b0:	mov	x1, #0x80                  	// #128
  4048b4:	adrp	x2, 40c000 <ferror@plt+0x9930>
  4048b8:	add	x2, x2, #0x790
  4048bc:	bl	402190 <snprintf@plt>
  4048c0:	sub	w0, w0, #0x1
  4048c4:	cmp	w0, #0x7e
  4048c8:	b.hi	4049cc <ferror@plt+0x22fc>  // b.pmore
  4048cc:	mov	x0, x23
  4048d0:	adrp	x1, 40c000 <ferror@plt+0x9930>
  4048d4:	add	x1, x1, #0x240
  4048d8:	stp	x19, x20, [sp, #16]
  4048dc:	bl	402510 <fopen64@plt>
  4048e0:	mov	x19, x0
  4048e4:	cbz	x0, 404a18 <ferror@plt+0x2348>
  4048e8:	add	x20, sp, #0x50
  4048ec:	mov	x2, x0
  4048f0:	mov	w1, #0x50                  	// #80
  4048f4:	mov	x0, x20
  4048f8:	bl	4026a0 <fgets@plt>
  4048fc:	cbz	x0, 404a54 <ferror@plt+0x2384>
  404900:	mov	x0, x20
  404904:	mov	w1, #0xa                   	// #10
  404908:	bl	4024b0 <strchr@plt>
  40490c:	cbz	x0, 404914 <ferror@plt+0x2244>
  404910:	strb	wzr, [x0]
  404914:	mov	x0, x19
  404918:	bl	4021e0 <fclose@plt>
  40491c:	add	x1, sp, #0x48
  404920:	mov	x0, x20
  404924:	mov	w2, #0x0                   	// #0
  404928:	bl	402410 <strtol@plt>
  40492c:	ldr	x1, [sp, #72]
  404930:	mov	x19, x0
  404934:	ldrb	w0, [x1]
  404938:	cmp	w0, #0x0
  40493c:	ccmp	x20, x1, #0x4, eq  // eq = none
  404940:	b.eq	4049f4 <ferror@plt+0x2324>  // b.none
  404944:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  404948:	add	x0, x19, x0
  40494c:	cmn	x0, #0x3
  404950:	b.hi	404970 <ferror@plt+0x22a0>  // b.pmore
  404954:	str	x19, [x22]
  404958:	mov	w0, #0x0                   	// #0
  40495c:	ldp	x19, x20, [sp, #16]
  404960:	ldp	x21, x22, [sp, #32]
  404964:	ldr	x23, [sp, #48]
  404968:	ldp	x29, x30, [sp], #288
  40496c:	ret
  404970:	bl	402620 <__errno_location@plt>
  404974:	ldr	w0, [x0]
  404978:	cmp	w0, #0x22
  40497c:	b.ne	404954 <ferror@plt+0x2284>  // b.any
  404980:	adrp	x22, 420000 <ferror@plt+0x1d930>
  404984:	ldr	x1, [x22, #3992]
  404988:	ldr	x19, [x1]
  40498c:	bl	402360 <strerror@plt>
  404990:	adrp	x1, 40c000 <ferror@plt+0x9930>
  404994:	mov	x3, x0
  404998:	add	x1, x1, #0x838
  40499c:	mov	x0, x19
  4049a0:	mov	x2, x23
  4049a4:	bl	402690 <fprintf@plt>
  4049a8:	ldr	x22, [x22, #3992]
  4049ac:	mov	x2, x23
  4049b0:	adrp	x1, 40c000 <ferror@plt+0x9930>
  4049b4:	add	x1, x1, #0x848
  4049b8:	ldr	x0, [x22]
  4049bc:	bl	402690 <fprintf@plt>
  4049c0:	mov	w0, #0xffffffff            	// #-1
  4049c4:	ldp	x19, x20, [sp, #16]
  4049c8:	b	404960 <ferror@plt+0x2290>
  4049cc:	adrp	x3, 420000 <ferror@plt+0x1d930>
  4049d0:	adrp	x0, 40c000 <ferror@plt+0x9930>
  4049d4:	mov	x2, #0x26                  	// #38
  4049d8:	add	x0, x0, #0x7a8
  4049dc:	ldr	x3, [x3, #3992]
  4049e0:	mov	x1, #0x1                   	// #1
  4049e4:	ldr	x3, [x3]
  4049e8:	bl	4024d0 <fwrite@plt>
  4049ec:	mov	w0, #0xffffffff            	// #-1
  4049f0:	b	404960 <ferror@plt+0x2290>
  4049f4:	adrp	x22, 420000 <ferror@plt+0x1d930>
  4049f8:	mov	x2, x20
  4049fc:	mov	x3, x23
  404a00:	adrp	x1, 40c000 <ferror@plt+0x9930>
  404a04:	ldr	x0, [x22, #3992]
  404a08:	add	x1, x1, #0x810
  404a0c:	ldr	x0, [x0]
  404a10:	bl	402690 <fprintf@plt>
  404a14:	b	4049a8 <ferror@plt+0x22d8>
  404a18:	adrp	x0, 420000 <ferror@plt+0x1d930>
  404a1c:	ldr	x0, [x0, #3992]
  404a20:	ldr	x19, [x0]
  404a24:	bl	402620 <__errno_location@plt>
  404a28:	ldr	w0, [x0]
  404a2c:	bl	402360 <strerror@plt>
  404a30:	mov	x3, x0
  404a34:	mov	x2, x23
  404a38:	mov	x0, x19
  404a3c:	adrp	x1, 40c000 <ferror@plt+0x9930>
  404a40:	add	x1, x1, #0x7d0
  404a44:	bl	402690 <fprintf@plt>
  404a48:	mov	w0, #0xffffffff            	// #-1
  404a4c:	ldp	x19, x20, [sp, #16]
  404a50:	b	404960 <ferror@plt+0x2290>
  404a54:	adrp	x22, 420000 <ferror@plt+0x1d930>
  404a58:	mov	x2, x21
  404a5c:	mov	x3, x23
  404a60:	adrp	x1, 40c000 <ferror@plt+0x9930>
  404a64:	ldr	x0, [x22, #3992]
  404a68:	add	x1, x1, #0x7e0
  404a6c:	ldr	x0, [x0]
  404a70:	bl	402690 <fprintf@plt>
  404a74:	mov	x0, x19
  404a78:	bl	4021e0 <fclose@plt>
  404a7c:	b	4049a8 <ferror@plt+0x22d8>
  404a80:	and	w0, w0, #0xff
  404a84:	sub	w1, w0, #0x41
  404a88:	and	w1, w1, #0xff
  404a8c:	cmp	w1, #0x5
  404a90:	b.ls	404ac0 <ferror@plt+0x23f0>  // b.plast
  404a94:	sub	w1, w0, #0x61
  404a98:	and	w1, w1, #0xff
  404a9c:	cmp	w1, #0x5
  404aa0:	b.ls	404ab8 <ferror@plt+0x23e8>  // b.plast
  404aa4:	sub	w0, w0, #0x30
  404aa8:	and	w1, w0, #0xff
  404aac:	cmp	w1, #0x9
  404ab0:	csinv	w0, w0, wzr, ls  // ls = plast
  404ab4:	ret
  404ab8:	sub	w0, w0, #0x57
  404abc:	ret
  404ac0:	sub	w0, w0, #0x37
  404ac4:	ret
  404ac8:	cbz	x1, 404b54 <ferror@plt+0x2484>
  404acc:	stp	x29, x30, [sp, #-48]!
  404ad0:	mov	x29, sp
  404ad4:	stp	x19, x20, [sp, #16]
  404ad8:	mov	x20, x0
  404adc:	mov	x19, x1
  404ae0:	ldrb	w0, [x1]
  404ae4:	cbz	w0, 404b4c <ferror@plt+0x247c>
  404ae8:	add	x1, sp, #0x28
  404aec:	mov	x0, x19
  404af0:	bl	402410 <strtol@plt>
  404af4:	mov	x1, x0
  404af8:	ldr	x2, [sp, #40]
  404afc:	cmp	x2, #0x0
  404b00:	ccmp	x2, x19, #0x4, ne  // ne = any
  404b04:	b.eq	404b4c <ferror@plt+0x247c>  // b.none
  404b08:	ldrb	w0, [x2]
  404b0c:	cbnz	w0, 404b4c <ferror@plt+0x247c>
  404b10:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  404b14:	add	x0, x1, x0
  404b18:	cmn	x0, #0x3
  404b1c:	mov	w0, #0xffffffff            	// #-1
  404b20:	b.hi	404b40 <ferror@plt+0x2470>  // b.pmore
  404b24:	mov	x0, #0x80000000            	// #2147483648
  404b28:	add	x0, x1, x0
  404b2c:	mov	x2, #0xffffffff            	// #4294967295
  404b30:	cmp	x0, x2
  404b34:	b.hi	404b4c <ferror@plt+0x247c>  // b.pmore
  404b38:	mov	w0, #0x0                   	// #0
  404b3c:	str	w1, [x20]
  404b40:	ldp	x19, x20, [sp, #16]
  404b44:	ldp	x29, x30, [sp], #48
  404b48:	ret
  404b4c:	mov	w0, #0xffffffff            	// #-1
  404b50:	b	404b40 <ferror@plt+0x2470>
  404b54:	mov	w0, #0xffffffff            	// #-1
  404b58:	ret
  404b5c:	nop
  404b60:	rev	w1, w0
  404b64:	neg	w0, w1
  404b68:	bics	w0, w0, w1
  404b6c:	b.ne	404b90 <ferror@plt+0x24c0>  // b.any
  404b70:	cbz	w1, 404b88 <ferror@plt+0x24b8>
  404b74:	nop
  404b78:	add	w0, w0, #0x1
  404b7c:	lsl	w1, w1, #1
  404b80:	cbnz	w1, 404b78 <ferror@plt+0x24a8>
  404b84:	ret
  404b88:	mov	w0, #0x0                   	// #0
  404b8c:	ret
  404b90:	mov	w0, #0xffffffff            	// #-1
  404b94:	ret
  404b98:	cbz	x1, 404c18 <ferror@plt+0x2548>
  404b9c:	stp	x29, x30, [sp, #-48]!
  404ba0:	mov	x29, sp
  404ba4:	stp	x19, x20, [sp, #16]
  404ba8:	mov	x20, x0
  404bac:	mov	x19, x1
  404bb0:	ldrb	w0, [x1]
  404bb4:	cbz	w0, 404c08 <ferror@plt+0x2538>
  404bb8:	add	x1, sp, #0x28
  404bbc:	mov	x0, x19
  404bc0:	bl	402070 <strtoul@plt>
  404bc4:	mov	x1, x0
  404bc8:	ldr	x2, [sp, #40]
  404bcc:	mov	x0, #0xffffffff            	// #4294967295
  404bd0:	cmp	x1, x0
  404bd4:	cset	w0, hi  // hi = pmore
  404bd8:	cmp	x2, #0x0
  404bdc:	ccmp	x2, x19, #0x4, ne  // ne = any
  404be0:	b.eq	404c08 <ferror@plt+0x2538>  // b.none
  404be4:	ldrb	w2, [x2]
  404be8:	cmp	w2, #0x0
  404bec:	ccmp	w0, #0x0, #0x0, eq  // eq = none
  404bf0:	b.ne	404c08 <ferror@plt+0x2538>  // b.any
  404bf4:	str	w1, [x20]
  404bf8:	mov	w0, #0x0                   	// #0
  404bfc:	ldp	x19, x20, [sp, #16]
  404c00:	ldp	x29, x30, [sp], #48
  404c04:	ret
  404c08:	mov	w0, #0xffffffff            	// #-1
  404c0c:	ldp	x19, x20, [sp, #16]
  404c10:	ldp	x29, x30, [sp], #48
  404c14:	ret
  404c18:	mov	w0, #0xffffffff            	// #-1
  404c1c:	ret
  404c20:	stp	x29, x30, [sp, #-80]!
  404c24:	mov	x29, sp
  404c28:	stp	x19, x20, [sp, #16]
  404c2c:	mov	x20, x1
  404c30:	stp	x21, x22, [sp, #32]
  404c34:	mov	x22, x2
  404c38:	str	x23, [sp, #48]
  404c3c:	mov	x23, x0
  404c40:	mov	x0, x1
  404c44:	mov	w1, #0x2e                  	// #46
  404c48:	str	d8, [sp, #56]
  404c4c:	bl	4024b0 <strchr@plt>
  404c50:	cbz	x0, 404d60 <ferror@plt+0x2690>
  404c54:	add	x1, sp, #0x48
  404c58:	mov	x0, x20
  404c5c:	bl	4020e0 <strtod@plt>
  404c60:	fcmpe	d0, #0.0
  404c64:	fmov	d8, d0
  404c68:	b.mi	404df0 <ferror@plt+0x2720>  // b.first
  404c6c:	ldr	x21, [sp, #72]
  404c70:	cmp	x21, #0x0
  404c74:	ccmp	x21, x20, #0x4, ne  // ne = any
  404c78:	b.eq	404df0 <ferror@plt+0x2720>  // b.none
  404c7c:	mov	x0, #0x7ff0000000000000    	// #9218868437227405312
  404c80:	fmov	d0, x0
  404c84:	fcmp	d8, d0
  404c88:	b.ne	404da0 <ferror@plt+0x26d0>  // b.any
  404c8c:	bl	402620 <__errno_location@plt>
  404c90:	ldr	w0, [x0]
  404c94:	cmp	w0, #0x22
  404c98:	b.eq	404df0 <ferror@plt+0x2720>  // b.none
  404c9c:	mov	w0, #0x1                   	// #1
  404ca0:	str	w0, [x22]
  404ca4:	mov	w1, #0xffffffff            	// #-1
  404ca8:	ldrb	w0, [x21]
  404cac:	cbz	w0, 404de8 <ferror@plt+0x2718>
  404cb0:	str	wzr, [x22]
  404cb4:	adrp	x1, 40d000 <ferror@plt+0xa930>
  404cb8:	mov	x0, x21
  404cbc:	add	x1, x1, #0x200
  404cc0:	bl	402310 <strcasecmp@plt>
  404cc4:	cbz	w0, 404dc8 <ferror@plt+0x26f8>
  404cc8:	adrp	x1, 40c000 <ferror@plt+0x9930>
  404ccc:	mov	x0, x21
  404cd0:	add	x1, x1, #0x860
  404cd4:	bl	402310 <strcasecmp@plt>
  404cd8:	cbz	w0, 404dc8 <ferror@plt+0x26f8>
  404cdc:	adrp	x1, 40c000 <ferror@plt+0x9930>
  404ce0:	mov	x0, x21
  404ce4:	add	x1, x1, #0x868
  404ce8:	bl	402310 <strcasecmp@plt>
  404cec:	cbz	w0, 404dc8 <ferror@plt+0x26f8>
  404cf0:	adrp	x1, 40c000 <ferror@plt+0x9930>
  404cf4:	mov	x0, x21
  404cf8:	add	x1, x1, #0x870
  404cfc:	bl	402310 <strcasecmp@plt>
  404d00:	cbz	w0, 404d30 <ferror@plt+0x2660>
  404d04:	adrp	x1, 40c000 <ferror@plt+0x9930>
  404d08:	mov	x0, x21
  404d0c:	add	x1, x1, #0x878
  404d10:	bl	402310 <strcasecmp@plt>
  404d14:	cbz	w0, 404d30 <ferror@plt+0x2660>
  404d18:	adrp	x1, 40c000 <ferror@plt+0x9930>
  404d1c:	mov	x0, x21
  404d20:	add	x1, x1, #0x880
  404d24:	bl	402310 <strcasecmp@plt>
  404d28:	cbnz	w0, 404df0 <ferror@plt+0x2720>
  404d2c:	nop
  404d30:	fcvtzu	w1, d8
  404d34:	ucvtf	d0, w1
  404d38:	fcmpe	d0, d8
  404d3c:	b.mi	404de8 <ferror@plt+0x2718>  // b.first
  404d40:	mov	w0, #0x0                   	// #0
  404d44:	str	w1, [x23]
  404d48:	ldp	x19, x20, [sp, #16]
  404d4c:	ldp	x21, x22, [sp, #32]
  404d50:	ldr	x23, [sp, #48]
  404d54:	ldr	d8, [sp, #56]
  404d58:	ldp	x29, x30, [sp], #80
  404d5c:	ret
  404d60:	add	x1, sp, #0x48
  404d64:	mov	x0, x20
  404d68:	mov	w2, #0x0                   	// #0
  404d6c:	bl	402070 <strtoul@plt>
  404d70:	ldr	x21, [sp, #72]
  404d74:	mov	x19, x0
  404d78:	cmp	x21, #0x0
  404d7c:	ccmp	x21, x20, #0x4, ne  // ne = any
  404d80:	b.eq	404df0 <ferror@plt+0x2720>  // b.none
  404d84:	cmn	x0, #0x1
  404d88:	b.ne	404d9c <ferror@plt+0x26cc>  // b.any
  404d8c:	bl	402620 <__errno_location@plt>
  404d90:	ldr	w0, [x0]
  404d94:	cmp	w0, #0x22
  404d98:	b.eq	404df0 <ferror@plt+0x2720>  // b.none
  404d9c:	ucvtf	d8, x19
  404da0:	mov	w0, #0x1                   	// #1
  404da4:	str	w0, [x22]
  404da8:	ldrb	w0, [x21]
  404dac:	cbz	w0, 404d30 <ferror@plt+0x2660>
  404db0:	str	wzr, [x22]
  404db4:	adrp	x1, 40d000 <ferror@plt+0xa930>
  404db8:	mov	x0, x21
  404dbc:	add	x1, x1, #0x200
  404dc0:	bl	402310 <strcasecmp@plt>
  404dc4:	cbnz	w0, 404cc8 <ferror@plt+0x25f8>
  404dc8:	mov	x0, #0x400000000000        	// #70368744177664
  404dcc:	movk	x0, #0x408f, lsl #48
  404dd0:	fmov	d0, x0
  404dd4:	fmul	d8, d8, d0
  404dd8:	fcvtzu	w1, d8
  404ddc:	ucvtf	d0, w1
  404de0:	fcmpe	d0, d8
  404de4:	b.pl	404d40 <ferror@plt+0x2670>  // b.nfrst
  404de8:	add	w1, w1, #0x1
  404dec:	b	404d40 <ferror@plt+0x2670>
  404df0:	mov	w0, #0xffffffff            	// #-1
  404df4:	b	404d48 <ferror@plt+0x2678>
  404df8:	cbz	x1, 404e80 <ferror@plt+0x27b0>
  404dfc:	stp	x29, x30, [sp, #-64]!
  404e00:	mov	x29, sp
  404e04:	stp	x19, x20, [sp, #16]
  404e08:	mov	x19, x1
  404e0c:	str	x21, [sp, #32]
  404e10:	mov	x21, x0
  404e14:	ldrb	w0, [x1]
  404e18:	cbz	w0, 404e78 <ferror@plt+0x27a8>
  404e1c:	add	x1, sp, #0x38
  404e20:	mov	x0, x19
  404e24:	bl	4024c0 <strtoull@plt>
  404e28:	mov	x20, x0
  404e2c:	ldr	x1, [sp, #56]
  404e30:	cmp	x1, #0x0
  404e34:	ccmp	x1, x19, #0x4, ne  // ne = any
  404e38:	b.eq	404e78 <ferror@plt+0x27a8>  // b.none
  404e3c:	ldrb	w0, [x1]
  404e40:	cbnz	w0, 404e78 <ferror@plt+0x27a8>
  404e44:	cmn	x20, #0x1
  404e48:	b.eq	404e64 <ferror@plt+0x2794>  // b.none
  404e4c:	mov	w0, #0x0                   	// #0
  404e50:	str	x20, [x21]
  404e54:	ldp	x19, x20, [sp, #16]
  404e58:	ldr	x21, [sp, #32]
  404e5c:	ldp	x29, x30, [sp], #64
  404e60:	ret
  404e64:	bl	402620 <__errno_location@plt>
  404e68:	ldr	w0, [x0]
  404e6c:	cmp	w0, #0x22
  404e70:	b.ne	404e4c <ferror@plt+0x277c>  // b.any
  404e74:	nop
  404e78:	mov	w0, #0xffffffff            	// #-1
  404e7c:	b	404e54 <ferror@plt+0x2784>
  404e80:	mov	w0, #0xffffffff            	// #-1
  404e84:	ret
  404e88:	b	404b98 <ferror@plt+0x24c8>
  404e8c:	nop
  404e90:	cbz	x1, 404f10 <ferror@plt+0x2840>
  404e94:	stp	x29, x30, [sp, #-48]!
  404e98:	mov	x29, sp
  404e9c:	stp	x19, x20, [sp, #16]
  404ea0:	mov	x20, x0
  404ea4:	mov	x19, x1
  404ea8:	ldrb	w0, [x1]
  404eac:	cbz	w0, 404f00 <ferror@plt+0x2830>
  404eb0:	add	x1, sp, #0x28
  404eb4:	mov	x0, x19
  404eb8:	bl	402070 <strtoul@plt>
  404ebc:	mov	x1, x0
  404ec0:	ldr	x2, [sp, #40]
  404ec4:	mov	x0, #0xffff                	// #65535
  404ec8:	cmp	x1, x0
  404ecc:	cset	w0, hi  // hi = pmore
  404ed0:	cmp	x2, #0x0
  404ed4:	ccmp	x2, x19, #0x4, ne  // ne = any
  404ed8:	b.eq	404f00 <ferror@plt+0x2830>  // b.none
  404edc:	ldrb	w2, [x2]
  404ee0:	cmp	w2, #0x0
  404ee4:	ccmp	w0, #0x0, #0x0, eq  // eq = none
  404ee8:	b.ne	404f00 <ferror@plt+0x2830>  // b.any
  404eec:	strh	w1, [x20]
  404ef0:	mov	w0, #0x0                   	// #0
  404ef4:	ldp	x19, x20, [sp, #16]
  404ef8:	ldp	x29, x30, [sp], #48
  404efc:	ret
  404f00:	mov	w0, #0xffffffff            	// #-1
  404f04:	ldp	x19, x20, [sp, #16]
  404f08:	ldp	x29, x30, [sp], #48
  404f0c:	ret
  404f10:	mov	w0, #0xffffffff            	// #-1
  404f14:	ret
  404f18:	cbz	x1, 404f94 <ferror@plt+0x28c4>
  404f1c:	stp	x29, x30, [sp, #-48]!
  404f20:	mov	x29, sp
  404f24:	stp	x19, x20, [sp, #16]
  404f28:	mov	x20, x0
  404f2c:	mov	x19, x1
  404f30:	ldrb	w0, [x1]
  404f34:	cbz	w0, 404f84 <ferror@plt+0x28b4>
  404f38:	add	x1, sp, #0x28
  404f3c:	mov	x0, x19
  404f40:	bl	402070 <strtoul@plt>
  404f44:	cmp	x0, #0xff
  404f48:	ldr	x2, [sp, #40]
  404f4c:	mov	x1, x0
  404f50:	cset	w0, hi  // hi = pmore
  404f54:	cmp	x2, #0x0
  404f58:	ccmp	x2, x19, #0x4, ne  // ne = any
  404f5c:	b.eq	404f84 <ferror@plt+0x28b4>  // b.none
  404f60:	ldrb	w2, [x2]
  404f64:	cmp	w2, #0x0
  404f68:	ccmp	w0, #0x0, #0x0, eq  // eq = none
  404f6c:	b.ne	404f84 <ferror@plt+0x28b4>  // b.any
  404f70:	strb	w1, [x20]
  404f74:	mov	w0, #0x0                   	// #0
  404f78:	ldp	x19, x20, [sp, #16]
  404f7c:	ldp	x29, x30, [sp], #48
  404f80:	ret
  404f84:	mov	w0, #0xffffffff            	// #-1
  404f88:	ldp	x19, x20, [sp, #16]
  404f8c:	ldp	x29, x30, [sp], #48
  404f90:	ret
  404f94:	mov	w0, #0xffffffff            	// #-1
  404f98:	ret
  404f9c:	nop
  404fa0:	stp	x29, x30, [sp, #-64]!
  404fa4:	mov	x29, sp
  404fa8:	stp	x19, x20, [sp, #16]
  404fac:	mov	x19, x1
  404fb0:	stp	x21, x22, [sp, #32]
  404fb4:	mov	x22, x0
  404fb8:	mov	w21, w2
  404fbc:	bl	402620 <__errno_location@plt>
  404fc0:	str	wzr, [x0]
  404fc4:	cbz	x19, 405038 <ferror@plt+0x2968>
  404fc8:	mov	x20, x0
  404fcc:	ldrb	w0, [x19]
  404fd0:	cbz	w0, 405038 <ferror@plt+0x2968>
  404fd4:	mov	w2, w21
  404fd8:	add	x1, sp, #0x38
  404fdc:	mov	x0, x19
  404fe0:	bl	4020c0 <strtoll@plt>
  404fe4:	ldr	x2, [sp, #56]
  404fe8:	mov	x1, x0
  404fec:	cmp	x2, #0x0
  404ff0:	ccmp	x2, x19, #0x4, ne  // ne = any
  404ff4:	b.eq	405038 <ferror@plt+0x2968>  // b.none
  404ff8:	ldrb	w0, [x2]
  404ffc:	cbnz	w0, 405038 <ferror@plt+0x2968>
  405000:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  405004:	add	x0, x1, x0
  405008:	cmn	x0, #0x3
  40500c:	b.hi	405028 <ferror@plt+0x2958>  // b.pmore
  405010:	mov	w0, #0x0                   	// #0
  405014:	str	x1, [x22]
  405018:	ldp	x19, x20, [sp, #16]
  40501c:	ldp	x21, x22, [sp, #32]
  405020:	ldp	x29, x30, [sp], #64
  405024:	ret
  405028:	ldr	w0, [x20]
  40502c:	cmp	w0, #0x22
  405030:	b.ne	405010 <ferror@plt+0x2940>  // b.any
  405034:	nop
  405038:	mov	w0, #0xffffffff            	// #-1
  40503c:	b	405018 <ferror@plt+0x2948>
  405040:	stp	x29, x30, [sp, #-64]!
  405044:	mov	x29, sp
  405048:	stp	x19, x20, [sp, #16]
  40504c:	mov	x19, x1
  405050:	mov	w20, w2
  405054:	str	x21, [sp, #32]
  405058:	mov	x21, x0
  40505c:	bl	402620 <__errno_location@plt>
  405060:	str	wzr, [x0]
  405064:	cbz	x19, 4050dc <ferror@plt+0x2a0c>
  405068:	ldrb	w0, [x19]
  40506c:	cbz	w0, 4050dc <ferror@plt+0x2a0c>
  405070:	mov	w2, w20
  405074:	add	x1, sp, #0x38
  405078:	mov	x0, x19
  40507c:	bl	402410 <strtol@plt>
  405080:	ldr	x2, [sp, #56]
  405084:	mov	x1, x0
  405088:	cmp	x2, #0x0
  40508c:	ccmp	x2, x19, #0x4, ne  // ne = any
  405090:	b.eq	4050dc <ferror@plt+0x2a0c>  // b.none
  405094:	ldrb	w0, [x2]
  405098:	cbnz	w0, 4050dc <ferror@plt+0x2a0c>
  40509c:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  4050a0:	add	x0, x1, x0
  4050a4:	cmn	x0, #0x3
  4050a8:	mov	w0, #0xffffffff            	// #-1
  4050ac:	b.hi	4050cc <ferror@plt+0x29fc>  // b.pmore
  4050b0:	mov	x0, #0x80000000            	// #2147483648
  4050b4:	add	x0, x1, x0
  4050b8:	mov	x2, #0xffffffff            	// #4294967295
  4050bc:	cmp	x0, x2
  4050c0:	b.hi	4050dc <ferror@plt+0x2a0c>  // b.pmore
  4050c4:	mov	w0, #0x0                   	// #0
  4050c8:	str	w1, [x21]
  4050cc:	ldp	x19, x20, [sp, #16]
  4050d0:	ldr	x21, [sp, #32]
  4050d4:	ldp	x29, x30, [sp], #64
  4050d8:	ret
  4050dc:	mov	w0, #0xffffffff            	// #-1
  4050e0:	b	4050cc <ferror@plt+0x29fc>
  4050e4:	nop
  4050e8:	stp	x29, x30, [sp, #-48]!
  4050ec:	mov	x29, sp
  4050f0:	str	x19, [sp, #16]
  4050f4:	mov	x19, x0
  4050f8:	add	x0, sp, #0x28
  4050fc:	bl	404df8 <ferror@plt+0x2728>
  405100:	cbnz	w0, 40511c <ferror@plt+0x2a4c>
  405104:	ldr	x1, [sp, #40]
  405108:	rev	w2, w1
  40510c:	lsr	x1, x1, #32
  405110:	rev	w1, w1
  405114:	orr	x1, x1, x2, lsl #32
  405118:	str	x1, [x19]
  40511c:	ldr	x19, [sp, #16]
  405120:	ldp	x29, x30, [sp], #48
  405124:	ret
  405128:	stp	x29, x30, [sp, #-48]!
  40512c:	mov	x29, sp
  405130:	str	x19, [sp, #16]
  405134:	mov	x19, x0
  405138:	add	x0, sp, #0x2c
  40513c:	bl	404e88 <ferror@plt+0x27b8>
  405140:	cbnz	w0, 405150 <ferror@plt+0x2a80>
  405144:	ldr	w1, [sp, #44]
  405148:	rev	w1, w1
  40514c:	str	w1, [x19]
  405150:	ldr	x19, [sp, #16]
  405154:	ldp	x29, x30, [sp], #48
  405158:	ret
  40515c:	nop
  405160:	stp	x29, x30, [sp, #-48]!
  405164:	mov	x29, sp
  405168:	str	x19, [sp, #16]
  40516c:	mov	x19, x0
  405170:	add	x0, sp, #0x2e
  405174:	bl	404e90 <ferror@plt+0x27c0>
  405178:	cbnz	w0, 405188 <ferror@plt+0x2ab8>
  40517c:	ldrh	w1, [sp, #46]
  405180:	rev16	w1, w1
  405184:	strh	w1, [x19]
  405188:	ldr	x19, [sp, #16]
  40518c:	ldp	x29, x30, [sp], #48
  405190:	ret
  405194:	nop
  405198:	stp	x29, x30, [sp, #-80]!
  40519c:	mov	x29, sp
  4051a0:	stp	x19, x20, [sp, #16]
  4051a4:	mov	x19, x1
  4051a8:	mov	w20, #0x0                   	// #0
  4051ac:	stp	x21, x22, [sp, #32]
  4051b0:	mov	x22, x0
  4051b4:	add	x21, sp, #0x40
  4051b8:	stp	x23, x24, [sp, #48]
  4051bc:	add	x24, sp, #0x48
  4051c0:	mov	x23, #0xffff                	// #65535
  4051c4:	mov	x1, x24
  4051c8:	mov	x0, x19
  4051cc:	mov	w2, #0x10                  	// #16
  4051d0:	bl	402070 <strtoul@plt>
  4051d4:	rev16	w4, w0
  4051d8:	cmp	x0, x23
  4051dc:	b.hi	405210 <ferror@plt+0x2b40>  // b.pmore
  4051e0:	ldr	x2, [sp, #72]
  4051e4:	cmp	x2, x19
  4051e8:	b.eq	405210 <ferror@plt+0x2b40>  // b.none
  4051ec:	ldrb	w3, [x2]
  4051f0:	add	x19, x2, #0x1
  4051f4:	strh	w4, [x21]
  4051f8:	add	x21, x21, #0x2
  4051fc:	cmp	w3, #0x3a
  405200:	ccmp	w20, #0x3, #0x4, eq  // eq = none
  405204:	add	w20, w20, #0x1
  405208:	cbz	w3, 405228 <ferror@plt+0x2b58>
  40520c:	b.ne	4051c4 <ferror@plt+0x2af4>  // b.any
  405210:	mov	w0, #0xffffffff            	// #-1
  405214:	ldp	x19, x20, [sp, #16]
  405218:	ldp	x21, x22, [sp, #32]
  40521c:	ldp	x23, x24, [sp, #48]
  405220:	ldp	x29, x30, [sp], #80
  405224:	ret
  405228:	ldr	x1, [sp, #64]
  40522c:	mov	w0, #0x1                   	// #1
  405230:	str	x1, [x22]
  405234:	b	405214 <ferror@plt+0x2b44>
  405238:	sub	w0, w0, #0x2
  40523c:	cmp	w0, #0x1a
  405240:	b.hi	405254 <ferror@plt+0x2b84>  // b.pmore
  405244:	adrp	x1, 40c000 <ferror@plt+0x9930>
  405248:	add	x1, x1, #0xcf0
  40524c:	ldr	w0, [x1, w0, uxtw #2]
  405250:	ret
  405254:	mov	w0, #0x0                   	// #0
  405258:	ret
  40525c:	nop
  405260:	stp	x29, x30, [sp, #-80]!
  405264:	mov	x29, sp
  405268:	stp	x19, x20, [sp, #16]
  40526c:	mov	w20, w2
  405270:	mov	x2, #0x108                 	// #264
  405274:	mov	x19, x0
  405278:	stp	x21, x22, [sp, #32]
  40527c:	mov	x21, x1
  405280:	mov	w1, #0x0                   	// #0
  405284:	bl	4022a0 <memset@plt>
  405288:	adrp	x1, 40c000 <ferror@plt+0x9930>
  40528c:	mov	x0, x21
  405290:	add	x1, x1, #0x888
  405294:	bl	4023f0 <strcmp@plt>
  405298:	cbnz	w0, 4052f8 <ferror@plt+0x2c28>
  40529c:	and	w0, w20, #0xffffffef
  4052a0:	cmp	w0, #0xc
  4052a4:	b.eq	40538c <ferror@plt+0x2cbc>  // b.none
  4052a8:	strh	w20, [x19, #6]
  4052ac:	and	w0, w20, #0xffff
  4052b0:	bl	405238 <ferror@plt+0x2b68>
  4052b4:	add	w1, w0, #0x7
  4052b8:	cmp	w0, #0x0
  4052bc:	ldrh	w2, [x19]
  4052c0:	csel	w0, w1, w0, lt  // lt = tstop
  4052c4:	orr	w1, w2, #0x1
  4052c8:	mov	w2, #0xfffffffe            	// #-2
  4052cc:	asr	w0, w0, #3
  4052d0:	strh	w1, [x19]
  4052d4:	strh	w0, [x19, #2]
  4052d8:	strh	w2, [x19, #4]
  4052dc:	mov	x0, x19
  4052e0:	bl	404798 <ferror@plt+0x20c8>
  4052e4:	mov	w0, #0x0                   	// #0
  4052e8:	ldp	x19, x20, [sp, #16]
  4052ec:	ldp	x21, x22, [sp, #32]
  4052f0:	ldp	x29, x30, [sp], #80
  4052f4:	ret
  4052f8:	adrp	x1, 40c000 <ferror@plt+0x9930>
  4052fc:	mov	x0, x21
  405300:	add	x1, x1, #0x890
  405304:	bl	4023f0 <strcmp@plt>
  405308:	cbnz	w0, 405328 <ferror@plt+0x2c58>
  40530c:	and	w0, w20, #0xffffffef
  405310:	cmp	w0, #0xc
  405314:	b.eq	40538c <ferror@plt+0x2cbc>  // b.none
  405318:	mov	w0, #0xfffffffe            	// #-2
  40531c:	strh	w0, [x19, #4]
  405320:	strh	w20, [x19, #6]
  405324:	b	4052dc <ferror@plt+0x2c0c>
  405328:	adrp	x1, 40c000 <ferror@plt+0x9930>
  40532c:	mov	x0, x21
  405330:	add	x1, x1, #0x898
  405334:	bl	4023f0 <strcmp@plt>
  405338:	cbz	w0, 40530c <ferror@plt+0x2c3c>
  40533c:	cmp	w20, #0x11
  405340:	b.eq	405414 <ferror@plt+0x2d44>  // b.none
  405344:	mov	x0, x21
  405348:	mov	w1, #0x3a                  	// #58
  40534c:	bl	4024b0 <strchr@plt>
  405350:	cbz	x0, 405394 <ferror@plt+0x2cc4>
  405354:	mov	w0, #0xa                   	// #10
  405358:	strh	w0, [x19, #6]
  40535c:	cmp	w20, #0x0
  405360:	ccmp	w20, #0xa, #0x4, ne  // ne = any
  405364:	b.ne	40538c <ferror@plt+0x2cbc>  // b.any
  405368:	mov	x1, x21
  40536c:	add	x2, x19, #0x8
  405370:	mov	w0, #0xa                   	// #10
  405374:	bl	402460 <inet_pton@plt>
  405378:	cmp	w0, #0x0
  40537c:	b.le	40538c <ferror@plt+0x2cbc>
  405380:	mov	w0, #0xffff0010            	// #-65520
  405384:	stur	w0, [x19, #2]
  405388:	b	4052dc <ferror@plt+0x2c0c>
  40538c:	mov	w0, #0xffffffff            	// #-1
  405390:	b	4052e8 <ferror@plt+0x2c18>
  405394:	cmp	w20, #0x1c
  405398:	b.eq	405450 <ferror@plt+0x2d80>  // b.none
  40539c:	mov	w0, #0x2                   	// #2
  4053a0:	strh	w0, [x19, #6]
  4053a4:	tst	w20, #0xfffffffd
  4053a8:	b.ne	40538c <ferror@plt+0x2cbc>  // b.any
  4053ac:	add	x22, x19, #0x8
  4053b0:	str	x23, [sp, #48]
  4053b4:	add	x23, sp, #0x48
  4053b8:	mov	x20, #0x0                   	// #0
  4053bc:	mov	x1, x23
  4053c0:	mov	x0, x21
  4053c4:	mov	w2, #0x0                   	// #0
  4053c8:	bl	402070 <strtoul@plt>
  4053cc:	cmp	x0, #0xff
  4053d0:	b.hi	405408 <ferror@plt+0x2d38>  // b.pmore
  4053d4:	ldr	x2, [sp, #72]
  4053d8:	cmp	x2, x21
  4053dc:	b.eq	405408 <ferror@plt+0x2d38>  // b.none
  4053e0:	strb	w0, [x22, x20]
  4053e4:	add	x21, x2, #0x1
  4053e8:	ldrb	w2, [x2]
  4053ec:	cmp	w2, #0x2e
  4053f0:	cset	w0, ne  // ne = any
  4053f4:	cmp	w20, #0x3
  4053f8:	cbz	w2, 405440 <ferror@plt+0x2d70>
  4053fc:	csinc	w0, w0, wzr, ne  // ne = any
  405400:	add	x20, x20, #0x1
  405404:	cbz	w0, 4053bc <ferror@plt+0x2cec>
  405408:	mov	w0, #0xffffffff            	// #-1
  40540c:	ldr	x23, [sp, #48]
  405410:	b	4052e8 <ferror@plt+0x2c18>
  405414:	mov	x2, x21
  405418:	add	x0, x19, #0x8
  40541c:	mov	w1, #0x100                 	// #256
  405420:	bl	407e78 <ferror@plt+0x57a8>
  405424:	tbnz	w0, #31, 40538c <ferror@plt+0x2cbc>
  405428:	and	w0, w0, #0xffff
  40542c:	strh	w0, [x19, #2]
  405430:	strh	w20, [x19, #6]
  405434:	ubfiz	w0, w0, #3, #13
  405438:	strh	w0, [x19, #4]
  40543c:	b	4052dc <ferror@plt+0x2c0c>
  405440:	mov	w0, #0xffff0004            	// #-65532
  405444:	stur	w0, [x19, #2]
  405448:	ldr	x23, [sp, #48]
  40544c:	b	4052dc <ferror@plt+0x2c0c>
  405450:	strh	w20, [x19, #6]
  405454:	mov	x1, x21
  405458:	mov	w0, w20
  40545c:	add	x2, x19, #0x8
  405460:	mov	x3, #0x100                 	// #256
  405464:	bl	409690 <ferror@plt+0x6fc0>
  405468:	cmp	w0, #0x0
  40546c:	b.le	40538c <ferror@plt+0x2cbc>
  405470:	mov	w1, #0x4                   	// #4
  405474:	add	x2, x19, #0x4
  405478:	movk	w1, #0x14, lsl #16
  40547c:	mov	x0, #0x1                   	// #1
  405480:	stur	w1, [x19, #2]
  405484:	b	405494 <ferror@plt+0x2dc4>
  405488:	add	x0, x0, #0x1
  40548c:	cmp	x0, #0x41
  405490:	b.eq	4052dc <ferror@plt+0x2c0c>  // b.none
  405494:	ldr	w1, [x2, x0, lsl #2]
  405498:	rev	w1, w1
  40549c:	tbz	w1, #8, 405488 <ferror@plt+0x2db8>
  4054a0:	ubfiz	w0, w0, #2, #14
  4054a4:	strh	w0, [x19, #2]
  4054a8:	b	4052dc <ferror@plt+0x2c0c>
  4054ac:	nop
  4054b0:	stp	x29, x30, [sp, #-320]!
  4054b4:	mov	w2, #0x0                   	// #0
  4054b8:	mov	x29, sp
  4054bc:	stp	x19, x20, [sp, #16]
  4054c0:	mov	x20, x1
  4054c4:	str	x21, [sp, #32]
  4054c8:	mov	x21, x0
  4054cc:	bl	404b98 <ferror@plt+0x24c8>
  4054d0:	mov	w19, w0
  4054d4:	cbnz	w0, 4054ec <ferror@plt+0x2e1c>
  4054d8:	mov	w0, w19
  4054dc:	ldp	x19, x20, [sp, #16]
  4054e0:	ldr	x21, [sp, #32]
  4054e4:	ldp	x29, x30, [sp], #320
  4054e8:	ret
  4054ec:	mov	x1, x20
  4054f0:	add	x0, sp, #0x38
  4054f4:	mov	w2, #0x2                   	// #2
  4054f8:	bl	405260 <ferror@plt+0x2b90>
  4054fc:	mov	w19, w0
  405500:	cbnz	w0, 405534 <ferror@plt+0x2e64>
  405504:	ldrh	w0, [sp, #62]
  405508:	cmp	w0, #0x2
  40550c:	b.ne	405534 <ferror@plt+0x2e64>  // b.any
  405510:	ldr	w0, [sp, #64]
  405514:	bl	404b60 <ferror@plt+0x2490>
  405518:	tbnz	w0, #31, 405534 <ferror@plt+0x2e64>
  40551c:	str	w0, [x21]
  405520:	mov	w0, w19
  405524:	ldp	x19, x20, [sp, #16]
  405528:	ldr	x21, [sp, #32]
  40552c:	ldp	x29, x30, [sp], #320
  405530:	ret
  405534:	mov	w19, #0xffffffff            	// #-1
  405538:	b	4054d8 <ferror@plt+0x2e08>
  40553c:	nop
  405540:	stp	x29, x30, [sp, #-64]!
  405544:	mov	x29, sp
  405548:	stp	x19, x20, [sp, #16]
  40554c:	mov	x19, x0
  405550:	mov	x0, x1
  405554:	stp	x21, x22, [sp, #32]
  405558:	mov	x21, x1
  40555c:	mov	w22, w2
  405560:	mov	w1, #0x2f                  	// #47
  405564:	bl	4024b0 <strchr@plt>
  405568:	cbz	x0, 405600 <ferror@plt+0x2f30>
  40556c:	mov	x20, x0
  405570:	strb	wzr, [x0]
  405574:	mov	x1, x21
  405578:	mov	w2, w22
  40557c:	mov	x0, x19
  405580:	bl	405260 <ferror@plt+0x2b90>
  405584:	mov	w1, #0x2f                  	// #47
  405588:	strb	w1, [x20]
  40558c:	cbz	w0, 4055a0 <ferror@plt+0x2ed0>
  405590:	ldp	x19, x20, [sp, #16]
  405594:	ldp	x21, x22, [sp, #32]
  405598:	ldp	x29, x30, [sp], #64
  40559c:	ret
  4055a0:	ldrh	w0, [x19, #6]
  4055a4:	bl	405238 <ferror@plt+0x2b68>
  4055a8:	mov	w21, w0
  4055ac:	ldrsh	w1, [x19, #4]
  4055b0:	cmn	w1, #0x2
  4055b4:	b.eq	405640 <ferror@plt+0x2f70>  // b.none
  4055b8:	add	x1, x20, #0x1
  4055bc:	add	x0, sp, #0x3c
  4055c0:	bl	4054b0 <ferror@plt+0x2de0>
  4055c4:	cbnz	w0, 405640 <ferror@plt+0x2f70>
  4055c8:	ldr	w1, [sp, #60]
  4055cc:	cmp	w1, w21
  4055d0:	b.hi	405640 <ferror@plt+0x2f70>  // b.pmore
  4055d4:	sxth	w1, w1
  4055d8:	mov	w2, #0x1                   	// #1
  4055dc:	ldrh	w3, [x19]
  4055e0:	mov	w0, #0x0                   	// #0
  4055e4:	strh	w1, [x19, #4]
  4055e8:	orr	w1, w2, w3
  4055ec:	strh	w1, [x19]
  4055f0:	ldp	x19, x20, [sp, #16]
  4055f4:	ldp	x21, x22, [sp, #32]
  4055f8:	ldp	x29, x30, [sp], #64
  4055fc:	ret
  405600:	mov	w2, w22
  405604:	mov	x1, x21
  405608:	mov	x0, x19
  40560c:	bl	405260 <ferror@plt+0x2b90>
  405610:	cbnz	w0, 405590 <ferror@plt+0x2ec0>
  405614:	ldrh	w0, [x19, #6]
  405618:	bl	405238 <ferror@plt+0x2b68>
  40561c:	ldrsh	w1, [x19, #4]
  405620:	cmn	w1, #0x2
  405624:	b.eq	405634 <ferror@plt+0x2f64>  // b.none
  405628:	sxth	w1, w0
  40562c:	mov	w2, #0x0                   	// #0
  405630:	b	4055dc <ferror@plt+0x2f0c>
  405634:	mov	w1, #0x0                   	// #0
  405638:	mov	w2, #0x0                   	// #0
  40563c:	b	4055dc <ferror@plt+0x2f0c>
  405640:	mov	w0, #0xffffffff            	// #-1
  405644:	b	405590 <ferror@plt+0x2ec0>
  405648:	ldrh	w3, [x1]
  40564c:	sub	w3, w3, #0x4
  405650:	cmp	w3, #0xa
  405654:	b.eq	4056f8 <ferror@plt+0x3028>  // b.none
  405658:	b.hi	4056b4 <ferror@plt+0x2fe4>  // b.pmore
  40565c:	cmp	w3, #0x2
  405660:	b.eq	4056e0 <ferror@plt+0x3010>  // b.none
  405664:	cmp	w3, #0x4
  405668:	b.ne	4056d8 <ferror@plt+0x3008>  // b.any
  40566c:	mov	w4, #0x2                   	// #2
  405670:	strh	w3, [x0, #2]
  405674:	strh	w4, [x0, #6]
  405678:	ldr	w1, [x1, #4]
  40567c:	str	w1, [x0, #8]
  405680:	cbz	w2, 405690 <ferror@plt+0x2fc0>
  405684:	ldrh	w1, [x0, #6]
  405688:	cmp	w1, w2
  40568c:	b.ne	405718 <ferror@plt+0x3048>  // b.any
  405690:	stp	x29, x30, [sp, #-16]!
  405694:	mov	w1, #0xffffffff            	// #-1
  405698:	mov	x29, sp
  40569c:	strh	wzr, [x0]
  4056a0:	strh	w1, [x0, #4]
  4056a4:	bl	404798 <ferror@plt+0x20c8>
  4056a8:	mov	w0, #0x0                   	// #0
  4056ac:	ldp	x29, x30, [sp], #16
  4056b0:	ret
  4056b4:	cmp	w3, #0x10
  4056b8:	b.ne	4056d8 <ferror@plt+0x3008>  // b.any
  4056bc:	add	x1, x1, #0x4
  4056c0:	mov	w4, #0xa                   	// #10
  4056c4:	strh	w3, [x0, #2]
  4056c8:	strh	w4, [x0, #6]
  4056cc:	ldp	x4, x5, [x1]
  4056d0:	stp	x4, x5, [x0, #8]
  4056d4:	b	405680 <ferror@plt+0x2fb0>
  4056d8:	mov	w0, #0xffffffff            	// #-1
  4056dc:	ret
  4056e0:	mov	w4, #0xc                   	// #12
  4056e4:	strh	w3, [x0, #2]
  4056e8:	strh	w4, [x0, #6]
  4056ec:	ldrh	w1, [x1, #4]
  4056f0:	strh	w1, [x0, #8]
  4056f4:	b	405680 <ferror@plt+0x2fb0>
  4056f8:	mov	w4, #0x4                   	// #4
  4056fc:	strh	w3, [x0, #2]
  405700:	strh	w4, [x0, #6]
  405704:	ldur	x3, [x1, #4]
  405708:	str	x3, [x0, #8]
  40570c:	ldrh	w1, [x1, #12]
  405710:	strh	w1, [x0, #16]
  405714:	b	405680 <ferror@plt+0x2fb0>
  405718:	mov	w0, #0xfffffffe            	// #-2
  40571c:	ret
  405720:	stp	x29, x30, [sp, #-304]!
  405724:	mov	w2, #0x2                   	// #2
  405728:	mov	x29, sp
  40572c:	str	x19, [sp, #16]
  405730:	mov	x19, x0
  405734:	mov	x1, x19
  405738:	add	x0, sp, #0x28
  40573c:	bl	405260 <ferror@plt+0x2b90>
  405740:	cbnz	w0, 405754 <ferror@plt+0x3084>
  405744:	ldr	w0, [sp, #48]
  405748:	ldr	x19, [sp, #16]
  40574c:	ldp	x29, x30, [sp], #304
  405750:	ret
  405754:	adrp	x0, 420000 <ferror@plt+0x1d930>
  405758:	mov	x2, x19
  40575c:	adrp	x1, 40c000 <ferror@plt+0x9930>
  405760:	add	x1, x1, #0x8a0
  405764:	ldr	x0, [x0, #3992]
  405768:	ldr	x0, [x0]
  40576c:	bl	402690 <fprintf@plt>
  405770:	mov	w0, #0x1                   	// #1
  405774:	bl	402090 <exit@plt>
  405778:	stp	x29, x30, [sp, #-16]!
  40577c:	adrp	x3, 420000 <ferror@plt+0x1d930>
  405780:	mov	x2, #0x30                  	// #48
  405784:	mov	x29, sp
  405788:	ldr	x3, [x3, #3992]
  40578c:	mov	x1, #0x1                   	// #1
  405790:	adrp	x0, 40c000 <ferror@plt+0x9930>
  405794:	add	x0, x0, #0x8d8
  405798:	ldr	x3, [x3]
  40579c:	bl	4024d0 <fwrite@plt>
  4057a0:	mov	w0, #0xffffffff            	// #-1
  4057a4:	bl	402090 <exit@plt>
  4057a8:	stp	x29, x30, [sp, #-16]!
  4057ac:	adrp	x3, 420000 <ferror@plt+0x1d930>
  4057b0:	mov	x2, x0
  4057b4:	mov	x29, sp
  4057b8:	ldr	x3, [x3, #3992]
  4057bc:	adrp	x1, 40c000 <ferror@plt+0x9930>
  4057c0:	add	x1, x1, #0x910
  4057c4:	ldr	x0, [x3]
  4057c8:	bl	402690 <fprintf@plt>
  4057cc:	mov	w0, #0xffffffff            	// #-1
  4057d0:	bl	402090 <exit@plt>
  4057d4:	nop
  4057d8:	stp	x29, x30, [sp, #-16]!
  4057dc:	adrp	x4, 420000 <ferror@plt+0x1d930>
  4057e0:	mov	x3, x0
  4057e4:	mov	x29, sp
  4057e8:	ldr	x4, [x4, #3992]
  4057ec:	mov	x2, x1
  4057f0:	adrp	x1, 40c000 <ferror@plt+0x9930>
  4057f4:	add	x1, x1, #0x938
  4057f8:	ldr	x0, [x4]
  4057fc:	bl	402690 <fprintf@plt>
  405800:	mov	w0, #0xffffffff            	// #-1
  405804:	bl	402090 <exit@plt>
  405808:	stp	x29, x30, [sp, #-16]!
  40580c:	adrp	x4, 420000 <ferror@plt+0x1d930>
  405810:	mov	x2, x0
  405814:	mov	x29, sp
  405818:	ldr	x4, [x4, #3992]
  40581c:	mov	x3, x1
  405820:	adrp	x1, 40c000 <ferror@plt+0x9930>
  405824:	add	x1, x1, #0x960
  405828:	ldr	x0, [x4]
  40582c:	bl	402690 <fprintf@plt>
  405830:	mov	w0, #0xffffffff            	// #-1
  405834:	bl	402090 <exit@plt>
  405838:	stp	x29, x30, [sp, #-16]!
  40583c:	adrp	x4, 420000 <ferror@plt+0x1d930>
  405840:	mov	x2, x0
  405844:	mov	x29, sp
  405848:	ldr	x4, [x4, #3992]
  40584c:	mov	x3, x1
  405850:	adrp	x1, 40c000 <ferror@plt+0x9930>
  405854:	add	x1, x1, #0x998
  405858:	ldr	x0, [x4]
  40585c:	bl	402690 <fprintf@plt>
  405860:	mov	w0, #0xffffffff            	// #-1
  405864:	bl	402090 <exit@plt>
  405868:	stp	x29, x30, [sp, #-16]!
  40586c:	adrp	x3, 420000 <ferror@plt+0x1d930>
  405870:	mov	x2, x0
  405874:	mov	x29, sp
  405878:	ldr	x3, [x3, #3992]
  40587c:	adrp	x1, 40c000 <ferror@plt+0x9930>
  405880:	add	x1, x1, #0x9d0
  405884:	ldr	x0, [x3]
  405888:	bl	402690 <fprintf@plt>
  40588c:	mov	w0, #0xffffffff            	// #-1
  405890:	ldp	x29, x30, [sp], #16
  405894:	ret
  405898:	stp	x29, x30, [sp, #-32]!
  40589c:	mov	x29, sp
  4058a0:	str	x19, [sp, #16]
  4058a4:	mov	x19, x0
  4058a8:	bl	402080 <strlen@plt>
  4058ac:	cmp	x0, #0xf
  4058b0:	b.hi	4058cc <ferror@plt+0x31fc>  // b.pmore
  4058b4:	ldrb	w0, [x19]
  4058b8:	cbz	w0, 4058cc <ferror@plt+0x31fc>
  4058bc:	mov	x0, x19
  4058c0:	ldr	x19, [sp, #16]
  4058c4:	ldp	x29, x30, [sp], #32
  4058c8:	b	404828 <ferror@plt+0x2158>
  4058cc:	mov	w0, #0xffffffff            	// #-1
  4058d0:	ldr	x19, [sp, #16]
  4058d4:	ldp	x29, x30, [sp], #32
  4058d8:	ret
  4058dc:	nop
  4058e0:	ldrb	w1, [x0]
  4058e4:	cbz	w1, 4058ec <ferror@plt+0x321c>
  4058e8:	b	404828 <ferror@plt+0x2158>
  4058ec:	mov	w0, #0xffffffff            	// #-1
  4058f0:	ret
  4058f4:	nop
  4058f8:	stp	x29, x30, [sp, #-48]!
  4058fc:	mov	x29, sp
  405900:	stp	x19, x20, [sp, #16]
  405904:	mov	x20, x1
  405908:	str	x21, [sp, #32]
  40590c:	mov	x21, x0
  405910:	mov	x0, x1
  405914:	bl	405898 <ferror@plt+0x31c8>
  405918:	mov	w19, w0
  40591c:	cbz	w0, 405934 <ferror@plt+0x3264>
  405920:	mov	w0, w19
  405924:	ldp	x19, x20, [sp, #16]
  405928:	ldr	x21, [sp, #32]
  40592c:	ldp	x29, x30, [sp], #48
  405930:	ret
  405934:	mov	x1, x20
  405938:	mov	x0, x21
  40593c:	mov	x2, #0x10                  	// #16
  405940:	bl	4025d0 <strncpy@plt>
  405944:	mov	w0, w19
  405948:	ldp	x19, x20, [sp, #16]
  40594c:	ldr	x21, [sp, #32]
  405950:	ldp	x29, x30, [sp], #48
  405954:	ret
  405958:	stp	x29, x30, [sp, #-32]!
  40595c:	mov	x29, sp
  405960:	str	x19, [sp, #16]
  405964:	cbz	x1, 405988 <ferror@plt+0x32b8>
  405968:	add	x19, x1, #0x4
  40596c:	mov	x0, x19
  405970:	bl	405898 <ferror@plt+0x31c8>
  405974:	cmp	w0, #0x0
  405978:	csel	x0, x19, xzr, eq  // eq = none
  40597c:	ldr	x19, [sp, #16]
  405980:	ldp	x29, x30, [sp], #32
  405984:	ret
  405988:	mov	w19, w0
  40598c:	adrp	x0, 420000 <ferror@plt+0x1d930>
  405990:	mov	w2, w19
  405994:	adrp	x1, 40c000 <ferror@plt+0x9930>
  405998:	ldr	x0, [x0, #3992]
  40599c:	add	x1, x1, #0x9f0
  4059a0:	ldr	x0, [x0]
  4059a4:	bl	402690 <fprintf@plt>
  4059a8:	mov	w0, w19
  4059ac:	bl	4079d8 <ferror@plt+0x5308>
  4059b0:	mov	x19, x0
  4059b4:	mov	x0, x19
  4059b8:	bl	405898 <ferror@plt+0x31c8>
  4059bc:	cmp	w0, #0x0
  4059c0:	csel	x0, x19, xzr, eq  // eq = none
  4059c4:	ldr	x19, [sp, #16]
  4059c8:	ldp	x29, x30, [sp], #32
  4059cc:	ret
  4059d0:	ldrb	w3, [x0]
  4059d4:	cbz	w3, 405a10 <ferror@plt+0x3340>
  4059d8:	ldrb	w2, [x1]
  4059dc:	sub	x4, x0, #0x1
  4059e0:	mov	x0, #0x1                   	// #1
  4059e4:	cbnz	w2, 4059fc <ferror@plt+0x332c>
  4059e8:	b	405a04 <ferror@plt+0x3334>
  4059ec:	ldrb	w2, [x1, x0]
  4059f0:	add	x0, x0, #0x1
  4059f4:	ldrb	w3, [x4, x0]
  4059f8:	cbz	w2, 405a04 <ferror@plt+0x3334>
  4059fc:	cmp	w3, w2
  405a00:	b.eq	4059ec <ferror@plt+0x331c>  // b.none
  405a04:	cmp	w3, #0x0
  405a08:	cset	w0, ne  // ne = any
  405a0c:	ret
  405a10:	mov	w0, #0x1                   	// #1
  405a14:	ret
  405a18:	stp	x29, x30, [sp, #-48]!
  405a1c:	cmp	wzr, w2, asr #5
  405a20:	mov	x29, sp
  405a24:	stp	x19, x20, [sp, #16]
  405a28:	add	x20, x1, #0x8
  405a2c:	and	w19, w2, #0x1f
  405a30:	stp	x21, x22, [sp, #32]
  405a34:	add	x21, x0, #0x8
  405a38:	asr	w22, w2, #5
  405a3c:	b.eq	405a58 <ferror@plt+0x3388>  // b.none
  405a40:	lsl	w2, w22, #2
  405a44:	mov	x1, x20
  405a48:	mov	x0, x21
  405a4c:	sxtw	x2, w2
  405a50:	bl	4023d0 <memcmp@plt>
  405a54:	cbnz	w0, 405a98 <ferror@plt+0x33c8>
  405a58:	cbz	w19, 405a84 <ferror@plt+0x33b4>
  405a5c:	sxtw	x22, w22
  405a60:	neg	w2, w19
  405a64:	mov	w19, #0xffffffff            	// #-1
  405a68:	lsl	w2, w19, w2
  405a6c:	rev	w2, w2
  405a70:	ldr	w0, [x21, x22, lsl #2]
  405a74:	ldr	w1, [x20, x22, lsl #2]
  405a78:	eor	w0, w0, w1
  405a7c:	tst	w0, w2
  405a80:	cset	w19, ne  // ne = any
  405a84:	mov	w0, w19
  405a88:	ldp	x19, x20, [sp, #16]
  405a8c:	ldp	x21, x22, [sp, #32]
  405a90:	ldp	x29, x30, [sp], #48
  405a94:	ret
  405a98:	mov	w19, #0xffffffff            	// #-1
  405a9c:	mov	w0, w19
  405aa0:	ldp	x19, x20, [sp, #16]
  405aa4:	ldp	x21, x22, [sp, #32]
  405aa8:	ldp	x29, x30, [sp], #48
  405aac:	ret
  405ab0:	cbz	x1, 405b08 <ferror@plt+0x3438>
  405ab4:	stp	x29, x30, [sp, #-304]!
  405ab8:	mov	x29, sp
  405abc:	ldrh	w2, [x0, #6]
  405ac0:	stp	x19, x20, [sp, #16]
  405ac4:	mov	x19, x0
  405ac8:	mov	w0, #0x0                   	// #0
  405acc:	cbz	w2, 405afc <ferror@plt+0x342c>
  405ad0:	ldrsh	w3, [x19, #4]
  405ad4:	cmp	w3, #0x0
  405ad8:	b.le	405afc <ferror@plt+0x342c>
  405adc:	add	x20, sp, #0x28
  405ae0:	mov	x0, x20
  405ae4:	bl	405648 <ferror@plt+0x2f78>
  405ae8:	cbnz	w0, 405b10 <ferror@plt+0x3440>
  405aec:	ldrsh	w2, [x19, #4]
  405af0:	mov	x0, x20
  405af4:	mov	x1, x19
  405af8:	bl	405a18 <ferror@plt+0x3348>
  405afc:	ldp	x19, x20, [sp, #16]
  405b00:	ldp	x29, x30, [sp], #304
  405b04:	ret
  405b08:	mov	w0, #0x0                   	// #0
  405b0c:	ret
  405b10:	mov	w0, #0xffffffff            	// #-1
  405b14:	b	405afc <ferror@plt+0x342c>
  405b18:	sub	sp, sp, #0x430
  405b1c:	stp	x29, x30, [sp]
  405b20:	mov	x29, sp
  405b24:	stp	x19, x20, [sp, #16]
  405b28:	adrp	x19, 40c000 <ferror@plt+0x9930>
  405b2c:	add	x19, x19, #0xa20
  405b30:	mov	x0, x19
  405b34:	bl	402630 <getenv@plt>
  405b38:	cbz	x0, 405ba8 <ferror@plt+0x34d8>
  405b3c:	mov	x0, x19
  405b40:	bl	402630 <getenv@plt>
  405b44:	mov	w2, #0xa                   	// #10
  405b48:	mov	x1, #0x0                   	// #0
  405b4c:	bl	402410 <strtol@plt>
  405b50:	mov	w19, w0
  405b54:	cbz	w0, 405b90 <ferror@plt+0x34c0>
  405b58:	mov	w0, w19
  405b5c:	ldp	x29, x30, [sp]
  405b60:	ldp	x19, x20, [sp, #16]
  405b64:	add	sp, sp, #0x430
  405b68:	ret
  405b6c:	ldr	w1, [sp, #40]
  405b70:	mov	w0, #0x4240                	// #16960
  405b74:	movk	w0, #0xf, lsl #16
  405b78:	cmp	w1, w0
  405b7c:	b.ne	405c14 <ferror@plt+0x3544>  // b.any
  405b80:	ldr	w19, [sp, #44]
  405b84:	mov	x0, x20
  405b88:	bl	4021e0 <fclose@plt>
  405b8c:	cbnz	w19, 405b58 <ferror@plt+0x3488>
  405b90:	mov	w19, #0x64                  	// #100
  405b94:	mov	w0, w19
  405b98:	ldp	x29, x30, [sp]
  405b9c:	ldp	x19, x20, [sp, #16]
  405ba0:	add	sp, sp, #0x430
  405ba4:	ret
  405ba8:	adrp	x19, 40c000 <ferror@plt+0x9930>
  405bac:	add	x19, x19, #0xa28
  405bb0:	mov	x0, x19
  405bb4:	bl	402630 <getenv@plt>
  405bb8:	cbz	x0, 405c34 <ferror@plt+0x3564>
  405bbc:	mov	x0, x19
  405bc0:	add	x19, sp, #0x30
  405bc4:	bl	402630 <getenv@plt>
  405bc8:	mov	x3, x0
  405bcc:	adrp	x2, 40c000 <ferror@plt+0x9930>
  405bd0:	mov	x0, x19
  405bd4:	add	x2, x2, #0x130
  405bd8:	mov	x1, #0x3ff                 	// #1023
  405bdc:	bl	402190 <snprintf@plt>
  405be0:	mov	x0, x19
  405be4:	adrp	x1, 40c000 <ferror@plt+0x9930>
  405be8:	add	x1, x1, #0x240
  405bec:	bl	402510 <fopen64@plt>
  405bf0:	mov	x20, x0
  405bf4:	cbz	x0, 405b90 <ferror@plt+0x34c0>
  405bf8:	add	x3, sp, #0x2c
  405bfc:	add	x2, sp, #0x28
  405c00:	adrp	x1, 40c000 <ferror@plt+0x9930>
  405c04:	add	x1, x1, #0xa70
  405c08:	bl	402240 <__isoc99_fscanf@plt>
  405c0c:	cmp	w0, #0x2
  405c10:	b.eq	405b6c <ferror@plt+0x349c>  // b.none
  405c14:	mov	x0, x20
  405c18:	mov	w19, #0x64                  	// #100
  405c1c:	bl	4021e0 <fclose@plt>
  405c20:	mov	w0, w19
  405c24:	ldp	x29, x30, [sp]
  405c28:	ldp	x19, x20, [sp, #16]
  405c2c:	add	sp, sp, #0x430
  405c30:	ret
  405c34:	adrp	x19, 40c000 <ferror@plt+0x9930>
  405c38:	add	x19, x19, #0xa38
  405c3c:	mov	x0, x19
  405c40:	bl	402630 <getenv@plt>
  405c44:	cbz	x0, 405c70 <ferror@plt+0x35a0>
  405c48:	mov	x0, x19
  405c4c:	add	x19, sp, #0x30
  405c50:	bl	402630 <getenv@plt>
  405c54:	mov	x3, x0
  405c58:	adrp	x2, 40c000 <ferror@plt+0x9930>
  405c5c:	mov	x0, x19
  405c60:	add	x2, x2, #0xa48
  405c64:	mov	x1, #0x3ff                 	// #1023
  405c68:	bl	402190 <snprintf@plt>
  405c6c:	b	405be0 <ferror@plt+0x3510>
  405c70:	adrp	x0, 40c000 <ferror@plt+0x9930>
  405c74:	add	x0, x0, #0xa58
  405c78:	add	x19, sp, #0x30
  405c7c:	ldp	x2, x3, [x0]
  405c80:	stp	x2, x3, [sp, #48]
  405c84:	ldrb	w0, [x0, #16]
  405c88:	strb	w0, [sp, #64]
  405c8c:	b	405be0 <ferror@plt+0x3510>
  405c90:	stp	x29, x30, [sp, #-16]!
  405c94:	mov	w0, #0x2                   	// #2
  405c98:	mov	x29, sp
  405c9c:	bl	402550 <sysconf@plt>
  405ca0:	ldp	x29, x30, [sp], #16
  405ca4:	ret
  405ca8:	mov	x6, x2
  405cac:	cmp	w0, #0x11
  405cb0:	mov	x2, x3
  405cb4:	b.eq	405d10 <ferror@plt+0x3640>  // b.none
  405cb8:	b.gt	405cdc <ferror@plt+0x360c>
  405cbc:	cmp	w0, #0x7
  405cc0:	b.eq	405cf0 <ferror@plt+0x3620>  // b.none
  405cc4:	and	w5, w0, #0xfffffff7
  405cc8:	cmp	w5, #0x2
  405ccc:	b.ne	405d04 <ferror@plt+0x3634>  // b.any
  405cd0:	mov	w3, w4
  405cd4:	mov	x1, x6
  405cd8:	b	4026c0 <inet_ntop@plt>
  405cdc:	cmp	w0, #0x1c
  405ce0:	b.ne	405d04 <ferror@plt+0x3634>  // b.any
  405ce4:	sxtw	x3, w4
  405ce8:	mov	x1, x6
  405cec:	b	409598 <ferror@plt+0x6ec8>
  405cf0:	ldrh	w0, [x6]
  405cf4:	cmp	w0, #0x2
  405cf8:	b.eq	405d28 <ferror@plt+0x3658>  // b.none
  405cfc:	cmp	w0, #0xa
  405d00:	b.eq	405d1c <ferror@plt+0x364c>  // b.none
  405d04:	adrp	x0, 40c000 <ferror@plt+0x9930>
  405d08:	add	x0, x0, #0xa88
  405d0c:	ret
  405d10:	mov	x0, x6
  405d14:	mov	w2, #0xffff                	// #65535
  405d18:	b	407d48 <ferror@plt+0x5678>
  405d1c:	mov	w3, w4
  405d20:	add	x1, x6, #0x8
  405d24:	b	4026c0 <inet_ntop@plt>
  405d28:	mov	w3, w4
  405d2c:	add	x1, x6, #0x4
  405d30:	b	4026c0 <inet_ntop@plt>
  405d34:	nop
  405d38:	adrp	x3, 421000 <ferror@plt+0x1e930>
  405d3c:	mov	w4, #0x100                 	// #256
  405d40:	add	x3, x3, #0x390
  405d44:	b	405ca8 <ferror@plt+0x35d8>
  405d48:	stp	x29, x30, [sp, #-32]!
  405d4c:	adrp	x1, 40c000 <ferror@plt+0x9930>
  405d50:	add	x1, x1, #0xa90
  405d54:	mov	x29, sp
  405d58:	str	x19, [sp, #16]
  405d5c:	mov	x19, x0
  405d60:	bl	4023f0 <strcmp@plt>
  405d64:	mov	w1, #0x2                   	// #2
  405d68:	cbz	w0, 405de8 <ferror@plt+0x3718>
  405d6c:	mov	x0, x19
  405d70:	adrp	x1, 40c000 <ferror@plt+0x9930>
  405d74:	add	x1, x1, #0xa98
  405d78:	bl	4023f0 <strcmp@plt>
  405d7c:	mov	w1, #0xa                   	// #10
  405d80:	cbz	w0, 405de8 <ferror@plt+0x3718>
  405d84:	mov	x0, x19
  405d88:	adrp	x1, 40c000 <ferror@plt+0x9930>
  405d8c:	add	x1, x1, #0xaa0
  405d90:	bl	4023f0 <strcmp@plt>
  405d94:	mov	w1, #0x11                  	// #17
  405d98:	cbz	w0, 405de8 <ferror@plt+0x3718>
  405d9c:	mov	x0, x19
  405da0:	adrp	x1, 40c000 <ferror@plt+0x9930>
  405da4:	add	x1, x1, #0xaa8
  405da8:	bl	4023f0 <strcmp@plt>
  405dac:	mov	w1, #0x4                   	// #4
  405db0:	cbz	w0, 405de8 <ferror@plt+0x3718>
  405db4:	mov	x0, x19
  405db8:	adrp	x1, 40c000 <ferror@plt+0x9930>
  405dbc:	add	x1, x1, #0xab0
  405dc0:	bl	4023f0 <strcmp@plt>
  405dc4:	mov	w1, #0x1c                  	// #28
  405dc8:	cbz	w0, 405de8 <ferror@plt+0x3718>
  405dcc:	mov	x0, x19
  405dd0:	adrp	x1, 40c000 <ferror@plt+0x9930>
  405dd4:	add	x1, x1, #0xab8
  405dd8:	bl	4023f0 <strcmp@plt>
  405ddc:	cmp	w0, #0x0
  405de0:	mov	w1, #0x7                   	// #7
  405de4:	csel	w1, wzr, w1, ne  // ne = any
  405de8:	mov	w0, w1
  405dec:	ldr	x19, [sp, #16]
  405df0:	ldp	x29, x30, [sp], #32
  405df4:	ret
  405df8:	cmp	w0, #0x2
  405dfc:	b.eq	405e3c <ferror@plt+0x376c>  // b.none
  405e00:	cmp	w0, #0xa
  405e04:	b.eq	405e54 <ferror@plt+0x3784>  // b.none
  405e08:	cmp	w0, #0x11
  405e0c:	b.eq	405e48 <ferror@plt+0x3778>  // b.none
  405e10:	cmp	w0, #0x4
  405e14:	b.eq	405e60 <ferror@plt+0x3790>  // b.none
  405e18:	cmp	w0, #0x1c
  405e1c:	b.eq	405e6c <ferror@plt+0x379c>  // b.none
  405e20:	cmp	w0, #0x7
  405e24:	adrp	x1, 40c000 <ferror@plt+0x9930>
  405e28:	adrp	x0, 40c000 <ferror@plt+0x9930>
  405e2c:	add	x1, x1, #0xab8
  405e30:	add	x0, x0, #0xa88
  405e34:	csel	x0, x0, x1, ne  // ne = any
  405e38:	ret
  405e3c:	adrp	x0, 40c000 <ferror@plt+0x9930>
  405e40:	add	x0, x0, #0xa90
  405e44:	ret
  405e48:	adrp	x0, 40c000 <ferror@plt+0x9930>
  405e4c:	add	x0, x0, #0xaa0
  405e50:	ret
  405e54:	adrp	x0, 40c000 <ferror@plt+0x9930>
  405e58:	add	x0, x0, #0xa98
  405e5c:	ret
  405e60:	adrp	x0, 40c000 <ferror@plt+0x9930>
  405e64:	add	x0, x0, #0xaa8
  405e68:	ret
  405e6c:	adrp	x0, 40c000 <ferror@plt+0x9930>
  405e70:	add	x0, x0, #0xab0
  405e74:	ret
  405e78:	stp	x29, x30, [sp, #-48]!
  405e7c:	mov	x29, sp
  405e80:	stp	x19, x20, [sp, #16]
  405e84:	mov	x20, x1
  405e88:	mov	w19, w2
  405e8c:	bl	405260 <ferror@plt+0x2b90>
  405e90:	cbnz	w0, 405ea0 <ferror@plt+0x37d0>
  405e94:	ldp	x19, x20, [sp, #16]
  405e98:	ldp	x29, x30, [sp], #48
  405e9c:	ret
  405ea0:	adrp	x0, 420000 <ferror@plt+0x1d930>
  405ea4:	str	x21, [sp, #32]
  405ea8:	ldr	x0, [x0, #3992]
  405eac:	ldr	x21, [x0]
  405eb0:	cbz	w19, 405edc <ferror@plt+0x380c>
  405eb4:	mov	w0, w19
  405eb8:	bl	405df8 <ferror@plt+0x3728>
  405ebc:	mov	x2, x0
  405ec0:	mov	x3, x20
  405ec4:	adrp	x1, 40c000 <ferror@plt+0x9930>
  405ec8:	add	x1, x1, #0xad0
  405ecc:	mov	x0, x21
  405ed0:	bl	402690 <fprintf@plt>
  405ed4:	mov	w0, #0x1                   	// #1
  405ed8:	bl	402090 <exit@plt>
  405edc:	adrp	x2, 40c000 <ferror@plt+0x9930>
  405ee0:	add	x2, x2, #0xac0
  405ee4:	b	405ec0 <ferror@plt+0x37f0>
  405ee8:	stp	x29, x30, [sp, #-48]!
  405eec:	cmp	w2, #0x11
  405ef0:	mov	x29, sp
  405ef4:	stp	x19, x20, [sp, #16]
  405ef8:	mov	x20, x1
  405efc:	b.eq	405f18 <ferror@plt+0x3848>  // b.none
  405f00:	mov	w19, w2
  405f04:	bl	405540 <ferror@plt+0x2e70>
  405f08:	cbnz	w0, 405f40 <ferror@plt+0x3870>
  405f0c:	ldp	x19, x20, [sp, #16]
  405f10:	ldp	x29, x30, [sp], #48
  405f14:	ret
  405f18:	adrp	x0, 420000 <ferror@plt+0x1d930>
  405f1c:	mov	x2, x1
  405f20:	adrp	x1, 40c000 <ferror@plt+0x9930>
  405f24:	add	x1, x1, #0xb08
  405f28:	ldr	x0, [x0, #3992]
  405f2c:	ldr	x0, [x0]
  405f30:	str	x21, [sp, #32]
  405f34:	bl	402690 <fprintf@plt>
  405f38:	mov	w0, #0x1                   	// #1
  405f3c:	bl	402090 <exit@plt>
  405f40:	adrp	x0, 420000 <ferror@plt+0x1d930>
  405f44:	str	x21, [sp, #32]
  405f48:	ldr	x0, [x0, #3992]
  405f4c:	ldr	x21, [x0]
  405f50:	cbz	w19, 405f7c <ferror@plt+0x38ac>
  405f54:	mov	w0, w19
  405f58:	bl	405df8 <ferror@plt+0x3728>
  405f5c:	mov	x2, x0
  405f60:	mov	x3, x20
  405f64:	adrp	x1, 40c000 <ferror@plt+0x9930>
  405f68:	add	x1, x1, #0xb50
  405f6c:	mov	x0, x21
  405f70:	bl	402690 <fprintf@plt>
  405f74:	mov	w0, #0x1                   	// #1
  405f78:	bl	402090 <exit@plt>
  405f7c:	adrp	x2, 40c000 <ferror@plt+0x9930>
  405f80:	add	x2, x2, #0xac0
  405f84:	b	405f60 <ferror@plt+0x3890>
  405f88:	stp	x29, x30, [sp, #-112]!
  405f8c:	adrp	x6, 420000 <ferror@plt+0x1d930>
  405f90:	mov	x29, sp
  405f94:	ldr	x6, [x6, #4064]
  405f98:	stp	x27, x28, [sp, #80]
  405f9c:	mov	w28, w1
  405fa0:	stp	x19, x20, [sp, #16]
  405fa4:	mov	x19, x2
  405fa8:	ldr	w1, [x6]
  405fac:	stp	x21, x22, [sp, #32]
  405fb0:	mov	w20, w0
  405fb4:	mov	x21, x3
  405fb8:	mov	w22, w4
  405fbc:	cbz	w1, 406094 <ferror@plt+0x39c4>
  405fc0:	cmp	w28, #0x0
  405fc4:	b.le	4060bc <ferror@plt+0x39ec>
  405fc8:	stp	x23, x24, [sp, #48]
  405fcc:	cmp	w20, #0xa
  405fd0:	stp	x25, x26, [sp, #64]
  405fd4:	b.eq	406168 <ferror@plt+0x3a98>  // b.none
  405fd8:	sxtw	x23, w28
  405fdc:	mov	w25, w20
  405fe0:	sub	x0, x23, #0x4
  405fe4:	mov	w24, w28
  405fe8:	add	x0, x19, x0
  405fec:	mov	x27, x19
  405ff0:	ldr	w26, [x0]
  405ff4:	mov	w0, #0xff01                	// #65281
  405ff8:	movk	w0, #0xff00, lsl #16
  405ffc:	adrp	x1, 421000 <ferror@plt+0x1e930>
  406000:	add	x1, x1, #0x390
  406004:	add	x1, x1, #0x100
  406008:	umull	x0, w26, w0
  40600c:	lsr	x0, x0, #40
  406010:	add	w0, w0, w0, lsl #8
  406014:	sub	w0, w26, w0
  406018:	str	x0, [sp, #104]
  40601c:	ldr	x0, [x1, x0, lsl #3]
  406020:	str	x0, [sp, #96]
  406024:	cbz	x0, 4060dc <ferror@plt+0x3a0c>
  406028:	mov	x26, x0
  40602c:	b	406038 <ferror@plt+0x3968>
  406030:	ldr	x26, [x26]
  406034:	cbz	x26, 4060dc <ferror@plt+0x3a0c>
  406038:	ldrh	w0, [x26, #22]
  40603c:	cmp	w0, w25
  406040:	b.ne	406030 <ferror@plt+0x3960>  // b.any
  406044:	ldrh	w0, [x26, #18]
  406048:	cmp	w24, w0
  40604c:	b.ne	406030 <ferror@plt+0x3960>  // b.any
  406050:	mov	x2, x23
  406054:	mov	x1, x27
  406058:	add	x0, x26, #0x18
  40605c:	bl	4023d0 <memcmp@plt>
  406060:	cbnz	w0, 406030 <ferror@plt+0x3960>
  406064:	nop
  406068:	ldr	x0, [x26, #8]
  40606c:	cbz	x0, 40608c <ferror@plt+0x39bc>
  406070:	ldp	x19, x20, [sp, #16]
  406074:	ldp	x21, x22, [sp, #32]
  406078:	ldp	x23, x24, [sp, #48]
  40607c:	ldp	x25, x26, [sp, #64]
  406080:	ldp	x27, x28, [sp, #80]
  406084:	ldp	x29, x30, [sp], #112
  406088:	ret
  40608c:	ldp	x23, x24, [sp, #48]
  406090:	ldp	x25, x26, [sp, #64]
  406094:	mov	w4, w22
  406098:	mov	x3, x21
  40609c:	mov	x2, x19
  4060a0:	mov	w1, w28
  4060a4:	mov	w0, w20
  4060a8:	ldp	x19, x20, [sp, #16]
  4060ac:	ldp	x21, x22, [sp, #32]
  4060b0:	ldp	x27, x28, [sp, #80]
  4060b4:	ldp	x29, x30, [sp], #112
  4060b8:	b	405ca8 <ferror@plt+0x35d8>
  4060bc:	bl	405238 <ferror@plt+0x2b68>
  4060c0:	cmp	w0, #0x0
  4060c4:	add	w5, w0, #0x7
  4060c8:	csel	w5, w5, w0, lt  // lt = tstop
  4060cc:	cmp	w0, #0x7
  4060d0:	asr	w28, w5, #3
  4060d4:	b.le	406094 <ferror@plt+0x39c4>
  4060d8:	b	405fc8 <ferror@plt+0x38f8>
  4060dc:	mov	x0, #0x118                 	// #280
  4060e0:	bl	402210 <malloc@plt>
  4060e4:	mov	x26, x0
  4060e8:	cbz	x0, 40608c <ferror@plt+0x39bc>
  4060ec:	str	xzr, [x26, #8]
  4060f0:	mov	x2, x23
  4060f4:	strh	w24, [x26, #18]
  4060f8:	mov	x1, x27
  4060fc:	strh	w25, [x26, #22]
  406100:	add	x0, x0, #0x18
  406104:	bl	402050 <memcpy@plt>
  406108:	adrp	x0, 421000 <ferror@plt+0x1e930>
  40610c:	add	x23, x0, #0x390
  406110:	ldp	x0, x2, [sp, #96]
  406114:	add	x1, x23, #0x100
  406118:	str	x0, [x26]
  40611c:	ldr	w0, [x23, #2312]
  406120:	add	w0, w0, #0x1
  406124:	str	w0, [x23, #2312]
  406128:	str	x26, [x1, x2, lsl #3]
  40612c:	cmp	w0, #0x1
  406130:	b.eq	40619c <ferror@plt+0x3acc>  // b.none
  406134:	adrp	x0, 420000 <ferror@plt+0x1d930>
  406138:	ldr	x0, [x0, #4016]
  40613c:	ldr	x0, [x0]
  406140:	bl	402500 <fflush@plt>
  406144:	mov	w2, w25
  406148:	mov	w1, w24
  40614c:	mov	x0, x27
  406150:	bl	402440 <gethostbyaddr@plt>
  406154:	cbz	x0, 406068 <ferror@plt+0x3998>
  406158:	ldr	x0, [x0]
  40615c:	bl	402350 <strdup@plt>
  406160:	str	x0, [x26, #8]
  406164:	b	40606c <ferror@plt+0x399c>
  406168:	ldr	w0, [x19]
  40616c:	cbnz	w0, 405fd8 <ferror@plt+0x3908>
  406170:	ldr	w0, [x19, #4]
  406174:	cbnz	w0, 405fd8 <ferror@plt+0x3908>
  406178:	ldr	w0, [x19, #8]
  40617c:	cmn	w0, #0x10, lsl #12
  406180:	b.ne	405fd8 <ferror@plt+0x3908>  // b.any
  406184:	add	x27, x19, #0xc
  406188:	mov	x23, #0x4                   	// #4
  40618c:	mov	x0, x27
  406190:	mov	w24, w23
  406194:	mov	w25, #0x2                   	// #2
  406198:	b	405ff0 <ferror@plt+0x3920>
  40619c:	bl	402100 <sethostent@plt>
  4061a0:	b	406134 <ferror@plt+0x3a64>
  4061a4:	nop
  4061a8:	adrp	x3, 421000 <ferror@plt+0x1e930>
  4061ac:	add	x3, x3, #0x390
  4061b0:	add	x3, x3, #0x910
  4061b4:	mov	w4, #0x100                 	// #256
  4061b8:	b	405f88 <ferror@plt+0x38b8>
  4061bc:	nop
  4061c0:	stp	x29, x30, [sp, #-80]!
  4061c4:	cmp	w1, #0x0
  4061c8:	ccmp	w3, #0x2, #0x4, gt
  4061cc:	mov	x29, sp
  4061d0:	stp	x23, x24, [sp, #48]
  4061d4:	mov	x24, x2
  4061d8:	b.le	406248 <ferror@plt+0x3b78>
  4061dc:	mov	w23, w1
  4061e0:	stp	x19, x20, [sp, #16]
  4061e4:	mov	x20, x2
  4061e8:	stp	x21, x22, [sp, #32]
  4061ec:	sub	x22, x0, #0x1
  4061f0:	add	w21, w3, w2
  4061f4:	str	x25, [sp, #64]
  4061f8:	adrp	x25, 40c000 <ferror@plt+0x9930>
  4061fc:	add	x25, x25, #0xb80
  406200:	mov	x19, #0x1                   	// #1
  406204:	nop
  406208:	ldrb	w2, [x22, x19]
  40620c:	mov	x0, x20
  406210:	mov	x1, x25
  406214:	add	x20, x20, #0x2
  406218:	bl	402130 <sprintf@plt>
  40621c:	cmp	w23, w19
  406220:	sub	w3, w21, w20
  406224:	cset	w0, le
  406228:	cmp	w3, #0x2
  40622c:	cset	w3, le
  406230:	add	x19, x19, #0x1
  406234:	orr	w0, w0, w3
  406238:	cbz	w0, 406208 <ferror@plt+0x3b38>
  40623c:	ldp	x19, x20, [sp, #16]
  406240:	ldp	x21, x22, [sp, #32]
  406244:	ldr	x25, [sp, #64]
  406248:	mov	x0, x24
  40624c:	ldp	x23, x24, [sp, #48]
  406250:	ldp	x29, x30, [sp], #80
  406254:	ret
  406258:	stp	x29, x30, [sp, #-112]!
  40625c:	mov	x29, sp
  406260:	stp	x21, x22, [sp, #32]
  406264:	mov	x22, x1
  406268:	stp	x23, x24, [sp, #48]
  40626c:	mov	w23, w2
  406270:	stp	x25, x26, [sp, #64]
  406274:	mov	x25, x3
  406278:	mov	x26, x0
  40627c:	bl	402080 <strlen@plt>
  406280:	tbnz	w0, #0, 40636c <ferror@plt+0x3c9c>
  406284:	str	x27, [sp, #80]
  406288:	cbz	w23, 40639c <ferror@plt+0x3ccc>
  40628c:	mov	x3, x0
  406290:	add	x21, sp, #0x60
  406294:	add	x24, sp, #0x68
  406298:	stp	x19, x20, [sp, #16]
  40629c:	and	x20, x0, #0x1
  4062a0:	b	4062c8 <ferror@plt+0x3bf8>
  4062a4:	ldr	x1, [sp, #104]
  4062a8:	ldrb	w1, [x1]
  4062ac:	cbnz	w1, 406324 <ferror@plt+0x3c54>
  4062b0:	strb	w4, [x22, x20]
  4062b4:	add	x20, x20, #0x1
  4062b8:	cmp	w23, w20
  4062bc:	b.ls	406344 <ferror@plt+0x3c74>  // b.plast
  4062c0:	bl	402080 <strlen@plt>
  4062c4:	mov	x3, x0
  4062c8:	mov	x1, x26
  4062cc:	mov	x0, x21
  4062d0:	cmp	x3, #0x1
  4062d4:	mov	w27, w20
  4062d8:	mov	x2, #0x2                   	// #2
  4062dc:	b.ls	406344 <ferror@plt+0x3c74>  // b.plast
  4062e0:	bl	4025d0 <strncpy@plt>
  4062e4:	strb	wzr, [sp, #98]
  4062e8:	bl	402620 <__errno_location@plt>
  4062ec:	mov	x19, x0
  4062f0:	mov	x1, x24
  4062f4:	mov	x0, x21
  4062f8:	mov	w2, #0x10                  	// #16
  4062fc:	add	x26, x26, #0x2
  406300:	str	wzr, [x19]
  406304:	add	w27, w27, #0x1
  406308:	bl	402070 <strtoul@plt>
  40630c:	mov	x4, x0
  406310:	ldr	w1, [x19]
  406314:	cmp	w4, #0xff
  406318:	mov	x0, x26
  40631c:	ccmp	w1, #0x0, #0x0, ls  // ls = plast
  406320:	b.eq	4062a4 <ferror@plt+0x3bd4>  // b.none
  406324:	mov	x0, #0x0                   	// #0
  406328:	ldp	x19, x20, [sp, #16]
  40632c:	ldp	x21, x22, [sp, #32]
  406330:	ldp	x23, x24, [sp, #48]
  406334:	ldp	x25, x26, [sp, #64]
  406338:	ldr	x27, [sp, #80]
  40633c:	ldp	x29, x30, [sp], #112
  406340:	ret
  406344:	ldp	x19, x20, [sp, #16]
  406348:	mov	x0, x22
  40634c:	cbz	x25, 406384 <ferror@plt+0x3cb4>
  406350:	str	w27, [x25]
  406354:	ldp	x21, x22, [sp, #32]
  406358:	ldp	x23, x24, [sp, #48]
  40635c:	ldp	x25, x26, [sp, #64]
  406360:	ldr	x27, [sp, #80]
  406364:	ldp	x29, x30, [sp], #112
  406368:	ret
  40636c:	mov	x0, #0x0                   	// #0
  406370:	ldp	x21, x22, [sp, #32]
  406374:	ldp	x23, x24, [sp, #48]
  406378:	ldp	x25, x26, [sp, #64]
  40637c:	ldp	x29, x30, [sp], #112
  406380:	ret
  406384:	ldp	x21, x22, [sp, #32]
  406388:	ldp	x23, x24, [sp, #48]
  40638c:	ldp	x25, x26, [sp, #64]
  406390:	ldr	x27, [sp, #80]
  406394:	ldp	x29, x30, [sp], #112
  406398:	ret
  40639c:	mov	w27, #0x0                   	// #0
  4063a0:	b	406348 <ferror@plt+0x3c78>
  4063a4:	nop
  4063a8:	cmp	w2, #0x0
  4063ac:	b.le	406438 <ferror@plt+0x3d68>
  4063b0:	stp	x29, x30, [sp, #-48]!
  4063b4:	sub	w2, w2, #0x1
  4063b8:	mov	x29, sp
  4063bc:	str	x21, [sp, #32]
  4063c0:	add	x21, x1, #0x1
  4063c4:	add	x21, x21, x2
  4063c8:	stp	x19, x20, [sp, #16]
  4063cc:	mov	x19, x1
  4063d0:	add	x20, x0, #0x1
  4063d4:	b	406404 <ferror@plt+0x3d34>
  4063d8:	ubfiz	w0, w0, #4, #4
  4063dc:	strb	w0, [x19]
  4063e0:	add	x20, x20, #0x2
  4063e4:	ldurb	w0, [x20, #-2]
  4063e8:	bl	404a80 <ferror@plt+0x23b0>
  4063ec:	tbnz	w0, #31, 406410 <ferror@plt+0x3d40>
  4063f0:	ldrb	w1, [x19]
  4063f4:	orr	w0, w0, w1
  4063f8:	strb	w0, [x19], #1
  4063fc:	cmp	x19, x21
  406400:	b.eq	406424 <ferror@plt+0x3d54>  // b.none
  406404:	ldurb	w0, [x20, #-1]
  406408:	bl	404a80 <ferror@plt+0x23b0>
  40640c:	tbz	w0, #31, 4063d8 <ferror@plt+0x3d08>
  406410:	mov	w0, #0xffffffff            	// #-1
  406414:	ldp	x19, x20, [sp, #16]
  406418:	ldr	x21, [sp, #32]
  40641c:	ldp	x29, x30, [sp], #48
  406420:	ret
  406424:	mov	w0, #0x0                   	// #0
  406428:	ldp	x19, x20, [sp, #16]
  40642c:	ldr	x21, [sp, #32]
  406430:	ldp	x29, x30, [sp], #48
  406434:	ret
  406438:	mov	w0, #0x0                   	// #0
  40643c:	ret
  406440:	stp	x29, x30, [sp, #-96]!
  406444:	rev16	w3, w0
  406448:	and	w3, w3, #0xffff
  40644c:	mov	x29, sp
  406450:	stp	x19, x20, [sp, #16]
  406454:	add	x20, sp, #0x58
  406458:	mov	x19, #0x0                   	// #0
  40645c:	stp	x21, x22, [sp, #32]
  406460:	mov	x21, x1
  406464:	mov	x22, x2
  406468:	stp	x23, x24, [sp, #48]
  40646c:	adrp	x24, 40c000 <ferror@plt+0x9930>
  406470:	add	x23, x20, #0x6
  406474:	add	x24, x24, #0xb88
  406478:	str	x25, [sp, #64]
  40647c:	adrp	x25, 40c000 <ferror@plt+0x9930>
  406480:	add	x25, x25, #0x8
  406484:	str	x0, [sp, #88]
  406488:	mov	x4, x25
  40648c:	mov	x2, x24
  406490:	sub	x1, x22, x19
  406494:	add	x0, x21, x19
  406498:	bl	402190 <snprintf@plt>
  40649c:	tbnz	w0, #31, 4064dc <ferror@plt+0x3e0c>
  4064a0:	ldrh	w3, [x20, #2]!
  4064a4:	add	x19, x19, w0, sxtw
  4064a8:	rev16	w3, w3
  4064ac:	cmp	x23, x20
  4064b0:	and	w3, w3, #0xffff
  4064b4:	b.ne	406488 <ferror@plt+0x3db8>  // b.any
  4064b8:	sub	x1, x22, x19
  4064bc:	add	x0, x21, x19
  4064c0:	mov	x2, x24
  4064c4:	adrp	x4, 40c000 <ferror@plt+0x9930>
  4064c8:	add	x4, x4, #0x908
  4064cc:	bl	402190 <snprintf@plt>
  4064d0:	cmp	w0, #0x0
  4064d4:	add	x19, x19, w0, sxtw
  4064d8:	csel	w0, w0, w19, lt  // lt = tstop
  4064dc:	ldp	x19, x20, [sp, #16]
  4064e0:	ldp	x21, x22, [sp, #32]
  4064e4:	ldp	x23, x24, [sp, #48]
  4064e8:	ldr	x25, [sp, #64]
  4064ec:	ldp	x29, x30, [sp], #96
  4064f0:	ret
  4064f4:	nop
  4064f8:	cbz	x1, 4065a4 <ferror@plt+0x3ed4>
  4064fc:	stp	x29, x30, [sp, #-64]!
  406500:	mov	x29, sp
  406504:	stp	x19, x20, [sp, #16]
  406508:	mov	x20, x0
  40650c:	stp	x21, x22, [sp, #32]
  406510:	mov	x21, x1
  406514:	mov	x22, x2
  406518:	add	x21, x20, x21
  40651c:	stp	x23, x24, [sp, #48]
  406520:	adrp	x24, 40c000 <ferror@plt+0x9930>
  406524:	bl	402400 <__ctype_b_loc@plt>
  406528:	add	x24, x24, #0xb90
  40652c:	mov	x23, x0
  406530:	b	40654c <ferror@plt+0x3e7c>
  406534:	mov	w1, w19
  406538:	mov	x0, x24
  40653c:	add	x20, x20, #0x1
  406540:	bl	402600 <printf@plt>
  406544:	cmp	x21, x20
  406548:	b.eq	406590 <ferror@plt+0x3ec0>  // b.none
  40654c:	ldrb	w19, [x20]
  406550:	mov	x0, x22
  406554:	ldr	x4, [x23]
  406558:	cmp	w19, #0x5c
  40655c:	ubfiz	x3, x19, #1, #8
  406560:	mov	w1, w19
  406564:	ldrh	w3, [x4, x3]
  406568:	and	w3, w3, #0x4000
  40656c:	ccmp	w3, #0x0, #0x4, ne  // ne = any
  406570:	b.eq	406534 <ferror@plt+0x3e64>  // b.none
  406574:	bl	4024b0 <strchr@plt>
  406578:	cbnz	x0, 406534 <ferror@plt+0x3e64>
  40657c:	mov	w0, w19
  406580:	add	x20, x20, #0x1
  406584:	bl	402640 <putchar@plt>
  406588:	cmp	x21, x20
  40658c:	b.ne	40654c <ferror@plt+0x3e7c>  // b.any
  406590:	ldp	x19, x20, [sp, #16]
  406594:	ldp	x21, x22, [sp, #32]
  406598:	ldp	x23, x24, [sp, #48]
  40659c:	ldp	x29, x30, [sp], #64
  4065a0:	ret
  4065a4:	ret
  4065a8:	stp	x29, x30, [sp, #-96]!
  4065ac:	mov	x1, #0x0                   	// #0
  4065b0:	mov	x29, sp
  4065b4:	stp	x19, x20, [sp, #16]
  4065b8:	add	x19, sp, #0x28
  4065bc:	mov	x20, x0
  4065c0:	mov	x0, x19
  4065c4:	bl	4022c0 <gettimeofday@plt>
  4065c8:	mov	x0, x19
  4065cc:	bl	4021b0 <localtime@plt>
  4065d0:	adrp	x1, 420000 <ferror@plt+0x1d930>
  4065d4:	ldr	x1, [x1, #4032]
  4065d8:	ldr	w1, [x1]
  4065dc:	cbz	w1, 406624 <ferror@plt+0x3f54>
  4065e0:	add	x19, sp, #0x38
  4065e4:	mov	x3, x0
  4065e8:	mov	x1, #0x28                  	// #40
  4065ec:	mov	x0, x19
  4065f0:	adrp	x2, 40c000 <ferror@plt+0x9930>
  4065f4:	add	x2, x2, #0xb98
  4065f8:	bl	402160 <strftime@plt>
  4065fc:	ldr	x3, [sp, #48]
  406600:	mov	x2, x19
  406604:	mov	x0, x20
  406608:	adrp	x1, 40c000 <ferror@plt+0x9930>
  40660c:	add	x1, x1, #0xbb0
  406610:	bl	402690 <fprintf@plt>
  406614:	mov	w0, #0x0                   	// #0
  406618:	ldp	x19, x20, [sp, #16]
  40661c:	ldp	x29, x30, [sp], #96
  406620:	ret
  406624:	bl	402570 <asctime@plt>
  406628:	mov	x19, x0
  40662c:	bl	402080 <strlen@plt>
  406630:	mov	x2, x19
  406634:	add	x19, x19, x0
  406638:	adrp	x1, 40c000 <ferror@plt+0x9930>
  40663c:	mov	x0, x20
  406640:	add	x1, x1, #0xbc0
  406644:	sturb	wzr, [x19, #-1]
  406648:	ldr	x3, [sp, #48]
  40664c:	bl	402690 <fprintf@plt>
  406650:	mov	w0, #0x0                   	// #0
  406654:	ldp	x19, x20, [sp, #16]
  406658:	ldp	x29, x30, [sp], #96
  40665c:	ret
  406660:	stp	x29, x30, [sp, #-112]!
  406664:	mov	x29, sp
  406668:	stp	x19, x20, [sp, #16]
  40666c:	mov	x20, x0
  406670:	mov	x19, x1
  406674:	ldr	x0, [x2, #40]
  406678:	stp	x21, x22, [sp, #32]
  40667c:	mov	w21, #0x0                   	// #0
  406680:	cbz	x0, 4066c0 <ferror@plt+0x3ff0>
  406684:	ldr	w21, [x0, #4]
  406688:	cbz	w21, 4066f0 <ferror@plt+0x4020>
  40668c:	ldr	x0, [x2, #296]
  406690:	cbz	x0, 406768 <ferror@plt+0x4098>
  406694:	bl	4089f0 <ferror@plt+0x6320>
  406698:	tst	w0, #0xff
  40669c:	b.eq	40670c <ferror@plt+0x403c>  // b.none
  4066a0:	mov	w4, w21
  4066a4:	adrp	x2, 40c000 <ferror@plt+0x9930>
  4066a8:	mov	x3, #0x0                   	// #0
  4066ac:	add	x2, x2, #0xbe0
  4066b0:	mov	w1, #0x6                   	// #6
  4066b4:	mov	w0, #0x2                   	// #2
  4066b8:	mov	w21, #0x0                   	// #0
  4066bc:	bl	408b28 <ferror@plt+0x6458>
  4066c0:	mov	x4, x19
  4066c4:	mov	x3, x20
  4066c8:	mov	w1, #0x0                   	// #0
  4066cc:	mov	w0, #0x4                   	// #4
  4066d0:	adrp	x2, 40c000 <ferror@plt+0x9930>
  4066d4:	add	x2, x2, #0xbf8
  4066d8:	bl	408ef0 <ferror@plt+0x6820>
  4066dc:	mov	w0, w21
  4066e0:	ldp	x19, x20, [sp, #16]
  4066e4:	ldp	x21, x22, [sp, #32]
  4066e8:	ldp	x29, x30, [sp], #112
  4066ec:	ret
  4066f0:	bl	4089f0 <ferror@plt+0x6320>
  4066f4:	tst	w0, #0xff
  4066f8:	b.ne	406744 <ferror@plt+0x4074>  // b.any
  4066fc:	adrp	x22, 40c000 <ferror@plt+0x9930>
  406700:	mov	w21, #0x0                   	// #0
  406704:	add	x22, x22, #0xbd8
  406708:	b	406720 <ferror@plt+0x4050>
  40670c:	mov	w0, w21
  406710:	bl	4079d8 <ferror@plt+0x5308>
  406714:	mov	x22, x0
  406718:	mov	w21, #0x0                   	// #0
  40671c:	cbz	x22, 4066c0 <ferror@plt+0x3ff0>
  406720:	add	x0, sp, #0x30
  406724:	mov	x3, x19
  406728:	mov	x4, x22
  40672c:	mov	x19, x0
  406730:	adrp	x2, 40c000 <ferror@plt+0x9930>
  406734:	mov	x1, #0x40                  	// #64
  406738:	add	x2, x2, #0xbf0
  40673c:	bl	402190 <snprintf@plt>
  406740:	b	4066c0 <ferror@plt+0x3ff0>
  406744:	adrp	x2, 40c000 <ferror@plt+0x9930>
  406748:	mov	x4, #0x0                   	// #0
  40674c:	add	x2, x2, #0xaa0
  406750:	mov	x3, #0x0                   	// #0
  406754:	mov	w1, #0x6                   	// #6
  406758:	mov	w0, #0x2                   	// #2
  40675c:	mov	w21, #0x0                   	// #0
  406760:	bl	4091b0 <ferror@plt+0x6ae0>
  406764:	b	4066c0 <ferror@plt+0x3ff0>
  406768:	mov	w0, w21
  40676c:	bl	407a18 <ferror@plt+0x5348>
  406770:	mov	x22, x0
  406774:	bl	4089f0 <ferror@plt+0x6320>
  406778:	tst	w0, #0xff
  40677c:	b.ne	406794 <ferror@plt+0x40c4>  // b.any
  406780:	mov	w0, w21
  406784:	bl	407b58 <ferror@plt+0x5488>
  406788:	mvn	w21, w0
  40678c:	and	w21, w21, #0x1
  406790:	b	40671c <ferror@plt+0x404c>
  406794:	mov	x4, x22
  406798:	adrp	x2, 40c000 <ferror@plt+0x9930>
  40679c:	add	x2, x2, #0xaa0
  4067a0:	mov	x3, #0x0                   	// #0
  4067a4:	mov	w1, #0x6                   	// #6
  4067a8:	mov	w0, #0x2                   	// #2
  4067ac:	bl	408ef0 <ferror@plt+0x6820>
  4067b0:	mov	w0, w21
  4067b4:	bl	407b58 <ferror@plt+0x5488>
  4067b8:	mvn	w21, w0
  4067bc:	and	w21, w21, #0x1
  4067c0:	b	4066c0 <ferror@plt+0x3ff0>
  4067c4:	nop
  4067c8:	stp	x29, x30, [sp, #-128]!
  4067cc:	mov	x3, x2
  4067d0:	mov	x29, sp
  4067d4:	stp	x19, x20, [sp, #16]
  4067d8:	mov	x20, x0
  4067dc:	stp	x21, x22, [sp, #32]
  4067e0:	stp	x23, x24, [sp, #48]
  4067e4:	mov	x23, x2
  4067e8:	mov	w2, #0xa                   	// #10
  4067ec:	str	x1, [sp, #104]
  4067f0:	bl	402650 <__getdelim@plt>
  4067f4:	mov	x21, x0
  4067f8:	tbnz	x0, #63, 406910 <ferror@plt+0x4240>
  4067fc:	adrp	x22, 420000 <ferror@plt+0x1d930>
  406800:	stp	x25, x26, [sp, #64]
  406804:	mov	w1, #0x23                  	// #35
  406808:	ldr	x3, [x22, #4000]
  40680c:	stp	x27, x28, [sp, #80]
  406810:	ldr	x19, [x20]
  406814:	ldr	w2, [x3]
  406818:	mov	x0, x19
  40681c:	add	w2, w2, #0x1
  406820:	str	w2, [x3]
  406824:	bl	4024b0 <strchr@plt>
  406828:	cbz	x0, 406834 <ferror@plt+0x4164>
  40682c:	strb	wzr, [x0]
  406830:	ldr	x19, [x20]
  406834:	add	x0, sp, #0x70
  406838:	adrp	x25, 40c000 <ferror@plt+0x9930>
  40683c:	add	x27, sp, #0x78
  406840:	ldr	x22, [x22, #4000]
  406844:	add	x25, x25, #0xc30
  406848:	str	x0, [sp, #96]
  40684c:	b	4068e4 <ferror@plt+0x4214>
  406850:	stp	xzr, xzr, [sp, #112]
  406854:	bl	402650 <__getdelim@plt>
  406858:	mov	w1, #0x23                  	// #35
  40685c:	mov	x19, x0
  406860:	tbnz	x0, #63, 406928 <ferror@plt+0x4258>
  406864:	ldr	w0, [x22]
  406868:	add	w0, w0, #0x1
  40686c:	str	w0, [x22]
  406870:	strb	wzr, [x28]
  406874:	ldr	x26, [sp, #112]
  406878:	mov	x0, x26
  40687c:	bl	4024b0 <strchr@plt>
  406880:	cbz	x0, 40688c <ferror@plt+0x41bc>
  406884:	strb	wzr, [x0]
  406888:	ldr	x26, [sp, #112]
  40688c:	sub	x19, x19, #0x2
  406890:	ldr	x24, [x20]
  406894:	add	x21, x21, x19
  406898:	mov	x0, x24
  40689c:	bl	402080 <strlen@plt>
  4068a0:	mov	x28, x0
  4068a4:	mov	x0, x26
  4068a8:	bl	402080 <strlen@plt>
  4068ac:	mov	x1, x0
  4068b0:	ldr	x2, [sp, #104]
  4068b4:	add	x1, x28, x1
  4068b8:	add	x1, x1, #0x1
  4068bc:	mov	x0, x24
  4068c0:	str	x1, [x2]
  4068c4:	bl	402320 <realloc@plt>
  4068c8:	str	x0, [x20]
  4068cc:	cbz	x0, 40696c <ferror@plt+0x429c>
  4068d0:	ldr	x1, [sp, #112]
  4068d4:	bl	402270 <strcat@plt>
  4068d8:	ldr	x0, [sp, #112]
  4068dc:	bl	402450 <free@plt>
  4068e0:	ldr	x19, [x20]
  4068e4:	mov	x1, x25
  4068e8:	mov	x0, x19
  4068ec:	bl	4025b0 <strstr@plt>
  4068f0:	mov	x3, x23
  4068f4:	mov	x28, x0
  4068f8:	mov	x1, x27
  4068fc:	mov	w2, #0xa                   	// #10
  406900:	ldr	x0, [sp, #96]
  406904:	cbnz	x28, 406850 <ferror@plt+0x4180>
  406908:	ldp	x25, x26, [sp, #64]
  40690c:	ldp	x27, x28, [sp, #80]
  406910:	mov	x0, x21
  406914:	ldp	x19, x20, [sp, #16]
  406918:	ldp	x21, x22, [sp, #32]
  40691c:	ldp	x23, x24, [sp, #48]
  406920:	ldp	x29, x30, [sp], #128
  406924:	ret
  406928:	adrp	x3, 420000 <ferror@plt+0x1d930>
  40692c:	mov	x21, x0
  406930:	mov	x2, #0x1a                  	// #26
  406934:	mov	x1, #0x1                   	// #1
  406938:	ldr	x3, [x3, #3992]
  40693c:	adrp	x0, 40c000 <ferror@plt+0x9930>
  406940:	add	x0, x0, #0xc00
  406944:	ldr	x3, [x3]
  406948:	bl	4024d0 <fwrite@plt>
  40694c:	mov	x0, x21
  406950:	ldp	x19, x20, [sp, #16]
  406954:	ldp	x21, x22, [sp, #32]
  406958:	ldp	x23, x24, [sp, #48]
  40695c:	ldp	x25, x26, [sp, #64]
  406960:	ldp	x27, x28, [sp, #80]
  406964:	ldp	x29, x30, [sp], #128
  406968:	ret
  40696c:	adrp	x3, 420000 <ferror@plt+0x1d930>
  406970:	adrp	x0, 40c000 <ferror@plt+0x9930>
  406974:	mov	x2, #0xe                   	// #14
  406978:	add	x0, x0, #0xc20
  40697c:	ldr	x3, [x3, #3992]
  406980:	mov	x1, #0x1                   	// #1
  406984:	mov	x21, #0xffffffffffffffff    	// #-1
  406988:	ldr	x3, [x3]
  40698c:	bl	4024d0 <fwrite@plt>
  406990:	ldr	x0, [sp, #104]
  406994:	ldp	x25, x26, [sp, #64]
  406998:	ldp	x27, x28, [sp, #80]
  40699c:	str	xzr, [x0]
  4069a0:	b	406910 <ferror@plt+0x4240>
  4069a4:	nop
  4069a8:	stp	x29, x30, [sp, #-80]!
  4069ac:	mov	x29, sp
  4069b0:	stp	x19, x20, [sp, #16]
  4069b4:	mov	x19, x0
  4069b8:	stp	x23, x24, [sp, #48]
  4069bc:	mov	x23, x1
  4069c0:	stp	x25, x26, [sp, #64]
  4069c4:	ldrb	w0, [x0]
  4069c8:	cbz	w0, 406a8c <ferror@plt+0x43bc>
  4069cc:	stp	x21, x22, [sp, #32]
  4069d0:	adrp	x22, 40c000 <ferror@plt+0x9930>
  4069d4:	add	x22, x22, #0xcf0
  4069d8:	sub	w24, w2, #0x1
  4069dc:	add	x22, x22, #0x70
  4069e0:	mov	x20, #0x0                   	// #0
  4069e4:	mov	w25, #0x22                  	// #34
  4069e8:	b	406a10 <ferror@plt+0x4340>
  4069ec:	add	x0, x21, #0x1
  4069f0:	str	x0, [x23, x20, lsl #3]
  4069f4:	bl	4024b0 <strchr@plt>
  4069f8:	cbz	x0, 406abc <ferror@plt+0x43ec>
  4069fc:	mov	x19, x0
  406a00:	add	x20, x20, #0x1
  406a04:	strb	wzr, [x19], #1
  406a08:	ldrb	w0, [x0, #1]
  406a0c:	cbz	w0, 406a68 <ferror@plt+0x4398>
  406a10:	mov	x1, x22
  406a14:	mov	x0, x19
  406a18:	bl	4024a0 <strspn@plt>
  406a1c:	ldrb	w1, [x19, x0]
  406a20:	add	x21, x19, x0
  406a24:	mov	w26, w20
  406a28:	cbz	w1, 406a68 <ferror@plt+0x4398>
  406a2c:	cmp	w24, w20
  406a30:	b.le	406a94 <ferror@plt+0x43c4>
  406a34:	cmp	w1, #0x27
  406a38:	add	w26, w20, #0x1
  406a3c:	ccmp	w1, w25, #0x4, ne  // ne = any
  406a40:	b.eq	4069ec <ferror@plt+0x431c>  // b.none
  406a44:	str	x21, [x23, x20, lsl #3]
  406a48:	mov	x1, x22
  406a4c:	mov	x0, x21
  406a50:	bl	4025e0 <strcspn@plt>
  406a54:	mov	x1, x0
  406a58:	add	x0, x21, x0
  406a5c:	ldrb	w1, [x21, x1]
  406a60:	cbnz	w1, 4069fc <ferror@plt+0x432c>
  406a64:	nop
  406a68:	ldp	x21, x22, [sp, #32]
  406a6c:	add	x23, x23, w26, sxtw #3
  406a70:	mov	w0, w26
  406a74:	ldp	x19, x20, [sp, #16]
  406a78:	ldp	x25, x26, [sp, #64]
  406a7c:	str	xzr, [x23]
  406a80:	ldp	x23, x24, [sp, #48]
  406a84:	ldp	x29, x30, [sp], #80
  406a88:	ret
  406a8c:	mov	w26, #0x0                   	// #0
  406a90:	b	406a70 <ferror@plt+0x43a0>
  406a94:	adrp	x3, 420000 <ferror@plt+0x1d930>
  406a98:	mov	x2, #0x1e                  	// #30
  406a9c:	mov	x1, #0x1                   	// #1
  406aa0:	adrp	x0, 40c000 <ferror@plt+0x9930>
  406aa4:	ldr	x3, [x3, #3992]
  406aa8:	add	x0, x0, #0xc38
  406aac:	ldr	x3, [x3]
  406ab0:	bl	4024d0 <fwrite@plt>
  406ab4:	mov	w0, #0x1                   	// #1
  406ab8:	bl	402090 <exit@plt>
  406abc:	adrp	x3, 420000 <ferror@plt+0x1d930>
  406ac0:	mov	x2, #0x1b                  	// #27
  406ac4:	mov	x1, #0x1                   	// #1
  406ac8:	adrp	x0, 40c000 <ferror@plt+0x9930>
  406acc:	ldr	x3, [x3, #3992]
  406ad0:	add	x0, x0, #0xc58
  406ad4:	ldr	x3, [x3]
  406ad8:	bl	4024d0 <fwrite@plt>
  406adc:	mov	w0, #0x1                   	// #1
  406ae0:	bl	402090 <exit@plt>
  406ae4:	nop
  406ae8:	stp	x29, x30, [sp, #-64]!
  406aec:	mov	x29, sp
  406af0:	ldr	w2, [x1, #16]
  406af4:	stp	x19, x20, [sp, #16]
  406af8:	mov	x20, x0
  406afc:	add	x0, sp, #0x38
  406b00:	str	x21, [sp, #32]
  406b04:	ldr	w21, [x1, #20]
  406b08:	str	x2, [sp, #56]
  406b0c:	bl	4021b0 <localtime@plt>
  406b10:	bl	402570 <asctime@plt>
  406b14:	mov	x19, x0
  406b18:	bl	402080 <strlen@plt>
  406b1c:	add	x4, x19, x0
  406b20:	mov	x3, x21
  406b24:	mov	x2, x19
  406b28:	mov	x0, x20
  406b2c:	adrp	x1, 40c000 <ferror@plt+0x9930>
  406b30:	sturb	wzr, [x4, #-1]
  406b34:	add	x1, x1, #0xc78
  406b38:	bl	402690 <fprintf@plt>
  406b3c:	ldp	x19, x20, [sp, #16]
  406b40:	ldr	x21, [sp, #32]
  406b44:	ldp	x29, x30, [sp], #64
  406b48:	ret
  406b4c:	nop
  406b50:	stp	x29, x30, [sp, #-32]!
  406b54:	mov	w2, w0
  406b58:	mov	x0, x1
  406b5c:	mov	x29, sp
  406b60:	str	x19, [sp, #16]
  406b64:	mov	x19, x1
  406b68:	adrp	x1, 40b000 <ferror@plt+0x8930>
  406b6c:	add	x1, x1, #0xc80
  406b70:	bl	402130 <sprintf@plt>
  406b74:	mov	x0, x19
  406b78:	ldr	x19, [sp, #16]
  406b7c:	ldp	x29, x30, [sp], #32
  406b80:	ret
  406b84:	nop
  406b88:	stp	x29, x30, [sp, #-64]!
  406b8c:	mov	x29, sp
  406b90:	stp	x19, x20, [sp, #16]
  406b94:	mov	x20, x1
  406b98:	stp	x21, x22, [sp, #32]
  406b9c:	mov	x21, x0
  406ba0:	mov	x0, x1
  406ba4:	bl	402080 <strlen@plt>
  406ba8:	cmp	x0, #0x17
  406bac:	b.ne	406c3c <ferror@plt+0x456c>  // b.any
  406bb0:	add	x19, x20, #0x2
  406bb4:	add	x1, x20, #0x17
  406bb8:	mov	x2, x19
  406bbc:	nop
  406bc0:	ldrb	w0, [x2]
  406bc4:	add	x2, x2, #0x3
  406bc8:	cmp	w0, #0x3a
  406bcc:	b.ne	406c3c <ferror@plt+0x456c>  // b.any
  406bd0:	cmp	x2, x1
  406bd4:	b.ne	406bc0 <ferror@plt+0x44f0>  // b.any
  406bd8:	add	x22, sp, #0x38
  406bdc:	mov	w20, #0x38                  	// #56
  406be0:	str	xzr, [x21]
  406be4:	nop
  406be8:	mov	w2, #0x10                  	// #16
  406bec:	mov	x1, x22
  406bf0:	sub	x0, x19, #0x2
  406bf4:	bl	402070 <strtoul@plt>
  406bf8:	ldr	x2, [sp, #56]
  406bfc:	cmp	x0, #0xff
  406c00:	lsl	x0, x0, x20
  406c04:	sub	w20, w20, #0x8
  406c08:	ccmp	x2, x19, #0x0, ls  // ls = plast
  406c0c:	b.ne	406c3c <ferror@plt+0x456c>  // b.any
  406c10:	ldr	x2, [x21]
  406c14:	add	x19, x19, #0x3
  406c18:	cmn	w20, #0x8
  406c1c:	orr	x0, x2, x0
  406c20:	str	x0, [x21]
  406c24:	b.ne	406be8 <ferror@plt+0x4518>  // b.any
  406c28:	mov	w0, #0x0                   	// #0
  406c2c:	ldp	x19, x20, [sp, #16]
  406c30:	ldp	x21, x22, [sp, #32]
  406c34:	ldp	x29, x30, [sp], #64
  406c38:	ret
  406c3c:	mov	w0, #0xffffffff            	// #-1
  406c40:	ldp	x19, x20, [sp, #16]
  406c44:	ldp	x21, x22, [sp, #32]
  406c48:	ldp	x29, x30, [sp], #64
  406c4c:	ret
  406c50:	cmp	w0, #0x5
  406c54:	mov	w0, w1
  406c58:	b.ne	406c70 <ferror@plt+0x45a0>  // b.any
  406c5c:	cmp	w1, #0x80
  406c60:	b.eq	406c74 <ferror@plt+0x45a4>  // b.none
  406c64:	cmp	w1, #0x81
  406c68:	mov	w1, #0xa                   	// #10
  406c6c:	csel	w0, w0, w1, ne  // ne = any
  406c70:	ret
  406c74:	mov	w0, #0x2                   	// #2
  406c78:	ret
  406c7c:	nop
  406c80:	sub	sp, sp, #0x990
  406c84:	stp	x29, x30, [sp]
  406c88:	mov	x29, sp
  406c8c:	stp	x21, x22, [sp, #32]
  406c90:	ldr	x22, [x1, #184]
  406c94:	stp	x19, x20, [sp, #16]
  406c98:	mov	x19, x0
  406c9c:	str	x23, [sp, #48]
  406ca0:	mov	x20, x0
  406ca4:	mov	w23, #0xc0                  	// #192
  406ca8:	cbz	x22, 406d2c <ferror@plt+0x465c>
  406cac:	ldrh	w0, [x22]
  406cb0:	sxtw	x21, w23
  406cb4:	sub	w0, w0, #0x4
  406cb8:	cmp	w23, w0
  406cbc:	b.gt	406d10 <ferror@plt+0x4640>
  406cc0:	mov	x2, x21
  406cc4:	add	x1, x22, #0x4
  406cc8:	mov	x0, x20
  406ccc:	bl	402050 <memcpy@plt>
  406cd0:	cmp	x20, x19
  406cd4:	b.eq	406cf4 <ferror@plt+0x4624>  // b.none
  406cd8:	mov	x1, #0x0                   	// #0
  406cdc:	nop
  406ce0:	ldr	w2, [x20, x1, lsl #2]
  406ce4:	str	x2, [x19, x1, lsl #3]
  406ce8:	add	x1, x1, #0x1
  406cec:	cmp	x1, #0x18
  406cf0:	b.ne	406ce0 <ferror@plt+0x4610>  // b.any
  406cf4:	mov	w0, w23
  406cf8:	ldp	x29, x30, [sp]
  406cfc:	ldp	x19, x20, [sp, #16]
  406d00:	ldp	x21, x22, [sp, #32]
  406d04:	ldr	x23, [sp, #48]
  406d08:	add	sp, sp, #0x990
  406d0c:	ret
  406d10:	sub	w2, w23, w0
  406d14:	sxtw	x21, w0
  406d18:	add	x0, x20, x21
  406d1c:	mov	w1, #0x0                   	// #0
  406d20:	sxtw	x2, w2
  406d24:	bl	4022a0 <memset@plt>
  406d28:	b	406cc0 <ferror@plt+0x45f0>
  406d2c:	ldr	x22, [x1, #56]
  406d30:	add	x20, sp, #0x48
  406d34:	mov	w23, #0x60                  	// #96
  406d38:	cbnz	x22, 406cac <ferror@plt+0x45dc>
  406d3c:	ldr	x2, [x1, #96]
  406d40:	cbz	x2, 406dd8 <ferror@plt+0x4708>
  406d44:	ldrh	w3, [x2], #4
  406d48:	add	x0, sp, #0x48
  406d4c:	mov	w1, #0x128                 	// #296
  406d50:	sub	w3, w3, #0x4
  406d54:	bl	40b9b0 <ferror@plt+0x92e0>
  406d58:	ldr	x0, [sp, #96]
  406d5c:	cbz	x0, 406dd0 <ferror@plt+0x4700>
  406d60:	stp	xzr, xzr, [x19]
  406d64:	stp	xzr, xzr, [x19, #16]
  406d68:	stp	xzr, xzr, [x19, #32]
  406d6c:	stp	xzr, xzr, [x19, #48]
  406d70:	stp	xzr, xzr, [x19, #64]
  406d74:	stp	xzr, xzr, [x19, #80]
  406d78:	stp	xzr, xzr, [x19, #96]
  406d7c:	stp	xzr, xzr, [x19, #112]
  406d80:	stp	xzr, xzr, [x19, #128]
  406d84:	stp	xzr, xzr, [x19, #144]
  406d88:	stp	xzr, xzr, [x19, #160]
  406d8c:	stp	xzr, xzr, [x19, #176]
  406d90:	ldur	x1, [x0, #12]
  406d94:	str	x1, [x19]
  406d98:	ldur	x1, [x0, #20]
  406d9c:	str	x1, [x19, #16]
  406da0:	ldur	x1, [x0, #44]
  406da4:	str	x1, [x19, #8]
  406da8:	ldur	x1, [x0, #52]
  406dac:	str	x1, [x19, #24]
  406db0:	ldur	x1, [x0, #108]
  406db4:	str	x1, [x19, #32]
  406db8:	ldur	x1, [x0, #116]
  406dbc:	str	x1, [x19, #40]
  406dc0:	ldur	x1, [x0, #188]
  406dc4:	str	x1, [x19, #64]
  406dc8:	ldur	x0, [x0, #252]
  406dcc:	str	x0, [x19, #104]
  406dd0:	mov	w23, #0xc0                  	// #192
  406dd4:	b	406cf4 <ferror@plt+0x4624>
  406dd8:	mov	w23, #0xffffffff            	// #-1
  406ddc:	b	406cf4 <ferror@plt+0x4624>
  406de0:	stp	x29, x30, [sp, #-48]!
  406de4:	mov	x29, sp
  406de8:	stp	x19, x20, [sp, #16]
  406dec:	mov	x19, x2
  406df0:	stp	x21, x22, [sp, #32]
  406df4:	mov	x21, x1
  406df8:	mov	x22, x0
  406dfc:	mov	x0, x1
  406e00:	bl	402080 <strlen@plt>
  406e04:	mov	x20, x0
  406e08:	cbnz	x19, 406e20 <ferror@plt+0x4750>
  406e0c:	mov	x0, x20
  406e10:	ldp	x19, x20, [sp, #16]
  406e14:	ldp	x21, x22, [sp, #32]
  406e18:	ldp	x29, x30, [sp], #48
  406e1c:	ret
  406e20:	sub	x19, x19, #0x1
  406e24:	mov	x1, x21
  406e28:	cmp	x19, x0
  406e2c:	mov	x0, x22
  406e30:	csel	x19, x19, x20, ls  // ls = plast
  406e34:	mov	x2, x19
  406e38:	bl	402050 <memcpy@plt>
  406e3c:	strb	wzr, [x22, x19]
  406e40:	mov	x0, x20
  406e44:	ldp	x19, x20, [sp, #16]
  406e48:	ldp	x21, x22, [sp, #32]
  406e4c:	ldp	x29, x30, [sp], #48
  406e50:	ret
  406e54:	nop
  406e58:	stp	x29, x30, [sp, #-48]!
  406e5c:	mov	x29, sp
  406e60:	stp	x19, x20, [sp, #16]
  406e64:	mov	x20, x2
  406e68:	stp	x21, x22, [sp, #32]
  406e6c:	mov	x21, x1
  406e70:	mov	x22, x0
  406e74:	bl	402080 <strlen@plt>
  406e78:	mov	x19, x0
  406e7c:	cmp	x0, x20
  406e80:	b.cc	406ea0 <ferror@plt+0x47d0>  // b.lo, b.ul, b.last
  406e84:	mov	x0, x21
  406e88:	bl	402080 <strlen@plt>
  406e8c:	add	x0, x0, x19
  406e90:	ldp	x19, x20, [sp, #16]
  406e94:	ldp	x21, x22, [sp, #32]
  406e98:	ldp	x29, x30, [sp], #48
  406e9c:	ret
  406ea0:	sub	x2, x20, x0
  406ea4:	mov	x1, x21
  406ea8:	add	x0, x22, x0
  406eac:	bl	406de0 <ferror@plt+0x4710>
  406eb0:	add	x0, x0, x19
  406eb4:	ldp	x19, x20, [sp, #16]
  406eb8:	ldp	x21, x22, [sp, #32]
  406ebc:	ldp	x29, x30, [sp], #48
  406ec0:	ret
  406ec4:	nop
  406ec8:	stp	x29, x30, [sp, #-48]!
  406ecc:	mov	x29, sp
  406ed0:	bl	402140 <getuid@plt>
  406ed4:	cbnz	w0, 406ee0 <ferror@plt+0x4810>
  406ed8:	ldp	x29, x30, [sp], #48
  406edc:	ret
  406ee0:	bl	4020f0 <geteuid@plt>
  406ee4:	cbz	w0, 406ed8 <ferror@plt+0x4808>
  406ee8:	str	x19, [sp, #16]
  406eec:	bl	402420 <cap_get_proc@plt>
  406ef0:	mov	x19, x0
  406ef4:	cbz	x0, 406f40 <ferror@plt+0x4870>
  406ef8:	add	x3, sp, #0x2c
  406efc:	mov	w2, #0x2                   	// #2
  406f00:	mov	w1, #0xc                   	// #12
  406f04:	bl	402300 <cap_get_flag@plt>
  406f08:	cbnz	w0, 406f40 <ferror@plt+0x4870>
  406f0c:	ldr	w0, [sp, #44]
  406f10:	cbnz	w0, 406f2c <ferror@plt+0x485c>
  406f14:	mov	x0, x19
  406f18:	bl	402530 <cap_clear@plt>
  406f1c:	cbnz	w0, 406f40 <ferror@plt+0x4870>
  406f20:	mov	x0, x19
  406f24:	bl	402340 <cap_set_proc@plt>
  406f28:	cbnz	w0, 406f40 <ferror@plt+0x4870>
  406f2c:	mov	x0, x19
  406f30:	bl	402580 <cap_free@plt>
  406f34:	ldr	x19, [sp, #16]
  406f38:	ldp	x29, x30, [sp], #48
  406f3c:	ret
  406f40:	mov	w0, #0x1                   	// #1
  406f44:	bl	402090 <exit@plt>
  406f48:	stp	x29, x30, [sp, #-64]!
  406f4c:	mov	x29, sp
  406f50:	stp	x19, x20, [sp, #16]
  406f54:	mov	x19, x1
  406f58:	str	x21, [sp, #32]
  406f5c:	mov	x21, x0
  406f60:	mov	x0, x1
  406f64:	add	x1, sp, #0x38
  406f68:	bl	4020e0 <strtod@plt>
  406f6c:	ldr	x20, [sp, #56]
  406f70:	cmp	x20, x19
  406f74:	b.eq	40708c <ferror@plt+0x49bc>  // b.none
  406f78:	str	d8, [sp, #40]
  406f7c:	fmov	d8, d0
  406f80:	ldrb	w0, [x20]
  406f84:	cbz	w0, 407058 <ferror@plt+0x4988>
  406f88:	adrp	x1, 40d000 <ferror@plt+0xa930>
  406f8c:	mov	x0, x20
  406f90:	add	x1, x1, #0x200
  406f94:	bl	402310 <strcasecmp@plt>
  406f98:	cbz	w0, 407048 <ferror@plt+0x4978>
  406f9c:	adrp	x1, 40c000 <ferror@plt+0x9930>
  406fa0:	mov	x0, x20
  406fa4:	add	x1, x1, #0x860
  406fa8:	bl	402310 <strcasecmp@plt>
  406fac:	cbz	w0, 407048 <ferror@plt+0x4978>
  406fb0:	adrp	x1, 40c000 <ferror@plt+0x9930>
  406fb4:	mov	x0, x20
  406fb8:	add	x1, x1, #0x868
  406fbc:	bl	402310 <strcasecmp@plt>
  406fc0:	cbz	w0, 407048 <ferror@plt+0x4978>
  406fc4:	adrp	x1, 40c000 <ferror@plt+0x9930>
  406fc8:	mov	x0, x20
  406fcc:	add	x1, x1, #0x870
  406fd0:	bl	402310 <strcasecmp@plt>
  406fd4:	cbz	w0, 407078 <ferror@plt+0x49a8>
  406fd8:	adrp	x1, 40c000 <ferror@plt+0x9930>
  406fdc:	mov	x0, x20
  406fe0:	add	x1, x1, #0x878
  406fe4:	bl	402310 <strcasecmp@plt>
  406fe8:	cbz	w0, 407078 <ferror@plt+0x49a8>
  406fec:	adrp	x1, 40c000 <ferror@plt+0x9930>
  406ff0:	mov	x0, x20
  406ff4:	add	x1, x1, #0x880
  406ff8:	bl	402310 <strcasecmp@plt>
  406ffc:	cbz	w0, 407078 <ferror@plt+0x49a8>
  407000:	adrp	x1, 40c000 <ferror@plt+0x9930>
  407004:	mov	x0, x20
  407008:	add	x1, x1, #0xc90
  40700c:	bl	402310 <strcasecmp@plt>
  407010:	cbz	w0, 407058 <ferror@plt+0x4988>
  407014:	adrp	x1, 40c000 <ferror@plt+0x9930>
  407018:	mov	x0, x20
  40701c:	add	x1, x1, #0xc98
  407020:	bl	402310 <strcasecmp@plt>
  407024:	cbz	w0, 407058 <ferror@plt+0x4988>
  407028:	adrp	x1, 40c000 <ferror@plt+0x9930>
  40702c:	mov	x0, x20
  407030:	add	x1, x1, #0xca0
  407034:	bl	402310 <strcasecmp@plt>
  407038:	cbz	w0, 407058 <ferror@plt+0x4988>
  40703c:	mov	w0, #0xffffffff            	// #-1
  407040:	ldr	d8, [sp, #40]
  407044:	b	407068 <ferror@plt+0x4998>
  407048:	mov	x0, #0x848000000000        	// #145685290680320
  40704c:	movk	x0, #0x412e, lsl #48
  407050:	fmov	d0, x0
  407054:	fmul	d8, d8, d0
  407058:	fcvtzu	w1, d8
  40705c:	mov	w0, #0x0                   	// #0
  407060:	ldr	d8, [sp, #40]
  407064:	str	w1, [x21]
  407068:	ldp	x19, x20, [sp, #16]
  40706c:	ldr	x21, [sp, #32]
  407070:	ldp	x29, x30, [sp], #64
  407074:	ret
  407078:	mov	x0, #0x400000000000        	// #70368744177664
  40707c:	movk	x0, #0x408f, lsl #48
  407080:	fmov	d0, x0
  407084:	fmul	d8, d8, d0
  407088:	b	407058 <ferror@plt+0x4988>
  40708c:	mov	w0, #0xffffffff            	// #-1
  407090:	b	407068 <ferror@plt+0x4998>
  407094:	nop
  407098:	stp	x29, x30, [sp, #-32]!
  40709c:	mov	w3, w0
  4070a0:	mov	w0, #0x423f                	// #16959
  4070a4:	mov	x29, sp
  4070a8:	str	x19, [sp, #16]
  4070ac:	movk	w0, #0xf, lsl #16
  4070b0:	ucvtf	d0, w3
  4070b4:	cmp	w3, w0
  4070b8:	mov	x19, x1
  4070bc:	b.hi	407120 <ferror@plt+0x4a50>  // b.pmore
  4070c0:	cmp	w3, #0x3e7
  4070c4:	b.hi	4070ec <ferror@plt+0x4a1c>  // b.pmore
  4070c8:	mov	x0, x19
  4070cc:	mov	x1, #0x3f                  	// #63
  4070d0:	adrp	x2, 40c000 <ferror@plt+0x9930>
  4070d4:	add	x2, x2, #0xcb8
  4070d8:	bl	402190 <snprintf@plt>
  4070dc:	mov	x0, x19
  4070e0:	ldr	x19, [sp, #16]
  4070e4:	ldp	x29, x30, [sp], #32
  4070e8:	ret
  4070ec:	mov	x0, #0x400000000000        	// #70368744177664
  4070f0:	mov	x1, #0x3f                  	// #63
  4070f4:	movk	x0, #0x408f, lsl #48
  4070f8:	fmov	d1, x0
  4070fc:	adrp	x2, 40c000 <ferror@plt+0x9930>
  407100:	mov	x0, x19
  407104:	fdiv	d0, d0, d1
  407108:	add	x2, x2, #0xcb0
  40710c:	bl	402190 <snprintf@plt>
  407110:	mov	x0, x19
  407114:	ldr	x19, [sp, #16]
  407118:	ldp	x29, x30, [sp], #32
  40711c:	ret
  407120:	mov	x0, #0x848000000000        	// #145685290680320
  407124:	mov	x1, #0x3f                  	// #63
  407128:	movk	x0, #0x412e, lsl #48
  40712c:	fmov	d1, x0
  407130:	adrp	x2, 40c000 <ferror@plt+0x9930>
  407134:	mov	x0, x19
  407138:	fdiv	d0, d0, d1
  40713c:	add	x2, x2, #0xca8
  407140:	bl	402190 <snprintf@plt>
  407144:	mov	x0, x19
  407148:	ldr	x19, [sp, #16]
  40714c:	ldp	x29, x30, [sp], #32
  407150:	ret
  407154:	nop
  407158:	stp	x29, x30, [sp, #-64]!
  40715c:	mov	x29, sp
  407160:	stp	x19, x20, [sp, #16]
  407164:	mov	x19, x1
  407168:	str	x21, [sp, #32]
  40716c:	mov	x21, x0
  407170:	mov	x0, x1
  407174:	add	x1, sp, #0x38
  407178:	bl	4020e0 <strtod@plt>
  40717c:	ldr	x20, [sp, #56]
  407180:	cmp	x20, x19
  407184:	b.eq	4072ec <ferror@plt+0x4c1c>  // b.none
  407188:	str	d8, [sp, #40]
  40718c:	fmov	d8, d0
  407190:	ldrb	w0, [x20]
  407194:	cbz	w0, 4072a4 <ferror@plt+0x4bd4>
  407198:	adrp	x1, 40d000 <ferror@plt+0xa930>
  40719c:	mov	x0, x20
  4071a0:	add	x1, x1, #0x200
  4071a4:	bl	402310 <strcasecmp@plt>
  4071a8:	cbz	w0, 407294 <ferror@plt+0x4bc4>
  4071ac:	adrp	x1, 40c000 <ferror@plt+0x9930>
  4071b0:	mov	x0, x20
  4071b4:	add	x1, x1, #0x860
  4071b8:	bl	402310 <strcasecmp@plt>
  4071bc:	cbz	w0, 407294 <ferror@plt+0x4bc4>
  4071c0:	adrp	x1, 40c000 <ferror@plt+0x9930>
  4071c4:	mov	x0, x20
  4071c8:	add	x1, x1, #0x868
  4071cc:	bl	402310 <strcasecmp@plt>
  4071d0:	cbz	w0, 407294 <ferror@plt+0x4bc4>
  4071d4:	adrp	x1, 40c000 <ferror@plt+0x9930>
  4071d8:	mov	x0, x20
  4071dc:	add	x1, x1, #0x870
  4071e0:	bl	402310 <strcasecmp@plt>
  4071e4:	cbz	w0, 4072c4 <ferror@plt+0x4bf4>
  4071e8:	adrp	x1, 40c000 <ferror@plt+0x9930>
  4071ec:	mov	x0, x20
  4071f0:	add	x1, x1, #0x878
  4071f4:	bl	402310 <strcasecmp@plt>
  4071f8:	cbz	w0, 4072c4 <ferror@plt+0x4bf4>
  4071fc:	adrp	x1, 40c000 <ferror@plt+0x9930>
  407200:	mov	x0, x20
  407204:	add	x1, x1, #0x880
  407208:	bl	402310 <strcasecmp@plt>
  40720c:	cbz	w0, 4072c4 <ferror@plt+0x4bf4>
  407210:	adrp	x1, 40c000 <ferror@plt+0x9930>
  407214:	mov	x0, x20
  407218:	add	x1, x1, #0xc90
  40721c:	bl	402310 <strcasecmp@plt>
  407220:	cbz	w0, 4072d8 <ferror@plt+0x4c08>
  407224:	adrp	x1, 40c000 <ferror@plt+0x9930>
  407228:	mov	x0, x20
  40722c:	add	x1, x1, #0xc98
  407230:	bl	402310 <strcasecmp@plt>
  407234:	cbz	w0, 4072d8 <ferror@plt+0x4c08>
  407238:	adrp	x1, 40c000 <ferror@plt+0x9930>
  40723c:	mov	x0, x20
  407240:	add	x1, x1, #0xca0
  407244:	bl	402310 <strcasecmp@plt>
  407248:	cbz	w0, 4072d8 <ferror@plt+0x4c08>
  40724c:	adrp	x1, 40c000 <ferror@plt+0x9930>
  407250:	mov	x0, x20
  407254:	add	x1, x1, #0x3f8
  407258:	bl	402310 <strcasecmp@plt>
  40725c:	cbz	w0, 4072a4 <ferror@plt+0x4bd4>
  407260:	adrp	x1, 40c000 <ferror@plt+0x9930>
  407264:	mov	x0, x20
  407268:	add	x1, x1, #0xcc0
  40726c:	bl	402310 <strcasecmp@plt>
  407270:	cbz	w0, 4072a4 <ferror@plt+0x4bd4>
  407274:	adrp	x1, 40c000 <ferror@plt+0x9930>
  407278:	mov	x0, x20
  40727c:	add	x1, x1, #0xcc8
  407280:	bl	402310 <strcasecmp@plt>
  407284:	cbz	w0, 4072a4 <ferror@plt+0x4bd4>
  407288:	mov	w0, #0xffffffff            	// #-1
  40728c:	ldr	d8, [sp, #40]
  407290:	b	4072b4 <ferror@plt+0x4be4>
  407294:	mov	x0, #0xcd6500000000        	// #225833675390976
  407298:	movk	x0, #0x41cd, lsl #48
  40729c:	fmov	d0, x0
  4072a0:	fmul	d8, d8, d0
  4072a4:	fcvtzs	d8, d8
  4072a8:	mov	w0, #0x0                   	// #0
  4072ac:	str	d8, [x21]
  4072b0:	ldr	d8, [sp, #40]
  4072b4:	ldp	x19, x20, [sp, #16]
  4072b8:	ldr	x21, [sp, #32]
  4072bc:	ldp	x29, x30, [sp], #64
  4072c0:	ret
  4072c4:	mov	x0, #0x848000000000        	// #145685290680320
  4072c8:	movk	x0, #0x412e, lsl #48
  4072cc:	fmov	d0, x0
  4072d0:	fmul	d8, d8, d0
  4072d4:	b	4072a4 <ferror@plt+0x4bd4>
  4072d8:	mov	x0, #0x400000000000        	// #70368744177664
  4072dc:	movk	x0, #0x408f, lsl #48
  4072e0:	fmov	d0, x0
  4072e4:	fmul	d8, d8, d0
  4072e8:	b	4072a4 <ferror@plt+0x4bd4>
  4072ec:	mov	w0, #0xffffffff            	// #-1
  4072f0:	b	4072b4 <ferror@plt+0x4be4>
  4072f4:	nop
  4072f8:	stp	x29, x30, [sp, #-32]!
  4072fc:	mov	x3, x0
  407300:	mov	x0, #0xc9ff                	// #51711
  407304:	mov	x29, sp
  407308:	str	x19, [sp, #16]
  40730c:	movk	x0, #0x3b9a, lsl #16
  407310:	scvtf	d0, x3
  407314:	cmp	x3, x0
  407318:	mov	x19, x1
  40731c:	b.gt	4073a0 <ferror@plt+0x4cd0>
  407320:	mov	x0, #0x423f                	// #16959
  407324:	movk	x0, #0xf, lsl #16
  407328:	cmp	x3, x0
  40732c:	b.gt	40736c <ferror@plt+0x4c9c>
  407330:	cmp	x3, #0x3e7
  407334:	b.le	4073d4 <ferror@plt+0x4d04>
  407338:	mov	x0, #0x400000000000        	// #70368744177664
  40733c:	mov	x1, #0x3f                  	// #63
  407340:	movk	x0, #0x408f, lsl #48
  407344:	fmov	d1, x0
  407348:	adrp	x2, 40c000 <ferror@plt+0x9930>
  40734c:	mov	x0, x19
  407350:	fdiv	d0, d0, d1
  407354:	add	x2, x2, #0xce0
  407358:	bl	402190 <snprintf@plt>
  40735c:	mov	x0, x19
  407360:	ldr	x19, [sp, #16]
  407364:	ldp	x29, x30, [sp], #32
  407368:	ret
  40736c:	mov	x0, #0x848000000000        	// #145685290680320
  407370:	mov	x1, #0x3f                  	// #63
  407374:	movk	x0, #0x412e, lsl #48
  407378:	fmov	d1, x0
  40737c:	adrp	x2, 40c000 <ferror@plt+0x9930>
  407380:	mov	x0, x19
  407384:	fdiv	d0, d0, d1
  407388:	add	x2, x2, #0xcd8
  40738c:	bl	402190 <snprintf@plt>
  407390:	mov	x0, x19
  407394:	ldr	x19, [sp, #16]
  407398:	ldp	x29, x30, [sp], #32
  40739c:	ret
  4073a0:	mov	x0, #0xcd6500000000        	// #225833675390976
  4073a4:	mov	x1, #0x3f                  	// #63
  4073a8:	movk	x0, #0x41cd, lsl #48
  4073ac:	fmov	d1, x0
  4073b0:	adrp	x2, 40c000 <ferror@plt+0x9930>
  4073b4:	mov	x0, x19
  4073b8:	fdiv	d0, d0, d1
  4073bc:	add	x2, x2, #0xcd0
  4073c0:	bl	402190 <snprintf@plt>
  4073c4:	mov	x0, x19
  4073c8:	ldr	x19, [sp, #16]
  4073cc:	ldp	x29, x30, [sp], #32
  4073d0:	ret
  4073d4:	mov	x0, x19
  4073d8:	mov	x1, #0x3f                  	// #63
  4073dc:	adrp	x2, 40c000 <ferror@plt+0x9930>
  4073e0:	add	x2, x2, #0xce8
  4073e4:	bl	402190 <snprintf@plt>
  4073e8:	mov	x0, x19
  4073ec:	ldr	x19, [sp, #16]
  4073f0:	ldp	x29, x30, [sp], #32
  4073f4:	ret
  4073f8:	ldr	x1, [x0, #48]
  4073fc:	ldr	x2, [x1], #-48
  407400:	cmp	x0, x1
  407404:	b.eq	407464 <ferror@plt+0x4d94>  // b.none
  407408:	stp	x29, x30, [sp, #-32]!
  40740c:	mov	x29, sp
  407410:	stp	x19, x20, [sp, #16]
  407414:	mov	x20, x0
  407418:	sub	x19, x2, #0x30
  40741c:	nop
  407420:	ldp	x3, x4, [x1, #16]
  407424:	mov	x0, x1
  407428:	str	x3, [x4]
  40742c:	cbz	x3, 407434 <ferror@plt+0x4d64>
  407430:	str	x4, [x3, #8]
  407434:	ldr	x1, [x1, #56]
  407438:	str	x1, [x2, #8]
  40743c:	str	x2, [x1]
  407440:	bl	402450 <free@plt>
  407444:	ldr	x2, [x19, #48]
  407448:	mov	x1, x19
  40744c:	cmp	x20, x19
  407450:	sub	x19, x2, #0x30
  407454:	b.ne	407420 <ferror@plt+0x4d50>  // b.any
  407458:	ldp	x19, x20, [sp, #16]
  40745c:	ldp	x29, x30, [sp], #32
  407460:	ret
  407464:	ret
  407468:	ldrb	w1, [x0]
  40746c:	mov	x2, x0
  407470:	mov	w0, #0x1505                	// #5381
  407474:	cbz	w1, 407488 <ferror@plt+0x4db8>
  407478:	add	w3, w1, w0, lsl #5
  40747c:	ldrb	w1, [x2, #1]!
  407480:	add	w0, w0, w3
  407484:	cbnz	w1, 407478 <ferror@plt+0x4da8>
  407488:	ret
  40748c:	nop
  407490:	stp	x29, x30, [sp, #-64]!
  407494:	mov	x29, sp
  407498:	stp	x19, x20, [sp, #16]
  40749c:	mov	x20, x2
  4074a0:	stp	x21, x22, [sp, #32]
  4074a4:	mov	x21, x1
  4074a8:	mov	x22, x0
  4074ac:	mov	x0, x1
  4074b0:	stp	x23, x24, [sp, #48]
  4074b4:	bl	402080 <strlen@plt>
  4074b8:	mov	x23, x0
  4074bc:	add	x0, x0, #0x41
  4074c0:	bl	402210 <malloc@plt>
  4074c4:	mov	x19, x0
  4074c8:	cbz	x0, 407548 <ferror@plt+0x4e78>
  4074cc:	ldr	w24, [x22, #4]
  4074d0:	add	x2, x23, #0x1
  4074d4:	mov	x1, x21
  4074d8:	add	x0, x0, #0x40
  4074dc:	str	w24, [x19, #36]
  4074e0:	bl	402050 <memcpy@plt>
  4074e4:	ldrh	w1, [x22, #2]
  4074e8:	add	x0, x19, #0x30
  4074ec:	ldr	w2, [x22, #8]
  4074f0:	str	w2, [x19, #32]
  4074f4:	strh	w1, [x19, #40]
  4074f8:	cbz	x20, 407560 <ferror@plt+0x4e90>
  4074fc:	ldr	x1, [x20, #56]
  407500:	add	x2, x20, #0x30
  407504:	stp	x2, x1, [x19, #48]
  407508:	str	x0, [x20, #56]
  40750c:	str	x0, [x1]
  407510:	mov	x0, x21
  407514:	bl	407468 <ferror@plt+0x4d98>
  407518:	adrp	x1, 421000 <ferror@plt+0x1e930>
  40751c:	and	x0, x0, #0x3ff
  407520:	add	x2, x1, #0xdc8
  407524:	add	x3, x19, #0x10
  407528:	ldr	x2, [x2, x0, lsl #3]
  40752c:	str	x2, [x19, #16]
  407530:	cbz	x2, 407538 <ferror@plt+0x4e68>
  407534:	str	x3, [x2, #8]
  407538:	add	x1, x1, #0xdc8
  40753c:	add	x2, x1, x0, lsl #3
  407540:	str	x2, [x19, #24]
  407544:	str	x3, [x1, x0, lsl #3]
  407548:	mov	x0, x19
  40754c:	ldp	x19, x20, [sp, #16]
  407550:	ldp	x21, x22, [sp, #32]
  407554:	ldp	x23, x24, [sp, #48]
  407558:	ldp	x29, x30, [sp], #64
  40755c:	ret
  407560:	and	x24, x24, #0x3ff
  407564:	adrp	x1, 423000 <stdout@@GLIBC_2.17+0x1c80>
  407568:	add	x2, x1, #0xdc8
  40756c:	ldr	x2, [x2, x24, lsl #3]
  407570:	str	x2, [x19]
  407574:	cbz	x2, 40757c <ferror@plt+0x4eac>
  407578:	str	x19, [x2, #8]
  40757c:	add	x1, x1, #0xdc8
  407580:	stp	x0, x0, [x19, #48]
  407584:	add	x2, x1, x24, lsl #3
  407588:	str	x2, [x19, #8]
  40758c:	str	x19, [x1, x24, lsl #3]
  407590:	b	407510 <ferror@plt+0x4e40>
  407594:	nop
  407598:	stp	x29, x30, [sp, #-48]!
  40759c:	mov	x29, sp
  4075a0:	stp	x19, x20, [sp, #16]
  4075a4:	ldr	x19, [x2, #416]
  4075a8:	cbz	x19, 40761c <ferror@plt+0x4f4c>
  4075ac:	ldrh	w20, [x19], #4
  4075b0:	stp	x21, x22, [sp, #32]
  4075b4:	mov	x21, x0
  4075b8:	sub	w20, w20, #0x4
  4075bc:	mov	x22, x1
  4075c0:	cmp	w20, #0x3
  4075c4:	b.gt	40760c <ferror@plt+0x4f3c>
  4075c8:	b	407618 <ferror@plt+0x4f48>
  4075cc:	cmp	w3, w20
  4075d0:	b.gt	407618 <ferror@plt+0x4f48>
  4075d4:	ldrh	w4, [x19, #2]
  4075d8:	cmp	w4, #0x35
  4075dc:	b.ne	4075f4 <ferror@plt+0x4f24>  // b.any
  4075e0:	mov	x2, x21
  4075e4:	add	x1, x19, #0x4
  4075e8:	mov	x0, x22
  4075ec:	bl	407490 <ferror@plt+0x4dc0>
  4075f0:	ldrh	w3, [x19]
  4075f4:	add	w3, w3, #0x3
  4075f8:	and	w3, w3, #0xfffffffc
  4075fc:	sub	w20, w20, w3
  407600:	cmp	w20, #0x3
  407604:	add	x19, x19, w3, uxtw
  407608:	b.le	407618 <ferror@plt+0x4f48>
  40760c:	ldrh	w3, [x19]
  407610:	cmp	w3, #0x3
  407614:	b.hi	4075cc <ferror@plt+0x4efc>  // b.pmore
  407618:	ldp	x21, x22, [sp, #32]
  40761c:	ldp	x19, x20, [sp, #16]
  407620:	ldp	x29, x30, [sp], #48
  407624:	ret
  407628:	sub	sp, sp, #0x200
  40762c:	stp	x29, x30, [sp]
  407630:	mov	x29, sp
  407634:	ldrh	w2, [x0, #4]
  407638:	stp	x19, x20, [sp, #16]
  40763c:	mov	x19, x0
  407640:	sub	w0, w2, #0x10
  407644:	and	w0, w0, #0xffff
  407648:	cmp	w0, #0x1
  40764c:	b.hi	4077e4 <ferror@plt+0x5114>  // b.pmore
  407650:	ldr	w3, [x19]
  407654:	cmp	w3, #0x1f
  407658:	b.ls	4078a8 <ferror@plt+0x51d8>  // b.plast
  40765c:	ldr	w0, [x19, #20]
  407660:	adrp	x1, 423000 <stdout@@GLIBC_2.17+0x1c80>
  407664:	add	x1, x1, #0xdc8
  407668:	stp	x23, x24, [sp, #48]
  40766c:	and	x4, x0, #0x3ff
  407670:	add	x23, x19, #0x10
  407674:	ldr	x20, [x1, x4, lsl #3]
  407678:	cbnz	x20, 407688 <ferror@plt+0x4fb8>
  40767c:	b	4077d8 <ferror@plt+0x5108>
  407680:	ldr	x20, [x20]
  407684:	cbz	x20, 4077d8 <ferror@plt+0x5108>
  407688:	ldr	w1, [x20, #36]
  40768c:	cmp	w0, w1
  407690:	b.ne	407680 <ferror@plt+0x4fb0>  // b.any
  407694:	cmp	w2, #0x11
  407698:	b.eq	407848 <ferror@plt+0x5178>  // b.none
  40769c:	add	x24, sp, #0x50
  4076a0:	sub	w3, w3, #0x20
  4076a4:	mov	x0, x24
  4076a8:	add	x2, x19, #0x20
  4076ac:	mov	w4, #0xffff8000            	// #-32768
  4076b0:	mov	w1, #0x35                  	// #53
  4076b4:	stp	x21, x22, [sp, #32]
  4076b8:	bl	40b8b0 <ferror@plt+0x91e0>
  4076bc:	ldr	x0, [sp, #104]
  4076c0:	cbz	x0, 407728 <ferror@plt+0x5058>
  4076c4:	ldr	w1, [x19, #24]
  4076c8:	add	x19, x0, #0x4
  4076cc:	str	w1, [x20, #32]
  4076d0:	add	x0, x20, #0x40
  4076d4:	mov	x1, x19
  4076d8:	bl	4023f0 <strcmp@plt>
  4076dc:	cbz	w0, 407728 <ferror@plt+0x5058>
  4076e0:	ldp	x0, x1, [x20, #16]
  4076e4:	str	x0, [x1]
  4076e8:	cbz	x0, 4076f0 <ferror@plt+0x5020>
  4076ec:	str	x1, [x0, #8]
  4076f0:	mov	x0, x19
  4076f4:	bl	407468 <ferror@plt+0x4d98>
  4076f8:	adrp	x1, 421000 <ferror@plt+0x1e930>
  4076fc:	and	x0, x0, #0x3ff
  407700:	add	x2, x1, #0xdc8
  407704:	add	x3, x20, #0x10
  407708:	ldr	x2, [x2, x0, lsl #3]
  40770c:	str	x2, [x20, #16]
  407710:	cbz	x2, 407718 <ferror@plt+0x5048>
  407714:	str	x3, [x2, #8]
  407718:	add	x1, x1, #0xdc8
  40771c:	add	x2, x1, x0, lsl #3
  407720:	str	x3, [x1, x0, lsl #3]
  407724:	str	x2, [x20, #24]
  407728:	ldr	x21, [sp, #496]
  40772c:	cbz	x21, 407890 <ferror@plt+0x51c0>
  407730:	ldrh	w22, [x21], #4
  407734:	str	x25, [sp, #64]
  407738:	ldr	x25, [x20, #48]
  40773c:	sub	w22, w22, #0x4
  407740:	cmp	w22, #0x3
  407744:	sub	x25, x25, #0x30
  407748:	b.gt	40778c <ferror@plt+0x50bc>
  40774c:	b	4077a0 <ferror@plt+0x50d0>
  407750:	cmp	w19, w22
  407754:	b.gt	4077a0 <ferror@plt+0x50d0>
  407758:	ldrh	w2, [x21, #2]
  40775c:	cmp	w2, #0x35
  407760:	b.ne	407774 <ferror@plt+0x50a4>  // b.any
  407764:	bl	4023f0 <strcmp@plt>
  407768:	cbnz	w0, 4077a0 <ferror@plt+0x50d0>
  40776c:	ldr	x25, [x25, #48]
  407770:	sub	x25, x25, #0x30
  407774:	add	w19, w19, #0x3
  407778:	and	w19, w19, #0xfffffffc
  40777c:	sub	w22, w22, w19
  407780:	cmp	w22, #0x3
  407784:	add	x21, x21, w19, uxtw
  407788:	b.le	4077a0 <ferror@plt+0x50d0>
  40778c:	ldrh	w19, [x21]
  407790:	add	x1, x25, #0x40
  407794:	add	x0, x21, #0x4
  407798:	cmp	w19, #0x3
  40779c:	b.hi	407750 <ferror@plt+0x5080>  // b.pmore
  4077a0:	mov	x0, x20
  4077a4:	bl	4073f8 <ferror@plt+0x4d28>
  4077a8:	mov	x2, x24
  4077ac:	mov	x1, x23
  4077b0:	mov	x0, x20
  4077b4:	bl	407598 <ferror@plt+0x4ec8>
  4077b8:	mov	w0, #0x0                   	// #0
  4077bc:	ldp	x29, x30, [sp]
  4077c0:	ldp	x19, x20, [sp, #16]
  4077c4:	ldp	x21, x22, [sp, #32]
  4077c8:	ldp	x23, x24, [sp, #48]
  4077cc:	ldr	x25, [sp, #64]
  4077d0:	add	sp, sp, #0x200
  4077d4:	ret
  4077d8:	cmp	w2, #0x11
  4077dc:	b.ne	4077f8 <ferror@plt+0x5128>  // b.any
  4077e0:	ldp	x23, x24, [sp, #48]
  4077e4:	mov	w0, #0x0                   	// #0
  4077e8:	ldp	x29, x30, [sp]
  4077ec:	ldp	x19, x20, [sp, #16]
  4077f0:	add	sp, sp, #0x200
  4077f4:	ret
  4077f8:	add	x20, sp, #0x50
  4077fc:	mov	w1, #0x35                  	// #53
  407800:	sub	w3, w3, #0x20
  407804:	add	x2, x19, #0x20
  407808:	mov	x0, x20
  40780c:	mov	w4, #0xffff8000            	// #-32768
  407810:	bl	40b8b0 <ferror@plt+0x91e0>
  407814:	ldr	x1, [sp, #104]
  407818:	cbz	x1, 4077e0 <ferror@plt+0x5110>
  40781c:	add	x1, x1, #0x4
  407820:	mov	x0, x23
  407824:	mov	x2, #0x0                   	// #0
  407828:	bl	407490 <ferror@plt+0x4dc0>
  40782c:	cbz	x0, 4077e0 <ferror@plt+0x5110>
  407830:	mov	x1, x23
  407834:	mov	x2, x20
  407838:	bl	407598 <ferror@plt+0x4ec8>
  40783c:	mov	w0, #0x0                   	// #0
  407840:	ldp	x23, x24, [sp, #48]
  407844:	b	4077e8 <ferror@plt+0x5118>
  407848:	mov	x0, x20
  40784c:	bl	4073f8 <ferror@plt+0x4d28>
  407850:	ldp	x0, x1, [x20, #16]
  407854:	str	x0, [x1]
  407858:	cbz	x0, 407860 <ferror@plt+0x5190>
  40785c:	str	x1, [x0, #8]
  407860:	ldp	x0, x1, [x20]
  407864:	str	x0, [x1]
  407868:	cbz	x0, 407870 <ferror@plt+0x51a0>
  40786c:	str	x1, [x0, #8]
  407870:	mov	x0, x20
  407874:	bl	402450 <free@plt>
  407878:	mov	w0, #0x0                   	// #0
  40787c:	ldp	x29, x30, [sp]
  407880:	ldp	x19, x20, [sp, #16]
  407884:	ldp	x23, x24, [sp, #48]
  407888:	add	sp, sp, #0x200
  40788c:	ret
  407890:	mov	x0, x20
  407894:	bl	4073f8 <ferror@plt+0x4d28>
  407898:	mov	w0, #0x0                   	// #0
  40789c:	ldp	x21, x22, [sp, #32]
  4078a0:	ldp	x23, x24, [sp, #48]
  4078a4:	b	4077e8 <ferror@plt+0x5118>
  4078a8:	mov	w0, #0xffffffff            	// #-1
  4078ac:	b	4077e8 <ferror@plt+0x5118>
  4078b0:	sub	sp, sp, #0x490
  4078b4:	mov	x2, #0x420                 	// #1056
  4078b8:	stp	x29, x30, [sp]
  4078bc:	mov	x29, sp
  4078c0:	stp	x21, x22, [sp, #32]
  4078c4:	add	x21, sp, #0x70
  4078c8:	add	x22, sp, #0x38
  4078cc:	stp	x19, x20, [sp, #16]
  4078d0:	mov	w20, w1
  4078d4:	mov	x19, x0
  4078d8:	mov	w1, #0x0                   	// #0
  4078dc:	mov	x0, x21
  4078e0:	bl	4022a0 <memset@plt>
  4078e4:	stp	xzr, xzr, [sp, #56]
  4078e8:	mov	x2, #0x20                  	// #32
  4078ec:	movk	x2, #0x12, lsl #32
  4078f0:	mov	x0, x22
  4078f4:	movk	x2, #0x1, lsl #48
  4078f8:	mov	w1, #0x0                   	// #0
  4078fc:	stp	xzr, xzr, [sp, #72]
  407900:	stp	xzr, xzr, [sp, #88]
  407904:	stp	xzr, x2, [sp, #104]
  407908:	str	w20, [sp, #132]
  40790c:	bl	40a0a0 <ferror@plt+0x79d0>
  407910:	tbnz	w0, #31, 4079bc <ferror@plt+0x52ec>
  407914:	mov	x0, x21
  407918:	mov	w3, #0x9                   	// #9
  40791c:	mov	w2, #0x1d                  	// #29
  407920:	mov	w1, #0x420                 	// #1056
  407924:	bl	40b468 <ferror@plt+0x8d98>
  407928:	cbz	x19, 407964 <ferror@plt+0x5294>
  40792c:	mov	x0, x19
  407930:	bl	405898 <ferror@plt+0x31c8>
  407934:	cmp	w0, #0x0
  407938:	mov	w2, #0x35                  	// #53
  40793c:	mov	x0, x19
  407940:	mov	w20, #0x3                   	// #3
  407944:	csel	w20, w20, w2, eq  // eq = none
  407948:	bl	402080 <strlen@plt>
  40794c:	add	w4, w0, #0x1
  407950:	mov	w2, w20
  407954:	mov	x3, x19
  407958:	mov	x0, x21
  40795c:	mov	w1, #0x420                 	// #1056
  407960:	bl	40b378 <ferror@plt+0x8ca8>
  407964:	mov	x1, x21
  407968:	add	x2, sp, #0x30
  40796c:	mov	x0, x22
  407970:	mov	w19, #0x0                   	// #0
  407974:	bl	40ae30 <ferror@plt+0x8760>
  407978:	tbnz	w0, #31, 40799c <ferror@plt+0x52cc>
  40797c:	ldr	x0, [sp, #48]
  407980:	mov	x1, #0x0                   	// #0
  407984:	bl	407628 <ferror@plt+0x4f58>
  407988:	mov	w19, w0
  40798c:	ldr	x0, [sp, #48]
  407990:	cbnz	w19, 407998 <ferror@plt+0x52c8>
  407994:	ldr	w19, [x0, #20]
  407998:	bl	402450 <free@plt>
  40799c:	mov	x0, x22
  4079a0:	bl	409ea8 <ferror@plt+0x77d8>
  4079a4:	mov	w0, w19
  4079a8:	ldp	x29, x30, [sp]
  4079ac:	ldp	x19, x20, [sp, #16]
  4079b0:	ldp	x21, x22, [sp, #32]
  4079b4:	add	sp, sp, #0x490
  4079b8:	ret
  4079bc:	mov	w19, #0x0                   	// #0
  4079c0:	mov	w0, w19
  4079c4:	ldp	x29, x30, [sp]
  4079c8:	ldp	x19, x20, [sp, #16]
  4079cc:	ldp	x21, x22, [sp, #32]
  4079d0:	add	sp, sp, #0x490
  4079d4:	ret
  4079d8:	stp	x29, x30, [sp, #-32]!
  4079dc:	mov	w3, w0
  4079e0:	mov	x1, #0x10                  	// #16
  4079e4:	mov	x29, sp
  4079e8:	str	x19, [sp, #16]
  4079ec:	adrp	x19, 421000 <ferror@plt+0x1e930>
  4079f0:	add	x19, x19, #0xda0
  4079f4:	adrp	x2, 40c000 <ferror@plt+0x9930>
  4079f8:	mov	x0, x19
  4079fc:	add	x2, x2, #0xd68
  407a00:	bl	402190 <snprintf@plt>
  407a04:	mov	x0, x19
  407a08:	ldr	x19, [sp, #16]
  407a0c:	ldp	x29, x30, [sp], #32
  407a10:	ret
  407a14:	nop
  407a18:	stp	x29, x30, [sp, #-48]!
  407a1c:	mov	x29, sp
  407a20:	stp	x19, x20, [sp, #16]
  407a24:	cbz	w0, 407a74 <ferror@plt+0x53a4>
  407a28:	mov	w20, w0
  407a2c:	adrp	x19, 423000 <stdout@@GLIBC_2.17+0x1c80>
  407a30:	add	x0, x19, #0xdc8
  407a34:	str	x21, [sp, #32]
  407a38:	and	x21, x20, #0x3ff
  407a3c:	ldr	x1, [x0, x21, lsl #3]
  407a40:	cbnz	x1, 407a50 <ferror@plt+0x5380>
  407a44:	b	407a8c <ferror@plt+0x53bc>
  407a48:	ldr	x1, [x1]
  407a4c:	cbz	x1, 407a8c <ferror@plt+0x53bc>
  407a50:	ldr	w0, [x1, #36]
  407a54:	cmp	w20, w0
  407a58:	b.ne	407a48 <ferror@plt+0x5378>  // b.any
  407a5c:	ldr	x21, [sp, #32]
  407a60:	add	x19, x1, #0x40
  407a64:	mov	x0, x19
  407a68:	ldp	x19, x20, [sp, #16]
  407a6c:	ldp	x29, x30, [sp], #48
  407a70:	ret
  407a74:	adrp	x1, 40c000 <ferror@plt+0x9930>
  407a78:	add	x19, x1, #0xd70
  407a7c:	mov	x0, x19
  407a80:	ldp	x19, x20, [sp, #16]
  407a84:	ldp	x29, x30, [sp], #48
  407a88:	ret
  407a8c:	mov	w1, w20
  407a90:	mov	x0, #0x0                   	// #0
  407a94:	bl	4078b0 <ferror@plt+0x51e0>
  407a98:	cmp	w0, w20
  407a9c:	b.ne	407ac8 <ferror@plt+0x53f8>  // b.any
  407aa0:	add	x19, x19, #0xdc8
  407aa4:	ldr	x1, [x19, x21, lsl #3]
  407aa8:	cbnz	x1, 407ab8 <ferror@plt+0x53e8>
  407aac:	b	407ac8 <ferror@plt+0x53f8>
  407ab0:	ldr	x1, [x1]
  407ab4:	cbz	x1, 407ac8 <ferror@plt+0x53f8>
  407ab8:	ldr	w0, [x1, #36]
  407abc:	cmp	w20, w0
  407ac0:	b.ne	407ab0 <ferror@plt+0x53e0>  // b.any
  407ac4:	b	407a5c <ferror@plt+0x538c>
  407ac8:	adrp	x1, 421000 <ferror@plt+0x1e930>
  407acc:	add	x1, x1, #0xda0
  407ad0:	add	x1, x1, #0x10
  407ad4:	mov	w0, w20
  407ad8:	mov	x19, x1
  407adc:	bl	402290 <if_indextoname@plt>
  407ae0:	cbz	x0, 407af8 <ferror@plt+0x5428>
  407ae4:	mov	x0, x19
  407ae8:	ldp	x19, x20, [sp, #16]
  407aec:	ldr	x21, [sp, #32]
  407af0:	ldp	x29, x30, [sp], #48
  407af4:	ret
  407af8:	mov	w3, w20
  407afc:	mov	x0, x19
  407b00:	adrp	x2, 40c000 <ferror@plt+0x9930>
  407b04:	mov	x1, #0x10                  	// #16
  407b08:	add	x2, x2, #0xd68
  407b0c:	bl	402190 <snprintf@plt>
  407b10:	ldr	x21, [sp, #32]
  407b14:	b	407a64 <ferror@plt+0x5394>
  407b18:	cbz	w0, 407b50 <ferror@plt+0x5480>
  407b1c:	and	x2, x0, #0x3ff
  407b20:	adrp	x1, 423000 <stdout@@GLIBC_2.17+0x1c80>
  407b24:	add	x1, x1, #0xdc8
  407b28:	ldr	x1, [x1, x2, lsl #3]
  407b2c:	cbnz	x1, 407b3c <ferror@plt+0x546c>
  407b30:	b	407b50 <ferror@plt+0x5480>
  407b34:	ldr	x1, [x1]
  407b38:	cbz	x1, 407b50 <ferror@plt+0x5480>
  407b3c:	ldr	w2, [x1, #36]
  407b40:	cmp	w0, w2
  407b44:	b.ne	407b34 <ferror@plt+0x5464>  // b.any
  407b48:	ldrh	w0, [x1, #40]
  407b4c:	ret
  407b50:	mov	w0, #0xffffffff            	// #-1
  407b54:	ret
  407b58:	cbz	w0, 407b90 <ferror@plt+0x54c0>
  407b5c:	and	x2, x0, #0x3ff
  407b60:	adrp	x1, 423000 <stdout@@GLIBC_2.17+0x1c80>
  407b64:	add	x1, x1, #0xdc8
  407b68:	ldr	x1, [x1, x2, lsl #3]
  407b6c:	cbnz	x1, 407b7c <ferror@plt+0x54ac>
  407b70:	b	407b98 <ferror@plt+0x54c8>
  407b74:	ldr	x1, [x1]
  407b78:	cbz	x1, 407b98 <ferror@plt+0x54c8>
  407b7c:	ldr	w2, [x1, #36]
  407b80:	cmp	w0, w2
  407b84:	b.ne	407b74 <ferror@plt+0x54a4>  // b.any
  407b88:	ldr	w0, [x1, #32]
  407b8c:	ret
  407b90:	mov	w0, #0x0                   	// #0
  407b94:	ret
  407b98:	mov	w0, #0xffffffff            	// #-1
  407b9c:	ret
  407ba0:	cbz	x0, 407c48 <ferror@plt+0x5578>
  407ba4:	stp	x29, x30, [sp, #-64]!
  407ba8:	mov	x29, sp
  407bac:	stp	x19, x20, [sp, #16]
  407bb0:	mov	x20, x0
  407bb4:	bl	407468 <ferror@plt+0x4d98>
  407bb8:	adrp	x1, 421000 <ferror@plt+0x1e930>
  407bbc:	and	x0, x0, #0x3ff
  407bc0:	add	x1, x1, #0xdc8
  407bc4:	ldr	x19, [x1, x0, lsl #3]
  407bc8:	cbz	x19, 407c08 <ferror@plt+0x5538>
  407bcc:	str	x21, [sp, #32]
  407bd0:	b	407bdc <ferror@plt+0x550c>
  407bd4:	ldr	x19, [x19]
  407bd8:	cbz	x19, 407c04 <ferror@plt+0x5534>
  407bdc:	mov	x1, x20
  407be0:	add	x0, x19, #0x30
  407be4:	sub	x21, x19, #0x10
  407be8:	bl	4023f0 <strcmp@plt>
  407bec:	cbnz	w0, 407bd4 <ferror@plt+0x5504>
  407bf0:	ldr	w0, [x21, #36]
  407bf4:	ldr	x21, [sp, #32]
  407bf8:	ldp	x19, x20, [sp, #16]
  407bfc:	ldp	x29, x30, [sp], #64
  407c00:	ret
  407c04:	ldr	x21, [sp, #32]
  407c08:	mov	x0, x20
  407c0c:	mov	w1, #0x0                   	// #0
  407c10:	bl	4078b0 <ferror@plt+0x51e0>
  407c14:	cbnz	w0, 407bf8 <ferror@plt+0x5528>
  407c18:	mov	x0, x20
  407c1c:	bl	402590 <if_nametoindex@plt>
  407c20:	cbnz	w0, 407bf8 <ferror@plt+0x5528>
  407c24:	mov	x0, x20
  407c28:	add	x2, sp, #0x3c
  407c2c:	adrp	x1, 40c000 <ferror@plt+0x9930>
  407c30:	add	x1, x1, #0xd68
  407c34:	bl	4025c0 <__isoc99_sscanf@plt>
  407c38:	cmp	w0, #0x1
  407c3c:	ldr	w1, [sp, #60]
  407c40:	csel	w0, w1, wzr, eq  // eq = none
  407c44:	b	407bf8 <ferror@plt+0x5528>
  407c48:	mov	w0, #0x0                   	// #0
  407c4c:	ret
  407c50:	mov	w3, w0
  407c54:	adrp	x1, 423000 <stdout@@GLIBC_2.17+0x1c80>
  407c58:	and	x0, x3, #0x3ff
  407c5c:	add	x1, x1, #0xdc8
  407c60:	ldr	x1, [x1, x0, lsl #3]
  407c64:	nop
  407c68:	cbz	x1, 407ca4 <ferror@plt+0x55d4>
  407c6c:	ldr	w2, [x1, #36]
  407c70:	mov	x0, x1
  407c74:	ldr	x1, [x1]
  407c78:	cmp	w3, w2
  407c7c:	b.ne	407c68 <ferror@plt+0x5598>  // b.any
  407c80:	ldr	x2, [x0, #8]
  407c84:	str	x1, [x2]
  407c88:	cbz	x1, 407c90 <ferror@plt+0x55c0>
  407c8c:	str	x2, [x1, #8]
  407c90:	ldp	x1, x2, [x0, #16]
  407c94:	str	x1, [x2]
  407c98:	cbz	x1, 407ca0 <ferror@plt+0x55d0>
  407c9c:	str	x2, [x1, #8]
  407ca0:	b	402450 <free@plt>
  407ca4:	ret
  407ca8:	stp	x29, x30, [sp, #-32]!
  407cac:	mov	x29, sp
  407cb0:	stp	x19, x20, [sp, #16]
  407cb4:	adrp	x19, 421000 <ferror@plt+0x1e930>
  407cb8:	add	x19, x19, #0xda0
  407cbc:	ldr	w1, [x19, #32]
  407cc0:	cbz	w1, 407cd0 <ferror@plt+0x5600>
  407cc4:	ldp	x19, x20, [sp, #16]
  407cc8:	ldp	x29, x30, [sp], #32
  407ccc:	ret
  407cd0:	mov	x20, x0
  407cd4:	bl	40a5c8 <ferror@plt+0x7ef8>
  407cd8:	tbnz	w0, #31, 407d0c <ferror@plt+0x563c>
  407cdc:	adrp	x1, 420000 <ferror@plt+0x1d930>
  407ce0:	mov	x0, x20
  407ce4:	mov	w3, #0x0                   	// #0
  407ce8:	mov	x2, #0x0                   	// #0
  407cec:	ldr	x1, [x1, #4008]
  407cf0:	bl	40aa10 <ferror@plt+0x8340>
  407cf4:	tbnz	w0, #31, 407d20 <ferror@plt+0x5650>
  407cf8:	mov	w0, #0x1                   	// #1
  407cfc:	str	w0, [x19, #32]
  407d00:	ldp	x19, x20, [sp, #16]
  407d04:	ldp	x29, x30, [sp], #32
  407d08:	ret
  407d0c:	adrp	x0, 40b000 <ferror@plt+0x8930>
  407d10:	add	x0, x0, #0xc98
  407d14:	bl	4020a0 <perror@plt>
  407d18:	mov	w0, #0x1                   	// #1
  407d1c:	bl	402090 <exit@plt>
  407d20:	adrp	x3, 420000 <ferror@plt+0x1d930>
  407d24:	mov	x2, #0x10                  	// #16
  407d28:	mov	x1, #0x1                   	// #1
  407d2c:	adrp	x0, 40b000 <ferror@plt+0x8930>
  407d30:	ldr	x3, [x3, #3992]
  407d34:	add	x0, x0, #0xcb8
  407d38:	ldr	x3, [x3]
  407d3c:	bl	4024d0 <fwrite@plt>
  407d40:	mov	w0, #0x1                   	// #1
  407d44:	bl	402090 <exit@plt>
  407d48:	stp	x29, x30, [sp, #-80]!
  407d4c:	cmp	w1, #0x4
  407d50:	mov	x29, sp
  407d54:	stp	x21, x22, [sp, #32]
  407d58:	mov	w21, w1
  407d5c:	mov	x22, x0
  407d60:	stp	x23, x24, [sp, #48]
  407d64:	mov	w23, w4
  407d68:	stp	x25, x26, [sp, #64]
  407d6c:	mov	x25, x3
  407d70:	b.eq	407e28 <ferror@plt+0x5758>  // b.none
  407d74:	cmp	w1, #0x10
  407d78:	b.ne	407d8c <ferror@plt+0x56bc>  // b.any
  407d7c:	cmp	w2, #0x301
  407d80:	mov	w0, #0x337                 	// #823
  407d84:	ccmp	w2, w0, #0x4, ne  // ne = any
  407d88:	b.eq	407e60 <ferror@plt+0x5790>  // b.none
  407d8c:	ldrb	w3, [x22]
  407d90:	sxtw	x24, w23
  407d94:	mov	x1, x24
  407d98:	mov	x0, x25
  407d9c:	adrp	x2, 40c000 <ferror@plt+0x9930>
  407da0:	add	x2, x2, #0xb80
  407da4:	bl	402190 <snprintf@plt>
  407da8:	cmp	w23, #0x2
  407dac:	ccmp	w21, #0x1, #0x4, gt
  407db0:	b.le	407e10 <ferror@plt+0x5740>
  407db4:	adrp	x26, 40c000 <ferror@plt+0x9930>
  407db8:	sub	x22, x22, #0x1
  407dbc:	add	x24, x25, x24
  407dc0:	add	x26, x26, #0xd78
  407dc4:	stp	x19, x20, [sp, #16]
  407dc8:	add	x20, x25, #0x2
  407dcc:	mov	x19, #0x2                   	// #2
  407dd0:	ldrb	w3, [x22, x19]
  407dd4:	sub	x1, x24, x20
  407dd8:	mov	x0, x20
  407ddc:	mov	x2, x26
  407de0:	add	x20, x20, #0x3
  407de4:	bl	402190 <snprintf@plt>
  407de8:	add	w0, w19, w19, lsl #1
  407dec:	sub	w0, w0, #0x1
  407df0:	cmp	w0, w23
  407df4:	cset	w1, lt  // lt = tstop
  407df8:	cmp	w21, w19
  407dfc:	cset	w0, gt
  407e00:	add	x19, x19, #0x1
  407e04:	tst	w1, w0
  407e08:	b.ne	407dd0 <ferror@plt+0x5700>  // b.any
  407e0c:	ldp	x19, x20, [sp, #16]
  407e10:	mov	x0, x25
  407e14:	ldp	x21, x22, [sp, #32]
  407e18:	ldp	x23, x24, [sp, #48]
  407e1c:	ldp	x25, x26, [sp, #64]
  407e20:	ldp	x29, x30, [sp], #80
  407e24:	ret
  407e28:	and	w1, w2, #0xfffffff7
  407e2c:	mov	w0, #0x30a                 	// #778
  407e30:	cmp	w1, #0x300
  407e34:	ccmp	w2, w0, #0x4, ne  // ne = any
  407e38:	b.ne	407d8c <ferror@plt+0x56bc>  // b.any
  407e3c:	mov	w3, w4
  407e40:	mov	x2, x25
  407e44:	mov	x1, x22
  407e48:	mov	w0, #0x2                   	// #2
  407e4c:	ldp	x21, x22, [sp, #32]
  407e50:	ldp	x23, x24, [sp, #48]
  407e54:	ldp	x25, x26, [sp, #64]
  407e58:	ldp	x29, x30, [sp], #80
  407e5c:	b	4026c0 <inet_ntop@plt>
  407e60:	mov	w3, w4
  407e64:	mov	x2, x25
  407e68:	mov	x1, x22
  407e6c:	mov	w0, #0xa                   	// #10
  407e70:	b	407e4c <ferror@plt+0x577c>
  407e74:	nop
  407e78:	stp	x29, x30, [sp, #-352]!
  407e7c:	mov	x29, sp
  407e80:	stp	x21, x22, [sp, #32]
  407e84:	mov	w22, w1
  407e88:	mov	x21, x2
  407e8c:	mov	w1, #0x2e                  	// #46
  407e90:	stp	x23, x24, [sp, #48]
  407e94:	mov	x23, x0
  407e98:	mov	x0, x2
  407e9c:	bl	4024b0 <strchr@plt>
  407ea0:	cbz	x0, 407ee0 <ferror@plt+0x5810>
  407ea4:	mov	x1, x21
  407ea8:	add	x0, sp, #0x58
  407eac:	mov	w2, #0x2                   	// #2
  407eb0:	bl	405260 <ferror@plt+0x2b90>
  407eb4:	cbnz	w0, 407fa4 <ferror@plt+0x58d4>
  407eb8:	cmp	w22, #0x3
  407ebc:	mov	w0, #0xffffffff            	// #-1
  407ec0:	b.le	407ed0 <ferror@plt+0x5800>
  407ec4:	ldr	w1, [sp, #96]
  407ec8:	mov	w0, #0x4                   	// #4
  407ecc:	str	w1, [x23]
  407ed0:	ldp	x21, x22, [sp, #32]
  407ed4:	ldp	x23, x24, [sp, #48]
  407ed8:	ldp	x29, x30, [sp], #352
  407edc:	ret
  407ee0:	cmp	w22, #0x0
  407ee4:	mov	w0, #0x1                   	// #1
  407ee8:	b.le	407ed0 <ferror@plt+0x5800>
  407eec:	sub	w22, w22, #0x1
  407ef0:	adrp	x24, 40c000 <ferror@plt+0x9930>
  407ef4:	sub	x23, x23, #0x1
  407ef8:	add	x22, x22, #0x2
  407efc:	add	x24, x24, #0xda0
  407f00:	stp	x19, x20, [sp, #16]
  407f04:	mov	x20, #0x1                   	// #1
  407f08:	str	x25, [sp, #64]
  407f0c:	add	x25, sp, #0x58
  407f10:	b	407f3c <ferror@plt+0x586c>
  407f14:	ldr	w1, [sp, #88]
  407f18:	mov	w0, w20
  407f1c:	cmp	w1, #0xff
  407f20:	b.hi	407f6c <ferror@plt+0x589c>  // b.pmore
  407f24:	strb	w1, [x23, x20]
  407f28:	add	x20, x20, #0x1
  407f2c:	mov	x21, x19
  407f30:	cmp	x20, x22
  407f34:	cbz	x19, 407fd4 <ferror@plt+0x5904>
  407f38:	b.eq	407fec <ferror@plt+0x591c>  // b.none
  407f3c:	mov	w1, #0x3a                  	// #58
  407f40:	mov	x0, x21
  407f44:	bl	4024b0 <strchr@plt>
  407f48:	mov	x19, x0
  407f4c:	mov	x2, x25
  407f50:	mov	x0, x21
  407f54:	mov	x1, x24
  407f58:	cbz	x19, 407f60 <ferror@plt+0x5890>
  407f5c:	strb	wzr, [x19], #1
  407f60:	bl	4025c0 <__isoc99_sscanf@plt>
  407f64:	cmp	w0, #0x1
  407f68:	b.eq	407f14 <ferror@plt+0x5844>  // b.none
  407f6c:	adrp	x0, 420000 <ferror@plt+0x1d930>
  407f70:	mov	x2, x21
  407f74:	adrp	x1, 40c000 <ferror@plt+0x9930>
  407f78:	add	x1, x1, #0xd80
  407f7c:	ldr	x0, [x0, #3992]
  407f80:	ldr	x0, [x0]
  407f84:	bl	402690 <fprintf@plt>
  407f88:	mov	w0, #0xffffffff            	// #-1
  407f8c:	ldp	x19, x20, [sp, #16]
  407f90:	ldp	x21, x22, [sp, #32]
  407f94:	ldp	x23, x24, [sp, #48]
  407f98:	ldr	x25, [sp, #64]
  407f9c:	ldp	x29, x30, [sp], #352
  407fa0:	ret
  407fa4:	adrp	x0, 420000 <ferror@plt+0x1d930>
  407fa8:	mov	x2, x21
  407fac:	adrp	x1, 40c000 <ferror@plt+0x9930>
  407fb0:	add	x1, x1, #0xd80
  407fb4:	ldr	x0, [x0, #3992]
  407fb8:	ldr	x0, [x0]
  407fbc:	bl	402690 <fprintf@plt>
  407fc0:	mov	w0, #0xffffffff            	// #-1
  407fc4:	ldp	x21, x22, [sp, #32]
  407fc8:	ldp	x23, x24, [sp, #48]
  407fcc:	ldp	x29, x30, [sp], #352
  407fd0:	ret
  407fd4:	ldp	x19, x20, [sp, #16]
  407fd8:	ldp	x21, x22, [sp, #32]
  407fdc:	ldp	x23, x24, [sp, #48]
  407fe0:	ldr	x25, [sp, #64]
  407fe4:	ldp	x29, x30, [sp], #352
  407fe8:	ret
  407fec:	add	w0, w0, #0x1
  407ff0:	ldp	x19, x20, [sp, #16]
  407ff4:	ldp	x21, x22, [sp, #32]
  407ff8:	ldp	x23, x24, [sp, #48]
  407ffc:	ldr	x25, [sp, #64]
  408000:	ldp	x29, x30, [sp], #352
  408004:	ret
  408008:	stp	x29, x30, [sp, #-32]!
  40800c:	mov	x29, sp
  408010:	stp	x19, x20, [sp, #16]
  408014:	mov	x19, x0
  408018:	mov	w20, w1
  40801c:	ldrb	w0, [x0, #13]
  408020:	ldr	x1, [x19]
  408024:	cbnz	w0, 408054 <ferror@plt+0x5984>
  408028:	mov	w0, #0x2c                  	// #44
  40802c:	strb	w0, [x19, #13]
  408030:	mov	w0, w20
  408034:	bl	402150 <putc@plt>
  408038:	strb	wzr, [x19, #13]
  40803c:	ldr	w0, [x19, #8]
  408040:	add	w0, w0, #0x1
  408044:	str	w0, [x19, #8]
  408048:	ldp	x19, x20, [sp, #16]
  40804c:	ldp	x29, x30, [sp], #32
  408050:	ret
  408054:	bl	402150 <putc@plt>
  408058:	ldr	x1, [x19]
  40805c:	b	408028 <ferror@plt+0x5958>
  408060:	stp	x29, x30, [sp, #-48]!
  408064:	mov	x29, sp
  408068:	stp	x19, x20, [sp, #16]
  40806c:	mov	x20, x0
  408070:	mov	w0, #0xa                   	// #10
  408074:	ldr	x1, [x20]
  408078:	bl	402150 <putc@plt>
  40807c:	ldr	w0, [x20, #8]
  408080:	cbz	w0, 4080c0 <ferror@plt+0x59f0>
  408084:	str	x21, [sp, #32]
  408088:	adrp	x21, 40c000 <ferror@plt+0x9930>
  40808c:	add	x21, x21, #0xda8
  408090:	mov	w19, #0x0                   	// #0
  408094:	nop
  408098:	ldr	x3, [x20]
  40809c:	mov	x0, x21
  4080a0:	mov	x2, #0x4                   	// #4
  4080a4:	mov	x1, #0x1                   	// #1
  4080a8:	add	w19, w19, #0x1
  4080ac:	bl	4024d0 <fwrite@plt>
  4080b0:	ldr	w0, [x20, #8]
  4080b4:	cmp	w19, w0
  4080b8:	b.cc	408098 <ferror@plt+0x59c8>  // b.lo, b.ul, b.last
  4080bc:	ldr	x21, [sp, #32]
  4080c0:	ldp	x19, x20, [sp, #16]
  4080c4:	ldp	x29, x30, [sp], #48
  4080c8:	ret
  4080cc:	nop
  4080d0:	stp	x29, x30, [sp, #-16]!
  4080d4:	adrp	x3, 40c000 <ferror@plt+0x9930>
  4080d8:	adrp	x1, 40c000 <ferror@plt+0x9930>
  4080dc:	mov	x29, sp
  4080e0:	adrp	x0, 40c000 <ferror@plt+0x9930>
  4080e4:	add	x3, x3, #0xe68
  4080e8:	add	x1, x1, #0xdb0
  4080ec:	add	x0, x0, #0xdc0
  4080f0:	mov	w2, #0x85                  	// #133
  4080f4:	bl	402610 <__assert_fail@plt>
  4080f8:	stp	x29, x30, [sp, #-48]!
  4080fc:	mov	x29, sp
  408100:	stp	x19, x20, [sp, #16]
  408104:	mov	x20, x0
  408108:	mov	x19, x1
  40810c:	mov	w0, #0x22                  	// #34
  408110:	ldr	x1, [x20]
  408114:	bl	402150 <putc@plt>
  408118:	ldrb	w0, [x19]
  40811c:	cbz	w0, 4081ac <ferror@plt+0x5adc>
  408120:	stp	x21, x22, [sp, #32]
  408124:	adrp	x22, 40c000 <ferror@plt+0x9930>
  408128:	adrp	x21, 40c000 <ferror@plt+0x9930>
  40812c:	add	x22, x22, #0xde0
  408130:	add	x21, x21, #0xe08
  408134:	b	408168 <ferror@plt+0x5a98>
  408138:	cmp	w0, #0x8
  40813c:	b.eq	408254 <ferror@plt+0x5b84>  // b.none
  408140:	cmp	w0, #0x9
  408144:	b.ne	408248 <ferror@plt+0x5b78>  // b.any
  408148:	adrp	x0, 40c000 <ferror@plt+0x9930>
  40814c:	mov	x2, #0x2                   	// #2
  408150:	add	x0, x0, #0xdd0
  408154:	mov	x1, #0x1                   	// #1
  408158:	bl	4024d0 <fwrite@plt>
  40815c:	nop
  408160:	ldrb	w0, [x19, #1]!
  408164:	cbz	w0, 4081a8 <ferror@plt+0x5ad8>
  408168:	cmp	w0, #0xd
  40816c:	ldr	x3, [x20]
  408170:	b.eq	408220 <ferror@plt+0x5b50>  // b.none
  408174:	b.hi	4081c0 <ferror@plt+0x5af0>  // b.pmore
  408178:	cmp	w0, #0xa
  40817c:	b.eq	408208 <ferror@plt+0x5b38>  // b.none
  408180:	b.ls	408138 <ferror@plt+0x5a68>  // b.plast
  408184:	cmp	w0, #0xc
  408188:	b.ne	408248 <ferror@plt+0x5b78>  // b.any
  40818c:	adrp	x0, 40c000 <ferror@plt+0x9930>
  408190:	mov	x2, #0x2                   	// #2
  408194:	add	x0, x0, #0xde8
  408198:	mov	x1, #0x1                   	// #1
  40819c:	bl	4024d0 <fwrite@plt>
  4081a0:	ldrb	w0, [x19, #1]!
  4081a4:	cbnz	w0, 408168 <ferror@plt+0x5a98>
  4081a8:	ldp	x21, x22, [sp, #32]
  4081ac:	mov	w0, #0x22                  	// #34
  4081b0:	ldr	x1, [x20]
  4081b4:	ldp	x19, x20, [sp, #16]
  4081b8:	ldp	x29, x30, [sp], #48
  4081bc:	b	402150 <putc@plt>
  4081c0:	cmp	w0, #0x27
  4081c4:	b.eq	408234 <ferror@plt+0x5b64>  // b.none
  4081c8:	cmp	w0, #0x5c
  4081cc:	b.ne	4081e8 <ferror@plt+0x5b18>  // b.any
  4081d0:	adrp	x0, 40c000 <ferror@plt+0x9930>
  4081d4:	mov	x2, #0x2                   	// #2
  4081d8:	mov	x1, #0x1                   	// #1
  4081dc:	add	x0, x0, #0xdf8
  4081e0:	bl	4024d0 <fwrite@plt>
  4081e4:	b	408160 <ferror@plt+0x5a90>
  4081e8:	cmp	w0, #0x22
  4081ec:	b.ne	408248 <ferror@plt+0x5b78>  // b.any
  4081f0:	adrp	x0, 40c000 <ferror@plt+0x9930>
  4081f4:	mov	x2, #0x2                   	// #2
  4081f8:	mov	x1, #0x1                   	// #1
  4081fc:	add	x0, x0, #0xe00
  408200:	bl	4024d0 <fwrite@plt>
  408204:	b	408160 <ferror@plt+0x5a90>
  408208:	adrp	x0, 40c000 <ferror@plt+0x9930>
  40820c:	mov	x2, #0x2                   	// #2
  408210:	mov	x1, #0x1                   	// #1
  408214:	add	x0, x0, #0xdd8
  408218:	bl	4024d0 <fwrite@plt>
  40821c:	b	408160 <ferror@plt+0x5a90>
  408220:	mov	x0, x22
  408224:	mov	x2, #0x2                   	// #2
  408228:	mov	x1, #0x1                   	// #1
  40822c:	bl	4024d0 <fwrite@plt>
  408230:	b	408160 <ferror@plt+0x5a90>
  408234:	mov	x0, x21
  408238:	mov	x2, #0x2                   	// #2
  40823c:	mov	x1, #0x1                   	// #1
  408240:	bl	4024d0 <fwrite@plt>
  408244:	b	408160 <ferror@plt+0x5a90>
  408248:	mov	x1, x3
  40824c:	bl	402150 <putc@plt>
  408250:	b	408160 <ferror@plt+0x5a90>
  408254:	adrp	x0, 40c000 <ferror@plt+0x9930>
  408258:	mov	x2, #0x2                   	// #2
  40825c:	mov	x1, #0x1                   	// #1
  408260:	add	x0, x0, #0xdf0
  408264:	bl	4024d0 <fwrite@plt>
  408268:	b	408160 <ferror@plt+0x5a90>
  40826c:	nop
  408270:	stp	x29, x30, [sp, #-32]!
  408274:	mov	x29, sp
  408278:	str	x19, [sp, #16]
  40827c:	mov	x19, x0
  408280:	mov	x0, #0x10                  	// #16
  408284:	bl	402210 <malloc@plt>
  408288:	cbz	x0, 408298 <ferror@plt+0x5bc8>
  40828c:	str	x19, [x0]
  408290:	str	wzr, [x0, #8]
  408294:	strh	wzr, [x0, #12]
  408298:	ldr	x19, [sp, #16]
  40829c:	ldp	x29, x30, [sp], #32
  4082a0:	ret
  4082a4:	nop
  4082a8:	stp	x29, x30, [sp, #-32]!
  4082ac:	mov	x29, sp
  4082b0:	stp	x19, x20, [sp, #16]
  4082b4:	mov	x19, x0
  4082b8:	ldr	x20, [x0]
  4082bc:	ldr	w0, [x20, #8]
  4082c0:	cbnz	w0, 4082f0 <ferror@plt+0x5c20>
  4082c4:	ldr	x1, [x20]
  4082c8:	mov	w0, #0xa                   	// #10
  4082cc:	bl	402170 <fputc@plt>
  4082d0:	ldr	x0, [x20]
  4082d4:	bl	402500 <fflush@plt>
  4082d8:	mov	x0, x20
  4082dc:	bl	402450 <free@plt>
  4082e0:	str	xzr, [x19]
  4082e4:	ldp	x19, x20, [sp, #16]
  4082e8:	ldp	x29, x30, [sp], #32
  4082ec:	ret
  4082f0:	adrp	x3, 40c000 <ferror@plt+0x9930>
  4082f4:	add	x3, x3, #0xe68
  4082f8:	adrp	x1, 40c000 <ferror@plt+0x9930>
  4082fc:	adrp	x0, 40c000 <ferror@plt+0x9930>
  408300:	add	x3, x3, #0x10
  408304:	add	x1, x1, #0xdb0
  408308:	add	x0, x0, #0xe10
  40830c:	mov	w2, #0x6e                  	// #110
  408310:	bl	402610 <__assert_fail@plt>
  408314:	nop
  408318:	strb	w1, [x0, #12]
  40831c:	ret
  408320:	stp	x29, x30, [sp, #-32]!
  408324:	mov	x29, sp
  408328:	stp	x19, x20, [sp, #16]
  40832c:	mov	x19, x0
  408330:	mov	x20, x1
  408334:	ldrb	w0, [x0, #13]
  408338:	cbnz	w0, 408384 <ferror@plt+0x5cb4>
  40833c:	ldrb	w0, [x19, #12]
  408340:	mov	w1, #0x2c                  	// #44
  408344:	strb	w1, [x19, #13]
  408348:	cbz	w0, 408354 <ferror@plt+0x5c84>
  40834c:	mov	x0, x19
  408350:	bl	408060 <ferror@plt+0x5990>
  408354:	strb	wzr, [x19, #13]
  408358:	mov	x1, x20
  40835c:	mov	x0, x19
  408360:	bl	4080f8 <ferror@plt+0x5a28>
  408364:	ldr	x1, [x19]
  408368:	mov	w0, #0x3a                  	// #58
  40836c:	bl	402150 <putc@plt>
  408370:	ldrb	w0, [x19, #12]
  408374:	cbnz	w0, 408390 <ferror@plt+0x5cc0>
  408378:	ldp	x19, x20, [sp, #16]
  40837c:	ldp	x29, x30, [sp], #32
  408380:	ret
  408384:	ldr	x1, [x19]
  408388:	bl	402150 <putc@plt>
  40838c:	b	40833c <ferror@plt+0x5c6c>
  408390:	ldr	x1, [x19]
  408394:	mov	w0, #0x20                  	// #32
  408398:	ldp	x19, x20, [sp, #16]
  40839c:	ldp	x29, x30, [sp], #32
  4083a0:	b	402150 <putc@plt>
  4083a4:	nop
  4083a8:	stp	x29, x30, [sp, #-272]!
  4083ac:	mov	w9, #0xffffffd0            	// #-48
  4083b0:	mov	x29, sp
  4083b4:	stp	x19, x20, [sp, #16]
  4083b8:	mov	x19, x0
  4083bc:	add	x10, sp, #0xe0
  4083c0:	str	q0, [sp, #96]
  4083c4:	mov	w0, #0xffffff80            	// #-128
  4083c8:	mov	x20, x1
  4083cc:	ldrb	w8, [x19, #13]
  4083d0:	add	x1, sp, #0x110
  4083d4:	stp	x1, x1, [sp, #64]
  4083d8:	str	x10, [sp, #80]
  4083dc:	stp	w9, w0, [sp, #88]
  4083e0:	str	q1, [sp, #112]
  4083e4:	str	q2, [sp, #128]
  4083e8:	str	q3, [sp, #144]
  4083ec:	str	q4, [sp, #160]
  4083f0:	str	q5, [sp, #176]
  4083f4:	str	q6, [sp, #192]
  4083f8:	str	q7, [sp, #208]
  4083fc:	stp	x2, x3, [sp, #224]
  408400:	stp	x4, x5, [sp, #240]
  408404:	stp	x6, x7, [sp, #256]
  408408:	ldr	x0, [x19]
  40840c:	cbnz	w8, 408440 <ferror@plt+0x5d70>
  408410:	ldp	x6, x7, [sp, #64]
  408414:	mov	w1, #0x2c                  	// #44
  408418:	ldp	x4, x5, [sp, #80]
  40841c:	strb	w1, [x19, #13]
  408420:	add	x2, sp, #0x20
  408424:	mov	x1, x20
  408428:	stp	x6, x7, [sp, #32]
  40842c:	stp	x4, x5, [sp, #48]
  408430:	bl	4025f0 <vfprintf@plt>
  408434:	ldp	x19, x20, [sp, #16]
  408438:	ldp	x29, x30, [sp], #272
  40843c:	ret
  408440:	mov	x1, x0
  408444:	mov	w0, w8
  408448:	bl	402150 <putc@plt>
  40844c:	ldr	x0, [x19]
  408450:	b	408410 <ferror@plt+0x5d40>
  408454:	nop
  408458:	mov	w1, #0x7b                  	// #123
  40845c:	b	408008 <ferror@plt+0x5938>
  408460:	stp	x29, x30, [sp, #-32]!
  408464:	mov	x29, sp
  408468:	ldr	w1, [x0, #8]
  40846c:	str	x19, [sp, #16]
  408470:	cbz	w1, 4084b4 <ferror@plt+0x5de4>
  408474:	ldrb	w2, [x0, #13]
  408478:	sub	w1, w1, #0x1
  40847c:	str	w1, [x0, #8]
  408480:	mov	x19, x0
  408484:	cbz	w2, 408494 <ferror@plt+0x5dc4>
  408488:	ldrb	w1, [x0, #12]
  40848c:	cbz	w1, 408494 <ferror@plt+0x5dc4>
  408490:	bl	408060 <ferror@plt+0x5990>
  408494:	ldr	x1, [x19]
  408498:	mov	w0, #0x7d                  	// #125
  40849c:	bl	402150 <putc@plt>
  4084a0:	mov	w0, #0x2c                  	// #44
  4084a4:	strb	w0, [x19, #13]
  4084a8:	ldr	x19, [sp, #16]
  4084ac:	ldp	x29, x30, [sp], #32
  4084b0:	ret
  4084b4:	bl	4080d0 <ferror@plt+0x5a00>
  4084b8:	stp	x29, x30, [sp, #-32]!
  4084bc:	mov	w1, #0x5b                  	// #91
  4084c0:	mov	x29, sp
  4084c4:	str	x19, [sp, #16]
  4084c8:	mov	x19, x0
  4084cc:	bl	408008 <ferror@plt+0x5938>
  4084d0:	ldrb	w0, [x19, #12]
  4084d4:	cbnz	w0, 4084e4 <ferror@plt+0x5e14>
  4084d8:	ldr	x19, [sp, #16]
  4084dc:	ldp	x29, x30, [sp], #32
  4084e0:	ret
  4084e4:	ldr	x1, [x19]
  4084e8:	mov	w0, #0x20                  	// #32
  4084ec:	ldr	x19, [sp, #16]
  4084f0:	ldp	x29, x30, [sp], #32
  4084f4:	b	402150 <putc@plt>
  4084f8:	stp	x29, x30, [sp, #-32]!
  4084fc:	mov	x29, sp
  408500:	str	x19, [sp, #16]
  408504:	mov	x19, x0
  408508:	ldrb	w0, [x0, #12]
  40850c:	cbz	w0, 408518 <ferror@plt+0x5e48>
  408510:	ldrb	w0, [x19, #13]
  408514:	cbnz	w0, 40854c <ferror@plt+0x5e7c>
  408518:	ldr	w0, [x19, #8]
  40851c:	strb	wzr, [x19, #13]
  408520:	cbz	w0, 40855c <ferror@plt+0x5e8c>
  408524:	ldr	x1, [x19]
  408528:	sub	w0, w0, #0x1
  40852c:	str	w0, [x19, #8]
  408530:	mov	w0, #0x5d                  	// #93
  408534:	bl	402150 <putc@plt>
  408538:	mov	w0, #0x2c                  	// #44
  40853c:	strb	w0, [x19, #13]
  408540:	ldr	x19, [sp, #16]
  408544:	ldp	x29, x30, [sp], #32
  408548:	ret
  40854c:	ldr	x1, [x19]
  408550:	mov	w0, #0x20                  	// #32
  408554:	bl	402150 <putc@plt>
  408558:	b	408518 <ferror@plt+0x5e48>
  40855c:	bl	4080d0 <ferror@plt+0x5a00>
  408560:	stp	x29, x30, [sp, #-32]!
  408564:	mov	x29, sp
  408568:	stp	x19, x20, [sp, #16]
  40856c:	mov	x19, x0
  408570:	mov	x20, x1
  408574:	ldrb	w0, [x0, #13]
  408578:	cbnz	w0, 408598 <ferror@plt+0x5ec8>
  40857c:	mov	w0, #0x2c                  	// #44
  408580:	strb	w0, [x19, #13]
  408584:	mov	x1, x20
  408588:	mov	x0, x19
  40858c:	ldp	x19, x20, [sp, #16]
  408590:	ldp	x29, x30, [sp], #32
  408594:	b	4080f8 <ferror@plt+0x5a28>
  408598:	ldr	x1, [x19]
  40859c:	bl	402150 <putc@plt>
  4085a0:	mov	w0, #0x2c                  	// #44
  4085a4:	strb	w0, [x19, #13]
  4085a8:	mov	x1, x20
  4085ac:	mov	x0, x19
  4085b0:	ldp	x19, x20, [sp, #16]
  4085b4:	ldp	x29, x30, [sp], #32
  4085b8:	b	4080f8 <ferror@plt+0x5a28>
  4085bc:	nop
  4085c0:	tst	w1, #0xff
  4085c4:	adrp	x3, 40c000 <ferror@plt+0x9930>
  4085c8:	adrp	x2, 40c000 <ferror@plt+0x9930>
  4085cc:	add	x3, x3, #0xe30
  4085d0:	add	x2, x2, #0xe28
  4085d4:	adrp	x1, 40c000 <ferror@plt+0x9930>
  4085d8:	csel	x2, x2, x3, ne  // ne = any
  4085dc:	add	x1, x1, #0x130
  4085e0:	b	4083a8 <ferror@plt+0x5cd8>
  4085e4:	nop
  4085e8:	adrp	x1, 40c000 <ferror@plt+0x9930>
  4085ec:	add	x1, x1, #0xe38
  4085f0:	b	4083a8 <ferror@plt+0x5cd8>
  4085f4:	nop
  4085f8:	adrp	x1, 40c000 <ferror@plt+0x9930>
  4085fc:	add	x1, x1, #0xe40
  408600:	b	4083a8 <ferror@plt+0x5cd8>
  408604:	nop
  408608:	and	w2, w1, #0xff
  40860c:	adrp	x1, 40c000 <ferror@plt+0x9930>
  408610:	add	x1, x1, #0xe48
  408614:	b	4083a8 <ferror@plt+0x5cd8>
  408618:	and	w2, w1, #0xffff
  40861c:	adrp	x1, 40c000 <ferror@plt+0x9930>
  408620:	add	x1, x1, #0xe50
  408624:	b	4083a8 <ferror@plt+0x5cd8>
  408628:	mov	w2, w1
  40862c:	adrp	x3, 40b000 <ferror@plt+0x8930>
  408630:	add	x1, x3, #0xc90
  408634:	b	4083a8 <ferror@plt+0x5cd8>
  408638:	mov	x2, x1
  40863c:	adrp	x3, 40c000 <ferror@plt+0x9930>
  408640:	add	x1, x3, #0xe58
  408644:	b	4083a8 <ferror@plt+0x5cd8>
  408648:	mov	x2, x1
  40864c:	adrp	x3, 40c000 <ferror@plt+0x9930>
  408650:	add	x1, x3, #0xe60
  408654:	b	4083a8 <ferror@plt+0x5cd8>
  408658:	b	408638 <ferror@plt+0x5f68>
  40865c:	nop
  408660:	mov	x2, x1
  408664:	adrp	x3, 40b000 <ferror@plt+0x8930>
  408668:	add	x1, x3, #0xc88
  40866c:	b	4083a8 <ferror@plt+0x5cd8>
  408670:	mov	w2, w1
  408674:	adrp	x3, 40b000 <ferror@plt+0x8930>
  408678:	add	x1, x3, #0xc80
  40867c:	b	4083a8 <ferror@plt+0x5cd8>
  408680:	mov	x2, x1
  408684:	adrp	x3, 40c000 <ferror@plt+0x9930>
  408688:	add	x1, x3, #0x258
  40868c:	b	4083a8 <ferror@plt+0x5cd8>
  408690:	stp	x29, x30, [sp, #-32]!
  408694:	mov	x29, sp
  408698:	stp	x19, x20, [sp, #16]
  40869c:	mov	x20, x2
  4086a0:	mov	x19, x0
  4086a4:	bl	408320 <ferror@plt+0x5c50>
  4086a8:	mov	x1, x20
  4086ac:	mov	x0, x19
  4086b0:	ldp	x19, x20, [sp, #16]
  4086b4:	ldp	x29, x30, [sp], #32
  4086b8:	b	408560 <ferror@plt+0x5e90>
  4086bc:	nop
  4086c0:	stp	x29, x30, [sp, #-32]!
  4086c4:	mov	x29, sp
  4086c8:	stp	x19, x20, [sp, #16]
  4086cc:	and	w20, w2, #0xff
  4086d0:	mov	x19, x0
  4086d4:	bl	408320 <ferror@plt+0x5c50>
  4086d8:	mov	w1, w20
  4086dc:	mov	x0, x19
  4086e0:	ldp	x19, x20, [sp, #16]
  4086e4:	ldp	x29, x30, [sp], #32
  4086e8:	b	4085c0 <ferror@plt+0x5ef0>
  4086ec:	nop
  4086f0:	stp	x29, x30, [sp, #-32]!
  4086f4:	mov	x29, sp
  4086f8:	str	d8, [sp, #24]
  4086fc:	fmov	d8, d0
  408700:	str	x19, [sp, #16]
  408704:	mov	x19, x0
  408708:	bl	408320 <ferror@plt+0x5c50>
  40870c:	fmov	d0, d8
  408710:	mov	x0, x19
  408714:	ldr	d8, [sp, #24]
  408718:	ldr	x19, [sp, #16]
  40871c:	ldp	x29, x30, [sp], #32
  408720:	b	4085f8 <ferror@plt+0x5f28>
  408724:	nop
  408728:	stp	x29, x30, [sp, #-32]!
  40872c:	mov	x29, sp
  408730:	stp	x19, x20, [sp, #16]
  408734:	mov	w20, w2
  408738:	mov	x19, x0
  40873c:	bl	408320 <ferror@plt+0x5c50>
  408740:	mov	w1, w20
  408744:	mov	x0, x19
  408748:	ldp	x19, x20, [sp, #16]
  40874c:	ldp	x29, x30, [sp], #32
  408750:	b	408628 <ferror@plt+0x5f58>
  408754:	nop
  408758:	stp	x29, x30, [sp, #-32]!
  40875c:	mov	x29, sp
  408760:	stp	x19, x20, [sp, #16]
  408764:	mov	x20, x2
  408768:	mov	x19, x0
  40876c:	bl	408320 <ferror@plt+0x5c50>
  408770:	mov	x1, x20
  408774:	mov	x0, x19
  408778:	ldp	x19, x20, [sp, #16]
  40877c:	ldp	x29, x30, [sp], #32
  408780:	b	408638 <ferror@plt+0x5f68>
  408784:	nop
  408788:	stp	x29, x30, [sp, #-32]!
  40878c:	mov	x29, sp
  408790:	stp	x19, x20, [sp, #16]
  408794:	mov	x20, x2
  408798:	mov	x19, x0
  40879c:	bl	408320 <ferror@plt+0x5c50>
  4087a0:	mov	x1, x20
  4087a4:	mov	x0, x19
  4087a8:	ldp	x19, x20, [sp, #16]
  4087ac:	ldp	x29, x30, [sp], #32
  4087b0:	b	408648 <ferror@plt+0x5f78>
  4087b4:	nop
  4087b8:	stp	x29, x30, [sp, #-32]!
  4087bc:	mov	x29, sp
  4087c0:	stp	x19, x20, [sp, #16]
  4087c4:	and	w20, w2, #0xff
  4087c8:	mov	x19, x0
  4087cc:	bl	408320 <ferror@plt+0x5c50>
  4087d0:	mov	w1, w20
  4087d4:	mov	x0, x19
  4087d8:	ldp	x19, x20, [sp, #16]
  4087dc:	ldp	x29, x30, [sp], #32
  4087e0:	b	408608 <ferror@plt+0x5f38>
  4087e4:	nop
  4087e8:	stp	x29, x30, [sp, #-32]!
  4087ec:	mov	x29, sp
  4087f0:	stp	x19, x20, [sp, #16]
  4087f4:	and	w20, w2, #0xffff
  4087f8:	mov	x19, x0
  4087fc:	bl	408320 <ferror@plt+0x5c50>
  408800:	mov	w1, w20
  408804:	mov	x0, x19
  408808:	ldp	x19, x20, [sp, #16]
  40880c:	ldp	x29, x30, [sp], #32
  408810:	b	408618 <ferror@plt+0x5f48>
  408814:	nop
  408818:	stp	x29, x30, [sp, #-32]!
  40881c:	mov	x29, sp
  408820:	stp	x19, x20, [sp, #16]
  408824:	mov	x20, x2
  408828:	mov	x19, x0
  40882c:	bl	408320 <ferror@plt+0x5c50>
  408830:	mov	x1, x20
  408834:	mov	x0, x19
  408838:	ldp	x19, x20, [sp, #16]
  40883c:	ldp	x29, x30, [sp], #32
  408840:	b	408658 <ferror@plt+0x5f88>
  408844:	nop
  408848:	stp	x29, x30, [sp, #-32]!
  40884c:	mov	x29, sp
  408850:	stp	x19, x20, [sp, #16]
  408854:	mov	x20, x2
  408858:	mov	x19, x0
  40885c:	bl	408320 <ferror@plt+0x5c50>
  408860:	mov	x1, x20
  408864:	mov	x0, x19
  408868:	ldp	x19, x20, [sp, #16]
  40886c:	ldp	x29, x30, [sp], #32
  408870:	b	408660 <ferror@plt+0x5f90>
  408874:	nop
  408878:	stp	x29, x30, [sp, #-32]!
  40887c:	mov	x29, sp
  408880:	stp	x19, x20, [sp, #16]
  408884:	mov	w20, w2
  408888:	mov	x19, x0
  40888c:	bl	408320 <ferror@plt+0x5c50>
  408890:	mov	w1, w20
  408894:	mov	x0, x19
  408898:	ldp	x19, x20, [sp, #16]
  40889c:	ldp	x29, x30, [sp], #32
  4088a0:	b	408670 <ferror@plt+0x5fa0>
  4088a4:	nop
  4088a8:	stp	x29, x30, [sp, #-32]!
  4088ac:	mov	x29, sp
  4088b0:	stp	x19, x20, [sp, #16]
  4088b4:	mov	x20, x2
  4088b8:	mov	x19, x0
  4088bc:	bl	408320 <ferror@plt+0x5c50>
  4088c0:	mov	x1, x20
  4088c4:	mov	x0, x19
  4088c8:	ldp	x19, x20, [sp, #16]
  4088cc:	ldp	x29, x30, [sp], #32
  4088d0:	b	408680 <ferror@plt+0x5fb0>
  4088d4:	nop
  4088d8:	stp	x29, x30, [sp, #-32]!
  4088dc:	mov	x29, sp
  4088e0:	str	x19, [sp, #16]
  4088e4:	mov	x19, x0
  4088e8:	bl	408320 <ferror@plt+0x5c50>
  4088ec:	mov	x0, x19
  4088f0:	ldr	x19, [sp, #16]
  4088f4:	ldp	x29, x30, [sp], #32
  4088f8:	b	4085e8 <ferror@plt+0x5f18>
  4088fc:	nop
  408900:	cbnz	w0, 408908 <ferror@plt+0x6238>
  408904:	ret
  408908:	stp	x29, x30, [sp, #-32]!
  40890c:	adrp	x0, 420000 <ferror@plt+0x1d930>
  408910:	mov	x29, sp
  408914:	ldr	x0, [x0, #4016]
  408918:	stp	x19, x20, [sp, #16]
  40891c:	adrp	x20, 425000 <stdout@@GLIBC_2.17+0x3c80>
  408920:	and	w19, w1, #0xff
  408924:	ldr	x0, [x0]
  408928:	bl	408270 <ferror@plt+0x5ba0>
  40892c:	str	x0, [x20, #3528]
  408930:	cbz	x0, 408970 <ferror@plt+0x62a0>
  408934:	adrp	x1, 420000 <ferror@plt+0x1d930>
  408938:	ldr	x1, [x1, #4056]
  40893c:	ldr	w1, [x1]
  408940:	cbnz	w1, 408954 <ferror@plt+0x6284>
  408944:	cbnz	w19, 408960 <ferror@plt+0x6290>
  408948:	ldp	x19, x20, [sp, #16]
  40894c:	ldp	x29, x30, [sp], #32
  408950:	ret
  408954:	mov	w1, #0x1                   	// #1
  408958:	bl	408318 <ferror@plt+0x5c48>
  40895c:	cbz	w19, 408948 <ferror@plt+0x6278>
  408960:	ldr	x0, [x20, #3528]
  408964:	ldp	x19, x20, [sp, #16]
  408968:	ldp	x29, x30, [sp], #32
  40896c:	b	4084b8 <ferror@plt+0x5de8>
  408970:	adrp	x0, 40c000 <ferror@plt+0x9930>
  408974:	add	x0, x0, #0xe88
  408978:	bl	4020a0 <perror@plt>
  40897c:	mov	w0, #0x1                   	// #1
  408980:	bl	402090 <exit@plt>
  408984:	nop
  408988:	mov	w1, #0x1                   	// #1
  40898c:	b	408900 <ferror@plt+0x6230>
  408990:	stp	x29, x30, [sp, #-32]!
  408994:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c80>
  408998:	mov	x29, sp
  40899c:	str	x19, [sp, #16]
  4089a0:	add	x19, x0, #0xdc8
  4089a4:	ldr	x0, [x0, #3528]
  4089a8:	cbz	x0, 4089c0 <ferror@plt+0x62f0>
  4089ac:	bl	4084f8 <ferror@plt+0x5e28>
  4089b0:	mov	x0, x19
  4089b4:	ldr	x19, [sp, #16]
  4089b8:	ldp	x29, x30, [sp], #32
  4089bc:	b	4082a8 <ferror@plt+0x5bd8>
  4089c0:	ldr	x19, [sp, #16]
  4089c4:	ldp	x29, x30, [sp], #32
  4089c8:	ret
  4089cc:	nop
  4089d0:	mov	w1, #0x0                   	// #0
  4089d4:	b	408900 <ferror@plt+0x6230>
  4089d8:	adrp	x1, 425000 <stdout@@GLIBC_2.17+0x3c80>
  4089dc:	add	x0, x1, #0xdc8
  4089e0:	ldr	x1, [x1, #3528]
  4089e4:	cbz	x1, 4089ec <ferror@plt+0x631c>
  4089e8:	b	4082a8 <ferror@plt+0x5bd8>
  4089ec:	ret
  4089f0:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c80>
  4089f4:	ldr	x0, [x0, #3528]
  4089f8:	cmp	x0, #0x0
  4089fc:	cset	w0, ne  // ne = any
  408a00:	ret
  408a04:	nop
  408a08:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c80>
  408a0c:	ldr	x0, [x0, #3528]
  408a10:	ret
  408a14:	nop
  408a18:	stp	x29, x30, [sp, #-32]!
  408a1c:	mov	x1, x0
  408a20:	mov	x29, sp
  408a24:	str	x19, [sp, #16]
  408a28:	adrp	x19, 425000 <stdout@@GLIBC_2.17+0x3c80>
  408a2c:	ldr	x0, [x19, #3528]
  408a30:	cbz	x0, 408a4c <ferror@plt+0x637c>
  408a34:	cbz	x1, 408a40 <ferror@plt+0x6370>
  408a38:	bl	408320 <ferror@plt+0x5c50>
  408a3c:	ldr	x0, [x19, #3528]
  408a40:	ldr	x19, [sp, #16]
  408a44:	ldp	x29, x30, [sp], #32
  408a48:	b	408458 <ferror@plt+0x5d88>
  408a4c:	ldr	x19, [sp, #16]
  408a50:	ldp	x29, x30, [sp], #32
  408a54:	ret
  408a58:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c80>
  408a5c:	ldr	x0, [x0, #3528]
  408a60:	cbz	x0, 408a68 <ferror@plt+0x6398>
  408a64:	b	408460 <ferror@plt+0x5d90>
  408a68:	ret
  408a6c:	nop
  408a70:	stp	x29, x30, [sp, #-32]!
  408a74:	mov	w2, w0
  408a78:	tst	w0, #0x6
  408a7c:	mov	x29, sp
  408a80:	str	x19, [sp, #16]
  408a84:	adrp	x19, 425000 <stdout@@GLIBC_2.17+0x3c80>
  408a88:	mov	x3, x1
  408a8c:	ldr	x0, [x19, #3528]
  408a90:	b.eq	408ab0 <ferror@plt+0x63e0>  // b.none
  408a94:	cbz	x0, 408ac0 <ferror@plt+0x63f0>
  408a98:	cbz	x1, 408aa4 <ferror@plt+0x63d4>
  408a9c:	bl	408320 <ferror@plt+0x5c50>
  408aa0:	ldr	x0, [x19, #3528]
  408aa4:	ldr	x19, [sp, #16]
  408aa8:	ldp	x29, x30, [sp], #32
  408aac:	b	4084b8 <ferror@plt+0x5de8>
  408ab0:	cbz	x0, 408ac0 <ferror@plt+0x63f0>
  408ab4:	ldr	x19, [sp, #16]
  408ab8:	ldp	x29, x30, [sp], #32
  408abc:	ret
  408ac0:	mov	w0, #0x5                   	// #5
  408ac4:	tst	w2, w0
  408ac8:	b.eq	408ab4 <ferror@plt+0x63e4>  // b.none
  408acc:	ldr	x19, [sp, #16]
  408ad0:	mov	x1, x3
  408ad4:	ldp	x29, x30, [sp], #32
  408ad8:	adrp	x0, 40c000 <ferror@plt+0x9930>
  408adc:	add	x0, x0, #0x130
  408ae0:	b	402600 <printf@plt>
  408ae4:	nop
  408ae8:	adrp	x3, 425000 <stdout@@GLIBC_2.17+0x3c80>
  408aec:	mov	w2, w0
  408af0:	tst	w0, #0x6
  408af4:	ldr	x0, [x3, #3528]
  408af8:	b.eq	408b04 <ferror@plt+0x6434>  // b.none
  408afc:	cbz	x0, 408b0c <ferror@plt+0x643c>
  408b00:	b	4084f8 <ferror@plt+0x5e28>
  408b04:	cbz	x0, 408b0c <ferror@plt+0x643c>
  408b08:	ret
  408b0c:	mov	w0, #0x5                   	// #5
  408b10:	tst	w2, w0
  408b14:	b.eq	408b08 <ferror@plt+0x6438>  // b.none
  408b18:	adrp	x0, 40c000 <ferror@plt+0x9930>
  408b1c:	add	x0, x0, #0x130
  408b20:	b	402600 <printf@plt>
  408b24:	nop
  408b28:	adrp	x7, 425000 <stdout@@GLIBC_2.17+0x3c80>
  408b2c:	mov	w5, w0
  408b30:	tst	w0, #0x6
  408b34:	mov	x6, x2
  408b38:	ldr	x0, [x7, #3528]
  408b3c:	mov	x2, x3
  408b40:	b.eq	408b58 <ferror@plt+0x6488>  // b.none
  408b44:	cbz	x0, 408b60 <ferror@plt+0x6490>
  408b48:	cbz	x6, 408b80 <ferror@plt+0x64b0>
  408b4c:	mov	w2, w4
  408b50:	mov	x1, x6
  408b54:	b	408878 <ferror@plt+0x61a8>
  408b58:	cbz	x0, 408b60 <ferror@plt+0x6490>
  408b5c:	ret
  408b60:	mov	w0, #0x5                   	// #5
  408b64:	tst	w5, w0
  408b68:	b.eq	408b5c <ferror@plt+0x648c>  // b.none
  408b6c:	adrp	x0, 420000 <ferror@plt+0x1d930>
  408b70:	mov	w3, w4
  408b74:	ldr	x0, [x0, #4016]
  408b78:	ldr	x0, [x0]
  408b7c:	b	409418 <ferror@plt+0x6d48>
  408b80:	mov	w1, w4
  408b84:	b	408670 <ferror@plt+0x5fa0>
  408b88:	adrp	x7, 425000 <stdout@@GLIBC_2.17+0x3c80>
  408b8c:	mov	w5, w0
  408b90:	tst	w0, #0x6
  408b94:	mov	x6, x2
  408b98:	ldr	x0, [x7, #3528]
  408b9c:	mov	x2, x3
  408ba0:	b.eq	408bb8 <ferror@plt+0x64e8>  // b.none
  408ba4:	cbz	x0, 408bc0 <ferror@plt+0x64f0>
  408ba8:	cbz	x6, 408be0 <ferror@plt+0x6510>
  408bac:	mov	x2, x4
  408bb0:	mov	x1, x6
  408bb4:	b	4088a8 <ferror@plt+0x61d8>
  408bb8:	cbz	x0, 408bc0 <ferror@plt+0x64f0>
  408bbc:	ret
  408bc0:	mov	w0, #0x5                   	// #5
  408bc4:	tst	w5, w0
  408bc8:	b.eq	408bbc <ferror@plt+0x64ec>  // b.none
  408bcc:	adrp	x0, 420000 <ferror@plt+0x1d930>
  408bd0:	mov	x3, x4
  408bd4:	ldr	x0, [x0, #4016]
  408bd8:	ldr	x0, [x0]
  408bdc:	b	409418 <ferror@plt+0x6d48>
  408be0:	mov	x1, x4
  408be4:	b	408680 <ferror@plt+0x5fb0>
  408be8:	adrp	x7, 425000 <stdout@@GLIBC_2.17+0x3c80>
  408bec:	mov	w5, w0
  408bf0:	tst	w0, #0x6
  408bf4:	mov	w6, w1
  408bf8:	ldr	x0, [x7, #3528]
  408bfc:	mov	x1, x2
  408c00:	mov	x2, x3
  408c04:	and	w3, w4, #0xff
  408c08:	b.eq	408c1c <ferror@plt+0x654c>  // b.none
  408c0c:	cbz	x0, 408c24 <ferror@plt+0x6554>
  408c10:	cbz	x1, 408c44 <ferror@plt+0x6574>
  408c14:	mov	w2, w3
  408c18:	b	4087b8 <ferror@plt+0x60e8>
  408c1c:	cbz	x0, 408c24 <ferror@plt+0x6554>
  408c20:	ret
  408c24:	mov	w0, #0x5                   	// #5
  408c28:	tst	w5, w0
  408c2c:	b.eq	408c20 <ferror@plt+0x6550>  // b.none
  408c30:	adrp	x0, 420000 <ferror@plt+0x1d930>
  408c34:	mov	w1, w6
  408c38:	ldr	x0, [x0, #4016]
  408c3c:	ldr	x0, [x0]
  408c40:	b	409418 <ferror@plt+0x6d48>
  408c44:	mov	w1, w3
  408c48:	b	408608 <ferror@plt+0x5f38>
  408c4c:	nop
  408c50:	adrp	x7, 425000 <stdout@@GLIBC_2.17+0x3c80>
  408c54:	mov	w5, w0
  408c58:	tst	w0, #0x6
  408c5c:	mov	w6, w1
  408c60:	ldr	x0, [x7, #3528]
  408c64:	mov	x1, x2
  408c68:	mov	x2, x3
  408c6c:	and	w3, w4, #0xffff
  408c70:	b.eq	408c84 <ferror@plt+0x65b4>  // b.none
  408c74:	cbz	x0, 408c8c <ferror@plt+0x65bc>
  408c78:	cbz	x1, 408cac <ferror@plt+0x65dc>
  408c7c:	mov	w2, w3
  408c80:	b	4087e8 <ferror@plt+0x6118>
  408c84:	cbz	x0, 408c8c <ferror@plt+0x65bc>
  408c88:	ret
  408c8c:	mov	w0, #0x5                   	// #5
  408c90:	tst	w5, w0
  408c94:	b.eq	408c88 <ferror@plt+0x65b8>  // b.none
  408c98:	adrp	x0, 420000 <ferror@plt+0x1d930>
  408c9c:	mov	w1, w6
  408ca0:	ldr	x0, [x0, #4016]
  408ca4:	ldr	x0, [x0]
  408ca8:	b	409418 <ferror@plt+0x6d48>
  408cac:	mov	w1, w3
  408cb0:	b	408618 <ferror@plt+0x5f48>
  408cb4:	nop
  408cb8:	adrp	x7, 425000 <stdout@@GLIBC_2.17+0x3c80>
  408cbc:	mov	w5, w0
  408cc0:	tst	w0, #0x6
  408cc4:	mov	x6, x2
  408cc8:	ldr	x0, [x7, #3528]
  408ccc:	mov	x2, x3
  408cd0:	b.eq	408ce8 <ferror@plt+0x6618>  // b.none
  408cd4:	cbz	x0, 408cf0 <ferror@plt+0x6620>
  408cd8:	cbz	x6, 408d10 <ferror@plt+0x6640>
  408cdc:	mov	w2, w4
  408ce0:	mov	x1, x6
  408ce4:	b	408728 <ferror@plt+0x6058>
  408ce8:	cbz	x0, 408cf0 <ferror@plt+0x6620>
  408cec:	ret
  408cf0:	mov	w0, #0x5                   	// #5
  408cf4:	tst	w5, w0
  408cf8:	b.eq	408cec <ferror@plt+0x661c>  // b.none
  408cfc:	adrp	x0, 420000 <ferror@plt+0x1d930>
  408d00:	mov	w3, w4
  408d04:	ldr	x0, [x0, #4016]
  408d08:	ldr	x0, [x0]
  408d0c:	b	409418 <ferror@plt+0x6d48>
  408d10:	mov	w1, w4
  408d14:	b	408628 <ferror@plt+0x5f58>
  408d18:	adrp	x7, 425000 <stdout@@GLIBC_2.17+0x3c80>
  408d1c:	mov	w5, w0
  408d20:	tst	w0, #0x6
  408d24:	mov	x6, x2
  408d28:	ldr	x0, [x7, #3528]
  408d2c:	mov	x2, x3
  408d30:	b.eq	408d48 <ferror@plt+0x6678>  // b.none
  408d34:	cbz	x0, 408d50 <ferror@plt+0x6680>
  408d38:	cbz	x6, 408d70 <ferror@plt+0x66a0>
  408d3c:	mov	x2, x4
  408d40:	mov	x1, x6
  408d44:	b	408758 <ferror@plt+0x6088>
  408d48:	cbz	x0, 408d50 <ferror@plt+0x6680>
  408d4c:	ret
  408d50:	mov	w0, #0x5                   	// #5
  408d54:	tst	w5, w0
  408d58:	b.eq	408d4c <ferror@plt+0x667c>  // b.none
  408d5c:	adrp	x0, 420000 <ferror@plt+0x1d930>
  408d60:	mov	x3, x4
  408d64:	ldr	x0, [x0, #4016]
  408d68:	ldr	x0, [x0]
  408d6c:	b	409418 <ferror@plt+0x6d48>
  408d70:	mov	x1, x4
  408d74:	b	408638 <ferror@plt+0x5f68>
  408d78:	adrp	x7, 425000 <stdout@@GLIBC_2.17+0x3c80>
  408d7c:	mov	w5, w0
  408d80:	tst	w0, #0x6
  408d84:	mov	x6, x2
  408d88:	ldr	x0, [x7, #3528]
  408d8c:	mov	x2, x3
  408d90:	b.eq	408da8 <ferror@plt+0x66d8>  // b.none
  408d94:	cbz	x0, 408db0 <ferror@plt+0x66e0>
  408d98:	cbz	x6, 408dd0 <ferror@plt+0x6700>
  408d9c:	mov	x2, x4
  408da0:	mov	x1, x6
  408da4:	b	408818 <ferror@plt+0x6148>
  408da8:	cbz	x0, 408db0 <ferror@plt+0x66e0>
  408dac:	ret
  408db0:	mov	w0, #0x5                   	// #5
  408db4:	tst	w5, w0
  408db8:	b.eq	408dac <ferror@plt+0x66dc>  // b.none
  408dbc:	adrp	x0, 420000 <ferror@plt+0x1d930>
  408dc0:	mov	x3, x4
  408dc4:	ldr	x0, [x0, #4016]
  408dc8:	ldr	x0, [x0]
  408dcc:	b	409418 <ferror@plt+0x6d48>
  408dd0:	mov	x1, x4
  408dd4:	b	408658 <ferror@plt+0x5f88>
  408dd8:	adrp	x7, 425000 <stdout@@GLIBC_2.17+0x3c80>
  408ddc:	mov	w5, w0
  408de0:	tst	w0, #0x6
  408de4:	mov	x6, x2
  408de8:	ldr	x0, [x7, #3528]
  408dec:	mov	x2, x3
  408df0:	b.eq	408e08 <ferror@plt+0x6738>  // b.none
  408df4:	cbz	x0, 408e10 <ferror@plt+0x6740>
  408df8:	cbz	x6, 408e30 <ferror@plt+0x6760>
  408dfc:	mov	x2, x4
  408e00:	mov	x1, x6
  408e04:	b	408848 <ferror@plt+0x6178>
  408e08:	cbz	x0, 408e10 <ferror@plt+0x6740>
  408e0c:	ret
  408e10:	mov	w0, #0x5                   	// #5
  408e14:	tst	w5, w0
  408e18:	b.eq	408e0c <ferror@plt+0x673c>  // b.none
  408e1c:	adrp	x0, 420000 <ferror@plt+0x1d930>
  408e20:	mov	x3, x4
  408e24:	ldr	x0, [x0, #4016]
  408e28:	ldr	x0, [x0]
  408e2c:	b	409418 <ferror@plt+0x6d48>
  408e30:	mov	x1, x4
  408e34:	b	408660 <ferror@plt+0x5f90>
  408e38:	adrp	x5, 425000 <stdout@@GLIBC_2.17+0x3c80>
  408e3c:	mov	w4, w0
  408e40:	tst	w0, #0x6
  408e44:	fmov	d1, d0
  408e48:	ldr	x0, [x5, #3528]
  408e4c:	b.eq	408e60 <ferror@plt+0x6790>  // b.none
  408e50:	cbz	x0, 408e68 <ferror@plt+0x6798>
  408e54:	cbz	x2, 408e8c <ferror@plt+0x67bc>
  408e58:	mov	x1, x2
  408e5c:	b	4086f0 <ferror@plt+0x6020>
  408e60:	cbz	x0, 408e68 <ferror@plt+0x6798>
  408e64:	ret
  408e68:	mov	w0, #0x5                   	// #5
  408e6c:	tst	w4, w0
  408e70:	b.eq	408e64 <ferror@plt+0x6794>  // b.none
  408e74:	adrp	x0, 420000 <ferror@plt+0x1d930>
  408e78:	fmov	d0, d1
  408e7c:	mov	x2, x3
  408e80:	ldr	x0, [x0, #4016]
  408e84:	ldr	x0, [x0]
  408e88:	b	409418 <ferror@plt+0x6d48>
  408e8c:	b	4085f8 <ferror@plt+0x5f28>
  408e90:	stp	x29, x30, [sp, #-112]!
  408e94:	mov	x3, x0
  408e98:	adrp	x2, 40c000 <ferror@plt+0x9930>
  408e9c:	mov	x29, sp
  408ea0:	stp	x19, x20, [sp, #16]
  408ea4:	add	x20, sp, #0x30
  408ea8:	mov	x19, x0
  408eac:	add	x2, x2, #0xe98
  408eb0:	mov	x0, x20
  408eb4:	str	x21, [sp, #32]
  408eb8:	mov	w21, w1
  408ebc:	mov	x1, #0x40                  	// #64
  408ec0:	bl	402190 <snprintf@plt>
  408ec4:	mov	w4, w21
  408ec8:	mov	x3, x20
  408ecc:	mov	x2, x19
  408ed0:	mov	w1, #0x6                   	// #6
  408ed4:	mov	w0, #0x4                   	// #4
  408ed8:	bl	408cb8 <ferror@plt+0x65e8>
  408edc:	ldp	x19, x20, [sp, #16]
  408ee0:	ldr	x21, [sp, #32]
  408ee4:	ldp	x29, x30, [sp], #112
  408ee8:	ret
  408eec:	nop
  408ef0:	adrp	x7, 425000 <stdout@@GLIBC_2.17+0x3c80>
  408ef4:	mov	w5, w0
  408ef8:	tst	w0, #0x6
  408efc:	mov	w6, w1
  408f00:	ldr	x0, [x7, #3528]
  408f04:	mov	x1, x2
  408f08:	mov	x2, x3
  408f0c:	b.eq	408f34 <ferror@plt+0x6864>  // b.none
  408f10:	cbz	x0, 408f3c <ferror@plt+0x686c>
  408f14:	cmp	x1, #0x0
  408f18:	ccmp	x4, #0x0, #0x0, ne  // ne = any
  408f1c:	b.eq	408f68 <ferror@plt+0x6898>  // b.none
  408f20:	cmp	x1, #0x0
  408f24:	ccmp	x4, #0x0, #0x4, eq  // eq = none
  408f28:	b.eq	408f60 <ferror@plt+0x6890>  // b.none
  408f2c:	mov	x1, x4
  408f30:	b	408560 <ferror@plt+0x5e90>
  408f34:	cbz	x0, 408f3c <ferror@plt+0x686c>
  408f38:	ret
  408f3c:	mov	w0, #0x5                   	// #5
  408f40:	tst	w5, w0
  408f44:	b.eq	408f38 <ferror@plt+0x6868>  // b.none
  408f48:	adrp	x0, 420000 <ferror@plt+0x1d930>
  408f4c:	mov	x3, x4
  408f50:	mov	w1, w6
  408f54:	ldr	x0, [x0, #4016]
  408f58:	ldr	x0, [x0]
  408f5c:	b	409418 <ferror@plt+0x6d48>
  408f60:	mov	x2, x4
  408f64:	b	408690 <ferror@plt+0x5fc0>
  408f68:	b	408320 <ferror@plt+0x5c50>
  408f6c:	nop
  408f70:	stp	x29, x30, [sp, #-112]!
  408f74:	mov	x3, x0
  408f78:	adrp	x2, 40c000 <ferror@plt+0x9930>
  408f7c:	mov	x29, sp
  408f80:	stp	x19, x20, [sp, #16]
  408f84:	add	x20, sp, #0x30
  408f88:	mov	x19, x0
  408f8c:	add	x2, x2, #0xea0
  408f90:	mov	x0, x20
  408f94:	str	x21, [sp, #32]
  408f98:	mov	x21, x1
  408f9c:	mov	x1, #0x40                  	// #64
  408fa0:	bl	402190 <snprintf@plt>
  408fa4:	mov	x4, x21
  408fa8:	mov	x3, x20
  408fac:	mov	x2, x19
  408fb0:	mov	w1, #0x6                   	// #6
  408fb4:	mov	w0, #0x4                   	// #4
  408fb8:	bl	408ef0 <ferror@plt+0x6820>
  408fbc:	ldp	x19, x20, [sp, #16]
  408fc0:	ldr	x21, [sp, #32]
  408fc4:	ldp	x29, x30, [sp], #112
  408fc8:	ret
  408fcc:	nop
  408fd0:	sub	sp, sp, #0x10
  408fd4:	adrp	x7, 425000 <stdout@@GLIBC_2.17+0x3c80>
  408fd8:	mov	w5, w0
  408fdc:	tst	w0, #0x6
  408fe0:	mov	w6, w1
  408fe4:	mov	x1, x2
  408fe8:	str	x3, [sp, #8]
  408fec:	and	w2, w4, #0xff
  408ff0:	ldr	x0, [x7, #3528]
  408ff4:	b.eq	409008 <ferror@plt+0x6938>  // b.none
  408ff8:	cbz	x0, 409014 <ferror@plt+0x6944>
  408ffc:	cbz	x1, 409054 <ferror@plt+0x6984>
  409000:	add	sp, sp, #0x10
  409004:	b	4086c0 <ferror@plt+0x5ff0>
  409008:	cbz	x0, 409014 <ferror@plt+0x6944>
  40900c:	add	sp, sp, #0x10
  409010:	ret
  409014:	mov	w0, #0x5                   	// #5
  409018:	tst	w5, w0
  40901c:	b.eq	40900c <ferror@plt+0x693c>  // b.none
  409020:	adrp	x0, 420000 <ferror@plt+0x1d930>
  409024:	cmp	w2, #0x0
  409028:	adrp	x3, 40c000 <ferror@plt+0x9930>
  40902c:	adrp	x2, 40c000 <ferror@plt+0x9930>
  409030:	ldr	x0, [x0, #4016]
  409034:	add	x2, x2, #0xe30
  409038:	add	x3, x3, #0xe28
  40903c:	mov	w1, w6
  409040:	csel	x3, x3, x2, ne  // ne = any
  409044:	ldr	x0, [x0]
  409048:	ldr	x2, [sp, #8]
  40904c:	add	sp, sp, #0x10
  409050:	b	409418 <ferror@plt+0x6d48>
  409054:	mov	w1, w2
  409058:	add	sp, sp, #0x10
  40905c:	b	4085c0 <ferror@plt+0x5ef0>
  409060:	stp	x29, x30, [sp, #-96]!
  409064:	adrp	x5, 425000 <stdout@@GLIBC_2.17+0x3c80>
  409068:	tst	w0, #0x6
  40906c:	mov	x29, sp
  409070:	stp	x19, x20, [sp, #16]
  409074:	mov	x19, x2
  409078:	mov	x2, x3
  40907c:	ldr	x3, [x5, #3528]
  409080:	b.eq	4090c8 <ferror@plt+0x69f8>  // b.none
  409084:	cbz	x3, 4090d8 <ferror@plt+0x6a08>
  409088:	add	x20, sp, #0x20
  40908c:	mov	x3, x4
  409090:	mov	x0, x20
  409094:	mov	x1, #0x40                  	// #64
  409098:	adrp	x2, 40c000 <ferror@plt+0x9930>
  40909c:	add	x2, x2, #0xea8
  4090a0:	bl	402190 <snprintf@plt>
  4090a4:	mov	x4, x20
  4090a8:	mov	x2, x19
  4090ac:	mov	x3, #0x0                   	// #0
  4090b0:	mov	w1, #0x6                   	// #6
  4090b4:	mov	w0, #0x2                   	// #2
  4090b8:	bl	408ef0 <ferror@plt+0x6820>
  4090bc:	ldp	x19, x20, [sp, #16]
  4090c0:	ldp	x29, x30, [sp], #96
  4090c4:	ret
  4090c8:	cbz	x3, 4090d8 <ferror@plt+0x6a08>
  4090cc:	ldp	x19, x20, [sp, #16]
  4090d0:	ldp	x29, x30, [sp], #96
  4090d4:	ret
  4090d8:	mov	w3, #0x5                   	// #5
  4090dc:	tst	w0, w3
  4090e0:	b.eq	4090cc <ferror@plt+0x69fc>  // b.none
  4090e4:	adrp	x0, 420000 <ferror@plt+0x1d930>
  4090e8:	mov	x3, x4
  4090ec:	ldr	x0, [x0, #4016]
  4090f0:	ldr	x0, [x0]
  4090f4:	bl	409418 <ferror@plt+0x6d48>
  4090f8:	b	4090cc <ferror@plt+0x69fc>
  4090fc:	nop
  409100:	stp	x29, x30, [sp, #-112]!
  409104:	tst	w0, #0x6
  409108:	mov	x29, sp
  40910c:	stp	x19, x20, [sp, #16]
  409110:	adrp	x20, 425000 <stdout@@GLIBC_2.17+0x3c80>
  409114:	mov	x19, x2
  409118:	mov	x2, x3
  40911c:	ldr	x3, [x20, #3528]
  409120:	b.eq	40916c <ferror@plt+0x6a9c>  // b.none
  409124:	cbz	x3, 40917c <ferror@plt+0x6aac>
  409128:	str	x21, [sp, #32]
  40912c:	add	x21, sp, #0x30
  409130:	mov	w3, w4
  409134:	mov	x0, x21
  409138:	adrp	x2, 40c000 <ferror@plt+0x9930>
  40913c:	mov	x1, #0x40                  	// #64
  409140:	add	x2, x2, #0xda0
  409144:	bl	402190 <snprintf@plt>
  409148:	ldr	x0, [x20, #3528]
  40914c:	cbz	x19, 4091a0 <ferror@plt+0x6ad0>
  409150:	mov	x2, x21
  409154:	mov	x1, x19
  409158:	bl	408690 <ferror@plt+0x5fc0>
  40915c:	ldp	x19, x20, [sp, #16]
  409160:	ldr	x21, [sp, #32]
  409164:	ldp	x29, x30, [sp], #112
  409168:	ret
  40916c:	cbz	x3, 40917c <ferror@plt+0x6aac>
  409170:	ldp	x19, x20, [sp, #16]
  409174:	ldp	x29, x30, [sp], #112
  409178:	ret
  40917c:	mov	w3, #0x5                   	// #5
  409180:	tst	w0, w3
  409184:	b.eq	409170 <ferror@plt+0x6aa0>  // b.none
  409188:	adrp	x0, 420000 <ferror@plt+0x1d930>
  40918c:	mov	w3, w4
  409190:	ldr	x0, [x0, #4016]
  409194:	ldr	x0, [x0]
  409198:	bl	409418 <ferror@plt+0x6d48>
  40919c:	b	409170 <ferror@plt+0x6aa0>
  4091a0:	mov	x1, x21
  4091a4:	bl	408560 <ferror@plt+0x5e90>
  4091a8:	ldr	x21, [sp, #32]
  4091ac:	b	409170 <ferror@plt+0x6aa0>
  4091b0:	adrp	x7, 425000 <stdout@@GLIBC_2.17+0x3c80>
  4091b4:	mov	w5, w0
  4091b8:	tst	w0, #0x6
  4091bc:	mov	x6, x3
  4091c0:	ldr	x0, [x7, #3528]
  4091c4:	b.eq	4091d8 <ferror@plt+0x6b08>  // b.none
  4091c8:	cbz	x0, 4091e0 <ferror@plt+0x6b10>
  4091cc:	cbz	x2, 409204 <ferror@plt+0x6b34>
  4091d0:	mov	x1, x2
  4091d4:	b	4088d8 <ferror@plt+0x6208>
  4091d8:	cbz	x0, 4091e0 <ferror@plt+0x6b10>
  4091dc:	ret
  4091e0:	mov	w0, #0x5                   	// #5
  4091e4:	tst	w5, w0
  4091e8:	b.eq	4091dc <ferror@plt+0x6b0c>  // b.none
  4091ec:	adrp	x0, 420000 <ferror@plt+0x1d930>
  4091f0:	mov	x3, x4
  4091f4:	mov	x2, x6
  4091f8:	ldr	x0, [x0, #4016]
  4091fc:	ldr	x0, [x0]
  409200:	b	409418 <ferror@plt+0x6d48>
  409204:	b	4085e8 <ferror@plt+0x5f18>
  409208:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c80>
  40920c:	ldr	x0, [x0, #3528]
  409210:	cbz	x0, 409218 <ferror@plt+0x6b48>
  409214:	ret
  409218:	adrp	x1, 420000 <ferror@plt+0x1d930>
  40921c:	adrp	x0, 40c000 <ferror@plt+0x9930>
  409220:	add	x0, x0, #0x130
  409224:	ldr	x1, [x1, #4048]
  409228:	ldr	x1, [x1]
  40922c:	b	402600 <printf@plt>
  409230:	cmp	w1, #0x0
  409234:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  409238:	b.eq	4092dc <ferror@plt+0x6c0c>  // b.none
  40923c:	stp	x29, x30, [sp, #-32]!
  409240:	cmp	w0, #0x2
  409244:	mov	x29, sp
  409248:	b.eq	409270 <ferror@plt+0x6ba0>  // b.none
  40924c:	adrp	x0, 420000 <ferror@plt+0x1d930>
  409250:	ldr	x0, [x0, #4016]
  409254:	ldr	x0, [x0]
  409258:	bl	4021a0 <fileno@plt>
  40925c:	bl	402540 <isatty@plt>
  409260:	cbnz	w0, 409270 <ferror@plt+0x6ba0>
  409264:	mov	w0, #0x0                   	// #0
  409268:	ldp	x29, x30, [sp], #32
  40926c:	ret
  409270:	adrp	x1, 425000 <stdout@@GLIBC_2.17+0x3c80>
  409274:	adrp	x0, 40c000 <ferror@plt+0x9930>
  409278:	add	x0, x0, #0xeb0
  40927c:	stp	x19, x20, [sp, #16]
  409280:	mov	w19, #0x1                   	// #1
  409284:	add	x20, x1, #0xdd0
  409288:	str	w19, [x1, #3536]
  40928c:	bl	402630 <getenv@plt>
  409290:	cbz	x0, 4092f0 <ferror@plt+0x6c20>
  409294:	mov	w1, #0x3b                  	// #59
  409298:	bl	402380 <strrchr@plt>
  40929c:	mov	x2, x0
  4092a0:	mov	w0, w19
  4092a4:	cbz	x2, 4092e4 <ferror@plt+0x6c14>
  4092a8:	ldrb	w3, [x2, #1]
  4092ac:	sub	w0, w3, #0x30
  4092b0:	and	w0, w0, #0xff
  4092b4:	cmp	w0, #0x6
  4092b8:	cset	w1, ls  // ls = plast
  4092bc:	cmp	w3, #0x38
  4092c0:	csinc	w0, w1, wzr, ne  // ne = any
  4092c4:	cbz	w0, 4092f0 <ferror@plt+0x6c20>
  4092c8:	ldrb	w1, [x2, #2]
  4092cc:	cbnz	w1, 4092e4 <ferror@plt+0x6c14>
  4092d0:	str	w19, [x20, #4]
  4092d4:	ldp	x19, x20, [sp, #16]
  4092d8:	b	409268 <ferror@plt+0x6b98>
  4092dc:	mov	w0, #0x0                   	// #0
  4092e0:	ret
  4092e4:	ldp	x19, x20, [sp, #16]
  4092e8:	ldp	x29, x30, [sp], #32
  4092ec:	ret
  4092f0:	mov	w0, w19
  4092f4:	ldp	x19, x20, [sp, #16]
  4092f8:	ldp	x29, x30, [sp], #32
  4092fc:	ret
  409300:	cbz	x1, 409400 <ferror@plt+0x6d30>
  409304:	stp	x29, x30, [sp, #-48]!
  409308:	mov	x29, sp
  40930c:	stp	x19, x20, [sp, #16]
  409310:	mov	x19, x0
  409314:	mov	x20, x1
  409318:	str	x21, [sp, #32]
  40931c:	bl	402080 <strlen@plt>
  409320:	add	x3, x0, #0x10
  409324:	add	x2, x0, #0x1
  409328:	and	x3, x3, #0xfffffffffffffff0
  40932c:	mov	x1, x19
  409330:	sub	sp, sp, x3
  409334:	mov	x0, sp
  409338:	bl	402050 <memcpy@plt>
  40933c:	mov	x21, x0
  409340:	mov	w1, #0x3d                  	// #61
  409344:	bl	4025a0 <strchrnul@plt>
  409348:	mov	x19, x0
  40934c:	ldrb	w0, [x0]
  409350:	cbz	w0, 409358 <ferror@plt+0x6c88>
  409354:	strb	wzr, [x19], #1
  409358:	mov	x0, x21
  40935c:	adrp	x1, 40c000 <ferror@plt+0x9930>
  409360:	add	x1, x1, #0xec0
  409364:	bl	4059d0 <ferror@plt+0x3300>
  409368:	tst	w0, #0xff
  40936c:	b.ne	4093c8 <ferror@plt+0x6cf8>  // b.any
  409370:	ldrb	w0, [x19]
  409374:	cbz	w0, 4093e0 <ferror@plt+0x6d10>
  409378:	adrp	x1, 40c000 <ferror@plt+0x9930>
  40937c:	mov	x0, x19
  409380:	add	x1, x1, #0xec8
  409384:	bl	4023f0 <strcmp@plt>
  409388:	cbz	w0, 4093e0 <ferror@plt+0x6d10>
  40938c:	adrp	x1, 40c000 <ferror@plt+0x9930>
  409390:	mov	x0, x19
  409394:	add	x1, x1, #0xed0
  409398:	bl	4023f0 <strcmp@plt>
  40939c:	cbnz	w0, 4093b0 <ferror@plt+0x6ce0>
  4093a0:	mov	w1, #0x1                   	// #1
  4093a4:	mov	w0, w1
  4093a8:	str	w1, [x20]
  4093ac:	b	4093cc <ferror@plt+0x6cfc>
  4093b0:	adrp	x1, 40c000 <ferror@plt+0x9930>
  4093b4:	mov	x0, x19
  4093b8:	add	x1, x1, #0xed8
  4093bc:	bl	4023f0 <strcmp@plt>
  4093c0:	cbz	w0, 409408 <ferror@plt+0x6d38>
  4093c4:	nop
  4093c8:	mov	w0, #0x0                   	// #0
  4093cc:	mov	sp, x29
  4093d0:	ldp	x19, x20, [sp, #16]
  4093d4:	ldr	x21, [sp, #32]
  4093d8:	ldp	x29, x30, [sp], #48
  4093dc:	ret
  4093e0:	mov	w1, #0x2                   	// #2
  4093e4:	str	w1, [x20]
  4093e8:	mov	w0, #0x1                   	// #1
  4093ec:	mov	sp, x29
  4093f0:	ldp	x19, x20, [sp, #16]
  4093f4:	ldr	x21, [sp, #32]
  4093f8:	ldp	x29, x30, [sp], #48
  4093fc:	ret
  409400:	mov	w0, #0x0                   	// #0
  409404:	ret
  409408:	mov	w0, #0x1                   	// #1
  40940c:	str	wzr, [x20]
  409410:	b	4093cc <ferror@plt+0x6cfc>
  409414:	nop
  409418:	stp	x29, x30, [sp, #-288]!
  40941c:	adrp	x8, 425000 <stdout@@GLIBC_2.17+0x3c80>
  409420:	mov	w10, #0xffffffd8            	// #-40
  409424:	mov	x29, sp
  409428:	ldr	w12, [x8, #3536]
  40942c:	add	x11, sp, #0xf0
  409430:	mov	w9, #0xffffff80            	// #-128
  409434:	stp	x21, x22, [sp, #32]
  409438:	mov	x22, x2
  40943c:	add	x2, sp, #0x120
  409440:	stp	x2, x2, [sp, #80]
  409444:	cmp	w12, #0x0
  409448:	str	x11, [sp, #96]
  40944c:	ccmp	w1, #0x6, #0x4, ne  // ne = any
  409450:	stp	w10, w9, [sp, #104]
  409454:	str	q0, [sp, #112]
  409458:	str	q1, [sp, #128]
  40945c:	str	q2, [sp, #144]
  409460:	str	q3, [sp, #160]
  409464:	str	q4, [sp, #176]
  409468:	str	q5, [sp, #192]
  40946c:	str	q6, [sp, #208]
  409470:	str	q7, [sp, #224]
  409474:	stp	x3, x4, [sp, #248]
  409478:	stp	x5, x6, [sp, #264]
  40947c:	str	x7, [sp, #280]
  409480:	b.eq	409528 <ferror@plt+0x6e58>  // b.none
  409484:	add	x8, x8, #0xdd0
  409488:	stp	x19, x20, [sp, #16]
  40948c:	mov	x20, x0
  409490:	ldr	w0, [x8, #4]
  409494:	cbnz	w0, 409518 <ferror@plt+0x6e48>
  409498:	adrp	x0, 40c000 <ferror@plt+0x9930>
  40949c:	add	x0, x0, #0xf58
  4094a0:	add	x0, x0, #0x20
  4094a4:	ldr	w2, [x0, w1, uxtw #2]
  4094a8:	adrp	x3, 420000 <ferror@plt+0x1d930>
  4094ac:	add	x3, x3, #0xd00
  4094b0:	adrp	x21, 40c000 <ferror@plt+0x9930>
  4094b4:	add	x21, x21, #0x130
  4094b8:	mov	x1, x21
  4094bc:	mov	x0, x20
  4094c0:	ldr	x2, [x3, w2, uxtw #3]
  4094c4:	bl	402690 <fprintf@plt>
  4094c8:	mov	w19, w0
  4094cc:	ldp	x4, x5, [sp, #80]
  4094d0:	mov	x1, x22
  4094d4:	ldp	x6, x7, [sp, #96]
  4094d8:	add	x2, sp, #0x30
  4094dc:	mov	x0, x20
  4094e0:	stp	x4, x5, [sp, #48]
  4094e4:	stp	x6, x7, [sp, #64]
  4094e8:	bl	4025f0 <vfprintf@plt>
  4094ec:	add	w19, w19, w0
  4094f0:	mov	x1, x21
  4094f4:	mov	x0, x20
  4094f8:	adrp	x2, 40c000 <ferror@plt+0x9930>
  4094fc:	add	x2, x2, #0xee0
  409500:	bl	402690 <fprintf@plt>
  409504:	add	w0, w19, w0
  409508:	ldp	x19, x20, [sp, #16]
  40950c:	ldp	x21, x22, [sp, #32]
  409510:	ldp	x29, x30, [sp], #288
  409514:	ret
  409518:	adrp	x0, 40c000 <ferror@plt+0x9930>
  40951c:	add	x0, x0, #0xf58
  409520:	ldr	w2, [x0, w1, uxtw #2]
  409524:	b	4094a8 <ferror@plt+0x6dd8>
  409528:	ldp	x6, x7, [sp, #80]
  40952c:	mov	x1, x22
  409530:	ldp	x4, x5, [sp, #96]
  409534:	add	x2, sp, #0x30
  409538:	stp	x6, x7, [sp, #48]
  40953c:	stp	x4, x5, [sp, #64]
  409540:	bl	4025f0 <vfprintf@plt>
  409544:	ldp	x21, x22, [sp, #32]
  409548:	ldp	x29, x30, [sp], #288
  40954c:	ret
  409550:	and	w0, w0, #0xff
  409554:	cmp	w0, #0x2
  409558:	b.eq	40956c <ferror@plt+0x6e9c>  // b.none
  40955c:	cmp	w0, #0xa
  409560:	mov	w1, #0x3                   	// #3
  409564:	mov	w0, #0x6                   	// #6
  409568:	csel	w0, w0, w1, ne  // ne = any
  40956c:	ret
  409570:	and	w0, w0, #0xff
  409574:	cmp	w0, #0x2
  409578:	b.eq	409590 <ferror@plt+0x6ec0>  // b.none
  40957c:	cmp	w0, #0x6
  409580:	mov	w1, #0x4                   	// #4
  409584:	mov	w0, #0x6                   	// #6
  409588:	csel	w0, w0, w1, ne  // ne = any
  40958c:	ret
  409590:	mov	w0, #0x5                   	// #5
  409594:	ret
  409598:	stp	x29, x30, [sp, #-80]!
  40959c:	mov	x29, sp
  4095a0:	stp	x19, x20, [sp, #16]
  4095a4:	mov	x20, x1
  4095a8:	mov	x19, x3
  4095ac:	stp	x21, x22, [sp, #32]
  4095b0:	mov	w22, w0
  4095b4:	mov	x21, x2
  4095b8:	stp	x25, x26, [sp, #64]
  4095bc:	bl	402620 <__errno_location@plt>
  4095c0:	cmp	w22, #0x1c
  4095c4:	mov	x25, x0
  4095c8:	b.eq	4095ec <ferror@plt+0x6f1c>  // b.none
  4095cc:	mov	w1, #0x61                  	// #97
  4095d0:	str	w1, [x25]
  4095d4:	mov	x0, #0x0                   	// #0
  4095d8:	ldp	x19, x20, [sp, #16]
  4095dc:	ldp	x21, x22, [sp, #32]
  4095e0:	ldp	x25, x26, [sp, #64]
  4095e4:	ldp	x29, x30, [sp], #80
  4095e8:	ret
  4095ec:	stp	x23, x24, [sp, #48]
  4095f0:	adrp	x26, 40b000 <ferror@plt+0x8930>
  4095f4:	mov	x24, x21
  4095f8:	add	x26, x26, #0xc90
  4095fc:	mov	w23, #0x2f                  	// #47
  409600:	str	wzr, [x0]
  409604:	b	409618 <ferror@plt+0x6f48>
  409608:	tbnz	w22, #8, 409670 <ferror@plt+0x6fa0>
  40960c:	add	x19, x19, x1
  409610:	strb	w23, [x24, w0, sxtw]
  409614:	add	x24, x2, #0x1
  409618:	ldr	w22, [x20]
  40961c:	mov	x1, x19
  409620:	mov	x2, x26
  409624:	mov	x0, x24
  409628:	rev	w22, w22
  40962c:	add	x20, x20, #0x4
  409630:	lsr	w3, w22, #12
  409634:	bl	402190 <snprintf@plt>
  409638:	sxtw	x1, w0
  40963c:	cmp	x19, w0, sxtw
  409640:	add	x2, x24, x1
  409644:	mvn	x1, x1
  409648:	b.hi	409608 <ferror@plt+0x6f38>  // b.pmore
  40964c:	mov	w1, #0xfffffff9            	// #-7
  409650:	mov	x0, #0x0                   	// #0
  409654:	ldp	x23, x24, [sp, #48]
  409658:	str	w1, [x25]
  40965c:	ldp	x19, x20, [sp, #16]
  409660:	ldp	x21, x22, [sp, #32]
  409664:	ldp	x25, x26, [sp, #64]
  409668:	ldp	x29, x30, [sp], #80
  40966c:	ret
  409670:	mov	x0, x21
  409674:	ldp	x19, x20, [sp, #16]
  409678:	ldp	x21, x22, [sp, #32]
  40967c:	ldp	x23, x24, [sp, #48]
  409680:	ldp	x25, x26, [sp, #64]
  409684:	ldp	x29, x30, [sp], #80
  409688:	ret
  40968c:	nop
  409690:	stp	x29, x30, [sp, #-80]!
  409694:	mov	x29, sp
  409698:	stp	x19, x20, [sp, #16]
  40969c:	lsr	x19, x3, #2
  4096a0:	mov	x20, x2
  4096a4:	stp	x21, x22, [sp, #32]
  4096a8:	mov	w22, w0
  4096ac:	mov	x21, x1
  4096b0:	bl	402620 <__errno_location@plt>
  4096b4:	mov	x1, x0
  4096b8:	cmp	w22, #0x1c
  4096bc:	b.ne	4097a4 <ferror@plt+0x70d4>  // b.any
  4096c0:	str	wzr, [x0]
  4096c4:	cbz	w19, 409750 <ferror@plt+0x7080>
  4096c8:	sub	w19, w19, #0x1
  4096cc:	mov	x22, #0xfffff               	// #1048575
  4096d0:	add	x19, x19, #0x1
  4096d4:	str	x23, [sp, #48]
  4096d8:	add	x23, sp, #0x48
  4096dc:	add	x19, x20, x19, lsl #2
  4096e0:	b	40971c <ferror@plt+0x704c>
  4096e4:	ldr	x2, [sp, #72]
  4096e8:	lsl	w0, w0, #12
  4096ec:	rev	w0, w0
  4096f0:	cmp	x2, x21
  4096f4:	b.eq	409734 <ferror@plt+0x7064>  // b.none
  4096f8:	str	w0, [x20]
  4096fc:	add	x21, x2, #0x1
  409700:	ldrb	w2, [x2]
  409704:	cmp	w2, #0x2f
  409708:	cbz	w2, 409784 <ferror@plt+0x70b4>
  40970c:	add	x20, x20, #0x4
  409710:	b.ne	409734 <ferror@plt+0x7064>  // b.any
  409714:	cmp	x20, x19
  409718:	b.eq	40974c <ferror@plt+0x707c>  // b.none
  40971c:	mov	x1, x23
  409720:	mov	x0, x21
  409724:	mov	w2, #0x0                   	// #0
  409728:	bl	402070 <strtoul@plt>
  40972c:	cmp	x0, x22
  409730:	b.ls	4096e4 <ferror@plt+0x7014>  // b.plast
  409734:	ldr	x23, [sp, #48]
  409738:	mov	w0, #0x0                   	// #0
  40973c:	ldp	x19, x20, [sp, #16]
  409740:	ldp	x21, x22, [sp, #32]
  409744:	ldp	x29, x30, [sp], #80
  409748:	ret
  40974c:	ldr	x23, [sp, #48]
  409750:	adrp	x3, 420000 <ferror@plt+0x1d930>
  409754:	mov	x2, #0x18                  	// #24
  409758:	mov	x1, #0x1                   	// #1
  40975c:	ldr	x3, [x3, #3992]
  409760:	adrp	x0, 40c000 <ferror@plt+0x9930>
  409764:	add	x0, x0, #0xf98
  409768:	ldr	x3, [x3]
  40976c:	bl	4024d0 <fwrite@plt>
  409770:	mov	w0, #0x0                   	// #0
  409774:	ldp	x19, x20, [sp, #16]
  409778:	ldp	x21, x22, [sp, #32]
  40977c:	ldp	x29, x30, [sp], #80
  409780:	ret
  409784:	orr	w1, w0, #0x10000
  409788:	mov	w0, #0x1                   	// #1
  40978c:	ldr	x23, [sp, #48]
  409790:	str	w1, [x20]
  409794:	ldp	x19, x20, [sp, #16]
  409798:	ldp	x21, x22, [sp, #32]
  40979c:	ldp	x29, x30, [sp], #80
  4097a0:	ret
  4097a4:	mov	w2, #0x61                  	// #97
  4097a8:	mov	w0, #0xffffffff            	// #-1
  4097ac:	str	w2, [x1]
  4097b0:	b	40973c <ferror@plt+0x706c>
  4097b4:	nop
  4097b8:	mov	x4, x0
  4097bc:	stp	x29, x30, [sp, #-48]!
  4097c0:	mov	x7, #0x20                  	// #32
  4097c4:	mov	x29, sp
  4097c8:	ldr	w5, [x4, #28]
  4097cc:	mov	w6, w1
  4097d0:	ldr	w0, [x0]
  4097d4:	movk	x7, #0x12, lsl #32
  4097d8:	add	w5, w5, #0x1
  4097dc:	movk	x7, #0x301, lsl #48
  4097e0:	stp	w5, w5, [x4, #28]
  4097e4:	add	x1, sp, #0x10
  4097e8:	stp	xzr, xzr, [sp, #24]
  4097ec:	mov	w3, #0x0                   	// #0
  4097f0:	mov	x2, #0x20                  	// #32
  4097f4:	str	x7, [sp, #16]
  4097f8:	str	w5, [sp, #24]
  4097fc:	strb	w6, [sp, #32]
  409800:	str	xzr, [sp, #40]
  409804:	bl	402480 <send@plt>
  409808:	ldp	x29, x30, [sp], #48
  40980c:	ret
  409810:	stp	x29, x30, [sp, #-48]!
  409814:	mov	x29, sp
  409818:	stp	x19, x20, [sp, #16]
  40981c:	mov	w20, w2
  409820:	stp	x21, x22, [sp, #32]
  409824:	mov	w22, w0
  409828:	mov	x21, x1
  40982c:	b	409848 <ferror@plt+0x7178>
  409830:	bl	402620 <__errno_location@plt>
  409834:	mov	x19, x0
  409838:	ldr	w0, [x0]
  40983c:	cmp	w0, #0x4
  409840:	ccmp	w0, #0xb, #0x4, ne  // ne = any
  409844:	b.ne	409878 <ferror@plt+0x71a8>  // b.any
  409848:	mov	x1, x21
  40984c:	mov	w2, w20
  409850:	mov	w0, w22
  409854:	bl	402060 <recvmsg@plt>
  409858:	mov	w1, w0
  40985c:	tbnz	w0, #31, 409830 <ferror@plt+0x7160>
  409860:	cbz	w0, 4098bc <ferror@plt+0x71ec>
  409864:	mov	w0, w1
  409868:	ldp	x19, x20, [sp, #16]
  40986c:	ldp	x21, x22, [sp, #32]
  409870:	ldp	x29, x30, [sp], #48
  409874:	ret
  409878:	adrp	x1, 420000 <ferror@plt+0x1d930>
  40987c:	ldr	x1, [x1, #3992]
  409880:	ldr	x20, [x1]
  409884:	bl	402360 <strerror@plt>
  409888:	ldr	w3, [x19]
  40988c:	mov	x2, x0
  409890:	adrp	x1, 40c000 <ferror@plt+0x9930>
  409894:	mov	x0, x20
  409898:	add	x1, x1, #0xfc8
  40989c:	bl	402690 <fprintf@plt>
  4098a0:	ldr	w1, [x19]
  4098a4:	ldp	x19, x20, [sp, #16]
  4098a8:	neg	w1, w1
  4098ac:	mov	w0, w1
  4098b0:	ldp	x21, x22, [sp, #32]
  4098b4:	ldp	x29, x30, [sp], #48
  4098b8:	ret
  4098bc:	adrp	x3, 420000 <ferror@plt+0x1d930>
  4098c0:	mov	x1, #0x1                   	// #1
  4098c4:	adrp	x0, 40c000 <ferror@plt+0x9930>
  4098c8:	mov	x2, #0xf                   	// #15
  4098cc:	ldr	x3, [x3, #3992]
  4098d0:	add	x0, x0, #0xfb8
  4098d4:	ldr	x3, [x3]
  4098d8:	bl	4024d0 <fwrite@plt>
  4098dc:	mov	w1, #0xffffffc3            	// #-61
  4098e0:	b	409864 <ferror@plt+0x7194>
  4098e4:	nop
  4098e8:	stp	x29, x30, [sp, #-64]!
  4098ec:	mov	x29, sp
  4098f0:	stp	x21, x22, [sp, #32]
  4098f4:	mov	x22, x2
  4098f8:	mov	w2, #0x22                  	// #34
  4098fc:	ldr	x21, [x1, #16]
  409900:	stp	x19, x20, [sp, #16]
  409904:	mov	x20, x1
  409908:	stp	x23, x24, [sp, #48]
  40990c:	mov	w24, w0
  409910:	stp	xzr, xzr, [x21]
  409914:	bl	409810 <ferror@plt+0x7140>
  409918:	sxtw	x19, w0
  40991c:	tbnz	w19, #31, 40995c <ferror@plt+0x728c>
  409920:	cmp	w19, #0x8, lsl #12
  409924:	mov	x0, #0x8000                	// #32768
  409928:	csel	x19, x19, x0, ge  // ge = tcont
  40992c:	mov	x0, x19
  409930:	bl	402210 <malloc@plt>
  409934:	mov	x23, x0
  409938:	cbz	x0, 409980 <ferror@plt+0x72b0>
  40993c:	stp	x23, x19, [x21]
  409940:	mov	x1, x20
  409944:	mov	w0, w24
  409948:	mov	w2, #0x0                   	// #0
  40994c:	bl	409810 <ferror@plt+0x7140>
  409950:	mov	w19, w0
  409954:	tbnz	w0, #31, 409974 <ferror@plt+0x72a4>
  409958:	str	x23, [x22]
  40995c:	mov	w0, w19
  409960:	ldp	x19, x20, [sp, #16]
  409964:	ldp	x21, x22, [sp, #32]
  409968:	ldp	x23, x24, [sp, #48]
  40996c:	ldp	x29, x30, [sp], #64
  409970:	ret
  409974:	mov	x0, x23
  409978:	bl	402450 <free@plt>
  40997c:	b	40995c <ferror@plt+0x728c>
  409980:	adrp	x3, 420000 <ferror@plt+0x1d930>
  409984:	adrp	x0, 40c000 <ferror@plt+0x9930>
  409988:	mov	x2, #0x20                  	// #32
  40998c:	mov	x1, #0x1                   	// #1
  409990:	ldr	x3, [x3, #3992]
  409994:	mov	w19, #0xfffffff4            	// #-12
  409998:	add	x0, x0, #0xfe8
  40999c:	ldr	x3, [x3]
  4099a0:	bl	4024d0 <fwrite@plt>
  4099a4:	b	40995c <ferror@plt+0x728c>
  4099a8:	mov	w0, #0x0                   	// #0
  4099ac:	ret
  4099b0:	stp	x29, x30, [sp, #-240]!
  4099b4:	mov	x7, x2
  4099b8:	mov	w5, #0x10                  	// #16
  4099bc:	mov	x29, sp
  4099c0:	str	xzr, [sp, #152]
  4099c4:	mov	w6, #0xc                   	// #12
  4099c8:	stp	xzr, xzr, [sp, #192]
  4099cc:	stp	xzr, xzr, [sp, #208]
  4099d0:	stp	x19, x20, [sp, #16]
  4099d4:	mov	x20, x3
  4099d8:	stp	x25, x26, [sp, #64]
  4099dc:	stp	x27, x28, [sp, #80]
  4099e0:	mov	x28, x0
  4099e4:	and	w0, w4, #0xff
  4099e8:	str	x2, [sp, #104]
  4099ec:	str	w0, [sp, #136]
  4099f0:	strh	w5, [sp, #152]
  4099f4:	str	wzr, [sp, #160]
  4099f8:	str	w6, [sp, #192]
  4099fc:	stp	x1, x2, [sp, #200]
  409a00:	add	x2, sp, #0x98
  409a04:	str	x2, [sp, #184]
  409a08:	stp	xzr, xzr, [sp, #224]
  409a0c:	cbz	x7, 409cec <ferror@plt+0x761c>
  409a10:	ldr	w19, [x28, #28]
  409a14:	mov	x2, x1
  409a18:	add	w19, w19, #0x1
  409a1c:	add	w4, w19, w7
  409a20:	mov	w1, w19
  409a24:	b	409a38 <ferror@plt+0x7368>
  409a28:	add	w1, w1, #0x1
  409a2c:	add	x2, x2, #0x10
  409a30:	cmp	w1, w4
  409a34:	b.eq	409a60 <ferror@plt+0x7390>  // b.none
  409a38:	ldr	x0, [x2]
  409a3c:	str	w1, [x0, #8]
  409a40:	cbnz	x20, 409a28 <ferror@plt+0x7358>
  409a44:	ldrh	w3, [x0, #6]
  409a48:	add	w1, w1, #0x1
  409a4c:	add	x2, x2, #0x10
  409a50:	cmp	w1, w4
  409a54:	orr	w3, w3, #0x4
  409a58:	strh	w3, [x0, #6]
  409a5c:	b.ne	409a38 <ferror@plt+0x7368>  // b.any
  409a60:	ldr	x0, [sp, #104]
  409a64:	sub	x0, x0, #0x1
  409a68:	add	w19, w19, w0
  409a6c:	str	w19, [x28, #28]
  409a70:	ldr	w0, [x28]
  409a74:	add	x26, sp, #0xb8
  409a78:	mov	x1, x26
  409a7c:	mov	w2, #0x0                   	// #0
  409a80:	bl	4022f0 <sendmsg@plt>
  409a84:	tbnz	w0, #31, 409d74 <ferror@plt+0x76a4>
  409a88:	adrp	x1, 420000 <ferror@plt+0x1d930>
  409a8c:	stp	x21, x22, [sp, #32]
  409a90:	mov	w21, w19
  409a94:	ldr	x0, [sp, #104]
  409a98:	add	x2, sp, #0x90
  409a9c:	ldr	x1, [x1, #3992]
  409aa0:	sub	x21, x21, x0
  409aa4:	add	x0, sp, #0xa8
  409aa8:	stp	x23, x24, [sp, #48]
  409aac:	str	xzr, [sp, #96]
  409ab0:	str	x2, [sp, #112]
  409ab4:	str	x1, [sp, #128]
  409ab8:	mov	x1, #0x1                   	// #1
  409abc:	str	x0, [sp, #200]
  409ac0:	str	x1, [sp, #208]
  409ac4:	ldr	w3, [sp, #96]
  409ac8:	mov	x1, x26
  409acc:	ldr	w0, [x28]
  409ad0:	ldr	x2, [sp, #112]
  409ad4:	str	w3, [sp, #124]
  409ad8:	bl	4098e8 <ferror@plt+0x7218>
  409adc:	mov	w4, w0
  409ae0:	tbnz	w0, #31, 409d08 <ferror@plt+0x7638>
  409ae4:	ldr	w2, [sp, #192]
  409ae8:	cmp	w2, #0xc
  409aec:	b.ne	409e10 <ferror@plt+0x7740>  // b.any
  409af0:	mov	w22, w0
  409af4:	cmp	w0, #0xf
  409af8:	ldr	x23, [sp, #144]
  409afc:	b.le	409ba0 <ferror@plt+0x74d0>
  409b00:	ldr	w27, [x23]
  409b04:	subs	w3, w27, #0x10
  409b08:	ccmp	w0, w27, #0x1, pl  // pl = nfrst
  409b0c:	b.lt	409bcc <ferror@plt+0x74fc>  // b.tstop
  409b10:	adrp	x0, 420000 <ferror@plt+0x1d930>
  409b14:	adrp	x24, 40d000 <ferror@plt+0xa930>
  409b18:	ldr	x25, [x0, #3992]
  409b1c:	b	409b30 <ferror@plt+0x7460>
  409b20:	ldr	w27, [x23]
  409b24:	subs	w3, w27, #0x10
  409b28:	ccmp	w27, w22, #0x0, pl  // pl = nfrst
  409b2c:	b.gt	409bcc <ferror@plt+0x74fc>
  409b30:	ldr	w1, [sp, #156]
  409b34:	cbnz	w1, 409b80 <ferror@plt+0x74b0>
  409b38:	ldr	w2, [x23, #12]
  409b3c:	ldr	w1, [x28, #8]
  409b40:	cmp	w2, w1
  409b44:	b.ne	409b80 <ferror@plt+0x74b0>  // b.any
  409b48:	ldr	w0, [x23, #8]
  409b4c:	cmp	w0, w19
  409b50:	b.hi	409b80 <ferror@plt+0x74b0>  // b.pmore
  409b54:	cmp	x21, w0, uxtw
  409b58:	b.hi	409b80 <ferror@plt+0x74b0>  // b.pmore
  409b5c:	ldrh	w0, [x23, #4]
  409b60:	cmp	w0, #0x2
  409b64:	b.eq	409c54 <ferror@plt+0x7584>  // b.none
  409b68:	cbnz	x20, 409cc0 <ferror@plt+0x75f0>
  409b6c:	ldr	x3, [x25]
  409b70:	add	x0, x24, #0xb8
  409b74:	mov	x2, #0x14                  	// #20
  409b78:	mov	x1, #0x1                   	// #1
  409b7c:	bl	4024d0 <fwrite@plt>
  409b80:	add	w4, w27, #0x3
  409b84:	and	w4, w4, #0xfffffffc
  409b88:	sub	w22, w22, w4
  409b8c:	add	x23, x23, w4, uxtw
  409b90:	cmp	w22, #0xf
  409b94:	mov	w4, w22
  409b98:	b.hi	409b20 <ferror@plt+0x7450>  // b.pmore
  409b9c:	ldr	x23, [sp, #144]
  409ba0:	mov	x0, x23
  409ba4:	str	w4, [sp, #124]
  409ba8:	bl	402450 <free@plt>
  409bac:	ldr	w0, [sp, #232]
  409bb0:	ldr	w4, [sp, #124]
  409bb4:	tbnz	w0, #5, 409c28 <ferror@plt+0x7558>
  409bb8:	cbnz	w4, 409dec <ferror@plt+0x771c>
  409bbc:	ldr	x0, [sp, #96]
  409bc0:	add	x23, x0, #0x1
  409bc4:	str	x23, [sp, #96]
  409bc8:	b	409ac4 <ferror@plt+0x73f4>
  409bcc:	adrp	x0, 420000 <ferror@plt+0x1d930>
  409bd0:	ldr	w1, [sp, #232]
  409bd4:	ldr	x0, [x0, #3992]
  409bd8:	ldr	x3, [x0]
  409bdc:	tbz	w1, #5, 409dd0 <ferror@plt+0x7700>
  409be0:	mov	x2, #0x12                  	// #18
  409be4:	mov	x1, #0x1                   	// #1
  409be8:	adrp	x0, 40d000 <ferror@plt+0xa930>
  409bec:	add	x0, x0, #0x50
  409bf0:	bl	4024d0 <fwrite@plt>
  409bf4:	ldr	x0, [sp, #144]
  409bf8:	mov	w4, #0xffffffff            	// #-1
  409bfc:	str	w4, [sp, #96]
  409c00:	bl	402450 <free@plt>
  409c04:	ldp	x21, x22, [sp, #32]
  409c08:	ldp	x23, x24, [sp, #48]
  409c0c:	ldr	w4, [sp, #96]
  409c10:	mov	w0, w4
  409c14:	ldp	x19, x20, [sp, #16]
  409c18:	ldp	x25, x26, [sp, #64]
  409c1c:	ldp	x27, x28, [sp, #80]
  409c20:	ldp	x29, x30, [sp], #240
  409c24:	ret
  409c28:	ldr	x0, [sp, #128]
  409c2c:	mov	x2, #0x12                  	// #18
  409c30:	mov	x1, #0x1                   	// #1
  409c34:	ldr	x3, [x0]
  409c38:	adrp	x0, 40d000 <ferror@plt+0xa930>
  409c3c:	add	x0, x0, #0xd0
  409c40:	bl	4024d0 <fwrite@plt>
  409c44:	ldr	x0, [sp, #96]
  409c48:	add	x23, x0, #0x1
  409c4c:	str	x23, [sp, #96]
  409c50:	b	409ac4 <ferror@plt+0x73f4>
  409c54:	ldr	w4, [x23, #16]
  409c58:	cmp	w3, #0x13
  409c5c:	b.ls	409d90 <ferror@plt+0x76c0>  // b.plast
  409c60:	str	w4, [sp, #140]
  409c64:	cbz	w4, 409cf4 <ferror@plt+0x7624>
  409c68:	bl	402620 <__errno_location@plt>
  409c6c:	ldp	w2, w4, [sp, #136]
  409c70:	neg	w1, w4
  409c74:	str	w1, [x0]
  409c78:	cmp	w2, #0x0
  409c7c:	ldr	w0, [x28, #36]
  409c80:	ccmp	w0, #0x4, #0x4, ne  // ne = any
  409c84:	b.ne	409d24 <ferror@plt+0x7654>  // b.any
  409c88:	ldr	x0, [sp, #144]
  409c8c:	cbz	x20, 409d14 <ferror@plt+0x7644>
  409c90:	str	x0, [x20]
  409c94:	ldr	x0, [sp, #96]
  409c98:	add	x23, x0, #0x1
  409c9c:	ldr	x0, [sp, #104]
  409ca0:	cmp	x0, x23
  409ca4:	b.hi	409bc4 <ferror@plt+0x74f4>  // b.pmore
  409ca8:	ldr	w0, [sp, #124]
  409cac:	cmp	w4, #0x0
  409cb0:	ldp	x21, x22, [sp, #32]
  409cb4:	csinv	w4, w4, w0, eq  // eq = none
  409cb8:	ldp	x23, x24, [sp, #48]
  409cbc:	b	409c10 <ferror@plt+0x7540>
  409cc0:	ldr	x0, [sp, #144]
  409cc4:	mov	w4, #0x0                   	// #0
  409cc8:	ldp	x21, x22, [sp, #32]
  409ccc:	ldp	x23, x24, [sp, #48]
  409cd0:	str	x0, [x20]
  409cd4:	mov	w0, w4
  409cd8:	ldp	x19, x20, [sp, #16]
  409cdc:	ldp	x25, x26, [sp, #64]
  409ce0:	ldp	x27, x28, [sp, #80]
  409ce4:	ldp	x29, x30, [sp], #240
  409ce8:	ret
  409cec:	mov	w19, #0x0                   	// #0
  409cf0:	b	409a70 <ferror@plt+0x73a0>
  409cf4:	mov	x0, x23
  409cf8:	mov	x1, #0x0                   	// #0
  409cfc:	bl	4099a8 <ferror@plt+0x72d8>
  409d00:	ldr	w4, [sp, #140]
  409d04:	b	409c88 <ferror@plt+0x75b8>
  409d08:	ldp	x21, x22, [sp, #32]
  409d0c:	ldp	x23, x24, [sp, #48]
  409d10:	b	409c10 <ferror@plt+0x7540>
  409d14:	str	w4, [sp, #140]
  409d18:	bl	402450 <free@plt>
  409d1c:	ldr	w4, [sp, #140]
  409d20:	b	409c94 <ferror@plt+0x75c4>
  409d24:	mov	x0, x23
  409d28:	mov	x1, #0x0                   	// #0
  409d2c:	str	w4, [sp, #140]
  409d30:	bl	4099a8 <ferror@plt+0x72d8>
  409d34:	ldr	w4, [sp, #140]
  409d38:	cbnz	w0, 409c88 <ferror@plt+0x75b8>
  409d3c:	adrp	x0, 420000 <ferror@plt+0x1d930>
  409d40:	str	w4, [sp, #140]
  409d44:	ldr	x1, [x0, #3992]
  409d48:	ldr	w0, [x23, #16]
  409d4c:	ldr	x24, [x1]
  409d50:	neg	w0, w0
  409d54:	bl	402360 <strerror@plt>
  409d58:	mov	x2, x0
  409d5c:	adrp	x1, 40d000 <ferror@plt+0xa930>
  409d60:	mov	x0, x24
  409d64:	add	x1, x1, #0xa0
  409d68:	bl	402690 <fprintf@plt>
  409d6c:	ldr	w4, [sp, #140]
  409d70:	b	409c88 <ferror@plt+0x75b8>
  409d74:	mov	w4, #0xffffffff            	// #-1
  409d78:	adrp	x0, 40d000 <ferror@plt+0xa930>
  409d7c:	add	x0, x0, #0x10
  409d80:	str	w4, [sp, #96]
  409d84:	bl	4020a0 <perror@plt>
  409d88:	ldr	w4, [sp, #96]
  409d8c:	b	409c10 <ferror@plt+0x7540>
  409d90:	adrp	x3, 420000 <ferror@plt+0x1d930>
  409d94:	mov	w4, #0xffffffff            	// #-1
  409d98:	mov	x2, #0x10                  	// #16
  409d9c:	mov	x1, #0x1                   	// #1
  409da0:	ldr	x3, [x3, #3992]
  409da4:	adrp	x0, 40d000 <ferror@plt+0xa930>
  409da8:	add	x0, x0, #0x88
  409dac:	str	w4, [sp, #96]
  409db0:	ldr	x3, [x3]
  409db4:	bl	4024d0 <fwrite@plt>
  409db8:	ldr	x0, [sp, #144]
  409dbc:	bl	402450 <free@plt>
  409dc0:	ldr	w4, [sp, #96]
  409dc4:	ldp	x21, x22, [sp, #32]
  409dc8:	ldp	x23, x24, [sp, #48]
  409dcc:	b	409c10 <ferror@plt+0x7540>
  409dd0:	mov	w2, w27
  409dd4:	adrp	x1, 40d000 <ferror@plt+0xa930>
  409dd8:	add	x1, x1, #0x68
  409ddc:	mov	x0, x3
  409de0:	bl	402690 <fprintf@plt>
  409de4:	mov	w0, #0x1                   	// #1
  409de8:	bl	402090 <exit@plt>
  409dec:	adrp	x1, 40d000 <ferror@plt+0xa930>
  409df0:	mov	w2, w4
  409df4:	add	x1, x1, #0xe8
  409df8:	adrp	x0, 420000 <ferror@plt+0x1d930>
  409dfc:	ldr	x0, [x0, #3992]
  409e00:	ldr	x0, [x0]
  409e04:	bl	402690 <fprintf@plt>
  409e08:	mov	w0, #0x1                   	// #1
  409e0c:	bl	402090 <exit@plt>
  409e10:	adrp	x1, 40d000 <ferror@plt+0xa930>
  409e14:	adrp	x0, 420000 <ferror@plt+0x1d930>
  409e18:	add	x1, x1, #0x30
  409e1c:	b	409dfc <ferror@plt+0x772c>
  409e20:	mov	w0, #0x0                   	// #0
  409e24:	ret
  409e28:	stp	x29, x30, [sp, #-48]!
  409e2c:	mov	w5, #0x1                   	// #1
  409e30:	mov	w4, #0x4                   	// #4
  409e34:	mov	x29, sp
  409e38:	str	x19, [sp, #16]
  409e3c:	mov	x19, x0
  409e40:	ldr	w0, [x0]
  409e44:	add	x3, sp, #0x2c
  409e48:	mov	w2, #0xc                   	// #12
  409e4c:	mov	w1, #0x10e                 	// #270
  409e50:	str	w5, [sp, #44]
  409e54:	bl	402220 <setsockopt@plt>
  409e58:	tbnz	w0, #31, 409e68 <ferror@plt+0x7798>
  409e5c:	ldr	w0, [x19, #48]
  409e60:	orr	w0, w0, #0x4
  409e64:	str	w0, [x19, #48]
  409e68:	ldr	x19, [sp, #16]
  409e6c:	ldp	x29, x30, [sp], #48
  409e70:	ret
  409e74:	nop
  409e78:	stp	x29, x30, [sp, #-32]!
  409e7c:	mov	w4, #0x4                   	// #4
  409e80:	mov	w2, #0x1                   	// #1
  409e84:	mov	x29, sp
  409e88:	ldr	w0, [x0]
  409e8c:	add	x3, sp, #0x1c
  409e90:	str	w1, [sp, #28]
  409e94:	mov	w1, #0x10e                 	// #270
  409e98:	bl	402220 <setsockopt@plt>
  409e9c:	ldp	x29, x30, [sp], #32
  409ea0:	ret
  409ea4:	nop
  409ea8:	stp	x29, x30, [sp, #-32]!
  409eac:	mov	x29, sp
  409eb0:	str	x19, [sp, #16]
  409eb4:	mov	x19, x0
  409eb8:	ldr	w0, [x0]
  409ebc:	tbnz	w0, #31, 409ecc <ferror@plt+0x77fc>
  409ec0:	bl	402370 <close@plt>
  409ec4:	mov	w0, #0xffffffff            	// #-1
  409ec8:	str	w0, [x19]
  409ecc:	ldr	x19, [sp, #16]
  409ed0:	ldp	x29, x30, [sp], #32
  409ed4:	ret
  409ed8:	stp	x29, x30, [sp, #-64]!
  409edc:	mov	w3, #0x8000                	// #32768
  409ee0:	mov	x29, sp
  409ee4:	stp	x19, x20, [sp, #16]
  409ee8:	mov	x19, x0
  409eec:	mov	w20, #0x1                   	// #1
  409ef0:	str	x21, [sp, #32]
  409ef4:	mov	w21, w1
  409ef8:	stp	xzr, xzr, [x0, #32]
  409efc:	mov	w1, #0x3                   	// #3
  409f00:	movk	w1, #0x8, lsl #16
  409f04:	stp	xzr, xzr, [x19]
  409f08:	mov	w0, #0x10                  	// #16
  409f0c:	stp	xzr, xzr, [x19, #16]
  409f10:	str	w2, [x19, #36]
  409f14:	str	xzr, [x19, #48]
  409f18:	stp	w3, w20, [sp, #56]
  409f1c:	bl	4024f0 <socket@plt>
  409f20:	str	w0, [x19]
  409f24:	tbnz	w0, #31, 40a03c <ferror@plt+0x796c>
  409f28:	add	x3, sp, #0x38
  409f2c:	mov	w1, w20
  409f30:	mov	w4, #0x4                   	// #4
  409f34:	mov	w2, #0x7                   	// #7
  409f38:	bl	402220 <setsockopt@plt>
  409f3c:	tbnz	w0, #31, 40a050 <ferror@plt+0x7980>
  409f40:	adrp	x3, 420000 <ferror@plt+0x1d930>
  409f44:	ldr	w0, [x19]
  409f48:	mov	w1, w20
  409f4c:	mov	w4, #0x4                   	// #4
  409f50:	ldr	x3, [x3, #4024]
  409f54:	mov	w2, #0x8                   	// #8
  409f58:	bl	402220 <setsockopt@plt>
  409f5c:	tbnz	w0, #31, 40a064 <ferror@plt+0x7994>
  409f60:	mov	x20, x19
  409f64:	mov	w2, #0xb                   	// #11
  409f68:	mov	w1, #0x10e                 	// #270
  409f6c:	add	x3, sp, #0x3c
  409f70:	mov	w4, #0x4                   	// #4
  409f74:	ldr	w0, [x20], #4
  409f78:	bl	402220 <setsockopt@plt>
  409f7c:	stur	wzr, [x19, #6]
  409f80:	ldr	w0, [x19]
  409f84:	mov	w2, #0x10                  	// #16
  409f88:	strh	w2, [x19, #4]
  409f8c:	mov	x1, x20
  409f90:	strh	wzr, [x19, #10]
  409f94:	mov	w2, #0xc                   	// #12
  409f98:	str	w21, [x19, #12]
  409f9c:	bl	402110 <bind@plt>
  409fa0:	tbnz	w0, #31, 40a078 <ferror@plt+0x79a8>
  409fa4:	ldr	w0, [x19]
  409fa8:	mov	w3, #0xc                   	// #12
  409fac:	mov	x1, x20
  409fb0:	add	x2, sp, #0x34
  409fb4:	str	w3, [sp, #52]
  409fb8:	bl	402660 <getsockname@plt>
  409fbc:	tbnz	w0, #31, 40a08c <ferror@plt+0x79bc>
  409fc0:	ldr	w2, [sp, #52]
  409fc4:	cmp	w2, #0xc
  409fc8:	b.ne	40a01c <ferror@plt+0x794c>  // b.any
  409fcc:	ldrh	w2, [x19, #4]
  409fd0:	cmp	w2, #0x10
  409fd4:	b.ne	409ffc <ferror@plt+0x792c>  // b.any
  409fd8:	mov	x0, #0x0                   	// #0
  409fdc:	bl	402200 <time@plt>
  409fe0:	mov	x1, x0
  409fe4:	mov	w0, #0x0                   	// #0
  409fe8:	str	w1, [x19, #28]
  409fec:	ldp	x19, x20, [sp, #16]
  409ff0:	ldr	x21, [sp, #32]
  409ff4:	ldp	x29, x30, [sp], #64
  409ff8:	ret
  409ffc:	adrp	x0, 420000 <ferror@plt+0x1d930>
  40a000:	adrp	x1, 40d000 <ferror@plt+0xa930>
  40a004:	add	x1, x1, #0x198
  40a008:	ldr	x0, [x0, #3992]
  40a00c:	ldr	x0, [x0]
  40a010:	bl	402690 <fprintf@plt>
  40a014:	mov	w0, #0xffffffff            	// #-1
  40a018:	b	409fec <ferror@plt+0x791c>
  40a01c:	adrp	x0, 420000 <ferror@plt+0x1d930>
  40a020:	adrp	x1, 40d000 <ferror@plt+0xa930>
  40a024:	add	x1, x1, #0x178
  40a028:	ldr	x0, [x0, #3992]
  40a02c:	ldr	x0, [x0]
  40a030:	bl	402690 <fprintf@plt>
  40a034:	mov	w0, #0xffffffff            	// #-1
  40a038:	b	409fec <ferror@plt+0x791c>
  40a03c:	adrp	x0, 40d000 <ferror@plt+0xa930>
  40a040:	add	x0, x0, #0x100
  40a044:	bl	4020a0 <perror@plt>
  40a048:	mov	w0, #0xffffffff            	// #-1
  40a04c:	b	409fec <ferror@plt+0x791c>
  40a050:	adrp	x0, 40d000 <ferror@plt+0xa930>
  40a054:	add	x0, x0, #0x120
  40a058:	bl	4020a0 <perror@plt>
  40a05c:	mov	w0, #0xffffffff            	// #-1
  40a060:	b	409fec <ferror@plt+0x791c>
  40a064:	adrp	x0, 40d000 <ferror@plt+0xa930>
  40a068:	add	x0, x0, #0x130
  40a06c:	bl	4020a0 <perror@plt>
  40a070:	mov	w0, #0xffffffff            	// #-1
  40a074:	b	409fec <ferror@plt+0x791c>
  40a078:	adrp	x0, 40d000 <ferror@plt+0xa930>
  40a07c:	add	x0, x0, #0x140
  40a080:	bl	4020a0 <perror@plt>
  40a084:	mov	w0, #0xffffffff            	// #-1
  40a088:	b	409fec <ferror@plt+0x791c>
  40a08c:	adrp	x0, 40d000 <ferror@plt+0xa930>
  40a090:	add	x0, x0, #0x160
  40a094:	bl	4020a0 <perror@plt>
  40a098:	mov	w0, #0xffffffff            	// #-1
  40a09c:	b	409fec <ferror@plt+0x791c>
  40a0a0:	mov	w2, #0x0                   	// #0
  40a0a4:	b	409ed8 <ferror@plt+0x7808>
  40a0a8:	stp	x29, x30, [sp, #-192]!
  40a0ac:	mov	x29, sp
  40a0b0:	stp	x19, x20, [sp, #16]
  40a0b4:	mov	x19, x0
  40a0b8:	mov	x0, #0x18                  	// #24
  40a0bc:	movk	x0, #0x6a, lsl #32
  40a0c0:	stp	xzr, xzr, [sp, #48]
  40a0c4:	movk	x0, #0x301, lsl #48
  40a0c8:	str	x0, [sp, #40]
  40a0cc:	add	x20, sp, #0x28
  40a0d0:	ldr	w0, [x19, #28]
  40a0d4:	strb	w1, [sp, #56]
  40a0d8:	add	w0, w0, #0x1
  40a0dc:	stp	w0, w0, [x19, #28]
  40a0e0:	str	w0, [sp, #48]
  40a0e4:	stp	xzr, xzr, [sp, #64]
  40a0e8:	stp	xzr, xzr, [sp, #80]
  40a0ec:	stp	xzr, xzr, [sp, #96]
  40a0f0:	stp	xzr, xzr, [sp, #112]
  40a0f4:	stp	xzr, xzr, [sp, #128]
  40a0f8:	stp	xzr, xzr, [sp, #144]
  40a0fc:	stp	xzr, xzr, [sp, #160]
  40a100:	stp	xzr, xzr, [sp, #176]
  40a104:	cbz	x2, 40a118 <ferror@plt+0x7a48>
  40a108:	mov	x0, x20
  40a10c:	mov	w1, #0x98                  	// #152
  40a110:	blr	x2
  40a114:	cbnz	w0, 40a12c <ferror@plt+0x7a5c>
  40a118:	ldr	w0, [x19]
  40a11c:	mov	x1, x20
  40a120:	mov	w3, #0x0                   	// #0
  40a124:	mov	x2, #0x98                  	// #152
  40a128:	bl	402480 <send@plt>
  40a12c:	ldp	x19, x20, [sp, #16]
  40a130:	ldp	x29, x30, [sp], #192
  40a134:	ret
  40a138:	stp	x29, x30, [sp, #-192]!
  40a13c:	mov	x29, sp
  40a140:	stp	x19, x20, [sp, #16]
  40a144:	mov	x19, x0
  40a148:	mov	x0, #0x18                  	// #24
  40a14c:	movk	x0, #0x16, lsl #32
  40a150:	stp	xzr, xzr, [sp, #48]
  40a154:	movk	x0, #0x301, lsl #48
  40a158:	str	x0, [sp, #40]
  40a15c:	add	x20, sp, #0x28
  40a160:	ldr	w0, [x19, #28]
  40a164:	strb	w1, [sp, #56]
  40a168:	add	w0, w0, #0x1
  40a16c:	stp	w0, w0, [x19, #28]
  40a170:	str	w0, [sp, #48]
  40a174:	stp	xzr, xzr, [sp, #64]
  40a178:	stp	xzr, xzr, [sp, #80]
  40a17c:	stp	xzr, xzr, [sp, #96]
  40a180:	stp	xzr, xzr, [sp, #112]
  40a184:	stp	xzr, xzr, [sp, #128]
  40a188:	stp	xzr, xzr, [sp, #144]
  40a18c:	stp	xzr, xzr, [sp, #160]
  40a190:	stp	xzr, xzr, [sp, #176]
  40a194:	cbz	x2, 40a1a8 <ferror@plt+0x7ad8>
  40a198:	mov	x0, x20
  40a19c:	mov	w1, #0x98                  	// #152
  40a1a0:	blr	x2
  40a1a4:	cbnz	w0, 40a1bc <ferror@plt+0x7aec>
  40a1a8:	ldr	w0, [x19]
  40a1ac:	mov	x1, x20
  40a1b0:	mov	w3, #0x0                   	// #0
  40a1b4:	mov	x2, #0x98                  	// #152
  40a1b8:	bl	402480 <send@plt>
  40a1bc:	ldp	x19, x20, [sp, #16]
  40a1c0:	ldp	x29, x30, [sp], #192
  40a1c4:	ret
  40a1c8:	mov	x4, x0
  40a1cc:	stp	x29, x30, [sp, #-48]!
  40a1d0:	mov	x7, #0x1c                  	// #28
  40a1d4:	mov	x29, sp
  40a1d8:	ldr	w5, [x4, #28]
  40a1dc:	mov	w6, w1
  40a1e0:	ldr	w0, [x0]
  40a1e4:	movk	x7, #0x4a, lsl #32
  40a1e8:	add	w5, w5, #0x1
  40a1ec:	movk	x7, #0x301, lsl #48
  40a1f0:	stp	w5, w5, [x4, #28]
  40a1f4:	add	x1, sp, #0x10
  40a1f8:	stp	xzr, xzr, [sp, #24]
  40a1fc:	mov	w3, #0x0                   	// #0
  40a200:	mov	x2, #0x1c                  	// #28
  40a204:	str	x7, [sp, #16]
  40a208:	str	w5, [sp, #24]
  40a20c:	strb	w6, [sp, #32]
  40a210:	str	wzr, [sp, #40]
  40a214:	bl	402480 <send@plt>
  40a218:	ldp	x29, x30, [sp], #48
  40a21c:	ret
  40a220:	stp	x29, x30, [sp, #-192]!
  40a224:	mov	x29, sp
  40a228:	stp	x19, x20, [sp, #16]
  40a22c:	mov	x19, x0
  40a230:	mov	x0, #0x1c                  	// #28
  40a234:	movk	x0, #0x1a, lsl #32
  40a238:	stp	xzr, xzr, [sp, #40]
  40a23c:	movk	x0, #0x301, lsl #48
  40a240:	str	x0, [sp, #32]
  40a244:	add	x20, sp, #0x20
  40a248:	ldr	w0, [x19, #28]
  40a24c:	strb	w1, [sp, #48]
  40a250:	add	w0, w0, #0x1
  40a254:	stp	w0, w0, [x19, #28]
  40a258:	str	w0, [sp, #40]
  40a25c:	stp	xzr, xzr, [sp, #56]
  40a260:	stp	xzr, xzr, [sp, #72]
  40a264:	stp	xzr, xzr, [sp, #88]
  40a268:	stp	xzr, xzr, [sp, #104]
  40a26c:	stp	xzr, xzr, [sp, #120]
  40a270:	stp	xzr, xzr, [sp, #136]
  40a274:	stp	xzr, xzr, [sp, #152]
  40a278:	stp	xzr, xzr, [sp, #168]
  40a27c:	str	wzr, [sp, #184]
  40a280:	cbz	x2, 40a294 <ferror@plt+0x7bc4>
  40a284:	mov	x0, x20
  40a288:	mov	w1, #0x9c                  	// #156
  40a28c:	blr	x2
  40a290:	cbnz	w0, 40a2a8 <ferror@plt+0x7bd8>
  40a294:	ldr	w0, [x19]
  40a298:	mov	x1, x20
  40a29c:	mov	w3, #0x0                   	// #0
  40a2a0:	mov	x2, #0x9c                  	// #156
  40a2a4:	bl	402480 <send@plt>
  40a2a8:	ldp	x19, x20, [sp, #16]
  40a2ac:	ldp	x29, x30, [sp], #192
  40a2b0:	ret
  40a2b4:	nop
  40a2b8:	mov	x4, x0
  40a2bc:	stp	x29, x30, [sp, #-48]!
  40a2c0:	mov	x7, #0x1c                  	// #28
  40a2c4:	mov	x29, sp
  40a2c8:	ldr	w5, [x4, #28]
  40a2cc:	mov	w6, w1
  40a2d0:	ldr	w0, [x0]
  40a2d4:	movk	x7, #0x22, lsl #32
  40a2d8:	add	w5, w5, #0x1
  40a2dc:	movk	x7, #0x301, lsl #48
  40a2e0:	stp	w5, w5, [x4, #28]
  40a2e4:	add	x1, sp, #0x10
  40a2e8:	stp	xzr, xzr, [sp, #24]
  40a2ec:	mov	w3, #0x0                   	// #0
  40a2f0:	mov	x2, #0x1c                  	// #28
  40a2f4:	str	x7, [sp, #16]
  40a2f8:	str	w5, [sp, #24]
  40a2fc:	strb	w6, [sp, #32]
  40a300:	str	wzr, [sp, #40]
  40a304:	bl	402480 <send@plt>
  40a308:	ldp	x29, x30, [sp], #48
  40a30c:	ret
  40a310:	stp	x29, x30, [sp, #-336]!
  40a314:	mov	x29, sp
  40a318:	stp	x19, x20, [sp, #16]
  40a31c:	mov	x19, x0
  40a320:	mov	x20, x2
  40a324:	stp	x21, x22, [sp, #32]
  40a328:	add	x22, sp, #0x30
  40a32c:	mov	w21, w1
  40a330:	mov	x0, x22
  40a334:	mov	w1, #0x0                   	// #0
  40a338:	mov	x2, #0x11c                 	// #284
  40a33c:	bl	4022a0 <memset@plt>
  40a340:	ldr	w0, [x19, #28]
  40a344:	mov	x1, #0x1c                  	// #28
  40a348:	movk	x1, #0x1e, lsl #32
  40a34c:	strb	w21, [sp, #64]
  40a350:	add	w0, w0, #0x1
  40a354:	movk	x1, #0x301, lsl #48
  40a358:	stp	w0, w0, [x19, #28]
  40a35c:	str	x1, [sp, #48]
  40a360:	str	w0, [sp, #56]
  40a364:	cbz	x20, 40a378 <ferror@plt+0x7ca8>
  40a368:	mov	x0, x22
  40a36c:	mov	w1, #0x11c                 	// #284
  40a370:	blr	x20
  40a374:	cbnz	w0, 40a38c <ferror@plt+0x7cbc>
  40a378:	ldr	w0, [x19]
  40a37c:	mov	x1, x22
  40a380:	mov	w3, #0x0                   	// #0
  40a384:	mov	x2, #0x11c                 	// #284
  40a388:	bl	402480 <send@plt>
  40a38c:	ldp	x19, x20, [sp, #16]
  40a390:	ldp	x21, x22, [sp, #32]
  40a394:	ldp	x29, x30, [sp], #336
  40a398:	ret
  40a39c:	nop
  40a3a0:	mov	x4, x0
  40a3a4:	stp	x29, x30, [sp, #-48]!
  40a3a8:	mov	x7, #0x14                  	// #20
  40a3ac:	mov	x29, sp
  40a3b0:	ldr	w5, [x4, #28]
  40a3b4:	mov	w6, w1
  40a3b8:	ldr	w0, [x0]
  40a3bc:	movk	x7, #0x42, lsl #32
  40a3c0:	add	w5, w5, #0x1
  40a3c4:	movk	x7, #0x301, lsl #48
  40a3c8:	stp	w5, w5, [x4, #28]
  40a3cc:	add	x1, sp, #0x18
  40a3d0:	stur	xzr, [sp, #36]
  40a3d4:	mov	w3, #0x0                   	// #0
  40a3d8:	mov	x2, #0x14                  	// #20
  40a3dc:	str	x7, [sp, #24]
  40a3e0:	str	w5, [sp, #32]
  40a3e4:	strb	w6, [sp, #40]
  40a3e8:	bl	402480 <send@plt>
  40a3ec:	ldp	x29, x30, [sp], #48
  40a3f0:	ret
  40a3f4:	nop
  40a3f8:	mov	x4, x0
  40a3fc:	stp	x29, x30, [sp, #-48]!
  40a400:	mov	x7, #0x18                  	// #24
  40a404:	mov	x29, sp
  40a408:	ldr	w5, [x4, #28]
  40a40c:	mov	w6, w1
  40a410:	ldr	w0, [x0]
  40a414:	movk	x7, #0x56, lsl #32
  40a418:	add	w5, w5, #0x1
  40a41c:	movk	x7, #0x301, lsl #48
  40a420:	stp	w5, w5, [x4, #28]
  40a424:	mov	x2, #0x18                  	// #24
  40a428:	stp	xzr, xzr, [sp, #32]
  40a42c:	add	x1, sp, x2
  40a430:	mov	w3, #0x0                   	// #0
  40a434:	str	x7, [sp, #24]
  40a438:	str	w5, [sp, #32]
  40a43c:	strb	w6, [sp, #40]
  40a440:	bl	402480 <send@plt>
  40a444:	ldp	x29, x30, [sp], #48
  40a448:	ret
  40a44c:	nop
  40a450:	mov	x4, x0
  40a454:	stp	x29, x30, [sp, #-48]!
  40a458:	mov	x7, #0x14                  	// #20
  40a45c:	mov	x29, sp
  40a460:	ldr	w5, [x4, #28]
  40a464:	mov	w6, w1
  40a468:	ldr	w0, [x0]
  40a46c:	movk	x7, #0x52, lsl #32
  40a470:	add	w5, w5, #0x1
  40a474:	movk	x7, #0x301, lsl #48
  40a478:	stp	w5, w5, [x4, #28]
  40a47c:	add	x1, sp, #0x18
  40a480:	stur	xzr, [sp, #36]
  40a484:	mov	w3, #0x0                   	// #0
  40a488:	mov	x2, #0x14                  	// #20
  40a48c:	str	x7, [sp, #24]
  40a490:	str	w5, [sp, #32]
  40a494:	strb	w6, [sp, #40]
  40a498:	bl	402480 <send@plt>
  40a49c:	ldp	x29, x30, [sp], #48
  40a4a0:	ret
  40a4a4:	nop
  40a4a8:	sub	sp, sp, #0x450
  40a4ac:	stp	x29, x30, [sp]
  40a4b0:	mov	x29, sp
  40a4b4:	stp	x19, x20, [sp, #16]
  40a4b8:	mov	x19, x0
  40a4bc:	mov	x20, x2
  40a4c0:	stp	x21, x22, [sp, #32]
  40a4c4:	add	x22, sp, #0x38
  40a4c8:	mov	w21, w1
  40a4cc:	mov	x0, x22
  40a4d0:	mov	w1, #0x0                   	// #0
  40a4d4:	mov	x2, #0x414                 	// #1044
  40a4d8:	bl	4022a0 <memset@plt>
  40a4dc:	ldr	w0, [x19, #28]
  40a4e0:	mov	x1, #0x14                  	// #20
  40a4e4:	movk	x1, #0x5a, lsl #32
  40a4e8:	strb	w21, [sp, #72]
  40a4ec:	add	w0, w0, #0x1
  40a4f0:	movk	x1, #0x301, lsl #48
  40a4f4:	stp	w0, w0, [x19, #28]
  40a4f8:	str	x1, [sp, #56]
  40a4fc:	str	w0, [sp, #64]
  40a500:	cbz	x20, 40a53c <ferror@plt+0x7e6c>
  40a504:	mov	x0, x22
  40a508:	mov	w1, #0x414                 	// #1044
  40a50c:	blr	x20
  40a510:	cbnz	w0, 40a528 <ferror@plt+0x7e58>
  40a514:	ldr	w0, [x19]
  40a518:	mov	x1, x22
  40a51c:	ldr	w2, [sp, #56]
  40a520:	mov	w3, #0x0                   	// #0
  40a524:	bl	402480 <send@plt>
  40a528:	ldp	x29, x30, [sp]
  40a52c:	ldp	x19, x20, [sp, #16]
  40a530:	ldp	x21, x22, [sp, #32]
  40a534:	add	sp, sp, #0x450
  40a538:	ret
  40a53c:	mov	w0, #0xffffffea            	// #-22
  40a540:	b	40a528 <ferror@plt+0x7e58>
  40a544:	nop
  40a548:	stp	x29, x30, [sp, #-64]!
  40a54c:	cmp	w1, #0x0
  40a550:	ccmp	w1, #0x7, #0x4, ne  // ne = any
  40a554:	mov	x29, sp
  40a558:	b.eq	40a568 <ferror@plt+0x7e98>  // b.none
  40a55c:	bl	4097b8 <ferror@plt+0x70e8>
  40a560:	ldp	x29, x30, [sp], #64
  40a564:	ret
  40a568:	mov	x5, x0
  40a56c:	mov	x9, #0x28                  	// #40
  40a570:	ldr	w0, [x0]
  40a574:	mov	w4, w1
  40a578:	mov	w6, w2
  40a57c:	movk	x9, #0x12, lsl #32
  40a580:	ldr	w7, [x5, #28]
  40a584:	mov	w8, #0x8                   	// #8
  40a588:	movk	x9, #0x301, lsl #48
  40a58c:	movk	w8, #0x1d, lsl #16
  40a590:	add	w7, w7, #0x1
  40a594:	stp	w7, w7, [x5, #28]
  40a598:	stp	xzr, xzr, [sp, #32]
  40a59c:	add	x1, sp, #0x18
  40a5a0:	mov	w3, #0x0                   	// #0
  40a5a4:	mov	x2, #0x28                  	// #40
  40a5a8:	str	x9, [sp, #24]
  40a5ac:	str	w7, [sp, #32]
  40a5b0:	strb	w4, [sp, #40]
  40a5b4:	str	xzr, [sp, #48]
  40a5b8:	stp	w8, w6, [sp, #56]
  40a5bc:	bl	402480 <send@plt>
  40a5c0:	ldp	x29, x30, [sp], #64
  40a5c4:	ret
  40a5c8:	cbz	w1, 40a5d0 <ferror@plt+0x7f00>
  40a5cc:	b	4097b8 <ferror@plt+0x70e8>
  40a5d0:	mov	w2, #0x1                   	// #1
  40a5d4:	b	40a548 <ferror@plt+0x7e78>
  40a5d8:	sub	sp, sp, #0x450
  40a5dc:	cmp	w1, #0x0
  40a5e0:	ccmp	w1, #0x11, #0x4, ne  // ne = any
  40a5e4:	stp	x29, x30, [sp]
  40a5e8:	mov	x29, sp
  40a5ec:	b.ne	40a664 <ferror@plt+0x7f94>  // b.any
  40a5f0:	stp	x19, x20, [sp, #16]
  40a5f4:	mov	x20, x0
  40a5f8:	mov	w19, w1
  40a5fc:	stp	x21, x22, [sp, #32]
  40a600:	add	x22, sp, #0x30
  40a604:	mov	w1, #0x0                   	// #0
  40a608:	mov	x21, x2
  40a60c:	mov	x0, x22
  40a610:	mov	x2, #0x420                 	// #1056
  40a614:	bl	4022a0 <memset@plt>
  40a618:	ldr	w0, [x20, #28]
  40a61c:	mov	x1, #0x20                  	// #32
  40a620:	movk	x1, #0x12, lsl #32
  40a624:	strb	w19, [sp, #64]
  40a628:	add	w0, w0, #0x1
  40a62c:	movk	x1, #0x301, lsl #48
  40a630:	stp	w0, w0, [x20, #28]
  40a634:	str	x1, [sp, #48]
  40a638:	str	w0, [sp, #56]
  40a63c:	cbz	x21, 40a69c <ferror@plt+0x7fcc>
  40a640:	mov	x0, x22
  40a644:	mov	w1, #0x420                 	// #1056
  40a648:	blr	x21
  40a64c:	cbz	w0, 40a674 <ferror@plt+0x7fa4>
  40a650:	ldp	x29, x30, [sp]
  40a654:	ldp	x19, x20, [sp, #16]
  40a658:	ldp	x21, x22, [sp, #32]
  40a65c:	add	sp, sp, #0x450
  40a660:	ret
  40a664:	bl	4097b8 <ferror@plt+0x70e8>
  40a668:	ldp	x29, x30, [sp]
  40a66c:	add	sp, sp, #0x450
  40a670:	ret
  40a674:	ldr	w2, [sp, #48]
  40a678:	mov	x1, x22
  40a67c:	ldr	w0, [x20]
  40a680:	mov	w3, #0x0                   	// #0
  40a684:	bl	402480 <send@plt>
  40a688:	ldp	x29, x30, [sp]
  40a68c:	ldp	x19, x20, [sp, #16]
  40a690:	ldp	x21, x22, [sp, #32]
  40a694:	add	sp, sp, #0x450
  40a698:	ret
  40a69c:	mov	w0, #0xffffffea            	// #-22
  40a6a0:	ldp	x29, x30, [sp]
  40a6a4:	ldp	x19, x20, [sp, #16]
  40a6a8:	ldp	x21, x22, [sp, #32]
  40a6ac:	add	sp, sp, #0x450
  40a6b0:	ret
  40a6b4:	nop
  40a6b8:	stp	x29, x30, [sp, #-192]!
  40a6bc:	mov	x5, #0x20                  	// #32
  40a6c0:	movk	x5, #0x1e, lsl #32
  40a6c4:	mov	x29, sp
  40a6c8:	stp	x19, x20, [sp, #16]
  40a6cc:	mov	x19, x0
  40a6d0:	movk	x5, #0x301, lsl #48
  40a6d4:	stp	xzr, xzr, [sp, #40]
  40a6d8:	mov	w4, #0x7                   	// #7
  40a6dc:	ldr	w2, [x19, #28]
  40a6e0:	str	x5, [sp, #32]
  40a6e4:	add	x20, sp, #0x20
  40a6e8:	add	w2, w2, #0x1
  40a6ec:	stp	w2, w2, [x19, #28]
  40a6f0:	str	w2, [sp, #40]
  40a6f4:	mov	x3, x1
  40a6f8:	strb	w4, [sp, #48]
  40a6fc:	mov	x0, x20
  40a700:	stp	xzr, xzr, [sp, #56]
  40a704:	mov	w1, #0xa0                  	// #160
  40a708:	stp	xzr, xzr, [sp, #72]
  40a70c:	stp	xzr, xzr, [sp, #88]
  40a710:	stp	xzr, xzr, [sp, #104]
  40a714:	stp	xzr, xzr, [sp, #120]
  40a718:	stp	xzr, xzr, [sp, #136]
  40a71c:	stp	xzr, xzr, [sp, #152]
  40a720:	stp	xzr, xzr, [sp, #168]
  40a724:	str	xzr, [sp, #184]
  40a728:	blr	x3
  40a72c:	cbnz	w0, 40a744 <ferror@plt+0x8074>
  40a730:	ldr	w0, [x19]
  40a734:	mov	x1, x20
  40a738:	mov	w3, #0x0                   	// #0
  40a73c:	mov	x2, #0xa0                  	// #160
  40a740:	bl	402480 <send@plt>
  40a744:	ldp	x19, x20, [sp, #16]
  40a748:	ldp	x29, x30, [sp], #192
  40a74c:	ret
  40a750:	mov	x4, x0
  40a754:	stp	x29, x30, [sp, #-48]!
  40a758:	mov	x8, #0x1c                  	// #28
  40a75c:	mov	x29, sp
  40a760:	ldr	w5, [x4, #28]
  40a764:	mov	w7, w1
  40a768:	ldr	w0, [x0]
  40a76c:	mov	w6, w2
  40a770:	add	w5, w5, #0x1
  40a774:	movk	x8, #0x5e, lsl #32
  40a778:	movk	x8, #0x301, lsl #48
  40a77c:	stp	w5, w5, [x4, #28]
  40a780:	stp	xzr, xzr, [sp, #24]
  40a784:	add	x1, sp, #0x10
  40a788:	mov	w3, #0x0                   	// #0
  40a78c:	mov	x2, #0x1c                  	// #28
  40a790:	str	x8, [sp, #16]
  40a794:	str	w5, [sp, #24]
  40a798:	strb	w7, [sp, #32]
  40a79c:	str	w6, [sp, #40]
  40a7a0:	bl	402480 <send@plt>
  40a7a4:	ldp	x29, x30, [sp], #48
  40a7a8:	ret
  40a7ac:	nop
  40a7b0:	stp	x29, x30, [sp, #-16]!
  40a7b4:	sxtw	x2, w2
  40a7b8:	mov	w3, #0x0                   	// #0
  40a7bc:	mov	x29, sp
  40a7c0:	ldr	w0, [x0]
  40a7c4:	bl	402480 <send@plt>
  40a7c8:	ldp	x29, x30, [sp], #16
  40a7cc:	ret
  40a7d0:	sub	sp, sp, #0x420
  40a7d4:	sxtw	x2, w2
  40a7d8:	mov	w3, #0x0                   	// #0
  40a7dc:	stp	x29, x30, [sp]
  40a7e0:	mov	x29, sp
  40a7e4:	str	x19, [sp, #16]
  40a7e8:	mov	x19, x0
  40a7ec:	ldr	w0, [x0]
  40a7f0:	bl	402480 <send@plt>
  40a7f4:	tbnz	w0, #31, 40a860 <ferror@plt+0x8190>
  40a7f8:	ldr	w0, [x19]
  40a7fc:	add	x19, sp, #0x20
  40a800:	mov	x1, x19
  40a804:	mov	w3, #0x42                  	// #66
  40a808:	mov	x2, #0x400                 	// #1024
  40a80c:	bl	402390 <recv@plt>
  40a810:	mov	w1, w0
  40a814:	tbnz	w0, #31, 40a870 <ferror@plt+0x81a0>
  40a818:	cmp	w0, #0xf
  40a81c:	b.gt	40a848 <ferror@plt+0x8178>
  40a820:	b	40a85c <ferror@plt+0x818c>
  40a824:	cmp	w2, w1
  40a828:	sub	w1, w1, w0
  40a82c:	b.hi	40a85c <ferror@plt+0x818c>  // b.pmore
  40a830:	ldrh	w3, [x19, #4]
  40a834:	cmp	w3, #0x2
  40a838:	b.eq	40a890 <ferror@plt+0x81c0>  // b.none
  40a83c:	cmp	w1, #0xf
  40a840:	add	x19, x19, w0, uxtw
  40a844:	b.le	40a85c <ferror@plt+0x818c>
  40a848:	ldr	w2, [x19]
  40a84c:	add	w0, w2, #0x3
  40a850:	cmp	w2, #0xf
  40a854:	and	w0, w0, #0xfffffffc
  40a858:	b.hi	40a824 <ferror@plt+0x8154>  // b.pmore
  40a85c:	mov	w0, #0x0                   	// #0
  40a860:	ldp	x29, x30, [sp]
  40a864:	ldr	x19, [sp, #16]
  40a868:	add	sp, sp, #0x420
  40a86c:	ret
  40a870:	bl	402620 <__errno_location@plt>
  40a874:	ldr	w0, [x0]
  40a878:	ldp	x29, x30, [sp]
  40a87c:	cmp	w0, #0xb
  40a880:	csetm	w0, ne  // ne = any
  40a884:	ldr	x19, [sp, #16]
  40a888:	add	sp, sp, #0x420
  40a88c:	ret
  40a890:	cmp	w2, #0x23
  40a894:	b.ls	40a8b4 <ferror@plt+0x81e4>  // b.plast
  40a898:	bl	402620 <__errno_location@plt>
  40a89c:	mov	x2, x0
  40a8a0:	ldr	w1, [x19, #16]
  40a8a4:	mov	w0, #0xffffffff            	// #-1
  40a8a8:	neg	w1, w1
  40a8ac:	str	w1, [x2]
  40a8b0:	b	40a860 <ferror@plt+0x8190>
  40a8b4:	adrp	x3, 420000 <ferror@plt+0x1d930>
  40a8b8:	adrp	x0, 40d000 <ferror@plt+0xa930>
  40a8bc:	mov	x2, #0x10                  	// #16
  40a8c0:	add	x0, x0, #0x88
  40a8c4:	ldr	x3, [x3, #3992]
  40a8c8:	mov	x1, #0x1                   	// #1
  40a8cc:	ldr	x3, [x3]
  40a8d0:	bl	4024d0 <fwrite@plt>
  40a8d4:	mov	w0, #0xffffffff            	// #-1
  40a8d8:	b	40a860 <ferror@plt+0x8190>
  40a8dc:	nop
  40a8e0:	mov	x4, x0
  40a8e4:	stp	x29, x30, [sp, #-144]!
  40a8e8:	mov	w13, w1
  40a8ec:	mov	x29, sp
  40a8f0:	ldr	w5, [x4, #28]
  40a8f4:	mov	x10, x2
  40a8f8:	ldr	w0, [x0]
  40a8fc:	add	w14, w3, #0x10
  40a900:	add	x7, sp, #0x28
  40a904:	add	x6, sp, #0x18
  40a908:	add	w5, w5, #0x1
  40a90c:	sxtw	x3, w3
  40a910:	stp	w5, w5, [x4, #28]
  40a914:	add	x4, sp, #0x38
  40a918:	mov	w12, #0x301                 	// #769
  40a91c:	mov	w15, #0x10                  	// #16
  40a920:	mov	x11, #0x10                  	// #16
  40a924:	mov	w9, #0xc                   	// #12
  40a928:	mov	x8, #0x2                   	// #2
  40a92c:	str	xzr, [sp, #24]
  40a930:	stp	xzr, xzr, [sp, #96]
  40a934:	add	x1, sp, #0x58
  40a938:	mov	w2, #0x0                   	// #0
  40a93c:	stp	xzr, xzr, [sp, #112]
  40a940:	strh	w15, [sp, #24]
  40a944:	str	wzr, [sp, #32]
  40a948:	str	w14, [sp, #40]
  40a94c:	strh	w13, [sp, #44]
  40a950:	strh	w12, [sp, #46]
  40a954:	stp	w5, wzr, [sp, #48]
  40a958:	str	x7, [sp, #56]
  40a95c:	stp	x11, x10, [sp, #64]
  40a960:	str	x3, [sp, #80]
  40a964:	str	x6, [sp, #88]
  40a968:	str	w9, [sp, #96]
  40a96c:	str	x4, [sp, #104]
  40a970:	str	x8, [sp, #112]
  40a974:	stp	xzr, xzr, [sp, #128]
  40a978:	bl	4022f0 <sendmsg@plt>
  40a97c:	ldp	x29, x30, [sp], #144
  40a980:	ret
  40a984:	nop
  40a988:	mov	x2, x0
  40a98c:	stp	x29, x30, [sp, #-112]!
  40a990:	mov	x3, x1
  40a994:	mov	x29, sp
  40a998:	mov	w0, #0x301                 	// #769
  40a99c:	ldr	w1, [x2, #28]
  40a9a0:	ldr	w8, [x3]
  40a9a4:	add	x5, sp, #0x18
  40a9a8:	strh	w0, [x3, #6]
  40a9ac:	add	x4, sp, #0x28
  40a9b0:	ldr	w0, [x2]
  40a9b4:	add	w1, w1, #0x1
  40a9b8:	str	wzr, [x3, #12]
  40a9bc:	mov	w9, #0x10                  	// #16
  40a9c0:	stp	w1, w1, [x2, #28]
  40a9c4:	mov	w7, #0xc                   	// #12
  40a9c8:	mov	x6, #0x1                   	// #1
  40a9cc:	str	w1, [x3, #8]
  40a9d0:	str	xzr, [sp, #24]
  40a9d4:	add	x1, sp, #0x38
  40a9d8:	stp	xzr, xzr, [sp, #64]
  40a9dc:	mov	w2, #0x0                   	// #0
  40a9e0:	stp	xzr, xzr, [sp, #80]
  40a9e4:	strh	w9, [sp, #24]
  40a9e8:	str	wzr, [sp, #32]
  40a9ec:	stp	x3, x8, [sp, #40]
  40a9f0:	str	x5, [sp, #56]
  40a9f4:	str	w7, [sp, #64]
  40a9f8:	str	x4, [sp, #72]
  40a9fc:	str	x6, [sp, #80]
  40aa00:	stp	xzr, xzr, [sp, #96]
  40aa04:	bl	4022f0 <sendmsg@plt>
  40aa08:	ldp	x29, x30, [sp], #112
  40aa0c:	ret
  40aa10:	stp	x29, x30, [sp, #-272]!
  40aa14:	mov	x4, #0x1                   	// #1
  40aa18:	mov	w5, #0xc                   	// #12
  40aa1c:	mov	x29, sp
  40aa20:	stp	x21, x22, [sp, #32]
  40aa24:	adrp	x21, 420000 <ferror@plt+0x1d930>
  40aa28:	mov	w22, #0x0                   	// #0
  40aa2c:	stp	x23, x24, [sp, #48]
  40aa30:	add	x23, sp, #0xd8
  40aa34:	stp	x25, x26, [sp, #64]
  40aa38:	add	x25, sp, #0x80
  40aa3c:	stp	x27, x28, [sp, #80]
  40aa40:	mov	x27, x0
  40aa44:	ldr	x0, [x21, #3992]
  40aa48:	stp	xzr, xzr, [sp, #224]
  40aa4c:	stp	xzr, xzr, [sp, #240]
  40aa50:	stp	x19, x20, [sp, #16]
  40aa54:	mov	x20, x1
  40aa58:	add	x1, sp, #0x88
  40aa5c:	str	x0, [sp, #120]
  40aa60:	add	x0, sp, #0x98
  40aa64:	stp	x20, x2, [sp, #168]
  40aa68:	strh	w3, [sp, #184]
  40aa6c:	stp	xzr, xzr, [sp, #192]
  40aa70:	strh	wzr, [sp, #208]
  40aa74:	str	x1, [sp, #216]
  40aa78:	str	w5, [sp, #224]
  40aa7c:	str	x0, [sp, #232]
  40aa80:	str	x4, [sp, #240]
  40aa84:	stp	xzr, xzr, [sp, #256]
  40aa88:	ldr	w0, [x27]
  40aa8c:	mov	x2, x25
  40aa90:	mov	x1, x23
  40aa94:	bl	4098e8 <ferror@plt+0x7218>
  40aa98:	mov	w28, w0
  40aa9c:	tbnz	w0, #31, 40ad84 <ferror@plt+0x86b4>
  40aaa0:	ldr	x3, [x27, #40]
  40aaa4:	ldr	x19, [sp, #128]
  40aaa8:	cbz	x3, 40aac4 <ferror@plt+0x83f4>
  40aaac:	add	w2, w0, #0x3
  40aab0:	mov	x1, #0x1                   	// #1
  40aab4:	mov	x0, x19
  40aab8:	and	x2, x2, #0xfffffffc
  40aabc:	bl	4024d0 <fwrite@plt>
  40aac0:	ldr	x19, [sp, #128]
  40aac4:	cbz	x20, 40ad30 <ferror@plt+0x8660>
  40aac8:	add	x24, sp, #0xc0
  40aacc:	mov	x6, x20
  40aad0:	str	wzr, [sp, #116]
  40aad4:	nop
  40aad8:	cmp	w28, #0xf
  40aadc:	mov	w26, w28
  40aae0:	b.gt	40ab00 <ferror@plt+0x8430>
  40aae4:	b	40abb4 <ferror@plt+0x84e4>
  40aae8:	add	w3, w3, #0x3
  40aaec:	and	w3, w3, #0xfffffffc
  40aaf0:	sub	w26, w26, w3
  40aaf4:	cmp	w26, #0xf
  40aaf8:	add	x19, x19, w3, uxtw
  40aafc:	b.le	40abb0 <ferror@plt+0x84e0>
  40ab00:	ldr	w3, [x19]
  40ab04:	cmp	w3, #0xf
  40ab08:	b.ls	40abb0 <ferror@plt+0x84e0>  // b.plast
  40ab0c:	cmp	w26, w3
  40ab10:	b.cc	40abb0 <ferror@plt+0x84e0>  // b.lo, b.ul, b.last
  40ab14:	ldrh	w5, [x19, #6]
  40ab18:	ldurh	w0, [x24, #-8]
  40ab1c:	ldr	w1, [sp, #140]
  40ab20:	bic	w0, w5, w0
  40ab24:	and	w0, w0, #0xffff
  40ab28:	strh	w0, [x19, #6]
  40ab2c:	cbnz	w1, 40aae8 <ferror@plt+0x8418>
  40ab30:	ldr	w5, [x19, #12]
  40ab34:	ldr	w1, [x27, #8]
  40ab38:	cmp	w5, w1
  40ab3c:	b.ne	40aae8 <ferror@plt+0x8418>  // b.any
  40ab40:	ldr	w5, [x19, #8]
  40ab44:	ldr	w1, [x27, #32]
  40ab48:	cmp	w5, w1
  40ab4c:	b.ne	40aae8 <ferror@plt+0x8418>  // b.any
  40ab50:	ldrh	w1, [x19, #4]
  40ab54:	tst	x0, #0x10
  40ab58:	csinc	w22, w22, wzr, eq  // eq = none
  40ab5c:	cmp	w1, #0x3
  40ab60:	b.eq	40abc4 <ferror@plt+0x84f4>  // b.none
  40ab64:	cmp	w1, #0x2
  40ab68:	b.eq	40abfc <ferror@plt+0x852c>  // b.none
  40ab6c:	ldr	x0, [x27, #40]
  40ab70:	cbnz	x0, 40aae8 <ferror@plt+0x8418>
  40ab74:	ldur	x1, [x24, #-16]
  40ab78:	mov	x0, x19
  40ab7c:	str	x6, [sp, #104]
  40ab80:	blr	x6
  40ab84:	mov	w21, w0
  40ab88:	tbnz	w0, #31, 40acf8 <ferror@plt+0x8628>
  40ab8c:	ldr	w3, [x19]
  40ab90:	ldr	x6, [sp, #104]
  40ab94:	add	w3, w3, #0x3
  40ab98:	and	w3, w3, #0xfffffffc
  40ab9c:	sub	w26, w26, w3
  40aba0:	cmp	w26, #0xf
  40aba4:	add	x19, x19, w3, uxtw
  40aba8:	b.gt	40ab00 <ferror@plt+0x8430>
  40abac:	nop
  40abb0:	ldr	x19, [sp, #128]
  40abb4:	ldr	x6, [x24]
  40abb8:	cbz	x6, 40ac54 <ferror@plt+0x8584>
  40abbc:	add	x24, x24, #0x18
  40abc0:	b	40aad8 <ferror@plt+0x8408>
  40abc4:	ldr	w26, [x19, #16]
  40abc8:	cmp	w3, #0x13
  40abcc:	b.ls	40adc4 <ferror@plt+0x86f4>  // b.plast
  40abd0:	mov	x0, x19
  40abd4:	tbnz	w26, #31, 40ac94 <ferror@plt+0x85c4>
  40abd8:	mov	x1, #0x0                   	// #0
  40abdc:	bl	4099a8 <ferror@plt+0x72d8>
  40abe0:	ldr	x6, [x24]
  40abe4:	cbz	x6, 40ad8c <ferror@plt+0x86bc>
  40abe8:	mov	w0, #0x1                   	// #1
  40abec:	add	x24, x24, #0x18
  40abf0:	str	w0, [sp, #116]
  40abf4:	ldr	x19, [sp, #128]
  40abf8:	b	40aad8 <ferror@plt+0x8408>
  40abfc:	cmp	w3, #0x23
  40ac00:	b.ls	40acd4 <ferror@plt+0x8604>  // b.plast
  40ac04:	bl	402620 <__errno_location@plt>
  40ac08:	ldr	w1, [x19, #16]
  40ac0c:	neg	w2, w1
  40ac10:	str	w2, [x0]
  40ac14:	ldr	w0, [x27, #36]
  40ac18:	cmp	w0, #0x4
  40ac1c:	b.eq	40ad20 <ferror@plt+0x8650>  // b.none
  40ac20:	ldr	w0, [x27, #48]
  40ac24:	tbz	w0, #1, 40acc4 <ferror@plt+0x85f4>
  40ac28:	ldr	x0, [sp, #128]
  40ac2c:	mov	w21, #0xffffffff            	// #-1
  40ac30:	bl	402450 <free@plt>
  40ac34:	mov	w0, w21
  40ac38:	ldp	x19, x20, [sp, #16]
  40ac3c:	ldp	x21, x22, [sp, #32]
  40ac40:	ldp	x23, x24, [sp, #48]
  40ac44:	ldp	x25, x26, [sp, #64]
  40ac48:	ldp	x27, x28, [sp, #80]
  40ac4c:	ldp	x29, x30, [sp], #272
  40ac50:	ret
  40ac54:	mov	x0, x19
  40ac58:	bl	402450 <free@plt>
  40ac5c:	ldr	w0, [sp, #116]
  40ac60:	cbnz	w0, 40ade8 <ferror@plt+0x8718>
  40ac64:	ldr	w0, [sp, #264]
  40ac68:	tbnz	w0, #5, 40ad40 <ferror@plt+0x8670>
  40ac6c:	cbz	w26, 40aa88 <ferror@plt+0x83b8>
  40ac70:	adrp	x0, 420000 <ferror@plt+0x1d930>
  40ac74:	mov	w2, w26
  40ac78:	adrp	x1, 40d000 <ferror@plt+0xa930>
  40ac7c:	add	x1, x1, #0xe8
  40ac80:	ldr	x0, [x0, #3992]
  40ac84:	ldr	x0, [x0]
  40ac88:	bl	402690 <fprintf@plt>
  40ac8c:	mov	w0, #0x1                   	// #1
  40ac90:	bl	402090 <exit@plt>
  40ac94:	mov	w1, w26
  40ac98:	bl	409e20 <ferror@plt+0x7750>
  40ac9c:	cbnz	w0, 40ac28 <ferror@plt+0x8558>
  40aca0:	bl	402620 <__errno_location@plt>
  40aca4:	neg	w1, w26
  40aca8:	str	w1, [x0]
  40acac:	cmn	w26, #0x5a
  40acb0:	b.eq	40ad60 <ferror@plt+0x8690>  // b.none
  40acb4:	cmn	w26, #0x5f
  40acb8:	b.eq	40ac28 <ferror@plt+0x8558>  // b.none
  40acbc:	cmn	w26, #0x2
  40acc0:	b.eq	40ac28 <ferror@plt+0x8558>  // b.none
  40acc4:	adrp	x0, 40d000 <ferror@plt+0xa930>
  40acc8:	add	x0, x0, #0x1f0
  40accc:	bl	4020a0 <perror@plt>
  40acd0:	b	40ac28 <ferror@plt+0x8558>
  40acd4:	adrp	x3, 420000 <ferror@plt+0x1d930>
  40acd8:	adrp	x0, 40d000 <ferror@plt+0xa930>
  40acdc:	mov	x2, #0x10                  	// #16
  40ace0:	mov	x1, #0x1                   	// #1
  40ace4:	ldr	x3, [x3, #3992]
  40ace8:	add	x0, x0, #0x88
  40acec:	ldr	x3, [x3]
  40acf0:	bl	4024d0 <fwrite@plt>
  40acf4:	b	40ac28 <ferror@plt+0x8558>
  40acf8:	ldr	x0, [sp, #128]
  40acfc:	bl	402450 <free@plt>
  40ad00:	mov	w0, w21
  40ad04:	ldp	x19, x20, [sp, #16]
  40ad08:	ldp	x21, x22, [sp, #32]
  40ad0c:	ldp	x23, x24, [sp, #48]
  40ad10:	ldp	x25, x26, [sp, #64]
  40ad14:	ldp	x27, x28, [sp, #80]
  40ad18:	ldp	x29, x30, [sp], #272
  40ad1c:	ret
  40ad20:	cmn	w1, #0x5f
  40ad24:	ccmn	w1, #0x2, #0x4, ne  // ne = any
  40ad28:	b.ne	40ac20 <ferror@plt+0x8550>  // b.any
  40ad2c:	b	40ac28 <ferror@plt+0x8558>
  40ad30:	mov	x0, x19
  40ad34:	bl	402450 <free@plt>
  40ad38:	ldr	w0, [sp, #264]
  40ad3c:	tbz	w0, #5, 40aa88 <ferror@plt+0x83b8>
  40ad40:	ldr	x0, [sp, #120]
  40ad44:	mov	x2, #0x12                  	// #18
  40ad48:	mov	x1, #0x1                   	// #1
  40ad4c:	ldr	x3, [x0]
  40ad50:	adrp	x0, 40d000 <ferror@plt+0xa930>
  40ad54:	add	x0, x0, #0xd0
  40ad58:	bl	4024d0 <fwrite@plt>
  40ad5c:	b	40aa88 <ferror@plt+0x83b8>
  40ad60:	adrp	x3, 420000 <ferror@plt+0x1d930>
  40ad64:	adrp	x0, 40d000 <ferror@plt+0xa930>
  40ad68:	mov	x2, #0x24                  	// #36
  40ad6c:	mov	x1, #0x1                   	// #1
  40ad70:	ldr	x3, [x3, #3992]
  40ad74:	add	x0, x0, #0x1c8
  40ad78:	ldr	x3, [x3]
  40ad7c:	bl	4024d0 <fwrite@plt>
  40ad80:	b	40ac28 <ferror@plt+0x8558>
  40ad84:	mov	w21, w0
  40ad88:	b	40ac34 <ferror@plt+0x8564>
  40ad8c:	ldr	x0, [sp, #128]
  40ad90:	mov	w21, w22
  40ad94:	bl	402450 <free@plt>
  40ad98:	cbz	w22, 40ac34 <ferror@plt+0x8564>
  40ad9c:	adrp	x3, 420000 <ferror@plt+0x1d930>
  40ada0:	adrp	x0, 40d000 <ferror@plt+0xa930>
  40ada4:	mov	x2, #0x2e                  	// #46
  40ada8:	mov	x1, #0x1                   	// #1
  40adac:	ldr	x3, [x3, #3992]
  40adb0:	mov	w21, #0x0                   	// #0
  40adb4:	add	x0, x0, #0x208
  40adb8:	ldr	x3, [x3]
  40adbc:	bl	4024d0 <fwrite@plt>
  40adc0:	b	40ac34 <ferror@plt+0x8564>
  40adc4:	adrp	x3, 420000 <ferror@plt+0x1d930>
  40adc8:	adrp	x0, 40d000 <ferror@plt+0xa930>
  40adcc:	mov	x2, #0xf                   	// #15
  40add0:	mov	x1, #0x1                   	// #1
  40add4:	ldr	x3, [x3, #3992]
  40add8:	add	x0, x0, #0x1b8
  40addc:	ldr	x3, [x3]
  40ade0:	bl	4024d0 <fwrite@plt>
  40ade4:	b	40ac28 <ferror@plt+0x8558>
  40ade8:	mov	w21, w22
  40adec:	b	40ad98 <ferror@plt+0x86c8>
  40adf0:	stp	x29, x30, [sp, #-32]!
  40adf4:	mov	x5, x1
  40adf8:	mov	x3, x2
  40adfc:	mov	x29, sp
  40ae00:	str	x5, [sp, #16]
  40ae04:	add	x1, sp, #0x10
  40ae08:	ldr	w5, [x5]
  40ae0c:	mov	w4, #0x1                   	// #1
  40ae10:	mov	x2, #0x1                   	// #1
  40ae14:	str	x5, [sp, #24]
  40ae18:	bl	4099b0 <ferror@plt+0x72e0>
  40ae1c:	ldp	x29, x30, [sp], #32
  40ae20:	ret
  40ae24:	nop
  40ae28:	mov	w4, #0x1                   	// #1
  40ae2c:	b	4099b0 <ferror@plt+0x72e0>
  40ae30:	stp	x29, x30, [sp, #-32]!
  40ae34:	mov	x5, x1
  40ae38:	mov	x3, x2
  40ae3c:	mov	x29, sp
  40ae40:	str	x5, [sp, #16]
  40ae44:	add	x1, sp, #0x10
  40ae48:	ldr	w5, [x5]
  40ae4c:	mov	w4, #0x0                   	// #0
  40ae50:	mov	x2, #0x1                   	// #1
  40ae54:	str	x5, [sp, #24]
  40ae58:	bl	4099b0 <ferror@plt+0x72e0>
  40ae5c:	ldp	x29, x30, [sp], #32
  40ae60:	ret
  40ae64:	nop
  40ae68:	stp	x29, x30, [sp, #-48]!
  40ae6c:	mov	w5, #0x1                   	// #1
  40ae70:	mov	w4, #0x4                   	// #4
  40ae74:	mov	x29, sp
  40ae78:	str	x19, [sp, #16]
  40ae7c:	mov	x19, x0
  40ae80:	ldr	w0, [x0]
  40ae84:	add	x3, sp, #0x2c
  40ae88:	mov	w2, #0x8                   	// #8
  40ae8c:	mov	w1, #0x10e                 	// #270
  40ae90:	str	w5, [sp, #44]
  40ae94:	bl	402220 <setsockopt@plt>
  40ae98:	tbnz	w0, #31, 40aeb8 <ferror@plt+0x87e8>
  40ae9c:	ldr	w1, [x19, #48]
  40aea0:	mov	w0, #0x0                   	// #0
  40aea4:	orr	w1, w1, #0x1
  40aea8:	str	w1, [x19, #48]
  40aeac:	ldr	x19, [sp, #16]
  40aeb0:	ldp	x29, x30, [sp], #48
  40aeb4:	ret
  40aeb8:	adrp	x0, 40d000 <ferror@plt+0xa930>
  40aebc:	add	x0, x0, #0x238
  40aec0:	bl	4020a0 <perror@plt>
  40aec4:	mov	w0, #0xffffffff            	// #-1
  40aec8:	b	40aeac <ferror@plt+0x87dc>
  40aecc:	nop
  40aed0:	mov	x12, #0x60c0                	// #24768
  40aed4:	sub	sp, sp, x12
  40aed8:	add	x3, sp, #0x68
  40aedc:	mov	w7, #0x10                  	// #16
  40aee0:	mov	w6, #0xc                   	// #12
  40aee4:	mov	x5, #0x1                   	// #1
  40aee8:	stp	x29, x30, [sp]
  40aeec:	mov	x29, sp
  40aef0:	ldr	w4, [x0, #48]
  40aef4:	str	xzr, [sp, #104]
  40aef8:	stp	xzr, xzr, [sp, #144]
  40aefc:	stp	xzr, xzr, [sp, #160]
  40af00:	stp	x19, x20, [sp, #16]
  40af04:	mov	x20, x1
  40af08:	stp	x21, x22, [sp, #32]
  40af0c:	mov	x21, x2
  40af10:	stp	x23, x24, [sp, #48]
  40af14:	mov	x23, x0
  40af18:	add	x0, sp, #0x78
  40af1c:	stp	x25, x26, [sp, #64]
  40af20:	stp	x27, x28, [sp, #80]
  40af24:	strh	w7, [sp, #104]
  40af28:	str	wzr, [sp, #112]
  40af2c:	str	x3, [sp, #136]
  40af30:	str	w6, [sp, #144]
  40af34:	stp	x0, x5, [sp, #152]
  40af38:	stp	xzr, xzr, [sp, #176]
  40af3c:	tbz	w4, #0, 40af4c <ferror@plt+0x887c>
  40af40:	add	x0, sp, #0xc0
  40af44:	mov	x1, #0x2000                	// #8192
  40af48:	stp	x0, x1, [sp, #168]
  40af4c:	mov	x26, #0x10e                 	// #270
  40af50:	add	x24, sp, #0x88
  40af54:	add	x22, sp, #0x60
  40af58:	mov	x0, #0x20c0                	// #8384
  40af5c:	movk	x26, #0x8, lsl #32
  40af60:	add	x25, sp, x0
  40af64:	str	x25, [sp, #120]
  40af68:	ldr	w0, [x23]
  40af6c:	mov	x3, #0x4000                	// #16384
  40af70:	mov	x1, x24
  40af74:	mov	w2, #0x0                   	// #0
  40af78:	str	x3, [sp, #128]
  40af7c:	bl	402060 <recvmsg@plt>
  40af80:	cmp	w0, #0x0
  40af84:	mov	w1, w0
  40af88:	b.ge	40b000 <ferror@plt+0x8930>  // b.tcont
  40af8c:	bl	402620 <__errno_location@plt>
  40af90:	mov	x19, x0
  40af94:	ldr	w0, [x0]
  40af98:	cmp	w0, #0x4
  40af9c:	ccmp	w0, #0xb, #0x4, ne  // ne = any
  40afa0:	b.eq	40af68 <ferror@plt+0x8898>  // b.none
  40afa4:	adrp	x1, 420000 <ferror@plt+0x1d930>
  40afa8:	ldr	x1, [x1, #3992]
  40afac:	ldr	x27, [x1]
  40afb0:	bl	402360 <strerror@plt>
  40afb4:	ldr	w3, [x19]
  40afb8:	mov	x2, x0
  40afbc:	adrp	x1, 40c000 <ferror@plt+0x9930>
  40afc0:	mov	x0, x27
  40afc4:	add	x1, x1, #0xfc8
  40afc8:	bl	402690 <fprintf@plt>
  40afcc:	ldr	w0, [x19]
  40afd0:	cmp	w0, #0x69
  40afd4:	b.eq	40af68 <ferror@plt+0x8898>  // b.none
  40afd8:	mov	w0, #0xffffffff            	// #-1
  40afdc:	mov	x12, #0x60c0                	// #24768
  40afe0:	ldp	x29, x30, [sp]
  40afe4:	ldp	x19, x20, [sp, #16]
  40afe8:	ldp	x21, x22, [sp, #32]
  40afec:	ldp	x23, x24, [sp, #48]
  40aff0:	ldp	x25, x26, [sp, #64]
  40aff4:	ldp	x27, x28, [sp, #80]
  40aff8:	add	sp, sp, x12
  40affc:	ret
  40b000:	b.eq	40b198 <ferror@plt+0x8ac8>  // b.none
  40b004:	ldr	w2, [sp, #144]
  40b008:	cmp	w2, #0xc
  40b00c:	b.ne	40b1c0 <ferror@plt+0x8af0>  // b.any
  40b010:	ldr	w2, [x23, #48]
  40b014:	tbnz	w2, #0, 40b0e0 <ferror@plt+0x8a10>
  40b018:	cmp	w0, #0xf
  40b01c:	mov	w28, w0
  40b020:	b.ls	40b16c <ferror@plt+0x8a9c>  // b.plast
  40b024:	ldr	w19, [sp, #8384]
  40b028:	cmp	w19, #0x10
  40b02c:	ccmp	w0, w19, #0x1, pl  // pl = nfrst
  40b030:	b.lt	40b080 <ferror@plt+0x89b0>  // b.tstop
  40b034:	mov	x27, x25
  40b038:	b	40b068 <ferror@plt+0x8998>
  40b03c:	add	w19, w19, #0x3
  40b040:	and	w19, w19, #0xfffffffc
  40b044:	sub	w1, w28, w19
  40b048:	cmp	w1, #0xf
  40b04c:	add	x27, x27, w19, uxtw
  40b050:	mov	w28, w1
  40b054:	b.ls	40b0b0 <ferror@plt+0x89e0>  // b.plast
  40b058:	ldr	w19, [x27]
  40b05c:	cmp	w19, #0x10
  40b060:	ccmp	w19, w28, #0x0, pl  // pl = nfrst
  40b064:	b.gt	40b080 <ferror@plt+0x89b0>
  40b068:	mov	x2, x21
  40b06c:	mov	x1, x27
  40b070:	mov	x0, x22
  40b074:	blr	x20
  40b078:	tbz	w0, #31, 40b03c <ferror@plt+0x896c>
  40b07c:	b	40afdc <ferror@plt+0x890c>
  40b080:	adrp	x0, 420000 <ferror@plt+0x1d930>
  40b084:	ldr	w1, [sp, #184]
  40b088:	ldr	x0, [x0, #3992]
  40b08c:	ldr	x3, [x0]
  40b090:	tbz	w1, #5, 40b1d0 <ferror@plt+0x8b00>
  40b094:	adrp	x0, 40d000 <ferror@plt+0xa930>
  40b098:	mov	x2, #0x12                  	// #18
  40b09c:	add	x0, x0, #0x50
  40b0a0:	mov	x1, #0x1                   	// #1
  40b0a4:	bl	4024d0 <fwrite@plt>
  40b0a8:	mov	w0, #0xffffffff            	// #-1
  40b0ac:	b	40afdc <ferror@plt+0x890c>
  40b0b0:	ldr	w0, [sp, #184]
  40b0b4:	tbnz	w0, #5, 40b174 <ferror@plt+0x8aa4>
  40b0b8:	cbz	w1, 40af68 <ferror@plt+0x8898>
  40b0bc:	mov	w2, w1
  40b0c0:	adrp	x1, 40d000 <ferror@plt+0xa930>
  40b0c4:	add	x1, x1, #0xe8
  40b0c8:	adrp	x0, 420000 <ferror@plt+0x1d930>
  40b0cc:	ldr	x0, [x0, #3992]
  40b0d0:	ldr	x0, [x0]
  40b0d4:	bl	402690 <fprintf@plt>
  40b0d8:	mov	w0, #0x1                   	// #1
  40b0dc:	bl	402090 <exit@plt>
  40b0e0:	ldr	x4, [sp, #176]
  40b0e4:	mov	w3, #0xffffffff            	// #-1
  40b0e8:	str	w3, [sp, #96]
  40b0ec:	cmp	x4, #0xf
  40b0f0:	b.ls	40b018 <ferror@plt+0x8948>  // b.plast
  40b0f4:	ldr	x2, [sp, #168]
  40b0f8:	mov	w6, w3
  40b0fc:	mov	w7, #0x0                   	// #0
  40b100:	add	x4, x2, x4
  40b104:	cbz	x2, 40b14c <ferror@plt+0x8a7c>
  40b108:	ldp	x3, x5, [x2]
  40b10c:	cmp	x5, x26
  40b110:	b.eq	40b158 <ferror@plt+0x8a88>  // b.none
  40b114:	cmp	x3, #0xf
  40b118:	b.ls	40b14c <ferror@plt+0x8a7c>  // b.plast
  40b11c:	add	x3, x3, #0x7
  40b120:	and	x3, x3, #0xfffffffffffffff8
  40b124:	add	x2, x2, x3
  40b128:	add	x3, x2, #0x10
  40b12c:	cmp	x4, x3
  40b130:	b.cc	40b14c <ferror@plt+0x8a7c>  // b.lo, b.ul, b.last
  40b134:	ldr	x3, [x2]
  40b138:	add	x3, x3, #0x7
  40b13c:	and	x3, x3, #0xfffffffffffffff8
  40b140:	add	x3, x2, x3
  40b144:	cmp	x4, x3
  40b148:	b.cs	40b104 <ferror@plt+0x8a34>  // b.hs, b.nlast
  40b14c:	cbz	w7, 40b018 <ferror@plt+0x8948>
  40b150:	str	w6, [sp, #96]
  40b154:	b	40b018 <ferror@plt+0x8948>
  40b158:	cmp	x3, #0x14
  40b15c:	b.ne	40b114 <ferror@plt+0x8a44>  // b.any
  40b160:	ldr	w6, [x2, #16]
  40b164:	mov	w7, #0x1                   	// #1
  40b168:	b	40b11c <ferror@plt+0x8a4c>
  40b16c:	ldr	w0, [sp, #184]
  40b170:	tbz	w0, #5, 40b0bc <ferror@plt+0x89ec>
  40b174:	adrp	x3, 420000 <ferror@plt+0x1d930>
  40b178:	adrp	x0, 40d000 <ferror@plt+0xa930>
  40b17c:	mov	x2, #0x12                  	// #18
  40b180:	mov	x1, #0x1                   	// #1
  40b184:	ldr	x3, [x3, #3992]
  40b188:	add	x0, x0, #0xd0
  40b18c:	ldr	x3, [x3]
  40b190:	bl	4024d0 <fwrite@plt>
  40b194:	b	40af68 <ferror@plt+0x8898>
  40b198:	adrp	x3, 420000 <ferror@plt+0x1d930>
  40b19c:	adrp	x0, 40c000 <ferror@plt+0x9930>
  40b1a0:	mov	x2, #0xf                   	// #15
  40b1a4:	add	x0, x0, #0xfb8
  40b1a8:	ldr	x3, [x3, #3992]
  40b1ac:	mov	x1, #0x1                   	// #1
  40b1b0:	ldr	x3, [x3]
  40b1b4:	bl	4024d0 <fwrite@plt>
  40b1b8:	mov	w0, #0xffffffff            	// #-1
  40b1bc:	b	40afdc <ferror@plt+0x890c>
  40b1c0:	adrp	x1, 40d000 <ferror@plt+0xa930>
  40b1c4:	adrp	x0, 420000 <ferror@plt+0x1d930>
  40b1c8:	add	x1, x1, #0x250
  40b1cc:	b	40b0cc <ferror@plt+0x89fc>
  40b1d0:	mov	w2, w19
  40b1d4:	adrp	x1, 40d000 <ferror@plt+0xa930>
  40b1d8:	add	x1, x1, #0x68
  40b1dc:	mov	x0, x3
  40b1e0:	bl	402690 <fprintf@plt>
  40b1e4:	mov	w0, #0x1                   	// #1
  40b1e8:	bl	402090 <exit@plt>
  40b1ec:	nop
  40b1f0:	mov	x12, #0x4050                	// #16464
  40b1f4:	sub	sp, sp, x12
  40b1f8:	stp	x29, x30, [sp]
  40b1fc:	mov	x29, sp
  40b200:	stp	x21, x22, [sp, #32]
  40b204:	add	x21, sp, #0x50
  40b208:	mov	x22, x2
  40b20c:	stp	x19, x20, [sp, #16]
  40b210:	mov	x20, x0
  40b214:	stp	x23, x24, [sp, #48]
  40b218:	mov	x23, x1
  40b21c:	add	x24, x21, #0x10
  40b220:	stp	x25, x26, [sp, #64]
  40b224:	mov	w25, #0x3ff0                	// #16368
  40b228:	b	40b274 <ferror@plt+0x8ba4>
  40b22c:	cmp	x4, #0x10
  40b230:	b.ne	40b2a8 <ferror@plt+0x8bd8>  // b.any
  40b234:	ldr	w26, [sp, #80]
  40b238:	sub	w19, w26, #0xd
  40b23c:	sub	w2, w26, #0x10
  40b240:	and	x19, x19, #0xfffffffc
  40b244:	cmp	w2, w25
  40b248:	mov	x2, x19
  40b24c:	b.hi	40b2e4 <ferror@plt+0x8c14>  // b.pmore
  40b250:	bl	402430 <fread@plt>
  40b254:	mov	x3, x0
  40b258:	mov	x2, x22
  40b25c:	mov	x1, x21
  40b260:	cmp	x19, x3
  40b264:	mov	x0, #0x0                   	// #0
  40b268:	b.ne	40b2a8 <ferror@plt+0x8bd8>  // b.any
  40b26c:	blr	x23
  40b270:	tbnz	w0, #31, 40b2c4 <ferror@plt+0x8bf4>
  40b274:	mov	x3, x20
  40b278:	mov	x1, #0x1                   	// #1
  40b27c:	mov	x0, x21
  40b280:	mov	x2, #0x10                  	// #16
  40b284:	bl	402430 <fread@plt>
  40b288:	mov	x4, x0
  40b28c:	mov	x3, x20
  40b290:	mov	x0, x24
  40b294:	mov	x1, #0x1                   	// #1
  40b298:	cbnz	x4, 40b22c <ferror@plt+0x8b5c>
  40b29c:	mov	x0, x20
  40b2a0:	bl	4023c0 <feof@plt>
  40b2a4:	cbnz	w0, 40b36c <ferror@plt+0x8c9c>
  40b2a8:	mov	x0, x20
  40b2ac:	bl	4026d0 <ferror@plt>
  40b2b0:	cbnz	w0, 40b35c <ferror@plt+0x8c8c>
  40b2b4:	mov	x0, x20
  40b2b8:	bl	4023c0 <feof@plt>
  40b2bc:	cbnz	w0, 40b334 <ferror@plt+0x8c64>
  40b2c0:	mov	w0, #0xffffffff            	// #-1
  40b2c4:	mov	x12, #0x4050                	// #16464
  40b2c8:	ldp	x29, x30, [sp]
  40b2cc:	ldp	x19, x20, [sp, #16]
  40b2d0:	ldp	x21, x22, [sp, #32]
  40b2d4:	ldp	x23, x24, [sp, #48]
  40b2d8:	ldp	x25, x26, [sp, #64]
  40b2dc:	add	sp, sp, x12
  40b2e0:	ret
  40b2e4:	adrp	x1, 420000 <ferror@plt+0x1d930>
  40b2e8:	mov	x0, x20
  40b2ec:	ldr	x1, [x1, #3992]
  40b2f0:	ldr	x19, [x1]
  40b2f4:	bl	402120 <ftell@plt>
  40b2f8:	mov	w2, w26
  40b2fc:	mov	x3, x0
  40b300:	adrp	x1, 40d000 <ferror@plt+0xa930>
  40b304:	mov	x0, x19
  40b308:	add	x1, x1, #0x2b0
  40b30c:	bl	402690 <fprintf@plt>
  40b310:	mov	w0, #0xffffffff            	// #-1
  40b314:	mov	x12, #0x4050                	// #16464
  40b318:	ldp	x29, x30, [sp]
  40b31c:	ldp	x19, x20, [sp, #16]
  40b320:	ldp	x21, x22, [sp, #32]
  40b324:	ldp	x23, x24, [sp, #48]
  40b328:	ldp	x25, x26, [sp, #64]
  40b32c:	add	sp, sp, x12
  40b330:	ret
  40b334:	adrp	x3, 420000 <ferror@plt+0x1d930>
  40b338:	adrp	x0, 40d000 <ferror@plt+0xa930>
  40b33c:	mov	x2, #0x22                  	// #34
  40b340:	add	x0, x0, #0x288
  40b344:	ldr	x3, [x3, #3992]
  40b348:	mov	x1, #0x1                   	// #1
  40b34c:	ldr	x3, [x3]
  40b350:	bl	4024d0 <fwrite@plt>
  40b354:	mov	w0, #0xffffffff            	// #-1
  40b358:	b	40b2c4 <ferror@plt+0x8bf4>
  40b35c:	adrp	x0, 40d000 <ferror@plt+0xa930>
  40b360:	add	x0, x0, #0x270
  40b364:	bl	4020a0 <perror@plt>
  40b368:	b	40b2b4 <ferror@plt+0x8be4>
  40b36c:	mov	w0, #0x0                   	// #0
  40b370:	b	40b2c4 <ferror@plt+0x8bf4>
  40b374:	nop
  40b378:	stp	x29, x30, [sp, #-32]!
  40b37c:	mov	x29, sp
  40b380:	ldr	w5, [x0]
  40b384:	stp	x19, x20, [sp, #16]
  40b388:	add	w20, w4, #0x7
  40b38c:	add	w5, w5, #0x3
  40b390:	and	w20, w20, #0xfffffffc
  40b394:	and	w5, w5, #0xfffffffc
  40b398:	add	w6, w5, w20
  40b39c:	mov	x19, x0
  40b3a0:	cmp	w6, w1
  40b3a4:	b.hi	40b3f4 <ferror@plt+0x8d24>  // b.pmore
  40b3a8:	add	x0, x19, w5, uxtw
  40b3ac:	add	w1, w4, #0x4
  40b3b0:	strh	w2, [x0, #2]
  40b3b4:	strh	w1, [x19, w5, uxtw]
  40b3b8:	cbnz	w4, 40b3d0 <ferror@plt+0x8d00>
  40b3bc:	mov	w0, #0x0                   	// #0
  40b3c0:	str	w6, [x19]
  40b3c4:	ldp	x19, x20, [sp, #16]
  40b3c8:	ldp	x29, x30, [sp], #32
  40b3cc:	ret
  40b3d0:	sxtw	x2, w4
  40b3d4:	mov	x1, x3
  40b3d8:	add	x0, x0, #0x4
  40b3dc:	bl	402050 <memcpy@plt>
  40b3e0:	ldr	w6, [x19]
  40b3e4:	add	w6, w6, #0x3
  40b3e8:	and	w6, w6, #0xfffffffc
  40b3ec:	add	w6, w6, w20
  40b3f0:	b	40b3bc <ferror@plt+0x8cec>
  40b3f4:	adrp	x3, 420000 <ferror@plt+0x1d930>
  40b3f8:	mov	w2, w1
  40b3fc:	adrp	x1, 40d000 <ferror@plt+0xa930>
  40b400:	add	x1, x1, #0x2d8
  40b404:	ldr	x3, [x3, #3992]
  40b408:	ldr	x0, [x3]
  40b40c:	bl	402690 <fprintf@plt>
  40b410:	mov	w0, #0xffffffff            	// #-1
  40b414:	b	40b3c4 <ferror@plt+0x8cf4>
  40b418:	mov	w4, #0x0                   	// #0
  40b41c:	mov	x3, #0x0                   	// #0
  40b420:	b	40b378 <ferror@plt+0x8ca8>
  40b424:	nop
  40b428:	stp	x29, x30, [sp, #-32]!
  40b42c:	mov	w4, #0x1                   	// #1
  40b430:	mov	x29, sp
  40b434:	strb	w3, [sp, #31]
  40b438:	add	x3, sp, #0x1f
  40b43c:	bl	40b378 <ferror@plt+0x8ca8>
  40b440:	ldp	x29, x30, [sp], #32
  40b444:	ret
  40b448:	stp	x29, x30, [sp, #-32]!
  40b44c:	mov	w4, #0x2                   	// #2
  40b450:	mov	x29, sp
  40b454:	strh	w3, [sp, #30]
  40b458:	add	x3, sp, #0x1e
  40b45c:	bl	40b378 <ferror@plt+0x8ca8>
  40b460:	ldp	x29, x30, [sp], #32
  40b464:	ret
  40b468:	stp	x29, x30, [sp, #-32]!
  40b46c:	mov	w4, #0x4                   	// #4
  40b470:	mov	x29, sp
  40b474:	str	w3, [sp, #28]
  40b478:	add	x3, sp, #0x1c
  40b47c:	bl	40b378 <ferror@plt+0x8ca8>
  40b480:	ldp	x29, x30, [sp], #32
  40b484:	ret
  40b488:	stp	x29, x30, [sp, #-32]!
  40b48c:	mov	w4, #0x8                   	// #8
  40b490:	mov	x29, sp
  40b494:	str	x3, [sp, #24]
  40b498:	add	x3, sp, #0x18
  40b49c:	bl	40b378 <ferror@plt+0x8ca8>
  40b4a0:	ldp	x29, x30, [sp], #32
  40b4a4:	ret
  40b4a8:	stp	x29, x30, [sp, #-48]!
  40b4ac:	mov	x29, sp
  40b4b0:	stp	x19, x20, [sp, #16]
  40b4b4:	mov	x19, x3
  40b4b8:	mov	x20, x0
  40b4bc:	mov	x0, x3
  40b4c0:	stp	x21, x22, [sp, #32]
  40b4c4:	mov	w21, w1
  40b4c8:	mov	w22, w2
  40b4cc:	bl	402080 <strlen@plt>
  40b4d0:	mov	x3, x19
  40b4d4:	mov	x4, x0
  40b4d8:	mov	w2, w22
  40b4dc:	mov	w1, w21
  40b4e0:	mov	x0, x20
  40b4e4:	add	w4, w4, #0x1
  40b4e8:	ldp	x19, x20, [sp, #16]
  40b4ec:	ldp	x21, x22, [sp, #32]
  40b4f0:	ldp	x29, x30, [sp], #48
  40b4f4:	b	40b378 <ferror@plt+0x8ca8>
  40b4f8:	stp	x29, x30, [sp, #-48]!
  40b4fc:	mov	x29, sp
  40b500:	stp	x19, x20, [sp, #16]
  40b504:	mov	x19, x0
  40b508:	ldr	w0, [x0]
  40b50c:	add	w20, w3, #0x3
  40b510:	stp	x21, x22, [sp, #32]
  40b514:	add	w0, w0, #0x3
  40b518:	and	w20, w20, #0xfffffffc
  40b51c:	and	w0, w0, #0xfffffffc
  40b520:	mov	w21, w3
  40b524:	mov	w3, w1
  40b528:	mov	x1, x2
  40b52c:	add	w2, w0, w20
  40b530:	cmp	w2, w3
  40b534:	b.hi	40b590 <ferror@plt+0x8ec0>  // b.pmore
  40b538:	sxtw	x22, w21
  40b53c:	add	x0, x19, w0, uxtw
  40b540:	mov	x2, x22
  40b544:	bl	402050 <memcpy@plt>
  40b548:	ldr	w0, [x19]
  40b54c:	mov	w1, #0x0                   	// #0
  40b550:	sub	w2, w20, w21
  40b554:	add	w0, w0, #0x3
  40b558:	and	x0, x0, #0xfffffffc
  40b55c:	add	x0, x0, x22
  40b560:	add	x0, x19, x0
  40b564:	bl	4022a0 <memset@plt>
  40b568:	ldr	w1, [x19]
  40b56c:	mov	w0, #0x0                   	// #0
  40b570:	add	w1, w1, #0x3
  40b574:	and	w1, w1, #0xfffffffc
  40b578:	add	w1, w1, w20
  40b57c:	str	w1, [x19]
  40b580:	ldp	x19, x20, [sp, #16]
  40b584:	ldp	x21, x22, [sp, #32]
  40b588:	ldp	x29, x30, [sp], #48
  40b58c:	ret
  40b590:	adrp	x0, 420000 <ferror@plt+0x1d930>
  40b594:	mov	w2, w3
  40b598:	adrp	x1, 40d000 <ferror@plt+0xa930>
  40b59c:	add	x1, x1, #0x308
  40b5a0:	ldr	x0, [x0, #3992]
  40b5a4:	ldr	x0, [x0]
  40b5a8:	bl	402690 <fprintf@plt>
  40b5ac:	mov	w0, #0xffffffff            	// #-1
  40b5b0:	b	40b580 <ferror@plt+0x8eb0>
  40b5b4:	nop
  40b5b8:	stp	x29, x30, [sp, #-32]!
  40b5bc:	mov	w4, #0x0                   	// #0
  40b5c0:	mov	x3, #0x0                   	// #0
  40b5c4:	mov	x29, sp
  40b5c8:	str	x19, [sp, #16]
  40b5cc:	ldr	w19, [x0]
  40b5d0:	add	w19, w19, #0x3
  40b5d4:	and	x19, x19, #0xfffffffc
  40b5d8:	add	x19, x0, x19
  40b5dc:	bl	40b378 <ferror@plt+0x8ca8>
  40b5e0:	mov	x0, x19
  40b5e4:	ldr	x19, [sp, #16]
  40b5e8:	ldp	x29, x30, [sp], #32
  40b5ec:	ret
  40b5f0:	mov	x2, x0
  40b5f4:	ldr	w0, [x0]
  40b5f8:	add	w3, w0, #0x3
  40b5fc:	and	x3, x3, #0xfffffffc
  40b600:	add	x2, x2, x3
  40b604:	sub	x2, x2, x1
  40b608:	strh	w2, [x1]
  40b60c:	ret
  40b610:	stp	x29, x30, [sp, #-48]!
  40b614:	mov	x29, sp
  40b618:	stp	x19, x20, [sp, #16]
  40b61c:	mov	x20, x0
  40b620:	ldr	w19, [x0]
  40b624:	stp	x21, x22, [sp, #32]
  40b628:	mov	w21, w1
  40b62c:	add	w19, w19, #0x3
  40b630:	and	x19, x19, #0xfffffffc
  40b634:	mov	w22, w2
  40b638:	add	x19, x0, x19
  40b63c:	bl	40b378 <ferror@plt+0x8ca8>
  40b640:	mov	w2, w22
  40b644:	mov	w1, w21
  40b648:	mov	x0, x20
  40b64c:	bl	40b5b8 <ferror@plt+0x8ee8>
  40b650:	mov	x0, x19
  40b654:	ldp	x19, x20, [sp, #16]
  40b658:	ldp	x21, x22, [sp, #32]
  40b65c:	ldp	x29, x30, [sp], #48
  40b660:	ret
  40b664:	nop
  40b668:	stp	x29, x30, [sp, #-32]!
  40b66c:	mov	x29, sp
  40b670:	ldr	w2, [x0]
  40b674:	ldrh	w3, [x1]
  40b678:	add	w2, w2, #0x3
  40b67c:	str	x19, [sp, #16]
  40b680:	and	x2, x2, #0xfffffffc
  40b684:	add	w3, w3, #0x3
  40b688:	add	x2, x0, x2
  40b68c:	and	x3, x3, #0x1fffc
  40b690:	sub	x2, x2, x1
  40b694:	mov	x19, x0
  40b698:	strh	w2, [x1]
  40b69c:	add	x1, x1, x3
  40b6a0:	bl	40b5f0 <ferror@plt+0x8f20>
  40b6a4:	ldr	w0, [x19]
  40b6a8:	ldr	x19, [sp, #16]
  40b6ac:	ldp	x29, x30, [sp], #32
  40b6b0:	ret
  40b6b4:	nop
  40b6b8:	ldrh	w4, [x0]
  40b6bc:	mov	x5, x0
  40b6c0:	add	w4, w4, #0x3
  40b6c4:	and	w4, w4, #0xfffffffc
  40b6c8:	add	w0, w4, #0x8
  40b6cc:	cmp	w0, w1
  40b6d0:	b.hi	40b704 <ferror@plt+0x9034>  // b.pmore
  40b6d4:	add	x1, x5, w4, uxtw
  40b6d8:	mov	w6, #0x8                   	// #8
  40b6dc:	mov	w0, #0x0                   	// #0
  40b6e0:	strh	w2, [x1, #2]
  40b6e4:	strh	w6, [x5, w4, uxtw]
  40b6e8:	str	w3, [x1, #4]
  40b6ec:	ldrh	w1, [x5]
  40b6f0:	add	w1, w1, #0x3
  40b6f4:	and	w1, w1, #0xfffffffc
  40b6f8:	add	w1, w1, #0x8
  40b6fc:	strh	w1, [x5]
  40b700:	ret
  40b704:	stp	x29, x30, [sp, #-16]!
  40b708:	adrp	x0, 420000 <ferror@plt+0x1d930>
  40b70c:	mov	w2, w1
  40b710:	mov	x29, sp
  40b714:	ldr	x0, [x0, #3992]
  40b718:	adrp	x1, 40d000 <ferror@plt+0xa930>
  40b71c:	add	x1, x1, #0x338
  40b720:	ldr	x0, [x0]
  40b724:	bl	402690 <fprintf@plt>
  40b728:	mov	w0, #0xffffffff            	// #-1
  40b72c:	ldp	x29, x30, [sp], #16
  40b730:	ret
  40b734:	nop
  40b738:	stp	x29, x30, [sp, #-32]!
  40b73c:	mov	x29, sp
  40b740:	stp	x19, x20, [sp, #16]
  40b744:	mov	x20, x0
  40b748:	add	w0, w4, #0x7
  40b74c:	and	w0, w0, #0xfffffffc
  40b750:	ldrh	w5, [x20]
  40b754:	add	w5, w5, #0x3
  40b758:	and	w5, w5, #0xfffffffc
  40b75c:	add	w0, w0, w5
  40b760:	cmp	w0, w1
  40b764:	b.hi	40b7c0 <ferror@plt+0x90f0>  // b.pmore
  40b768:	add	x0, x20, w5, uxtw
  40b76c:	add	w19, w4, #0x4
  40b770:	and	w19, w19, #0xffff
  40b774:	strh	w2, [x0, #2]
  40b778:	strh	w19, [x20, w5, uxtw]
  40b77c:	cbnz	w4, 40b7ac <ferror@plt+0x90dc>
  40b780:	ldrh	w1, [x20]
  40b784:	add	w19, w19, #0x3
  40b788:	and	w19, w19, #0xfffffffc
  40b78c:	mov	w0, #0x0                   	// #0
  40b790:	add	w1, w1, #0x3
  40b794:	and	w1, w1, #0xfffffffc
  40b798:	add	w19, w1, w19
  40b79c:	strh	w19, [x20]
  40b7a0:	ldp	x19, x20, [sp, #16]
  40b7a4:	ldp	x29, x30, [sp], #32
  40b7a8:	ret
  40b7ac:	sxtw	x2, w4
  40b7b0:	mov	x1, x3
  40b7b4:	add	x0, x0, #0x4
  40b7b8:	bl	402050 <memcpy@plt>
  40b7bc:	b	40b780 <ferror@plt+0x90b0>
  40b7c0:	adrp	x0, 420000 <ferror@plt+0x1d930>
  40b7c4:	mov	w2, w1
  40b7c8:	adrp	x1, 40d000 <ferror@plt+0xa930>
  40b7cc:	add	x1, x1, #0x370
  40b7d0:	ldr	x0, [x0, #3992]
  40b7d4:	ldr	x0, [x0]
  40b7d8:	bl	402690 <fprintf@plt>
  40b7dc:	mov	w0, #0xffffffff            	// #-1
  40b7e0:	b	40b7a0 <ferror@plt+0x90d0>
  40b7e4:	nop
  40b7e8:	stp	x29, x30, [sp, #-32]!
  40b7ec:	mov	w4, #0x1                   	// #1
  40b7f0:	mov	x29, sp
  40b7f4:	strb	w3, [sp, #31]
  40b7f8:	add	x3, sp, #0x1f
  40b7fc:	bl	40b738 <ferror@plt+0x9068>
  40b800:	ldp	x29, x30, [sp], #32
  40b804:	ret
  40b808:	stp	x29, x30, [sp, #-32]!
  40b80c:	mov	w4, #0x2                   	// #2
  40b810:	mov	x29, sp
  40b814:	strh	w3, [sp, #30]
  40b818:	add	x3, sp, #0x1e
  40b81c:	bl	40b738 <ferror@plt+0x9068>
  40b820:	ldp	x29, x30, [sp], #32
  40b824:	ret
  40b828:	stp	x29, x30, [sp, #-32]!
  40b82c:	mov	w4, #0x8                   	// #8
  40b830:	mov	x29, sp
  40b834:	str	x3, [sp, #24]
  40b838:	add	x3, sp, #0x18
  40b83c:	bl	40b738 <ferror@plt+0x9068>
  40b840:	ldp	x29, x30, [sp], #32
  40b844:	ret
  40b848:	stp	x29, x30, [sp, #-32]!
  40b84c:	mov	w4, #0x0                   	// #0
  40b850:	mov	x3, #0x0                   	// #0
  40b854:	mov	x29, sp
  40b858:	ldrh	w5, [x0]
  40b85c:	str	x19, [sp, #16]
  40b860:	add	w5, w5, #0x3
  40b864:	and	x5, x5, #0x1fffc
  40b868:	add	x19, x0, x5
  40b86c:	bl	40b738 <ferror@plt+0x9068>
  40b870:	ldrh	w1, [x19, #2]
  40b874:	mov	x0, x19
  40b878:	orr	w1, w1, #0xffff8000
  40b87c:	strh	w1, [x19, #2]
  40b880:	ldr	x19, [sp, #16]
  40b884:	ldp	x29, x30, [sp], #32
  40b888:	ret
  40b88c:	nop
  40b890:	ldrh	w2, [x0]
  40b894:	add	w2, w2, #0x3
  40b898:	and	x2, x2, #0x1fffc
  40b89c:	add	x2, x0, x2
  40b8a0:	sub	x2, x2, x1
  40b8a4:	strh	w2, [x1]
  40b8a8:	ldrh	w0, [x0]
  40b8ac:	ret
  40b8b0:	stp	x29, x30, [sp, #-64]!
  40b8b4:	mov	x29, sp
  40b8b8:	stp	x21, x22, [sp, #32]
  40b8bc:	mov	w21, w1
  40b8c0:	add	w1, w1, #0x1
  40b8c4:	and	w22, w4, #0xffff
  40b8c8:	stp	x19, x20, [sp, #16]
  40b8cc:	mov	w19, w3
  40b8d0:	mov	x20, x2
  40b8d4:	sbfiz	x2, x1, #3, #32
  40b8d8:	mov	w1, #0x0                   	// #0
  40b8dc:	str	x23, [sp, #48]
  40b8e0:	mov	x23, x0
  40b8e4:	bl	4022a0 <memset@plt>
  40b8e8:	mvn	w1, w22
  40b8ec:	cmp	w19, #0x3
  40b8f0:	b.gt	40b904 <ferror@plt+0x9234>
  40b8f4:	b	40b958 <ferror@plt+0x9288>
  40b8f8:	add	x20, x20, w5, uxtw
  40b8fc:	cmp	w19, #0x3
  40b900:	b.le	40b958 <ferror@plt+0x9288>
  40b904:	ldrh	w4, [x20]
  40b908:	add	w5, w4, #0x3
  40b90c:	cmp	w4, #0x3
  40b910:	and	w5, w5, #0xfffffffc
  40b914:	mov	w3, w4
  40b918:	b.ls	40b978 <ferror@plt+0x92a8>  // b.plast
  40b91c:	cmp	w19, w4
  40b920:	b.lt	40b978 <ferror@plt+0x92a8>  // b.tstop
  40b924:	ldrh	w4, [x20, #2]
  40b928:	sub	w19, w19, w5
  40b92c:	and	w4, w1, w4
  40b930:	and	x2, x4, #0xffff
  40b934:	cmp	w21, w4, uxth
  40b938:	b.lt	40b8f8 <ferror@plt+0x9228>  // b.tstop
  40b93c:	ldr	x0, [x23, x2, lsl #3]
  40b940:	cbnz	x0, 40b8f8 <ferror@plt+0x9228>
  40b944:	str	x20, [x23, x2, lsl #3]
  40b948:	cmp	w19, #0x3
  40b94c:	add	x20, x20, w5, uxtw
  40b950:	b.gt	40b904 <ferror@plt+0x9234>
  40b954:	nop
  40b958:	cbnz	w19, 40b974 <ferror@plt+0x92a4>
  40b95c:	mov	w0, #0x0                   	// #0
  40b960:	ldp	x19, x20, [sp, #16]
  40b964:	ldp	x21, x22, [sp, #32]
  40b968:	ldr	x23, [sp, #48]
  40b96c:	ldp	x29, x30, [sp], #64
  40b970:	ret
  40b974:	ldrh	w3, [x20]
  40b978:	adrp	x0, 420000 <ferror@plt+0x1d930>
  40b97c:	mov	w2, w19
  40b980:	adrp	x1, 40d000 <ferror@plt+0xa930>
  40b984:	add	x1, x1, #0x3a8
  40b988:	ldr	x0, [x0, #3992]
  40b98c:	ldr	x0, [x0]
  40b990:	bl	402690 <fprintf@plt>
  40b994:	mov	w0, #0x0                   	// #0
  40b998:	ldp	x19, x20, [sp, #16]
  40b99c:	ldp	x21, x22, [sp, #32]
  40b9a0:	ldr	x23, [sp, #48]
  40b9a4:	ldp	x29, x30, [sp], #64
  40b9a8:	ret
  40b9ac:	nop
  40b9b0:	mov	w4, #0x0                   	// #0
  40b9b4:	b	40b8b0 <ferror@plt+0x91e0>
  40b9b8:	b	40b9f0 <ferror@plt+0x9320>
  40b9bc:	ldrh	w4, [x1]
  40b9c0:	add	w5, w4, #0x3
  40b9c4:	cmp	w4, #0x3
  40b9c8:	and	w5, w5, #0xfffffffc
  40b9cc:	mov	w3, w4
  40b9d0:	b.ls	40ba08 <ferror@plt+0x9338>  // b.plast
  40b9d4:	cmp	w4, w2
  40b9d8:	b.gt	40ba08 <ferror@plt+0x9338>
  40b9dc:	ldrh	w3, [x1, #2]
  40b9e0:	sub	w2, w2, w5
  40b9e4:	cmp	w3, w0
  40b9e8:	b.eq	40ba34 <ferror@plt+0x9364>  // b.none
  40b9ec:	add	x1, x1, w5, uxtw
  40b9f0:	cmp	w2, #0x3
  40b9f4:	b.gt	40b9bc <ferror@plt+0x92ec>
  40b9f8:	mov	x0, #0x0                   	// #0
  40b9fc:	cbnz	w2, 40ba04 <ferror@plt+0x9334>
  40ba00:	ret
  40ba04:	ldrh	w3, [x1]
  40ba08:	stp	x29, x30, [sp, #-16]!
  40ba0c:	adrp	x0, 420000 <ferror@plt+0x1d930>
  40ba10:	adrp	x1, 40d000 <ferror@plt+0xa930>
  40ba14:	mov	x29, sp
  40ba18:	ldr	x0, [x0, #3992]
  40ba1c:	add	x1, x1, #0x3a8
  40ba20:	ldr	x0, [x0]
  40ba24:	bl	402690 <fprintf@plt>
  40ba28:	mov	x0, #0x0                   	// #0
  40ba2c:	ldp	x29, x30, [sp], #16
  40ba30:	ret
  40ba34:	mov	x0, x1
  40ba38:	ret
  40ba3c:	nop
  40ba40:	ldrh	w5, [x2]
  40ba44:	sub	x5, x5, #0x4
  40ba48:	cmp	x5, w3, sxtw
  40ba4c:	b.cc	40ba9c <ferror@plt+0x93cc>  // b.lo, b.ul, b.last
  40ba50:	add	w4, w3, #0x3
  40ba54:	and	x4, x4, #0xfffffffc
  40ba58:	add	x4, x4, #0x4
  40ba5c:	cmp	x5, x4
  40ba60:	b.cs	40ba88 <ferror@plt+0x93b8>  // b.hs, b.nlast
  40ba64:	stp	x29, x30, [sp, #-16]!
  40ba68:	add	w2, w1, #0x1
  40ba6c:	mov	w1, #0x0                   	// #0
  40ba70:	mov	x29, sp
  40ba74:	sbfiz	x2, x2, #3, #32
  40ba78:	bl	4022a0 <memset@plt>
  40ba7c:	mov	w0, #0x0                   	// #0
  40ba80:	ldp	x29, x30, [sp], #16
  40ba84:	ret
  40ba88:	ldrh	w3, [x2, x4]
  40ba8c:	add	x2, x2, x4
  40ba90:	add	x2, x2, #0x4
  40ba94:	sub	w3, w3, #0x4
  40ba98:	b	40b9b0 <ferror@plt+0x92e0>
  40ba9c:	mov	w0, #0xffffffff            	// #-1
  40baa0:	ret
  40baa4:	nop
  40baa8:	stp	x29, x30, [sp, #-64]!
  40baac:	mov	x29, sp
  40bab0:	stp	x19, x20, [sp, #16]
  40bab4:	adrp	x20, 420000 <ferror@plt+0x1d930>
  40bab8:	add	x20, x20, #0xcf8
  40babc:	stp	x21, x22, [sp, #32]
  40bac0:	adrp	x21, 420000 <ferror@plt+0x1d930>
  40bac4:	add	x21, x21, #0xcf0
  40bac8:	sub	x20, x20, x21
  40bacc:	mov	w22, w0
  40bad0:	stp	x23, x24, [sp, #48]
  40bad4:	mov	x23, x1
  40bad8:	mov	x24, x2
  40badc:	bl	402010 <memcpy@plt-0x40>
  40bae0:	cmp	xzr, x20, asr #3
  40bae4:	b.eq	40bb10 <ferror@plt+0x9440>  // b.none
  40bae8:	asr	x20, x20, #3
  40baec:	mov	x19, #0x0                   	// #0
  40baf0:	ldr	x3, [x21, x19, lsl #3]
  40baf4:	mov	x2, x24
  40baf8:	add	x19, x19, #0x1
  40bafc:	mov	x1, x23
  40bb00:	mov	w0, w22
  40bb04:	blr	x3
  40bb08:	cmp	x20, x19
  40bb0c:	b.ne	40baf0 <ferror@plt+0x9420>  // b.any
  40bb10:	ldp	x19, x20, [sp, #16]
  40bb14:	ldp	x21, x22, [sp, #32]
  40bb18:	ldp	x23, x24, [sp, #48]
  40bb1c:	ldp	x29, x30, [sp], #64
  40bb20:	ret
  40bb24:	nop
  40bb28:	ret

Disassembly of section .fini:

000000000040bb2c <.fini>:
  40bb2c:	stp	x29, x30, [sp, #-16]!
  40bb30:	mov	x29, sp
  40bb34:	ldp	x29, x30, [sp], #16
  40bb38:	ret
