

================================================================
== Vitis HLS Report for 'top_kernel'
================================================================
* Date:           Fri Jan 23 18:03:10 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.277 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    78658|    78658|  0.787 ms|  0.787 ms|  78659|  78659|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_11_1  |    45312|    45312|       177|          -|          -|   256|        no|
        |- VITIS_LOOP_33_4  |    33344|    33344|       521|          -|          -|    64|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 6 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [top.cpp:11]   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_loc4 = alloca i64 1"   --->   Operation 11 'alloca' 'p_loc4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 12 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%spectopmodule_ln5 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [top.cpp:5]   --->   Operation 13 'spectopmodule' 'spectopmodule_ln5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %A"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %C"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.48ns)   --->   "%store_ln11 = store i9 0, i9 %i" [top.cpp:11]   --->   Operation 18 'store' 'store_ln11' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln11 = br void %VITIS_LOOP_16_2" [top.cpp:11]   --->   Operation 19 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.26>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i_2 = load i9 %i" [top.cpp:11]   --->   Operation 20 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.92ns)   --->   "%icmp_ln11 = icmp_eq  i9 %i_2, i9 256" [top.cpp:11]   --->   Operation 21 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.92ns)   --->   "%add_ln11 = add i9 %i_2, i9 1" [top.cpp:11]   --->   Operation 22 'add' 'add_ln11' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln11 = br i1 %icmp_ln11, void %VITIS_LOOP_16_2.split, void %VITIS_LOOP_38_5.preheader" [top.cpp:11]   --->   Operation 23 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln11 = trunc i9 %i_2" [top.cpp:11]   --->   Operation 24 'trunc' 'trunc_ln11' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln11, i6 0" [top.cpp:28]   --->   Operation 25 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (2.34ns)   --->   "%call_ln28 = call void @top_kernel_Pipeline_VITIS_LOOP_16_2, i14 %tmp_4, i24 %A, i24 %p_loc" [top.cpp:28]   --->   Operation 26 'call' 'call_ln28' <Predicate = (!icmp_ln11)> <Delay = 2.34> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 27 [1/1] (0.48ns)   --->   "%store_ln11 = store i9 %add_ln11, i9 %i" [top.cpp:11]   --->   Operation 27 'store' 'store_ln11' <Predicate = (!icmp_ln11)> <Delay = 0.48>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [top.cpp:33]   --->   Operation 28 'alloca' 'j' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.48ns)   --->   "%store_ln33 = store i7 0, i7 %j" [top.cpp:33]   --->   Operation 29 'store' 'store_ln33' <Predicate = (icmp_ln11)> <Delay = 0.48>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln33 = br void %VITIS_LOOP_38_5" [top.cpp:33]   --->   Operation 30 'br' 'br_ln33' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.87>
ST_3 : Operation 31 [1/2] (1.87ns)   --->   "%call_ln28 = call void @top_kernel_Pipeline_VITIS_LOOP_16_2, i14 %tmp_4, i24 %A, i24 %p_loc" [top.cpp:28]   --->   Operation 31 'call' 'call_ln28' <Predicate = true> <Delay = 1.87> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 3.88>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%p_loc_load = load i24 %p_loc"   --->   Operation 32 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln22 = sext i24 %p_loc_load" [top.cpp:22]   --->   Operation 33 'sext' 'sext_ln22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (1.10ns)   --->   "%add_ln22 = add i25 %sext_ln22, i25 16384" [top.cpp:22]   --->   Operation 34 'add' 'add_ln22' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln22, i32 24" [top.cpp:22]   --->   Operation 35 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node denom_1)   --->   "%denom = trunc i25 %add_ln22" [top.cpp:22]   --->   Operation 36 'trunc' 'denom' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln22, i32 23" [top.cpp:22]   --->   Operation 37 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node denom_1)   --->   "%xor_ln22 = xor i1 %tmp_1, i1 1" [top.cpp:22]   --->   Operation 38 'xor' 'xor_ln22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node denom_1)   --->   "%and_ln22 = and i1 %tmp_10, i1 %xor_ln22" [top.cpp:22]   --->   Operation 39 'and' 'and_ln22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node denom_1)   --->   "%xor_ln22_1 = xor i1 %tmp_1, i1 %tmp_10" [top.cpp:22]   --->   Operation 40 'xor' 'xor_ln22_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node denom_1)   --->   "%select_ln22 = select i1 %and_ln22, i24 8388607, i24 8388608" [top.cpp:22]   --->   Operation 41 'select' 'select_ln22' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.43ns) (out node of the LUT)   --->   "%denom_1 = select i1 %xor_ln22_1, i24 %select_ln22, i24 %denom" [top.cpp:22]   --->   Operation 42 'select' 'denom_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 43 [2/2] (2.34ns)   --->   "%call_ln28 = call void @top_kernel_Pipeline_VITIS_LOOP_26_3, i14 %tmp_4, i24 %A, i24 %denom_1, i24 %tmp" [top.cpp:28]   --->   Operation 43 'call' 'call_ln28' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%speclooptripcount_ln11 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256" [top.cpp:11]   --->   Operation 44 'speclooptripcount' 'speclooptripcount_ln11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [top.cpp:11]   --->   Operation 45 'specloopname' 'specloopname_ln11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/2] (0.00ns)   --->   "%call_ln28 = call void @top_kernel_Pipeline_VITIS_LOOP_26_3, i14 %tmp_4, i24 %A, i24 %denom_1, i24 %tmp" [top.cpp:28]   --->   Operation 46 'call' 'call_ln28' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln11 = br void %VITIS_LOOP_16_2" [top.cpp:11]   --->   Operation 47 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 2.24>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%j_2 = load i7 %j" [top.cpp:33]   --->   Operation 48 'load' 'j_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.89ns)   --->   "%icmp_ln33 = icmp_eq  i7 %j_2, i7 64" [top.cpp:33]   --->   Operation 49 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 50 [1/1] (0.89ns)   --->   "%add_ln33 = add i7 %j_2, i7 1" [top.cpp:33]   --->   Operation 50 'add' 'add_ln33' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33, void %VITIS_LOOP_38_5.split, void %for.end69" [top.cpp:33]   --->   Operation 51 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i7 %j_2" [top.cpp:33]   --->   Operation 52 'trunc' 'trunc_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_6 : Operation 53 [2/2] (1.35ns)   --->   "%call_ln33 = call void @top_kernel_Pipeline_VITIS_LOOP_38_5, i6 %trunc_ln33, i24 %p_loc4, i24 %tmp" [top.cpp:33]   --->   Operation 53 'call' 'call_ln33' <Predicate = (!icmp_ln33)> <Delay = 1.35> <CoreType = "Generic">   --->   Generic Core
ST_6 : Operation 54 [1/1] (0.48ns)   --->   "%store_ln33 = store i7 %add_ln33, i7 %j" [top.cpp:33]   --->   Operation 54 'store' 'store_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.48>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%ret_ln89 = ret" [top.cpp:89]   --->   Operation 55 'ret' 'ret_ln89' <Predicate = (icmp_ln33)> <Delay = 0.00>

State 7 <SV = 3> <Delay = 1.89>
ST_7 : Operation 56 [1/2] (1.89ns)   --->   "%call_ln33 = call void @top_kernel_Pipeline_VITIS_LOOP_38_5, i6 %trunc_ln33, i24 %p_loc4, i24 %tmp" [top.cpp:33]   --->   Operation 56 'call' 'call_ln33' <Predicate = true> <Delay = 1.89> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 4> <Delay = 4.01>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%p_loc4_load = load i24 %p_loc4"   --->   Operation 57 'load' 'p_loc4_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i24.i14, i24 %p_loc4_load, i14 0" [top.cpp:44]   --->   Operation 58 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %p_loc4_load, i32 23" [top.cpp:44]   --->   Operation 59 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (1.22ns)   --->   "%sub_ln44 = sub i38 0, i38 %shl_ln" [top.cpp:44]   --->   Operation 60 'sub' 'sub_ln44' <Predicate = true> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i16 @_ssdm_op_PartSelect.i16.i38.i32.i32, i38 %sub_ln44, i32 22, i32 37" [top.cpp:44]   --->   Operation 61 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i16 %tmp_5" [top.cpp:44]   --->   Operation 62 'zext' 'zext_ln44' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (1.01ns)   --->   "%sub_ln44_1 = sub i17 0, i17 %zext_ln44" [top.cpp:44]   --->   Operation 63 'sub' 'sub_ln44_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %p_loc4_load, i32 8, i32 23" [top.cpp:44]   --->   Operation 64 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln44_1 = zext i16 %tmp_6" [top.cpp:44]   --->   Operation 65 'zext' 'zext_ln44_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.42ns)   --->   "%scale = select i1 %tmp_11, i17 %sub_ln44_1, i17 %zext_ln44_1" [top.cpp:44]   --->   Operation 66 'select' 'scale' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 67 [2/2] (1.35ns)   --->   "%call_ln33 = call void @top_kernel_Pipeline_VITIS_LOOP_48_6, i6 %trunc_ln33, i24 %C, i17 %scale, i24 %tmp" [top.cpp:33]   --->   Operation 67 'call' 'call_ln33' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Generic Core

State 9 <SV = 5> <Delay = 0.00>
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "%speclooptripcount_ln33 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [top.cpp:33]   --->   Operation 68 'speclooptripcount' 'speclooptripcount_ln33' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [top.cpp:33]   --->   Operation 69 'specloopname' 'specloopname_ln33' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 70 [1/2] (0.00ns)   --->   "%call_ln33 = call void @top_kernel_Pipeline_VITIS_LOOP_48_6, i6 %trunc_ln33, i24 %C, i17 %scale, i24 %tmp" [top.cpp:33]   --->   Operation 70 'call' 'call_ln33' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln33 = br void %VITIS_LOOP_38_5" [top.cpp:33]   --->   Operation 71 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	'alloca' operation 9 bit ('i', top.cpp:11) [4]  (0.000 ns)
	'store' operation 0 bit ('store_ln11', top.cpp:11) of constant 0 on local variable 'i', top.cpp:11 [12]  (0.489 ns)

 <State 2>: 3.261ns
The critical path consists of the following:
	'load' operation 9 bit ('i', top.cpp:11) on local variable 'i', top.cpp:11 [15]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln11', top.cpp:11) [16]  (0.921 ns)
	'call' operation 0 bit ('call_ln28', top.cpp:28) to 'top_kernel_Pipeline_VITIS_LOOP_16_2' [24]  (2.341 ns)

 <State 3>: 1.875ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln28', top.cpp:28) to 'top_kernel_Pipeline_VITIS_LOOP_16_2' [24]  (1.875 ns)

 <State 4>: 3.885ns
The critical path consists of the following:
	'load' operation 24 bit ('p_loc_load') on local variable 'p_loc' [25]  (0.000 ns)
	'add' operation 25 bit ('add_ln22', top.cpp:22) [27]  (1.110 ns)
	'select' operation 24 bit ('denom', top.cpp:22) [35]  (0.435 ns)
	'call' operation 0 bit ('call_ln28', top.cpp:28) to 'top_kernel_Pipeline_VITIS_LOOP_26_3' [36]  (2.341 ns)

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 2.249ns
The critical path consists of the following:
	'load' operation 7 bit ('j', top.cpp:33) on local variable 'j', top.cpp:33 [44]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln33', top.cpp:33) [45]  (0.897 ns)
	'call' operation 0 bit ('call_ln33', top.cpp:33) to 'top_kernel_Pipeline_VITIS_LOOP_38_5' [52]  (1.352 ns)

 <State 7>: 1.899ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln33', top.cpp:33) to 'top_kernel_Pipeline_VITIS_LOOP_38_5' [52]  (1.899 ns)

 <State 8>: 4.019ns
The critical path consists of the following:
	'load' operation 24 bit ('p_loc4_load') on local variable 'p_loc4' [53]  (0.000 ns)
	'sub' operation 38 bit ('sub_ln44', top.cpp:44) [56]  (1.227 ns)
	'sub' operation 17 bit ('sub_ln44_1', top.cpp:44) [59]  (1.016 ns)
	'select' operation 17 bit ('scale', top.cpp:44) [62]  (0.425 ns)
	'call' operation 0 bit ('call_ln33', top.cpp:33) to 'top_kernel_Pipeline_VITIS_LOOP_48_6' [63]  (1.352 ns)

 <State 9>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
