/usr/bin/python ../../tools/bin/defgen -i /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/defs/project.def -o /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/defs/project.h -b c
/usr/bin/python ../../tools/bin/defgen -i /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/defs/project.def -o /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/defs/project.vh -b v
/usr/bin/python ../../tools/bin/defgen -i /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/defs/project.def -o /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/defs/project.py -b py
/usr/bin/python ../../tools/bin/defgen -i /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/defs/project.def -o /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/defs/project.mk -b mk
/usr/bin/python ../../tools/bin/defgen -i /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/defs/project.def -o /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/defs/project.pm -b pm
==============================================
files are generated under /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/defs
==============================================
../../tools/bin/vcp -i NVDLA_CSC.rdl -o /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_CSC.rdl -imacros ../../outdir/nv_small/spec/defs/project.h -cpp /usr/bin/cpp
../../tools/bin/vcp -i NVDLA_BDMA.rdl -o /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_BDMA.rdl -imacros ../../outdir/nv_small/spec/defs/project.h -cpp /usr/bin/cpp
../../tools/bin/vcp -i NVDLA_CACC.rdl -o /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_CACC.rdl -imacros ../../outdir/nv_small/spec/defs/project.h -cpp /usr/bin/cpp
../../tools/bin/vcp -i NVDLA_CDMA.rdl -o /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_CDMA.rdl -imacros ../../outdir/nv_small/spec/defs/project.h -cpp /usr/bin/cpp
../../tools/bin/vcp -i NVDLA_CDP.rdl -o /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_CDP.rdl -imacros ../../outdir/nv_small/spec/defs/project.h -cpp /usr/bin/cpp
../../tools/bin/vcp -i NVDLA_CDP_RDMA.rdl -o /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_CDP_RDMA.rdl -imacros ../../outdir/nv_small/spec/defs/project.h -cpp /usr/bin/cpp
../../tools/bin/vcp -i NVDLA_CMAC_A.rdl -o /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_CMAC_A.rdl -imacros ../../outdir/nv_small/spec/defs/project.h -cpp /usr/bin/cpp
../../tools/bin/vcp -i NVDLA_CMAC_B.rdl -o /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_CMAC_B.rdl -imacros ../../outdir/nv_small/spec/defs/project.h -cpp /usr/bin/cpp
../../tools/bin/vcp -i NVDLA_CVIF.rdl -o /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_CVIF.rdl -imacros ../../outdir/nv_small/spec/defs/project.h -cpp /usr/bin/cpp
../../tools/bin/vcp -i NVDLA_GEC.rdl -o /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_GEC.rdl -imacros ../../outdir/nv_small/spec/defs/project.h -cpp /usr/bin/cpp
../../tools/bin/vcp -i NVDLA_GLB.rdl -o /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_GLB.rdl -imacros ../../outdir/nv_small/spec/defs/project.h -cpp /usr/bin/cpp
../../tools/bin/vcp -i NVDLA_MCIF.rdl -o /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_MCIF.rdl -imacros ../../outdir/nv_small/spec/defs/project.h -cpp /usr/bin/cpp
../../tools/bin/vcp -i NVDLA_PDP.rdl -o /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_PDP.rdl -imacros ../../outdir/nv_small/spec/defs/project.h -cpp /usr/bin/cpp
../../tools/bin/vcp -i NVDLA_PDP_RDMA.rdl -o /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_PDP_RDMA.rdl -imacros ../../outdir/nv_small/spec/defs/project.h -cpp /usr/bin/cpp
../../tools/bin/vcp -i NVDLA_RBK.rdl -o /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_RBK.rdl -imacros ../../outdir/nv_small/spec/defs/project.h -cpp /usr/bin/cpp
../../tools/bin/vcp -i NVDLA_SDP.rdl -o /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_SDP.rdl -imacros ../../outdir/nv_small/spec/defs/project.h -cpp /usr/bin/cpp
../../tools/bin/vcp -i NVDLA_SDP_RDMA.rdl -o /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_SDP_RDMA.rdl -imacros ../../outdir/nv_small/spec/defs/project.h -cpp /usr/bin/cpp
../../tools/bin/vcp -i nvdla.rdl -o /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/nvdla.rdl -imacros ../../outdir/nv_small/spec/defs/project.h -cpp /usr/bin/cpp
/usr/bin/perl /home/amax/workstation/nvdla/master/hw-master/spec/manual/RDLMerge.pl /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/nvdla.rdl /opt/jdk1.8.0_211/bin/java /usr/bin/perl /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual
Open Register Design Tool, version=171103.01, input=NVDLA_CFGROM.rdl
Ordt: reading parameters from opendla.parms...
Ordt: building verilog...
Ordt: writing verilog file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_CFGROM_reg.v...
Ordt: building UVM regs...
Ordt: writing UVM regs file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_CFGROM_reg.sv...
Ordt: building UVM regs package...
Ordt: writing UVM regs package file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/ordt_uvm_reg_pkg.sv...
Ordt: building xml...
Ordt: writing xml file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_CFGROM.xml...
Ordt: building C++ model...
Ordt: writing C++ model file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_CFGROM_reg_c/ordt_pio_common.hpp...
Ordt: writing C++ model file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_CFGROM_reg_c/ordt_pio_common.cpp...
Ordt: writing C++ model file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_CFGROM_reg_c/ordt_pio.hpp...
Ordt: writing C++ model file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_CFGROM_reg_c/ordt_pio.cpp...
Ordt complete Tue Jun 25 16:49:16 CST 2019
Open Register Design Tool, version=171103.01, input=NVDLA_GLB.rdl
Ordt: reading parameters from opendla.parms...
Ordt: building verilog...
Ordt: writing verilog file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_GLB_reg.v...
Ordt: building UVM regs...
Ordt: writing UVM regs file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_GLB_reg.sv...
Ordt: building UVM regs package...
Ordt: writing UVM regs package file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/ordt_uvm_reg_pkg.sv...
Ordt: building xml...
Ordt: writing xml file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_GLB.xml...
Ordt: building C++ model...
Ordt: writing C++ model file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_GLB_reg_c/ordt_pio_common.hpp...
Ordt: writing C++ model file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_GLB_reg_c/ordt_pio_common.cpp...
Ordt: writing C++ model file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_GLB_reg_c/ordt_pio.hpp...
Ordt: writing C++ model file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_GLB_reg_c/ordt_pio.cpp...
Ordt complete Tue Jun 25 16:49:17 CST 2019
Open Register Design Tool, version=171103.01, input=NVDLA_MCIF.rdl
Ordt: reading parameters from opendla.parms...
Ordt: building verilog...
Ordt: writing verilog file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_MCIF_reg.v...
Ordt: building UVM regs...
Ordt: writing UVM regs file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_MCIF_reg.sv...
Ordt: building UVM regs package...
Ordt: writing UVM regs package file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/ordt_uvm_reg_pkg.sv...
Ordt: building xml...
Ordt: writing xml file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_MCIF.xml...
Ordt: building C++ model...
Ordt: writing C++ model file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_MCIF_reg_c/ordt_pio_common.hpp...
Ordt: writing C++ model file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_MCIF_reg_c/ordt_pio_common.cpp...
Ordt: writing C++ model file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_MCIF_reg_c/ordt_pio.hpp...
Ordt: writing C++ model file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_MCIF_reg_c/ordt_pio.cpp...
Ordt complete Tue Jun 25 16:49:17 CST 2019
Open Register Design Tool, version=171103.01, input=NVDLA_CDMA.rdl
Ordt: reading parameters from opendla.parms...
Ordt: building verilog...
Ordt: writing verilog file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_CDMA_reg.v...
Ordt: building UVM regs...
Ordt: writing UVM regs file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_CDMA_reg.sv...
Ordt: building UVM regs package...
Ordt: writing UVM regs package file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/ordt_uvm_reg_pkg.sv...
Ordt: building xml...
Ordt: writing xml file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_CDMA.xml...
Ordt: building C++ model...
Ordt: writing C++ model file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_CDMA_reg_c/ordt_pio_common.hpp...
Ordt: writing C++ model file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_CDMA_reg_c/ordt_pio_common.cpp...
Ordt: writing C++ model file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_CDMA_reg_c/ordt_pio.hpp...
Ordt: writing C++ model file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_CDMA_reg_c/ordt_pio.cpp...
Ordt complete Tue Jun 25 16:49:18 CST 2019
Open Register Design Tool, version=171103.01, input=NVDLA_CSC.rdl
Ordt: reading parameters from opendla.parms...
Ordt: building verilog...
Ordt: writing verilog file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_CSC_reg.v...
Ordt: building UVM regs...
Ordt: writing UVM regs file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_CSC_reg.sv...
Ordt: building UVM regs package...
Ordt: writing UVM regs package file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/ordt_uvm_reg_pkg.sv...
Ordt: building xml...
Ordt: writing xml file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_CSC.xml...
Ordt: building C++ model...
Ordt: writing C++ model file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_CSC_reg_c/ordt_pio_common.hpp...
Ordt: writing C++ model file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_CSC_reg_c/ordt_pio_common.cpp...
Ordt: writing C++ model file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_CSC_reg_c/ordt_pio.hpp...
Ordt: writing C++ model file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_CSC_reg_c/ordt_pio.cpp...
Ordt complete Tue Jun 25 16:49:19 CST 2019
Open Register Design Tool, version=171103.01, input=NVDLA_CMAC_A.rdl
Ordt: reading parameters from opendla.parms...
Ordt: building verilog...
Ordt: writing verilog file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_CMAC_A_reg.v...
Ordt: building UVM regs...
Ordt: writing UVM regs file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_CMAC_A_reg.sv...
Ordt: building UVM regs package...
Ordt: writing UVM regs package file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/ordt_uvm_reg_pkg.sv...
Ordt: building xml...
Ordt: writing xml file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_CMAC_A.xml...
Ordt: building C++ model...
Ordt: writing C++ model file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_CMAC_A_reg_c/ordt_pio_common.hpp...
Ordt: writing C++ model file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_CMAC_A_reg_c/ordt_pio_common.cpp...
Ordt: writing C++ model file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_CMAC_A_reg_c/ordt_pio.hpp...
Ordt: writing C++ model file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_CMAC_A_reg_c/ordt_pio.cpp...
Ordt complete Tue Jun 25 16:49:19 CST 2019
Open Register Design Tool, version=171103.01, input=NVDLA_CMAC_B.rdl
Ordt: reading parameters from opendla.parms...
Ordt: building verilog...
Ordt: writing verilog file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_CMAC_B_reg.v...
Ordt: building UVM regs...
Ordt: writing UVM regs file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_CMAC_B_reg.sv...
Ordt: building UVM regs package...
Ordt: writing UVM regs package file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/ordt_uvm_reg_pkg.sv...
Ordt: building xml...
Ordt: writing xml file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_CMAC_B.xml...
Ordt: building C++ model...
Ordt: writing C++ model file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_CMAC_B_reg_c/ordt_pio_common.hpp...
Ordt: writing C++ model file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_CMAC_B_reg_c/ordt_pio_common.cpp...
Ordt: writing C++ model file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_CMAC_B_reg_c/ordt_pio.hpp...
Ordt: writing C++ model file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_CMAC_B_reg_c/ordt_pio.cpp...
Ordt complete Tue Jun 25 16:49:20 CST 2019
Open Register Design Tool, version=171103.01, input=NVDLA_CACC.rdl
Ordt: reading parameters from opendla.parms...
Ordt: building verilog...
Ordt: writing verilog file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_CACC_reg.v...
Ordt: building UVM regs...
Ordt: writing UVM regs file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_CACC_reg.sv...
Ordt: building UVM regs package...
Ordt: writing UVM regs package file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/ordt_uvm_reg_pkg.sv...
Ordt: building xml...
Ordt: writing xml file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_CACC.xml...
Ordt: building C++ model...
Ordt: writing C++ model file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_CACC_reg_c/ordt_pio_common.hpp...
Ordt: writing C++ model file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_CACC_reg_c/ordt_pio_common.cpp...
Ordt: writing C++ model file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_CACC_reg_c/ordt_pio.hpp...
Ordt: writing C++ model file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_CACC_reg_c/ordt_pio.cpp...
Ordt complete Tue Jun 25 16:49:20 CST 2019
Open Register Design Tool, version=171103.01, input=NVDLA_SDP_RDMA.rdl
Ordt: reading parameters from opendla.parms...
Ordt: building verilog...
Ordt: writing verilog file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_SDP_RDMA_reg.v...
Ordt: building UVM regs...
Ordt: writing UVM regs file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_SDP_RDMA_reg.sv...
Ordt: building UVM regs package...
Ordt: writing UVM regs package file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/ordt_uvm_reg_pkg.sv...
Ordt: building xml...
Ordt: writing xml file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_SDP_RDMA.xml...
Ordt: building C++ model...
Ordt: writing C++ model file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_SDP_RDMA_reg_c/ordt_pio_common.hpp...
Ordt: writing C++ model file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_SDP_RDMA_reg_c/ordt_pio_common.cpp...
Ordt: writing C++ model file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_SDP_RDMA_reg_c/ordt_pio.hpp...
Ordt: writing C++ model file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_SDP_RDMA_reg_c/ordt_pio.cpp...
Ordt complete Tue Jun 25 16:49:21 CST 2019
Open Register Design Tool, version=171103.01, input=NVDLA_SDP.rdl
Ordt: reading parameters from opendla.parms...
Ordt: building verilog...
Ordt: writing verilog file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_SDP_reg.v...
Ordt: building UVM regs...
Ordt: writing UVM regs file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_SDP_reg.sv...
Ordt: building UVM regs package...
Ordt: writing UVM regs package file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/ordt_uvm_reg_pkg.sv...
Ordt: building xml...
Ordt: writing xml file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_SDP.xml...
Ordt: building C++ model...
Ordt: writing C++ model file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_SDP_reg_c/ordt_pio_common.hpp...
Ordt: writing C++ model file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_SDP_reg_c/ordt_pio_common.cpp...
Ordt: writing C++ model file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_SDP_reg_c/ordt_pio.hpp...
Ordt: writing C++ model file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_SDP_reg_c/ordt_pio.cpp...
Ordt complete Tue Jun 25 16:49:22 CST 2019
Open Register Design Tool, version=171103.01, input=NVDLA_PDP_RDMA.rdl
Ordt: reading parameters from opendla.parms...
Ordt: building verilog...
Ordt: writing verilog file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_PDP_RDMA_reg.v...
Ordt: building UVM regs...
Ordt: writing UVM regs file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_PDP_RDMA_reg.sv...
Ordt: building UVM regs package...
Ordt: writing UVM regs package file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/ordt_uvm_reg_pkg.sv...
Ordt: building xml...
Ordt: writing xml file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_PDP_RDMA.xml...
Ordt: building C++ model...
Ordt: writing C++ model file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_PDP_RDMA_reg_c/ordt_pio_common.hpp...
Ordt: writing C++ model file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_PDP_RDMA_reg_c/ordt_pio_common.cpp...
Ordt: writing C++ model file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_PDP_RDMA_reg_c/ordt_pio.hpp...
Ordt: writing C++ model file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_PDP_RDMA_reg_c/ordt_pio.cpp...
Ordt complete Tue Jun 25 16:49:23 CST 2019
Open Register Design Tool, version=171103.01, input=NVDLA_PDP.rdl
Ordt: reading parameters from opendla.parms...
Ordt: building verilog...
Ordt: writing verilog file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_PDP_reg.v...
Ordt: building UVM regs...
Ordt: writing UVM regs file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_PDP_reg.sv...
Ordt: building UVM regs package...
Ordt: writing UVM regs package file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/ordt_uvm_reg_pkg.sv...
Ordt: building xml...
Ordt: writing xml file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_PDP.xml...
Ordt: building C++ model...
Ordt: writing C++ model file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_PDP_reg_c/ordt_pio_common.hpp...
Ordt: writing C++ model file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_PDP_reg_c/ordt_pio_common.cpp...
Ordt: writing C++ model file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_PDP_reg_c/ordt_pio.hpp...
Ordt: writing C++ model file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_PDP_reg_c/ordt_pio.cpp...
Ordt complete Tue Jun 25 16:49:23 CST 2019
Open Register Design Tool, version=171103.01, input=NVDLA_CDP_RDMA.rdl
Ordt: reading parameters from opendla.parms...
Ordt: building verilog...
Ordt: writing verilog file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_CDP_RDMA_reg.v...
Ordt: building UVM regs...
Ordt: writing UVM regs file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_CDP_RDMA_reg.sv...
Ordt: building UVM regs package...
Ordt: writing UVM regs package file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/ordt_uvm_reg_pkg.sv...
Ordt: building xml...
Ordt: writing xml file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_CDP_RDMA.xml...
Ordt: building C++ model...
Ordt: writing C++ model file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_CDP_RDMA_reg_c/ordt_pio_common.hpp...
Ordt: writing C++ model file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_CDP_RDMA_reg_c/ordt_pio_common.cpp...
Ordt: writing C++ model file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_CDP_RDMA_reg_c/ordt_pio.hpp...
Ordt: writing C++ model file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_CDP_RDMA_reg_c/ordt_pio.cpp...
Ordt complete Tue Jun 25 16:49:24 CST 2019
Open Register Design Tool, version=171103.01, input=NVDLA_CDP.rdl
Ordt: reading parameters from opendla.parms...
Ordt: building verilog...
Ordt: writing verilog file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_CDP_reg.v...
Ordt: building UVM regs...
Ordt: writing UVM regs file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_CDP_reg.sv...
Ordt: building UVM regs package...
Ordt: writing UVM regs package file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/ordt_uvm_reg_pkg.sv...
Ordt: building xml...
Ordt: writing xml file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_CDP.xml...
Ordt: building C++ model...
Ordt: writing C++ model file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_CDP_reg_c/ordt_pio_common.hpp...
Ordt: writing C++ model file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_CDP_reg_c/ordt_pio_common.cpp...
Ordt: writing C++ model file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_CDP_reg_c/ordt_pio.hpp...
Ordt: writing C++ model file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_CDP_reg_c/ordt_pio.cpp...
Ordt complete Tue Jun 25 16:49:25 CST 2019
Open Register Design Tool, version=171103.01, input=NVDLA_GEC.rdl
Ordt: reading parameters from opendla.parms...
Ordt: building verilog...
Ordt: writing verilog file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_GEC_reg.v...
Ordt: building UVM regs...
Ordt: writing UVM regs file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_GEC_reg.sv...
Ordt: building UVM regs package...
Ordt: writing UVM regs package file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/ordt_uvm_reg_pkg.sv...
Ordt: building xml...
Ordt: writing xml file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_GEC.xml...
Ordt: building C++ model...
Ordt: writing C++ model file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_GEC_reg_c/ordt_pio_common.hpp...
Ordt: writing C++ model file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_GEC_reg_c/ordt_pio_common.cpp...
Ordt: writing C++ model file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_GEC_reg_c/ordt_pio.hpp...
Ordt: writing C++ model file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_GEC_reg_c/ordt_pio.cpp...
Ordt complete Tue Jun 25 16:49:26 CST 2019
Open Register Design Tool, version=171103.01, input=NVDLA_CVIF.rdl
Ordt: reading parameters from opendla.parms...
Ordt: building verilog...
Ordt: writing verilog file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_CVIF_reg.v...
Ordt: building UVM regs...
Ordt: writing UVM regs file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_CVIF_reg.sv...
Ordt: building UVM regs package...
Ordt: writing UVM regs package file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/ordt_uvm_reg_pkg.sv...
Ordt: building xml...
Ordt: writing xml file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_CVIF.xml...
Ordt: building C++ model...
Ordt: writing C++ model file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_CVIF_reg_c/ordt_pio_common.hpp...
Ordt: writing C++ model file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_CVIF_reg_c/ordt_pio_common.cpp...
Ordt: writing C++ model file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_CVIF_reg_c/ordt_pio.hpp...
Ordt: writing C++ model file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_CVIF_reg_c/ordt_pio.cpp...
Ordt complete Tue Jun 25 16:49:27 CST 2019
Open Register Design Tool, version=171103.01, input=NVDLA_BDMA.rdl
Ordt: reading parameters from opendla.parms...
Ordt: building verilog...
Ordt: writing verilog file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_BDMA_reg.v...
Ordt: building UVM regs...
Ordt: writing UVM regs file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_BDMA_reg.sv...
Ordt: building UVM regs package...
Ordt: writing UVM regs package file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/ordt_uvm_reg_pkg.sv...
Ordt: building xml...
Ordt: writing xml file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_BDMA.xml...
Ordt: building C++ model...
Ordt: writing C++ model file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_BDMA_reg_c/ordt_pio_common.hpp...
Ordt: writing C++ model file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_BDMA_reg_c/ordt_pio_common.cpp...
Ordt: writing C++ model file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_BDMA_reg_c/ordt_pio.hpp...
Ordt: writing C++ model file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_BDMA_reg_c/ordt_pio.cpp...
Ordt complete Tue Jun 25 16:49:27 CST 2019
Open Register Design Tool, version=171103.01, input=NVDLA_RBK.rdl
Ordt: reading parameters from opendla.parms...
Ordt: building verilog...
Ordt: writing verilog file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_RBK_reg.v...
Ordt: building UVM regs...
Ordt: writing UVM regs file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_RBK_reg.sv...
Ordt: building UVM regs package...
Ordt: writing UVM regs package file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/ordt_uvm_reg_pkg.sv...
Ordt: building xml...
Ordt: writing xml file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_RBK.xml...
Ordt: building C++ model...
Ordt: writing C++ model file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_RBK_reg_c/ordt_pio_common.hpp...
Ordt: writing C++ model file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_RBK_reg_c/ordt_pio_common.cpp...
Ordt: writing C++ model file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_RBK_reg_c/ordt_pio.hpp...
Ordt: writing C++ model file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_RBK_reg_c/ordt_pio.cpp...
Ordt complete Tue Jun 25 16:49:28 CST 2019
Open Register Design Tool, version=171103.01, input=/home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/opendla.rdl
Ordt: reading parameters from opendla.parms...
Ordt: building verilog...
Ordt: writing verilog file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/opendla_reg.v...
Ordt: building UVM regs...
Ordt: writing UVM regs file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/opendla_reg.sv...
Ordt: building xml...
Ordt: writing xml file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/opendla.xml...
Ordt: building C++ model...
Ordt: writing C++ model file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/opendla_reg_c/ordt_pio_common.hpp...
Ordt: writing C++ model file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/opendla_reg_c/ordt_pio_common.cpp...
Ordt: writing C++ model file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/opendla_reg_c/ordt_pio.hpp...
Ordt: writing C++ model file /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/opendla_reg_c/ordt_pio.cpp...
Ordt complete Tue Jun 25 16:49:29 CST 2019
==============================================
files are generated under /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual
==============================================
Processing NVDLA_CSC.rdl into /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_CSC.rdl
/home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_CSC.rdl successfully written
Processing NVDLA_BDMA.rdl into /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_BDMA.rdl
/home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_BDMA.rdl successfully written
Processing NVDLA_CACC.rdl into /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_CACC.rdl
/home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_CACC.rdl successfully written
Processing NVDLA_CDMA.rdl into /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_CDMA.rdl
/home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_CDMA.rdl successfully written
Processing NVDLA_CDP.rdl into /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_CDP.rdl
/home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_CDP.rdl successfully written
Processing NVDLA_CDP_RDMA.rdl into /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_CDP_RDMA.rdl
/home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_CDP_RDMA.rdl successfully written
Processing NVDLA_CMAC_A.rdl into /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_CMAC_A.rdl
/home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_CMAC_A.rdl successfully written
Processing NVDLA_CMAC_B.rdl into /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_CMAC_B.rdl
/home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_CMAC_B.rdl successfully written
Processing NVDLA_CVIF.rdl into /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_CVIF.rdl
/home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_CVIF.rdl successfully written
Processing NVDLA_GEC.rdl into /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_GEC.rdl
/home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_GEC.rdl successfully written
Processing NVDLA_GLB.rdl into /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_GLB.rdl
/home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_GLB.rdl successfully written
Processing NVDLA_MCIF.rdl into /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_MCIF.rdl
/home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_MCIF.rdl successfully written
Processing NVDLA_PDP.rdl into /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_PDP.rdl
/home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_PDP.rdl successfully written
Processing NVDLA_PDP_RDMA.rdl into /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_PDP_RDMA.rdl
/home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_PDP_RDMA.rdl successfully written
Processing NVDLA_RBK.rdl into /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_RBK.rdl
/home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_RBK.rdl successfully written
Processing NVDLA_SDP.rdl into /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_SDP.rdl
/home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_SDP.rdl successfully written
Processing NVDLA_SDP_RDMA.rdl into /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_SDP_RDMA.rdl
/home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/NVDLA_SDP_RDMA.rdl successfully written
Processing nvdla.rdl into /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/nvdla.rdl
/home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/nvdla.rdl successfully written
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/testbench/trace_generator/env/nvdla_tg_core.sv 
FILE: ../../../outdir/nv_small/verif/testbench/trace_generator/env/nvdla_tg_core.sv unchanged
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/testbench/trace_generator/env/nvdla_tg_base_test.sv 
FILE: ../../../outdir/nv_small/verif/testbench/trace_generator/env/nvdla_tg_base_test.sv unchanged
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/testbench/trace_generator/env/fp_func_dpi.cpp 
FILE: ../../../outdir/nv_small/verif/testbench/trace_generator/env/fp_func_dpi.cpp unchanged
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/testbench/trace_generator/env/nvdla_tg_common.svh 
FILE: ../../../outdir/nv_small/verif/testbench/trace_generator/env/nvdla_tg_common.svh unchanged
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/testbench/trace_generator/env/nvdla_tg_top.sv 
FILE: ../../../outdir/nv_small/verif/testbench/trace_generator/env/nvdla_tg_top.sv unchanged
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/testbench/trace_generator/scenarios/nvdla_cdprdma_cdp_scenario.sv 
FILE: ../../../outdir/nv_small/verif/testbench/trace_generator/scenarios/nvdla_cdprdma_cdp_scenario.sv unchanged
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/testbench/trace_generator/scenarios/nvdla_pdprdma_pdp_scenario.sv 
FILE: ../../../outdir/nv_small/verif/testbench/trace_generator/scenarios/nvdla_pdprdma_pdp_scenario.sv unchanged
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/testbench/trace_generator/scenarios/nvdla_sdprdma_sdp_pdp_scenario.sv 
FILE: ../../../outdir/nv_small/verif/testbench/trace_generator/scenarios/nvdla_sdprdma_sdp_pdp_scenario.sv unchanged
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/testbench/trace_generator/scenarios/nvdla_cc_sdp_scenario.sv 
FILE: ../../../outdir/nv_small/verif/testbench/trace_generator/scenarios/nvdla_cc_sdp_scenario.sv unchanged
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/testbench/trace_generator/scenarios/nvdla_scenario_pkg.sv 
FILE: ../../../outdir/nv_small/verif/testbench/trace_generator/scenarios/nvdla_scenario_pkg.sv unchanged
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/testbench/trace_generator/scenarios/nvdla_cc_sdp_pdp_scenario.sv 
FILE: ../../../outdir/nv_small/verif/testbench/trace_generator/scenarios/nvdla_cc_sdp_pdp_scenario.sv unchanged
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/testbench/trace_generator/scenarios/nvdla_cc_sdprdma_sdp_scenario.sv 
FILE: ../../../outdir/nv_small/verif/testbench/trace_generator/scenarios/nvdla_cc_sdprdma_sdp_scenario.sv unchanged
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/testbench/trace_generator/scenarios/nvdla_sdprdma_sdp_scenario.sv 
FILE: ../../../outdir/nv_small/verif/testbench/trace_generator/scenarios/nvdla_sdprdma_sdp_scenario.sv unchanged
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/testbench/trace_generator/scenarios/nvdla_base_scenario.sv 
FILE: ../../../outdir/nv_small/verif/testbench/trace_generator/scenarios/nvdla_base_scenario.sv unchanged
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/testbench/trace_generator/scenarios/nvdla_cc_sdprdma_sdp_pdp_scenario.sv 
FILE: ../../../outdir/nv_small/verif/testbench/trace_generator/scenarios/nvdla_cc_sdprdma_sdp_pdp_scenario.sv unchanged
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/testbench/trace_generator/resources/nvdla_pdp_rdma_resource.sv 
FILE: ../../../outdir/nv_small/verif/testbench/trace_generator/resources/nvdla_pdp_rdma_resource.sv modified
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/testbench/trace_generator/resources/nvdla_cdp_resource.sv 
FILE: ../../../outdir/nv_small/verif/testbench/trace_generator/resources/nvdla_cdp_resource.sv modified
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/testbench/trace_generator/resources/nvdla_bdma_resource.sv 
FILE: ../../../outdir/nv_small/verif/testbench/trace_generator/resources/nvdla_bdma_resource.sv modified
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/testbench/trace_generator/resources/nvdla_cdp_rdma_resource.sv 
FILE: ../../../outdir/nv_small/verif/testbench/trace_generator/resources/nvdla_cdp_rdma_resource.sv modified
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/testbench/trace_generator/resources/nvdla_cc_dp_resource.sv 
FILE: ../../../outdir/nv_small/verif/testbench/trace_generator/resources/nvdla_cc_dp_resource.sv modified
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/testbench/trace_generator/resources/nvdla_resource_define.sv 
FILE: ../../../outdir/nv_small/verif/testbench/trace_generator/resources/nvdla_resource_define.sv unchanged
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/testbench/trace_generator/resources/nvdla_pdp_resource.sv 
FILE: ../../../outdir/nv_small/verif/testbench/trace_generator/resources/nvdla_pdp_resource.sv modified
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/testbench/trace_generator/resources/nvdla_sdp_rdma_resource.sv 
FILE: ../../../outdir/nv_small/verif/testbench/trace_generator/resources/nvdla_sdp_rdma_resource.sv modified
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/testbench/trace_generator/resources/nvdla_sdp_resource.sv 
FILE: ../../../outdir/nv_small/verif/testbench/trace_generator/resources/nvdla_sdp_resource.sv modified
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/testbench/trace_generator/resources/nvdla_cdma_resource.sv 
FILE: ../../../outdir/nv_small/verif/testbench/trace_generator/resources/nvdla_cdma_resource.sv modified
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/testbench/trace_generator/resources/nvdla_base_resource.sv 
FILE: ../../../outdir/nv_small/verif/testbench/trace_generator/resources/nvdla_base_resource.sv unchanged
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/testbench/trace_generator/resources/nvdla_rbk_resource.sv 
FILE: ../../../outdir/nv_small/verif/testbench/trace_generator/resources/nvdla_rbk_resource.sv modified
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/testbench/trace_generator/resources/nvdla_resource_pkg.sv 
FILE: ../../../outdir/nv_small/verif/testbench/trace_generator/resources/nvdla_resource_pkg.sv unchanged
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/tests/uvm_tests/cdp_channel_ctest.sv 
FILE: ../../../outdir/nv_small/verif/tests/uvm_tests/cdp_channel_ctest.sv unchanged
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/tests/uvm_tests/pdp_out_height_ctest.sv 
FILE: ../../../outdir/nv_small/verif/tests/uvm_tests/pdp_out_height_ctest.sv unchanged
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/tests/uvm_tests/cc_out_width_ctest.sv 
FILE: ../../../outdir/nv_small/verif/tests/uvm_tests/cc_out_width_ctest.sv unchanged
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/tests/uvm_tests/sdp_channel_ctest.sv 
FILE: ../../../outdir/nv_small/verif/tests/uvm_tests/sdp_channel_ctest.sv unchanged
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/tests/uvm_tests/pdp_in_width_ctest.sv 
FILE: ../../../outdir/nv_small/verif/tests/uvm_tests/pdp_in_width_ctest.sv unchanged
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/tests/uvm_tests/cdp_rtest.sv 
FILE: ../../../outdir/nv_small/verif/tests/uvm_tests/cdp_rtest.sv unchanged
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/tests/uvm_tests/cc_feature_data_full_reuse_rtest.sv 
FILE: ../../../outdir/nv_small/verif/tests/uvm_tests/cc_feature_data_full_reuse_rtest.sv unchanged
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/tests/uvm_tests/pdp_non_split_rtest.sv 
FILE: ../../../outdir/nv_small/verif/tests/uvm_tests/pdp_non_split_rtest.sv unchanged
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/tests/uvm_tests/pdp_out_channel_ctest.sv 
FILE: ../../../outdir/nv_small/verif/tests/uvm_tests/pdp_out_channel_ctest.sv unchanged
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/tests/uvm_tests/pdp_rtest.sv 
FILE: ../../../outdir/nv_small/verif/tests/uvm_tests/pdp_rtest.sv unchanged
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/tests/uvm_tests/cc_pitch_line_stride_3_ctest.sv 
FILE: ../../../outdir/nv_small/verif/tests/uvm_tests/cc_pitch_line_stride_3_ctest.sv unchanged
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/tests/uvm_tests/cc_out_channel_ctest.sv 
FILE: ../../../outdir/nv_small/verif/tests/uvm_tests/cc_out_channel_ctest.sv unchanged
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/tests/uvm_tests/pdp_split_ctest.sv 
FILE: ../../../outdir/nv_small/verif/tests/uvm_tests/pdp_split_ctest.sv unchanged
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/tests/uvm_tests/cc_image_data_full_reuse_rtest.sv 
FILE: ../../../outdir/nv_small/verif/tests/uvm_tests/cc_image_data_full_reuse_rtest.sv unchanged
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/tests/uvm_tests/cc_pitch_line_stride_2_ctest.sv 
FILE: ../../../outdir/nv_small/verif/tests/uvm_tests/cc_pitch_line_stride_2_ctest.sv unchanged
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/tests/uvm_tests/sdp_height_ctest.sv 
FILE: ../../../outdir/nv_small/verif/tests/uvm_tests/sdp_height_ctest.sv unchanged
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/tests/uvm_tests/nvdla_user_define_demo_test.sv 
FILE: ../../../outdir/nv_small/verif/tests/uvm_tests/nvdla_user_define_demo_test.sv unchanged
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/tests/uvm_tests/nvdla_test_suite.sv 
FILE: ../../../outdir/nv_small/verif/tests/uvm_tests/nvdla_test_suite.sv unchanged
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/tests/uvm_tests/cc_feature_rtest.sv 
FILE: ../../../outdir/nv_small/verif/tests/uvm_tests/cc_feature_rtest.sv unchanged
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/tests/uvm_tests/cdp_width_ctest.sv 
FILE: ../../../outdir/nv_small/verif/tests/uvm_tests/cdp_width_ctest.sv unchanged
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/tests/uvm_tests/cdp_lin_rtest.sv 
FILE: ../../../outdir/nv_small/verif/tests/uvm_tests/cdp_lin_rtest.sv unchanged
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/tests/uvm_tests/sdp_bn_rtest.sv 
FILE: ../../../outdir/nv_small/verif/tests/uvm_tests/sdp_bn_rtest.sv unchanged
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/tests/uvm_tests/pdp_in_height_ctest.sv 
FILE: ../../../outdir/nv_small/verif/tests/uvm_tests/pdp_in_height_ctest.sv unchanged
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/tests/uvm_tests/cc_pitch_line_stride_1_ctest.sv 
FILE: ../../../outdir/nv_small/verif/tests/uvm_tests/cc_pitch_line_stride_1_ctest.sv unchanged
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/tests/uvm_tests/cc_sdprdma_sdp_pdp_rtest.sv 
FILE: ../../../outdir/nv_small/verif/tests/uvm_tests/cc_sdprdma_sdp_pdp_rtest.sv unchanged
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/tests/uvm_tests/cc_in_height_ctest.sv 
FILE: ../../../outdir/nv_small/verif/tests/uvm_tests/cc_in_height_ctest.sv unchanged
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/tests/uvm_tests/cc_rtest.sv 
FILE: ../../../outdir/nv_small/verif/tests/uvm_tests/cc_rtest.sv unchanged
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/tests/uvm_tests/cdp_lut_max_slope_flow_scale_ctest.sv 
FILE: ../../../outdir/nv_small/verif/tests/uvm_tests/cdp_lut_max_slope_flow_scale_ctest.sv unchanged
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/tests/uvm_tests/sdp_rtest.sv 
FILE: ../../../outdir/nv_small/verif/tests/uvm_tests/sdp_rtest.sv unchanged
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/tests/uvm_tests/cc_sdprdma_sdp_rtest.sv 
FILE: ../../../outdir/nv_small/verif/tests/uvm_tests/cc_sdprdma_sdp_rtest.sv unchanged
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/tests/uvm_tests/pdp_split_rtest.sv 
FILE: ../../../outdir/nv_small/verif/tests/uvm_tests/pdp_split_rtest.sv unchanged
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/tests/uvm_tests/cc_sdp_pdp_rtest.sv 
FILE: ../../../outdir/nv_small/verif/tests/uvm_tests/cc_sdp_pdp_rtest.sv unchanged
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/tests/uvm_tests/pdp_partial_width_in_first_ctest.sv 
FILE: ../../../outdir/nv_small/verif/tests/uvm_tests/pdp_partial_width_in_first_ctest.sv unchanged
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/tests/uvm_tests/sdp_bs_rtest.sv 
FILE: ../../../outdir/nv_small/verif/tests/uvm_tests/sdp_bs_rtest.sv unchanged
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/tests/uvm_tests/pdp_partial_width_in_mid_ctest.sv 
FILE: ../../../outdir/nv_small/verif/tests/uvm_tests/pdp_partial_width_in_mid_ctest.sv unchanged
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/tests/uvm_tests/cdp_exp_rtest.sv 
FILE: ../../../outdir/nv_small/verif/tests/uvm_tests/cdp_exp_rtest.sv unchanged
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/tests/uvm_tests/cc_in_channel_ctest.sv 
FILE: ../../../outdir/nv_small/verif/tests/uvm_tests/cc_in_channel_ctest.sv unchanged
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/tests/uvm_tests/cc_pitch_rtest.sv 
FILE: ../../../outdir/nv_small/verif/tests/uvm_tests/cc_pitch_rtest.sv unchanged
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/tests/uvm_tests/pdp_partial_width_in_last_ctest.sv 
FILE: ../../../outdir/nv_small/verif/tests/uvm_tests/pdp_partial_width_in_last_ctest.sv unchanged
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/tests/uvm_tests/multi_scenario_rtest.sv 
FILE: ../../../outdir/nv_small/verif/tests/uvm_tests/multi_scenario_rtest.sv unchanged
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/tests/uvm_tests/cdp_height_ctest.sv 
FILE: ../../../outdir/nv_small/verif/tests/uvm_tests/cdp_height_ctest.sv unchanged
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/tests/uvm_tests/pdp_in_channel_ctest.sv 
FILE: ../../../outdir/nv_small/verif/tests/uvm_tests/pdp_in_channel_ctest.sv unchanged
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/tests/uvm_tests/pdp_out_width_ctest.sv 
FILE: ../../../outdir/nv_small/verif/tests/uvm_tests/pdp_out_width_ctest.sv unchanged
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/tests/uvm_tests/cc_out_height_ctest.sv 
FILE: ../../../outdir/nv_small/verif/tests/uvm_tests/cc_out_height_ctest.sv unchanged
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/tests/uvm_tests/cc_in_width_ctest.sv 
FILE: ../../../outdir/nv_small/verif/tests/uvm_tests/cc_in_width_ctest.sv unchanged
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/tests/uvm_tests/sdprdma_sdp_pdp_rtest.sv 
FILE: ../../../outdir/nv_small/verif/tests/uvm_tests/sdprdma_sdp_pdp_rtest.sv unchanged
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/tests/uvm_tests/cc_pitch_line_stride_0_ctest.sv 
FILE: ../../../outdir/nv_small/verif/tests/uvm_tests/cc_pitch_line_stride_0_ctest.sv unchanged
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/tests/uvm_tests/cc_feature_weight_full_reuse_rtest.sv 
FILE: ../../../outdir/nv_small/verif/tests/uvm_tests/cc_feature_weight_full_reuse_rtest.sv unchanged
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/tests/uvm_tests/sdp_ew_rtest.sv 
FILE: ../../../outdir/nv_small/verif/tests/uvm_tests/sdp_ew_rtest.sv unchanged
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/tests/uvm_tests/sdp_width_ctest.sv 
FILE: ../../../outdir/nv_small/verif/tests/uvm_tests/sdp_width_ctest.sv unchanged
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/coverage/bit_toggle_cg.sv 
FILE: ../../../outdir/nv_small/verif/coverage/bit_toggle_cg.sv unchanged
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/coverage/nvdla_coverage_pkg.sv 
FILE: ../../../outdir/nv_small/verif/coverage/nvdla_coverage_pkg.sv unchanged
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/coverage/nvdla_coverage_pdp.sv 
FILE: ../../../outdir/nv_small/verif/coverage/nvdla_coverage_pdp.sv modified
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/coverage/nvdla_coverage_top.sv 
FILE: ../../../outdir/nv_small/verif/coverage/nvdla_coverage_top.sv unchanged
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/coverage/nvdla_coverage_sdp.sv 
FILE: ../../../outdir/nv_small/verif/coverage/nvdla_coverage_sdp.sv unchanged
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/coverage/nvdla_coverage_define.sv 
FILE: ../../../outdir/nv_small/verif/coverage/nvdla_coverage_define.sv unchanged
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/coverage/nvdla_coverage_cdp.sv 
FILE: ../../../outdir/nv_small/verif/coverage/nvdla_coverage_cdp.sv modified
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/coverage/nvdla_coverage_conv.sv 
FILE: ../../../outdir/nv_small/verif/coverage/nvdla_coverage_conv.sv unchanged
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/coverage/nvdla_coverage_base.sv 
FILE: ../../../outdir/nv_small/verif/coverage/nvdla_coverage_base.sv unchanged
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/coverage/nvdla_coverage_bdma.sv 
FILE: ../../../outdir/nv_small/verif/coverage/nvdla_coverage_bdma.sv unchanged
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/coverage/nvdla_coverage_rubik.sv 
FILE: ../../../outdir/nv_small/verif/coverage/nvdla_coverage_rubik.sv modified
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/vip/csb_agent/csb_gp_ext.sv 
FILE: ../../../outdir/nv_small/verif/vip/csb_agent/csb_gp_ext.sv unchanged
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/vip/csb_agent/csb_sequencer.sv 
FILE: ../../../outdir/nv_small/verif/vip/csb_agent/csb_sequencer.sv unchanged
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/vip/csb_agent/csb_monitor.sv 
FILE: ../../../outdir/nv_small/verif/vip/csb_agent/csb_monitor.sv unchanged
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/vip/csb_agent/csb_defines.svh 
FILE: ../../../outdir/nv_small/verif/vip/csb_agent/csb_defines.svh unchanged
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/vip/csb_agent/csb_driver.sv 
FILE: ../../../outdir/nv_small/verif/vip/csb_agent/csb_driver.sv unchanged
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/vip/csb_agent/csb_agent.sv 
FILE: ../../../outdir/nv_small/verif/vip/csb_agent/csb_agent.sv unchanged
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/vip/csb_agent/csb_seq_lib.sv 
FILE: ../../../outdir/nv_small/verif/vip/csb_agent/csb_seq_lib.sv unchanged
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/vip/csb_agent/csb_pkg.sv 
FILE: ../../../outdir/nv_small/verif/vip/csb_agent/csb_pkg.sv unchanged
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/vip/csb_agent/csb_interface.sv 
FILE: ../../../outdir/nv_small/verif/vip/csb_agent/csb_interface.sv unchanged
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/ral/nvdla_ral.sv 
FILE: ../../../outdir/nv_small/verif/ral/nvdla_ral.sv unchanged
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/ral/nvdla_reg_adapter.sv 
FILE: ../../../outdir/nv_small/verif/ral/nvdla_reg_adapter.sv unchanged
/usr/bin/python ../../../tools/bin/epython -p nv_small -u ../../../outdir/nv_small/verif/ral/nvdla_ral_pkg.sv 
FILE: ../../../outdir/nv_small/verif/ral/nvdla_ral_pkg.sv unchanged
/bin/mkdir -p ../../../outdir/nv_small/verif/testbench/trace_generator
vcs/bin/vcs +incdir+/home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual +incdir+/home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/verif/ral +incdir+/home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/verif/vip/csb_agent +incdir+/home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/verif/testbench/trace_generator/env +incdir+/home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/verif/testbench/trace_generator/scenarios +incdir+/home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/verif/testbench/trace_generator/resources +incdir+/home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/verif/tests/uvm_tests +incdir+/home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/verif/coverage   +incdir+/home/amax/workstation/nvdla/master/hw-master/verif/vip/mem_man +incdir+/home/amax/workstation/nvdla/master/hw-master/verif/vip/surface_generator +incdir+/home/amax/workstation/nvdla/master/hw-master/verif/vip/csb_agent  -sverilog -ntb_opts uvm-1.2 -timescale=1ns/1ns -assert enable_diag -line -full64 +v2k +libext+.vlib+.v+.sv+.svh +warn=noTFIPC +warn=noTMR verdi/share/PLI/VCS/LINUX64/pli.a +vcsd -P verdi/share/PLI/VCS/LINUX64/novas.tab  /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/defs/project.vh /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/verif/testbench/trace_generator/env/fp_func_dpi.cpp /home/amax/workstation/nvdla/master/hw-master/verif/vip/mem_man/mem_man_pkg.sv /home/amax/workstation/nvdla/master/hw-master/verif/vip/surface_generator/surface_generator_pkg.sv /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/spec/manual/ordt_uvm_reg_pkg.sv /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/verif/ral/nvdla_ral_pkg.sv /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/verif/vip/csb_agent/csb_pkg.sv /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/verif/coverage/nvdla_coverage_pkg.sv /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/verif/testbench/trace_generator/resources/nvdla_resource_pkg.sv /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/verif/testbench/trace_generator/scenarios/nvdla_scenario_pkg.sv /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/verif/testbench/trace_generator/env/nvdla_tg_common.svh /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/verif/testbench/trace_generator/env/nvdla_tg_core.sv /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/verif/testbench/trace_generator/env/nvdla_tg_base_test.sv /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/verif/testbench/trace_generator/env/nvdla_tg_top.sv /home/amax/workstation/nvdla/master/hw-master/outdir/nv_small/verif/tests/uvm_tests/nvdla_test_suite.sv -l ../../../outdir/nv_small/verif/testbench/trace_generator/simv.build.log -o ../../../outdir/nv_small/verif/testbench/trace_generator/simv -Mdir=../../../outdir/nv_small/verif/testbench/trace_generator/csrc
Makefile:149: recipe for target 'vcs_build' failed
make: vcs/bin/vcs: Command not found
make: *** [vcs_build] Error 127
TMAKE:FAIL
