Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sat Sep 27 20:10:58 2025
| Host         : wang running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_drc -file post_synth_drc.rpt
| Design       : z1top
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: z1top
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max checks: <unlimited>
             Checks found: 2
+--------+----------+------------------------------------------------+--------+
| Rule   | Severity | Description                                    | Checks |
+--------+----------+------------------------------------------------+--------+
| PLIO-8 | Warning  | Placement Constraints Check for IO constraints | 1      |
| ZPS7-1 | Warning  | PS7 block required                             | 1      |
+--------+----------+------------------------------------------------+--------+

2. REPORT DETAILS
-----------------
PLIO-8#1 Warning
Placement Constraints Check for IO constraints  
Terminal AUD_PWM has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O.
Related violations: <none>

ZPS7-1#1 Warning
PS7 block required  
The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
Related violations: <none>


