===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 39.6258 seconds

  ----Wall Time----  ----Name----
    4.5751 ( 11.5%)  FIR Parser
    0.0000 (  0.0%)    Parse annotations
    3.7718 (  9.5%)    Parse modules
    0.7578 (  1.9%)    Verify circuit
   21.0294 ( 53.1%)  'firrtl.circuit' Pipeline
    1.6359 (  4.1%)    'firrtl.module' Pipeline
    1.5234 (  3.8%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.1125 (  0.3%)      LowerCHIRRTLPass
    0.1292 (  0.3%)    InferWidths
    0.9735 (  2.5%)    InferResets
    0.0582 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0991 (  0.3%)    WireDFT
    0.1043 (  0.3%)    PrefixModules
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.8946 (  2.3%)    LowerFIRRTLTypes
    8.6776 ( 21.9%)    'firrtl.module' Pipeline
    0.9711 (  2.5%)      ExpandWhens
    0.0235 (  0.1%)      RemoveInvalid
    7.1915 ( 18.1%)      Canonicalizer
    0.4914 (  1.2%)      InferReadWrite
    0.6451 (  1.6%)    Inliner
    1.2891 (  3.3%)    IMConstProp
    0.0744 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0722 (  0.2%)    BlackBoxReader
    0.0722 (  0.2%)      (A) circt::firrtl::InstanceGraph
    5.3485 ( 13.5%)    'firrtl.module' Pipeline
    5.3485 ( 13.5%)      Canonicalizer
    0.5184 (  1.3%)    RemoveUnusedPorts
    0.0737 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.4742 (  1.2%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    EmitOMIR
    4.0343 ( 10.2%)  LowerFIRRTLToHW
    0.0728 (  0.2%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)  HWMemSimImpl
    4.4698 ( 11.3%)  'hw.module' Pipeline
    0.9801 (  2.5%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    2.7818 (  7.0%)    Canonicalizer
    0.7078 (  1.8%)    HWCleanup
    0.9475 (  2.4%)  'hw.module' Pipeline
    0.0885 (  0.2%)    HWLegalizeModules
    0.8590 (  2.2%)    PrettifyVerilog
    4.3398 ( 11.0%)  ExportVerilog
    0.0024 (  0.0%)  Rest
   39.6258 (100.0%)  Total

{
  totalTime: 39.657,
  maxMemory: 713674752
}
