--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
C:/Users/HEP/Documents/Quarknet 2017/QN17Verilog/iseconfig/filter.filter
-intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml main.twx main.ncd -o main.twr
main.pcf -ucf constraints.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc3s100e,tq144,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk50" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7814 paths analyzed, 658 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.244ns.
--------------------------------------------------------------------------------

Paths for end point cntr_16 (SLICE_X12Y36.SR), 42 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.878ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_1 (FF)
  Destination:          cntr_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.122ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 falling at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_1 to cntr_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y36.YQ       Tcko                  0.511   wr_data_count<0>
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_1
    SLICE_X2Y36.G2       net (fanout=2)        0.463   wr_data_count<1>
    SLICE_X2Y36.Y        Tilo                  0.660   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg<6>
                                                       cntr_cmp_gt0000219_SW0
    SLICE_X2Y38.G3       net (fanout=1)        0.543   N112
    SLICE_X2Y38.Y        Tilo                  0.660   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2<4>
                                                       cntr_cmp_gt0000219
    SLICE_X2Y38.F4       net (fanout=5)        0.027   cntr_cmp_gt0000
    SLICE_X2Y38.X        Tilo                  0.660   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2<4>
                                                       cntr_or00001
    SLICE_X12Y36.SR      net (fanout=21)       1.804   cntr_or0000
    SLICE_X12Y36.CLK     Tsrck                 0.794   cntr<16>
                                                       cntr_16
    -------------------------------------------------  ---------------------------
    Total                                      6.122ns (3.285ns logic, 2.837ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.883ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_3 (FF)
  Destination:          cntr_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.117ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 falling at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_3 to cntr_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y37.YQ       Tcko                  0.511   wr_data_count<2>
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_3
    SLICE_X2Y36.G1       net (fanout=2)        0.458   wr_data_count<3>
    SLICE_X2Y36.Y        Tilo                  0.660   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg<6>
                                                       cntr_cmp_gt0000219_SW0
    SLICE_X2Y38.G3       net (fanout=1)        0.543   N112
    SLICE_X2Y38.Y        Tilo                  0.660   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2<4>
                                                       cntr_cmp_gt0000219
    SLICE_X2Y38.F4       net (fanout=5)        0.027   cntr_cmp_gt0000
    SLICE_X2Y38.X        Tilo                  0.660   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2<4>
                                                       cntr_or00001
    SLICE_X12Y36.SR      net (fanout=21)       1.804   cntr_or0000
    SLICE_X12Y36.CLK     Tsrck                 0.794   cntr<16>
                                                       cntr_16
    -------------------------------------------------  ---------------------------
    Total                                      6.117ns (3.285ns logic, 2.832ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.912ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_0 (FF)
  Destination:          cntr_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.088ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 falling at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_0 to cntr_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y36.XQ       Tcko                  0.514   wr_data_count<0>
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_0
    SLICE_X2Y36.G4       net (fanout=2)        0.426   wr_data_count<0>
    SLICE_X2Y36.Y        Tilo                  0.660   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg<6>
                                                       cntr_cmp_gt0000219_SW0
    SLICE_X2Y38.G3       net (fanout=1)        0.543   N112
    SLICE_X2Y38.Y        Tilo                  0.660   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2<4>
                                                       cntr_cmp_gt0000219
    SLICE_X2Y38.F4       net (fanout=5)        0.027   cntr_cmp_gt0000
    SLICE_X2Y38.X        Tilo                  0.660   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2<4>
                                                       cntr_or00001
    SLICE_X12Y36.SR      net (fanout=21)       1.804   cntr_or0000
    SLICE_X12Y36.CLK     Tsrck                 0.794   cntr<16>
                                                       cntr_16
    -------------------------------------------------  ---------------------------
    Total                                      6.088ns (3.288ns logic, 2.800ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------

Paths for end point cntr_18 (SLICE_X12Y36.SR), 42 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.878ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_1 (FF)
  Destination:          cntr_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.122ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 falling at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_1 to cntr_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y36.YQ       Tcko                  0.511   wr_data_count<0>
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_1
    SLICE_X2Y36.G2       net (fanout=2)        0.463   wr_data_count<1>
    SLICE_X2Y36.Y        Tilo                  0.660   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg<6>
                                                       cntr_cmp_gt0000219_SW0
    SLICE_X2Y38.G3       net (fanout=1)        0.543   N112
    SLICE_X2Y38.Y        Tilo                  0.660   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2<4>
                                                       cntr_cmp_gt0000219
    SLICE_X2Y38.F4       net (fanout=5)        0.027   cntr_cmp_gt0000
    SLICE_X2Y38.X        Tilo                  0.660   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2<4>
                                                       cntr_or00001
    SLICE_X12Y36.SR      net (fanout=21)       1.804   cntr_or0000
    SLICE_X12Y36.CLK     Tsrck                 0.794   cntr<16>
                                                       cntr_18
    -------------------------------------------------  ---------------------------
    Total                                      6.122ns (3.285ns logic, 2.837ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.883ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_3 (FF)
  Destination:          cntr_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.117ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 falling at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_3 to cntr_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y37.YQ       Tcko                  0.511   wr_data_count<2>
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_3
    SLICE_X2Y36.G1       net (fanout=2)        0.458   wr_data_count<3>
    SLICE_X2Y36.Y        Tilo                  0.660   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg<6>
                                                       cntr_cmp_gt0000219_SW0
    SLICE_X2Y38.G3       net (fanout=1)        0.543   N112
    SLICE_X2Y38.Y        Tilo                  0.660   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2<4>
                                                       cntr_cmp_gt0000219
    SLICE_X2Y38.F4       net (fanout=5)        0.027   cntr_cmp_gt0000
    SLICE_X2Y38.X        Tilo                  0.660   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2<4>
                                                       cntr_or00001
    SLICE_X12Y36.SR      net (fanout=21)       1.804   cntr_or0000
    SLICE_X12Y36.CLK     Tsrck                 0.794   cntr<16>
                                                       cntr_18
    -------------------------------------------------  ---------------------------
    Total                                      6.117ns (3.285ns logic, 2.832ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.912ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_0 (FF)
  Destination:          cntr_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.088ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 falling at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_0 to cntr_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y36.XQ       Tcko                  0.514   wr_data_count<0>
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_0
    SLICE_X2Y36.G4       net (fanout=2)        0.426   wr_data_count<0>
    SLICE_X2Y36.Y        Tilo                  0.660   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg<6>
                                                       cntr_cmp_gt0000219_SW0
    SLICE_X2Y38.G3       net (fanout=1)        0.543   N112
    SLICE_X2Y38.Y        Tilo                  0.660   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2<4>
                                                       cntr_cmp_gt0000219
    SLICE_X2Y38.F4       net (fanout=5)        0.027   cntr_cmp_gt0000
    SLICE_X2Y38.X        Tilo                  0.660   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2<4>
                                                       cntr_or00001
    SLICE_X12Y36.SR      net (fanout=21)       1.804   cntr_or0000
    SLICE_X12Y36.CLK     Tsrck                 0.794   cntr<16>
                                                       cntr_18
    -------------------------------------------------  ---------------------------
    Total                                      6.088ns (3.288ns logic, 2.800ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------

Paths for end point cntr_9 (SLICE_X15Y33.CE), 42 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.914ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_1 (FF)
  Destination:          cntr_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.086ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 falling at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_1 to cntr_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y36.YQ       Tcko                  0.511   wr_data_count<0>
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_1
    SLICE_X2Y36.G2       net (fanout=2)        0.463   wr_data_count<1>
    SLICE_X2Y36.Y        Tilo                  0.660   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg<6>
                                                       cntr_cmp_gt0000219_SW0
    SLICE_X2Y38.G3       net (fanout=1)        0.543   N112
    SLICE_X2Y38.Y        Tilo                  0.660   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2<4>
                                                       cntr_cmp_gt0000219
    SLICE_X12Y33.F4      net (fanout=5)        0.828   cntr_cmp_gt0000
    SLICE_X12Y33.X       Tilo                  0.660   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>
                                                       cntr_not00011
    SLICE_X15Y33.CE      net (fanout=21)       1.278   cntr_not0001
    SLICE_X15Y33.CLK     Tceck                 0.483   cntr<9>
                                                       cntr_9
    -------------------------------------------------  ---------------------------
    Total                                      6.086ns (2.974ns logic, 3.112ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.919ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_3 (FF)
  Destination:          cntr_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.081ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 falling at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_3 to cntr_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y37.YQ       Tcko                  0.511   wr_data_count<2>
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_3
    SLICE_X2Y36.G1       net (fanout=2)        0.458   wr_data_count<3>
    SLICE_X2Y36.Y        Tilo                  0.660   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg<6>
                                                       cntr_cmp_gt0000219_SW0
    SLICE_X2Y38.G3       net (fanout=1)        0.543   N112
    SLICE_X2Y38.Y        Tilo                  0.660   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2<4>
                                                       cntr_cmp_gt0000219
    SLICE_X12Y33.F4      net (fanout=5)        0.828   cntr_cmp_gt0000
    SLICE_X12Y33.X       Tilo                  0.660   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>
                                                       cntr_not00011
    SLICE_X15Y33.CE      net (fanout=21)       1.278   cntr_not0001
    SLICE_X15Y33.CLK     Tceck                 0.483   cntr<9>
                                                       cntr_9
    -------------------------------------------------  ---------------------------
    Total                                      6.081ns (2.974ns logic, 3.107ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.948ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_0 (FF)
  Destination:          cntr_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.052ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 falling at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_0 to cntr_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y36.XQ       Tcko                  0.514   wr_data_count<0>
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_0
    SLICE_X2Y36.G4       net (fanout=2)        0.426   wr_data_count<0>
    SLICE_X2Y36.Y        Tilo                  0.660   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg<6>
                                                       cntr_cmp_gt0000219_SW0
    SLICE_X2Y38.G3       net (fanout=1)        0.543   N112
    SLICE_X2Y38.Y        Tilo                  0.660   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2<4>
                                                       cntr_cmp_gt0000219
    SLICE_X12Y33.F4      net (fanout=5)        0.828   cntr_cmp_gt0000
    SLICE_X12Y33.X       Tilo                  0.660   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>
                                                       cntr_not00011
    SLICE_X15Y33.CE      net (fanout=21)       1.278   cntr_not0001
    SLICE_X15Y33.CLK     Tceck                 0.483   cntr<9>
                                                       cntr_9
    -------------------------------------------------  ---------------------------
    Total                                      6.052ns (2.977ns logic, 3.075ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk50" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1 (SLICE_X3Y25.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.802ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1 (FF)
  Destination:          fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.801ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.005 - 0.006)
  Source Clock:         clk50 rising at 20.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1 to fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y22.XQ       Tcko                  0.411   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<1>
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1
    SLICE_X3Y25.BX       net (fanout=1)        0.310   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<1>
    SLICE_X3Y25.CLK      Tckdi       (-Th)    -0.080   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg<1>
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.801ns (0.491ns logic, 0.310ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------

Paths for end point fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0 (SLICE_X3Y21.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.806ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0 (FF)
  Destination:          fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.806ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk50 rising at 20.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0 to fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y20.YQ       Tcko                  0.409   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg<0>
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0
    SLICE_X3Y21.BX       net (fanout=1)        0.317   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<0>
    SLICE_X3Y21.CLK      Tckdi       (-Th)    -0.080   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg<0>
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.806ns (0.489ns logic, 0.317ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------

Paths for end point fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6 (SLICE_X3Y26.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.806ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6 (FF)
  Destination:          fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.806ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk50 rising at 20.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6 to fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y27.YQ       Tcko                  0.409   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg<4>
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6
    SLICE_X3Y26.BX       net (fanout=1)        0.317   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<6>
    SLICE_X3Y26.CLK      Tckdi       (-Th)    -0.080   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg<6>
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      0.806ns (0.489ns logic, 0.317ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk50" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.236ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.382ns (Tbpwl)
  Physical resource: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram/CLKA
  Logical resource: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A/CLKA
  Location pin: RAMB16_X0Y3.CLKA
  Clock network: clk50
--------------------------------------------------------------------------------
Slack: 17.236ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.382ns (Tbpwh)
  Physical resource: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram/CLKA
  Logical resource: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A/CLKA
  Location pin: RAMB16_X0Y3.CLKA
  Clock network: clk50
--------------------------------------------------------------------------------
Slack: 17.236ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.382ns (Tbpwl)
  Physical resource: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram/CLKB
  Logical resource: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.B/CLKB
  Location pin: RAMB16_X0Y3.CLKB
  Clock network: clk50
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clk100_IBUFG1" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3200 paths analyzed, 832 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.800ns.
--------------------------------------------------------------------------------

Paths for end point tube3B4/cntr_2 (SLICE_X25Y6.CE), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tube3B4/cntr_5 (FF)
  Destination:          tube3B4/cntr_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.784ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         tube3A0/tubeclk rising at 0.000ns
  Destination Clock:    tube3A0/tubeclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tube3B4/cntr_5 to tube3B4/cntr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y7.YQ       Tcko                  0.511   tube3B4/cntr<4>
                                                       tube3B4/cntr_5
    SLICE_X24Y8.F2       net (fanout=3)        1.139   tube3B4/cntr<5>
    SLICE_X24Y8.X        Tilo                  0.660   tube3A3/Q
                                                       tube3B4/cntr_and000012
    SLICE_X24Y6.F2       net (fanout=1)        0.314   tube3B4/cntr_and000012
    SLICE_X24Y6.X        Tilo                  0.660   tube3B2/Q
                                                       tube3B4/cntr_and000040
    SLICE_X25Y6.CE       net (fanout=4)        1.017   tube3B4/cntr_and0000
    SLICE_X25Y6.CLK      Tceck                 0.483   tube3B4/cntr<2>
                                                       tube3B4/cntr_2
    -------------------------------------------------  ---------------------------
    Total                                      4.784ns (2.314ns logic, 2.470ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.857ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tube3B4/cntr_7 (FF)
  Destination:          tube3B4/cntr_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.143ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         tube3A0/tubeclk rising at 0.000ns
  Destination Clock:    tube3A0/tubeclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tube3B4/cntr_7 to tube3B4/cntr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y8.YQ       Tcko                  0.511   tube3B4/cntr<6>
                                                       tube3B4/cntr_7
    SLICE_X24Y8.F1       net (fanout=3)        0.498   tube3B4/cntr<7>
    SLICE_X24Y8.X        Tilo                  0.660   tube3A3/Q
                                                       tube3B4/cntr_and000012
    SLICE_X24Y6.F2       net (fanout=1)        0.314   tube3B4/cntr_and000012
    SLICE_X24Y6.X        Tilo                  0.660   tube3B2/Q
                                                       tube3B4/cntr_and000040
    SLICE_X25Y6.CE       net (fanout=4)        1.017   tube3B4/cntr_and0000
    SLICE_X25Y6.CLK      Tceck                 0.483   tube3B4/cntr<2>
                                                       tube3B4/cntr_2
    -------------------------------------------------  ---------------------------
    Total                                      4.143ns (2.314ns logic, 1.829ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.932ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tube3B4/cntr_6 (FF)
  Destination:          tube3B4/cntr_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.068ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         tube3A0/tubeclk rising at 0.000ns
  Destination Clock:    tube3A0/tubeclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tube3B4/cntr_6 to tube3B4/cntr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y8.XQ       Tcko                  0.514   tube3B4/cntr<6>
                                                       tube3B4/cntr_6
    SLICE_X24Y8.F4       net (fanout=3)        0.420   tube3B4/cntr<6>
    SLICE_X24Y8.X        Tilo                  0.660   tube3A3/Q
                                                       tube3B4/cntr_and000012
    SLICE_X24Y6.F2       net (fanout=1)        0.314   tube3B4/cntr_and000012
    SLICE_X24Y6.X        Tilo                  0.660   tube3B2/Q
                                                       tube3B4/cntr_and000040
    SLICE_X25Y6.CE       net (fanout=4)        1.017   tube3B4/cntr_and0000
    SLICE_X25Y6.CLK      Tceck                 0.483   tube3B4/cntr<2>
                                                       tube3B4/cntr_2
    -------------------------------------------------  ---------------------------
    Total                                      4.068ns (2.317ns logic, 1.751ns route)
                                                       (57.0% logic, 43.0% route)

--------------------------------------------------------------------------------

Paths for end point tube3B4/cntr_3 (SLICE_X25Y6.CE), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tube3B4/cntr_5 (FF)
  Destination:          tube3B4/cntr_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.784ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         tube3A0/tubeclk rising at 0.000ns
  Destination Clock:    tube3A0/tubeclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tube3B4/cntr_5 to tube3B4/cntr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y7.YQ       Tcko                  0.511   tube3B4/cntr<4>
                                                       tube3B4/cntr_5
    SLICE_X24Y8.F2       net (fanout=3)        1.139   tube3B4/cntr<5>
    SLICE_X24Y8.X        Tilo                  0.660   tube3A3/Q
                                                       tube3B4/cntr_and000012
    SLICE_X24Y6.F2       net (fanout=1)        0.314   tube3B4/cntr_and000012
    SLICE_X24Y6.X        Tilo                  0.660   tube3B2/Q
                                                       tube3B4/cntr_and000040
    SLICE_X25Y6.CE       net (fanout=4)        1.017   tube3B4/cntr_and0000
    SLICE_X25Y6.CLK      Tceck                 0.483   tube3B4/cntr<2>
                                                       tube3B4/cntr_3
    -------------------------------------------------  ---------------------------
    Total                                      4.784ns (2.314ns logic, 2.470ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.857ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tube3B4/cntr_7 (FF)
  Destination:          tube3B4/cntr_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.143ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         tube3A0/tubeclk rising at 0.000ns
  Destination Clock:    tube3A0/tubeclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tube3B4/cntr_7 to tube3B4/cntr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y8.YQ       Tcko                  0.511   tube3B4/cntr<6>
                                                       tube3B4/cntr_7
    SLICE_X24Y8.F1       net (fanout=3)        0.498   tube3B4/cntr<7>
    SLICE_X24Y8.X        Tilo                  0.660   tube3A3/Q
                                                       tube3B4/cntr_and000012
    SLICE_X24Y6.F2       net (fanout=1)        0.314   tube3B4/cntr_and000012
    SLICE_X24Y6.X        Tilo                  0.660   tube3B2/Q
                                                       tube3B4/cntr_and000040
    SLICE_X25Y6.CE       net (fanout=4)        1.017   tube3B4/cntr_and0000
    SLICE_X25Y6.CLK      Tceck                 0.483   tube3B4/cntr<2>
                                                       tube3B4/cntr_3
    -------------------------------------------------  ---------------------------
    Total                                      4.143ns (2.314ns logic, 1.829ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.932ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tube3B4/cntr_6 (FF)
  Destination:          tube3B4/cntr_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.068ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         tube3A0/tubeclk rising at 0.000ns
  Destination Clock:    tube3A0/tubeclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tube3B4/cntr_6 to tube3B4/cntr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y8.XQ       Tcko                  0.514   tube3B4/cntr<6>
                                                       tube3B4/cntr_6
    SLICE_X24Y8.F4       net (fanout=3)        0.420   tube3B4/cntr<6>
    SLICE_X24Y8.X        Tilo                  0.660   tube3A3/Q
                                                       tube3B4/cntr_and000012
    SLICE_X24Y6.F2       net (fanout=1)        0.314   tube3B4/cntr_and000012
    SLICE_X24Y6.X        Tilo                  0.660   tube3B2/Q
                                                       tube3B4/cntr_and000040
    SLICE_X25Y6.CE       net (fanout=4)        1.017   tube3B4/cntr_and0000
    SLICE_X25Y6.CLK      Tceck                 0.483   tube3B4/cntr<2>
                                                       tube3B4/cntr_3
    -------------------------------------------------  ---------------------------
    Total                                      4.068ns (2.317ns logic, 1.751ns route)
                                                       (57.0% logic, 43.0% route)

--------------------------------------------------------------------------------

Paths for end point tube3B4/cntr_4 (SLICE_X25Y7.CE), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tube3B4/cntr_5 (FF)
  Destination:          tube3B4/cntr_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.784ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         tube3A0/tubeclk rising at 0.000ns
  Destination Clock:    tube3A0/tubeclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tube3B4/cntr_5 to tube3B4/cntr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y7.YQ       Tcko                  0.511   tube3B4/cntr<4>
                                                       tube3B4/cntr_5
    SLICE_X24Y8.F2       net (fanout=3)        1.139   tube3B4/cntr<5>
    SLICE_X24Y8.X        Tilo                  0.660   tube3A3/Q
                                                       tube3B4/cntr_and000012
    SLICE_X24Y6.F2       net (fanout=1)        0.314   tube3B4/cntr_and000012
    SLICE_X24Y6.X        Tilo                  0.660   tube3B2/Q
                                                       tube3B4/cntr_and000040
    SLICE_X25Y7.CE       net (fanout=4)        1.017   tube3B4/cntr_and0000
    SLICE_X25Y7.CLK      Tceck                 0.483   tube3B4/cntr<4>
                                                       tube3B4/cntr_4
    -------------------------------------------------  ---------------------------
    Total                                      4.784ns (2.314ns logic, 2.470ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.857ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tube3B4/cntr_7 (FF)
  Destination:          tube3B4/cntr_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.143ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         tube3A0/tubeclk rising at 0.000ns
  Destination Clock:    tube3A0/tubeclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tube3B4/cntr_7 to tube3B4/cntr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y8.YQ       Tcko                  0.511   tube3B4/cntr<6>
                                                       tube3B4/cntr_7
    SLICE_X24Y8.F1       net (fanout=3)        0.498   tube3B4/cntr<7>
    SLICE_X24Y8.X        Tilo                  0.660   tube3A3/Q
                                                       tube3B4/cntr_and000012
    SLICE_X24Y6.F2       net (fanout=1)        0.314   tube3B4/cntr_and000012
    SLICE_X24Y6.X        Tilo                  0.660   tube3B2/Q
                                                       tube3B4/cntr_and000040
    SLICE_X25Y7.CE       net (fanout=4)        1.017   tube3B4/cntr_and0000
    SLICE_X25Y7.CLK      Tceck                 0.483   tube3B4/cntr<4>
                                                       tube3B4/cntr_4
    -------------------------------------------------  ---------------------------
    Total                                      4.143ns (2.314ns logic, 1.829ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.932ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tube3B4/cntr_6 (FF)
  Destination:          tube3B4/cntr_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.068ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         tube3A0/tubeclk rising at 0.000ns
  Destination Clock:    tube3A0/tubeclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tube3B4/cntr_6 to tube3B4/cntr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y8.XQ       Tcko                  0.514   tube3B4/cntr<6>
                                                       tube3B4/cntr_6
    SLICE_X24Y8.F4       net (fanout=3)        0.420   tube3B4/cntr<6>
    SLICE_X24Y8.X        Tilo                  0.660   tube3A3/Q
                                                       tube3B4/cntr_and000012
    SLICE_X24Y6.F2       net (fanout=1)        0.314   tube3B4/cntr_and000012
    SLICE_X24Y6.X        Tilo                  0.660   tube3B2/Q
                                                       tube3B4/cntr_and000040
    SLICE_X25Y7.CE       net (fanout=4)        1.017   tube3B4/cntr_and0000
    SLICE_X25Y7.CLK      Tceck                 0.483   tube3B4/cntr<4>
                                                       tube3B4/cntr_4
    -------------------------------------------------  ---------------------------
    Total                                      4.068ns (2.317ns logic, 1.751ns route)
                                                       (57.0% logic, 43.0% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk100_IBUFG1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point tube3B3/cntr_0 (SLICE_X25Y1.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.397ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tube3B3/cntr_0 (FF)
  Destination:          tube3B3/cntr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.397ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         tube3A0/tubeclk rising at 10.000ns
  Destination Clock:    tube3A0/tubeclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tube3B3/cntr_0 to tube3B3/cntr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y1.XQ       Tcko                  0.411   tube3B3/cntr<0>
                                                       tube3B3/cntr_0
    SLICE_X25Y1.F4       net (fanout=3)        0.290   tube3B3/cntr<0>
    SLICE_X25Y1.CLK      Tckf        (-Th)    -0.696   tube3B3/cntr<0>
                                                       tube3B3/Mcount_cntr_lut<0>_INV_0
                                                       tube3B3/Mcount_cntr_xor<0>
                                                       tube3B3/cntr_0
    -------------------------------------------------  ---------------------------
    Total                                      1.397ns (1.107ns logic, 0.290ns route)
                                                       (79.2% logic, 20.8% route)

--------------------------------------------------------------------------------

Paths for end point tube3B0/cntr_4 (SLICE_X15Y11.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.397ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tube3B0/cntr_4 (FF)
  Destination:          tube3B0/cntr_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.397ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         tube3A0/tubeclk rising at 10.000ns
  Destination Clock:    tube3A0/tubeclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tube3B0/cntr_4 to tube3B0/cntr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y11.XQ      Tcko                  0.411   tube3B0/cntr<4>
                                                       tube3B0/cntr_4
    SLICE_X15Y11.F4      net (fanout=3)        0.290   tube3B0/cntr<4>
    SLICE_X15Y11.CLK     Tckf        (-Th)    -0.696   tube3B0/cntr<4>
                                                       tube3B0/cntr<4>_rt
                                                       tube3B0/Mcount_cntr_xor<4>
                                                       tube3B0/cntr_4
    -------------------------------------------------  ---------------------------
    Total                                      1.397ns (1.107ns logic, 0.290ns route)
                                                       (79.2% logic, 20.8% route)

--------------------------------------------------------------------------------

Paths for end point tube3A3/cntr_0 (SLICE_X17Y11.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.397ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tube3A3/cntr_0 (FF)
  Destination:          tube3A3/cntr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.397ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         tube3A0/tubeclk rising at 10.000ns
  Destination Clock:    tube3A0/tubeclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tube3A3/cntr_0 to tube3A3/cntr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y11.XQ      Tcko                  0.411   tube3A3/cntr<0>
                                                       tube3A3/cntr_0
    SLICE_X17Y11.F4      net (fanout=3)        0.290   tube3A3/cntr<0>
    SLICE_X17Y11.CLK     Tckf        (-Th)    -0.696   tube3A3/cntr<0>
                                                       tube3A3/Mcount_cntr_lut<0>_INV_0
                                                       tube3A3/Mcount_cntr_xor<0>
                                                       tube3A3/cntr_0
    -------------------------------------------------  ---------------------------
    Total                                      1.397ns (1.107ns logic, 0.290ns route)
                                                       (79.2% logic, 20.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk100_IBUFG1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.998ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.002ns (333.111MHz) (Tdcmpco)
  Physical resource: dcm_clk100/CLK2X
  Logical resource: dcm_clk100/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: clk100_fb
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dcm_clk100/CLKIN
  Logical resource: dcm_clk100/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk100_IBUFG1
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dcm_clk100/CLKIN
  Logical resource: dcm_clk100/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk100_IBUFG1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "clk501" derived from  NET 
"clk100_IBUFG1" PERIOD = 10 ns HIGH 50%;  multiplied by 2.00 to 20 nS and duty 
cycle corrected to HIGH 10 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.454ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "clk501" derived from
 NET "clk100_IBUFG1" PERIOD = 10 ns HIGH 50%;
 multiplied by 2.00 to 20 nS and duty cycle corrected to HIGH 10 nS 

--------------------------------------------------------------------------------
Slack: 14.546ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 5.454ns (183.352MHz) (Tdcmpdv)
  Physical resource: dcm_clk100/CLKDV
  Logical resource: dcm_clk100/CLKDV
  Location pin: DCM_X0Y1.CLKDV
  Clock network: clk501
--------------------------------------------------------------------------------
Slack: 3205.800ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 3225.800ns (0.310MHz) (Tdcmpdv)
  Physical resource: dcm_clk100/CLKDV
  Logical resource: dcm_clk100/CLKDV
  Location pin: DCM_X0Y1.CLKDV
  Clock network: clk501
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for clk100_IBUFG1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|clk100_IBUFG1                  |     10.000ns|      4.800ns|      2.727ns|            0|            0|         3200|            0|
| clk501                        |     20.000ns|      5.454ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |    5.404|    5.050|    6.122|   10.148|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 11014 paths, 0 nets, and 2390 connections

Design statistics:
   Minimum period:  12.244ns{1}   (Maximum frequency:  81.673MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Aug 09 13:21:01 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 168 MB



