$date
	Tue May 04 16:40:35 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module comparator_test $end
$var wire 1 ! A_less_B $end
$var wire 1 " A_greater_B $end
$var wire 1 # A_equal_B $end
$var reg 2 $ A [1:0] $end
$var reg 2 % B [1:0] $end
$var integer 32 & i [31:0] $end
$scope module UUT $end
$var wire 2 ' A [1:0] $end
$var wire 1 # A_equal_B $end
$var wire 1 " A_greater_B $end
$var wire 1 ! A_less_B $end
$var wire 2 ( B [1:0] $end
$var wire 1 ) tmp1 $end
$var wire 1 * tmp2 $end
$var wire 1 + tmp3 $end
$var wire 1 , tmp4 $end
$var wire 1 - tmp5 $end
$var wire 1 . tmp6 $end
$var wire 1 / tmp7 $end
$var wire 1 0 tmp8 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
00
0/
0.
0-
0,
1+
0*
1)
b1 (
b0 '
b0 &
b1 %
b0 $
0#
0"
1!
$end
#20
0)
0+
1,
b10 %
b10 (
b1 $
b1 '
b1 &
#40
1-
0,
1)
b11 %
b11 (
b10 $
b10 '
b10 &
#60
1"
1.
10
0!
1/
0)
0-
b0 %
b0 (
b11 $
b11 '
b11 &
#80
0"
1#
1)
1*
0.
0/
00
b0 $
b0 '
b0 &
#100
0!
0"
0+
0.
b1 %
b1 (
b1 $
b1 '
b1 &
#120
0"
0/
b10 %
b10 (
b10 $
b10 '
b10 &
#140
0!
0"
0-
00
b11 %
b11 (
b11 $
b11 '
b11 &
#160
1"
1.
0#
0*
b0 %
b0 (
b1 $
b1 '
b0 &
#180
0)
0.
1/
b1 %
b1 (
b10 $
b10 '
b1 &
#200
10
0/
1)
b10 %
b10 (
b11 $
b11 '
b10 &
#220
1!
1+
1-
1,
0"
0)
00
b11 %
b11 (
b0 $
b0 '
b11 &
#240
b100 &
