Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Dec 22 00:19:50 2024
| Host         : LAPTOP-EJ06DPFO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: FSM_sequential_main_state_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ball_inst/ball_x_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ball_inst/ball_x_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ball_inst/ball_x_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ball_inst/ball_x_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ball_inst/ball_x_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ball_inst/ball_x_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ball_inst/ball_x_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ball_inst/ball_x_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ball_inst/ball_x_reg[9]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: clk_25_inst/num_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clk_26_inst/num_reg[25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_inst/line_cnt_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_inst/line_cnt_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_inst/line_cnt_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_inst/line_cnt_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_inst/line_cnt_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_inst/line_cnt_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_inst/line_cnt_reg[9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_inst/pixel_cnt_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_inst/pixel_cnt_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_inst/pixel_cnt_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_inst/pixel_cnt_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_inst/pixel_cnt_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_inst/pixel_cnt_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_inst/pixel_cnt_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 785 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 8 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.374        0.000                      0                   38        0.189        0.000                      0                   38        4.500        0.000                       0                    40  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.374        0.000                      0                   38        0.189        0.000                      0                   38        4.500        0.000                       0                    40  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.374ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.374ns  (required time - arrival time)
  Source:                 clk_26_inst/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_26_inst/num_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.668ns  (logic 2.083ns (78.068%)  route 0.585ns (21.932%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.556     5.077    clk_26_inst/CLK
    SLICE_X34Y16         FDRE                                         r  clk_26_inst/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.518     5.595 r  clk_26_inst/num_reg[1]/Q
                         net (fo=1, routed)           0.585     6.180    clk_26_inst/num_reg_n_0_[1]
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.837 r  clk_26_inst/num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.837    clk_26_inst/num_reg[0]_i_1_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.954 r  clk_26_inst/num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.954    clk_26_inst/num_reg[4]_i_1_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.071 r  clk_26_inst/num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.071    clk_26_inst/num_reg[8]_i_1_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.188 r  clk_26_inst/num_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.188    clk_26_inst/num_reg[12]_i_1_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.305 r  clk_26_inst/num_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.305    clk_26_inst/num_reg[16]_i_1_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.422 r  clk_26_inst/num_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.422    clk_26_inst/num_reg[20]_i_1_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.745 r  clk_26_inst/num_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.745    clk_26_inst/num_reg[24]_i_1_n_6
    SLICE_X34Y22         FDRE                                         r  clk_26_inst/num_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.430    14.771    clk_26_inst/CLK
    SLICE_X34Y22         FDRE                                         r  clk_26_inst/num_reg[25]/C
                         clock pessimism              0.275    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X34Y22         FDRE (Setup_fdre_C_D)        0.109    15.120    clk_26_inst/num_reg[25]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                          -7.745    
  -------------------------------------------------------------------
                         slack                                  7.374    

Slack (MET) :             7.478ns  (required time - arrival time)
  Source:                 clk_26_inst/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_26_inst/num_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.564ns  (logic 1.979ns (77.179%)  route 0.585ns (22.821%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.556     5.077    clk_26_inst/CLK
    SLICE_X34Y16         FDRE                                         r  clk_26_inst/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.518     5.595 r  clk_26_inst/num_reg[1]/Q
                         net (fo=1, routed)           0.585     6.180    clk_26_inst/num_reg_n_0_[1]
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.837 r  clk_26_inst/num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.837    clk_26_inst/num_reg[0]_i_1_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.954 r  clk_26_inst/num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.954    clk_26_inst/num_reg[4]_i_1_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.071 r  clk_26_inst/num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.071    clk_26_inst/num_reg[8]_i_1_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.188 r  clk_26_inst/num_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.188    clk_26_inst/num_reg[12]_i_1_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.305 r  clk_26_inst/num_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.305    clk_26_inst/num_reg[16]_i_1_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.422 r  clk_26_inst/num_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.422    clk_26_inst/num_reg[20]_i_1_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.641 r  clk_26_inst/num_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.641    clk_26_inst/num_reg[24]_i_1_n_7
    SLICE_X34Y22         FDRE                                         r  clk_26_inst/num_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.430    14.771    clk_26_inst/CLK
    SLICE_X34Y22         FDRE                                         r  clk_26_inst/num_reg[24]/C
                         clock pessimism              0.275    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X34Y22         FDRE (Setup_fdre_C_D)        0.109    15.120    clk_26_inst/num_reg[24]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                          -7.641    
  -------------------------------------------------------------------
                         slack                                  7.478    

Slack (MET) :             7.493ns  (required time - arrival time)
  Source:                 clk_26_inst/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_26_inst/num_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.551ns  (logic 1.966ns (77.062%)  route 0.585ns (22.938%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.556     5.077    clk_26_inst/CLK
    SLICE_X34Y16         FDRE                                         r  clk_26_inst/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.518     5.595 r  clk_26_inst/num_reg[1]/Q
                         net (fo=1, routed)           0.585     6.180    clk_26_inst/num_reg_n_0_[1]
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.837 r  clk_26_inst/num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.837    clk_26_inst/num_reg[0]_i_1_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.954 r  clk_26_inst/num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.954    clk_26_inst/num_reg[4]_i_1_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.071 r  clk_26_inst/num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.071    clk_26_inst/num_reg[8]_i_1_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.188 r  clk_26_inst/num_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.188    clk_26_inst/num_reg[12]_i_1_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.305 r  clk_26_inst/num_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.305    clk_26_inst/num_reg[16]_i_1_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.628 r  clk_26_inst/num_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.628    clk_26_inst/num_reg[20]_i_1_n_6
    SLICE_X34Y21         FDRE                                         r  clk_26_inst/num_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.432    14.773    clk_26_inst/CLK
    SLICE_X34Y21         FDRE                                         r  clk_26_inst/num_reg[21]/C
                         clock pessimism              0.275    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X34Y21         FDRE (Setup_fdre_C_D)        0.109    15.122    clk_26_inst/num_reg[21]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                          -7.628    
  -------------------------------------------------------------------
                         slack                                  7.493    

Slack (MET) :             7.501ns  (required time - arrival time)
  Source:                 clk_26_inst/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_26_inst/num_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.543ns  (logic 1.958ns (76.990%)  route 0.585ns (23.010%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.556     5.077    clk_26_inst/CLK
    SLICE_X34Y16         FDRE                                         r  clk_26_inst/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.518     5.595 r  clk_26_inst/num_reg[1]/Q
                         net (fo=1, routed)           0.585     6.180    clk_26_inst/num_reg_n_0_[1]
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.837 r  clk_26_inst/num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.837    clk_26_inst/num_reg[0]_i_1_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.954 r  clk_26_inst/num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.954    clk_26_inst/num_reg[4]_i_1_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.071 r  clk_26_inst/num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.071    clk_26_inst/num_reg[8]_i_1_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.188 r  clk_26_inst/num_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.188    clk_26_inst/num_reg[12]_i_1_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.305 r  clk_26_inst/num_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.305    clk_26_inst/num_reg[16]_i_1_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.620 r  clk_26_inst/num_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.620    clk_26_inst/num_reg[20]_i_1_n_4
    SLICE_X34Y21         FDRE                                         r  clk_26_inst/num_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.432    14.773    clk_26_inst/CLK
    SLICE_X34Y21         FDRE                                         r  clk_26_inst/num_reg[23]/C
                         clock pessimism              0.275    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X34Y21         FDRE (Setup_fdre_C_D)        0.109    15.122    clk_26_inst/num_reg[23]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                          -7.620    
  -------------------------------------------------------------------
                         slack                                  7.501    

Slack (MET) :             7.577ns  (required time - arrival time)
  Source:                 clk_26_inst/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_26_inst/num_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.467ns  (logic 1.882ns (76.281%)  route 0.585ns (23.719%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.556     5.077    clk_26_inst/CLK
    SLICE_X34Y16         FDRE                                         r  clk_26_inst/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.518     5.595 r  clk_26_inst/num_reg[1]/Q
                         net (fo=1, routed)           0.585     6.180    clk_26_inst/num_reg_n_0_[1]
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.837 r  clk_26_inst/num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.837    clk_26_inst/num_reg[0]_i_1_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.954 r  clk_26_inst/num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.954    clk_26_inst/num_reg[4]_i_1_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.071 r  clk_26_inst/num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.071    clk_26_inst/num_reg[8]_i_1_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.188 r  clk_26_inst/num_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.188    clk_26_inst/num_reg[12]_i_1_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.305 r  clk_26_inst/num_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.305    clk_26_inst/num_reg[16]_i_1_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.544 r  clk_26_inst/num_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.544    clk_26_inst/num_reg[20]_i_1_n_5
    SLICE_X34Y21         FDRE                                         r  clk_26_inst/num_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.432    14.773    clk_26_inst/CLK
    SLICE_X34Y21         FDRE                                         r  clk_26_inst/num_reg[22]/C
                         clock pessimism              0.275    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X34Y21         FDRE (Setup_fdre_C_D)        0.109    15.122    clk_26_inst/num_reg[22]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                          -7.544    
  -------------------------------------------------------------------
                         slack                                  7.577    

Slack (MET) :             7.597ns  (required time - arrival time)
  Source:                 clk_26_inst/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_26_inst/num_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.447ns  (logic 1.862ns (76.087%)  route 0.585ns (23.913%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.556     5.077    clk_26_inst/CLK
    SLICE_X34Y16         FDRE                                         r  clk_26_inst/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.518     5.595 r  clk_26_inst/num_reg[1]/Q
                         net (fo=1, routed)           0.585     6.180    clk_26_inst/num_reg_n_0_[1]
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.837 r  clk_26_inst/num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.837    clk_26_inst/num_reg[0]_i_1_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.954 r  clk_26_inst/num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.954    clk_26_inst/num_reg[4]_i_1_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.071 r  clk_26_inst/num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.071    clk_26_inst/num_reg[8]_i_1_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.188 r  clk_26_inst/num_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.188    clk_26_inst/num_reg[12]_i_1_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.305 r  clk_26_inst/num_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.305    clk_26_inst/num_reg[16]_i_1_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.524 r  clk_26_inst/num_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.524    clk_26_inst/num_reg[20]_i_1_n_7
    SLICE_X34Y21         FDRE                                         r  clk_26_inst/num_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.432    14.773    clk_26_inst/CLK
    SLICE_X34Y21         FDRE                                         r  clk_26_inst/num_reg[20]/C
                         clock pessimism              0.275    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X34Y21         FDRE (Setup_fdre_C_D)        0.109    15.122    clk_26_inst/num_reg[20]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                          -7.524    
  -------------------------------------------------------------------
                         slack                                  7.597    

Slack (MET) :             7.611ns  (required time - arrival time)
  Source:                 clk_26_inst/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_26_inst/num_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.434ns  (logic 1.849ns (75.960%)  route 0.585ns (24.040%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.556     5.077    clk_26_inst/CLK
    SLICE_X34Y16         FDRE                                         r  clk_26_inst/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.518     5.595 r  clk_26_inst/num_reg[1]/Q
                         net (fo=1, routed)           0.585     6.180    clk_26_inst/num_reg_n_0_[1]
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.837 r  clk_26_inst/num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.837    clk_26_inst/num_reg[0]_i_1_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.954 r  clk_26_inst/num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.954    clk_26_inst/num_reg[4]_i_1_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.071 r  clk_26_inst/num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.071    clk_26_inst/num_reg[8]_i_1_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.188 r  clk_26_inst/num_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.188    clk_26_inst/num_reg[12]_i_1_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.511 r  clk_26_inst/num_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.511    clk_26_inst/num_reg[16]_i_1_n_6
    SLICE_X34Y20         FDRE                                         r  clk_26_inst/num_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.433    14.774    clk_26_inst/CLK
    SLICE_X34Y20         FDRE                                         r  clk_26_inst/num_reg[17]/C
                         clock pessimism              0.275    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X34Y20         FDRE (Setup_fdre_C_D)        0.109    15.123    clk_26_inst/num_reg[17]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                          -7.511    
  -------------------------------------------------------------------
                         slack                                  7.611    

Slack (MET) :             7.619ns  (required time - arrival time)
  Source:                 clk_26_inst/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_26_inst/num_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.426ns  (logic 1.841ns (75.880%)  route 0.585ns (24.119%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.556     5.077    clk_26_inst/CLK
    SLICE_X34Y16         FDRE                                         r  clk_26_inst/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.518     5.595 r  clk_26_inst/num_reg[1]/Q
                         net (fo=1, routed)           0.585     6.180    clk_26_inst/num_reg_n_0_[1]
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.837 r  clk_26_inst/num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.837    clk_26_inst/num_reg[0]_i_1_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.954 r  clk_26_inst/num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.954    clk_26_inst/num_reg[4]_i_1_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.071 r  clk_26_inst/num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.071    clk_26_inst/num_reg[8]_i_1_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.188 r  clk_26_inst/num_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.188    clk_26_inst/num_reg[12]_i_1_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.503 r  clk_26_inst/num_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.503    clk_26_inst/num_reg[16]_i_1_n_4
    SLICE_X34Y20         FDRE                                         r  clk_26_inst/num_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.433    14.774    clk_26_inst/CLK
    SLICE_X34Y20         FDRE                                         r  clk_26_inst/num_reg[19]/C
                         clock pessimism              0.275    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X34Y20         FDRE (Setup_fdre_C_D)        0.109    15.123    clk_26_inst/num_reg[19]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                          -7.503    
  -------------------------------------------------------------------
                         slack                                  7.619    

Slack (MET) :             7.647ns  (required time - arrival time)
  Source:                 FSM_sequential_main_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_over_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.938ns  (logic 0.608ns (31.367%)  route 1.330ns (68.633%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.548     5.069    clk_IBUF_BUFG
    SLICE_X33Y22         FDRE                                         r  FSM_sequential_main_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  FSM_sequential_main_state_reg/Q
                         net (fo=4, routed)           0.991     6.516    new_round__0
    SLICE_X36Y22         LUT4 (Prop_lut4_I1_O)        0.152     6.668 r  game_over_i_1/O
                         net (fo=1, routed)           0.339     7.008    game_over_i_1_n_0
    SLICE_X36Y23         FDRE                                         r  game_over_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.430    14.771    clk_IBUF_BUFG
    SLICE_X36Y23         FDRE                                         r  game_over_reg/C
                         clock pessimism              0.188    14.959    
                         clock uncertainty           -0.035    14.924    
    SLICE_X36Y23         FDRE (Setup_fdre_C_D)       -0.269    14.655    game_over_reg
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -7.008    
  -------------------------------------------------------------------
                         slack                                  7.647    

Slack (MET) :             7.695ns  (required time - arrival time)
  Source:                 clk_26_inst/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_26_inst/num_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.350ns  (logic 1.765ns (75.101%)  route 0.585ns (24.899%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.556     5.077    clk_26_inst/CLK
    SLICE_X34Y16         FDRE                                         r  clk_26_inst/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.518     5.595 r  clk_26_inst/num_reg[1]/Q
                         net (fo=1, routed)           0.585     6.180    clk_26_inst/num_reg_n_0_[1]
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.837 r  clk_26_inst/num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.837    clk_26_inst/num_reg[0]_i_1_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.954 r  clk_26_inst/num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.954    clk_26_inst/num_reg[4]_i_1_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.071 r  clk_26_inst/num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.071    clk_26_inst/num_reg[8]_i_1_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.188 r  clk_26_inst/num_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.188    clk_26_inst/num_reg[12]_i_1_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.427 r  clk_26_inst/num_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.427    clk_26_inst/num_reg[16]_i_1_n_5
    SLICE_X34Y20         FDRE                                         r  clk_26_inst/num_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.433    14.774    clk_26_inst/CLK
    SLICE_X34Y20         FDRE                                         r  clk_26_inst/num_reg[18]/C
                         clock pessimism              0.275    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X34Y20         FDRE (Setup_fdre_C_D)        0.109    15.123    clk_26_inst/num_reg[18]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                          -7.427    
  -------------------------------------------------------------------
                         slack                                  7.695    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 game_over_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_main_state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.186ns (34.253%)  route 0.357ns (65.747%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.551     1.434    clk_IBUF_BUFG
    SLICE_X36Y23         FDRE                                         r  game_over_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.141     1.575 f  game_over_reg/Q
                         net (fo=20, routed)          0.357     1.932    up1_op/FSM_sequential_main_state_reg_0
    SLICE_X33Y22         LUT6 (Prop_lut6_I1_O)        0.045     1.977 r  up1_op/FSM_sequential_main_state_i_1/O
                         net (fo=1, routed)           0.000     1.977    up1_op_n_1
    SLICE_X33Y22         FDRE                                         r  FSM_sequential_main_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.819     1.946    clk_IBUF_BUFG
    SLICE_X33Y22         FDRE                                         r  FSM_sequential_main_state_reg/C
                         clock pessimism             -0.249     1.697    
    SLICE_X33Y22         FDRE (Hold_fdre_C_D)         0.091     1.788    FSM_sequential_main_state_reg
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 up1_debounce/shift_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            up1_op/pb_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.189ns (57.768%)  route 0.138ns (42.232%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.551     1.434    up1_debounce/CLK
    SLICE_X33Y23         FDRE                                         r  up1_debounce/shift_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  up1_debounce/shift_reg_reg[6]/Q
                         net (fo=2, routed)           0.138     1.713    up1_debounce/shift_reg[6]
    SLICE_X33Y24         LUT5 (Prop_lut5_I3_O)        0.048     1.761 r  up1_debounce/pb_out_i_1/O
                         net (fo=1, routed)           0.000     1.761    up1_op/pb_out_reg_0
    SLICE_X33Y24         FDRE                                         r  up1_op/pb_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.816     1.943    up1_op/CLK
    SLICE_X33Y24         FDRE                                         r  up1_op/pb_out_reg/C
                         clock pessimism             -0.497     1.446    
    SLICE_X33Y24         FDRE (Hold_fdre_C_D)         0.107     1.553    up1_op/pb_out_reg
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 up1_debounce/shift_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            up1_op/pb_in_delay_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.377%)  route 0.138ns (42.623%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.551     1.434    up1_debounce/CLK
    SLICE_X33Y23         FDRE                                         r  up1_debounce/shift_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  up1_debounce/shift_reg_reg[6]/Q
                         net (fo=2, routed)           0.138     1.713    up1_debounce/shift_reg[6]
    SLICE_X33Y24         LUT4 (Prop_lut4_I0_O)        0.045     1.758 r  up1_debounce/pb_in_delay_i_1/O
                         net (fo=1, routed)           0.000     1.758    up1_op/up1_debounced
    SLICE_X33Y24         FDRE                                         r  up1_op/pb_in_delay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.816     1.943    up1_op/CLK
    SLICE_X33Y24         FDRE                                         r  up1_op/pb_in_delay_reg/C
                         clock pessimism             -0.497     1.446    
    SLICE_X33Y24         FDRE (Hold_fdre_C_D)         0.091     1.537    up1_op/pb_in_delay_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 up1_debounce/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            up1_debounce/shift_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.598%)  route 0.182ns (56.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.550     1.433    up1_debounce/CLK
    SLICE_X33Y24         FDRE                                         r  up1_debounce/shift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  up1_debounce/shift_reg_reg[5]/Q
                         net (fo=3, routed)           0.182     1.757    up1_debounce/shift_reg[5]
    SLICE_X33Y23         FDRE                                         r  up1_debounce/shift_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.817     1.944    up1_debounce/CLK
    SLICE_X33Y23         FDRE                                         r  up1_debounce/shift_reg_reg[6]/C
                         clock pessimism             -0.497     1.447    
    SLICE_X33Y23         FDRE (Hold_fdre_C_D)         0.070     1.517    up1_debounce/shift_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 clk_26_inst/num_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_26_inst/num_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.555     1.438    clk_26_inst/CLK
    SLICE_X34Y18         FDRE                                         r  clk_26_inst/num_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  clk_26_inst/num_reg[10]/Q
                         net (fo=1, routed)           0.114     1.717    clk_26_inst/num_reg_n_0_[10]
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.827 r  clk_26_inst/num_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.827    clk_26_inst/num_reg[8]_i_1_n_5
    SLICE_X34Y18         FDRE                                         r  clk_26_inst/num_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.822     1.949    clk_26_inst/CLK
    SLICE_X34Y18         FDRE                                         r  clk_26_inst/num_reg[10]/C
                         clock pessimism             -0.511     1.438    
    SLICE_X34Y18         FDRE (Hold_fdre_C_D)         0.134     1.572    clk_26_inst/num_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 clk_26_inst/num_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_26_inst/num_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.554     1.437    clk_26_inst/CLK
    SLICE_X34Y19         FDRE                                         r  clk_26_inst/num_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  clk_26_inst/num_reg[14]/Q
                         net (fo=1, routed)           0.114     1.716    clk_26_inst/num_reg_n_0_[14]
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.826 r  clk_26_inst/num_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.826    clk_26_inst/num_reg[12]_i_1_n_5
    SLICE_X34Y19         FDRE                                         r  clk_26_inst/num_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.821     1.948    clk_26_inst/CLK
    SLICE_X34Y19         FDRE                                         r  clk_26_inst/num_reg[14]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X34Y19         FDRE (Hold_fdre_C_D)         0.134     1.571    clk_26_inst/num_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 clk_26_inst/num_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_26_inst/num_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.552     1.435    clk_26_inst/CLK
    SLICE_X34Y21         FDRE                                         r  clk_26_inst/num_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.164     1.599 r  clk_26_inst/num_reg[22]/Q
                         net (fo=1, routed)           0.114     1.714    clk_26_inst/num_reg_n_0_[22]
    SLICE_X34Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.824 r  clk_26_inst/num_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.824    clk_26_inst/num_reg[20]_i_1_n_5
    SLICE_X34Y21         FDRE                                         r  clk_26_inst/num_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.819     1.946    clk_26_inst/CLK
    SLICE_X34Y21         FDRE                                         r  clk_26_inst/num_reg[22]/C
                         clock pessimism             -0.511     1.435    
    SLICE_X34Y21         FDRE (Hold_fdre_C_D)         0.134     1.569    clk_26_inst/num_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 clk_26_inst/num_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_26_inst/num_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.556     1.439    clk_26_inst/CLK
    SLICE_X34Y17         FDRE                                         r  clk_26_inst/num_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y17         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  clk_26_inst/num_reg[6]/Q
                         net (fo=1, routed)           0.114     1.718    clk_26_inst/num_reg_n_0_[6]
    SLICE_X34Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.828 r  clk_26_inst/num_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.828    clk_26_inst/num_reg[4]_i_1_n_5
    SLICE_X34Y17         FDRE                                         r  clk_26_inst/num_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.823     1.950    clk_26_inst/CLK
    SLICE_X34Y17         FDRE                                         r  clk_26_inst/num_reg[6]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X34Y17         FDRE (Hold_fdre_C_D)         0.134     1.573    clk_26_inst/num_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 clk_26_inst/num_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_26_inst/num_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.553     1.436    clk_26_inst/CLK
    SLICE_X34Y20         FDRE                                         r  clk_26_inst/num_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  clk_26_inst/num_reg[18]/Q
                         net (fo=1, routed)           0.114     1.715    clk_26_inst/num_reg_n_0_[18]
    SLICE_X34Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.825 r  clk_26_inst/num_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.825    clk_26_inst/num_reg[16]_i_1_n_5
    SLICE_X34Y20         FDRE                                         r  clk_26_inst/num_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.820     1.947    clk_26_inst/CLK
    SLICE_X34Y20         FDRE                                         r  clk_26_inst/num_reg[18]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X34Y20         FDRE (Hold_fdre_C_D)         0.134     1.570    clk_26_inst/num_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 up1_debounce/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            up1_debounce/shift_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.258%)  route 0.185ns (56.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.550     1.433    up1_debounce/CLK
    SLICE_X32Y24         FDRE                                         r  up1_debounce/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y24         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  up1_debounce/shift_reg_reg[0]/Q
                         net (fo=2, routed)           0.185     1.759    up1_debounce/shift_reg[0]
    SLICE_X32Y24         FDRE                                         r  up1_debounce/shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.816     1.943    up1_debounce/CLK
    SLICE_X32Y24         FDRE                                         r  up1_debounce/shift_reg_reg[1]/C
                         clock pessimism             -0.510     1.433    
    SLICE_X32Y24         FDRE (Hold_fdre_C_D)         0.066     1.499    up1_debounce/shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.260    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y22   FSM_sequential_main_state_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y23   game_over_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clk_25_inst/num_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clk_25_inst/num_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y16   clk_26_inst/num_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y18   clk_26_inst/num_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y18   clk_26_inst/num_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y19   clk_26_inst/num_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y19   clk_26_inst/num_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_25_inst/num_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_25_inst/num_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y22   FSM_sequential_main_state_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y23   game_over_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y23   game_over_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_25_inst/num_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_25_inst/num_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y20   clk_26_inst/num_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y20   clk_26_inst/num_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y20   clk_26_inst/num_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y22   FSM_sequential_main_state_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y16   clk_26_inst/num_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y16   clk_26_inst/num_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y21   clk_26_inst/num_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y21   clk_26_inst/num_reg[21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y21   clk_26_inst/num_reg[22]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y21   clk_26_inst/num_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y16   clk_26_inst/num_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y16   clk_26_inst/num_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y23   game_over_reg/C



