# Verilog_Modeling_Techniques
 In this lab we will learn Gate Level Modeling, Data Flow Modeling and Behavioural Modeling in verilog, we will implement adders muxes counters etc
