<profile>
<RunData>
  <RUN_TYPE>synth</RUN_TYPE>
  <VIVADO_VERSION>v.2023.1.1</VIVADO_VERSION>
  <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
</RunData>
<TimingReport>
  <TargetClockPeriod>10.000</TargetClockPeriod>
  <AchievedClockPeriod>7.929</AchievedClockPeriod>
  <CLOCK_NAME>ap_clk</CLOCK_NAME>
  <CP_FINAL>7.929</CP_FINAL>
  <CP_ROUTE>NA</CP_ROUTE>
  <CP_SYNTH>7.929</CP_SYNTH>
  <CP_TARGET>10.000</CP_TARGET>
  <SLACK_FINAL>2.071</SLACK_FINAL>
  <SLACK_ROUTE></SLACK_ROUTE>
  <SLACK_SYNTH>2.071</SLACK_SYNTH>
  <TIMING_MET>TRUE</TIMING_MET>
  <TNS_FINAL>0.000</TNS_FINAL>
  <TNS_ROUTE>NA</TNS_ROUTE>
  <TNS_SYNTH>0.000</TNS_SYNTH>
  <WNS_FINAL>2.071</WNS_FINAL>
  <WNS_ROUTE>NA</WNS_ROUTE>
  <WNS_SYNTH>2.071</WNS_SYNTH>
</TimingReport>
<AreaReport>
  <Resources>
    <BRAM>2</BRAM>
    <CLB>0</CLB>
    <DSP>6</DSP>
    <FF>8599</FF>
    <LATCH>0</LATCH>
    <LUT>6561</LUT>
    <SRL>398</SRL>
    <URAM>0</URAM>
  </Resources>
  <AvailableResources>
    <BRAM>280</BRAM>
    <CLB>0</CLB>
    <DSP>220</DSP>
    <FF>106400</FF>
    <LUT>53200</LUT>
    <URAM>0</URAM>
  </AvailableResources>
</AreaReport>
<RtlModules>
  <RtlModule CELL="inst" DEPTH="0" FILE_NAME="bd_0_hls_inst_0.v" ORIG_REF_NAME="LinearContrastStretching" TOP_CELL="bd_0_i/hls_inst/inst">
    <SubModules count="4">control_s_axi_U grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134 image_in_m_axi_U image_out_m_axi_U</SubModules>
    <Resources BRAM="2" DSP="6" FF="8599" LUT="6561" LogicLUT="6163" RAMB18="2" SRL="398"/>
    <LocalResources FF="393" LUT="128" LogicLUT="128"/>
  </RtlModule>
  <RtlModule CELL="inst/control_s_axi_U" BINDMODULE="LinearContrastStretching_control_s_axi" DEPTH="1" FILE_NAME="LinearContrastStretching.v" ORIG_REF_NAME="LinearContrastStretching_control_s_axi">
    <Resources FF="312" LUT="279" LogicLUT="279"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134" DEPTH="1" FILE_NAME="LinearContrastStretching.v" ORIG_REF_NAME="LinearContrastStretching_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1">
    <SubModules count="6">flow_control_loop_pipe_sequential_init_U mul_32s_32s_32_2_1_U1 mul_32s_32s_32_2_1_U2 udiv_32ns_32ns_32_36_1_U3 udiv_32ns_32ns_32_36_1_U4 udiv_32ns_32ns_32_36_1_U5</SubModules>
    <Resources DSP="6" FF="6726" LUT="5215" LogicLUT="4988" SRL="227"/>
    <LocalResources FF="505" LUT="325" LogicLUT="254" SRL="71"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/flow_control_loop_pipe_sequential_init_U" BINDMODULE="LinearContrastStretching_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="LinearContrastStretching_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1.v" ORIG_REF_NAME="LinearContrastStretching_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="119" LogicLUT="119"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U1" BINDMODULE="LinearContrastStretching_mul_32s_32s_32_2_1" DEPTH="2" FILE_NAME="LinearContrastStretching_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1.v" ORIG_REF_NAME="LinearContrastStretching_mul_32s_32s_32_2_1">
    <Resources DSP="3" FF="17" LUT="16" LogicLUT="16"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2" BINDMODULE="LinearContrastStretching_mul_32s_32s_32_2_1" DEPTH="2" FILE_NAME="LinearContrastStretching_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1.v" ORIG_REF_NAME="LinearContrastStretching_mul_32s_32s_32_2_1">
    <Resources DSP="3" FF="17" LUT="15" LogicLUT="15"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/udiv_32ns_32ns_32_36_1_U3" BINDMODULE="LinearContrastStretching_udiv_32ns_32ns_32_36_1" DEPTH="2" FILE_NAME="LinearContrastStretching_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1.v" ORIG_REF_NAME="LinearContrastStretching_udiv_32ns_32ns_32_36_1">
    <Resources FF="2052" LUT="1569" LogicLUT="1506" SRL="63"/>
    <LocalResources FF="34" LUT="31" SRL="31"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/udiv_32ns_32ns_32_36_1_U4" BINDMODULE="LinearContrastStretching_udiv_32ns_32ns_32_36_1" DEPTH="2" FILE_NAME="LinearContrastStretching_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1.v" ORIG_REF_NAME="LinearContrastStretching_udiv_32ns_32ns_32_36_1">
    <Resources FF="2083" LUT="1634" LogicLUT="1572" SRL="62"/>
    <LocalResources FF="65" LUT="32" LogicLUT="32"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/udiv_32ns_32ns_32_36_1_U5" BINDMODULE="LinearContrastStretching_udiv_32ns_32ns_32_36_1" DEPTH="2" FILE_NAME="LinearContrastStretching_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1.v" ORIG_REF_NAME="LinearContrastStretching_udiv_32ns_32ns_32_36_1">
    <Resources FF="2050" LUT="1537" LogicLUT="1506" SRL="31"/>
    <LocalResources FF="64" LUT="32" LogicLUT="32"/>
  </RtlModule>
  <RtlModule CELL="inst/image_in_m_axi_U" BINDMODULE="LinearContrastStretching_image_in_m_axi" DEPTH="1" FILE_NAME="LinearContrastStretching.v" ORIG_REF_NAME="LinearContrastStretching_image_in_m_axi">
    <Resources BRAM="1" FF="574" LUT="450" LogicLUT="387" RAMB18="1" SRL="63"/>
  </RtlModule>
  <RtlModule CELL="inst/image_out_m_axi_U" BINDMODULE="LinearContrastStretching_image_out_m_axi" DEPTH="1" FILE_NAME="LinearContrastStretching.v" ORIG_REF_NAME="LinearContrastStretching_image_out_m_axi">
    <Resources BRAM="1" FF="594" LUT="489" LogicLUT="381" RAMB18="1" SRL="108"/>
  </RtlModule>
</RtlModules>
<TimingPaths>
  <TPATH DATAPATH_DELAY="6.445" DATAPATH_LOGIC_DELAY="4.849" DATAPATH_NET_DELAY="1.596" ENDPOINT_PIN="bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/PCIN[0]" LOGIC_LEVELS="2" MAX_FANOUT="1" SLACK="2.071" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/sub_ln32_reg_410_reg[16]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/sub_ln32_reg_410_reg[16]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="1833"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/tmp_product__0_i_1" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="736"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" LINE_NUMBER="36"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" LINE_NUMBER="36"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="6.445" DATAPATH_LOGIC_DELAY="4.849" DATAPATH_NET_DELAY="1.596" ENDPOINT_PIN="bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/PCIN[10]" LOGIC_LEVELS="2" MAX_FANOUT="1" SLACK="2.071" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/sub_ln32_reg_410_reg[16]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/sub_ln32_reg_410_reg[16]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="1833"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/tmp_product__0_i_1" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="736"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" LINE_NUMBER="36"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" LINE_NUMBER="36"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="6.445" DATAPATH_LOGIC_DELAY="4.849" DATAPATH_NET_DELAY="1.596" ENDPOINT_PIN="bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/PCIN[11]" LOGIC_LEVELS="2" MAX_FANOUT="1" SLACK="2.071" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/sub_ln32_reg_410_reg[16]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/sub_ln32_reg_410_reg[16]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="1833"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/tmp_product__0_i_1" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="736"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" LINE_NUMBER="36"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" LINE_NUMBER="36"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="6.445" DATAPATH_LOGIC_DELAY="4.849" DATAPATH_NET_DELAY="1.596" ENDPOINT_PIN="bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/PCIN[12]" LOGIC_LEVELS="2" MAX_FANOUT="1" SLACK="2.071" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/sub_ln32_reg_410_reg[16]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/sub_ln32_reg_410_reg[16]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="1833"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/tmp_product__0_i_1" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="736"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" LINE_NUMBER="36"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" LINE_NUMBER="36"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="6.445" DATAPATH_LOGIC_DELAY="4.849" DATAPATH_NET_DELAY="1.596" ENDPOINT_PIN="bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/PCIN[13]" LOGIC_LEVELS="2" MAX_FANOUT="1" SLACK="2.071" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/sub_ln32_reg_410_reg[16]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/sub_ln32_reg_410_reg[16]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="1833"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/tmp_product__0_i_1" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="736"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" LINE_NUMBER="36"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" LINE_NUMBER="36"/>
  </TPATH>
</TimingPaths>
<VivadoReportFiles>
  <ReportFile TYPE="design_analysis" PATH="verilog/report/LinearContrastStretching_design_analysis_synth.rpt"/>
  <ReportFile TYPE="failfast" PATH="verilog/report/LinearContrastStretching_failfast_synth.rpt"/>
  <ReportFile TYPE="timing" PATH="verilog/report/LinearContrastStretching_timing_synth.rpt"/>
  <ReportFile TYPE="timing_paths" PATH="verilog/report/LinearContrastStretching_timing_paths_synth.rpt"/>
  <ReportFile TYPE="utilization" PATH="verilog/report/LinearContrastStretching_utilization_synth.rpt"/>
  <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/LinearContrastStretching_utilization_hierarchical_synth.rpt"/>
</VivadoReportFiles>
</profile>
