<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf xem6010.ucf

</twCmdLine><twDesign>main.ncd</twDesign><twDesignPath>main.ncd</twDesignPath><twPCF>main.pcf</twPCF><twPcfPath>main.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="fgg484"><twDevName>xc6slx45</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twWarn anchorID="2">WARNING:Timing:3175 - hi_in&lt;0&gt; does not clock data to hi_out&lt;1&gt;</twWarn><twWarn anchorID="3">WARNING:Timing:3225 - Timing constraint COMP &quot;hi_out&lt;1&gt;&quot; OFFSET = OUT 11.93 ns AFTER COMP &quot;hi_in&lt;0&gt;&quot; &quot;RISING&quot;; ignored during timing analysis</twWarn><twInfo anchorID="4">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="5">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="6">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="7" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC &quot;TS_okHostClk&quot; = PERIOD &quot;okHostClk&quot; 20.83 ns HIGH 50%;" ScopeName="">TS_okHostClk = PERIOD TIMEGRP &quot;okHostClk&quot; 20.83 ns HIGH 50%;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>16.000</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/flop3 (SLICE_X31Y4.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>18.837</twSlack><twSrc BELType="FF">host/flop2</twSrc><twDest BELType="FF">host/flop3</twDest><twTotPathDel>1.517</twTotPathDel><twClkSkew dest = "0.119" src = "0.560">0.441</twClkSkew><twDelConst>20.830</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/flop2</twSrc><twDest BELType='FF'>host/flop3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X32Y4.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">hi_in_0_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X32Y4.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>host/rst2</twComp><twBEL>host/flop2</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y4.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.927</twDelInfo><twComp>host/rst2</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y4.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>host/rst3</twComp><twBEL>host/flop3</twBEL></twPathDel><twLogDel>0.590</twLogDel><twRouteDel>0.927</twRouteDel><twTotDel>1.517</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">hi_in_0_IBUFG</twDestClk><twPctLog>38.9</twPctLog><twPctRoute>61.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/flop4 (SLICE_X31Y4.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>19.177</twSlack><twSrc BELType="FF">host/flop3</twSrc><twDest BELType="FF">host/flop4</twDest><twTotPathDel>1.618</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.830</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/flop3</twSrc><twDest BELType='FF'>host/flop4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X31Y4.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">hi_in_0_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X31Y4.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>host/rst3</twComp><twBEL>host/flop3</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y4.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.924</twDelInfo><twComp>host/rst3</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y4.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>host/rst3</twComp><twBEL>host/rst3_rt</twBEL><twBEL>host/flop4</twBEL></twPathDel><twLogDel>0.694</twLogDel><twRouteDel>0.924</twRouteDel><twTotDel>1.618</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">hi_in_0_IBUFG</twDestClk><twPctLog>42.9</twPctLog><twPctRoute>57.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/flop2 (SLICE_X32Y4.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.229</twSlack><twSrc BELType="FF">host/flop1</twSrc><twDest BELType="FF">host/flop2</twDest><twTotPathDel>1.153</twTotPathDel><twClkSkew dest = "0.713" src = "0.126">-0.587</twClkSkew><twDelConst>20.830</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/flop1</twSrc><twDest BELType='FF'>host/flop2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X30Y3.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">hi_in_0_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X30Y3.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>host/rst1</twComp><twBEL>host/flop1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y4.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>host/rst1</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y4.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>host/rst2</twComp><twBEL>host/flop2</twBEL></twPathDel><twLogDel>0.639</twLogDel><twRouteDel>0.514</twRouteDel><twTotDel>1.153</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">hi_in_0_IBUFG</twDestClk><twPctLog>55.4</twPctLog><twPctRoute>44.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_okHostClk = PERIOD TIMEGRP &quot;okHostClk&quot; 20.83 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/flop2 (SLICE_X32Y4.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.135</twSlack><twSrc BELType="FF">host/flop1</twSrc><twDest BELType="FF">host/flop2</twDest><twTotPathDel>0.519</twTotPathDel><twClkSkew dest = "0.384" src = "0.000">-0.384</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/flop1</twSrc><twDest BELType='FF'>host/flop2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X30Y3.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.830">hi_in_0_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X30Y3.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>host/rst1</twComp><twBEL>host/flop1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y4.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.237</twDelInfo><twComp>host/rst1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y4.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>host/rst2</twComp><twBEL>host/flop2</twBEL></twPathDel><twLogDel>0.282</twLogDel><twRouteDel>0.237</twRouteDel><twTotDel>0.519</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">hi_in_0_IBUFG</twDestClk><twPctLog>54.3</twPctLog><twPctRoute>45.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/flop4 (SLICE_X31Y4.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.799</twSlack><twSrc BELType="FF">host/flop3</twSrc><twDest BELType="FF">host/flop4</twDest><twTotPathDel>0.799</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/flop3</twSrc><twDest BELType='FF'>host/flop4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X31Y4.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.830">hi_in_0_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X31Y4.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>host/rst3</twComp><twBEL>host/flop3</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y4.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.446</twDelInfo><twComp>host/rst3</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y4.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>host/rst3</twComp><twBEL>host/rst3_rt</twBEL><twBEL>host/flop4</twBEL></twPathDel><twLogDel>0.353</twLogDel><twRouteDel>0.446</twRouteDel><twTotDel>0.799</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">hi_in_0_IBUFG</twDestClk><twPctLog>44.2</twPctLog><twPctRoute>55.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/flop3 (SLICE_X31Y4.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.962</twSlack><twSrc BELType="FF">host/flop2</twSrc><twDest BELType="FF">host/flop3</twDest><twTotPathDel>0.707</twTotPathDel><twClkSkew dest = "0.000" src = "0.255">0.255</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/flop2</twSrc><twDest BELType='FF'>host/flop3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X32Y4.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.830">hi_in_0_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X32Y4.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>host/rst2</twComp><twBEL>host/flop2</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y4.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.448</twDelInfo><twComp>host/rst2</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y4.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>host/rst3</twComp><twBEL>host/flop3</twBEL></twPathDel><twLogDel>0.259</twLogDel><twRouteDel>0.448</twRouteDel><twTotDel>0.707</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">hi_in_0_IBUFG</twDestClk><twPctLog>36.6</twPctLog><twPctRoute>63.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="20"><twPinLimitBanner>Component Switching Limit Checks: TS_okHostClk = PERIOD TIMEGRP &quot;okHostClk&quot; 20.83 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="21" type="MINLOWPULSE" name="Tdcmpw_CLKIN_25_50" slack="4.830" period="20.830" constraintValue="10.415" deviceLimit="8.000" physResource="host/hi_dcm/CLKIN" logResource="host/hi_dcm/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="host/hi_dcm_ML_NEW_DIVCLK"/><twPinLimit anchorID="22" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_25_50" slack="4.830" period="20.830" constraintValue="10.415" deviceLimit="8.000" physResource="host/hi_dcm/CLKIN" logResource="host/hi_dcm/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="host/hi_dcm_ML_NEW_DIVCLK"/><twPinLimit anchorID="23" type="MINPERIOD" name="Tdcmper_CLKIN" slack="16.830" period="20.830" constraintValue="20.830" deviceLimit="4.000" freqLimit="250.000" physResource="host/hi_dcm/CLKIN" logResource="host/hi_dcm/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="host/hi_dcm_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="24" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC &quot;TS_SYS_CLK3&quot; = PERIOD &quot;SYS_CLK3&quot;  10  ns HIGH 50 %;" ScopeName="">TS_SYS_CLK3 = PERIOD TIMEGRP &quot;SYS_CLK3&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.340</twMinPer></twConstHead><twPinLimitRpt anchorID="25"><twPinLimitBanner>Component Switching Limit Checks: TS_SYS_CLK3 = PERIOD TIMEGRP &quot;SYS_CLK3&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="26" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.548" period="1.600" constraintValue="1.600" deviceLimit="1.052" freqLimit="950.570" physResource="SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT0" logResource="SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT0" locationPin="PLL_ADV_X0Y1.CLKOUT0" clockNet="SDRAM_FIFO_inst/memc3_infrastructure_inst/clk_2x_0"/><twPinLimit anchorID="27" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.548" period="1.600" constraintValue="1.600" deviceLimit="1.052" freqLimit="950.570" physResource="SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT1" logResource="SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT1" locationPin="PLL_ADV_X0Y1.CLKOUT1" clockNet="SDRAM_FIFO_inst/memc3_infrastructure_inst/clk_2x_180"/><twPinLimit anchorID="28" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.660" period="10.000" constraintValue="5.000" deviceLimit="2.670" physResource="variable_freq_clk_generator_inst/DCM_CLKGEN_1/CLKIN" logResource="variable_freq_clk_generator_inst/DCM_CLKGEN_1/CLKIN" locationPin="DCM_X0Y6.CLKIN" clockNet="SDRAM_FIFO_inst/memc3_infrastructure_inst/sys_clk_ibufg"/></twPinLimitRpt></twConst><twConst anchorID="29" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC &quot;TS_okHostClk&quot; = PERIOD &quot;okHostClk&quot; 20.83 ns HIGH 50%;" ScopeName="">TS_host_dcm_clk0 = PERIOD TIMEGRP &quot;host_dcm_clk0&quot; TS_okHostClk HIGH 50%;</twConstName><twItemCnt>43429</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>8010</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>17.772</twMinPer></twConstHead><twPathRptBanner iPaths="48" iCriticalPaths="0" sType="EndPoint">Paths for end point host/delays[3].fdreout0 (OLOGIC_X20Y2.D1), 48 paths
</twPathRptBanner><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.058</twSlack><twSrc BELType="FF">host/core0/core0/ti_addr_1</twSrc><twDest BELType="FF">host/delays[3].fdreout0</twDest><twTotPathDel>18.158</twTotPathDel><twClkSkew dest = "1.171" src = "0.650">-0.521</twClkSkew><twDelConst>20.830</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/core0/core0/ti_addr_1</twSrc><twDest BELType='FF'>host/delays[3].fdreout0</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X24Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>SLICE_X24Y17.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>ok1&lt;20&gt;</twComp><twBEL>host/core0/core0/ti_addr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y61.A2</twSite><twDelType>net</twDelType><twFanCnt>56</twFanCnt><twDelInfo twEdge="twRising">6.844</twDelInfo><twComp>ok1&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y61.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_start_win_6&lt;3&gt;</twComp><twBEL>wo25/ti_addr[7]_ep_addr[7]_equal_2_o81</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y61.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>wo25/ti_addr[7]_ep_addr[7]_equal_2_o8</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y61.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wi19/ep_datahold&lt;9&gt;</twComp><twBEL>wo25/ti_addr[7]_ep_addr[7]_equal_2_o83</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y57.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.760</twDelInfo><twComp>wo25/ti_addr[7]_ep_addr[7]_equal_2_o</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>wireOR/ok2&lt;88&gt;5</twComp><twBEL>wireOR/ok2&lt;88&gt;6</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y32.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.366</twDelInfo><twComp>wireOR/ok2&lt;88&gt;5</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y32.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wireOR/ok2&lt;90&gt;4</twComp><twBEL>wireOR/ok2&lt;88&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y32.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>ok2&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wireOR/ok2&lt;90&gt;4</twComp><twBEL>host/core0/core0/Mmux_hi_dataout1311</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X20Y2.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.923</twDelInfo><twComp>host/okCH&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X20Y2.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;3&gt;</twComp><twBEL>host/delays[3].fdreout0</twBEL></twPathDel><twLogDel>2.944</twLogDel><twRouteDel>15.214</twRouteDel><twTotDel>18.158</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">ok1&lt;24&gt;</twDestClk><twPctLog>16.2</twPctLog><twPctRoute>83.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.370</twSlack><twSrc BELType="FF">host/core0/core0/ti_addr_1</twSrc><twDest BELType="FF">host/delays[3].fdreout0</twDest><twTotPathDel>17.846</twTotPathDel><twClkSkew dest = "1.171" src = "0.650">-0.521</twClkSkew><twDelConst>20.830</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/core0/core0/ti_addr_1</twSrc><twDest BELType='FF'>host/delays[3].fdreout0</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X24Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>SLICE_X24Y17.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>ok1&lt;20&gt;</twComp><twBEL>host/core0/core0/ti_addr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y52.D1</twSite><twDelType>net</twDelType><twFanCnt>56</twFanCnt><twDelInfo twEdge="twRising">6.241</twDelInfo><twComp>ok1&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y52.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>wo23/ti_addr[7]_ep_addr[7]_equal_2_o8</twComp><twBEL>wo23/ti_addr[7]_ep_addr[7]_equal_2_o81</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y53.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.723</twDelInfo><twComp>wo23/ti_addr[7]_ep_addr[7]_equal_2_o8</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ep1cwirein&lt;3&gt;</twComp><twBEL>wo23/ti_addr[7]_ep_addr[7]_equal_2_o83</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y57.A2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.353</twDelInfo><twComp>wo23/ti_addr[7]_ep_addr[7]_equal_2_o</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>wireOR/ok2&lt;88&gt;5</twComp><twBEL>wireOR/ok2&lt;88&gt;6</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y32.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.366</twDelInfo><twComp>wireOR/ok2&lt;88&gt;5</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y32.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wireOR/ok2&lt;90&gt;4</twComp><twBEL>wireOR/ok2&lt;88&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y32.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>ok2&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wireOR/ok2&lt;90&gt;4</twComp><twBEL>host/core0/core0/Mmux_hi_dataout1311</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X20Y2.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.923</twDelInfo><twComp>host/okCH&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X20Y2.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;3&gt;</twComp><twBEL>host/delays[3].fdreout0</twBEL></twPathDel><twLogDel>2.920</twLogDel><twRouteDel>14.926</twRouteDel><twTotDel>17.846</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">ok1&lt;24&gt;</twDestClk><twPctLog>16.4</twPctLog><twPctRoute>83.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.032</twSlack><twSrc BELType="FF">host/core0/core0/ti_addr_0</twSrc><twDest BELType="FF">host/delays[3].fdreout0</twDest><twTotPathDel>16.154</twTotPathDel><twClkSkew dest = "1.171" src = "0.680">-0.491</twClkSkew><twDelConst>20.830</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/core0/core0/ti_addr_0</twSrc><twDest BELType='FF'>host/delays[3].fdreout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X25Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>SLICE_X25Y15.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>ok1&lt;16&gt;</twComp><twBEL>host/core0/core0/ti_addr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y61.C1</twSite><twDelType>net</twDelType><twFanCnt>57</twFanCnt><twDelInfo twEdge="twRising">6.146</twDelInfo><twComp>ok1&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y61.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wi19/ep_datahold&lt;9&gt;</twComp><twBEL>wo25/ti_addr[7]_ep_addr[7]_equal_2_o83</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y57.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.760</twDelInfo><twComp>wo25/ti_addr[7]_ep_addr[7]_equal_2_o</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>wireOR/ok2&lt;88&gt;5</twComp><twBEL>wireOR/ok2&lt;88&gt;6</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y32.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.366</twDelInfo><twComp>wireOR/ok2&lt;88&gt;5</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y32.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wireOR/ok2&lt;90&gt;4</twComp><twBEL>wireOR/ok2&lt;88&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y32.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>ok2&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wireOR/ok2&lt;90&gt;4</twComp><twBEL>host/core0/core0/Mmux_hi_dataout1311</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X20Y2.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.923</twDelInfo><twComp>host/okCH&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X20Y2.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;3&gt;</twComp><twBEL>host/delays[3].fdreout0</twBEL></twPathDel><twLogDel>2.639</twLogDel><twRouteDel>13.515</twRouteDel><twTotDel>16.154</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">ok1&lt;24&gt;</twDestClk><twPctLog>16.3</twPctLog><twPctRoute>83.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="75" iCriticalPaths="0" sType="EndPoint">Paths for end point host/delays[0].fdreout0 (OLOGIC_X13Y0.D1), 75 paths
</twPathRptBanner><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.340</twSlack><twSrc BELType="FF">host/core0/core0/ti_addr_1</twSrc><twDest BELType="FF">host/delays[0].fdreout0</twDest><twTotPathDel>17.899</twTotPathDel><twClkSkew dest = "1.194" src = "0.650">-0.544</twClkSkew><twDelConst>20.830</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/core0/core0/ti_addr_1</twSrc><twDest BELType='FF'>host/delays[0].fdreout0</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X24Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>SLICE_X24Y17.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>ok1&lt;20&gt;</twComp><twBEL>host/core0/core0/ti_addr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y61.A2</twSite><twDelType>net</twDelType><twFanCnt>56</twFanCnt><twDelInfo twEdge="twRising">6.844</twDelInfo><twComp>ok1&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y61.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_start_win_6&lt;3&gt;</twComp><twBEL>wo25/ti_addr[7]_ep_addr[7]_equal_2_o81</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y61.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>wo25/ti_addr[7]_ep_addr[7]_equal_2_o8</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y61.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wi19/ep_datahold&lt;9&gt;</twComp><twBEL>wo25/ti_addr[7]_ep_addr[7]_equal_2_o83</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y61.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>wo25/ti_addr[7]_ep_addr[7]_equal_2_o</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y61.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wi19/ep_datahold&lt;9&gt;</twComp><twBEL>wo25/Mmux_ok2&lt;15:0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y53.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.050</twDelInfo><twComp>ok2x&lt;85&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y53.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>wi1c/ep_datahold&lt;3&gt;</twComp><twBEL>wireOR/ok2&lt;85&gt;6</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y30.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.332</twDelInfo><twComp>wireOR/ok2&lt;85&gt;5</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>host/okCH&lt;3&gt;</twComp><twBEL>wireOR/ok2&lt;85&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y30.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>ok2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>host/okCH&lt;3&gt;</twComp><twBEL>host/core0/core0/Mmux_hi_dataout1611</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X13Y0.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.926</twDelInfo><twComp>host/okCH&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X13Y0.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;0&gt;</twComp><twBEL>host/delays[0].fdreout0</twBEL></twPathDel><twLogDel>3.184</twLogDel><twRouteDel>14.715</twRouteDel><twTotDel>17.899</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">ok1&lt;24&gt;</twDestClk><twPctLog>17.8</twPctLog><twPctRoute>82.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.095</twSlack><twSrc BELType="FF">host/core0/core0/ti_addr_1</twSrc><twDest BELType="FF">host/delays[0].fdreout0</twDest><twTotPathDel>16.144</twTotPathDel><twClkSkew dest = "1.194" src = "0.650">-0.544</twClkSkew><twDelConst>20.830</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/core0/core0/ti_addr_1</twSrc><twDest BELType='FF'>host/delays[0].fdreout0</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X24Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>SLICE_X24Y17.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>ok1&lt;20&gt;</twComp><twBEL>host/core0/core0/ti_addr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y52.D1</twSite><twDelType>net</twDelType><twFanCnt>56</twFanCnt><twDelInfo twEdge="twRising">6.241</twDelInfo><twComp>ok1&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y52.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>wo23/ti_addr[7]_ep_addr[7]_equal_2_o8</twComp><twBEL>wo23/ti_addr[7]_ep_addr[7]_equal_2_o81</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y53.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.723</twDelInfo><twComp>wo23/ti_addr[7]_ep_addr[7]_equal_2_o8</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ep1cwirein&lt;3&gt;</twComp><twBEL>wo23/ti_addr[7]_ep_addr[7]_equal_2_o83</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y53.B6</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.160</twDelInfo><twComp>wo23/ti_addr[7]_ep_addr[7]_equal_2_o</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y53.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ep1cwirein&lt;3&gt;</twComp><twBEL>wo23/Mmux_ok2&lt;15:0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y53.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.282</twDelInfo><twComp>ok2x&lt;51&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y53.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>wi1c/ep_datahold&lt;3&gt;</twComp><twBEL>wireOR/ok2&lt;85&gt;6</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y30.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.332</twDelInfo><twComp>wireOR/ok2&lt;85&gt;5</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>host/okCH&lt;3&gt;</twComp><twBEL>wireOR/ok2&lt;85&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y30.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>ok2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>host/okCH&lt;3&gt;</twComp><twBEL>host/core0/core0/Mmux_hi_dataout1611</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X13Y0.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.926</twDelInfo><twComp>host/okCH&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X13Y0.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;0&gt;</twComp><twBEL>host/delays[0].fdreout0</twBEL></twPathDel><twLogDel>3.160</twLogDel><twRouteDel>12.984</twRouteDel><twTotDel>16.144</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">ok1&lt;24&gt;</twDestClk><twPctLog>19.6</twPctLog><twPctRoute>80.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.330</twSlack><twSrc BELType="FF">host/core0/core0/ti_addr_0</twSrc><twDest BELType="FF">host/delays[0].fdreout0</twDest><twTotPathDel>15.895</twTotPathDel><twClkSkew dest = "0.847" src = "0.317">-0.530</twClkSkew><twDelConst>20.830</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/core0/core0/ti_addr_0</twSrc><twDest BELType='FF'>host/delays[0].fdreout0</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X25Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>SLICE_X25Y15.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>ok1&lt;16&gt;</twComp><twBEL>host/core0/core0/ti_addr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y61.C1</twSite><twDelType>net</twDelType><twFanCnt>57</twFanCnt><twDelInfo twEdge="twRising">6.146</twDelInfo><twComp>ok1&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y61.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wi19/ep_datahold&lt;9&gt;</twComp><twBEL>wo25/ti_addr[7]_ep_addr[7]_equal_2_o83</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y61.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>wo25/ti_addr[7]_ep_addr[7]_equal_2_o</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y61.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wi19/ep_datahold&lt;9&gt;</twComp><twBEL>wo25/Mmux_ok2&lt;15:0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y53.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.050</twDelInfo><twComp>ok2x&lt;85&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y53.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>wi1c/ep_datahold&lt;3&gt;</twComp><twBEL>wireOR/ok2&lt;85&gt;6</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y30.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.332</twDelInfo><twComp>wireOR/ok2&lt;85&gt;5</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>host/okCH&lt;3&gt;</twComp><twBEL>wireOR/ok2&lt;85&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y30.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>ok2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>host/okCH&lt;3&gt;</twComp><twBEL>host/core0/core0/Mmux_hi_dataout1611</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X13Y0.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.926</twDelInfo><twComp>host/okCH&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X13Y0.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;0&gt;</twComp><twBEL>host/delays[0].fdreout0</twBEL></twPathDel><twLogDel>2.879</twLogDel><twRouteDel>13.016</twRouteDel><twTotDel>15.895</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">ok1&lt;24&gt;</twDestClk><twPctLog>18.1</twPctLog><twPctRoute>81.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="57" iCriticalPaths="0" sType="EndPoint">Paths for end point host/delays[2].fdreout0 (OLOGIC_X14Y3.D1), 57 paths
</twPathRptBanner><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.627</twSlack><twSrc BELType="FF">host/core0/core0/ti_addr_1</twSrc><twDest BELType="FF">host/delays[2].fdreout0</twDest><twTotPathDel>17.590</twTotPathDel><twClkSkew dest = "1.172" src = "0.650">-0.522</twClkSkew><twDelConst>20.830</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/core0/core0/ti_addr_1</twSrc><twDest BELType='FF'>host/delays[2].fdreout0</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X24Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>SLICE_X24Y17.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>ok1&lt;20&gt;</twComp><twBEL>host/core0/core0/ti_addr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y61.A2</twSite><twDelType>net</twDelType><twFanCnt>56</twFanCnt><twDelInfo twEdge="twRising">6.844</twDelInfo><twComp>ok1&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y61.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_start_win_6&lt;3&gt;</twComp><twBEL>wo25/ti_addr[7]_ep_addr[7]_equal_2_o81</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y61.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>wo25/ti_addr[7]_ep_addr[7]_equal_2_o8</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y61.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wi19/ep_datahold&lt;9&gt;</twComp><twBEL>wo25/ti_addr[7]_ep_addr[7]_equal_2_o83</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y48.D6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.271</twDelInfo><twComp>wo25/ti_addr[7]_ep_addr[7]_equal_2_o</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y48.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wireOR/ok2&lt;87&gt;5</twComp><twBEL>wireOR/ok2&lt;87&gt;6</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y30.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.851</twDelInfo><twComp>wireOR/ok2&lt;87&gt;5</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>host/okCH&lt;3&gt;</twComp><twBEL>wireOR/ok2&lt;87&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y30.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>ok2&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y30.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>host/okCH&lt;3&gt;</twComp><twBEL>host/core0/core0/Mmux_hi_dataout1411</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X14Y3.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.066</twDelInfo><twComp>host/okCH&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X14Y3.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;2&gt;</twComp><twBEL>host/delays[2].fdreout0</twBEL></twPathDel><twLogDel>3.027</twLogDel><twRouteDel>14.563</twRouteDel><twTotDel>17.590</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">ok1&lt;24&gt;</twDestClk><twPctLog>17.2</twPctLog><twPctRoute>82.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.815</twSlack><twSrc BELType="FF">host/core0/core0/ti_addr_1</twSrc><twDest BELType="FF">host/delays[2].fdreout0</twDest><twTotPathDel>16.402</twTotPathDel><twClkSkew dest = "1.172" src = "0.650">-0.522</twClkSkew><twDelConst>20.830</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/core0/core0/ti_addr_1</twSrc><twDest BELType='FF'>host/delays[2].fdreout0</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X24Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>SLICE_X24Y17.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>ok1&lt;20&gt;</twComp><twBEL>host/core0/core0/ti_addr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y52.D1</twSite><twDelType>net</twDelType><twFanCnt>56</twFanCnt><twDelInfo twEdge="twRising">6.241</twDelInfo><twComp>ok1&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y52.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>wo23/ti_addr[7]_ep_addr[7]_equal_2_o8</twComp><twBEL>wo23/ti_addr[7]_ep_addr[7]_equal_2_o81</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y53.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.723</twDelInfo><twComp>wo23/ti_addr[7]_ep_addr[7]_equal_2_o8</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ep1cwirein&lt;3&gt;</twComp><twBEL>wo23/ti_addr[7]_ep_addr[7]_equal_2_o83</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y48.D4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.988</twDelInfo><twComp>wo23/ti_addr[7]_ep_addr[7]_equal_2_o</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y48.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wireOR/ok2&lt;87&gt;5</twComp><twBEL>wireOR/ok2&lt;87&gt;6</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y30.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.851</twDelInfo><twComp>wireOR/ok2&lt;87&gt;5</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>host/okCH&lt;3&gt;</twComp><twBEL>wireOR/ok2&lt;87&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y30.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>ok2&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y30.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>host/okCH&lt;3&gt;</twComp><twBEL>host/core0/core0/Mmux_hi_dataout1411</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X14Y3.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.066</twDelInfo><twComp>host/okCH&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X14Y3.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;2&gt;</twComp><twBEL>host/delays[2].fdreout0</twBEL></twPathDel><twLogDel>3.003</twLogDel><twRouteDel>13.399</twRouteDel><twTotDel>16.402</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">ok1&lt;24&gt;</twDestClk><twPctLog>18.3</twPctLog><twPctRoute>81.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.601</twSlack><twSrc BELType="FF">host/core0/core0/ti_addr_0</twSrc><twDest BELType="FF">host/delays[2].fdreout0</twDest><twTotPathDel>15.586</twTotPathDel><twClkSkew dest = "1.172" src = "0.680">-0.492</twClkSkew><twDelConst>20.830</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/core0/core0/ti_addr_0</twSrc><twDest BELType='FF'>host/delays[2].fdreout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X25Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>SLICE_X25Y15.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>ok1&lt;16&gt;</twComp><twBEL>host/core0/core0/ti_addr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y61.C1</twSite><twDelType>net</twDelType><twFanCnt>57</twFanCnt><twDelInfo twEdge="twRising">6.146</twDelInfo><twComp>ok1&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y61.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wi19/ep_datahold&lt;9&gt;</twComp><twBEL>wo25/ti_addr[7]_ep_addr[7]_equal_2_o83</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y48.D6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.271</twDelInfo><twComp>wo25/ti_addr[7]_ep_addr[7]_equal_2_o</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y48.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wireOR/ok2&lt;87&gt;5</twComp><twBEL>wireOR/ok2&lt;87&gt;6</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y30.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.851</twDelInfo><twComp>wireOR/ok2&lt;87&gt;5</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>host/okCH&lt;3&gt;</twComp><twBEL>wireOR/ok2&lt;87&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y30.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>ok2&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y30.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>host/okCH&lt;3&gt;</twComp><twBEL>host/core0/core0/Mmux_hi_dataout1411</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X14Y3.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.066</twDelInfo><twComp>host/okCH&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X14Y3.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;2&gt;</twComp><twBEL>host/delays[2].fdreout0</twBEL></twPathDel><twLogDel>2.722</twLogDel><twRouteDel>12.864</twRouteDel><twTotDel>15.586</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">ok1&lt;24&gt;</twDestClk><twPctLog>17.5</twPctLog><twPctRoute>82.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_host_dcm_clk0 = PERIOD TIMEGRP &quot;host_dcm_clk0&quot; TS_okHostClk HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/a0/pc0/zero_flag_flop (SLICE_X26Y13.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.293</twSlack><twSrc BELType="FF">host/core0/core0/a0/pc0/flag_enable_flop</twSrc><twDest BELType="FF">host/core0/core0/a0/pc0/zero_flag_flop</twDest><twTotPathDel>0.293</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/core0/core0/a0/pc0/flag_enable_flop</twSrc><twDest BELType='FF'>host/core0/core0/a0/pc0/zero_flag_flop</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.830">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>SLICE_X26Y15.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.266</twDelInfo><twComp>host/core0/core0/a0/pc0/KCPSM6_STROBES</twComp><twBEL>host/core0/core0/a0/pc0/flag_enable_flop</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y13.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.135</twDelInfo><twComp>host/core0/core0/a0/pc0/flag_enable</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y13.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.108</twDelInfo><twComp>host/core0/core0/a0/pc0/KCPSM6_FLAGS</twComp><twBEL>host/core0/core0/a0/pc0/zero_flag_flop</twBEL></twPathDel><twLogDel>0.158</twLogDel><twRouteDel>0.135</twRouteDel><twTotDel>0.293</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">ok1&lt;24&gt;</twDestClk><twPctLog>53.9</twPctLog><twPctRoute>46.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMA (SLICE_X44Y6.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.305</twSlack><twSrc BELType="FF">host/core0/core0/a0/c0/dataout_3</twSrc><twDest BELType="RAM">host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMA</twDest><twTotPathDel>0.309</twTotPathDel><twClkSkew dest = "0.067" src = "0.063">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/core0/core0/a0/c0/dataout_3</twSrc><twDest BELType='RAM'>host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMA</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X42Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.830">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>SLICE_X42Y6.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>host/core0/core0/a0/c0/dataout&lt;3&gt;</twComp><twBEL>host/core0/core0/a0/c0/dataout_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y6.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.229</twDelInfo><twComp>host/core0/core0/a0/c0/dataout&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y6.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.120</twDelInfo><twComp>host/core0/core0/a0/tok_mem_dataout&lt;5&gt;</twComp><twBEL>host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMA</twBEL></twPathDel><twLogDel>0.080</twLogDel><twRouteDel>0.229</twRouteDel><twTotDel>0.309</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">ok1&lt;24&gt;</twDestClk><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/a0/pc0/carry_flag_flop (SLICE_X26Y13.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.309</twSlack><twSrc BELType="FF">host/core0/core0/a0/pc0/flag_enable_flop</twSrc><twDest BELType="FF">host/core0/core0/a0/pc0/carry_flag_flop</twDest><twTotPathDel>0.309</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/core0/core0/a0/pc0/flag_enable_flop</twSrc><twDest BELType='FF'>host/core0/core0/a0/pc0/carry_flag_flop</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.830">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>SLICE_X26Y15.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.266</twDelInfo><twComp>host/core0/core0/a0/pc0/KCPSM6_STROBES</twComp><twBEL>host/core0/core0/a0/pc0/flag_enable_flop</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y13.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.135</twDelInfo><twComp>host/core0/core0/a0/pc0/flag_enable</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y13.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.092</twDelInfo><twComp>host/core0/core0/a0/pc0/KCPSM6_FLAGS</twComp><twBEL>host/core0/core0/a0/pc0/carry_flag_flop</twBEL></twPathDel><twLogDel>0.174</twLogDel><twRouteDel>0.135</twRouteDel><twTotDel>0.309</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">ok1&lt;24&gt;</twDestClk><twPctLog>56.3</twPctLog><twPctRoute>43.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="54"><twPinLimitBanner>Component Switching Limit Checks: TS_host_dcm_clk0 = PERIOD TIMEGRP &quot;host_dcm_clk0&quot; TS_okHostClk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="55" type="MINPERIOD" name="Tdcmper_PSCLK" slack="14.840" period="20.830" constraintValue="20.830" deviceLimit="5.990" freqLimit="166.945" physResource="variable_freq_clk_generator_inst/DCM_CLKGEN_1/PROGCLK" logResource="variable_freq_clk_generator_inst/DCM_CLKGEN_1/PROGCLK" locationPin="DCM_X0Y6.PSCLK" clockNet="ok1&lt;24&gt;"/><twPinLimit anchorID="56" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="17.260" period="20.830" constraintValue="20.830" deviceLimit="3.570" freqLimit="280.112" physResource="RAM_bank_3/RAM_block_10/RAMB16BWER_inst/CLKA" logResource="RAM_bank_3/RAM_block_10/RAMB16BWER_inst/CLKA" locationPin="RAMB16_X0Y32.CLKA" clockNet="ok1&lt;24&gt;"/><twPinLimit anchorID="57" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="17.260" period="20.830" constraintValue="20.830" deviceLimit="3.570" freqLimit="280.112" physResource="RAM_bank_2/RAM_block_11/RAMB16BWER_inst/CLKA" logResource="RAM_bank_2/RAM_block_11/RAMB16BWER_inst/CLKA" locationPin="RAMB16_X2Y30.CLKA" clockNet="ok1&lt;24&gt;"/></twPinLimitRpt></twConst><twConst anchorID="58" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC &quot;TS_SYS_CLK3&quot; = PERIOD &quot;SYS_CLK3&quot;  10  ns HIGH 50 %;" ScopeName="">TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD         TIMEGRP         &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot;         TS_SYS_CLK3 / 0.78125 HIGH 50%;</twConstName><twItemCnt>13348</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1285</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>10.047</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_3 (SLICE_X17Y93.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.669</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_3</twDest><twTotPathDel>4.059</twTotPathDel><twClkSkew dest = "2.019" src = "2.428">0.409</twClkSkew><twDelConst>6.400</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.263</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.400">SDRAM_FIFO_inst/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X4Y84.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_3</twComp><twBEL>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y89.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.972</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y89.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y93.SR</twSite><twDelType>net</twDelType><twFanCnt>56</twFanCnt><twDelInfo twEdge="twRising">2.057</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y93.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter&lt;3&gt;</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_3</twBEL></twPathDel><twLogDel>1.030</twLogDel><twRouteDel>3.029</twRouteDel><twTotDel>4.059</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twDestClk><twPctLog>25.4</twPctLog><twPctRoute>74.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.943</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_3</twDest><twTotPathDel>5.665</twTotPathDel><twClkSkew dest = "0.612" src = "0.661">0.049</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X15Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SDRAM_FIFO_inst/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X15Y70.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y89.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.624</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y89.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y93.SR</twSite><twDelType>net</twDelType><twFanCnt>56</twFanCnt><twDelInfo twEdge="twRising">2.057</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y93.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter&lt;3&gt;</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_3</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>4.681</twRouteDel><twTotDel>5.665</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twDestClk><twPctLog>17.4</twPctLog><twPctRoute>82.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_1 (SLICE_X17Y93.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.690</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_1</twDest><twTotPathDel>4.038</twTotPathDel><twClkSkew dest = "2.019" src = "2.428">0.409</twClkSkew><twDelConst>6.400</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.263</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.400">SDRAM_FIFO_inst/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X4Y84.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_3</twComp><twBEL>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y89.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.972</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y89.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y93.SR</twSite><twDelType>net</twDelType><twFanCnt>56</twFanCnt><twDelInfo twEdge="twRising">2.057</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y93.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter&lt;3&gt;</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_1</twBEL></twPathDel><twLogDel>1.009</twLogDel><twRouteDel>3.029</twRouteDel><twTotDel>4.038</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twDestClk><twPctLog>25.0</twPctLog><twPctRoute>75.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.964</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_1</twDest><twTotPathDel>5.644</twTotPathDel><twClkSkew dest = "0.612" src = "0.661">0.049</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X15Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SDRAM_FIFO_inst/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X15Y70.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y89.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.624</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y89.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y93.SR</twSite><twDelType>net</twDelType><twFanCnt>56</twFanCnt><twDelInfo twEdge="twRising">2.057</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y93.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter&lt;3&gt;</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_1</twBEL></twPathDel><twLogDel>0.963</twLogDel><twRouteDel>4.681</twRouteDel><twTotDel>5.644</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twDestClk><twPctLog>17.1</twPctLog><twPctRoute>82.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_2 (SLICE_X17Y93.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.694</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_2</twDest><twTotPathDel>4.034</twTotPathDel><twClkSkew dest = "2.019" src = "2.428">0.409</twClkSkew><twDelConst>6.400</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.263</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.400">SDRAM_FIFO_inst/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X4Y84.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_3</twComp><twBEL>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y89.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.972</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y89.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y93.SR</twSite><twDelType>net</twDelType><twFanCnt>56</twFanCnt><twDelInfo twEdge="twRising">2.057</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y93.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter&lt;3&gt;</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_2</twBEL></twPathDel><twLogDel>1.005</twLogDel><twRouteDel>3.029</twRouteDel><twTotDel>4.034</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twDestClk><twPctLog>24.9</twPctLog><twPctRoute>75.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.968</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_2</twDest><twTotPathDel>5.640</twTotPathDel><twClkSkew dest = "0.612" src = "0.661">0.049</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X15Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SDRAM_FIFO_inst/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X15Y70.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y89.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.624</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y89.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y93.SR</twSite><twDelType>net</twDelType><twFanCnt>56</twFanCnt><twDelInfo twEdge="twRising">2.057</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y93.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter&lt;3&gt;</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_2</twBEL></twPathDel><twLogDel>0.959</twLogDel><twRouteDel>4.681</twRouteDel><twTotDel>5.640</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twDestClk><twPctLog>17.0</twPctLog><twPctRoute>83.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD
        TIMEGRP
        &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot;
        TS_SYS_CLK3 / 0.78125 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_0 (SLICE_X11Y95.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.342</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_0</twDest><twTotPathDel>0.347</twTotPathDel><twClkSkew dest = "0.078" src = "0.073">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X12Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X12Y94.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y95.SR</twSite><twDelType>net</twDelType><twFanCnt>59</twFanCnt><twDelInfo twEdge="twFalling">0.275</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X11Y95.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.128</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR&lt;7&gt;</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_0</twBEL></twPathDel><twLogDel>0.072</twLogDel><twRouteDel>0.275</twRouteDel><twTotDel>0.347</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twDestClk><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_7 (SLICE_X11Y95.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.343</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_7</twDest><twTotPathDel>0.348</twTotPathDel><twClkSkew dest = "0.078" src = "0.073">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X12Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X12Y94.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y95.SR</twSite><twDelType>net</twDelType><twFanCnt>59</twFanCnt><twDelInfo twEdge="twFalling">0.275</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X11Y95.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.127</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR&lt;7&gt;</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_7</twBEL></twPathDel><twLogDel>0.073</twLogDel><twRouteDel>0.275</twRouteDel><twTotDel>0.348</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twDestClk><twPctLog>21.0</twPctLog><twPctRoute>79.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_1 (SLICE_X11Y95.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.349</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_1</twDest><twTotPathDel>0.354</twTotPathDel><twClkSkew dest = "0.078" src = "0.073">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X12Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X12Y94.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y95.SR</twSite><twDelType>net</twDelType><twFanCnt>59</twFanCnt><twDelInfo twEdge="twFalling">0.275</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X11Y95.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.121</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR&lt;7&gt;</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_1</twBEL></twPathDel><twLogDel>0.079</twLogDel><twRouteDel>0.275</twRouteDel><twTotDel>0.354</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twDestClk><twPctLog>22.3</twPctLog><twPctRoute>77.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="77"><twPinLimitBanner>Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD
        TIMEGRP
        &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot;
        TS_SYS_CLK3 / 0.78125 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="78" type="MINPERIOD" name="Tbcper_I" slack="10.134" period="12.800" constraintValue="12.800" deviceLimit="2.666" freqLimit="375.094" physResource="SDRAM_FIFO_inst/memc3_infrastructure_inst/U_BUFG_CLK1/I0" logResource="SDRAM_FIFO_inst/memc3_infrastructure_inst/U_BUFG_CLK1/I0" locationPin="BUFGMUX_X3Y13.I0" clockNet="SDRAM_FIFO_inst/memc3_infrastructure_inst/mcb_drp_clk_bufg_in"/><twPinLimit anchorID="79" type="MINPERIOD" name="Tcp" slack="11.401" period="12.800" constraintValue="12.800" deviceLimit="1.399" freqLimit="714.796" physResource="SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/DRP_CS/CLK" logResource="SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mshreg_SELFREFRESH_MCB_MODE_R2/CLK" locationPin="SLICE_X6Y87.CLK" clockNet="SDRAM_FIFO_inst/c3_mcb_drp_clk"/><twPinLimit anchorID="80" type="MINPERIOD" name="Tmcbcper_UICLK" slack="11.800" period="12.800" constraintValue="12.800" deviceLimit="1.000" freqLimit="1000.000" physResource="SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK" logResource="SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK" locationPin="MCB_X0Y1.UICLK" clockNet="SDRAM_FIFO_inst/c3_mcb_drp_clk"/></twPinLimitRpt></twConst><twConst anchorID="81" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC &quot;TS_SYS_CLK3&quot; = PERIOD &quot;SYS_CLK3&quot;  10  ns HIGH 50 %;" ScopeName="">TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP         &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180&quot; TS_SYS_CLK3 /         6.25 PHASE 0.8 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.599</twMinPer></twConstHead><twPinLimitRpt anchorID="82"><twPinLimitBanner>Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP
        &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180&quot; TS_SYS_CLK3 /
        6.25 PHASE 0.8 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="83" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="0.001" period="1.600" constraintValue="1.600" deviceLimit="1.599" freqLimit="625.391" physResource="SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1" logResource="SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1" locationPin="MCB_X0Y1.PLLCLK1" clockNet="SDRAM_FIFO_inst/c3_sysclk_2x_180"/></twPinLimitRpt></twConst><twConst anchorID="84" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="TIMESPEC &quot;TS_SYS_CLK3&quot; = PERIOD &quot;SYS_CLK3&quot;  10  ns HIGH 50 %;" ScopeName="">TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP         &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0&quot; TS_SYS_CLK3 /         6.25 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.599</twMinPer></twConstHead><twPinLimitRpt anchorID="85"><twPinLimitBanner>Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP
        &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0&quot; TS_SYS_CLK3 /
        6.25 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="86" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="0.001" period="1.600" constraintValue="1.600" deviceLimit="1.599" freqLimit="625.391" physResource="SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0" logResource="SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0" locationPin="MCB_X0Y1.PLLCLK0" clockNet="SDRAM_FIFO_inst/c3_sysclk_2x"/></twPinLimitRpt></twConst><twConst anchorID="87" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="TIMESPEC &quot;TS_SYS_CLK3&quot; = PERIOD &quot;SYS_CLK3&quot;  10  ns HIGH 50 %;" ScopeName="">TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP         &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in&quot; TS_SYS_CLK3 /         1.5625 HIGH 50%;</twConstName><twItemCnt>4315</twItemCnt><twErrCntSetup>9</twErrCntSetup><twErrCntEndPt>9</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2048</twEndPtCnt><twPathErrCnt>9</twPathErrCnt><twMinPer>3819.840</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3 (SLICE_X1Y28.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-11.917</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3</twDest><twTotPathDel>1.474</twTotPathDel><twClkSkew dest = "4.504" src = "14.568">10.064</twClkSkew><twDelConst>0.020</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.244" fPhaseErr="0.271" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.399</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1702.380">dataclk</twSrcClk><twPathDel><twSite>SLICE_X0Y28.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc&lt;9&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.734</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y28.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg&lt;4&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc&lt;3&gt;_rt</twBEL><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3</twBEL></twPathDel><twLogDel>0.740</twLogDel><twRouteDel>0.734</twRouteDel><twTotDel>1.474</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1702.400">SDRAM_FIFO_inst/c3_clk0</twDestClk><twPctLog>50.2</twPctLog><twPctRoute>49.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_9 (SLICE_X1Y28.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="90"><twConstPath anchorID="91" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-11.892</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_9</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_9</twDest><twTotPathDel>1.449</twTotPathDel><twClkSkew dest = "4.504" src = "14.568">10.064</twClkSkew><twDelConst>0.020</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.244" fPhaseErr="0.271" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.399</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_9</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1702.380">dataclk</twSrcClk><twPathDel><twSite>SLICE_X0Y28.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc&lt;9&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y28.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.709</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y28.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg&lt;4&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc&lt;9&gt;_rt</twBEL><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_9</twBEL></twPathDel><twLogDel>0.740</twLogDel><twRouteDel>0.709</twRouteDel><twTotDel>1.449</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1702.400">SDRAM_FIFO_inst/c3_clk0</twDestClk><twPctLog>51.1</twPctLog><twPctRoute>48.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_10 (SLICE_X7Y32.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="92"><twConstPath anchorID="93" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-11.803</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_10</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_10</twDest><twTotPathDel>1.359</twTotPathDel><twClkSkew dest = "4.502" src = "14.567">10.065</twClkSkew><twDelConst>0.020</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.244" fPhaseErr="0.271" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.399</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_10</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_10</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X6Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1702.380">dataclk</twSrcClk><twPathDel><twSite>SLICE_X6Y32.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc&lt;10&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg&lt;10&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_10</twBEL></twPathDel><twLogDel>0.639</twLogDel><twRouteDel>0.720</twRouteDel><twTotDel>1.359</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1702.400">SDRAM_FIFO_inst/c3_clk0</twDestClk><twPctLog>47.0</twPctLog><twPctRoute>53.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in&quot; TS_SYS_CLK3 /
        1.5625 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y20.DIA18), 1 path
</twPathRptBanner><twPathRpt anchorID="94"><twConstPath anchorID="95" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.306</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_18</twSrc><twDest BELType="RAM">SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.303</twTotPathDel><twClkSkew dest = "0.068" src = "0.071">0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_18</twSrc><twDest BELType='RAM'>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.400">SDRAM_FIFO_inst/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X3Y43.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_21</twComp><twBEL>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_18</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y20.DIA18</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.158</twDelInfo><twComp>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_18</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X0Y20.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.145</twLogDel><twRouteDel>0.158</twRouteDel><twTotDel>0.303</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.400">SDRAM_FIFO_inst/c3_clk0</twDestClk><twPctLog>47.9</twPctLog><twPctRoute>52.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y20.DIA19), 1 path
</twPathRptBanner><twPathRpt anchorID="96"><twConstPath anchorID="97" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.377</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_19</twSrc><twDest BELType="RAM">SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.374</twTotPathDel><twClkSkew dest = "0.068" src = "0.071">0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_19</twSrc><twDest BELType='RAM'>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.400">SDRAM_FIFO_inst/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X3Y43.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_21</twComp><twBEL>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_19</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y20.DIA19</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.229</twDelInfo><twComp>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_19</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X0Y20.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.145</twLogDel><twRouteDel>0.229</twRouteDel><twTotDel>0.374</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.400">SDRAM_FIFO_inst/c3_clk0</twDestClk><twPctLog>38.8</twPctLog><twPctRoute>61.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y20.DIA20), 1 path
</twPathRptBanner><twPathRpt anchorID="98"><twConstPath anchorID="99" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.377</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_20</twSrc><twDest BELType="RAM">SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.374</twTotPathDel><twClkSkew dest = "0.068" src = "0.071">0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_20</twSrc><twDest BELType='RAM'>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.400">SDRAM_FIFO_inst/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X3Y43.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_21</twComp><twBEL>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_20</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y20.DIA20</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.229</twDelInfo><twComp>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_20</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X0Y20.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.145</twLogDel><twRouteDel>0.229</twRouteDel><twTotDel>0.374</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.400">SDRAM_FIFO_inst/c3_clk0</twDestClk><twPctLog>38.8</twPctLog><twPctRoute>61.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="100"><twPinLimitBanner>Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in&quot; TS_SYS_CLK3 /
        1.5625 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="101" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="2.830" period="6.400" constraintValue="6.400" deviceLimit="3.570" freqLimit="280.112" physResource="SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X0Y18.CLKA" clockNet="SDRAM_FIFO_inst/c3_clk0"/><twPinLimit anchorID="102" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="2.830" period="6.400" constraintValue="6.400" deviceLimit="3.570" freqLimit="280.112" physResource="SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X0Y20.CLKA" clockNet="SDRAM_FIFO_inst/c3_clk0"/><twPinLimit anchorID="103" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="2.830" period="6.400" constraintValue="6.400" deviceLimit="3.570" freqLimit="280.112" physResource="SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" logResource="SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" locationPin="RAMB16_X0Y24.CLKB" clockNet="SDRAM_FIFO_inst/c3_clk0"/></twPinLimitRpt></twConst><twConst anchorID="104" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="TIMESPEC &quot;TS_SYS_CLK3&quot; = PERIOD &quot;SYS_CLK3&quot;  10  ns HIGH 50 %;" ScopeName="">TS_variable_freq_clk_generator_inst_clkout_i = PERIOD TIMEGRP         &quot;variable_freq_clk_generator_inst_clkout_i&quot; TS_SYS_CLK3 / 0.84 HIGH         50%;</twConstName><twItemCnt>10936563</twItemCnt><twErrCntSetup>13</twErrCntSetup><twErrCntEndPt>16</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">3</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>7684</twEndPtCnt><twPathErrCnt>4537039</twPathErrCnt><twMinPer>14.868</twMinPer></twConstHead><twPathRptBanner iPaths="1767147" iCriticalPaths="1405807" sType="EndPoint">Paths for end point DAC_output_2/DAC_DIN (SLICE_X34Y87.A5), 1767147 paths
</twPathRptBanner><twPathRpt anchorID="105"><twConstPath anchorID="106" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.964</twSlack><twSrc BELType="FF">DAC_register_2_3</twSrc><twDest BELType="FF">DAC_output_2/DAC_DIN</twDest><twTotPathDel>14.777</twTotPathDel><twClkSkew dest = "0.581" src = "0.637">0.056</twClkSkew><twDelConst>11.904</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DAC_register_2_3</twSrc><twDest BELType='FF'>DAC_output_2/DAC_DIN</twDest><twLogLvls>19</twLogLvls><twSrcSite>SLICE_X27Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dataclk</twSrcClk><twPathDel><twSite>SLICE_X27Y86.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>DAC_register_2&lt;8&gt;</twComp><twBEL>DAC_register_2_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y86.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.737</twDelInfo><twComp>DAC_register_2&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y86.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>DAC_register_2&lt;1&gt;</twComp><twBEL>DAC_output_2/Madd_n0214_Madd_Madd_lut&lt;5&gt;</twBEL><twBEL>DAC_output_2/Madd_n0214_Madd_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y87.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_2/Madd_n0214_Madd_Madd_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y87.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>DAC_register_2&lt;6&gt;</twComp><twBEL>DAC_output_2/Madd_n0214_Madd_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y88.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>DAC_output_2/Madd_n0214_Madd_Madd_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y88.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>DAC_register_2&lt;9&gt;</twComp><twBEL>DAC_output_2/Madd_n0214_Madd_Madd_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y89.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_2/Madd_n0214_Madd_Madd_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y89.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>DAC_register_2&lt;10&gt;</twComp><twBEL>DAC_output_2/Madd_n0214_Madd_Madd_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y86.D4</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">1.105</twDelInfo><twComp>DAC_output_2/n0214&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y86.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>DAC_output_2/multiplier_in&lt;8&gt;</twComp><twBEL>DAC_output_2/Mmux_multiplier_in161</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y87.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.768</twDelInfo><twComp>DAC_output_2/multiplier_in&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y87.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>DAC_output_2/Msub_subtract_result_cy&lt;7&gt;</twComp><twBEL>DAC_output_2/Msub_subtract_result_lut&lt;5&gt;</twBEL><twBEL>DAC_output_2/Msub_subtract_result_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y88.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>DAC_output_2/Msub_subtract_result_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y88.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>DAC_output_2/Msub_subtract_result_cy&lt;11&gt;</twComp><twBEL>DAC_output_2/Msub_subtract_result_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y89.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_2/Msub_subtract_result_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y89.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>DAC_output_2/subtract_result&lt;15&gt;</twComp><twBEL>DAC_output_2/Msub_subtract_result_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y88.D2</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">0.853</twDelInfo><twComp>DAC_output_2/subtract_result&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y88.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed&lt;13&gt;</twComp><twBEL>DAC_output_2/Mmux_DAC_input_suppressed51</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y90.B4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y90.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed[15]_DAC_input_suppressed[10]_MUX_607_o</twComp><twBEL>DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o7111</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y89.A5</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o711</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y89.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed[15]_DAC_input_suppressed[3]_MUX_670_o</twComp><twBEL>DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o712</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y89.B6</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o71</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y89.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed[15]_DAC_input_suppressed[3]_MUX_670_o</twComp><twBEL>DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o73</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y88.B5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y88.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed[15]_DAC_input_suppressed[5]_MUX_668_o</twComp><twBEL>DAC_output_2/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_673_o151</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y88.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed[15]_DAC_input_suppressed[5]_MUX_668_o</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y88.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed[15]_DAC_input_suppressed[5]_MUX_668_o</twComp><twBEL>DAC_output_2/Mmux_DAC_input_scaled&lt;12&gt;_3</twBEL><twBEL>DAC_output_2/Mmux_DAC_input_scaled&lt;12&gt;_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y84.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.898</twDelInfo><twComp>DAC_output_2/DAC_input_scaled&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y84.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>DAC_output_2/SF131</twComp><twBEL>DAC_output_2/SF1312</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y84.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>DAC_output_2/SF1312</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y84.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>DAC_output_2/SF131</twComp><twBEL>DAC_output_2/SF1313</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y91.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.993</twDelInfo><twComp>DAC_output_2/SF131</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed[15]_DAC_input_suppressed[4]_MUX_669_o</twComp><twBEL>DAC_output_2/main_state[31]_GND_66_o_Select_53_o14</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y87.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.764</twDelInfo><twComp>DAC_output_2/main_state[31]_GND_66_o_Select_53_o14</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y87.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>DAC_output_2/DAC_DIN</twComp><twBEL>DAC_output_2/main_state[31]_GND_66_o_Select_53_o16</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y87.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>DAC_output_2/main_state[31]_GND_66_o_Select_53_o16</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y87.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>DAC_output_2/DAC_DIN</twComp><twBEL>DAC_output_2/main_state[31]_GND_66_o_Select_53_o17</twBEL><twBEL>DAC_output_2/DAC_DIN</twBEL></twPathDel><twLogDel>5.653</twLogDel><twRouteDel>9.124</twRouteDel><twTotDel>14.777</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.904">dataclk</twDestClk><twPctLog>38.3</twPctLog><twPctRoute>61.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="107"><twConstPath anchorID="108" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.919</twSlack><twSrc BELType="FF">DAC_register_2_5</twSrc><twDest BELType="FF">DAC_output_2/DAC_DIN</twDest><twTotPathDel>14.732</twTotPathDel><twClkSkew dest = "0.581" src = "0.637">0.056</twClkSkew><twDelConst>11.904</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DAC_register_2_5</twSrc><twDest BELType='FF'>DAC_output_2/DAC_DIN</twDest><twLogLvls>19</twLogLvls><twSrcSite>SLICE_X26Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dataclk</twSrcClk><twPathDel><twSite>SLICE_X26Y86.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>DAC_register_2&lt;1&gt;</twComp><twBEL>DAC_register_2_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y86.DX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.971</twDelInfo><twComp>DAC_register_2&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y86.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.109</twDelInfo><twComp>DAC_register_2&lt;1&gt;</twComp><twBEL>DAC_output_2/Madd_n0214_Madd_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y87.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_2/Madd_n0214_Madd_Madd_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y87.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>DAC_register_2&lt;6&gt;</twComp><twBEL>DAC_output_2/Madd_n0214_Madd_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y88.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>DAC_output_2/Madd_n0214_Madd_Madd_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y88.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>DAC_register_2&lt;9&gt;</twComp><twBEL>DAC_output_2/Madd_n0214_Madd_Madd_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y89.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_2/Madd_n0214_Madd_Madd_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y89.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>DAC_register_2&lt;10&gt;</twComp><twBEL>DAC_output_2/Madd_n0214_Madd_Madd_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y86.D4</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">1.105</twDelInfo><twComp>DAC_output_2/n0214&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y86.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>DAC_output_2/multiplier_in&lt;8&gt;</twComp><twBEL>DAC_output_2/Mmux_multiplier_in161</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y87.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.768</twDelInfo><twComp>DAC_output_2/multiplier_in&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y87.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>DAC_output_2/Msub_subtract_result_cy&lt;7&gt;</twComp><twBEL>DAC_output_2/Msub_subtract_result_lut&lt;5&gt;</twBEL><twBEL>DAC_output_2/Msub_subtract_result_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y88.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>DAC_output_2/Msub_subtract_result_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y88.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>DAC_output_2/Msub_subtract_result_cy&lt;11&gt;</twComp><twBEL>DAC_output_2/Msub_subtract_result_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y89.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_2/Msub_subtract_result_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y89.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>DAC_output_2/subtract_result&lt;15&gt;</twComp><twBEL>DAC_output_2/Msub_subtract_result_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y88.D2</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">0.853</twDelInfo><twComp>DAC_output_2/subtract_result&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y88.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed&lt;13&gt;</twComp><twBEL>DAC_output_2/Mmux_DAC_input_suppressed51</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y90.B4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y90.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed[15]_DAC_input_suppressed[10]_MUX_607_o</twComp><twBEL>DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o7111</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y89.A5</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o711</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y89.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed[15]_DAC_input_suppressed[3]_MUX_670_o</twComp><twBEL>DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o712</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y89.B6</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o71</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y89.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed[15]_DAC_input_suppressed[3]_MUX_670_o</twComp><twBEL>DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o73</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y88.B5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y88.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed[15]_DAC_input_suppressed[5]_MUX_668_o</twComp><twBEL>DAC_output_2/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_673_o151</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y88.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed[15]_DAC_input_suppressed[5]_MUX_668_o</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y88.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed[15]_DAC_input_suppressed[5]_MUX_668_o</twComp><twBEL>DAC_output_2/Mmux_DAC_input_scaled&lt;12&gt;_3</twBEL><twBEL>DAC_output_2/Mmux_DAC_input_scaled&lt;12&gt;_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y84.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.898</twDelInfo><twComp>DAC_output_2/DAC_input_scaled&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y84.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>DAC_output_2/SF131</twComp><twBEL>DAC_output_2/SF1312</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y84.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>DAC_output_2/SF1312</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y84.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>DAC_output_2/SF131</twComp><twBEL>DAC_output_2/SF1313</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y91.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.993</twDelInfo><twComp>DAC_output_2/SF131</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed[15]_DAC_input_suppressed[4]_MUX_669_o</twComp><twBEL>DAC_output_2/main_state[31]_GND_66_o_Select_53_o14</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y87.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.764</twDelInfo><twComp>DAC_output_2/main_state[31]_GND_66_o_Select_53_o14</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y87.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>DAC_output_2/DAC_DIN</twComp><twBEL>DAC_output_2/main_state[31]_GND_66_o_Select_53_o16</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y87.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>DAC_output_2/main_state[31]_GND_66_o_Select_53_o16</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y87.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>DAC_output_2/DAC_DIN</twComp><twBEL>DAC_output_2/main_state[31]_GND_66_o_Select_53_o17</twBEL><twBEL>DAC_output_2/DAC_DIN</twBEL></twPathDel><twLogDel>5.374</twLogDel><twRouteDel>9.358</twRouteDel><twTotDel>14.732</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.904">dataclk</twDestClk><twPctLog>36.5</twPctLog><twPctRoute>63.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="109"><twConstPath anchorID="110" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.913</twSlack><twSrc BELType="FF">DAC_register_2_3</twSrc><twDest BELType="FF">DAC_output_2/DAC_DIN</twDest><twTotPathDel>14.726</twTotPathDel><twClkSkew dest = "0.581" src = "0.637">0.056</twClkSkew><twDelConst>11.904</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DAC_register_2_3</twSrc><twDest BELType='FF'>DAC_output_2/DAC_DIN</twDest><twLogLvls>19</twLogLvls><twSrcSite>SLICE_X27Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dataclk</twSrcClk><twPathDel><twSite>SLICE_X27Y86.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>DAC_register_2&lt;8&gt;</twComp><twBEL>DAC_register_2_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y86.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.737</twDelInfo><twComp>DAC_register_2&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y86.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>DAC_register_2&lt;1&gt;</twComp><twBEL>DAC_output_2/Madd_n0214_Madd_Madd_lut&lt;5&gt;</twBEL><twBEL>DAC_output_2/Madd_n0214_Madd_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y87.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_2/Madd_n0214_Madd_Madd_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y87.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>DAC_register_2&lt;6&gt;</twComp><twBEL>DAC_output_2/Madd_n0214_Madd_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y88.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>DAC_output_2/Madd_n0214_Madd_Madd_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y88.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>DAC_register_2&lt;9&gt;</twComp><twBEL>DAC_output_2/Madd_n0214_Madd_Madd_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y89.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_2/Madd_n0214_Madd_Madd_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y89.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>DAC_register_2&lt;10&gt;</twComp><twBEL>DAC_output_2/Madd_n0214_Madd_Madd_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y86.D4</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">1.105</twDelInfo><twComp>DAC_output_2/n0214&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y86.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>DAC_output_2/multiplier_in&lt;8&gt;</twComp><twBEL>DAC_output_2/Mmux_multiplier_in161</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y87.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.768</twDelInfo><twComp>DAC_output_2/multiplier_in&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y87.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>DAC_output_2/Msub_subtract_result_cy&lt;7&gt;</twComp><twBEL>DAC_output_2/Msub_subtract_result_lut&lt;5&gt;</twBEL><twBEL>DAC_output_2/Msub_subtract_result_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y88.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>DAC_output_2/Msub_subtract_result_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y88.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>DAC_output_2/Msub_subtract_result_cy&lt;11&gt;</twComp><twBEL>DAC_output_2/Msub_subtract_result_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y89.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_2/Msub_subtract_result_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y89.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>DAC_output_2/subtract_result&lt;15&gt;</twComp><twBEL>DAC_output_2/Msub_subtract_result_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y88.D2</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">0.853</twDelInfo><twComp>DAC_output_2/subtract_result&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y88.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed&lt;13&gt;</twComp><twBEL>DAC_output_2/Mmux_DAC_input_suppressed51</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y90.B4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y90.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed[15]_DAC_input_suppressed[10]_MUX_607_o</twComp><twBEL>DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o7111</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y89.A5</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o711</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y89.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed[15]_DAC_input_suppressed[3]_MUX_670_o</twComp><twBEL>DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o712</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y89.B6</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o71</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y89.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed[15]_DAC_input_suppressed[3]_MUX_670_o</twComp><twBEL>DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o73</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y90.A5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y90.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed[15]_DAC_input_suppressed[10]_MUX_621_o</twComp><twBEL>DAC_output_2/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_673_o161</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y90.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.347</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed[15]_DAC_input_suppressed[6]_MUX_667_o</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y90.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed[15]_DAC_input_suppressed[9]_MUX_622_o</twComp><twBEL>DAC_output_2/Mmux_DAC_input_scaled&lt;13&gt;_3</twBEL><twBEL>DAC_output_2/Mmux_DAC_input_scaled&lt;13&gt;_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y84.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>DAC_output_2/DAC_input_scaled&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y84.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>DAC_output_2/SF131</twComp><twBEL>DAC_output_2/SF1312</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y84.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>DAC_output_2/SF1312</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y84.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>DAC_output_2/SF131</twComp><twBEL>DAC_output_2/SF1313</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y91.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.993</twDelInfo><twComp>DAC_output_2/SF131</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed[15]_DAC_input_suppressed[4]_MUX_669_o</twComp><twBEL>DAC_output_2/main_state[31]_GND_66_o_Select_53_o14</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y87.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.764</twDelInfo><twComp>DAC_output_2/main_state[31]_GND_66_o_Select_53_o14</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y87.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>DAC_output_2/DAC_DIN</twComp><twBEL>DAC_output_2/main_state[31]_GND_66_o_Select_53_o16</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y87.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>DAC_output_2/main_state[31]_GND_66_o_Select_53_o16</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y87.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>DAC_output_2/DAC_DIN</twComp><twBEL>DAC_output_2/main_state[31]_GND_66_o_Select_53_o17</twBEL><twBEL>DAC_output_2/DAC_DIN</twBEL></twPathDel><twLogDel>5.672</twLogDel><twRouteDel>9.054</twRouteDel><twTotDel>14.726</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.904">dataclk</twDestClk><twPctLog>38.5</twPctLog><twPctRoute>61.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1767147" iCriticalPaths="942472" sType="EndPoint">Paths for end point DAC_output_1/DAC_DIN (SLICE_X35Y83.A5), 1767147 paths
</twPathRptBanner><twPathRpt anchorID="111"><twConstPath anchorID="112" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.909</twSlack><twSrc BELType="FF">DAC_register_1_3</twSrc><twDest BELType="FF">DAC_output_1/DAC_DIN</twDest><twTotPathDel>13.727</twTotPathDel><twClkSkew dest = "0.589" src = "0.640">0.051</twClkSkew><twDelConst>11.904</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DAC_register_1_3</twSrc><twDest BELType='FF'>DAC_output_1/DAC_DIN</twDest><twLogLvls>19</twLogLvls><twSrcSite>SLICE_X37Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dataclk</twSrcClk><twPathDel><twSite>SLICE_X37Y71.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>DAC_register_1&lt;3&gt;</twComp><twBEL>DAC_register_1_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y71.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.979</twDelInfo><twComp>DAC_register_1&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y71.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>DAC_register_1&lt;6&gt;</twComp><twBEL>DAC_output_1/Madd_n0214_Madd_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y72.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>DAC_output_1/Madd_n0214_Madd_Madd_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y72.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>DAC_register_1&lt;5&gt;</twComp><twBEL>DAC_output_1/Madd_n0214_Madd_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y73.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_1/Madd_n0214_Madd_Madd_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y73.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>DAC_register_1&lt;9&gt;</twComp><twBEL>DAC_output_1/Madd_n0214_Madd_Madd_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y74.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_1/Madd_n0214_Madd_Madd_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y74.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>DAC_register_1&lt;8&gt;</twComp><twBEL>DAC_output_1/Madd_n0214_Madd_Madd_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y73.D4</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">0.796</twDelInfo><twComp>DAC_output_1/n0214&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y73.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_1/multiplier_in&lt;6&gt;</twComp><twBEL>DAC_output_1/Mmux_multiplier_in151</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y73.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>DAC_output_1/multiplier_in&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y73.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>DAC_register_1&lt;10&gt;</twComp><twBEL>DAC_output_1/Msub_subtract_result_lut&lt;4&gt;</twBEL><twBEL>DAC_output_1/Msub_subtract_result_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y74.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_1/Msub_subtract_result_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y74.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>DAC_output_1/Msub_subtract_result_cy&lt;11&gt;</twComp><twBEL>DAC_output_1/Msub_subtract_result_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_1/Msub_subtract_result_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y75.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>DAC_output_1/subtract_result&lt;15&gt;</twComp><twBEL>DAC_output_1/Msub_subtract_result_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y76.B3</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">0.974</twDelInfo><twComp>DAC_output_1/subtract_result&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y76.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[12]_MUX_577_o</twComp><twBEL>DAC_output_1/Mmux_DAC_input_suppressed41</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y77.D4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.810</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y77.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o711</twComp><twBEL>DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o7111</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y77.C6</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o711</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y77.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o711</twComp><twBEL>DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o712</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y79.A6</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o71</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>DAC_output_1/Mmux_DAC_input_scaled&lt;0&gt;_3</twComp><twBEL>DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o73</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y78.B6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.420</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y78.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>DAC_thresh_pol_6</twComp><twBEL>DAC_output_1/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_673_o171</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y78.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[7]_MUX_666_o</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y78.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>DAC_thresh_pol_6</twComp><twBEL>DAC_output_1/Mmux_DAC_input_scaled&lt;14&gt;_3</twBEL><twBEL>DAC_output_1/Mmux_DAC_input_scaled&lt;14&gt;_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y84.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.883</twDelInfo><twComp>DAC_output_1/DAC_input_scaled&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y84.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>DAC_output_2/SF131</twComp><twBEL>DAC_output_1/SF1312</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y84.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.540</twDelInfo><twComp>DAC_output_1/SF1312</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y84.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>DAC_output_2/SF131</twComp><twBEL>DAC_output_1/SF1313</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y81.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.663</twDelInfo><twComp>DAC_output_1/SF131</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y81.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_1/main_state[31]_GND_66_o_Select_53_o11</twComp><twBEL>DAC_output_1/main_state[31]_GND_66_o_Select_53_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y83.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>DAC_output_1/main_state[31]_GND_66_o_Select_53_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y83.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_1/DAC_DIN</twComp><twBEL>DAC_output_1/main_state[31]_GND_66_o_Select_53_o13</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y83.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>DAC_output_1/main_state[31]_GND_66_o_Select_53_o13</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y83.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>DAC_output_1/DAC_DIN</twComp><twBEL>DAC_output_1/main_state[31]_GND_66_o_Select_53_o14</twBEL><twBEL>DAC_output_1/DAC_DIN</twBEL></twPathDel><twLogDel>5.394</twLogDel><twRouteDel>8.333</twRouteDel><twTotDel>13.727</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.904">dataclk</twDestClk><twPctLog>39.3</twPctLog><twPctRoute>60.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="113"><twConstPath anchorID="114" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.880</twSlack><twSrc BELType="FF">DAC_register_1_3</twSrc><twDest BELType="FF">DAC_output_1/DAC_DIN</twDest><twTotPathDel>13.698</twTotPathDel><twClkSkew dest = "0.589" src = "0.640">0.051</twClkSkew><twDelConst>11.904</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DAC_register_1_3</twSrc><twDest BELType='FF'>DAC_output_1/DAC_DIN</twDest><twLogLvls>19</twLogLvls><twSrcSite>SLICE_X37Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dataclk</twSrcClk><twPathDel><twSite>SLICE_X37Y71.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>DAC_register_1&lt;3&gt;</twComp><twBEL>DAC_register_1_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y71.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.979</twDelInfo><twComp>DAC_register_1&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y71.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>DAC_register_1&lt;6&gt;</twComp><twBEL>DAC_output_1/Madd_n0214_Madd_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y72.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>DAC_output_1/Madd_n0214_Madd_Madd_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y72.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>DAC_register_1&lt;5&gt;</twComp><twBEL>DAC_output_1/Madd_n0214_Madd_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y73.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_1/Madd_n0214_Madd_Madd_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y73.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>DAC_register_1&lt;9&gt;</twComp><twBEL>DAC_output_1/Madd_n0214_Madd_Madd_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y74.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_1/Madd_n0214_Madd_Madd_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y74.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>DAC_register_1&lt;8&gt;</twComp><twBEL>DAC_output_1/Madd_n0214_Madd_Madd_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y73.D4</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">0.796</twDelInfo><twComp>DAC_output_1/n0214&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y73.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_1/multiplier_in&lt;6&gt;</twComp><twBEL>DAC_output_1/Mmux_multiplier_in151</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y73.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>DAC_output_1/multiplier_in&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y73.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>DAC_register_1&lt;10&gt;</twComp><twBEL>DAC_output_1/Msub_subtract_result_lut&lt;4&gt;</twBEL><twBEL>DAC_output_1/Msub_subtract_result_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y74.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_1/Msub_subtract_result_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y74.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>DAC_output_1/Msub_subtract_result_cy&lt;11&gt;</twComp><twBEL>DAC_output_1/Msub_subtract_result_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_1/Msub_subtract_result_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y75.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>DAC_output_1/subtract_result&lt;15&gt;</twComp><twBEL>DAC_output_1/Msub_subtract_result_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y76.B3</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">0.974</twDelInfo><twComp>DAC_output_1/subtract_result&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y76.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[12]_MUX_577_o</twComp><twBEL>DAC_output_1/Mmux_DAC_input_suppressed41</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y77.D4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.810</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y77.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o711</twComp><twBEL>DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o7111</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y77.C6</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o711</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y77.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o711</twComp><twBEL>DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o712</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y79.A6</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o71</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>DAC_output_1/Mmux_DAC_input_scaled&lt;0&gt;_3</twComp><twBEL>DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o73</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y78.B6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y78.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[5]_MUX_668_o</twComp><twBEL>DAC_output_1/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_673_o151</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y78.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[5]_MUX_668_o</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y78.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[5]_MUX_668_o</twComp><twBEL>DAC_output_1/Mmux_DAC_input_scaled&lt;12&gt;_3</twBEL><twBEL>DAC_output_1/Mmux_DAC_input_scaled&lt;12&gt;_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y84.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.019</twDelInfo><twComp>DAC_output_1/DAC_input_scaled&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y84.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>DAC_output_2/SF131</twComp><twBEL>DAC_output_1/SF1312</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y84.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.540</twDelInfo><twComp>DAC_output_1/SF1312</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y84.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>DAC_output_2/SF131</twComp><twBEL>DAC_output_1/SF1313</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y81.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.663</twDelInfo><twComp>DAC_output_1/SF131</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y81.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_1/main_state[31]_GND_66_o_Select_53_o11</twComp><twBEL>DAC_output_1/main_state[31]_GND_66_o_Select_53_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y83.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>DAC_output_1/main_state[31]_GND_66_o_Select_53_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y83.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_1/DAC_DIN</twComp><twBEL>DAC_output_1/main_state[31]_GND_66_o_Select_53_o13</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y83.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>DAC_output_1/main_state[31]_GND_66_o_Select_53_o13</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y83.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>DAC_output_1/DAC_DIN</twComp><twBEL>DAC_output_1/main_state[31]_GND_66_o_Select_53_o14</twBEL><twBEL>DAC_output_1/DAC_DIN</twBEL></twPathDel><twLogDel>5.348</twLogDel><twRouteDel>8.350</twRouteDel><twTotDel>13.698</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.904">dataclk</twDestClk><twPctLog>39.0</twPctLog><twPctRoute>61.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="115"><twConstPath anchorID="116" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.843</twSlack><twSrc BELType="FF">DAC_register_1_3</twSrc><twDest BELType="FF">DAC_output_1/DAC_DIN</twDest><twTotPathDel>13.661</twTotPathDel><twClkSkew dest = "0.589" src = "0.640">0.051</twClkSkew><twDelConst>11.904</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DAC_register_1_3</twSrc><twDest BELType='FF'>DAC_output_1/DAC_DIN</twDest><twLogLvls>19</twLogLvls><twSrcSite>SLICE_X37Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dataclk</twSrcClk><twPathDel><twSite>SLICE_X37Y71.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>DAC_register_1&lt;3&gt;</twComp><twBEL>DAC_register_1_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y71.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.979</twDelInfo><twComp>DAC_register_1&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y71.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>DAC_register_1&lt;6&gt;</twComp><twBEL>DAC_output_1/Madd_n0214_Madd_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y72.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>DAC_output_1/Madd_n0214_Madd_Madd_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y72.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>DAC_register_1&lt;5&gt;</twComp><twBEL>DAC_output_1/Madd_n0214_Madd_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y73.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_1/Madd_n0214_Madd_Madd_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y73.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>DAC_register_1&lt;9&gt;</twComp><twBEL>DAC_output_1/Madd_n0214_Madd_Madd_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y74.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_1/Madd_n0214_Madd_Madd_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y74.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>DAC_register_1&lt;8&gt;</twComp><twBEL>DAC_output_1/Madd_n0214_Madd_Madd_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y72.C6</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">0.703</twDelInfo><twComp>DAC_output_1/n0214&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y72.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_register_1&lt;4&gt;</twComp><twBEL>DAC_output_1/Mmux_HPF_output131</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y73.CX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>DAC_output_1/HPF_output&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y73.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>DAC_register_1&lt;10&gt;</twComp><twBEL>DAC_output_1/Msub_subtract_result_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y74.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_1/Msub_subtract_result_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y74.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>DAC_output_1/Msub_subtract_result_cy&lt;11&gt;</twComp><twBEL>DAC_output_1/Msub_subtract_result_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_1/Msub_subtract_result_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y75.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>DAC_output_1/subtract_result&lt;15&gt;</twComp><twBEL>DAC_output_1/Msub_subtract_result_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y76.B3</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">0.974</twDelInfo><twComp>DAC_output_1/subtract_result&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y76.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[12]_MUX_577_o</twComp><twBEL>DAC_output_1/Mmux_DAC_input_suppressed41</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y77.D4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.810</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y77.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o711</twComp><twBEL>DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o7111</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y77.C6</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o711</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y77.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o711</twComp><twBEL>DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o712</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y79.A6</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o71</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>DAC_output_1/Mmux_DAC_input_scaled&lt;0&gt;_3</twComp><twBEL>DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o73</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y78.B6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.420</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y78.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>DAC_thresh_pol_6</twComp><twBEL>DAC_output_1/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_673_o171</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y78.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[7]_MUX_666_o</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y78.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>DAC_thresh_pol_6</twComp><twBEL>DAC_output_1/Mmux_DAC_input_scaled&lt;14&gt;_3</twBEL><twBEL>DAC_output_1/Mmux_DAC_input_scaled&lt;14&gt;_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y84.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.883</twDelInfo><twComp>DAC_output_1/DAC_input_scaled&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y84.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>DAC_output_2/SF131</twComp><twBEL>DAC_output_1/SF1312</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y84.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.540</twDelInfo><twComp>DAC_output_1/SF1312</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y84.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>DAC_output_2/SF131</twComp><twBEL>DAC_output_1/SF1313</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y81.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.663</twDelInfo><twComp>DAC_output_1/SF131</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y81.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_1/main_state[31]_GND_66_o_Select_53_o11</twComp><twBEL>DAC_output_1/main_state[31]_GND_66_o_Select_53_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y83.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>DAC_output_1/main_state[31]_GND_66_o_Select_53_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y83.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_1/DAC_DIN</twComp><twBEL>DAC_output_1/main_state[31]_GND_66_o_Select_53_o13</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y83.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>DAC_output_1/main_state[31]_GND_66_o_Select_53_o13</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y83.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>DAC_output_1/DAC_DIN</twComp><twBEL>DAC_output_1/main_state[31]_GND_66_o_Select_53_o14</twBEL><twBEL>DAC_output_1/DAC_DIN</twBEL></twPathDel><twLogDel>5.037</twLogDel><twRouteDel>8.624</twRouteDel><twTotDel>13.661</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.904">dataclk</twDestClk><twPctLog>36.9</twPctLog><twPctRoute>63.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1089819" iCriticalPaths="466794" sType="EndPoint">Paths for end point DAC_output_7/DAC_DIN (SLICE_X34Y101.A5), 1089819 paths
</twPathRptBanner><twPathRpt anchorID="117"><twConstPath anchorID="118" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.832</twSlack><twSrc BELType="FF">DAC_register_7_4</twSrc><twDest BELType="FF">DAC_output_7/DAC_DIN</twDest><twTotPathDel>13.658</twTotPathDel><twClkSkew dest = "0.588" src = "0.631">0.043</twClkSkew><twDelConst>11.904</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DAC_register_7_4</twSrc><twDest BELType='FF'>DAC_output_7/DAC_DIN</twDest><twLogLvls>19</twLogLvls><twSrcSite>SLICE_X26Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dataclk</twSrcClk><twPathDel><twSite>SLICE_X26Y98.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>DAC_register_7&lt;4&gt;</twComp><twBEL>DAC_register_7_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y97.C3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>DAC_register_7&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y97.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>DAC_thresh_8&lt;12&gt;</twComp><twBEL>DAC_output_7/Madd_n0214_Madd_Madd_lut&lt;6&gt;</twBEL><twBEL>DAC_output_7/Madd_n0214_Madd_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y98.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_7/Madd_n0214_Madd_Madd_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y98.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>DAC_register_7&lt;4&gt;</twComp><twBEL>DAC_output_7/Madd_n0214_Madd_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y99.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_7/Madd_n0214_Madd_Madd_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y99.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>DAC_output_7/Madd_n0214_Madd_Madd_cy&lt;15&gt;</twComp><twBEL>DAC_output_7/Madd_n0214_Madd_Madd_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y100.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_7/Madd_n0214_Madd_Madd_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y100.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>DAC_register_7&lt;11&gt;</twComp><twBEL>DAC_output_7/Madd_n0214_Madd_Madd_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y100.D2</twSite><twDelType>net</twDelType><twFanCnt>50</twFanCnt><twDelInfo twEdge="twRising">0.886</twDelInfo><twComp>DAC_output_7/n0214&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y100.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>DAC_register_7&lt;11&gt;</twComp><twBEL>DAC_output_7/Mmux_HPF_output111</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y99.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.671</twDelInfo><twComp>DAC_output_7/HPF_output&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y99.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.281</twDelInfo><twComp>DAC_output_7/Msub_subtract_result_cy&lt;7&gt;</twComp><twBEL>DAC_output_7/Msub_subtract_result_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y100.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_7/Msub_subtract_result_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y100.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>DAC_output_7/Msub_subtract_result_cy&lt;11&gt;</twComp><twBEL>DAC_output_7/Msub_subtract_result_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y101.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_7/Msub_subtract_result_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y101.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>DAC_output_7/subtract_result&lt;15&gt;</twComp><twBEL>DAC_output_7/Msub_subtract_result_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y101.B5</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">0.646</twDelInfo><twComp>DAC_output_7/subtract_result&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y101.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_7/DAC_input_suppressed[15]_DAC_input_suppressed[12]_MUX_577_o</twComp><twBEL>DAC_output_7/Mmux_DAC_input_suppressed41</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y101.D3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.617</twDelInfo><twComp>DAC_output_7/DAC_input_suppressed&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y101.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o711</twComp><twBEL>DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o7111</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y101.C6</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o711</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y101.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o711</twComp><twBEL>DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o712</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y98.A4</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.827</twDelInfo><twComp>DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o71</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y98.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>DAC_register_7&lt;8&gt;</twComp><twBEL>DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o73</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y101.B6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y101.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>DAC_output_7/DAC_input_suppressed[15]_DAC_input_suppressed[5]_MUX_668_o</twComp><twBEL>DAC_output_7/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_673_o151</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y101.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>DAC_output_7/DAC_input_suppressed[15]_DAC_input_suppressed[5]_MUX_668_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y101.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>DAC_output_7/DAC_input_suppressed[15]_DAC_input_suppressed[5]_MUX_668_o</twComp><twBEL>DAC_output_7/Mmux_DAC_input_scaled&lt;12&gt;_3</twBEL><twBEL>DAC_output_7/Mmux_DAC_input_scaled&lt;12&gt;_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y102.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.182</twDelInfo><twComp>DAC_output_7/DAC_input_scaled&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y102.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_3/state_clk</twComp><twBEL>DAC_output_7/SF1312</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y102.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>DAC_output_7/SF1312</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y102.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>DAC_output_3/state_clk</twComp><twBEL>DAC_output_7/SF1313</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y101.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.422</twDelInfo><twComp>DAC_output_7/SF131</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y101.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>DAC_output_7/main_state[31]_GND_66_o_Select_53_o13</twComp><twBEL>DAC_output_7/main_state[31]_GND_66_o_Select_53_o15</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y101.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>DAC_output_7/main_state[31]_GND_66_o_Select_53_o15</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y101.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>DAC_output_7/DAC_DIN</twComp><twBEL>DAC_output_7/main_state[31]_GND_66_o_Select_53_o16</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y101.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>DAC_output_7/main_state[31]_GND_66_o_Select_53_o16</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y101.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>DAC_output_7/DAC_DIN</twComp><twBEL>DAC_output_7/main_state[31]_GND_66_o_Select_53_o17</twBEL><twBEL>DAC_output_7/DAC_DIN</twBEL></twPathDel><twLogDel>5.384</twLogDel><twRouteDel>8.274</twRouteDel><twTotDel>13.658</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.904">dataclk</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="119"><twConstPath anchorID="120" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.793</twSlack><twSrc BELType="FF">DAC_register_7_4</twSrc><twDest BELType="FF">DAC_output_7/DAC_DIN</twDest><twTotPathDel>13.619</twTotPathDel><twClkSkew dest = "0.588" src = "0.631">0.043</twClkSkew><twDelConst>11.904</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DAC_register_7_4</twSrc><twDest BELType='FF'>DAC_output_7/DAC_DIN</twDest><twLogLvls>19</twLogLvls><twSrcSite>SLICE_X26Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dataclk</twSrcClk><twPathDel><twSite>SLICE_X26Y98.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>DAC_register_7&lt;4&gt;</twComp><twBEL>DAC_register_7_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y97.C3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>DAC_register_7&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y97.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>DAC_thresh_8&lt;12&gt;</twComp><twBEL>DAC_output_7/Madd_n0214_Madd_Madd_lut&lt;6&gt;</twBEL><twBEL>DAC_output_7/Madd_n0214_Madd_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y98.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_7/Madd_n0214_Madd_Madd_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y98.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>DAC_register_7&lt;4&gt;</twComp><twBEL>DAC_output_7/Madd_n0214_Madd_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y99.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_7/Madd_n0214_Madd_Madd_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y99.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>DAC_output_7/Madd_n0214_Madd_Madd_cy&lt;15&gt;</twComp><twBEL>DAC_output_7/Madd_n0214_Madd_Madd_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y100.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_7/Madd_n0214_Madd_Madd_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y100.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>DAC_register_7&lt;11&gt;</twComp><twBEL>DAC_output_7/Madd_n0214_Madd_Madd_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y100.D2</twSite><twDelType>net</twDelType><twFanCnt>50</twFanCnt><twDelInfo twEdge="twRising">0.886</twDelInfo><twComp>DAC_output_7/n0214&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y100.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>DAC_register_7&lt;11&gt;</twComp><twBEL>DAC_output_7/Mmux_HPF_output111</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y99.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.671</twDelInfo><twComp>DAC_output_7/HPF_output&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y99.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.281</twDelInfo><twComp>DAC_output_7/Msub_subtract_result_cy&lt;7&gt;</twComp><twBEL>DAC_output_7/Msub_subtract_result_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y100.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_7/Msub_subtract_result_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y100.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>DAC_output_7/Msub_subtract_result_cy&lt;11&gt;</twComp><twBEL>DAC_output_7/Msub_subtract_result_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y101.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_7/Msub_subtract_result_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y101.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>DAC_output_7/subtract_result&lt;15&gt;</twComp><twBEL>DAC_output_7/Msub_subtract_result_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y101.B5</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">0.646</twDelInfo><twComp>DAC_output_7/subtract_result&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y101.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_7/DAC_input_suppressed[15]_DAC_input_suppressed[12]_MUX_577_o</twComp><twBEL>DAC_output_7/Mmux_DAC_input_suppressed41</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y101.D3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.617</twDelInfo><twComp>DAC_output_7/DAC_input_suppressed&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y101.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o711</twComp><twBEL>DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o7111</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y101.C6</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o711</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y101.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o711</twComp><twBEL>DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o712</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y98.A4</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.827</twDelInfo><twComp>DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o71</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y98.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>DAC_register_7&lt;8&gt;</twComp><twBEL>DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o73</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y101.B6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y101.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>DAC_output_7/DAC_input_suppressed[15]_DAC_input_suppressed[5]_MUX_668_o</twComp><twBEL>DAC_output_7/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_673_o151</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y101.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>DAC_output_7/DAC_input_suppressed[15]_DAC_input_suppressed[5]_MUX_668_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y101.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>DAC_output_7/DAC_input_suppressed[15]_DAC_input_suppressed[5]_MUX_668_o</twComp><twBEL>DAC_output_7/Mmux_DAC_input_scaled&lt;12&gt;_3</twBEL><twBEL>DAC_output_7/Mmux_DAC_input_scaled&lt;12&gt;_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y102.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.182</twDelInfo><twComp>DAC_output_7/DAC_input_scaled&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y102.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_3/state_clk</twComp><twBEL>DAC_output_7/SF1312</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y102.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>DAC_output_7/SF1312</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y102.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>DAC_output_3/state_clk</twComp><twBEL>DAC_output_7/SF1313</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y101.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>DAC_output_7/SF131</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y101.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_7/main_state[31]_GND_66_o_Select_53_o7</twComp><twBEL>DAC_output_7/main_state[31]_GND_66_o_Select_53_o14</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y101.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.347</twDelInfo><twComp>DAC_output_7/main_state[31]_GND_66_o_Select_53_o14</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y101.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>DAC_output_7/DAC_DIN</twComp><twBEL>DAC_output_7/main_state[31]_GND_66_o_Select_53_o16</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y101.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>DAC_output_7/main_state[31]_GND_66_o_Select_53_o16</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y101.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>DAC_output_7/DAC_DIN</twComp><twBEL>DAC_output_7/main_state[31]_GND_66_o_Select_53_o17</twBEL><twBEL>DAC_output_7/DAC_DIN</twBEL></twPathDel><twLogDel>5.408</twLogDel><twRouteDel>8.211</twRouteDel><twTotDel>13.619</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.904">dataclk</twDestClk><twPctLog>39.7</twPctLog><twPctRoute>60.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="121"><twConstPath anchorID="122" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.782</twSlack><twSrc BELType="FF">DAC_register_7_5</twSrc><twDest BELType="FF">DAC_output_7/DAC_DIN</twDest><twTotPathDel>13.608</twTotPathDel><twClkSkew dest = "0.588" src = "0.631">0.043</twClkSkew><twDelConst>11.904</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DAC_register_7_5</twSrc><twDest BELType='FF'>DAC_output_7/DAC_DIN</twDest><twLogLvls>19</twLogLvls><twSrcSite>SLICE_X26Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dataclk</twSrcClk><twPathDel><twSite>SLICE_X26Y98.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>DAC_register_7&lt;4&gt;</twComp><twBEL>DAC_register_7_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y97.DX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.767</twDelInfo><twComp>DAC_register_7&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y97.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.109</twDelInfo><twComp>DAC_thresh_8&lt;12&gt;</twComp><twBEL>DAC_output_7/Madd_n0214_Madd_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y98.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_7/Madd_n0214_Madd_Madd_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y98.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>DAC_register_7&lt;4&gt;</twComp><twBEL>DAC_output_7/Madd_n0214_Madd_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y99.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_7/Madd_n0214_Madd_Madd_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y99.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>DAC_output_7/Madd_n0214_Madd_Madd_cy&lt;15&gt;</twComp><twBEL>DAC_output_7/Madd_n0214_Madd_Madd_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y100.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_7/Madd_n0214_Madd_Madd_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y100.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>DAC_register_7&lt;11&gt;</twComp><twBEL>DAC_output_7/Madd_n0214_Madd_Madd_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y100.D2</twSite><twDelType>net</twDelType><twFanCnt>50</twFanCnt><twDelInfo twEdge="twRising">0.886</twDelInfo><twComp>DAC_output_7/n0214&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y100.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>DAC_register_7&lt;11&gt;</twComp><twBEL>DAC_output_7/Mmux_HPF_output111</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y99.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.671</twDelInfo><twComp>DAC_output_7/HPF_output&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y99.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.281</twDelInfo><twComp>DAC_output_7/Msub_subtract_result_cy&lt;7&gt;</twComp><twBEL>DAC_output_7/Msub_subtract_result_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y100.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_7/Msub_subtract_result_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y100.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>DAC_output_7/Msub_subtract_result_cy&lt;11&gt;</twComp><twBEL>DAC_output_7/Msub_subtract_result_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y101.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_7/Msub_subtract_result_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y101.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>DAC_output_7/subtract_result&lt;15&gt;</twComp><twBEL>DAC_output_7/Msub_subtract_result_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y101.B5</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">0.646</twDelInfo><twComp>DAC_output_7/subtract_result&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y101.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_7/DAC_input_suppressed[15]_DAC_input_suppressed[12]_MUX_577_o</twComp><twBEL>DAC_output_7/Mmux_DAC_input_suppressed41</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y101.D3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.617</twDelInfo><twComp>DAC_output_7/DAC_input_suppressed&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y101.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o711</twComp><twBEL>DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o7111</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y101.C6</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o711</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y101.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o711</twComp><twBEL>DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o712</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y98.A4</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.827</twDelInfo><twComp>DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o71</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y98.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>DAC_register_7&lt;8&gt;</twComp><twBEL>DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o73</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y101.B6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_26_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y101.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>DAC_output_7/DAC_input_suppressed[15]_DAC_input_suppressed[5]_MUX_668_o</twComp><twBEL>DAC_output_7/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_673_o151</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y101.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>DAC_output_7/DAC_input_suppressed[15]_DAC_input_suppressed[5]_MUX_668_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y101.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>DAC_output_7/DAC_input_suppressed[15]_DAC_input_suppressed[5]_MUX_668_o</twComp><twBEL>DAC_output_7/Mmux_DAC_input_scaled&lt;12&gt;_3</twBEL><twBEL>DAC_output_7/Mmux_DAC_input_scaled&lt;12&gt;_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y102.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.182</twDelInfo><twComp>DAC_output_7/DAC_input_scaled&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y102.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_3/state_clk</twComp><twBEL>DAC_output_7/SF1312</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y102.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>DAC_output_7/SF1312</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y102.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>DAC_output_3/state_clk</twComp><twBEL>DAC_output_7/SF1313</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y101.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.422</twDelInfo><twComp>DAC_output_7/SF131</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y101.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>DAC_output_7/main_state[31]_GND_66_o_Select_53_o13</twComp><twBEL>DAC_output_7/main_state[31]_GND_66_o_Select_53_o15</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y101.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>DAC_output_7/main_state[31]_GND_66_o_Select_53_o15</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y101.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>DAC_output_7/DAC_DIN</twComp><twBEL>DAC_output_7/main_state[31]_GND_66_o_Select_53_o16</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y101.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>DAC_output_7/main_state[31]_GND_66_o_Select_53_o16</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y101.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>DAC_output_7/DAC_DIN</twComp><twBEL>DAC_output_7/main_state[31]_GND_66_o_Select_53_o17</twBEL><twBEL>DAC_output_7/DAC_DIN</twBEL></twPathDel><twLogDel>5.165</twLogDel><twRouteDel>8.443</twRouteDel><twTotDel>13.608</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.904">dataclk</twDestClk><twPctLog>38.0</twPctLog><twPctRoute>62.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_variable_freq_clk_generator_inst_clkout_i = PERIOD TIMEGRP
        &quot;variable_freq_clk_generator_inst_clkout_i&quot; TS_SYS_CLK3 / 0.84 HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3 (SLICE_X4Y23.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="123"><twConstPath anchorID="124" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>-2.719</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3</twDest><twTotPathDel>1.384</twTotPathDel><twClkSkew dest = "14.558" src = "4.504">-10.054</twClkSkew><twDelConst>6.381</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.244" fPhaseErr="0.271" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.430</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X2Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2304.000">SDRAM_FIFO_inst/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X2Y28.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.495</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc&lt;7&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y23.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.982</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y23.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.093</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg&lt;3&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3</twBEL></twPathDel><twLogDel>0.402</twLogDel><twRouteDel>0.982</twRouteDel><twTotDel>1.384</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2297.619">dataclk</twDestClk><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1 (SLICE_X4Y23.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="125"><twConstPath anchorID="126" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>-2.632</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1</twDest><twTotPathDel>1.471</twTotPathDel><twClkSkew dest = "14.558" src = "4.504">-10.054</twClkSkew><twDelConst>6.381</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.244" fPhaseErr="0.271" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.430</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X2Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2304.000">SDRAM_FIFO_inst/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X2Y28.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.495</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc&lt;7&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y23.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.069</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y23.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.093</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg&lt;3&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1</twBEL></twPathDel><twLogDel>0.402</twLogDel><twRouteDel>1.069</twRouteDel><twTotDel>1.471</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2297.619">dataclk</twDestClk><twPctLog>27.3</twPctLog><twPctRoute>72.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2 (SLICE_X4Y23.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="127"><twConstPath anchorID="128" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>-2.398</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2</twDest><twTotPathDel>1.705</twTotPathDel><twClkSkew dest = "14.558" src = "4.504">-10.054</twClkSkew><twDelConst>6.381</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.244" fPhaseErr="0.271" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.430</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X2Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2304.000">SDRAM_FIFO_inst/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X2Y28.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.543</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc&lt;7&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y23.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.255</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y23.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.093</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg&lt;3&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2</twBEL></twPathDel><twLogDel>0.450</twLogDel><twRouteDel>1.255</twRouteDel><twTotDel>1.705</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2297.619">dataclk</twDestClk><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="129"><twPinLimitBanner>Component Switching Limit Checks: TS_variable_freq_clk_generator_inst_clkout_i = PERIOD TIMEGRP
        &quot;variable_freq_clk_generator_inst_clkout_i&quot; TS_SYS_CLK3 / 0.84 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="130" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="8.334" period="11.904" constraintValue="11.904" deviceLimit="3.570" freqLimit="280.112" physResource="RAM_bank_3/RAM_block_10/RAMB16BWER_inst/CLKB" logResource="RAM_bank_3/RAM_block_10/RAMB16BWER_inst/CLKB" locationPin="RAMB16_X0Y32.CLKB" clockNet="dataclk"/><twPinLimit anchorID="131" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="8.334" period="11.904" constraintValue="11.904" deviceLimit="3.570" freqLimit="280.112" physResource="RAM_bank_2/RAM_block_11/RAMB16BWER_inst/CLKB" logResource="RAM_bank_2/RAM_block_11/RAMB16BWER_inst/CLKB" locationPin="RAMB16_X2Y30.CLKB" clockNet="dataclk"/><twPinLimit anchorID="132" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="8.334" period="11.904" constraintValue="11.904" deviceLimit="3.570" freqLimit="280.112" physResource="RAM_bank_1/RAM_block_12/RAMB16BWER_inst/CLKB" logResource="RAM_bank_1/RAM_block_12/RAMB16BWER_inst/CLKB" locationPin="RAMB16_X3Y40.CLKB" clockNet="dataclk"/></twPinLimitRpt></twConst><twConst anchorID="133" twConstType="OFFSETOUTDELAY" ><twConstHead uID="9"><twConstName UCFConstName="NET &quot;hi_out&lt;1&gt;&quot; OFFSET = OUT 11.93 ns AFTER &quot;hi_in&lt;0&gt;&quot; RISING;" ScopeName="">COMP &quot;hi_out&lt;1&gt;&quot; OFFSET = OUT 11.93 ns AFTER COMP &quot;hi_in&lt;0&gt;&quot; &quot;RISING&quot;;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="134" twConstType="OFFSETOUTDELAY" ><twConstHead uID="10"><twConstName UCFConstName="NET &quot;hi_out&lt;0&gt;&quot; OFFSET = OUT 11.93 ns AFTER &quot;hi_in&lt;0&gt;&quot; RISING;" ScopeName="">COMP &quot;hi_out&lt;0&gt;&quot; OFFSET = OUT 11.93 ns AFTER COMP &quot;hi_in&lt;0&gt;&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>8.061</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hi_out&lt;0&gt; (Y19.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="135"><twConstOffOut anchorID="136" twDataPathType="twDataPathMaxDelay"><twSlack>3.869</twSlack><twSrc BELType="FF">host/core0/core0/hi_busy</twSrc><twDest BELType="PAD">hi_out&lt;0&gt;</twDest><twClkDel>1.601</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/okCH&lt;0&gt;</twClkDest><twDataDel>6.185</twDataDel><twDataSrc>host/okCH&lt;0&gt;</twDataSrc><twDataDest>hi_out&lt;0&gt;</twDataDest><twOff>11.930</twOff><twOffSrc>hi_in&lt;0&gt;</twOffSrc><twOffDest>hi_out&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/hi_busy</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp692.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.933</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-7.468</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y9.CLK</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">1.741</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-5.512</twLogDel><twRouteDel>7.113</twRouteDel><twTotDel>1.601</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/core0/core0/hi_busy</twSrc><twDest BELType='PAD'>hi_out&lt;0&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>SLICE_X48Y9.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>host/okCH&lt;0&gt;</twComp><twBEL>host/core0/core0/hi_busy</twBEL></twPathDel><twPathDel><twSite>Y19.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.938</twDelInfo><twComp>host/okCH&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>Y19.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.722</twDelInfo><twComp>hi_out&lt;0&gt;</twComp><twBEL>host/obuf0</twBEL><twBEL>hi_out&lt;0&gt;</twBEL></twPathDel><twLogDel>3.247</twLogDel><twRouteDel>2.938</twRouteDel><twTotDel>6.185</twTotDel><twPctLog>52.5</twPctLog><twPctRoute>47.5</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: COMP &quot;hi_out&lt;0&gt;&quot; OFFSET = OUT 11.93 ns AFTER COMP &quot;hi_in&lt;0&gt;&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hi_out&lt;0&gt; (Y19.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="137"><twConstOffOut anchorID="138" twDataPathType="twDataPathMinDelay"><twSlack>3.870</twSlack><twSrc BELType="FF">host/core0/core0/hi_busy</twSrc><twDest BELType="PAD">hi_out&lt;0&gt;</twDest><twClkDel>1.090</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/okCH&lt;0&gt;</twClkDest><twDataDel>3.055</twDataDel><twDataSrc>host/okCH&lt;0&gt;</twDataSrc><twDataDest>hi_out&lt;0&gt;</twDataDest><twOff>11.930</twOff><twOffSrc>hi_in&lt;0&gt;</twOffSrc><twOffDest>hi_out&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/hi_busy</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp692.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.327</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.644</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y9.CLK</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">0.697</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.700</twLogDel><twRouteDel>2.790</twRouteDel><twTotDel>1.090</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/core0/core0/hi_busy</twSrc><twDest BELType='PAD'>hi_out&lt;0&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>SLICE_X48Y9.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>host/okCH&lt;0&gt;</twComp><twBEL>host/core0/core0/hi_busy</twBEL></twPathDel><twPathDel><twSite>Y19.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.425</twDelInfo><twComp>host/okCH&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>Y19.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>hi_out&lt;0&gt;</twComp><twBEL>host/obuf0</twBEL><twBEL>hi_out&lt;0&gt;</twBEL></twPathDel><twLogDel>1.630</twLogDel><twRouteDel>1.425</twRouteDel><twTotDel>3.055</twTotDel><twPctLog>53.4</twPctLog><twPctRoute>46.6</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst anchorID="139" twConstType="OFFSETINDELAY" ><twConstHead uID="11"><twConstName UCFConstName="NET &quot;hi_in&lt;7&gt;&quot; OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE &quot;hi_in&lt;0&gt;&quot; RISING;" ScopeName="">COMP &quot;hi_in&lt;7&gt;&quot; OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twItemCnt>249</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>249</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>9.325</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/a0/d0/cycle_1 (SLICE_X5Y63.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="140"><twConstOffIn anchorID="141" twDataPathType="twDataPathMaxDelay"><twSlack>4.005</twSlack><twSrc BELType="PAD">hi_in&lt;7&gt;</twSrc><twDest BELType="FF">host/core0/core0/a0/d0/cycle_1</twDest><twClkDel>1.345</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/a0/d0/Mcount_div1</twClkDest><twOff>13.330</twOff><twOffSrc>hi_in&lt;7&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;7&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/d0/cycle_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB3.PAD</twSrcSite><twPathDel><twSite>AB3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;7&gt;</twComp><twBEL>hi_in&lt;7&gt;</twBEL><twBEL>hi_in_7_IBUF</twBEL><twBEL>ProtoComp692.IMUX.18</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y18.A3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">3.784</twDelInfo><twComp>hi_in_7_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y18.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.298</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0</twComp><twBEL>host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y63.SR</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twFalling">4.459</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y63.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twFalling">0.297</twDelInfo><twComp>host/core0/core0/a0/d0/Mcount_div1</twComp><twBEL>host/core0/core0/a0/d0/cycle_1</twBEL></twPathDel><twLogDel>2.152</twLogDel><twRouteDel>8.243</twRouteDel><twTotDel>10.395</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/d0/cycle_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp692.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.473</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y63.CLK</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">1.423</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.753</twLogDel><twRouteDel>6.098</twRouteDel><twTotDel>1.345</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/a0/d0/div_4 (SLICE_X5Y62.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="142"><twConstOffIn anchorID="143" twDataPathType="twDataPathMaxDelay"><twSlack>4.107</twSlack><twSrc BELType="PAD">hi_in&lt;7&gt;</twSrc><twDest BELType="FF">host/core0/core0/a0/d0/div_4</twDest><twClkDel>1.344</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/a0/d0/div&lt;4&gt;</twClkDest><twOff>13.330</twOff><twOffSrc>hi_in&lt;7&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;7&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/d0/div_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB3.PAD</twSrcSite><twPathDel><twSite>AB3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;7&gt;</twComp><twBEL>hi_in&lt;7&gt;</twBEL><twBEL>hi_in_7_IBUF</twBEL><twBEL>ProtoComp692.IMUX.18</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y18.A3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">3.784</twDelInfo><twComp>hi_in_7_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y18.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.298</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0</twComp><twBEL>host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y62.SR</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twFalling">4.274</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y62.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twFalling">0.379</twDelInfo><twComp>host/core0/core0/a0/d0/div&lt;4&gt;</twComp><twBEL>host/core0/core0/a0/d0/div_4</twBEL></twPathDel><twLogDel>2.234</twLogDel><twRouteDel>8.058</twRouteDel><twTotDel>10.292</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>21.7</twPctLog><twPctRoute>78.3</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/d0/div_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp692.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.473</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y62.CLK</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">1.422</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.753</twLogDel><twRouteDel>6.097</twRouteDel><twTotDel>1.344</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/a0/d0/div_2 (SLICE_X5Y62.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="144"><twConstOffIn anchorID="145" twDataPathType="twDataPathMaxDelay"><twSlack>4.132</twSlack><twSrc BELType="PAD">hi_in&lt;7&gt;</twSrc><twDest BELType="FF">host/core0/core0/a0/d0/div_2</twDest><twClkDel>1.344</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/a0/d0/div&lt;4&gt;</twClkDest><twOff>13.330</twOff><twOffSrc>hi_in&lt;7&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;7&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/d0/div_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB3.PAD</twSrcSite><twPathDel><twSite>AB3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;7&gt;</twComp><twBEL>hi_in&lt;7&gt;</twBEL><twBEL>hi_in_7_IBUF</twBEL><twBEL>ProtoComp692.IMUX.18</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y18.A3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">3.784</twDelInfo><twComp>hi_in_7_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y18.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.298</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0</twComp><twBEL>host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y62.SR</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twFalling">4.274</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y62.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>host/core0/core0/a0/d0/div&lt;4&gt;</twComp><twBEL>host/core0/core0/a0/d0/div_2</twBEL></twPathDel><twLogDel>2.209</twLogDel><twRouteDel>8.058</twRouteDel><twTotDel>10.267</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/d0/div_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp692.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.473</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y62.CLK</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">1.422</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.753</twLogDel><twRouteDel>6.097</twRouteDel><twTotDel>1.344</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;hi_in&lt;7&gt;&quot; OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;
        &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd2 (SLICE_X20Y13.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="146"><twConstOffIn anchorID="147" twDataPathType="twDataPathMinDelay"><twSlack>9.060</twSlack><twSrc BELType="PAD">hi_in&lt;7&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd2</twDest><twClkDel>1.169</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd2</twClkDest><twOff>7.500</twOff><twOffSrc>hi_in&lt;7&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;7&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd2</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB3.PAD</twSrcSite><twPathDel><twSite>AB3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;7&gt;</twComp><twBEL>hi_in&lt;7&gt;</twBEL><twBEL>hi_in_7_IBUF</twBEL><twBEL>ProtoComp692.IMUX.18</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y13.A5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.051</twDelInfo><twComp>hi_in_7_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y13.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>host/core0/core0/state_FSM_FFd2</twComp><twBEL>host/core0/core0/state_FSM_FFd2_rstpot</twBEL><twBEL>host/core0/core0/state_FSM_FFd2</twBEL></twPathDel><twLogDel>0.953</twLogDel><twRouteDel>2.051</twRouteDel><twTotDel>3.004</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>31.7</twPctLog><twPctRoute>68.3</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd2</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp692.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.907</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y13.CLK</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.827</twLogDel><twRouteDel>2.996</twRouteDel><twTotDel>1.169</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd11 (SLICE_X24Y12.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="148"><twConstOffIn anchorID="149" twDataPathType="twDataPathMinDelay"><twSlack>9.097</twSlack><twSrc BELType="PAD">hi_in&lt;7&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd11</twDest><twClkDel>1.168</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd12</twClkDest><twOff>7.500</twOff><twOffSrc>hi_in&lt;7&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;7&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd11</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB3.PAD</twSrcSite><twPathDel><twSite>AB3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;7&gt;</twComp><twBEL>hi_in&lt;7&gt;</twBEL><twBEL>hi_in_7_IBUF</twBEL><twBEL>ProtoComp692.IMUX.18</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y12.D2</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.156</twDelInfo><twComp>hi_in_7_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y12.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>host/core0/core0/state_FSM_FFd12</twComp><twBEL>host/core0/core0/state_FSM_FFd11_rstpot</twBEL><twBEL>host/core0/core0/state_FSM_FFd11</twBEL></twPathDel><twLogDel>0.884</twLogDel><twRouteDel>2.156</twRouteDel><twTotDel>3.040</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd11</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp692.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.907</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y12.CLK</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.827</twLogDel><twRouteDel>2.995</twRouteDel><twTotDel>1.168</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/ti_wireupdate (SLICE_X24Y11.A1), 1 path
</twPathRptBanner><twPathRpt anchorID="150"><twConstOffIn anchorID="151" twDataPathType="twDataPathMinDelay"><twSlack>9.147</twSlack><twSrc BELType="PAD">hi_in&lt;7&gt;</twSrc><twDest BELType="FF">host/core0/core0/ti_wireupdate</twDest><twClkDel>1.166</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>ok1&lt;28&gt;</twClkDest><twOff>7.500</twOff><twOffSrc>hi_in&lt;7&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;7&gt;</twSrc><twDest BELType='FF'>host/core0/core0/ti_wireupdate</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB3.PAD</twSrcSite><twPathDel><twSite>AB3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;7&gt;</twComp><twBEL>hi_in&lt;7&gt;</twBEL><twBEL>hi_in_7_IBUF</twBEL><twBEL>ProtoComp692.IMUX.18</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y11.A1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.135</twDelInfo><twComp>hi_in_7_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y11.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>ok1&lt;28&gt;</twComp><twBEL>host/core0/core0/Mmux_GND_2_o_host_datain[1]_MUX_727_o11</twBEL><twBEL>host/core0/core0/ti_wireupdate</twBEL></twPathDel><twLogDel>0.953</twLogDel><twRouteDel>2.135</twRouteDel><twTotDel>3.088</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>30.9</twPctLog><twPctRoute>69.1</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/ti_wireupdate</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp692.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.907</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y11.CLK</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.827</twLogDel><twRouteDel>2.993</twRouteDel><twTotDel>1.166</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="152" twConstType="OFFSETINDELAY" ><twConstHead uID="12"><twConstName UCFConstName="NET &quot;hi_in&lt;6&gt;&quot; OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE &quot;hi_in&lt;0&gt;&quot; RISING;" ScopeName="">COMP &quot;hi_in&lt;6&gt;&quot; OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twItemCnt>249</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>249</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>10.737</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/a0/d0/cycle_1 (SLICE_X5Y63.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="153"><twConstOffIn anchorID="154" twDataPathType="twDataPathMaxDelay"><twSlack>2.593</twSlack><twSrc BELType="PAD">hi_in&lt;6&gt;</twSrc><twDest BELType="FF">host/core0/core0/a0/d0/cycle_1</twDest><twClkDel>1.345</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/a0/d0/Mcount_div1</twClkDest><twOff>13.330</twOff><twOffSrc>hi_in&lt;6&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;6&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/d0/cycle_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>Y3.PAD</twSrcSite><twPathDel><twSite>Y3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;6&gt;</twComp><twBEL>hi_in&lt;6&gt;</twBEL><twBEL>hi_in_6_IBUF</twBEL><twBEL>ProtoComp692.IMUX.17</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y18.A1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">5.196</twDelInfo><twComp>hi_in_6_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y18.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.298</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0</twComp><twBEL>host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y63.SR</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twFalling">4.459</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y63.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twFalling">0.297</twDelInfo><twComp>host/core0/core0/a0/d0/Mcount_div1</twComp><twBEL>host/core0/core0/a0/d0/cycle_1</twBEL></twPathDel><twLogDel>2.152</twLogDel><twRouteDel>9.655</twRouteDel><twTotDel>11.807</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>18.2</twPctLog><twPctRoute>81.8</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/d0/cycle_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp692.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.473</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y63.CLK</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">1.423</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.753</twLogDel><twRouteDel>6.098</twRouteDel><twTotDel>1.345</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/a0/d0/div_4 (SLICE_X5Y62.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="155"><twConstOffIn anchorID="156" twDataPathType="twDataPathMaxDelay"><twSlack>2.695</twSlack><twSrc BELType="PAD">hi_in&lt;6&gt;</twSrc><twDest BELType="FF">host/core0/core0/a0/d0/div_4</twDest><twClkDel>1.344</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/a0/d0/div&lt;4&gt;</twClkDest><twOff>13.330</twOff><twOffSrc>hi_in&lt;6&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;6&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/d0/div_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>Y3.PAD</twSrcSite><twPathDel><twSite>Y3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;6&gt;</twComp><twBEL>hi_in&lt;6&gt;</twBEL><twBEL>hi_in_6_IBUF</twBEL><twBEL>ProtoComp692.IMUX.17</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y18.A1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">5.196</twDelInfo><twComp>hi_in_6_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y18.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.298</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0</twComp><twBEL>host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y62.SR</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twFalling">4.274</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y62.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twFalling">0.379</twDelInfo><twComp>host/core0/core0/a0/d0/div&lt;4&gt;</twComp><twBEL>host/core0/core0/a0/d0/div_4</twBEL></twPathDel><twLogDel>2.234</twLogDel><twRouteDel>9.470</twRouteDel><twTotDel>11.704</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>19.1</twPctLog><twPctRoute>80.9</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/d0/div_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp692.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.473</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y62.CLK</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">1.422</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.753</twLogDel><twRouteDel>6.097</twRouteDel><twTotDel>1.344</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/a0/d0/div_2 (SLICE_X5Y62.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="157"><twConstOffIn anchorID="158" twDataPathType="twDataPathMaxDelay"><twSlack>2.720</twSlack><twSrc BELType="PAD">hi_in&lt;6&gt;</twSrc><twDest BELType="FF">host/core0/core0/a0/d0/div_2</twDest><twClkDel>1.344</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/a0/d0/div&lt;4&gt;</twClkDest><twOff>13.330</twOff><twOffSrc>hi_in&lt;6&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;6&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/d0/div_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>Y3.PAD</twSrcSite><twPathDel><twSite>Y3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;6&gt;</twComp><twBEL>hi_in&lt;6&gt;</twBEL><twBEL>hi_in_6_IBUF</twBEL><twBEL>ProtoComp692.IMUX.17</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y18.A1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">5.196</twDelInfo><twComp>hi_in_6_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y18.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.298</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0</twComp><twBEL>host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y62.SR</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twFalling">4.274</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y62.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>host/core0/core0/a0/d0/div&lt;4&gt;</twComp><twBEL>host/core0/core0/a0/d0/div_2</twBEL></twPathDel><twLogDel>2.209</twLogDel><twRouteDel>9.470</twRouteDel><twTotDel>11.679</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>18.9</twPctLog><twPctRoute>81.1</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/d0/div_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp692.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.473</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y62.CLK</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">1.422</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.753</twLogDel><twRouteDel>6.097</twRouteDel><twTotDel>1.344</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;hi_in&lt;6&gt;&quot; OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;
        &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/ti_reset (SLICE_X24Y15.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="159"><twConstOffIn anchorID="160" twDataPathType="twDataPathMinDelay"><twSlack>9.040</twSlack><twSrc BELType="PAD">hi_in&lt;6&gt;</twSrc><twDest BELType="FF">host/core0/core0/ti_reset</twDest><twClkDel>1.172</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state[31]_ti_addr[7]_select_89_OUT&lt;1&gt;112</twClkDest><twOff>7.500</twOff><twOffSrc>hi_in&lt;6&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;6&gt;</twSrc><twDest BELType='FF'>host/core0/core0/ti_reset</twDest><twLogLvls>2</twLogLvls><twSrcSite>Y3.PAD</twSrcSite><twPathDel><twSite>Y3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;6&gt;</twComp><twBEL>hi_in&lt;6&gt;</twBEL><twBEL>hi_in_6_IBUF</twBEL><twBEL>ProtoComp692.IMUX.17</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y15.B5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.103</twDelInfo><twComp>hi_in_6_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y15.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>host/core0/core0/state[31]_ti_addr[7]_select_89_OUT&lt;1&gt;112</twComp><twBEL>host/core0/core0/Mmux_GND_2_o_host_datain[0]_MUX_726_o11</twBEL><twBEL>host/core0/core0/ti_reset</twBEL></twPathDel><twLogDel>0.884</twLogDel><twRouteDel>2.103</twRouteDel><twTotDel>2.987</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>29.6</twPctLog><twPctRoute>70.4</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/ti_reset</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp692.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.907</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y15.CLK</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.827</twLogDel><twRouteDel>2.999</twRouteDel><twTotDel>1.172</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd2 (SLICE_X20Y13.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="161"><twConstOffIn anchorID="162" twDataPathType="twDataPathMinDelay"><twSlack>9.042</twSlack><twSrc BELType="PAD">hi_in&lt;6&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd2</twDest><twClkDel>1.169</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd2</twClkDest><twOff>7.500</twOff><twOffSrc>hi_in&lt;6&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;6&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd2</twDest><twLogLvls>2</twLogLvls><twSrcSite>Y3.PAD</twSrcSite><twPathDel><twSite>Y3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;6&gt;</twComp><twBEL>hi_in&lt;6&gt;</twBEL><twBEL>hi_in_6_IBUF</twBEL><twBEL>ProtoComp692.IMUX.17</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y13.A3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.033</twDelInfo><twComp>hi_in_6_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y13.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>host/core0/core0/state_FSM_FFd2</twComp><twBEL>host/core0/core0/state_FSM_FFd2_rstpot</twBEL><twBEL>host/core0/core0/state_FSM_FFd2</twBEL></twPathDel><twLogDel>0.953</twLogDel><twRouteDel>2.033</twRouteDel><twTotDel>2.986</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>31.9</twPctLog><twPctRoute>68.1</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd2</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp692.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.907</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y13.CLK</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.827</twLogDel><twRouteDel>2.996</twRouteDel><twTotDel>1.169</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd9 (SLICE_X25Y13.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="163"><twConstOffIn anchorID="164" twDataPathType="twDataPathMinDelay"><twSlack>9.107</twSlack><twSrc BELType="PAD">hi_in&lt;6&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd9</twDest><twClkDel>1.170</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd6</twClkDest><twOff>7.500</twOff><twOffSrc>hi_in&lt;6&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;6&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd9</twDest><twLogLvls>2</twLogLvls><twSrcSite>Y3.PAD</twSrcSite><twPathDel><twSite>Y3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;6&gt;</twComp><twBEL>hi_in&lt;6&gt;</twBEL><twBEL>hi_in_6_IBUF</twBEL><twBEL>ProtoComp692.IMUX.17</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y11.D4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.014</twDelInfo><twComp>hi_in_6_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y11.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>ok1&lt;28&gt;</twComp><twBEL>host/core0/core0/hi_cmd&lt;2&gt;_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y13.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>host/core0/core0/hi_cmd&lt;2&gt;_2</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X25Y13.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">-0.138</twDelInfo><twComp>host/core0/core0/state_FSM_FFd6</twComp><twBEL>host/core0/core0/state_FSM_FFd9</twBEL></twPathDel><twLogDel>0.767</twLogDel><twRouteDel>2.285</twRouteDel><twTotDel>3.052</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>25.1</twPctLog><twPctRoute>74.9</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd9</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp692.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.907</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y13.CLK</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.827</twLogDel><twRouteDel>2.997</twRouteDel><twTotDel>1.170</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="165" twConstType="OFFSETINDELAY" ><twConstHead uID="13"><twConstName UCFConstName="NET &quot;hi_in&lt;5&gt;&quot; OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE &quot;hi_in&lt;0&gt;&quot; RISING;" ScopeName="">COMP &quot;hi_in&lt;5&gt;&quot; OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twItemCnt>249</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>249</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>10.690</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/a0/d0/cycle_1 (SLICE_X5Y63.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="166"><twConstOffIn anchorID="167" twDataPathType="twDataPathMaxDelay"><twSlack>2.640</twSlack><twSrc BELType="PAD">hi_in&lt;5&gt;</twSrc><twDest BELType="FF">host/core0/core0/a0/d0/cycle_1</twDest><twClkDel>1.345</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/a0/d0/Mcount_div1</twClkDest><twOff>13.330</twOff><twOffSrc>hi_in&lt;5&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;5&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/d0/cycle_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB4.PAD</twSrcSite><twPathDel><twSite>AB4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;5&gt;</twComp><twBEL>hi_in&lt;5&gt;</twBEL><twBEL>hi_in_5_IBUF</twBEL><twBEL>ProtoComp692.IMUX.16</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y18.A2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">5.149</twDelInfo><twComp>hi_in_5_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y18.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.298</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0</twComp><twBEL>host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y63.SR</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twFalling">4.459</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y63.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twFalling">0.297</twDelInfo><twComp>host/core0/core0/a0/d0/Mcount_div1</twComp><twBEL>host/core0/core0/a0/d0/cycle_1</twBEL></twPathDel><twLogDel>2.152</twLogDel><twRouteDel>9.608</twRouteDel><twTotDel>11.760</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>18.3</twPctLog><twPctRoute>81.7</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/d0/cycle_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp692.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.473</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y63.CLK</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">1.423</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.753</twLogDel><twRouteDel>6.098</twRouteDel><twTotDel>1.345</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/a0/d0/div_4 (SLICE_X5Y62.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="168"><twConstOffIn anchorID="169" twDataPathType="twDataPathMaxDelay"><twSlack>2.742</twSlack><twSrc BELType="PAD">hi_in&lt;5&gt;</twSrc><twDest BELType="FF">host/core0/core0/a0/d0/div_4</twDest><twClkDel>1.344</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/a0/d0/div&lt;4&gt;</twClkDest><twOff>13.330</twOff><twOffSrc>hi_in&lt;5&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;5&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/d0/div_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB4.PAD</twSrcSite><twPathDel><twSite>AB4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;5&gt;</twComp><twBEL>hi_in&lt;5&gt;</twBEL><twBEL>hi_in_5_IBUF</twBEL><twBEL>ProtoComp692.IMUX.16</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y18.A2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">5.149</twDelInfo><twComp>hi_in_5_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y18.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.298</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0</twComp><twBEL>host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y62.SR</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twFalling">4.274</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y62.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twFalling">0.379</twDelInfo><twComp>host/core0/core0/a0/d0/div&lt;4&gt;</twComp><twBEL>host/core0/core0/a0/d0/div_4</twBEL></twPathDel><twLogDel>2.234</twLogDel><twRouteDel>9.423</twRouteDel><twTotDel>11.657</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>19.2</twPctLog><twPctRoute>80.8</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/d0/div_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp692.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.473</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y62.CLK</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">1.422</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.753</twLogDel><twRouteDel>6.097</twRouteDel><twTotDel>1.344</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/a0/d0/div_2 (SLICE_X5Y62.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="170"><twConstOffIn anchorID="171" twDataPathType="twDataPathMaxDelay"><twSlack>2.767</twSlack><twSrc BELType="PAD">hi_in&lt;5&gt;</twSrc><twDest BELType="FF">host/core0/core0/a0/d0/div_2</twDest><twClkDel>1.344</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/a0/d0/div&lt;4&gt;</twClkDest><twOff>13.330</twOff><twOffSrc>hi_in&lt;5&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;5&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/d0/div_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB4.PAD</twSrcSite><twPathDel><twSite>AB4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;5&gt;</twComp><twBEL>hi_in&lt;5&gt;</twBEL><twBEL>hi_in_5_IBUF</twBEL><twBEL>ProtoComp692.IMUX.16</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y18.A2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">5.149</twDelInfo><twComp>hi_in_5_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y18.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.298</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0</twComp><twBEL>host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y62.SR</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twFalling">4.274</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y62.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>host/core0/core0/a0/d0/div&lt;4&gt;</twComp><twBEL>host/core0/core0/a0/d0/div_2</twBEL></twPathDel><twLogDel>2.209</twLogDel><twRouteDel>9.423</twRouteDel><twTotDel>11.632</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>19.0</twPctLog><twPctRoute>81.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/d0/div_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp692.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.473</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y62.CLK</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">1.422</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.753</twLogDel><twRouteDel>6.097</twRouteDel><twTotDel>1.344</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;hi_in&lt;5&gt;&quot; OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;
        &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd11 (SLICE_X24Y12.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="172"><twConstOffIn anchorID="173" twDataPathType="twDataPathMinDelay"><twSlack>8.956</twSlack><twSrc BELType="PAD">hi_in&lt;5&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd11</twDest><twClkDel>1.168</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd12</twClkDest><twOff>7.500</twOff><twOffSrc>hi_in&lt;5&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;5&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd11</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB4.PAD</twSrcSite><twPathDel><twSite>AB4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;5&gt;</twComp><twBEL>hi_in&lt;5&gt;</twBEL><twBEL>hi_in_5_IBUF</twBEL><twBEL>ProtoComp692.IMUX.16</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y12.D3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.015</twDelInfo><twComp>hi_in_5_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y12.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>host/core0/core0/state_FSM_FFd12</twComp><twBEL>host/core0/core0/state_FSM_FFd11_rstpot</twBEL><twBEL>host/core0/core0/state_FSM_FFd11</twBEL></twPathDel><twLogDel>0.884</twLogDel><twRouteDel>2.015</twRouteDel><twTotDel>2.899</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>30.5</twPctLog><twPctRoute>69.5</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd11</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp692.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.907</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y12.CLK</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.827</twLogDel><twRouteDel>2.995</twRouteDel><twTotDel>1.168</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/ti_wireupdate (SLICE_X24Y11.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="174"><twConstOffIn anchorID="175" twDataPathType="twDataPathMinDelay"><twSlack>8.976</twSlack><twSrc BELType="PAD">hi_in&lt;5&gt;</twSrc><twDest BELType="FF">host/core0/core0/ti_wireupdate</twDest><twClkDel>1.166</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>ok1&lt;28&gt;</twClkDest><twOff>7.500</twOff><twOffSrc>hi_in&lt;5&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;5&gt;</twSrc><twDest BELType='FF'>host/core0/core0/ti_wireupdate</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB4.PAD</twSrcSite><twPathDel><twSite>AB4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;5&gt;</twComp><twBEL>hi_in&lt;5&gt;</twBEL><twBEL>hi_in_5_IBUF</twBEL><twBEL>ProtoComp692.IMUX.16</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y11.A4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.964</twDelInfo><twComp>hi_in_5_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y11.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>ok1&lt;28&gt;</twComp><twBEL>host/core0/core0/Mmux_GND_2_o_host_datain[1]_MUX_727_o11</twBEL><twBEL>host/core0/core0/ti_wireupdate</twBEL></twPathDel><twLogDel>0.953</twLogDel><twRouteDel>1.964</twRouteDel><twTotDel>2.917</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>32.7</twPctLog><twPctRoute>67.3</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/ti_wireupdate</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp692.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.907</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y11.CLK</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.827</twLogDel><twRouteDel>2.993</twRouteDel><twTotDel>1.166</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd12 (SLICE_X24Y12.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="176"><twConstOffIn anchorID="177" twDataPathType="twDataPathMinDelay"><twSlack>9.025</twSlack><twSrc BELType="PAD">hi_in&lt;5&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd12</twDest><twClkDel>1.168</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd12</twClkDest><twOff>7.500</twOff><twOffSrc>hi_in&lt;5&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;5&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd12</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB4.PAD</twSrcSite><twPathDel><twSite>AB4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;5&gt;</twComp><twBEL>hi_in&lt;5&gt;</twBEL><twBEL>hi_in_5_IBUF</twBEL><twBEL>ProtoComp692.IMUX.16</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y12.D3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.015</twDelInfo><twComp>hi_in_5_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y12.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>host/core0/core0/state_FSM_FFd12</twComp><twBEL>host/core0/core0/state_FSM_FFd12_rstpot</twBEL><twBEL>host/core0/core0/state_FSM_FFd12</twBEL></twPathDel><twLogDel>0.953</twLogDel><twRouteDel>2.015</twRouteDel><twTotDel>2.968</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>32.1</twPctLog><twPctRoute>67.9</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd12</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp692.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.907</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y12.CLK</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.827</twLogDel><twRouteDel>2.995</twRouteDel><twTotDel>1.168</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="178" twConstType="OFFSETINDELAY" ><twConstHead uID="14"><twConstName UCFConstName="NET &quot;hi_in&lt;4&gt;&quot; OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE &quot;hi_in&lt;0&gt;&quot; RISING;" ScopeName="">COMP &quot;hi_in&lt;4&gt;&quot; OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twItemCnt>249</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>249</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>9.313</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/a0/d0/cycle_1 (SLICE_X5Y63.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="179"><twConstOffIn anchorID="180" twDataPathType="twDataPathMaxDelay"><twSlack>4.017</twSlack><twSrc BELType="PAD">hi_in&lt;4&gt;</twSrc><twDest BELType="FF">host/core0/core0/a0/d0/cycle_1</twDest><twClkDel>1.345</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/a0/d0/Mcount_div1</twClkDest><twOff>13.330</twOff><twOffSrc>hi_in&lt;4&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;4&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/d0/cycle_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>AA4.PAD</twSrcSite><twPathDel><twSite>AA4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;4&gt;</twComp><twBEL>hi_in&lt;4&gt;</twBEL><twBEL>hi_in_4_IBUF</twBEL><twBEL>ProtoComp692.IMUX.15</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y18.A4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">3.772</twDelInfo><twComp>hi_in_4_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y18.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.298</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0</twComp><twBEL>host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y63.SR</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twFalling">4.459</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y63.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twFalling">0.297</twDelInfo><twComp>host/core0/core0/a0/d0/Mcount_div1</twComp><twBEL>host/core0/core0/a0/d0/cycle_1</twBEL></twPathDel><twLogDel>2.152</twLogDel><twRouteDel>8.231</twRouteDel><twTotDel>10.383</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/d0/cycle_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp692.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.473</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y63.CLK</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">1.423</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.753</twLogDel><twRouteDel>6.098</twRouteDel><twTotDel>1.345</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/a0/d0/div_4 (SLICE_X5Y62.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="181"><twConstOffIn anchorID="182" twDataPathType="twDataPathMaxDelay"><twSlack>4.119</twSlack><twSrc BELType="PAD">hi_in&lt;4&gt;</twSrc><twDest BELType="FF">host/core0/core0/a0/d0/div_4</twDest><twClkDel>1.344</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/a0/d0/div&lt;4&gt;</twClkDest><twOff>13.330</twOff><twOffSrc>hi_in&lt;4&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;4&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/d0/div_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>AA4.PAD</twSrcSite><twPathDel><twSite>AA4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;4&gt;</twComp><twBEL>hi_in&lt;4&gt;</twBEL><twBEL>hi_in_4_IBUF</twBEL><twBEL>ProtoComp692.IMUX.15</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y18.A4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">3.772</twDelInfo><twComp>hi_in_4_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y18.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.298</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0</twComp><twBEL>host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y62.SR</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twFalling">4.274</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y62.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twFalling">0.379</twDelInfo><twComp>host/core0/core0/a0/d0/div&lt;4&gt;</twComp><twBEL>host/core0/core0/a0/d0/div_4</twBEL></twPathDel><twLogDel>2.234</twLogDel><twRouteDel>8.046</twRouteDel><twTotDel>10.280</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>21.7</twPctLog><twPctRoute>78.3</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/d0/div_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp692.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.473</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y62.CLK</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">1.422</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.753</twLogDel><twRouteDel>6.097</twRouteDel><twTotDel>1.344</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/a0/d0/div_2 (SLICE_X5Y62.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="183"><twConstOffIn anchorID="184" twDataPathType="twDataPathMaxDelay"><twSlack>4.144</twSlack><twSrc BELType="PAD">hi_in&lt;4&gt;</twSrc><twDest BELType="FF">host/core0/core0/a0/d0/div_2</twDest><twClkDel>1.344</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/a0/d0/div&lt;4&gt;</twClkDest><twOff>13.330</twOff><twOffSrc>hi_in&lt;4&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;4&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/d0/div_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>AA4.PAD</twSrcSite><twPathDel><twSite>AA4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;4&gt;</twComp><twBEL>hi_in&lt;4&gt;</twBEL><twBEL>hi_in_4_IBUF</twBEL><twBEL>ProtoComp692.IMUX.15</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y18.A4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">3.772</twDelInfo><twComp>hi_in_4_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y18.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.298</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0</twComp><twBEL>host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y62.SR</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twFalling">4.274</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y62.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>host/core0/core0/a0/d0/div&lt;4&gt;</twComp><twBEL>host/core0/core0/a0/d0/div_2</twBEL></twPathDel><twLogDel>2.209</twLogDel><twRouteDel>8.046</twRouteDel><twTotDel>10.255</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/d0/div_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp692.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.473</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y62.CLK</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">1.422</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.753</twLogDel><twRouteDel>6.097</twRouteDel><twTotDel>1.344</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;hi_in&lt;4&gt;&quot; OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;
        &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd2 (SLICE_X20Y13.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="185"><twConstOffIn anchorID="186" twDataPathType="twDataPathMinDelay"><twSlack>8.976</twSlack><twSrc BELType="PAD">hi_in&lt;4&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd2</twDest><twClkDel>1.169</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd2</twClkDest><twOff>7.500</twOff><twOffSrc>hi_in&lt;4&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;4&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd2</twDest><twLogLvls>2</twLogLvls><twSrcSite>AA4.PAD</twSrcSite><twPathDel><twSite>AA4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;4&gt;</twComp><twBEL>hi_in&lt;4&gt;</twBEL><twBEL>hi_in_4_IBUF</twBEL><twBEL>ProtoComp692.IMUX.15</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y13.A4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.967</twDelInfo><twComp>hi_in_4_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y13.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>host/core0/core0/state_FSM_FFd2</twComp><twBEL>host/core0/core0/state_FSM_FFd2_rstpot</twBEL><twBEL>host/core0/core0/state_FSM_FFd2</twBEL></twPathDel><twLogDel>0.953</twLogDel><twRouteDel>1.967</twRouteDel><twTotDel>2.920</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>32.6</twPctLog><twPctRoute>67.4</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd2</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp692.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.907</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y13.CLK</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.827</twLogDel><twRouteDel>2.996</twRouteDel><twTotDel>1.169</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/ti_wireupdate (SLICE_X24Y11.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="187"><twConstOffIn anchorID="188" twDataPathType="twDataPathMinDelay"><twSlack>8.989</twSlack><twSrc BELType="PAD">hi_in&lt;4&gt;</twSrc><twDest BELType="FF">host/core0/core0/ti_wireupdate</twDest><twClkDel>1.166</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>ok1&lt;28&gt;</twClkDest><twOff>7.500</twOff><twOffSrc>hi_in&lt;4&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;4&gt;</twSrc><twDest BELType='FF'>host/core0/core0/ti_wireupdate</twDest><twLogLvls>2</twLogLvls><twSrcSite>AA4.PAD</twSrcSite><twPathDel><twSite>AA4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;4&gt;</twComp><twBEL>hi_in&lt;4&gt;</twBEL><twBEL>hi_in_4_IBUF</twBEL><twBEL>ProtoComp692.IMUX.15</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y11.A6</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.977</twDelInfo><twComp>hi_in_4_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y11.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>ok1&lt;28&gt;</twComp><twBEL>host/core0/core0/Mmux_GND_2_o_host_datain[1]_MUX_727_o11</twBEL><twBEL>host/core0/core0/ti_wireupdate</twBEL></twPathDel><twLogDel>0.953</twLogDel><twRouteDel>1.977</twRouteDel><twTotDel>2.930</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>32.5</twPctLog><twPctRoute>67.5</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/ti_wireupdate</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp692.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.907</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y11.CLK</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.827</twLogDel><twRouteDel>2.993</twRouteDel><twTotDel>1.166</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd9 (SLICE_X25Y13.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="189"><twConstOffIn anchorID="190" twDataPathType="twDataPathMinDelay"><twSlack>9.191</twSlack><twSrc BELType="PAD">hi_in&lt;4&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd9</twDest><twClkDel>1.170</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd6</twClkDest><twOff>7.500</twOff><twOffSrc>hi_in&lt;4&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;4&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd9</twDest><twLogLvls>2</twLogLvls><twSrcSite>AA4.PAD</twSrcSite><twPathDel><twSite>AA4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;4&gt;</twComp><twBEL>hi_in&lt;4&gt;</twBEL><twBEL>hi_in_4_IBUF</twBEL><twBEL>ProtoComp692.IMUX.15</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y11.D3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.098</twDelInfo><twComp>hi_in_4_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y11.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>ok1&lt;28&gt;</twComp><twBEL>host/core0/core0/hi_cmd&lt;2&gt;_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y13.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>host/core0/core0/hi_cmd&lt;2&gt;_2</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X25Y13.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">-0.138</twDelInfo><twComp>host/core0/core0/state_FSM_FFd6</twComp><twBEL>host/core0/core0/state_FSM_FFd9</twBEL></twPathDel><twLogDel>0.767</twLogDel><twRouteDel>2.369</twRouteDel><twTotDel>3.136</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>24.5</twPctLog><twPctRoute>75.5</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd9</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp692.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.907</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y13.CLK</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.827</twLogDel><twRouteDel>2.997</twRouteDel><twTotDel>1.170</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="191" twConstType="OFFSETINDELAY" ><twConstHead uID="15"><twConstName UCFConstName="NET &quot;hi_in&lt;3&gt;&quot; OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE &quot;hi_in&lt;0&gt;&quot; RISING;" ScopeName="">COMP &quot;hi_in&lt;3&gt;&quot; OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>5.141</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd14 (SLICE_X25Y14.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="192"><twConstOffIn anchorID="193" twDataPathType="twDataPathMaxDelay"><twSlack>8.989</twSlack><twSrc BELType="PAD">hi_in&lt;3&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd14</twDest><twClkDel>1.352</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd14</twClkDest><twOff>14.130</twOff><twOffSrc>hi_in&lt;3&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;3&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd14</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB8.PAD</twSrcSite><twPathDel><twSite>AB8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;3&gt;</twComp><twBEL>hi_in&lt;3&gt;</twBEL><twBEL>hi_in_3_IBUF</twBEL><twBEL>ProtoComp692.IMUX.14</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y11.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.065</twDelInfo><twComp>hi_in_3_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y11.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.298</twDelInfo><twComp>ok1&lt;28&gt;</twComp><twBEL>host/core0/core0/hi_cmd&lt;2&gt;_01</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y14.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.830</twDelInfo><twComp>host/core0/core0/hi_cmd&lt;2&gt;_0</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y14.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twFalling">0.468</twDelInfo><twComp>host/core0/core0/state_FSM_FFd14</twComp><twBEL>host/core0/core0/state_FSM_FFd14</twBEL></twPathDel><twLogDel>2.323</twLogDel><twRouteDel>3.895</twRouteDel><twTotDel>6.218</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>37.4</twPctLog><twPctRoute>62.6</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd14</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp692.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.473</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y14.CLK</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">1.430</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.753</twLogDel><twRouteDel>6.105</twRouteDel><twTotDel>1.352</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd16 (SLICE_X24Y13.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="194"><twConstOffIn anchorID="195" twDataPathType="twDataPathMaxDelay"><twSlack>9.284</twSlack><twSrc BELType="PAD">hi_in&lt;3&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd16</twDest><twClkDel>1.350</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd16</twClkDest><twOff>14.130</twOff><twOffSrc>hi_in&lt;3&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;3&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd16</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB8.PAD</twSrcSite><twPathDel><twSite>AB8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;3&gt;</twComp><twBEL>hi_in&lt;3&gt;</twBEL><twBEL>hi_in_3_IBUF</twBEL><twBEL>ProtoComp692.IMUX.14</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y11.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.065</twDelInfo><twComp>hi_in_3_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y11.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.298</twDelInfo><twComp>ok1&lt;28&gt;</twComp><twBEL>host/core0/core0/hi_cmd&lt;2&gt;_01</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y13.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.620</twDelInfo><twComp>host/core0/core0/hi_cmd&lt;2&gt;_0</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y13.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twFalling">0.381</twDelInfo><twComp>host/core0/core0/state_FSM_FFd16</twComp><twBEL>host/core0/core0/state_FSM_FFd16</twBEL></twPathDel><twLogDel>2.236</twLogDel><twRouteDel>3.685</twRouteDel><twTotDel>5.921</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>37.8</twPctLog><twPctRoute>62.2</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd16</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp692.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.473</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y13.CLK</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">1.428</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.753</twLogDel><twRouteDel>6.103</twRouteDel><twTotDel>1.350</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd9 (SLICE_X25Y13.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="196"><twConstOffIn anchorID="197" twDataPathType="twDataPathMaxDelay"><twSlack>9.344</twSlack><twSrc BELType="PAD">hi_in&lt;3&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd9</twDest><twClkDel>1.350</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd6</twClkDest><twOff>14.130</twOff><twOffSrc>hi_in&lt;3&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;3&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd9</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB8.PAD</twSrcSite><twPathDel><twSite>AB8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;3&gt;</twComp><twBEL>hi_in&lt;3&gt;</twBEL><twBEL>hi_in_3_IBUF</twBEL><twBEL>ProtoComp692.IMUX.14</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y11.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.065</twDelInfo><twComp>hi_in_3_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y11.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.235</twDelInfo><twComp>ok1&lt;28&gt;</twComp><twBEL>host/core0/core0/hi_cmd&lt;2&gt;_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y13.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.587</twDelInfo><twComp>host/core0/core0/hi_cmd&lt;2&gt;_2</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y13.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twFalling">0.417</twDelInfo><twComp>host/core0/core0/state_FSM_FFd6</twComp><twBEL>host/core0/core0/state_FSM_FFd9</twBEL></twPathDel><twLogDel>2.209</twLogDel><twRouteDel>3.652</twRouteDel><twTotDel>5.861</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd9</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp692.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.473</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y13.CLK</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">1.428</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.753</twLogDel><twRouteDel>6.103</twRouteDel><twTotDel>1.350</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;hi_in&lt;3&gt;&quot; OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;
        &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd9 (SLICE_X25Y13.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="198"><twConstOffIn anchorID="199" twDataPathType="twDataPathMinDelay"><twSlack>7.691</twSlack><twSrc BELType="PAD">hi_in&lt;3&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd9</twDest><twClkDel>1.170</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd6</twClkDest><twOff>6.700</twOff><twOffSrc>hi_in&lt;3&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;3&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd9</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB8.PAD</twSrcSite><twPathDel><twSite>AB8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;3&gt;</twComp><twBEL>hi_in&lt;3&gt;</twBEL><twBEL>hi_in_3_IBUF</twBEL><twBEL>ProtoComp692.IMUX.14</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y11.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.398</twDelInfo><twComp>hi_in_3_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y11.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>ok1&lt;28&gt;</twComp><twBEL>host/core0/core0/hi_cmd&lt;2&gt;_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y13.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>host/core0/core0/hi_cmd&lt;2&gt;_2</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X25Y13.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">-0.138</twDelInfo><twComp>host/core0/core0/state_FSM_FFd6</twComp><twBEL>host/core0/core0/state_FSM_FFd9</twBEL></twPathDel><twLogDel>0.767</twLogDel><twRouteDel>1.669</twRouteDel><twTotDel>2.436</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>31.5</twPctLog><twPctRoute>68.5</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd9</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp692.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.907</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y13.CLK</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.827</twLogDel><twRouteDel>2.997</twRouteDel><twTotDel>1.170</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd6 (SLICE_X25Y13.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="200"><twConstOffIn anchorID="201" twDataPathType="twDataPathMinDelay"><twSlack>7.698</twSlack><twSrc BELType="PAD">hi_in&lt;3&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd6</twDest><twClkDel>1.170</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd6</twClkDest><twOff>6.700</twOff><twOffSrc>hi_in&lt;3&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;3&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd6</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB8.PAD</twSrcSite><twPathDel><twSite>AB8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;3&gt;</twComp><twBEL>hi_in&lt;3&gt;</twBEL><twBEL>hi_in_3_IBUF</twBEL><twBEL>ProtoComp692.IMUX.14</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y11.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.398</twDelInfo><twComp>hi_in_3_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y11.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>ok1&lt;28&gt;</twComp><twBEL>host/core0/core0/hi_cmd&lt;2&gt;_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y13.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>host/core0/core0/hi_cmd&lt;2&gt;_2</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X25Y13.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">-0.131</twDelInfo><twComp>host/core0/core0/state_FSM_FFd6</twComp><twBEL>host/core0/core0/state_FSM_FFd6</twBEL></twPathDel><twLogDel>0.774</twLogDel><twRouteDel>1.669</twRouteDel><twTotDel>2.443</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>31.7</twPctLog><twPctRoute>68.3</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd6</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp692.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.907</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y13.CLK</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.827</twLogDel><twRouteDel>2.997</twRouteDel><twTotDel>1.170</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd14 (SLICE_X25Y14.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="202"><twConstOffIn anchorID="203" twDataPathType="twDataPathMinDelay"><twSlack>7.856</twSlack><twSrc BELType="PAD">hi_in&lt;3&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd14</twDest><twClkDel>1.172</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd14</twClkDest><twOff>6.700</twOff><twOffSrc>hi_in&lt;3&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;3&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd14</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB8.PAD</twSrcSite><twPathDel><twSite>AB8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;3&gt;</twComp><twBEL>hi_in&lt;3&gt;</twBEL><twBEL>hi_in_3_IBUF</twBEL><twBEL>ProtoComp692.IMUX.14</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y11.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.398</twDelInfo><twComp>hi_in_3_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y11.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>ok1&lt;28&gt;</twComp><twBEL>host/core0/core0/hi_cmd&lt;2&gt;_01</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y14.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>host/core0/core0/hi_cmd&lt;2&gt;_0</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X25Y14.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">-0.127</twDelInfo><twComp>host/core0/core0/state_FSM_FFd14</twComp><twBEL>host/core0/core0/state_FSM_FFd14</twBEL></twPathDel><twLogDel>0.819</twLogDel><twRouteDel>1.784</twRouteDel><twTotDel>2.603</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>31.5</twPctLog><twPctRoute>68.5</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd14</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp692.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.907</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y14.CLK</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.827</twLogDel><twRouteDel>2.999</twRouteDel><twTotDel>1.172</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="204" twConstType="OFFSETINDELAY" ><twConstHead uID="16"><twConstName UCFConstName="NET &quot;hi_in&lt;2&gt;&quot; OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE &quot;hi_in&lt;0&gt;&quot; RISING;" ScopeName="">COMP &quot;hi_in&lt;2&gt;&quot; OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twItemCnt>5</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>5.527</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd6 (SLICE_X25Y13.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="205"><twConstOffIn anchorID="206" twDataPathType="twDataPathMaxDelay"><twSlack>8.603</twSlack><twSrc BELType="PAD">hi_in&lt;2&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd6</twDest><twClkDel>1.350</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd6</twClkDest><twOff>14.130</twOff><twOffSrc>hi_in&lt;2&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;2&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd6</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB7.PAD</twSrcSite><twPathDel><twSite>AB7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;2&gt;</twComp><twBEL>hi_in&lt;2&gt;</twBEL><twBEL>hi_in_2_IBUF</twBEL><twBEL>ProtoComp692.IMUX.13</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y14.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.971</twDelInfo><twComp>hi_in_2_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y14.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>host/core0/core0/state_FSM_FFd14</twComp><twBEL>host/core0/core0/state_FSM_FFd14-In11</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y13.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.701</twDelInfo><twComp>host/core0/core0/state_FSM_FFd14-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y13.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.114</twDelInfo><twComp>host/core0/core0/state_FSM_FFd6</twComp><twBEL>host/core0/core0/state_FSM_FFd6</twBEL></twPathDel><twLogDel>1.930</twLogDel><twRouteDel>4.672</twRouteDel><twTotDel>6.602</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>29.2</twPctLog><twPctRoute>70.8</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd6</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp692.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.473</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y13.CLK</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">1.428</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.753</twLogDel><twRouteDel>6.103</twRouteDel><twTotDel>1.350</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd17 (SLICE_X23Y14.C4), 1 path
</twPathRptBanner><twPathRpt anchorID="207"><twConstOffIn anchorID="208" twDataPathType="twDataPathMaxDelay"><twSlack>8.616</twSlack><twSrc BELType="PAD">hi_in&lt;2&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd17</twDest><twClkDel>1.352</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd7</twClkDest><twOff>14.130</twOff><twOffSrc>hi_in&lt;2&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;2&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd17</twDest><twLogLvls>4</twLogLvls><twSrcSite>AB7.PAD</twSrcSite><twPathDel><twSite>AB7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;2&gt;</twComp><twBEL>hi_in&lt;2&gt;</twBEL><twBEL>hi_in_2_IBUF</twBEL><twBEL>ProtoComp692.IMUX.13</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y13.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.490</twDelInfo><twComp>hi_in_2_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y13.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>host/core0/core0/state_FSM_FFd16</twComp><twBEL>host/core0/core0/state_FSM_FFd17-In2</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y14.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>host/core0/core0/state_FSM_FFd17-In2</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y14.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>host/core0/core0/state_FSM_FFd7</twComp><twBEL>host/core0/core0/state_FSM_FFd17-In3</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y14.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.320</twDelInfo><twComp>host/core0/core0/state_FSM_FFd17-In3</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y14.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.264</twDelInfo><twComp>host/core0/core0/state_FSM_FFd7</twComp><twBEL>host/core0/core0/state_FSM_FFd17-In4</twBEL><twBEL>host/core0/core0/state_FSM_FFd17</twBEL></twPathDel><twLogDel>2.378</twLogDel><twRouteDel>4.213</twRouteDel><twTotDel>6.591</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>36.1</twPctLog><twPctRoute>63.9</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd17</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp692.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.473</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y14.CLK</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">1.430</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.753</twLogDel><twRouteDel>6.105</twRouteDel><twTotDel>1.352</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd9 (SLICE_X25Y13.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="209"><twConstOffIn anchorID="210" twDataPathType="twDataPathMaxDelay"><twSlack>8.912</twSlack><twSrc BELType="PAD">hi_in&lt;2&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd9</twDest><twClkDel>1.350</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd6</twClkDest><twOff>14.130</twOff><twOffSrc>hi_in&lt;2&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;2&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd9</twDest><twLogLvls>3</twLogLvls><twSrcSite>AB7.PAD</twSrcSite><twPathDel><twSite>AB7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;2&gt;</twComp><twBEL>hi_in&lt;2&gt;</twBEL><twBEL>hi_in_2_IBUF</twBEL><twBEL>ProtoComp692.IMUX.13</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y13.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.490</twDelInfo><twComp>hi_in_2_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y13.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.235</twDelInfo><twComp>host/core0/core0/state_FSM_FFd16</twComp><twBEL>host/core0/core0/state_FSM_FFd16-In11</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y13.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.747</twDelInfo><twComp>host/core0/core0/state_FSM_FFd16-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y13.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.264</twDelInfo><twComp>host/core0/core0/state_FSM_FFd6</twComp><twBEL>host/core0/core0/state_FSM_FFd16-In1_rt</twBEL><twBEL>host/core0/core0/state_FSM_FFd9</twBEL></twPathDel><twLogDel>2.056</twLogDel><twRouteDel>4.237</twRouteDel><twTotDel>6.293</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>32.7</twPctLog><twPctRoute>67.3</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd9</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp692.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.473</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y13.CLK</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">1.428</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.753</twLogDel><twRouteDel>6.103</twRouteDel><twTotDel>1.350</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;hi_in&lt;2&gt;&quot; OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;
        &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd16 (SLICE_X24Y13.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="211"><twConstOffIn anchorID="212" twDataPathType="twDataPathMinDelay"><twSlack>7.917</twSlack><twSrc BELType="PAD">hi_in&lt;2&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd16</twDest><twClkDel>1.170</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd16</twClkDest><twOff>6.700</twOff><twOffSrc>hi_in&lt;2&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;2&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd16</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB7.PAD</twSrcSite><twPathDel><twSite>AB7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;2&gt;</twComp><twBEL>hi_in&lt;2&gt;</twBEL><twBEL>hi_in_2_IBUF</twBEL><twBEL>ProtoComp692.IMUX.13</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y13.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.709</twDelInfo><twComp>hi_in_2_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y13.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>host/core0/core0/state_FSM_FFd16</twComp><twBEL>host/core0/core0/state_FSM_FFd16-In11</twBEL><twBEL>host/core0/core0/state_FSM_FFd16</twBEL></twPathDel><twLogDel>0.953</twLogDel><twRouteDel>1.709</twRouteDel><twTotDel>2.662</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>35.8</twPctLog><twPctRoute>64.2</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd16</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp692.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.907</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y13.CLK</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.827</twLogDel><twRouteDel>2.997</twRouteDel><twTotDel>1.170</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd14 (SLICE_X25Y14.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="213"><twConstOffIn anchorID="214" twDataPathType="twDataPathMinDelay"><twSlack>8.242</twSlack><twSrc BELType="PAD">hi_in&lt;2&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd14</twDest><twClkDel>1.172</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd14</twClkDest><twOff>6.700</twOff><twOffSrc>hi_in&lt;2&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;2&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd14</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB7.PAD</twSrcSite><twPathDel><twSite>AB7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;2&gt;</twComp><twBEL>hi_in&lt;2&gt;</twBEL><twBEL>hi_in_2_IBUF</twBEL><twBEL>ProtoComp692.IMUX.13</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y14.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.011</twDelInfo><twComp>hi_in_2_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X25Y14.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>host/core0/core0/state_FSM_FFd14</twComp><twBEL>host/core0/core0/state_FSM_FFd14-In11</twBEL><twBEL>host/core0/core0/state_FSM_FFd14</twBEL></twPathDel><twLogDel>0.978</twLogDel><twRouteDel>2.011</twRouteDel><twTotDel>2.989</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>32.7</twPctLog><twPctRoute>67.3</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd14</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp692.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.907</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y14.CLK</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.827</twLogDel><twRouteDel>2.999</twRouteDel><twTotDel>1.172</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd9 (SLICE_X25Y13.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="215"><twConstOffIn anchorID="216" twDataPathType="twDataPathMinDelay"><twSlack>8.409</twSlack><twSrc BELType="PAD">hi_in&lt;2&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd9</twDest><twClkDel>1.170</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd6</twClkDest><twOff>6.700</twOff><twOffSrc>hi_in&lt;2&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;2&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd9</twDest><twLogLvls>3</twLogLvls><twSrcSite>AB7.PAD</twSrcSite><twPathDel><twSite>AB7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;2&gt;</twComp><twBEL>hi_in&lt;2&gt;</twBEL><twBEL>hi_in_2_IBUF</twBEL><twBEL>ProtoComp692.IMUX.13</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y13.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.709</twDelInfo><twComp>hi_in_2_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y13.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>host/core0/core0/state_FSM_FFd16</twComp><twBEL>host/core0/core0/state_FSM_FFd16-In11</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y13.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>host/core0/core0/state_FSM_FFd16-In1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X25Y13.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>host/core0/core0/state_FSM_FFd6</twComp><twBEL>host/core0/core0/state_FSM_FFd16-In1_rt</twBEL><twBEL>host/core0/core0/state_FSM_FFd9</twBEL></twPathDel><twLogDel>1.060</twLogDel><twRouteDel>2.094</twRouteDel><twTotDel>3.154</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>33.6</twPctLog><twPctRoute>66.4</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd9</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp692.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.907</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y13.CLK</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.827</twLogDel><twRouteDel>2.997</twRouteDel><twTotDel>1.170</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="217" twConstType="OFFSETINDELAY" ><twConstHead uID="17"><twConstName UCFConstName="NET &quot;hi_in&lt;1&gt;&quot; OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE &quot;hi_in&lt;0&gt;&quot; RISING;" ScopeName="">COMP &quot;hi_in&lt;1&gt;&quot; OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twItemCnt>5</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>6.769</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd17 (SLICE_X23Y14.C4), 1 path
</twPathRptBanner><twPathRpt anchorID="218"><twConstOffIn anchorID="219" twDataPathType="twDataPathMaxDelay"><twSlack>7.361</twSlack><twSrc BELType="PAD">hi_in&lt;1&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd17</twDest><twClkDel>1.352</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd7</twClkDest><twOff>14.130</twOff><twOffSrc>hi_in&lt;1&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;1&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd17</twDest><twLogLvls>4</twLogLvls><twSrcSite>AB20.PAD</twSrcSite><twPathDel><twSite>AB20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;1&gt;</twComp><twBEL>hi_in&lt;1&gt;</twBEL><twBEL>hi_in_1_IBUF</twBEL><twBEL>ProtoComp692.IMUX.12</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y13.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">4.745</twDelInfo><twComp>hi_in_1_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y13.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>host/core0/core0/state_FSM_FFd16</twComp><twBEL>host/core0/core0/state_FSM_FFd17-In2</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y14.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>host/core0/core0/state_FSM_FFd17-In2</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y14.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>host/core0/core0/state_FSM_FFd7</twComp><twBEL>host/core0/core0/state_FSM_FFd17-In3</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y14.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.320</twDelInfo><twComp>host/core0/core0/state_FSM_FFd17-In3</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y14.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.264</twDelInfo><twComp>host/core0/core0/state_FSM_FFd7</twComp><twBEL>host/core0/core0/state_FSM_FFd17-In4</twBEL><twBEL>host/core0/core0/state_FSM_FFd17</twBEL></twPathDel><twLogDel>2.378</twLogDel><twRouteDel>5.468</twRouteDel><twTotDel>7.846</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>30.3</twPctLog><twPctRoute>69.7</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd17</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp692.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.473</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y14.CLK</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">1.430</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.753</twLogDel><twRouteDel>6.105</twRouteDel><twTotDel>1.352</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd9 (SLICE_X25Y13.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="220"><twConstOffIn anchorID="221" twDataPathType="twDataPathMaxDelay"><twSlack>7.657</twSlack><twSrc BELType="PAD">hi_in&lt;1&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd9</twDest><twClkDel>1.350</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd6</twClkDest><twOff>14.130</twOff><twOffSrc>hi_in&lt;1&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;1&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd9</twDest><twLogLvls>3</twLogLvls><twSrcSite>AB20.PAD</twSrcSite><twPathDel><twSite>AB20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;1&gt;</twComp><twBEL>hi_in&lt;1&gt;</twBEL><twBEL>hi_in_1_IBUF</twBEL><twBEL>ProtoComp692.IMUX.12</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y13.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">4.745</twDelInfo><twComp>hi_in_1_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y13.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.235</twDelInfo><twComp>host/core0/core0/state_FSM_FFd16</twComp><twBEL>host/core0/core0/state_FSM_FFd16-In11</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y13.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.747</twDelInfo><twComp>host/core0/core0/state_FSM_FFd16-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y13.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.264</twDelInfo><twComp>host/core0/core0/state_FSM_FFd6</twComp><twBEL>host/core0/core0/state_FSM_FFd16-In1_rt</twBEL><twBEL>host/core0/core0/state_FSM_FFd9</twBEL></twPathDel><twLogDel>2.056</twLogDel><twRouteDel>5.492</twRouteDel><twTotDel>7.548</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>27.2</twPctLog><twPctRoute>72.8</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd9</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp692.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.473</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y13.CLK</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">1.428</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.753</twLogDel><twRouteDel>6.103</twRouteDel><twTotDel>1.350</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd6 (SLICE_X25Y13.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="222"><twConstOffIn anchorID="223" twDataPathType="twDataPathMaxDelay"><twSlack>7.720</twSlack><twSrc BELType="PAD">hi_in&lt;1&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd6</twDest><twClkDel>1.350</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd6</twClkDest><twOff>14.130</twOff><twOffSrc>hi_in&lt;1&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;1&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd6</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB20.PAD</twSrcSite><twPathDel><twSite>AB20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;1&gt;</twComp><twBEL>hi_in&lt;1&gt;</twBEL><twBEL>hi_in_1_IBUF</twBEL><twBEL>ProtoComp692.IMUX.12</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y14.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">4.854</twDelInfo><twComp>hi_in_1_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y14.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>host/core0/core0/state_FSM_FFd14</twComp><twBEL>host/core0/core0/state_FSM_FFd14-In11</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y13.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.701</twDelInfo><twComp>host/core0/core0/state_FSM_FFd14-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y13.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.114</twDelInfo><twComp>host/core0/core0/state_FSM_FFd6</twComp><twBEL>host/core0/core0/state_FSM_FFd6</twBEL></twPathDel><twLogDel>1.930</twLogDel><twRouteDel>5.555</twRouteDel><twTotDel>7.485</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>25.8</twPctLog><twPctRoute>74.2</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd6</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp692.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.473</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y13.CLK</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">1.428</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.753</twLogDel><twRouteDel>6.103</twRouteDel><twTotDel>1.350</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;hi_in&lt;1&gt;&quot; OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;
        &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd16 (SLICE_X24Y13.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="224"><twConstOffIn anchorID="225" twDataPathType="twDataPathMinDelay"><twSlack>8.780</twSlack><twSrc BELType="PAD">hi_in&lt;1&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd16</twDest><twClkDel>1.170</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd16</twClkDest><twOff>6.700</twOff><twOffSrc>hi_in&lt;1&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;1&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd16</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB20.PAD</twSrcSite><twPathDel><twSite>AB20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;1&gt;</twComp><twBEL>hi_in&lt;1&gt;</twBEL><twBEL>hi_in_1_IBUF</twBEL><twBEL>ProtoComp692.IMUX.12</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y13.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.572</twDelInfo><twComp>hi_in_1_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y13.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>host/core0/core0/state_FSM_FFd16</twComp><twBEL>host/core0/core0/state_FSM_FFd16-In11</twBEL><twBEL>host/core0/core0/state_FSM_FFd16</twBEL></twPathDel><twLogDel>0.953</twLogDel><twRouteDel>2.572</twRouteDel><twTotDel>3.525</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>27.0</twPctLog><twPctRoute>73.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd16</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp692.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.907</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y13.CLK</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.827</twLogDel><twRouteDel>2.997</twRouteDel><twTotDel>1.170</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd14 (SLICE_X25Y14.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="226"><twConstOffIn anchorID="227" twDataPathType="twDataPathMinDelay"><twSlack>8.830</twSlack><twSrc BELType="PAD">hi_in&lt;1&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd14</twDest><twClkDel>1.172</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd14</twClkDest><twOff>6.700</twOff><twOffSrc>hi_in&lt;1&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;1&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd14</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB20.PAD</twSrcSite><twPathDel><twSite>AB20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;1&gt;</twComp><twBEL>hi_in&lt;1&gt;</twBEL><twBEL>hi_in_1_IBUF</twBEL><twBEL>ProtoComp692.IMUX.12</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y14.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.599</twDelInfo><twComp>hi_in_1_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X25Y14.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>host/core0/core0/state_FSM_FFd14</twComp><twBEL>host/core0/core0/state_FSM_FFd14-In11</twBEL><twBEL>host/core0/core0/state_FSM_FFd14</twBEL></twPathDel><twLogDel>0.978</twLogDel><twRouteDel>2.599</twRouteDel><twTotDel>3.577</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>27.3</twPctLog><twPctRoute>72.7</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd14</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp692.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.907</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y14.CLK</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.827</twLogDel><twRouteDel>2.999</twRouteDel><twTotDel>1.172</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd6 (SLICE_X25Y13.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="228"><twConstOffIn anchorID="229" twDataPathType="twDataPathMinDelay"><twSlack>9.161</twSlack><twSrc BELType="PAD">hi_in&lt;1&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd6</twDest><twClkDel>1.170</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd6</twClkDest><twOff>6.700</twOff><twOffSrc>hi_in&lt;1&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;1&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd6</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB20.PAD</twSrcSite><twPathDel><twSite>AB20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;1&gt;</twComp><twBEL>hi_in&lt;1&gt;</twBEL><twBEL>hi_in_1_IBUF</twBEL><twBEL>ProtoComp692.IMUX.12</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y14.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.599</twDelInfo><twComp>hi_in_1_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y14.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>host/core0/core0/state_FSM_FFd14</twComp><twBEL>host/core0/core0/state_FSM_FFd14-In11</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y13.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.329</twDelInfo><twComp>host/core0/core0/state_FSM_FFd14-In1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X25Y13.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>host/core0/core0/state_FSM_FFd6</twComp><twBEL>host/core0/core0/state_FSM_FFd6</twBEL></twPathDel><twLogDel>0.978</twLogDel><twRouteDel>2.928</twRouteDel><twTotDel>3.906</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>25.0</twPctLog><twPctRoute>75.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd6</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp692.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.907</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y13.CLK</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.827</twLogDel><twRouteDel>2.997</twRouteDel><twTotDel>1.170</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="230" twConstType="OFFSETINDELAY" ><twConstHead uID="18"><twConstName UCFConstName="TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE &quot;hi_in&lt;0&gt;&quot; RISING;" ScopeName="">TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE COMP         &quot;hi_in&lt;0&gt;&quot; &quot;RISING&quot;;</twConstName><twItemCnt>16</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>16</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>5.721</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/delays[15].fdrein0 (ILOGIC_X25Y1.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="231"><twConstOffIn anchorID="232" twDataPathType="twDataPathMaxDelay"><twSlack>4.109</twSlack><twSrc BELType="PAD">hi_inout&lt;15&gt;</twSrc><twDest BELType="FF">host/delays[15].fdrein0</twDest><twClkDel>1.885</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/hi_datain&lt;15&gt;</twClkDest><twOff>9.830</twOff><twOffSrc>hi_inout&lt;15&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_inout&lt;15&gt;</twSrc><twDest BELType='FF'>host/delays[15].fdrein0</twDest><twLogLvls>3</twLogLvls><twSrcSite>AA20.PAD</twSrcSite><twPathDel><twSite>AA20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_inout&lt;15&gt;</twComp><twBEL>hi_inout&lt;15&gt;</twBEL><twBEL>host/delays[15].iobf0/IBUF</twBEL><twBEL>ProtoComp688.IMUX.16</twBEL></twPathDel><twPathDel><twSite>IODELAY_X25Y1.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.153</twDelInfo><twComp>host/iobf0_hi_datain&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X25Y1.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">5.082</twDelInfo><twComp>host/delays[15].iodelay_inst</twComp><twBEL>host/delays[15].iodelay_inst</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X25Y1.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.007</twDelInfo><twComp>host/iodly0_datain&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X25Y1.CLK0</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.532</twDelInfo><twComp>host/hi_datain&lt;15&gt;</twComp><twBEL>ProtoComp755.D2OFFBYP_SRC.15</twBEL><twBEL>host/delays[15].fdrein0</twBEL></twPathDel><twLogDel>7.171</twLogDel><twRouteDel>0.160</twRouteDel><twTotDel>7.331</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>97.8</twPctLog><twPctRoute>2.2</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/delays[15].fdrein0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp692.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.473</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X25Y1.CLK0</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">1.963</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.753</twLogDel><twRouteDel>6.638</twRouteDel><twTotDel>1.885</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/delays[5].fdrein0 (ILOGIC_X20Y0.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="233"><twConstOffIn anchorID="234" twDataPathType="twDataPathMaxDelay"><twSlack>4.110</twSlack><twSrc BELType="PAD">hi_inout&lt;5&gt;</twSrc><twDest BELType="FF">host/delays[5].fdrein0</twDest><twClkDel>1.886</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/hi_datain&lt;5&gt;</twClkDest><twOff>9.830</twOff><twOffSrc>hi_inout&lt;5&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_inout&lt;5&gt;</twSrc><twDest BELType='FF'>host/delays[5].fdrein0</twDest><twLogLvls>3</twLogLvls><twSrcSite>V15.PAD</twSrcSite><twPathDel><twSite>V15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_inout&lt;5&gt;</twComp><twBEL>hi_inout&lt;5&gt;</twBEL><twBEL>host/delays[5].iobf0/IBUF</twBEL><twBEL>ProtoComp688.IMUX.5</twBEL></twPathDel><twPathDel><twSite>IODELAY_X20Y0.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.153</twDelInfo><twComp>host/iobf0_hi_datain&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X20Y0.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">5.082</twDelInfo><twComp>host/delays[5].iodelay_inst</twComp><twBEL>host/delays[5].iodelay_inst</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X20Y0.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.007</twDelInfo><twComp>host/iodly0_datain&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X20Y0.CLK0</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.532</twDelInfo><twComp>host/hi_datain&lt;5&gt;</twComp><twBEL>ProtoComp755.D2OFFBYP_SRC.5</twBEL><twBEL>host/delays[5].fdrein0</twBEL></twPathDel><twLogDel>7.171</twLogDel><twRouteDel>0.160</twRouteDel><twTotDel>7.331</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>97.8</twPctLog><twPctRoute>2.2</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/delays[5].fdrein0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp692.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.473</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X20Y0.CLK0</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">1.964</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.753</twLogDel><twRouteDel>6.639</twRouteDel><twTotDel>1.886</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/delays[11].fdrein0 (ILOGIC_X7Y0.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="235"><twConstOffIn anchorID="236" twDataPathType="twDataPathMaxDelay"><twSlack>4.130</twSlack><twSrc BELType="PAD">hi_inout&lt;11&gt;</twSrc><twDest BELType="FF">host/delays[11].fdrein0</twDest><twClkDel>1.906</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/hi_datain&lt;11&gt;</twClkDest><twOff>9.830</twOff><twOffSrc>hi_inout&lt;11&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_inout&lt;11&gt;</twSrc><twDest BELType='FF'>host/delays[11].fdrein0</twDest><twLogLvls>3</twLogLvls><twSrcSite>AB6.PAD</twSrcSite><twPathDel><twSite>AB6.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_inout&lt;11&gt;</twComp><twBEL>hi_inout&lt;11&gt;</twBEL><twBEL>host/delays[11].iobf0/IBUF</twBEL><twBEL>ProtoComp688.IMUX.12</twBEL></twPathDel><twPathDel><twSite>IODELAY_X7Y0.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.153</twDelInfo><twComp>host/iobf0_hi_datain&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X7Y0.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">5.082</twDelInfo><twComp>host/delays[11].iodelay_inst</twComp><twBEL>host/delays[11].iodelay_inst</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X7Y0.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.007</twDelInfo><twComp>host/iodly0_datain&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X7Y0.CLK0</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.532</twDelInfo><twComp>host/hi_datain&lt;11&gt;</twComp><twBEL>ProtoComp755.D2OFFBYP_SRC.11</twBEL><twBEL>host/delays[11].fdrein0</twBEL></twPathDel><twLogDel>7.171</twLogDel><twRouteDel>0.160</twRouteDel><twTotDel>7.331</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>97.8</twPctLog><twPctRoute>2.2</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/delays[11].fdrein0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp692.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.473</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X7Y0.CLK0</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">1.984</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.753</twLogDel><twRouteDel>6.659</twRouteDel><twTotDel>1.906</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE COMP
        &quot;hi_in&lt;0&gt;&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/delays[8].fdrein0 (ILOGIC_X8Y3.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="237"><twConstOffIn anchorID="238" twDataPathType="twDataPathMinDelay"><twSlack>0.472</twSlack><twSrc BELType="PAD">hi_inout&lt;8&gt;</twSrc><twDest BELType="FF">host/delays[8].fdrein0</twDest><twClkDel>1.428</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/hi_datain&lt;8&gt;</twClkDest><twOff>0.000</twOff><twOffSrc>hi_inout&lt;8&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_inout&lt;8&gt;</twSrc><twDest BELType='FF'>host/delays[8].fdrein0</twDest><twLogLvls>3</twLogLvls><twSrcSite>Y7.PAD</twSrcSite><twPathDel><twSite>Y7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_inout&lt;8&gt;</twComp><twBEL>hi_inout&lt;8&gt;</twBEL><twBEL>host/delays[8].iobf0/IBUF</twBEL><twBEL>ProtoComp688.IMUX.8</twBEL></twPathDel><twPathDel><twSite>IODELAY_X8Y3.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>host/iobf0_hi_datain&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X8Y3.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>host/delays[8].iodelay_inst</twComp><twBEL>host/delays[8].iodelay_inst</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X8Y3.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.005</twDelInfo><twComp>host/iodly0_datain&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X8Y3.CLK0</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>host/hi_datain&lt;8&gt;</twComp><twBEL>ProtoComp755.D2OFFBYP_SRC.8</twBEL><twBEL>host/delays[8].fdrein0</twBEL></twPathDel><twLogDel>2.077</twLogDel><twRouteDel>0.098</twRouteDel><twTotDel>2.175</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>95.5</twPctLog><twPctRoute>4.5</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/delays[8].fdrein0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp692.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.907</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X8Y3.CLK0</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">1.008</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.827</twLogDel><twRouteDel>3.255</twRouteDel><twTotDel>1.428</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/delays[2].fdrein0 (ILOGIC_X14Y3.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="239"><twConstOffIn anchorID="240" twDataPathType="twDataPathMinDelay"><twSlack>0.490</twSlack><twSrc BELType="PAD">hi_inout&lt;2&gt;</twSrc><twDest BELType="FF">host/delays[2].fdrein0</twDest><twClkDel>1.410</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/hi_datain&lt;2&gt;</twClkDest><twOff>0.000</twOff><twOffSrc>hi_inout&lt;2&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_inout&lt;2&gt;</twSrc><twDest BELType='FF'>host/delays[2].fdrein0</twDest><twLogLvls>3</twLogLvls><twSrcSite>Y13.PAD</twSrcSite><twPathDel><twSite>Y13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_inout&lt;2&gt;</twComp><twBEL>hi_inout&lt;2&gt;</twBEL><twBEL>host/delays[2].iobf0/IBUF</twBEL><twBEL>ProtoComp688.IMUX.2</twBEL></twPathDel><twPathDel><twSite>IODELAY_X14Y3.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>host/iobf0_hi_datain&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X14Y3.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>host/delays[2].iodelay_inst</twComp><twBEL>host/delays[2].iodelay_inst</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X14Y3.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.005</twDelInfo><twComp>host/iodly0_datain&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X14Y3.CLK0</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>host/hi_datain&lt;2&gt;</twComp><twBEL>ProtoComp755.D2OFFBYP_SRC.2</twBEL><twBEL>host/delays[2].fdrein0</twBEL></twPathDel><twLogDel>2.077</twLogDel><twRouteDel>0.098</twRouteDel><twTotDel>2.175</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>95.5</twPctLog><twPctRoute>4.5</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/delays[2].fdrein0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp692.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.907</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X14Y3.CLK0</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">0.990</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.827</twLogDel><twRouteDel>3.237</twRouteDel><twTotDel>1.410</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/delays[3].fdrein0 (ILOGIC_X20Y2.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="241"><twConstOffIn anchorID="242" twDataPathType="twDataPathMinDelay"><twSlack>0.490</twSlack><twSrc BELType="PAD">hi_inout&lt;3&gt;</twSrc><twDest BELType="FF">host/delays[3].fdrein0</twDest><twClkDel>1.408</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/hi_datain&lt;3&gt;</twClkDest><twOff>0.000</twOff><twOffSrc>hi_inout&lt;3&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_inout&lt;3&gt;</twSrc><twDest BELType='FF'>host/delays[3].fdrein0</twDest><twLogLvls>3</twLogLvls><twSrcSite>AB18.PAD</twSrcSite><twPathDel><twSite>AB18.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_inout&lt;3&gt;</twComp><twBEL>hi_inout&lt;3&gt;</twBEL><twBEL>host/delays[3].iobf0/IBUF</twBEL><twBEL>ProtoComp688.IMUX.3</twBEL></twPathDel><twPathDel><twSite>IODELAY_X20Y2.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>host/iobf0_hi_datain&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X20Y2.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>host/delays[3].iodelay_inst</twComp><twBEL>host/delays[3].iodelay_inst</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X20Y2.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.005</twDelInfo><twComp>host/iodly0_datain&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X20Y2.CLK0</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>host/hi_datain&lt;3&gt;</twComp><twBEL>ProtoComp755.D2OFFBYP_SRC.3</twBEL><twBEL>host/delays[3].fdrein0</twBEL></twPathDel><twLogDel>2.077</twLogDel><twRouteDel>0.096</twRouteDel><twTotDel>2.173</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>95.6</twPctLog><twPctRoute>4.4</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/delays[3].fdrein0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp692.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.907</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X20Y2.CLK0</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">0.988</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.827</twLogDel><twRouteDel>3.235</twRouteDel><twTotDel>1.408</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="243" twConstType="OFFSETOUTDELAY" ><twConstHead uID="19"><twConstName UCFConstName="TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = OUT 11.63 ns AFTER &quot;hi_in&lt;0&gt;&quot; RISING;" ScopeName="">TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = OUT 11.63 ns AFTER COMP &quot;hi_in&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twItemCnt>32</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>16</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>6.777</twMinOff></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hi_inout&lt;8&gt; (Y7.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="244"><twConstOffOut anchorID="245" twDataPathType="twDataPathMaxDelay"><twSlack>4.853</twSlack><twSrc BELType="FF">host/delays[8].fdreout0</twSrc><twDest BELType="PAD">hi_inout&lt;8&gt;</twDest><twClkDel>2.262</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/fdreout0_hi_dataout&lt;8&gt;</twClkDest><twDataDel>4.240</twDataDel><twDataSrc>host/fdreout0_hi_dataout&lt;8&gt;</twDataSrc><twDataDest>hi_inout&lt;8&gt;</twDataDest><twOff>11.630</twOff><twOffSrc>hi_in&lt;0&gt;</twOffSrc><twOffDest>hi_inout&lt;8&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/delays[8].fdreout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp692.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.933</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-7.468</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X8Y3.CLK0</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">2.402</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-5.512</twLogDel><twRouteDel>7.774</twRouteDel><twTotDel>2.262</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/delays[8].fdreout0</twSrc><twDest BELType='PAD'>hi_inout&lt;8&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X8Y3.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>OLOGIC_X8Y3.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;8&gt;</twComp><twBEL>host/delays[8].fdreout0</twBEL></twPathDel><twPathDel><twSite>Y7.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>Y7.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.722</twDelInfo><twComp>hi_inout&lt;8&gt;</twComp><twBEL>host/delays[8].iobf0/OBUFT</twBEL><twBEL>hi_inout&lt;8&gt;</twBEL></twPathDel><twLogDel>3.802</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>4.240</twTotDel><twPctLog>89.7</twPctLog><twPctRoute>10.3</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="246"><twConstOffOut anchorID="247" twDataPathType="twDataPathMaxDelay"><twSlack>5.234</twSlack><twSrc BELType="FF">host/delays[8].fdreout1</twSrc><twDest BELType="PAD">hi_inout&lt;8&gt;</twDest><twClkDel>2.262</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/fdreout0_hi_dataout&lt;8&gt;</twClkDest><twDataDel>3.859</twDataDel><twDataSrc>host/fdreout0_hi_dataout&lt;8&gt;</twDataSrc><twDataDest>hi_inout&lt;8&gt;</twDataDest><twOff>11.630</twOff><twOffSrc>hi_in&lt;0&gt;</twOffSrc><twOffDest>hi_inout&lt;8&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/delays[8].fdreout1</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp692.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.933</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-7.468</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X8Y3.CLK0</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">2.402</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-5.512</twLogDel><twRouteDel>7.774</twRouteDel><twTotDel>2.262</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/delays[8].fdreout1</twSrc><twDest BELType='PAD'>hi_inout&lt;8&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X8Y3.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>OLOGIC_X8Y3.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;8&gt;</twComp><twBEL>host/delays[8].fdreout1</twBEL></twPathDel><twPathDel><twSite>Y7.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>host/fdreout1_hi_drive&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>Y7.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">2.722</twDelInfo><twComp>hi_inout&lt;8&gt;</twComp><twBEL>host/delays[8].iobf0/OBUFT</twBEL><twBEL>hi_inout&lt;8&gt;</twBEL></twPathDel><twLogDel>3.421</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>3.859</twTotDel><twPctLog>88.6</twPctLog><twPctRoute>11.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hi_inout&lt;2&gt; (Y13.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="248"><twConstOffOut anchorID="249" twDataPathType="twDataPathMaxDelay"><twSlack>4.872</twSlack><twSrc BELType="FF">host/delays[2].fdreout0</twSrc><twDest BELType="PAD">hi_inout&lt;2&gt;</twDest><twClkDel>2.243</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/fdreout0_hi_dataout&lt;2&gt;</twClkDest><twDataDel>4.240</twDataDel><twDataSrc>host/fdreout0_hi_dataout&lt;2&gt;</twDataSrc><twDataDest>hi_inout&lt;2&gt;</twDataDest><twOff>11.630</twOff><twOffSrc>hi_in&lt;0&gt;</twOffSrc><twOffDest>hi_inout&lt;2&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/delays[2].fdreout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp692.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.933</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-7.468</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X14Y3.CLK0</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">2.383</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-5.512</twLogDel><twRouteDel>7.755</twRouteDel><twTotDel>2.243</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/delays[2].fdreout0</twSrc><twDest BELType='PAD'>hi_inout&lt;2&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X14Y3.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>OLOGIC_X14Y3.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;2&gt;</twComp><twBEL>host/delays[2].fdreout0</twBEL></twPathDel><twPathDel><twSite>Y13.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>Y13.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.722</twDelInfo><twComp>hi_inout&lt;2&gt;</twComp><twBEL>host/delays[2].iobf0/OBUFT</twBEL><twBEL>hi_inout&lt;2&gt;</twBEL></twPathDel><twLogDel>3.802</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>4.240</twTotDel><twPctLog>89.7</twPctLog><twPctRoute>10.3</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="250"><twConstOffOut anchorID="251" twDataPathType="twDataPathMaxDelay"><twSlack>5.253</twSlack><twSrc BELType="FF">host/delays[2].fdreout1</twSrc><twDest BELType="PAD">hi_inout&lt;2&gt;</twDest><twClkDel>2.243</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/fdreout0_hi_dataout&lt;2&gt;</twClkDest><twDataDel>3.859</twDataDel><twDataSrc>host/fdreout0_hi_dataout&lt;2&gt;</twDataSrc><twDataDest>hi_inout&lt;2&gt;</twDataDest><twOff>11.630</twOff><twOffSrc>hi_in&lt;0&gt;</twOffSrc><twOffDest>hi_inout&lt;2&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/delays[2].fdreout1</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp692.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.933</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-7.468</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X14Y3.CLK0</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">2.383</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-5.512</twLogDel><twRouteDel>7.755</twRouteDel><twTotDel>2.243</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/delays[2].fdreout1</twSrc><twDest BELType='PAD'>hi_inout&lt;2&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X14Y3.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>OLOGIC_X14Y3.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;2&gt;</twComp><twBEL>host/delays[2].fdreout1</twBEL></twPathDel><twPathDel><twSite>Y13.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>host/fdreout1_hi_drive&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>Y13.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">2.722</twDelInfo><twComp>hi_inout&lt;2&gt;</twComp><twBEL>host/delays[2].iobf0/OBUFT</twBEL><twBEL>hi_inout&lt;2&gt;</twBEL></twPathDel><twLogDel>3.421</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>3.859</twTotDel><twPctLog>88.6</twPctLog><twPctRoute>11.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hi_inout&lt;3&gt; (AB18.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="252"><twConstOffOut anchorID="253" twDataPathType="twDataPathMaxDelay"><twSlack>4.873</twSlack><twSrc BELType="FF">host/delays[3].fdreout0</twSrc><twDest BELType="PAD">hi_inout&lt;3&gt;</twDest><twClkDel>2.242</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/fdreout0_hi_dataout&lt;3&gt;</twClkDest><twDataDel>4.240</twDataDel><twDataSrc>host/fdreout0_hi_dataout&lt;3&gt;</twDataSrc><twDataDest>hi_inout&lt;3&gt;</twDataDest><twOff>11.630</twOff><twOffSrc>hi_in&lt;0&gt;</twOffSrc><twOffDest>hi_inout&lt;3&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/delays[3].fdreout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp692.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.933</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-7.468</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X20Y2.CLK0</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">2.382</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-5.512</twLogDel><twRouteDel>7.754</twRouteDel><twTotDel>2.242</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/delays[3].fdreout0</twSrc><twDest BELType='PAD'>hi_inout&lt;3&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X20Y2.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>OLOGIC_X20Y2.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;3&gt;</twComp><twBEL>host/delays[3].fdreout0</twBEL></twPathDel><twPathDel><twSite>AB18.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>AB18.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.722</twDelInfo><twComp>hi_inout&lt;3&gt;</twComp><twBEL>host/delays[3].iobf0/OBUFT</twBEL><twBEL>hi_inout&lt;3&gt;</twBEL></twPathDel><twLogDel>3.802</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>4.240</twTotDel><twPctLog>89.7</twPctLog><twPctRoute>10.3</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="254"><twConstOffOut anchorID="255" twDataPathType="twDataPathMaxDelay"><twSlack>5.254</twSlack><twSrc BELType="FF">host/delays[3].fdreout1</twSrc><twDest BELType="PAD">hi_inout&lt;3&gt;</twDest><twClkDel>2.242</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/fdreout0_hi_dataout&lt;3&gt;</twClkDest><twDataDel>3.859</twDataDel><twDataSrc>host/fdreout0_hi_dataout&lt;3&gt;</twDataSrc><twDataDest>hi_inout&lt;3&gt;</twDataDest><twOff>11.630</twOff><twOffSrc>hi_in&lt;0&gt;</twOffSrc><twOffDest>hi_inout&lt;3&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/delays[3].fdreout1</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp692.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.933</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-7.468</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X20Y2.CLK0</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">2.382</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-5.512</twLogDel><twRouteDel>7.754</twRouteDel><twTotDel>2.242</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/delays[3].fdreout1</twSrc><twDest BELType='PAD'>hi_inout&lt;3&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X20Y2.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>OLOGIC_X20Y2.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;3&gt;</twComp><twBEL>host/delays[3].fdreout1</twBEL></twPathDel><twPathDel><twSite>AB18.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>host/fdreout1_hi_drive&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>AB18.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">2.722</twDelInfo><twComp>hi_inout&lt;3&gt;</twComp><twBEL>host/delays[3].iobf0/OBUFT</twBEL><twBEL>hi_inout&lt;3&gt;</twBEL></twPathDel><twLogDel>3.421</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>3.859</twTotDel><twPctLog>88.6</twPctLog><twPctRoute>11.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = OUT 11.63 ns AFTER COMP &quot;hi_in&lt;0&gt;&quot;
        &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hi_inout&lt;15&gt; (AA20.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="256"><twConstOffOut anchorID="257" twDataPathType="twDataPathMinDelay"><twSlack>3.051</twSlack><twSrc BELType="FF">host/delays[15].fdreout0</twSrc><twDest BELType="PAD">hi_inout&lt;15&gt;</twDest><twClkDel>1.326</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/fdreout0_hi_dataout&lt;15&gt;</twClkDest><twDataDel>2.000</twDataDel><twDataSrc>host/fdreout0_hi_dataout&lt;15&gt;</twDataSrc><twDataDest>hi_inout&lt;15&gt;</twDataDest><twOff>11.630</twOff><twOffSrc>hi_in&lt;0&gt;</twOffSrc><twOffDest>hi_inout&lt;15&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/delays[15].fdreout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp692.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.327</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.644</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X25Y1.CLK0</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">0.933</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.700</twLogDel><twRouteDel>3.026</twRouteDel><twTotDel>1.326</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/delays[15].fdreout0</twSrc><twDest BELType='PAD'>hi_inout&lt;15&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X25Y1.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>OLOGIC_X25Y1.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;15&gt;</twComp><twBEL>host/delays[15].fdreout0</twBEL></twPathDel><twPathDel><twSite>AA20.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>AA20.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>hi_inout&lt;15&gt;</twComp><twBEL>host/delays[15].iobf0/OBUFT</twBEL><twBEL>hi_inout&lt;15&gt;</twBEL></twPathDel><twLogDel>1.732</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>2.000</twTotDel><twPctLog>86.6</twPctLog><twPctRoute>13.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="258"><twConstOffOut anchorID="259" twDataPathType="twDataPathMinDelay"><twSlack>2.943</twSlack><twSrc BELType="FF">host/delays[15].fdreout1</twSrc><twDest BELType="PAD">hi_inout&lt;15&gt;</twDest><twClkDel>1.326</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/fdreout0_hi_dataout&lt;15&gt;</twClkDest><twDataDel>1.892</twDataDel><twDataSrc>host/fdreout0_hi_dataout&lt;15&gt;</twDataSrc><twDataDest>hi_inout&lt;15&gt;</twDataDest><twOff>11.630</twOff><twOffSrc>hi_in&lt;0&gt;</twOffSrc><twOffDest>hi_inout&lt;15&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/delays[15].fdreout1</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp692.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.327</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.644</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X25Y1.CLK0</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">0.933</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.700</twLogDel><twRouteDel>3.026</twRouteDel><twTotDel>1.326</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/delays[15].fdreout1</twSrc><twDest BELType='PAD'>hi_inout&lt;15&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X25Y1.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>OLOGIC_X25Y1.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;15&gt;</twComp><twBEL>host/delays[15].fdreout1</twBEL></twPathDel><twPathDel><twSite>AA20.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>host/fdreout1_hi_drive&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>AA20.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>hi_inout&lt;15&gt;</twComp><twBEL>host/delays[15].iobf0/OBUFT</twBEL><twBEL>hi_inout&lt;15&gt;</twBEL></twPathDel><twLogDel>1.624</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>1.892</twTotDel><twPctLog>85.8</twPctLog><twPctRoute>14.2</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hi_inout&lt;5&gt; (V15.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="260"><twConstOffOut anchorID="261" twDataPathType="twDataPathMinDelay"><twSlack>3.052</twSlack><twSrc BELType="FF">host/delays[5].fdreout0</twSrc><twDest BELType="PAD">hi_inout&lt;5&gt;</twDest><twClkDel>1.327</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/fdreout0_hi_dataout&lt;5&gt;</twClkDest><twDataDel>2.000</twDataDel><twDataSrc>host/fdreout0_hi_dataout&lt;5&gt;</twDataSrc><twDataDest>hi_inout&lt;5&gt;</twDataDest><twOff>11.630</twOff><twOffSrc>hi_in&lt;0&gt;</twOffSrc><twOffDest>hi_inout&lt;5&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/delays[5].fdreout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp692.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.327</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.644</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X20Y0.CLK0</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">0.934</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.700</twLogDel><twRouteDel>3.027</twRouteDel><twTotDel>1.327</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/delays[5].fdreout0</twSrc><twDest BELType='PAD'>hi_inout&lt;5&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X20Y0.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>OLOGIC_X20Y0.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;5&gt;</twComp><twBEL>host/delays[5].fdreout0</twBEL></twPathDel><twPathDel><twSite>V15.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>V15.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>hi_inout&lt;5&gt;</twComp><twBEL>host/delays[5].iobf0/OBUFT</twBEL><twBEL>hi_inout&lt;5&gt;</twBEL></twPathDel><twLogDel>1.732</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>2.000</twTotDel><twPctLog>86.6</twPctLog><twPctRoute>13.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="262"><twConstOffOut anchorID="263" twDataPathType="twDataPathMinDelay"><twSlack>2.944</twSlack><twSrc BELType="FF">host/delays[5].fdreout1</twSrc><twDest BELType="PAD">hi_inout&lt;5&gt;</twDest><twClkDel>1.327</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/fdreout0_hi_dataout&lt;5&gt;</twClkDest><twDataDel>1.892</twDataDel><twDataSrc>host/fdreout0_hi_dataout&lt;5&gt;</twDataSrc><twDataDest>hi_inout&lt;5&gt;</twDataDest><twOff>11.630</twOff><twOffSrc>hi_in&lt;0&gt;</twOffSrc><twOffDest>hi_inout&lt;5&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/delays[5].fdreout1</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp692.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.327</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.644</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X20Y0.CLK0</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">0.934</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.700</twLogDel><twRouteDel>3.027</twRouteDel><twTotDel>1.327</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/delays[5].fdreout1</twSrc><twDest BELType='PAD'>hi_inout&lt;5&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X20Y0.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>OLOGIC_X20Y0.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;5&gt;</twComp><twBEL>host/delays[5].fdreout1</twBEL></twPathDel><twPathDel><twSite>V15.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>host/fdreout1_hi_drive&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>V15.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>hi_inout&lt;5&gt;</twComp><twBEL>host/delays[5].iobf0/OBUFT</twBEL><twBEL>hi_inout&lt;5&gt;</twBEL></twPathDel><twLogDel>1.624</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>1.892</twTotDel><twPctLog>85.8</twPctLog><twPctRoute>14.2</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hi_inout&lt;11&gt; (AB6.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="264"><twConstOffOut anchorID="265" twDataPathType="twDataPathMinDelay"><twSlack>3.073</twSlack><twSrc BELType="FF">host/delays[11].fdreout0</twSrc><twDest BELType="PAD">hi_inout&lt;11&gt;</twDest><twClkDel>1.348</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/fdreout0_hi_dataout&lt;11&gt;</twClkDest><twDataDel>2.000</twDataDel><twDataSrc>host/fdreout0_hi_dataout&lt;11&gt;</twDataSrc><twDataDest>hi_inout&lt;11&gt;</twDataDest><twOff>11.630</twOff><twOffSrc>hi_in&lt;0&gt;</twOffSrc><twOffDest>hi_inout&lt;11&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/delays[11].fdreout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp692.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.327</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.644</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X7Y0.CLK0</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">0.955</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.700</twLogDel><twRouteDel>3.048</twRouteDel><twTotDel>1.348</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/delays[11].fdreout0</twSrc><twDest BELType='PAD'>hi_inout&lt;11&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X7Y0.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>OLOGIC_X7Y0.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;11&gt;</twComp><twBEL>host/delays[11].fdreout0</twBEL></twPathDel><twPathDel><twSite>AB6.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>AB6.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>hi_inout&lt;11&gt;</twComp><twBEL>host/delays[11].iobf0/OBUFT</twBEL><twBEL>hi_inout&lt;11&gt;</twBEL></twPathDel><twLogDel>1.732</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>2.000</twTotDel><twPctLog>86.6</twPctLog><twPctRoute>13.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="266"><twConstOffOut anchorID="267" twDataPathType="twDataPathMinDelay"><twSlack>2.965</twSlack><twSrc BELType="FF">host/delays[11].fdreout1</twSrc><twDest BELType="PAD">hi_inout&lt;11&gt;</twDest><twClkDel>1.348</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/fdreout0_hi_dataout&lt;11&gt;</twClkDest><twDataDel>1.892</twDataDel><twDataSrc>host/fdreout0_hi_dataout&lt;11&gt;</twDataSrc><twDataDest>hi_inout&lt;11&gt;</twDataDest><twOff>11.630</twOff><twOffSrc>hi_in&lt;0&gt;</twOffSrc><twOffDest>hi_inout&lt;11&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/delays[11].fdreout1</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp692.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.327</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.644</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X7Y0.CLK0</twSite><twDelType>net</twDelType><twFanCnt>586</twFanCnt><twDelInfo twEdge="twRising">0.955</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.700</twLogDel><twRouteDel>3.048</twRouteDel><twTotDel>1.348</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/delays[11].fdreout1</twSrc><twDest BELType='PAD'>hi_inout&lt;11&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X7Y0.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>OLOGIC_X7Y0.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;11&gt;</twComp><twBEL>host/delays[11].fdreout1</twBEL></twPathDel><twPathDel><twSite>AB6.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>host/fdreout1_hi_drive&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>AB6.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>hi_inout&lt;11&gt;</twComp><twBEL>host/delays[11].iobf0/OBUFT</twBEL><twBEL>hi_inout&lt;11&gt;</twBEL></twPathDel><twLogDel>1.624</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>1.892</twTotDel><twPctLog>85.8</twPctLog><twPctRoute>14.2</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConstRollupTable uID="1" anchorID="268"><twConstRollup name="TS_okHostClk" fullName="TS_okHostClk = PERIOD TIMEGRP &quot;okHostClk&quot; 20.83 ns HIGH 50%;" type="origin" depth="0" requirement="20.830" prefType="period" actual="16.000" actualRollup="17.772" errors="0" errorRollup="0" items="3" itemsRollup="43429"/><twConstRollup name="TS_host_dcm_clk0" fullName="TS_host_dcm_clk0 = PERIOD TIMEGRP &quot;host_dcm_clk0&quot; TS_okHostClk HIGH 50%;" type="child" depth="1" requirement="20.830" prefType="period" actual="17.772" actualRollup="N/A" errors="0" errorRollup="0" items="43429" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="2" anchorID="269"><twConstRollup name="TS_SYS_CLK3" fullName="TS_SYS_CLK3 = PERIOD TIMEGRP &quot;SYS_CLK3&quot; 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="5.340" actualRollup="5968.500" errors="0" errorRollup="25" items="0" itemsRollup="10954226"/><twConstRollup name="TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in" fullName="TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD         TIMEGRP         &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot;         TS_SYS_CLK3 / 0.78125 HIGH 50%;" type="child" depth="1" requirement="12.800" prefType="period" actual="10.047" actualRollup="N/A" errors="0" errorRollup="0" items="13348" itemsRollup="0"/><twConstRollup name="TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180" fullName="TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP         &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180&quot; TS_SYS_CLK3 /         6.25 PHASE 0.8 ns HIGH 50%;" type="child" depth="1" requirement="1.600" prefType="period" actual="1.599" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0" fullName="TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP         &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0&quot; TS_SYS_CLK3 /         6.25 HIGH 50%;" type="child" depth="1" requirement="1.600" prefType="period" actual="1.599" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in" fullName="TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP         &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in&quot; TS_SYS_CLK3 /         1.5625 HIGH 50%;" type="child" depth="1" requirement="6.400" prefType="period" actual="3819.840" actualRollup="N/A" errors="9" errorRollup="0" items="4315" itemsRollup="0"/><twConstRollup name="TS_variable_freq_clk_generator_inst_clkout_i" fullName="TS_variable_freq_clk_generator_inst_clkout_i = PERIOD TIMEGRP         &quot;variable_freq_clk_generator_inst_clkout_i&quot; TS_SYS_CLK3 / 0.84 HIGH         50%;" type="child" depth="1" requirement="11.905" prefType="period" actual="14.868" actualRollup="N/A" errors="16" errorRollup="0" items="10936563" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="270">2</twUnmetConstCnt><twDataSheet anchorID="271" twNameLen="15"><twSUH2ClkList anchorID="272" twDestWidth="12" twPhaseWidth="7"><twDest>hi_in&lt;0&gt;</twDest><twSUH2Clk ><twSrc>hi_in&lt;1&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.769</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-2.080</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_in&lt;2&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.527</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.217</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_in&lt;3&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.141</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.991</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_in&lt;4&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">9.313</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.476</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_in&lt;5&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">10.690</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.456</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_in&lt;6&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">10.737</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.540</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_in&lt;7&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">9.325</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.560</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_inout&lt;0&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.697</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.526</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_inout&lt;1&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.697</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.526</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_inout&lt;2&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.661</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.490</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_inout&lt;3&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.661</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.490</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_inout&lt;4&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.663</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.492</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_inout&lt;5&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.720</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.549</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_inout&lt;6&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.699</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.528</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_inout&lt;7&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.699</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.528</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_inout&lt;8&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.643</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.472</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_inout&lt;9&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.699</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.528</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_inout&lt;10&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.699</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.528</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_inout&lt;11&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.700</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.529</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_inout&lt;12&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.700</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.529</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_inout&lt;13&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.662</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.491</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_inout&lt;14&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.664</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.493</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_inout&lt;15&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.721</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.550</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2OutList anchorID="273" twDestWidth="12" twPhaseWidth="7"><twSrc>hi_in&lt;0&gt;</twSrc><twClk2Out  twOutPad = "hi_inout&lt;0&gt;" twMinTime = "2.967" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.729" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="ok1&lt;24&gt;" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "hi_inout&lt;1&gt;" twMinTime = "2.967" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.729" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="ok1&lt;24&gt;" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "hi_inout&lt;2&gt;" twMinTime = "2.996" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.758" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="ok1&lt;24&gt;" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "hi_inout&lt;3&gt;" twMinTime = "2.995" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.757" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="ok1&lt;24&gt;" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "hi_inout&lt;4&gt;" twMinTime = "2.995" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.757" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="ok1&lt;24&gt;" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "hi_inout&lt;5&gt;" twMinTime = "2.944" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.706" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="ok1&lt;24&gt;" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "hi_inout&lt;6&gt;" twMinTime = "2.966" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.728" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="ok1&lt;24&gt;" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "hi_inout&lt;7&gt;" twMinTime = "2.966" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.728" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="ok1&lt;24&gt;" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "hi_inout&lt;8&gt;" twMinTime = "3.015" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.777" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="ok1&lt;24&gt;" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "hi_inout&lt;9&gt;" twMinTime = "2.966" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.728" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="ok1&lt;24&gt;" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "hi_inout&lt;10&gt;" twMinTime = "2.966" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.728" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="ok1&lt;24&gt;" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "hi_inout&lt;11&gt;" twMinTime = "2.965" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.727" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="ok1&lt;24&gt;" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "hi_inout&lt;12&gt;" twMinTime = "2.965" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.727" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="ok1&lt;24&gt;" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "hi_inout&lt;13&gt;" twMinTime = "2.994" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.756" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="ok1&lt;24&gt;" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "hi_inout&lt;14&gt;" twMinTime = "2.994" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.756" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="ok1&lt;24&gt;" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "hi_inout&lt;15&gt;" twMinTime = "2.943" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.705" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="ok1&lt;24&gt;" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "hi_out&lt;0&gt;" twMinTime = "3.870" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.061" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="ok1&lt;24&gt;" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2SUList anchorID="274" twDestWidth="7"><twDest>clk1_in</twDest><twClk2SU><twSrc>clk1_in</twSrc><twRiseRise>14.868</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="275" twDestWidth="8"><twDest>hi_in&lt;0&gt;</twDest><twClk2SU><twSrc>hi_in&lt;0&gt;</twSrc><twRiseRise>17.772</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables><twOffsetInTable anchorID="276" twDestWidth="8" twWorstWindow="7.765" twWorstSetup="9.325" twWorstHold="-1.560" twWorstSetupSlack="4.005" twWorstHoldSlack="9.060" ><twConstName>COMP &quot;hi_in&lt;7&gt;&quot; OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>hi_in&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "4.005" twHoldSlack = "9.060" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">9.325</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.560</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="277" twDestWidth="8" twWorstWindow="9.197" twWorstSetup="10.737" twWorstHold="-1.540" twWorstSetupSlack="2.593" twWorstHoldSlack="9.040" ><twConstName>COMP &quot;hi_in&lt;6&gt;&quot; OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>hi_in&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "2.593" twHoldSlack = "9.040" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">10.737</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.540</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="278" twDestWidth="8" twWorstWindow="9.234" twWorstSetup="10.690" twWorstHold="-1.456" twWorstSetupSlack="2.640" twWorstHoldSlack="8.956" ><twConstName>COMP &quot;hi_in&lt;5&gt;&quot; OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>hi_in&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "2.640" twHoldSlack = "8.956" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">10.690</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.456</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="279" twDestWidth="8" twWorstWindow="7.837" twWorstSetup="9.313" twWorstHold="-1.476" twWorstSetupSlack="4.017" twWorstHoldSlack="8.976" ><twConstName>COMP &quot;hi_in&lt;4&gt;&quot; OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>hi_in&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "4.017" twHoldSlack = "8.976" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">9.313</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.476</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="280" twDestWidth="8" twWorstWindow="4.150" twWorstSetup="5.141" twWorstHold="-0.991" twWorstSetupSlack="8.989" twWorstHoldSlack="7.691" ><twConstName>COMP &quot;hi_in&lt;3&gt;&quot; OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>hi_in&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "8.989" twHoldSlack = "7.691" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.141</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.991</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="281" twDestWidth="8" twWorstWindow="4.310" twWorstSetup="5.527" twWorstHold="-1.217" twWorstSetupSlack="8.603" twWorstHoldSlack="7.917" ><twConstName>COMP &quot;hi_in&lt;2&gt;&quot; OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>hi_in&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "8.603" twHoldSlack = "7.917" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.527</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.217</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="282" twDestWidth="8" twWorstWindow="4.689" twWorstSetup="6.769" twWorstHold="-2.080" twWorstSetupSlack="7.361" twWorstHoldSlack="8.780" ><twConstName>COMP &quot;hi_in&lt;1&gt;&quot; OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>hi_in&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "7.361" twHoldSlack = "8.780" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.769</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-2.080</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="283" twDestWidth="12" twWorstWindow="5.249" twWorstSetup="5.721" twWorstHold="-0.472" twWorstSetupSlack="4.109" twWorstHoldSlack="0.472" ><twConstName>TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE COMP         &quot;hi_in&lt;0&gt;&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>hi_inout&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "4.133" twHoldSlack = "0.526" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.697</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.526</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>hi_inout&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "4.133" twHoldSlack = "0.526" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.697</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.526</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>hi_inout&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "4.169" twHoldSlack = "0.490" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.661</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.490</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>hi_inout&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "4.169" twHoldSlack = "0.490" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.661</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.490</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>hi_inout&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "4.167" twHoldSlack = "0.492" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.663</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.492</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>hi_inout&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "4.110" twHoldSlack = "0.549" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.720</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.549</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>hi_inout&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "4.131" twHoldSlack = "0.528" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.699</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.528</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>hi_inout&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "4.131" twHoldSlack = "0.528" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.699</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.528</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>hi_inout&lt;8&gt;</twSrc><twSUHSlackTime twSetupSlack = "4.187" twHoldSlack = "0.472" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.643</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.472</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>hi_inout&lt;9&gt;</twSrc><twSUHSlackTime twSetupSlack = "4.131" twHoldSlack = "0.528" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.699</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.528</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>hi_inout&lt;10&gt;</twSrc><twSUHSlackTime twSetupSlack = "4.131" twHoldSlack = "0.528" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.699</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.528</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>hi_inout&lt;11&gt;</twSrc><twSUHSlackTime twSetupSlack = "4.130" twHoldSlack = "0.529" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.700</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.529</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>hi_inout&lt;12&gt;</twSrc><twSUHSlackTime twSetupSlack = "4.130" twHoldSlack = "0.529" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.700</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.529</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>hi_inout&lt;13&gt;</twSrc><twSUHSlackTime twSetupSlack = "4.168" twHoldSlack = "0.491" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.662</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.491</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>hi_inout&lt;14&gt;</twSrc><twSUHSlackTime twSetupSlack = "4.166" twHoldSlack = "0.493" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.664</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.493</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>hi_inout&lt;15&gt;</twSrc><twSUHSlackTime twSetupSlack = "4.109" twHoldSlack = "0.550" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.721</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.550</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetOutTable anchorID="284" twDestWidth="9" twMinSlack="3.869" twMaxSlack="3.869" twRelSkew="0.000" ><twConstName>COMP &quot;hi_out&lt;0&gt;&quot; OFFSET = OUT 11.93 ns AFTER COMP &quot;hi_in&lt;0&gt;&quot; &quot;RISING&quot;;</twConstName><twOffOutTblRow twOutPad = "hi_out&lt;0&gt;" twSlack = "8.061" twMaxDelayCrnr="f" twMinDelay = "3.870" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable anchorID="285" twDestWidth="12" twMinSlack="4.853" twMaxSlack="4.925" twRelSkew="0.072" ><twConstName>TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = OUT 11.63 ns AFTER COMP &quot;hi_in&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twOffOutTblRow twOutPad = "hi_inout&lt;0&gt;" twSlack = "6.729" twMaxDelayCrnr="f" twMinDelay = "2.967" twMinDelayCrnr="t" twRelSkew = "0.024" ></twOffOutTblRow><twOffOutTblRow twOutPad = "hi_inout&lt;1&gt;" twSlack = "6.729" twMaxDelayCrnr="f" twMinDelay = "2.967" twMinDelayCrnr="t" twRelSkew = "0.024" ></twOffOutTblRow><twOffOutTblRow twOutPad = "hi_inout&lt;2&gt;" twSlack = "6.758" twMaxDelayCrnr="f" twMinDelay = "2.996" twMinDelayCrnr="t" twRelSkew = "0.053" ></twOffOutTblRow><twOffOutTblRow twOutPad = "hi_inout&lt;3&gt;" twSlack = "6.757" twMaxDelayCrnr="f" twMinDelay = "2.995" twMinDelayCrnr="t" twRelSkew = "0.052" ></twOffOutTblRow><twOffOutTblRow twOutPad = "hi_inout&lt;4&gt;" twSlack = "6.757" twMaxDelayCrnr="f" twMinDelay = "2.995" twMinDelayCrnr="t" twRelSkew = "0.052" ></twOffOutTblRow><twOffOutTblRow twOutPad = "hi_inout&lt;5&gt;" twSlack = "6.706" twMaxDelayCrnr="f" twMinDelay = "2.944" twMinDelayCrnr="t" twRelSkew = "0.001" ></twOffOutTblRow><twOffOutTblRow twOutPad = "hi_inout&lt;6&gt;" twSlack = "6.728" twMaxDelayCrnr="f" twMinDelay = "2.966" twMinDelayCrnr="t" twRelSkew = "0.023" ></twOffOutTblRow><twOffOutTblRow twOutPad = "hi_inout&lt;7&gt;" twSlack = "6.728" twMaxDelayCrnr="f" twMinDelay = "2.966" twMinDelayCrnr="t" twRelSkew = "0.023" ></twOffOutTblRow><twOffOutTblRow twOutPad = "hi_inout&lt;8&gt;" twSlack = "6.777" twMaxDelayCrnr="f" twMinDelay = "3.015" twMinDelayCrnr="t" twRelSkew = "0.072" ></twOffOutTblRow><twOffOutTblRow twOutPad = "hi_inout&lt;9&gt;" twSlack = "6.728" twMaxDelayCrnr="f" twMinDelay = "2.966" twMinDelayCrnr="t" twRelSkew = "0.023" ></twOffOutTblRow><twOffOutTblRow twOutPad = "hi_inout&lt;10&gt;" twSlack = "6.728" twMaxDelayCrnr="f" twMinDelay = "2.966" twMinDelayCrnr="t" twRelSkew = "0.023" ></twOffOutTblRow><twOffOutTblRow twOutPad = "hi_inout&lt;11&gt;" twSlack = "6.727" twMaxDelayCrnr="f" twMinDelay = "2.965" twMinDelayCrnr="t" twRelSkew = "0.022" ></twOffOutTblRow><twOffOutTblRow twOutPad = "hi_inout&lt;12&gt;" twSlack = "6.727" twMaxDelayCrnr="f" twMinDelay = "2.965" twMinDelayCrnr="t" twRelSkew = "0.022" ></twOffOutTblRow><twOffOutTblRow twOutPad = "hi_inout&lt;13&gt;" twSlack = "6.756" twMaxDelayCrnr="f" twMinDelay = "2.994" twMinDelayCrnr="t" twRelSkew = "0.051" ></twOffOutTblRow><twOffOutTblRow twOutPad = "hi_inout&lt;14&gt;" twSlack = "6.756" twMaxDelayCrnr="f" twMinDelay = "2.994" twMinDelayCrnr="t" twRelSkew = "0.051" ></twOffOutTblRow><twOffOutTblRow twOutPad = "hi_inout&lt;15&gt;" twSlack = "6.705" twMaxDelayCrnr="f" twMinDelay = "2.943" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="286"><twErrCnt>25</twErrCnt><twScore>128016</twScore><twSetupScore>120267</twSetupScore><twHoldScore>7749</twHoldScore><twConstCov><twPathCnt>10998717</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>38729</twConnCnt></twConstCov><twStats anchorID="287"><twMinPer>3819.840</twMinPer><twFootnote number="1" /><twMaxFreq>0.262</twMaxFreq><twMinInBeforeClk>10.737</twMinInBeforeClk><twMinOutAfterClk>8.061</twMinOutAfterClk></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Tue Jan 16 07:58:04 2018 </twTimestamp></twFoot><twClientInfo anchorID="288"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 436 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
