
project1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000152c  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000001c  080015ec  080015ec  000115ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001608  08001608  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08001608  08001608  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001608  08001608  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001608  08001608  00011608  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800160c  0800160c  0001160c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08001610  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  2000000c  0800161c  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000002c  0800161c  0002002c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00002dd9  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00000cb4  00000000  00000000  00022e0d  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000390  00000000  00000000  00023ac8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000308  00000000  00000000  00023e58  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0000edf0  00000000  00000000  00024160  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00003d0b  00000000  00000000  00032f50  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0005ac55  00000000  00000000  00036c5b  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000918b0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000af0  00000000  00000000  0009192c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080015d4 	.word	0x080015d4

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	080015d4 	.word	0x080015d4

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000224:	f000 f984 	bl	8000530 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000228:	f000 f824 	bl	8000274 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800022c:	f000 f876 	bl	800031c <MX_GPIO_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13))
 8000230:	2380      	movs	r3, #128	; 0x80
 8000232:	019b      	lsls	r3, r3, #6
 8000234:	4a0d      	ldr	r2, [pc, #52]	; (800026c <main+0x4c>)
 8000236:	0019      	movs	r1, r3
 8000238:	0010      	movs	r0, r2
 800023a:	f000 fc3d 	bl	8000ab8 <HAL_GPIO_ReadPin>
 800023e:	1e03      	subs	r3, r0, #0
 8000240:	d007      	beq.n	8000252 <main+0x32>
	 	  {
	 		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, 1);
 8000242:	23a0      	movs	r3, #160	; 0xa0
 8000244:	05db      	lsls	r3, r3, #23
 8000246:	2201      	movs	r2, #1
 8000248:	2120      	movs	r1, #32
 800024a:	0018      	movs	r0, r3
 800024c:	f000 fc51 	bl	8000af2 <HAL_GPIO_WritePin>
 8000250:	e7ee      	b.n	8000230 <main+0x10>




	 	  }else {HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, 0);
 8000252:	23a0      	movs	r3, #160	; 0xa0
 8000254:	05db      	lsls	r3, r3, #23
 8000256:	2200      	movs	r2, #0
 8000258:	2120      	movs	r1, #32
 800025a:	0018      	movs	r0, r3
 800025c:	f000 fc49 	bl	8000af2 <HAL_GPIO_WritePin>
	 	 HAL_Delay(5000);}
 8000260:	4b03      	ldr	r3, [pc, #12]	; (8000270 <main+0x50>)
 8000262:	0018      	movs	r0, r3
 8000264:	f000 f9d4 	bl	8000610 <HAL_Delay>
	  if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13))
 8000268:	e7e2      	b.n	8000230 <main+0x10>
 800026a:	46c0      	nop			; (mov r8, r8)
 800026c:	50000800 	.word	0x50000800
 8000270:	00001388 	.word	0x00001388

08000274 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000274:	b590      	push	{r4, r7, lr}
 8000276:	b093      	sub	sp, #76	; 0x4c
 8000278:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800027a:	2414      	movs	r4, #20
 800027c:	193b      	adds	r3, r7, r4
 800027e:	0018      	movs	r0, r3
 8000280:	2334      	movs	r3, #52	; 0x34
 8000282:	001a      	movs	r2, r3
 8000284:	2100      	movs	r1, #0
 8000286:	f001 f99d 	bl	80015c4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800028a:	003b      	movs	r3, r7
 800028c:	0018      	movs	r0, r3
 800028e:	2314      	movs	r3, #20
 8000290:	001a      	movs	r2, r3
 8000292:	2100      	movs	r1, #0
 8000294:	f001 f996 	bl	80015c4 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000298:	4b1e      	ldr	r3, [pc, #120]	; (8000314 <SystemClock_Config+0xa0>)
 800029a:	681b      	ldr	r3, [r3, #0]
 800029c:	4a1e      	ldr	r2, [pc, #120]	; (8000318 <SystemClock_Config+0xa4>)
 800029e:	401a      	ands	r2, r3
 80002a0:	4b1c      	ldr	r3, [pc, #112]	; (8000314 <SystemClock_Config+0xa0>)
 80002a2:	2180      	movs	r1, #128	; 0x80
 80002a4:	0109      	lsls	r1, r1, #4
 80002a6:	430a      	orrs	r2, r1
 80002a8:	601a      	str	r2, [r3, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80002aa:	0021      	movs	r1, r4
 80002ac:	187b      	adds	r3, r7, r1
 80002ae:	2210      	movs	r2, #16
 80002b0:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80002b2:	187b      	adds	r3, r7, r1
 80002b4:	2201      	movs	r2, #1
 80002b6:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80002b8:	187b      	adds	r3, r7, r1
 80002ba:	2200      	movs	r2, #0
 80002bc:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 80002be:	187b      	adds	r3, r7, r1
 80002c0:	22a0      	movs	r2, #160	; 0xa0
 80002c2:	0212      	lsls	r2, r2, #8
 80002c4:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80002c6:	187b      	adds	r3, r7, r1
 80002c8:	2200      	movs	r2, #0
 80002ca:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002cc:	187b      	adds	r3, r7, r1
 80002ce:	0018      	movs	r0, r3
 80002d0:	f000 fc2c 	bl	8000b2c <HAL_RCC_OscConfig>
 80002d4:	1e03      	subs	r3, r0, #0
 80002d6:	d001      	beq.n	80002dc <SystemClock_Config+0x68>
  {
    Error_Handler();
 80002d8:	f000 f876 	bl	80003c8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002dc:	003b      	movs	r3, r7
 80002de:	220f      	movs	r2, #15
 80002e0:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80002e2:	003b      	movs	r3, r7
 80002e4:	2200      	movs	r2, #0
 80002e6:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002e8:	003b      	movs	r3, r7
 80002ea:	2200      	movs	r2, #0
 80002ec:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002ee:	003b      	movs	r3, r7
 80002f0:	2200      	movs	r2, #0
 80002f2:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002f4:	003b      	movs	r3, r7
 80002f6:	2200      	movs	r2, #0
 80002f8:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80002fa:	003b      	movs	r3, r7
 80002fc:	2100      	movs	r1, #0
 80002fe:	0018      	movs	r0, r3
 8000300:	f000 ff8e 	bl	8001220 <HAL_RCC_ClockConfig>
 8000304:	1e03      	subs	r3, r0, #0
 8000306:	d001      	beq.n	800030c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000308:	f000 f85e 	bl	80003c8 <Error_Handler>
  }
}
 800030c:	46c0      	nop			; (mov r8, r8)
 800030e:	46bd      	mov	sp, r7
 8000310:	b013      	add	sp, #76	; 0x4c
 8000312:	bd90      	pop	{r4, r7, pc}
 8000314:	40007000 	.word	0x40007000
 8000318:	ffffe7ff 	.word	0xffffe7ff

0800031c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800031c:	b590      	push	{r4, r7, lr}
 800031e:	b089      	sub	sp, #36	; 0x24
 8000320:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000322:	240c      	movs	r4, #12
 8000324:	193b      	adds	r3, r7, r4
 8000326:	0018      	movs	r0, r3
 8000328:	2314      	movs	r3, #20
 800032a:	001a      	movs	r2, r3
 800032c:	2100      	movs	r1, #0
 800032e:	f001 f949 	bl	80015c4 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000332:	4b23      	ldr	r3, [pc, #140]	; (80003c0 <MX_GPIO_Init+0xa4>)
 8000334:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000336:	4b22      	ldr	r3, [pc, #136]	; (80003c0 <MX_GPIO_Init+0xa4>)
 8000338:	2104      	movs	r1, #4
 800033a:	430a      	orrs	r2, r1
 800033c:	62da      	str	r2, [r3, #44]	; 0x2c
 800033e:	4b20      	ldr	r3, [pc, #128]	; (80003c0 <MX_GPIO_Init+0xa4>)
 8000340:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000342:	2204      	movs	r2, #4
 8000344:	4013      	ands	r3, r2
 8000346:	60bb      	str	r3, [r7, #8]
 8000348:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800034a:	4b1d      	ldr	r3, [pc, #116]	; (80003c0 <MX_GPIO_Init+0xa4>)
 800034c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800034e:	4b1c      	ldr	r3, [pc, #112]	; (80003c0 <MX_GPIO_Init+0xa4>)
 8000350:	2101      	movs	r1, #1
 8000352:	430a      	orrs	r2, r1
 8000354:	62da      	str	r2, [r3, #44]	; 0x2c
 8000356:	4b1a      	ldr	r3, [pc, #104]	; (80003c0 <MX_GPIO_Init+0xa4>)
 8000358:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800035a:	2201      	movs	r2, #1
 800035c:	4013      	ands	r3, r2
 800035e:	607b      	str	r3, [r7, #4]
 8000360:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8000362:	23a0      	movs	r3, #160	; 0xa0
 8000364:	05db      	lsls	r3, r3, #23
 8000366:	2200      	movs	r2, #0
 8000368:	2120      	movs	r1, #32
 800036a:	0018      	movs	r0, r3
 800036c:	f000 fbc1 	bl	8000af2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000370:	193b      	adds	r3, r7, r4
 8000372:	2280      	movs	r2, #128	; 0x80
 8000374:	0192      	lsls	r2, r2, #6
 8000376:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000378:	193b      	adds	r3, r7, r4
 800037a:	2200      	movs	r2, #0
 800037c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800037e:	193b      	adds	r3, r7, r4
 8000380:	2200      	movs	r2, #0
 8000382:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000384:	193b      	adds	r3, r7, r4
 8000386:	4a0f      	ldr	r2, [pc, #60]	; (80003c4 <MX_GPIO_Init+0xa8>)
 8000388:	0019      	movs	r1, r3
 800038a:	0010      	movs	r0, r2
 800038c:	f000 fa16 	bl	80007bc <HAL_GPIO_Init>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000390:	0021      	movs	r1, r4
 8000392:	187b      	adds	r3, r7, r1
 8000394:	2220      	movs	r2, #32
 8000396:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000398:	187b      	adds	r3, r7, r1
 800039a:	2201      	movs	r2, #1
 800039c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800039e:	187b      	adds	r3, r7, r1
 80003a0:	2200      	movs	r2, #0
 80003a2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003a4:	187b      	adds	r3, r7, r1
 80003a6:	2200      	movs	r2, #0
 80003a8:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80003aa:	187a      	adds	r2, r7, r1
 80003ac:	23a0      	movs	r3, #160	; 0xa0
 80003ae:	05db      	lsls	r3, r3, #23
 80003b0:	0011      	movs	r1, r2
 80003b2:	0018      	movs	r0, r3
 80003b4:	f000 fa02 	bl	80007bc <HAL_GPIO_Init>

}
 80003b8:	46c0      	nop			; (mov r8, r8)
 80003ba:	46bd      	mov	sp, r7
 80003bc:	b009      	add	sp, #36	; 0x24
 80003be:	bd90      	pop	{r4, r7, pc}
 80003c0:	40021000 	.word	0x40021000
 80003c4:	50000800 	.word	0x50000800

080003c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80003c8:	b580      	push	{r7, lr}
 80003ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80003cc:	46c0      	nop			; (mov r8, r8)
 80003ce:	46bd      	mov	sp, r7
 80003d0:	bd80      	pop	{r7, pc}
	...

080003d4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80003d4:	b580      	push	{r7, lr}
 80003d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80003d8:	4b07      	ldr	r3, [pc, #28]	; (80003f8 <HAL_MspInit+0x24>)
 80003da:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80003dc:	4b06      	ldr	r3, [pc, #24]	; (80003f8 <HAL_MspInit+0x24>)
 80003de:	2101      	movs	r1, #1
 80003e0:	430a      	orrs	r2, r1
 80003e2:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 80003e4:	4b04      	ldr	r3, [pc, #16]	; (80003f8 <HAL_MspInit+0x24>)
 80003e6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80003e8:	4b03      	ldr	r3, [pc, #12]	; (80003f8 <HAL_MspInit+0x24>)
 80003ea:	2180      	movs	r1, #128	; 0x80
 80003ec:	0549      	lsls	r1, r1, #21
 80003ee:	430a      	orrs	r2, r1
 80003f0:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80003f2:	46c0      	nop			; (mov r8, r8)
 80003f4:	46bd      	mov	sp, r7
 80003f6:	bd80      	pop	{r7, pc}
 80003f8:	40021000 	.word	0x40021000

080003fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 80003fc:	b580      	push	{r7, lr}
 80003fe:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000400:	46c0      	nop			; (mov r8, r8)
 8000402:	46bd      	mov	sp, r7
 8000404:	bd80      	pop	{r7, pc}

08000406 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000406:	b580      	push	{r7, lr}
 8000408:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800040a:	e7fe      	b.n	800040a <HardFault_Handler+0x4>

0800040c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800040c:	b580      	push	{r7, lr}
 800040e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000410:	46c0      	nop			; (mov r8, r8)
 8000412:	46bd      	mov	sp, r7
 8000414:	bd80      	pop	{r7, pc}

08000416 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000416:	b580      	push	{r7, lr}
 8000418:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800041a:	46c0      	nop			; (mov r8, r8)
 800041c:	46bd      	mov	sp, r7
 800041e:	bd80      	pop	{r7, pc}

08000420 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000420:	b580      	push	{r7, lr}
 8000422:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000424:	f000 f8d8 	bl	80005d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000428:	46c0      	nop			; (mov r8, r8)
 800042a:	46bd      	mov	sp, r7
 800042c:	bd80      	pop	{r7, pc}
	...

08000430 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000430:	b580      	push	{r7, lr}
 8000432:	af00      	add	r7, sp, #0
/*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100U;
 8000434:	4b17      	ldr	r3, [pc, #92]	; (8000494 <SystemInit+0x64>)
 8000436:	681a      	ldr	r2, [r3, #0]
 8000438:	4b16      	ldr	r3, [pc, #88]	; (8000494 <SystemInit+0x64>)
 800043a:	2180      	movs	r1, #128	; 0x80
 800043c:	0049      	lsls	r1, r1, #1
 800043e:	430a      	orrs	r2, r1
 8000440:	601a      	str	r2, [r3, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t) 0x88FF400CU;
 8000442:	4b14      	ldr	r3, [pc, #80]	; (8000494 <SystemInit+0x64>)
 8000444:	68da      	ldr	r2, [r3, #12]
 8000446:	4b13      	ldr	r3, [pc, #76]	; (8000494 <SystemInit+0x64>)
 8000448:	4913      	ldr	r1, [pc, #76]	; (8000498 <SystemInit+0x68>)
 800044a:	400a      	ands	r2, r1
 800044c:	60da      	str	r2, [r3, #12]

  /*!< Reset HSION, HSIDIVEN, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFF6U;
 800044e:	4b11      	ldr	r3, [pc, #68]	; (8000494 <SystemInit+0x64>)
 8000450:	681a      	ldr	r2, [r3, #0]
 8000452:	4b10      	ldr	r3, [pc, #64]	; (8000494 <SystemInit+0x64>)
 8000454:	4911      	ldr	r1, [pc, #68]	; (800049c <SystemInit+0x6c>)
 8000456:	400a      	ands	r2, r1
 8000458:	601a      	str	r2, [r3, #0]

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 800045a:	4b0e      	ldr	r3, [pc, #56]	; (8000494 <SystemInit+0x64>)
 800045c:	689a      	ldr	r2, [r3, #8]
 800045e:	4b0d      	ldr	r3, [pc, #52]	; (8000494 <SystemInit+0x64>)
 8000460:	2101      	movs	r1, #1
 8000462:	438a      	bics	r2, r1
 8000464:	609a      	str	r2, [r3, #8]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8000466:	4b0b      	ldr	r3, [pc, #44]	; (8000494 <SystemInit+0x64>)
 8000468:	681a      	ldr	r2, [r3, #0]
 800046a:	4b0a      	ldr	r3, [pc, #40]	; (8000494 <SystemInit+0x64>)
 800046c:	490c      	ldr	r1, [pc, #48]	; (80004a0 <SystemInit+0x70>)
 800046e:	400a      	ands	r2, r1
 8000470:	601a      	str	r2, [r3, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFFU;
 8000472:	4b08      	ldr	r3, [pc, #32]	; (8000494 <SystemInit+0x64>)
 8000474:	68da      	ldr	r2, [r3, #12]
 8000476:	4b07      	ldr	r3, [pc, #28]	; (8000494 <SystemInit+0x64>)
 8000478:	490a      	ldr	r1, [pc, #40]	; (80004a4 <SystemInit+0x74>)
 800047a:	400a      	ands	r2, r1
 800047c:	60da      	str	r2, [r3, #12]

  /*!< Disable all interrupts */
  RCC->CIER = 0x00000000U;
 800047e:	4b05      	ldr	r3, [pc, #20]	; (8000494 <SystemInit+0x64>)
 8000480:	2200      	movs	r2, #0
 8000482:	611a      	str	r2, [r3, #16]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000484:	4b08      	ldr	r3, [pc, #32]	; (80004a8 <SystemInit+0x78>)
 8000486:	2280      	movs	r2, #128	; 0x80
 8000488:	0512      	lsls	r2, r2, #20
 800048a:	609a      	str	r2, [r3, #8]
#endif
}
 800048c:	46c0      	nop			; (mov r8, r8)
 800048e:	46bd      	mov	sp, r7
 8000490:	bd80      	pop	{r7, pc}
 8000492:	46c0      	nop			; (mov r8, r8)
 8000494:	40021000 	.word	0x40021000
 8000498:	88ff400c 	.word	0x88ff400c
 800049c:	fef6fff6 	.word	0xfef6fff6
 80004a0:	fffbffff 	.word	0xfffbffff
 80004a4:	ff02ffff 	.word	0xff02ffff
 80004a8:	e000ed00 	.word	0xe000ed00

080004ac <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 80004ac:	4813      	ldr	r0, [pc, #76]	; (80004fc <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 80004ae:	4685      	mov	sp, r0

/*Check if boot space corresponds to system memory*/

    LDR R0,=0x00000004
 80004b0:	4813      	ldr	r0, [pc, #76]	; (8000500 <LoopForever+0x6>)
    LDR R1, [R0]
 80004b2:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 80004b4:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 80004b6:	4a13      	ldr	r2, [pc, #76]	; (8000504 <LoopForever+0xa>)
    CMP R1, R2
 80004b8:	4291      	cmp	r1, r2
    BNE ApplicationStart
 80004ba:	d105      	bne.n	80004c8 <ApplicationStart>

 /*SYSCFG clock enable*/
    LDR R0,=0x40021034
 80004bc:	4812      	ldr	r0, [pc, #72]	; (8000508 <LoopForever+0xe>)
    LDR R1,=0x00000001
 80004be:	4913      	ldr	r1, [pc, #76]	; (800050c <LoopForever+0x12>)
    STR R1, [R0]
 80004c0:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 80004c2:	4813      	ldr	r0, [pc, #76]	; (8000510 <LoopForever+0x16>)
    LDR R1,=0x00000000
 80004c4:	4913      	ldr	r1, [pc, #76]	; (8000514 <LoopForever+0x1a>)
    STR R1, [R0]
 80004c6:	6001      	str	r1, [r0, #0]

080004c8 <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 80004c8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80004ca:	e003      	b.n	80004d4 <LoopCopyDataInit>

080004cc <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80004cc:	4b12      	ldr	r3, [pc, #72]	; (8000518 <LoopForever+0x1e>)
  ldr  r3, [r3, r1]
 80004ce:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80004d0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80004d2:	3104      	adds	r1, #4

080004d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr  r0, =_sdata
 80004d4:	4811      	ldr	r0, [pc, #68]	; (800051c <LoopForever+0x22>)
  ldr  r3, =_edata
 80004d6:	4b12      	ldr	r3, [pc, #72]	; (8000520 <LoopForever+0x26>)
  adds  r2, r0, r1
 80004d8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80004da:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80004dc:	d3f6      	bcc.n	80004cc <CopyDataInit>
  ldr  r2, =_sbss
 80004de:	4a11      	ldr	r2, [pc, #68]	; (8000524 <LoopForever+0x2a>)
  b  LoopFillZerobss
 80004e0:	e002      	b.n	80004e8 <LoopFillZerobss>

080004e2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 80004e2:	2300      	movs	r3, #0
  str  r3, [r2]
 80004e4:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80004e6:	3204      	adds	r2, #4

080004e8 <LoopFillZerobss>:


LoopFillZerobss:
  ldr  r3, = _ebss
 80004e8:	4b0f      	ldr	r3, [pc, #60]	; (8000528 <LoopForever+0x2e>)
  cmp  r2, r3
 80004ea:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80004ec:	d3f9      	bcc.n	80004e2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80004ee:	f7ff ff9f 	bl	8000430 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80004f2:	f001 f843 	bl	800157c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80004f6:	f7ff fe93 	bl	8000220 <main>

080004fa <LoopForever>:

LoopForever:
    b LoopForever
 80004fa:	e7fe      	b.n	80004fa <LoopForever>
   ldr   r0, =_estack
 80004fc:	20005000 	.word	0x20005000
    LDR R0,=0x00000004
 8000500:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 8000504:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021034
 8000508:	40021034 	.word	0x40021034
    LDR R1,=0x00000001
 800050c:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 8000510:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 8000514:	00000000 	.word	0x00000000
  ldr  r3, =_sidata
 8000518:	08001610 	.word	0x08001610
  ldr  r0, =_sdata
 800051c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000520:	2000000c 	.word	0x2000000c
  ldr  r2, =_sbss
 8000524:	2000000c 	.word	0x2000000c
  ldr  r3, = _ebss
 8000528:	2000002c 	.word	0x2000002c

0800052c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800052c:	e7fe      	b.n	800052c <ADC1_IRQHandler>
	...

08000530 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000530:	b580      	push	{r7, lr}
 8000532:	b082      	sub	sp, #8
 8000534:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000536:	1dfb      	adds	r3, r7, #7
 8000538:	2200      	movs	r2, #0
 800053a:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 800053c:	4b0b      	ldr	r3, [pc, #44]	; (800056c <HAL_Init+0x3c>)
 800053e:	681a      	ldr	r2, [r3, #0]
 8000540:	4b0a      	ldr	r3, [pc, #40]	; (800056c <HAL_Init+0x3c>)
 8000542:	2140      	movs	r1, #64	; 0x40
 8000544:	430a      	orrs	r2, r1
 8000546:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000548:	2000      	movs	r0, #0
 800054a:	f000 f811 	bl	8000570 <HAL_InitTick>
 800054e:	1e03      	subs	r3, r0, #0
 8000550:	d003      	beq.n	800055a <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8000552:	1dfb      	adds	r3, r7, #7
 8000554:	2201      	movs	r2, #1
 8000556:	701a      	strb	r2, [r3, #0]
 8000558:	e001      	b.n	800055e <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800055a:	f7ff ff3b 	bl	80003d4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800055e:	1dfb      	adds	r3, r7, #7
 8000560:	781b      	ldrb	r3, [r3, #0]
}
 8000562:	0018      	movs	r0, r3
 8000564:	46bd      	mov	sp, r7
 8000566:	b002      	add	sp, #8
 8000568:	bd80      	pop	{r7, pc}
 800056a:	46c0      	nop			; (mov r8, r8)
 800056c:	40022000 	.word	0x40022000

08000570 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000570:	b590      	push	{r4, r7, lr}
 8000572:	b083      	sub	sp, #12
 8000574:	af00      	add	r7, sp, #0
 8000576:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000578:	4b14      	ldr	r3, [pc, #80]	; (80005cc <HAL_InitTick+0x5c>)
 800057a:	681c      	ldr	r4, [r3, #0]
 800057c:	4b14      	ldr	r3, [pc, #80]	; (80005d0 <HAL_InitTick+0x60>)
 800057e:	781b      	ldrb	r3, [r3, #0]
 8000580:	0019      	movs	r1, r3
 8000582:	23fa      	movs	r3, #250	; 0xfa
 8000584:	0098      	lsls	r0, r3, #2
 8000586:	f7ff fdbf 	bl	8000108 <__udivsi3>
 800058a:	0003      	movs	r3, r0
 800058c:	0019      	movs	r1, r3
 800058e:	0020      	movs	r0, r4
 8000590:	f7ff fdba 	bl	8000108 <__udivsi3>
 8000594:	0003      	movs	r3, r0
 8000596:	0018      	movs	r0, r3
 8000598:	f000 f903 	bl	80007a2 <HAL_SYSTICK_Config>
 800059c:	1e03      	subs	r3, r0, #0
 800059e:	d001      	beq.n	80005a4 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80005a0:	2301      	movs	r3, #1
 80005a2:	e00f      	b.n	80005c4 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80005a4:	687b      	ldr	r3, [r7, #4]
 80005a6:	2b03      	cmp	r3, #3
 80005a8:	d80b      	bhi.n	80005c2 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80005aa:	6879      	ldr	r1, [r7, #4]
 80005ac:	2301      	movs	r3, #1
 80005ae:	425b      	negs	r3, r3
 80005b0:	2200      	movs	r2, #0
 80005b2:	0018      	movs	r0, r3
 80005b4:	f000 f8e0 	bl	8000778 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80005b8:	4b06      	ldr	r3, [pc, #24]	; (80005d4 <HAL_InitTick+0x64>)
 80005ba:	687a      	ldr	r2, [r7, #4]
 80005bc:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80005be:	2300      	movs	r3, #0
 80005c0:	e000      	b.n	80005c4 <HAL_InitTick+0x54>
    return HAL_ERROR;
 80005c2:	2301      	movs	r3, #1
}
 80005c4:	0018      	movs	r0, r3
 80005c6:	46bd      	mov	sp, r7
 80005c8:	b003      	add	sp, #12
 80005ca:	bd90      	pop	{r4, r7, pc}
 80005cc:	20000000 	.word	0x20000000
 80005d0:	20000008 	.word	0x20000008
 80005d4:	20000004 	.word	0x20000004

080005d8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80005dc:	4b05      	ldr	r3, [pc, #20]	; (80005f4 <HAL_IncTick+0x1c>)
 80005de:	781b      	ldrb	r3, [r3, #0]
 80005e0:	001a      	movs	r2, r3
 80005e2:	4b05      	ldr	r3, [pc, #20]	; (80005f8 <HAL_IncTick+0x20>)
 80005e4:	681b      	ldr	r3, [r3, #0]
 80005e6:	18d2      	adds	r2, r2, r3
 80005e8:	4b03      	ldr	r3, [pc, #12]	; (80005f8 <HAL_IncTick+0x20>)
 80005ea:	601a      	str	r2, [r3, #0]
}
 80005ec:	46c0      	nop			; (mov r8, r8)
 80005ee:	46bd      	mov	sp, r7
 80005f0:	bd80      	pop	{r7, pc}
 80005f2:	46c0      	nop			; (mov r8, r8)
 80005f4:	20000008 	.word	0x20000008
 80005f8:	20000028 	.word	0x20000028

080005fc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	af00      	add	r7, sp, #0
  return uwTick;
 8000600:	4b02      	ldr	r3, [pc, #8]	; (800060c <HAL_GetTick+0x10>)
 8000602:	681b      	ldr	r3, [r3, #0]
}
 8000604:	0018      	movs	r0, r3
 8000606:	46bd      	mov	sp, r7
 8000608:	bd80      	pop	{r7, pc}
 800060a:	46c0      	nop			; (mov r8, r8)
 800060c:	20000028 	.word	0x20000028

08000610 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000610:	b580      	push	{r7, lr}
 8000612:	b084      	sub	sp, #16
 8000614:	af00      	add	r7, sp, #0
 8000616:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000618:	f7ff fff0 	bl	80005fc <HAL_GetTick>
 800061c:	0003      	movs	r3, r0
 800061e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000620:	687b      	ldr	r3, [r7, #4]
 8000622:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000624:	68fb      	ldr	r3, [r7, #12]
 8000626:	3301      	adds	r3, #1
 8000628:	d005      	beq.n	8000636 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800062a:	4b09      	ldr	r3, [pc, #36]	; (8000650 <HAL_Delay+0x40>)
 800062c:	781b      	ldrb	r3, [r3, #0]
 800062e:	001a      	movs	r2, r3
 8000630:	68fb      	ldr	r3, [r7, #12]
 8000632:	189b      	adds	r3, r3, r2
 8000634:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000636:	46c0      	nop			; (mov r8, r8)
 8000638:	f7ff ffe0 	bl	80005fc <HAL_GetTick>
 800063c:	0002      	movs	r2, r0
 800063e:	68bb      	ldr	r3, [r7, #8]
 8000640:	1ad3      	subs	r3, r2, r3
 8000642:	68fa      	ldr	r2, [r7, #12]
 8000644:	429a      	cmp	r2, r3
 8000646:	d8f7      	bhi.n	8000638 <HAL_Delay+0x28>
  {
  }
}
 8000648:	46c0      	nop			; (mov r8, r8)
 800064a:	46bd      	mov	sp, r7
 800064c:	b004      	add	sp, #16
 800064e:	bd80      	pop	{r7, pc}
 8000650:	20000008 	.word	0x20000008

08000654 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000654:	b590      	push	{r4, r7, lr}
 8000656:	b083      	sub	sp, #12
 8000658:	af00      	add	r7, sp, #0
 800065a:	0002      	movs	r2, r0
 800065c:	6039      	str	r1, [r7, #0]
 800065e:	1dfb      	adds	r3, r7, #7
 8000660:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
 8000662:	1dfb      	adds	r3, r7, #7
 8000664:	781b      	ldrb	r3, [r3, #0]
 8000666:	2b7f      	cmp	r3, #127	; 0x7f
 8000668:	d932      	bls.n	80006d0 <NVIC_SetPriority+0x7c>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800066a:	4a2f      	ldr	r2, [pc, #188]	; (8000728 <NVIC_SetPriority+0xd4>)
 800066c:	1dfb      	adds	r3, r7, #7
 800066e:	781b      	ldrb	r3, [r3, #0]
 8000670:	0019      	movs	r1, r3
 8000672:	230f      	movs	r3, #15
 8000674:	400b      	ands	r3, r1
 8000676:	3b08      	subs	r3, #8
 8000678:	089b      	lsrs	r3, r3, #2
 800067a:	3306      	adds	r3, #6
 800067c:	009b      	lsls	r3, r3, #2
 800067e:	18d3      	adds	r3, r2, r3
 8000680:	3304      	adds	r3, #4
 8000682:	681b      	ldr	r3, [r3, #0]
 8000684:	1dfa      	adds	r2, r7, #7
 8000686:	7812      	ldrb	r2, [r2, #0]
 8000688:	0011      	movs	r1, r2
 800068a:	2203      	movs	r2, #3
 800068c:	400a      	ands	r2, r1
 800068e:	00d2      	lsls	r2, r2, #3
 8000690:	21ff      	movs	r1, #255	; 0xff
 8000692:	4091      	lsls	r1, r2
 8000694:	000a      	movs	r2, r1
 8000696:	43d2      	mvns	r2, r2
 8000698:	401a      	ands	r2, r3
 800069a:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800069c:	683b      	ldr	r3, [r7, #0]
 800069e:	019b      	lsls	r3, r3, #6
 80006a0:	22ff      	movs	r2, #255	; 0xff
 80006a2:	401a      	ands	r2, r3
 80006a4:	1dfb      	adds	r3, r7, #7
 80006a6:	781b      	ldrb	r3, [r3, #0]
 80006a8:	0018      	movs	r0, r3
 80006aa:	2303      	movs	r3, #3
 80006ac:	4003      	ands	r3, r0
 80006ae:	00db      	lsls	r3, r3, #3
 80006b0:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80006b2:	481d      	ldr	r0, [pc, #116]	; (8000728 <NVIC_SetPriority+0xd4>)
 80006b4:	1dfb      	adds	r3, r7, #7
 80006b6:	781b      	ldrb	r3, [r3, #0]
 80006b8:	001c      	movs	r4, r3
 80006ba:	230f      	movs	r3, #15
 80006bc:	4023      	ands	r3, r4
 80006be:	3b08      	subs	r3, #8
 80006c0:	089b      	lsrs	r3, r3, #2
 80006c2:	430a      	orrs	r2, r1
 80006c4:	3306      	adds	r3, #6
 80006c6:	009b      	lsls	r3, r3, #2
 80006c8:	18c3      	adds	r3, r0, r3
 80006ca:	3304      	adds	r3, #4
 80006cc:	601a      	str	r2, [r3, #0]
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80006ce:	e027      	b.n	8000720 <NVIC_SetPriority+0xcc>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80006d0:	4a16      	ldr	r2, [pc, #88]	; (800072c <NVIC_SetPriority+0xd8>)
 80006d2:	1dfb      	adds	r3, r7, #7
 80006d4:	781b      	ldrb	r3, [r3, #0]
 80006d6:	b25b      	sxtb	r3, r3
 80006d8:	089b      	lsrs	r3, r3, #2
 80006da:	33c0      	adds	r3, #192	; 0xc0
 80006dc:	009b      	lsls	r3, r3, #2
 80006de:	589b      	ldr	r3, [r3, r2]
 80006e0:	1dfa      	adds	r2, r7, #7
 80006e2:	7812      	ldrb	r2, [r2, #0]
 80006e4:	0011      	movs	r1, r2
 80006e6:	2203      	movs	r2, #3
 80006e8:	400a      	ands	r2, r1
 80006ea:	00d2      	lsls	r2, r2, #3
 80006ec:	21ff      	movs	r1, #255	; 0xff
 80006ee:	4091      	lsls	r1, r2
 80006f0:	000a      	movs	r2, r1
 80006f2:	43d2      	mvns	r2, r2
 80006f4:	401a      	ands	r2, r3
 80006f6:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80006f8:	683b      	ldr	r3, [r7, #0]
 80006fa:	019b      	lsls	r3, r3, #6
 80006fc:	22ff      	movs	r2, #255	; 0xff
 80006fe:	401a      	ands	r2, r3
 8000700:	1dfb      	adds	r3, r7, #7
 8000702:	781b      	ldrb	r3, [r3, #0]
 8000704:	0018      	movs	r0, r3
 8000706:	2303      	movs	r3, #3
 8000708:	4003      	ands	r3, r0
 800070a:	00db      	lsls	r3, r3, #3
 800070c:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800070e:	4807      	ldr	r0, [pc, #28]	; (800072c <NVIC_SetPriority+0xd8>)
 8000710:	1dfb      	adds	r3, r7, #7
 8000712:	781b      	ldrb	r3, [r3, #0]
 8000714:	b25b      	sxtb	r3, r3
 8000716:	089b      	lsrs	r3, r3, #2
 8000718:	430a      	orrs	r2, r1
 800071a:	33c0      	adds	r3, #192	; 0xc0
 800071c:	009b      	lsls	r3, r3, #2
 800071e:	501a      	str	r2, [r3, r0]
}
 8000720:	46c0      	nop			; (mov r8, r8)
 8000722:	46bd      	mov	sp, r7
 8000724:	b003      	add	sp, #12
 8000726:	bd90      	pop	{r4, r7, pc}
 8000728:	e000ed00 	.word	0xe000ed00
 800072c:	e000e100 	.word	0xe000e100

08000730 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	b082      	sub	sp, #8
 8000734:	af00      	add	r7, sp, #0
 8000736:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	3b01      	subs	r3, #1
 800073c:	4a0c      	ldr	r2, [pc, #48]	; (8000770 <SysTick_Config+0x40>)
 800073e:	4293      	cmp	r3, r2
 8000740:	d901      	bls.n	8000746 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000742:	2301      	movs	r3, #1
 8000744:	e010      	b.n	8000768 <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000746:	4b0b      	ldr	r3, [pc, #44]	; (8000774 <SysTick_Config+0x44>)
 8000748:	687a      	ldr	r2, [r7, #4]
 800074a:	3a01      	subs	r2, #1
 800074c:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800074e:	2301      	movs	r3, #1
 8000750:	425b      	negs	r3, r3
 8000752:	2103      	movs	r1, #3
 8000754:	0018      	movs	r0, r3
 8000756:	f7ff ff7d 	bl	8000654 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800075a:	4b06      	ldr	r3, [pc, #24]	; (8000774 <SysTick_Config+0x44>)
 800075c:	2200      	movs	r2, #0
 800075e:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000760:	4b04      	ldr	r3, [pc, #16]	; (8000774 <SysTick_Config+0x44>)
 8000762:	2207      	movs	r2, #7
 8000764:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000766:	2300      	movs	r3, #0
}
 8000768:	0018      	movs	r0, r3
 800076a:	46bd      	mov	sp, r7
 800076c:	b002      	add	sp, #8
 800076e:	bd80      	pop	{r7, pc}
 8000770:	00ffffff 	.word	0x00ffffff
 8000774:	e000e010 	.word	0xe000e010

08000778 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000778:	b580      	push	{r7, lr}
 800077a:	b084      	sub	sp, #16
 800077c:	af00      	add	r7, sp, #0
 800077e:	60b9      	str	r1, [r7, #8]
 8000780:	607a      	str	r2, [r7, #4]
 8000782:	210f      	movs	r1, #15
 8000784:	187b      	adds	r3, r7, r1
 8000786:	1c02      	adds	r2, r0, #0
 8000788:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800078a:	68ba      	ldr	r2, [r7, #8]
 800078c:	187b      	adds	r3, r7, r1
 800078e:	781b      	ldrb	r3, [r3, #0]
 8000790:	b25b      	sxtb	r3, r3
 8000792:	0011      	movs	r1, r2
 8000794:	0018      	movs	r0, r3
 8000796:	f7ff ff5d 	bl	8000654 <NVIC_SetPriority>
}
 800079a:	46c0      	nop			; (mov r8, r8)
 800079c:	46bd      	mov	sp, r7
 800079e:	b004      	add	sp, #16
 80007a0:	bd80      	pop	{r7, pc}

080007a2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80007a2:	b580      	push	{r7, lr}
 80007a4:	b082      	sub	sp, #8
 80007a6:	af00      	add	r7, sp, #0
 80007a8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80007aa:	687b      	ldr	r3, [r7, #4]
 80007ac:	0018      	movs	r0, r3
 80007ae:	f7ff ffbf 	bl	8000730 <SysTick_Config>
 80007b2:	0003      	movs	r3, r0
}
 80007b4:	0018      	movs	r0, r3
 80007b6:	46bd      	mov	sp, r7
 80007b8:	b002      	add	sp, #8
 80007ba:	bd80      	pop	{r7, pc}

080007bc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80007bc:	b580      	push	{r7, lr}
 80007be:	b086      	sub	sp, #24
 80007c0:	af00      	add	r7, sp, #0
 80007c2:	6078      	str	r0, [r7, #4]
 80007c4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80007c6:	2300      	movs	r3, #0
 80007c8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80007ca:	2300      	movs	r3, #0
 80007cc:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 80007ce:	2300      	movs	r3, #0
 80007d0:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 80007d2:	e155      	b.n	8000a80 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80007d4:	683b      	ldr	r3, [r7, #0]
 80007d6:	681b      	ldr	r3, [r3, #0]
 80007d8:	2101      	movs	r1, #1
 80007da:	697a      	ldr	r2, [r7, #20]
 80007dc:	4091      	lsls	r1, r2
 80007de:	000a      	movs	r2, r1
 80007e0:	4013      	ands	r3, r2
 80007e2:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 80007e4:	68fb      	ldr	r3, [r7, #12]
 80007e6:	2b00      	cmp	r3, #0
 80007e8:	d100      	bne.n	80007ec <HAL_GPIO_Init+0x30>
 80007ea:	e146      	b.n	8000a7a <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80007ec:	683b      	ldr	r3, [r7, #0]
 80007ee:	685b      	ldr	r3, [r3, #4]
 80007f0:	2b01      	cmp	r3, #1
 80007f2:	d00b      	beq.n	800080c <HAL_GPIO_Init+0x50>
 80007f4:	683b      	ldr	r3, [r7, #0]
 80007f6:	685b      	ldr	r3, [r3, #4]
 80007f8:	2b02      	cmp	r3, #2
 80007fa:	d007      	beq.n	800080c <HAL_GPIO_Init+0x50>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80007fc:	683b      	ldr	r3, [r7, #0]
 80007fe:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000800:	2b11      	cmp	r3, #17
 8000802:	d003      	beq.n	800080c <HAL_GPIO_Init+0x50>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000804:	683b      	ldr	r3, [r7, #0]
 8000806:	685b      	ldr	r3, [r3, #4]
 8000808:	2b12      	cmp	r3, #18
 800080a:	d130      	bne.n	800086e <HAL_GPIO_Init+0xb2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	689b      	ldr	r3, [r3, #8]
 8000810:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8000812:	697b      	ldr	r3, [r7, #20]
 8000814:	005b      	lsls	r3, r3, #1
 8000816:	2203      	movs	r2, #3
 8000818:	409a      	lsls	r2, r3
 800081a:	0013      	movs	r3, r2
 800081c:	43da      	mvns	r2, r3
 800081e:	693b      	ldr	r3, [r7, #16]
 8000820:	4013      	ands	r3, r2
 8000822:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000824:	683b      	ldr	r3, [r7, #0]
 8000826:	68da      	ldr	r2, [r3, #12]
 8000828:	697b      	ldr	r3, [r7, #20]
 800082a:	005b      	lsls	r3, r3, #1
 800082c:	409a      	lsls	r2, r3
 800082e:	0013      	movs	r3, r2
 8000830:	693a      	ldr	r2, [r7, #16]
 8000832:	4313      	orrs	r3, r2
 8000834:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000836:	687b      	ldr	r3, [r7, #4]
 8000838:	693a      	ldr	r2, [r7, #16]
 800083a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	685b      	ldr	r3, [r3, #4]
 8000840:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000842:	2201      	movs	r2, #1
 8000844:	697b      	ldr	r3, [r7, #20]
 8000846:	409a      	lsls	r2, r3
 8000848:	0013      	movs	r3, r2
 800084a:	43da      	mvns	r2, r3
 800084c:	693b      	ldr	r3, [r7, #16]
 800084e:	4013      	ands	r3, r2
 8000850:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000852:	683b      	ldr	r3, [r7, #0]
 8000854:	685b      	ldr	r3, [r3, #4]
 8000856:	091b      	lsrs	r3, r3, #4
 8000858:	2201      	movs	r2, #1
 800085a:	401a      	ands	r2, r3
 800085c:	697b      	ldr	r3, [r7, #20]
 800085e:	409a      	lsls	r2, r3
 8000860:	0013      	movs	r3, r2
 8000862:	693a      	ldr	r2, [r7, #16]
 8000864:	4313      	orrs	r3, r2
 8000866:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	693a      	ldr	r2, [r7, #16]
 800086c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	68db      	ldr	r3, [r3, #12]
 8000872:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000874:	697b      	ldr	r3, [r7, #20]
 8000876:	005b      	lsls	r3, r3, #1
 8000878:	2203      	movs	r2, #3
 800087a:	409a      	lsls	r2, r3
 800087c:	0013      	movs	r3, r2
 800087e:	43da      	mvns	r2, r3
 8000880:	693b      	ldr	r3, [r7, #16]
 8000882:	4013      	ands	r3, r2
 8000884:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000886:	683b      	ldr	r3, [r7, #0]
 8000888:	689a      	ldr	r2, [r3, #8]
 800088a:	697b      	ldr	r3, [r7, #20]
 800088c:	005b      	lsls	r3, r3, #1
 800088e:	409a      	lsls	r2, r3
 8000890:	0013      	movs	r3, r2
 8000892:	693a      	ldr	r2, [r7, #16]
 8000894:	4313      	orrs	r3, r2
 8000896:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000898:	687b      	ldr	r3, [r7, #4]
 800089a:	693a      	ldr	r2, [r7, #16]
 800089c:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800089e:	683b      	ldr	r3, [r7, #0]
 80008a0:	685b      	ldr	r3, [r3, #4]
 80008a2:	2b02      	cmp	r3, #2
 80008a4:	d003      	beq.n	80008ae <HAL_GPIO_Init+0xf2>
 80008a6:	683b      	ldr	r3, [r7, #0]
 80008a8:	685b      	ldr	r3, [r3, #4]
 80008aa:	2b12      	cmp	r3, #18
 80008ac:	d123      	bne.n	80008f6 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80008ae:	697b      	ldr	r3, [r7, #20]
 80008b0:	08da      	lsrs	r2, r3, #3
 80008b2:	687b      	ldr	r3, [r7, #4]
 80008b4:	3208      	adds	r2, #8
 80008b6:	0092      	lsls	r2, r2, #2
 80008b8:	58d3      	ldr	r3, [r2, r3]
 80008ba:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U));
 80008bc:	697b      	ldr	r3, [r7, #20]
 80008be:	2207      	movs	r2, #7
 80008c0:	4013      	ands	r3, r2
 80008c2:	009b      	lsls	r3, r3, #2
 80008c4:	220f      	movs	r2, #15
 80008c6:	409a      	lsls	r2, r3
 80008c8:	0013      	movs	r3, r2
 80008ca:	43da      	mvns	r2, r3
 80008cc:	693b      	ldr	r3, [r7, #16]
 80008ce:	4013      	ands	r3, r2
 80008d0:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 80008d2:	683b      	ldr	r3, [r7, #0]
 80008d4:	691a      	ldr	r2, [r3, #16]
 80008d6:	697b      	ldr	r3, [r7, #20]
 80008d8:	2107      	movs	r1, #7
 80008da:	400b      	ands	r3, r1
 80008dc:	009b      	lsls	r3, r3, #2
 80008de:	409a      	lsls	r2, r3
 80008e0:	0013      	movs	r3, r2
 80008e2:	693a      	ldr	r2, [r7, #16]
 80008e4:	4313      	orrs	r3, r2
 80008e6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80008e8:	697b      	ldr	r3, [r7, #20]
 80008ea:	08da      	lsrs	r2, r3, #3
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	3208      	adds	r2, #8
 80008f0:	0092      	lsls	r2, r2, #2
 80008f2:	6939      	ldr	r1, [r7, #16]
 80008f4:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	681b      	ldr	r3, [r3, #0]
 80008fa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80008fc:	697b      	ldr	r3, [r7, #20]
 80008fe:	005b      	lsls	r3, r3, #1
 8000900:	2203      	movs	r2, #3
 8000902:	409a      	lsls	r2, r3
 8000904:	0013      	movs	r3, r2
 8000906:	43da      	mvns	r2, r3
 8000908:	693b      	ldr	r3, [r7, #16]
 800090a:	4013      	ands	r3, r2
 800090c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800090e:	683b      	ldr	r3, [r7, #0]
 8000910:	685b      	ldr	r3, [r3, #4]
 8000912:	2203      	movs	r2, #3
 8000914:	401a      	ands	r2, r3
 8000916:	697b      	ldr	r3, [r7, #20]
 8000918:	005b      	lsls	r3, r3, #1
 800091a:	409a      	lsls	r2, r3
 800091c:	0013      	movs	r3, r2
 800091e:	693a      	ldr	r2, [r7, #16]
 8000920:	4313      	orrs	r3, r2
 8000922:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	693a      	ldr	r2, [r7, #16]
 8000928:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800092a:	683b      	ldr	r3, [r7, #0]
 800092c:	685a      	ldr	r2, [r3, #4]
 800092e:	2380      	movs	r3, #128	; 0x80
 8000930:	055b      	lsls	r3, r3, #21
 8000932:	4013      	ands	r3, r2
 8000934:	d100      	bne.n	8000938 <HAL_GPIO_Init+0x17c>
 8000936:	e0a0      	b.n	8000a7a <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000938:	4b57      	ldr	r3, [pc, #348]	; (8000a98 <HAL_GPIO_Init+0x2dc>)
 800093a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800093c:	4b56      	ldr	r3, [pc, #344]	; (8000a98 <HAL_GPIO_Init+0x2dc>)
 800093e:	2101      	movs	r1, #1
 8000940:	430a      	orrs	r2, r1
 8000942:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8000944:	4a55      	ldr	r2, [pc, #340]	; (8000a9c <HAL_GPIO_Init+0x2e0>)
 8000946:	697b      	ldr	r3, [r7, #20]
 8000948:	089b      	lsrs	r3, r3, #2
 800094a:	3302      	adds	r3, #2
 800094c:	009b      	lsls	r3, r3, #2
 800094e:	589b      	ldr	r3, [r3, r2]
 8000950:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 8000952:	697b      	ldr	r3, [r7, #20]
 8000954:	2203      	movs	r2, #3
 8000956:	4013      	ands	r3, r2
 8000958:	009b      	lsls	r3, r3, #2
 800095a:	220f      	movs	r2, #15
 800095c:	409a      	lsls	r2, r3
 800095e:	0013      	movs	r3, r2
 8000960:	43da      	mvns	r2, r3
 8000962:	693b      	ldr	r3, [r7, #16]
 8000964:	4013      	ands	r3, r2
 8000966:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8000968:	687a      	ldr	r2, [r7, #4]
 800096a:	23a0      	movs	r3, #160	; 0xa0
 800096c:	05db      	lsls	r3, r3, #23
 800096e:	429a      	cmp	r2, r3
 8000970:	d01f      	beq.n	80009b2 <HAL_GPIO_Init+0x1f6>
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	4a4a      	ldr	r2, [pc, #296]	; (8000aa0 <HAL_GPIO_Init+0x2e4>)
 8000976:	4293      	cmp	r3, r2
 8000978:	d019      	beq.n	80009ae <HAL_GPIO_Init+0x1f2>
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	4a49      	ldr	r2, [pc, #292]	; (8000aa4 <HAL_GPIO_Init+0x2e8>)
 800097e:	4293      	cmp	r3, r2
 8000980:	d013      	beq.n	80009aa <HAL_GPIO_Init+0x1ee>
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	4a48      	ldr	r2, [pc, #288]	; (8000aa8 <HAL_GPIO_Init+0x2ec>)
 8000986:	4293      	cmp	r3, r2
 8000988:	d00d      	beq.n	80009a6 <HAL_GPIO_Init+0x1ea>
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	4a47      	ldr	r2, [pc, #284]	; (8000aac <HAL_GPIO_Init+0x2f0>)
 800098e:	4293      	cmp	r3, r2
 8000990:	d007      	beq.n	80009a2 <HAL_GPIO_Init+0x1e6>
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	4a46      	ldr	r2, [pc, #280]	; (8000ab0 <HAL_GPIO_Init+0x2f4>)
 8000996:	4293      	cmp	r3, r2
 8000998:	d101      	bne.n	800099e <HAL_GPIO_Init+0x1e2>
 800099a:	2305      	movs	r3, #5
 800099c:	e00a      	b.n	80009b4 <HAL_GPIO_Init+0x1f8>
 800099e:	2306      	movs	r3, #6
 80009a0:	e008      	b.n	80009b4 <HAL_GPIO_Init+0x1f8>
 80009a2:	2304      	movs	r3, #4
 80009a4:	e006      	b.n	80009b4 <HAL_GPIO_Init+0x1f8>
 80009a6:	2303      	movs	r3, #3
 80009a8:	e004      	b.n	80009b4 <HAL_GPIO_Init+0x1f8>
 80009aa:	2302      	movs	r3, #2
 80009ac:	e002      	b.n	80009b4 <HAL_GPIO_Init+0x1f8>
 80009ae:	2301      	movs	r3, #1
 80009b0:	e000      	b.n	80009b4 <HAL_GPIO_Init+0x1f8>
 80009b2:	2300      	movs	r3, #0
 80009b4:	697a      	ldr	r2, [r7, #20]
 80009b6:	2103      	movs	r1, #3
 80009b8:	400a      	ands	r2, r1
 80009ba:	0092      	lsls	r2, r2, #2
 80009bc:	4093      	lsls	r3, r2
 80009be:	693a      	ldr	r2, [r7, #16]
 80009c0:	4313      	orrs	r3, r2
 80009c2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80009c4:	4935      	ldr	r1, [pc, #212]	; (8000a9c <HAL_GPIO_Init+0x2e0>)
 80009c6:	697b      	ldr	r3, [r7, #20]
 80009c8:	089b      	lsrs	r3, r3, #2
 80009ca:	3302      	adds	r3, #2
 80009cc:	009b      	lsls	r3, r3, #2
 80009ce:	693a      	ldr	r2, [r7, #16]
 80009d0:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80009d2:	4b38      	ldr	r3, [pc, #224]	; (8000ab4 <HAL_GPIO_Init+0x2f8>)
 80009d4:	681b      	ldr	r3, [r3, #0]
 80009d6:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80009d8:	68fb      	ldr	r3, [r7, #12]
 80009da:	43da      	mvns	r2, r3
 80009dc:	693b      	ldr	r3, [r7, #16]
 80009de:	4013      	ands	r3, r2
 80009e0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80009e2:	683b      	ldr	r3, [r7, #0]
 80009e4:	685a      	ldr	r2, [r3, #4]
 80009e6:	2380      	movs	r3, #128	; 0x80
 80009e8:	025b      	lsls	r3, r3, #9
 80009ea:	4013      	ands	r3, r2
 80009ec:	d003      	beq.n	80009f6 <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 80009ee:	693a      	ldr	r2, [r7, #16]
 80009f0:	68fb      	ldr	r3, [r7, #12]
 80009f2:	4313      	orrs	r3, r2
 80009f4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80009f6:	4b2f      	ldr	r3, [pc, #188]	; (8000ab4 <HAL_GPIO_Init+0x2f8>)
 80009f8:	693a      	ldr	r2, [r7, #16]
 80009fa:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 80009fc:	4b2d      	ldr	r3, [pc, #180]	; (8000ab4 <HAL_GPIO_Init+0x2f8>)
 80009fe:	685b      	ldr	r3, [r3, #4]
 8000a00:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000a02:	68fb      	ldr	r3, [r7, #12]
 8000a04:	43da      	mvns	r2, r3
 8000a06:	693b      	ldr	r3, [r7, #16]
 8000a08:	4013      	ands	r3, r2
 8000a0a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000a0c:	683b      	ldr	r3, [r7, #0]
 8000a0e:	685a      	ldr	r2, [r3, #4]
 8000a10:	2380      	movs	r3, #128	; 0x80
 8000a12:	029b      	lsls	r3, r3, #10
 8000a14:	4013      	ands	r3, r2
 8000a16:	d003      	beq.n	8000a20 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8000a18:	693a      	ldr	r2, [r7, #16]
 8000a1a:	68fb      	ldr	r3, [r7, #12]
 8000a1c:	4313      	orrs	r3, r2
 8000a1e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000a20:	4b24      	ldr	r3, [pc, #144]	; (8000ab4 <HAL_GPIO_Init+0x2f8>)
 8000a22:	693a      	ldr	r2, [r7, #16]
 8000a24:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000a26:	4b23      	ldr	r3, [pc, #140]	; (8000ab4 <HAL_GPIO_Init+0x2f8>)
 8000a28:	689b      	ldr	r3, [r3, #8]
 8000a2a:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000a2c:	68fb      	ldr	r3, [r7, #12]
 8000a2e:	43da      	mvns	r2, r3
 8000a30:	693b      	ldr	r3, [r7, #16]
 8000a32:	4013      	ands	r3, r2
 8000a34:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000a36:	683b      	ldr	r3, [r7, #0]
 8000a38:	685a      	ldr	r2, [r3, #4]
 8000a3a:	2380      	movs	r3, #128	; 0x80
 8000a3c:	035b      	lsls	r3, r3, #13
 8000a3e:	4013      	ands	r3, r2
 8000a40:	d003      	beq.n	8000a4a <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 8000a42:	693a      	ldr	r2, [r7, #16]
 8000a44:	68fb      	ldr	r3, [r7, #12]
 8000a46:	4313      	orrs	r3, r2
 8000a48:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000a4a:	4b1a      	ldr	r3, [pc, #104]	; (8000ab4 <HAL_GPIO_Init+0x2f8>)
 8000a4c:	693a      	ldr	r2, [r7, #16]
 8000a4e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000a50:	4b18      	ldr	r3, [pc, #96]	; (8000ab4 <HAL_GPIO_Init+0x2f8>)
 8000a52:	68db      	ldr	r3, [r3, #12]
 8000a54:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000a56:	68fb      	ldr	r3, [r7, #12]
 8000a58:	43da      	mvns	r2, r3
 8000a5a:	693b      	ldr	r3, [r7, #16]
 8000a5c:	4013      	ands	r3, r2
 8000a5e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000a60:	683b      	ldr	r3, [r7, #0]
 8000a62:	685a      	ldr	r2, [r3, #4]
 8000a64:	2380      	movs	r3, #128	; 0x80
 8000a66:	039b      	lsls	r3, r3, #14
 8000a68:	4013      	ands	r3, r2
 8000a6a:	d003      	beq.n	8000a74 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8000a6c:	693a      	ldr	r2, [r7, #16]
 8000a6e:	68fb      	ldr	r3, [r7, #12]
 8000a70:	4313      	orrs	r3, r2
 8000a72:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000a74:	4b0f      	ldr	r3, [pc, #60]	; (8000ab4 <HAL_GPIO_Init+0x2f8>)
 8000a76:	693a      	ldr	r2, [r7, #16]
 8000a78:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 8000a7a:	697b      	ldr	r3, [r7, #20]
 8000a7c:	3301      	adds	r3, #1
 8000a7e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8000a80:	683b      	ldr	r3, [r7, #0]
 8000a82:	681a      	ldr	r2, [r3, #0]
 8000a84:	697b      	ldr	r3, [r7, #20]
 8000a86:	40da      	lsrs	r2, r3
 8000a88:	1e13      	subs	r3, r2, #0
 8000a8a:	d000      	beq.n	8000a8e <HAL_GPIO_Init+0x2d2>
 8000a8c:	e6a2      	b.n	80007d4 <HAL_GPIO_Init+0x18>
  }
}
 8000a8e:	46c0      	nop			; (mov r8, r8)
 8000a90:	46bd      	mov	sp, r7
 8000a92:	b006      	add	sp, #24
 8000a94:	bd80      	pop	{r7, pc}
 8000a96:	46c0      	nop			; (mov r8, r8)
 8000a98:	40021000 	.word	0x40021000
 8000a9c:	40010000 	.word	0x40010000
 8000aa0:	50000400 	.word	0x50000400
 8000aa4:	50000800 	.word	0x50000800
 8000aa8:	50000c00 	.word	0x50000c00
 8000aac:	50001000 	.word	0x50001000
 8000ab0:	50001c00 	.word	0x50001c00
 8000ab4:	40010400 	.word	0x40010400

08000ab8 <HAL_GPIO_ReadPin>:
  *                   This parameter can be GPIO_PIN_x where x can be (0..15).
  *                   All port bits are not necessarily available on all GPIOs.
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b084      	sub	sp, #16
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	6078      	str	r0, [r7, #4]
 8000ac0:	000a      	movs	r2, r1
 8000ac2:	1cbb      	adds	r3, r7, #2
 8000ac4:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	691b      	ldr	r3, [r3, #16]
 8000aca:	1cba      	adds	r2, r7, #2
 8000acc:	8812      	ldrh	r2, [r2, #0]
 8000ace:	4013      	ands	r3, r2
 8000ad0:	d004      	beq.n	8000adc <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8000ad2:	230f      	movs	r3, #15
 8000ad4:	18fb      	adds	r3, r7, r3
 8000ad6:	2201      	movs	r2, #1
 8000ad8:	701a      	strb	r2, [r3, #0]
 8000ada:	e003      	b.n	8000ae4 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8000adc:	230f      	movs	r3, #15
 8000ade:	18fb      	adds	r3, r7, r3
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8000ae4:	230f      	movs	r3, #15
 8000ae6:	18fb      	adds	r3, r7, r3
 8000ae8:	781b      	ldrb	r3, [r3, #0]
}
 8000aea:	0018      	movs	r0, r3
 8000aec:	46bd      	mov	sp, r7
 8000aee:	b004      	add	sp, #16
 8000af0:	bd80      	pop	{r7, pc}

08000af2 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000af2:	b580      	push	{r7, lr}
 8000af4:	b082      	sub	sp, #8
 8000af6:	af00      	add	r7, sp, #0
 8000af8:	6078      	str	r0, [r7, #4]
 8000afa:	0008      	movs	r0, r1
 8000afc:	0011      	movs	r1, r2
 8000afe:	1cbb      	adds	r3, r7, #2
 8000b00:	1c02      	adds	r2, r0, #0
 8000b02:	801a      	strh	r2, [r3, #0]
 8000b04:	1c7b      	adds	r3, r7, #1
 8000b06:	1c0a      	adds	r2, r1, #0
 8000b08:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000b0a:	1c7b      	adds	r3, r7, #1
 8000b0c:	781b      	ldrb	r3, [r3, #0]
 8000b0e:	2b00      	cmp	r3, #0
 8000b10:	d004      	beq.n	8000b1c <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000b12:	1cbb      	adds	r3, r7, #2
 8000b14:	881a      	ldrh	r2, [r3, #0]
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8000b1a:	e003      	b.n	8000b24 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8000b1c:	1cbb      	adds	r3, r7, #2
 8000b1e:	881a      	ldrh	r2, [r3, #0]
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000b24:	46c0      	nop			; (mov r8, r8)
 8000b26:	46bd      	mov	sp, r7
 8000b28:	b002      	add	sp, #8
 8000b2a:	bd80      	pop	{r7, pc}

08000b2c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000b2c:	b5b0      	push	{r4, r5, r7, lr}
 8000b2e:	b08a      	sub	sp, #40	; 0x28
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	2b00      	cmp	r3, #0
 8000b38:	d102      	bne.n	8000b40 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8000b3a:	2301      	movs	r3, #1
 8000b3c:	f000 fb6a 	bl	8001214 <HAL_RCC_OscConfig+0x6e8>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000b40:	4bc7      	ldr	r3, [pc, #796]	; (8000e60 <HAL_RCC_OscConfig+0x334>)
 8000b42:	68db      	ldr	r3, [r3, #12]
 8000b44:	220c      	movs	r2, #12
 8000b46:	4013      	ands	r3, r2
 8000b48:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000b4a:	4bc5      	ldr	r3, [pc, #788]	; (8000e60 <HAL_RCC_OscConfig+0x334>)
 8000b4c:	68da      	ldr	r2, [r3, #12]
 8000b4e:	2380      	movs	r3, #128	; 0x80
 8000b50:	025b      	lsls	r3, r3, #9
 8000b52:	4013      	ands	r3, r2
 8000b54:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	681b      	ldr	r3, [r3, #0]
 8000b5a:	2201      	movs	r2, #1
 8000b5c:	4013      	ands	r3, r2
 8000b5e:	d100      	bne.n	8000b62 <HAL_RCC_OscConfig+0x36>
 8000b60:	e07d      	b.n	8000c5e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000b62:	69fb      	ldr	r3, [r7, #28]
 8000b64:	2b08      	cmp	r3, #8
 8000b66:	d007      	beq.n	8000b78 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8000b68:	69fb      	ldr	r3, [r7, #28]
 8000b6a:	2b0c      	cmp	r3, #12
 8000b6c:	d112      	bne.n	8000b94 <HAL_RCC_OscConfig+0x68>
 8000b6e:	69ba      	ldr	r2, [r7, #24]
 8000b70:	2380      	movs	r3, #128	; 0x80
 8000b72:	025b      	lsls	r3, r3, #9
 8000b74:	429a      	cmp	r2, r3
 8000b76:	d10d      	bne.n	8000b94 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000b78:	4bb9      	ldr	r3, [pc, #740]	; (8000e60 <HAL_RCC_OscConfig+0x334>)
 8000b7a:	681a      	ldr	r2, [r3, #0]
 8000b7c:	2380      	movs	r3, #128	; 0x80
 8000b7e:	029b      	lsls	r3, r3, #10
 8000b80:	4013      	ands	r3, r2
 8000b82:	d100      	bne.n	8000b86 <HAL_RCC_OscConfig+0x5a>
 8000b84:	e06a      	b.n	8000c5c <HAL_RCC_OscConfig+0x130>
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	685b      	ldr	r3, [r3, #4]
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d166      	bne.n	8000c5c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8000b8e:	2301      	movs	r3, #1
 8000b90:	f000 fb40 	bl	8001214 <HAL_RCC_OscConfig+0x6e8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	685a      	ldr	r2, [r3, #4]
 8000b98:	2380      	movs	r3, #128	; 0x80
 8000b9a:	025b      	lsls	r3, r3, #9
 8000b9c:	429a      	cmp	r2, r3
 8000b9e:	d107      	bne.n	8000bb0 <HAL_RCC_OscConfig+0x84>
 8000ba0:	4baf      	ldr	r3, [pc, #700]	; (8000e60 <HAL_RCC_OscConfig+0x334>)
 8000ba2:	681a      	ldr	r2, [r3, #0]
 8000ba4:	4bae      	ldr	r3, [pc, #696]	; (8000e60 <HAL_RCC_OscConfig+0x334>)
 8000ba6:	2180      	movs	r1, #128	; 0x80
 8000ba8:	0249      	lsls	r1, r1, #9
 8000baa:	430a      	orrs	r2, r1
 8000bac:	601a      	str	r2, [r3, #0]
 8000bae:	e027      	b.n	8000c00 <HAL_RCC_OscConfig+0xd4>
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	685a      	ldr	r2, [r3, #4]
 8000bb4:	23a0      	movs	r3, #160	; 0xa0
 8000bb6:	02db      	lsls	r3, r3, #11
 8000bb8:	429a      	cmp	r2, r3
 8000bba:	d10e      	bne.n	8000bda <HAL_RCC_OscConfig+0xae>
 8000bbc:	4ba8      	ldr	r3, [pc, #672]	; (8000e60 <HAL_RCC_OscConfig+0x334>)
 8000bbe:	681a      	ldr	r2, [r3, #0]
 8000bc0:	4ba7      	ldr	r3, [pc, #668]	; (8000e60 <HAL_RCC_OscConfig+0x334>)
 8000bc2:	2180      	movs	r1, #128	; 0x80
 8000bc4:	02c9      	lsls	r1, r1, #11
 8000bc6:	430a      	orrs	r2, r1
 8000bc8:	601a      	str	r2, [r3, #0]
 8000bca:	4ba5      	ldr	r3, [pc, #660]	; (8000e60 <HAL_RCC_OscConfig+0x334>)
 8000bcc:	681a      	ldr	r2, [r3, #0]
 8000bce:	4ba4      	ldr	r3, [pc, #656]	; (8000e60 <HAL_RCC_OscConfig+0x334>)
 8000bd0:	2180      	movs	r1, #128	; 0x80
 8000bd2:	0249      	lsls	r1, r1, #9
 8000bd4:	430a      	orrs	r2, r1
 8000bd6:	601a      	str	r2, [r3, #0]
 8000bd8:	e012      	b.n	8000c00 <HAL_RCC_OscConfig+0xd4>
 8000bda:	4ba1      	ldr	r3, [pc, #644]	; (8000e60 <HAL_RCC_OscConfig+0x334>)
 8000bdc:	681a      	ldr	r2, [r3, #0]
 8000bde:	4ba0      	ldr	r3, [pc, #640]	; (8000e60 <HAL_RCC_OscConfig+0x334>)
 8000be0:	49a0      	ldr	r1, [pc, #640]	; (8000e64 <HAL_RCC_OscConfig+0x338>)
 8000be2:	400a      	ands	r2, r1
 8000be4:	601a      	str	r2, [r3, #0]
 8000be6:	4b9e      	ldr	r3, [pc, #632]	; (8000e60 <HAL_RCC_OscConfig+0x334>)
 8000be8:	681a      	ldr	r2, [r3, #0]
 8000bea:	2380      	movs	r3, #128	; 0x80
 8000bec:	025b      	lsls	r3, r3, #9
 8000bee:	4013      	ands	r3, r2
 8000bf0:	60fb      	str	r3, [r7, #12]
 8000bf2:	68fb      	ldr	r3, [r7, #12]
 8000bf4:	4b9a      	ldr	r3, [pc, #616]	; (8000e60 <HAL_RCC_OscConfig+0x334>)
 8000bf6:	681a      	ldr	r2, [r3, #0]
 8000bf8:	4b99      	ldr	r3, [pc, #612]	; (8000e60 <HAL_RCC_OscConfig+0x334>)
 8000bfa:	499b      	ldr	r1, [pc, #620]	; (8000e68 <HAL_RCC_OscConfig+0x33c>)
 8000bfc:	400a      	ands	r2, r1
 8000bfe:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	685b      	ldr	r3, [r3, #4]
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d014      	beq.n	8000c32 <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c08:	f7ff fcf8 	bl	80005fc <HAL_GetTick>
 8000c0c:	0003      	movs	r3, r0
 8000c0e:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8000c10:	e008      	b.n	8000c24 <HAL_RCC_OscConfig+0xf8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000c12:	f7ff fcf3 	bl	80005fc <HAL_GetTick>
 8000c16:	0002      	movs	r2, r0
 8000c18:	697b      	ldr	r3, [r7, #20]
 8000c1a:	1ad3      	subs	r3, r2, r3
 8000c1c:	2b64      	cmp	r3, #100	; 0x64
 8000c1e:	d901      	bls.n	8000c24 <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 8000c20:	2303      	movs	r3, #3
 8000c22:	e2f7      	b.n	8001214 <HAL_RCC_OscConfig+0x6e8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8000c24:	4b8e      	ldr	r3, [pc, #568]	; (8000e60 <HAL_RCC_OscConfig+0x334>)
 8000c26:	681a      	ldr	r2, [r3, #0]
 8000c28:	2380      	movs	r3, #128	; 0x80
 8000c2a:	029b      	lsls	r3, r3, #10
 8000c2c:	4013      	ands	r3, r2
 8000c2e:	d0f0      	beq.n	8000c12 <HAL_RCC_OscConfig+0xe6>
 8000c30:	e015      	b.n	8000c5e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c32:	f7ff fce3 	bl	80005fc <HAL_GetTick>
 8000c36:	0003      	movs	r3, r0
 8000c38:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8000c3a:	e008      	b.n	8000c4e <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000c3c:	f7ff fcde 	bl	80005fc <HAL_GetTick>
 8000c40:	0002      	movs	r2, r0
 8000c42:	697b      	ldr	r3, [r7, #20]
 8000c44:	1ad3      	subs	r3, r2, r3
 8000c46:	2b64      	cmp	r3, #100	; 0x64
 8000c48:	d901      	bls.n	8000c4e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8000c4a:	2303      	movs	r3, #3
 8000c4c:	e2e2      	b.n	8001214 <HAL_RCC_OscConfig+0x6e8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8000c4e:	4b84      	ldr	r3, [pc, #528]	; (8000e60 <HAL_RCC_OscConfig+0x334>)
 8000c50:	681a      	ldr	r2, [r3, #0]
 8000c52:	2380      	movs	r3, #128	; 0x80
 8000c54:	029b      	lsls	r3, r3, #10
 8000c56:	4013      	ands	r3, r2
 8000c58:	d1f0      	bne.n	8000c3c <HAL_RCC_OscConfig+0x110>
 8000c5a:	e000      	b.n	8000c5e <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000c5c:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	681b      	ldr	r3, [r3, #0]
 8000c62:	2202      	movs	r2, #2
 8000c64:	4013      	ands	r3, r2
 8000c66:	d100      	bne.n	8000c6a <HAL_RCC_OscConfig+0x13e>
 8000c68:	e098      	b.n	8000d9c <HAL_RCC_OscConfig+0x270>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	68db      	ldr	r3, [r3, #12]
 8000c6e:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8000c70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c72:	2220      	movs	r2, #32
 8000c74:	4013      	ands	r3, r2
 8000c76:	d009      	beq.n	8000c8c <HAL_RCC_OscConfig+0x160>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8000c78:	4b79      	ldr	r3, [pc, #484]	; (8000e60 <HAL_RCC_OscConfig+0x334>)
 8000c7a:	681a      	ldr	r2, [r3, #0]
 8000c7c:	4b78      	ldr	r3, [pc, #480]	; (8000e60 <HAL_RCC_OscConfig+0x334>)
 8000c7e:	2120      	movs	r1, #32
 8000c80:	430a      	orrs	r2, r1
 8000c82:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8000c84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c86:	2220      	movs	r2, #32
 8000c88:	4393      	bics	r3, r2
 8000c8a:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000c8c:	69fb      	ldr	r3, [r7, #28]
 8000c8e:	2b04      	cmp	r3, #4
 8000c90:	d005      	beq.n	8000c9e <HAL_RCC_OscConfig+0x172>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8000c92:	69fb      	ldr	r3, [r7, #28]
 8000c94:	2b0c      	cmp	r3, #12
 8000c96:	d13d      	bne.n	8000d14 <HAL_RCC_OscConfig+0x1e8>
 8000c98:	69bb      	ldr	r3, [r7, #24]
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d13a      	bne.n	8000d14 <HAL_RCC_OscConfig+0x1e8>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8000c9e:	4b70      	ldr	r3, [pc, #448]	; (8000e60 <HAL_RCC_OscConfig+0x334>)
 8000ca0:	681b      	ldr	r3, [r3, #0]
 8000ca2:	2204      	movs	r2, #4
 8000ca4:	4013      	ands	r3, r2
 8000ca6:	d004      	beq.n	8000cb2 <HAL_RCC_OscConfig+0x186>
 8000ca8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d101      	bne.n	8000cb2 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8000cae:	2301      	movs	r3, #1
 8000cb0:	e2b0      	b.n	8001214 <HAL_RCC_OscConfig+0x6e8>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000cb2:	4b6b      	ldr	r3, [pc, #428]	; (8000e60 <HAL_RCC_OscConfig+0x334>)
 8000cb4:	685b      	ldr	r3, [r3, #4]
 8000cb6:	4a6d      	ldr	r2, [pc, #436]	; (8000e6c <HAL_RCC_OscConfig+0x340>)
 8000cb8:	4013      	ands	r3, r2
 8000cba:	0019      	movs	r1, r3
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	691b      	ldr	r3, [r3, #16]
 8000cc0:	021a      	lsls	r2, r3, #8
 8000cc2:	4b67      	ldr	r3, [pc, #412]	; (8000e60 <HAL_RCC_OscConfig+0x334>)
 8000cc4:	430a      	orrs	r2, r1
 8000cc6:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8000cc8:	4b65      	ldr	r3, [pc, #404]	; (8000e60 <HAL_RCC_OscConfig+0x334>)
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	2209      	movs	r2, #9
 8000cce:	4393      	bics	r3, r2
 8000cd0:	0019      	movs	r1, r3
 8000cd2:	4b63      	ldr	r3, [pc, #396]	; (8000e60 <HAL_RCC_OscConfig+0x334>)
 8000cd4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000cd6:	430a      	orrs	r2, r1
 8000cd8:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8000cda:	f000 fbcb 	bl	8001474 <HAL_RCC_GetSysClockFreq>
 8000cde:	0001      	movs	r1, r0
 8000ce0:	4b5f      	ldr	r3, [pc, #380]	; (8000e60 <HAL_RCC_OscConfig+0x334>)
 8000ce2:	68db      	ldr	r3, [r3, #12]
 8000ce4:	091b      	lsrs	r3, r3, #4
 8000ce6:	220f      	movs	r2, #15
 8000ce8:	4013      	ands	r3, r2
 8000cea:	4a61      	ldr	r2, [pc, #388]	; (8000e70 <HAL_RCC_OscConfig+0x344>)
 8000cec:	5cd3      	ldrb	r3, [r2, r3]
 8000cee:	000a      	movs	r2, r1
 8000cf0:	40da      	lsrs	r2, r3
 8000cf2:	4b60      	ldr	r3, [pc, #384]	; (8000e74 <HAL_RCC_OscConfig+0x348>)
 8000cf4:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (TICK_INT_PRIORITY);
 8000cf6:	2513      	movs	r5, #19
 8000cf8:	197c      	adds	r4, r7, r5
 8000cfa:	2000      	movs	r0, #0
 8000cfc:	f7ff fc38 	bl	8000570 <HAL_InitTick>
 8000d00:	0003      	movs	r3, r0
 8000d02:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8000d04:	197b      	adds	r3, r7, r5
 8000d06:	781b      	ldrb	r3, [r3, #0]
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	d047      	beq.n	8000d9c <HAL_RCC_OscConfig+0x270>
      {
        return status;
 8000d0c:	2313      	movs	r3, #19
 8000d0e:	18fb      	adds	r3, r7, r3
 8000d10:	781b      	ldrb	r3, [r3, #0]
 8000d12:	e27f      	b.n	8001214 <HAL_RCC_OscConfig+0x6e8>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8000d14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d027      	beq.n	8000d6a <HAL_RCC_OscConfig+0x23e>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8000d1a:	4b51      	ldr	r3, [pc, #324]	; (8000e60 <HAL_RCC_OscConfig+0x334>)
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	2209      	movs	r2, #9
 8000d20:	4393      	bics	r3, r2
 8000d22:	0019      	movs	r1, r3
 8000d24:	4b4e      	ldr	r3, [pc, #312]	; (8000e60 <HAL_RCC_OscConfig+0x334>)
 8000d26:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000d28:	430a      	orrs	r2, r1
 8000d2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d2c:	f7ff fc66 	bl	80005fc <HAL_GetTick>
 8000d30:	0003      	movs	r3, r0
 8000d32:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8000d34:	e008      	b.n	8000d48 <HAL_RCC_OscConfig+0x21c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000d36:	f7ff fc61 	bl	80005fc <HAL_GetTick>
 8000d3a:	0002      	movs	r2, r0
 8000d3c:	697b      	ldr	r3, [r7, #20]
 8000d3e:	1ad3      	subs	r3, r2, r3
 8000d40:	2b02      	cmp	r3, #2
 8000d42:	d901      	bls.n	8000d48 <HAL_RCC_OscConfig+0x21c>
          {
            return HAL_TIMEOUT;
 8000d44:	2303      	movs	r3, #3
 8000d46:	e265      	b.n	8001214 <HAL_RCC_OscConfig+0x6e8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8000d48:	4b45      	ldr	r3, [pc, #276]	; (8000e60 <HAL_RCC_OscConfig+0x334>)
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	2204      	movs	r2, #4
 8000d4e:	4013      	ands	r3, r2
 8000d50:	d0f1      	beq.n	8000d36 <HAL_RCC_OscConfig+0x20a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d52:	4b43      	ldr	r3, [pc, #268]	; (8000e60 <HAL_RCC_OscConfig+0x334>)
 8000d54:	685b      	ldr	r3, [r3, #4]
 8000d56:	4a45      	ldr	r2, [pc, #276]	; (8000e6c <HAL_RCC_OscConfig+0x340>)
 8000d58:	4013      	ands	r3, r2
 8000d5a:	0019      	movs	r1, r3
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	691b      	ldr	r3, [r3, #16]
 8000d60:	021a      	lsls	r2, r3, #8
 8000d62:	4b3f      	ldr	r3, [pc, #252]	; (8000e60 <HAL_RCC_OscConfig+0x334>)
 8000d64:	430a      	orrs	r2, r1
 8000d66:	605a      	str	r2, [r3, #4]
 8000d68:	e018      	b.n	8000d9c <HAL_RCC_OscConfig+0x270>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000d6a:	4b3d      	ldr	r3, [pc, #244]	; (8000e60 <HAL_RCC_OscConfig+0x334>)
 8000d6c:	681a      	ldr	r2, [r3, #0]
 8000d6e:	4b3c      	ldr	r3, [pc, #240]	; (8000e60 <HAL_RCC_OscConfig+0x334>)
 8000d70:	2101      	movs	r1, #1
 8000d72:	438a      	bics	r2, r1
 8000d74:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d76:	f7ff fc41 	bl	80005fc <HAL_GetTick>
 8000d7a:	0003      	movs	r3, r0
 8000d7c:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8000d7e:	e008      	b.n	8000d92 <HAL_RCC_OscConfig+0x266>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000d80:	f7ff fc3c 	bl	80005fc <HAL_GetTick>
 8000d84:	0002      	movs	r2, r0
 8000d86:	697b      	ldr	r3, [r7, #20]
 8000d88:	1ad3      	subs	r3, r2, r3
 8000d8a:	2b02      	cmp	r3, #2
 8000d8c:	d901      	bls.n	8000d92 <HAL_RCC_OscConfig+0x266>
          {
            return HAL_TIMEOUT;
 8000d8e:	2303      	movs	r3, #3
 8000d90:	e240      	b.n	8001214 <HAL_RCC_OscConfig+0x6e8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8000d92:	4b33      	ldr	r3, [pc, #204]	; (8000e60 <HAL_RCC_OscConfig+0x334>)
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	2204      	movs	r2, #4
 8000d98:	4013      	ands	r3, r2
 8000d9a:	d1f1      	bne.n	8000d80 <HAL_RCC_OscConfig+0x254>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	2210      	movs	r2, #16
 8000da2:	4013      	ands	r3, r2
 8000da4:	d100      	bne.n	8000da8 <HAL_RCC_OscConfig+0x27c>
 8000da6:	e09e      	b.n	8000ee6 <HAL_RCC_OscConfig+0x3ba>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if((sysclk_source == RCC_CFGR_SWS_MSI) )
 8000da8:	69fb      	ldr	r3, [r7, #28]
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d13f      	bne.n	8000e2e <HAL_RCC_OscConfig+0x302>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000dae:	4b2c      	ldr	r3, [pc, #176]	; (8000e60 <HAL_RCC_OscConfig+0x334>)
 8000db0:	681a      	ldr	r2, [r3, #0]
 8000db2:	2380      	movs	r3, #128	; 0x80
 8000db4:	009b      	lsls	r3, r3, #2
 8000db6:	4013      	ands	r3, r2
 8000db8:	d005      	beq.n	8000dc6 <HAL_RCC_OscConfig+0x29a>
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	699b      	ldr	r3, [r3, #24]
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d101      	bne.n	8000dc6 <HAL_RCC_OscConfig+0x29a>
      {
        return HAL_ERROR;
 8000dc2:	2301      	movs	r3, #1
 8000dc4:	e226      	b.n	8001214 <HAL_RCC_OscConfig+0x6e8>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000dc6:	4b26      	ldr	r3, [pc, #152]	; (8000e60 <HAL_RCC_OscConfig+0x334>)
 8000dc8:	685b      	ldr	r3, [r3, #4]
 8000dca:	4a2b      	ldr	r2, [pc, #172]	; (8000e78 <HAL_RCC_OscConfig+0x34c>)
 8000dcc:	4013      	ands	r3, r2
 8000dce:	0019      	movs	r1, r3
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	6a1a      	ldr	r2, [r3, #32]
 8000dd4:	4b22      	ldr	r3, [pc, #136]	; (8000e60 <HAL_RCC_OscConfig+0x334>)
 8000dd6:	430a      	orrs	r2, r1
 8000dd8:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000dda:	4b21      	ldr	r3, [pc, #132]	; (8000e60 <HAL_RCC_OscConfig+0x334>)
 8000ddc:	685b      	ldr	r3, [r3, #4]
 8000dde:	021b      	lsls	r3, r3, #8
 8000de0:	0a19      	lsrs	r1, r3, #8
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	69db      	ldr	r3, [r3, #28]
 8000de6:	061a      	lsls	r2, r3, #24
 8000de8:	4b1d      	ldr	r3, [pc, #116]	; (8000e60 <HAL_RCC_OscConfig+0x334>)
 8000dea:	430a      	orrs	r2, r1
 8000dec:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	6a1b      	ldr	r3, [r3, #32]
 8000df2:	0b5b      	lsrs	r3, r3, #13
 8000df4:	3301      	adds	r3, #1
 8000df6:	2280      	movs	r2, #128	; 0x80
 8000df8:	0212      	lsls	r2, r2, #8
 8000dfa:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8000dfc:	4b18      	ldr	r3, [pc, #96]	; (8000e60 <HAL_RCC_OscConfig+0x334>)
 8000dfe:	68db      	ldr	r3, [r3, #12]
 8000e00:	091b      	lsrs	r3, r3, #4
 8000e02:	210f      	movs	r1, #15
 8000e04:	400b      	ands	r3, r1
 8000e06:	491a      	ldr	r1, [pc, #104]	; (8000e70 <HAL_RCC_OscConfig+0x344>)
 8000e08:	5ccb      	ldrb	r3, [r1, r3]
 8000e0a:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8000e0c:	4b19      	ldr	r3, [pc, #100]	; (8000e74 <HAL_RCC_OscConfig+0x348>)
 8000e0e:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (TICK_INT_PRIORITY);
 8000e10:	2513      	movs	r5, #19
 8000e12:	197c      	adds	r4, r7, r5
 8000e14:	2000      	movs	r0, #0
 8000e16:	f7ff fbab 	bl	8000570 <HAL_InitTick>
 8000e1a:	0003      	movs	r3, r0
 8000e1c:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8000e1e:	197b      	adds	r3, r7, r5
 8000e20:	781b      	ldrb	r3, [r3, #0]
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d05f      	beq.n	8000ee6 <HAL_RCC_OscConfig+0x3ba>
        {
          return status;
 8000e26:	2313      	movs	r3, #19
 8000e28:	18fb      	adds	r3, r7, r3
 8000e2a:	781b      	ldrb	r3, [r3, #0]
 8000e2c:	e1f2      	b.n	8001214 <HAL_RCC_OscConfig+0x6e8>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	699b      	ldr	r3, [r3, #24]
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d03d      	beq.n	8000eb2 <HAL_RCC_OscConfig+0x386>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8000e36:	4b0a      	ldr	r3, [pc, #40]	; (8000e60 <HAL_RCC_OscConfig+0x334>)
 8000e38:	681a      	ldr	r2, [r3, #0]
 8000e3a:	4b09      	ldr	r3, [pc, #36]	; (8000e60 <HAL_RCC_OscConfig+0x334>)
 8000e3c:	2180      	movs	r1, #128	; 0x80
 8000e3e:	0049      	lsls	r1, r1, #1
 8000e40:	430a      	orrs	r2, r1
 8000e42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e44:	f7ff fbda 	bl	80005fc <HAL_GetTick>
 8000e48:	0003      	movs	r3, r0
 8000e4a:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8000e4c:	e016      	b.n	8000e7c <HAL_RCC_OscConfig+0x350>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000e4e:	f7ff fbd5 	bl	80005fc <HAL_GetTick>
 8000e52:	0002      	movs	r2, r0
 8000e54:	697b      	ldr	r3, [r7, #20]
 8000e56:	1ad3      	subs	r3, r2, r3
 8000e58:	2b02      	cmp	r3, #2
 8000e5a:	d90f      	bls.n	8000e7c <HAL_RCC_OscConfig+0x350>
          {
            return HAL_TIMEOUT;
 8000e5c:	2303      	movs	r3, #3
 8000e5e:	e1d9      	b.n	8001214 <HAL_RCC_OscConfig+0x6e8>
 8000e60:	40021000 	.word	0x40021000
 8000e64:	fffeffff 	.word	0xfffeffff
 8000e68:	fffbffff 	.word	0xfffbffff
 8000e6c:	ffffe0ff 	.word	0xffffe0ff
 8000e70:	080015ec 	.word	0x080015ec
 8000e74:	20000000 	.word	0x20000000
 8000e78:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8000e7c:	4bca      	ldr	r3, [pc, #808]	; (80011a8 <HAL_RCC_OscConfig+0x67c>)
 8000e7e:	681a      	ldr	r2, [r3, #0]
 8000e80:	2380      	movs	r3, #128	; 0x80
 8000e82:	009b      	lsls	r3, r3, #2
 8000e84:	4013      	ands	r3, r2
 8000e86:	d0e2      	beq.n	8000e4e <HAL_RCC_OscConfig+0x322>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000e88:	4bc7      	ldr	r3, [pc, #796]	; (80011a8 <HAL_RCC_OscConfig+0x67c>)
 8000e8a:	685b      	ldr	r3, [r3, #4]
 8000e8c:	4ac7      	ldr	r2, [pc, #796]	; (80011ac <HAL_RCC_OscConfig+0x680>)
 8000e8e:	4013      	ands	r3, r2
 8000e90:	0019      	movs	r1, r3
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	6a1a      	ldr	r2, [r3, #32]
 8000e96:	4bc4      	ldr	r3, [pc, #784]	; (80011a8 <HAL_RCC_OscConfig+0x67c>)
 8000e98:	430a      	orrs	r2, r1
 8000e9a:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000e9c:	4bc2      	ldr	r3, [pc, #776]	; (80011a8 <HAL_RCC_OscConfig+0x67c>)
 8000e9e:	685b      	ldr	r3, [r3, #4]
 8000ea0:	021b      	lsls	r3, r3, #8
 8000ea2:	0a19      	lsrs	r1, r3, #8
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	69db      	ldr	r3, [r3, #28]
 8000ea8:	061a      	lsls	r2, r3, #24
 8000eaa:	4bbf      	ldr	r3, [pc, #764]	; (80011a8 <HAL_RCC_OscConfig+0x67c>)
 8000eac:	430a      	orrs	r2, r1
 8000eae:	605a      	str	r2, [r3, #4]
 8000eb0:	e019      	b.n	8000ee6 <HAL_RCC_OscConfig+0x3ba>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8000eb2:	4bbd      	ldr	r3, [pc, #756]	; (80011a8 <HAL_RCC_OscConfig+0x67c>)
 8000eb4:	681a      	ldr	r2, [r3, #0]
 8000eb6:	4bbc      	ldr	r3, [pc, #752]	; (80011a8 <HAL_RCC_OscConfig+0x67c>)
 8000eb8:	49bd      	ldr	r1, [pc, #756]	; (80011b0 <HAL_RCC_OscConfig+0x684>)
 8000eba:	400a      	ands	r2, r1
 8000ebc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ebe:	f7ff fb9d 	bl	80005fc <HAL_GetTick>
 8000ec2:	0003      	movs	r3, r0
 8000ec4:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8000ec6:	e008      	b.n	8000eda <HAL_RCC_OscConfig+0x3ae>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000ec8:	f7ff fb98 	bl	80005fc <HAL_GetTick>
 8000ecc:	0002      	movs	r2, r0
 8000ece:	697b      	ldr	r3, [r7, #20]
 8000ed0:	1ad3      	subs	r3, r2, r3
 8000ed2:	2b02      	cmp	r3, #2
 8000ed4:	d901      	bls.n	8000eda <HAL_RCC_OscConfig+0x3ae>
          {
            return HAL_TIMEOUT;
 8000ed6:	2303      	movs	r3, #3
 8000ed8:	e19c      	b.n	8001214 <HAL_RCC_OscConfig+0x6e8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8000eda:	4bb3      	ldr	r3, [pc, #716]	; (80011a8 <HAL_RCC_OscConfig+0x67c>)
 8000edc:	681a      	ldr	r2, [r3, #0]
 8000ede:	2380      	movs	r3, #128	; 0x80
 8000ee0:	009b      	lsls	r3, r3, #2
 8000ee2:	4013      	ands	r3, r2
 8000ee4:	d1f0      	bne.n	8000ec8 <HAL_RCC_OscConfig+0x39c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	2208      	movs	r2, #8
 8000eec:	4013      	ands	r3, r2
 8000eee:	d036      	beq.n	8000f5e <HAL_RCC_OscConfig+0x432>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	695b      	ldr	r3, [r3, #20]
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d019      	beq.n	8000f2c <HAL_RCC_OscConfig+0x400>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000ef8:	4bab      	ldr	r3, [pc, #684]	; (80011a8 <HAL_RCC_OscConfig+0x67c>)
 8000efa:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8000efc:	4baa      	ldr	r3, [pc, #680]	; (80011a8 <HAL_RCC_OscConfig+0x67c>)
 8000efe:	2101      	movs	r1, #1
 8000f00:	430a      	orrs	r2, r1
 8000f02:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f04:	f7ff fb7a 	bl	80005fc <HAL_GetTick>
 8000f08:	0003      	movs	r3, r0
 8000f0a:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8000f0c:	e008      	b.n	8000f20 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000f0e:	f7ff fb75 	bl	80005fc <HAL_GetTick>
 8000f12:	0002      	movs	r2, r0
 8000f14:	697b      	ldr	r3, [r7, #20]
 8000f16:	1ad3      	subs	r3, r2, r3
 8000f18:	2b02      	cmp	r3, #2
 8000f1a:	d901      	bls.n	8000f20 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8000f1c:	2303      	movs	r3, #3
 8000f1e:	e179      	b.n	8001214 <HAL_RCC_OscConfig+0x6e8>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8000f20:	4ba1      	ldr	r3, [pc, #644]	; (80011a8 <HAL_RCC_OscConfig+0x67c>)
 8000f22:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000f24:	2202      	movs	r2, #2
 8000f26:	4013      	ands	r3, r2
 8000f28:	d0f1      	beq.n	8000f0e <HAL_RCC_OscConfig+0x3e2>
 8000f2a:	e018      	b.n	8000f5e <HAL_RCC_OscConfig+0x432>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000f2c:	4b9e      	ldr	r3, [pc, #632]	; (80011a8 <HAL_RCC_OscConfig+0x67c>)
 8000f2e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8000f30:	4b9d      	ldr	r3, [pc, #628]	; (80011a8 <HAL_RCC_OscConfig+0x67c>)
 8000f32:	2101      	movs	r1, #1
 8000f34:	438a      	bics	r2, r1
 8000f36:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f38:	f7ff fb60 	bl	80005fc <HAL_GetTick>
 8000f3c:	0003      	movs	r3, r0
 8000f3e:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8000f40:	e008      	b.n	8000f54 <HAL_RCC_OscConfig+0x428>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000f42:	f7ff fb5b 	bl	80005fc <HAL_GetTick>
 8000f46:	0002      	movs	r2, r0
 8000f48:	697b      	ldr	r3, [r7, #20]
 8000f4a:	1ad3      	subs	r3, r2, r3
 8000f4c:	2b02      	cmp	r3, #2
 8000f4e:	d901      	bls.n	8000f54 <HAL_RCC_OscConfig+0x428>
        {
          return HAL_TIMEOUT;
 8000f50:	2303      	movs	r3, #3
 8000f52:	e15f      	b.n	8001214 <HAL_RCC_OscConfig+0x6e8>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8000f54:	4b94      	ldr	r3, [pc, #592]	; (80011a8 <HAL_RCC_OscConfig+0x67c>)
 8000f56:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000f58:	2202      	movs	r2, #2
 8000f5a:	4013      	ands	r3, r2
 8000f5c:	d1f1      	bne.n	8000f42 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	2204      	movs	r2, #4
 8000f64:	4013      	ands	r3, r2
 8000f66:	d100      	bne.n	8000f6a <HAL_RCC_OscConfig+0x43e>
 8000f68:	e0af      	b.n	80010ca <HAL_RCC_OscConfig+0x59e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000f6a:	2323      	movs	r3, #35	; 0x23
 8000f6c:	18fb      	adds	r3, r7, r3
 8000f6e:	2200      	movs	r2, #0
 8000f70:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000f72:	4b8d      	ldr	r3, [pc, #564]	; (80011a8 <HAL_RCC_OscConfig+0x67c>)
 8000f74:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000f76:	2380      	movs	r3, #128	; 0x80
 8000f78:	055b      	lsls	r3, r3, #21
 8000f7a:	4013      	ands	r3, r2
 8000f7c:	d10a      	bne.n	8000f94 <HAL_RCC_OscConfig+0x468>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000f7e:	4b8a      	ldr	r3, [pc, #552]	; (80011a8 <HAL_RCC_OscConfig+0x67c>)
 8000f80:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000f82:	4b89      	ldr	r3, [pc, #548]	; (80011a8 <HAL_RCC_OscConfig+0x67c>)
 8000f84:	2180      	movs	r1, #128	; 0x80
 8000f86:	0549      	lsls	r1, r1, #21
 8000f88:	430a      	orrs	r2, r1
 8000f8a:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8000f8c:	2323      	movs	r3, #35	; 0x23
 8000f8e:	18fb      	adds	r3, r7, r3
 8000f90:	2201      	movs	r2, #1
 8000f92:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f94:	4b87      	ldr	r3, [pc, #540]	; (80011b4 <HAL_RCC_OscConfig+0x688>)
 8000f96:	681a      	ldr	r2, [r3, #0]
 8000f98:	2380      	movs	r3, #128	; 0x80
 8000f9a:	005b      	lsls	r3, r3, #1
 8000f9c:	4013      	ands	r3, r2
 8000f9e:	d11a      	bne.n	8000fd6 <HAL_RCC_OscConfig+0x4aa>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000fa0:	4b84      	ldr	r3, [pc, #528]	; (80011b4 <HAL_RCC_OscConfig+0x688>)
 8000fa2:	681a      	ldr	r2, [r3, #0]
 8000fa4:	4b83      	ldr	r3, [pc, #524]	; (80011b4 <HAL_RCC_OscConfig+0x688>)
 8000fa6:	2180      	movs	r1, #128	; 0x80
 8000fa8:	0049      	lsls	r1, r1, #1
 8000faa:	430a      	orrs	r2, r1
 8000fac:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000fae:	f7ff fb25 	bl	80005fc <HAL_GetTick>
 8000fb2:	0003      	movs	r3, r0
 8000fb4:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000fb6:	e008      	b.n	8000fca <HAL_RCC_OscConfig+0x49e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000fb8:	f7ff fb20 	bl	80005fc <HAL_GetTick>
 8000fbc:	0002      	movs	r2, r0
 8000fbe:	697b      	ldr	r3, [r7, #20]
 8000fc0:	1ad3      	subs	r3, r2, r3
 8000fc2:	2b64      	cmp	r3, #100	; 0x64
 8000fc4:	d901      	bls.n	8000fca <HAL_RCC_OscConfig+0x49e>
        {
          return HAL_TIMEOUT;
 8000fc6:	2303      	movs	r3, #3
 8000fc8:	e124      	b.n	8001214 <HAL_RCC_OscConfig+0x6e8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000fca:	4b7a      	ldr	r3, [pc, #488]	; (80011b4 <HAL_RCC_OscConfig+0x688>)
 8000fcc:	681a      	ldr	r2, [r3, #0]
 8000fce:	2380      	movs	r3, #128	; 0x80
 8000fd0:	005b      	lsls	r3, r3, #1
 8000fd2:	4013      	ands	r3, r2
 8000fd4:	d0f0      	beq.n	8000fb8 <HAL_RCC_OscConfig+0x48c>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	689a      	ldr	r2, [r3, #8]
 8000fda:	2380      	movs	r3, #128	; 0x80
 8000fdc:	005b      	lsls	r3, r3, #1
 8000fde:	429a      	cmp	r2, r3
 8000fe0:	d107      	bne.n	8000ff2 <HAL_RCC_OscConfig+0x4c6>
 8000fe2:	4b71      	ldr	r3, [pc, #452]	; (80011a8 <HAL_RCC_OscConfig+0x67c>)
 8000fe4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8000fe6:	4b70      	ldr	r3, [pc, #448]	; (80011a8 <HAL_RCC_OscConfig+0x67c>)
 8000fe8:	2180      	movs	r1, #128	; 0x80
 8000fea:	0049      	lsls	r1, r1, #1
 8000fec:	430a      	orrs	r2, r1
 8000fee:	651a      	str	r2, [r3, #80]	; 0x50
 8000ff0:	e031      	b.n	8001056 <HAL_RCC_OscConfig+0x52a>
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	689b      	ldr	r3, [r3, #8]
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d10c      	bne.n	8001014 <HAL_RCC_OscConfig+0x4e8>
 8000ffa:	4b6b      	ldr	r3, [pc, #428]	; (80011a8 <HAL_RCC_OscConfig+0x67c>)
 8000ffc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8000ffe:	4b6a      	ldr	r3, [pc, #424]	; (80011a8 <HAL_RCC_OscConfig+0x67c>)
 8001000:	496b      	ldr	r1, [pc, #428]	; (80011b0 <HAL_RCC_OscConfig+0x684>)
 8001002:	400a      	ands	r2, r1
 8001004:	651a      	str	r2, [r3, #80]	; 0x50
 8001006:	4b68      	ldr	r3, [pc, #416]	; (80011a8 <HAL_RCC_OscConfig+0x67c>)
 8001008:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800100a:	4b67      	ldr	r3, [pc, #412]	; (80011a8 <HAL_RCC_OscConfig+0x67c>)
 800100c:	496a      	ldr	r1, [pc, #424]	; (80011b8 <HAL_RCC_OscConfig+0x68c>)
 800100e:	400a      	ands	r2, r1
 8001010:	651a      	str	r2, [r3, #80]	; 0x50
 8001012:	e020      	b.n	8001056 <HAL_RCC_OscConfig+0x52a>
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	689a      	ldr	r2, [r3, #8]
 8001018:	23a0      	movs	r3, #160	; 0xa0
 800101a:	00db      	lsls	r3, r3, #3
 800101c:	429a      	cmp	r2, r3
 800101e:	d10e      	bne.n	800103e <HAL_RCC_OscConfig+0x512>
 8001020:	4b61      	ldr	r3, [pc, #388]	; (80011a8 <HAL_RCC_OscConfig+0x67c>)
 8001022:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001024:	4b60      	ldr	r3, [pc, #384]	; (80011a8 <HAL_RCC_OscConfig+0x67c>)
 8001026:	2180      	movs	r1, #128	; 0x80
 8001028:	00c9      	lsls	r1, r1, #3
 800102a:	430a      	orrs	r2, r1
 800102c:	651a      	str	r2, [r3, #80]	; 0x50
 800102e:	4b5e      	ldr	r3, [pc, #376]	; (80011a8 <HAL_RCC_OscConfig+0x67c>)
 8001030:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001032:	4b5d      	ldr	r3, [pc, #372]	; (80011a8 <HAL_RCC_OscConfig+0x67c>)
 8001034:	2180      	movs	r1, #128	; 0x80
 8001036:	0049      	lsls	r1, r1, #1
 8001038:	430a      	orrs	r2, r1
 800103a:	651a      	str	r2, [r3, #80]	; 0x50
 800103c:	e00b      	b.n	8001056 <HAL_RCC_OscConfig+0x52a>
 800103e:	4b5a      	ldr	r3, [pc, #360]	; (80011a8 <HAL_RCC_OscConfig+0x67c>)
 8001040:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001042:	4b59      	ldr	r3, [pc, #356]	; (80011a8 <HAL_RCC_OscConfig+0x67c>)
 8001044:	495a      	ldr	r1, [pc, #360]	; (80011b0 <HAL_RCC_OscConfig+0x684>)
 8001046:	400a      	ands	r2, r1
 8001048:	651a      	str	r2, [r3, #80]	; 0x50
 800104a:	4b57      	ldr	r3, [pc, #348]	; (80011a8 <HAL_RCC_OscConfig+0x67c>)
 800104c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800104e:	4b56      	ldr	r3, [pc, #344]	; (80011a8 <HAL_RCC_OscConfig+0x67c>)
 8001050:	4959      	ldr	r1, [pc, #356]	; (80011b8 <HAL_RCC_OscConfig+0x68c>)
 8001052:	400a      	ands	r2, r1
 8001054:	651a      	str	r2, [r3, #80]	; 0x50
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	689b      	ldr	r3, [r3, #8]
 800105a:	2b00      	cmp	r3, #0
 800105c:	d015      	beq.n	800108a <HAL_RCC_OscConfig+0x55e>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800105e:	f7ff facd 	bl	80005fc <HAL_GetTick>
 8001062:	0003      	movs	r3, r0
 8001064:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001066:	e009      	b.n	800107c <HAL_RCC_OscConfig+0x550>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001068:	f7ff fac8 	bl	80005fc <HAL_GetTick>
 800106c:	0002      	movs	r2, r0
 800106e:	697b      	ldr	r3, [r7, #20]
 8001070:	1ad3      	subs	r3, r2, r3
 8001072:	4a52      	ldr	r2, [pc, #328]	; (80011bc <HAL_RCC_OscConfig+0x690>)
 8001074:	4293      	cmp	r3, r2
 8001076:	d901      	bls.n	800107c <HAL_RCC_OscConfig+0x550>
        {
          return HAL_TIMEOUT;
 8001078:	2303      	movs	r3, #3
 800107a:	e0cb      	b.n	8001214 <HAL_RCC_OscConfig+0x6e8>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800107c:	4b4a      	ldr	r3, [pc, #296]	; (80011a8 <HAL_RCC_OscConfig+0x67c>)
 800107e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001080:	2380      	movs	r3, #128	; 0x80
 8001082:	009b      	lsls	r3, r3, #2
 8001084:	4013      	ands	r3, r2
 8001086:	d0ef      	beq.n	8001068 <HAL_RCC_OscConfig+0x53c>
 8001088:	e014      	b.n	80010b4 <HAL_RCC_OscConfig+0x588>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800108a:	f7ff fab7 	bl	80005fc <HAL_GetTick>
 800108e:	0003      	movs	r3, r0
 8001090:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001092:	e009      	b.n	80010a8 <HAL_RCC_OscConfig+0x57c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001094:	f7ff fab2 	bl	80005fc <HAL_GetTick>
 8001098:	0002      	movs	r2, r0
 800109a:	697b      	ldr	r3, [r7, #20]
 800109c:	1ad3      	subs	r3, r2, r3
 800109e:	4a47      	ldr	r2, [pc, #284]	; (80011bc <HAL_RCC_OscConfig+0x690>)
 80010a0:	4293      	cmp	r3, r2
 80010a2:	d901      	bls.n	80010a8 <HAL_RCC_OscConfig+0x57c>
        {
          return HAL_TIMEOUT;
 80010a4:	2303      	movs	r3, #3
 80010a6:	e0b5      	b.n	8001214 <HAL_RCC_OscConfig+0x6e8>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80010a8:	4b3f      	ldr	r3, [pc, #252]	; (80011a8 <HAL_RCC_OscConfig+0x67c>)
 80010aa:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80010ac:	2380      	movs	r3, #128	; 0x80
 80010ae:	009b      	lsls	r3, r3, #2
 80010b0:	4013      	ands	r3, r2
 80010b2:	d1ef      	bne.n	8001094 <HAL_RCC_OscConfig+0x568>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80010b4:	2323      	movs	r3, #35	; 0x23
 80010b6:	18fb      	adds	r3, r7, r3
 80010b8:	781b      	ldrb	r3, [r3, #0]
 80010ba:	2b01      	cmp	r3, #1
 80010bc:	d105      	bne.n	80010ca <HAL_RCC_OscConfig+0x59e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80010be:	4b3a      	ldr	r3, [pc, #232]	; (80011a8 <HAL_RCC_OscConfig+0x67c>)
 80010c0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80010c2:	4b39      	ldr	r3, [pc, #228]	; (80011a8 <HAL_RCC_OscConfig+0x67c>)
 80010c4:	493e      	ldr	r1, [pc, #248]	; (80011c0 <HAL_RCC_OscConfig+0x694>)
 80010c6:	400a      	ands	r2, r1
 80010c8:	639a      	str	r2, [r3, #56]	; 0x38
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d100      	bne.n	80010d4 <HAL_RCC_OscConfig+0x5a8>
 80010d2:	e09e      	b.n	8001212 <HAL_RCC_OscConfig+0x6e6>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80010d4:	69fb      	ldr	r3, [r7, #28]
 80010d6:	2b0c      	cmp	r3, #12
 80010d8:	d100      	bne.n	80010dc <HAL_RCC_OscConfig+0x5b0>
 80010da:	e077      	b.n	80011cc <HAL_RCC_OscConfig+0x6a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010e0:	2b02      	cmp	r3, #2
 80010e2:	d145      	bne.n	8001170 <HAL_RCC_OscConfig+0x644>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80010e4:	4b30      	ldr	r3, [pc, #192]	; (80011a8 <HAL_RCC_OscConfig+0x67c>)
 80010e6:	681a      	ldr	r2, [r3, #0]
 80010e8:	4b2f      	ldr	r3, [pc, #188]	; (80011a8 <HAL_RCC_OscConfig+0x67c>)
 80010ea:	4936      	ldr	r1, [pc, #216]	; (80011c4 <HAL_RCC_OscConfig+0x698>)
 80010ec:	400a      	ands	r2, r1
 80010ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010f0:	f7ff fa84 	bl	80005fc <HAL_GetTick>
 80010f4:	0003      	movs	r3, r0
 80010f6:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80010f8:	e008      	b.n	800110c <HAL_RCC_OscConfig+0x5e0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80010fa:	f7ff fa7f 	bl	80005fc <HAL_GetTick>
 80010fe:	0002      	movs	r2, r0
 8001100:	697b      	ldr	r3, [r7, #20]
 8001102:	1ad3      	subs	r3, r2, r3
 8001104:	2b02      	cmp	r3, #2
 8001106:	d901      	bls.n	800110c <HAL_RCC_OscConfig+0x5e0>
          {
            return HAL_TIMEOUT;
 8001108:	2303      	movs	r3, #3
 800110a:	e083      	b.n	8001214 <HAL_RCC_OscConfig+0x6e8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800110c:	4b26      	ldr	r3, [pc, #152]	; (80011a8 <HAL_RCC_OscConfig+0x67c>)
 800110e:	681a      	ldr	r2, [r3, #0]
 8001110:	2380      	movs	r3, #128	; 0x80
 8001112:	049b      	lsls	r3, r3, #18
 8001114:	4013      	ands	r3, r2
 8001116:	d1f0      	bne.n	80010fa <HAL_RCC_OscConfig+0x5ce>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001118:	4b23      	ldr	r3, [pc, #140]	; (80011a8 <HAL_RCC_OscConfig+0x67c>)
 800111a:	68db      	ldr	r3, [r3, #12]
 800111c:	4a2a      	ldr	r2, [pc, #168]	; (80011c8 <HAL_RCC_OscConfig+0x69c>)
 800111e:	4013      	ands	r3, r2
 8001120:	0019      	movs	r1, r3
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800112a:	431a      	orrs	r2, r3
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001130:	431a      	orrs	r2, r3
 8001132:	4b1d      	ldr	r3, [pc, #116]	; (80011a8 <HAL_RCC_OscConfig+0x67c>)
 8001134:	430a      	orrs	r2, r1
 8001136:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001138:	4b1b      	ldr	r3, [pc, #108]	; (80011a8 <HAL_RCC_OscConfig+0x67c>)
 800113a:	681a      	ldr	r2, [r3, #0]
 800113c:	4b1a      	ldr	r3, [pc, #104]	; (80011a8 <HAL_RCC_OscConfig+0x67c>)
 800113e:	2180      	movs	r1, #128	; 0x80
 8001140:	0449      	lsls	r1, r1, #17
 8001142:	430a      	orrs	r2, r1
 8001144:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001146:	f7ff fa59 	bl	80005fc <HAL_GetTick>
 800114a:	0003      	movs	r3, r0
 800114c:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800114e:	e008      	b.n	8001162 <HAL_RCC_OscConfig+0x636>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001150:	f7ff fa54 	bl	80005fc <HAL_GetTick>
 8001154:	0002      	movs	r2, r0
 8001156:	697b      	ldr	r3, [r7, #20]
 8001158:	1ad3      	subs	r3, r2, r3
 800115a:	2b02      	cmp	r3, #2
 800115c:	d901      	bls.n	8001162 <HAL_RCC_OscConfig+0x636>
          {
            return HAL_TIMEOUT;
 800115e:	2303      	movs	r3, #3
 8001160:	e058      	b.n	8001214 <HAL_RCC_OscConfig+0x6e8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001162:	4b11      	ldr	r3, [pc, #68]	; (80011a8 <HAL_RCC_OscConfig+0x67c>)
 8001164:	681a      	ldr	r2, [r3, #0]
 8001166:	2380      	movs	r3, #128	; 0x80
 8001168:	049b      	lsls	r3, r3, #18
 800116a:	4013      	ands	r3, r2
 800116c:	d0f0      	beq.n	8001150 <HAL_RCC_OscConfig+0x624>
 800116e:	e050      	b.n	8001212 <HAL_RCC_OscConfig+0x6e6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001170:	4b0d      	ldr	r3, [pc, #52]	; (80011a8 <HAL_RCC_OscConfig+0x67c>)
 8001172:	681a      	ldr	r2, [r3, #0]
 8001174:	4b0c      	ldr	r3, [pc, #48]	; (80011a8 <HAL_RCC_OscConfig+0x67c>)
 8001176:	4913      	ldr	r1, [pc, #76]	; (80011c4 <HAL_RCC_OscConfig+0x698>)
 8001178:	400a      	ands	r2, r1
 800117a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800117c:	f7ff fa3e 	bl	80005fc <HAL_GetTick>
 8001180:	0003      	movs	r3, r0
 8001182:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001184:	e008      	b.n	8001198 <HAL_RCC_OscConfig+0x66c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001186:	f7ff fa39 	bl	80005fc <HAL_GetTick>
 800118a:	0002      	movs	r2, r0
 800118c:	697b      	ldr	r3, [r7, #20]
 800118e:	1ad3      	subs	r3, r2, r3
 8001190:	2b02      	cmp	r3, #2
 8001192:	d901      	bls.n	8001198 <HAL_RCC_OscConfig+0x66c>
          {
            return HAL_TIMEOUT;
 8001194:	2303      	movs	r3, #3
 8001196:	e03d      	b.n	8001214 <HAL_RCC_OscConfig+0x6e8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001198:	4b03      	ldr	r3, [pc, #12]	; (80011a8 <HAL_RCC_OscConfig+0x67c>)
 800119a:	681a      	ldr	r2, [r3, #0]
 800119c:	2380      	movs	r3, #128	; 0x80
 800119e:	049b      	lsls	r3, r3, #18
 80011a0:	4013      	ands	r3, r2
 80011a2:	d1f0      	bne.n	8001186 <HAL_RCC_OscConfig+0x65a>
 80011a4:	e035      	b.n	8001212 <HAL_RCC_OscConfig+0x6e6>
 80011a6:	46c0      	nop			; (mov r8, r8)
 80011a8:	40021000 	.word	0x40021000
 80011ac:	ffff1fff 	.word	0xffff1fff
 80011b0:	fffffeff 	.word	0xfffffeff
 80011b4:	40007000 	.word	0x40007000
 80011b8:	fffffbff 	.word	0xfffffbff
 80011bc:	00001388 	.word	0x00001388
 80011c0:	efffffff 	.word	0xefffffff
 80011c4:	feffffff 	.word	0xfeffffff
 80011c8:	ff02ffff 	.word	0xff02ffff
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011d0:	2b01      	cmp	r3, #1
 80011d2:	d101      	bne.n	80011d8 <HAL_RCC_OscConfig+0x6ac>
      {
        return HAL_ERROR;
 80011d4:	2301      	movs	r3, #1
 80011d6:	e01d      	b.n	8001214 <HAL_RCC_OscConfig+0x6e8>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80011d8:	4b10      	ldr	r3, [pc, #64]	; (800121c <HAL_RCC_OscConfig+0x6f0>)
 80011da:	68db      	ldr	r3, [r3, #12]
 80011dc:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80011de:	69ba      	ldr	r2, [r7, #24]
 80011e0:	2380      	movs	r3, #128	; 0x80
 80011e2:	025b      	lsls	r3, r3, #9
 80011e4:	401a      	ands	r2, r3
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80011ea:	429a      	cmp	r2, r3
 80011ec:	d10f      	bne.n	800120e <HAL_RCC_OscConfig+0x6e2>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80011ee:	69ba      	ldr	r2, [r7, #24]
 80011f0:	23f0      	movs	r3, #240	; 0xf0
 80011f2:	039b      	lsls	r3, r3, #14
 80011f4:	401a      	ands	r2, r3
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80011fa:	429a      	cmp	r2, r3
 80011fc:	d107      	bne.n	800120e <HAL_RCC_OscConfig+0x6e2>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80011fe:	69ba      	ldr	r2, [r7, #24]
 8001200:	23c0      	movs	r3, #192	; 0xc0
 8001202:	041b      	lsls	r3, r3, #16
 8001204:	401a      	ands	r2, r3
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800120a:	429a      	cmp	r2, r3
 800120c:	d001      	beq.n	8001212 <HAL_RCC_OscConfig+0x6e6>
        {
          return HAL_ERROR;
 800120e:	2301      	movs	r3, #1
 8001210:	e000      	b.n	8001214 <HAL_RCC_OscConfig+0x6e8>
        }
      }
    }
  }

  return HAL_OK;
 8001212:	2300      	movs	r3, #0
}
 8001214:	0018      	movs	r0, r3
 8001216:	46bd      	mov	sp, r7
 8001218:	b00a      	add	sp, #40	; 0x28
 800121a:	bdb0      	pop	{r4, r5, r7, pc}
 800121c:	40021000 	.word	0x40021000

08001220 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001220:	b5b0      	push	{r4, r5, r7, lr}
 8001222:	b084      	sub	sp, #16
 8001224:	af00      	add	r7, sp, #0
 8001226:	6078      	str	r0, [r7, #4]
 8001228:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	2b00      	cmp	r3, #0
 800122e:	d101      	bne.n	8001234 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001230:	2301      	movs	r3, #1
 8001232:	e10d      	b.n	8001450 <HAL_RCC_ClockConfig+0x230>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001234:	4b88      	ldr	r3, [pc, #544]	; (8001458 <HAL_RCC_ClockConfig+0x238>)
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	2201      	movs	r2, #1
 800123a:	4013      	ands	r3, r2
 800123c:	683a      	ldr	r2, [r7, #0]
 800123e:	429a      	cmp	r2, r3
 8001240:	d911      	bls.n	8001266 <HAL_RCC_ClockConfig+0x46>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001242:	4b85      	ldr	r3, [pc, #532]	; (8001458 <HAL_RCC_ClockConfig+0x238>)
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	2201      	movs	r2, #1
 8001248:	4393      	bics	r3, r2
 800124a:	0019      	movs	r1, r3
 800124c:	4b82      	ldr	r3, [pc, #520]	; (8001458 <HAL_RCC_ClockConfig+0x238>)
 800124e:	683a      	ldr	r2, [r7, #0]
 8001250:	430a      	orrs	r2, r1
 8001252:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001254:	4b80      	ldr	r3, [pc, #512]	; (8001458 <HAL_RCC_ClockConfig+0x238>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	2201      	movs	r2, #1
 800125a:	4013      	ands	r3, r2
 800125c:	683a      	ldr	r2, [r7, #0]
 800125e:	429a      	cmp	r2, r3
 8001260:	d001      	beq.n	8001266 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8001262:	2301      	movs	r3, #1
 8001264:	e0f4      	b.n	8001450 <HAL_RCC_ClockConfig+0x230>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	2202      	movs	r2, #2
 800126c:	4013      	ands	r3, r2
 800126e:	d009      	beq.n	8001284 <HAL_RCC_ClockConfig+0x64>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001270:	4b7a      	ldr	r3, [pc, #488]	; (800145c <HAL_RCC_ClockConfig+0x23c>)
 8001272:	68db      	ldr	r3, [r3, #12]
 8001274:	22f0      	movs	r2, #240	; 0xf0
 8001276:	4393      	bics	r3, r2
 8001278:	0019      	movs	r1, r3
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	689a      	ldr	r2, [r3, #8]
 800127e:	4b77      	ldr	r3, [pc, #476]	; (800145c <HAL_RCC_ClockConfig+0x23c>)
 8001280:	430a      	orrs	r2, r1
 8001282:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	2201      	movs	r2, #1
 800128a:	4013      	ands	r3, r2
 800128c:	d100      	bne.n	8001290 <HAL_RCC_ClockConfig+0x70>
 800128e:	e089      	b.n	80013a4 <HAL_RCC_ClockConfig+0x184>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	685b      	ldr	r3, [r3, #4]
 8001294:	2b02      	cmp	r3, #2
 8001296:	d107      	bne.n	80012a8 <HAL_RCC_ClockConfig+0x88>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001298:	4b70      	ldr	r3, [pc, #448]	; (800145c <HAL_RCC_ClockConfig+0x23c>)
 800129a:	681a      	ldr	r2, [r3, #0]
 800129c:	2380      	movs	r3, #128	; 0x80
 800129e:	029b      	lsls	r3, r3, #10
 80012a0:	4013      	ands	r3, r2
 80012a2:	d120      	bne.n	80012e6 <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 80012a4:	2301      	movs	r3, #1
 80012a6:	e0d3      	b.n	8001450 <HAL_RCC_ClockConfig+0x230>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	685b      	ldr	r3, [r3, #4]
 80012ac:	2b03      	cmp	r3, #3
 80012ae:	d107      	bne.n	80012c0 <HAL_RCC_ClockConfig+0xa0>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80012b0:	4b6a      	ldr	r3, [pc, #424]	; (800145c <HAL_RCC_ClockConfig+0x23c>)
 80012b2:	681a      	ldr	r2, [r3, #0]
 80012b4:	2380      	movs	r3, #128	; 0x80
 80012b6:	049b      	lsls	r3, r3, #18
 80012b8:	4013      	ands	r3, r2
 80012ba:	d114      	bne.n	80012e6 <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 80012bc:	2301      	movs	r3, #1
 80012be:	e0c7      	b.n	8001450 <HAL_RCC_ClockConfig+0x230>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	685b      	ldr	r3, [r3, #4]
 80012c4:	2b01      	cmp	r3, #1
 80012c6:	d106      	bne.n	80012d6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80012c8:	4b64      	ldr	r3, [pc, #400]	; (800145c <HAL_RCC_ClockConfig+0x23c>)
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	2204      	movs	r2, #4
 80012ce:	4013      	ands	r3, r2
 80012d0:	d109      	bne.n	80012e6 <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 80012d2:	2301      	movs	r3, #1
 80012d4:	e0bc      	b.n	8001450 <HAL_RCC_ClockConfig+0x230>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80012d6:	4b61      	ldr	r3, [pc, #388]	; (800145c <HAL_RCC_ClockConfig+0x23c>)
 80012d8:	681a      	ldr	r2, [r3, #0]
 80012da:	2380      	movs	r3, #128	; 0x80
 80012dc:	009b      	lsls	r3, r3, #2
 80012de:	4013      	ands	r3, r2
 80012e0:	d101      	bne.n	80012e6 <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 80012e2:	2301      	movs	r3, #1
 80012e4:	e0b4      	b.n	8001450 <HAL_RCC_ClockConfig+0x230>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80012e6:	4b5d      	ldr	r3, [pc, #372]	; (800145c <HAL_RCC_ClockConfig+0x23c>)
 80012e8:	68db      	ldr	r3, [r3, #12]
 80012ea:	2203      	movs	r2, #3
 80012ec:	4393      	bics	r3, r2
 80012ee:	0019      	movs	r1, r3
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	685a      	ldr	r2, [r3, #4]
 80012f4:	4b59      	ldr	r3, [pc, #356]	; (800145c <HAL_RCC_ClockConfig+0x23c>)
 80012f6:	430a      	orrs	r2, r1
 80012f8:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80012fa:	f7ff f97f 	bl	80005fc <HAL_GetTick>
 80012fe:	0003      	movs	r3, r0
 8001300:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	685b      	ldr	r3, [r3, #4]
 8001306:	2b02      	cmp	r3, #2
 8001308:	d111      	bne.n	800132e <HAL_RCC_ClockConfig+0x10e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800130a:	e009      	b.n	8001320 <HAL_RCC_ClockConfig+0x100>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800130c:	f7ff f976 	bl	80005fc <HAL_GetTick>
 8001310:	0002      	movs	r2, r0
 8001312:	68fb      	ldr	r3, [r7, #12]
 8001314:	1ad3      	subs	r3, r2, r3
 8001316:	4a52      	ldr	r2, [pc, #328]	; (8001460 <HAL_RCC_ClockConfig+0x240>)
 8001318:	4293      	cmp	r3, r2
 800131a:	d901      	bls.n	8001320 <HAL_RCC_ClockConfig+0x100>
        {
          return HAL_TIMEOUT;
 800131c:	2303      	movs	r3, #3
 800131e:	e097      	b.n	8001450 <HAL_RCC_ClockConfig+0x230>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001320:	4b4e      	ldr	r3, [pc, #312]	; (800145c <HAL_RCC_ClockConfig+0x23c>)
 8001322:	68db      	ldr	r3, [r3, #12]
 8001324:	220c      	movs	r2, #12
 8001326:	4013      	ands	r3, r2
 8001328:	2b08      	cmp	r3, #8
 800132a:	d1ef      	bne.n	800130c <HAL_RCC_ClockConfig+0xec>
 800132c:	e03a      	b.n	80013a4 <HAL_RCC_ClockConfig+0x184>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	685b      	ldr	r3, [r3, #4]
 8001332:	2b03      	cmp	r3, #3
 8001334:	d111      	bne.n	800135a <HAL_RCC_ClockConfig+0x13a>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001336:	e009      	b.n	800134c <HAL_RCC_ClockConfig+0x12c>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001338:	f7ff f960 	bl	80005fc <HAL_GetTick>
 800133c:	0002      	movs	r2, r0
 800133e:	68fb      	ldr	r3, [r7, #12]
 8001340:	1ad3      	subs	r3, r2, r3
 8001342:	4a47      	ldr	r2, [pc, #284]	; (8001460 <HAL_RCC_ClockConfig+0x240>)
 8001344:	4293      	cmp	r3, r2
 8001346:	d901      	bls.n	800134c <HAL_RCC_ClockConfig+0x12c>
        {
          return HAL_TIMEOUT;
 8001348:	2303      	movs	r3, #3
 800134a:	e081      	b.n	8001450 <HAL_RCC_ClockConfig+0x230>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800134c:	4b43      	ldr	r3, [pc, #268]	; (800145c <HAL_RCC_ClockConfig+0x23c>)
 800134e:	68db      	ldr	r3, [r3, #12]
 8001350:	220c      	movs	r2, #12
 8001352:	4013      	ands	r3, r2
 8001354:	2b0c      	cmp	r3, #12
 8001356:	d1ef      	bne.n	8001338 <HAL_RCC_ClockConfig+0x118>
 8001358:	e024      	b.n	80013a4 <HAL_RCC_ClockConfig+0x184>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	685b      	ldr	r3, [r3, #4]
 800135e:	2b01      	cmp	r3, #1
 8001360:	d11b      	bne.n	800139a <HAL_RCC_ClockConfig+0x17a>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001362:	e009      	b.n	8001378 <HAL_RCC_ClockConfig+0x158>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001364:	f7ff f94a 	bl	80005fc <HAL_GetTick>
 8001368:	0002      	movs	r2, r0
 800136a:	68fb      	ldr	r3, [r7, #12]
 800136c:	1ad3      	subs	r3, r2, r3
 800136e:	4a3c      	ldr	r2, [pc, #240]	; (8001460 <HAL_RCC_ClockConfig+0x240>)
 8001370:	4293      	cmp	r3, r2
 8001372:	d901      	bls.n	8001378 <HAL_RCC_ClockConfig+0x158>
        {
          return HAL_TIMEOUT;
 8001374:	2303      	movs	r3, #3
 8001376:	e06b      	b.n	8001450 <HAL_RCC_ClockConfig+0x230>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001378:	4b38      	ldr	r3, [pc, #224]	; (800145c <HAL_RCC_ClockConfig+0x23c>)
 800137a:	68db      	ldr	r3, [r3, #12]
 800137c:	220c      	movs	r2, #12
 800137e:	4013      	ands	r3, r2
 8001380:	2b04      	cmp	r3, #4
 8001382:	d1ef      	bne.n	8001364 <HAL_RCC_ClockConfig+0x144>
 8001384:	e00e      	b.n	80013a4 <HAL_RCC_ClockConfig+0x184>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001386:	f7ff f939 	bl	80005fc <HAL_GetTick>
 800138a:	0002      	movs	r2, r0
 800138c:	68fb      	ldr	r3, [r7, #12]
 800138e:	1ad3      	subs	r3, r2, r3
 8001390:	4a33      	ldr	r2, [pc, #204]	; (8001460 <HAL_RCC_ClockConfig+0x240>)
 8001392:	4293      	cmp	r3, r2
 8001394:	d901      	bls.n	800139a <HAL_RCC_ClockConfig+0x17a>
        {
          return HAL_TIMEOUT;
 8001396:	2303      	movs	r3, #3
 8001398:	e05a      	b.n	8001450 <HAL_RCC_ClockConfig+0x230>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 800139a:	4b30      	ldr	r3, [pc, #192]	; (800145c <HAL_RCC_ClockConfig+0x23c>)
 800139c:	68db      	ldr	r3, [r3, #12]
 800139e:	220c      	movs	r2, #12
 80013a0:	4013      	ands	r3, r2
 80013a2:	d1f0      	bne.n	8001386 <HAL_RCC_ClockConfig+0x166>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80013a4:	4b2c      	ldr	r3, [pc, #176]	; (8001458 <HAL_RCC_ClockConfig+0x238>)
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	2201      	movs	r2, #1
 80013aa:	4013      	ands	r3, r2
 80013ac:	683a      	ldr	r2, [r7, #0]
 80013ae:	429a      	cmp	r2, r3
 80013b0:	d211      	bcs.n	80013d6 <HAL_RCC_ClockConfig+0x1b6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80013b2:	4b29      	ldr	r3, [pc, #164]	; (8001458 <HAL_RCC_ClockConfig+0x238>)
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	2201      	movs	r2, #1
 80013b8:	4393      	bics	r3, r2
 80013ba:	0019      	movs	r1, r3
 80013bc:	4b26      	ldr	r3, [pc, #152]	; (8001458 <HAL_RCC_ClockConfig+0x238>)
 80013be:	683a      	ldr	r2, [r7, #0]
 80013c0:	430a      	orrs	r2, r1
 80013c2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80013c4:	4b24      	ldr	r3, [pc, #144]	; (8001458 <HAL_RCC_ClockConfig+0x238>)
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	2201      	movs	r2, #1
 80013ca:	4013      	ands	r3, r2
 80013cc:	683a      	ldr	r2, [r7, #0]
 80013ce:	429a      	cmp	r2, r3
 80013d0:	d001      	beq.n	80013d6 <HAL_RCC_ClockConfig+0x1b6>
    {
      return HAL_ERROR;
 80013d2:	2301      	movs	r3, #1
 80013d4:	e03c      	b.n	8001450 <HAL_RCC_ClockConfig+0x230>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	2204      	movs	r2, #4
 80013dc:	4013      	ands	r3, r2
 80013de:	d009      	beq.n	80013f4 <HAL_RCC_ClockConfig+0x1d4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80013e0:	4b1e      	ldr	r3, [pc, #120]	; (800145c <HAL_RCC_ClockConfig+0x23c>)
 80013e2:	68db      	ldr	r3, [r3, #12]
 80013e4:	4a1f      	ldr	r2, [pc, #124]	; (8001464 <HAL_RCC_ClockConfig+0x244>)
 80013e6:	4013      	ands	r3, r2
 80013e8:	0019      	movs	r1, r3
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	68da      	ldr	r2, [r3, #12]
 80013ee:	4b1b      	ldr	r3, [pc, #108]	; (800145c <HAL_RCC_ClockConfig+0x23c>)
 80013f0:	430a      	orrs	r2, r1
 80013f2:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	2208      	movs	r2, #8
 80013fa:	4013      	ands	r3, r2
 80013fc:	d00a      	beq.n	8001414 <HAL_RCC_ClockConfig+0x1f4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80013fe:	4b17      	ldr	r3, [pc, #92]	; (800145c <HAL_RCC_ClockConfig+0x23c>)
 8001400:	68db      	ldr	r3, [r3, #12]
 8001402:	4a19      	ldr	r2, [pc, #100]	; (8001468 <HAL_RCC_ClockConfig+0x248>)
 8001404:	4013      	ands	r3, r2
 8001406:	0019      	movs	r1, r3
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	691b      	ldr	r3, [r3, #16]
 800140c:	00da      	lsls	r2, r3, #3
 800140e:	4b13      	ldr	r3, [pc, #76]	; (800145c <HAL_RCC_ClockConfig+0x23c>)
 8001410:	430a      	orrs	r2, r1
 8001412:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001414:	f000 f82e 	bl	8001474 <HAL_RCC_GetSysClockFreq>
 8001418:	0001      	movs	r1, r0
 800141a:	4b10      	ldr	r3, [pc, #64]	; (800145c <HAL_RCC_ClockConfig+0x23c>)
 800141c:	68db      	ldr	r3, [r3, #12]
 800141e:	091b      	lsrs	r3, r3, #4
 8001420:	220f      	movs	r2, #15
 8001422:	4013      	ands	r3, r2
 8001424:	4a11      	ldr	r2, [pc, #68]	; (800146c <HAL_RCC_ClockConfig+0x24c>)
 8001426:	5cd3      	ldrb	r3, [r2, r3]
 8001428:	000a      	movs	r2, r1
 800142a:	40da      	lsrs	r2, r3
 800142c:	4b10      	ldr	r3, [pc, #64]	; (8001470 <HAL_RCC_ClockConfig+0x250>)
 800142e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(TICK_INT_PRIORITY);
 8001430:	250b      	movs	r5, #11
 8001432:	197c      	adds	r4, r7, r5
 8001434:	2000      	movs	r0, #0
 8001436:	f7ff f89b 	bl	8000570 <HAL_InitTick>
 800143a:	0003      	movs	r3, r0
 800143c:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 800143e:	197b      	adds	r3, r7, r5
 8001440:	781b      	ldrb	r3, [r3, #0]
 8001442:	2b00      	cmp	r3, #0
 8001444:	d003      	beq.n	800144e <HAL_RCC_ClockConfig+0x22e>
  {
    return status;
 8001446:	230b      	movs	r3, #11
 8001448:	18fb      	adds	r3, r7, r3
 800144a:	781b      	ldrb	r3, [r3, #0]
 800144c:	e000      	b.n	8001450 <HAL_RCC_ClockConfig+0x230>
  }

  return HAL_OK;
 800144e:	2300      	movs	r3, #0
}
 8001450:	0018      	movs	r0, r3
 8001452:	46bd      	mov	sp, r7
 8001454:	b004      	add	sp, #16
 8001456:	bdb0      	pop	{r4, r5, r7, pc}
 8001458:	40022000 	.word	0x40022000
 800145c:	40021000 	.word	0x40021000
 8001460:	00001388 	.word	0x00001388
 8001464:	fffff8ff 	.word	0xfffff8ff
 8001468:	ffffc7ff 	.word	0xffffc7ff
 800146c:	080015ec 	.word	0x080015ec
 8001470:	20000000 	.word	0x20000000

08001474 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b086      	sub	sp, #24
 8001478:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 800147a:	4b3b      	ldr	r3, [pc, #236]	; (8001568 <HAL_RCC_GetSysClockFreq+0xf4>)
 800147c:	68db      	ldr	r3, [r3, #12]
 800147e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001480:	68fb      	ldr	r3, [r7, #12]
 8001482:	220c      	movs	r2, #12
 8001484:	4013      	ands	r3, r2
 8001486:	2b08      	cmp	r3, #8
 8001488:	d00e      	beq.n	80014a8 <HAL_RCC_GetSysClockFreq+0x34>
 800148a:	2b0c      	cmp	r3, #12
 800148c:	d00f      	beq.n	80014ae <HAL_RCC_GetSysClockFreq+0x3a>
 800148e:	2b04      	cmp	r3, #4
 8001490:	d157      	bne.n	8001542 <HAL_RCC_GetSysClockFreq+0xce>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001492:	4b35      	ldr	r3, [pc, #212]	; (8001568 <HAL_RCC_GetSysClockFreq+0xf4>)
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	2210      	movs	r2, #16
 8001498:	4013      	ands	r3, r2
 800149a:	d002      	beq.n	80014a2 <HAL_RCC_GetSysClockFreq+0x2e>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 800149c:	4b33      	ldr	r3, [pc, #204]	; (800156c <HAL_RCC_GetSysClockFreq+0xf8>)
 800149e:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 80014a0:	e05d      	b.n	800155e <HAL_RCC_GetSysClockFreq+0xea>
        sysclockfreq =  HSI_VALUE;
 80014a2:	4b33      	ldr	r3, [pc, #204]	; (8001570 <HAL_RCC_GetSysClockFreq+0xfc>)
 80014a4:	613b      	str	r3, [r7, #16]
      break;
 80014a6:	e05a      	b.n	800155e <HAL_RCC_GetSysClockFreq+0xea>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80014a8:	4b32      	ldr	r3, [pc, #200]	; (8001574 <HAL_RCC_GetSysClockFreq+0x100>)
 80014aa:	613b      	str	r3, [r7, #16]
      break;
 80014ac:	e057      	b.n	800155e <HAL_RCC_GetSysClockFreq+0xea>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80014ae:	68fb      	ldr	r3, [r7, #12]
 80014b0:	0c9b      	lsrs	r3, r3, #18
 80014b2:	220f      	movs	r2, #15
 80014b4:	4013      	ands	r3, r2
 80014b6:	4a30      	ldr	r2, [pc, #192]	; (8001578 <HAL_RCC_GetSysClockFreq+0x104>)
 80014b8:	5cd3      	ldrb	r3, [r2, r3]
 80014ba:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	0d9b      	lsrs	r3, r3, #22
 80014c0:	2203      	movs	r2, #3
 80014c2:	4013      	ands	r3, r2
 80014c4:	3301      	adds	r3, #1
 80014c6:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80014c8:	4b27      	ldr	r3, [pc, #156]	; (8001568 <HAL_RCC_GetSysClockFreq+0xf4>)
 80014ca:	68da      	ldr	r2, [r3, #12]
 80014cc:	2380      	movs	r3, #128	; 0x80
 80014ce:	025b      	lsls	r3, r3, #9
 80014d0:	4013      	ands	r3, r2
 80014d2:	d00f      	beq.n	80014f4 <HAL_RCC_GetSysClockFreq+0x80>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE * pllm) / plld;
 80014d4:	68b9      	ldr	r1, [r7, #8]
 80014d6:	000a      	movs	r2, r1
 80014d8:	0152      	lsls	r2, r2, #5
 80014da:	1a52      	subs	r2, r2, r1
 80014dc:	0193      	lsls	r3, r2, #6
 80014de:	1a9b      	subs	r3, r3, r2
 80014e0:	00db      	lsls	r3, r3, #3
 80014e2:	185b      	adds	r3, r3, r1
 80014e4:	025b      	lsls	r3, r3, #9
 80014e6:	6879      	ldr	r1, [r7, #4]
 80014e8:	0018      	movs	r0, r3
 80014ea:	f7fe fe0d 	bl	8000108 <__udivsi3>
 80014ee:	0003      	movs	r3, r0
 80014f0:	617b      	str	r3, [r7, #20]
 80014f2:	e023      	b.n	800153c <HAL_RCC_GetSysClockFreq+0xc8>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80014f4:	4b1c      	ldr	r3, [pc, #112]	; (8001568 <HAL_RCC_GetSysClockFreq+0xf4>)
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	2210      	movs	r2, #16
 80014fa:	4013      	ands	r3, r2
 80014fc:	d00f      	beq.n	800151e <HAL_RCC_GetSysClockFreq+0xaa>
        {
          pllvco = ((HSI_VALUE >> 2) * pllm) / plld;
 80014fe:	68b9      	ldr	r1, [r7, #8]
 8001500:	000a      	movs	r2, r1
 8001502:	0152      	lsls	r2, r2, #5
 8001504:	1a52      	subs	r2, r2, r1
 8001506:	0193      	lsls	r3, r2, #6
 8001508:	1a9b      	subs	r3, r3, r2
 800150a:	00db      	lsls	r3, r3, #3
 800150c:	185b      	adds	r3, r3, r1
 800150e:	021b      	lsls	r3, r3, #8
 8001510:	6879      	ldr	r1, [r7, #4]
 8001512:	0018      	movs	r0, r3
 8001514:	f7fe fdf8 	bl	8000108 <__udivsi3>
 8001518:	0003      	movs	r3, r0
 800151a:	617b      	str	r3, [r7, #20]
 800151c:	e00e      	b.n	800153c <HAL_RCC_GetSysClockFreq+0xc8>
        }
        else
        {
         pllvco = (HSI_VALUE * pllm) / plld;
 800151e:	68b9      	ldr	r1, [r7, #8]
 8001520:	000a      	movs	r2, r1
 8001522:	0152      	lsls	r2, r2, #5
 8001524:	1a52      	subs	r2, r2, r1
 8001526:	0193      	lsls	r3, r2, #6
 8001528:	1a9b      	subs	r3, r3, r2
 800152a:	00db      	lsls	r3, r3, #3
 800152c:	185b      	adds	r3, r3, r1
 800152e:	029b      	lsls	r3, r3, #10
 8001530:	6879      	ldr	r1, [r7, #4]
 8001532:	0018      	movs	r0, r3
 8001534:	f7fe fde8 	bl	8000108 <__udivsi3>
 8001538:	0003      	movs	r3, r0
 800153a:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 800153c:	697b      	ldr	r3, [r7, #20]
 800153e:	613b      	str	r3, [r7, #16]
      break;
 8001540:	e00d      	b.n	800155e <HAL_RCC_GetSysClockFreq+0xea>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8001542:	4b09      	ldr	r3, [pc, #36]	; (8001568 <HAL_RCC_GetSysClockFreq+0xf4>)
 8001544:	685b      	ldr	r3, [r3, #4]
 8001546:	0b5b      	lsrs	r3, r3, #13
 8001548:	2207      	movs	r2, #7
 800154a:	4013      	ands	r3, r2
 800154c:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 800154e:	683b      	ldr	r3, [r7, #0]
 8001550:	3301      	adds	r3, #1
 8001552:	2280      	movs	r2, #128	; 0x80
 8001554:	0212      	lsls	r2, r2, #8
 8001556:	409a      	lsls	r2, r3
 8001558:	0013      	movs	r3, r2
 800155a:	613b      	str	r3, [r7, #16]
      break;
 800155c:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 800155e:	693b      	ldr	r3, [r7, #16]
}
 8001560:	0018      	movs	r0, r3
 8001562:	46bd      	mov	sp, r7
 8001564:	b006      	add	sp, #24
 8001566:	bd80      	pop	{r7, pc}
 8001568:	40021000 	.word	0x40021000
 800156c:	003d0900 	.word	0x003d0900
 8001570:	00f42400 	.word	0x00f42400
 8001574:	007a1200 	.word	0x007a1200
 8001578:	080015fc 	.word	0x080015fc

0800157c <__libc_init_array>:
 800157c:	b570      	push	{r4, r5, r6, lr}
 800157e:	2600      	movs	r6, #0
 8001580:	4d0c      	ldr	r5, [pc, #48]	; (80015b4 <__libc_init_array+0x38>)
 8001582:	4c0d      	ldr	r4, [pc, #52]	; (80015b8 <__libc_init_array+0x3c>)
 8001584:	1b64      	subs	r4, r4, r5
 8001586:	10a4      	asrs	r4, r4, #2
 8001588:	42a6      	cmp	r6, r4
 800158a:	d109      	bne.n	80015a0 <__libc_init_array+0x24>
 800158c:	2600      	movs	r6, #0
 800158e:	f000 f821 	bl	80015d4 <_init>
 8001592:	4d0a      	ldr	r5, [pc, #40]	; (80015bc <__libc_init_array+0x40>)
 8001594:	4c0a      	ldr	r4, [pc, #40]	; (80015c0 <__libc_init_array+0x44>)
 8001596:	1b64      	subs	r4, r4, r5
 8001598:	10a4      	asrs	r4, r4, #2
 800159a:	42a6      	cmp	r6, r4
 800159c:	d105      	bne.n	80015aa <__libc_init_array+0x2e>
 800159e:	bd70      	pop	{r4, r5, r6, pc}
 80015a0:	00b3      	lsls	r3, r6, #2
 80015a2:	58eb      	ldr	r3, [r5, r3]
 80015a4:	4798      	blx	r3
 80015a6:	3601      	adds	r6, #1
 80015a8:	e7ee      	b.n	8001588 <__libc_init_array+0xc>
 80015aa:	00b3      	lsls	r3, r6, #2
 80015ac:	58eb      	ldr	r3, [r5, r3]
 80015ae:	4798      	blx	r3
 80015b0:	3601      	adds	r6, #1
 80015b2:	e7f2      	b.n	800159a <__libc_init_array+0x1e>
 80015b4:	08001608 	.word	0x08001608
 80015b8:	08001608 	.word	0x08001608
 80015bc:	08001608 	.word	0x08001608
 80015c0:	0800160c 	.word	0x0800160c

080015c4 <memset>:
 80015c4:	0003      	movs	r3, r0
 80015c6:	1812      	adds	r2, r2, r0
 80015c8:	4293      	cmp	r3, r2
 80015ca:	d100      	bne.n	80015ce <memset+0xa>
 80015cc:	4770      	bx	lr
 80015ce:	7019      	strb	r1, [r3, #0]
 80015d0:	3301      	adds	r3, #1
 80015d2:	e7f9      	b.n	80015c8 <memset+0x4>

080015d4 <_init>:
 80015d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80015d6:	46c0      	nop			; (mov r8, r8)
 80015d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80015da:	bc08      	pop	{r3}
 80015dc:	469e      	mov	lr, r3
 80015de:	4770      	bx	lr

080015e0 <_fini>:
 80015e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80015e2:	46c0      	nop			; (mov r8, r8)
 80015e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80015e6:	bc08      	pop	{r3}
 80015e8:	469e      	mov	lr, r3
 80015ea:	4770      	bx	lr
