{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1511830908214 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511830908218 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 27 23:01:48 2017 " "Processing started: Mon Nov 27 23:01:48 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511830908218 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511830908218 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511830908218 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1511830908434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rafael/documents/github/mips/mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rafael/documents/github/mips/mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS-MIPSarch " "Found design unit 1: MIPS-MIPSarch" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511830916554 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS " "Found entity 1: MIPS" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511830916554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511830916554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rafael/documents/github/mips/bancopipeline.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rafael/documents/github/mips/bancopipeline.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoPipeline-behaviour " "Found design unit 1: bancoPipeline-behaviour" {  } { { "../bancoPipeline.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/bancoPipeline.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511830916555 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoPipeline " "Found entity 1: bancoPipeline" {  } { { "../bancoPipeline.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/bancoPipeline.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511830916555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511830916555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rafael/documents/github/mips/ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rafael/documents/github/mips/ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-ULAarch " "Found design unit 1: ULA-ULAarch" {  } { { "../ULA.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/ULA.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511830916557 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "../ULA.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511830916557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511830916557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rafael/documents/github/mips/ucula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rafael/documents/github/mips/ucula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UCULA-UCULAarch " "Found design unit 1: UCULA-UCULAarch" {  } { { "../UCULA.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/UCULA.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511830916558 ""} { "Info" "ISGN_ENTITY_NAME" "1 UCULA " "Found entity 1: UCULA" {  } { { "../UCULA.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/UCULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511830916558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511830916558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rafael/documents/github/mips/ucfd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rafael/documents/github/mips/ucfd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UCFD-UCFDarch " "Found design unit 1: UCFD-UCFDarch" {  } { { "../UCFD.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/UCFD.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511830916559 ""} { "Info" "ISGN_ENTITY_NAME" "1 UCFD " "Found entity 1: UCFD" {  } { { "../UCFD.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/UCFD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511830916559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511830916559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rafael/documents/github/mips/signextend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rafael/documents/github/mips/signextend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signExtend-signExtendarch " "Found design unit 1: signExtend-signExtendarch" {  } { { "../signExtend.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/signExtend.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511830916560 ""} { "Info" "ISGN_ENTITY_NAME" "1 signExtend " "Found entity 1: signExtend" {  } { { "../signExtend.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/signExtend.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511830916560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511830916560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rafael/documents/github/mips/shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rafael/documents/github/mips/shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter-shifterarch " "Found design unit 1: shifter-shifterarch" {  } { { "../shifter.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/shifter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511830916561 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "../shifter.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/shifter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511830916561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511830916561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rafael/documents/github/mips/registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rafael/documents/github/mips/registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "../registradorGenerico.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/registradorGenerico.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511830916562 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "../registradorGenerico.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/registradorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511830916562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511830916562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rafael/documents/github/mips/ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rafael/documents/github/mips/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-behaviour " "Found design unit 1: RAM-behaviour" {  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511830916563 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511830916563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511830916563 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX ../MUX.vhd " "Entity \"MUX\" obtained from \"../MUX.vhd\" instead of from Quartus Prime megafunction library" {  } { { "../MUX.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MUX.vhd" 5 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1511830916564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rafael/documents/github/mips/mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rafael/documents/github/mips/mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX-MUX_ARCH " "Found design unit 1: MUX-MUX_ARCH" {  } { { "../MUX.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MUX.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511830916565 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "../MUX.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MUX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511830916565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511830916565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rafael/documents/github/mips/fluxodedados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rafael/documents/github/mips/fluxodedados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fluxoDeDados-fluxoDeDadosarch " "Found design unit 1: fluxoDeDados-fluxoDeDadosarch" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511830916566 ""} { "Info" "ISGN_ENTITY_NAME" "1 fluxoDeDados " "Found entity 1: fluxoDeDados" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511830916566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511830916566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rafael/documents/github/mips/conversorhex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rafael/documents/github/mips/conversorhex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "../conversorHex7Seg.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/conversorHex7Seg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511830916567 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "../conversorHex7Seg.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511830916567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511830916567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rafael/documents/github/mips/comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rafael/documents/github/mips/comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador-comparadorarc " "Found design unit 1: comparador-comparadorarc" {  } { { "../comparador.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/comparador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511830916568 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "../comparador.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/comparador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511830916568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511830916568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rafael/documents/github/mips/bancoregistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rafael/documents/github/mips/bancoregistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradores-behaviour " "Found design unit 1: bancoRegistradores-behaviour" {  } { { "../bancoRegistradores.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/bancoRegistradores.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511830916569 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores " "Found entity 1: bancoRegistradores" {  } { { "../bancoRegistradores.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/bancoRegistradores.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511830916569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511830916569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rafael/documents/github/mips/adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rafael/documents/github/mips/adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULAMIPS-comportamento " "Found design unit 1: ULAMIPS-comportamento" {  } { { "../adder.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/adder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511830916571 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULAMIPS " "Found entity 1: ULAMIPS" {  } { { "../adder.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511830916571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511830916571 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fluxoDeDados " "Elaborating entity \"fluxoDeDados\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1511830916606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:PC\"" {  } { { "../fluxoDeDados.vhd" "PC" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511830916673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:InstMem " "Elaborating entity \"RAM\" for hierarchy \"RAM:InstMem\"" {  } { { "../fluxoDeDados.vhd" "InstMem" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511830916674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX MUX:MuxRtRd " "Elaborating entity \"MUX\" for hierarchy \"MUX:MuxRtRd\"" {  } { { "../fluxoDeDados.vhd" "MuxRtRd" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511830916694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradores bancoRegistradores:BancoReg " "Elaborating entity \"bancoRegistradores\" for hierarchy \"bancoRegistradores:BancoReg\"" {  } { { "../fluxoDeDados.vhd" "BancoReg" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511830916696 ""}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE bancoRegistradores.vhd(76) " "VHDL warning at bancoRegistradores.vhd(76): comparison between unequal length operands always returns FALSE" {  } { { "../bancoRegistradores.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/bancoRegistradores.vhd" 76 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511830916697 "|fluxoDeDados|bancoRegistradores:BancoReg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX MUX:muxRtImm " "Elaborating entity \"MUX\" for hierarchy \"MUX:muxRtImm\"" {  } { { "../fluxoDeDados.vhd" "muxRtImm" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511830916747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ULA " "Elaborating entity \"ULA\" for hierarchy \"ULA:ULA\"" {  } { { "../fluxoDeDados.vhd" "ULA" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511830916748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signExtend signExtend:SigExt " "Elaborating entity \"signExtend\" for hierarchy \"signExtend:SigExt\"" {  } { { "../fluxoDeDados.vhd" "SigExt" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511830916750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter shifter:ShifterImm " "Elaborating entity \"shifter\" for hierarchy \"shifter:ShifterImm\"" {  } { { "../fluxoDeDados.vhd" "ShifterImm" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511830916753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter shifter:ShifterInst " "Elaborating entity \"shifter\" for hierarchy \"shifter:ShifterInst\"" {  } { { "../fluxoDeDados.vhd" "ShifterInst" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511830916755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UCFD UCFD:UCFD " "Elaborating entity \"UCFD\" for hierarchy \"UCFD:UCFD\"" {  } { { "../fluxoDeDados.vhd" "UCFD" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511830916756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UCULA UCULA:UCULA " "Elaborating entity \"UCULA\" for hierarchy \"UCULA:UCULA\"" {  } { { "../fluxoDeDados.vhd" "UCULA" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511830916757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoPipeline bancoPipeline:ifid " "Elaborating entity \"bancoPipeline\" for hierarchy \"bancoPipeline:ifid\"" {  } { { "../fluxoDeDados.vhd" "ifid" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511830916758 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "RAM:MemDados\|ram_rtl_0 " "Inferred RAM node \"RAM:MemDados\|ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1511830917172 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "bancoRegistradores:BancoReg\|ram_rtl_0 " "Inferred RAM node \"bancoRegistradores:BancoReg\|ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1511830917172 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "bancoRegistradores:BancoReg\|ram_rtl_1 " "Inferred RAM node \"bancoRegistradores:BancoReg\|ram_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1511830917173 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RAM:MemDados\|ram " "RAM logic \"RAM:MemDados\|ram\" is uninferred due to asynchronous read logic" {  } { { "../RAM.vhd" "ram" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1511830917173 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "RAM:InstMem\|ram " "RAM logic \"RAM:InstMem\|ram\" is uninferred due to inappropriate RAM size" {  } { { "../RAM.vhd" "ram" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1511830917173 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1511830917173 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RAM:MemDados\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RAM:MemDados\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511830917481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511830917481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511830917481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511830917481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511830917481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511830917481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511830917481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511830917481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511830917481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511830917481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511830917481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511830917481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511830917481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511830917481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/MIPS.ram0_RAM_9f867151.hdl.mif " "Parameter INIT_FILE set to db/MIPS.ram0_RAM_9f867151.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511830917481 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1511830917481 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "bancoRegistradores:BancoReg\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"bancoRegistradores:BancoReg\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511830917481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 29 " "Parameter WIDTH_A set to 29" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511830917481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511830917481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511830917481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 29 " "Parameter WIDTH_B set to 29" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511830917481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511830917481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511830917481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511830917481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511830917481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511830917481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511830917481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511830917481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511830917481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511830917481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511830917481 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1511830917481 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "bancoRegistradores:BancoReg\|ram_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"bancoRegistradores:BancoReg\|ram_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511830917481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 29 " "Parameter WIDTH_A set to 29" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511830917481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511830917481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511830917481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 29 " "Parameter WIDTH_B set to 29" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511830917481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511830917481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511830917481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511830917481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511830917481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511830917481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511830917481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511830917481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511830917481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511830917481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511830917481 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1511830917481 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1511830917481 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:MemDados\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"RAM:MemDados\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511830917516 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:MemDados\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"RAM:MemDados\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511830917516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511830917516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511830917516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511830917516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511830917516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511830917516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511830917516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511830917516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511830917516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511830917516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511830917516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511830917516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511830917516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511830917516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/MIPS.ram0_RAM_9f867151.hdl.mif " "Parameter \"INIT_FILE\" = \"db/MIPS.ram0_RAM_9f867151.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511830917516 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511830917516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5if1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5if1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5if1 " "Found entity 1: altsyncram_5if1" {  } { { "db/altsyncram_5if1.tdf" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/db/altsyncram_5if1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511830917555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511830917555 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bancoRegistradores:BancoReg\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"bancoRegistradores:BancoReg\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511830918064 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bancoRegistradores:BancoReg\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"bancoRegistradores:BancoReg\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511830918064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 29 " "Parameter \"WIDTH_A\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511830918064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511830918064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511830918064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 29 " "Parameter \"WIDTH_B\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511830918064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511830918064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511830918064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511830918064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511830918064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511830918064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511830918064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511830918064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511830918064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511830918064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511830918064 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511830918064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ssg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ssg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ssg1 " "Found entity 1: altsyncram_ssg1" {  } { { "db/altsyncram_ssg1.tdf" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/db/altsyncram_ssg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511830918104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511830918104 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bancoRegistradores:BancoReg\|altsyncram:ram_rtl_1 " "Elaborated megafunction instantiation \"bancoRegistradores:BancoReg\|altsyncram:ram_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511830918155 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bancoRegistradores:BancoReg\|altsyncram:ram_rtl_1 " "Instantiated megafunction \"bancoRegistradores:BancoReg\|altsyncram:ram_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511830918155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 29 " "Parameter \"WIDTH_A\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511830918155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511830918155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511830918155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 29 " "Parameter \"WIDTH_B\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511830918155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511830918155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511830918155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511830918155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511830918155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511830918155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511830918155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511830918155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511830918155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511830918155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511830918155 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511830918155 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "memTestOut\[4\] GND " "Pin \"memTestOut\[4\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|memTestOut[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memTestOut\[5\] GND " "Pin \"memTestOut\[5\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|memTestOut[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memTestOut\[6\] GND " "Pin \"memTestOut\[6\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|memTestOut[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memTestOut\[7\] GND " "Pin \"memTestOut\[7\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|memTestOut[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memTestOut\[8\] GND " "Pin \"memTestOut\[8\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|memTestOut[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memTestOut\[9\] GND " "Pin \"memTestOut\[9\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|memTestOut[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memTestOut\[10\] GND " "Pin \"memTestOut\[10\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|memTestOut[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memTestOut\[11\] GND " "Pin \"memTestOut\[11\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|memTestOut[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memTestOut\[12\] GND " "Pin \"memTestOut\[12\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|memTestOut[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memTestOut\[13\] GND " "Pin \"memTestOut\[13\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|memTestOut[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memTestOut\[14\] GND " "Pin \"memTestOut\[14\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|memTestOut[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memTestOut\[15\] GND " "Pin \"memTestOut\[15\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|memTestOut[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memTestOut\[17\] GND " "Pin \"memTestOut\[17\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|memTestOut[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memTestOut\[19\] GND " "Pin \"memTestOut\[19\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|memTestOut[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memTestOut\[20\] GND " "Pin \"memTestOut\[20\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|memTestOut[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memTestOut\[21\] GND " "Pin \"memTestOut\[21\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|memTestOut[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memTestOut\[22\] GND " "Pin \"memTestOut\[22\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|memTestOut[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memTestOut\[24\] GND " "Pin \"memTestOut\[24\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|memTestOut[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memTestOut\[25\] GND " "Pin \"memTestOut\[25\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|memTestOut[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memTestOut\[28\] GND " "Pin \"memTestOut\[28\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|memTestOut[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memTestOut\[29\] GND " "Pin \"memTestOut\[29\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|memTestOut[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memTestOut\[30\] GND " "Pin \"memTestOut\[30\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|memTestOut[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "beqadder\[0\] GND " "Pin \"beqadder\[0\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|beqadder[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "beqadder\[1\] GND " "Pin \"beqadder\[1\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|beqadder[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "beqadder\[6\] GND " "Pin \"beqadder\[6\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|beqadder[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "beqadder\[7\] GND " "Pin \"beqadder\[7\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|beqadder[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "beqadder\[8\] GND " "Pin \"beqadder\[8\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|beqadder[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "beqadder\[9\] GND " "Pin \"beqadder\[9\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|beqadder[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "beqadder\[10\] GND " "Pin \"beqadder\[10\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|beqadder[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "beqadder\[11\] GND " "Pin \"beqadder\[11\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|beqadder[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "beqadder\[12\] GND " "Pin \"beqadder\[12\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|beqadder[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "beqadder\[13\] GND " "Pin \"beqadder\[13\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|beqadder[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "beqadder\[14\] GND " "Pin \"beqadder\[14\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|beqadder[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "beqadder\[15\] GND " "Pin \"beqadder\[15\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|beqadder[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "beqadder\[16\] GND " "Pin \"beqadder\[16\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|beqadder[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "beqadder\[17\] GND " "Pin \"beqadder\[17\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|beqadder[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "beqadder\[18\] GND " "Pin \"beqadder\[18\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|beqadder[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "beqadder\[19\] GND " "Pin \"beqadder\[19\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|beqadder[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "beqadder\[20\] GND " "Pin \"beqadder\[20\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|beqadder[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "beqadder\[21\] GND " "Pin \"beqadder\[21\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|beqadder[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "beqadder\[22\] GND " "Pin \"beqadder\[22\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|beqadder[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "beqadder\[23\] GND " "Pin \"beqadder\[23\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|beqadder[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "beqadder\[24\] GND " "Pin \"beqadder\[24\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|beqadder[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "beqadder\[25\] GND " "Pin \"beqadder\[25\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|beqadder[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "beqadder\[26\] GND " "Pin \"beqadder\[26\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|beqadder[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "beqadder\[27\] GND " "Pin \"beqadder\[27\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|beqadder[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "beqadder\[28\] GND " "Pin \"beqadder\[28\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|beqadder[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "beqadder\[29\] GND " "Pin \"beqadder\[29\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|beqadder[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "beqadder\[30\] GND " "Pin \"beqadder\[30\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|beqadder[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "beqadder\[31\] GND " "Pin \"beqadder\[31\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|beqadder[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "signExtendOutteste\[4\] GND " "Pin \"signExtendOutteste\[4\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|signExtendOutteste[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "signExtendOutteste\[5\] GND " "Pin \"signExtendOutteste\[5\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|signExtendOutteste[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "signExtendOutteste\[6\] GND " "Pin \"signExtendOutteste\[6\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|signExtendOutteste[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "signExtendOutteste\[7\] GND " "Pin \"signExtendOutteste\[7\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|signExtendOutteste[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "signExtendOutteste\[8\] GND " "Pin \"signExtendOutteste\[8\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|signExtendOutteste[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "signExtendOutteste\[9\] GND " "Pin \"signExtendOutteste\[9\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|signExtendOutteste[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "signExtendOutteste\[10\] GND " "Pin \"signExtendOutteste\[10\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|signExtendOutteste[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "signExtendOutteste\[11\] GND " "Pin \"signExtendOutteste\[11\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|signExtendOutteste[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "signExtendOutteste\[12\] GND " "Pin \"signExtendOutteste\[12\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|signExtendOutteste[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "signExtendOutteste\[13\] GND " "Pin \"signExtendOutteste\[13\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|signExtendOutteste[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "signExtendOutteste\[14\] GND " "Pin \"signExtendOutteste\[14\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|signExtendOutteste[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "signExtendOutteste\[15\] GND " "Pin \"signExtendOutteste\[15\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|signExtendOutteste[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "signExtendOutteste\[16\] GND " "Pin \"signExtendOutteste\[16\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|signExtendOutteste[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "signExtendOutteste\[17\] GND " "Pin \"signExtendOutteste\[17\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|signExtendOutteste[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "signExtendOutteste\[18\] GND " "Pin \"signExtendOutteste\[18\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|signExtendOutteste[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "signExtendOutteste\[19\] GND " "Pin \"signExtendOutteste\[19\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|signExtendOutteste[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "signExtendOutteste\[20\] GND " "Pin \"signExtendOutteste\[20\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|signExtendOutteste[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "signExtendOutteste\[21\] GND " "Pin \"signExtendOutteste\[21\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|signExtendOutteste[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "signExtendOutteste\[22\] GND " "Pin \"signExtendOutteste\[22\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|signExtendOutteste[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "signExtendOutteste\[23\] GND " "Pin \"signExtendOutteste\[23\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|signExtendOutteste[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "signExtendOutteste\[24\] GND " "Pin \"signExtendOutteste\[24\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|signExtendOutteste[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "signExtendOutteste\[25\] GND " "Pin \"signExtendOutteste\[25\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|signExtendOutteste[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "signExtendOutteste\[26\] GND " "Pin \"signExtendOutteste\[26\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|signExtendOutteste[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "signExtendOutteste\[27\] GND " "Pin \"signExtendOutteste\[27\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|signExtendOutteste[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "signExtendOutteste\[28\] GND " "Pin \"signExtendOutteste\[28\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|signExtendOutteste[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "signExtendOutteste\[29\] GND " "Pin \"signExtendOutteste\[29\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|signExtendOutteste[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "signExtendOutteste\[30\] GND " "Pin \"signExtendOutteste\[30\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|signExtendOutteste[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "signExtendOutteste\[31\] GND " "Pin \"signExtendOutteste\[31\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|signExtendOutteste[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "word\[0\] GND " "Pin \"word\[0\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|word[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "word\[2\] GND " "Pin \"word\[2\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|word[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "word\[4\] GND " "Pin \"word\[4\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|word[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "word\[7\] VCC " "Pin \"word\[7\]\" is stuck at VCC" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|word[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "word\[9\] GND " "Pin \"word\[9\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|word[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EXTESTE\[1\] GND " "Pin \"EXTESTE\[1\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|EXTESTE[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WBTESTE\[1\] VCC " "Pin \"WBTESTE\[1\]\" is stuck at VCC" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|WBTESTE[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MTESTE\[0\] GND " "Pin \"MTESTE\[0\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|MTESTE[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MTESTE\[1\] GND " "Pin \"MTESTE\[1\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|MTESTE[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rt\[1\] GND " "Pin \"rt\[1\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|rt[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rt\[3\] GND " "Pin \"rt\[3\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|rt[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rt\[4\] GND " "Pin \"rt\[4\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|rt[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rs\[0\] GND " "Pin \"rs\[0\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|rs[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rs\[1\] GND " "Pin \"rs\[1\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|rs[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rs\[3\] GND " "Pin \"rs\[3\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|rs[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rs\[4\] GND " "Pin \"rs\[4\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|rs[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd\[1\] GND " "Pin \"rd\[1\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|rd[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd\[3\] GND " "Pin \"rd\[3\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|rd[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd\[4\] GND " "Pin \"rd\[4\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511830918545 "|fluxoDeDados|rd[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1511830918545 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1511830918661 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1511830919087 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "bancoRegistradores:BancoReg\|altsyncram:ram_rtl_0\|altsyncram_ssg1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"bancoRegistradores:BancoReg\|altsyncram:ram_rtl_0\|altsyncram_ssg1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_ssg1.tdf" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/db/altsyncram_ssg1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 153 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511830919123 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "bancoRegistradores:BancoReg\|altsyncram:ram_rtl_1\|altsyncram_ssg1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"bancoRegistradores:BancoReg\|altsyncram:ram_rtl_1\|altsyncram_ssg1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_ssg1.tdf" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/db/altsyncram_ssg1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 153 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511830919123 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1511830919360 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511830919360 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "29 " "Design contains 29 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regTestEnd\[4\] " "No output dependent on input pin \"regTestEnd\[4\]\"" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511830919522 "|fluxoDeDados|regTestEnd[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memTestEnd\[4\] " "No output dependent on input pin \"memTestEnd\[4\]\"" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511830919522 "|fluxoDeDados|memTestEnd[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memTestEnd\[5\] " "No output dependent on input pin \"memTestEnd\[5\]\"" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511830919522 "|fluxoDeDados|memTestEnd[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memTestEnd\[6\] " "No output dependent on input pin \"memTestEnd\[6\]\"" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511830919522 "|fluxoDeDados|memTestEnd[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memTestEnd\[7\] " "No output dependent on input pin \"memTestEnd\[7\]\"" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511830919522 "|fluxoDeDados|memTestEnd[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memTestEnd\[8\] " "No output dependent on input pin \"memTestEnd\[8\]\"" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511830919522 "|fluxoDeDados|memTestEnd[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memTestEnd\[9\] " "No output dependent on input pin \"memTestEnd\[9\]\"" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511830919522 "|fluxoDeDados|memTestEnd[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memTestEnd\[10\] " "No output dependent on input pin \"memTestEnd\[10\]\"" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511830919522 "|fluxoDeDados|memTestEnd[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memTestEnd\[11\] " "No output dependent on input pin \"memTestEnd\[11\]\"" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511830919522 "|fluxoDeDados|memTestEnd[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memTestEnd\[12\] " "No output dependent on input pin \"memTestEnd\[12\]\"" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511830919522 "|fluxoDeDados|memTestEnd[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memTestEnd\[13\] " "No output dependent on input pin \"memTestEnd\[13\]\"" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511830919522 "|fluxoDeDados|memTestEnd[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memTestEnd\[14\] " "No output dependent on input pin \"memTestEnd\[14\]\"" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511830919522 "|fluxoDeDados|memTestEnd[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memTestEnd\[15\] " "No output dependent on input pin \"memTestEnd\[15\]\"" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511830919522 "|fluxoDeDados|memTestEnd[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memTestEnd\[16\] " "No output dependent on input pin \"memTestEnd\[16\]\"" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511830919522 "|fluxoDeDados|memTestEnd[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memTestEnd\[17\] " "No output dependent on input pin \"memTestEnd\[17\]\"" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511830919522 "|fluxoDeDados|memTestEnd[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memTestEnd\[18\] " "No output dependent on input pin \"memTestEnd\[18\]\"" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511830919522 "|fluxoDeDados|memTestEnd[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memTestEnd\[19\] " "No output dependent on input pin \"memTestEnd\[19\]\"" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511830919522 "|fluxoDeDados|memTestEnd[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memTestEnd\[20\] " "No output dependent on input pin \"memTestEnd\[20\]\"" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511830919522 "|fluxoDeDados|memTestEnd[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memTestEnd\[21\] " "No output dependent on input pin \"memTestEnd\[21\]\"" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511830919522 "|fluxoDeDados|memTestEnd[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memTestEnd\[22\] " "No output dependent on input pin \"memTestEnd\[22\]\"" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511830919522 "|fluxoDeDados|memTestEnd[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memTestEnd\[23\] " "No output dependent on input pin \"memTestEnd\[23\]\"" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511830919522 "|fluxoDeDados|memTestEnd[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memTestEnd\[24\] " "No output dependent on input pin \"memTestEnd\[24\]\"" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511830919522 "|fluxoDeDados|memTestEnd[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memTestEnd\[25\] " "No output dependent on input pin \"memTestEnd\[25\]\"" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511830919522 "|fluxoDeDados|memTestEnd[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memTestEnd\[26\] " "No output dependent on input pin \"memTestEnd\[26\]\"" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511830919522 "|fluxoDeDados|memTestEnd[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memTestEnd\[27\] " "No output dependent on input pin \"memTestEnd\[27\]\"" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511830919522 "|fluxoDeDados|memTestEnd[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memTestEnd\[28\] " "No output dependent on input pin \"memTestEnd\[28\]\"" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511830919522 "|fluxoDeDados|memTestEnd[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memTestEnd\[29\] " "No output dependent on input pin \"memTestEnd\[29\]\"" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511830919522 "|fluxoDeDados|memTestEnd[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memTestEnd\[30\] " "No output dependent on input pin \"memTestEnd\[30\]\"" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511830919522 "|fluxoDeDados|memTestEnd[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memTestEnd\[31\] " "No output dependent on input pin \"memTestEnd\[31\]\"" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511830919522 "|fluxoDeDados|memTestEnd[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1511830919522 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1472 " "Implemented 1472 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "38 " "Implemented 38 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1511830919523 ""} { "Info" "ICUT_CUT_TM_OPINS" "486 " "Implemented 486 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1511830919523 ""} { "Info" "ICUT_CUT_TM_LCELLS" "858 " "Implemented 858 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1511830919523 ""} { "Info" "ICUT_CUT_TM_RAMS" "90 " "Implemented 90 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1511830919523 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1511830919523 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 133 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 133 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "717 " "Peak virtual memory: 717 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511830919585 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 27 23:01:59 2017 " "Processing ended: Mon Nov 27 23:01:59 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511830919585 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511830919585 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511830919585 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1511830919585 ""}
