
led.elf:     file format elf32-littlearm

Disassembly of section .text:

00000000 <_start>:
   0:	e3a00207 	mov	r0, #1879048192	; 0x70000000
   4:	e3800013 	orr	r0, r0, #19	; 0x13
   8:	ee0f0f92 	mcr	15, 0, r0, cr15, cr2, {4}
   c:	e59f0010 	ldr	r0, [pc, #16]	; 24 <halt+0x4>
  10:	e3a01000 	mov	r1, #0	; 0x0
  14:	e5801000 	str	r1, [r0]
  18:	e3a0da02 	mov	sp, #8192	; 0x2000
  1c:	eb000016 	bl	7c <main>

00000020 <halt>:
  20:	eafffffe 	b	20 <halt>
  24:	7e004000 	.word	0x7e004000
  28:	00001741 	.word	0x00001741
  2c:	61656100 	.word	0x61656100
  30:	01006962 	.word	0x01006962
  34:	0000000d 	.word	0x0000000d
  38:	00543405 	.word	0x00543405
  3c:	01080206 	.word	0x01080206

00000040 <delay>:
  40:	e1a0c00d 	mov	ip, sp
  44:	e92dd800 	push	{fp, ip, lr, pc}
  48:	e24cb004 	sub	fp, ip, #4	; 0x4
  4c:	e24dd008 	sub	sp, sp, #8	; 0x8
  50:	e3a03801 	mov	r3, #65536	; 0x10000
  54:	e50b3010 	str	r3, [fp, #-16]
  58:	e51b3010 	ldr	r3, [fp, #-16]
  5c:	e2433001 	sub	r3, r3, #1	; 0x1
  60:	e50b3010 	str	r3, [fp, #-16]
  64:	e51b3010 	ldr	r3, [fp, #-16]
  68:	e3730001 	cmn	r3, #1	; 0x1
  6c:	1afffff9 	bne	58 <delay+0x18>
  70:	e24bd00c 	sub	sp, fp, #12	; 0xc
  74:	e89d6800 	ldm	sp, {fp, sp, lr}
  78:	e12fff1e 	bx	lr

0000007c <main>:
  7c:	e1a0c00d 	mov	ip, sp
  80:	e92dd800 	push	{fp, ip, lr, pc}
  84:	e24cb004 	sub	fp, ip, #4	; 0x4
  88:	e24dd008 	sub	sp, sp, #8	; 0x8
  8c:	e3a0347f 	mov	r3, #2130706432	; 0x7f000000
  90:	e2833b22 	add	r3, r3, #34816	; 0x8800
  94:	e2833020 	add	r3, r3, #32	; 0x20
  98:	e50b3014 	str	r3, [fp, #-20]
  9c:	e3a0347f 	mov	r3, #2130706432	; 0x7f000000
  a0:	e2833b22 	add	r3, r3, #34816	; 0x8800
  a4:	e2833024 	add	r3, r3, #36	; 0x24
  a8:	e50b3010 	str	r3, [fp, #-16]
  ac:	e51b2014 	ldr	r2, [fp, #-20]
  b0:	e3a03c11 	mov	r3, #4352	; 0x1100
  b4:	e2833011 	add	r3, r3, #17	; 0x11
  b8:	e5823000 	str	r3, [r2]
  bc:	e59f3044 	ldr	r3, [pc, #68]	; 108 <main+0x8c>
                         /* r3 = [0x108] = 0x0000010c  */
  c0:	e5933000 	ldr	r3, [r3]
                        /* r3 = [0x0000010c] = 0x0000000f = i */
  c4:	e1a02003 	mov	r2, r3
  c8:	e51b3010 	ldr	r3, [fp, #-16]
  cc:	e5832000 	str	r2, [r3]
  d0:	e59f3030 	ldr	r3, [pc, #48]	; 108 <main+0x8c>
  d4:	e5933000 	ldr	r3, [r3]
  d8:	e2832001 	add	r2, r3, #1	; 0x1
  dc:	e59f3024 	ldr	r3, [pc, #36]	; 108 <main+0x8c>
  e0:	e5832000 	str	r2, [r3]
  e4:	e59f301c 	ldr	r3, [pc, #28]	; 108 <main+0x8c>
  e8:	e5933000 	ldr	r3, [r3]
  ec:	e3530010 	cmp	r3, #16	; 0x10
  f0:	1a000002 	bne	100 <main+0x84>
  f4:	e59f200c 	ldr	r2, [pc, #12]	; 108 <main+0x8c>
  f8:	e3a03000 	mov	r3, #0	; 0x0
  fc:	e5823000 	str	r3, [r2]
 100:	ebffffce 	bl	40 <delay>
 104:	eaffffec 	b	bc <main+0x40>
 108:	0000010c 	.word	0x0000010c
Disassembly of section .data:

0000010c <i>:
 10c:	0000000f 	.word	0x0000000f

00000110 <j>:
 110:	12345678 	.word	0x12345678
Disassembly of section .bss:

00000114 <k>:
 114:	00000000 	.word	0x00000000

00000118 <g>:
 118:	00000000 	.word	0x00000000
Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 	undefined
   8:	2029554e 	eorcs	r5, r9, lr, asr #10
   c:	2e322e34 	mrccs	14, 1, r2, cr2, cr4, {1}
  10:	Address 0x00000010 is out of bounds.

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00001741 	andeq	r1, r0, r1, asr #14
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000000d 	andeq	r0, r0, sp
  10:	00543405 	subseq	r3, r4, r5, lsl #8
  14:	01080206 	tsteq	r8, r6, lsl #4
