# Reading D:/modeltech64_10.5/tcl/vsim/pref.tcl
# Reading C:/Users/xiaoqin/modelsim.tcl
# A bookmarks file was found in the current directory with 1 bookmark
# //  ModelSim SE-64 10.5 Feb 13 2016 
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do sdram_fifo_axi_run_msim_rtl_verilog.do
# if ![file isdirectory verilog_libs] {
# 	file mkdir verilog_libs
# }
# 
# vlib verilog_libs/altera_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_ver".
# vmap altera_ver ./verilog_libs/altera_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_ver ./verilog_libs/altera_ver 
# Modifying D:\Xilinx\Xlib\modelsim.ini
# vlog -vlog01compat -work altera_ver {d:/altera/13.0sp1/quartus/eda/sim_lib/altera_primitives.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 15:37:53 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work altera_ver d:/altera/13.0sp1/quartus/eda/sim_lib/altera_primitives.v 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_HIGH
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 15:37:53 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/lpm_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/lpm_ver".
# vmap lpm_ver ./verilog_libs/lpm_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap lpm_ver ./verilog_libs/lpm_ver 
# Modifying D:\Xilinx\Xlib\modelsim.ini
# vlog -vlog01compat -work lpm_ver {d:/altera/13.0sp1/quartus/eda/sim_lib/220model.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 15:37:53 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work lpm_ver d:/altera/13.0sp1/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 15:37:54 on Jul 26,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/sgate_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/sgate_ver".
# vmap sgate_ver ./verilog_libs/sgate_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap sgate_ver ./verilog_libs/sgate_ver 
# Modifying D:\Xilinx\Xlib\modelsim.ini
# vlog -vlog01compat -work sgate_ver {d:/altera/13.0sp1/quartus/eda/sim_lib/sgate.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 15:37:54 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work sgate_ver d:/altera/13.0sp1/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 15:37:54 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_mf_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_mf_ver".
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver 
# Modifying D:\Xilinx\Xlib\modelsim.ini
# vlog -vlog01compat -work altera_mf_ver {d:/altera/13.0sp1/quartus/eda/sim_lib/altera_mf.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 15:37:54 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work altera_mf_ver d:/altera/13.0sp1/quartus/eda/sim_lib/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 15:37:55 on Jul 26,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_lnsim_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_lnsim_ver".
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver 
# Modifying D:\Xilinx\Xlib\modelsim.ini
# vlog -sv -work altera_lnsim_ver {d:/altera/13.0sp1/quartus/eda/sim_lib/altera_lnsim.sv}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 15:37:55 on Jul 26,2023
# vlog -reportprogress 300 -sv -work altera_lnsim_ver d:/altera/13.0sp1/quartus/eda/sim_lib/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling module altera_pll
# -- Importing package altera_lnsim_functions
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module pll_dps_lcell_comb
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module altera_pll_reconfig_tasks
# 
# Top level modules:
# 	altera_pll
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# End time: 15:37:55 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/cycloneii_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/cycloneii_ver".
# vmap cycloneii_ver ./verilog_libs/cycloneii_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap cycloneii_ver ./verilog_libs/cycloneii_ver 
# Modifying D:\Xilinx\Xlib\modelsim.ini
# vlog -vlog01compat -work cycloneii_ver {d:/altera/13.0sp1/quartus/eda/sim_lib/cycloneii_atoms.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 15:37:56 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work cycloneii_ver d:/altera/13.0sp1/quartus/eda/sim_lib/cycloneii_atoms.v 
# -- Compiling UDP CYCLONEII_PRIM_DFFE
# -- Compiling UDP CYCLONEII_PRIM_DFFEAS
# -- Compiling UDP CYCLONEII_PRIM_DFFEAS_HIGH
# -- Compiling module cycloneii_dffe
# -- Compiling module cycloneii_mux21
# -- Compiling module cycloneii_mux41
# -- Compiling module cycloneii_and1
# -- Compiling module cycloneii_and16
# -- Compiling module cycloneii_bmux21
# -- Compiling module cycloneii_b17mux21
# -- Compiling module cycloneii_nmux21
# -- Compiling module cycloneii_b5mux21
# -- Compiling module cycloneii_ram_pulse_generator
# -- Compiling module cycloneii_ram_register
# -- Compiling module cycloneii_ram_block
# -- Compiling module cycloneii_jtag
# -- Compiling module cycloneii_crcblock
# -- Compiling module cycloneii_asmiblock
# -- Compiling module cycloneii_m_cntr
# -- Compiling module cycloneii_n_cntr
# -- Compiling module cycloneii_scale_cntr
# -- Compiling module cycloneii_pll_reg
# -- Compiling module cycloneii_pll
# -- Compiling module cycloneii_routing_wire
# -- Compiling module cycloneii_lcell_ff
# -- Compiling module cycloneii_lcell_comb
# -- Compiling module cycloneii_asynch_io
# -- Compiling module cycloneii_io
# -- Compiling module cycloneii_clk_delay_ctrl
# -- Compiling module cycloneii_clk_delay_cal_ctrl
# -- Compiling module cycloneii_ena_reg
# -- Compiling module cycloneii_clkctrl
# -- Compiling module cycloneii_mac_data_reg
# -- Compiling module cycloneii_mac_sign_reg
# -- Compiling module cycloneii_mac_mult_internal
# -- Compiling module cycloneii_mac_mult
# -- Compiling module cycloneii_mac_out
# 
# Top level modules:
# 	cycloneii_and1
# 	cycloneii_and16
# 	cycloneii_bmux21
# 	cycloneii_b17mux21
# 	cycloneii_nmux21
# 	cycloneii_b5mux21
# 	cycloneii_ram_block
# 	cycloneii_jtag
# 	cycloneii_crcblock
# 	cycloneii_asmiblock
# 	cycloneii_pll
# 	cycloneii_routing_wire
# 	cycloneii_lcell_ff
# 	cycloneii_lcell_comb
# 	cycloneii_io
# 	cycloneii_clk_delay_ctrl
# 	cycloneii_clk_delay_cal_ctrl
# 	cycloneii_clkctrl
# 	cycloneii_mac_mult
# 	cycloneii_mac_out
# End time: 15:37:56 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap work rtl_work 
# Modifying D:\Xilinx\Xlib\modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src {D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_model_plus.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 15:37:56 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_model_plus.v 
# -- Compiling module sdram_model_plus
# 
# Top level modules:
# 	sdram_model_plus
# End time: 15:37:56 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src {D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 15:37:56 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v 
# -- Compiling module sdram_pro_top
# 
# Top level modules:
# 	sdram_pro_top
# End time: 15:37:56 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src {D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_master.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 15:37:56 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_master.v 
# -- Compiling module sdram_pro_axi_master
# 
# Top level modules:
# 	sdram_pro_axi_master
# End time: 15:37:56 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src {D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_slave.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 15:37:56 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_slave.v 
# -- Compiling module sdram_pro_axi_slave
# 
# Top level modules:
# 	sdram_pro_axi_slave
# End time: 15:37:57 on Jul 26,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src {D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/defines.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 15:37:57 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/defines.v 
# End time: 15:37:57 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip {D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/write_fifo.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 15:37:57 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip" D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/write_fifo.v 
# -- Compiling module write_fifo
# 
# Top level modules:
# 	write_fifo
# End time: 15:37:57 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip {D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/read_fifo.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 15:37:57 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip" D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/read_fifo.v 
# -- Compiling module read_fifo
# 
# Top level modules:
# 	read_fifo
# End time: 15:37:57 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src {D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 15:37:57 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v 
# -- Compiling module sdram_pro_axi_top
# ** Warning: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v(273): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	sdram_pro_axi_top
# End time: 15:37:57 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src {D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 15:37:58 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v 
# -- Compiling module sdram_pro_sdram_ctrl
# 
# Top level modules:
# 	sdram_pro_sdram_ctrl
# End time: 15:37:58 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src {D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_fifo_ctrl.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 15:37:58 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_fifo_ctrl.v 
# -- Compiling module sdram_pro_fifo_ctrl
# 
# Top level modules:
# 	sdram_pro_fifo_ctrl
# End time: 15:37:58 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src {D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 15:37:58 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v 
# -- Compiling module sdram_pro_write
# 
# Top level modules:
# 	sdram_pro_write
# End time: 15:37:58 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src {D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 15:37:58 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v 
# -- Compiling module sdram_pro_read
# 
# Top level modules:
# 	sdram_pro_read
# End time: 15:37:58 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src {D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_init.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 15:37:58 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_init.v 
# -- Compiling module sdram_pro_init
# 
# Top level modules:
# 	sdram_pro_init
# End time: 15:37:58 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src {D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_autorefresh.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 15:37:58 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_autorefresh.v 
# -- Compiling module sdram_pro_autorefresh
# 
# Top level modules:
# 	sdram_pro_autorefresh
# End time: 15:37:58 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src {D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_arbit.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 15:37:59 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_arbit.v 
# -- Compiling module sdram_pro_arbit
# 
# Top level modules:
# 	sdram_pro_arbit
# End time: 15:37:59 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src {D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top_tb.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 15:37:59 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top_tb.v 
# -- Compiling module sdram_pro_axi_top_tb
# 
# Top level modules:
# 	sdram_pro_axi_top_tb
# End time: 15:37:59 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs="+acc"  sdram_pro_axi_top_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs=""+acc"" sdram_pro_axi_top_tb 
# Start time: 15:37:59 on Jul 26,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_model_plus.v(867): (vopt-2697) MSB of part-select into 'Dq_dqm' is out of bounds.
# ** Warning: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_model_plus.v(867): (vopt-2697) LSB of part-select into 'Dq_dqm' is out of bounds.
# ** Warning: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_model_plus.v(868): (vopt-2697) MSB of part-select into 'Dq_dqm' is out of bounds.
# ** Warning: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_model_plus.v(868): (vopt-2697) LSB of part-select into 'Dq_dqm' is out of bounds.
# ** Note: (vopt-143) Recognized 1 FSM in module "sdram_pro_axi_master(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "sdram_pro_read(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "sdram_pro_write(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "sdram_pro_init(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "sdram_pro_autorefresh(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "sdram_pro_arbit(fast)".
# Loading work.sdram_pro_axi_top_tb(fast)
# Loading work.sdram_pro_axi_top(fast)
# Loading work.sdram_pro_top(fast)
# Loading work.sdram_pro_fifo_ctrl(fast)
# Loading work.write_fifo(fast)
# Loading altera_mf_ver.dcfifo(fast)
# Loading altera_mf_ver.dcfifo_mixed_widths(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.dcfifo_async(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast__2)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__2)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__3)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__4)
# Loading altera_mf_ver.dcfifo_fefifo(fast)
# Loading altera_mf_ver.dcfifo_fefifo(fast__1)
# Loading altera_mf_ver.dcfifo_low_latency(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION(fast)
# Loading altera_mf_ver.dcfifo_dffpipe(fast)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__1)
# Loading work.read_fifo(fast)
# Loading altera_mf_ver.dcfifo(fast__1)
# Loading altera_mf_ver.dcfifo_mixed_widths(fast__1)
# Loading altera_mf_ver.dcfifo_low_latency(fast__1)
# Loading work.sdram_pro_sdram_ctrl(fast)
# Loading work.sdram_pro_arbit(fast)
# Loading work.sdram_pro_init(fast)
# Loading work.sdram_pro_autorefresh(fast)
# Loading work.sdram_pro_write(fast)
# Loading work.sdram_pro_read(fast)
# Loading work.sdram_pro_axi_slave(fast)
# Loading work.sdram_pro_axi_master(fast)
# Loading work.sdram_model_plus(fast)
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top_tb.v(65): [PCDPC] - Port size (23) does not match connection size (1) for port 'addr'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v(110): [PCDPC] - Port size (10) does not match connection size (8) for port 'WR_BURST_LEN'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v(110): [PCDPC] - Port size (10) does not match connection size (8) for port 'RD_BURST_LEN'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(22).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(161): [PCDPC] - Port size (8) does not match connection size (10) for port 'wr_burst_len'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst/U_sdram_pro_write File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(183): [PCDPC] - Port size (8) does not match connection size (10) for port 'rd_burst_len'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst/U_sdram_pro_read File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v
# A bookmarks file was found in the current directory with 1 bookmark
# 
# add wave *
# Bookmark(s) were restored for window "Wave"
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# at time    200230 ns PRE  : Bank = ALL
# at time    200250 ns PRE  : Bank = ALL
# at time    200270 ns AREF : Auto Refresh
# at time    200370 ns AREF : Auto Refresh
# at time    200470 ns LMR  : Load Mode Register
#                             CAS Latency      = 3
#                             Burst Length     = Full
#                             Burst Type       = Sequential
#                             Write Burst Mode = Programmed Burst Length
# at time    200750 ns PRE  : Bank = ALL
# at time    200770 ns PRE  : Bank = ALL
# at time    200790 ns PRE  : Bank = ALL
# at time    200810 ns ACT  : Bank = 0 Row =    0
# at time    200910 ns WRITE: Bank = 0 Row =    0, Col =   0, Data =     1, Dqm = 0000
# at time    200930 ns WRITE: Bank = 0 Row =    0, Col =   1, Data =     2, Dqm = 0000
# at time    200950 ns WRITE: Bank = 0 Row =    0, Col =   2, Data =     3, Dqm = 0000
# at time    200970 ns WRITE: Bank = 0 Row =    0, Col =   3, Data =     4, Dqm = 0000
# at time    200990 ns WRITE: Bank = 0 Row =    0, Col =   4, Data =     5, Dqm = 0000
# at time    201010 ns WRITE: Bank = 0 Row =    0, Col =   5, Data =     6, Dqm = 0000
# at time    201030 ns WRITE: Bank = 0 Row =    0, Col =   6, Data =     7, Dqm = 0000
# at time    201050 ns WRITE: Bank = 0 Row =    0, Col =   7, Data =     8, Dqm = 0000
# at time    201070 ns WRITE: Bank = 0 Row =    0, Col =   8, Data =     9, Dqm = 0000
# at time    201090 ns WRITE: Bank = 0 Row =    0, Col =   9, Data =    10, Dqm = 0000
# at time    201110 ns WRITE: Bank = 0 Row =    0, Col =  10, Data =    11, Dqm = 0000
# at time    201130 ns WRITE: Bank = 0 Row =    0, Col =  11, Data =    12, Dqm = 0000
# at time    201150 ns WRITE: Bank = 0 Row =    0, Col =  12, Data =    13, Dqm = 0000
# at time    201170 ns WRITE: Bank = 0 Row =    0, Col =  13, Data =    14, Dqm = 0000
# at time    201190 ns WRITE: Bank = 0 Row =    0, Col =  14, Data =    15, Dqm = 0000
# at time    201210 ns WRITE: Bank = 0 Row =    0, Col =  15, Data =    16, Dqm = 0000
# at time    201230 ns BST  : Burst Terminate
# at time    201250 ns BST  : Burst Terminate
# at time    201270 ns PRE  : Bank = ALL
# at time    201390 ns ACT  : Bank = 0 Row =    0
# at time    201537 ns READ : Bank = 0 Row =    0, Col =   0, Data =     1, Dqm = 0000
# at time    201557 ns READ : Bank = 0 Row =    0, Col =   1, Data =     2, Dqm = 0000
# at time    201577 ns READ : Bank = 0 Row =    0, Col =   2, Data =     3, Dqm = 0000
# at time    201597 ns READ : Bank = 0 Row =    0, Col =   3, Data =     4, Dqm = 0000
# at time    201617 ns READ : Bank = 0 Row =    0, Col =   4, Data =     5, Dqm = 0000
# at time    201637 ns READ : Bank = 0 Row =    0, Col =   5, Data =     6, Dqm = 0000
# at time    201657 ns READ : Bank = 0 Row =    0, Col =   6, Data =     7, Dqm = 0000
# at time    201677 ns READ : Bank = 0 Row =    0, Col =   7, Data =     8, Dqm = 0000
# at time    201697 ns READ : Bank = 0 Row =    0, Col =   8, Data =     9, Dqm = 0000
# at time    201717 ns READ : Bank = 0 Row =    0, Col =   9, Data =    10, Dqm = 0000
# at time    201737 ns READ : Bank = 0 Row =    0, Col =  10, Data =    11, Dqm = 0000
# at time    201757 ns READ : Bank = 0 Row =    0, Col =  11, Data =    12, Dqm = 0000
# at time    201777 ns READ : Bank = 0 Row =    0, Col =  12, Data =    13, Dqm = 0000
# at time    201797 ns READ : Bank = 0 Row =    0, Col =  13, Data =    14, Dqm = 0000
# at time    201810 ns BST  : Burst Terminate
# at time    201817 ns READ : Bank = 0 Row =    0, Col =  14, Data =    15, Dqm = 0000
# at time    201837 ns READ : Bank = 0 Row =    0, Col =  15, Data =    16, Dqm = 0000
# at time    201890 ns BST  : Burst Terminate
# at time    201910 ns PRE  : Bank = ALL
# at time    215570 ns PRE  : Bank = ALL
# at time    215590 ns PRE  : Bank = ALL
# at time    215610 ns AREF : Auto Refresh
# at time    230570 ns PRE  : Bank = ALL
# at time    230590 ns PRE  : Bank = ALL
# at time    230610 ns AREF : Auto Refresh
# at time    245570 ns PRE  : Bank = ALL
# at time    245590 ns PRE  : Bank = ALL
# at time    245610 ns AREF : Auto Refresh
# at time    260570 ns PRE  : Bank = ALL
# at time    260590 ns PRE  : Bank = ALL
# at time    260610 ns AREF : Auto Refresh
# at time    275570 ns PRE  : Bank = ALL
# at time    275590 ns PRE  : Bank = ALL
# at time    275610 ns AREF : Auto Refresh
# at time    290570 ns PRE  : Bank = ALL
# at time    290590 ns PRE  : Bank = ALL
# at time    290610 ns AREF : Auto Refresh
# at time    305570 ns PRE  : Bank = ALL
# at time    305590 ns PRE  : Bank = ALL
# at time    305610 ns AREF : Auto Refresh
# at time    320570 ns PRE  : Bank = ALL
# at time    320590 ns PRE  : Bank = ALL
# at time    320610 ns AREF : Auto Refresh
# at time    335570 ns PRE  : Bank = ALL
# at time    335590 ns PRE  : Bank = ALL
# at time    335610 ns AREF : Auto Refresh
# at time    350570 ns PRE  : Bank = ALL
# at time    350590 ns PRE  : Bank = ALL
# at time    350610 ns AREF : Auto Refresh
# at time    365570 ns PRE  : Bank = ALL
# at time    365590 ns PRE  : Bank = ALL
# at time    365610 ns AREF : Auto Refresh
# at time    380570 ns PRE  : Bank = ALL
# at time    380590 ns PRE  : Bank = ALL
# at time    380610 ns AREF : Auto Refresh
# at time    395570 ns PRE  : Bank = ALL
# at time    395590 ns PRE  : Bank = ALL
# at time    395610 ns AREF : Auto Refresh
# at time    410570 ns PRE  : Bank = ALL
# at time    410590 ns PRE  : Bank = ALL
# at time    410610 ns AREF : Auto Refresh
# at time    425570 ns PRE  : Bank = ALL
# at time    425590 ns PRE  : Bank = ALL
# at time    425610 ns AREF : Auto Refresh
# at time    440570 ns PRE  : Bank = ALL
# at time    440590 ns PRE  : Bank = ALL
# at time    440610 ns AREF : Auto Refresh
# at time    455570 ns PRE  : Bank = ALL
# at time    455590 ns PRE  : Bank = ALL
# at time    455610 ns AREF : Auto Refresh
# at time    470570 ns PRE  : Bank = ALL
# at time    470590 ns PRE  : Bank = ALL
# at time    470610 ns AREF : Auto Refresh
# at time    485570 ns PRE  : Bank = ALL
# at time    485590 ns PRE  : Bank = ALL
# at time    485610 ns AREF : Auto Refresh
# at time    500570 ns PRE  : Bank = ALL
# at time    500590 ns PRE  : Bank = ALL
# at time    500610 ns AREF : Auto Refresh
# at time    515570 ns PRE  : Bank = ALL
# at time    515590 ns PRE  : Bank = ALL
# at time    515610 ns AREF : Auto Refresh
# at time    530570 ns PRE  : Bank = ALL
# at time    530590 ns PRE  : Bank = ALL
# at time    530610 ns AREF : Auto Refresh
# at time    545570 ns PRE  : Bank = ALL
# at time    545590 ns PRE  : Bank = ALL
# at time    545610 ns AREF : Auto Refresh
# at time    560570 ns PRE  : Bank = ALL
# at time    560590 ns PRE  : Bank = ALL
# at time    560610 ns AREF : Auto Refresh
# at time    575570 ns PRE  : Bank = ALL
# at time    575590 ns PRE  : Bank = ALL
# at time    575610 ns AREF : Auto Refresh
# at time    590570 ns PRE  : Bank = ALL
# at time    590590 ns PRE  : Bank = ALL
# at time    590610 ns AREF : Auto Refresh
# at time    605570 ns PRE  : Bank = ALL
# at time    605590 ns PRE  : Bank = ALL
# at time    605610 ns AREF : Auto Refresh
# at time    620570 ns PRE  : Bank = ALL
# at time    620590 ns PRE  : Bank = ALL
# at time    620610 ns AREF : Auto Refresh
# at time    635570 ns PRE  : Bank = ALL
# at time    635590 ns PRE  : Bank = ALL
# at time    635610 ns AREF : Auto Refresh
# at time    650570 ns PRE  : Bank = ALL
# at time    650590 ns PRE  : Bank = ALL
# at time    650610 ns AREF : Auto Refresh
# at time    665570 ns PRE  : Bank = ALL
# at time    665590 ns PRE  : Bank = ALL
# at time    665610 ns AREF : Auto Refresh
# at time    680570 ns PRE  : Bank = ALL
# at time    680590 ns PRE  : Bank = ALL
# at time    680610 ns AREF : Auto Refresh
# at time    695570 ns PRE  : Bank = ALL
# at time    695590 ns PRE  : Bank = ALL
# at time    695610 ns AREF : Auto Refresh
# at time    710570 ns PRE  : Bank = ALL
# at time    710590 ns PRE  : Bank = ALL
# at time    710610 ns AREF : Auto Refresh
# at time    725570 ns PRE  : Bank = ALL
# at time    725590 ns PRE  : Bank = ALL
# at time    725610 ns AREF : Auto Refresh
# at time    740570 ns PRE  : Bank = ALL
# at time    740590 ns PRE  : Bank = ALL
# at time    740610 ns AREF : Auto Refresh
# at time    755570 ns PRE  : Bank = ALL
# at time    755590 ns PRE  : Bank = ALL
# at time    755610 ns AREF : Auto Refresh
# at time    770570 ns PRE  : Bank = ALL
# at time    770590 ns PRE  : Bank = ALL
# at time    770610 ns AREF : Auto Refresh
# at time    785570 ns PRE  : Bank = ALL
# at time    785590 ns PRE  : Bank = ALL
# at time    785610 ns AREF : Auto Refresh
# at time    800570 ns PRE  : Bank = ALL
# at time    800590 ns PRE  : Bank = ALL
# at time    800610 ns AREF : Auto Refresh
# at time    815570 ns PRE  : Bank = ALL
# at time    815590 ns PRE  : Bank = ALL
# at time    815610 ns AREF : Auto Refresh
# at time    830570 ns PRE  : Bank = ALL
# at time    830590 ns PRE  : Bank = ALL
# at time    830610 ns AREF : Auto Refresh
# at time    845570 ns PRE  : Bank = ALL
# at time    845590 ns PRE  : Bank = ALL
# at time    845610 ns AREF : Auto Refresh
# at time    860570 ns PRE  : Bank = ALL
# at time    860590 ns PRE  : Bank = ALL
# at time    860610 ns AREF : Auto Refresh
# at time    875570 ns PRE  : Bank = ALL
# at time    875590 ns PRE  : Bank = ALL
# at time    875610 ns AREF : Auto Refresh
# at time    890570 ns PRE  : Bank = ALL
# at time    890590 ns PRE  : Bank = ALL
# at time    890610 ns AREF : Auto Refresh
# at time    905570 ns PRE  : Bank = ALL
# at time    905590 ns PRE  : Bank = ALL
# at time    905610 ns AREF : Auto Refresh
# at time    920570 ns PRE  : Bank = ALL
# at time    920590 ns PRE  : Bank = ALL
# at time    920610 ns AREF : Auto Refresh
# at time    935570 ns PRE  : Bank = ALL
# at time    935590 ns PRE  : Bank = ALL
# at time    935610 ns AREF : Auto Refresh
# at time    950570 ns PRE  : Bank = ALL
# at time    950590 ns PRE  : Bank = ALL
# at time    950610 ns AREF : Auto Refresh
# at time    965570 ns PRE  : Bank = ALL
# at time    965590 ns PRE  : Bank = ALL
# at time    965610 ns AREF : Auto Refresh
# at time    980570 ns PRE  : Bank = ALL
# at time    980590 ns PRE  : Bank = ALL
# at time    980610 ns AREF : Auto Refresh
# at time    995570 ns PRE  : Bank = ALL
# at time    995590 ns PRE  : Bank = ALL
# at time    995610 ns AREF : Auto Refresh
# at time   1010570 ns PRE  : Bank = ALL
# at time   1010590 ns PRE  : Bank = ALL
# at time   1010610 ns AREF : Auto Refresh
# at time   1025570 ns PRE  : Bank = ALL
# at time   1025590 ns PRE  : Bank = ALL
# at time   1025610 ns AREF : Auto Refresh
# at time   1040570 ns PRE  : Bank = ALL
# at time   1040590 ns PRE  : Bank = ALL
# at time   1040610 ns AREF : Auto Refresh
# at time   1055570 ns PRE  : Bank = ALL
# at time   1055590 ns PRE  : Bank = ALL
# at time   1055610 ns AREF : Auto Refresh
# at time   1070570 ns PRE  : Bank = ALL
# at time   1070590 ns PRE  : Bank = ALL
# at time   1070610 ns AREF : Auto Refresh
# at time   1085570 ns PRE  : Bank = ALL
# at time   1085590 ns PRE  : Bank = ALL
# at time   1085610 ns AREF : Auto Refresh
# at time   1100570 ns PRE  : Bank = ALL
# at time   1100590 ns PRE  : Bank = ALL
# at time   1100610 ns AREF : Auto Refresh
# at time   1115570 ns PRE  : Bank = ALL
# at time   1115590 ns PRE  : Bank = ALL
# at time   1115610 ns AREF : Auto Refresh
# at time   1130570 ns PRE  : Bank = ALL
# at time   1130590 ns PRE  : Bank = ALL
# at time   1130610 ns AREF : Auto Refresh
# at time   1145570 ns PRE  : Bank = ALL
# at time   1145590 ns PRE  : Bank = ALL
# at time   1145610 ns AREF : Auto Refresh
# at time   1160570 ns PRE  : Bank = ALL
# at time   1160590 ns PRE  : Bank = ALL
# at time   1160610 ns AREF : Auto Refresh
# at time   1175570 ns PRE  : Bank = ALL
# at time   1175590 ns PRE  : Bank = ALL
# at time   1175610 ns AREF : Auto Refresh
# at time   1190570 ns PRE  : Bank = ALL
# at time   1190590 ns PRE  : Bank = ALL
# at time   1190610 ns AREF : Auto Refresh
# at time   1205570 ns PRE  : Bank = ALL
# at time   1205590 ns PRE  : Bank = ALL
# at time   1205610 ns AREF : Auto Refresh
# at time   1220570 ns PRE  : Bank = ALL
# at time   1220590 ns PRE  : Bank = ALL
# at time   1220610 ns AREF : Auto Refresh
# at time   1235570 ns PRE  : Bank = ALL
# at time   1235590 ns PRE  : Bank = ALL
# at time   1235610 ns AREF : Auto Refresh
# at time   1250570 ns PRE  : Bank = ALL
# at time   1250590 ns PRE  : Bank = ALL
# at time   1250610 ns AREF : Auto Refresh
# at time   1265570 ns PRE  : Bank = ALL
# at time   1265590 ns PRE  : Bank = ALL
# at time   1265610 ns AREF : Auto Refresh
# at time   1280570 ns PRE  : Bank = ALL
# at time   1280590 ns PRE  : Bank = ALL
# at time   1280610 ns AREF : Auto Refresh
# at time   1295570 ns PRE  : Bank = ALL
# at time   1295590 ns PRE  : Bank = ALL
# at time   1295610 ns AREF : Auto Refresh
# at time   1310570 ns PRE  : Bank = ALL
# at time   1310590 ns PRE  : Bank = ALL
# at time   1310610 ns AREF : Auto Refresh
# at time   1325570 ns PRE  : Bank = ALL
# at time   1325590 ns PRE  : Bank = ALL
# at time   1325610 ns AREF : Auto Refresh
# at time   1340570 ns PRE  : Bank = ALL
# at time   1340590 ns PRE  : Bank = ALL
# at time   1340610 ns AREF : Auto Refresh
# at time   1355570 ns PRE  : Bank = ALL
# at time   1355590 ns PRE  : Bank = ALL
# at time   1355610 ns AREF : Auto Refresh
# at time   1370570 ns PRE  : Bank = ALL
# at time   1370590 ns PRE  : Bank = ALL
# at time   1370610 ns AREF : Auto Refresh
# at time   1385570 ns PRE  : Bank = ALL
# at time   1385590 ns PRE  : Bank = ALL
# at time   1385610 ns AREF : Auto Refresh
# at time   1400570 ns PRE  : Bank = ALL
# at time   1400590 ns PRE  : Bank = ALL
# at time   1400610 ns AREF : Auto Refresh
# at time   1415570 ns PRE  : Bank = ALL
# at time   1415590 ns PRE  : Bank = ALL
# at time   1415610 ns AREF : Auto Refresh
# at time   1430570 ns PRE  : Bank = ALL
# at time   1430590 ns PRE  : Bank = ALL
# at time   1430610 ns AREF : Auto Refresh
# at time   1445570 ns PRE  : Bank = ALL
# at time   1445590 ns PRE  : Bank = ALL
# at time   1445610 ns AREF : Auto Refresh
# at time   1460570 ns PRE  : Bank = ALL
# at time   1460590 ns PRE  : Bank = ALL
# at time   1460610 ns AREF : Auto Refresh
# at time   1475570 ns PRE  : Bank = ALL
# at time   1475590 ns PRE  : Bank = ALL
# at time   1475610 ns AREF : Auto Refresh
# at time   1490570 ns PRE  : Bank = ALL
# at time   1490590 ns PRE  : Bank = ALL
# at time   1490610 ns AREF : Auto Refresh
# at time   1505570 ns PRE  : Bank = ALL
# at time   1505590 ns PRE  : Bank = ALL
# at time   1505610 ns AREF : Auto Refresh
# at time   1520570 ns PRE  : Bank = ALL
# at time   1520590 ns PRE  : Bank = ALL
# at time   1520610 ns AREF : Auto Refresh
# at time   1535570 ns PRE  : Bank = ALL
# at time   1535590 ns PRE  : Bank = ALL
# at time   1535610 ns AREF : Auto Refresh
# at time   1550570 ns PRE  : Bank = ALL
# at time   1550590 ns PRE  : Bank = ALL
# at time   1550610 ns AREF : Auto Refresh
# at time   1565570 ns PRE  : Bank = ALL
# at time   1565590 ns PRE  : Bank = ALL
# at time   1565610 ns AREF : Auto Refresh
# at time   1580570 ns PRE  : Bank = ALL
# at time   1580590 ns PRE  : Bank = ALL
# at time   1580610 ns AREF : Auto Refresh
# at time   1595570 ns PRE  : Bank = ALL
# at time   1595590 ns PRE  : Bank = ALL
# at time   1595610 ns AREF : Auto Refresh
# at time   1610570 ns PRE  : Bank = ALL
# at time   1610590 ns PRE  : Bank = ALL
# at time   1610610 ns AREF : Auto Refresh
# at time   1625570 ns PRE  : Bank = ALL
# at time   1625590 ns PRE  : Bank = ALL
# at time   1625610 ns AREF : Auto Refresh
# at time   1640570 ns PRE  : Bank = ALL
# at time   1640590 ns PRE  : Bank = ALL
# at time   1640610 ns AREF : Auto Refresh
# at time   1655570 ns PRE  : Bank = ALL
# at time   1655590 ns PRE  : Bank = ALL
# at time   1655610 ns AREF : Auto Refresh
# at time   1670570 ns PRE  : Bank = ALL
# at time   1670590 ns PRE  : Bank = ALL
# at time   1670610 ns AREF : Auto Refresh
# at time   1685570 ns PRE  : Bank = ALL
# at time   1685590 ns PRE  : Bank = ALL
# at time   1685610 ns AREF : Auto Refresh
# at time   1700570 ns PRE  : Bank = ALL
# at time   1700590 ns PRE  : Bank = ALL
# at time   1700610 ns AREF : Auto Refresh
# at time   1715570 ns PRE  : Bank = ALL
# at time   1715590 ns PRE  : Bank = ALL
# at time   1715610 ns AREF : Auto Refresh
# at time   1730570 ns PRE  : Bank = ALL
# at time   1730590 ns PRE  : Bank = ALL
# at time   1730610 ns AREF : Auto Refresh
# at time   1745570 ns PRE  : Bank = ALL
# at time   1745590 ns PRE  : Bank = ALL
# at time   1745610 ns AREF : Auto Refresh
# at time   1760570 ns PRE  : Bank = ALL
# at time   1760590 ns PRE  : Bank = ALL
# at time   1760610 ns AREF : Auto Refresh
# at time   1775570 ns PRE  : Bank = ALL
# at time   1775590 ns PRE  : Bank = ALL
# at time   1775610 ns AREF : Auto Refresh
# at time   1790570 ns PRE  : Bank = ALL
# at time   1790590 ns PRE  : Bank = ALL
# at time   1790610 ns AREF : Auto Refresh
# at time   1805570 ns PRE  : Bank = ALL
# at time   1805590 ns PRE  : Bank = ALL
# at time   1805610 ns AREF : Auto Refresh
# at time   1820570 ns PRE  : Bank = ALL
# at time   1820590 ns PRE  : Bank = ALL
# at time   1820610 ns AREF : Auto Refresh
# at time   1835570 ns PRE  : Bank = ALL
# at time   1835590 ns PRE  : Bank = ALL
# at time   1835610 ns AREF : Auto Refresh
# at time   1850570 ns PRE  : Bank = ALL
# at time   1850590 ns PRE  : Bank = ALL
# at time   1850610 ns AREF : Auto Refresh
# at time   1865570 ns PRE  : Bank = ALL
# at time   1865590 ns PRE  : Bank = ALL
# at time   1865610 ns AREF : Auto Refresh
# at time   1880570 ns PRE  : Bank = ALL
# at time   1880590 ns PRE  : Bank = ALL
# at time   1880610 ns AREF : Auto Refresh
# at time   1895570 ns PRE  : Bank = ALL
# at time   1895590 ns PRE  : Bank = ALL
# at time   1895610 ns AREF : Auto Refresh
# at time   1910570 ns PRE  : Bank = ALL
# at time   1910590 ns PRE  : Bank = ALL
# at time   1910610 ns AREF : Auto Refresh
# at time   1925570 ns PRE  : Bank = ALL
# at time   1925590 ns PRE  : Bank = ALL
# at time   1925610 ns AREF : Auto Refresh
# at time   1940570 ns PRE  : Bank = ALL
# at time   1940590 ns PRE  : Bank = ALL
# at time   1940610 ns AREF : Auto Refresh
# at time   1955570 ns PRE  : Bank = ALL
# at time   1955590 ns PRE  : Bank = ALL
# at time   1955610 ns AREF : Auto Refresh
# at time   1970570 ns PRE  : Bank = ALL
# at time   1970590 ns PRE  : Bank = ALL
# at time   1970610 ns AREF : Auto Refresh
# at time   1985570 ns PRE  : Bank = ALL
# at time   1985590 ns PRE  : Bank = ALL
# at time   1985610 ns AREF : Auto Refresh
# at time   2000570 ns PRE  : Bank = ALL
# at time   2000590 ns PRE  : Bank = ALL
# at time   2000610 ns AREF : Auto Refresh
# at time   2015570 ns PRE  : Bank = ALL
# at time   2015590 ns PRE  : Bank = ALL
# at time   2015610 ns AREF : Auto Refresh
# at time   2030570 ns PRE  : Bank = ALL
# at time   2030590 ns PRE  : Bank = ALL
# at time   2030610 ns AREF : Auto Refresh
# at time   2045570 ns PRE  : Bank = ALL
# at time   2045590 ns PRE  : Bank = ALL
# at time   2045610 ns AREF : Auto Refresh
# at time   2060570 ns PRE  : Bank = ALL
# at time   2060590 ns PRE  : Bank = ALL
# at time   2060610 ns AREF : Auto Refresh
# at time   2075570 ns PRE  : Bank = ALL
# at time   2075590 ns PRE  : Bank = ALL
# at time   2075610 ns AREF : Auto Refresh
# at time   2090570 ns PRE  : Bank = ALL
# at time   2090590 ns PRE  : Bank = ALL
# at time   2090610 ns AREF : Auto Refresh
# at time   2105570 ns PRE  : Bank = ALL
# at time   2105590 ns PRE  : Bank = ALL
# at time   2105610 ns AREF : Auto Refresh
# at time   2120570 ns PRE  : Bank = ALL
# at time   2120590 ns PRE  : Bank = ALL
# at time   2120610 ns AREF : Auto Refresh
# at time   2135570 ns PRE  : Bank = ALL
# at time   2135590 ns PRE  : Bank = ALL
# at time   2135610 ns AREF : Auto Refresh
# at time   2150570 ns PRE  : Bank = ALL
# at time   2150590 ns PRE  : Bank = ALL
# at time   2150610 ns AREF : Auto Refresh
# at time   2165570 ns PRE  : Bank = ALL
# at time   2165590 ns PRE  : Bank = ALL
# at time   2165610 ns AREF : Auto Refresh
# at time   2180570 ns PRE  : Bank = ALL
# at time   2180590 ns PRE  : Bank = ALL
# at time   2180610 ns AREF : Auto Refresh
# at time   2195570 ns PRE  : Bank = ALL
# at time   2195590 ns PRE  : Bank = ALL
# at time   2195610 ns AREF : Auto Refresh
# at time   2210570 ns PRE  : Bank = ALL
# at time   2210590 ns PRE  : Bank = ALL
# at time   2210610 ns AREF : Auto Refresh
# at time   2225570 ns PRE  : Bank = ALL
# at time   2225590 ns PRE  : Bank = ALL
# at time   2225610 ns AREF : Auto Refresh
# at time   2240570 ns PRE  : Bank = ALL
# at time   2240590 ns PRE  : Bank = ALL
# at time   2240610 ns AREF : Auto Refresh
# at time   2255570 ns PRE  : Bank = ALL
# at time   2255590 ns PRE  : Bank = ALL
# at time   2255610 ns AREF : Auto Refresh
# at time   2270570 ns PRE  : Bank = ALL
# at time   2270590 ns PRE  : Bank = ALL
# at time   2270610 ns AREF : Auto Refresh
# at time   2285570 ns PRE  : Bank = ALL
# at time   2285590 ns PRE  : Bank = ALL
# at time   2285610 ns AREF : Auto Refresh
# at time   2300570 ns PRE  : Bank = ALL
# at time   2300590 ns PRE  : Bank = ALL
# at time   2300610 ns AREF : Auto Refresh
# at time   2315570 ns PRE  : Bank = ALL
# at time   2315590 ns PRE  : Bank = ALL
# at time   2315610 ns AREF : Auto Refresh
# at time   2330570 ns PRE  : Bank = ALL
# at time   2330590 ns PRE  : Bank = ALL
# at time   2330610 ns AREF : Auto Refresh
# at time   2345570 ns PRE  : Bank = ALL
# at time   2345590 ns PRE  : Bank = ALL
# at time   2345610 ns AREF : Auto Refresh
# at time   2360570 ns PRE  : Bank = ALL
# at time   2360590 ns PRE  : Bank = ALL
# at time   2360610 ns AREF : Auto Refresh
# at time   2375570 ns PRE  : Bank = ALL
# at time   2375590 ns PRE  : Bank = ALL
# at time   2375610 ns AREF : Auto Refresh
# at time   2390570 ns PRE  : Bank = ALL
# at time   2390590 ns PRE  : Bank = ALL
# at time   2390610 ns AREF : Auto Refresh
# at time   2405570 ns PRE  : Bank = ALL
# at time   2405590 ns PRE  : Bank = ALL
# at time   2405610 ns AREF : Auto Refresh
# at time   2420570 ns PRE  : Bank = ALL
# at time   2420590 ns PRE  : Bank = ALL
# at time   2420610 ns AREF : Auto Refresh
# at time   2435570 ns PRE  : Bank = ALL
# at time   2435590 ns PRE  : Bank = ALL
# at time   2435610 ns AREF : Auto Refresh
# at time   2450570 ns PRE  : Bank = ALL
# at time   2450590 ns PRE  : Bank = ALL
# at time   2450610 ns AREF : Auto Refresh
# at time   2465570 ns PRE  : Bank = ALL
# at time   2465590 ns PRE  : Bank = ALL
# at time   2465610 ns AREF : Auto Refresh
# at time   2480570 ns PRE  : Bank = ALL
# at time   2480590 ns PRE  : Bank = ALL
# at time   2480610 ns AREF : Auto Refresh
# at time   2495570 ns PRE  : Bank = ALL
# at time   2495590 ns PRE  : Bank = ALL
# at time   2495610 ns AREF : Auto Refresh
# at time   2510570 ns PRE  : Bank = ALL
# at time   2510590 ns PRE  : Bank = ALL
# at time   2510610 ns AREF : Auto Refresh
# at time   2525570 ns PRE  : Bank = ALL
# at time   2525590 ns PRE  : Bank = ALL
# at time   2525610 ns AREF : Auto Refresh
# at time   2540570 ns PRE  : Bank = ALL
# at time   2540590 ns PRE  : Bank = ALL
# at time   2540610 ns AREF : Auto Refresh
# at time   2555570 ns PRE  : Bank = ALL
# at time   2555590 ns PRE  : Bank = ALL
# at time   2555610 ns AREF : Auto Refresh
# at time   2570570 ns PRE  : Bank = ALL
# at time   2570590 ns PRE  : Bank = ALL
# at time   2570610 ns AREF : Auto Refresh
# at time   2585570 ns PRE  : Bank = ALL
# at time   2585590 ns PRE  : Bank = ALL
# at time   2585610 ns AREF : Auto Refresh
# at time   2600570 ns PRE  : Bank = ALL
# at time   2600590 ns PRE  : Bank = ALL
# at time   2600610 ns AREF : Auto Refresh
# at time   2615570 ns PRE  : Bank = ALL
# at time   2615590 ns PRE  : Bank = ALL
# at time   2615610 ns AREF : Auto Refresh
# at time   2630570 ns PRE  : Bank = ALL
# at time   2630590 ns PRE  : Bank = ALL
# at time   2630610 ns AREF : Auto Refresh
# at time   2645570 ns PRE  : Bank = ALL
# at time   2645590 ns PRE  : Bank = ALL
# at time   2645610 ns AREF : Auto Refresh
# at time   2660570 ns PRE  : Bank = ALL
# at time   2660590 ns PRE  : Bank = ALL
# at time   2660610 ns AREF : Auto Refresh
# at time   2675570 ns PRE  : Bank = ALL
# at time   2675590 ns PRE  : Bank = ALL
# at time   2675610 ns AREF : Auto Refresh
# at time   2690570 ns PRE  : Bank = ALL
# at time   2690590 ns PRE  : Bank = ALL
# at time   2690610 ns AREF : Auto Refresh
# at time   2705570 ns PRE  : Bank = ALL
# at time   2705590 ns PRE  : Bank = ALL
# at time   2705610 ns AREF : Auto Refresh
# at time   2720570 ns PRE  : Bank = ALL
# at time   2720590 ns PRE  : Bank = ALL
# at time   2720610 ns AREF : Auto Refresh
# at time   2735570 ns PRE  : Bank = ALL
# at time   2735590 ns PRE  : Bank = ALL
# at time   2735610 ns AREF : Auto Refresh
# at time   2750570 ns PRE  : Bank = ALL
# at time   2750590 ns PRE  : Bank = ALL
# at time   2750610 ns AREF : Auto Refresh
# at time   2765570 ns PRE  : Bank = ALL
# at time   2765590 ns PRE  : Bank = ALL
# at time   2765610 ns AREF : Auto Refresh
# at time   2780570 ns PRE  : Bank = ALL
# at time   2780590 ns PRE  : Bank = ALL
# at time   2780610 ns AREF : Auto Refresh
# at time   2795570 ns PRE  : Bank = ALL
# at time   2795590 ns PRE  : Bank = ALL
# at time   2795610 ns AREF : Auto Refresh
# at time   2810570 ns PRE  : Bank = ALL
# at time   2810590 ns PRE  : Bank = ALL
# at time   2810610 ns AREF : Auto Refresh
# at time   2825570 ns PRE  : Bank = ALL
# at time   2825590 ns PRE  : Bank = ALL
# at time   2825610 ns AREF : Auto Refresh
# at time   2840570 ns PRE  : Bank = ALL
# at time   2840590 ns PRE  : Bank = ALL
# at time   2840610 ns AREF : Auto Refresh
# at time   2855570 ns PRE  : Bank = ALL
# at time   2855590 ns PRE  : Bank = ALL
# at time   2855610 ns AREF : Auto Refresh
# at time   2870570 ns PRE  : Bank = ALL
# at time   2870590 ns PRE  : Bank = ALL
# at time   2870610 ns AREF : Auto Refresh
# at time   2885570 ns PRE  : Bank = ALL
# at time   2885590 ns PRE  : Bank = ALL
# at time   2885610 ns AREF : Auto Refresh
# at time   2900570 ns PRE  : Bank = ALL
# at time   2900590 ns PRE  : Bank = ALL
# at time   2900610 ns AREF : Auto Refresh
# at time   2915570 ns PRE  : Bank = ALL
# at time   2915590 ns PRE  : Bank = ALL
# at time   2915610 ns AREF : Auto Refresh
# at time   2930570 ns PRE  : Bank = ALL
# at time   2930590 ns PRE  : Bank = ALL
# at time   2930610 ns AREF : Auto Refresh
# at time   2945570 ns PRE  : Bank = ALL
# at time   2945590 ns PRE  : Bank = ALL
# at time   2945610 ns AREF : Auto Refresh
# at time   2960570 ns PRE  : Bank = ALL
# at time   2960590 ns PRE  : Bank = ALL
# at time   2960610 ns AREF : Auto Refresh
# at time   2975570 ns PRE  : Bank = ALL
# at time   2975590 ns PRE  : Bank = ALL
# at time   2975610 ns AREF : Auto Refresh
# at time   2990570 ns PRE  : Bank = ALL
# at time   2990590 ns PRE  : Bank = ALL
# at time   2990610 ns AREF : Auto Refresh
# at time   3005570 ns PRE  : Bank = ALL
# at time   3005590 ns PRE  : Bank = ALL
# at time   3005610 ns AREF : Auto Refresh
# at time   3020570 ns PRE  : Bank = ALL
# at time   3020590 ns PRE  : Bank = ALL
# at time   3020610 ns AREF : Auto Refresh
# at time   3035570 ns PRE  : Bank = ALL
# at time   3035590 ns PRE  : Bank = ALL
# at time   3035610 ns AREF : Auto Refresh
# at time   3050570 ns PRE  : Bank = ALL
# at time   3050590 ns PRE  : Bank = ALL
# at time   3050610 ns AREF : Auto Refresh
# at time   3065570 ns PRE  : Bank = ALL
# at time   3065590 ns PRE  : Bank = ALL
# at time   3065610 ns AREF : Auto Refresh
# at time   3080570 ns PRE  : Bank = ALL
# at time   3080590 ns PRE  : Bank = ALL
# at time   3080610 ns AREF : Auto Refresh
# at time   3095570 ns PRE  : Bank = ALL
# at time   3095590 ns PRE  : Bank = ALL
# at time   3095610 ns AREF : Auto Refresh
# at time   3110570 ns PRE  : Bank = ALL
# at time   3110590 ns PRE  : Bank = ALL
# at time   3110610 ns AREF : Auto Refresh
add wave -position insertpoint sim:/sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_axi_master/*
add wave -position insertpoint sim:/sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_axi_slave/*
add wave -position insertpoint sim:/sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/fifo_ctrl_inst/*
add wave -position insertpoint sim:/sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst/U_sdram_pro_read/*
add wave -position insertpoint sim:/sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst/U_sdram_pro_write/*
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.sdram_pro_axi_top_tb(fast)
# Loading work.sdram_pro_axi_top(fast)
# Loading work.sdram_pro_top(fast)
# Loading work.sdram_pro_fifo_ctrl(fast)
# Loading work.write_fifo(fast)
# Loading altera_mf_ver.dcfifo(fast)
# Loading altera_mf_ver.dcfifo_mixed_widths(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.dcfifo_async(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast__2)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__2)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__3)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__4)
# Loading altera_mf_ver.dcfifo_fefifo(fast)
# Loading altera_mf_ver.dcfifo_fefifo(fast__1)
# Loading altera_mf_ver.dcfifo_low_latency(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION(fast)
# Loading altera_mf_ver.dcfifo_dffpipe(fast)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__1)
# Loading work.read_fifo(fast)
# Loading altera_mf_ver.dcfifo(fast__1)
# Loading altera_mf_ver.dcfifo_mixed_widths(fast__1)
# Loading altera_mf_ver.dcfifo_low_latency(fast__1)
# Loading work.sdram_pro_sdram_ctrl(fast)
# Loading work.sdram_pro_arbit(fast)
# Loading work.sdram_pro_init(fast)
# Loading work.sdram_pro_autorefresh(fast)
# Loading work.sdram_pro_write(fast)
# Loading work.sdram_pro_read(fast)
# Loading work.sdram_pro_axi_slave(fast)
# Loading work.sdram_pro_axi_master(fast)
# Loading work.sdram_model_plus(fast)
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top_tb.v(65): [PCDPC] - Port size (23) does not match connection size (1) for port 'addr'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v(110): [PCDPC] - Port size (10) does not match connection size (8) for port 'WR_BURST_LEN'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v(110): [PCDPC] - Port size (10) does not match connection size (8) for port 'RD_BURST_LEN'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(22).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(161): [PCDPC] - Port size (8) does not match connection size (10) for port 'wr_burst_len'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst/U_sdram_pro_write File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(183): [PCDPC] - Port size (8) does not match connection size (10) for port 'rd_burst_len'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst/U_sdram_pro_read File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v
run
# at time    200230 ns PRE  : Bank = ALL
# at time    200250 ns PRE  : Bank = ALL
# at time    200270 ns AREF : Auto Refresh
# at time    200370 ns AREF : Auto Refresh
# at time    200470 ns LMR  : Load Mode Register
#                             CAS Latency      = 3
#                             Burst Length     = Full
#                             Burst Type       = Sequential
#                             Write Burst Mode = Programmed Burst Length
# at time    200750 ns PRE  : Bank = ALL
# at time    200770 ns PRE  : Bank = ALL
# at time    200790 ns PRE  : Bank = ALL
# at time    200810 ns ACT  : Bank = 0 Row =    0
# at time    200910 ns WRITE: Bank = 0 Row =    0, Col =   0, Data =     1, Dqm = 0000
# at time    200930 ns WRITE: Bank = 0 Row =    0, Col =   1, Data =     2, Dqm = 0000
# at time    200950 ns WRITE: Bank = 0 Row =    0, Col =   2, Data =     3, Dqm = 0000
# at time    200970 ns WRITE: Bank = 0 Row =    0, Col =   3, Data =     4, Dqm = 0000
# at time    200990 ns WRITE: Bank = 0 Row =    0, Col =   4, Data =     5, Dqm = 0000
# at time    201010 ns WRITE: Bank = 0 Row =    0, Col =   5, Data =     6, Dqm = 0000
# at time    201030 ns WRITE: Bank = 0 Row =    0, Col =   6, Data =     7, Dqm = 0000
# at time    201050 ns WRITE: Bank = 0 Row =    0, Col =   7, Data =     8, Dqm = 0000
# at time    201070 ns WRITE: Bank = 0 Row =    0, Col =   8, Data =     9, Dqm = 0000
# at time    201090 ns WRITE: Bank = 0 Row =    0, Col =   9, Data =    10, Dqm = 0000
# at time    201110 ns WRITE: Bank = 0 Row =    0, Col =  10, Data =    11, Dqm = 0000
# at time    201130 ns WRITE: Bank = 0 Row =    0, Col =  11, Data =    12, Dqm = 0000
# at time    201150 ns WRITE: Bank = 0 Row =    0, Col =  12, Data =    13, Dqm = 0000
# at time    201170 ns WRITE: Bank = 0 Row =    0, Col =  13, Data =    14, Dqm = 0000
# at time    201190 ns WRITE: Bank = 0 Row =    0, Col =  14, Data =    15, Dqm = 0000
# at time    201210 ns WRITE: Bank = 0 Row =    0, Col =  15, Data =    16, Dqm = 0000
# at time    201230 ns BST  : Burst Terminate
# at time    201250 ns BST  : Burst Terminate
# at time    201270 ns PRE  : Bank = ALL
# at time    201390 ns ACT  : Bank = 0 Row =    0
# at time    201537 ns READ : Bank = 0 Row =    0, Col =   0, Data =     1, Dqm = 0000
# at time    201557 ns READ : Bank = 0 Row =    0, Col =   1, Data =     2, Dqm = 0000
# at time    201577 ns READ : Bank = 0 Row =    0, Col =   2, Data =     3, Dqm = 0000
# at time    201597 ns READ : Bank = 0 Row =    0, Col =   3, Data =     4, Dqm = 0000
# at time    201617 ns READ : Bank = 0 Row =    0, Col =   4, Data =     5, Dqm = 0000
# at time    201637 ns READ : Bank = 0 Row =    0, Col =   5, Data =     6, Dqm = 0000
# at time    201657 ns READ : Bank = 0 Row =    0, Col =   6, Data =     7, Dqm = 0000
# at time    201677 ns READ : Bank = 0 Row =    0, Col =   7, Data =     8, Dqm = 0000
# at time    201697 ns READ : Bank = 0 Row =    0, Col =   8, Data =     9, Dqm = 0000
# at time    201717 ns READ : Bank = 0 Row =    0, Col =   9, Data =    10, Dqm = 0000
# at time    201737 ns READ : Bank = 0 Row =    0, Col =  10, Data =    11, Dqm = 0000
# at time    201757 ns READ : Bank = 0 Row =    0, Col =  11, Data =    12, Dqm = 0000
# at time    201777 ns READ : Bank = 0 Row =    0, Col =  12, Data =    13, Dqm = 0000
# at time    201797 ns READ : Bank = 0 Row =    0, Col =  13, Data =    14, Dqm = 0000
# at time    201810 ns BST  : Burst Terminate
# at time    201817 ns READ : Bank = 0 Row =    0, Col =  14, Data =    15, Dqm = 0000
# at time    201837 ns READ : Bank = 0 Row =    0, Col =  15, Data =    16, Dqm = 0000
# at time    201890 ns BST  : Burst Terminate
# at time    201910 ns PRE  : Bank = ALL
# at time    215570 ns PRE  : Bank = ALL
# at time    215590 ns PRE  : Bank = ALL
# at time    215610 ns AREF : Auto Refresh
# at time    230570 ns PRE  : Bank = ALL
# at time    230590 ns PRE  : Bank = ALL
# at time    230610 ns AREF : Auto Refresh
# at time    245570 ns PRE  : Bank = ALL
# at time    245590 ns PRE  : Bank = ALL
# at time    245610 ns AREF : Auto Refresh
# at time    260570 ns PRE  : Bank = ALL
# at time    260590 ns PRE  : Bank = ALL
# at time    260610 ns AREF : Auto Refresh
# at time    275570 ns PRE  : Bank = ALL
# at time    275590 ns PRE  : Bank = ALL
# at time    275610 ns AREF : Auto Refresh
# at time    290570 ns PRE  : Bank = ALL
# at time    290590 ns PRE  : Bank = ALL
# at time    290610 ns AREF : Auto Refresh
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_fifo_ctrl.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 15:40:12 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_fifo_ctrl.v 
# -- Compiling module sdram_pro_fifo_ctrl
# 
# Top level modules:
# 	sdram_pro_fifo_ctrl
# End time: 15:40:12 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.sdram_pro_axi_top_tb(fast)
# Loading work.sdram_pro_axi_top(fast)
# Loading work.sdram_pro_top(fast)
# Loading work.sdram_pro_fifo_ctrl(fast)
# Loading work.write_fifo(fast)
# Loading altera_mf_ver.dcfifo(fast)
# Loading altera_mf_ver.dcfifo_mixed_widths(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.dcfifo_async(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast__2)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__2)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__3)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__4)
# Loading altera_mf_ver.dcfifo_fefifo(fast)
# Loading altera_mf_ver.dcfifo_fefifo(fast__1)
# Loading altera_mf_ver.dcfifo_low_latency(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION(fast)
# Loading altera_mf_ver.dcfifo_dffpipe(fast)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__1)
# Loading work.read_fifo(fast)
# Loading altera_mf_ver.dcfifo(fast__1)
# Loading altera_mf_ver.dcfifo_mixed_widths(fast__1)
# Loading altera_mf_ver.dcfifo_low_latency(fast__1)
# Loading work.sdram_pro_sdram_ctrl(fast)
# Loading work.sdram_pro_arbit(fast)
# Loading work.sdram_pro_init(fast)
# Loading work.sdram_pro_autorefresh(fast)
# Loading work.sdram_pro_write(fast)
# Loading work.sdram_pro_read(fast)
# Loading work.sdram_pro_axi_slave(fast)
# Loading work.sdram_pro_axi_master(fast)
# Loading work.sdram_model_plus(fast)
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top_tb.v(65): [PCDPC] - Port size (23) does not match connection size (1) for port 'addr'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v(110): [PCDPC] - Port size (10) does not match connection size (8) for port 'WR_BURST_LEN'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v(110): [PCDPC] - Port size (10) does not match connection size (8) for port 'RD_BURST_LEN'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(22).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(161): [PCDPC] - Port size (8) does not match connection size (10) for port 'wr_burst_len'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst/U_sdram_pro_write File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(183): [PCDPC] - Port size (8) does not match connection size (10) for port 'rd_burst_len'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst/U_sdram_pro_read File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v
# Warning in wave window restart: (vish-4014) No objects found matching '/sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/fifo_ctrl_inst/reg_rd_fifo_rd_data'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/fifo_ctrl_inst/reg_sdram_in_data'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/fifo_ctrl_inst/reg_sdram_out_data'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/fifo_ctrl_inst/reg_sdram_wr_addr'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/fifo_ctrl_inst/sdram_wr_req_r1'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/fifo_ctrl_inst/sdram_wr_req_r2'. 
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.sdram_pro_axi_top_tb(fast)
# Loading work.sdram_pro_axi_top(fast)
# Loading work.sdram_pro_top(fast)
# Loading work.sdram_pro_fifo_ctrl(fast)
# Loading work.write_fifo(fast)
# Loading altera_mf_ver.dcfifo(fast)
# Loading altera_mf_ver.dcfifo_mixed_widths(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.dcfifo_async(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast__2)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__2)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__3)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__4)
# Loading altera_mf_ver.dcfifo_fefifo(fast)
# Loading altera_mf_ver.dcfifo_fefifo(fast__1)
# Loading altera_mf_ver.dcfifo_low_latency(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION(fast)
# Loading altera_mf_ver.dcfifo_dffpipe(fast)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__1)
# Loading work.read_fifo(fast)
# Loading altera_mf_ver.dcfifo(fast__1)
# Loading altera_mf_ver.dcfifo_mixed_widths(fast__1)
# Loading altera_mf_ver.dcfifo_low_latency(fast__1)
# Loading work.sdram_pro_sdram_ctrl(fast)
# Loading work.sdram_pro_arbit(fast)
# Loading work.sdram_pro_init(fast)
# Loading work.sdram_pro_autorefresh(fast)
# Loading work.sdram_pro_write(fast)
# Loading work.sdram_pro_read(fast)
# Loading work.sdram_pro_axi_slave(fast)
# Loading work.sdram_pro_axi_master(fast)
# Loading work.sdram_model_plus(fast)
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top_tb.v(65): [PCDPC] - Port size (23) does not match connection size (1) for port 'addr'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v(110): [PCDPC] - Port size (10) does not match connection size (8) for port 'WR_BURST_LEN'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v(110): [PCDPC] - Port size (10) does not match connection size (8) for port 'RD_BURST_LEN'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(22).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(161): [PCDPC] - Port size (8) does not match connection size (10) for port 'wr_burst_len'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst/U_sdram_pro_write File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(183): [PCDPC] - Port size (8) does not match connection size (10) for port 'rd_burst_len'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst/U_sdram_pro_read File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_fifo_ctrl.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 15:40:47 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_fifo_ctrl.v 
# -- Compiling module sdram_pro_fifo_ctrl
# 
# Top level modules:
# 	sdram_pro_fifo_ctrl
# End time: 15:40:47 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.sdram_pro_axi_top_tb(fast)
# Loading work.sdram_pro_axi_top(fast)
# Loading work.sdram_pro_top(fast)
# Loading work.sdram_pro_fifo_ctrl(fast)
# Loading work.write_fifo(fast)
# Loading altera_mf_ver.dcfifo(fast)
# Loading altera_mf_ver.dcfifo_mixed_widths(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.dcfifo_async(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast__2)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__2)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__3)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__4)
# Loading altera_mf_ver.dcfifo_fefifo(fast)
# Loading altera_mf_ver.dcfifo_fefifo(fast__1)
# Loading altera_mf_ver.dcfifo_low_latency(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION(fast)
# Loading altera_mf_ver.dcfifo_dffpipe(fast)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__1)
# Loading work.read_fifo(fast)
# Loading altera_mf_ver.dcfifo(fast__1)
# Loading altera_mf_ver.dcfifo_mixed_widths(fast__1)
# Loading altera_mf_ver.dcfifo_low_latency(fast__1)
# Loading work.sdram_pro_sdram_ctrl(fast)
# Loading work.sdram_pro_arbit(fast)
# Loading work.sdram_pro_init(fast)
# Loading work.sdram_pro_autorefresh(fast)
# Loading work.sdram_pro_write(fast)
# Loading work.sdram_pro_read(fast)
# Loading work.sdram_pro_axi_slave(fast)
# Loading work.sdram_pro_axi_master(fast)
# Loading work.sdram_model_plus(fast)
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top_tb.v(65): [PCDPC] - Port size (23) does not match connection size (1) for port 'addr'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v(110): [PCDPC] - Port size (10) does not match connection size (8) for port 'WR_BURST_LEN'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v(110): [PCDPC] - Port size (10) does not match connection size (8) for port 'RD_BURST_LEN'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(22).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(161): [PCDPC] - Port size (8) does not match connection size (10) for port 'wr_burst_len'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst/U_sdram_pro_write File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(183): [PCDPC] - Port size (8) does not match connection size (10) for port 'rd_burst_len'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst/U_sdram_pro_read File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v
run
# at time    200230 ns PRE  : Bank = ALL
# at time    200250 ns PRE  : Bank = ALL
# at time    200270 ns AREF : Auto Refresh
# at time    200370 ns AREF : Auto Refresh
# at time    200470 ns LMR  : Load Mode Register
#                             CAS Latency      = 3
#                             Burst Length     = Full
#                             Burst Type       = Sequential
#                             Write Burst Mode = Programmed Burst Length
# at time    200750 ns PRE  : Bank = ALL
# at time    200770 ns PRE  : Bank = ALL
# at time    200790 ns PRE  : Bank = ALL
# at time    200810 ns ACT  : Bank = 0 Row =    0
# at time    200910 ns WRITE: Bank = 0 Row =    0, Col =   0, Data =     1, Dqm = 0000
# at time    200930 ns WRITE: Bank = 0 Row =    0, Col =   1, Data =     2, Dqm = 0000
# at time    200950 ns WRITE: Bank = 0 Row =    0, Col =   2, Data =     3, Dqm = 0000
# at time    200970 ns WRITE: Bank = 0 Row =    0, Col =   3, Data =     4, Dqm = 0000
# at time    200990 ns WRITE: Bank = 0 Row =    0, Col =   4, Data =     5, Dqm = 0000
# at time    201010 ns WRITE: Bank = 0 Row =    0, Col =   5, Data =     6, Dqm = 0000
# at time    201030 ns WRITE: Bank = 0 Row =    0, Col =   6, Data =     7, Dqm = 0000
# at time    201050 ns WRITE: Bank = 0 Row =    0, Col =   7, Data =     8, Dqm = 0000
# at time    201070 ns WRITE: Bank = 0 Row =    0, Col =   8, Data =     9, Dqm = 0000
# at time    201090 ns WRITE: Bank = 0 Row =    0, Col =   9, Data =    10, Dqm = 0000
# at time    201110 ns WRITE: Bank = 0 Row =    0, Col =  10, Data =    11, Dqm = 0000
# at time    201130 ns WRITE: Bank = 0 Row =    0, Col =  11, Data =    12, Dqm = 0000
# at time    201150 ns WRITE: Bank = 0 Row =    0, Col =  12, Data =    13, Dqm = 0000
# at time    201170 ns WRITE: Bank = 0 Row =    0, Col =  13, Data =    14, Dqm = 0000
# at time    201190 ns WRITE: Bank = 0 Row =    0, Col =  14, Data =    15, Dqm = 0000
# at time    201210 ns WRITE: Bank = 0 Row =    0, Col =  15, Data =    16, Dqm = 0000
# at time    201230 ns BST  : Burst Terminate
# at time    201250 ns BST  : Burst Terminate
# at time    201270 ns PRE  : Bank = ALL
# at time    201390 ns ACT  : Bank = 0 Row =    0
# at time    201537 ns READ : Bank = 0 Row =    0, Col =   0, Data =     1, Dqm = 0000
# at time    201557 ns READ : Bank = 0 Row =    0, Col =   1, Data =     2, Dqm = 0000
# at time    201577 ns READ : Bank = 0 Row =    0, Col =   2, Data =     3, Dqm = 0000
# at time    201597 ns READ : Bank = 0 Row =    0, Col =   3, Data =     4, Dqm = 0000
# at time    201617 ns READ : Bank = 0 Row =    0, Col =   4, Data =     5, Dqm = 0000
# at time    201637 ns READ : Bank = 0 Row =    0, Col =   5, Data =     6, Dqm = 0000
# at time    201657 ns READ : Bank = 0 Row =    0, Col =   6, Data =     7, Dqm = 0000
# at time    201677 ns READ : Bank = 0 Row =    0, Col =   7, Data =     8, Dqm = 0000
# at time    201697 ns READ : Bank = 0 Row =    0, Col =   8, Data =     9, Dqm = 0000
# at time    201717 ns READ : Bank = 0 Row =    0, Col =   9, Data =    10, Dqm = 0000
# at time    201737 ns READ : Bank = 0 Row =    0, Col =  10, Data =    11, Dqm = 0000
# at time    201757 ns READ : Bank = 0 Row =    0, Col =  11, Data =    12, Dqm = 0000
# at time    201777 ns READ : Bank = 0 Row =    0, Col =  12, Data =    13, Dqm = 0000
# at time    201797 ns READ : Bank = 0 Row =    0, Col =  13, Data =    14, Dqm = 0000
# at time    201810 ns BST  : Burst Terminate
# at time    201817 ns READ : Bank = 0 Row =    0, Col =  14, Data =    15, Dqm = 0000
# at time    201837 ns READ : Bank = 0 Row =    0, Col =  15, Data =    16, Dqm = 0000
# at time    201890 ns BST  : Burst Terminate
# at time    201910 ns PRE  : Bank = ALL
# at time    215570 ns PRE  : Bank = ALL
# at time    215590 ns PRE  : Bank = ALL
# at time    215610 ns AREF : Auto Refresh
# at time    230570 ns PRE  : Bank = ALL
# at time    230590 ns PRE  : Bank = ALL
# at time    230610 ns AREF : Auto Refresh
# at time    245570 ns PRE  : Bank = ALL
# at time    245590 ns PRE  : Bank = ALL
# at time    245610 ns AREF : Auto Refresh
# at time    260570 ns PRE  : Bank = ALL
# at time    260590 ns PRE  : Bank = ALL
# at time    260610 ns AREF : Auto Refresh
# at time    275570 ns PRE  : Bank = ALL
# at time    275590 ns PRE  : Bank = ALL
# at time    275610 ns AREF : Auto Refresh
# at time    290570 ns PRE  : Bank = ALL
# at time    290590 ns PRE  : Bank = ALL
# at time    290610 ns AREF : Auto Refresh
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/read_fifo.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 16:57:04 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/read_fifo.v 
# -- Compiling module read_fifo
# 
# Top level modules:
# 	read_fifo
# End time: 16:57:04 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_model_plus.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 16:57:04 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_model_plus.v 
# -- Compiling module sdram_model_plus
# 
# Top level modules:
# 	sdram_model_plus
# End time: 16:57:04 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_arbit.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 16:57:04 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_arbit.v 
# -- Compiling module sdram_pro_arbit
# 
# Top level modules:
# 	sdram_pro_arbit
# End time: 16:57:04 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_autorefresh.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 16:57:04 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_autorefresh.v 
# -- Compiling module sdram_pro_autorefresh
# 
# Top level modules:
# 	sdram_pro_autorefresh
# End time: 16:57:04 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_master.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 16:57:05 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_master.v 
# -- Compiling module sdram_pro_axi_master
# 
# Top level modules:
# 	sdram_pro_axi_master
# End time: 16:57:05 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_slave.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 16:57:05 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_slave.v 
# -- Compiling module sdram_pro_axi_slave
# 
# Top level modules:
# 	sdram_pro_axi_slave
# End time: 16:57:05 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 16:57:05 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v 
# -- Compiling module sdram_pro_axi_top
# ** Warning: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v(261): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	sdram_pro_axi_top
# End time: 16:57:05 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top_tb.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 16:57:05 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top_tb.v 
# -- Compiling module sdram_pro_axi_top_tb
# ** Error: (vlog-13069) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top_tb.v(114): near "i": syntax error, unexpected IDENTIFIER, expecting .* or '.'.
# End time: 16:57:05 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# D:/modeltech64_10.5/win64/vlog failed.
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_fifo_ctrl.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 16:57:05 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_fifo_ctrl.v 
# -- Compiling module sdram_pro_fifo_ctrl
# 
# Top level modules:
# 	sdram_pro_fifo_ctrl
# End time: 16:57:05 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_init.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 16:57:05 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_init.v 
# -- Compiling module sdram_pro_init
# 
# Top level modules:
# 	sdram_pro_init
# End time: 16:57:05 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 16:57:06 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v 
# -- Compiling module sdram_pro_read
# 
# Top level modules:
# 	sdram_pro_read
# End time: 16:57:06 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 16:57:06 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v 
# -- Compiling module sdram_pro_sdram_ctrl
# 
# Top level modules:
# 	sdram_pro_sdram_ctrl
# End time: 16:57:06 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 16:57:06 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v 
# -- Compiling module sdram_pro_top
# 
# Top level modules:
# 	sdram_pro_top
# End time: 16:57:06 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 16:57:06 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v 
# -- Compiling module sdram_pro_write
# 
# Top level modules:
# 	sdram_pro_write
# End time: 16:57:06 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/write_fifo.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 16:57:06 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/write_fifo.v 
# -- Compiling module write_fifo
# 
# Top level modules:
# 	write_fifo
# End time: 16:57:06 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/read_fifo.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 16:58:39 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/read_fifo.v 
# -- Compiling module read_fifo
# 
# Top level modules:
# 	read_fifo
# End time: 16:58:39 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_model_plus.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 16:58:40 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_model_plus.v 
# -- Compiling module sdram_model_plus
# 
# Top level modules:
# 	sdram_model_plus
# End time: 16:58:40 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_arbit.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 16:58:40 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_arbit.v 
# -- Compiling module sdram_pro_arbit
# 
# Top level modules:
# 	sdram_pro_arbit
# End time: 16:58:40 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_autorefresh.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 16:58:40 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_autorefresh.v 
# -- Compiling module sdram_pro_autorefresh
# 
# Top level modules:
# 	sdram_pro_autorefresh
# End time: 16:58:40 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_master.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 16:58:40 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_master.v 
# -- Compiling module sdram_pro_axi_master
# 
# Top level modules:
# 	sdram_pro_axi_master
# End time: 16:58:40 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_slave.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 16:58:40 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_slave.v 
# -- Compiling module sdram_pro_axi_slave
# 
# Top level modules:
# 	sdram_pro_axi_slave
# End time: 16:58:40 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 16:58:41 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v 
# -- Compiling module sdram_pro_axi_top
# ** Warning: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v(261): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	sdram_pro_axi_top
# End time: 16:58:41 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top_tb.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 16:58:41 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top_tb.v 
# -- Compiling module sdram_pro_axi_top_tb
# 
# Top level modules:
# 	sdram_pro_axi_top_tb
# End time: 16:58:41 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_fifo_ctrl.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 16:58:41 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_fifo_ctrl.v 
# -- Compiling module sdram_pro_fifo_ctrl
# 
# Top level modules:
# 	sdram_pro_fifo_ctrl
# End time: 16:58:41 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_init.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 16:58:41 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_init.v 
# -- Compiling module sdram_pro_init
# 
# Top level modules:
# 	sdram_pro_init
# End time: 16:58:41 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 16:58:41 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v 
# -- Compiling module sdram_pro_read
# 
# Top level modules:
# 	sdram_pro_read
# End time: 16:58:41 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 16:58:41 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v 
# -- Compiling module sdram_pro_sdram_ctrl
# 
# Top level modules:
# 	sdram_pro_sdram_ctrl
# End time: 16:58:41 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 16:58:42 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v 
# -- Compiling module sdram_pro_top
# 
# Top level modules:
# 	sdram_pro_top
# End time: 16:58:42 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 16:58:42 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v 
# -- Compiling module sdram_pro_write
# 
# Top level modules:
# 	sdram_pro_write
# End time: 16:58:42 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/write_fifo.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 16:58:42 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/write_fifo.v 
# -- Compiling module write_fifo
# 
# Top level modules:
# 	write_fifo
# End time: 16:58:42 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "sdram_pro_axi_master(fast)".
# Loading work.sdram_pro_axi_top_tb(fast)
# Loading work.sdram_pro_axi_top(fast)
# Loading work.sdram_pro_top(fast)
# Loading work.sdram_pro_fifo_ctrl(fast)
# Loading work.write_fifo(fast)
# Loading altera_mf_ver.dcfifo(fast)
# Loading altera_mf_ver.dcfifo_mixed_widths(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.dcfifo_async(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast__2)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__2)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__3)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__4)
# Loading altera_mf_ver.dcfifo_fefifo(fast)
# Loading altera_mf_ver.dcfifo_fefifo(fast__1)
# Loading altera_mf_ver.dcfifo_low_latency(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION(fast)
# Loading altera_mf_ver.dcfifo_dffpipe(fast)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__1)
# Loading work.read_fifo(fast)
# Loading altera_mf_ver.dcfifo(fast__1)
# Loading altera_mf_ver.dcfifo_mixed_widths(fast__1)
# Loading altera_mf_ver.dcfifo_low_latency(fast__1)
# Loading work.sdram_pro_sdram_ctrl(fast)
# Loading work.sdram_pro_arbit(fast)
# Loading work.sdram_pro_init(fast)
# Loading work.sdram_pro_autorefresh(fast)
# Loading work.sdram_pro_write(fast)
# Loading work.sdram_pro_read(fast)
# Loading work.sdram_pro_axi_slave(fast)
# Loading work.sdram_pro_axi_master(fast)
# Loading work.sdram_model_plus(fast)
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top_tb.v(111): [PCDPC] - Port size (23) does not match connection size (1) for port 'addr'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v(39).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v(110): [PCDPC] - Port size (10) does not match connection size (8) for port 'WR_BURST_LEN'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v(110): [PCDPC] - Port size (10) does not match connection size (8) for port 'RD_BURST_LEN'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(22).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(155): [PCDPC] - Port size (8) does not match connection size (10) for port 'wr_burst_len'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst/U_sdram_pro_write File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(177): [PCDPC] - Port size (8) does not match connection size (10) for port 'rd_burst_len'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst/U_sdram_pro_read File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v
add wave -position insertpoint sim:/sdram_pro_axi_top_tb/*
add wave -position insertpoint sim:/sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_axi_master/*
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.sdram_pro_axi_top_tb(fast)
# Loading work.sdram_pro_axi_top(fast)
# Loading work.sdram_pro_top(fast)
# Loading work.sdram_pro_fifo_ctrl(fast)
# Loading work.write_fifo(fast)
# Loading altera_mf_ver.dcfifo(fast)
# Loading altera_mf_ver.dcfifo_mixed_widths(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.dcfifo_async(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast__2)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__2)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__3)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__4)
# Loading altera_mf_ver.dcfifo_fefifo(fast)
# Loading altera_mf_ver.dcfifo_fefifo(fast__1)
# Loading altera_mf_ver.dcfifo_low_latency(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION(fast)
# Loading altera_mf_ver.dcfifo_dffpipe(fast)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__1)
# Loading work.read_fifo(fast)
# Loading altera_mf_ver.dcfifo(fast__1)
# Loading altera_mf_ver.dcfifo_mixed_widths(fast__1)
# Loading altera_mf_ver.dcfifo_low_latency(fast__1)
# Loading work.sdram_pro_sdram_ctrl(fast)
# Loading work.sdram_pro_arbit(fast)
# Loading work.sdram_pro_init(fast)
# Loading work.sdram_pro_autorefresh(fast)
# Loading work.sdram_pro_write(fast)
# Loading work.sdram_pro_read(fast)
# Loading work.sdram_pro_axi_slave(fast)
# Loading work.sdram_pro_axi_master(fast)
# Loading work.sdram_model_plus(fast)
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top_tb.v(111): [PCDPC] - Port size (23) does not match connection size (1) for port 'addr'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v(39).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v(110): [PCDPC] - Port size (10) does not match connection size (8) for port 'WR_BURST_LEN'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v(110): [PCDPC] - Port size (10) does not match connection size (8) for port 'RD_BURST_LEN'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(22).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(155): [PCDPC] - Port size (8) does not match connection size (10) for port 'wr_burst_len'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst/U_sdram_pro_write File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(177): [PCDPC] - Port size (8) does not match connection size (10) for port 'rd_burst_len'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst/U_sdram_pro_read File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v
run
# at time    200230 ns PRE  : Bank = ALL
# at time    200250 ns PRE  : Bank = ALL
# at time    200270 ns AREF : Auto Refresh
# at time    200370 ns AREF : Auto Refresh
# at time    200470 ns LMR  : Load Mode Register
#                             CAS Latency      = 3
#                             Burst Length     = Full
#                             Burst Type       = Sequential
#                             Write Burst Mode = Programmed Burst Length
# at time    215570 ns PRE  : Bank = ALL
# at time    215590 ns PRE  : Bank = ALL
# at time    215610 ns AREF : Auto Refresh
# at time    230570 ns PRE  : Bank = ALL
# at time    230590 ns PRE  : Bank = ALL
# at time    230610 ns AREF : Auto Refresh
# at time    245570 ns PRE  : Bank = ALL
# at time    245590 ns PRE  : Bank = ALL
# at time    245610 ns AREF : Auto Refresh
# at time    260570 ns PRE  : Bank = ALL
# at time    260590 ns PRE  : Bank = ALL
# at time    260610 ns AREF : Auto Refresh
# at time    275570 ns PRE  : Bank = ALL
# at time    275590 ns PRE  : Bank = ALL
# at time    275610 ns AREF : Auto Refresh
# at time    290570 ns PRE  : Bank = ALL
# at time    290590 ns PRE  : Bank = ALL
# at time    290610 ns AREF : Auto Refresh
run
# at time    305570 ns PRE  : Bank = ALL
# at time    305590 ns PRE  : Bank = ALL
# at time    305610 ns AREF : Auto Refresh
# at time    320570 ns PRE  : Bank = ALL
# at time    320590 ns PRE  : Bank = ALL
# at time    320610 ns AREF : Auto Refresh
# at time    335570 ns PRE  : Bank = ALL
# at time    335590 ns PRE  : Bank = ALL
# at time    335610 ns AREF : Auto Refresh
# at time    350570 ns PRE  : Bank = ALL
# at time    350590 ns PRE  : Bank = ALL
# at time    350610 ns AREF : Auto Refresh
# at time    365570 ns PRE  : Bank = ALL
# at time    365590 ns PRE  : Bank = ALL
# at time    365610 ns AREF : Auto Refresh
# at time    380570 ns PRE  : Bank = ALL
# at time    380590 ns PRE  : Bank = ALL
# at time    380610 ns AREF : Auto Refresh
# at time    395570 ns PRE  : Bank = ALL
# at time    395590 ns PRE  : Bank = ALL
# at time    395610 ns AREF : Auto Refresh
# at time    410570 ns PRE  : Bank = ALL
# at time    410590 ns PRE  : Bank = ALL
# at time    410610 ns AREF : Auto Refresh
# at time    425570 ns PRE  : Bank = ALL
# at time    425590 ns PRE  : Bank = ALL
# at time    425610 ns AREF : Auto Refresh
# at time    440570 ns PRE  : Bank = ALL
# at time    440590 ns PRE  : Bank = ALL
# at time    440610 ns AREF : Auto Refresh
# at time    455570 ns PRE  : Bank = ALL
# at time    455590 ns PRE  : Bank = ALL
# at time    455610 ns AREF : Auto Refresh
# at time    470570 ns PRE  : Bank = ALL
# at time    470590 ns PRE  : Bank = ALL
# at time    470610 ns AREF : Auto Refresh
# at time    485570 ns PRE  : Bank = ALL
# at time    485590 ns PRE  : Bank = ALL
# at time    485610 ns AREF : Auto Refresh
# at time    500570 ns PRE  : Bank = ALL
# at time    500590 ns PRE  : Bank = ALL
# at time    500610 ns AREF : Auto Refresh
# at time    515570 ns PRE  : Bank = ALL
# at time    515590 ns PRE  : Bank = ALL
# at time    515610 ns AREF : Auto Refresh
# at time    530570 ns PRE  : Bank = ALL
# at time    530590 ns PRE  : Bank = ALL
# at time    530610 ns AREF : Auto Refresh
# at time    545570 ns PRE  : Bank = ALL
# at time    545590 ns PRE  : Bank = ALL
# at time    545610 ns AREF : Auto Refresh
# at time    560570 ns PRE  : Bank = ALL
# at time    560590 ns PRE  : Bank = ALL
# at time    560610 ns AREF : Auto Refresh
# at time    575570 ns PRE  : Bank = ALL
# at time    575590 ns PRE  : Bank = ALL
# at time    575610 ns AREF : Auto Refresh
# at time    590570 ns PRE  : Bank = ALL
# at time    590590 ns PRE  : Bank = ALL
# at time    590610 ns AREF : Auto Refresh
run
# at time    605570 ns PRE  : Bank = ALL
# at time    605590 ns PRE  : Bank = ALL
# at time    605610 ns AREF : Auto Refresh
# at time    620570 ns PRE  : Bank = ALL
# at time    620590 ns PRE  : Bank = ALL
# at time    620610 ns AREF : Auto Refresh
# at time    635570 ns PRE  : Bank = ALL
# at time    635590 ns PRE  : Bank = ALL
# at time    635610 ns AREF : Auto Refresh
# at time    650570 ns PRE  : Bank = ALL
# at time    650590 ns PRE  : Bank = ALL
# at time    650610 ns AREF : Auto Refresh
# at time    665570 ns PRE  : Bank = ALL
# at time    665590 ns PRE  : Bank = ALL
# at time    665610 ns AREF : Auto Refresh
# at time    680570 ns PRE  : Bank = ALL
# at time    680590 ns PRE  : Bank = ALL
# at time    680610 ns AREF : Auto Refresh
# at time    695570 ns PRE  : Bank = ALL
# at time    695590 ns PRE  : Bank = ALL
# at time    695610 ns AREF : Auto Refresh
# at time    710570 ns PRE  : Bank = ALL
# at time    710590 ns PRE  : Bank = ALL
# at time    710610 ns AREF : Auto Refresh
# at time    725570 ns PRE  : Bank = ALL
# at time    725590 ns PRE  : Bank = ALL
# at time    725610 ns AREF : Auto Refresh
# at time    740570 ns PRE  : Bank = ALL
# at time    740590 ns PRE  : Bank = ALL
# at time    740610 ns AREF : Auto Refresh
# at time    755570 ns PRE  : Bank = ALL
# at time    755590 ns PRE  : Bank = ALL
# at time    755610 ns AREF : Auto Refresh
# at time    770570 ns PRE  : Bank = ALL
# at time    770590 ns PRE  : Bank = ALL
# at time    770610 ns AREF : Auto Refresh
# at time    785570 ns PRE  : Bank = ALL
# at time    785590 ns PRE  : Bank = ALL
# at time    785610 ns AREF : Auto Refresh
# at time    800570 ns PRE  : Bank = ALL
# at time    800590 ns PRE  : Bank = ALL
# at time    800610 ns AREF : Auto Refresh
# at time    815570 ns PRE  : Bank = ALL
# at time    815590 ns PRE  : Bank = ALL
# at time    815610 ns AREF : Auto Refresh
# at time    830570 ns PRE  : Bank = ALL
# at time    830590 ns PRE  : Bank = ALL
# at time    830610 ns AREF : Auto Refresh
# at time    845570 ns PRE  : Bank = ALL
# at time    845590 ns PRE  : Bank = ALL
# at time    845610 ns AREF : Auto Refresh
# at time    860570 ns PRE  : Bank = ALL
# at time    860590 ns PRE  : Bank = ALL
# at time    860610 ns AREF : Auto Refresh
# at time    875570 ns PRE  : Bank = ALL
# at time    875590 ns PRE  : Bank = ALL
# at time    875610 ns AREF : Auto Refresh
# at time    890570 ns PRE  : Bank = ALL
# at time    890590 ns PRE  : Bank = ALL
# at time    890610 ns AREF : Auto Refresh
run
# at time    905570 ns PRE  : Bank = ALL
# at time    905590 ns PRE  : Bank = ALL
# at time    905610 ns AREF : Auto Refresh
# at time    920570 ns PRE  : Bank = ALL
# at time    920590 ns PRE  : Bank = ALL
# at time    920610 ns AREF : Auto Refresh
# at time    935570 ns PRE  : Bank = ALL
# at time    935590 ns PRE  : Bank = ALL
# at time    935610 ns AREF : Auto Refresh
# at time    950570 ns PRE  : Bank = ALL
# at time    950590 ns PRE  : Bank = ALL
# at time    950610 ns AREF : Auto Refresh
# at time    965570 ns PRE  : Bank = ALL
# at time    965590 ns PRE  : Bank = ALL
# at time    965610 ns AREF : Auto Refresh
# at time    980570 ns PRE  : Bank = ALL
# at time    980590 ns PRE  : Bank = ALL
# at time    980610 ns AREF : Auto Refresh
# at time    995570 ns PRE  : Bank = ALL
# at time    995590 ns PRE  : Bank = ALL
# at time    995610 ns AREF : Auto Refresh
# at time   1010570 ns PRE  : Bank = ALL
# at time   1010590 ns PRE  : Bank = ALL
# at time   1010610 ns AREF : Auto Refresh
# at time   1025570 ns PRE  : Bank = ALL
# at time   1025590 ns PRE  : Bank = ALL
# at time   1025610 ns AREF : Auto Refresh
# at time   1040570 ns PRE  : Bank = ALL
# at time   1040590 ns PRE  : Bank = ALL
# at time   1040610 ns AREF : Auto Refresh
# at time   1055570 ns PRE  : Bank = ALL
# at time   1055590 ns PRE  : Bank = ALL
# at time   1055610 ns AREF : Auto Refresh
# at time   1070570 ns PRE  : Bank = ALL
# at time   1070590 ns PRE  : Bank = ALL
# at time   1070610 ns AREF : Auto Refresh
# at time   1085570 ns PRE  : Bank = ALL
# at time   1085590 ns PRE  : Bank = ALL
# at time   1085610 ns AREF : Auto Refresh
# at time   1100570 ns PRE  : Bank = ALL
# at time   1100590 ns PRE  : Bank = ALL
# at time   1100610 ns AREF : Auto Refresh
# at time   1115570 ns PRE  : Bank = ALL
# at time   1115590 ns PRE  : Bank = ALL
# at time   1115610 ns AREF : Auto Refresh
# at time   1130570 ns PRE  : Bank = ALL
# at time   1130590 ns PRE  : Bank = ALL
# at time   1130610 ns AREF : Auto Refresh
# at time   1145570 ns PRE  : Bank = ALL
# at time   1145590 ns PRE  : Bank = ALL
# at time   1145610 ns AREF : Auto Refresh
# at time   1160570 ns PRE  : Bank = ALL
# at time   1160590 ns PRE  : Bank = ALL
# at time   1160610 ns AREF : Auto Refresh
# at time   1175570 ns PRE  : Bank = ALL
# at time   1175590 ns PRE  : Bank = ALL
# at time   1175610 ns AREF : Auto Refresh
# at time   1190570 ns PRE  : Bank = ALL
# at time   1190590 ns PRE  : Bank = ALL
# at time   1190610 ns AREF : Auto Refresh
run
# at time   1205570 ns PRE  : Bank = ALL
# at time   1205590 ns PRE  : Bank = ALL
# at time   1205610 ns AREF : Auto Refresh
# at time   1220570 ns PRE  : Bank = ALL
# at time   1220590 ns PRE  : Bank = ALL
# at time   1220610 ns AREF : Auto Refresh
# at time   1235570 ns PRE  : Bank = ALL
# at time   1235590 ns PRE  : Bank = ALL
# at time   1235610 ns AREF : Auto Refresh
# at time   1250570 ns PRE  : Bank = ALL
# at time   1250590 ns PRE  : Bank = ALL
# at time   1250610 ns AREF : Auto Refresh
# at time   1265570 ns PRE  : Bank = ALL
# at time   1265590 ns PRE  : Bank = ALL
# at time   1265610 ns AREF : Auto Refresh
# at time   1280570 ns PRE  : Bank = ALL
# at time   1280590 ns PRE  : Bank = ALL
# at time   1280610 ns AREF : Auto Refresh
# at time   1295570 ns PRE  : Bank = ALL
# at time   1295590 ns PRE  : Bank = ALL
# at time   1295610 ns AREF : Auto Refresh
# at time   1310570 ns PRE  : Bank = ALL
# at time   1310590 ns PRE  : Bank = ALL
# at time   1310610 ns AREF : Auto Refresh
# at time   1325570 ns PRE  : Bank = ALL
# at time   1325590 ns PRE  : Bank = ALL
# at time   1325610 ns AREF : Auto Refresh
# at time   1340570 ns PRE  : Bank = ALL
# at time   1340590 ns PRE  : Bank = ALL
# at time   1340610 ns AREF : Auto Refresh
# at time   1355570 ns PRE  : Bank = ALL
# at time   1355590 ns PRE  : Bank = ALL
# at time   1355610 ns AREF : Auto Refresh
# at time   1370570 ns PRE  : Bank = ALL
# at time   1370590 ns PRE  : Bank = ALL
# at time   1370610 ns AREF : Auto Refresh
# at time   1385570 ns PRE  : Bank = ALL
# at time   1385590 ns PRE  : Bank = ALL
# at time   1385610 ns AREF : Auto Refresh
# at time   1400570 ns PRE  : Bank = ALL
# at time   1400590 ns PRE  : Bank = ALL
# at time   1400610 ns AREF : Auto Refresh
# at time   1415570 ns PRE  : Bank = ALL
# at time   1415590 ns PRE  : Bank = ALL
# at time   1415610 ns AREF : Auto Refresh
# at time   1430570 ns PRE  : Bank = ALL
# at time   1430590 ns PRE  : Bank = ALL
# at time   1430610 ns AREF : Auto Refresh
# at time   1445570 ns PRE  : Bank = ALL
# at time   1445590 ns PRE  : Bank = ALL
# at time   1445610 ns AREF : Auto Refresh
# at time   1460570 ns PRE  : Bank = ALL
# at time   1460590 ns PRE  : Bank = ALL
# at time   1460610 ns AREF : Auto Refresh
# at time   1475570 ns PRE  : Bank = ALL
# at time   1475590 ns PRE  : Bank = ALL
# at time   1475610 ns AREF : Auto Refresh
# at time   1490570 ns PRE  : Bank = ALL
# at time   1490590 ns PRE  : Bank = ALL
# at time   1490610 ns AREF : Auto Refresh
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/read_fifo.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:08:20 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/read_fifo.v 
# -- Compiling module read_fifo
# 
# Top level modules:
# 	read_fifo
# End time: 17:08:20 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_model_plus.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:08:20 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_model_plus.v 
# -- Compiling module sdram_model_plus
# 
# Top level modules:
# 	sdram_model_plus
# End time: 17:08:20 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_arbit.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:08:20 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_arbit.v 
# -- Compiling module sdram_pro_arbit
# 
# Top level modules:
# 	sdram_pro_arbit
# End time: 17:08:20 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_autorefresh.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:08:20 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_autorefresh.v 
# -- Compiling module sdram_pro_autorefresh
# 
# Top level modules:
# 	sdram_pro_autorefresh
# End time: 17:08:20 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_master.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:08:21 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_master.v 
# -- Compiling module sdram_pro_axi_master
# 
# Top level modules:
# 	sdram_pro_axi_master
# End time: 17:08:21 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_slave.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:08:21 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_slave.v 
# -- Compiling module sdram_pro_axi_slave
# 
# Top level modules:
# 	sdram_pro_axi_slave
# End time: 17:08:21 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:08:21 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v 
# -- Compiling module sdram_pro_axi_top
# ** Warning: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v(261): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	sdram_pro_axi_top
# End time: 17:08:21 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top_tb.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:08:21 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top_tb.v 
# -- Compiling module sdram_pro_axi_top_tb
# 
# Top level modules:
# 	sdram_pro_axi_top_tb
# End time: 17:08:21 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_fifo_ctrl.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:08:21 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_fifo_ctrl.v 
# -- Compiling module sdram_pro_fifo_ctrl
# 
# Top level modules:
# 	sdram_pro_fifo_ctrl
# End time: 17:08:21 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_init.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:08:21 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_init.v 
# -- Compiling module sdram_pro_init
# 
# Top level modules:
# 	sdram_pro_init
# End time: 17:08:21 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:08:22 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v 
# -- Compiling module sdram_pro_read
# 
# Top level modules:
# 	sdram_pro_read
# End time: 17:08:22 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:08:22 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v 
# -- Compiling module sdram_pro_sdram_ctrl
# 
# Top level modules:
# 	sdram_pro_sdram_ctrl
# End time: 17:08:22 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:08:22 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v 
# -- Compiling module sdram_pro_top
# 
# Top level modules:
# 	sdram_pro_top
# End time: 17:08:22 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:08:22 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v 
# -- Compiling module sdram_pro_write
# 
# Top level modules:
# 	sdram_pro_write
# End time: 17:08:22 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/write_fifo.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:08:22 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/write_fifo.v 
# -- Compiling module write_fifo
# 
# Top level modules:
# 	write_fifo
# End time: 17:08:22 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "sdram_pro_axi_master(fast)".
# Loading work.sdram_pro_axi_top_tb(fast)
# Loading work.sdram_pro_axi_top(fast)
# Loading work.sdram_pro_top(fast)
# Loading work.sdram_pro_fifo_ctrl(fast)
# Loading work.write_fifo(fast)
# Loading altera_mf_ver.dcfifo(fast)
# Loading altera_mf_ver.dcfifo_mixed_widths(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.dcfifo_async(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast__2)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__2)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__3)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__4)
# Loading altera_mf_ver.dcfifo_fefifo(fast)
# Loading altera_mf_ver.dcfifo_fefifo(fast__1)
# Loading altera_mf_ver.dcfifo_low_latency(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION(fast)
# Loading altera_mf_ver.dcfifo_dffpipe(fast)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__1)
# Loading work.read_fifo(fast)
# Loading altera_mf_ver.dcfifo(fast__1)
# Loading altera_mf_ver.dcfifo_mixed_widths(fast__1)
# Loading altera_mf_ver.dcfifo_low_latency(fast__1)
# Loading work.sdram_pro_sdram_ctrl(fast)
# Loading work.sdram_pro_arbit(fast)
# Loading work.sdram_pro_init(fast)
# Loading work.sdram_pro_autorefresh(fast)
# Loading work.sdram_pro_write(fast)
# Loading work.sdram_pro_read(fast)
# Loading work.sdram_pro_axi_slave(fast)
# Loading work.sdram_pro_axi_master(fast)
# Loading work.sdram_model_plus(fast)
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top_tb.v(111): [PCDPC] - Port size (23) does not match connection size (1) for port 'addr'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v(39).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v(110): [PCDPC] - Port size (10) does not match connection size (8) for port 'WR_BURST_LEN'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v(110): [PCDPC] - Port size (10) does not match connection size (8) for port 'RD_BURST_LEN'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(22).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(155): [PCDPC] - Port size (8) does not match connection size (10) for port 'wr_burst_len'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst/U_sdram_pro_write File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(177): [PCDPC] - Port size (8) does not match connection size (10) for port 'rd_burst_len'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst/U_sdram_pro_read File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v
run
# at time    200230 ns PRE  : Bank = ALL
# at time    200250 ns PRE  : Bank = ALL
# at time    200270 ns AREF : Auto Refresh
# at time    200370 ns AREF : Auto Refresh
# at time    200470 ns LMR  : Load Mode Register
#                             CAS Latency      = 3
#                             Burst Length     = Full
#                             Burst Type       = Sequential
#                             Write Burst Mode = Programmed Burst Length
# at time    200810 ns PRE  : Bank = ALL
# at time    200830 ns PRE  : Bank = ALL
# at time    200850 ns PRE  : Bank = ALL
# at time    200870 ns ACT  : Bank = 0 Row =    0
# at time    200970 ns WRITE: Bank = 0 Row =    0, Col =   0, Data =     1, Dqm = 0000
# at time    200990 ns WRITE: Bank = 0 Row =    0, Col =   1, Data =     2, Dqm = 0000
# at time    201010 ns WRITE: Bank = 0 Row =    0, Col =   2, Data =     3, Dqm = 0000
# at time    201030 ns WRITE: Bank = 0 Row =    0, Col =   3, Data =     4, Dqm = 0000
# at time    201050 ns WRITE: Bank = 0 Row =    0, Col =   4, Data =     5, Dqm = 0000
# at time    201070 ns WRITE: Bank = 0 Row =    0, Col =   5, Data =     6, Dqm = 0000
# at time    201090 ns WRITE: Bank = 0 Row =    0, Col =   6, Data =     7, Dqm = 0000
# at time    201110 ns WRITE: Bank = 0 Row =    0, Col =   7, Data =     8, Dqm = 0000
# at time    201130 ns WRITE: Bank = 0 Row =    0, Col =   8, Data =     9, Dqm = 0000
# at time    201150 ns WRITE: Bank = 0 Row =    0, Col =   9, Data =    10, Dqm = 0000
# at time    201170 ns WRITE: Bank = 0 Row =    0, Col =  10, Data =    11, Dqm = 0000
# at time    201190 ns WRITE: Bank = 0 Row =    0, Col =  11, Data =    12, Dqm = 0000
# at time    201210 ns WRITE: Bank = 0 Row =    0, Col =  12, Data =    13, Dqm = 0000
# at time    201230 ns WRITE: Bank = 0 Row =    0, Col =  13, Data =    14, Dqm = 0000
# at time    201250 ns WRITE: Bank = 0 Row =    0, Col =  14, Data =    15, Dqm = 0000
# at time    201270 ns WRITE: Bank = 0 Row =    0, Col =  15, Data =    16, Dqm = 0000
# at time    201290 ns BST  : Burst Terminate
# at time    201310 ns BST  : Burst Terminate
# at time    201330 ns PRE  : Bank = ALL
# at time    201450 ns ACT  : Bank = 0 Row =    0
# at time    201597 ns READ : Bank = 0 Row =    0, Col =   0, Data =     1, Dqm = 0000
# at time    201617 ns READ : Bank = 0 Row =    0, Col =   1, Data =     2, Dqm = 0000
# at time    201637 ns READ : Bank = 0 Row =    0, Col =   2, Data =     3, Dqm = 0000
# at time    201657 ns READ : Bank = 0 Row =    0, Col =   3, Data =     4, Dqm = 0000
# at time    201677 ns READ : Bank = 0 Row =    0, Col =   4, Data =     5, Dqm = 0000
# at time    201697 ns READ : Bank = 0 Row =    0, Col =   5, Data =     6, Dqm = 0000
# at time    201717 ns READ : Bank = 0 Row =    0, Col =   6, Data =     7, Dqm = 0000
# at time    201737 ns READ : Bank = 0 Row =    0, Col =   7, Data =     8, Dqm = 0000
# at time    201757 ns READ : Bank = 0 Row =    0, Col =   8, Data =     9, Dqm = 0000
# at time    201777 ns READ : Bank = 0 Row =    0, Col =   9, Data =    10, Dqm = 0000
# at time    201797 ns READ : Bank = 0 Row =    0, Col =  10, Data =    11, Dqm = 0000
# at time    201817 ns READ : Bank = 0 Row =    0, Col =  11, Data =    12, Dqm = 0000
# at time    201837 ns READ : Bank = 0 Row =    0, Col =  12, Data =    13, Dqm = 0000
# at time    201857 ns READ : Bank = 0 Row =    0, Col =  13, Data =    14, Dqm = 0000
# at time    201870 ns BST  : Burst Terminate
# at time    201877 ns READ : Bank = 0 Row =    0, Col =  14, Data =    15, Dqm = 0000
# at time    201897 ns READ : Bank = 0 Row =    0, Col =  15, Data =    16, Dqm = 0000
# at time    201950 ns BST  : Burst Terminate
# at time    201970 ns PRE  : Bank = ALL
# at time    215570 ns PRE  : Bank = ALL
# at time    215590 ns PRE  : Bank = ALL
# at time    215610 ns AREF : Auto Refresh
# at time    230570 ns PRE  : Bank = ALL
# at time    230590 ns PRE  : Bank = ALL
# at time    230610 ns AREF : Auto Refresh
# at time    245570 ns PRE  : Bank = ALL
# at time    245590 ns PRE  : Bank = ALL
# at time    245610 ns AREF : Auto Refresh
# at time    260570 ns PRE  : Bank = ALL
# at time    260590 ns PRE  : Bank = ALL
# at time    260610 ns AREF : Auto Refresh
# at time    275570 ns PRE  : Bank = ALL
# at time    275590 ns PRE  : Bank = ALL
# at time    275610 ns AREF : Auto Refresh
# at time    290570 ns PRE  : Bank = ALL
# at time    290590 ns PRE  : Bank = ALL
# at time    290610 ns AREF : Auto Refresh
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/read_fifo.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:20:40 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/read_fifo.v 
# -- Compiling module read_fifo
# 
# Top level modules:
# 	read_fifo
# End time: 17:20:40 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_model_plus.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:20:40 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_model_plus.v 
# -- Compiling module sdram_model_plus
# 
# Top level modules:
# 	sdram_model_plus
# End time: 17:20:40 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_arbit.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:20:40 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_arbit.v 
# -- Compiling module sdram_pro_arbit
# 
# Top level modules:
# 	sdram_pro_arbit
# End time: 17:20:40 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_autorefresh.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:20:41 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_autorefresh.v 
# -- Compiling module sdram_pro_autorefresh
# 
# Top level modules:
# 	sdram_pro_autorefresh
# End time: 17:20:41 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_master.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:20:41 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_master.v 
# -- Compiling module sdram_pro_axi_master
# 
# Top level modules:
# 	sdram_pro_axi_master
# End time: 17:20:41 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_slave.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:20:41 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_slave.v 
# -- Compiling module sdram_pro_axi_slave
# 
# Top level modules:
# 	sdram_pro_axi_slave
# End time: 17:20:41 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:20:41 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v 
# -- Compiling module sdram_pro_axi_top
# ** Warning: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v(261): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	sdram_pro_axi_top
# End time: 17:20:41 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top_tb.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:20:41 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top_tb.v 
# -- Compiling module sdram_pro_axi_top_tb
# 
# Top level modules:
# 	sdram_pro_axi_top_tb
# End time: 17:20:41 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_fifo_ctrl.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:20:41 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_fifo_ctrl.v 
# -- Compiling module sdram_pro_fifo_ctrl
# 
# Top level modules:
# 	sdram_pro_fifo_ctrl
# End time: 17:20:41 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_init.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:20:42 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_init.v 
# -- Compiling module sdram_pro_init
# 
# Top level modules:
# 	sdram_pro_init
# End time: 17:20:42 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:20:42 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v 
# -- Compiling module sdram_pro_read
# 
# Top level modules:
# 	sdram_pro_read
# End time: 17:20:42 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:20:42 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v 
# -- Compiling module sdram_pro_sdram_ctrl
# 
# Top level modules:
# 	sdram_pro_sdram_ctrl
# End time: 17:20:42 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:20:42 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v 
# -- Compiling module sdram_pro_top
# 
# Top level modules:
# 	sdram_pro_top
# End time: 17:20:42 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:20:42 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v 
# -- Compiling module sdram_pro_write
# 
# Top level modules:
# 	sdram_pro_write
# End time: 17:20:42 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/write_fifo.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:20:42 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/write_fifo.v 
# -- Compiling module write_fifo
# 
# Top level modules:
# 	write_fifo
# End time: 17:20:42 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "sdram_pro_axi_master(fast)".
# Loading work.sdram_pro_axi_top_tb(fast)
# Loading work.sdram_pro_axi_top(fast)
# Loading work.sdram_pro_top(fast)
# Loading work.sdram_pro_fifo_ctrl(fast)
# Loading work.write_fifo(fast)
# Loading altera_mf_ver.dcfifo(fast)
# Loading altera_mf_ver.dcfifo_mixed_widths(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.dcfifo_async(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast__2)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__2)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__3)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__4)
# Loading altera_mf_ver.dcfifo_fefifo(fast)
# Loading altera_mf_ver.dcfifo_fefifo(fast__1)
# Loading altera_mf_ver.dcfifo_low_latency(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION(fast)
# Loading altera_mf_ver.dcfifo_dffpipe(fast)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__1)
# Loading work.read_fifo(fast)
# Loading altera_mf_ver.dcfifo(fast__1)
# Loading altera_mf_ver.dcfifo_mixed_widths(fast__1)
# Loading altera_mf_ver.dcfifo_low_latency(fast__1)
# Loading work.sdram_pro_sdram_ctrl(fast)
# Loading work.sdram_pro_arbit(fast)
# Loading work.sdram_pro_init(fast)
# Loading work.sdram_pro_autorefresh(fast)
# Loading work.sdram_pro_write(fast)
# Loading work.sdram_pro_read(fast)
# Loading work.sdram_pro_axi_slave(fast)
# Loading work.sdram_pro_axi_master(fast)
# Loading work.sdram_model_plus(fast)
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top_tb.v(111): [PCDPC] - Port size (23) does not match connection size (1) for port 'addr'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v(39).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v(110): [PCDPC] - Port size (10) does not match connection size (8) for port 'WR_BURST_LEN'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v(110): [PCDPC] - Port size (10) does not match connection size (8) for port 'RD_BURST_LEN'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(22).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(155): [PCDPC] - Port size (8) does not match connection size (10) for port 'wr_burst_len'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst/U_sdram_pro_write File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(177): [PCDPC] - Port size (8) does not match connection size (10) for port 'rd_burst_len'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst/U_sdram_pro_read File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v
run
# at time    200230 ns PRE  : Bank = ALL
# at time    200250 ns PRE  : Bank = ALL
# at time    200270 ns AREF : Auto Refresh
# at time    200370 ns AREF : Auto Refresh
# at time    200470 ns LMR  : Load Mode Register
#                             CAS Latency      = 3
#                             Burst Length     = Full
#                             Burst Type       = Sequential
#                             Write Burst Mode = Programmed Burst Length
# at time    200810 ns PRE  : Bank = ALL
# at time    200830 ns PRE  : Bank = ALL
# at time    200850 ns PRE  : Bank = ALL
# at time    200870 ns ACT  : Bank = 0 Row =    0
# at time    200970 ns WRITE: Bank = 0 Row =    0, Col =   0, Data =     1, Dqm = 0000
# at time    200990 ns WRITE: Bank = 0 Row =    0, Col =   1, Data =     2, Dqm = 0000
# at time    201010 ns WRITE: Bank = 0 Row =    0, Col =   2, Data =     3, Dqm = 0000
# at time    201030 ns WRITE: Bank = 0 Row =    0, Col =   3, Data =     4, Dqm = 0000
# at time    201050 ns WRITE: Bank = 0 Row =    0, Col =   4, Data =     5, Dqm = 0000
# at time    201070 ns WRITE: Bank = 0 Row =    0, Col =   5, Data =     6, Dqm = 0000
# at time    201090 ns WRITE: Bank = 0 Row =    0, Col =   6, Data =     7, Dqm = 0000
# at time    201110 ns WRITE: Bank = 0 Row =    0, Col =   7, Data =     8, Dqm = 0000
# at time    201130 ns WRITE: Bank = 0 Row =    0, Col =   8, Data =     9, Dqm = 0000
# at time    201150 ns WRITE: Bank = 0 Row =    0, Col =   9, Data =    10, Dqm = 0000
# at time    201170 ns WRITE: Bank = 0 Row =    0, Col =  10, Data =    11, Dqm = 0000
# at time    201190 ns WRITE: Bank = 0 Row =    0, Col =  11, Data =    12, Dqm = 0000
# at time    201210 ns WRITE: Bank = 0 Row =    0, Col =  12, Data =    13, Dqm = 0000
# at time    201230 ns WRITE: Bank = 0 Row =    0, Col =  13, Data =    14, Dqm = 0000
# at time    201250 ns WRITE: Bank = 0 Row =    0, Col =  14, Data =    15, Dqm = 0000
# at time    201270 ns WRITE: Bank = 0 Row =    0, Col =  15, Data =    16, Dqm = 0000
# at time    201290 ns BST  : Burst Terminate
# at time    201310 ns BST  : Burst Terminate
# at time    201330 ns PRE  : Bank = ALL
# at time    201450 ns ACT  : Bank = 0 Row =    0
# at time    201597 ns READ : Bank = 0 Row =    0, Col =   0, Data =     1, Dqm = 0000
# at time    201617 ns READ : Bank = 0 Row =    0, Col =   1, Data =     2, Dqm = 0000
# at time    201637 ns READ : Bank = 0 Row =    0, Col =   2, Data =     3, Dqm = 0000
# at time    201657 ns READ : Bank = 0 Row =    0, Col =   3, Data =     4, Dqm = 0000
# at time    201677 ns READ : Bank = 0 Row =    0, Col =   4, Data =     5, Dqm = 0000
# at time    201697 ns READ : Bank = 0 Row =    0, Col =   5, Data =     6, Dqm = 0000
# at time    201717 ns READ : Bank = 0 Row =    0, Col =   6, Data =     7, Dqm = 0000
# at time    201737 ns READ : Bank = 0 Row =    0, Col =   7, Data =     8, Dqm = 0000
# at time    201757 ns READ : Bank = 0 Row =    0, Col =   8, Data =     9, Dqm = 0000
# at time    201777 ns READ : Bank = 0 Row =    0, Col =   9, Data =    10, Dqm = 0000
# at time    201797 ns READ : Bank = 0 Row =    0, Col =  10, Data =    11, Dqm = 0000
# at time    201817 ns READ : Bank = 0 Row =    0, Col =  11, Data =    12, Dqm = 0000
# at time    201837 ns READ : Bank = 0 Row =    0, Col =  12, Data =    13, Dqm = 0000
# at time    201857 ns READ : Bank = 0 Row =    0, Col =  13, Data =    14, Dqm = 0000
# at time    201870 ns BST  : Burst Terminate
# at time    201877 ns READ : Bank = 0 Row =    0, Col =  14, Data =    15, Dqm = 0000
# at time    201897 ns READ : Bank = 0 Row =    0, Col =  15, Data =    16, Dqm = 0000
# at time    201950 ns BST  : Burst Terminate
# at time    201970 ns PRE  : Bank = ALL
# at time    215570 ns PRE  : Bank = ALL
# at time    215590 ns PRE  : Bank = ALL
# at time    215610 ns AREF : Auto Refresh
# at time    230570 ns PRE  : Bank = ALL
# at time    230590 ns PRE  : Bank = ALL
# at time    230610 ns AREF : Auto Refresh
# at time    245570 ns PRE  : Bank = ALL
# at time    245590 ns PRE  : Bank = ALL
# at time    245610 ns AREF : Auto Refresh
# at time    260570 ns PRE  : Bank = ALL
# at time    260590 ns PRE  : Bank = ALL
# at time    260610 ns AREF : Auto Refresh
# at time    275570 ns PRE  : Bank = ALL
# at time    275590 ns PRE  : Bank = ALL
# at time    275610 ns AREF : Auto Refresh
# at time    290570 ns PRE  : Bank = ALL
# at time    290590 ns PRE  : Bank = ALL
# at time    290610 ns AREF : Auto Refresh
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/read_fifo.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:54:14 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/read_fifo.v 
# -- Compiling module read_fifo
# 
# Top level modules:
# 	read_fifo
# End time: 17:54:14 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_model_plus.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:54:14 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_model_plus.v 
# -- Compiling module sdram_model_plus
# 
# Top level modules:
# 	sdram_model_plus
# End time: 17:54:14 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_arbit.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:54:14 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_arbit.v 
# -- Compiling module sdram_pro_arbit
# 
# Top level modules:
# 	sdram_pro_arbit
# End time: 17:54:14 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_autorefresh.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:54:14 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_autorefresh.v 
# -- Compiling module sdram_pro_autorefresh
# 
# Top level modules:
# 	sdram_pro_autorefresh
# End time: 17:54:14 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_master.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:54:15 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_master.v 
# -- Compiling module sdram_pro_axi_master
# 
# Top level modules:
# 	sdram_pro_axi_master
# End time: 17:54:15 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_slave.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:54:15 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_slave.v 
# -- Compiling module sdram_pro_axi_slave
# 
# Top level modules:
# 	sdram_pro_axi_slave
# End time: 17:54:15 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:54:15 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v 
# -- Compiling module sdram_pro_axi_top
# ** Warning: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v(266): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	sdram_pro_axi_top
# End time: 17:54:15 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top_tb.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:54:15 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top_tb.v 
# -- Compiling module sdram_pro_axi_top_tb
# 
# Top level modules:
# 	sdram_pro_axi_top_tb
# End time: 17:54:15 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_fifo_ctrl.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:54:15 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_fifo_ctrl.v 
# -- Compiling module sdram_pro_fifo_ctrl
# 
# Top level modules:
# 	sdram_pro_fifo_ctrl
# End time: 17:54:15 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_init.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:54:15 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_init.v 
# -- Compiling module sdram_pro_init
# 
# Top level modules:
# 	sdram_pro_init
# End time: 17:54:15 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:54:16 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v 
# -- Compiling module sdram_pro_read
# 
# Top level modules:
# 	sdram_pro_read
# End time: 17:54:16 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:54:16 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v 
# -- Compiling module sdram_pro_sdram_ctrl
# 
# Top level modules:
# 	sdram_pro_sdram_ctrl
# End time: 17:54:16 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:54:16 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v 
# -- Compiling module sdram_pro_top
# 
# Top level modules:
# 	sdram_pro_top
# End time: 17:54:16 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:54:16 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v 
# -- Compiling module sdram_pro_write
# 
# Top level modules:
# 	sdram_pro_write
# End time: 17:54:16 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/write_fifo.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:54:16 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/write_fifo.v 
# -- Compiling module write_fifo
# 
# Top level modules:
# 	write_fifo
# End time: 17:54:16 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "sdram_pro_axi_master(fast)".
# Loading work.sdram_pro_axi_top_tb(fast)
# Loading work.sdram_pro_axi_top(fast)
# Loading work.sdram_pro_top(fast)
# Loading work.sdram_pro_fifo_ctrl(fast)
# Loading work.write_fifo(fast)
# Loading altera_mf_ver.dcfifo(fast)
# Loading altera_mf_ver.dcfifo_mixed_widths(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.dcfifo_async(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast__2)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__2)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__3)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__4)
# Loading altera_mf_ver.dcfifo_fefifo(fast)
# Loading altera_mf_ver.dcfifo_fefifo(fast__1)
# Loading altera_mf_ver.dcfifo_low_latency(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION(fast)
# Loading altera_mf_ver.dcfifo_dffpipe(fast)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__1)
# Loading work.read_fifo(fast)
# Loading altera_mf_ver.dcfifo(fast__1)
# Loading altera_mf_ver.dcfifo_mixed_widths(fast__1)
# Loading altera_mf_ver.dcfifo_low_latency(fast__1)
# Loading work.sdram_pro_sdram_ctrl(fast)
# Loading work.sdram_pro_arbit(fast)
# Loading work.sdram_pro_init(fast)
# Loading work.sdram_pro_autorefresh(fast)
# Loading work.sdram_pro_write(fast)
# Loading work.sdram_pro_read(fast)
# Loading work.sdram_pro_axi_slave(fast)
# Loading work.sdram_pro_axi_master(fast)
# Loading work.sdram_model_plus(fast)
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top_tb.v(111): [PCDPC] - Port size (23) does not match connection size (1) for port 'addr'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v(39).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v(109): [PCDPC] - Port size (10) does not match connection size (8) for port 'WR_BURST_LEN'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v(109): [PCDPC] - Port size (10) does not match connection size (8) for port 'RD_BURST_LEN'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(22).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(155): [PCDPC] - Port size (8) does not match connection size (10) for port 'wr_burst_len'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst/U_sdram_pro_write File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(177): [PCDPC] - Port size (8) does not match connection size (10) for port 'rd_burst_len'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst/U_sdram_pro_read File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v
run
# at time    200230 ns PRE  : Bank = ALL
# at time    200250 ns PRE  : Bank = ALL
# at time    200270 ns AREF : Auto Refresh
# at time    200370 ns AREF : Auto Refresh
# at time    200470 ns LMR  : Load Mode Register
#                             CAS Latency      = 3
#                             Burst Length     = Full
#                             Burst Type       = Sequential
#                             Write Burst Mode = Programmed Burst Length
# at time    200810 ns PRE  : Bank = ALL
# at time    200830 ns PRE  : Bank = ALL
# at time    200850 ns PRE  : Bank = ALL
# at time    200870 ns ACT  : Bank = 0 Row =    0
# at time    200970 ns WRITE: Bank = 0 Row =    0, Col =   0, Data =     1, Dqm = 0000
# at time    200990 ns WRITE: Bank = 0 Row =    0, Col =   1, Data =     2, Dqm = 0000
# at time    201010 ns WRITE: Bank = 0 Row =    0, Col =   2, Data =     3, Dqm = 0000
# at time    201030 ns WRITE: Bank = 0 Row =    0, Col =   3, Data =     4, Dqm = 0000
# at time    201050 ns WRITE: Bank = 0 Row =    0, Col =   4, Data =     5, Dqm = 0000
# at time    201070 ns WRITE: Bank = 0 Row =    0, Col =   5, Data =     6, Dqm = 0000
# at time    201090 ns WRITE: Bank = 0 Row =    0, Col =   6, Data =     7, Dqm = 0000
# at time    201110 ns WRITE: Bank = 0 Row =    0, Col =   7, Data =     8, Dqm = 0000
# at time    201130 ns WRITE: Bank = 0 Row =    0, Col =   8, Data =     9, Dqm = 0000
# at time    201150 ns WRITE: Bank = 0 Row =    0, Col =   9, Data =    10, Dqm = 0000
# at time    201170 ns WRITE: Bank = 0 Row =    0, Col =  10, Data =    11, Dqm = 0000
# at time    201190 ns WRITE: Bank = 0 Row =    0, Col =  11, Data =    12, Dqm = 0000
# at time    201210 ns WRITE: Bank = 0 Row =    0, Col =  12, Data =    13, Dqm = 0000
# at time    201230 ns WRITE: Bank = 0 Row =    0, Col =  13, Data =    14, Dqm = 0000
# at time    201250 ns WRITE: Bank = 0 Row =    0, Col =  14, Data =    15, Dqm = 0000
# at time    201270 ns WRITE: Bank = 0 Row =    0, Col =  15, Data =    16, Dqm = 0000
# at time    201290 ns BST  : Burst Terminate
# at time    201310 ns BST  : Burst Terminate
# at time    201330 ns PRE  : Bank = ALL
# at time    202670 ns ACT  : Bank = 0 Row =    0
# at time    202817 ns READ : Bank = 0 Row =    0, Col =   0, Data =     1, Dqm = 0000
# at time    202837 ns READ : Bank = 0 Row =    0, Col =   1, Data =     2, Dqm = 0000
# at time    202857 ns READ : Bank = 0 Row =    0, Col =   2, Data =     3, Dqm = 0000
# at time    202877 ns READ : Bank = 0 Row =    0, Col =   3, Data =     4, Dqm = 0000
# at time    202897 ns READ : Bank = 0 Row =    0, Col =   4, Data =     5, Dqm = 0000
# at time    202917 ns READ : Bank = 0 Row =    0, Col =   5, Data =     6, Dqm = 0000
# at time    202937 ns READ : Bank = 0 Row =    0, Col =   6, Data =     7, Dqm = 0000
# at time    202957 ns READ : Bank = 0 Row =    0, Col =   7, Data =     8, Dqm = 0000
# at time    202977 ns READ : Bank = 0 Row =    0, Col =   8, Data =     9, Dqm = 0000
# at time    202997 ns READ : Bank = 0 Row =    0, Col =   9, Data =    10, Dqm = 0000
# at time    203017 ns READ : Bank = 0 Row =    0, Col =  10, Data =    11, Dqm = 0000
# at time    203037 ns READ : Bank = 0 Row =    0, Col =  11, Data =    12, Dqm = 0000
# at time    203057 ns READ : Bank = 0 Row =    0, Col =  12, Data =    13, Dqm = 0000
# at time    203077 ns READ : Bank = 0 Row =    0, Col =  13, Data =    14, Dqm = 0000
# at time    203090 ns BST  : Burst Terminate
# at time    203097 ns READ : Bank = 0 Row =    0, Col =  14, Data =    15, Dqm = 0000
# at time    203117 ns READ : Bank = 0 Row =    0, Col =  15, Data =    16, Dqm = 0000
# at time    203170 ns BST  : Burst Terminate
# at time    203190 ns PRE  : Bank = ALL
# at time    206670 ns ACT  : Bank = 0 Row =    0
# at time    206817 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    206837 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    206857 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    206877 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    206897 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    206917 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    206937 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    206957 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    206977 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    206997 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    207017 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    207037 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    207057 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    207077 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    207090 ns BST  : Burst Terminate
# at time    207097 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    207117 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    207170 ns BST  : Burst Terminate
# at time    207190 ns PRE  : Bank = ALL
# at time    215570 ns PRE  : Bank = ALL
# at time    215590 ns PRE  : Bank = ALL
# at time    215610 ns AREF : Auto Refresh
# at time    230570 ns PRE  : Bank = ALL
# at time    230590 ns PRE  : Bank = ALL
# at time    230610 ns AREF : Auto Refresh
# at time    245570 ns PRE  : Bank = ALL
# at time    245590 ns PRE  : Bank = ALL
# at time    245610 ns AREF : Auto Refresh
# at time    260570 ns PRE  : Bank = ALL
# at time    260590 ns PRE  : Bank = ALL
# at time    260610 ns AREF : Auto Refresh
# at time    275570 ns PRE  : Bank = ALL
# at time    275590 ns PRE  : Bank = ALL
# at time    275610 ns AREF : Auto Refresh
# at time    290570 ns PRE  : Bank = ALL
# at time    290590 ns PRE  : Bank = ALL
# at time    290610 ns AREF : Auto Refresh
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/read_fifo.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:56:10 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/read_fifo.v 
# -- Compiling module read_fifo
# 
# Top level modules:
# 	read_fifo
# End time: 17:56:10 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_model_plus.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:56:10 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_model_plus.v 
# -- Compiling module sdram_model_plus
# 
# Top level modules:
# 	sdram_model_plus
# End time: 17:56:10 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_arbit.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:56:10 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_arbit.v 
# -- Compiling module sdram_pro_arbit
# 
# Top level modules:
# 	sdram_pro_arbit
# End time: 17:56:10 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_autorefresh.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:56:10 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_autorefresh.v 
# -- Compiling module sdram_pro_autorefresh
# 
# Top level modules:
# 	sdram_pro_autorefresh
# End time: 17:56:10 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_master.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:56:10 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_master.v 
# -- Compiling module sdram_pro_axi_master
# 
# Top level modules:
# 	sdram_pro_axi_master
# End time: 17:56:10 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_slave.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:56:10 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_slave.v 
# -- Compiling module sdram_pro_axi_slave
# 
# Top level modules:
# 	sdram_pro_axi_slave
# End time: 17:56:10 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:56:11 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v 
# -- Compiling module sdram_pro_axi_top
# ** Warning: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v(266): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	sdram_pro_axi_top
# End time: 17:56:11 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top_tb.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:56:11 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top_tb.v 
# -- Compiling module sdram_pro_axi_top_tb
# 
# Top level modules:
# 	sdram_pro_axi_top_tb
# End time: 17:56:11 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_fifo_ctrl.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:56:11 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_fifo_ctrl.v 
# -- Compiling module sdram_pro_fifo_ctrl
# 
# Top level modules:
# 	sdram_pro_fifo_ctrl
# End time: 17:56:11 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_init.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:56:11 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_init.v 
# -- Compiling module sdram_pro_init
# 
# Top level modules:
# 	sdram_pro_init
# End time: 17:56:11 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:56:11 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v 
# -- Compiling module sdram_pro_read
# 
# Top level modules:
# 	sdram_pro_read
# End time: 17:56:11 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:56:11 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v 
# -- Compiling module sdram_pro_sdram_ctrl
# 
# Top level modules:
# 	sdram_pro_sdram_ctrl
# End time: 17:56:11 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:56:12 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v 
# -- Compiling module sdram_pro_top
# 
# Top level modules:
# 	sdram_pro_top
# End time: 17:56:12 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:56:12 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v 
# -- Compiling module sdram_pro_write
# 
# Top level modules:
# 	sdram_pro_write
# End time: 17:56:12 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/write_fifo.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:56:12 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/write_fifo.v 
# -- Compiling module write_fifo
# 
# Top level modules:
# 	write_fifo
# End time: 17:56:12 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.sdram_pro_axi_top_tb(fast)
# Loading work.sdram_pro_axi_top(fast)
# Loading work.sdram_pro_top(fast)
# Loading work.sdram_pro_fifo_ctrl(fast)
# Loading work.write_fifo(fast)
# Loading altera_mf_ver.dcfifo(fast)
# Loading altera_mf_ver.dcfifo_mixed_widths(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.dcfifo_async(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast__2)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__2)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__3)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__4)
# Loading altera_mf_ver.dcfifo_fefifo(fast)
# Loading altera_mf_ver.dcfifo_fefifo(fast__1)
# Loading altera_mf_ver.dcfifo_low_latency(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION(fast)
# Loading altera_mf_ver.dcfifo_dffpipe(fast)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__1)
# Loading work.read_fifo(fast)
# Loading altera_mf_ver.dcfifo(fast__1)
# Loading altera_mf_ver.dcfifo_mixed_widths(fast__1)
# Loading altera_mf_ver.dcfifo_low_latency(fast__1)
# Loading work.sdram_pro_sdram_ctrl(fast)
# Loading work.sdram_pro_arbit(fast)
# Loading work.sdram_pro_init(fast)
# Loading work.sdram_pro_autorefresh(fast)
# Loading work.sdram_pro_write(fast)
# Loading work.sdram_pro_read(fast)
# Loading work.sdram_pro_axi_slave(fast)
# Loading work.sdram_pro_axi_master(fast)
# Loading work.sdram_model_plus(fast)
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top_tb.v(111): [PCDPC] - Port size (23) does not match connection size (1) for port 'addr'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v(39).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v(109): [PCDPC] - Port size (10) does not match connection size (8) for port 'WR_BURST_LEN'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v(109): [PCDPC] - Port size (10) does not match connection size (8) for port 'RD_BURST_LEN'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(22).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(155): [PCDPC] - Port size (8) does not match connection size (10) for port 'wr_burst_len'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst/U_sdram_pro_write File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(177): [PCDPC] - Port size (8) does not match connection size (10) for port 'rd_burst_len'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst/U_sdram_pro_read File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v
run
# at time    200230 ns PRE  : Bank = ALL
# at time    200250 ns PRE  : Bank = ALL
# at time    200270 ns AREF : Auto Refresh
# at time    200370 ns AREF : Auto Refresh
# at time    200470 ns LMR  : Load Mode Register
#                             CAS Latency      = 3
#                             Burst Length     = Full
#                             Burst Type       = Sequential
#                             Write Burst Mode = Programmed Burst Length
# at time    200810 ns PRE  : Bank = ALL
# at time    200830 ns PRE  : Bank = ALL
# at time    200850 ns PRE  : Bank = ALL
# at time    200870 ns ACT  : Bank = 0 Row =    0
# at time    200970 ns WRITE: Bank = 0 Row =    0, Col =   0, Data =     1, Dqm = 0000
# at time    200990 ns WRITE: Bank = 0 Row =    0, Col =   1, Data =     2, Dqm = 0000
# at time    201010 ns WRITE: Bank = 0 Row =    0, Col =   2, Data =     3, Dqm = 0000
# at time    201030 ns WRITE: Bank = 0 Row =    0, Col =   3, Data =     4, Dqm = 0000
# at time    201050 ns WRITE: Bank = 0 Row =    0, Col =   4, Data =     5, Dqm = 0000
# at time    201070 ns WRITE: Bank = 0 Row =    0, Col =   5, Data =     6, Dqm = 0000
# at time    201090 ns WRITE: Bank = 0 Row =    0, Col =   6, Data =     7, Dqm = 0000
# at time    201110 ns WRITE: Bank = 0 Row =    0, Col =   7, Data =     8, Dqm = 0000
# at time    201130 ns WRITE: Bank = 0 Row =    0, Col =   8, Data =     9, Dqm = 0000
# at time    201150 ns WRITE: Bank = 0 Row =    0, Col =   9, Data =    10, Dqm = 0000
# at time    201170 ns WRITE: Bank = 0 Row =    0, Col =  10, Data =    11, Dqm = 0000
# at time    201190 ns WRITE: Bank = 0 Row =    0, Col =  11, Data =    12, Dqm = 0000
# at time    201210 ns WRITE: Bank = 0 Row =    0, Col =  12, Data =    13, Dqm = 0000
# at time    201230 ns WRITE: Bank = 0 Row =    0, Col =  13, Data =    14, Dqm = 0000
# at time    201250 ns WRITE: Bank = 0 Row =    0, Col =  14, Data =    15, Dqm = 0000
# at time    201270 ns WRITE: Bank = 0 Row =    0, Col =  15, Data =    16, Dqm = 0000
# at time    201290 ns BST  : Burst Terminate
# at time    201310 ns BST  : Burst Terminate
# at time    201330 ns PRE  : Bank = ALL
# at time    202670 ns ACT  : Bank = 0 Row =    0
# at time    202817 ns READ : Bank = 0 Row =    0, Col =   0, Data =     1, Dqm = 0000
# at time    202837 ns READ : Bank = 0 Row =    0, Col =   1, Data =     2, Dqm = 0000
# at time    202857 ns READ : Bank = 0 Row =    0, Col =   2, Data =     3, Dqm = 0000
# at time    202877 ns READ : Bank = 0 Row =    0, Col =   3, Data =     4, Dqm = 0000
# at time    202897 ns READ : Bank = 0 Row =    0, Col =   4, Data =     5, Dqm = 0000
# at time    202917 ns READ : Bank = 0 Row =    0, Col =   5, Data =     6, Dqm = 0000
# at time    202937 ns READ : Bank = 0 Row =    0, Col =   6, Data =     7, Dqm = 0000
# at time    202957 ns READ : Bank = 0 Row =    0, Col =   7, Data =     8, Dqm = 0000
# at time    202977 ns READ : Bank = 0 Row =    0, Col =   8, Data =     9, Dqm = 0000
# at time    202997 ns READ : Bank = 0 Row =    0, Col =   9, Data =    10, Dqm = 0000
# at time    203017 ns READ : Bank = 0 Row =    0, Col =  10, Data =    11, Dqm = 0000
# at time    203037 ns READ : Bank = 0 Row =    0, Col =  11, Data =    12, Dqm = 0000
# at time    203057 ns READ : Bank = 0 Row =    0, Col =  12, Data =    13, Dqm = 0000
# at time    203077 ns READ : Bank = 0 Row =    0, Col =  13, Data =    14, Dqm = 0000
# at time    203090 ns BST  : Burst Terminate
# at time    203097 ns READ : Bank = 0 Row =    0, Col =  14, Data =    15, Dqm = 0000
# at time    203117 ns READ : Bank = 0 Row =    0, Col =  15, Data =    16, Dqm = 0000
# at time    203170 ns BST  : Burst Terminate
# at time    203190 ns PRE  : Bank = ALL
# at time    206670 ns ACT  : Bank = 0 Row =    0
# at time    206817 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    206837 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    206857 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    206877 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    206897 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    206917 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    206937 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    206957 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    206977 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    206997 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    207017 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    207037 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    207057 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    207077 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    207090 ns BST  : Burst Terminate
# at time    207097 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    207117 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    207170 ns BST  : Burst Terminate
# at time    207190 ns PRE  : Bank = ALL
# at time    215570 ns PRE  : Bank = ALL
# at time    215590 ns PRE  : Bank = ALL
# at time    215610 ns AREF : Auto Refresh
# at time    230570 ns PRE  : Bank = ALL
# at time    230590 ns PRE  : Bank = ALL
# at time    230610 ns AREF : Auto Refresh
# at time    245570 ns PRE  : Bank = ALL
# at time    245590 ns PRE  : Bank = ALL
# at time    245610 ns AREF : Auto Refresh
# at time    260570 ns PRE  : Bank = ALL
# at time    260590 ns PRE  : Bank = ALL
# at time    260610 ns AREF : Auto Refresh
# at time    275570 ns PRE  : Bank = ALL
# at time    275590 ns PRE  : Bank = ALL
# at time    275610 ns AREF : Auto Refresh
# at time    290570 ns PRE  : Bank = ALL
# at time    290590 ns PRE  : Bank = ALL
# at time    290610 ns AREF : Auto Refresh
# Causality operation skipped due to absence of debug database file
# altEditor error: couldn't execute "C:\Program Files (x86)\Notepad++\notepad++.exe": no such file or directory
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/read_fifo.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 18:07:19 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/read_fifo.v 
# -- Compiling module read_fifo
# 
# Top level modules:
# 	read_fifo
# End time: 18:07:19 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_model_plus.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 18:07:20 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_model_plus.v 
# -- Compiling module sdram_model_plus
# 
# Top level modules:
# 	sdram_model_plus
# End time: 18:07:20 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_arbit.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 18:07:20 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_arbit.v 
# -- Compiling module sdram_pro_arbit
# 
# Top level modules:
# 	sdram_pro_arbit
# End time: 18:07:20 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_autorefresh.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 18:07:20 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_autorefresh.v 
# -- Compiling module sdram_pro_autorefresh
# 
# Top level modules:
# 	sdram_pro_autorefresh
# End time: 18:07:20 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_master.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 18:07:20 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_master.v 
# -- Compiling module sdram_pro_axi_master
# 
# Top level modules:
# 	sdram_pro_axi_master
# End time: 18:07:20 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_slave.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 18:07:20 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_slave.v 
# -- Compiling module sdram_pro_axi_slave
# 
# Top level modules:
# 	sdram_pro_axi_slave
# End time: 18:07:20 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 18:07:20 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v 
# -- Compiling module sdram_pro_axi_top
# ** Warning: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v(266): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	sdram_pro_axi_top
# End time: 18:07:20 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top_tb.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 18:07:21 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top_tb.v 
# -- Compiling module sdram_pro_axi_top_tb
# 
# Top level modules:
# 	sdram_pro_axi_top_tb
# End time: 18:07:21 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_fifo_ctrl.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 18:07:21 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_fifo_ctrl.v 
# -- Compiling module sdram_pro_fifo_ctrl
# 
# Top level modules:
# 	sdram_pro_fifo_ctrl
# End time: 18:07:21 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_init.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 18:07:21 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_init.v 
# -- Compiling module sdram_pro_init
# 
# Top level modules:
# 	sdram_pro_init
# End time: 18:07:21 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 18:07:21 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v 
# -- Compiling module sdram_pro_read
# 
# Top level modules:
# 	sdram_pro_read
# End time: 18:07:21 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 18:07:21 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v 
# -- Compiling module sdram_pro_sdram_ctrl
# 
# Top level modules:
# 	sdram_pro_sdram_ctrl
# End time: 18:07:21 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 18:07:21 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v 
# -- Compiling module sdram_pro_top
# 
# Top level modules:
# 	sdram_pro_top
# End time: 18:07:21 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 18:07:22 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v 
# -- Compiling module sdram_pro_write
# 
# Top level modules:
# 	sdram_pro_write
# End time: 18:07:22 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/write_fifo.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 18:07:22 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/write_fifo.v 
# -- Compiling module write_fifo
# 
# Top level modules:
# 	write_fifo
# End time: 18:07:22 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "sdram_pro_axi_master(fast)".
# Loading work.sdram_pro_axi_top_tb(fast)
# Loading work.sdram_pro_axi_top(fast)
# Loading work.sdram_pro_top(fast)
# Loading work.sdram_pro_fifo_ctrl(fast)
# Loading work.write_fifo(fast)
# Loading altera_mf_ver.dcfifo(fast)
# Loading altera_mf_ver.dcfifo_mixed_widths(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.dcfifo_async(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast__2)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__2)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__3)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__4)
# Loading altera_mf_ver.dcfifo_fefifo(fast)
# Loading altera_mf_ver.dcfifo_fefifo(fast__1)
# Loading altera_mf_ver.dcfifo_low_latency(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION(fast)
# Loading altera_mf_ver.dcfifo_dffpipe(fast)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__1)
# Loading work.read_fifo(fast)
# Loading altera_mf_ver.dcfifo(fast__1)
# Loading altera_mf_ver.dcfifo_mixed_widths(fast__1)
# Loading altera_mf_ver.dcfifo_low_latency(fast__1)
# Loading work.sdram_pro_sdram_ctrl(fast)
# Loading work.sdram_pro_arbit(fast)
# Loading work.sdram_pro_init(fast)
# Loading work.sdram_pro_autorefresh(fast)
# Loading work.sdram_pro_write(fast)
# Loading work.sdram_pro_read(fast)
# Loading work.sdram_pro_axi_slave(fast)
# Loading work.sdram_pro_axi_master(fast)
# Loading work.sdram_model_plus(fast)
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top_tb.v(111): [PCDPC] - Port size (23) does not match connection size (1) for port 'addr'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v(39).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v(109): [PCDPC] - Port size (10) does not match connection size (8) for port 'WR_BURST_LEN'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v(109): [PCDPC] - Port size (10) does not match connection size (8) for port 'RD_BURST_LEN'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(22).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(155): [PCDPC] - Port size (8) does not match connection size (10) for port 'wr_burst_len'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst/U_sdram_pro_write File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(177): [PCDPC] - Port size (8) does not match connection size (10) for port 'rd_burst_len'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst/U_sdram_pro_read File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v
run
# at time    200230 ns PRE  : Bank = ALL
# at time    200250 ns PRE  : Bank = ALL
# at time    200270 ns AREF : Auto Refresh
# at time    200370 ns AREF : Auto Refresh
# at time    200470 ns LMR  : Load Mode Register
#                             CAS Latency      = 3
#                             Burst Length     = Full
#                             Burst Type       = Sequential
#                             Write Burst Mode = Programmed Burst Length
# at time    200810 ns PRE  : Bank = ALL
# at time    200830 ns PRE  : Bank = ALL
# at time    200850 ns PRE  : Bank = ALL
# at time    200870 ns ACT  : Bank = 0 Row =    0
# at time    200970 ns WRITE: Bank = 0 Row =    0, Col =   0, Data =     1, Dqm = 0000
# at time    200990 ns WRITE: Bank = 0 Row =    0, Col =   1, Data =     2, Dqm = 0000
# at time    201010 ns WRITE: Bank = 0 Row =    0, Col =   2, Data =     3, Dqm = 0000
# at time    201030 ns WRITE: Bank = 0 Row =    0, Col =   3, Data =     4, Dqm = 0000
# at time    201050 ns WRITE: Bank = 0 Row =    0, Col =   4, Data =     5, Dqm = 0000
# at time    201070 ns WRITE: Bank = 0 Row =    0, Col =   5, Data =     6, Dqm = 0000
# at time    201090 ns WRITE: Bank = 0 Row =    0, Col =   6, Data =     7, Dqm = 0000
# at time    201110 ns WRITE: Bank = 0 Row =    0, Col =   7, Data =     8, Dqm = 0000
# at time    201130 ns WRITE: Bank = 0 Row =    0, Col =   8, Data =     9, Dqm = 0000
# at time    201150 ns WRITE: Bank = 0 Row =    0, Col =   9, Data =    10, Dqm = 0000
# at time    201170 ns WRITE: Bank = 0 Row =    0, Col =  10, Data =    11, Dqm = 0000
# at time    201190 ns WRITE: Bank = 0 Row =    0, Col =  11, Data =    12, Dqm = 0000
# at time    201210 ns WRITE: Bank = 0 Row =    0, Col =  12, Data =    13, Dqm = 0000
# at time    201230 ns WRITE: Bank = 0 Row =    0, Col =  13, Data =    14, Dqm = 0000
# at time    201250 ns WRITE: Bank = 0 Row =    0, Col =  14, Data =    15, Dqm = 0000
# at time    201270 ns WRITE: Bank = 0 Row =    0, Col =  15, Data =    16, Dqm = 0000
# at time    201290 ns BST  : Burst Terminate
# at time    201310 ns BST  : Burst Terminate
# at time    201330 ns PRE  : Bank = ALL
# at time    202670 ns ACT  : Bank = 0 Row =    0
# at time    202817 ns READ : Bank = 0 Row =    0, Col =   0, Data =     1, Dqm = 0000
# at time    202837 ns READ : Bank = 0 Row =    0, Col =   1, Data =     2, Dqm = 0000
# at time    202857 ns READ : Bank = 0 Row =    0, Col =   2, Data =     3, Dqm = 0000
# at time    202877 ns READ : Bank = 0 Row =    0, Col =   3, Data =     4, Dqm = 0000
# at time    202897 ns READ : Bank = 0 Row =    0, Col =   4, Data =     5, Dqm = 0000
# at time    202917 ns READ : Bank = 0 Row =    0, Col =   5, Data =     6, Dqm = 0000
# at time    202937 ns READ : Bank = 0 Row =    0, Col =   6, Data =     7, Dqm = 0000
# at time    202957 ns READ : Bank = 0 Row =    0, Col =   7, Data =     8, Dqm = 0000
# at time    202977 ns READ : Bank = 0 Row =    0, Col =   8, Data =     9, Dqm = 0000
# at time    202997 ns READ : Bank = 0 Row =    0, Col =   9, Data =    10, Dqm = 0000
# at time    203017 ns READ : Bank = 0 Row =    0, Col =  10, Data =    11, Dqm = 0000
# at time    203037 ns READ : Bank = 0 Row =    0, Col =  11, Data =    12, Dqm = 0000
# at time    203057 ns READ : Bank = 0 Row =    0, Col =  12, Data =    13, Dqm = 0000
# at time    203077 ns READ : Bank = 0 Row =    0, Col =  13, Data =    14, Dqm = 0000
# at time    203090 ns BST  : Burst Terminate
# at time    203097 ns READ : Bank = 0 Row =    0, Col =  14, Data =    15, Dqm = 0000
# at time    203117 ns READ : Bank = 0 Row =    0, Col =  15, Data =    16, Dqm = 0000
# at time    203170 ns BST  : Burst Terminate
# at time    203190 ns PRE  : Bank = ALL
# at time    208610 ns PRE  : Bank = ALL
# at time    208630 ns PRE  : Bank = ALL
# at time    208650 ns PRE  : Bank = ALL
# at time    208670 ns ACT  : Bank = 0 Row =    0
# at time    208770 ns WRITE: Bank = 0 Row =    0, Col =  32, Data =    33, Dqm = 0000
# at time    208790 ns WRITE: Bank = 0 Row =    0, Col =  33, Data =    34, Dqm = 0000
# at time    208810 ns WRITE: Bank = 0 Row =    0, Col =  34, Data =    35, Dqm = 0000
# at time    208830 ns WRITE: Bank = 0 Row =    0, Col =  35, Data =    36, Dqm = 0000
# at time    208850 ns WRITE: Bank = 0 Row =    0, Col =  36, Data =    37, Dqm = 0000
# at time    208870 ns WRITE: Bank = 0 Row =    0, Col =  37, Data =    38, Dqm = 0000
# at time    208890 ns WRITE: Bank = 0 Row =    0, Col =  38, Data =    39, Dqm = 0000
# at time    208910 ns WRITE: Bank = 0 Row =    0, Col =  39, Data =    40, Dqm = 0000
# at time    208930 ns WRITE: Bank = 0 Row =    0, Col =  40, Data =    41, Dqm = 0000
# at time    208950 ns WRITE: Bank = 0 Row =    0, Col =  41, Data =    42, Dqm = 0000
# at time    208970 ns WRITE: Bank = 0 Row =    0, Col =  42, Data =    43, Dqm = 0000
# at time    208990 ns WRITE: Bank = 0 Row =    0, Col =  43, Data =    44, Dqm = 0000
# at time    209010 ns WRITE: Bank = 0 Row =    0, Col =  44, Data =    45, Dqm = 0000
# at time    209030 ns WRITE: Bank = 0 Row =    0, Col =  45, Data =    46, Dqm = 0000
# at time    209050 ns WRITE: Bank = 0 Row =    0, Col =  46, Data =    47, Dqm = 0000
# at time    209070 ns WRITE: Bank = 0 Row =    0, Col =  47, Data =    48, Dqm = 0000
# at time    209090 ns BST  : Burst Terminate
# at time    209110 ns BST  : Burst Terminate
# at time    209130 ns PRE  : Bank = ALL
# at time    215570 ns PRE  : Bank = ALL
# at time    215590 ns PRE  : Bank = ALL
# at time    215610 ns AREF : Auto Refresh
# at time    216610 ns PRE  : Bank = ALL
# at time    216630 ns PRE  : Bank = ALL
# at time    216650 ns PRE  : Bank = ALL
# at time    216670 ns ACT  : Bank = 0 Row =    0
# at time    216770 ns WRITE: Bank = 0 Row =    0, Col =  64, Data =    65, Dqm = 0000
# at time    216790 ns WRITE: Bank = 0 Row =    0, Col =  65, Data =    66, Dqm = 0000
# at time    216810 ns WRITE: Bank = 0 Row =    0, Col =  66, Data =    67, Dqm = 0000
# at time    216830 ns WRITE: Bank = 0 Row =    0, Col =  67, Data =    68, Dqm = 0000
# at time    216850 ns WRITE: Bank = 0 Row =    0, Col =  68, Data =    69, Dqm = 0000
# at time    216870 ns WRITE: Bank = 0 Row =    0, Col =  69, Data =    70, Dqm = 0000
# at time    216890 ns WRITE: Bank = 0 Row =    0, Col =  70, Data =    71, Dqm = 0000
# at time    216910 ns WRITE: Bank = 0 Row =    0, Col =  71, Data =    72, Dqm = 0000
# at time    216930 ns WRITE: Bank = 0 Row =    0, Col =  72, Data =    73, Dqm = 0000
# at time    216950 ns WRITE: Bank = 0 Row =    0, Col =  73, Data =    74, Dqm = 0000
# at time    216970 ns WRITE: Bank = 0 Row =    0, Col =  74, Data =    75, Dqm = 0000
# at time    216990 ns WRITE: Bank = 0 Row =    0, Col =  75, Data =    76, Dqm = 0000
# at time    217010 ns WRITE: Bank = 0 Row =    0, Col =  76, Data =    77, Dqm = 0000
# at time    217030 ns WRITE: Bank = 0 Row =    0, Col =  77, Data =    78, Dqm = 0000
# at time    217050 ns WRITE: Bank = 0 Row =    0, Col =  78, Data =    79, Dqm = 0000
# at time    217070 ns WRITE: Bank = 0 Row =    0, Col =  79, Data =    80, Dqm = 0000
# at time    217090 ns BST  : Burst Terminate
# at time    217110 ns BST  : Burst Terminate
# at time    217130 ns PRE  : Bank = ALL
# at time    224610 ns PRE  : Bank = ALL
# at time    224630 ns PRE  : Bank = ALL
# at time    224650 ns PRE  : Bank = ALL
# at time    224670 ns ACT  : Bank = 0 Row =    0
# at time    224770 ns WRITE: Bank = 0 Row =    0, Col =  96, Data =    97, Dqm = 0000
# at time    224790 ns WRITE: Bank = 0 Row =    0, Col =  97, Data =    98, Dqm = 0000
# at time    224810 ns WRITE: Bank = 0 Row =    0, Col =  98, Data =    99, Dqm = 0000
# at time    224830 ns WRITE: Bank = 0 Row =    0, Col =  99, Data =   100, Dqm = 0000
# at time    224850 ns WRITE: Bank = 0 Row =    0, Col = 100, Data =   101, Dqm = 0000
# at time    224870 ns WRITE: Bank = 0 Row =    0, Col = 101, Data =   102, Dqm = 0000
# at time    224890 ns WRITE: Bank = 0 Row =    0, Col = 102, Data =   103, Dqm = 0000
# at time    224910 ns WRITE: Bank = 0 Row =    0, Col = 103, Data =   104, Dqm = 0000
# at time    224930 ns WRITE: Bank = 0 Row =    0, Col = 104, Data =   105, Dqm = 0000
# at time    224950 ns WRITE: Bank = 0 Row =    0, Col = 105, Data =   106, Dqm = 0000
# at time    224970 ns WRITE: Bank = 0 Row =    0, Col = 106, Data =   107, Dqm = 0000
# at time    224990 ns WRITE: Bank = 0 Row =    0, Col = 107, Data =   108, Dqm = 0000
# at time    225010 ns WRITE: Bank = 0 Row =    0, Col = 108, Data =   109, Dqm = 0000
# at time    225030 ns WRITE: Bank = 0 Row =    0, Col = 109, Data =   110, Dqm = 0000
# at time    225050 ns WRITE: Bank = 0 Row =    0, Col = 110, Data =   111, Dqm = 0000
# at time    225070 ns WRITE: Bank = 0 Row =    0, Col = 111, Data =   112, Dqm = 0000
# at time    225090 ns BST  : Burst Terminate
# at time    225110 ns BST  : Burst Terminate
# at time    225130 ns PRE  : Bank = ALL
# at time    230570 ns PRE  : Bank = ALL
# at time    230590 ns PRE  : Bank = ALL
# at time    230610 ns AREF : Auto Refresh
# at time    245570 ns PRE  : Bank = ALL
# at time    245590 ns PRE  : Bank = ALL
# at time    245610 ns AREF : Auto Refresh
# at time    260570 ns PRE  : Bank = ALL
# at time    260590 ns PRE  : Bank = ALL
# at time    260610 ns AREF : Auto Refresh
# at time    275570 ns PRE  : Bank = ALL
# at time    275590 ns PRE  : Bank = ALL
# at time    275610 ns AREF : Auto Refresh
# at time    290570 ns PRE  : Bank = ALL
# at time    290590 ns PRE  : Bank = ALL
# at time    290610 ns AREF : Auto Refresh
# altEditor error: couldn't execute "C:\Program Files (x86)\Notepad++\notepad++.exe": no such file or directory
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/read_fifo.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 18:52:20 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/read_fifo.v 
# -- Compiling module read_fifo
# 
# Top level modules:
# 	read_fifo
# End time: 18:52:20 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_model_plus.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 18:52:20 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_model_plus.v 
# -- Compiling module sdram_model_plus
# 
# Top level modules:
# 	sdram_model_plus
# End time: 18:52:20 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_arbit.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 18:52:21 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_arbit.v 
# -- Compiling module sdram_pro_arbit
# 
# Top level modules:
# 	sdram_pro_arbit
# End time: 18:52:21 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_autorefresh.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 18:52:21 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_autorefresh.v 
# -- Compiling module sdram_pro_autorefresh
# 
# Top level modules:
# 	sdram_pro_autorefresh
# End time: 18:52:21 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_master.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 18:52:21 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_master.v 
# -- Compiling module sdram_pro_axi_master
# 
# Top level modules:
# 	sdram_pro_axi_master
# End time: 18:52:21 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_slave.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 18:52:21 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_slave.v 
# -- Compiling module sdram_pro_axi_slave
# 
# Top level modules:
# 	sdram_pro_axi_slave
# End time: 18:52:21 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 18:52:21 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v 
# -- Compiling module sdram_pro_axi_top
# ** Warning: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v(266): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	sdram_pro_axi_top
# End time: 18:52:21 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top_tb.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 18:52:21 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top_tb.v 
# -- Compiling module sdram_pro_axi_top_tb
# 
# Top level modules:
# 	sdram_pro_axi_top_tb
# End time: 18:52:21 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_fifo_ctrl.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 18:52:22 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_fifo_ctrl.v 
# -- Compiling module sdram_pro_fifo_ctrl
# 
# Top level modules:
# 	sdram_pro_fifo_ctrl
# End time: 18:52:22 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_init.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 18:52:22 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_init.v 
# -- Compiling module sdram_pro_init
# 
# Top level modules:
# 	sdram_pro_init
# End time: 18:52:22 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 18:52:22 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v 
# -- Compiling module sdram_pro_read
# 
# Top level modules:
# 	sdram_pro_read
# End time: 18:52:22 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 18:52:22 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v 
# -- Compiling module sdram_pro_sdram_ctrl
# 
# Top level modules:
# 	sdram_pro_sdram_ctrl
# End time: 18:52:22 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 18:52:22 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v 
# -- Compiling module sdram_pro_top
# 
# Top level modules:
# 	sdram_pro_top
# End time: 18:52:22 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 18:52:22 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v 
# -- Compiling module sdram_pro_write
# 
# Top level modules:
# 	sdram_pro_write
# End time: 18:52:22 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/write_fifo.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 18:52:22 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/write_fifo.v 
# -- Compiling module write_fifo
# 
# Top level modules:
# 	write_fifo
# End time: 18:52:23 on Jul 26,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
run
# at time    305570 ns PRE  : Bank = ALL
# at time    305590 ns PRE  : Bank = ALL
# at time    305610 ns AREF : Auto Refresh
# at time    320570 ns PRE  : Bank = ALL
# at time    320590 ns PRE  : Bank = ALL
# at time    320610 ns AREF : Auto Refresh
# at time    335570 ns PRE  : Bank = ALL
# at time    335590 ns PRE  : Bank = ALL
# at time    335610 ns AREF : Auto Refresh
# at time    350570 ns PRE  : Bank = ALL
# at time    350590 ns PRE  : Bank = ALL
# at time    350610 ns AREF : Auto Refresh
# at time    365570 ns PRE  : Bank = ALL
# at time    365590 ns PRE  : Bank = ALL
# at time    365610 ns AREF : Auto Refresh
# at time    380570 ns PRE  : Bank = ALL
# at time    380590 ns PRE  : Bank = ALL
# at time    380610 ns AREF : Auto Refresh
# at time    395570 ns PRE  : Bank = ALL
# at time    395590 ns PRE  : Bank = ALL
# at time    395610 ns AREF : Auto Refresh
# at time    410570 ns PRE  : Bank = ALL
# at time    410590 ns PRE  : Bank = ALL
# at time    410610 ns AREF : Auto Refresh
# at time    425570 ns PRE  : Bank = ALL
# at time    425590 ns PRE  : Bank = ALL
# at time    425610 ns AREF : Auto Refresh
# at time    440570 ns PRE  : Bank = ALL
# at time    440590 ns PRE  : Bank = ALL
# at time    440610 ns AREF : Auto Refresh
# at time    455570 ns PRE  : Bank = ALL
# at time    455590 ns PRE  : Bank = ALL
# at time    455610 ns AREF : Auto Refresh
# at time    470570 ns PRE  : Bank = ALL
# at time    470590 ns PRE  : Bank = ALL
# at time    470610 ns AREF : Auto Refresh
# at time    485570 ns PRE  : Bank = ALL
# at time    485590 ns PRE  : Bank = ALL
# at time    485610 ns AREF : Auto Refresh
# at time    500570 ns PRE  : Bank = ALL
# at time    500590 ns PRE  : Bank = ALL
# at time    500610 ns AREF : Auto Refresh
# at time    515570 ns PRE  : Bank = ALL
# at time    515590 ns PRE  : Bank = ALL
# at time    515610 ns AREF : Auto Refresh
# at time    530570 ns PRE  : Bank = ALL
# at time    530590 ns PRE  : Bank = ALL
# at time    530610 ns AREF : Auto Refresh
# at time    545570 ns PRE  : Bank = ALL
# at time    545590 ns PRE  : Bank = ALL
# at time    545610 ns AREF : Auto Refresh
# at time    560570 ns PRE  : Bank = ALL
# at time    560590 ns PRE  : Bank = ALL
# at time    560610 ns AREF : Auto Refresh
# at time    575570 ns PRE  : Bank = ALL
# at time    575590 ns PRE  : Bank = ALL
# at time    575610 ns AREF : Auto Refresh
# at time    590570 ns PRE  : Bank = ALL
# at time    590590 ns PRE  : Bank = ALL
# at time    590610 ns AREF : Auto Refresh
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "sdram_pro_axi_master(fast)".
# Loading work.sdram_pro_axi_top_tb(fast)
# Loading work.sdram_pro_axi_top(fast)
# Loading work.sdram_pro_top(fast)
# Loading work.sdram_pro_fifo_ctrl(fast)
# Loading work.write_fifo(fast)
# Loading altera_mf_ver.dcfifo(fast)
# Loading altera_mf_ver.dcfifo_mixed_widths(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.dcfifo_async(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast__2)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__2)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__3)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__4)
# Loading altera_mf_ver.dcfifo_fefifo(fast)
# Loading altera_mf_ver.dcfifo_fefifo(fast__1)
# Loading altera_mf_ver.dcfifo_low_latency(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION(fast)
# Loading altera_mf_ver.dcfifo_dffpipe(fast)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__1)
# Loading work.read_fifo(fast)
# Loading altera_mf_ver.dcfifo(fast__1)
# Loading altera_mf_ver.dcfifo_mixed_widths(fast__1)
# Loading altera_mf_ver.dcfifo_low_latency(fast__1)
# Loading work.sdram_pro_sdram_ctrl(fast)
# Loading work.sdram_pro_arbit(fast)
# Loading work.sdram_pro_init(fast)
# Loading work.sdram_pro_autorefresh(fast)
# Loading work.sdram_pro_write(fast)
# Loading work.sdram_pro_read(fast)
# Loading work.sdram_pro_axi_slave(fast)
# Loading work.sdram_pro_axi_master(fast)
# Loading work.sdram_model_plus(fast)
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top_tb.v(111): [PCDPC] - Port size (23) does not match connection size (1) for port 'addr'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v(39).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v(109): [PCDPC] - Port size (10) does not match connection size (8) for port 'WR_BURST_LEN'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v(109): [PCDPC] - Port size (10) does not match connection size (8) for port 'RD_BURST_LEN'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(22).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(155): [PCDPC] - Port size (8) does not match connection size (10) for port 'wr_burst_len'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst/U_sdram_pro_write File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(177): [PCDPC] - Port size (8) does not match connection size (10) for port 'rd_burst_len'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst/U_sdram_pro_read File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v
run
# at time    200230 ns PRE  : Bank = ALL
# at time    200250 ns PRE  : Bank = ALL
# at time    200270 ns AREF : Auto Refresh
# at time    200370 ns AREF : Auto Refresh
# at time    200470 ns LMR  : Load Mode Register
#                             CAS Latency      = 3
#                             Burst Length     = Full
#                             Burst Type       = Sequential
#                             Write Burst Mode = Programmed Burst Length
# at time    200810 ns PRE  : Bank = ALL
# at time    200830 ns PRE  : Bank = ALL
# at time    200850 ns PRE  : Bank = ALL
# at time    200870 ns ACT  : Bank = 0 Row =    0
# at time    200970 ns WRITE: Bank = 0 Row =    0, Col =   0, Data =     1, Dqm = 0000
# at time    200990 ns WRITE: Bank = 0 Row =    0, Col =   1, Data =     2, Dqm = 0000
# at time    201010 ns WRITE: Bank = 0 Row =    0, Col =   2, Data =     3, Dqm = 0000
# at time    201030 ns WRITE: Bank = 0 Row =    0, Col =   3, Data =     4, Dqm = 0000
# at time    201050 ns WRITE: Bank = 0 Row =    0, Col =   4, Data =     5, Dqm = 0000
# at time    201070 ns WRITE: Bank = 0 Row =    0, Col =   5, Data =     6, Dqm = 0000
# at time    201090 ns WRITE: Bank = 0 Row =    0, Col =   6, Data =     7, Dqm = 0000
# at time    201110 ns WRITE: Bank = 0 Row =    0, Col =   7, Data =     8, Dqm = 0000
# at time    201130 ns WRITE: Bank = 0 Row =    0, Col =   8, Data =     9, Dqm = 0000
# at time    201150 ns WRITE: Bank = 0 Row =    0, Col =   9, Data =    10, Dqm = 0000
# at time    201170 ns WRITE: Bank = 0 Row =    0, Col =  10, Data =    11, Dqm = 0000
# at time    201190 ns WRITE: Bank = 0 Row =    0, Col =  11, Data =    12, Dqm = 0000
# at time    201210 ns WRITE: Bank = 0 Row =    0, Col =  12, Data =    13, Dqm = 0000
# at time    201230 ns WRITE: Bank = 0 Row =    0, Col =  13, Data =    14, Dqm = 0000
# at time    201250 ns WRITE: Bank = 0 Row =    0, Col =  14, Data =    15, Dqm = 0000
# at time    201270 ns WRITE: Bank = 0 Row =    0, Col =  15, Data =    16, Dqm = 0000
# at time    201290 ns BST  : Burst Terminate
# at time    201310 ns BST  : Burst Terminate
# at time    201330 ns PRE  : Bank = ALL
# at time    202670 ns ACT  : Bank = 0 Row =    0
# at time    202817 ns READ : Bank = 0 Row =    0, Col =   0, Data =     1, Dqm = 0000
# at time    202837 ns READ : Bank = 0 Row =    0, Col =   1, Data =     2, Dqm = 0000
# at time    202857 ns READ : Bank = 0 Row =    0, Col =   2, Data =     3, Dqm = 0000
# at time    202877 ns READ : Bank = 0 Row =    0, Col =   3, Data =     4, Dqm = 0000
# at time    202897 ns READ : Bank = 0 Row =    0, Col =   4, Data =     5, Dqm = 0000
# at time    202917 ns READ : Bank = 0 Row =    0, Col =   5, Data =     6, Dqm = 0000
# at time    202937 ns READ : Bank = 0 Row =    0, Col =   6, Data =     7, Dqm = 0000
# at time    202957 ns READ : Bank = 0 Row =    0, Col =   7, Data =     8, Dqm = 0000
# at time    202977 ns READ : Bank = 0 Row =    0, Col =   8, Data =     9, Dqm = 0000
# at time    202997 ns READ : Bank = 0 Row =    0, Col =   9, Data =    10, Dqm = 0000
# at time    203017 ns READ : Bank = 0 Row =    0, Col =  10, Data =    11, Dqm = 0000
# at time    203037 ns READ : Bank = 0 Row =    0, Col =  11, Data =    12, Dqm = 0000
# at time    203057 ns READ : Bank = 0 Row =    0, Col =  12, Data =    13, Dqm = 0000
# at time    203077 ns READ : Bank = 0 Row =    0, Col =  13, Data =    14, Dqm = 0000
# at time    203090 ns BST  : Burst Terminate
# at time    203097 ns READ : Bank = 0 Row =    0, Col =  14, Data =    15, Dqm = 0000
# at time    203117 ns READ : Bank = 0 Row =    0, Col =  15, Data =    16, Dqm = 0000
# at time    203170 ns BST  : Burst Terminate
# at time    203190 ns PRE  : Bank = ALL
# at time    206670 ns ACT  : Bank = 0 Row =    0
# at time    206817 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    206837 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    206857 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    206877 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    206897 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    206917 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    206937 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    206957 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    206977 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    206997 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    207017 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    207037 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    207057 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    207077 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    207090 ns BST  : Burst Terminate
# at time    207097 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    207117 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    207170 ns BST  : Burst Terminate
# at time    207190 ns PRE  : Bank = ALL
# at time    210670 ns ACT  : Bank = 0 Row =    0
# at time    210817 ns READ : Bank = 0 Row =    0, Col =  32, Data =     0, Dqm = 0000
# at time    210837 ns READ : Bank = 0 Row =    0, Col =  33, Data =     0, Dqm = 0000
# at time    210857 ns READ : Bank = 0 Row =    0, Col =  34, Data =     0, Dqm = 0000
# at time    210877 ns READ : Bank = 0 Row =    0, Col =  35, Data =     0, Dqm = 0000
# at time    210897 ns READ : Bank = 0 Row =    0, Col =  36, Data =     0, Dqm = 0000
# at time    210917 ns READ : Bank = 0 Row =    0, Col =  37, Data =     0, Dqm = 0000
# at time    210937 ns READ : Bank = 0 Row =    0, Col =  38, Data =     0, Dqm = 0000
# at time    210957 ns READ : Bank = 0 Row =    0, Col =  39, Data =     0, Dqm = 0000
# at time    210977 ns READ : Bank = 0 Row =    0, Col =  40, Data =     0, Dqm = 0000
# at time    210997 ns READ : Bank = 0 Row =    0, Col =  41, Data =     0, Dqm = 0000
# at time    211017 ns READ : Bank = 0 Row =    0, Col =  42, Data =     0, Dqm = 0000
# at time    211037 ns READ : Bank = 0 Row =    0, Col =  43, Data =     0, Dqm = 0000
# at time    211057 ns READ : Bank = 0 Row =    0, Col =  44, Data =     0, Dqm = 0000
# at time    211077 ns READ : Bank = 0 Row =    0, Col =  45, Data =     0, Dqm = 0000
# at time    211090 ns BST  : Burst Terminate
# at time    211097 ns READ : Bank = 0 Row =    0, Col =  46, Data =     0, Dqm = 0000
# at time    211117 ns READ : Bank = 0 Row =    0, Col =  47, Data =     0, Dqm = 0000
# at time    211170 ns BST  : Burst Terminate
# at time    211190 ns PRE  : Bank = ALL
# at time    214670 ns ACT  : Bank = 0 Row =    0
# at time    214817 ns READ : Bank = 0 Row =    0, Col =  32, Data =     0, Dqm = 0000
# at time    214837 ns READ : Bank = 0 Row =    0, Col =  33, Data =     0, Dqm = 0000
# at time    214857 ns READ : Bank = 0 Row =    0, Col =  34, Data =     0, Dqm = 0000
# at time    214877 ns READ : Bank = 0 Row =    0, Col =  35, Data =     0, Dqm = 0000
# at time    214897 ns READ : Bank = 0 Row =    0, Col =  36, Data =     0, Dqm = 0000
# at time    214917 ns READ : Bank = 0 Row =    0, Col =  37, Data =     0, Dqm = 0000
# at time    214937 ns READ : Bank = 0 Row =    0, Col =  38, Data =     0, Dqm = 0000
# at time    214957 ns READ : Bank = 0 Row =    0, Col =  39, Data =     0, Dqm = 0000
# at time    214977 ns READ : Bank = 0 Row =    0, Col =  40, Data =     0, Dqm = 0000
# at time    214997 ns READ : Bank = 0 Row =    0, Col =  41, Data =     0, Dqm = 0000
# at time    215017 ns READ : Bank = 0 Row =    0, Col =  42, Data =     0, Dqm = 0000
# at time    215037 ns READ : Bank = 0 Row =    0, Col =  43, Data =     0, Dqm = 0000
# at time    215057 ns READ : Bank = 0 Row =    0, Col =  44, Data =     0, Dqm = 0000
# at time    215077 ns READ : Bank = 0 Row =    0, Col =  45, Data =     0, Dqm = 0000
# at time    215090 ns BST  : Burst Terminate
# at time    215097 ns READ : Bank = 0 Row =    0, Col =  46, Data =     0, Dqm = 0000
# at time    215117 ns READ : Bank = 0 Row =    0, Col =  47, Data =     0, Dqm = 0000
# at time    215170 ns BST  : Burst Terminate
# at time    215190 ns PRE  : Bank = ALL
# at time    215570 ns PRE  : Bank = ALL
# at time    215590 ns PRE  : Bank = ALL
# at time    215610 ns AREF : Auto Refresh
# at time    218670 ns ACT  : Bank = 0 Row =    0
# at time    218817 ns READ : Bank = 0 Row =    0, Col =  32, Data =     0, Dqm = 0000
# at time    218837 ns READ : Bank = 0 Row =    0, Col =  33, Data =     0, Dqm = 0000
# at time    218857 ns READ : Bank = 0 Row =    0, Col =  34, Data =     0, Dqm = 0000
# at time    218877 ns READ : Bank = 0 Row =    0, Col =  35, Data =     0, Dqm = 0000
# at time    218897 ns READ : Bank = 0 Row =    0, Col =  36, Data =     0, Dqm = 0000
# at time    218917 ns READ : Bank = 0 Row =    0, Col =  37, Data =     0, Dqm = 0000
# at time    218937 ns READ : Bank = 0 Row =    0, Col =  38, Data =     0, Dqm = 0000
# at time    218957 ns READ : Bank = 0 Row =    0, Col =  39, Data =     0, Dqm = 0000
# at time    218977 ns READ : Bank = 0 Row =    0, Col =  40, Data =     0, Dqm = 0000
# at time    218997 ns READ : Bank = 0 Row =    0, Col =  41, Data =     0, Dqm = 0000
# at time    219017 ns READ : Bank = 0 Row =    0, Col =  42, Data =     0, Dqm = 0000
# at time    219037 ns READ : Bank = 0 Row =    0, Col =  43, Data =     0, Dqm = 0000
# at time    219057 ns READ : Bank = 0 Row =    0, Col =  44, Data =     0, Dqm = 0000
# at time    219077 ns READ : Bank = 0 Row =    0, Col =  45, Data =     0, Dqm = 0000
# at time    219090 ns BST  : Burst Terminate
# at time    219097 ns READ : Bank = 0 Row =    0, Col =  46, Data =     0, Dqm = 0000
# at time    219117 ns READ : Bank = 0 Row =    0, Col =  47, Data =     0, Dqm = 0000
# at time    219170 ns BST  : Burst Terminate
# at time    219190 ns PRE  : Bank = ALL
# at time    222670 ns ACT  : Bank = 0 Row =    0
# at time    222817 ns READ : Bank = 0 Row =    0, Col =  32, Data =     0, Dqm = 0000
# at time    222837 ns READ : Bank = 0 Row =    0, Col =  33, Data =     0, Dqm = 0000
# at time    222857 ns READ : Bank = 0 Row =    0, Col =  34, Data =     0, Dqm = 0000
# at time    222877 ns READ : Bank = 0 Row =    0, Col =  35, Data =     0, Dqm = 0000
# at time    222897 ns READ : Bank = 0 Row =    0, Col =  36, Data =     0, Dqm = 0000
# at time    222917 ns READ : Bank = 0 Row =    0, Col =  37, Data =     0, Dqm = 0000
# at time    222937 ns READ : Bank = 0 Row =    0, Col =  38, Data =     0, Dqm = 0000
# at time    222957 ns READ : Bank = 0 Row =    0, Col =  39, Data =     0, Dqm = 0000
# at time    222977 ns READ : Bank = 0 Row =    0, Col =  40, Data =     0, Dqm = 0000
# at time    222997 ns READ : Bank = 0 Row =    0, Col =  41, Data =     0, Dqm = 0000
# at time    223017 ns READ : Bank = 0 Row =    0, Col =  42, Data =     0, Dqm = 0000
# at time    223037 ns READ : Bank = 0 Row =    0, Col =  43, Data =     0, Dqm = 0000
# at time    223057 ns READ : Bank = 0 Row =    0, Col =  44, Data =     0, Dqm = 0000
# at time    223077 ns READ : Bank = 0 Row =    0, Col =  45, Data =     0, Dqm = 0000
# at time    223090 ns BST  : Burst Terminate
# at time    223097 ns READ : Bank = 0 Row =    0, Col =  46, Data =     0, Dqm = 0000
# at time    223117 ns READ : Bank = 0 Row =    0, Col =  47, Data =     0, Dqm = 0000
# at time    223170 ns BST  : Burst Terminate
# at time    223190 ns PRE  : Bank = ALL
# at time    226670 ns ACT  : Bank = 0 Row =    0
# at time    226817 ns READ : Bank = 0 Row =    0, Col =  32, Data =     0, Dqm = 0000
# at time    226837 ns READ : Bank = 0 Row =    0, Col =  33, Data =     0, Dqm = 0000
# at time    226857 ns READ : Bank = 0 Row =    0, Col =  34, Data =     0, Dqm = 0000
# at time    226877 ns READ : Bank = 0 Row =    0, Col =  35, Data =     0, Dqm = 0000
# at time    226897 ns READ : Bank = 0 Row =    0, Col =  36, Data =     0, Dqm = 0000
# at time    226917 ns READ : Bank = 0 Row =    0, Col =  37, Data =     0, Dqm = 0000
# at time    226937 ns READ : Bank = 0 Row =    0, Col =  38, Data =     0, Dqm = 0000
# at time    226957 ns READ : Bank = 0 Row =    0, Col =  39, Data =     0, Dqm = 0000
# at time    226977 ns READ : Bank = 0 Row =    0, Col =  40, Data =     0, Dqm = 0000
# at time    226997 ns READ : Bank = 0 Row =    0, Col =  41, Data =     0, Dqm = 0000
# at time    227017 ns READ : Bank = 0 Row =    0, Col =  42, Data =     0, Dqm = 0000
# at time    227037 ns READ : Bank = 0 Row =    0, Col =  43, Data =     0, Dqm = 0000
# at time    227057 ns READ : Bank = 0 Row =    0, Col =  44, Data =     0, Dqm = 0000
# at time    227077 ns READ : Bank = 0 Row =    0, Col =  45, Data =     0, Dqm = 0000
# at time    227090 ns BST  : Burst Terminate
# at time    227097 ns READ : Bank = 0 Row =    0, Col =  46, Data =     0, Dqm = 0000
# at time    227117 ns READ : Bank = 0 Row =    0, Col =  47, Data =     0, Dqm = 0000
# at time    227170 ns BST  : Burst Terminate
# at time    227190 ns PRE  : Bank = ALL
# at time    230570 ns PRE  : Bank = ALL
# at time    230590 ns PRE  : Bank = ALL
# at time    230610 ns AREF : Auto Refresh
# at time    230730 ns ACT  : Bank = 0 Row =    0
# at time    230877 ns READ : Bank = 0 Row =    0, Col =  32, Data =     0, Dqm = 0000
# at time    230897 ns READ : Bank = 0 Row =    0, Col =  33, Data =     0, Dqm = 0000
# at time    230917 ns READ : Bank = 0 Row =    0, Col =  34, Data =     0, Dqm = 0000
# at time    230937 ns READ : Bank = 0 Row =    0, Col =  35, Data =     0, Dqm = 0000
# at time    230957 ns READ : Bank = 0 Row =    0, Col =  36, Data =     0, Dqm = 0000
# at time    230977 ns READ : Bank = 0 Row =    0, Col =  37, Data =     0, Dqm = 0000
# at time    230997 ns READ : Bank = 0 Row =    0, Col =  38, Data =     0, Dqm = 0000
# at time    231017 ns READ : Bank = 0 Row =    0, Col =  39, Data =     0, Dqm = 0000
# at time    231037 ns READ : Bank = 0 Row =    0, Col =  40, Data =     0, Dqm = 0000
# at time    231057 ns READ : Bank = 0 Row =    0, Col =  41, Data =     0, Dqm = 0000
# at time    231077 ns READ : Bank = 0 Row =    0, Col =  42, Data =     0, Dqm = 0000
# at time    231097 ns READ : Bank = 0 Row =    0, Col =  43, Data =     0, Dqm = 0000
# at time    231117 ns READ : Bank = 0 Row =    0, Col =  44, Data =     0, Dqm = 0000
# at time    231137 ns READ : Bank = 0 Row =    0, Col =  45, Data =     0, Dqm = 0000
# at time    231150 ns BST  : Burst Terminate
# at time    231157 ns READ : Bank = 0 Row =    0, Col =  46, Data =     0, Dqm = 0000
# at time    231177 ns READ : Bank = 0 Row =    0, Col =  47, Data =     0, Dqm = 0000
# at time    231230 ns BST  : Burst Terminate
# at time    231250 ns PRE  : Bank = ALL
# at time    234670 ns ACT  : Bank = 0 Row =    0
# at time    234817 ns READ : Bank = 0 Row =    0, Col =  32, Data =     0, Dqm = 0000
# at time    234837 ns READ : Bank = 0 Row =    0, Col =  33, Data =     0, Dqm = 0000
# at time    234857 ns READ : Bank = 0 Row =    0, Col =  34, Data =     0, Dqm = 0000
# at time    234877 ns READ : Bank = 0 Row =    0, Col =  35, Data =     0, Dqm = 0000
# at time    234897 ns READ : Bank = 0 Row =    0, Col =  36, Data =     0, Dqm = 0000
# at time    234917 ns READ : Bank = 0 Row =    0, Col =  37, Data =     0, Dqm = 0000
# at time    234937 ns READ : Bank = 0 Row =    0, Col =  38, Data =     0, Dqm = 0000
# at time    234957 ns READ : Bank = 0 Row =    0, Col =  39, Data =     0, Dqm = 0000
# at time    234977 ns READ : Bank = 0 Row =    0, Col =  40, Data =     0, Dqm = 0000
# at time    234997 ns READ : Bank = 0 Row =    0, Col =  41, Data =     0, Dqm = 0000
# at time    235017 ns READ : Bank = 0 Row =    0, Col =  42, Data =     0, Dqm = 0000
# at time    235037 ns READ : Bank = 0 Row =    0, Col =  43, Data =     0, Dqm = 0000
# at time    235057 ns READ : Bank = 0 Row =    0, Col =  44, Data =     0, Dqm = 0000
# at time    235077 ns READ : Bank = 0 Row =    0, Col =  45, Data =     0, Dqm = 0000
# at time    235090 ns BST  : Burst Terminate
# at time    235097 ns READ : Bank = 0 Row =    0, Col =  46, Data =     0, Dqm = 0000
# at time    235117 ns READ : Bank = 0 Row =    0, Col =  47, Data =     0, Dqm = 0000
# at time    235170 ns BST  : Burst Terminate
# at time    235190 ns PRE  : Bank = ALL
# at time    238670 ns ACT  : Bank = 0 Row =    0
# at time    238817 ns READ : Bank = 0 Row =    0, Col =  32, Data =     0, Dqm = 0000
# at time    238837 ns READ : Bank = 0 Row =    0, Col =  33, Data =     0, Dqm = 0000
# at time    238857 ns READ : Bank = 0 Row =    0, Col =  34, Data =     0, Dqm = 0000
# at time    238877 ns READ : Bank = 0 Row =    0, Col =  35, Data =     0, Dqm = 0000
# at time    238897 ns READ : Bank = 0 Row =    0, Col =  36, Data =     0, Dqm = 0000
# at time    238917 ns READ : Bank = 0 Row =    0, Col =  37, Data =     0, Dqm = 0000
# at time    238937 ns READ : Bank = 0 Row =    0, Col =  38, Data =     0, Dqm = 0000
# at time    238957 ns READ : Bank = 0 Row =    0, Col =  39, Data =     0, Dqm = 0000
# at time    238977 ns READ : Bank = 0 Row =    0, Col =  40, Data =     0, Dqm = 0000
# at time    238997 ns READ : Bank = 0 Row =    0, Col =  41, Data =     0, Dqm = 0000
# at time    239017 ns READ : Bank = 0 Row =    0, Col =  42, Data =     0, Dqm = 0000
# at time    239037 ns READ : Bank = 0 Row =    0, Col =  43, Data =     0, Dqm = 0000
# at time    239057 ns READ : Bank = 0 Row =    0, Col =  44, Data =     0, Dqm = 0000
# at time    239077 ns READ : Bank = 0 Row =    0, Col =  45, Data =     0, Dqm = 0000
# at time    239090 ns BST  : Burst Terminate
# at time    239097 ns READ : Bank = 0 Row =    0, Col =  46, Data =     0, Dqm = 0000
# at time    239117 ns READ : Bank = 0 Row =    0, Col =  47, Data =     0, Dqm = 0000
# at time    239170 ns BST  : Burst Terminate
# at time    239190 ns PRE  : Bank = ALL
# at time    242670 ns ACT  : Bank = 0 Row =    0
# at time    242817 ns READ : Bank = 0 Row =    0, Col =  32, Data =     0, Dqm = 0000
# at time    242837 ns READ : Bank = 0 Row =    0, Col =  33, Data =     0, Dqm = 0000
# at time    242857 ns READ : Bank = 0 Row =    0, Col =  34, Data =     0, Dqm = 0000
# at time    242877 ns READ : Bank = 0 Row =    0, Col =  35, Data =     0, Dqm = 0000
# at time    242897 ns READ : Bank = 0 Row =    0, Col =  36, Data =     0, Dqm = 0000
# at time    242917 ns READ : Bank = 0 Row =    0, Col =  37, Data =     0, Dqm = 0000
# at time    242937 ns READ : Bank = 0 Row =    0, Col =  38, Data =     0, Dqm = 0000
# at time    242957 ns READ : Bank = 0 Row =    0, Col =  39, Data =     0, Dqm = 0000
# at time    242977 ns READ : Bank = 0 Row =    0, Col =  40, Data =     0, Dqm = 0000
# at time    242997 ns READ : Bank = 0 Row =    0, Col =  41, Data =     0, Dqm = 0000
# at time    243017 ns READ : Bank = 0 Row =    0, Col =  42, Data =     0, Dqm = 0000
# at time    243037 ns READ : Bank = 0 Row =    0, Col =  43, Data =     0, Dqm = 0000
# at time    243057 ns READ : Bank = 0 Row =    0, Col =  44, Data =     0, Dqm = 0000
# at time    243077 ns READ : Bank = 0 Row =    0, Col =  45, Data =     0, Dqm = 0000
# at time    243090 ns BST  : Burst Terminate
# at time    243097 ns READ : Bank = 0 Row =    0, Col =  46, Data =     0, Dqm = 0000
# at time    243117 ns READ : Bank = 0 Row =    0, Col =  47, Data =     0, Dqm = 0000
# at time    243170 ns BST  : Burst Terminate
# at time    243190 ns PRE  : Bank = ALL
# at time    245570 ns PRE  : Bank = ALL
# at time    245590 ns PRE  : Bank = ALL
# at time    245610 ns AREF : Auto Refresh
# at time    246670 ns ACT  : Bank = 0 Row =    0
# at time    246817 ns READ : Bank = 0 Row =    0, Col =  32, Data =     0, Dqm = 0000
# at time    246837 ns READ : Bank = 0 Row =    0, Col =  33, Data =     0, Dqm = 0000
# at time    246857 ns READ : Bank = 0 Row =    0, Col =  34, Data =     0, Dqm = 0000
# at time    246877 ns READ : Bank = 0 Row =    0, Col =  35, Data =     0, Dqm = 0000
# at time    246897 ns READ : Bank = 0 Row =    0, Col =  36, Data =     0, Dqm = 0000
# at time    246917 ns READ : Bank = 0 Row =    0, Col =  37, Data =     0, Dqm = 0000
# at time    246937 ns READ : Bank = 0 Row =    0, Col =  38, Data =     0, Dqm = 0000
# at time    246957 ns READ : Bank = 0 Row =    0, Col =  39, Data =     0, Dqm = 0000
# at time    246977 ns READ : Bank = 0 Row =    0, Col =  40, Data =     0, Dqm = 0000
# at time    246997 ns READ : Bank = 0 Row =    0, Col =  41, Data =     0, Dqm = 0000
# at time    247017 ns READ : Bank = 0 Row =    0, Col =  42, Data =     0, Dqm = 0000
# at time    247037 ns READ : Bank = 0 Row =    0, Col =  43, Data =     0, Dqm = 0000
# at time    247057 ns READ : Bank = 0 Row =    0, Col =  44, Data =     0, Dqm = 0000
# at time    247077 ns READ : Bank = 0 Row =    0, Col =  45, Data =     0, Dqm = 0000
# at time    247090 ns BST  : Burst Terminate
# at time    247097 ns READ : Bank = 0 Row =    0, Col =  46, Data =     0, Dqm = 0000
# at time    247117 ns READ : Bank = 0 Row =    0, Col =  47, Data =     0, Dqm = 0000
# at time    247170 ns BST  : Burst Terminate
# at time    247190 ns PRE  : Bank = ALL
# at time    250670 ns ACT  : Bank = 0 Row =    0
# at time    250817 ns READ : Bank = 0 Row =    0, Col =  32, Data =     0, Dqm = 0000
# at time    250837 ns READ : Bank = 0 Row =    0, Col =  33, Data =     0, Dqm = 0000
# at time    250857 ns READ : Bank = 0 Row =    0, Col =  34, Data =     0, Dqm = 0000
# at time    250877 ns READ : Bank = 0 Row =    0, Col =  35, Data =     0, Dqm = 0000
# at time    250897 ns READ : Bank = 0 Row =    0, Col =  36, Data =     0, Dqm = 0000
# at time    250917 ns READ : Bank = 0 Row =    0, Col =  37, Data =     0, Dqm = 0000
# at time    250937 ns READ : Bank = 0 Row =    0, Col =  38, Data =     0, Dqm = 0000
# at time    250957 ns READ : Bank = 0 Row =    0, Col =  39, Data =     0, Dqm = 0000
# at time    250977 ns READ : Bank = 0 Row =    0, Col =  40, Data =     0, Dqm = 0000
# at time    250997 ns READ : Bank = 0 Row =    0, Col =  41, Data =     0, Dqm = 0000
# at time    251017 ns READ : Bank = 0 Row =    0, Col =  42, Data =     0, Dqm = 0000
# at time    251037 ns READ : Bank = 0 Row =    0, Col =  43, Data =     0, Dqm = 0000
# at time    251057 ns READ : Bank = 0 Row =    0, Col =  44, Data =     0, Dqm = 0000
# at time    251077 ns READ : Bank = 0 Row =    0, Col =  45, Data =     0, Dqm = 0000
# at time    251090 ns BST  : Burst Terminate
# at time    251097 ns READ : Bank = 0 Row =    0, Col =  46, Data =     0, Dqm = 0000
# at time    251117 ns READ : Bank = 0 Row =    0, Col =  47, Data =     0, Dqm = 0000
# at time    251170 ns BST  : Burst Terminate
# at time    251190 ns PRE  : Bank = ALL
# at time    254670 ns ACT  : Bank = 0 Row =    0
# at time    254817 ns READ : Bank = 0 Row =    0, Col =  32, Data =     0, Dqm = 0000
# at time    254837 ns READ : Bank = 0 Row =    0, Col =  33, Data =     0, Dqm = 0000
# at time    254857 ns READ : Bank = 0 Row =    0, Col =  34, Data =     0, Dqm = 0000
# at time    254877 ns READ : Bank = 0 Row =    0, Col =  35, Data =     0, Dqm = 0000
# at time    254897 ns READ : Bank = 0 Row =    0, Col =  36, Data =     0, Dqm = 0000
# at time    254917 ns READ : Bank = 0 Row =    0, Col =  37, Data =     0, Dqm = 0000
# at time    254937 ns READ : Bank = 0 Row =    0, Col =  38, Data =     0, Dqm = 0000
# at time    254957 ns READ : Bank = 0 Row =    0, Col =  39, Data =     0, Dqm = 0000
# at time    254977 ns READ : Bank = 0 Row =    0, Col =  40, Data =     0, Dqm = 0000
# at time    254997 ns READ : Bank = 0 Row =    0, Col =  41, Data =     0, Dqm = 0000
# at time    255017 ns READ : Bank = 0 Row =    0, Col =  42, Data =     0, Dqm = 0000
# at time    255037 ns READ : Bank = 0 Row =    0, Col =  43, Data =     0, Dqm = 0000
# at time    255057 ns READ : Bank = 0 Row =    0, Col =  44, Data =     0, Dqm = 0000
# at time    255077 ns READ : Bank = 0 Row =    0, Col =  45, Data =     0, Dqm = 0000
# at time    255090 ns BST  : Burst Terminate
# at time    255097 ns READ : Bank = 0 Row =    0, Col =  46, Data =     0, Dqm = 0000
# at time    255117 ns READ : Bank = 0 Row =    0, Col =  47, Data =     0, Dqm = 0000
# at time    255170 ns BST  : Burst Terminate
# at time    255190 ns PRE  : Bank = ALL
# at time    258670 ns ACT  : Bank = 0 Row =    0
# at time    258817 ns READ : Bank = 0 Row =    0, Col =  32, Data =     0, Dqm = 0000
# at time    258837 ns READ : Bank = 0 Row =    0, Col =  33, Data =     0, Dqm = 0000
# at time    258857 ns READ : Bank = 0 Row =    0, Col =  34, Data =     0, Dqm = 0000
# at time    258877 ns READ : Bank = 0 Row =    0, Col =  35, Data =     0, Dqm = 0000
# at time    258897 ns READ : Bank = 0 Row =    0, Col =  36, Data =     0, Dqm = 0000
# at time    258917 ns READ : Bank = 0 Row =    0, Col =  37, Data =     0, Dqm = 0000
# at time    258937 ns READ : Bank = 0 Row =    0, Col =  38, Data =     0, Dqm = 0000
# at time    258957 ns READ : Bank = 0 Row =    0, Col =  39, Data =     0, Dqm = 0000
# at time    258977 ns READ : Bank = 0 Row =    0, Col =  40, Data =     0, Dqm = 0000
# at time    258997 ns READ : Bank = 0 Row =    0, Col =  41, Data =     0, Dqm = 0000
# at time    259017 ns READ : Bank = 0 Row =    0, Col =  42, Data =     0, Dqm = 0000
# at time    259037 ns READ : Bank = 0 Row =    0, Col =  43, Data =     0, Dqm = 0000
# at time    259057 ns READ : Bank = 0 Row =    0, Col =  44, Data =     0, Dqm = 0000
# at time    259077 ns READ : Bank = 0 Row =    0, Col =  45, Data =     0, Dqm = 0000
# at time    259090 ns BST  : Burst Terminate
# at time    259097 ns READ : Bank = 0 Row =    0, Col =  46, Data =     0, Dqm = 0000
# at time    259117 ns READ : Bank = 0 Row =    0, Col =  47, Data =     0, Dqm = 0000
# at time    259170 ns BST  : Burst Terminate
# at time    259190 ns PRE  : Bank = ALL
# at time    260570 ns PRE  : Bank = ALL
# at time    260590 ns PRE  : Bank = ALL
# at time    260610 ns AREF : Auto Refresh
# at time    262670 ns ACT  : Bank = 0 Row =    0
# at time    262817 ns READ : Bank = 0 Row =    0, Col =  32, Data =     0, Dqm = 0000
# at time    262837 ns READ : Bank = 0 Row =    0, Col =  33, Data =     0, Dqm = 0000
# at time    262857 ns READ : Bank = 0 Row =    0, Col =  34, Data =     0, Dqm = 0000
# at time    262877 ns READ : Bank = 0 Row =    0, Col =  35, Data =     0, Dqm = 0000
# at time    262897 ns READ : Bank = 0 Row =    0, Col =  36, Data =     0, Dqm = 0000
# at time    262917 ns READ : Bank = 0 Row =    0, Col =  37, Data =     0, Dqm = 0000
# at time    262937 ns READ : Bank = 0 Row =    0, Col =  38, Data =     0, Dqm = 0000
# at time    262957 ns READ : Bank = 0 Row =    0, Col =  39, Data =     0, Dqm = 0000
# at time    262977 ns READ : Bank = 0 Row =    0, Col =  40, Data =     0, Dqm = 0000
# at time    262997 ns READ : Bank = 0 Row =    0, Col =  41, Data =     0, Dqm = 0000
# at time    263017 ns READ : Bank = 0 Row =    0, Col =  42, Data =     0, Dqm = 0000
# at time    263037 ns READ : Bank = 0 Row =    0, Col =  43, Data =     0, Dqm = 0000
# at time    263057 ns READ : Bank = 0 Row =    0, Col =  44, Data =     0, Dqm = 0000
# at time    263077 ns READ : Bank = 0 Row =    0, Col =  45, Data =     0, Dqm = 0000
# at time    263090 ns BST  : Burst Terminate
# at time    263097 ns READ : Bank = 0 Row =    0, Col =  46, Data =     0, Dqm = 0000
# at time    263117 ns READ : Bank = 0 Row =    0, Col =  47, Data =     0, Dqm = 0000
# at time    263170 ns BST  : Burst Terminate
# at time    263190 ns PRE  : Bank = ALL
# at time    266670 ns ACT  : Bank = 0 Row =    0
# at time    266817 ns READ : Bank = 0 Row =    0, Col =  32, Data =     0, Dqm = 0000
# at time    266837 ns READ : Bank = 0 Row =    0, Col =  33, Data =     0, Dqm = 0000
# at time    266857 ns READ : Bank = 0 Row =    0, Col =  34, Data =     0, Dqm = 0000
# at time    266877 ns READ : Bank = 0 Row =    0, Col =  35, Data =     0, Dqm = 0000
# at time    266897 ns READ : Bank = 0 Row =    0, Col =  36, Data =     0, Dqm = 0000
# at time    266917 ns READ : Bank = 0 Row =    0, Col =  37, Data =     0, Dqm = 0000
# at time    266937 ns READ : Bank = 0 Row =    0, Col =  38, Data =     0, Dqm = 0000
# at time    266957 ns READ : Bank = 0 Row =    0, Col =  39, Data =     0, Dqm = 0000
# at time    266977 ns READ : Bank = 0 Row =    0, Col =  40, Data =     0, Dqm = 0000
# at time    266997 ns READ : Bank = 0 Row =    0, Col =  41, Data =     0, Dqm = 0000
# at time    267017 ns READ : Bank = 0 Row =    0, Col =  42, Data =     0, Dqm = 0000
# at time    267037 ns READ : Bank = 0 Row =    0, Col =  43, Data =     0, Dqm = 0000
# at time    267057 ns READ : Bank = 0 Row =    0, Col =  44, Data =     0, Dqm = 0000
# at time    267077 ns READ : Bank = 0 Row =    0, Col =  45, Data =     0, Dqm = 0000
# at time    267090 ns BST  : Burst Terminate
# at time    267097 ns READ : Bank = 0 Row =    0, Col =  46, Data =     0, Dqm = 0000
# at time    267117 ns READ : Bank = 0 Row =    0, Col =  47, Data =     0, Dqm = 0000
# at time    267170 ns BST  : Burst Terminate
# at time    267190 ns PRE  : Bank = ALL
# at time    270670 ns ACT  : Bank = 0 Row =    0
# at time    270817 ns READ : Bank = 0 Row =    0, Col =  32, Data =     0, Dqm = 0000
# at time    270837 ns READ : Bank = 0 Row =    0, Col =  33, Data =     0, Dqm = 0000
# at time    270857 ns READ : Bank = 0 Row =    0, Col =  34, Data =     0, Dqm = 0000
# at time    270877 ns READ : Bank = 0 Row =    0, Col =  35, Data =     0, Dqm = 0000
# at time    270897 ns READ : Bank = 0 Row =    0, Col =  36, Data =     0, Dqm = 0000
# at time    270917 ns READ : Bank = 0 Row =    0, Col =  37, Data =     0, Dqm = 0000
# at time    270937 ns READ : Bank = 0 Row =    0, Col =  38, Data =     0, Dqm = 0000
# at time    270957 ns READ : Bank = 0 Row =    0, Col =  39, Data =     0, Dqm = 0000
# at time    270977 ns READ : Bank = 0 Row =    0, Col =  40, Data =     0, Dqm = 0000
# at time    270997 ns READ : Bank = 0 Row =    0, Col =  41, Data =     0, Dqm = 0000
# at time    271017 ns READ : Bank = 0 Row =    0, Col =  42, Data =     0, Dqm = 0000
# at time    271037 ns READ : Bank = 0 Row =    0, Col =  43, Data =     0, Dqm = 0000
# at time    271057 ns READ : Bank = 0 Row =    0, Col =  44, Data =     0, Dqm = 0000
# at time    271077 ns READ : Bank = 0 Row =    0, Col =  45, Data =     0, Dqm = 0000
# at time    271090 ns BST  : Burst Terminate
# at time    271097 ns READ : Bank = 0 Row =    0, Col =  46, Data =     0, Dqm = 0000
# at time    271117 ns READ : Bank = 0 Row =    0, Col =  47, Data =     0, Dqm = 0000
# at time    271170 ns BST  : Burst Terminate
# at time    271190 ns PRE  : Bank = ALL
# at time    274670 ns ACT  : Bank = 0 Row =    0
# at time    274817 ns READ : Bank = 0 Row =    0, Col =  32, Data =     0, Dqm = 0000
# at time    274837 ns READ : Bank = 0 Row =    0, Col =  33, Data =     0, Dqm = 0000
# at time    274857 ns READ : Bank = 0 Row =    0, Col =  34, Data =     0, Dqm = 0000
# at time    274877 ns READ : Bank = 0 Row =    0, Col =  35, Data =     0, Dqm = 0000
# at time    274897 ns READ : Bank = 0 Row =    0, Col =  36, Data =     0, Dqm = 0000
# at time    274917 ns READ : Bank = 0 Row =    0, Col =  37, Data =     0, Dqm = 0000
# at time    274937 ns READ : Bank = 0 Row =    0, Col =  38, Data =     0, Dqm = 0000
# at time    274957 ns READ : Bank = 0 Row =    0, Col =  39, Data =     0, Dqm = 0000
# at time    274977 ns READ : Bank = 0 Row =    0, Col =  40, Data =     0, Dqm = 0000
# at time    274997 ns READ : Bank = 0 Row =    0, Col =  41, Data =     0, Dqm = 0000
# at time    275017 ns READ : Bank = 0 Row =    0, Col =  42, Data =     0, Dqm = 0000
# at time    275037 ns READ : Bank = 0 Row =    0, Col =  43, Data =     0, Dqm = 0000
# at time    275057 ns READ : Bank = 0 Row =    0, Col =  44, Data =     0, Dqm = 0000
# at time    275077 ns READ : Bank = 0 Row =    0, Col =  45, Data =     0, Dqm = 0000
# at time    275090 ns BST  : Burst Terminate
# at time    275097 ns READ : Bank = 0 Row =    0, Col =  46, Data =     0, Dqm = 0000
# at time    275117 ns READ : Bank = 0 Row =    0, Col =  47, Data =     0, Dqm = 0000
# at time    275170 ns BST  : Burst Terminate
# at time    275190 ns PRE  : Bank = ALL
# at time    275570 ns PRE  : Bank = ALL
# at time    275590 ns PRE  : Bank = ALL
# at time    275610 ns AREF : Auto Refresh
# at time    278670 ns ACT  : Bank = 0 Row =    0
# at time    278817 ns READ : Bank = 0 Row =    0, Col =  32, Data =     0, Dqm = 0000
# at time    278837 ns READ : Bank = 0 Row =    0, Col =  33, Data =     0, Dqm = 0000
# at time    278857 ns READ : Bank = 0 Row =    0, Col =  34, Data =     0, Dqm = 0000
# at time    278877 ns READ : Bank = 0 Row =    0, Col =  35, Data =     0, Dqm = 0000
# at time    278897 ns READ : Bank = 0 Row =    0, Col =  36, Data =     0, Dqm = 0000
# at time    278917 ns READ : Bank = 0 Row =    0, Col =  37, Data =     0, Dqm = 0000
# at time    278937 ns READ : Bank = 0 Row =    0, Col =  38, Data =     0, Dqm = 0000
# at time    278957 ns READ : Bank = 0 Row =    0, Col =  39, Data =     0, Dqm = 0000
# at time    278977 ns READ : Bank = 0 Row =    0, Col =  40, Data =     0, Dqm = 0000
# at time    278997 ns READ : Bank = 0 Row =    0, Col =  41, Data =     0, Dqm = 0000
# at time    279017 ns READ : Bank = 0 Row =    0, Col =  42, Data =     0, Dqm = 0000
# at time    279037 ns READ : Bank = 0 Row =    0, Col =  43, Data =     0, Dqm = 0000
# at time    279057 ns READ : Bank = 0 Row =    0, Col =  44, Data =     0, Dqm = 0000
# at time    279077 ns READ : Bank = 0 Row =    0, Col =  45, Data =     0, Dqm = 0000
# at time    279090 ns BST  : Burst Terminate
# at time    279097 ns READ : Bank = 0 Row =    0, Col =  46, Data =     0, Dqm = 0000
# at time    279117 ns READ : Bank = 0 Row =    0, Col =  47, Data =     0, Dqm = 0000
# at time    279170 ns BST  : Burst Terminate
# at time    279190 ns PRE  : Bank = ALL
# at time    282670 ns ACT  : Bank = 0 Row =    0
# at time    282817 ns READ : Bank = 0 Row =    0, Col =  32, Data =     0, Dqm = 0000
# at time    282837 ns READ : Bank = 0 Row =    0, Col =  33, Data =     0, Dqm = 0000
# at time    282857 ns READ : Bank = 0 Row =    0, Col =  34, Data =     0, Dqm = 0000
# at time    282877 ns READ : Bank = 0 Row =    0, Col =  35, Data =     0, Dqm = 0000
# at time    282897 ns READ : Bank = 0 Row =    0, Col =  36, Data =     0, Dqm = 0000
# at time    282917 ns READ : Bank = 0 Row =    0, Col =  37, Data =     0, Dqm = 0000
# at time    282937 ns READ : Bank = 0 Row =    0, Col =  38, Data =     0, Dqm = 0000
# at time    282957 ns READ : Bank = 0 Row =    0, Col =  39, Data =     0, Dqm = 0000
# at time    282977 ns READ : Bank = 0 Row =    0, Col =  40, Data =     0, Dqm = 0000
# at time    282997 ns READ : Bank = 0 Row =    0, Col =  41, Data =     0, Dqm = 0000
# at time    283017 ns READ : Bank = 0 Row =    0, Col =  42, Data =     0, Dqm = 0000
# at time    283037 ns READ : Bank = 0 Row =    0, Col =  43, Data =     0, Dqm = 0000
# at time    283057 ns READ : Bank = 0 Row =    0, Col =  44, Data =     0, Dqm = 0000
# at time    283077 ns READ : Bank = 0 Row =    0, Col =  45, Data =     0, Dqm = 0000
# at time    283090 ns BST  : Burst Terminate
# at time    283097 ns READ : Bank = 0 Row =    0, Col =  46, Data =     0, Dqm = 0000
# at time    283117 ns READ : Bank = 0 Row =    0, Col =  47, Data =     0, Dqm = 0000
# at time    283170 ns BST  : Burst Terminate
# at time    283190 ns PRE  : Bank = ALL
# at time    286670 ns ACT  : Bank = 0 Row =    0
# at time    286817 ns READ : Bank = 0 Row =    0, Col =  32, Data =     0, Dqm = 0000
# at time    286837 ns READ : Bank = 0 Row =    0, Col =  33, Data =     0, Dqm = 0000
# at time    286857 ns READ : Bank = 0 Row =    0, Col =  34, Data =     0, Dqm = 0000
# at time    286877 ns READ : Bank = 0 Row =    0, Col =  35, Data =     0, Dqm = 0000
# at time    286897 ns READ : Bank = 0 Row =    0, Col =  36, Data =     0, Dqm = 0000
# at time    286917 ns READ : Bank = 0 Row =    0, Col =  37, Data =     0, Dqm = 0000
# at time    286937 ns READ : Bank = 0 Row =    0, Col =  38, Data =     0, Dqm = 0000
# at time    286957 ns READ : Bank = 0 Row =    0, Col =  39, Data =     0, Dqm = 0000
# at time    286977 ns READ : Bank = 0 Row =    0, Col =  40, Data =     0, Dqm = 0000
# at time    286997 ns READ : Bank = 0 Row =    0, Col =  41, Data =     0, Dqm = 0000
# at time    287017 ns READ : Bank = 0 Row =    0, Col =  42, Data =     0, Dqm = 0000
# at time    287037 ns READ : Bank = 0 Row =    0, Col =  43, Data =     0, Dqm = 0000
# at time    287057 ns READ : Bank = 0 Row =    0, Col =  44, Data =     0, Dqm = 0000
# at time    287077 ns READ : Bank = 0 Row =    0, Col =  45, Data =     0, Dqm = 0000
# at time    287090 ns BST  : Burst Terminate
# at time    287097 ns READ : Bank = 0 Row =    0, Col =  46, Data =     0, Dqm = 0000
# at time    287117 ns READ : Bank = 0 Row =    0, Col =  47, Data =     0, Dqm = 0000
# at time    287170 ns BST  : Burst Terminate
# at time    287190 ns PRE  : Bank = ALL
# at time    290570 ns PRE  : Bank = ALL
# at time    290590 ns PRE  : Bank = ALL
# at time    290610 ns AREF : Auto Refresh
# at time    290730 ns ACT  : Bank = 0 Row =    0
# at time    290877 ns READ : Bank = 0 Row =    0, Col =  32, Data =     0, Dqm = 0000
# at time    290897 ns READ : Bank = 0 Row =    0, Col =  33, Data =     0, Dqm = 0000
# at time    290917 ns READ : Bank = 0 Row =    0, Col =  34, Data =     0, Dqm = 0000
# at time    290937 ns READ : Bank = 0 Row =    0, Col =  35, Data =     0, Dqm = 0000
# at time    290957 ns READ : Bank = 0 Row =    0, Col =  36, Data =     0, Dqm = 0000
# at time    290977 ns READ : Bank = 0 Row =    0, Col =  37, Data =     0, Dqm = 0000
# at time    290997 ns READ : Bank = 0 Row =    0, Col =  38, Data =     0, Dqm = 0000
# at time    291017 ns READ : Bank = 0 Row =    0, Col =  39, Data =     0, Dqm = 0000
# at time    291037 ns READ : Bank = 0 Row =    0, Col =  40, Data =     0, Dqm = 0000
# at time    291057 ns READ : Bank = 0 Row =    0, Col =  41, Data =     0, Dqm = 0000
# at time    291077 ns READ : Bank = 0 Row =    0, Col =  42, Data =     0, Dqm = 0000
# at time    291097 ns READ : Bank = 0 Row =    0, Col =  43, Data =     0, Dqm = 0000
# at time    291117 ns READ : Bank = 0 Row =    0, Col =  44, Data =     0, Dqm = 0000
# at time    291137 ns READ : Bank = 0 Row =    0, Col =  45, Data =     0, Dqm = 0000
# at time    291150 ns BST  : Burst Terminate
# at time    291157 ns READ : Bank = 0 Row =    0, Col =  46, Data =     0, Dqm = 0000
# at time    291177 ns READ : Bank = 0 Row =    0, Col =  47, Data =     0, Dqm = 0000
# at time    291230 ns BST  : Burst Terminate
# at time    291250 ns PRE  : Bank = ALL
# at time    294670 ns ACT  : Bank = 0 Row =    0
# at time    294817 ns READ : Bank = 0 Row =    0, Col =  32, Data =     0, Dqm = 0000
# at time    294837 ns READ : Bank = 0 Row =    0, Col =  33, Data =     0, Dqm = 0000
# at time    294857 ns READ : Bank = 0 Row =    0, Col =  34, Data =     0, Dqm = 0000
# at time    294877 ns READ : Bank = 0 Row =    0, Col =  35, Data =     0, Dqm = 0000
# at time    294897 ns READ : Bank = 0 Row =    0, Col =  36, Data =     0, Dqm = 0000
# at time    294917 ns READ : Bank = 0 Row =    0, Col =  37, Data =     0, Dqm = 0000
# at time    294937 ns READ : Bank = 0 Row =    0, Col =  38, Data =     0, Dqm = 0000
# at time    294957 ns READ : Bank = 0 Row =    0, Col =  39, Data =     0, Dqm = 0000
# at time    294977 ns READ : Bank = 0 Row =    0, Col =  40, Data =     0, Dqm = 0000
# at time    294997 ns READ : Bank = 0 Row =    0, Col =  41, Data =     0, Dqm = 0000
# at time    295017 ns READ : Bank = 0 Row =    0, Col =  42, Data =     0, Dqm = 0000
# at time    295037 ns READ : Bank = 0 Row =    0, Col =  43, Data =     0, Dqm = 0000
# at time    295057 ns READ : Bank = 0 Row =    0, Col =  44, Data =     0, Dqm = 0000
# at time    295077 ns READ : Bank = 0 Row =    0, Col =  45, Data =     0, Dqm = 0000
# at time    295090 ns BST  : Burst Terminate
# at time    295097 ns READ : Bank = 0 Row =    0, Col =  46, Data =     0, Dqm = 0000
# at time    295117 ns READ : Bank = 0 Row =    0, Col =  47, Data =     0, Dqm = 0000
# at time    295170 ns BST  : Burst Terminate
# at time    295190 ns PRE  : Bank = ALL
# at time    298670 ns ACT  : Bank = 0 Row =    0
# at time    298817 ns READ : Bank = 0 Row =    0, Col =  32, Data =     0, Dqm = 0000
# at time    298837 ns READ : Bank = 0 Row =    0, Col =  33, Data =     0, Dqm = 0000
# at time    298857 ns READ : Bank = 0 Row =    0, Col =  34, Data =     0, Dqm = 0000
# at time    298877 ns READ : Bank = 0 Row =    0, Col =  35, Data =     0, Dqm = 0000
# at time    298897 ns READ : Bank = 0 Row =    0, Col =  36, Data =     0, Dqm = 0000
# at time    298917 ns READ : Bank = 0 Row =    0, Col =  37, Data =     0, Dqm = 0000
# at time    298937 ns READ : Bank = 0 Row =    0, Col =  38, Data =     0, Dqm = 0000
# at time    298957 ns READ : Bank = 0 Row =    0, Col =  39, Data =     0, Dqm = 0000
# at time    298977 ns READ : Bank = 0 Row =    0, Col =  40, Data =     0, Dqm = 0000
# at time    298997 ns READ : Bank = 0 Row =    0, Col =  41, Data =     0, Dqm = 0000
# at time    299017 ns READ : Bank = 0 Row =    0, Col =  42, Data =     0, Dqm = 0000
# at time    299037 ns READ : Bank = 0 Row =    0, Col =  43, Data =     0, Dqm = 0000
# at time    299057 ns READ : Bank = 0 Row =    0, Col =  44, Data =     0, Dqm = 0000
# at time    299077 ns READ : Bank = 0 Row =    0, Col =  45, Data =     0, Dqm = 0000
# at time    299090 ns BST  : Burst Terminate
# at time    299097 ns READ : Bank = 0 Row =    0, Col =  46, Data =     0, Dqm = 0000
# at time    299117 ns READ : Bank = 0 Row =    0, Col =  47, Data =     0, Dqm = 0000
# at time    299170 ns BST  : Burst Terminate
# at time    299190 ns PRE  : Bank = ALL
# altEditor error: couldn't execute "C:\Program Files (x86)\Notepad++\notepad++.exe": no such file or directory
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/read_fifo.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 18:58:55 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/read_fifo.v 
# -- Compiling module read_fifo
# 
# Top level modules:
# 	read_fifo
# End time: 18:58:55 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_model_plus.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 18:58:56 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_model_plus.v 
# -- Compiling module sdram_model_plus
# 
# Top level modules:
# 	sdram_model_plus
# End time: 18:58:56 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_arbit.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 18:58:56 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_arbit.v 
# -- Compiling module sdram_pro_arbit
# 
# Top level modules:
# 	sdram_pro_arbit
# End time: 18:58:56 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_autorefresh.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 18:58:56 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_autorefresh.v 
# -- Compiling module sdram_pro_autorefresh
# 
# Top level modules:
# 	sdram_pro_autorefresh
# End time: 18:58:56 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_master.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 18:58:56 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_master.v 
# -- Compiling module sdram_pro_axi_master
# 
# Top level modules:
# 	sdram_pro_axi_master
# End time: 18:58:56 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_slave.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 18:58:56 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_slave.v 
# -- Compiling module sdram_pro_axi_slave
# 
# Top level modules:
# 	sdram_pro_axi_slave
# End time: 18:58:56 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 18:58:56 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v 
# -- Compiling module sdram_pro_axi_top
# ** Warning: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v(266): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	sdram_pro_axi_top
# End time: 18:58:56 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top_tb.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 18:58:57 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top_tb.v 
# -- Compiling module sdram_pro_axi_top_tb
# 
# Top level modules:
# 	sdram_pro_axi_top_tb
# End time: 18:58:57 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_fifo_ctrl.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 18:58:57 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_fifo_ctrl.v 
# -- Compiling module sdram_pro_fifo_ctrl
# 
# Top level modules:
# 	sdram_pro_fifo_ctrl
# End time: 18:58:57 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_init.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 18:58:57 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_init.v 
# -- Compiling module sdram_pro_init
# 
# Top level modules:
# 	sdram_pro_init
# End time: 18:58:57 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 18:58:57 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v 
# -- Compiling module sdram_pro_read
# 
# Top level modules:
# 	sdram_pro_read
# End time: 18:58:57 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 18:58:57 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v 
# -- Compiling module sdram_pro_sdram_ctrl
# 
# Top level modules:
# 	sdram_pro_sdram_ctrl
# End time: 18:58:57 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 18:58:57 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v 
# -- Compiling module sdram_pro_top
# 
# Top level modules:
# 	sdram_pro_top
# End time: 18:58:58 on Jul 26,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 18:58:58 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v 
# -- Compiling module sdram_pro_write
# 
# Top level modules:
# 	sdram_pro_write
# End time: 18:58:58 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/write_fifo.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 18:58:58 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/write_fifo.v 
# -- Compiling module write_fifo
# 
# Top level modules:
# 	write_fifo
# End time: 18:58:58 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "sdram_pro_axi_master(fast)".
# Loading work.sdram_pro_axi_top_tb(fast)
# Loading work.sdram_pro_axi_top(fast)
# Loading work.sdram_pro_top(fast)
# Loading work.sdram_pro_fifo_ctrl(fast)
# Loading work.write_fifo(fast)
# Loading altera_mf_ver.dcfifo(fast)
# Loading altera_mf_ver.dcfifo_mixed_widths(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.dcfifo_async(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast__2)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__2)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__3)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__4)
# Loading altera_mf_ver.dcfifo_fefifo(fast)
# Loading altera_mf_ver.dcfifo_fefifo(fast__1)
# Loading altera_mf_ver.dcfifo_low_latency(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION(fast)
# Loading altera_mf_ver.dcfifo_dffpipe(fast)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__1)
# Loading work.read_fifo(fast)
# Loading altera_mf_ver.dcfifo(fast__1)
# Loading altera_mf_ver.dcfifo_mixed_widths(fast__1)
# Loading altera_mf_ver.dcfifo_low_latency(fast__1)
# Loading work.sdram_pro_sdram_ctrl(fast)
# Loading work.sdram_pro_arbit(fast)
# Loading work.sdram_pro_init(fast)
# Loading work.sdram_pro_autorefresh(fast)
# Loading work.sdram_pro_write(fast)
# Loading work.sdram_pro_read(fast)
# Loading work.sdram_pro_axi_slave(fast)
# Loading work.sdram_pro_axi_master(fast)
# Loading work.sdram_model_plus(fast)
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top_tb.v(111): [PCDPC] - Port size (23) does not match connection size (1) for port 'addr'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v(39).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v(109): [PCDPC] - Port size (10) does not match connection size (8) for port 'WR_BURST_LEN'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v(109): [PCDPC] - Port size (10) does not match connection size (8) for port 'RD_BURST_LEN'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(22).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(155): [PCDPC] - Port size (8) does not match connection size (10) for port 'wr_burst_len'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst/U_sdram_pro_write File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(177): [PCDPC] - Port size (8) does not match connection size (10) for port 'rd_burst_len'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst/U_sdram_pro_read File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v
run
# at time    200230 ns PRE  : Bank = ALL
# at time    200250 ns PRE  : Bank = ALL
# at time    200270 ns AREF : Auto Refresh
# at time    200370 ns AREF : Auto Refresh
# at time    200470 ns LMR  : Load Mode Register
#                             CAS Latency      = 3
#                             Burst Length     = Full
#                             Burst Type       = Sequential
#                             Write Burst Mode = Programmed Burst Length
# at time    200810 ns PRE  : Bank = ALL
# at time    200830 ns PRE  : Bank = ALL
# at time    200850 ns PRE  : Bank = ALL
# at time    200870 ns ACT  : Bank = 0 Row =    0
# at time    200970 ns WRITE: Bank = 0 Row =    0, Col =   0, Data =     1, Dqm = 0000
# at time    200990 ns WRITE: Bank = 0 Row =    0, Col =   1, Data =     2, Dqm = 0000
# at time    201010 ns WRITE: Bank = 0 Row =    0, Col =   2, Data =     3, Dqm = 0000
# at time    201030 ns WRITE: Bank = 0 Row =    0, Col =   3, Data =     4, Dqm = 0000
# at time    201050 ns WRITE: Bank = 0 Row =    0, Col =   4, Data =     5, Dqm = 0000
# at time    201070 ns WRITE: Bank = 0 Row =    0, Col =   5, Data =     6, Dqm = 0000
# at time    201090 ns WRITE: Bank = 0 Row =    0, Col =   6, Data =     7, Dqm = 0000
# at time    201110 ns WRITE: Bank = 0 Row =    0, Col =   7, Data =     8, Dqm = 0000
# at time    201130 ns WRITE: Bank = 0 Row =    0, Col =   8, Data =     9, Dqm = 0000
# at time    201150 ns WRITE: Bank = 0 Row =    0, Col =   9, Data =    10, Dqm = 0000
# at time    201170 ns WRITE: Bank = 0 Row =    0, Col =  10, Data =    11, Dqm = 0000
# at time    201190 ns WRITE: Bank = 0 Row =    0, Col =  11, Data =    12, Dqm = 0000
# at time    201210 ns WRITE: Bank = 0 Row =    0, Col =  12, Data =    13, Dqm = 0000
# at time    201230 ns WRITE: Bank = 0 Row =    0, Col =  13, Data =    14, Dqm = 0000
# at time    201250 ns WRITE: Bank = 0 Row =    0, Col =  14, Data =    15, Dqm = 0000
# at time    201270 ns WRITE: Bank = 0 Row =    0, Col =  15, Data =    16, Dqm = 0000
# at time    201290 ns BST  : Burst Terminate
# at time    201310 ns BST  : Burst Terminate
# at time    201330 ns PRE  : Bank = ALL
# at time    202670 ns ACT  : Bank = 0 Row =    0
# at time    202817 ns READ : Bank = 0 Row =    0, Col =   0, Data =     1, Dqm = 0000
# at time    202837 ns READ : Bank = 0 Row =    0, Col =   1, Data =     2, Dqm = 0000
# at time    202857 ns READ : Bank = 0 Row =    0, Col =   2, Data =     3, Dqm = 0000
# at time    202877 ns READ : Bank = 0 Row =    0, Col =   3, Data =     4, Dqm = 0000
# at time    202897 ns READ : Bank = 0 Row =    0, Col =   4, Data =     5, Dqm = 0000
# at time    202917 ns READ : Bank = 0 Row =    0, Col =   5, Data =     6, Dqm = 0000
# at time    202937 ns READ : Bank = 0 Row =    0, Col =   6, Data =     7, Dqm = 0000
# at time    202957 ns READ : Bank = 0 Row =    0, Col =   7, Data =     8, Dqm = 0000
# at time    202977 ns READ : Bank = 0 Row =    0, Col =   8, Data =     9, Dqm = 0000
# at time    202997 ns READ : Bank = 0 Row =    0, Col =   9, Data =    10, Dqm = 0000
# at time    203017 ns READ : Bank = 0 Row =    0, Col =  10, Data =    11, Dqm = 0000
# at time    203037 ns READ : Bank = 0 Row =    0, Col =  11, Data =    12, Dqm = 0000
# at time    203057 ns READ : Bank = 0 Row =    0, Col =  12, Data =    13, Dqm = 0000
# at time    203077 ns READ : Bank = 0 Row =    0, Col =  13, Data =    14, Dqm = 0000
# at time    203090 ns BST  : Burst Terminate
# at time    203097 ns READ : Bank = 0 Row =    0, Col =  14, Data =    15, Dqm = 0000
# at time    203117 ns READ : Bank = 0 Row =    0, Col =  15, Data =    16, Dqm = 0000
# at time    203170 ns BST  : Burst Terminate
# at time    203190 ns PRE  : Bank = ALL
# at time    206670 ns ACT  : Bank = 0 Row =    0
# at time    206817 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    206837 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    206857 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    206877 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    206897 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    206917 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    206937 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    206957 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    206977 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    206997 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    207017 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    207037 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    207057 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    207077 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    207090 ns BST  : Burst Terminate
# at time    207097 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    207117 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    207170 ns BST  : Burst Terminate
# at time    207190 ns PRE  : Bank = ALL
# at time    215570 ns PRE  : Bank = ALL
# at time    215590 ns PRE  : Bank = ALL
# at time    215610 ns AREF : Auto Refresh
# at time    230570 ns PRE  : Bank = ALL
# at time    230590 ns PRE  : Bank = ALL
# at time    230610 ns AREF : Auto Refresh
# at time    245570 ns PRE  : Bank = ALL
# at time    245590 ns PRE  : Bank = ALL
# at time    245610 ns AREF : Auto Refresh
# at time    260570 ns PRE  : Bank = ALL
# at time    260590 ns PRE  : Bank = ALL
# at time    260610 ns AREF : Auto Refresh
# at time    275570 ns PRE  : Bank = ALL
# at time    275590 ns PRE  : Bank = ALL
# at time    275610 ns AREF : Auto Refresh
# at time    290570 ns PRE  : Bank = ALL
# at time    290590 ns PRE  : Bank = ALL
# at time    290610 ns AREF : Auto Refresh
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/read_fifo.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:00:34 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/read_fifo.v 
# -- Compiling module read_fifo
# 
# Top level modules:
# 	read_fifo
# End time: 19:00:34 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_model_plus.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:00:34 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_model_plus.v 
# -- Compiling module sdram_model_plus
# 
# Top level modules:
# 	sdram_model_plus
# End time: 19:00:34 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_arbit.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:00:34 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_arbit.v 
# -- Compiling module sdram_pro_arbit
# 
# Top level modules:
# 	sdram_pro_arbit
# End time: 19:00:34 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_autorefresh.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:00:34 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_autorefresh.v 
# -- Compiling module sdram_pro_autorefresh
# 
# Top level modules:
# 	sdram_pro_autorefresh
# End time: 19:00:34 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_master.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:00:35 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_master.v 
# -- Compiling module sdram_pro_axi_master
# 
# Top level modules:
# 	sdram_pro_axi_master
# End time: 19:00:35 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_slave.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:00:35 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_slave.v 
# -- Compiling module sdram_pro_axi_slave
# 
# Top level modules:
# 	sdram_pro_axi_slave
# End time: 19:00:35 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:00:35 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v 
# -- Compiling module sdram_pro_axi_top
# ** Warning: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v(266): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	sdram_pro_axi_top
# End time: 19:00:35 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top_tb.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:00:35 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top_tb.v 
# -- Compiling module sdram_pro_axi_top_tb
# 
# Top level modules:
# 	sdram_pro_axi_top_tb
# End time: 19:00:35 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_fifo_ctrl.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:00:35 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_fifo_ctrl.v 
# -- Compiling module sdram_pro_fifo_ctrl
# 
# Top level modules:
# 	sdram_pro_fifo_ctrl
# End time: 19:00:35 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_init.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:00:35 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_init.v 
# -- Compiling module sdram_pro_init
# 
# Top level modules:
# 	sdram_pro_init
# End time: 19:00:35 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:00:36 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v 
# -- Compiling module sdram_pro_read
# 
# Top level modules:
# 	sdram_pro_read
# End time: 19:00:36 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:00:36 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v 
# -- Compiling module sdram_pro_sdram_ctrl
# 
# Top level modules:
# 	sdram_pro_sdram_ctrl
# End time: 19:00:36 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:00:36 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v 
# -- Compiling module sdram_pro_top
# 
# Top level modules:
# 	sdram_pro_top
# End time: 19:00:36 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:00:36 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v 
# -- Compiling module sdram_pro_write
# 
# Top level modules:
# 	sdram_pro_write
# End time: 19:00:36 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/write_fifo.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:00:36 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/write_fifo.v 
# -- Compiling module write_fifo
# 
# Top level modules:
# 	write_fifo
# End time: 19:00:36 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "sdram_pro_axi_master(fast)".
# Loading work.sdram_pro_axi_top_tb(fast)
# Loading work.sdram_pro_axi_top(fast)
# Loading work.sdram_pro_top(fast)
# Loading work.sdram_pro_fifo_ctrl(fast)
# Loading work.write_fifo(fast)
# Loading altera_mf_ver.dcfifo(fast)
# Loading altera_mf_ver.dcfifo_mixed_widths(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.dcfifo_async(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast__2)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__2)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__3)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__4)
# Loading altera_mf_ver.dcfifo_fefifo(fast)
# Loading altera_mf_ver.dcfifo_fefifo(fast__1)
# Loading altera_mf_ver.dcfifo_low_latency(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION(fast)
# Loading altera_mf_ver.dcfifo_dffpipe(fast)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__1)
# Loading work.read_fifo(fast)
# Loading altera_mf_ver.dcfifo(fast__1)
# Loading altera_mf_ver.dcfifo_mixed_widths(fast__1)
# Loading altera_mf_ver.dcfifo_low_latency(fast__1)
# Loading work.sdram_pro_sdram_ctrl(fast)
# Loading work.sdram_pro_arbit(fast)
# Loading work.sdram_pro_init(fast)
# Loading work.sdram_pro_autorefresh(fast)
# Loading work.sdram_pro_write(fast)
# Loading work.sdram_pro_read(fast)
# Loading work.sdram_pro_axi_slave(fast)
# Loading work.sdram_pro_axi_master(fast)
# Loading work.sdram_model_plus(fast)
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top_tb.v(111): [PCDPC] - Port size (23) does not match connection size (1) for port 'addr'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v(39).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v(109): [PCDPC] - Port size (10) does not match connection size (8) for port 'WR_BURST_LEN'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v(109): [PCDPC] - Port size (10) does not match connection size (8) for port 'RD_BURST_LEN'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(22).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(155): [PCDPC] - Port size (8) does not match connection size (10) for port 'wr_burst_len'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst/U_sdram_pro_write File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(177): [PCDPC] - Port size (8) does not match connection size (10) for port 'rd_burst_len'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst/U_sdram_pro_read File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v
run
# at time    200230 ns PRE  : Bank = ALL
# at time    200250 ns PRE  : Bank = ALL
# at time    200270 ns AREF : Auto Refresh
# at time    200370 ns AREF : Auto Refresh
# at time    200470 ns LMR  : Load Mode Register
#                             CAS Latency      = 3
#                             Burst Length     = Full
#                             Burst Type       = Sequential
#                             Write Burst Mode = Programmed Burst Length
# at time    200810 ns PRE  : Bank = ALL
# at time    200830 ns PRE  : Bank = ALL
# at time    200850 ns PRE  : Bank = ALL
# at time    200870 ns ACT  : Bank = 0 Row =    0
# at time    200970 ns WRITE: Bank = 0 Row =    0, Col =   0, Data =     1, Dqm = 0000
# at time    200990 ns WRITE: Bank = 0 Row =    0, Col =   1, Data =     2, Dqm = 0000
# at time    201010 ns WRITE: Bank = 0 Row =    0, Col =   2, Data =     3, Dqm = 0000
# at time    201030 ns WRITE: Bank = 0 Row =    0, Col =   3, Data =     4, Dqm = 0000
# at time    201050 ns WRITE: Bank = 0 Row =    0, Col =   4, Data =     5, Dqm = 0000
# at time    201070 ns WRITE: Bank = 0 Row =    0, Col =   5, Data =     6, Dqm = 0000
# at time    201090 ns WRITE: Bank = 0 Row =    0, Col =   6, Data =     7, Dqm = 0000
# at time    201110 ns WRITE: Bank = 0 Row =    0, Col =   7, Data =     8, Dqm = 0000
# at time    201130 ns WRITE: Bank = 0 Row =    0, Col =   8, Data =     9, Dqm = 0000
# at time    201150 ns WRITE: Bank = 0 Row =    0, Col =   9, Data =    10, Dqm = 0000
# at time    201170 ns WRITE: Bank = 0 Row =    0, Col =  10, Data =    11, Dqm = 0000
# at time    201190 ns WRITE: Bank = 0 Row =    0, Col =  11, Data =    12, Dqm = 0000
# at time    201210 ns WRITE: Bank = 0 Row =    0, Col =  12, Data =    13, Dqm = 0000
# at time    201230 ns WRITE: Bank = 0 Row =    0, Col =  13, Data =    14, Dqm = 0000
# at time    201250 ns WRITE: Bank = 0 Row =    0, Col =  14, Data =    15, Dqm = 0000
# at time    201270 ns WRITE: Bank = 0 Row =    0, Col =  15, Data =    16, Dqm = 0000
# at time    201290 ns BST  : Burst Terminate
# at time    201310 ns BST  : Burst Terminate
# at time    201330 ns PRE  : Bank = ALL
# at time    202670 ns ACT  : Bank = 0 Row =    0
# at time    202817 ns READ : Bank = 0 Row =    0, Col =   0, Data =     1, Dqm = 0000
# at time    202837 ns READ : Bank = 0 Row =    0, Col =   1, Data =     2, Dqm = 0000
# at time    202857 ns READ : Bank = 0 Row =    0, Col =   2, Data =     3, Dqm = 0000
# at time    202877 ns READ : Bank = 0 Row =    0, Col =   3, Data =     4, Dqm = 0000
# at time    202897 ns READ : Bank = 0 Row =    0, Col =   4, Data =     5, Dqm = 0000
# at time    202917 ns READ : Bank = 0 Row =    0, Col =   5, Data =     6, Dqm = 0000
# at time    202937 ns READ : Bank = 0 Row =    0, Col =   6, Data =     7, Dqm = 0000
# at time    202957 ns READ : Bank = 0 Row =    0, Col =   7, Data =     8, Dqm = 0000
# at time    202977 ns READ : Bank = 0 Row =    0, Col =   8, Data =     9, Dqm = 0000
# at time    202997 ns READ : Bank = 0 Row =    0, Col =   9, Data =    10, Dqm = 0000
# at time    203017 ns READ : Bank = 0 Row =    0, Col =  10, Data =    11, Dqm = 0000
# at time    203037 ns READ : Bank = 0 Row =    0, Col =  11, Data =    12, Dqm = 0000
# at time    203057 ns READ : Bank = 0 Row =    0, Col =  12, Data =    13, Dqm = 0000
# at time    203077 ns READ : Bank = 0 Row =    0, Col =  13, Data =    14, Dqm = 0000
# at time    203090 ns BST  : Burst Terminate
# at time    203097 ns READ : Bank = 0 Row =    0, Col =  14, Data =    15, Dqm = 0000
# at time    203117 ns READ : Bank = 0 Row =    0, Col =  15, Data =    16, Dqm = 0000
# at time    203170 ns BST  : Burst Terminate
# at time    203190 ns PRE  : Bank = ALL
# at time    203430 ns ACT  : Bank = 0 Row =    0
# at time    203577 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    203597 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    203617 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    203637 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    203657 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    203677 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    203697 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    203717 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    203737 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    203757 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    203777 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    203797 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    203817 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    203837 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    203850 ns BST  : Burst Terminate
# at time    203857 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    203877 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    203930 ns BST  : Burst Terminate
# at time    203950 ns PRE  : Bank = ALL
# at time    206670 ns ACT  : Bank = 0 Row =    0
# at time    206817 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    206837 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    206857 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    206877 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    206897 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    206917 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    206937 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    206957 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    206977 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    206997 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    207017 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    207037 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    207057 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    207077 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    207090 ns BST  : Burst Terminate
# at time    207097 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    207117 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    207170 ns BST  : Burst Terminate
# at time    207190 ns PRE  : Bank = ALL
# at time    215570 ns PRE  : Bank = ALL
# at time    215590 ns PRE  : Bank = ALL
# at time    215610 ns AREF : Auto Refresh
# at time    230570 ns PRE  : Bank = ALL
# at time    230590 ns PRE  : Bank = ALL
# at time    230610 ns AREF : Auto Refresh
# at time    245570 ns PRE  : Bank = ALL
# at time    245590 ns PRE  : Bank = ALL
# at time    245610 ns AREF : Auto Refresh
# at time    260570 ns PRE  : Bank = ALL
# at time    260590 ns PRE  : Bank = ALL
# at time    260610 ns AREF : Auto Refresh
# at time    275570 ns PRE  : Bank = ALL
# at time    275590 ns PRE  : Bank = ALL
# at time    275610 ns AREF : Auto Refresh
# at time    290570 ns PRE  : Bank = ALL
# at time    290590 ns PRE  : Bank = ALL
# at time    290610 ns AREF : Auto Refresh
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/read_fifo.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:01:49 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/read_fifo.v 
# -- Compiling module read_fifo
# 
# Top level modules:
# 	read_fifo
# End time: 19:01:49 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_model_plus.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:01:49 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_model_plus.v 
# -- Compiling module sdram_model_plus
# 
# Top level modules:
# 	sdram_model_plus
# End time: 19:01:49 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_arbit.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:01:49 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_arbit.v 
# -- Compiling module sdram_pro_arbit
# 
# Top level modules:
# 	sdram_pro_arbit
# End time: 19:01:49 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_autorefresh.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:01:50 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_autorefresh.v 
# -- Compiling module sdram_pro_autorefresh
# 
# Top level modules:
# 	sdram_pro_autorefresh
# End time: 19:01:50 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_master.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:01:50 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_master.v 
# -- Compiling module sdram_pro_axi_master
# 
# Top level modules:
# 	sdram_pro_axi_master
# End time: 19:01:50 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_slave.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:01:50 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_slave.v 
# -- Compiling module sdram_pro_axi_slave
# 
# Top level modules:
# 	sdram_pro_axi_slave
# End time: 19:01:50 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:01:50 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v 
# -- Compiling module sdram_pro_axi_top
# ** Warning: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v(266): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	sdram_pro_axi_top
# End time: 19:01:50 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top_tb.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:01:50 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top_tb.v 
# -- Compiling module sdram_pro_axi_top_tb
# 
# Top level modules:
# 	sdram_pro_axi_top_tb
# End time: 19:01:50 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_fifo_ctrl.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:01:50 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_fifo_ctrl.v 
# -- Compiling module sdram_pro_fifo_ctrl
# 
# Top level modules:
# 	sdram_pro_fifo_ctrl
# End time: 19:01:51 on Jul 26,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_init.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:01:51 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_init.v 
# -- Compiling module sdram_pro_init
# 
# Top level modules:
# 	sdram_pro_init
# End time: 19:01:51 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:01:51 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v 
# -- Compiling module sdram_pro_read
# 
# Top level modules:
# 	sdram_pro_read
# End time: 19:01:51 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:01:51 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v 
# -- Compiling module sdram_pro_sdram_ctrl
# 
# Top level modules:
# 	sdram_pro_sdram_ctrl
# End time: 19:01:51 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:01:51 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v 
# -- Compiling module sdram_pro_top
# 
# Top level modules:
# 	sdram_pro_top
# End time: 19:01:51 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:01:51 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v 
# -- Compiling module sdram_pro_write
# 
# Top level modules:
# 	sdram_pro_write
# End time: 19:01:51 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/write_fifo.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:01:51 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/write_fifo.v 
# -- Compiling module write_fifo
# 
# Top level modules:
# 	write_fifo
# End time: 19:01:52 on Jul 26,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "sdram_pro_axi_master(fast)".
# Loading work.sdram_pro_axi_top_tb(fast)
# Loading work.sdram_pro_axi_top(fast)
# Loading work.sdram_pro_top(fast)
# Loading work.sdram_pro_fifo_ctrl(fast)
# Loading work.write_fifo(fast)
# Loading altera_mf_ver.dcfifo(fast)
# Loading altera_mf_ver.dcfifo_mixed_widths(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.dcfifo_async(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast__2)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__2)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__3)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__4)
# Loading altera_mf_ver.dcfifo_fefifo(fast)
# Loading altera_mf_ver.dcfifo_fefifo(fast__1)
# Loading altera_mf_ver.dcfifo_low_latency(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION(fast)
# Loading altera_mf_ver.dcfifo_dffpipe(fast)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__1)
# Loading work.read_fifo(fast)
# Loading altera_mf_ver.dcfifo(fast__1)
# Loading altera_mf_ver.dcfifo_mixed_widths(fast__1)
# Loading altera_mf_ver.dcfifo_low_latency(fast__1)
# Loading work.sdram_pro_sdram_ctrl(fast)
# Loading work.sdram_pro_arbit(fast)
# Loading work.sdram_pro_init(fast)
# Loading work.sdram_pro_autorefresh(fast)
# Loading work.sdram_pro_write(fast)
# Loading work.sdram_pro_read(fast)
# Loading work.sdram_pro_axi_slave(fast)
# Loading work.sdram_pro_axi_master(fast)
# Loading work.sdram_model_plus(fast)
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top_tb.v(111): [PCDPC] - Port size (23) does not match connection size (1) for port 'addr'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v(39).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v(109): [PCDPC] - Port size (10) does not match connection size (8) for port 'WR_BURST_LEN'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v(109): [PCDPC] - Port size (10) does not match connection size (8) for port 'RD_BURST_LEN'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(22).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(155): [PCDPC] - Port size (8) does not match connection size (10) for port 'wr_burst_len'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst/U_sdram_pro_write File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(177): [PCDPC] - Port size (8) does not match connection size (10) for port 'rd_burst_len'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst/U_sdram_pro_read File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v
run
# at time    200230 ns PRE  : Bank = ALL
# at time    200250 ns PRE  : Bank = ALL
# at time    200270 ns AREF : Auto Refresh
# at time    200370 ns AREF : Auto Refresh
# at time    200470 ns LMR  : Load Mode Register
#                             CAS Latency      = 3
#                             Burst Length     = Full
#                             Burst Type       = Sequential
#                             Write Burst Mode = Programmed Burst Length
# at time    200810 ns PRE  : Bank = ALL
# at time    200830 ns PRE  : Bank = ALL
# at time    200850 ns PRE  : Bank = ALL
# at time    200870 ns ACT  : Bank = 0 Row =    0
# at time    200970 ns WRITE: Bank = 0 Row =    0, Col =   0, Data =     1, Dqm = 0000
# at time    200990 ns WRITE: Bank = 0 Row =    0, Col =   1, Data =     2, Dqm = 0000
# at time    201010 ns WRITE: Bank = 0 Row =    0, Col =   2, Data =     3, Dqm = 0000
# at time    201030 ns WRITE: Bank = 0 Row =    0, Col =   3, Data =     4, Dqm = 0000
# at time    201050 ns WRITE: Bank = 0 Row =    0, Col =   4, Data =     5, Dqm = 0000
# at time    201070 ns WRITE: Bank = 0 Row =    0, Col =   5, Data =     6, Dqm = 0000
# at time    201090 ns WRITE: Bank = 0 Row =    0, Col =   6, Data =     7, Dqm = 0000
# at time    201110 ns WRITE: Bank = 0 Row =    0, Col =   7, Data =     8, Dqm = 0000
# at time    201130 ns WRITE: Bank = 0 Row =    0, Col =   8, Data =     9, Dqm = 0000
# at time    201150 ns WRITE: Bank = 0 Row =    0, Col =   9, Data =    10, Dqm = 0000
# at time    201170 ns WRITE: Bank = 0 Row =    0, Col =  10, Data =    11, Dqm = 0000
# at time    201190 ns WRITE: Bank = 0 Row =    0, Col =  11, Data =    12, Dqm = 0000
# at time    201210 ns WRITE: Bank = 0 Row =    0, Col =  12, Data =    13, Dqm = 0000
# at time    201230 ns WRITE: Bank = 0 Row =    0, Col =  13, Data =    14, Dqm = 0000
# at time    201250 ns WRITE: Bank = 0 Row =    0, Col =  14, Data =    15, Dqm = 0000
# at time    201270 ns WRITE: Bank = 0 Row =    0, Col =  15, Data =    16, Dqm = 0000
# at time    201290 ns BST  : Burst Terminate
# at time    201310 ns BST  : Burst Terminate
# at time    201330 ns PRE  : Bank = ALL
# at time    202670 ns ACT  : Bank = 0 Row =    0
# at time    202817 ns READ : Bank = 0 Row =    0, Col =   0, Data =     1, Dqm = 0000
# at time    202837 ns READ : Bank = 0 Row =    0, Col =   1, Data =     2, Dqm = 0000
# at time    202857 ns READ : Bank = 0 Row =    0, Col =   2, Data =     3, Dqm = 0000
# at time    202877 ns READ : Bank = 0 Row =    0, Col =   3, Data =     4, Dqm = 0000
# at time    202897 ns READ : Bank = 0 Row =    0, Col =   4, Data =     5, Dqm = 0000
# at time    202917 ns READ : Bank = 0 Row =    0, Col =   5, Data =     6, Dqm = 0000
# at time    202937 ns READ : Bank = 0 Row =    0, Col =   6, Data =     7, Dqm = 0000
# at time    202957 ns READ : Bank = 0 Row =    0, Col =   7, Data =     8, Dqm = 0000
# at time    202977 ns READ : Bank = 0 Row =    0, Col =   8, Data =     9, Dqm = 0000
# at time    202997 ns READ : Bank = 0 Row =    0, Col =   9, Data =    10, Dqm = 0000
# at time    203017 ns READ : Bank = 0 Row =    0, Col =  10, Data =    11, Dqm = 0000
# at time    203037 ns READ : Bank = 0 Row =    0, Col =  11, Data =    12, Dqm = 0000
# at time    203057 ns READ : Bank = 0 Row =    0, Col =  12, Data =    13, Dqm = 0000
# at time    203077 ns READ : Bank = 0 Row =    0, Col =  13, Data =    14, Dqm = 0000
# at time    203090 ns BST  : Burst Terminate
# at time    203097 ns READ : Bank = 0 Row =    0, Col =  14, Data =    15, Dqm = 0000
# at time    203117 ns READ : Bank = 0 Row =    0, Col =  15, Data =    16, Dqm = 0000
# at time    203170 ns BST  : Burst Terminate
# at time    203190 ns PRE  : Bank = ALL
# at time    203430 ns ACT  : Bank = 0 Row =    0
# at time    203577 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    203597 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    203617 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    203637 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    203657 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    203677 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    203697 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    203717 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    203737 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    203757 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    203777 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    203797 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    203817 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    203837 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    203850 ns BST  : Burst Terminate
# at time    203857 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    203877 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    203930 ns BST  : Burst Terminate
# at time    203950 ns PRE  : Bank = ALL
# at time    206670 ns ACT  : Bank = 0 Row =    0
# at time    206817 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    206837 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    206857 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    206877 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    206897 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    206917 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    206937 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    206957 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    206977 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    206997 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    207017 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    207037 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    207057 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    207077 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    207090 ns BST  : Burst Terminate
# at time    207097 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    207117 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    207170 ns BST  : Burst Terminate
# at time    207190 ns PRE  : Bank = ALL
# at time    215570 ns PRE  : Bank = ALL
# at time    215590 ns PRE  : Bank = ALL
# at time    215610 ns AREF : Auto Refresh
# at time    230570 ns PRE  : Bank = ALL
# at time    230590 ns PRE  : Bank = ALL
# at time    230610 ns AREF : Auto Refresh
# at time    245570 ns PRE  : Bank = ALL
# at time    245590 ns PRE  : Bank = ALL
# at time    245610 ns AREF : Auto Refresh
# at time    260570 ns PRE  : Bank = ALL
# at time    260590 ns PRE  : Bank = ALL
# at time    260610 ns AREF : Auto Refresh
# at time    275570 ns PRE  : Bank = ALL
# at time    275590 ns PRE  : Bank = ALL
# at time    275610 ns AREF : Auto Refresh
# at time    290570 ns PRE  : Bank = ALL
# at time    290590 ns PRE  : Bank = ALL
# at time    290610 ns AREF : Auto Refresh
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/read_fifo.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:03:29 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/read_fifo.v 
# -- Compiling module read_fifo
# 
# Top level modules:
# 	read_fifo
# End time: 19:03:29 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_model_plus.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:03:29 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_model_plus.v 
# -- Compiling module sdram_model_plus
# 
# Top level modules:
# 	sdram_model_plus
# End time: 19:03:29 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_arbit.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:03:29 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_arbit.v 
# -- Compiling module sdram_pro_arbit
# 
# Top level modules:
# 	sdram_pro_arbit
# End time: 19:03:29 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_autorefresh.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:03:29 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_autorefresh.v 
# -- Compiling module sdram_pro_autorefresh
# 
# Top level modules:
# 	sdram_pro_autorefresh
# End time: 19:03:29 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_master.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:03:29 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_master.v 
# -- Compiling module sdram_pro_axi_master
# 
# Top level modules:
# 	sdram_pro_axi_master
# End time: 19:03:29 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_slave.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:03:30 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_slave.v 
# -- Compiling module sdram_pro_axi_slave
# 
# Top level modules:
# 	sdram_pro_axi_slave
# End time: 19:03:30 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:03:30 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v 
# -- Compiling module sdram_pro_axi_top
# ** Warning: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v(266): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	sdram_pro_axi_top
# End time: 19:03:30 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top_tb.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:03:30 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top_tb.v 
# -- Compiling module sdram_pro_axi_top_tb
# 
# Top level modules:
# 	sdram_pro_axi_top_tb
# End time: 19:03:30 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_fifo_ctrl.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:03:30 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_fifo_ctrl.v 
# -- Compiling module sdram_pro_fifo_ctrl
# 
# Top level modules:
# 	sdram_pro_fifo_ctrl
# End time: 19:03:30 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_init.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:03:30 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_init.v 
# -- Compiling module sdram_pro_init
# 
# Top level modules:
# 	sdram_pro_init
# End time: 19:03:30 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:03:30 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v 
# -- Compiling module sdram_pro_read
# 
# Top level modules:
# 	sdram_pro_read
# End time: 19:03:30 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:03:31 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v 
# -- Compiling module sdram_pro_sdram_ctrl
# 
# Top level modules:
# 	sdram_pro_sdram_ctrl
# End time: 19:03:31 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:03:31 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v 
# -- Compiling module sdram_pro_top
# 
# Top level modules:
# 	sdram_pro_top
# End time: 19:03:31 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:03:31 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v 
# -- Compiling module sdram_pro_write
# 
# Top level modules:
# 	sdram_pro_write
# End time: 19:03:31 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/write_fifo.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:03:31 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/write_fifo.v 
# -- Compiling module write_fifo
# 
# Top level modules:
# 	write_fifo
# End time: 19:03:31 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "sdram_pro_axi_master(fast)".
# Loading work.sdram_pro_axi_top_tb(fast)
# Loading work.sdram_pro_axi_top(fast)
# Loading work.sdram_pro_top(fast)
# Loading work.sdram_pro_fifo_ctrl(fast)
# Loading work.write_fifo(fast)
# Loading altera_mf_ver.dcfifo(fast)
# Loading altera_mf_ver.dcfifo_mixed_widths(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.dcfifo_async(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast__2)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__2)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__3)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__4)
# Loading altera_mf_ver.dcfifo_fefifo(fast)
# Loading altera_mf_ver.dcfifo_fefifo(fast__1)
# Loading altera_mf_ver.dcfifo_low_latency(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION(fast)
# Loading altera_mf_ver.dcfifo_dffpipe(fast)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__1)
# Loading work.read_fifo(fast)
# Loading altera_mf_ver.dcfifo(fast__1)
# Loading altera_mf_ver.dcfifo_mixed_widths(fast__1)
# Loading altera_mf_ver.dcfifo_low_latency(fast__1)
# Loading work.sdram_pro_sdram_ctrl(fast)
# Loading work.sdram_pro_arbit(fast)
# Loading work.sdram_pro_init(fast)
# Loading work.sdram_pro_autorefresh(fast)
# Loading work.sdram_pro_write(fast)
# Loading work.sdram_pro_read(fast)
# Loading work.sdram_pro_axi_slave(fast)
# Loading work.sdram_pro_axi_master(fast)
# Loading work.sdram_model_plus(fast)
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top_tb.v(111): [PCDPC] - Port size (23) does not match connection size (1) for port 'addr'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v(39).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v(109): [PCDPC] - Port size (10) does not match connection size (8) for port 'WR_BURST_LEN'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v(109): [PCDPC] - Port size (10) does not match connection size (8) for port 'RD_BURST_LEN'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(22).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(155): [PCDPC] - Port size (8) does not match connection size (10) for port 'wr_burst_len'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst/U_sdram_pro_write File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(177): [PCDPC] - Port size (8) does not match connection size (10) for port 'rd_burst_len'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst/U_sdram_pro_read File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v
run
# at time    200230 ns PRE  : Bank = ALL
# at time    200250 ns PRE  : Bank = ALL
# at time    200270 ns AREF : Auto Refresh
# at time    200370 ns AREF : Auto Refresh
# at time    200470 ns LMR  : Load Mode Register
#                             CAS Latency      = 3
#                             Burst Length     = Full
#                             Burst Type       = Sequential
#                             Write Burst Mode = Programmed Burst Length
# at time    200810 ns PRE  : Bank = ALL
# at time    200830 ns PRE  : Bank = ALL
# at time    200850 ns PRE  : Bank = ALL
# at time    200870 ns ACT  : Bank = 0 Row =    0
# at time    200970 ns WRITE: Bank = 0 Row =    0, Col =   0, Data =     1, Dqm = 0000
# at time    200990 ns WRITE: Bank = 0 Row =    0, Col =   1, Data =     2, Dqm = 0000
# at time    201010 ns WRITE: Bank = 0 Row =    0, Col =   2, Data =     3, Dqm = 0000
# at time    201030 ns WRITE: Bank = 0 Row =    0, Col =   3, Data =     4, Dqm = 0000
# at time    201050 ns WRITE: Bank = 0 Row =    0, Col =   4, Data =     5, Dqm = 0000
# at time    201070 ns WRITE: Bank = 0 Row =    0, Col =   5, Data =     6, Dqm = 0000
# at time    201090 ns WRITE: Bank = 0 Row =    0, Col =   6, Data =     7, Dqm = 0000
# at time    201110 ns WRITE: Bank = 0 Row =    0, Col =   7, Data =     8, Dqm = 0000
# at time    201130 ns WRITE: Bank = 0 Row =    0, Col =   8, Data =     9, Dqm = 0000
# at time    201150 ns WRITE: Bank = 0 Row =    0, Col =   9, Data =    10, Dqm = 0000
# at time    201170 ns WRITE: Bank = 0 Row =    0, Col =  10, Data =    11, Dqm = 0000
# at time    201190 ns WRITE: Bank = 0 Row =    0, Col =  11, Data =    12, Dqm = 0000
# at time    201210 ns WRITE: Bank = 0 Row =    0, Col =  12, Data =    13, Dqm = 0000
# at time    201230 ns WRITE: Bank = 0 Row =    0, Col =  13, Data =    14, Dqm = 0000
# at time    201250 ns WRITE: Bank = 0 Row =    0, Col =  14, Data =    15, Dqm = 0000
# at time    201270 ns WRITE: Bank = 0 Row =    0, Col =  15, Data =    16, Dqm = 0000
# at time    201290 ns BST  : Burst Terminate
# at time    201310 ns BST  : Burst Terminate
# at time    201330 ns PRE  : Bank = ALL
# at time    202670 ns ACT  : Bank = 0 Row =    0
# at time    202817 ns READ : Bank = 0 Row =    0, Col =   0, Data =     1, Dqm = 0000
# at time    202837 ns READ : Bank = 0 Row =    0, Col =   1, Data =     2, Dqm = 0000
# at time    202857 ns READ : Bank = 0 Row =    0, Col =   2, Data =     3, Dqm = 0000
# at time    202877 ns READ : Bank = 0 Row =    0, Col =   3, Data =     4, Dqm = 0000
# at time    202897 ns READ : Bank = 0 Row =    0, Col =   4, Data =     5, Dqm = 0000
# at time    202917 ns READ : Bank = 0 Row =    0, Col =   5, Data =     6, Dqm = 0000
# at time    202937 ns READ : Bank = 0 Row =    0, Col =   6, Data =     7, Dqm = 0000
# at time    202957 ns READ : Bank = 0 Row =    0, Col =   7, Data =     8, Dqm = 0000
# at time    202977 ns READ : Bank = 0 Row =    0, Col =   8, Data =     9, Dqm = 0000
# at time    202997 ns READ : Bank = 0 Row =    0, Col =   9, Data =    10, Dqm = 0000
# at time    203017 ns READ : Bank = 0 Row =    0, Col =  10, Data =    11, Dqm = 0000
# at time    203037 ns READ : Bank = 0 Row =    0, Col =  11, Data =    12, Dqm = 0000
# at time    203057 ns READ : Bank = 0 Row =    0, Col =  12, Data =    13, Dqm = 0000
# at time    203077 ns READ : Bank = 0 Row =    0, Col =  13, Data =    14, Dqm = 0000
# at time    203090 ns BST  : Burst Terminate
# at time    203097 ns READ : Bank = 0 Row =    0, Col =  14, Data =    15, Dqm = 0000
# at time    203117 ns READ : Bank = 0 Row =    0, Col =  15, Data =    16, Dqm = 0000
# at time    203170 ns BST  : Burst Terminate
# at time    203190 ns PRE  : Bank = ALL
# at time    203430 ns ACT  : Bank = 0 Row =    0
# at time    203577 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    203597 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    203617 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    203637 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    203657 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    203677 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    203697 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    203717 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    203737 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    203757 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    203777 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    203797 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    203817 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    203837 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    203850 ns BST  : Burst Terminate
# at time    203857 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    203877 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    203930 ns BST  : Burst Terminate
# at time    203950 ns PRE  : Bank = ALL
# at time    204070 ns ACT  : Bank = 0 Row =    0
# at time    204217 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    204237 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    204257 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    204277 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    204297 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    204317 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    204337 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    204357 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    204377 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    204397 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    204417 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    204437 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    204457 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    204477 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    204490 ns BST  : Burst Terminate
# at time    204497 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    204517 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    204570 ns BST  : Burst Terminate
# at time    204590 ns PRE  : Bank = ALL
# at time    204770 ns ACT  : Bank = 0 Row =    0
# at time    204917 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    204937 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    204957 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    204977 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    204997 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    205017 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    205037 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    205057 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    205077 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    205097 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    205117 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    205137 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    205157 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    205177 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    205190 ns BST  : Burst Terminate
# at time    205197 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    205217 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    205270 ns BST  : Burst Terminate
# at time    205290 ns PRE  : Bank = ALL
# at time    206070 ns ACT  : Bank = 0 Row =    0
# at time    206217 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    206237 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    206257 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    206277 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    206297 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    206317 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    206337 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    206357 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    206377 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    206397 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    206417 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    206437 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    206457 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    206477 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    206490 ns BST  : Burst Terminate
# at time    206497 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    206517 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    206570 ns BST  : Burst Terminate
# at time    206590 ns PRE  : Bank = ALL
# at time    207330 ns ACT  : Bank = 0 Row =    0
# at time    207477 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    207497 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    207517 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    207537 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    207557 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    207577 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    207597 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    207617 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    207637 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    207657 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    207677 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    207697 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    207717 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    207737 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    207750 ns BST  : Burst Terminate
# at time    207757 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    207777 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    207830 ns BST  : Burst Terminate
# at time    207850 ns PRE  : Bank = ALL
# at time    208550 ns ACT  : Bank = 0 Row =    0
# at time    208697 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    208717 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    208737 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    208757 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    208777 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    208797 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    208817 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    208837 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    208857 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    208877 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    208897 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    208917 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    208937 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    208957 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    208970 ns BST  : Burst Terminate
# at time    208977 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    208997 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    209050 ns BST  : Burst Terminate
# at time    209070 ns PRE  : Bank = ALL
# at time    209730 ns ACT  : Bank = 0 Row =    0
# at time    209877 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    209897 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    209917 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    209937 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    209957 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    209977 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    209997 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    210017 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    210037 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    210057 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    210077 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    210097 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    210117 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    210137 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    210150 ns BST  : Burst Terminate
# at time    210157 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    210177 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    210230 ns BST  : Burst Terminate
# at time    210250 ns PRE  : Bank = ALL
# at time    210870 ns ACT  : Bank = 0 Row =    0
# at time    211017 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    211037 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    211057 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    211077 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    211097 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    211117 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    211137 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    211157 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    211177 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    211197 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    211217 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    211237 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    211257 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    211277 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    211290 ns BST  : Burst Terminate
# at time    211297 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    211317 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    211370 ns BST  : Burst Terminate
# at time    211390 ns PRE  : Bank = ALL
# at time    211970 ns ACT  : Bank = 0 Row =    0
# at time    212117 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    212137 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    212157 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    212177 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    212197 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    212217 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    212237 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    212257 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    212277 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    212297 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    212317 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    212337 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    212357 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    212377 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    212390 ns BST  : Burst Terminate
# at time    212397 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    212417 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    212470 ns BST  : Burst Terminate
# at time    212490 ns PRE  : Bank = ALL
# at time    213030 ns ACT  : Bank = 0 Row =    0
# at time    213177 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    213197 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    213217 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    213237 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    213257 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    213277 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    213297 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    213317 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    213337 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    213357 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    213377 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    213397 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    213417 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    213437 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    213450 ns BST  : Burst Terminate
# at time    213457 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    213477 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    213530 ns BST  : Burst Terminate
# at time    213550 ns PRE  : Bank = ALL
# at time    214050 ns ACT  : Bank = 0 Row =    0
# at time    214197 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    214217 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    214237 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    214257 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    214277 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    214297 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    214317 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    214337 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    214357 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    214377 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    214397 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    214417 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    214437 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    214457 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    214470 ns BST  : Burst Terminate
# at time    214477 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    214497 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    214550 ns BST  : Burst Terminate
# at time    214570 ns PRE  : Bank = ALL
# at time    215030 ns ACT  : Bank = 0 Row =    0
# at time    215177 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    215197 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    215217 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    215237 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    215257 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    215277 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    215297 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    215317 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    215337 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    215357 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    215377 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    215397 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    215417 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    215437 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    215450 ns BST  : Burst Terminate
# at time    215457 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    215477 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    215530 ns BST  : Burst Terminate
# at time    215550 ns PRE  : Bank = ALL
# at time    215670 ns PRE  : Bank = ALL
# at time    215690 ns PRE  : Bank = ALL
# at time    215710 ns AREF : Auto Refresh
# at time    215970 ns ACT  : Bank = 0 Row =    0
# at time    216117 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    216137 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    216157 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    216177 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    216197 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    216217 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    216237 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    216257 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    216277 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    216297 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    216317 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    216337 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    216357 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    216377 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    216390 ns BST  : Burst Terminate
# at time    216397 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    216417 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    216470 ns BST  : Burst Terminate
# at time    216490 ns PRE  : Bank = ALL
# at time    216870 ns ACT  : Bank = 0 Row =    0
# at time    217017 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    217037 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    217057 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    217077 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    217097 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    217117 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    217137 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    217157 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    217177 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    217197 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    217217 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    217237 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    217257 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    217277 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    217290 ns BST  : Burst Terminate
# at time    217297 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    217317 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    217370 ns BST  : Burst Terminate
# at time    217390 ns PRE  : Bank = ALL
# at time    217730 ns ACT  : Bank = 0 Row =    0
# at time    217877 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    217897 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    217917 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    217937 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    217957 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    217977 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    217997 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    218017 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    218037 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    218057 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    218077 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    218097 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    218117 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    218137 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    218150 ns BST  : Burst Terminate
# at time    218157 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    218177 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    218230 ns BST  : Burst Terminate
# at time    218250 ns PRE  : Bank = ALL
# at time    218550 ns ACT  : Bank = 0 Row =    0
# at time    218697 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    218717 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    218737 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    218757 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    218777 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    218797 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    218817 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    218837 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    218857 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    218877 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    218897 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    218917 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    218937 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    218957 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    218970 ns BST  : Burst Terminate
# at time    218977 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    218997 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    219050 ns BST  : Burst Terminate
# at time    219070 ns PRE  : Bank = ALL
# at time    219330 ns ACT  : Bank = 0 Row =    0
# at time    219477 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    219497 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    219517 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    219537 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    219557 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    219577 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    219597 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    219617 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    219637 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    219657 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    219677 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    219697 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    219717 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    219737 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    219750 ns BST  : Burst Terminate
# at time    219757 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    219777 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    219830 ns BST  : Burst Terminate
# at time    219850 ns PRE  : Bank = ALL
# at time    220090 ns ACT  : Bank = 0 Row =    0
# at time    220237 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    220257 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    220277 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    220297 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    220317 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    220337 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    220357 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    220377 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    220397 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    220417 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    220437 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    220457 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    220477 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    220497 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    220510 ns BST  : Burst Terminate
# at time    220517 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    220537 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    220590 ns BST  : Burst Terminate
# at time    220610 ns PRE  : Bank = ALL
# at time    220730 ns ACT  : Bank = 0 Row =    0
# at time    220877 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    220897 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    220917 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    220937 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    220957 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    220977 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    220997 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    221017 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    221037 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    221057 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    221077 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    221097 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    221117 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    221137 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    221150 ns BST  : Burst Terminate
# at time    221157 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    221177 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    221230 ns BST  : Burst Terminate
# at time    221250 ns PRE  : Bank = ALL
# at time    221430 ns ACT  : Bank = 0 Row =    0
# at time    221577 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    221597 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    221617 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    221637 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    221657 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    221677 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    221697 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    221717 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    221737 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    221757 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    221777 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    221797 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    221817 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    221837 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    221850 ns BST  : Burst Terminate
# at time    221857 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    221877 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    221930 ns BST  : Burst Terminate
# at time    221950 ns PRE  : Bank = ALL
# at time    222730 ns ACT  : Bank = 0 Row =    0
# at time    222877 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    222897 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    222917 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    222937 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    222957 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    222977 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    222997 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    223017 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    223037 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    223057 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    223077 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    223097 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    223117 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    223137 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    223150 ns BST  : Burst Terminate
# at time    223157 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    223177 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    223230 ns BST  : Burst Terminate
# at time    223250 ns PRE  : Bank = ALL
# at time    223990 ns ACT  : Bank = 0 Row =    0
# at time    224137 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    224157 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    224177 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    224197 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    224217 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    224237 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    224257 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    224277 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    224297 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    224317 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    224337 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    224357 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    224377 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    224397 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    224410 ns BST  : Burst Terminate
# at time    224417 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    224437 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    224490 ns BST  : Burst Terminate
# at time    224510 ns PRE  : Bank = ALL
# at time    225210 ns ACT  : Bank = 0 Row =    0
# at time    225357 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    225377 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    225397 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    225417 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    225437 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    225457 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    225477 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    225497 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    225517 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    225537 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    225557 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    225577 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    225597 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    225617 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    225630 ns BST  : Burst Terminate
# at time    225637 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    225657 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    225710 ns BST  : Burst Terminate
# at time    225730 ns PRE  : Bank = ALL
# at time    226390 ns ACT  : Bank = 0 Row =    0
# at time    226537 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    226557 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    226577 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    226597 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    226617 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    226637 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    226657 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    226677 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    226697 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    226717 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    226737 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    226757 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    226777 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    226797 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    226810 ns BST  : Burst Terminate
# at time    226817 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    226837 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    226890 ns BST  : Burst Terminate
# at time    226910 ns PRE  : Bank = ALL
# at time    227530 ns ACT  : Bank = 0 Row =    0
# at time    227677 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    227697 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    227717 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    227737 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    227757 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    227777 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    227797 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    227817 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    227837 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    227857 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    227877 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    227897 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    227917 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    227937 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    227950 ns BST  : Burst Terminate
# at time    227957 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    227977 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    228030 ns BST  : Burst Terminate
# at time    228050 ns PRE  : Bank = ALL
# at time    228630 ns ACT  : Bank = 0 Row =    0
# at time    228777 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    228797 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    228817 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    228837 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    228857 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    228877 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    228897 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    228917 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    228937 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    228957 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    228977 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    228997 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    229017 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    229037 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    229050 ns BST  : Burst Terminate
# at time    229057 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    229077 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    229130 ns BST  : Burst Terminate
# at time    229150 ns PRE  : Bank = ALL
# at time    229690 ns ACT  : Bank = 0 Row =    0
# at time    229837 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    229857 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    229877 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    229897 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    229917 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    229937 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    229957 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    229977 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    229997 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    230017 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    230037 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    230057 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    230077 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    230097 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    230110 ns BST  : Burst Terminate
# at time    230117 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    230137 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    230190 ns BST  : Burst Terminate
# at time    230210 ns PRE  : Bank = ALL
# at time    230570 ns PRE  : Bank = ALL
# at time    230590 ns PRE  : Bank = ALL
# at time    230610 ns AREF : Auto Refresh
# at time    230730 ns ACT  : Bank = 0 Row =    0
# at time    230877 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    230897 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    230917 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    230937 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    230957 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    230977 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    230997 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    231017 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    231037 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    231057 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    231077 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    231097 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    231117 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    231137 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    231150 ns BST  : Burst Terminate
# at time    231157 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    231177 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    231230 ns BST  : Burst Terminate
# at time    231250 ns PRE  : Bank = ALL
# at time    231710 ns ACT  : Bank = 0 Row =    0
# at time    231857 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    231877 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    231897 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    231917 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    231937 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    231957 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    231977 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    231997 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    232017 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    232037 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    232057 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    232077 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    232097 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    232117 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    232130 ns BST  : Burst Terminate
# at time    232137 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    232157 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    232210 ns BST  : Burst Terminate
# at time    232230 ns PRE  : Bank = ALL
# at time    232650 ns ACT  : Bank = 0 Row =    0
# at time    232797 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    232817 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    232837 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    232857 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    232877 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    232897 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    232917 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    232937 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    232957 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    232977 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    232997 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    233017 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    233037 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    233057 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    233070 ns BST  : Burst Terminate
# at time    233077 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    233097 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    233150 ns BST  : Burst Terminate
# at time    233170 ns PRE  : Bank = ALL
# at time    233550 ns ACT  : Bank = 0 Row =    0
# at time    233697 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    233717 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    233737 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    233757 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    233777 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    233797 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    233817 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    233837 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    233857 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    233877 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    233897 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    233917 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    233937 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    233957 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    233970 ns BST  : Burst Terminate
# at time    233977 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    233997 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    234050 ns BST  : Burst Terminate
# at time    234070 ns PRE  : Bank = ALL
# at time    234410 ns ACT  : Bank = 0 Row =    0
# at time    234557 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    234577 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    234597 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    234617 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    234637 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    234657 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    234677 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    234697 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    234717 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    234737 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    234757 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    234777 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    234797 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    234817 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    234830 ns BST  : Burst Terminate
# at time    234837 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    234857 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    234910 ns BST  : Burst Terminate
# at time    234930 ns PRE  : Bank = ALL
# at time    235230 ns ACT  : Bank = 0 Row =    0
# at time    235377 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    235397 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    235417 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    235437 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    235457 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    235477 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    235497 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    235517 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    235537 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    235557 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    235577 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    235597 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    235617 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    235637 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    235650 ns BST  : Burst Terminate
# at time    235657 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    235677 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    235730 ns BST  : Burst Terminate
# at time    235750 ns PRE  : Bank = ALL
# at time    236010 ns ACT  : Bank = 0 Row =    0
# at time    236157 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    236177 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    236197 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    236217 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    236237 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    236257 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    236277 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    236297 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    236317 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    236337 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    236357 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    236377 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    236397 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    236417 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    236430 ns BST  : Burst Terminate
# at time    236437 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    236457 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    236510 ns BST  : Burst Terminate
# at time    236530 ns PRE  : Bank = ALL
# at time    236770 ns ACT  : Bank = 0 Row =    0
# at time    236917 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    236937 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    236957 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    236977 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    236997 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    237017 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    237037 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    237057 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    237077 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    237097 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    237117 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    237137 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    237157 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    237177 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    237190 ns BST  : Burst Terminate
# at time    237197 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    237217 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    237270 ns BST  : Burst Terminate
# at time    237290 ns PRE  : Bank = ALL
# at time    237410 ns ACT  : Bank = 0 Row =    0
# at time    237557 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    237577 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    237597 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    237617 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    237637 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    237657 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    237677 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    237697 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    237717 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    237737 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    237757 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    237777 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    237797 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    237817 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    237830 ns BST  : Burst Terminate
# at time    237837 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    237857 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    237910 ns BST  : Burst Terminate
# at time    237930 ns PRE  : Bank = ALL
# at time    238110 ns ACT  : Bank = 0 Row =    0
# at time    238257 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    238277 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    238297 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    238317 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    238337 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    238357 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    238377 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    238397 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    238417 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    238437 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    238457 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    238477 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    238497 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    238517 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    238530 ns BST  : Burst Terminate
# at time    238537 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    238557 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    238610 ns BST  : Burst Terminate
# at time    238630 ns PRE  : Bank = ALL
# at time    239410 ns ACT  : Bank = 0 Row =    0
# at time    239557 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    239577 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    239597 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    239617 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    239637 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    239657 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    239677 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    239697 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    239717 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    239737 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    239757 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    239777 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    239797 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    239817 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    239830 ns BST  : Burst Terminate
# at time    239837 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    239857 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    239910 ns BST  : Burst Terminate
# at time    239930 ns PRE  : Bank = ALL
# at time    240670 ns ACT  : Bank = 0 Row =    0
# at time    240817 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    240837 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    240857 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    240877 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    240897 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    240917 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    240937 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    240957 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    240977 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    240997 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    241017 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    241037 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    241057 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    241077 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    241090 ns BST  : Burst Terminate
# at time    241097 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    241117 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    241170 ns BST  : Burst Terminate
# at time    241190 ns PRE  : Bank = ALL
# at time    241890 ns ACT  : Bank = 0 Row =    0
# at time    242037 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    242057 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    242077 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    242097 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    242117 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    242137 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    242157 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    242177 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    242197 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    242217 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    242237 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    242257 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    242277 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    242297 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    242310 ns BST  : Burst Terminate
# at time    242317 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    242337 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    242390 ns BST  : Burst Terminate
# at time    242410 ns PRE  : Bank = ALL
# at time    243070 ns ACT  : Bank = 0 Row =    0
# at time    243217 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    243237 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    243257 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    243277 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    243297 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    243317 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    243337 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    243357 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    243377 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    243397 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    243417 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    243437 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    243457 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    243477 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    243490 ns BST  : Burst Terminate
# at time    243497 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    243517 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    243570 ns BST  : Burst Terminate
# at time    243590 ns PRE  : Bank = ALL
# at time    244210 ns ACT  : Bank = 0 Row =    0
# at time    244357 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    244377 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    244397 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    244417 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    244437 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    244457 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    244477 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    244497 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    244517 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    244537 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    244557 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    244577 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    244597 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    244617 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    244630 ns BST  : Burst Terminate
# at time    244637 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    244657 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    244710 ns BST  : Burst Terminate
# at time    244730 ns PRE  : Bank = ALL
# at time    245310 ns ACT  : Bank = 0 Row =    0
# at time    245457 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    245477 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    245497 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    245517 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    245537 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    245557 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    245577 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    245597 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    245617 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    245637 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    245657 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    245677 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    245697 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    245717 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    245730 ns BST  : Burst Terminate
# at time    245737 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    245757 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    245810 ns BST  : Burst Terminate
# at time    245830 ns PRE  : Bank = ALL
# at time    245950 ns PRE  : Bank = ALL
# at time    245970 ns PRE  : Bank = ALL
# at time    245990 ns AREF : Auto Refresh
# at time    246370 ns ACT  : Bank = 0 Row =    0
# at time    246517 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    246537 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    246557 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    246577 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    246597 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    246617 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    246637 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    246657 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    246677 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    246697 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    246717 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    246737 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    246757 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    246777 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    246790 ns BST  : Burst Terminate
# at time    246797 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    246817 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    246870 ns BST  : Burst Terminate
# at time    246890 ns PRE  : Bank = ALL
# at time    247390 ns ACT  : Bank = 0 Row =    0
# at time    247537 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    247557 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    247577 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    247597 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    247617 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    247637 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    247657 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    247677 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    247697 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    247717 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    247737 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    247757 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    247777 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    247797 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    247810 ns BST  : Burst Terminate
# at time    247817 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    247837 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    247890 ns BST  : Burst Terminate
# at time    247910 ns PRE  : Bank = ALL
# at time    248370 ns ACT  : Bank = 0 Row =    0
# at time    248517 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    248537 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    248557 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    248577 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    248597 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    248617 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    248637 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    248657 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    248677 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    248697 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    248717 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    248737 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    248757 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    248777 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    248790 ns BST  : Burst Terminate
# at time    248797 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    248817 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    248870 ns BST  : Burst Terminate
# at time    248890 ns PRE  : Bank = ALL
# at time    249310 ns ACT  : Bank = 0 Row =    0
# at time    249457 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    249477 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    249497 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    249517 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    249537 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    249557 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    249577 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    249597 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    249617 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    249637 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    249657 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    249677 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    249697 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    249717 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    249730 ns BST  : Burst Terminate
# at time    249737 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    249757 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    249810 ns BST  : Burst Terminate
# at time    249830 ns PRE  : Bank = ALL
# at time    250210 ns ACT  : Bank = 0 Row =    0
# at time    250357 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    250377 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    250397 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    250417 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    250437 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    250457 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    250477 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    250497 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    250517 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    250537 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    250557 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    250577 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    250597 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    250617 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    250630 ns BST  : Burst Terminate
# at time    250637 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    250657 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    250710 ns BST  : Burst Terminate
# at time    250730 ns PRE  : Bank = ALL
# at time    251070 ns ACT  : Bank = 0 Row =    0
# at time    251217 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    251237 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    251257 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    251277 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    251297 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    251317 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    251337 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    251357 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    251377 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    251397 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    251417 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    251437 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    251457 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    251477 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    251490 ns BST  : Burst Terminate
# at time    251497 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    251517 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    251570 ns BST  : Burst Terminate
# at time    251590 ns PRE  : Bank = ALL
# at time    251890 ns ACT  : Bank = 0 Row =    0
# at time    252037 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    252057 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    252077 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    252097 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    252117 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    252137 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    252157 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    252177 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    252197 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    252217 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    252237 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    252257 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    252277 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    252297 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    252310 ns BST  : Burst Terminate
# at time    252317 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    252337 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    252390 ns BST  : Burst Terminate
# at time    252410 ns PRE  : Bank = ALL
# at time    252670 ns ACT  : Bank = 0 Row =    0
# at time    252817 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    252837 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    252857 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    252877 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    252897 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    252917 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    252937 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    252957 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    252977 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    252997 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    253017 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    253037 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    253057 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    253077 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    253090 ns BST  : Burst Terminate
# at time    253097 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    253117 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    253170 ns BST  : Burst Terminate
# at time    253190 ns PRE  : Bank = ALL
# at time    253430 ns ACT  : Bank = 0 Row =    0
# at time    253577 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    253597 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    253617 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    253637 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    253657 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    253677 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    253697 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    253717 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    253737 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    253757 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    253777 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    253797 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    253817 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    253837 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    253850 ns BST  : Burst Terminate
# at time    253857 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    253877 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    253930 ns BST  : Burst Terminate
# at time    253950 ns PRE  : Bank = ALL
# at time    254070 ns ACT  : Bank = 0 Row =    0
# at time    254217 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    254237 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    254257 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    254277 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    254297 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    254317 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    254337 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    254357 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    254377 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    254397 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    254417 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    254437 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    254457 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    254477 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    254490 ns BST  : Burst Terminate
# at time    254497 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    254517 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    254570 ns BST  : Burst Terminate
# at time    254590 ns PRE  : Bank = ALL
# at time    254770 ns ACT  : Bank = 0 Row =    0
# at time    254917 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    254937 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    254957 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    254977 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    254997 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    255017 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    255037 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    255057 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    255077 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    255097 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    255117 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    255137 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    255157 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    255177 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    255190 ns BST  : Burst Terminate
# at time    255197 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    255217 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    255270 ns BST  : Burst Terminate
# at time    255290 ns PRE  : Bank = ALL
# at time    256070 ns ACT  : Bank = 0 Row =    0
# at time    256217 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    256237 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    256257 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    256277 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    256297 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    256317 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    256337 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    256357 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    256377 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    256397 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    256417 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    256437 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    256457 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    256477 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    256490 ns BST  : Burst Terminate
# at time    256497 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    256517 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    256570 ns BST  : Burst Terminate
# at time    256590 ns PRE  : Bank = ALL
# at time    257330 ns ACT  : Bank = 0 Row =    0
# at time    257477 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    257497 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    257517 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    257537 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    257557 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    257577 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    257597 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    257617 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    257637 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    257657 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    257677 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    257697 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    257717 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    257737 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    257750 ns BST  : Burst Terminate
# at time    257757 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    257777 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    257830 ns BST  : Burst Terminate
# at time    257850 ns PRE  : Bank = ALL
# at time    258550 ns ACT  : Bank = 0 Row =    0
# at time    258697 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    258717 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    258737 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    258757 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    258777 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    258797 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    258817 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    258837 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    258857 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    258877 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    258897 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    258917 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    258937 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    258957 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    258970 ns BST  : Burst Terminate
# at time    258977 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    258997 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    259050 ns BST  : Burst Terminate
# at time    259070 ns PRE  : Bank = ALL
# at time    259730 ns ACT  : Bank = 0 Row =    0
# at time    259877 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    259897 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    259917 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    259937 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    259957 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    259977 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    259997 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    260017 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    260037 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    260057 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    260077 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    260097 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    260117 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    260137 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    260150 ns BST  : Burst Terminate
# at time    260157 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    260177 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    260230 ns BST  : Burst Terminate
# at time    260250 ns PRE  : Bank = ALL
# at time    260570 ns PRE  : Bank = ALL
# at time    260590 ns PRE  : Bank = ALL
# at time    260610 ns AREF : Auto Refresh
# at time    260870 ns ACT  : Bank = 0 Row =    0
# at time    261017 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    261037 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    261057 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    261077 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    261097 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    261117 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    261137 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    261157 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    261177 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    261197 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    261217 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    261237 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    261257 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    261277 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    261290 ns BST  : Burst Terminate
# at time    261297 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    261317 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    261370 ns BST  : Burst Terminate
# at time    261390 ns PRE  : Bank = ALL
# at time    261970 ns ACT  : Bank = 0 Row =    0
# at time    262117 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    262137 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    262157 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    262177 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    262197 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    262217 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    262237 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    262257 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    262277 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    262297 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    262317 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    262337 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    262357 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    262377 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    262390 ns BST  : Burst Terminate
# at time    262397 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    262417 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    262470 ns BST  : Burst Terminate
# at time    262490 ns PRE  : Bank = ALL
# at time    263030 ns ACT  : Bank = 0 Row =    0
# at time    263177 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    263197 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    263217 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    263237 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    263257 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    263277 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    263297 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    263317 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    263337 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    263357 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    263377 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    263397 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    263417 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    263437 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    263450 ns BST  : Burst Terminate
# at time    263457 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    263477 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    263530 ns BST  : Burst Terminate
# at time    263550 ns PRE  : Bank = ALL
# at time    264050 ns ACT  : Bank = 0 Row =    0
# at time    264197 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    264217 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    264237 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    264257 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    264277 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    264297 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    264317 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    264337 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    264357 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    264377 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    264397 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    264417 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    264437 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    264457 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    264470 ns BST  : Burst Terminate
# at time    264477 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    264497 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    264550 ns BST  : Burst Terminate
# at time    264570 ns PRE  : Bank = ALL
# at time    265030 ns ACT  : Bank = 0 Row =    0
# at time    265177 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    265197 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    265217 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    265237 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    265257 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    265277 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    265297 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    265317 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    265337 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    265357 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    265377 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    265397 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    265417 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    265437 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    265450 ns BST  : Burst Terminate
# at time    265457 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    265477 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    265530 ns BST  : Burst Terminate
# at time    265550 ns PRE  : Bank = ALL
# at time    265970 ns ACT  : Bank = 0 Row =    0
# at time    266117 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    266137 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    266157 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    266177 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    266197 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    266217 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    266237 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    266257 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    266277 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    266297 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    266317 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    266337 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    266357 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    266377 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    266390 ns BST  : Burst Terminate
# at time    266397 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    266417 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    266470 ns BST  : Burst Terminate
# at time    266490 ns PRE  : Bank = ALL
# at time    266870 ns ACT  : Bank = 0 Row =    0
# at time    267017 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    267037 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    267057 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    267077 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    267097 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    267117 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    267137 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    267157 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    267177 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    267197 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    267217 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    267237 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    267257 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    267277 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    267290 ns BST  : Burst Terminate
# at time    267297 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    267317 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    267370 ns BST  : Burst Terminate
# at time    267390 ns PRE  : Bank = ALL
# at time    267730 ns ACT  : Bank = 0 Row =    0
# at time    267877 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    267897 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    267917 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    267937 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    267957 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    267977 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    267997 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    268017 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    268037 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    268057 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    268077 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    268097 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    268117 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    268137 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    268150 ns BST  : Burst Terminate
# at time    268157 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    268177 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    268230 ns BST  : Burst Terminate
# at time    268250 ns PRE  : Bank = ALL
# at time    268550 ns ACT  : Bank = 0 Row =    0
# at time    268697 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    268717 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    268737 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    268757 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    268777 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    268797 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    268817 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    268837 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    268857 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    268877 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    268897 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    268917 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    268937 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    268957 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    268970 ns BST  : Burst Terminate
# at time    268977 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    268997 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    269050 ns BST  : Burst Terminate
# at time    269070 ns PRE  : Bank = ALL
# at time    269330 ns ACT  : Bank = 0 Row =    0
# at time    269477 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    269497 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    269517 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    269537 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    269557 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    269577 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    269597 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    269617 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    269637 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    269657 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    269677 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    269697 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    269717 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    269737 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    269750 ns BST  : Burst Terminate
# at time    269757 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    269777 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    269830 ns BST  : Burst Terminate
# at time    269850 ns PRE  : Bank = ALL
# at time    270090 ns ACT  : Bank = 0 Row =    0
# at time    270237 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    270257 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    270277 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    270297 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    270317 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    270337 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    270357 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    270377 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    270397 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    270417 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    270437 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    270457 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    270477 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    270497 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    270510 ns BST  : Burst Terminate
# at time    270517 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    270537 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    270590 ns BST  : Burst Terminate
# at time    270610 ns PRE  : Bank = ALL
# at time    270730 ns ACT  : Bank = 0 Row =    0
# at time    270877 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    270897 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    270917 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    270937 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    270957 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    270977 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    270997 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    271017 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    271037 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    271057 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    271077 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    271097 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    271117 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    271137 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    271150 ns BST  : Burst Terminate
# at time    271157 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    271177 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    271230 ns BST  : Burst Terminate
# at time    271250 ns PRE  : Bank = ALL
# at time    271430 ns ACT  : Bank = 0 Row =    0
# at time    271577 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    271597 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    271617 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    271637 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    271657 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    271677 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    271697 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    271717 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    271737 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    271757 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    271777 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    271797 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    271817 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    271837 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    271850 ns BST  : Burst Terminate
# at time    271857 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    271877 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    271930 ns BST  : Burst Terminate
# at time    271950 ns PRE  : Bank = ALL
# at time    272730 ns ACT  : Bank = 0 Row =    0
# at time    272877 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    272897 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    272917 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    272937 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    272957 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    272977 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    272997 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    273017 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    273037 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    273057 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    273077 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    273097 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    273117 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    273137 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    273150 ns BST  : Burst Terminate
# at time    273157 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    273177 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    273230 ns BST  : Burst Terminate
# at time    273250 ns PRE  : Bank = ALL
# at time    273990 ns ACT  : Bank = 0 Row =    0
# at time    274137 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    274157 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    274177 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    274197 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    274217 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    274237 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    274257 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    274277 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    274297 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    274317 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    274337 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    274357 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    274377 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    274397 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    274410 ns BST  : Burst Terminate
# at time    274417 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    274437 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    274490 ns BST  : Burst Terminate
# at time    274510 ns PRE  : Bank = ALL
# at time    275210 ns ACT  : Bank = 0 Row =    0
# at time    275357 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    275377 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    275397 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    275417 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    275437 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    275457 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    275477 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    275497 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    275517 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    275537 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    275557 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    275577 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    275597 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    275617 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    275630 ns BST  : Burst Terminate
# at time    275637 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    275657 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    275710 ns BST  : Burst Terminate
# at time    275730 ns PRE  : Bank = ALL
# at time    275850 ns PRE  : Bank = ALL
# at time    275870 ns PRE  : Bank = ALL
# at time    275890 ns AREF : Auto Refresh
# at time    276390 ns ACT  : Bank = 0 Row =    0
# at time    276537 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    276557 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    276577 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    276597 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    276617 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    276637 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    276657 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    276677 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    276697 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    276717 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    276737 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    276757 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    276777 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    276797 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    276810 ns BST  : Burst Terminate
# at time    276817 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    276837 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    276890 ns BST  : Burst Terminate
# at time    276910 ns PRE  : Bank = ALL
# at time    277530 ns ACT  : Bank = 0 Row =    0
# at time    277677 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    277697 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    277717 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    277737 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    277757 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    277777 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    277797 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    277817 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    277837 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    277857 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    277877 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    277897 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    277917 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    277937 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    277950 ns BST  : Burst Terminate
# at time    277957 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    277977 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    278030 ns BST  : Burst Terminate
# at time    278050 ns PRE  : Bank = ALL
# at time    278630 ns ACT  : Bank = 0 Row =    0
# at time    278777 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    278797 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    278817 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    278837 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    278857 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    278877 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    278897 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    278917 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    278937 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    278957 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    278977 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    278997 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    279017 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    279037 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    279050 ns BST  : Burst Terminate
# at time    279057 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    279077 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    279130 ns BST  : Burst Terminate
# at time    279150 ns PRE  : Bank = ALL
# at time    279690 ns ACT  : Bank = 0 Row =    0
# at time    279837 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    279857 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    279877 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    279897 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    279917 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    279937 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    279957 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    279977 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    279997 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    280017 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    280037 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    280057 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    280077 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    280097 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    280110 ns BST  : Burst Terminate
# at time    280117 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    280137 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    280190 ns BST  : Burst Terminate
# at time    280210 ns PRE  : Bank = ALL
# at time    280710 ns ACT  : Bank = 0 Row =    0
# at time    280857 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    280877 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    280897 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    280917 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    280937 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    280957 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    280977 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    280997 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    281017 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    281037 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    281057 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    281077 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    281097 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    281117 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    281130 ns BST  : Burst Terminate
# at time    281137 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    281157 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    281210 ns BST  : Burst Terminate
# at time    281230 ns PRE  : Bank = ALL
# at time    281690 ns ACT  : Bank = 0 Row =    0
# at time    281837 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    281857 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    281877 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    281897 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    281917 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    281937 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    281957 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    281977 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    281997 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    282017 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    282037 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    282057 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    282077 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    282097 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    282110 ns BST  : Burst Terminate
# at time    282117 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    282137 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    282190 ns BST  : Burst Terminate
# at time    282210 ns PRE  : Bank = ALL
# at time    282630 ns ACT  : Bank = 0 Row =    0
# at time    282777 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    282797 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    282817 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    282837 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    282857 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    282877 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    282897 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    282917 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    282937 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    282957 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    282977 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    282997 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    283017 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    283037 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    283050 ns BST  : Burst Terminate
# at time    283057 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    283077 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    283130 ns BST  : Burst Terminate
# at time    283150 ns PRE  : Bank = ALL
# at time    283530 ns ACT  : Bank = 0 Row =    0
# at time    283677 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    283697 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    283717 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    283737 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    283757 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    283777 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    283797 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    283817 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    283837 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    283857 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    283877 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    283897 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    283917 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    283937 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    283950 ns BST  : Burst Terminate
# at time    283957 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    283977 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    284030 ns BST  : Burst Terminate
# at time    284050 ns PRE  : Bank = ALL
# at time    284390 ns ACT  : Bank = 0 Row =    0
# at time    284537 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    284557 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    284577 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    284597 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    284617 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    284637 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    284657 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    284677 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    284697 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    284717 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    284737 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    284757 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    284777 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    284797 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    284810 ns BST  : Burst Terminate
# at time    284817 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    284837 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    284890 ns BST  : Burst Terminate
# at time    284910 ns PRE  : Bank = ALL
# at time    285210 ns ACT  : Bank = 0 Row =    0
# at time    285357 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    285377 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    285397 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    285417 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    285437 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    285457 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    285477 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    285497 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    285517 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    285537 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    285557 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    285577 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    285597 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    285617 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    285630 ns BST  : Burst Terminate
# at time    285637 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    285657 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    285710 ns BST  : Burst Terminate
# at time    285730 ns PRE  : Bank = ALL
# at time    285990 ns ACT  : Bank = 0 Row =    0
# at time    286137 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    286157 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    286177 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    286197 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    286217 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    286237 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    286257 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    286277 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    286297 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    286317 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    286337 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    286357 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    286377 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    286397 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    286410 ns BST  : Burst Terminate
# at time    286417 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    286437 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    286490 ns BST  : Burst Terminate
# at time    286510 ns PRE  : Bank = ALL
# at time    286750 ns ACT  : Bank = 0 Row =    0
# at time    286897 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    286917 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    286937 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    286957 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    286977 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    286997 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    287017 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    287037 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    287057 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    287077 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    287097 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    287117 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    287137 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    287157 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    287170 ns BST  : Burst Terminate
# at time    287177 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    287197 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    287250 ns BST  : Burst Terminate
# at time    287270 ns PRE  : Bank = ALL
# at time    287390 ns ACT  : Bank = 0 Row =    0
# at time    287537 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    287557 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    287577 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    287597 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    287617 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    287637 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    287657 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    287677 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    287697 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    287717 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    287737 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    287757 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    287777 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    287797 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    287810 ns BST  : Burst Terminate
# at time    287817 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    287837 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    287890 ns BST  : Burst Terminate
# at time    287910 ns PRE  : Bank = ALL
# at time    288090 ns ACT  : Bank = 0 Row =    0
# at time    288237 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    288257 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    288277 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    288297 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    288317 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    288337 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    288357 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    288377 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    288397 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    288417 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    288437 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    288457 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    288477 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    288497 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    288510 ns BST  : Burst Terminate
# at time    288517 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    288537 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    288590 ns BST  : Burst Terminate
# at time    288610 ns PRE  : Bank = ALL
# at time    289390 ns ACT  : Bank = 0 Row =    0
# at time    289537 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    289557 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    289577 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    289597 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    289617 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    289637 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    289657 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    289677 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    289697 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    289717 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    289737 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    289757 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    289777 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    289797 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    289810 ns BST  : Burst Terminate
# at time    289817 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    289837 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    289890 ns BST  : Burst Terminate
# at time    289910 ns PRE  : Bank = ALL
# at time    290570 ns PRE  : Bank = ALL
# at time    290590 ns PRE  : Bank = ALL
# at time    290610 ns AREF : Auto Refresh
# at time    290730 ns ACT  : Bank = 0 Row =    0
# at time    290877 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    290897 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    290917 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    290937 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    290957 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    290977 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    290997 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    291017 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    291037 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    291057 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    291077 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    291097 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    291117 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    291137 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    291150 ns BST  : Burst Terminate
# at time    291157 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    291177 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    291230 ns BST  : Burst Terminate
# at time    291250 ns PRE  : Bank = ALL
# at time    291950 ns ACT  : Bank = 0 Row =    0
# at time    292097 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    292117 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    292137 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    292157 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    292177 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    292197 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    292217 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    292237 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    292257 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    292277 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    292297 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    292317 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    292337 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    292357 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    292370 ns BST  : Burst Terminate
# at time    292377 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    292397 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    292450 ns BST  : Burst Terminate
# at time    292470 ns PRE  : Bank = ALL
# at time    293130 ns ACT  : Bank = 0 Row =    0
# at time    293277 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    293297 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    293317 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    293337 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    293357 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    293377 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    293397 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    293417 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    293437 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    293457 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    293477 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    293497 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    293517 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    293537 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    293550 ns BST  : Burst Terminate
# at time    293557 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    293577 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    293630 ns BST  : Burst Terminate
# at time    293650 ns PRE  : Bank = ALL
# at time    294270 ns ACT  : Bank = 0 Row =    0
# at time    294417 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    294437 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    294457 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    294477 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    294497 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    294517 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    294537 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    294557 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    294577 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    294597 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    294617 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    294637 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    294657 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    294677 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    294690 ns BST  : Burst Terminate
# at time    294697 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    294717 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    294770 ns BST  : Burst Terminate
# at time    294790 ns PRE  : Bank = ALL
# at time    295370 ns ACT  : Bank = 0 Row =    0
# at time    295517 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    295537 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    295557 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    295577 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    295597 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    295617 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    295637 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    295657 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    295677 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    295697 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    295717 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    295737 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    295757 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    295777 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    295790 ns BST  : Burst Terminate
# at time    295797 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    295817 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    295870 ns BST  : Burst Terminate
# at time    295890 ns PRE  : Bank = ALL
# at time    296430 ns ACT  : Bank = 0 Row =    0
# at time    296577 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    296597 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    296617 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    296637 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    296657 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    296677 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    296697 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    296717 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    296737 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    296757 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    296777 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    296797 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    296817 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    296837 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    296850 ns BST  : Burst Terminate
# at time    296857 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    296877 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    296930 ns BST  : Burst Terminate
# at time    296950 ns PRE  : Bank = ALL
# at time    297450 ns ACT  : Bank = 0 Row =    0
# at time    297597 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    297617 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    297637 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    297657 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    297677 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    297697 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    297717 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    297737 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    297757 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    297777 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    297797 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    297817 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    297837 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    297857 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    297870 ns BST  : Burst Terminate
# at time    297877 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    297897 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    297950 ns BST  : Burst Terminate
# at time    297970 ns PRE  : Bank = ALL
# at time    298430 ns ACT  : Bank = 0 Row =    0
# at time    298577 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    298597 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    298617 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    298637 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    298657 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    298677 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    298697 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    298717 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    298737 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    298757 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    298777 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    298797 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    298817 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    298837 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    298850 ns BST  : Burst Terminate
# at time    298857 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    298877 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    298930 ns BST  : Burst Terminate
# at time    298950 ns PRE  : Bank = ALL
# at time    299370 ns ACT  : Bank = 0 Row =    0
# at time    299517 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    299537 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    299557 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    299577 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    299597 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    299617 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    299637 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    299657 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    299677 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    299697 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    299717 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    299737 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    299757 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    299777 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    299790 ns BST  : Burst Terminate
# at time    299797 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    299817 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    299870 ns BST  : Burst Terminate
# at time    299890 ns PRE  : Bank = ALL
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/read_fifo.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:05:27 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/read_fifo.v 
# -- Compiling module read_fifo
# 
# Top level modules:
# 	read_fifo
# End time: 19:05:27 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_model_plus.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:05:27 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_model_plus.v 
# -- Compiling module sdram_model_plus
# 
# Top level modules:
# 	sdram_model_plus
# End time: 19:05:27 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_arbit.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:05:28 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_arbit.v 
# -- Compiling module sdram_pro_arbit
# 
# Top level modules:
# 	sdram_pro_arbit
# End time: 19:05:28 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_autorefresh.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:05:28 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_autorefresh.v 
# -- Compiling module sdram_pro_autorefresh
# 
# Top level modules:
# 	sdram_pro_autorefresh
# End time: 19:05:28 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_master.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:05:28 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_master.v 
# -- Compiling module sdram_pro_axi_master
# 
# Top level modules:
# 	sdram_pro_axi_master
# End time: 19:05:28 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_slave.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:05:28 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_slave.v 
# -- Compiling module sdram_pro_axi_slave
# 
# Top level modules:
# 	sdram_pro_axi_slave
# End time: 19:05:28 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:05:28 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v 
# -- Compiling module sdram_pro_axi_top
# ** Warning: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v(266): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	sdram_pro_axi_top
# End time: 19:05:28 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top_tb.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:05:28 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top_tb.v 
# -- Compiling module sdram_pro_axi_top_tb
# 
# Top level modules:
# 	sdram_pro_axi_top_tb
# End time: 19:05:28 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_fifo_ctrl.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:05:29 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_fifo_ctrl.v 
# -- Compiling module sdram_pro_fifo_ctrl
# 
# Top level modules:
# 	sdram_pro_fifo_ctrl
# End time: 19:05:29 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_init.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:05:29 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_init.v 
# -- Compiling module sdram_pro_init
# 
# Top level modules:
# 	sdram_pro_init
# End time: 19:05:29 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:05:29 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v 
# -- Compiling module sdram_pro_read
# 
# Top level modules:
# 	sdram_pro_read
# End time: 19:05:29 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:05:29 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v 
# -- Compiling module sdram_pro_sdram_ctrl
# 
# Top level modules:
# 	sdram_pro_sdram_ctrl
# End time: 19:05:29 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:05:29 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v 
# -- Compiling module sdram_pro_top
# 
# Top level modules:
# 	sdram_pro_top
# End time: 19:05:29 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:05:29 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v 
# -- Compiling module sdram_pro_write
# 
# Top level modules:
# 	sdram_pro_write
# End time: 19:05:29 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/write_fifo.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:05:30 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/write_fifo.v 
# -- Compiling module write_fifo
# 
# Top level modules:
# 	write_fifo
# End time: 19:05:30 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "sdram_pro_axi_master(fast)".
# Loading work.sdram_pro_axi_top_tb(fast)
# Loading work.sdram_pro_axi_top(fast)
# Loading work.sdram_pro_top(fast)
# Loading work.sdram_pro_fifo_ctrl(fast)
# Loading work.write_fifo(fast)
# Loading altera_mf_ver.dcfifo(fast)
# Loading altera_mf_ver.dcfifo_mixed_widths(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.dcfifo_async(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast__2)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__2)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__3)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__4)
# Loading altera_mf_ver.dcfifo_fefifo(fast)
# Loading altera_mf_ver.dcfifo_fefifo(fast__1)
# Loading altera_mf_ver.dcfifo_low_latency(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION(fast)
# Loading altera_mf_ver.dcfifo_dffpipe(fast)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__1)
# Loading work.read_fifo(fast)
# Loading altera_mf_ver.dcfifo(fast__1)
# Loading altera_mf_ver.dcfifo_mixed_widths(fast__1)
# Loading altera_mf_ver.dcfifo_low_latency(fast__1)
# Loading work.sdram_pro_sdram_ctrl(fast)
# Loading work.sdram_pro_arbit(fast)
# Loading work.sdram_pro_init(fast)
# Loading work.sdram_pro_autorefresh(fast)
# Loading work.sdram_pro_write(fast)
# Loading work.sdram_pro_read(fast)
# Loading work.sdram_pro_axi_slave(fast)
# Loading work.sdram_pro_axi_master(fast)
# Loading work.sdram_model_plus(fast)
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top_tb.v(111): [PCDPC] - Port size (23) does not match connection size (1) for port 'addr'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v(39).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v(109): [PCDPC] - Port size (10) does not match connection size (8) for port 'WR_BURST_LEN'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v(109): [PCDPC] - Port size (10) does not match connection size (8) for port 'RD_BURST_LEN'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(22).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(155): [PCDPC] - Port size (8) does not match connection size (10) for port 'wr_burst_len'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst/U_sdram_pro_write File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(177): [PCDPC] - Port size (8) does not match connection size (10) for port 'rd_burst_len'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst/U_sdram_pro_read File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v
run
# at time    200230 ns PRE  : Bank = ALL
# at time    200250 ns PRE  : Bank = ALL
# at time    200270 ns AREF : Auto Refresh
# at time    200370 ns AREF : Auto Refresh
# at time    200470 ns LMR  : Load Mode Register
#                             CAS Latency      = 3
#                             Burst Length     = Full
#                             Burst Type       = Sequential
#                             Write Burst Mode = Programmed Burst Length
# at time    200810 ns PRE  : Bank = ALL
# at time    200830 ns PRE  : Bank = ALL
# at time    200850 ns PRE  : Bank = ALL
# at time    200870 ns ACT  : Bank = 0 Row =    0
# at time    200970 ns WRITE: Bank = 0 Row =    0, Col =   0, Data =     1, Dqm = 0000
# at time    200990 ns WRITE: Bank = 0 Row =    0, Col =   1, Data =     2, Dqm = 0000
# at time    201010 ns WRITE: Bank = 0 Row =    0, Col =   2, Data =     3, Dqm = 0000
# at time    201030 ns WRITE: Bank = 0 Row =    0, Col =   3, Data =     4, Dqm = 0000
# at time    201050 ns WRITE: Bank = 0 Row =    0, Col =   4, Data =     5, Dqm = 0000
# at time    201070 ns WRITE: Bank = 0 Row =    0, Col =   5, Data =     6, Dqm = 0000
# at time    201090 ns WRITE: Bank = 0 Row =    0, Col =   6, Data =     7, Dqm = 0000
# at time    201110 ns WRITE: Bank = 0 Row =    0, Col =   7, Data =     8, Dqm = 0000
# at time    201130 ns WRITE: Bank = 0 Row =    0, Col =   8, Data =     9, Dqm = 0000
# at time    201150 ns WRITE: Bank = 0 Row =    0, Col =   9, Data =    10, Dqm = 0000
# at time    201170 ns WRITE: Bank = 0 Row =    0, Col =  10, Data =    11, Dqm = 0000
# at time    201190 ns WRITE: Bank = 0 Row =    0, Col =  11, Data =    12, Dqm = 0000
# at time    201210 ns WRITE: Bank = 0 Row =    0, Col =  12, Data =    13, Dqm = 0000
# at time    201230 ns WRITE: Bank = 0 Row =    0, Col =  13, Data =    14, Dqm = 0000
# at time    201250 ns WRITE: Bank = 0 Row =    0, Col =  14, Data =    15, Dqm = 0000
# at time    201270 ns WRITE: Bank = 0 Row =    0, Col =  15, Data =    16, Dqm = 0000
# at time    201290 ns BST  : Burst Terminate
# at time    201310 ns BST  : Burst Terminate
# at time    201330 ns PRE  : Bank = ALL
# at time    202670 ns ACT  : Bank = 0 Row =    0
# at time    202817 ns READ : Bank = 0 Row =    0, Col =   0, Data =     1, Dqm = 0000
# at time    202837 ns READ : Bank = 0 Row =    0, Col =   1, Data =     2, Dqm = 0000
# at time    202857 ns READ : Bank = 0 Row =    0, Col =   2, Data =     3, Dqm = 0000
# at time    202877 ns READ : Bank = 0 Row =    0, Col =   3, Data =     4, Dqm = 0000
# at time    202897 ns READ : Bank = 0 Row =    0, Col =   4, Data =     5, Dqm = 0000
# at time    202917 ns READ : Bank = 0 Row =    0, Col =   5, Data =     6, Dqm = 0000
# at time    202937 ns READ : Bank = 0 Row =    0, Col =   6, Data =     7, Dqm = 0000
# at time    202957 ns READ : Bank = 0 Row =    0, Col =   7, Data =     8, Dqm = 0000
# at time    202977 ns READ : Bank = 0 Row =    0, Col =   8, Data =     9, Dqm = 0000
# at time    202997 ns READ : Bank = 0 Row =    0, Col =   9, Data =    10, Dqm = 0000
# at time    203017 ns READ : Bank = 0 Row =    0, Col =  10, Data =    11, Dqm = 0000
# at time    203037 ns READ : Bank = 0 Row =    0, Col =  11, Data =    12, Dqm = 0000
# at time    203057 ns READ : Bank = 0 Row =    0, Col =  12, Data =    13, Dqm = 0000
# at time    203077 ns READ : Bank = 0 Row =    0, Col =  13, Data =    14, Dqm = 0000
# at time    203090 ns BST  : Burst Terminate
# at time    203097 ns READ : Bank = 0 Row =    0, Col =  14, Data =    15, Dqm = 0000
# at time    203117 ns READ : Bank = 0 Row =    0, Col =  15, Data =    16, Dqm = 0000
# at time    203170 ns BST  : Burst Terminate
# at time    203190 ns PRE  : Bank = ALL
# at time    203430 ns ACT  : Bank = 0 Row =    0
# at time    203577 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    203597 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    203617 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    203637 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    203657 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    203677 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    203697 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    203717 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    203737 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    203757 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    203777 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    203797 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    203817 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    203837 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    203850 ns BST  : Burst Terminate
# at time    203857 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    203877 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    203930 ns BST  : Burst Terminate
# at time    203950 ns PRE  : Bank = ALL
# at time    204810 ns PRE  : Bank = ALL
# at time    204830 ns PRE  : Bank = ALL
# at time    204850 ns PRE  : Bank = ALL
# at time    204870 ns ACT  : Bank = 0 Row =    0
# at time    204970 ns WRITE: Bank = 0 Row =    0, Col =  16, Data =    17, Dqm = 0000
# at time    204990 ns WRITE: Bank = 0 Row =    0, Col =  17, Data =    18, Dqm = 0000
# at time    205010 ns WRITE: Bank = 0 Row =    0, Col =  18, Data =    19, Dqm = 0000
# at time    205030 ns WRITE: Bank = 0 Row =    0, Col =  19, Data =    20, Dqm = 0000
# at time    205050 ns WRITE: Bank = 0 Row =    0, Col =  20, Data =    21, Dqm = 0000
# at time    205070 ns WRITE: Bank = 0 Row =    0, Col =  21, Data =    22, Dqm = 0000
# at time    205090 ns WRITE: Bank = 0 Row =    0, Col =  22, Data =    23, Dqm = 0000
# at time    205110 ns WRITE: Bank = 0 Row =    0, Col =  23, Data =    24, Dqm = 0000
# at time    205130 ns WRITE: Bank = 0 Row =    0, Col =  24, Data =    25, Dqm = 0000
# at time    205150 ns WRITE: Bank = 0 Row =    0, Col =  25, Data =    26, Dqm = 0000
# at time    205170 ns WRITE: Bank = 0 Row =    0, Col =  26, Data =    27, Dqm = 0000
# at time    205190 ns WRITE: Bank = 0 Row =    0, Col =  27, Data =    28, Dqm = 0000
# at time    205210 ns WRITE: Bank = 0 Row =    0, Col =  28, Data =    29, Dqm = 0000
# at time    205230 ns WRITE: Bank = 0 Row =    0, Col =  29, Data =    30, Dqm = 0000
# at time    205250 ns WRITE: Bank = 0 Row =    0, Col =  30, Data =    31, Dqm = 0000
# at time    205270 ns WRITE: Bank = 0 Row =    0, Col =  31, Data =    32, Dqm = 0000
# at time    205290 ns BST  : Burst Terminate
# at time    205310 ns BST  : Burst Terminate
# at time    205330 ns PRE  : Bank = ALL
# at time    206670 ns ACT  : Bank = 0 Row =    0
# at time    206817 ns READ : Bank = 0 Row =    0, Col =  16, Data =    17, Dqm = 0000
# at time    206837 ns READ : Bank = 0 Row =    0, Col =  17, Data =    18, Dqm = 0000
# at time    206857 ns READ : Bank = 0 Row =    0, Col =  18, Data =    19, Dqm = 0000
# at time    206877 ns READ : Bank = 0 Row =    0, Col =  19, Data =    20, Dqm = 0000
# at time    206897 ns READ : Bank = 0 Row =    0, Col =  20, Data =    21, Dqm = 0000
# at time    206917 ns READ : Bank = 0 Row =    0, Col =  21, Data =    22, Dqm = 0000
# at time    206937 ns READ : Bank = 0 Row =    0, Col =  22, Data =    23, Dqm = 0000
# at time    206957 ns READ : Bank = 0 Row =    0, Col =  23, Data =    24, Dqm = 0000
# at time    206977 ns READ : Bank = 0 Row =    0, Col =  24, Data =    25, Dqm = 0000
# at time    206997 ns READ : Bank = 0 Row =    0, Col =  25, Data =    26, Dqm = 0000
# at time    207017 ns READ : Bank = 0 Row =    0, Col =  26, Data =    27, Dqm = 0000
# at time    207037 ns READ : Bank = 0 Row =    0, Col =  27, Data =    28, Dqm = 0000
# at time    207057 ns READ : Bank = 0 Row =    0, Col =  28, Data =    29, Dqm = 0000
# at time    207077 ns READ : Bank = 0 Row =    0, Col =  29, Data =    30, Dqm = 0000
# at time    207090 ns BST  : Burst Terminate
# at time    207097 ns READ : Bank = 0 Row =    0, Col =  30, Data =    31, Dqm = 0000
# at time    207117 ns READ : Bank = 0 Row =    0, Col =  31, Data =    32, Dqm = 0000
# at time    207170 ns BST  : Burst Terminate
# at time    207190 ns PRE  : Bank = ALL
# at time    208810 ns PRE  : Bank = ALL
# at time    208830 ns PRE  : Bank = ALL
# at time    208850 ns PRE  : Bank = ALL
# at time    208870 ns ACT  : Bank = 0 Row =    0
# at time    208970 ns WRITE: Bank = 0 Row =    0, Col =  32, Data =    33, Dqm = 0000
# at time    208990 ns WRITE: Bank = 0 Row =    0, Col =  33, Data =    34, Dqm = 0000
# at time    209010 ns WRITE: Bank = 0 Row =    0, Col =  34, Data =    35, Dqm = 0000
# at time    209030 ns WRITE: Bank = 0 Row =    0, Col =  35, Data =    36, Dqm = 0000
# at time    209050 ns WRITE: Bank = 0 Row =    0, Col =  36, Data =    37, Dqm = 0000
# at time    209070 ns WRITE: Bank = 0 Row =    0, Col =  37, Data =    38, Dqm = 0000
# at time    209090 ns WRITE: Bank = 0 Row =    0, Col =  38, Data =    39, Dqm = 0000
# at time    209110 ns WRITE: Bank = 0 Row =    0, Col =  39, Data =    40, Dqm = 0000
# at time    209130 ns WRITE: Bank = 0 Row =    0, Col =  40, Data =    41, Dqm = 0000
# at time    209150 ns WRITE: Bank = 0 Row =    0, Col =  41, Data =    42, Dqm = 0000
# at time    209170 ns WRITE: Bank = 0 Row =    0, Col =  42, Data =    43, Dqm = 0000
# at time    209190 ns WRITE: Bank = 0 Row =    0, Col =  43, Data =    44, Dqm = 0000
# at time    209210 ns WRITE: Bank = 0 Row =    0, Col =  44, Data =    45, Dqm = 0000
# at time    209230 ns WRITE: Bank = 0 Row =    0, Col =  45, Data =    46, Dqm = 0000
# at time    209250 ns WRITE: Bank = 0 Row =    0, Col =  46, Data =    47, Dqm = 0000
# at time    209270 ns WRITE: Bank = 0 Row =    0, Col =  47, Data =    48, Dqm = 0000
# at time    209290 ns BST  : Burst Terminate
# at time    209310 ns BST  : Burst Terminate
# at time    209330 ns PRE  : Bank = ALL
# at time    212810 ns PRE  : Bank = ALL
# at time    212830 ns PRE  : Bank = ALL
# at time    212850 ns PRE  : Bank = ALL
# at time    212870 ns ACT  : Bank = 0 Row =    0
# at time    212970 ns WRITE: Bank = 0 Row =    0, Col =  48, Data =    49, Dqm = 0000
# at time    212990 ns WRITE: Bank = 0 Row =    0, Col =  49, Data =    50, Dqm = 0000
# at time    213010 ns WRITE: Bank = 0 Row =    0, Col =  50, Data =    51, Dqm = 0000
# at time    213030 ns WRITE: Bank = 0 Row =    0, Col =  51, Data =    52, Dqm = 0000
# at time    213050 ns WRITE: Bank = 0 Row =    0, Col =  52, Data =    53, Dqm = 0000
# at time    213070 ns WRITE: Bank = 0 Row =    0, Col =  53, Data =    54, Dqm = 0000
# at time    213090 ns WRITE: Bank = 0 Row =    0, Col =  54, Data =    55, Dqm = 0000
# at time    213110 ns WRITE: Bank = 0 Row =    0, Col =  55, Data =    56, Dqm = 0000
# at time    213130 ns WRITE: Bank = 0 Row =    0, Col =  56, Data =    57, Dqm = 0000
# at time    213150 ns WRITE: Bank = 0 Row =    0, Col =  57, Data =    58, Dqm = 0000
# at time    213170 ns WRITE: Bank = 0 Row =    0, Col =  58, Data =    59, Dqm = 0000
# at time    213190 ns WRITE: Bank = 0 Row =    0, Col =  59, Data =    60, Dqm = 0000
# at time    213210 ns WRITE: Bank = 0 Row =    0, Col =  60, Data =    61, Dqm = 0000
# at time    213230 ns WRITE: Bank = 0 Row =    0, Col =  61, Data =    62, Dqm = 0000
# at time    213250 ns WRITE: Bank = 0 Row =    0, Col =  62, Data =    63, Dqm = 0000
# at time    213270 ns WRITE: Bank = 0 Row =    0, Col =  63, Data =    64, Dqm = 0000
# at time    213290 ns BST  : Burst Terminate
# at time    213310 ns BST  : Burst Terminate
# at time    213330 ns PRE  : Bank = ALL
# at time    215570 ns PRE  : Bank = ALL
# at time    215590 ns PRE  : Bank = ALL
# at time    215610 ns AREF : Auto Refresh
# at time    216810 ns PRE  : Bank = ALL
# at time    216830 ns PRE  : Bank = ALL
# at time    216850 ns PRE  : Bank = ALL
# at time    216870 ns ACT  : Bank = 0 Row =    0
# at time    216970 ns WRITE: Bank = 0 Row =    0, Col =  64, Data =    65, Dqm = 0000
# at time    216990 ns WRITE: Bank = 0 Row =    0, Col =  65, Data =    66, Dqm = 0000
# at time    217010 ns WRITE: Bank = 0 Row =    0, Col =  66, Data =    67, Dqm = 0000
# at time    217030 ns WRITE: Bank = 0 Row =    0, Col =  67, Data =    68, Dqm = 0000
# at time    217050 ns WRITE: Bank = 0 Row =    0, Col =  68, Data =    69, Dqm = 0000
# at time    217070 ns WRITE: Bank = 0 Row =    0, Col =  69, Data =    70, Dqm = 0000
# at time    217090 ns WRITE: Bank = 0 Row =    0, Col =  70, Data =    71, Dqm = 0000
# at time    217110 ns WRITE: Bank = 0 Row =    0, Col =  71, Data =    72, Dqm = 0000
# at time    217130 ns WRITE: Bank = 0 Row =    0, Col =  72, Data =    73, Dqm = 0000
# at time    217150 ns WRITE: Bank = 0 Row =    0, Col =  73, Data =    74, Dqm = 0000
# at time    217170 ns WRITE: Bank = 0 Row =    0, Col =  74, Data =    75, Dqm = 0000
# at time    217190 ns WRITE: Bank = 0 Row =    0, Col =  75, Data =    76, Dqm = 0000
# at time    217210 ns WRITE: Bank = 0 Row =    0, Col =  76, Data =    77, Dqm = 0000
# at time    217230 ns WRITE: Bank = 0 Row =    0, Col =  77, Data =    78, Dqm = 0000
# at time    217250 ns WRITE: Bank = 0 Row =    0, Col =  78, Data =    79, Dqm = 0000
# at time    217270 ns WRITE: Bank = 0 Row =    0, Col =  79, Data =    80, Dqm = 0000
# at time    217290 ns BST  : Burst Terminate
# at time    217310 ns BST  : Burst Terminate
# at time    217330 ns PRE  : Bank = ALL
# at time    220810 ns PRE  : Bank = ALL
# at time    220830 ns PRE  : Bank = ALL
# at time    220850 ns PRE  : Bank = ALL
# at time    220870 ns ACT  : Bank = 0 Row =    0
# at time    220970 ns WRITE: Bank = 0 Row =    0, Col =  80, Data =    81, Dqm = 0000
# at time    220990 ns WRITE: Bank = 0 Row =    0, Col =  81, Data =    82, Dqm = 0000
# at time    221010 ns WRITE: Bank = 0 Row =    0, Col =  82, Data =    83, Dqm = 0000
# at time    221030 ns WRITE: Bank = 0 Row =    0, Col =  83, Data =    84, Dqm = 0000
# at time    221050 ns WRITE: Bank = 0 Row =    0, Col =  84, Data =    85, Dqm = 0000
# at time    221070 ns WRITE: Bank = 0 Row =    0, Col =  85, Data =    86, Dqm = 0000
# at time    221090 ns WRITE: Bank = 0 Row =    0, Col =  86, Data =    87, Dqm = 0000
# at time    221110 ns WRITE: Bank = 0 Row =    0, Col =  87, Data =    88, Dqm = 0000
# at time    221130 ns WRITE: Bank = 0 Row =    0, Col =  88, Data =    89, Dqm = 0000
# at time    221150 ns WRITE: Bank = 0 Row =    0, Col =  89, Data =    90, Dqm = 0000
# at time    221170 ns WRITE: Bank = 0 Row =    0, Col =  90, Data =    91, Dqm = 0000
# at time    221190 ns WRITE: Bank = 0 Row =    0, Col =  91, Data =    92, Dqm = 0000
# at time    221210 ns WRITE: Bank = 0 Row =    0, Col =  92, Data =    93, Dqm = 0000
# at time    221230 ns WRITE: Bank = 0 Row =    0, Col =  93, Data =    94, Dqm = 0000
# at time    221250 ns WRITE: Bank = 0 Row =    0, Col =  94, Data =    95, Dqm = 0000
# at time    221270 ns WRITE: Bank = 0 Row =    0, Col =  95, Data =    96, Dqm = 0000
# at time    221290 ns BST  : Burst Terminate
# at time    221310 ns BST  : Burst Terminate
# at time    221330 ns PRE  : Bank = ALL
# at time    224810 ns PRE  : Bank = ALL
# at time    224830 ns PRE  : Bank = ALL
# at time    224850 ns PRE  : Bank = ALL
# at time    224870 ns ACT  : Bank = 0 Row =    0
# at time    224970 ns WRITE: Bank = 0 Row =    0, Col =  96, Data =    97, Dqm = 0000
# at time    224990 ns WRITE: Bank = 0 Row =    0, Col =  97, Data =    98, Dqm = 0000
# at time    225010 ns WRITE: Bank = 0 Row =    0, Col =  98, Data =    99, Dqm = 0000
# at time    225030 ns WRITE: Bank = 0 Row =    0, Col =  99, Data =   100, Dqm = 0000
# at time    225050 ns WRITE: Bank = 0 Row =    0, Col = 100, Data =   101, Dqm = 0000
# at time    225070 ns WRITE: Bank = 0 Row =    0, Col = 101, Data =   102, Dqm = 0000
# at time    225090 ns WRITE: Bank = 0 Row =    0, Col = 102, Data =   103, Dqm = 0000
# at time    225110 ns WRITE: Bank = 0 Row =    0, Col = 103, Data =   104, Dqm = 0000
# at time    225130 ns WRITE: Bank = 0 Row =    0, Col = 104, Data =   105, Dqm = 0000
# at time    225150 ns WRITE: Bank = 0 Row =    0, Col = 105, Data =   106, Dqm = 0000
# at time    225170 ns WRITE: Bank = 0 Row =    0, Col = 106, Data =   107, Dqm = 0000
# at time    225190 ns WRITE: Bank = 0 Row =    0, Col = 107, Data =   108, Dqm = 0000
# at time    225210 ns WRITE: Bank = 0 Row =    0, Col = 108, Data =   109, Dqm = 0000
# at time    225230 ns WRITE: Bank = 0 Row =    0, Col = 109, Data =   110, Dqm = 0000
# at time    225250 ns WRITE: Bank = 0 Row =    0, Col = 110, Data =   111, Dqm = 0000
# at time    225270 ns WRITE: Bank = 0 Row =    0, Col = 111, Data =   112, Dqm = 0000
# at time    225290 ns BST  : Burst Terminate
# at time    225310 ns BST  : Burst Terminate
# at time    225330 ns PRE  : Bank = ALL
# at time    228810 ns PRE  : Bank = ALL
# at time    228830 ns PRE  : Bank = ALL
# at time    228850 ns PRE  : Bank = ALL
# at time    228870 ns ACT  : Bank = 0 Row =    0
# at time    228970 ns WRITE: Bank = 0 Row =    0, Col = 112, Data =   113, Dqm = 0000
# at time    228990 ns WRITE: Bank = 0 Row =    0, Col = 113, Data =   114, Dqm = 0000
# at time    229010 ns WRITE: Bank = 0 Row =    0, Col = 114, Data =   115, Dqm = 0000
# at time    229030 ns WRITE: Bank = 0 Row =    0, Col = 115, Data =   116, Dqm = 0000
# at time    229050 ns WRITE: Bank = 0 Row =    0, Col = 116, Data =   117, Dqm = 0000
# at time    229070 ns WRITE: Bank = 0 Row =    0, Col = 117, Data =   118, Dqm = 0000
# at time    229090 ns WRITE: Bank = 0 Row =    0, Col = 118, Data =   119, Dqm = 0000
# at time    229110 ns WRITE: Bank = 0 Row =    0, Col = 119, Data =   120, Dqm = 0000
# at time    229130 ns WRITE: Bank = 0 Row =    0, Col = 120, Data =   121, Dqm = 0000
# at time    229150 ns WRITE: Bank = 0 Row =    0, Col = 121, Data =   122, Dqm = 0000
# at time    229170 ns WRITE: Bank = 0 Row =    0, Col = 122, Data =   123, Dqm = 0000
# at time    229190 ns WRITE: Bank = 0 Row =    0, Col = 123, Data =   124, Dqm = 0000
# at time    229210 ns WRITE: Bank = 0 Row =    0, Col = 124, Data =   125, Dqm = 0000
# at time    229230 ns WRITE: Bank = 0 Row =    0, Col = 125, Data =   126, Dqm = 0000
# at time    229250 ns WRITE: Bank = 0 Row =    0, Col = 126, Data =   127, Dqm = 0000
# at time    229270 ns WRITE: Bank = 0 Row =    0, Col = 127, Data =   128, Dqm = 0000
# at time    229290 ns BST  : Burst Terminate
# at time    229310 ns BST  : Burst Terminate
# at time    229330 ns PRE  : Bank = ALL
# at time    230570 ns PRE  : Bank = ALL
# at time    230590 ns PRE  : Bank = ALL
# at time    230610 ns AREF : Auto Refresh
# at time    232810 ns PRE  : Bank = ALL
# at time    232830 ns PRE  : Bank = ALL
# at time    232850 ns PRE  : Bank = ALL
# at time    232870 ns ACT  : Bank = 0 Row =    0
# at time    232970 ns WRITE: Bank = 0 Row =    0, Col = 128, Data =   129, Dqm = 0000
# at time    232990 ns WRITE: Bank = 0 Row =    0, Col = 129, Data =   130, Dqm = 0000
# at time    233010 ns WRITE: Bank = 0 Row =    0, Col = 130, Data =   131, Dqm = 0000
# at time    233030 ns WRITE: Bank = 0 Row =    0, Col = 131, Data =   132, Dqm = 0000
# at time    233050 ns WRITE: Bank = 0 Row =    0, Col = 132, Data =   133, Dqm = 0000
# at time    233070 ns WRITE: Bank = 0 Row =    0, Col = 133, Data =   134, Dqm = 0000
# at time    233090 ns WRITE: Bank = 0 Row =    0, Col = 134, Data =   135, Dqm = 0000
# at time    233110 ns WRITE: Bank = 0 Row =    0, Col = 135, Data =   136, Dqm = 0000
# at time    233130 ns WRITE: Bank = 0 Row =    0, Col = 136, Data =   137, Dqm = 0000
# at time    233150 ns WRITE: Bank = 0 Row =    0, Col = 137, Data =   138, Dqm = 0000
# at time    233170 ns WRITE: Bank = 0 Row =    0, Col = 138, Data =   139, Dqm = 0000
# at time    233190 ns WRITE: Bank = 0 Row =    0, Col = 139, Data =   140, Dqm = 0000
# at time    233210 ns WRITE: Bank = 0 Row =    0, Col = 140, Data =   141, Dqm = 0000
# at time    233230 ns WRITE: Bank = 0 Row =    0, Col = 141, Data =   142, Dqm = 0000
# at time    233250 ns WRITE: Bank = 0 Row =    0, Col = 142, Data =   143, Dqm = 0000
# at time    233270 ns WRITE: Bank = 0 Row =    0, Col = 143, Data =   144, Dqm = 0000
# at time    233290 ns BST  : Burst Terminate
# at time    233310 ns BST  : Burst Terminate
# at time    233330 ns PRE  : Bank = ALL
# at time    236810 ns PRE  : Bank = ALL
# at time    236830 ns PRE  : Bank = ALL
# at time    236850 ns PRE  : Bank = ALL
# at time    236870 ns ACT  : Bank = 0 Row =    0
# at time    236970 ns WRITE: Bank = 0 Row =    0, Col = 144, Data =   145, Dqm = 0000
# at time    236990 ns WRITE: Bank = 0 Row =    0, Col = 145, Data =   146, Dqm = 0000
# at time    237010 ns WRITE: Bank = 0 Row =    0, Col = 146, Data =   147, Dqm = 0000
# at time    237030 ns WRITE: Bank = 0 Row =    0, Col = 147, Data =   148, Dqm = 0000
# at time    237050 ns WRITE: Bank = 0 Row =    0, Col = 148, Data =   149, Dqm = 0000
# at time    237070 ns WRITE: Bank = 0 Row =    0, Col = 149, Data =   150, Dqm = 0000
# at time    237090 ns WRITE: Bank = 0 Row =    0, Col = 150, Data =   151, Dqm = 0000
# at time    237110 ns WRITE: Bank = 0 Row =    0, Col = 151, Data =   152, Dqm = 0000
# at time    237130 ns WRITE: Bank = 0 Row =    0, Col = 152, Data =   153, Dqm = 0000
# at time    237150 ns WRITE: Bank = 0 Row =    0, Col = 153, Data =   154, Dqm = 0000
# at time    237170 ns WRITE: Bank = 0 Row =    0, Col = 154, Data =   155, Dqm = 0000
# at time    237190 ns WRITE: Bank = 0 Row =    0, Col = 155, Data =   156, Dqm = 0000
# at time    237210 ns WRITE: Bank = 0 Row =    0, Col = 156, Data =   157, Dqm = 0000
# at time    237230 ns WRITE: Bank = 0 Row =    0, Col = 157, Data =   158, Dqm = 0000
# at time    237250 ns WRITE: Bank = 0 Row =    0, Col = 158, Data =   159, Dqm = 0000
# at time    237270 ns WRITE: Bank = 0 Row =    0, Col = 159, Data =   160, Dqm = 0000
# at time    237290 ns BST  : Burst Terminate
# at time    237310 ns BST  : Burst Terminate
# at time    237330 ns PRE  : Bank = ALL
# at time    240810 ns PRE  : Bank = ALL
# at time    240830 ns PRE  : Bank = ALL
# at time    240850 ns PRE  : Bank = ALL
# at time    240870 ns ACT  : Bank = 0 Row =    0
# at time    240970 ns WRITE: Bank = 0 Row =    0, Col = 160, Data =   161, Dqm = 0000
# at time    240990 ns WRITE: Bank = 0 Row =    0, Col = 161, Data =   162, Dqm = 0000
# at time    241010 ns WRITE: Bank = 0 Row =    0, Col = 162, Data =   163, Dqm = 0000
# at time    241030 ns WRITE: Bank = 0 Row =    0, Col = 163, Data =   164, Dqm = 0000
# at time    241050 ns WRITE: Bank = 0 Row =    0, Col = 164, Data =   165, Dqm = 0000
# at time    241070 ns WRITE: Bank = 0 Row =    0, Col = 165, Data =   166, Dqm = 0000
# at time    241090 ns WRITE: Bank = 0 Row =    0, Col = 166, Data =   167, Dqm = 0000
# at time    241110 ns WRITE: Bank = 0 Row =    0, Col = 167, Data =   168, Dqm = 0000
# at time    241130 ns WRITE: Bank = 0 Row =    0, Col = 168, Data =   169, Dqm = 0000
# at time    241150 ns WRITE: Bank = 0 Row =    0, Col = 169, Data =   170, Dqm = 0000
# at time    241170 ns WRITE: Bank = 0 Row =    0, Col = 170, Data =   171, Dqm = 0000
# at time    241190 ns WRITE: Bank = 0 Row =    0, Col = 171, Data =   172, Dqm = 0000
# at time    241210 ns WRITE: Bank = 0 Row =    0, Col = 172, Data =   173, Dqm = 0000
# at time    241230 ns WRITE: Bank = 0 Row =    0, Col = 173, Data =   174, Dqm = 0000
# at time    241250 ns WRITE: Bank = 0 Row =    0, Col = 174, Data =   175, Dqm = 0000
# at time    241270 ns WRITE: Bank = 0 Row =    0, Col = 175, Data =   176, Dqm = 0000
# at time    241290 ns BST  : Burst Terminate
# at time    241310 ns BST  : Burst Terminate
# at time    241330 ns PRE  : Bank = ALL
# at time    244810 ns PRE  : Bank = ALL
# at time    244830 ns PRE  : Bank = ALL
# at time    244850 ns PRE  : Bank = ALL
# at time    244870 ns ACT  : Bank = 0 Row =    0
# at time    244970 ns WRITE: Bank = 0 Row =    0, Col = 176, Data =   177, Dqm = 0000
# at time    244990 ns WRITE: Bank = 0 Row =    0, Col = 177, Data =   178, Dqm = 0000
# at time    245010 ns WRITE: Bank = 0 Row =    0, Col = 178, Data =   179, Dqm = 0000
# at time    245030 ns WRITE: Bank = 0 Row =    0, Col = 179, Data =   180, Dqm = 0000
# at time    245050 ns WRITE: Bank = 0 Row =    0, Col = 180, Data =   181, Dqm = 0000
# at time    245070 ns WRITE: Bank = 0 Row =    0, Col = 181, Data =   182, Dqm = 0000
# at time    245090 ns WRITE: Bank = 0 Row =    0, Col = 182, Data =   183, Dqm = 0000
# at time    245110 ns WRITE: Bank = 0 Row =    0, Col = 183, Data =   184, Dqm = 0000
# at time    245130 ns WRITE: Bank = 0 Row =    0, Col = 184, Data =   185, Dqm = 0000
# at time    245150 ns WRITE: Bank = 0 Row =    0, Col = 185, Data =   186, Dqm = 0000
# at time    245170 ns WRITE: Bank = 0 Row =    0, Col = 186, Data =   187, Dqm = 0000
# at time    245190 ns WRITE: Bank = 0 Row =    0, Col = 187, Data =   188, Dqm = 0000
# at time    245210 ns WRITE: Bank = 0 Row =    0, Col = 188, Data =   189, Dqm = 0000
# at time    245230 ns WRITE: Bank = 0 Row =    0, Col = 189, Data =   190, Dqm = 0000
# at time    245250 ns WRITE: Bank = 0 Row =    0, Col = 190, Data =   191, Dqm = 0000
# at time    245270 ns WRITE: Bank = 0 Row =    0, Col = 191, Data =   192, Dqm = 0000
# at time    245290 ns BST  : Burst Terminate
# at time    245310 ns BST  : Burst Terminate
# at time    245330 ns PRE  : Bank = ALL
# at time    245570 ns PRE  : Bank = ALL
# at time    245590 ns PRE  : Bank = ALL
# at time    245610 ns AREF : Auto Refresh
# at time    248810 ns PRE  : Bank = ALL
# at time    248830 ns PRE  : Bank = ALL
# at time    248850 ns PRE  : Bank = ALL
# at time    248870 ns ACT  : Bank = 0 Row =    0
# at time    248970 ns WRITE: Bank = 0 Row =    0, Col = 192, Data =   193, Dqm = 0000
# at time    248990 ns WRITE: Bank = 0 Row =    0, Col = 193, Data =   194, Dqm = 0000
# at time    249010 ns WRITE: Bank = 0 Row =    0, Col = 194, Data =   195, Dqm = 0000
# at time    249030 ns WRITE: Bank = 0 Row =    0, Col = 195, Data =   196, Dqm = 0000
# at time    249050 ns WRITE: Bank = 0 Row =    0, Col = 196, Data =   197, Dqm = 0000
# at time    249070 ns WRITE: Bank = 0 Row =    0, Col = 197, Data =   198, Dqm = 0000
# at time    249090 ns WRITE: Bank = 0 Row =    0, Col = 198, Data =   199, Dqm = 0000
# at time    249110 ns WRITE: Bank = 0 Row =    0, Col = 199, Data =   200, Dqm = 0000
# at time    249130 ns WRITE: Bank = 0 Row =    0, Col = 200, Data =   201, Dqm = 0000
# at time    249150 ns WRITE: Bank = 0 Row =    0, Col = 201, Data =   202, Dqm = 0000
# at time    249170 ns WRITE: Bank = 0 Row =    0, Col = 202, Data =   203, Dqm = 0000
# at time    249190 ns WRITE: Bank = 0 Row =    0, Col = 203, Data =   204, Dqm = 0000
# at time    249210 ns WRITE: Bank = 0 Row =    0, Col = 204, Data =   205, Dqm = 0000
# at time    249230 ns WRITE: Bank = 0 Row =    0, Col = 205, Data =   206, Dqm = 0000
# at time    249250 ns WRITE: Bank = 0 Row =    0, Col = 206, Data =   207, Dqm = 0000
# at time    249270 ns WRITE: Bank = 0 Row =    0, Col = 207, Data =   208, Dqm = 0000
# at time    249290 ns BST  : Burst Terminate
# at time    249310 ns BST  : Burst Terminate
# at time    249330 ns PRE  : Bank = ALL
# at time    252810 ns PRE  : Bank = ALL
# at time    252830 ns PRE  : Bank = ALL
# at time    252850 ns PRE  : Bank = ALL
# at time    252870 ns ACT  : Bank = 0 Row =    0
# at time    252970 ns WRITE: Bank = 0 Row =    0, Col = 208, Data =   209, Dqm = 0000
# at time    252990 ns WRITE: Bank = 0 Row =    0, Col = 209, Data =   210, Dqm = 0000
# at time    253010 ns WRITE: Bank = 0 Row =    0, Col = 210, Data =   211, Dqm = 0000
# at time    253030 ns WRITE: Bank = 0 Row =    0, Col = 211, Data =   212, Dqm = 0000
# at time    253050 ns WRITE: Bank = 0 Row =    0, Col = 212, Data =   213, Dqm = 0000
# at time    253070 ns WRITE: Bank = 0 Row =    0, Col = 213, Data =   214, Dqm = 0000
# at time    253090 ns WRITE: Bank = 0 Row =    0, Col = 214, Data =   215, Dqm = 0000
# at time    253110 ns WRITE: Bank = 0 Row =    0, Col = 215, Data =   216, Dqm = 0000
# at time    253130 ns WRITE: Bank = 0 Row =    0, Col = 216, Data =   217, Dqm = 0000
# at time    253150 ns WRITE: Bank = 0 Row =    0, Col = 217, Data =   218, Dqm = 0000
# at time    253170 ns WRITE: Bank = 0 Row =    0, Col = 218, Data =   219, Dqm = 0000
# at time    253190 ns WRITE: Bank = 0 Row =    0, Col = 219, Data =   220, Dqm = 0000
# at time    253210 ns WRITE: Bank = 0 Row =    0, Col = 220, Data =   221, Dqm = 0000
# at time    253230 ns WRITE: Bank = 0 Row =    0, Col = 221, Data =   222, Dqm = 0000
# at time    253250 ns WRITE: Bank = 0 Row =    0, Col = 222, Data =   223, Dqm = 0000
# at time    253270 ns WRITE: Bank = 0 Row =    0, Col = 223, Data =   224, Dqm = 0000
# at time    253290 ns BST  : Burst Terminate
# at time    253310 ns BST  : Burst Terminate
# at time    253330 ns PRE  : Bank = ALL
# at time    256810 ns PRE  : Bank = ALL
# at time    256830 ns PRE  : Bank = ALL
# at time    256850 ns PRE  : Bank = ALL
# at time    256870 ns ACT  : Bank = 0 Row =    0
# at time    256970 ns WRITE: Bank = 0 Row =    0, Col = 224, Data =   225, Dqm = 0000
# at time    256990 ns WRITE: Bank = 0 Row =    0, Col = 225, Data =   226, Dqm = 0000
# at time    257010 ns WRITE: Bank = 0 Row =    0, Col = 226, Data =   227, Dqm = 0000
# at time    257030 ns WRITE: Bank = 0 Row =    0, Col = 227, Data =   228, Dqm = 0000
# at time    257050 ns WRITE: Bank = 0 Row =    0, Col = 228, Data =   229, Dqm = 0000
# at time    257070 ns WRITE: Bank = 0 Row =    0, Col = 229, Data =   230, Dqm = 0000
# at time    257090 ns WRITE: Bank = 0 Row =    0, Col = 230, Data =   231, Dqm = 0000
# at time    257110 ns WRITE: Bank = 0 Row =    0, Col = 231, Data =   232, Dqm = 0000
# at time    257130 ns WRITE: Bank = 0 Row =    0, Col = 232, Data =   233, Dqm = 0000
# at time    257150 ns WRITE: Bank = 0 Row =    0, Col = 233, Data =   234, Dqm = 0000
# at time    257170 ns WRITE: Bank = 0 Row =    0, Col = 234, Data =   235, Dqm = 0000
# at time    257190 ns WRITE: Bank = 0 Row =    0, Col = 235, Data =   236, Dqm = 0000
# at time    257210 ns WRITE: Bank = 0 Row =    0, Col = 236, Data =   237, Dqm = 0000
# at time    257230 ns WRITE: Bank = 0 Row =    0, Col = 237, Data =   238, Dqm = 0000
# at time    257250 ns WRITE: Bank = 0 Row =    0, Col = 238, Data =   239, Dqm = 0000
# at time    257270 ns WRITE: Bank = 0 Row =    0, Col = 239, Data =   240, Dqm = 0000
# at time    257290 ns BST  : Burst Terminate
# at time    257310 ns BST  : Burst Terminate
# at time    257330 ns PRE  : Bank = ALL
# at time    260570 ns PRE  : Bank = ALL
# at time    260590 ns PRE  : Bank = ALL
# at time    260610 ns AREF : Auto Refresh
# at time    260810 ns PRE  : Bank = ALL
# at time    260830 ns PRE  : Bank = ALL
# at time    260850 ns PRE  : Bank = ALL
# at time    260870 ns ACT  : Bank = 0 Row =    0
# at time    260970 ns WRITE: Bank = 0 Row =    0, Col = 240, Data =   241, Dqm = 0000
# at time    260990 ns WRITE: Bank = 0 Row =    0, Col = 241, Data =   242, Dqm = 0000
# at time    261010 ns WRITE: Bank = 0 Row =    0, Col = 242, Data =   243, Dqm = 0000
# at time    261030 ns WRITE: Bank = 0 Row =    0, Col = 243, Data =   244, Dqm = 0000
# at time    261050 ns WRITE: Bank = 0 Row =    0, Col = 244, Data =   245, Dqm = 0000
# at time    261070 ns WRITE: Bank = 0 Row =    0, Col = 245, Data =   246, Dqm = 0000
# at time    261090 ns WRITE: Bank = 0 Row =    0, Col = 246, Data =   247, Dqm = 0000
# at time    261110 ns WRITE: Bank = 0 Row =    0, Col = 247, Data =   248, Dqm = 0000
# at time    261130 ns WRITE: Bank = 0 Row =    0, Col = 248, Data =   249, Dqm = 0000
# at time    261150 ns WRITE: Bank = 0 Row =    0, Col = 249, Data =   250, Dqm = 0000
# at time    261170 ns WRITE: Bank = 0 Row =    0, Col = 250, Data =   251, Dqm = 0000
# at time    261190 ns WRITE: Bank = 0 Row =    0, Col = 251, Data =   252, Dqm = 0000
# at time    261210 ns WRITE: Bank = 0 Row =    0, Col = 252, Data =   253, Dqm = 0000
# at time    261230 ns WRITE: Bank = 0 Row =    0, Col = 253, Data =   254, Dqm = 0000
# at time    261250 ns WRITE: Bank = 0 Row =    0, Col = 254, Data =   255, Dqm = 0000
# at time    261270 ns WRITE: Bank = 0 Row =    0, Col = 255, Data =   256, Dqm = 0000
# at time    261290 ns BST  : Burst Terminate
# at time    261310 ns BST  : Burst Terminate
# at time    261330 ns PRE  : Bank = ALL
# at time    264810 ns PRE  : Bank = ALL
# at time    264830 ns PRE  : Bank = ALL
# at time    264850 ns PRE  : Bank = ALL
# at time    264870 ns ACT  : Bank = 0 Row =    0
# at time    264970 ns WRITE: Bank = 0 Row =    0, Col = 256, Data =   257, Dqm = 0000
# at time    264990 ns WRITE: Bank = 0 Row =    0, Col = 257, Data =   258, Dqm = 0000
# at time    265010 ns WRITE: Bank = 0 Row =    0, Col = 258, Data =   259, Dqm = 0000
# at time    265030 ns WRITE: Bank = 0 Row =    0, Col = 259, Data =   260, Dqm = 0000
# at time    265050 ns WRITE: Bank = 0 Row =    0, Col = 260, Data =   261, Dqm = 0000
# at time    265070 ns WRITE: Bank = 0 Row =    0, Col = 261, Data =   262, Dqm = 0000
# at time    265090 ns WRITE: Bank = 0 Row =    0, Col = 262, Data =   263, Dqm = 0000
# at time    265110 ns WRITE: Bank = 0 Row =    0, Col = 263, Data =   264, Dqm = 0000
# at time    265130 ns WRITE: Bank = 0 Row =    0, Col = 264, Data =   265, Dqm = 0000
# at time    265150 ns WRITE: Bank = 0 Row =    0, Col = 265, Data =   266, Dqm = 0000
# at time    265170 ns WRITE: Bank = 0 Row =    0, Col = 266, Data =   267, Dqm = 0000
# at time    265190 ns WRITE: Bank = 0 Row =    0, Col = 267, Data =   268, Dqm = 0000
# at time    265210 ns WRITE: Bank = 0 Row =    0, Col = 268, Data =   269, Dqm = 0000
# at time    265230 ns WRITE: Bank = 0 Row =    0, Col = 269, Data =   270, Dqm = 0000
# at time    265250 ns WRITE: Bank = 0 Row =    0, Col = 270, Data =   271, Dqm = 0000
# at time    265270 ns WRITE: Bank = 0 Row =    0, Col = 271, Data =   272, Dqm = 0000
# at time    265290 ns BST  : Burst Terminate
# at time    265310 ns BST  : Burst Terminate
# at time    265330 ns PRE  : Bank = ALL
# at time    268810 ns PRE  : Bank = ALL
# at time    268830 ns PRE  : Bank = ALL
# at time    268850 ns PRE  : Bank = ALL
# at time    268870 ns ACT  : Bank = 0 Row =    0
# at time    268970 ns WRITE: Bank = 0 Row =    0, Col = 272, Data =   273, Dqm = 0000
# at time    268990 ns WRITE: Bank = 0 Row =    0, Col = 273, Data =   274, Dqm = 0000
# at time    269010 ns WRITE: Bank = 0 Row =    0, Col = 274, Data =   275, Dqm = 0000
# at time    269030 ns WRITE: Bank = 0 Row =    0, Col = 275, Data =   276, Dqm = 0000
# at time    269050 ns WRITE: Bank = 0 Row =    0, Col = 276, Data =   277, Dqm = 0000
# at time    269070 ns WRITE: Bank = 0 Row =    0, Col = 277, Data =   278, Dqm = 0000
# at time    269090 ns WRITE: Bank = 0 Row =    0, Col = 278, Data =   279, Dqm = 0000
# at time    269110 ns WRITE: Bank = 0 Row =    0, Col = 279, Data =   280, Dqm = 0000
# at time    269130 ns WRITE: Bank = 0 Row =    0, Col = 280, Data =   281, Dqm = 0000
# at time    269150 ns WRITE: Bank = 0 Row =    0, Col = 281, Data =   282, Dqm = 0000
# at time    269170 ns WRITE: Bank = 0 Row =    0, Col = 282, Data =   283, Dqm = 0000
# at time    269190 ns WRITE: Bank = 0 Row =    0, Col = 283, Data =   284, Dqm = 0000
# at time    269210 ns WRITE: Bank = 0 Row =    0, Col = 284, Data =   285, Dqm = 0000
# at time    269230 ns WRITE: Bank = 0 Row =    0, Col = 285, Data =   286, Dqm = 0000
# at time    269250 ns WRITE: Bank = 0 Row =    0, Col = 286, Data =   287, Dqm = 0000
# at time    269270 ns WRITE: Bank = 0 Row =    0, Col = 287, Data =   288, Dqm = 0000
# at time    269290 ns BST  : Burst Terminate
# at time    269310 ns BST  : Burst Terminate
# at time    269330 ns PRE  : Bank = ALL
# at time    272810 ns PRE  : Bank = ALL
# at time    272830 ns PRE  : Bank = ALL
# at time    272850 ns PRE  : Bank = ALL
# at time    272870 ns ACT  : Bank = 0 Row =    0
# at time    272970 ns WRITE: Bank = 0 Row =    0, Col = 288, Data =   289, Dqm = 0000
# at time    272990 ns WRITE: Bank = 0 Row =    0, Col = 289, Data =   290, Dqm = 0000
# at time    273010 ns WRITE: Bank = 0 Row =    0, Col = 290, Data =   291, Dqm = 0000
# at time    273030 ns WRITE: Bank = 0 Row =    0, Col = 291, Data =   292, Dqm = 0000
# at time    273050 ns WRITE: Bank = 0 Row =    0, Col = 292, Data =   293, Dqm = 0000
# at time    273070 ns WRITE: Bank = 0 Row =    0, Col = 293, Data =   294, Dqm = 0000
# at time    273090 ns WRITE: Bank = 0 Row =    0, Col = 294, Data =   295, Dqm = 0000
# at time    273110 ns WRITE: Bank = 0 Row =    0, Col = 295, Data =   296, Dqm = 0000
# at time    273130 ns WRITE: Bank = 0 Row =    0, Col = 296, Data =   297, Dqm = 0000
# at time    273150 ns WRITE: Bank = 0 Row =    0, Col = 297, Data =   298, Dqm = 0000
# at time    273170 ns WRITE: Bank = 0 Row =    0, Col = 298, Data =   299, Dqm = 0000
# at time    273190 ns WRITE: Bank = 0 Row =    0, Col = 299, Data =   300, Dqm = 0000
# at time    273210 ns WRITE: Bank = 0 Row =    0, Col = 300, Data =   301, Dqm = 0000
# at time    273230 ns WRITE: Bank = 0 Row =    0, Col = 301, Data =   302, Dqm = 0000
# at time    273250 ns WRITE: Bank = 0 Row =    0, Col = 302, Data =   303, Dqm = 0000
# at time    273270 ns WRITE: Bank = 0 Row =    0, Col = 303, Data =   304, Dqm = 0000
# at time    273290 ns BST  : Burst Terminate
# at time    273310 ns BST  : Burst Terminate
# at time    273330 ns PRE  : Bank = ALL
# at time    275570 ns PRE  : Bank = ALL
# at time    275590 ns PRE  : Bank = ALL
# at time    275610 ns AREF : Auto Refresh
# at time    276810 ns PRE  : Bank = ALL
# at time    276830 ns PRE  : Bank = ALL
# at time    276850 ns PRE  : Bank = ALL
# at time    276870 ns ACT  : Bank = 0 Row =    0
# at time    276970 ns WRITE: Bank = 0 Row =    0, Col = 304, Data =   305, Dqm = 0000
# at time    276990 ns WRITE: Bank = 0 Row =    0, Col = 305, Data =   306, Dqm = 0000
# at time    277010 ns WRITE: Bank = 0 Row =    0, Col = 306, Data =   307, Dqm = 0000
# at time    277030 ns WRITE: Bank = 0 Row =    0, Col = 307, Data =   308, Dqm = 0000
# at time    277050 ns WRITE: Bank = 0 Row =    0, Col = 308, Data =   309, Dqm = 0000
# at time    277070 ns WRITE: Bank = 0 Row =    0, Col = 309, Data =   310, Dqm = 0000
# at time    277090 ns WRITE: Bank = 0 Row =    0, Col = 310, Data =   311, Dqm = 0000
# at time    277110 ns WRITE: Bank = 0 Row =    0, Col = 311, Data =   312, Dqm = 0000
# at time    277130 ns WRITE: Bank = 0 Row =    0, Col = 312, Data =   313, Dqm = 0000
# at time    277150 ns WRITE: Bank = 0 Row =    0, Col = 313, Data =   314, Dqm = 0000
# at time    277170 ns WRITE: Bank = 0 Row =    0, Col = 314, Data =   315, Dqm = 0000
# at time    277190 ns WRITE: Bank = 0 Row =    0, Col = 315, Data =   316, Dqm = 0000
# at time    277210 ns WRITE: Bank = 0 Row =    0, Col = 316, Data =   317, Dqm = 0000
# at time    277230 ns WRITE: Bank = 0 Row =    0, Col = 317, Data =   318, Dqm = 0000
# at time    277250 ns WRITE: Bank = 0 Row =    0, Col = 318, Data =   319, Dqm = 0000
# at time    277270 ns WRITE: Bank = 0 Row =    0, Col = 319, Data =   320, Dqm = 0000
# at time    277290 ns BST  : Burst Terminate
# at time    277310 ns BST  : Burst Terminate
# at time    277330 ns PRE  : Bank = ALL
# at time    280810 ns PRE  : Bank = ALL
# at time    280830 ns PRE  : Bank = ALL
# at time    280850 ns PRE  : Bank = ALL
# at time    280870 ns ACT  : Bank = 0 Row =    0
# at time    280970 ns WRITE: Bank = 0 Row =    0, Col = 320, Data =   321, Dqm = 0000
# at time    280990 ns WRITE: Bank = 0 Row =    0, Col = 321, Data =   322, Dqm = 0000
# at time    281010 ns WRITE: Bank = 0 Row =    0, Col = 322, Data =   323, Dqm = 0000
# at time    281030 ns WRITE: Bank = 0 Row =    0, Col = 323, Data =   324, Dqm = 0000
# at time    281050 ns WRITE: Bank = 0 Row =    0, Col = 324, Data =   325, Dqm = 0000
# at time    281070 ns WRITE: Bank = 0 Row =    0, Col = 325, Data =   326, Dqm = 0000
# at time    281090 ns WRITE: Bank = 0 Row =    0, Col = 326, Data =   327, Dqm = 0000
# at time    281110 ns WRITE: Bank = 0 Row =    0, Col = 327, Data =   328, Dqm = 0000
# at time    281130 ns WRITE: Bank = 0 Row =    0, Col = 328, Data =   329, Dqm = 0000
# at time    281150 ns WRITE: Bank = 0 Row =    0, Col = 329, Data =   330, Dqm = 0000
# at time    281170 ns WRITE: Bank = 0 Row =    0, Col = 330, Data =   331, Dqm = 0000
# at time    281190 ns WRITE: Bank = 0 Row =    0, Col = 331, Data =   332, Dqm = 0000
# at time    281210 ns WRITE: Bank = 0 Row =    0, Col = 332, Data =   333, Dqm = 0000
# at time    281230 ns WRITE: Bank = 0 Row =    0, Col = 333, Data =   334, Dqm = 0000
# at time    281250 ns WRITE: Bank = 0 Row =    0, Col = 334, Data =   335, Dqm = 0000
# at time    281270 ns WRITE: Bank = 0 Row =    0, Col = 335, Data =   336, Dqm = 0000
# at time    281290 ns BST  : Burst Terminate
# at time    281310 ns BST  : Burst Terminate
# at time    281330 ns PRE  : Bank = ALL
# at time    284810 ns PRE  : Bank = ALL
# at time    284830 ns PRE  : Bank = ALL
# at time    284850 ns PRE  : Bank = ALL
# at time    284870 ns ACT  : Bank = 0 Row =    0
# at time    284970 ns WRITE: Bank = 0 Row =    0, Col = 336, Data =   337, Dqm = 0000
# at time    284990 ns WRITE: Bank = 0 Row =    0, Col = 337, Data =   338, Dqm = 0000
# at time    285010 ns WRITE: Bank = 0 Row =    0, Col = 338, Data =   339, Dqm = 0000
# at time    285030 ns WRITE: Bank = 0 Row =    0, Col = 339, Data =   340, Dqm = 0000
# at time    285050 ns WRITE: Bank = 0 Row =    0, Col = 340, Data =   341, Dqm = 0000
# at time    285070 ns WRITE: Bank = 0 Row =    0, Col = 341, Data =   342, Dqm = 0000
# at time    285090 ns WRITE: Bank = 0 Row =    0, Col = 342, Data =   343, Dqm = 0000
# at time    285110 ns WRITE: Bank = 0 Row =    0, Col = 343, Data =   344, Dqm = 0000
# at time    285130 ns WRITE: Bank = 0 Row =    0, Col = 344, Data =   345, Dqm = 0000
# at time    285150 ns WRITE: Bank = 0 Row =    0, Col = 345, Data =   346, Dqm = 0000
# at time    285170 ns WRITE: Bank = 0 Row =    0, Col = 346, Data =   347, Dqm = 0000
# at time    285190 ns WRITE: Bank = 0 Row =    0, Col = 347, Data =   348, Dqm = 0000
# at time    285210 ns WRITE: Bank = 0 Row =    0, Col = 348, Data =   349, Dqm = 0000
# at time    285230 ns WRITE: Bank = 0 Row =    0, Col = 349, Data =   350, Dqm = 0000
# at time    285250 ns WRITE: Bank = 0 Row =    0, Col = 350, Data =   351, Dqm = 0000
# at time    285270 ns WRITE: Bank = 0 Row =    0, Col = 351, Data =   352, Dqm = 0000
# at time    285290 ns BST  : Burst Terminate
# at time    285310 ns BST  : Burst Terminate
# at time    285330 ns PRE  : Bank = ALL
# at time    288810 ns PRE  : Bank = ALL
# at time    288830 ns PRE  : Bank = ALL
# at time    288850 ns PRE  : Bank = ALL
# at time    288870 ns ACT  : Bank = 0 Row =    0
# at time    288970 ns WRITE: Bank = 0 Row =    0, Col = 352, Data =   353, Dqm = 0000
# at time    288990 ns WRITE: Bank = 0 Row =    0, Col = 353, Data =   354, Dqm = 0000
# at time    289010 ns WRITE: Bank = 0 Row =    0, Col = 354, Data =   355, Dqm = 0000
# at time    289030 ns WRITE: Bank = 0 Row =    0, Col = 355, Data =   356, Dqm = 0000
# at time    289050 ns WRITE: Bank = 0 Row =    0, Col = 356, Data =   357, Dqm = 0000
# at time    289070 ns WRITE: Bank = 0 Row =    0, Col = 357, Data =   358, Dqm = 0000
# at time    289090 ns WRITE: Bank = 0 Row =    0, Col = 358, Data =   359, Dqm = 0000
# at time    289110 ns WRITE: Bank = 0 Row =    0, Col = 359, Data =   360, Dqm = 0000
# at time    289130 ns WRITE: Bank = 0 Row =    0, Col = 360, Data =   361, Dqm = 0000
# at time    289150 ns WRITE: Bank = 0 Row =    0, Col = 361, Data =   362, Dqm = 0000
# at time    289170 ns WRITE: Bank = 0 Row =    0, Col = 362, Data =   363, Dqm = 0000
# at time    289190 ns WRITE: Bank = 0 Row =    0, Col = 363, Data =   364, Dqm = 0000
# at time    289210 ns WRITE: Bank = 0 Row =    0, Col = 364, Data =   365, Dqm = 0000
# at time    289230 ns WRITE: Bank = 0 Row =    0, Col = 365, Data =   366, Dqm = 0000
# at time    289250 ns WRITE: Bank = 0 Row =    0, Col = 366, Data =   367, Dqm = 0000
# at time    289270 ns WRITE: Bank = 0 Row =    0, Col = 367, Data =   368, Dqm = 0000
# at time    289290 ns BST  : Burst Terminate
# at time    289310 ns BST  : Burst Terminate
# at time    289330 ns PRE  : Bank = ALL
# at time    290570 ns PRE  : Bank = ALL
# at time    290590 ns PRE  : Bank = ALL
# at time    290610 ns AREF : Auto Refresh
# at time    292810 ns PRE  : Bank = ALL
# at time    292830 ns PRE  : Bank = ALL
# at time    292850 ns PRE  : Bank = ALL
# at time    292870 ns ACT  : Bank = 0 Row =    0
# at time    292970 ns WRITE: Bank = 0 Row =    0, Col = 368, Data =   369, Dqm = 0000
# at time    292990 ns WRITE: Bank = 0 Row =    0, Col = 369, Data =   370, Dqm = 0000
# at time    293010 ns WRITE: Bank = 0 Row =    0, Col = 370, Data =   371, Dqm = 0000
# at time    293030 ns WRITE: Bank = 0 Row =    0, Col = 371, Data =   372, Dqm = 0000
# at time    293050 ns WRITE: Bank = 0 Row =    0, Col = 372, Data =   373, Dqm = 0000
# at time    293070 ns WRITE: Bank = 0 Row =    0, Col = 373, Data =   374, Dqm = 0000
# at time    293090 ns WRITE: Bank = 0 Row =    0, Col = 374, Data =   375, Dqm = 0000
# at time    293110 ns WRITE: Bank = 0 Row =    0, Col = 375, Data =   376, Dqm = 0000
# at time    293130 ns WRITE: Bank = 0 Row =    0, Col = 376, Data =   377, Dqm = 0000
# at time    293150 ns WRITE: Bank = 0 Row =    0, Col = 377, Data =   378, Dqm = 0000
# at time    293170 ns WRITE: Bank = 0 Row =    0, Col = 378, Data =   379, Dqm = 0000
# at time    293190 ns WRITE: Bank = 0 Row =    0, Col = 379, Data =   380, Dqm = 0000
# at time    293210 ns WRITE: Bank = 0 Row =    0, Col = 380, Data =   381, Dqm = 0000
# at time    293230 ns WRITE: Bank = 0 Row =    0, Col = 381, Data =   382, Dqm = 0000
# at time    293250 ns WRITE: Bank = 0 Row =    0, Col = 382, Data =   383, Dqm = 0000
# at time    293270 ns WRITE: Bank = 0 Row =    0, Col = 383, Data =   384, Dqm = 0000
# at time    293290 ns BST  : Burst Terminate
# at time    293310 ns BST  : Burst Terminate
# at time    293330 ns PRE  : Bank = ALL
# at time    296810 ns PRE  : Bank = ALL
# at time    296830 ns PRE  : Bank = ALL
# at time    296850 ns PRE  : Bank = ALL
# at time    296870 ns ACT  : Bank = 0 Row =    0
# at time    296970 ns WRITE: Bank = 0 Row =    0, Col = 384, Data =   385, Dqm = 0000
# at time    296990 ns WRITE: Bank = 0 Row =    0, Col = 385, Data =   386, Dqm = 0000
# at time    297010 ns WRITE: Bank = 0 Row =    0, Col = 386, Data =   387, Dqm = 0000
# at time    297030 ns WRITE: Bank = 0 Row =    0, Col = 387, Data =   388, Dqm = 0000
# at time    297050 ns WRITE: Bank = 0 Row =    0, Col = 388, Data =   389, Dqm = 0000
# at time    297070 ns WRITE: Bank = 0 Row =    0, Col = 389, Data =   390, Dqm = 0000
# at time    297090 ns WRITE: Bank = 0 Row =    0, Col = 390, Data =   391, Dqm = 0000
# at time    297110 ns WRITE: Bank = 0 Row =    0, Col = 391, Data =   392, Dqm = 0000
# at time    297130 ns WRITE: Bank = 0 Row =    0, Col = 392, Data =   393, Dqm = 0000
# at time    297150 ns WRITE: Bank = 0 Row =    0, Col = 393, Data =   394, Dqm = 0000
# at time    297170 ns WRITE: Bank = 0 Row =    0, Col = 394, Data =   395, Dqm = 0000
# at time    297190 ns WRITE: Bank = 0 Row =    0, Col = 395, Data =   396, Dqm = 0000
# at time    297210 ns WRITE: Bank = 0 Row =    0, Col = 396, Data =   397, Dqm = 0000
# at time    297230 ns WRITE: Bank = 0 Row =    0, Col = 397, Data =   398, Dqm = 0000
# at time    297250 ns WRITE: Bank = 0 Row =    0, Col = 398, Data =   399, Dqm = 0000
# at time    297270 ns WRITE: Bank = 0 Row =    0, Col = 399, Data =   400, Dqm = 0000
# at time    297290 ns BST  : Burst Terminate
# at time    297310 ns BST  : Burst Terminate
# at time    297330 ns PRE  : Bank = ALL
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/read_fifo.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:07:21 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/read_fifo.v 
# -- Compiling module read_fifo
# 
# Top level modules:
# 	read_fifo
# End time: 19:07:21 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_model_plus.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:07:21 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_model_plus.v 
# -- Compiling module sdram_model_plus
# 
# Top level modules:
# 	sdram_model_plus
# End time: 19:07:22 on Jul 26,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_arbit.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:07:22 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_arbit.v 
# -- Compiling module sdram_pro_arbit
# 
# Top level modules:
# 	sdram_pro_arbit
# End time: 19:07:22 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_autorefresh.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:07:22 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_autorefresh.v 
# -- Compiling module sdram_pro_autorefresh
# 
# Top level modules:
# 	sdram_pro_autorefresh
# End time: 19:07:22 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_master.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:07:22 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_master.v 
# -- Compiling module sdram_pro_axi_master
# 
# Top level modules:
# 	sdram_pro_axi_master
# End time: 19:07:22 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_slave.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:07:22 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_slave.v 
# -- Compiling module sdram_pro_axi_slave
# 
# Top level modules:
# 	sdram_pro_axi_slave
# End time: 19:07:22 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:07:22 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v 
# -- Compiling module sdram_pro_axi_top
# ** Warning: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v(266): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	sdram_pro_axi_top
# End time: 19:07:22 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top_tb.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:07:23 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top_tb.v 
# -- Compiling module sdram_pro_axi_top_tb
# 
# Top level modules:
# 	sdram_pro_axi_top_tb
# End time: 19:07:23 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_fifo_ctrl.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:07:23 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_fifo_ctrl.v 
# -- Compiling module sdram_pro_fifo_ctrl
# 
# Top level modules:
# 	sdram_pro_fifo_ctrl
# End time: 19:07:23 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_init.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:07:23 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_init.v 
# -- Compiling module sdram_pro_init
# 
# Top level modules:
# 	sdram_pro_init
# End time: 19:07:23 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:07:23 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v 
# -- Compiling module sdram_pro_read
# 
# Top level modules:
# 	sdram_pro_read
# End time: 19:07:23 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:07:23 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v 
# -- Compiling module sdram_pro_sdram_ctrl
# 
# Top level modules:
# 	sdram_pro_sdram_ctrl
# End time: 19:07:23 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:07:23 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v 
# -- Compiling module sdram_pro_top
# 
# Top level modules:
# 	sdram_pro_top
# End time: 19:07:23 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:07:24 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v 
# -- Compiling module sdram_pro_write
# 
# Top level modules:
# 	sdram_pro_write
# End time: 19:07:24 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/write_fifo.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:07:24 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/write_fifo.v 
# -- Compiling module write_fifo
# 
# Top level modules:
# 	write_fifo
# End time: 19:07:24 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.sdram_pro_axi_top_tb(fast)
# Loading work.sdram_pro_axi_top(fast)
# Loading work.sdram_pro_top(fast)
# Loading work.sdram_pro_fifo_ctrl(fast)
# Loading work.write_fifo(fast)
# Loading altera_mf_ver.dcfifo(fast)
# Loading altera_mf_ver.dcfifo_mixed_widths(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.dcfifo_async(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast__2)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__2)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__3)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__4)
# Loading altera_mf_ver.dcfifo_fefifo(fast)
# Loading altera_mf_ver.dcfifo_fefifo(fast__1)
# Loading altera_mf_ver.dcfifo_low_latency(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION(fast)
# Loading altera_mf_ver.dcfifo_dffpipe(fast)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__1)
# Loading work.read_fifo(fast)
# Loading altera_mf_ver.dcfifo(fast__1)
# Loading altera_mf_ver.dcfifo_mixed_widths(fast__1)
# Loading altera_mf_ver.dcfifo_low_latency(fast__1)
# Loading work.sdram_pro_sdram_ctrl(fast)
# Loading work.sdram_pro_arbit(fast)
# Loading work.sdram_pro_init(fast)
# Loading work.sdram_pro_autorefresh(fast)
# Loading work.sdram_pro_write(fast)
# Loading work.sdram_pro_read(fast)
# Loading work.sdram_pro_axi_slave(fast)
# Loading work.sdram_pro_axi_master(fast)
# Loading work.sdram_model_plus(fast)
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top_tb.v(111): [PCDPC] - Port size (23) does not match connection size (1) for port 'addr'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v(39).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v(109): [PCDPC] - Port size (10) does not match connection size (8) for port 'WR_BURST_LEN'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v(109): [PCDPC] - Port size (10) does not match connection size (8) for port 'RD_BURST_LEN'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(22).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(155): [PCDPC] - Port size (8) does not match connection size (10) for port 'wr_burst_len'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst/U_sdram_pro_write File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(177): [PCDPC] - Port size (8) does not match connection size (10) for port 'rd_burst_len'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst/U_sdram_pro_read File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v
run
# at time    200230 ns PRE  : Bank = ALL
# at time    200250 ns PRE  : Bank = ALL
# at time    200270 ns AREF : Auto Refresh
# at time    200370 ns AREF : Auto Refresh
# at time    200470 ns LMR  : Load Mode Register
#                             CAS Latency      = 3
#                             Burst Length     = Full
#                             Burst Type       = Sequential
#                             Write Burst Mode = Programmed Burst Length
# at time    200810 ns PRE  : Bank = ALL
# at time    200830 ns PRE  : Bank = ALL
# at time    200850 ns PRE  : Bank = ALL
# at time    200870 ns ACT  : Bank = 0 Row =    0
# at time    200970 ns WRITE: Bank = 0 Row =    0, Col =   0, Data =     1, Dqm = 0000
# at time    200990 ns WRITE: Bank = 0 Row =    0, Col =   1, Data =     2, Dqm = 0000
# at time    201010 ns WRITE: Bank = 0 Row =    0, Col =   2, Data =     3, Dqm = 0000
# at time    201030 ns WRITE: Bank = 0 Row =    0, Col =   3, Data =     4, Dqm = 0000
# at time    201050 ns WRITE: Bank = 0 Row =    0, Col =   4, Data =     5, Dqm = 0000
# at time    201070 ns WRITE: Bank = 0 Row =    0, Col =   5, Data =     6, Dqm = 0000
# at time    201090 ns WRITE: Bank = 0 Row =    0, Col =   6, Data =     7, Dqm = 0000
# at time    201110 ns WRITE: Bank = 0 Row =    0, Col =   7, Data =     8, Dqm = 0000
# at time    201130 ns WRITE: Bank = 0 Row =    0, Col =   8, Data =     9, Dqm = 0000
# at time    201150 ns WRITE: Bank = 0 Row =    0, Col =   9, Data =    10, Dqm = 0000
# at time    201170 ns WRITE: Bank = 0 Row =    0, Col =  10, Data =    11, Dqm = 0000
# at time    201190 ns WRITE: Bank = 0 Row =    0, Col =  11, Data =    12, Dqm = 0000
# at time    201210 ns WRITE: Bank = 0 Row =    0, Col =  12, Data =    13, Dqm = 0000
# at time    201230 ns WRITE: Bank = 0 Row =    0, Col =  13, Data =    14, Dqm = 0000
# at time    201250 ns WRITE: Bank = 0 Row =    0, Col =  14, Data =    15, Dqm = 0000
# at time    201270 ns WRITE: Bank = 0 Row =    0, Col =  15, Data =    16, Dqm = 0000
# at time    201290 ns BST  : Burst Terminate
# at time    201310 ns BST  : Burst Terminate
# at time    201330 ns PRE  : Bank = ALL
# at time    210670 ns ACT  : Bank = 0 Row =    0
# at time    210817 ns READ : Bank = 0 Row =    0, Col =   0, Data =     1, Dqm = 0000
# at time    210837 ns READ : Bank = 0 Row =    0, Col =   1, Data =     2, Dqm = 0000
# at time    210857 ns READ : Bank = 0 Row =    0, Col =   2, Data =     3, Dqm = 0000
# at time    210877 ns READ : Bank = 0 Row =    0, Col =   3, Data =     4, Dqm = 0000
# at time    210897 ns READ : Bank = 0 Row =    0, Col =   4, Data =     5, Dqm = 0000
# at time    210917 ns READ : Bank = 0 Row =    0, Col =   5, Data =     6, Dqm = 0000
# at time    210937 ns READ : Bank = 0 Row =    0, Col =   6, Data =     7, Dqm = 0000
# at time    210957 ns READ : Bank = 0 Row =    0, Col =   7, Data =     8, Dqm = 0000
# at time    210977 ns READ : Bank = 0 Row =    0, Col =   8, Data =     9, Dqm = 0000
# at time    210997 ns READ : Bank = 0 Row =    0, Col =   9, Data =    10, Dqm = 0000
# at time    211017 ns READ : Bank = 0 Row =    0, Col =  10, Data =    11, Dqm = 0000
# at time    211037 ns READ : Bank = 0 Row =    0, Col =  11, Data =    12, Dqm = 0000
# at time    211057 ns READ : Bank = 0 Row =    0, Col =  12, Data =    13, Dqm = 0000
# at time    211077 ns READ : Bank = 0 Row =    0, Col =  13, Data =    14, Dqm = 0000
# at time    211090 ns BST  : Burst Terminate
# at time    211097 ns READ : Bank = 0 Row =    0, Col =  14, Data =    15, Dqm = 0000
# at time    211117 ns READ : Bank = 0 Row =    0, Col =  15, Data =    16, Dqm = 0000
# at time    211170 ns BST  : Burst Terminate
# at time    211190 ns PRE  : Bank = ALL
# at time    211430 ns ACT  : Bank = 0 Row =    0
# at time    211577 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    211597 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    211617 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    211637 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    211657 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    211677 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    211697 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    211717 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    211737 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    211757 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    211777 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    211797 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    211817 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    211837 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    211850 ns BST  : Burst Terminate
# at time    211857 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    211877 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    211930 ns BST  : Burst Terminate
# at time    211950 ns PRE  : Bank = ALL
# at time    215570 ns PRE  : Bank = ALL
# at time    215590 ns PRE  : Bank = ALL
# at time    215610 ns AREF : Auto Refresh
# at time    220830 ns PRE  : Bank = ALL
# at time    220850 ns PRE  : Bank = ALL
# at time    220870 ns PRE  : Bank = ALL
# at time    220890 ns ACT  : Bank = 0 Row =    0
# at time    220990 ns WRITE: Bank = 0 Row =    0, Col =  16, Data =    17, Dqm = 0000
# at time    221010 ns WRITE: Bank = 0 Row =    0, Col =  17, Data =    18, Dqm = 0000
# at time    221030 ns WRITE: Bank = 0 Row =    0, Col =  18, Data =    19, Dqm = 0000
# at time    221050 ns WRITE: Bank = 0 Row =    0, Col =  19, Data =    20, Dqm = 0000
# at time    221070 ns WRITE: Bank = 0 Row =    0, Col =  20, Data =    21, Dqm = 0000
# at time    221090 ns WRITE: Bank = 0 Row =    0, Col =  21, Data =    22, Dqm = 0000
# at time    221110 ns WRITE: Bank = 0 Row =    0, Col =  22, Data =    23, Dqm = 0000
# at time    221130 ns WRITE: Bank = 0 Row =    0, Col =  23, Data =    24, Dqm = 0000
# at time    221150 ns WRITE: Bank = 0 Row =    0, Col =  24, Data =    25, Dqm = 0000
# at time    221170 ns WRITE: Bank = 0 Row =    0, Col =  25, Data =    26, Dqm = 0000
# at time    221190 ns WRITE: Bank = 0 Row =    0, Col =  26, Data =    27, Dqm = 0000
# at time    221210 ns WRITE: Bank = 0 Row =    0, Col =  27, Data =    28, Dqm = 0000
# at time    221230 ns WRITE: Bank = 0 Row =    0, Col =  28, Data =    29, Dqm = 0000
# at time    221250 ns WRITE: Bank = 0 Row =    0, Col =  29, Data =    30, Dqm = 0000
# at time    221270 ns WRITE: Bank = 0 Row =    0, Col =  30, Data =    31, Dqm = 0000
# at time    221290 ns WRITE: Bank = 0 Row =    0, Col =  31, Data =    32, Dqm = 0000
# at time    221310 ns BST  : Burst Terminate
# at time    221330 ns BST  : Burst Terminate
# at time    221350 ns PRE  : Bank = ALL
# at time    230570 ns PRE  : Bank = ALL
# at time    230590 ns PRE  : Bank = ALL
# at time    230610 ns AREF : Auto Refresh
# at time    240850 ns PRE  : Bank = ALL
# at time    240870 ns PRE  : Bank = ALL
# at time    240890 ns PRE  : Bank = ALL
# at time    240910 ns ACT  : Bank = 0 Row =    0
# at time    241010 ns WRITE: Bank = 0 Row =    0, Col =  32, Data =    33, Dqm = 0000
# at time    241030 ns WRITE: Bank = 0 Row =    0, Col =  33, Data =    34, Dqm = 0000
# at time    241050 ns WRITE: Bank = 0 Row =    0, Col =  34, Data =    35, Dqm = 0000
# at time    241070 ns WRITE: Bank = 0 Row =    0, Col =  35, Data =    36, Dqm = 0000
# at time    241090 ns WRITE: Bank = 0 Row =    0, Col =  36, Data =    37, Dqm = 0000
# at time    241110 ns WRITE: Bank = 0 Row =    0, Col =  37, Data =    38, Dqm = 0000
# at time    241130 ns WRITE: Bank = 0 Row =    0, Col =  38, Data =    39, Dqm = 0000
# at time    241150 ns WRITE: Bank = 0 Row =    0, Col =  39, Data =    40, Dqm = 0000
# at time    241170 ns WRITE: Bank = 0 Row =    0, Col =  40, Data =    41, Dqm = 0000
# at time    241190 ns WRITE: Bank = 0 Row =    0, Col =  41, Data =    42, Dqm = 0000
# at time    241210 ns WRITE: Bank = 0 Row =    0, Col =  42, Data =    43, Dqm = 0000
# at time    241230 ns WRITE: Bank = 0 Row =    0, Col =  43, Data =    44, Dqm = 0000
# at time    241250 ns WRITE: Bank = 0 Row =    0, Col =  44, Data =    45, Dqm = 0000
# at time    241270 ns WRITE: Bank = 0 Row =    0, Col =  45, Data =    46, Dqm = 0000
# at time    241290 ns WRITE: Bank = 0 Row =    0, Col =  46, Data =    47, Dqm = 0000
# at time    241310 ns WRITE: Bank = 0 Row =    0, Col =  47, Data =    48, Dqm = 0000
# at time    241330 ns BST  : Burst Terminate
# at time    241350 ns BST  : Burst Terminate
# at time    241370 ns PRE  : Bank = ALL
# at time    245570 ns PRE  : Bank = ALL
# at time    245590 ns PRE  : Bank = ALL
# at time    245610 ns AREF : Auto Refresh
# at time    250710 ns ACT  : Bank = 0 Row =    0
# at time    250857 ns READ : Bank = 0 Row =    0, Col =  16, Data =    17, Dqm = 0000
# at time    250877 ns READ : Bank = 0 Row =    0, Col =  17, Data =    18, Dqm = 0000
# at time    250897 ns READ : Bank = 0 Row =    0, Col =  18, Data =    19, Dqm = 0000
# at time    250917 ns READ : Bank = 0 Row =    0, Col =  19, Data =    20, Dqm = 0000
# at time    250937 ns READ : Bank = 0 Row =    0, Col =  20, Data =    21, Dqm = 0000
# at time    250957 ns READ : Bank = 0 Row =    0, Col =  21, Data =    22, Dqm = 0000
# at time    250977 ns READ : Bank = 0 Row =    0, Col =  22, Data =    23, Dqm = 0000
# at time    250997 ns READ : Bank = 0 Row =    0, Col =  23, Data =    24, Dqm = 0000
# at time    251017 ns READ : Bank = 0 Row =    0, Col =  24, Data =    25, Dqm = 0000
# at time    251037 ns READ : Bank = 0 Row =    0, Col =  25, Data =    26, Dqm = 0000
# at time    251057 ns READ : Bank = 0 Row =    0, Col =  26, Data =    27, Dqm = 0000
# at time    251077 ns READ : Bank = 0 Row =    0, Col =  27, Data =    28, Dqm = 0000
# at time    251097 ns READ : Bank = 0 Row =    0, Col =  28, Data =    29, Dqm = 0000
# at time    251117 ns READ : Bank = 0 Row =    0, Col =  29, Data =    30, Dqm = 0000
# at time    251130 ns BST  : Burst Terminate
# at time    251137 ns READ : Bank = 0 Row =    0, Col =  30, Data =    31, Dqm = 0000
# at time    251157 ns READ : Bank = 0 Row =    0, Col =  31, Data =    32, Dqm = 0000
# at time    251210 ns BST  : Burst Terminate
# at time    251230 ns PRE  : Bank = ALL
# at time    260570 ns PRE  : Bank = ALL
# at time    260590 ns PRE  : Bank = ALL
# at time    260610 ns AREF : Auto Refresh
# at time    260870 ns PRE  : Bank = ALL
# at time    260890 ns PRE  : Bank = ALL
# at time    260910 ns PRE  : Bank = ALL
# at time    260930 ns ACT  : Bank = 0 Row =    0
# at time    261030 ns WRITE: Bank = 0 Row =    0, Col =  48, Data =    49, Dqm = 0000
# at time    261050 ns WRITE: Bank = 0 Row =    0, Col =  49, Data =    50, Dqm = 0000
# at time    261070 ns WRITE: Bank = 0 Row =    0, Col =  50, Data =    51, Dqm = 0000
# at time    261090 ns WRITE: Bank = 0 Row =    0, Col =  51, Data =    52, Dqm = 0000
# at time    261110 ns WRITE: Bank = 0 Row =    0, Col =  52, Data =    53, Dqm = 0000
# at time    261130 ns WRITE: Bank = 0 Row =    0, Col =  53, Data =    54, Dqm = 0000
# at time    261150 ns WRITE: Bank = 0 Row =    0, Col =  54, Data =    55, Dqm = 0000
# at time    261170 ns WRITE: Bank = 0 Row =    0, Col =  55, Data =    56, Dqm = 0000
# at time    261190 ns WRITE: Bank = 0 Row =    0, Col =  56, Data =    57, Dqm = 0000
# at time    261210 ns WRITE: Bank = 0 Row =    0, Col =  57, Data =    58, Dqm = 0000
# at time    261230 ns WRITE: Bank = 0 Row =    0, Col =  58, Data =    59, Dqm = 0000
# at time    261250 ns WRITE: Bank = 0 Row =    0, Col =  59, Data =    60, Dqm = 0000
# at time    261270 ns WRITE: Bank = 0 Row =    0, Col =  60, Data =    61, Dqm = 0000
# at time    261290 ns WRITE: Bank = 0 Row =    0, Col =  61, Data =    62, Dqm = 0000
# at time    261310 ns WRITE: Bank = 0 Row =    0, Col =  62, Data =    63, Dqm = 0000
# at time    261330 ns WRITE: Bank = 0 Row =    0, Col =  63, Data =    64, Dqm = 0000
# at time    261350 ns BST  : Burst Terminate
# at time    261370 ns BST  : Burst Terminate
# at time    261390 ns PRE  : Bank = ALL
# at time    275570 ns PRE  : Bank = ALL
# at time    275590 ns PRE  : Bank = ALL
# at time    275610 ns AREF : Auto Refresh
# at time    280890 ns PRE  : Bank = ALL
# at time    280910 ns PRE  : Bank = ALL
# at time    280930 ns PRE  : Bank = ALL
# at time    280950 ns ACT  : Bank = 0 Row =    0
# at time    281050 ns WRITE: Bank = 0 Row =    0, Col =  64, Data =    65, Dqm = 0000
# at time    281070 ns WRITE: Bank = 0 Row =    0, Col =  65, Data =    66, Dqm = 0000
# at time    281090 ns WRITE: Bank = 0 Row =    0, Col =  66, Data =    67, Dqm = 0000
# at time    281110 ns WRITE: Bank = 0 Row =    0, Col =  67, Data =    68, Dqm = 0000
# at time    281130 ns WRITE: Bank = 0 Row =    0, Col =  68, Data =    69, Dqm = 0000
# at time    281150 ns WRITE: Bank = 0 Row =    0, Col =  69, Data =    70, Dqm = 0000
# at time    281170 ns WRITE: Bank = 0 Row =    0, Col =  70, Data =    71, Dqm = 0000
# at time    281190 ns WRITE: Bank = 0 Row =    0, Col =  71, Data =    72, Dqm = 0000
# at time    281210 ns WRITE: Bank = 0 Row =    0, Col =  72, Data =    73, Dqm = 0000
# at time    281230 ns WRITE: Bank = 0 Row =    0, Col =  73, Data =    74, Dqm = 0000
# at time    281250 ns WRITE: Bank = 0 Row =    0, Col =  74, Data =    75, Dqm = 0000
# at time    281270 ns WRITE: Bank = 0 Row =    0, Col =  75, Data =    76, Dqm = 0000
# at time    281290 ns WRITE: Bank = 0 Row =    0, Col =  76, Data =    77, Dqm = 0000
# at time    281310 ns WRITE: Bank = 0 Row =    0, Col =  77, Data =    78, Dqm = 0000
# at time    281330 ns WRITE: Bank = 0 Row =    0, Col =  78, Data =    79, Dqm = 0000
# at time    281350 ns WRITE: Bank = 0 Row =    0, Col =  79, Data =    80, Dqm = 0000
# at time    281370 ns BST  : Burst Terminate
# at time    281390 ns BST  : Burst Terminate
# at time    281410 ns PRE  : Bank = ALL
# at time    290570 ns PRE  : Bank = ALL
# at time    290590 ns PRE  : Bank = ALL
# at time    290610 ns AREF : Auto Refresh
run
# at time    300910 ns PRE  : Bank = ALL
# at time    300930 ns PRE  : Bank = ALL
# at time    300950 ns PRE  : Bank = ALL
# at time    300970 ns ACT  : Bank = 0 Row =    0
# at time    301070 ns WRITE: Bank = 0 Row =    0, Col =  80, Data =    81, Dqm = 0000
# at time    301090 ns WRITE: Bank = 0 Row =    0, Col =  81, Data =    82, Dqm = 0000
# at time    301110 ns WRITE: Bank = 0 Row =    0, Col =  82, Data =    83, Dqm = 0000
# at time    301130 ns WRITE: Bank = 0 Row =    0, Col =  83, Data =    84, Dqm = 0000
# at time    301150 ns WRITE: Bank = 0 Row =    0, Col =  84, Data =    85, Dqm = 0000
# at time    301170 ns WRITE: Bank = 0 Row =    0, Col =  85, Data =    86, Dqm = 0000
# at time    301190 ns WRITE: Bank = 0 Row =    0, Col =  86, Data =    87, Dqm = 0000
# at time    301210 ns WRITE: Bank = 0 Row =    0, Col =  87, Data =    88, Dqm = 0000
# at time    301230 ns WRITE: Bank = 0 Row =    0, Col =  88, Data =    89, Dqm = 0000
# at time    301250 ns WRITE: Bank = 0 Row =    0, Col =  89, Data =    90, Dqm = 0000
# at time    301270 ns WRITE: Bank = 0 Row =    0, Col =  90, Data =    91, Dqm = 0000
# at time    301290 ns WRITE: Bank = 0 Row =    0, Col =  91, Data =    92, Dqm = 0000
# at time    301310 ns WRITE: Bank = 0 Row =    0, Col =  92, Data =    93, Dqm = 0000
# at time    301330 ns WRITE: Bank = 0 Row =    0, Col =  93, Data =    94, Dqm = 0000
# at time    301350 ns WRITE: Bank = 0 Row =    0, Col =  94, Data =    95, Dqm = 0000
# at time    301370 ns WRITE: Bank = 0 Row =    0, Col =  95, Data =    96, Dqm = 0000
# at time    301390 ns BST  : Burst Terminate
# at time    301410 ns BST  : Burst Terminate
# at time    301430 ns PRE  : Bank = ALL
# at time    305570 ns PRE  : Bank = ALL
# at time    305590 ns PRE  : Bank = ALL
# at time    305610 ns AREF : Auto Refresh
# at time    320570 ns PRE  : Bank = ALL
# at time    320590 ns PRE  : Bank = ALL
# at time    320610 ns AREF : Auto Refresh
# at time    320930 ns PRE  : Bank = ALL
# at time    320950 ns PRE  : Bank = ALL
# at time    320970 ns PRE  : Bank = ALL
# at time    320990 ns ACT  : Bank = 0 Row =    0
# at time    321090 ns WRITE: Bank = 0 Row =    0, Col =  96, Data =    97, Dqm = 0000
# at time    321110 ns WRITE: Bank = 0 Row =    0, Col =  97, Data =    98, Dqm = 0000
# at time    321130 ns WRITE: Bank = 0 Row =    0, Col =  98, Data =    99, Dqm = 0000
# at time    321150 ns WRITE: Bank = 0 Row =    0, Col =  99, Data =   100, Dqm = 0000
# at time    321170 ns WRITE: Bank = 0 Row =    0, Col = 100, Data =   101, Dqm = 0000
# at time    321190 ns WRITE: Bank = 0 Row =    0, Col = 101, Data =   102, Dqm = 0000
# at time    321210 ns WRITE: Bank = 0 Row =    0, Col = 102, Data =   103, Dqm = 0000
# at time    321230 ns WRITE: Bank = 0 Row =    0, Col = 103, Data =   104, Dqm = 0000
# at time    321250 ns WRITE: Bank = 0 Row =    0, Col = 104, Data =   105, Dqm = 0000
# at time    321270 ns WRITE: Bank = 0 Row =    0, Col = 105, Data =   106, Dqm = 0000
# at time    321290 ns WRITE: Bank = 0 Row =    0, Col = 106, Data =   107, Dqm = 0000
# at time    321310 ns WRITE: Bank = 0 Row =    0, Col = 107, Data =   108, Dqm = 0000
# at time    321330 ns WRITE: Bank = 0 Row =    0, Col = 108, Data =   109, Dqm = 0000
# at time    321350 ns WRITE: Bank = 0 Row =    0, Col = 109, Data =   110, Dqm = 0000
# at time    321370 ns WRITE: Bank = 0 Row =    0, Col = 110, Data =   111, Dqm = 0000
# at time    321390 ns WRITE: Bank = 0 Row =    0, Col = 111, Data =   112, Dqm = 0000
# at time    321410 ns BST  : Burst Terminate
# at time    321430 ns BST  : Burst Terminate
# at time    321450 ns PRE  : Bank = ALL
# at time    335570 ns PRE  : Bank = ALL
# at time    335590 ns PRE  : Bank = ALL
# at time    335610 ns AREF : Auto Refresh
# at time    340950 ns PRE  : Bank = ALL
# at time    340970 ns PRE  : Bank = ALL
# at time    340990 ns PRE  : Bank = ALL
# at time    341010 ns ACT  : Bank = 0 Row =    0
# at time    341110 ns WRITE: Bank = 0 Row =    0, Col = 112, Data =   113, Dqm = 0000
# at time    341130 ns WRITE: Bank = 0 Row =    0, Col = 113, Data =   114, Dqm = 0000
# at time    341150 ns WRITE: Bank = 0 Row =    0, Col = 114, Data =   115, Dqm = 0000
# at time    341170 ns WRITE: Bank = 0 Row =    0, Col = 115, Data =   116, Dqm = 0000
# at time    341190 ns WRITE: Bank = 0 Row =    0, Col = 116, Data =   117, Dqm = 0000
# at time    341210 ns WRITE: Bank = 0 Row =    0, Col = 117, Data =   118, Dqm = 0000
# at time    341230 ns WRITE: Bank = 0 Row =    0, Col = 118, Data =   119, Dqm = 0000
# at time    341250 ns WRITE: Bank = 0 Row =    0, Col = 119, Data =   120, Dqm = 0000
# at time    341270 ns WRITE: Bank = 0 Row =    0, Col = 120, Data =   121, Dqm = 0000
# at time    341290 ns WRITE: Bank = 0 Row =    0, Col = 121, Data =   122, Dqm = 0000
# at time    341310 ns WRITE: Bank = 0 Row =    0, Col = 122, Data =   123, Dqm = 0000
# at time    341330 ns WRITE: Bank = 0 Row =    0, Col = 123, Data =   124, Dqm = 0000
# at time    341350 ns WRITE: Bank = 0 Row =    0, Col = 124, Data =   125, Dqm = 0000
# at time    341370 ns WRITE: Bank = 0 Row =    0, Col = 125, Data =   126, Dqm = 0000
# at time    341390 ns WRITE: Bank = 0 Row =    0, Col = 126, Data =   127, Dqm = 0000
# at time    341410 ns WRITE: Bank = 0 Row =    0, Col = 127, Data =   128, Dqm = 0000
# at time    341430 ns BST  : Burst Terminate
# at time    341450 ns BST  : Burst Terminate
# at time    341470 ns PRE  : Bank = ALL
# at time    350570 ns PRE  : Bank = ALL
# at time    350590 ns PRE  : Bank = ALL
# at time    350610 ns AREF : Auto Refresh
# at time    360970 ns PRE  : Bank = ALL
# at time    360990 ns PRE  : Bank = ALL
# at time    361010 ns PRE  : Bank = ALL
# at time    361030 ns ACT  : Bank = 0 Row =    0
# at time    361130 ns WRITE: Bank = 0 Row =    0, Col = 128, Data =   129, Dqm = 0000
# at time    361150 ns WRITE: Bank = 0 Row =    0, Col = 129, Data =   130, Dqm = 0000
# at time    361170 ns WRITE: Bank = 0 Row =    0, Col = 130, Data =   131, Dqm = 0000
# at time    361190 ns WRITE: Bank = 0 Row =    0, Col = 131, Data =   132, Dqm = 0000
# at time    361210 ns WRITE: Bank = 0 Row =    0, Col = 132, Data =   133, Dqm = 0000
# at time    361230 ns WRITE: Bank = 0 Row =    0, Col = 133, Data =   134, Dqm = 0000
# at time    361250 ns WRITE: Bank = 0 Row =    0, Col = 134, Data =   135, Dqm = 0000
# at time    361270 ns WRITE: Bank = 0 Row =    0, Col = 135, Data =   136, Dqm = 0000
# at time    361290 ns WRITE: Bank = 0 Row =    0, Col = 136, Data =   137, Dqm = 0000
# at time    361310 ns WRITE: Bank = 0 Row =    0, Col = 137, Data =   138, Dqm = 0000
# at time    361330 ns WRITE: Bank = 0 Row =    0, Col = 138, Data =   139, Dqm = 0000
# at time    361350 ns WRITE: Bank = 0 Row =    0, Col = 139, Data =   140, Dqm = 0000
# at time    361370 ns WRITE: Bank = 0 Row =    0, Col = 140, Data =   141, Dqm = 0000
# at time    361390 ns WRITE: Bank = 0 Row =    0, Col = 141, Data =   142, Dqm = 0000
# at time    361410 ns WRITE: Bank = 0 Row =    0, Col = 142, Data =   143, Dqm = 0000
# at time    361430 ns WRITE: Bank = 0 Row =    0, Col = 143, Data =   144, Dqm = 0000
# at time    361450 ns BST  : Burst Terminate
# at time    361470 ns BST  : Burst Terminate
# at time    361490 ns PRE  : Bank = ALL
# at time    365570 ns PRE  : Bank = ALL
# at time    365590 ns PRE  : Bank = ALL
# at time    365610 ns AREF : Auto Refresh
# at time    380570 ns PRE  : Bank = ALL
# at time    380590 ns PRE  : Bank = ALL
# at time    380610 ns AREF : Auto Refresh
# at time    380990 ns PRE  : Bank = ALL
# at time    381010 ns PRE  : Bank = ALL
# at time    381030 ns PRE  : Bank = ALL
# at time    381050 ns ACT  : Bank = 0 Row =    0
# at time    381150 ns WRITE: Bank = 0 Row =    0, Col = 144, Data =   145, Dqm = 0000
# at time    381170 ns WRITE: Bank = 0 Row =    0, Col = 145, Data =   146, Dqm = 0000
# at time    381190 ns WRITE: Bank = 0 Row =    0, Col = 146, Data =   147, Dqm = 0000
# at time    381210 ns WRITE: Bank = 0 Row =    0, Col = 147, Data =   148, Dqm = 0000
# at time    381230 ns WRITE: Bank = 0 Row =    0, Col = 148, Data =   149, Dqm = 0000
# at time    381250 ns WRITE: Bank = 0 Row =    0, Col = 149, Data =   150, Dqm = 0000
# at time    381270 ns WRITE: Bank = 0 Row =    0, Col = 150, Data =   151, Dqm = 0000
# at time    381290 ns WRITE: Bank = 0 Row =    0, Col = 151, Data =   152, Dqm = 0000
# at time    381310 ns WRITE: Bank = 0 Row =    0, Col = 152, Data =   153, Dqm = 0000
# at time    381330 ns WRITE: Bank = 0 Row =    0, Col = 153, Data =   154, Dqm = 0000
# at time    381350 ns WRITE: Bank = 0 Row =    0, Col = 154, Data =   155, Dqm = 0000
# at time    381370 ns WRITE: Bank = 0 Row =    0, Col = 155, Data =   156, Dqm = 0000
# at time    381390 ns WRITE: Bank = 0 Row =    0, Col = 156, Data =   157, Dqm = 0000
# at time    381410 ns WRITE: Bank = 0 Row =    0, Col = 157, Data =   158, Dqm = 0000
# at time    381430 ns WRITE: Bank = 0 Row =    0, Col = 158, Data =   159, Dqm = 0000
# at time    381450 ns WRITE: Bank = 0 Row =    0, Col = 159, Data =   160, Dqm = 0000
# at time    381470 ns BST  : Burst Terminate
# at time    381490 ns BST  : Burst Terminate
# at time    381510 ns PRE  : Bank = ALL
# at time    395570 ns PRE  : Bank = ALL
# at time    395590 ns PRE  : Bank = ALL
# at time    395610 ns AREF : Auto Refresh
# at time    401010 ns PRE  : Bank = ALL
# at time    401030 ns PRE  : Bank = ALL
# at time    401050 ns PRE  : Bank = ALL
# at time    401070 ns ACT  : Bank = 0 Row =    0
# at time    401170 ns WRITE: Bank = 0 Row =    0, Col = 160, Data =   161, Dqm = 0000
# at time    401190 ns WRITE: Bank = 0 Row =    0, Col = 161, Data =   162, Dqm = 0000
# at time    401210 ns WRITE: Bank = 0 Row =    0, Col = 162, Data =   163, Dqm = 0000
# at time    401230 ns WRITE: Bank = 0 Row =    0, Col = 163, Data =   164, Dqm = 0000
# at time    401250 ns WRITE: Bank = 0 Row =    0, Col = 164, Data =   165, Dqm = 0000
# at time    401270 ns WRITE: Bank = 0 Row =    0, Col = 165, Data =   166, Dqm = 0000
# at time    401290 ns WRITE: Bank = 0 Row =    0, Col = 166, Data =   167, Dqm = 0000
# at time    401310 ns WRITE: Bank = 0 Row =    0, Col = 167, Data =   168, Dqm = 0000
# at time    401330 ns WRITE: Bank = 0 Row =    0, Col = 168, Data =   169, Dqm = 0000
# at time    401350 ns WRITE: Bank = 0 Row =    0, Col = 169, Data =   170, Dqm = 0000
# at time    401370 ns WRITE: Bank = 0 Row =    0, Col = 170, Data =   171, Dqm = 0000
# at time    401390 ns WRITE: Bank = 0 Row =    0, Col = 171, Data =   172, Dqm = 0000
# at time    401410 ns WRITE: Bank = 0 Row =    0, Col = 172, Data =   173, Dqm = 0000
# at time    401430 ns WRITE: Bank = 0 Row =    0, Col = 173, Data =   174, Dqm = 0000
# at time    401450 ns WRITE: Bank = 0 Row =    0, Col = 174, Data =   175, Dqm = 0000
# at time    401470 ns WRITE: Bank = 0 Row =    0, Col = 175, Data =   176, Dqm = 0000
# at time    401490 ns BST  : Burst Terminate
# at time    401510 ns BST  : Burst Terminate
# at time    401530 ns PRE  : Bank = ALL
# at time    410570 ns PRE  : Bank = ALL
# at time    410590 ns PRE  : Bank = ALL
# at time    410610 ns AREF : Auto Refresh
# at time    421030 ns PRE  : Bank = ALL
# at time    421050 ns PRE  : Bank = ALL
# at time    421070 ns PRE  : Bank = ALL
# at time    421090 ns ACT  : Bank = 0 Row =    0
# at time    421190 ns WRITE: Bank = 0 Row =    0, Col = 176, Data =   177, Dqm = 0000
# at time    421210 ns WRITE: Bank = 0 Row =    0, Col = 177, Data =   178, Dqm = 0000
# at time    421230 ns WRITE: Bank = 0 Row =    0, Col = 178, Data =   179, Dqm = 0000
# at time    421250 ns WRITE: Bank = 0 Row =    0, Col = 179, Data =   180, Dqm = 0000
# at time    421270 ns WRITE: Bank = 0 Row =    0, Col = 180, Data =   181, Dqm = 0000
# at time    421290 ns WRITE: Bank = 0 Row =    0, Col = 181, Data =   182, Dqm = 0000
# at time    421310 ns WRITE: Bank = 0 Row =    0, Col = 182, Data =   183, Dqm = 0000
# at time    421330 ns WRITE: Bank = 0 Row =    0, Col = 183, Data =   184, Dqm = 0000
# at time    421350 ns WRITE: Bank = 0 Row =    0, Col = 184, Data =   185, Dqm = 0000
# at time    421370 ns WRITE: Bank = 0 Row =    0, Col = 185, Data =   186, Dqm = 0000
# at time    421390 ns WRITE: Bank = 0 Row =    0, Col = 186, Data =   187, Dqm = 0000
# at time    421410 ns WRITE: Bank = 0 Row =    0, Col = 187, Data =   188, Dqm = 0000
# at time    421430 ns WRITE: Bank = 0 Row =    0, Col = 188, Data =   189, Dqm = 0000
# at time    421450 ns WRITE: Bank = 0 Row =    0, Col = 189, Data =   190, Dqm = 0000
# at time    421470 ns WRITE: Bank = 0 Row =    0, Col = 190, Data =   191, Dqm = 0000
# at time    421490 ns WRITE: Bank = 0 Row =    0, Col = 191, Data =   192, Dqm = 0000
# at time    421510 ns BST  : Burst Terminate
# at time    421530 ns BST  : Burst Terminate
# at time    421550 ns PRE  : Bank = ALL
# at time    425570 ns PRE  : Bank = ALL
# at time    425590 ns PRE  : Bank = ALL
# at time    425610 ns AREF : Auto Refresh
# at time    440570 ns PRE  : Bank = ALL
# at time    440590 ns PRE  : Bank = ALL
# at time    440610 ns AREF : Auto Refresh
# at time    441050 ns PRE  : Bank = ALL
# at time    441070 ns PRE  : Bank = ALL
# at time    441090 ns PRE  : Bank = ALL
# at time    441110 ns ACT  : Bank = 0 Row =    0
# at time    441210 ns WRITE: Bank = 0 Row =    0, Col = 192, Data =   193, Dqm = 0000
# at time    441230 ns WRITE: Bank = 0 Row =    0, Col = 193, Data =   194, Dqm = 0000
# at time    441250 ns WRITE: Bank = 0 Row =    0, Col = 194, Data =   195, Dqm = 0000
# at time    441270 ns WRITE: Bank = 0 Row =    0, Col = 195, Data =   196, Dqm = 0000
# at time    441290 ns WRITE: Bank = 0 Row =    0, Col = 196, Data =   197, Dqm = 0000
# at time    441310 ns WRITE: Bank = 0 Row =    0, Col = 197, Data =   198, Dqm = 0000
# at time    441330 ns WRITE: Bank = 0 Row =    0, Col = 198, Data =   199, Dqm = 0000
# at time    441350 ns WRITE: Bank = 0 Row =    0, Col = 199, Data =   200, Dqm = 0000
# at time    441370 ns WRITE: Bank = 0 Row =    0, Col = 200, Data =   201, Dqm = 0000
# at time    441390 ns WRITE: Bank = 0 Row =    0, Col = 201, Data =   202, Dqm = 0000
# at time    441410 ns WRITE: Bank = 0 Row =    0, Col = 202, Data =   203, Dqm = 0000
# at time    441430 ns WRITE: Bank = 0 Row =    0, Col = 203, Data =   204, Dqm = 0000
# at time    441450 ns WRITE: Bank = 0 Row =    0, Col = 204, Data =   205, Dqm = 0000
# at time    441470 ns WRITE: Bank = 0 Row =    0, Col = 205, Data =   206, Dqm = 0000
# at time    441490 ns WRITE: Bank = 0 Row =    0, Col = 206, Data =   207, Dqm = 0000
# at time    441510 ns WRITE: Bank = 0 Row =    0, Col = 207, Data =   208, Dqm = 0000
# at time    441530 ns BST  : Burst Terminate
# at time    441550 ns BST  : Burst Terminate
# at time    441570 ns PRE  : Bank = ALL
# at time    455570 ns PRE  : Bank = ALL
# at time    455590 ns PRE  : Bank = ALL
# at time    455610 ns AREF : Auto Refresh
# at time    461070 ns PRE  : Bank = ALL
# at time    461090 ns PRE  : Bank = ALL
# at time    461110 ns PRE  : Bank = ALL
# at time    461130 ns ACT  : Bank = 0 Row =    0
# at time    461230 ns WRITE: Bank = 0 Row =    0, Col = 208, Data =   209, Dqm = 0000
# at time    461250 ns WRITE: Bank = 0 Row =    0, Col = 209, Data =   210, Dqm = 0000
# at time    461270 ns WRITE: Bank = 0 Row =    0, Col = 210, Data =   211, Dqm = 0000
# at time    461290 ns WRITE: Bank = 0 Row =    0, Col = 211, Data =   212, Dqm = 0000
# at time    461310 ns WRITE: Bank = 0 Row =    0, Col = 212, Data =   213, Dqm = 0000
# at time    461330 ns WRITE: Bank = 0 Row =    0, Col = 213, Data =   214, Dqm = 0000
# at time    461350 ns WRITE: Bank = 0 Row =    0, Col = 214, Data =   215, Dqm = 0000
# at time    461370 ns WRITE: Bank = 0 Row =    0, Col = 215, Data =   216, Dqm = 0000
# at time    461390 ns WRITE: Bank = 0 Row =    0, Col = 216, Data =   217, Dqm = 0000
# at time    461410 ns WRITE: Bank = 0 Row =    0, Col = 217, Data =   218, Dqm = 0000
# at time    461430 ns WRITE: Bank = 0 Row =    0, Col = 218, Data =   219, Dqm = 0000
# at time    461450 ns WRITE: Bank = 0 Row =    0, Col = 219, Data =   220, Dqm = 0000
# at time    461470 ns WRITE: Bank = 0 Row =    0, Col = 220, Data =   221, Dqm = 0000
# at time    461490 ns WRITE: Bank = 0 Row =    0, Col = 221, Data =   222, Dqm = 0000
# at time    461510 ns WRITE: Bank = 0 Row =    0, Col = 222, Data =   223, Dqm = 0000
# at time    461530 ns WRITE: Bank = 0 Row =    0, Col = 223, Data =   224, Dqm = 0000
# at time    461550 ns BST  : Burst Terminate
# at time    461570 ns BST  : Burst Terminate
# at time    461590 ns PRE  : Bank = ALL
# at time    470570 ns PRE  : Bank = ALL
# at time    470590 ns PRE  : Bank = ALL
# at time    470610 ns AREF : Auto Refresh
# at time    481090 ns PRE  : Bank = ALL
# at time    481110 ns PRE  : Bank = ALL
# at time    481130 ns PRE  : Bank = ALL
# at time    481150 ns ACT  : Bank = 0 Row =    0
# at time    481250 ns WRITE: Bank = 0 Row =    0, Col = 224, Data =   225, Dqm = 0000
# at time    481270 ns WRITE: Bank = 0 Row =    0, Col = 225, Data =   226, Dqm = 0000
# at time    481290 ns WRITE: Bank = 0 Row =    0, Col = 226, Data =   227, Dqm = 0000
# at time    481310 ns WRITE: Bank = 0 Row =    0, Col = 227, Data =   228, Dqm = 0000
# at time    481330 ns WRITE: Bank = 0 Row =    0, Col = 228, Data =   229, Dqm = 0000
# at time    481350 ns WRITE: Bank = 0 Row =    0, Col = 229, Data =   230, Dqm = 0000
# at time    481370 ns WRITE: Bank = 0 Row =    0, Col = 230, Data =   231, Dqm = 0000
# at time    481390 ns WRITE: Bank = 0 Row =    0, Col = 231, Data =   232, Dqm = 0000
# at time    481410 ns WRITE: Bank = 0 Row =    0, Col = 232, Data =   233, Dqm = 0000
# at time    481430 ns WRITE: Bank = 0 Row =    0, Col = 233, Data =   234, Dqm = 0000
# at time    481450 ns WRITE: Bank = 0 Row =    0, Col = 234, Data =   235, Dqm = 0000
# at time    481470 ns WRITE: Bank = 0 Row =    0, Col = 235, Data =   236, Dqm = 0000
# at time    481490 ns WRITE: Bank = 0 Row =    0, Col = 236, Data =   237, Dqm = 0000
# at time    481510 ns WRITE: Bank = 0 Row =    0, Col = 237, Data =   238, Dqm = 0000
# at time    481530 ns WRITE: Bank = 0 Row =    0, Col = 238, Data =   239, Dqm = 0000
# at time    481550 ns WRITE: Bank = 0 Row =    0, Col = 239, Data =   240, Dqm = 0000
# at time    481570 ns BST  : Burst Terminate
# at time    481590 ns BST  : Burst Terminate
# at time    481610 ns PRE  : Bank = ALL
# at time    485570 ns PRE  : Bank = ALL
# at time    485590 ns PRE  : Bank = ALL
# at time    485610 ns AREF : Auto Refresh
# at time    500570 ns PRE  : Bank = ALL
# at time    500590 ns PRE  : Bank = ALL
# at time    500610 ns AREF : Auto Refresh
# at time    501110 ns PRE  : Bank = ALL
# at time    501130 ns PRE  : Bank = ALL
# at time    501150 ns PRE  : Bank = ALL
# at time    501170 ns ACT  : Bank = 0 Row =    0
# at time    501270 ns WRITE: Bank = 0 Row =    0, Col = 240, Data =   241, Dqm = 0000
# at time    501290 ns WRITE: Bank = 0 Row =    0, Col = 241, Data =   242, Dqm = 0000
# at time    501310 ns WRITE: Bank = 0 Row =    0, Col = 242, Data =   243, Dqm = 0000
# at time    501330 ns WRITE: Bank = 0 Row =    0, Col = 243, Data =   244, Dqm = 0000
# at time    501350 ns WRITE: Bank = 0 Row =    0, Col = 244, Data =   245, Dqm = 0000
# at time    501370 ns WRITE: Bank = 0 Row =    0, Col = 245, Data =   246, Dqm = 0000
# at time    501390 ns WRITE: Bank = 0 Row =    0, Col = 246, Data =   247, Dqm = 0000
# at time    501410 ns WRITE: Bank = 0 Row =    0, Col = 247, Data =   248, Dqm = 0000
# at time    501430 ns WRITE: Bank = 0 Row =    0, Col = 248, Data =   249, Dqm = 0000
# at time    501450 ns WRITE: Bank = 0 Row =    0, Col = 249, Data =   250, Dqm = 0000
# at time    501470 ns WRITE: Bank = 0 Row =    0, Col = 250, Data =   251, Dqm = 0000
# at time    501490 ns WRITE: Bank = 0 Row =    0, Col = 251, Data =   252, Dqm = 0000
# at time    501510 ns WRITE: Bank = 0 Row =    0, Col = 252, Data =   253, Dqm = 0000
# at time    501530 ns WRITE: Bank = 0 Row =    0, Col = 253, Data =   254, Dqm = 0000
# at time    501550 ns WRITE: Bank = 0 Row =    0, Col = 254, Data =   255, Dqm = 0000
# at time    501570 ns WRITE: Bank = 0 Row =    0, Col = 255, Data =   256, Dqm = 0000
# at time    501590 ns BST  : Burst Terminate
# at time    501610 ns BST  : Burst Terminate
# at time    501630 ns PRE  : Bank = ALL
# at time    515570 ns PRE  : Bank = ALL
# at time    515590 ns PRE  : Bank = ALL
# at time    515610 ns AREF : Auto Refresh
# at time    521130 ns PRE  : Bank = ALL
# at time    521150 ns PRE  : Bank = ALL
# at time    521170 ns PRE  : Bank = ALL
# at time    521190 ns ACT  : Bank = 0 Row =    0
# at time    521290 ns WRITE: Bank = 0 Row =    0, Col = 256, Data =   257, Dqm = 0000
# at time    521310 ns WRITE: Bank = 0 Row =    0, Col = 257, Data =   258, Dqm = 0000
# at time    521330 ns WRITE: Bank = 0 Row =    0, Col = 258, Data =   259, Dqm = 0000
# at time    521350 ns WRITE: Bank = 0 Row =    0, Col = 259, Data =   260, Dqm = 0000
# at time    521370 ns WRITE: Bank = 0 Row =    0, Col = 260, Data =   261, Dqm = 0000
# at time    521390 ns WRITE: Bank = 0 Row =    0, Col = 261, Data =   262, Dqm = 0000
# at time    521410 ns WRITE: Bank = 0 Row =    0, Col = 262, Data =   263, Dqm = 0000
# at time    521430 ns WRITE: Bank = 0 Row =    0, Col = 263, Data =   264, Dqm = 0000
# at time    521450 ns WRITE: Bank = 0 Row =    0, Col = 264, Data =   265, Dqm = 0000
# at time    521470 ns WRITE: Bank = 0 Row =    0, Col = 265, Data =   266, Dqm = 0000
# at time    521490 ns WRITE: Bank = 0 Row =    0, Col = 266, Data =   267, Dqm = 0000
# at time    521510 ns WRITE: Bank = 0 Row =    0, Col = 267, Data =   268, Dqm = 0000
# at time    521530 ns WRITE: Bank = 0 Row =    0, Col = 268, Data =   269, Dqm = 0000
# at time    521550 ns WRITE: Bank = 0 Row =    0, Col = 269, Data =   270, Dqm = 0000
# at time    521570 ns WRITE: Bank = 0 Row =    0, Col = 270, Data =   271, Dqm = 0000
# at time    521590 ns WRITE: Bank = 0 Row =    0, Col = 271, Data =   272, Dqm = 0000
# at time    521610 ns BST  : Burst Terminate
# at time    521630 ns BST  : Burst Terminate
# at time    521650 ns PRE  : Bank = ALL
# at time    530570 ns PRE  : Bank = ALL
# at time    530590 ns PRE  : Bank = ALL
# at time    530610 ns AREF : Auto Refresh
# at time    541150 ns PRE  : Bank = ALL
# at time    541170 ns PRE  : Bank = ALL
# at time    541190 ns PRE  : Bank = ALL
# at time    541210 ns ACT  : Bank = 0 Row =    0
# at time    541310 ns WRITE: Bank = 0 Row =    0, Col = 272, Data =   273, Dqm = 0000
# at time    541330 ns WRITE: Bank = 0 Row =    0, Col = 273, Data =   274, Dqm = 0000
# at time    541350 ns WRITE: Bank = 0 Row =    0, Col = 274, Data =   275, Dqm = 0000
# at time    541370 ns WRITE: Bank = 0 Row =    0, Col = 275, Data =   276, Dqm = 0000
# at time    541390 ns WRITE: Bank = 0 Row =    0, Col = 276, Data =   277, Dqm = 0000
# at time    541410 ns WRITE: Bank = 0 Row =    0, Col = 277, Data =   278, Dqm = 0000
# at time    541430 ns WRITE: Bank = 0 Row =    0, Col = 278, Data =   279, Dqm = 0000
# at time    541450 ns WRITE: Bank = 0 Row =    0, Col = 279, Data =   280, Dqm = 0000
# at time    541470 ns WRITE: Bank = 0 Row =    0, Col = 280, Data =   281, Dqm = 0000
# at time    541490 ns WRITE: Bank = 0 Row =    0, Col = 281, Data =   282, Dqm = 0000
# at time    541510 ns WRITE: Bank = 0 Row =    0, Col = 282, Data =   283, Dqm = 0000
# at time    541530 ns WRITE: Bank = 0 Row =    0, Col = 283, Data =   284, Dqm = 0000
# at time    541550 ns WRITE: Bank = 0 Row =    0, Col = 284, Data =   285, Dqm = 0000
# at time    541570 ns WRITE: Bank = 0 Row =    0, Col = 285, Data =   286, Dqm = 0000
# at time    541590 ns WRITE: Bank = 0 Row =    0, Col = 286, Data =   287, Dqm = 0000
# at time    541610 ns WRITE: Bank = 0 Row =    0, Col = 287, Data =   288, Dqm = 0000
# at time    541630 ns BST  : Burst Terminate
# at time    541650 ns BST  : Burst Terminate
# at time    541670 ns PRE  : Bank = ALL
# at time    545570 ns PRE  : Bank = ALL
# at time    545590 ns PRE  : Bank = ALL
# at time    545610 ns AREF : Auto Refresh
# at time    560570 ns PRE  : Bank = ALL
# at time    560590 ns PRE  : Bank = ALL
# at time    560610 ns AREF : Auto Refresh
# at time    561170 ns PRE  : Bank = ALL
# at time    561190 ns PRE  : Bank = ALL
# at time    561210 ns PRE  : Bank = ALL
# at time    561230 ns ACT  : Bank = 0 Row =    0
# at time    561330 ns WRITE: Bank = 0 Row =    0, Col = 288, Data =   289, Dqm = 0000
# at time    561350 ns WRITE: Bank = 0 Row =    0, Col = 289, Data =   290, Dqm = 0000
# at time    561370 ns WRITE: Bank = 0 Row =    0, Col = 290, Data =   291, Dqm = 0000
# at time    561390 ns WRITE: Bank = 0 Row =    0, Col = 291, Data =   292, Dqm = 0000
# at time    561410 ns WRITE: Bank = 0 Row =    0, Col = 292, Data =   293, Dqm = 0000
# at time    561430 ns WRITE: Bank = 0 Row =    0, Col = 293, Data =   294, Dqm = 0000
# at time    561450 ns WRITE: Bank = 0 Row =    0, Col = 294, Data =   295, Dqm = 0000
# at time    561470 ns WRITE: Bank = 0 Row =    0, Col = 295, Data =   296, Dqm = 0000
# at time    561490 ns WRITE: Bank = 0 Row =    0, Col = 296, Data =   297, Dqm = 0000
# at time    561510 ns WRITE: Bank = 0 Row =    0, Col = 297, Data =   298, Dqm = 0000
# at time    561530 ns WRITE: Bank = 0 Row =    0, Col = 298, Data =   299, Dqm = 0000
# at time    561550 ns WRITE: Bank = 0 Row =    0, Col = 299, Data =   300, Dqm = 0000
# at time    561570 ns WRITE: Bank = 0 Row =    0, Col = 300, Data =   301, Dqm = 0000
# at time    561590 ns WRITE: Bank = 0 Row =    0, Col = 301, Data =   302, Dqm = 0000
# at time    561610 ns WRITE: Bank = 0 Row =    0, Col = 302, Data =   303, Dqm = 0000
# at time    561630 ns WRITE: Bank = 0 Row =    0, Col = 303, Data =   304, Dqm = 0000
# at time    561650 ns BST  : Burst Terminate
# at time    561670 ns BST  : Burst Terminate
# at time    561690 ns PRE  : Bank = ALL
# at time    575570 ns PRE  : Bank = ALL
# at time    575590 ns PRE  : Bank = ALL
# at time    575610 ns AREF : Auto Refresh
# at time    581190 ns PRE  : Bank = ALL
# at time    581210 ns PRE  : Bank = ALL
# at time    581230 ns PRE  : Bank = ALL
# at time    581250 ns ACT  : Bank = 0 Row =    0
# at time    581350 ns WRITE: Bank = 0 Row =    0, Col = 304, Data =   305, Dqm = 0000
# at time    581370 ns WRITE: Bank = 0 Row =    0, Col = 305, Data =   306, Dqm = 0000
# at time    581390 ns WRITE: Bank = 0 Row =    0, Col = 306, Data =   307, Dqm = 0000
# at time    581410 ns WRITE: Bank = 0 Row =    0, Col = 307, Data =   308, Dqm = 0000
# at time    581430 ns WRITE: Bank = 0 Row =    0, Col = 308, Data =   309, Dqm = 0000
# at time    581450 ns WRITE: Bank = 0 Row =    0, Col = 309, Data =   310, Dqm = 0000
# at time    581470 ns WRITE: Bank = 0 Row =    0, Col = 310, Data =   311, Dqm = 0000
# at time    581490 ns WRITE: Bank = 0 Row =    0, Col = 311, Data =   312, Dqm = 0000
# at time    581510 ns WRITE: Bank = 0 Row =    0, Col = 312, Data =   313, Dqm = 0000
# at time    581530 ns WRITE: Bank = 0 Row =    0, Col = 313, Data =   314, Dqm = 0000
# at time    581550 ns WRITE: Bank = 0 Row =    0, Col = 314, Data =   315, Dqm = 0000
# at time    581570 ns WRITE: Bank = 0 Row =    0, Col = 315, Data =   316, Dqm = 0000
# at time    581590 ns WRITE: Bank = 0 Row =    0, Col = 316, Data =   317, Dqm = 0000
# at time    581610 ns WRITE: Bank = 0 Row =    0, Col = 317, Data =   318, Dqm = 0000
# at time    581630 ns WRITE: Bank = 0 Row =    0, Col = 318, Data =   319, Dqm = 0000
# at time    581650 ns WRITE: Bank = 0 Row =    0, Col = 319, Data =   320, Dqm = 0000
# at time    581670 ns BST  : Burst Terminate
# at time    581690 ns BST  : Burst Terminate
# at time    581710 ns PRE  : Bank = ALL
# at time    590570 ns PRE  : Bank = ALL
# at time    590590 ns PRE  : Bank = ALL
# at time    590610 ns AREF : Auto Refresh
run
# at time    601210 ns PRE  : Bank = ALL
# at time    601230 ns PRE  : Bank = ALL
# at time    601250 ns PRE  : Bank = ALL
# at time    601270 ns ACT  : Bank = 0 Row =    0
# at time    601370 ns WRITE: Bank = 0 Row =    0, Col = 320, Data =   321, Dqm = 0000
# at time    601390 ns WRITE: Bank = 0 Row =    0, Col = 321, Data =   322, Dqm = 0000
# at time    601410 ns WRITE: Bank = 0 Row =    0, Col = 322, Data =   323, Dqm = 0000
# at time    601430 ns WRITE: Bank = 0 Row =    0, Col = 323, Data =   324, Dqm = 0000
# at time    601450 ns WRITE: Bank = 0 Row =    0, Col = 324, Data =   325, Dqm = 0000
# at time    601470 ns WRITE: Bank = 0 Row =    0, Col = 325, Data =   326, Dqm = 0000
# at time    601490 ns WRITE: Bank = 0 Row =    0, Col = 326, Data =   327, Dqm = 0000
# at time    601510 ns WRITE: Bank = 0 Row =    0, Col = 327, Data =   328, Dqm = 0000
# at time    601530 ns WRITE: Bank = 0 Row =    0, Col = 328, Data =   329, Dqm = 0000
# at time    601550 ns WRITE: Bank = 0 Row =    0, Col = 329, Data =   330, Dqm = 0000
# at time    601570 ns WRITE: Bank = 0 Row =    0, Col = 330, Data =   331, Dqm = 0000
# at time    601590 ns WRITE: Bank = 0 Row =    0, Col = 331, Data =   332, Dqm = 0000
# at time    601610 ns WRITE: Bank = 0 Row =    0, Col = 332, Data =   333, Dqm = 0000
# at time    601630 ns WRITE: Bank = 0 Row =    0, Col = 333, Data =   334, Dqm = 0000
# at time    601650 ns WRITE: Bank = 0 Row =    0, Col = 334, Data =   335, Dqm = 0000
# at time    601670 ns WRITE: Bank = 0 Row =    0, Col = 335, Data =   336, Dqm = 0000
# at time    601690 ns BST  : Burst Terminate
# at time    601710 ns BST  : Burst Terminate
# at time    601730 ns PRE  : Bank = ALL
# at time    605570 ns PRE  : Bank = ALL
# at time    605590 ns PRE  : Bank = ALL
# at time    605610 ns AREF : Auto Refresh
# at time    620570 ns PRE  : Bank = ALL
# at time    620590 ns PRE  : Bank = ALL
# at time    620610 ns AREF : Auto Refresh
# at time    621230 ns PRE  : Bank = ALL
# at time    621250 ns PRE  : Bank = ALL
# at time    621270 ns PRE  : Bank = ALL
# at time    621290 ns ACT  : Bank = 0 Row =    0
# at time    621390 ns WRITE: Bank = 0 Row =    0, Col = 336, Data =   337, Dqm = 0000
# at time    621410 ns WRITE: Bank = 0 Row =    0, Col = 337, Data =   338, Dqm = 0000
# at time    621430 ns WRITE: Bank = 0 Row =    0, Col = 338, Data =   339, Dqm = 0000
# at time    621450 ns WRITE: Bank = 0 Row =    0, Col = 339, Data =   340, Dqm = 0000
# at time    621470 ns WRITE: Bank = 0 Row =    0, Col = 340, Data =   341, Dqm = 0000
# at time    621490 ns WRITE: Bank = 0 Row =    0, Col = 341, Data =   342, Dqm = 0000
# at time    621510 ns WRITE: Bank = 0 Row =    0, Col = 342, Data =   343, Dqm = 0000
# at time    621530 ns WRITE: Bank = 0 Row =    0, Col = 343, Data =   344, Dqm = 0000
# at time    621550 ns WRITE: Bank = 0 Row =    0, Col = 344, Data =   345, Dqm = 0000
# at time    621570 ns WRITE: Bank = 0 Row =    0, Col = 345, Data =   346, Dqm = 0000
# at time    621590 ns WRITE: Bank = 0 Row =    0, Col = 346, Data =   347, Dqm = 0000
# at time    621610 ns WRITE: Bank = 0 Row =    0, Col = 347, Data =   348, Dqm = 0000
# at time    621630 ns WRITE: Bank = 0 Row =    0, Col = 348, Data =   349, Dqm = 0000
# at time    621650 ns WRITE: Bank = 0 Row =    0, Col = 349, Data =   350, Dqm = 0000
# at time    621670 ns WRITE: Bank = 0 Row =    0, Col = 350, Data =   351, Dqm = 0000
# at time    621690 ns WRITE: Bank = 0 Row =    0, Col = 351, Data =   352, Dqm = 0000
# at time    621710 ns BST  : Burst Terminate
# at time    621730 ns BST  : Burst Terminate
# at time    621750 ns PRE  : Bank = ALL
# at time    635570 ns PRE  : Bank = ALL
# at time    635590 ns PRE  : Bank = ALL
# at time    635610 ns AREF : Auto Refresh
# at time    641250 ns PRE  : Bank = ALL
# at time    641270 ns PRE  : Bank = ALL
# at time    641290 ns PRE  : Bank = ALL
# at time    641310 ns ACT  : Bank = 0 Row =    0
# at time    641410 ns WRITE: Bank = 0 Row =    0, Col = 352, Data =   353, Dqm = 0000
# at time    641430 ns WRITE: Bank = 0 Row =    0, Col = 353, Data =   354, Dqm = 0000
# at time    641450 ns WRITE: Bank = 0 Row =    0, Col = 354, Data =   355, Dqm = 0000
# at time    641470 ns WRITE: Bank = 0 Row =    0, Col = 355, Data =   356, Dqm = 0000
# at time    641490 ns WRITE: Bank = 0 Row =    0, Col = 356, Data =   357, Dqm = 0000
# at time    641510 ns WRITE: Bank = 0 Row =    0, Col = 357, Data =   358, Dqm = 0000
# at time    641530 ns WRITE: Bank = 0 Row =    0, Col = 358, Data =   359, Dqm = 0000
# at time    641550 ns WRITE: Bank = 0 Row =    0, Col = 359, Data =   360, Dqm = 0000
# at time    641570 ns WRITE: Bank = 0 Row =    0, Col = 360, Data =   361, Dqm = 0000
# at time    641590 ns WRITE: Bank = 0 Row =    0, Col = 361, Data =   362, Dqm = 0000
# at time    641610 ns WRITE: Bank = 0 Row =    0, Col = 362, Data =   363, Dqm = 0000
# at time    641630 ns WRITE: Bank = 0 Row =    0, Col = 363, Data =   364, Dqm = 0000
# at time    641650 ns WRITE: Bank = 0 Row =    0, Col = 364, Data =   365, Dqm = 0000
# at time    641670 ns WRITE: Bank = 0 Row =    0, Col = 365, Data =   366, Dqm = 0000
# at time    641690 ns WRITE: Bank = 0 Row =    0, Col = 366, Data =   367, Dqm = 0000
# at time    641710 ns WRITE: Bank = 0 Row =    0, Col = 367, Data =   368, Dqm = 0000
# at time    641730 ns BST  : Burst Terminate
# at time    641750 ns BST  : Burst Terminate
# at time    641770 ns PRE  : Bank = ALL
# at time    650570 ns PRE  : Bank = ALL
# at time    650590 ns PRE  : Bank = ALL
# at time    650610 ns AREF : Auto Refresh
# at time    661270 ns PRE  : Bank = ALL
# at time    661290 ns PRE  : Bank = ALL
# at time    661310 ns PRE  : Bank = ALL
# at time    661330 ns ACT  : Bank = 0 Row =    0
# at time    661430 ns WRITE: Bank = 0 Row =    0, Col = 368, Data =   369, Dqm = 0000
# at time    661450 ns WRITE: Bank = 0 Row =    0, Col = 369, Data =   370, Dqm = 0000
# at time    661470 ns WRITE: Bank = 0 Row =    0, Col = 370, Data =   371, Dqm = 0000
# at time    661490 ns WRITE: Bank = 0 Row =    0, Col = 371, Data =   372, Dqm = 0000
# at time    661510 ns WRITE: Bank = 0 Row =    0, Col = 372, Data =   373, Dqm = 0000
# at time    661530 ns WRITE: Bank = 0 Row =    0, Col = 373, Data =   374, Dqm = 0000
# at time    661550 ns WRITE: Bank = 0 Row =    0, Col = 374, Data =   375, Dqm = 0000
# at time    661570 ns WRITE: Bank = 0 Row =    0, Col = 375, Data =   376, Dqm = 0000
# at time    661590 ns WRITE: Bank = 0 Row =    0, Col = 376, Data =   377, Dqm = 0000
# at time    661610 ns WRITE: Bank = 0 Row =    0, Col = 377, Data =   378, Dqm = 0000
# at time    661630 ns WRITE: Bank = 0 Row =    0, Col = 378, Data =   379, Dqm = 0000
# at time    661650 ns WRITE: Bank = 0 Row =    0, Col = 379, Data =   380, Dqm = 0000
# at time    661670 ns WRITE: Bank = 0 Row =    0, Col = 380, Data =   381, Dqm = 0000
# at time    661690 ns WRITE: Bank = 0 Row =    0, Col = 381, Data =   382, Dqm = 0000
# at time    661710 ns WRITE: Bank = 0 Row =    0, Col = 382, Data =   383, Dqm = 0000
# at time    661730 ns WRITE: Bank = 0 Row =    0, Col = 383, Data =   384, Dqm = 0000
# at time    661750 ns BST  : Burst Terminate
# at time    661770 ns BST  : Burst Terminate
# at time    661790 ns PRE  : Bank = ALL
# at time    665570 ns PRE  : Bank = ALL
# at time    665590 ns PRE  : Bank = ALL
# at time    665610 ns AREF : Auto Refresh
# at time    680570 ns PRE  : Bank = ALL
# at time    680590 ns PRE  : Bank = ALL
# at time    680610 ns AREF : Auto Refresh
# at time    681290 ns PRE  : Bank = ALL
# at time    681310 ns PRE  : Bank = ALL
# at time    681330 ns PRE  : Bank = ALL
# at time    681350 ns ACT  : Bank = 0 Row =    0
# at time    681450 ns WRITE: Bank = 0 Row =    0, Col = 384, Data =   385, Dqm = 0000
# at time    681470 ns WRITE: Bank = 0 Row =    0, Col = 385, Data =   386, Dqm = 0000
# at time    681490 ns WRITE: Bank = 0 Row =    0, Col = 386, Data =   387, Dqm = 0000
# at time    681510 ns WRITE: Bank = 0 Row =    0, Col = 387, Data =   388, Dqm = 0000
# at time    681530 ns WRITE: Bank = 0 Row =    0, Col = 388, Data =   389, Dqm = 0000
# at time    681550 ns WRITE: Bank = 0 Row =    0, Col = 389, Data =   390, Dqm = 0000
# at time    681570 ns WRITE: Bank = 0 Row =    0, Col = 390, Data =   391, Dqm = 0000
# at time    681590 ns WRITE: Bank = 0 Row =    0, Col = 391, Data =   392, Dqm = 0000
# at time    681610 ns WRITE: Bank = 0 Row =    0, Col = 392, Data =   393, Dqm = 0000
# at time    681630 ns WRITE: Bank = 0 Row =    0, Col = 393, Data =   394, Dqm = 0000
# at time    681650 ns WRITE: Bank = 0 Row =    0, Col = 394, Data =   395, Dqm = 0000
# at time    681670 ns WRITE: Bank = 0 Row =    0, Col = 395, Data =   396, Dqm = 0000
# at time    681690 ns WRITE: Bank = 0 Row =    0, Col = 396, Data =   397, Dqm = 0000
# at time    681710 ns WRITE: Bank = 0 Row =    0, Col = 397, Data =   398, Dqm = 0000
# at time    681730 ns WRITE: Bank = 0 Row =    0, Col = 398, Data =   399, Dqm = 0000
# at time    681750 ns WRITE: Bank = 0 Row =    0, Col = 399, Data =   400, Dqm = 0000
# at time    681770 ns BST  : Burst Terminate
# at time    681790 ns BST  : Burst Terminate
# at time    681810 ns PRE  : Bank = ALL
# at time    695570 ns PRE  : Bank = ALL
# at time    695590 ns PRE  : Bank = ALL
# at time    695610 ns AREF : Auto Refresh
# at time    701310 ns PRE  : Bank = ALL
# at time    701330 ns PRE  : Bank = ALL
# at time    701350 ns PRE  : Bank = ALL
# at time    701370 ns ACT  : Bank = 0 Row =    0
# at time    701470 ns WRITE: Bank = 0 Row =    0, Col = 400, Data =   401, Dqm = 0000
# at time    701490 ns WRITE: Bank = 0 Row =    0, Col = 401, Data =   402, Dqm = 0000
# at time    701510 ns WRITE: Bank = 0 Row =    0, Col = 402, Data =   403, Dqm = 0000
# at time    701530 ns WRITE: Bank = 0 Row =    0, Col = 403, Data =   404, Dqm = 0000
# at time    701550 ns WRITE: Bank = 0 Row =    0, Col = 404, Data =   405, Dqm = 0000
# at time    701570 ns WRITE: Bank = 0 Row =    0, Col = 405, Data =   406, Dqm = 0000
# at time    701590 ns WRITE: Bank = 0 Row =    0, Col = 406, Data =   407, Dqm = 0000
# at time    701610 ns WRITE: Bank = 0 Row =    0, Col = 407, Data =   408, Dqm = 0000
# at time    701630 ns WRITE: Bank = 0 Row =    0, Col = 408, Data =   409, Dqm = 0000
# at time    701650 ns WRITE: Bank = 0 Row =    0, Col = 409, Data =   410, Dqm = 0000
# at time    701670 ns WRITE: Bank = 0 Row =    0, Col = 410, Data =   411, Dqm = 0000
# at time    701690 ns WRITE: Bank = 0 Row =    0, Col = 411, Data =   412, Dqm = 0000
# at time    701710 ns WRITE: Bank = 0 Row =    0, Col = 412, Data =   413, Dqm = 0000
# at time    701730 ns WRITE: Bank = 0 Row =    0, Col = 413, Data =   414, Dqm = 0000
# at time    701750 ns WRITE: Bank = 0 Row =    0, Col = 414, Data =   415, Dqm = 0000
# at time    701770 ns WRITE: Bank = 0 Row =    0, Col = 415, Data =   416, Dqm = 0000
# at time    701790 ns BST  : Burst Terminate
# at time    701810 ns BST  : Burst Terminate
# at time    701830 ns PRE  : Bank = ALL
# at time    710570 ns PRE  : Bank = ALL
# at time    710590 ns PRE  : Bank = ALL
# at time    710610 ns AREF : Auto Refresh
# at time    721330 ns PRE  : Bank = ALL
# at time    721350 ns PRE  : Bank = ALL
# at time    721370 ns PRE  : Bank = ALL
# at time    721390 ns ACT  : Bank = 0 Row =    0
# at time    721490 ns WRITE: Bank = 0 Row =    0, Col = 416, Data =   417, Dqm = 0000
# at time    721510 ns WRITE: Bank = 0 Row =    0, Col = 417, Data =   418, Dqm = 0000
# at time    721530 ns WRITE: Bank = 0 Row =    0, Col = 418, Data =   419, Dqm = 0000
# at time    721550 ns WRITE: Bank = 0 Row =    0, Col = 419, Data =   420, Dqm = 0000
# at time    721570 ns WRITE: Bank = 0 Row =    0, Col = 420, Data =   421, Dqm = 0000
# at time    721590 ns WRITE: Bank = 0 Row =    0, Col = 421, Data =   422, Dqm = 0000
# at time    721610 ns WRITE: Bank = 0 Row =    0, Col = 422, Data =   423, Dqm = 0000
# at time    721630 ns WRITE: Bank = 0 Row =    0, Col = 423, Data =   424, Dqm = 0000
# at time    721650 ns WRITE: Bank = 0 Row =    0, Col = 424, Data =   425, Dqm = 0000
# at time    721670 ns WRITE: Bank = 0 Row =    0, Col = 425, Data =   426, Dqm = 0000
# at time    721690 ns WRITE: Bank = 0 Row =    0, Col = 426, Data =   427, Dqm = 0000
# at time    721710 ns WRITE: Bank = 0 Row =    0, Col = 427, Data =   428, Dqm = 0000
# at time    721730 ns WRITE: Bank = 0 Row =    0, Col = 428, Data =   429, Dqm = 0000
# at time    721750 ns WRITE: Bank = 0 Row =    0, Col = 429, Data =   430, Dqm = 0000
# at time    721770 ns WRITE: Bank = 0 Row =    0, Col = 430, Data =   431, Dqm = 0000
# at time    721790 ns WRITE: Bank = 0 Row =    0, Col = 431, Data =   432, Dqm = 0000
# at time    721810 ns BST  : Burst Terminate
# at time    721830 ns BST  : Burst Terminate
# at time    721850 ns PRE  : Bank = ALL
# at time    725570 ns PRE  : Bank = ALL
# at time    725590 ns PRE  : Bank = ALL
# at time    725610 ns AREF : Auto Refresh
# at time    740570 ns PRE  : Bank = ALL
# at time    740590 ns PRE  : Bank = ALL
# at time    740610 ns AREF : Auto Refresh
# at time    741350 ns PRE  : Bank = ALL
# at time    741370 ns PRE  : Bank = ALL
# at time    741390 ns PRE  : Bank = ALL
# at time    741410 ns ACT  : Bank = 0 Row =    0
# at time    741510 ns WRITE: Bank = 0 Row =    0, Col = 432, Data =   433, Dqm = 0000
# at time    741530 ns WRITE: Bank = 0 Row =    0, Col = 433, Data =   434, Dqm = 0000
# at time    741550 ns WRITE: Bank = 0 Row =    0, Col = 434, Data =   435, Dqm = 0000
# at time    741570 ns WRITE: Bank = 0 Row =    0, Col = 435, Data =   436, Dqm = 0000
# at time    741590 ns WRITE: Bank = 0 Row =    0, Col = 436, Data =   437, Dqm = 0000
# at time    741610 ns WRITE: Bank = 0 Row =    0, Col = 437, Data =   438, Dqm = 0000
# at time    741630 ns WRITE: Bank = 0 Row =    0, Col = 438, Data =   439, Dqm = 0000
# at time    741650 ns WRITE: Bank = 0 Row =    0, Col = 439, Data =   440, Dqm = 0000
# at time    741670 ns WRITE: Bank = 0 Row =    0, Col = 440, Data =   441, Dqm = 0000
# at time    741690 ns WRITE: Bank = 0 Row =    0, Col = 441, Data =   442, Dqm = 0000
# at time    741710 ns WRITE: Bank = 0 Row =    0, Col = 442, Data =   443, Dqm = 0000
# at time    741730 ns WRITE: Bank = 0 Row =    0, Col = 443, Data =   444, Dqm = 0000
# at time    741750 ns WRITE: Bank = 0 Row =    0, Col = 444, Data =   445, Dqm = 0000
# at time    741770 ns WRITE: Bank = 0 Row =    0, Col = 445, Data =   446, Dqm = 0000
# at time    741790 ns WRITE: Bank = 0 Row =    0, Col = 446, Data =   447, Dqm = 0000
# at time    741810 ns WRITE: Bank = 0 Row =    0, Col = 447, Data =   448, Dqm = 0000
# at time    741830 ns BST  : Burst Terminate
# at time    741850 ns BST  : Burst Terminate
# at time    741870 ns PRE  : Bank = ALL
# at time    755570 ns PRE  : Bank = ALL
# at time    755590 ns PRE  : Bank = ALL
# at time    755610 ns AREF : Auto Refresh
# at time    761370 ns PRE  : Bank = ALL
# at time    761390 ns PRE  : Bank = ALL
# at time    761410 ns PRE  : Bank = ALL
# at time    761430 ns ACT  : Bank = 0 Row =    0
# at time    761530 ns WRITE: Bank = 0 Row =    0, Col = 448, Data =   449, Dqm = 0000
# at time    761550 ns WRITE: Bank = 0 Row =    0, Col = 449, Data =   450, Dqm = 0000
# at time    761570 ns WRITE: Bank = 0 Row =    0, Col = 450, Data =   451, Dqm = 0000
# at time    761590 ns WRITE: Bank = 0 Row =    0, Col = 451, Data =   452, Dqm = 0000
# at time    761610 ns WRITE: Bank = 0 Row =    0, Col = 452, Data =   453, Dqm = 0000
# at time    761630 ns WRITE: Bank = 0 Row =    0, Col = 453, Data =   454, Dqm = 0000
# at time    761650 ns WRITE: Bank = 0 Row =    0, Col = 454, Data =   455, Dqm = 0000
# at time    761670 ns WRITE: Bank = 0 Row =    0, Col = 455, Data =   456, Dqm = 0000
# at time    761690 ns WRITE: Bank = 0 Row =    0, Col = 456, Data =   457, Dqm = 0000
# at time    761710 ns WRITE: Bank = 0 Row =    0, Col = 457, Data =   458, Dqm = 0000
# at time    761730 ns WRITE: Bank = 0 Row =    0, Col = 458, Data =   459, Dqm = 0000
# at time    761750 ns WRITE: Bank = 0 Row =    0, Col = 459, Data =   460, Dqm = 0000
# at time    761770 ns WRITE: Bank = 0 Row =    0, Col = 460, Data =   461, Dqm = 0000
# at time    761790 ns WRITE: Bank = 0 Row =    0, Col = 461, Data =   462, Dqm = 0000
# at time    761810 ns WRITE: Bank = 0 Row =    0, Col = 462, Data =   463, Dqm = 0000
# at time    761830 ns WRITE: Bank = 0 Row =    0, Col = 463, Data =   464, Dqm = 0000
# at time    761850 ns BST  : Burst Terminate
# at time    761870 ns BST  : Burst Terminate
# at time    761890 ns PRE  : Bank = ALL
# at time    770570 ns PRE  : Bank = ALL
# at time    770590 ns PRE  : Bank = ALL
# at time    770610 ns AREF : Auto Refresh
# at time    781390 ns PRE  : Bank = ALL
# at time    781410 ns PRE  : Bank = ALL
# at time    781430 ns PRE  : Bank = ALL
# at time    781450 ns ACT  : Bank = 0 Row =    0
# at time    781550 ns WRITE: Bank = 0 Row =    0, Col = 464, Data =   465, Dqm = 0000
# at time    781570 ns WRITE: Bank = 0 Row =    0, Col = 465, Data =   466, Dqm = 0000
# at time    781590 ns WRITE: Bank = 0 Row =    0, Col = 466, Data =   467, Dqm = 0000
# at time    781610 ns WRITE: Bank = 0 Row =    0, Col = 467, Data =   468, Dqm = 0000
# at time    781630 ns WRITE: Bank = 0 Row =    0, Col = 468, Data =   469, Dqm = 0000
# at time    781650 ns WRITE: Bank = 0 Row =    0, Col = 469, Data =   470, Dqm = 0000
# at time    781670 ns WRITE: Bank = 0 Row =    0, Col = 470, Data =   471, Dqm = 0000
# at time    781690 ns WRITE: Bank = 0 Row =    0, Col = 471, Data =   472, Dqm = 0000
# at time    781710 ns WRITE: Bank = 0 Row =    0, Col = 472, Data =   473, Dqm = 0000
# at time    781730 ns WRITE: Bank = 0 Row =    0, Col = 473, Data =   474, Dqm = 0000
# at time    781750 ns WRITE: Bank = 0 Row =    0, Col = 474, Data =   475, Dqm = 0000
# at time    781770 ns WRITE: Bank = 0 Row =    0, Col = 475, Data =   476, Dqm = 0000
# at time    781790 ns WRITE: Bank = 0 Row =    0, Col = 476, Data =   477, Dqm = 0000
# at time    781810 ns WRITE: Bank = 0 Row =    0, Col = 477, Data =   478, Dqm = 0000
# at time    781830 ns WRITE: Bank = 0 Row =    0, Col = 478, Data =   479, Dqm = 0000
# at time    781850 ns WRITE: Bank = 0 Row =    0, Col = 479, Data =   480, Dqm = 0000
# at time    781870 ns BST  : Burst Terminate
# at time    781890 ns BST  : Burst Terminate
# at time    781910 ns PRE  : Bank = ALL
# at time    785570 ns PRE  : Bank = ALL
# at time    785590 ns PRE  : Bank = ALL
# at time    785610 ns AREF : Auto Refresh
# at time    800570 ns PRE  : Bank = ALL
# at time    800590 ns PRE  : Bank = ALL
# at time    800610 ns AREF : Auto Refresh
# at time    801410 ns PRE  : Bank = ALL
# at time    801430 ns PRE  : Bank = ALL
# at time    801450 ns PRE  : Bank = ALL
# at time    801470 ns ACT  : Bank = 0 Row =    0
# at time    801570 ns WRITE: Bank = 0 Row =    0, Col = 480, Data =   481, Dqm = 0000
# at time    801590 ns WRITE: Bank = 0 Row =    0, Col = 481, Data =   482, Dqm = 0000
# at time    801610 ns WRITE: Bank = 0 Row =    0, Col = 482, Data =   483, Dqm = 0000
# at time    801630 ns WRITE: Bank = 0 Row =    0, Col = 483, Data =   484, Dqm = 0000
# at time    801650 ns WRITE: Bank = 0 Row =    0, Col = 484, Data =   485, Dqm = 0000
# at time    801670 ns WRITE: Bank = 0 Row =    0, Col = 485, Data =   486, Dqm = 0000
# at time    801690 ns WRITE: Bank = 0 Row =    0, Col = 486, Data =   487, Dqm = 0000
# at time    801710 ns WRITE: Bank = 0 Row =    0, Col = 487, Data =   488, Dqm = 0000
# at time    801730 ns WRITE: Bank = 0 Row =    0, Col = 488, Data =   489, Dqm = 0000
# at time    801750 ns WRITE: Bank = 0 Row =    0, Col = 489, Data =   490, Dqm = 0000
# at time    801770 ns WRITE: Bank = 0 Row =    0, Col = 490, Data =   491, Dqm = 0000
# at time    801790 ns WRITE: Bank = 0 Row =    0, Col = 491, Data =   492, Dqm = 0000
# at time    801810 ns WRITE: Bank = 0 Row =    0, Col = 492, Data =   493, Dqm = 0000
# at time    801830 ns WRITE: Bank = 0 Row =    0, Col = 493, Data =   494, Dqm = 0000
# at time    801850 ns WRITE: Bank = 0 Row =    0, Col = 494, Data =   495, Dqm = 0000
# at time    801870 ns WRITE: Bank = 0 Row =    0, Col = 495, Data =   496, Dqm = 0000
# at time    801890 ns BST  : Burst Terminate
# at time    801910 ns BST  : Burst Terminate
# at time    801930 ns PRE  : Bank = ALL
# at time    815570 ns PRE  : Bank = ALL
# at time    815590 ns PRE  : Bank = ALL
# at time    815610 ns AREF : Auto Refresh
# at time    821430 ns PRE  : Bank = ALL
# at time    821450 ns PRE  : Bank = ALL
# at time    821470 ns PRE  : Bank = ALL
# at time    821490 ns ACT  : Bank = 0 Row =    0
# at time    821590 ns WRITE: Bank = 0 Row =    0, Col = 496, Data =   497, Dqm = 0000
# at time    821610 ns WRITE: Bank = 0 Row =    0, Col = 497, Data =   498, Dqm = 0000
# at time    821630 ns WRITE: Bank = 0 Row =    0, Col = 498, Data =   499, Dqm = 0000
# at time    821650 ns WRITE: Bank = 0 Row =    0, Col = 499, Data =   500, Dqm = 0000
# at time    821670 ns WRITE: Bank = 0 Row =    0, Col = 500, Data =   501, Dqm = 0000
# at time    821690 ns WRITE: Bank = 0 Row =    0, Col = 501, Data =   502, Dqm = 0000
# at time    821710 ns WRITE: Bank = 0 Row =    0, Col = 502, Data =   503, Dqm = 0000
# at time    821730 ns WRITE: Bank = 0 Row =    0, Col = 503, Data =   504, Dqm = 0000
# at time    821750 ns WRITE: Bank = 0 Row =    0, Col = 504, Data =   505, Dqm = 0000
# at time    821770 ns WRITE: Bank = 0 Row =    0, Col = 505, Data =   506, Dqm = 0000
# at time    821790 ns WRITE: Bank = 0 Row =    0, Col = 506, Data =   507, Dqm = 0000
# at time    821810 ns WRITE: Bank = 0 Row =    0, Col = 507, Data =   508, Dqm = 0000
# at time    821830 ns WRITE: Bank = 0 Row =    0, Col = 508, Data =   509, Dqm = 0000
# at time    821850 ns WRITE: Bank = 0 Row =    0, Col = 509, Data =   510, Dqm = 0000
# at time    821870 ns WRITE: Bank = 0 Row =    0, Col = 510, Data =   511, Dqm = 0000
# at time    821890 ns WRITE: Bank = 0 Row =    0, Col = 511, Data =   512, Dqm = 0000
# at time    821910 ns BST  : Burst Terminate
# at time    821930 ns BST  : Burst Terminate
# at time    821950 ns PRE  : Bank = ALL
# at time    830570 ns PRE  : Bank = ALL
# at time    830590 ns PRE  : Bank = ALL
# at time    830610 ns AREF : Auto Refresh
# at time    841450 ns PRE  : Bank = ALL
# at time    841470 ns PRE  : Bank = ALL
# at time    841490 ns PRE  : Bank = ALL
# at time    841510 ns ACT  : Bank = 0 Row =    1
# at time    841610 ns WRITE: Bank = 0 Row =    1, Col =   0, Data =   513, Dqm = 0000
# at time    841630 ns WRITE: Bank = 0 Row =    1, Col =   1, Data =   514, Dqm = 0000
# at time    841650 ns WRITE: Bank = 0 Row =    1, Col =   2, Data =   515, Dqm = 0000
# at time    841670 ns WRITE: Bank = 0 Row =    1, Col =   3, Data =   516, Dqm = 0000
# at time    841690 ns WRITE: Bank = 0 Row =    1, Col =   4, Data =   517, Dqm = 0000
# at time    841710 ns WRITE: Bank = 0 Row =    1, Col =   5, Data =   518, Dqm = 0000
# at time    841730 ns WRITE: Bank = 0 Row =    1, Col =   6, Data =   519, Dqm = 0000
# at time    841750 ns WRITE: Bank = 0 Row =    1, Col =   7, Data =   520, Dqm = 0000
# at time    841770 ns WRITE: Bank = 0 Row =    1, Col =   8, Data =   521, Dqm = 0000
# at time    841790 ns WRITE: Bank = 0 Row =    1, Col =   9, Data =   522, Dqm = 0000
# at time    841810 ns WRITE: Bank = 0 Row =    1, Col =  10, Data =   523, Dqm = 0000
# at time    841830 ns WRITE: Bank = 0 Row =    1, Col =  11, Data =   524, Dqm = 0000
# at time    841850 ns WRITE: Bank = 0 Row =    1, Col =  12, Data =   525, Dqm = 0000
# at time    841870 ns WRITE: Bank = 0 Row =    1, Col =  13, Data =   526, Dqm = 0000
# at time    841890 ns WRITE: Bank = 0 Row =    1, Col =  14, Data =   527, Dqm = 0000
# at time    841910 ns WRITE: Bank = 0 Row =    1, Col =  15, Data =   528, Dqm = 0000
# at time    841930 ns BST  : Burst Terminate
# at time    841950 ns BST  : Burst Terminate
# at time    841970 ns PRE  : Bank = ALL
# at time    845570 ns PRE  : Bank = ALL
# at time    845590 ns PRE  : Bank = ALL
# at time    845610 ns AREF : Auto Refresh
# at time    860570 ns PRE  : Bank = ALL
# at time    860590 ns PRE  : Bank = ALL
# at time    860610 ns AREF : Auto Refresh
# at time    861470 ns PRE  : Bank = ALL
# at time    861490 ns PRE  : Bank = ALL
# at time    861510 ns PRE  : Bank = ALL
# at time    861530 ns ACT  : Bank = 0 Row =    1
# at time    861630 ns WRITE: Bank = 0 Row =    1, Col =  16, Data =   529, Dqm = 0000
# at time    861650 ns WRITE: Bank = 0 Row =    1, Col =  17, Data =   530, Dqm = 0000
# at time    861670 ns WRITE: Bank = 0 Row =    1, Col =  18, Data =   531, Dqm = 0000
# at time    861690 ns WRITE: Bank = 0 Row =    1, Col =  19, Data =   532, Dqm = 0000
# at time    861710 ns WRITE: Bank = 0 Row =    1, Col =  20, Data =   533, Dqm = 0000
# at time    861730 ns WRITE: Bank = 0 Row =    1, Col =  21, Data =   534, Dqm = 0000
# at time    861750 ns WRITE: Bank = 0 Row =    1, Col =  22, Data =   535, Dqm = 0000
# at time    861770 ns WRITE: Bank = 0 Row =    1, Col =  23, Data =   536, Dqm = 0000
# at time    861790 ns WRITE: Bank = 0 Row =    1, Col =  24, Data =   537, Dqm = 0000
# at time    861810 ns WRITE: Bank = 0 Row =    1, Col =  25, Data =   538, Dqm = 0000
# at time    861830 ns WRITE: Bank = 0 Row =    1, Col =  26, Data =   539, Dqm = 0000
# at time    861850 ns WRITE: Bank = 0 Row =    1, Col =  27, Data =   540, Dqm = 0000
# at time    861870 ns WRITE: Bank = 0 Row =    1, Col =  28, Data =   541, Dqm = 0000
# at time    861890 ns WRITE: Bank = 0 Row =    1, Col =  29, Data =   542, Dqm = 0000
# at time    861910 ns WRITE: Bank = 0 Row =    1, Col =  30, Data =   543, Dqm = 0000
# at time    861930 ns WRITE: Bank = 0 Row =    1, Col =  31, Data =   544, Dqm = 0000
# at time    861950 ns BST  : Burst Terminate
# at time    861970 ns BST  : Burst Terminate
# at time    861990 ns PRE  : Bank = ALL
# at time    875570 ns PRE  : Bank = ALL
# at time    875590 ns PRE  : Bank = ALL
# at time    875610 ns AREF : Auto Refresh
# at time    881490 ns PRE  : Bank = ALL
# at time    881510 ns PRE  : Bank = ALL
# at time    881530 ns PRE  : Bank = ALL
# at time    881550 ns ACT  : Bank = 0 Row =    1
# at time    881650 ns WRITE: Bank = 0 Row =    1, Col =  32, Data =   545, Dqm = 0000
# at time    881670 ns WRITE: Bank = 0 Row =    1, Col =  33, Data =   546, Dqm = 0000
# at time    881690 ns WRITE: Bank = 0 Row =    1, Col =  34, Data =   547, Dqm = 0000
# at time    881710 ns WRITE: Bank = 0 Row =    1, Col =  35, Data =   548, Dqm = 0000
# at time    881730 ns WRITE: Bank = 0 Row =    1, Col =  36, Data =   549, Dqm = 0000
# at time    881750 ns WRITE: Bank = 0 Row =    1, Col =  37, Data =   550, Dqm = 0000
# at time    881770 ns WRITE: Bank = 0 Row =    1, Col =  38, Data =   551, Dqm = 0000
# at time    881790 ns WRITE: Bank = 0 Row =    1, Col =  39, Data =   552, Dqm = 0000
# at time    881810 ns WRITE: Bank = 0 Row =    1, Col =  40, Data =   553, Dqm = 0000
# at time    881830 ns WRITE: Bank = 0 Row =    1, Col =  41, Data =   554, Dqm = 0000
# at time    881850 ns WRITE: Bank = 0 Row =    1, Col =  42, Data =   555, Dqm = 0000
# at time    881870 ns WRITE: Bank = 0 Row =    1, Col =  43, Data =   556, Dqm = 0000
# at time    881890 ns WRITE: Bank = 0 Row =    1, Col =  44, Data =   557, Dqm = 0000
# at time    881910 ns WRITE: Bank = 0 Row =    1, Col =  45, Data =   558, Dqm = 0000
# at time    881930 ns WRITE: Bank = 0 Row =    1, Col =  46, Data =   559, Dqm = 0000
# at time    881950 ns WRITE: Bank = 0 Row =    1, Col =  47, Data =   560, Dqm = 0000
# at time    881970 ns BST  : Burst Terminate
# at time    881990 ns BST  : Burst Terminate
# at time    882010 ns PRE  : Bank = ALL
# at time    890570 ns PRE  : Bank = ALL
# at time    890590 ns PRE  : Bank = ALL
# at time    890610 ns AREF : Auto Refresh
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/read_fifo.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:03:44 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/read_fifo.v 
# -- Compiling module read_fifo
# 
# Top level modules:
# 	read_fifo
# End time: 20:03:44 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_model_plus.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:03:44 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_model_plus.v 
# -- Compiling module sdram_model_plus
# 
# Top level modules:
# 	sdram_model_plus
# End time: 20:03:44 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_arbit.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:03:44 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_arbit.v 
# -- Compiling module sdram_pro_arbit
# 
# Top level modules:
# 	sdram_pro_arbit
# End time: 20:03:44 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_autorefresh.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:03:45 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_autorefresh.v 
# -- Compiling module sdram_pro_autorefresh
# 
# Top level modules:
# 	sdram_pro_autorefresh
# End time: 20:03:45 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_master.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:03:45 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_master.v 
# -- Compiling module sdram_pro_axi_master
# 
# Top level modules:
# 	sdram_pro_axi_master
# End time: 20:03:45 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_slave.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:03:45 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_slave.v 
# -- Compiling module sdram_pro_axi_slave
# 
# Top level modules:
# 	sdram_pro_axi_slave
# End time: 20:03:45 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:03:45 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v 
# -- Compiling module sdram_pro_axi_top
# ** Warning: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v(266): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	sdram_pro_axi_top
# End time: 20:03:45 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top_tb.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:03:45 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top_tb.v 
# -- Compiling module sdram_pro_axi_top_tb
# 
# Top level modules:
# 	sdram_pro_axi_top_tb
# End time: 20:03:45 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_fifo_ctrl.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:03:45 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_fifo_ctrl.v 
# -- Compiling module sdram_pro_fifo_ctrl
# 
# Top level modules:
# 	sdram_pro_fifo_ctrl
# End time: 20:03:45 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_init.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:03:46 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_init.v 
# -- Compiling module sdram_pro_init
# 
# Top level modules:
# 	sdram_pro_init
# End time: 20:03:46 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:03:46 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v 
# -- Compiling module sdram_pro_read
# 
# Top level modules:
# 	sdram_pro_read
# End time: 20:03:46 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:03:46 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v 
# -- Compiling module sdram_pro_sdram_ctrl
# 
# Top level modules:
# 	sdram_pro_sdram_ctrl
# End time: 20:03:46 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:03:46 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v 
# -- Compiling module sdram_pro_top
# 
# Top level modules:
# 	sdram_pro_top
# End time: 20:03:46 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:03:46 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v 
# -- Compiling module sdram_pro_write
# 
# Top level modules:
# 	sdram_pro_write
# End time: 20:03:46 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/write_fifo.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:03:46 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/write_fifo.v 
# -- Compiling module write_fifo
# 
# Top level modules:
# 	write_fifo
# End time: 20:03:46 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run
# at time    901510 ns PRE  : Bank = ALL
# at time    901530 ns PRE  : Bank = ALL
# at time    901550 ns PRE  : Bank = ALL
# at time    901570 ns ACT  : Bank = 0 Row =    1
# at time    901670 ns WRITE: Bank = 0 Row =    1, Col =  48, Data =   561, Dqm = 0000
# at time    901690 ns WRITE: Bank = 0 Row =    1, Col =  49, Data =   562, Dqm = 0000
# at time    901710 ns WRITE: Bank = 0 Row =    1, Col =  50, Data =   563, Dqm = 0000
# at time    901730 ns WRITE: Bank = 0 Row =    1, Col =  51, Data =   564, Dqm = 0000
# at time    901750 ns WRITE: Bank = 0 Row =    1, Col =  52, Data =   565, Dqm = 0000
# at time    901770 ns WRITE: Bank = 0 Row =    1, Col =  53, Data =   566, Dqm = 0000
# at time    901790 ns WRITE: Bank = 0 Row =    1, Col =  54, Data =   567, Dqm = 0000
# at time    901810 ns WRITE: Bank = 0 Row =    1, Col =  55, Data =   568, Dqm = 0000
# at time    901830 ns WRITE: Bank = 0 Row =    1, Col =  56, Data =   569, Dqm = 0000
# at time    901850 ns WRITE: Bank = 0 Row =    1, Col =  57, Data =   570, Dqm = 0000
# at time    901870 ns WRITE: Bank = 0 Row =    1, Col =  58, Data =   571, Dqm = 0000
# at time    901890 ns WRITE: Bank = 0 Row =    1, Col =  59, Data =   572, Dqm = 0000
# at time    901910 ns WRITE: Bank = 0 Row =    1, Col =  60, Data =   573, Dqm = 0000
# at time    901930 ns WRITE: Bank = 0 Row =    1, Col =  61, Data =   574, Dqm = 0000
# at time    901950 ns WRITE: Bank = 0 Row =    1, Col =  62, Data =   575, Dqm = 0000
# at time    901970 ns WRITE: Bank = 0 Row =    1, Col =  63, Data =   576, Dqm = 0000
# at time    901990 ns BST  : Burst Terminate
# at time    902010 ns BST  : Burst Terminate
# at time    902030 ns PRE  : Bank = ALL
# at time    905570 ns PRE  : Bank = ALL
# at time    905590 ns PRE  : Bank = ALL
# at time    905610 ns AREF : Auto Refresh
# at time    920570 ns PRE  : Bank = ALL
# at time    920590 ns PRE  : Bank = ALL
# at time    920610 ns AREF : Auto Refresh
# at time    921530 ns PRE  : Bank = ALL
# at time    921550 ns PRE  : Bank = ALL
# at time    921570 ns PRE  : Bank = ALL
# at time    921590 ns ACT  : Bank = 0 Row =    1
# at time    921690 ns WRITE: Bank = 0 Row =    1, Col =  64, Data =   577, Dqm = 0000
# at time    921710 ns WRITE: Bank = 0 Row =    1, Col =  65, Data =   578, Dqm = 0000
# at time    921730 ns WRITE: Bank = 0 Row =    1, Col =  66, Data =   579, Dqm = 0000
# at time    921750 ns WRITE: Bank = 0 Row =    1, Col =  67, Data =   580, Dqm = 0000
# at time    921770 ns WRITE: Bank = 0 Row =    1, Col =  68, Data =   581, Dqm = 0000
# at time    921790 ns WRITE: Bank = 0 Row =    1, Col =  69, Data =   582, Dqm = 0000
# at time    921810 ns WRITE: Bank = 0 Row =    1, Col =  70, Data =   583, Dqm = 0000
# at time    921830 ns WRITE: Bank = 0 Row =    1, Col =  71, Data =   584, Dqm = 0000
# at time    921850 ns WRITE: Bank = 0 Row =    1, Col =  72, Data =   585, Dqm = 0000
# at time    921870 ns WRITE: Bank = 0 Row =    1, Col =  73, Data =   586, Dqm = 0000
# at time    921890 ns WRITE: Bank = 0 Row =    1, Col =  74, Data =   587, Dqm = 0000
# at time    921910 ns WRITE: Bank = 0 Row =    1, Col =  75, Data =   588, Dqm = 0000
# at time    921930 ns WRITE: Bank = 0 Row =    1, Col =  76, Data =   589, Dqm = 0000
# at time    921950 ns WRITE: Bank = 0 Row =    1, Col =  77, Data =   590, Dqm = 0000
# at time    921970 ns WRITE: Bank = 0 Row =    1, Col =  78, Data =   591, Dqm = 0000
# at time    921990 ns WRITE: Bank = 0 Row =    1, Col =  79, Data =   592, Dqm = 0000
# at time    922010 ns BST  : Burst Terminate
# at time    922030 ns BST  : Burst Terminate
# at time    922050 ns PRE  : Bank = ALL
# at time    935570 ns PRE  : Bank = ALL
# at time    935590 ns PRE  : Bank = ALL
# at time    935610 ns AREF : Auto Refresh
# at time    941550 ns PRE  : Bank = ALL
# at time    941570 ns PRE  : Bank = ALL
# at time    941590 ns PRE  : Bank = ALL
# at time    941610 ns ACT  : Bank = 0 Row =    1
# at time    941710 ns WRITE: Bank = 0 Row =    1, Col =  80, Data =   593, Dqm = 0000
# at time    941730 ns WRITE: Bank = 0 Row =    1, Col =  81, Data =   594, Dqm = 0000
# at time    941750 ns WRITE: Bank = 0 Row =    1, Col =  82, Data =   595, Dqm = 0000
# at time    941770 ns WRITE: Bank = 0 Row =    1, Col =  83, Data =   596, Dqm = 0000
# at time    941790 ns WRITE: Bank = 0 Row =    1, Col =  84, Data =   597, Dqm = 0000
# at time    941810 ns WRITE: Bank = 0 Row =    1, Col =  85, Data =   598, Dqm = 0000
# at time    941830 ns WRITE: Bank = 0 Row =    1, Col =  86, Data =   599, Dqm = 0000
# at time    941850 ns WRITE: Bank = 0 Row =    1, Col =  87, Data =   600, Dqm = 0000
# at time    941870 ns WRITE: Bank = 0 Row =    1, Col =  88, Data =   601, Dqm = 0000
# at time    941890 ns WRITE: Bank = 0 Row =    1, Col =  89, Data =   602, Dqm = 0000
# at time    941910 ns WRITE: Bank = 0 Row =    1, Col =  90, Data =   603, Dqm = 0000
# at time    941930 ns WRITE: Bank = 0 Row =    1, Col =  91, Data =   604, Dqm = 0000
# at time    941950 ns WRITE: Bank = 0 Row =    1, Col =  92, Data =   605, Dqm = 0000
# at time    941970 ns WRITE: Bank = 0 Row =    1, Col =  93, Data =   606, Dqm = 0000
# at time    941990 ns WRITE: Bank = 0 Row =    1, Col =  94, Data =   607, Dqm = 0000
# at time    942010 ns WRITE: Bank = 0 Row =    1, Col =  95, Data =   608, Dqm = 0000
# at time    942030 ns BST  : Burst Terminate
# at time    942050 ns BST  : Burst Terminate
# at time    942070 ns PRE  : Bank = ALL
# at time    950570 ns PRE  : Bank = ALL
# at time    950590 ns PRE  : Bank = ALL
# at time    950610 ns AREF : Auto Refresh
# at time    961570 ns PRE  : Bank = ALL
# at time    961590 ns PRE  : Bank = ALL
# at time    961610 ns PRE  : Bank = ALL
# at time    961630 ns ACT  : Bank = 0 Row =    1
# at time    961730 ns WRITE: Bank = 0 Row =    1, Col =  96, Data =   609, Dqm = 0000
# at time    961750 ns WRITE: Bank = 0 Row =    1, Col =  97, Data =   610, Dqm = 0000
# at time    961770 ns WRITE: Bank = 0 Row =    1, Col =  98, Data =   611, Dqm = 0000
# at time    961790 ns WRITE: Bank = 0 Row =    1, Col =  99, Data =   612, Dqm = 0000
# at time    961810 ns WRITE: Bank = 0 Row =    1, Col = 100, Data =   613, Dqm = 0000
# at time    961830 ns WRITE: Bank = 0 Row =    1, Col = 101, Data =   614, Dqm = 0000
# at time    961850 ns WRITE: Bank = 0 Row =    1, Col = 102, Data =   615, Dqm = 0000
# at time    961870 ns WRITE: Bank = 0 Row =    1, Col = 103, Data =   616, Dqm = 0000
# at time    961890 ns WRITE: Bank = 0 Row =    1, Col = 104, Data =   617, Dqm = 0000
# at time    961910 ns WRITE: Bank = 0 Row =    1, Col = 105, Data =   618, Dqm = 0000
# at time    961930 ns WRITE: Bank = 0 Row =    1, Col = 106, Data =   619, Dqm = 0000
# at time    961950 ns WRITE: Bank = 0 Row =    1, Col = 107, Data =   620, Dqm = 0000
# at time    961970 ns WRITE: Bank = 0 Row =    1, Col = 108, Data =   621, Dqm = 0000
# at time    961990 ns WRITE: Bank = 0 Row =    1, Col = 109, Data =   622, Dqm = 0000
# at time    962010 ns WRITE: Bank = 0 Row =    1, Col = 110, Data =   623, Dqm = 0000
# at time    962030 ns WRITE: Bank = 0 Row =    1, Col = 111, Data =   624, Dqm = 0000
# at time    962050 ns BST  : Burst Terminate
# at time    962070 ns BST  : Burst Terminate
# at time    962090 ns PRE  : Bank = ALL
# at time    965570 ns PRE  : Bank = ALL
# at time    965590 ns PRE  : Bank = ALL
# at time    965610 ns AREF : Auto Refresh
# at time    980570 ns PRE  : Bank = ALL
# at time    980590 ns PRE  : Bank = ALL
# at time    980610 ns AREF : Auto Refresh
# at time    981590 ns PRE  : Bank = ALL
# at time    981610 ns PRE  : Bank = ALL
# at time    981630 ns PRE  : Bank = ALL
# at time    981650 ns ACT  : Bank = 0 Row =    1
# at time    981750 ns WRITE: Bank = 0 Row =    1, Col = 112, Data =   625, Dqm = 0000
# at time    981770 ns WRITE: Bank = 0 Row =    1, Col = 113, Data =   626, Dqm = 0000
# at time    981790 ns WRITE: Bank = 0 Row =    1, Col = 114, Data =   627, Dqm = 0000
# at time    981810 ns WRITE: Bank = 0 Row =    1, Col = 115, Data =   628, Dqm = 0000
# at time    981830 ns WRITE: Bank = 0 Row =    1, Col = 116, Data =   629, Dqm = 0000
# at time    981850 ns WRITE: Bank = 0 Row =    1, Col = 117, Data =   630, Dqm = 0000
# at time    981870 ns WRITE: Bank = 0 Row =    1, Col = 118, Data =   631, Dqm = 0000
# at time    981890 ns WRITE: Bank = 0 Row =    1, Col = 119, Data =   632, Dqm = 0000
# at time    981910 ns WRITE: Bank = 0 Row =    1, Col = 120, Data =   633, Dqm = 0000
# at time    981930 ns WRITE: Bank = 0 Row =    1, Col = 121, Data =   634, Dqm = 0000
# at time    981950 ns WRITE: Bank = 0 Row =    1, Col = 122, Data =   635, Dqm = 0000
# at time    981970 ns WRITE: Bank = 0 Row =    1, Col = 123, Data =   636, Dqm = 0000
# at time    981990 ns WRITE: Bank = 0 Row =    1, Col = 124, Data =   637, Dqm = 0000
# at time    982010 ns WRITE: Bank = 0 Row =    1, Col = 125, Data =   638, Dqm = 0000
# at time    982030 ns WRITE: Bank = 0 Row =    1, Col = 126, Data =   639, Dqm = 0000
# at time    982050 ns WRITE: Bank = 0 Row =    1, Col = 127, Data =   640, Dqm = 0000
# at time    982070 ns BST  : Burst Terminate
# at time    982090 ns BST  : Burst Terminate
# at time    982110 ns PRE  : Bank = ALL
# at time    995570 ns PRE  : Bank = ALL
# at time    995590 ns PRE  : Bank = ALL
# at time    995610 ns AREF : Auto Refresh
# at time   1001610 ns PRE  : Bank = ALL
# at time   1001630 ns PRE  : Bank = ALL
# at time   1001650 ns PRE  : Bank = ALL
# at time   1001670 ns ACT  : Bank = 0 Row =    1
# at time   1001770 ns WRITE: Bank = 0 Row =    1, Col = 128, Data =   641, Dqm = 0000
# at time   1001790 ns WRITE: Bank = 0 Row =    1, Col = 129, Data =   642, Dqm = 0000
# at time   1001810 ns WRITE: Bank = 0 Row =    1, Col = 130, Data =   643, Dqm = 0000
# at time   1001830 ns WRITE: Bank = 0 Row =    1, Col = 131, Data =   644, Dqm = 0000
# at time   1001850 ns WRITE: Bank = 0 Row =    1, Col = 132, Data =   645, Dqm = 0000
# at time   1001870 ns WRITE: Bank = 0 Row =    1, Col = 133, Data =   646, Dqm = 0000
# at time   1001890 ns WRITE: Bank = 0 Row =    1, Col = 134, Data =   647, Dqm = 0000
# at time   1001910 ns WRITE: Bank = 0 Row =    1, Col = 135, Data =   648, Dqm = 0000
# at time   1001930 ns WRITE: Bank = 0 Row =    1, Col = 136, Data =   649, Dqm = 0000
# at time   1001950 ns WRITE: Bank = 0 Row =    1, Col = 137, Data =   650, Dqm = 0000
# at time   1001970 ns WRITE: Bank = 0 Row =    1, Col = 138, Data =   651, Dqm = 0000
# at time   1001990 ns WRITE: Bank = 0 Row =    1, Col = 139, Data =   652, Dqm = 0000
# at time   1002010 ns WRITE: Bank = 0 Row =    1, Col = 140, Data =   653, Dqm = 0000
# at time   1002030 ns WRITE: Bank = 0 Row =    1, Col = 141, Data =   654, Dqm = 0000
# at time   1002050 ns WRITE: Bank = 0 Row =    1, Col = 142, Data =   655, Dqm = 0000
# at time   1002070 ns WRITE: Bank = 0 Row =    1, Col = 143, Data =   656, Dqm = 0000
# at time   1002090 ns BST  : Burst Terminate
# at time   1002110 ns BST  : Burst Terminate
# at time   1002130 ns PRE  : Bank = ALL
# at time   1010570 ns PRE  : Bank = ALL
# at time   1010590 ns PRE  : Bank = ALL
# at time   1010610 ns AREF : Auto Refresh
# at time   1021630 ns PRE  : Bank = ALL
# at time   1021650 ns PRE  : Bank = ALL
# at time   1021670 ns PRE  : Bank = ALL
# at time   1021690 ns ACT  : Bank = 0 Row =    1
# at time   1021790 ns WRITE: Bank = 0 Row =    1, Col = 144, Data =   657, Dqm = 0000
# at time   1021810 ns WRITE: Bank = 0 Row =    1, Col = 145, Data =   658, Dqm = 0000
# at time   1021830 ns WRITE: Bank = 0 Row =    1, Col = 146, Data =   659, Dqm = 0000
# at time   1021850 ns WRITE: Bank = 0 Row =    1, Col = 147, Data =   660, Dqm = 0000
# at time   1021870 ns WRITE: Bank = 0 Row =    1, Col = 148, Data =   661, Dqm = 0000
# at time   1021890 ns WRITE: Bank = 0 Row =    1, Col = 149, Data =   662, Dqm = 0000
# at time   1021910 ns WRITE: Bank = 0 Row =    1, Col = 150, Data =   663, Dqm = 0000
# at time   1021930 ns WRITE: Bank = 0 Row =    1, Col = 151, Data =   664, Dqm = 0000
# at time   1021950 ns WRITE: Bank = 0 Row =    1, Col = 152, Data =   665, Dqm = 0000
# at time   1021970 ns WRITE: Bank = 0 Row =    1, Col = 153, Data =   666, Dqm = 0000
# at time   1021990 ns WRITE: Bank = 0 Row =    1, Col = 154, Data =   667, Dqm = 0000
# at time   1022010 ns WRITE: Bank = 0 Row =    1, Col = 155, Data =   668, Dqm = 0000
# at time   1022030 ns WRITE: Bank = 0 Row =    1, Col = 156, Data =   669, Dqm = 0000
# at time   1022050 ns WRITE: Bank = 0 Row =    1, Col = 157, Data =   670, Dqm = 0000
# at time   1022070 ns WRITE: Bank = 0 Row =    1, Col = 158, Data =   671, Dqm = 0000
# at time   1022090 ns WRITE: Bank = 0 Row =    1, Col = 159, Data =   672, Dqm = 0000
# at time   1022110 ns BST  : Burst Terminate
# at time   1022130 ns BST  : Burst Terminate
# at time   1022150 ns PRE  : Bank = ALL
# at time   1025570 ns PRE  : Bank = ALL
# at time   1025590 ns PRE  : Bank = ALL
# at time   1025610 ns AREF : Auto Refresh
# at time   1040570 ns PRE  : Bank = ALL
# at time   1040590 ns PRE  : Bank = ALL
# at time   1040610 ns AREF : Auto Refresh
# at time   1041650 ns PRE  : Bank = ALL
# at time   1041670 ns PRE  : Bank = ALL
# at time   1041690 ns PRE  : Bank = ALL
# at time   1041710 ns ACT  : Bank = 0 Row =    1
# at time   1041810 ns WRITE: Bank = 0 Row =    1, Col = 160, Data =   673, Dqm = 0000
# at time   1041830 ns WRITE: Bank = 0 Row =    1, Col = 161, Data =   674, Dqm = 0000
# at time   1041850 ns WRITE: Bank = 0 Row =    1, Col = 162, Data =   675, Dqm = 0000
# at time   1041870 ns WRITE: Bank = 0 Row =    1, Col = 163, Data =   676, Dqm = 0000
# at time   1041890 ns WRITE: Bank = 0 Row =    1, Col = 164, Data =   677, Dqm = 0000
# at time   1041910 ns WRITE: Bank = 0 Row =    1, Col = 165, Data =   678, Dqm = 0000
# at time   1041930 ns WRITE: Bank = 0 Row =    1, Col = 166, Data =   679, Dqm = 0000
# at time   1041950 ns WRITE: Bank = 0 Row =    1, Col = 167, Data =   680, Dqm = 0000
# at time   1041970 ns WRITE: Bank = 0 Row =    1, Col = 168, Data =   681, Dqm = 0000
# at time   1041990 ns WRITE: Bank = 0 Row =    1, Col = 169, Data =   682, Dqm = 0000
# at time   1042010 ns WRITE: Bank = 0 Row =    1, Col = 170, Data =   683, Dqm = 0000
# at time   1042030 ns WRITE: Bank = 0 Row =    1, Col = 171, Data =   684, Dqm = 0000
# at time   1042050 ns WRITE: Bank = 0 Row =    1, Col = 172, Data =   685, Dqm = 0000
# at time   1042070 ns WRITE: Bank = 0 Row =    1, Col = 173, Data =   686, Dqm = 0000
# at time   1042090 ns WRITE: Bank = 0 Row =    1, Col = 174, Data =   687, Dqm = 0000
# at time   1042110 ns WRITE: Bank = 0 Row =    1, Col = 175, Data =   688, Dqm = 0000
# at time   1042130 ns BST  : Burst Terminate
# at time   1042150 ns BST  : Burst Terminate
# at time   1042170 ns PRE  : Bank = ALL
# at time   1055570 ns PRE  : Bank = ALL
# at time   1055590 ns PRE  : Bank = ALL
# at time   1055610 ns AREF : Auto Refresh
# at time   1061670 ns PRE  : Bank = ALL
# at time   1061690 ns PRE  : Bank = ALL
# at time   1061710 ns PRE  : Bank = ALL
# at time   1061730 ns ACT  : Bank = 0 Row =    1
# at time   1061830 ns WRITE: Bank = 0 Row =    1, Col = 176, Data =   689, Dqm = 0000
# at time   1061850 ns WRITE: Bank = 0 Row =    1, Col = 177, Data =   690, Dqm = 0000
# at time   1061870 ns WRITE: Bank = 0 Row =    1, Col = 178, Data =   691, Dqm = 0000
# at time   1061890 ns WRITE: Bank = 0 Row =    1, Col = 179, Data =   692, Dqm = 0000
# at time   1061910 ns WRITE: Bank = 0 Row =    1, Col = 180, Data =   693, Dqm = 0000
# at time   1061930 ns WRITE: Bank = 0 Row =    1, Col = 181, Data =   694, Dqm = 0000
# at time   1061950 ns WRITE: Bank = 0 Row =    1, Col = 182, Data =   695, Dqm = 0000
# at time   1061970 ns WRITE: Bank = 0 Row =    1, Col = 183, Data =   696, Dqm = 0000
# at time   1061990 ns WRITE: Bank = 0 Row =    1, Col = 184, Data =   697, Dqm = 0000
# at time   1062010 ns WRITE: Bank = 0 Row =    1, Col = 185, Data =   698, Dqm = 0000
# at time   1062030 ns WRITE: Bank = 0 Row =    1, Col = 186, Data =   699, Dqm = 0000
# at time   1062050 ns WRITE: Bank = 0 Row =    1, Col = 187, Data =   700, Dqm = 0000
# at time   1062070 ns WRITE: Bank = 0 Row =    1, Col = 188, Data =   701, Dqm = 0000
# at time   1062090 ns WRITE: Bank = 0 Row =    1, Col = 189, Data =   702, Dqm = 0000
# at time   1062110 ns WRITE: Bank = 0 Row =    1, Col = 190, Data =   703, Dqm = 0000
# at time   1062130 ns WRITE: Bank = 0 Row =    1, Col = 191, Data =   704, Dqm = 0000
# at time   1062150 ns BST  : Burst Terminate
# at time   1062170 ns BST  : Burst Terminate
# at time   1062190 ns PRE  : Bank = ALL
# at time   1070570 ns PRE  : Bank = ALL
# at time   1070590 ns PRE  : Bank = ALL
# at time   1070610 ns AREF : Auto Refresh
# at time   1081690 ns PRE  : Bank = ALL
# at time   1081710 ns PRE  : Bank = ALL
# at time   1081730 ns PRE  : Bank = ALL
# at time   1081750 ns ACT  : Bank = 0 Row =    1
# at time   1081850 ns WRITE: Bank = 0 Row =    1, Col = 192, Data =   705, Dqm = 0000
# at time   1081870 ns WRITE: Bank = 0 Row =    1, Col = 193, Data =   706, Dqm = 0000
# at time   1081890 ns WRITE: Bank = 0 Row =    1, Col = 194, Data =   707, Dqm = 0000
# at time   1081910 ns WRITE: Bank = 0 Row =    1, Col = 195, Data =   708, Dqm = 0000
# at time   1081930 ns WRITE: Bank = 0 Row =    1, Col = 196, Data =   709, Dqm = 0000
# at time   1081950 ns WRITE: Bank = 0 Row =    1, Col = 197, Data =   710, Dqm = 0000
# at time   1081970 ns WRITE: Bank = 0 Row =    1, Col = 198, Data =   711, Dqm = 0000
# at time   1081990 ns WRITE: Bank = 0 Row =    1, Col = 199, Data =   712, Dqm = 0000
# at time   1082010 ns WRITE: Bank = 0 Row =    1, Col = 200, Data =   713, Dqm = 0000
# at time   1082030 ns WRITE: Bank = 0 Row =    1, Col = 201, Data =   714, Dqm = 0000
# at time   1082050 ns WRITE: Bank = 0 Row =    1, Col = 202, Data =   715, Dqm = 0000
# at time   1082070 ns WRITE: Bank = 0 Row =    1, Col = 203, Data =   716, Dqm = 0000
# at time   1082090 ns WRITE: Bank = 0 Row =    1, Col = 204, Data =   717, Dqm = 0000
# at time   1082110 ns WRITE: Bank = 0 Row =    1, Col = 205, Data =   718, Dqm = 0000
# at time   1082130 ns WRITE: Bank = 0 Row =    1, Col = 206, Data =   719, Dqm = 0000
# at time   1082150 ns WRITE: Bank = 0 Row =    1, Col = 207, Data =   720, Dqm = 0000
# at time   1082170 ns BST  : Burst Terminate
# at time   1082190 ns BST  : Burst Terminate
# at time   1082210 ns PRE  : Bank = ALL
# at time   1085570 ns PRE  : Bank = ALL
# at time   1085590 ns PRE  : Bank = ALL
# at time   1085610 ns AREF : Auto Refresh
# at time   1100570 ns PRE  : Bank = ALL
# at time   1100590 ns PRE  : Bank = ALL
# at time   1100610 ns AREF : Auto Refresh
# at time   1101710 ns PRE  : Bank = ALL
# at time   1101730 ns PRE  : Bank = ALL
# at time   1101750 ns PRE  : Bank = ALL
# at time   1101770 ns ACT  : Bank = 0 Row =    1
# at time   1101870 ns WRITE: Bank = 0 Row =    1, Col = 208, Data =   721, Dqm = 0000
# at time   1101890 ns WRITE: Bank = 0 Row =    1, Col = 209, Data =   722, Dqm = 0000
# at time   1101910 ns WRITE: Bank = 0 Row =    1, Col = 210, Data =   723, Dqm = 0000
# at time   1101930 ns WRITE: Bank = 0 Row =    1, Col = 211, Data =   724, Dqm = 0000
# at time   1101950 ns WRITE: Bank = 0 Row =    1, Col = 212, Data =   725, Dqm = 0000
# at time   1101970 ns WRITE: Bank = 0 Row =    1, Col = 213, Data =   726, Dqm = 0000
# at time   1101990 ns WRITE: Bank = 0 Row =    1, Col = 214, Data =   727, Dqm = 0000
# at time   1102010 ns WRITE: Bank = 0 Row =    1, Col = 215, Data =   728, Dqm = 0000
# at time   1102030 ns WRITE: Bank = 0 Row =    1, Col = 216, Data =   729, Dqm = 0000
# at time   1102050 ns WRITE: Bank = 0 Row =    1, Col = 217, Data =   730, Dqm = 0000
# at time   1102070 ns WRITE: Bank = 0 Row =    1, Col = 218, Data =   731, Dqm = 0000
# at time   1102090 ns WRITE: Bank = 0 Row =    1, Col = 219, Data =   732, Dqm = 0000
# at time   1102110 ns WRITE: Bank = 0 Row =    1, Col = 220, Data =   733, Dqm = 0000
# at time   1102130 ns WRITE: Bank = 0 Row =    1, Col = 221, Data =   734, Dqm = 0000
# at time   1102150 ns WRITE: Bank = 0 Row =    1, Col = 222, Data =   735, Dqm = 0000
# at time   1102170 ns WRITE: Bank = 0 Row =    1, Col = 223, Data =   736, Dqm = 0000
# at time   1102190 ns BST  : Burst Terminate
# at time   1102210 ns BST  : Burst Terminate
# at time   1102230 ns PRE  : Bank = ALL
# at time   1115570 ns PRE  : Bank = ALL
# at time   1115590 ns PRE  : Bank = ALL
# at time   1115610 ns AREF : Auto Refresh
# at time   1121730 ns PRE  : Bank = ALL
# at time   1121750 ns PRE  : Bank = ALL
# at time   1121770 ns PRE  : Bank = ALL
# at time   1121790 ns ACT  : Bank = 0 Row =    1
# at time   1121890 ns WRITE: Bank = 0 Row =    1, Col = 224, Data =   737, Dqm = 0000
# at time   1121910 ns WRITE: Bank = 0 Row =    1, Col = 225, Data =   738, Dqm = 0000
# at time   1121930 ns WRITE: Bank = 0 Row =    1, Col = 226, Data =   739, Dqm = 0000
# at time   1121950 ns WRITE: Bank = 0 Row =    1, Col = 227, Data =   740, Dqm = 0000
# at time   1121970 ns WRITE: Bank = 0 Row =    1, Col = 228, Data =   741, Dqm = 0000
# at time   1121990 ns WRITE: Bank = 0 Row =    1, Col = 229, Data =   742, Dqm = 0000
# at time   1122010 ns WRITE: Bank = 0 Row =    1, Col = 230, Data =   743, Dqm = 0000
# at time   1122030 ns WRITE: Bank = 0 Row =    1, Col = 231, Data =   744, Dqm = 0000
# at time   1122050 ns WRITE: Bank = 0 Row =    1, Col = 232, Data =   745, Dqm = 0000
# at time   1122070 ns WRITE: Bank = 0 Row =    1, Col = 233, Data =   746, Dqm = 0000
# at time   1122090 ns WRITE: Bank = 0 Row =    1, Col = 234, Data =   747, Dqm = 0000
# at time   1122110 ns WRITE: Bank = 0 Row =    1, Col = 235, Data =   748, Dqm = 0000
# at time   1122130 ns WRITE: Bank = 0 Row =    1, Col = 236, Data =   749, Dqm = 0000
# at time   1122150 ns WRITE: Bank = 0 Row =    1, Col = 237, Data =   750, Dqm = 0000
# at time   1122170 ns WRITE: Bank = 0 Row =    1, Col = 238, Data =   751, Dqm = 0000
# at time   1122190 ns WRITE: Bank = 0 Row =    1, Col = 239, Data =   752, Dqm = 0000
# at time   1122210 ns BST  : Burst Terminate
# at time   1122230 ns BST  : Burst Terminate
# at time   1122250 ns PRE  : Bank = ALL
# at time   1130570 ns PRE  : Bank = ALL
# at time   1130590 ns PRE  : Bank = ALL
# at time   1130610 ns AREF : Auto Refresh
# at time   1141750 ns PRE  : Bank = ALL
# at time   1141770 ns PRE  : Bank = ALL
# at time   1141790 ns PRE  : Bank = ALL
# at time   1141810 ns ACT  : Bank = 0 Row =    1
# at time   1141910 ns WRITE: Bank = 0 Row =    1, Col = 240, Data =   753, Dqm = 0000
# at time   1141930 ns WRITE: Bank = 0 Row =    1, Col = 241, Data =   754, Dqm = 0000
# at time   1141950 ns WRITE: Bank = 0 Row =    1, Col = 242, Data =   755, Dqm = 0000
# at time   1141970 ns WRITE: Bank = 0 Row =    1, Col = 243, Data =   756, Dqm = 0000
# at time   1141990 ns WRITE: Bank = 0 Row =    1, Col = 244, Data =   757, Dqm = 0000
# at time   1142010 ns WRITE: Bank = 0 Row =    1, Col = 245, Data =   758, Dqm = 0000
# at time   1142030 ns WRITE: Bank = 0 Row =    1, Col = 246, Data =   759, Dqm = 0000
# at time   1142050 ns WRITE: Bank = 0 Row =    1, Col = 247, Data =   760, Dqm = 0000
# at time   1142070 ns WRITE: Bank = 0 Row =    1, Col = 248, Data =   761, Dqm = 0000
# at time   1142090 ns WRITE: Bank = 0 Row =    1, Col = 249, Data =   762, Dqm = 0000
# at time   1142110 ns WRITE: Bank = 0 Row =    1, Col = 250, Data =   763, Dqm = 0000
# at time   1142130 ns WRITE: Bank = 0 Row =    1, Col = 251, Data =   764, Dqm = 0000
# at time   1142150 ns WRITE: Bank = 0 Row =    1, Col = 252, Data =   765, Dqm = 0000
# at time   1142170 ns WRITE: Bank = 0 Row =    1, Col = 253, Data =   766, Dqm = 0000
# at time   1142190 ns WRITE: Bank = 0 Row =    1, Col = 254, Data =   767, Dqm = 0000
# at time   1142210 ns WRITE: Bank = 0 Row =    1, Col = 255, Data =   768, Dqm = 0000
# at time   1142230 ns BST  : Burst Terminate
# at time   1142250 ns BST  : Burst Terminate
# at time   1142270 ns PRE  : Bank = ALL
# at time   1145570 ns PRE  : Bank = ALL
# at time   1145590 ns PRE  : Bank = ALL
# at time   1145610 ns AREF : Auto Refresh
# at time   1160570 ns PRE  : Bank = ALL
# at time   1160590 ns PRE  : Bank = ALL
# at time   1160610 ns AREF : Auto Refresh
# at time   1161770 ns PRE  : Bank = ALL
# at time   1161790 ns PRE  : Bank = ALL
# at time   1161810 ns PRE  : Bank = ALL
# at time   1161830 ns ACT  : Bank = 0 Row =    1
# at time   1161930 ns WRITE: Bank = 0 Row =    1, Col = 256, Data =   769, Dqm = 0000
# at time   1161950 ns WRITE: Bank = 0 Row =    1, Col = 257, Data =   770, Dqm = 0000
# at time   1161970 ns WRITE: Bank = 0 Row =    1, Col = 258, Data =   771, Dqm = 0000
# at time   1161990 ns WRITE: Bank = 0 Row =    1, Col = 259, Data =   772, Dqm = 0000
# at time   1162010 ns WRITE: Bank = 0 Row =    1, Col = 260, Data =   773, Dqm = 0000
# at time   1162030 ns WRITE: Bank = 0 Row =    1, Col = 261, Data =   774, Dqm = 0000
# at time   1162050 ns WRITE: Bank = 0 Row =    1, Col = 262, Data =   775, Dqm = 0000
# at time   1162070 ns WRITE: Bank = 0 Row =    1, Col = 263, Data =   776, Dqm = 0000
# at time   1162090 ns WRITE: Bank = 0 Row =    1, Col = 264, Data =   777, Dqm = 0000
# at time   1162110 ns WRITE: Bank = 0 Row =    1, Col = 265, Data =   778, Dqm = 0000
# at time   1162130 ns WRITE: Bank = 0 Row =    1, Col = 266, Data =   779, Dqm = 0000
# at time   1162150 ns WRITE: Bank = 0 Row =    1, Col = 267, Data =   780, Dqm = 0000
# at time   1162170 ns WRITE: Bank = 0 Row =    1, Col = 268, Data =   781, Dqm = 0000
# at time   1162190 ns WRITE: Bank = 0 Row =    1, Col = 269, Data =   782, Dqm = 0000
# at time   1162210 ns WRITE: Bank = 0 Row =    1, Col = 270, Data =   783, Dqm = 0000
# at time   1162230 ns WRITE: Bank = 0 Row =    1, Col = 271, Data =   784, Dqm = 0000
# at time   1162250 ns BST  : Burst Terminate
# at time   1162270 ns BST  : Burst Terminate
# at time   1162290 ns PRE  : Bank = ALL
# at time   1175570 ns PRE  : Bank = ALL
# at time   1175590 ns PRE  : Bank = ALL
# at time   1175610 ns AREF : Auto Refresh
# at time   1181790 ns PRE  : Bank = ALL
# at time   1181810 ns PRE  : Bank = ALL
# at time   1181830 ns PRE  : Bank = ALL
# at time   1181850 ns ACT  : Bank = 0 Row =    1
# at time   1181950 ns WRITE: Bank = 0 Row =    1, Col = 272, Data =   785, Dqm = 0000
# at time   1181970 ns WRITE: Bank = 0 Row =    1, Col = 273, Data =   786, Dqm = 0000
# at time   1181990 ns WRITE: Bank = 0 Row =    1, Col = 274, Data =   787, Dqm = 0000
# at time   1182010 ns WRITE: Bank = 0 Row =    1, Col = 275, Data =   788, Dqm = 0000
# at time   1182030 ns WRITE: Bank = 0 Row =    1, Col = 276, Data =   789, Dqm = 0000
# at time   1182050 ns WRITE: Bank = 0 Row =    1, Col = 277, Data =   790, Dqm = 0000
# at time   1182070 ns WRITE: Bank = 0 Row =    1, Col = 278, Data =   791, Dqm = 0000
# at time   1182090 ns WRITE: Bank = 0 Row =    1, Col = 279, Data =   792, Dqm = 0000
# at time   1182110 ns WRITE: Bank = 0 Row =    1, Col = 280, Data =   793, Dqm = 0000
# at time   1182130 ns WRITE: Bank = 0 Row =    1, Col = 281, Data =   794, Dqm = 0000
# at time   1182150 ns WRITE: Bank = 0 Row =    1, Col = 282, Data =   795, Dqm = 0000
# at time   1182170 ns WRITE: Bank = 0 Row =    1, Col = 283, Data =   796, Dqm = 0000
# at time   1182190 ns WRITE: Bank = 0 Row =    1, Col = 284, Data =   797, Dqm = 0000
# at time   1182210 ns WRITE: Bank = 0 Row =    1, Col = 285, Data =   798, Dqm = 0000
# at time   1182230 ns WRITE: Bank = 0 Row =    1, Col = 286, Data =   799, Dqm = 0000
# at time   1182250 ns WRITE: Bank = 0 Row =    1, Col = 287, Data =   800, Dqm = 0000
# at time   1182270 ns BST  : Burst Terminate
# at time   1182290 ns BST  : Burst Terminate
# at time   1182310 ns PRE  : Bank = ALL
# at time   1190570 ns PRE  : Bank = ALL
# at time   1190590 ns PRE  : Bank = ALL
# at time   1190610 ns AREF : Auto Refresh
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.sdram_pro_axi_top_tb(fast)
# Loading work.sdram_pro_axi_top(fast)
# Loading work.sdram_pro_top(fast)
# Loading work.sdram_pro_fifo_ctrl(fast)
# Loading work.write_fifo(fast)
# Loading altera_mf_ver.dcfifo(fast)
# Loading altera_mf_ver.dcfifo_mixed_widths(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.dcfifo_async(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast__2)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__2)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__3)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__4)
# Loading altera_mf_ver.dcfifo_fefifo(fast)
# Loading altera_mf_ver.dcfifo_fefifo(fast__1)
# Loading altera_mf_ver.dcfifo_low_latency(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION(fast)
# Loading altera_mf_ver.dcfifo_dffpipe(fast)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__1)
# Loading work.read_fifo(fast)
# Loading altera_mf_ver.dcfifo(fast__1)
# Loading altera_mf_ver.dcfifo_mixed_widths(fast__1)
# Loading altera_mf_ver.dcfifo_low_latency(fast__1)
# Loading work.sdram_pro_sdram_ctrl(fast)
# Loading work.sdram_pro_arbit(fast)
# Loading work.sdram_pro_init(fast)
# Loading work.sdram_pro_autorefresh(fast)
# Loading work.sdram_pro_write(fast)
# Loading work.sdram_pro_read(fast)
# Loading work.sdram_pro_axi_slave(fast)
# Loading work.sdram_pro_axi_master(fast)
# Loading work.sdram_model_plus(fast)
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top_tb.v(111): [PCDPC] - Port size (23) does not match connection size (1) for port 'addr'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v(39).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v(109): [PCDPC] - Port size (10) does not match connection size (8) for port 'WR_BURST_LEN'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v(109): [PCDPC] - Port size (10) does not match connection size (8) for port 'RD_BURST_LEN'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(22).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(155): [PCDPC] - Port size (8) does not match connection size (10) for port 'wr_burst_len'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst/U_sdram_pro_write File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(177): [PCDPC] - Port size (8) does not match connection size (10) for port 'rd_burst_len'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst/U_sdram_pro_read File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v
run 200us
run 5us
# at time    200230 ns PRE  : Bank = ALL
# at time    200250 ns PRE  : Bank = ALL
# at time    200270 ns AREF : Auto Refresh
# at time    200370 ns AREF : Auto Refresh
# at time    200470 ns LMR  : Load Mode Register
#                             CAS Latency      = 3
#                             Burst Length     = Full
#                             Burst Type       = Sequential
#                             Write Burst Mode = Programmed Burst Length
# at time    200810 ns PRE  : Bank = ALL
# at time    200830 ns PRE  : Bank = ALL
# at time    200850 ns PRE  : Bank = ALL
# at time    200870 ns ACT  : Bank = 0 Row =    0
# at time    200970 ns WRITE: Bank = 0 Row =    0, Col =   0, Data =     1, Dqm = 0000
# at time    200990 ns WRITE: Bank = 0 Row =    0, Col =   1, Data =     2, Dqm = 0000
# at time    201010 ns WRITE: Bank = 0 Row =    0, Col =   2, Data =     3, Dqm = 0000
# at time    201030 ns WRITE: Bank = 0 Row =    0, Col =   3, Data =     4, Dqm = 0000
# at time    201050 ns WRITE: Bank = 0 Row =    0, Col =   4, Data =     5, Dqm = 0000
# at time    201070 ns WRITE: Bank = 0 Row =    0, Col =   5, Data =     6, Dqm = 0000
# at time    201090 ns WRITE: Bank = 0 Row =    0, Col =   6, Data =     7, Dqm = 0000
# at time    201110 ns WRITE: Bank = 0 Row =    0, Col =   7, Data =     8, Dqm = 0000
# at time    201130 ns WRITE: Bank = 0 Row =    0, Col =   8, Data =     9, Dqm = 0000
# at time    201150 ns WRITE: Bank = 0 Row =    0, Col =   9, Data =    10, Dqm = 0000
# at time    201170 ns WRITE: Bank = 0 Row =    0, Col =  10, Data =    11, Dqm = 0000
# at time    201190 ns WRITE: Bank = 0 Row =    0, Col =  11, Data =    12, Dqm = 0000
# at time    201210 ns WRITE: Bank = 0 Row =    0, Col =  12, Data =    13, Dqm = 0000
# at time    201230 ns WRITE: Bank = 0 Row =    0, Col =  13, Data =    14, Dqm = 0000
# at time    201250 ns WRITE: Bank = 0 Row =    0, Col =  14, Data =    15, Dqm = 0000
# at time    201270 ns WRITE: Bank = 0 Row =    0, Col =  15, Data =    16, Dqm = 0000
# at time    201290 ns BST  : Burst Terminate
# at time    201310 ns BST  : Burst Terminate
# at time    201330 ns PRE  : Bank = ALL
run 5us
run 5us
# at time    210670 ns ACT  : Bank = 0 Row =    0
# at time    210817 ns READ : Bank = 0 Row =    0, Col =   0, Data =     1, Dqm = 0000
# at time    210837 ns READ : Bank = 0 Row =    0, Col =   1, Data =     2, Dqm = 0000
# at time    210857 ns READ : Bank = 0 Row =    0, Col =   2, Data =     3, Dqm = 0000
# at time    210877 ns READ : Bank = 0 Row =    0, Col =   3, Data =     4, Dqm = 0000
# at time    210897 ns READ : Bank = 0 Row =    0, Col =   4, Data =     5, Dqm = 0000
# at time    210917 ns READ : Bank = 0 Row =    0, Col =   5, Data =     6, Dqm = 0000
# at time    210937 ns READ : Bank = 0 Row =    0, Col =   6, Data =     7, Dqm = 0000
# at time    210957 ns READ : Bank = 0 Row =    0, Col =   7, Data =     8, Dqm = 0000
# at time    210977 ns READ : Bank = 0 Row =    0, Col =   8, Data =     9, Dqm = 0000
# at time    210997 ns READ : Bank = 0 Row =    0, Col =   9, Data =    10, Dqm = 0000
# at time    211017 ns READ : Bank = 0 Row =    0, Col =  10, Data =    11, Dqm = 0000
# at time    211037 ns READ : Bank = 0 Row =    0, Col =  11, Data =    12, Dqm = 0000
# at time    211057 ns READ : Bank = 0 Row =    0, Col =  12, Data =    13, Dqm = 0000
# at time    211077 ns READ : Bank = 0 Row =    0, Col =  13, Data =    14, Dqm = 0000
# at time    211090 ns BST  : Burst Terminate
# at time    211097 ns READ : Bank = 0 Row =    0, Col =  14, Data =    15, Dqm = 0000
# at time    211117 ns READ : Bank = 0 Row =    0, Col =  15, Data =    16, Dqm = 0000
# at time    211170 ns BST  : Burst Terminate
# at time    211190 ns PRE  : Bank = ALL
# at time    211310 ns ACT  : Bank = 0 Row =    0
# at time    211457 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    211477 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    211497 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    211517 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    211537 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    211557 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    211577 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    211597 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    211617 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    211637 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    211657 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    211677 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    211697 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    211717 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    211730 ns BST  : Burst Terminate
# at time    211737 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    211757 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    211810 ns BST  : Burst Terminate
# at time    211830 ns PRE  : Bank = ALL
run
# at time    215570 ns PRE  : Bank = ALL
# at time    215590 ns PRE  : Bank = ALL
# at time    215610 ns AREF : Auto Refresh
# at time    220830 ns PRE  : Bank = ALL
# at time    220850 ns PRE  : Bank = ALL
# at time    220870 ns PRE  : Bank = ALL
# at time    220890 ns ACT  : Bank = 0 Row =    0
# at time    220990 ns WRITE: Bank = 0 Row =    0, Col =  16, Data =    17, Dqm = 0000
# at time    221010 ns WRITE: Bank = 0 Row =    0, Col =  17, Data =    18, Dqm = 0000
# at time    221030 ns WRITE: Bank = 0 Row =    0, Col =  18, Data =    19, Dqm = 0000
# at time    221050 ns WRITE: Bank = 0 Row =    0, Col =  19, Data =    20, Dqm = 0000
# at time    221070 ns WRITE: Bank = 0 Row =    0, Col =  20, Data =    21, Dqm = 0000
# at time    221090 ns WRITE: Bank = 0 Row =    0, Col =  21, Data =    22, Dqm = 0000
# at time    221110 ns WRITE: Bank = 0 Row =    0, Col =  22, Data =    23, Dqm = 0000
# at time    221130 ns WRITE: Bank = 0 Row =    0, Col =  23, Data =    24, Dqm = 0000
# at time    221150 ns WRITE: Bank = 0 Row =    0, Col =  24, Data =    25, Dqm = 0000
# at time    221170 ns WRITE: Bank = 0 Row =    0, Col =  25, Data =    26, Dqm = 0000
# at time    221190 ns WRITE: Bank = 0 Row =    0, Col =  26, Data =    27, Dqm = 0000
# at time    221210 ns WRITE: Bank = 0 Row =    0, Col =  27, Data =    28, Dqm = 0000
# at time    221230 ns WRITE: Bank = 0 Row =    0, Col =  28, Data =    29, Dqm = 0000
# at time    221250 ns WRITE: Bank = 0 Row =    0, Col =  29, Data =    30, Dqm = 0000
# at time    221270 ns WRITE: Bank = 0 Row =    0, Col =  30, Data =    31, Dqm = 0000
# at time    221290 ns WRITE: Bank = 0 Row =    0, Col =  31, Data =    32, Dqm = 0000
# at time    221310 ns BST  : Burst Terminate
# at time    221330 ns BST  : Burst Terminate
# at time    221350 ns PRE  : Bank = ALL
# at time    230570 ns PRE  : Bank = ALL
# at time    230590 ns PRE  : Bank = ALL
# at time    230610 ns AREF : Auto Refresh
# at time    240850 ns PRE  : Bank = ALL
# at time    240870 ns PRE  : Bank = ALL
# at time    240890 ns PRE  : Bank = ALL
# at time    240910 ns ACT  : Bank = 0 Row =    0
# at time    241010 ns WRITE: Bank = 0 Row =    0, Col =  32, Data =    33, Dqm = 0000
# at time    241030 ns WRITE: Bank = 0 Row =    0, Col =  33, Data =    34, Dqm = 0000
# at time    241050 ns WRITE: Bank = 0 Row =    0, Col =  34, Data =    35, Dqm = 0000
# at time    241070 ns WRITE: Bank = 0 Row =    0, Col =  35, Data =    36, Dqm = 0000
# at time    241090 ns WRITE: Bank = 0 Row =    0, Col =  36, Data =    37, Dqm = 0000
# at time    241110 ns WRITE: Bank = 0 Row =    0, Col =  37, Data =    38, Dqm = 0000
# at time    241130 ns WRITE: Bank = 0 Row =    0, Col =  38, Data =    39, Dqm = 0000
# at time    241150 ns WRITE: Bank = 0 Row =    0, Col =  39, Data =    40, Dqm = 0000
# at time    241170 ns WRITE: Bank = 0 Row =    0, Col =  40, Data =    41, Dqm = 0000
# at time    241190 ns WRITE: Bank = 0 Row =    0, Col =  41, Data =    42, Dqm = 0000
# at time    241210 ns WRITE: Bank = 0 Row =    0, Col =  42, Data =    43, Dqm = 0000
# at time    241230 ns WRITE: Bank = 0 Row =    0, Col =  43, Data =    44, Dqm = 0000
# at time    241250 ns WRITE: Bank = 0 Row =    0, Col =  44, Data =    45, Dqm = 0000
# at time    241270 ns WRITE: Bank = 0 Row =    0, Col =  45, Data =    46, Dqm = 0000
# at time    241290 ns WRITE: Bank = 0 Row =    0, Col =  46, Data =    47, Dqm = 0000
# at time    241310 ns WRITE: Bank = 0 Row =    0, Col =  47, Data =    48, Dqm = 0000
# at time    241330 ns BST  : Burst Terminate
# at time    241350 ns BST  : Burst Terminate
# at time    241370 ns PRE  : Bank = ALL
# at time    245570 ns PRE  : Bank = ALL
# at time    245590 ns PRE  : Bank = ALL
# at time    245610 ns AREF : Auto Refresh
# at time    260570 ns PRE  : Bank = ALL
# at time    260590 ns PRE  : Bank = ALL
# at time    260610 ns AREF : Auto Refresh
# at time    260870 ns PRE  : Bank = ALL
# at time    260890 ns PRE  : Bank = ALL
# at time    260910 ns PRE  : Bank = ALL
# at time    260930 ns ACT  : Bank = 0 Row =    0
# at time    261030 ns WRITE: Bank = 0 Row =    0, Col =  48, Data =    49, Dqm = 0000
# at time    261050 ns WRITE: Bank = 0 Row =    0, Col =  49, Data =    50, Dqm = 0000
# at time    261070 ns WRITE: Bank = 0 Row =    0, Col =  50, Data =    51, Dqm = 0000
# at time    261090 ns WRITE: Bank = 0 Row =    0, Col =  51, Data =    52, Dqm = 0000
# at time    261110 ns WRITE: Bank = 0 Row =    0, Col =  52, Data =    53, Dqm = 0000
# at time    261130 ns WRITE: Bank = 0 Row =    0, Col =  53, Data =    54, Dqm = 0000
# at time    261150 ns WRITE: Bank = 0 Row =    0, Col =  54, Data =    55, Dqm = 0000
# at time    261170 ns WRITE: Bank = 0 Row =    0, Col =  55, Data =    56, Dqm = 0000
# at time    261190 ns WRITE: Bank = 0 Row =    0, Col =  56, Data =    57, Dqm = 0000
# at time    261210 ns WRITE: Bank = 0 Row =    0, Col =  57, Data =    58, Dqm = 0000
# at time    261230 ns WRITE: Bank = 0 Row =    0, Col =  58, Data =    59, Dqm = 0000
# at time    261250 ns WRITE: Bank = 0 Row =    0, Col =  59, Data =    60, Dqm = 0000
# at time    261270 ns WRITE: Bank = 0 Row =    0, Col =  60, Data =    61, Dqm = 0000
# at time    261290 ns WRITE: Bank = 0 Row =    0, Col =  61, Data =    62, Dqm = 0000
# at time    261310 ns WRITE: Bank = 0 Row =    0, Col =  62, Data =    63, Dqm = 0000
# at time    261330 ns WRITE: Bank = 0 Row =    0, Col =  63, Data =    64, Dqm = 0000
# at time    261350 ns BST  : Burst Terminate
# at time    261370 ns BST  : Burst Terminate
# at time    261390 ns PRE  : Bank = ALL
# at time    270730 ns ACT  : Bank = 0 Row =    0
# at time    270877 ns READ : Bank = 0 Row =    0, Col =  16, Data =    17, Dqm = 0000
# at time    270897 ns READ : Bank = 0 Row =    0, Col =  17, Data =    18, Dqm = 0000
# at time    270917 ns READ : Bank = 0 Row =    0, Col =  18, Data =    19, Dqm = 0000
# at time    270937 ns READ : Bank = 0 Row =    0, Col =  19, Data =    20, Dqm = 0000
# at time    270957 ns READ : Bank = 0 Row =    0, Col =  20, Data =    21, Dqm = 0000
# at time    270977 ns READ : Bank = 0 Row =    0, Col =  21, Data =    22, Dqm = 0000
# at time    270997 ns READ : Bank = 0 Row =    0, Col =  22, Data =    23, Dqm = 0000
# at time    271017 ns READ : Bank = 0 Row =    0, Col =  23, Data =    24, Dqm = 0000
# at time    271037 ns READ : Bank = 0 Row =    0, Col =  24, Data =    25, Dqm = 0000
# at time    271057 ns READ : Bank = 0 Row =    0, Col =  25, Data =    26, Dqm = 0000
# at time    271077 ns READ : Bank = 0 Row =    0, Col =  26, Data =    27, Dqm = 0000
# at time    271097 ns READ : Bank = 0 Row =    0, Col =  27, Data =    28, Dqm = 0000
# at time    271117 ns READ : Bank = 0 Row =    0, Col =  28, Data =    29, Dqm = 0000
# at time    271137 ns READ : Bank = 0 Row =    0, Col =  29, Data =    30, Dqm = 0000
# at time    271150 ns BST  : Burst Terminate
# at time    271157 ns READ : Bank = 0 Row =    0, Col =  30, Data =    31, Dqm = 0000
# at time    271177 ns READ : Bank = 0 Row =    0, Col =  31, Data =    32, Dqm = 0000
# at time    271230 ns BST  : Burst Terminate
# at time    271250 ns PRE  : Bank = ALL
# at time    275570 ns PRE  : Bank = ALL
# at time    275590 ns PRE  : Bank = ALL
# at time    275610 ns AREF : Auto Refresh
# at time    280890 ns PRE  : Bank = ALL
# at time    280910 ns PRE  : Bank = ALL
# at time    280930 ns PRE  : Bank = ALL
# at time    280950 ns ACT  : Bank = 0 Row =    0
# at time    281050 ns WRITE: Bank = 0 Row =    0, Col =  64, Data =    65, Dqm = 0000
# at time    281070 ns WRITE: Bank = 0 Row =    0, Col =  65, Data =    66, Dqm = 0000
# at time    281090 ns WRITE: Bank = 0 Row =    0, Col =  66, Data =    67, Dqm = 0000
# at time    281110 ns WRITE: Bank = 0 Row =    0, Col =  67, Data =    68, Dqm = 0000
# at time    281130 ns WRITE: Bank = 0 Row =    0, Col =  68, Data =    69, Dqm = 0000
# at time    281150 ns WRITE: Bank = 0 Row =    0, Col =  69, Data =    70, Dqm = 0000
# at time    281170 ns WRITE: Bank = 0 Row =    0, Col =  70, Data =    71, Dqm = 0000
# at time    281190 ns WRITE: Bank = 0 Row =    0, Col =  71, Data =    72, Dqm = 0000
# at time    281210 ns WRITE: Bank = 0 Row =    0, Col =  72, Data =    73, Dqm = 0000
# at time    281230 ns WRITE: Bank = 0 Row =    0, Col =  73, Data =    74, Dqm = 0000
# at time    281250 ns WRITE: Bank = 0 Row =    0, Col =  74, Data =    75, Dqm = 0000
# at time    281270 ns WRITE: Bank = 0 Row =    0, Col =  75, Data =    76, Dqm = 0000
# at time    281290 ns WRITE: Bank = 0 Row =    0, Col =  76, Data =    77, Dqm = 0000
# at time    281310 ns WRITE: Bank = 0 Row =    0, Col =  77, Data =    78, Dqm = 0000
# at time    281330 ns WRITE: Bank = 0 Row =    0, Col =  78, Data =    79, Dqm = 0000
# at time    281350 ns WRITE: Bank = 0 Row =    0, Col =  79, Data =    80, Dqm = 0000
# at time    281370 ns BST  : Burst Terminate
# at time    281390 ns BST  : Burst Terminate
# at time    281410 ns PRE  : Bank = ALL
# at time    290570 ns PRE  : Bank = ALL
# at time    290590 ns PRE  : Bank = ALL
# at time    290610 ns AREF : Auto Refresh
# at time    290750 ns ACT  : Bank = 0 Row =    0
# at time    290897 ns READ : Bank = 0 Row =    0, Col =  32, Data =    33, Dqm = 0000
# at time    290917 ns READ : Bank = 0 Row =    0, Col =  33, Data =    34, Dqm = 0000
# at time    290937 ns READ : Bank = 0 Row =    0, Col =  34, Data =    35, Dqm = 0000
# at time    290957 ns READ : Bank = 0 Row =    0, Col =  35, Data =    36, Dqm = 0000
# at time    290977 ns READ : Bank = 0 Row =    0, Col =  36, Data =    37, Dqm = 0000
# at time    290997 ns READ : Bank = 0 Row =    0, Col =  37, Data =    38, Dqm = 0000
# at time    291017 ns READ : Bank = 0 Row =    0, Col =  38, Data =    39, Dqm = 0000
# at time    291037 ns READ : Bank = 0 Row =    0, Col =  39, Data =    40, Dqm = 0000
# at time    291057 ns READ : Bank = 0 Row =    0, Col =  40, Data =    41, Dqm = 0000
# at time    291077 ns READ : Bank = 0 Row =    0, Col =  41, Data =    42, Dqm = 0000
# at time    291097 ns READ : Bank = 0 Row =    0, Col =  42, Data =    43, Dqm = 0000
# at time    291117 ns READ : Bank = 0 Row =    0, Col =  43, Data =    44, Dqm = 0000
# at time    291137 ns READ : Bank = 0 Row =    0, Col =  44, Data =    45, Dqm = 0000
# at time    291157 ns READ : Bank = 0 Row =    0, Col =  45, Data =    46, Dqm = 0000
# at time    291170 ns BST  : Burst Terminate
# at time    291177 ns READ : Bank = 0 Row =    0, Col =  46, Data =    47, Dqm = 0000
# at time    291197 ns READ : Bank = 0 Row =    0, Col =  47, Data =    48, Dqm = 0000
# at time    291250 ns BST  : Burst Terminate
# at time    291270 ns PRE  : Bank = ALL
# at time    300910 ns PRE  : Bank = ALL
# at time    300930 ns PRE  : Bank = ALL
# at time    300950 ns PRE  : Bank = ALL
# at time    300970 ns ACT  : Bank = 0 Row =    0
# at time    301070 ns WRITE: Bank = 0 Row =    0, Col =  80, Data =    81, Dqm = 0000
# at time    301090 ns WRITE: Bank = 0 Row =    0, Col =  81, Data =    82, Dqm = 0000
# at time    301110 ns WRITE: Bank = 0 Row =    0, Col =  82, Data =    83, Dqm = 0000
# at time    301130 ns WRITE: Bank = 0 Row =    0, Col =  83, Data =    84, Dqm = 0000
# at time    301150 ns WRITE: Bank = 0 Row =    0, Col =  84, Data =    85, Dqm = 0000
# at time    301170 ns WRITE: Bank = 0 Row =    0, Col =  85, Data =    86, Dqm = 0000
# at time    301190 ns WRITE: Bank = 0 Row =    0, Col =  86, Data =    87, Dqm = 0000
# at time    301210 ns WRITE: Bank = 0 Row =    0, Col =  87, Data =    88, Dqm = 0000
# at time    301230 ns WRITE: Bank = 0 Row =    0, Col =  88, Data =    89, Dqm = 0000
# at time    301250 ns WRITE: Bank = 0 Row =    0, Col =  89, Data =    90, Dqm = 0000
# at time    301270 ns WRITE: Bank = 0 Row =    0, Col =  90, Data =    91, Dqm = 0000
# at time    301290 ns WRITE: Bank = 0 Row =    0, Col =  91, Data =    92, Dqm = 0000
# at time    301310 ns WRITE: Bank = 0 Row =    0, Col =  92, Data =    93, Dqm = 0000
# at time    301330 ns WRITE: Bank = 0 Row =    0, Col =  93, Data =    94, Dqm = 0000
# at time    301350 ns WRITE: Bank = 0 Row =    0, Col =  94, Data =    95, Dqm = 0000
# at time    301370 ns WRITE: Bank = 0 Row =    0, Col =  95, Data =    96, Dqm = 0000
# at time    301390 ns BST  : Burst Terminate
# at time    301410 ns BST  : Burst Terminate
# at time    301430 ns PRE  : Bank = ALL
# at time    305570 ns PRE  : Bank = ALL
# at time    305590 ns PRE  : Bank = ALL
# at time    305610 ns AREF : Auto Refresh
# at time    310770 ns ACT  : Bank = 0 Row =    0
# at time    310917 ns READ : Bank = 0 Row =    0, Col =  48, Data =    49, Dqm = 0000
# at time    310937 ns READ : Bank = 0 Row =    0, Col =  49, Data =    50, Dqm = 0000
# at time    310957 ns READ : Bank = 0 Row =    0, Col =  50, Data =    51, Dqm = 0000
# at time    310977 ns READ : Bank = 0 Row =    0, Col =  51, Data =    52, Dqm = 0000
# at time    310997 ns READ : Bank = 0 Row =    0, Col =  52, Data =    53, Dqm = 0000
# at time    311017 ns READ : Bank = 0 Row =    0, Col =  53, Data =    54, Dqm = 0000
# at time    311037 ns READ : Bank = 0 Row =    0, Col =  54, Data =    55, Dqm = 0000
# at time    311057 ns READ : Bank = 0 Row =    0, Col =  55, Data =    56, Dqm = 0000
# at time    311077 ns READ : Bank = 0 Row =    0, Col =  56, Data =    57, Dqm = 0000
# at time    311097 ns READ : Bank = 0 Row =    0, Col =  57, Data =    58, Dqm = 0000
# at time    311117 ns READ : Bank = 0 Row =    0, Col =  58, Data =    59, Dqm = 0000
# at time    311137 ns READ : Bank = 0 Row =    0, Col =  59, Data =    60, Dqm = 0000
# at time    311157 ns READ : Bank = 0 Row =    0, Col =  60, Data =    61, Dqm = 0000
# at time    311177 ns READ : Bank = 0 Row =    0, Col =  61, Data =    62, Dqm = 0000
# at time    311190 ns BST  : Burst Terminate
# at time    311197 ns READ : Bank = 0 Row =    0, Col =  62, Data =    63, Dqm = 0000
# at time    311217 ns READ : Bank = 0 Row =    0, Col =  63, Data =    64, Dqm = 0000
# at time    311270 ns BST  : Burst Terminate
# at time    311290 ns PRE  : Bank = ALL
# at time    320570 ns PRE  : Bank = ALL
# at time    320590 ns PRE  : Bank = ALL
# at time    320610 ns AREF : Auto Refresh
# at time    320930 ns PRE  : Bank = ALL
# at time    320950 ns PRE  : Bank = ALL
# at time    320970 ns PRE  : Bank = ALL
# at time    320990 ns ACT  : Bank = 0 Row =    0
# at time    321090 ns WRITE: Bank = 0 Row =    0, Col =  96, Data =    97, Dqm = 0000
# at time    321110 ns WRITE: Bank = 0 Row =    0, Col =  97, Data =    98, Dqm = 0000
# at time    321130 ns WRITE: Bank = 0 Row =    0, Col =  98, Data =    99, Dqm = 0000
# at time    321150 ns WRITE: Bank = 0 Row =    0, Col =  99, Data =   100, Dqm = 0000
# at time    321170 ns WRITE: Bank = 0 Row =    0, Col = 100, Data =   101, Dqm = 0000
# at time    321190 ns WRITE: Bank = 0 Row =    0, Col = 101, Data =   102, Dqm = 0000
# at time    321210 ns WRITE: Bank = 0 Row =    0, Col = 102, Data =   103, Dqm = 0000
# at time    321230 ns WRITE: Bank = 0 Row =    0, Col = 103, Data =   104, Dqm = 0000
# at time    321250 ns WRITE: Bank = 0 Row =    0, Col = 104, Data =   105, Dqm = 0000
# at time    321270 ns WRITE: Bank = 0 Row =    0, Col = 105, Data =   106, Dqm = 0000
# at time    321290 ns WRITE: Bank = 0 Row =    0, Col = 106, Data =   107, Dqm = 0000
# at time    321310 ns WRITE: Bank = 0 Row =    0, Col = 107, Data =   108, Dqm = 0000
# at time    321330 ns WRITE: Bank = 0 Row =    0, Col = 108, Data =   109, Dqm = 0000
# at time    321350 ns WRITE: Bank = 0 Row =    0, Col = 109, Data =   110, Dqm = 0000
# at time    321370 ns WRITE: Bank = 0 Row =    0, Col = 110, Data =   111, Dqm = 0000
# at time    321390 ns WRITE: Bank = 0 Row =    0, Col = 111, Data =   112, Dqm = 0000
# at time    321410 ns BST  : Burst Terminate
# at time    321430 ns BST  : Burst Terminate
# at time    321450 ns PRE  : Bank = ALL
# at time    330790 ns ACT  : Bank = 0 Row =    0
# at time    330937 ns READ : Bank = 0 Row =    0, Col =  64, Data =    65, Dqm = 0000
# at time    330957 ns READ : Bank = 0 Row =    0, Col =  65, Data =    66, Dqm = 0000
# at time    330977 ns READ : Bank = 0 Row =    0, Col =  66, Data =    67, Dqm = 0000
# at time    330997 ns READ : Bank = 0 Row =    0, Col =  67, Data =    68, Dqm = 0000
# at time    331017 ns READ : Bank = 0 Row =    0, Col =  68, Data =    69, Dqm = 0000
# at time    331037 ns READ : Bank = 0 Row =    0, Col =  69, Data =    70, Dqm = 0000
# at time    331057 ns READ : Bank = 0 Row =    0, Col =  70, Data =    71, Dqm = 0000
# at time    331077 ns READ : Bank = 0 Row =    0, Col =  71, Data =    72, Dqm = 0000
# at time    331097 ns READ : Bank = 0 Row =    0, Col =  72, Data =    73, Dqm = 0000
# at time    331117 ns READ : Bank = 0 Row =    0, Col =  73, Data =    74, Dqm = 0000
# at time    331137 ns READ : Bank = 0 Row =    0, Col =  74, Data =    75, Dqm = 0000
# at time    331157 ns READ : Bank = 0 Row =    0, Col =  75, Data =    76, Dqm = 0000
# at time    331177 ns READ : Bank = 0 Row =    0, Col =  76, Data =    77, Dqm = 0000
# at time    331197 ns READ : Bank = 0 Row =    0, Col =  77, Data =    78, Dqm = 0000
# at time    331210 ns BST  : Burst Terminate
# at time    331217 ns READ : Bank = 0 Row =    0, Col =  78, Data =    79, Dqm = 0000
# at time    331237 ns READ : Bank = 0 Row =    0, Col =  79, Data =    80, Dqm = 0000
# at time    331290 ns BST  : Burst Terminate
# at time    331310 ns PRE  : Bank = ALL
# at time    335570 ns PRE  : Bank = ALL
# at time    335590 ns PRE  : Bank = ALL
# at time    335610 ns AREF : Auto Refresh
# at time    340950 ns PRE  : Bank = ALL
# at time    340970 ns PRE  : Bank = ALL
# at time    340990 ns PRE  : Bank = ALL
# at time    341010 ns ACT  : Bank = 0 Row =    0
# at time    341110 ns WRITE: Bank = 0 Row =    0, Col = 112, Data =   113, Dqm = 0000
# at time    341130 ns WRITE: Bank = 0 Row =    0, Col = 113, Data =   114, Dqm = 0000
# at time    341150 ns WRITE: Bank = 0 Row =    0, Col = 114, Data =   115, Dqm = 0000
# at time    341170 ns WRITE: Bank = 0 Row =    0, Col = 115, Data =   116, Dqm = 0000
# at time    341190 ns WRITE: Bank = 0 Row =    0, Col = 116, Data =   117, Dqm = 0000
# at time    341210 ns WRITE: Bank = 0 Row =    0, Col = 117, Data =   118, Dqm = 0000
# at time    341230 ns WRITE: Bank = 0 Row =    0, Col = 118, Data =   119, Dqm = 0000
# at time    341250 ns WRITE: Bank = 0 Row =    0, Col = 119, Data =   120, Dqm = 0000
# at time    341270 ns WRITE: Bank = 0 Row =    0, Col = 120, Data =   121, Dqm = 0000
# at time    341290 ns WRITE: Bank = 0 Row =    0, Col = 121, Data =   122, Dqm = 0000
# at time    341310 ns WRITE: Bank = 0 Row =    0, Col = 122, Data =   123, Dqm = 0000
# at time    341330 ns WRITE: Bank = 0 Row =    0, Col = 123, Data =   124, Dqm = 0000
# at time    341350 ns WRITE: Bank = 0 Row =    0, Col = 124, Data =   125, Dqm = 0000
# at time    341370 ns WRITE: Bank = 0 Row =    0, Col = 125, Data =   126, Dqm = 0000
# at time    341390 ns WRITE: Bank = 0 Row =    0, Col = 126, Data =   127, Dqm = 0000
# at time    341410 ns WRITE: Bank = 0 Row =    0, Col = 127, Data =   128, Dqm = 0000
# at time    341430 ns BST  : Burst Terminate
# at time    341450 ns BST  : Burst Terminate
# at time    341470 ns PRE  : Bank = ALL
# at time    350570 ns PRE  : Bank = ALL
# at time    350590 ns PRE  : Bank = ALL
# at time    350610 ns AREF : Auto Refresh
# at time    350810 ns ACT  : Bank = 0 Row =    0
# at time    350957 ns READ : Bank = 0 Row =    0, Col =  80, Data =    81, Dqm = 0000
# at time    350977 ns READ : Bank = 0 Row =    0, Col =  81, Data =    82, Dqm = 0000
# at time    350997 ns READ : Bank = 0 Row =    0, Col =  82, Data =    83, Dqm = 0000
# at time    351017 ns READ : Bank = 0 Row =    0, Col =  83, Data =    84, Dqm = 0000
# at time    351037 ns READ : Bank = 0 Row =    0, Col =  84, Data =    85, Dqm = 0000
# at time    351057 ns READ : Bank = 0 Row =    0, Col =  85, Data =    86, Dqm = 0000
# at time    351077 ns READ : Bank = 0 Row =    0, Col =  86, Data =    87, Dqm = 0000
# at time    351097 ns READ : Bank = 0 Row =    0, Col =  87, Data =    88, Dqm = 0000
# at time    351117 ns READ : Bank = 0 Row =    0, Col =  88, Data =    89, Dqm = 0000
# at time    351137 ns READ : Bank = 0 Row =    0, Col =  89, Data =    90, Dqm = 0000
# at time    351157 ns READ : Bank = 0 Row =    0, Col =  90, Data =    91, Dqm = 0000
# at time    351177 ns READ : Bank = 0 Row =    0, Col =  91, Data =    92, Dqm = 0000
# at time    351197 ns READ : Bank = 0 Row =    0, Col =  92, Data =    93, Dqm = 0000
# at time    351217 ns READ : Bank = 0 Row =    0, Col =  93, Data =    94, Dqm = 0000
# at time    351230 ns BST  : Burst Terminate
# at time    351237 ns READ : Bank = 0 Row =    0, Col =  94, Data =    95, Dqm = 0000
# at time    351257 ns READ : Bank = 0 Row =    0, Col =  95, Data =    96, Dqm = 0000
# at time    351310 ns BST  : Burst Terminate
# at time    351330 ns PRE  : Bank = ALL
# at time    360970 ns PRE  : Bank = ALL
# at time    360990 ns PRE  : Bank = ALL
# at time    361010 ns PRE  : Bank = ALL
# at time    361030 ns ACT  : Bank = 0 Row =    0
# at time    361130 ns WRITE: Bank = 0 Row =    0, Col = 128, Data =   129, Dqm = 0000
# at time    361150 ns WRITE: Bank = 0 Row =    0, Col = 129, Data =   130, Dqm = 0000
# at time    361170 ns WRITE: Bank = 0 Row =    0, Col = 130, Data =   131, Dqm = 0000
# at time    361190 ns WRITE: Bank = 0 Row =    0, Col = 131, Data =   132, Dqm = 0000
# at time    361210 ns WRITE: Bank = 0 Row =    0, Col = 132, Data =   133, Dqm = 0000
# at time    361230 ns WRITE: Bank = 0 Row =    0, Col = 133, Data =   134, Dqm = 0000
# at time    361250 ns WRITE: Bank = 0 Row =    0, Col = 134, Data =   135, Dqm = 0000
# at time    361270 ns WRITE: Bank = 0 Row =    0, Col = 135, Data =   136, Dqm = 0000
# at time    361290 ns WRITE: Bank = 0 Row =    0, Col = 136, Data =   137, Dqm = 0000
# at time    361310 ns WRITE: Bank = 0 Row =    0, Col = 137, Data =   138, Dqm = 0000
# at time    361330 ns WRITE: Bank = 0 Row =    0, Col = 138, Data =   139, Dqm = 0000
# at time    361350 ns WRITE: Bank = 0 Row =    0, Col = 139, Data =   140, Dqm = 0000
# at time    361370 ns WRITE: Bank = 0 Row =    0, Col = 140, Data =   141, Dqm = 0000
# at time    361390 ns WRITE: Bank = 0 Row =    0, Col = 141, Data =   142, Dqm = 0000
# at time    361410 ns WRITE: Bank = 0 Row =    0, Col = 142, Data =   143, Dqm = 0000
# at time    361430 ns WRITE: Bank = 0 Row =    0, Col = 143, Data =   144, Dqm = 0000
# at time    361450 ns BST  : Burst Terminate
# at time    361470 ns BST  : Burst Terminate
# at time    361490 ns PRE  : Bank = ALL
# at time    365570 ns PRE  : Bank = ALL
# at time    365590 ns PRE  : Bank = ALL
# at time    365610 ns AREF : Auto Refresh
# at time    370830 ns ACT  : Bank = 0 Row =    0
# at time    370977 ns READ : Bank = 0 Row =    0, Col =  96, Data =    97, Dqm = 0000
# at time    370997 ns READ : Bank = 0 Row =    0, Col =  97, Data =    98, Dqm = 0000
# at time    371017 ns READ : Bank = 0 Row =    0, Col =  98, Data =    99, Dqm = 0000
# at time    371037 ns READ : Bank = 0 Row =    0, Col =  99, Data =   100, Dqm = 0000
# at time    371057 ns READ : Bank = 0 Row =    0, Col = 100, Data =   101, Dqm = 0000
# at time    371077 ns READ : Bank = 0 Row =    0, Col = 101, Data =   102, Dqm = 0000
# at time    371097 ns READ : Bank = 0 Row =    0, Col = 102, Data =   103, Dqm = 0000
# at time    371117 ns READ : Bank = 0 Row =    0, Col = 103, Data =   104, Dqm = 0000
# at time    371137 ns READ : Bank = 0 Row =    0, Col = 104, Data =   105, Dqm = 0000
# at time    371157 ns READ : Bank = 0 Row =    0, Col = 105, Data =   106, Dqm = 0000
# at time    371177 ns READ : Bank = 0 Row =    0, Col = 106, Data =   107, Dqm = 0000
# at time    371197 ns READ : Bank = 0 Row =    0, Col = 107, Data =   108, Dqm = 0000
# at time    371217 ns READ : Bank = 0 Row =    0, Col = 108, Data =   109, Dqm = 0000
# at time    371237 ns READ : Bank = 0 Row =    0, Col = 109, Data =   110, Dqm = 0000
# at time    371250 ns BST  : Burst Terminate
# at time    371257 ns READ : Bank = 0 Row =    0, Col = 110, Data =   111, Dqm = 0000
# at time    371277 ns READ : Bank = 0 Row =    0, Col = 111, Data =   112, Dqm = 0000
# at time    371330 ns BST  : Burst Terminate
# at time    371350 ns PRE  : Bank = ALL
# at time    380570 ns PRE  : Bank = ALL
# at time    380590 ns PRE  : Bank = ALL
# at time    380610 ns AREF : Auto Refresh
# at time    380990 ns PRE  : Bank = ALL
# at time    381010 ns PRE  : Bank = ALL
# at time    381030 ns PRE  : Bank = ALL
# at time    381050 ns ACT  : Bank = 0 Row =    0
# at time    381150 ns WRITE: Bank = 0 Row =    0, Col = 144, Data =   145, Dqm = 0000
# at time    381170 ns WRITE: Bank = 0 Row =    0, Col = 145, Data =   146, Dqm = 0000
# at time    381190 ns WRITE: Bank = 0 Row =    0, Col = 146, Data =   147, Dqm = 0000
# at time    381210 ns WRITE: Bank = 0 Row =    0, Col = 147, Data =   148, Dqm = 0000
# at time    381230 ns WRITE: Bank = 0 Row =    0, Col = 148, Data =   149, Dqm = 0000
# at time    381250 ns WRITE: Bank = 0 Row =    0, Col = 149, Data =   150, Dqm = 0000
# at time    381270 ns WRITE: Bank = 0 Row =    0, Col = 150, Data =   151, Dqm = 0000
# at time    381290 ns WRITE: Bank = 0 Row =    0, Col = 151, Data =   152, Dqm = 0000
# at time    381310 ns WRITE: Bank = 0 Row =    0, Col = 152, Data =   153, Dqm = 0000
# at time    381330 ns WRITE: Bank = 0 Row =    0, Col = 153, Data =   154, Dqm = 0000
# at time    381350 ns WRITE: Bank = 0 Row =    0, Col = 154, Data =   155, Dqm = 0000
# at time    381370 ns WRITE: Bank = 0 Row =    0, Col = 155, Data =   156, Dqm = 0000
# at time    381390 ns WRITE: Bank = 0 Row =    0, Col = 156, Data =   157, Dqm = 0000
# at time    381410 ns WRITE: Bank = 0 Row =    0, Col = 157, Data =   158, Dqm = 0000
# at time    381430 ns WRITE: Bank = 0 Row =    0, Col = 158, Data =   159, Dqm = 0000
# at time    381450 ns WRITE: Bank = 0 Row =    0, Col = 159, Data =   160, Dqm = 0000
# at time    381470 ns BST  : Burst Terminate
# at time    381490 ns BST  : Burst Terminate
# at time    381510 ns PRE  : Bank = ALL
# at time    390850 ns ACT  : Bank = 0 Row =    0
# at time    390997 ns READ : Bank = 0 Row =    0, Col = 112, Data =   113, Dqm = 0000
# at time    391017 ns READ : Bank = 0 Row =    0, Col = 113, Data =   114, Dqm = 0000
# at time    391037 ns READ : Bank = 0 Row =    0, Col = 114, Data =   115, Dqm = 0000
# at time    391057 ns READ : Bank = 0 Row =    0, Col = 115, Data =   116, Dqm = 0000
# at time    391077 ns READ : Bank = 0 Row =    0, Col = 116, Data =   117, Dqm = 0000
# at time    391097 ns READ : Bank = 0 Row =    0, Col = 117, Data =   118, Dqm = 0000
# at time    391117 ns READ : Bank = 0 Row =    0, Col = 118, Data =   119, Dqm = 0000
# at time    391137 ns READ : Bank = 0 Row =    0, Col = 119, Data =   120, Dqm = 0000
# at time    391157 ns READ : Bank = 0 Row =    0, Col = 120, Data =   121, Dqm = 0000
# at time    391177 ns READ : Bank = 0 Row =    0, Col = 121, Data =   122, Dqm = 0000
# at time    391197 ns READ : Bank = 0 Row =    0, Col = 122, Data =   123, Dqm = 0000
# at time    391217 ns READ : Bank = 0 Row =    0, Col = 123, Data =   124, Dqm = 0000
# at time    391237 ns READ : Bank = 0 Row =    0, Col = 124, Data =   125, Dqm = 0000
# at time    391257 ns READ : Bank = 0 Row =    0, Col = 125, Data =   126, Dqm = 0000
# at time    391270 ns BST  : Burst Terminate
# at time    391277 ns READ : Bank = 0 Row =    0, Col = 126, Data =   127, Dqm = 0000
# at time    391297 ns READ : Bank = 0 Row =    0, Col = 127, Data =   128, Dqm = 0000
# at time    391350 ns BST  : Burst Terminate
# at time    391370 ns PRE  : Bank = ALL
# at time    395570 ns PRE  : Bank = ALL
# at time    395590 ns PRE  : Bank = ALL
# at time    395610 ns AREF : Auto Refresh
# at time    401010 ns PRE  : Bank = ALL
# at time    401030 ns PRE  : Bank = ALL
# at time    401050 ns PRE  : Bank = ALL
# at time    401070 ns ACT  : Bank = 0 Row =    0
# at time    401170 ns WRITE: Bank = 0 Row =    0, Col = 160, Data =   161, Dqm = 0000
# at time    401190 ns WRITE: Bank = 0 Row =    0, Col = 161, Data =   162, Dqm = 0000
# at time    401210 ns WRITE: Bank = 0 Row =    0, Col = 162, Data =   163, Dqm = 0000
# at time    401230 ns WRITE: Bank = 0 Row =    0, Col = 163, Data =   164, Dqm = 0000
# at time    401250 ns WRITE: Bank = 0 Row =    0, Col = 164, Data =   165, Dqm = 0000
# at time    401270 ns WRITE: Bank = 0 Row =    0, Col = 165, Data =   166, Dqm = 0000
# at time    401290 ns WRITE: Bank = 0 Row =    0, Col = 166, Data =   167, Dqm = 0000
# at time    401310 ns WRITE: Bank = 0 Row =    0, Col = 167, Data =   168, Dqm = 0000
# at time    401330 ns WRITE: Bank = 0 Row =    0, Col = 168, Data =   169, Dqm = 0000
# at time    401350 ns WRITE: Bank = 0 Row =    0, Col = 169, Data =   170, Dqm = 0000
# at time    401370 ns WRITE: Bank = 0 Row =    0, Col = 170, Data =   171, Dqm = 0000
# at time    401390 ns WRITE: Bank = 0 Row =    0, Col = 171, Data =   172, Dqm = 0000
# at time    401410 ns WRITE: Bank = 0 Row =    0, Col = 172, Data =   173, Dqm = 0000
# at time    401430 ns WRITE: Bank = 0 Row =    0, Col = 173, Data =   174, Dqm = 0000
# at time    401450 ns WRITE: Bank = 0 Row =    0, Col = 174, Data =   175, Dqm = 0000
# at time    401470 ns WRITE: Bank = 0 Row =    0, Col = 175, Data =   176, Dqm = 0000
# at time    401490 ns BST  : Burst Terminate
# at time    401510 ns BST  : Burst Terminate
# at time    401530 ns PRE  : Bank = ALL
# at time    410570 ns PRE  : Bank = ALL
# at time    410590 ns PRE  : Bank = ALL
# at time    410610 ns AREF : Auto Refresh
# at time    410870 ns ACT  : Bank = 0 Row =    0
# at time    411017 ns READ : Bank = 0 Row =    0, Col = 128, Data =   129, Dqm = 0000
# at time    411037 ns READ : Bank = 0 Row =    0, Col = 129, Data =   130, Dqm = 0000
# at time    411057 ns READ : Bank = 0 Row =    0, Col = 130, Data =   131, Dqm = 0000
# at time    411077 ns READ : Bank = 0 Row =    0, Col = 131, Data =   132, Dqm = 0000
# at time    411097 ns READ : Bank = 0 Row =    0, Col = 132, Data =   133, Dqm = 0000
# at time    411117 ns READ : Bank = 0 Row =    0, Col = 133, Data =   134, Dqm = 0000
# at time    411137 ns READ : Bank = 0 Row =    0, Col = 134, Data =   135, Dqm = 0000
# at time    411157 ns READ : Bank = 0 Row =    0, Col = 135, Data =   136, Dqm = 0000
# at time    411177 ns READ : Bank = 0 Row =    0, Col = 136, Data =   137, Dqm = 0000
# at time    411197 ns READ : Bank = 0 Row =    0, Col = 137, Data =   138, Dqm = 0000
# at time    411217 ns READ : Bank = 0 Row =    0, Col = 138, Data =   139, Dqm = 0000
# at time    411237 ns READ : Bank = 0 Row =    0, Col = 139, Data =   140, Dqm = 0000
# at time    411257 ns READ : Bank = 0 Row =    0, Col = 140, Data =   141, Dqm = 0000
# at time    411277 ns READ : Bank = 0 Row =    0, Col = 141, Data =   142, Dqm = 0000
# at time    411290 ns BST  : Burst Terminate
# at time    411297 ns READ : Bank = 0 Row =    0, Col = 142, Data =   143, Dqm = 0000
# at time    411317 ns READ : Bank = 0 Row =    0, Col = 143, Data =   144, Dqm = 0000
# at time    411370 ns BST  : Burst Terminate
# at time    411390 ns PRE  : Bank = ALL
# at time    421030 ns PRE  : Bank = ALL
# at time    421050 ns PRE  : Bank = ALL
# at time    421070 ns PRE  : Bank = ALL
# at time    421090 ns ACT  : Bank = 0 Row =    0
# at time    421190 ns WRITE: Bank = 0 Row =    0, Col = 176, Data =   177, Dqm = 0000
# at time    421210 ns WRITE: Bank = 0 Row =    0, Col = 177, Data =   178, Dqm = 0000
# at time    421230 ns WRITE: Bank = 0 Row =    0, Col = 178, Data =   179, Dqm = 0000
# at time    421250 ns WRITE: Bank = 0 Row =    0, Col = 179, Data =   180, Dqm = 0000
# at time    421270 ns WRITE: Bank = 0 Row =    0, Col = 180, Data =   181, Dqm = 0000
# at time    421290 ns WRITE: Bank = 0 Row =    0, Col = 181, Data =   182, Dqm = 0000
# at time    421310 ns WRITE: Bank = 0 Row =    0, Col = 182, Data =   183, Dqm = 0000
# at time    421330 ns WRITE: Bank = 0 Row =    0, Col = 183, Data =   184, Dqm = 0000
# at time    421350 ns WRITE: Bank = 0 Row =    0, Col = 184, Data =   185, Dqm = 0000
# at time    421370 ns WRITE: Bank = 0 Row =    0, Col = 185, Data =   186, Dqm = 0000
# at time    421390 ns WRITE: Bank = 0 Row =    0, Col = 186, Data =   187, Dqm = 0000
# at time    421410 ns WRITE: Bank = 0 Row =    0, Col = 187, Data =   188, Dqm = 0000
# at time    421430 ns WRITE: Bank = 0 Row =    0, Col = 188, Data =   189, Dqm = 0000
# at time    421450 ns WRITE: Bank = 0 Row =    0, Col = 189, Data =   190, Dqm = 0000
# at time    421470 ns WRITE: Bank = 0 Row =    0, Col = 190, Data =   191, Dqm = 0000
# at time    421490 ns WRITE: Bank = 0 Row =    0, Col = 191, Data =   192, Dqm = 0000
# at time    421510 ns BST  : Burst Terminate
# at time    421530 ns BST  : Burst Terminate
# at time    421550 ns PRE  : Bank = ALL
# at time    425570 ns PRE  : Bank = ALL
# at time    425590 ns PRE  : Bank = ALL
# at time    425610 ns AREF : Auto Refresh
# at time    430890 ns ACT  : Bank = 0 Row =    0
# at time    431037 ns READ : Bank = 0 Row =    0, Col = 144, Data =   145, Dqm = 0000
# at time    431057 ns READ : Bank = 0 Row =    0, Col = 145, Data =   146, Dqm = 0000
# at time    431077 ns READ : Bank = 0 Row =    0, Col = 146, Data =   147, Dqm = 0000
# at time    431097 ns READ : Bank = 0 Row =    0, Col = 147, Data =   148, Dqm = 0000
# at time    431117 ns READ : Bank = 0 Row =    0, Col = 148, Data =   149, Dqm = 0000
# at time    431137 ns READ : Bank = 0 Row =    0, Col = 149, Data =   150, Dqm = 0000
# at time    431157 ns READ : Bank = 0 Row =    0, Col = 150, Data =   151, Dqm = 0000
# at time    431177 ns READ : Bank = 0 Row =    0, Col = 151, Data =   152, Dqm = 0000
# at time    431197 ns READ : Bank = 0 Row =    0, Col = 152, Data =   153, Dqm = 0000
# at time    431217 ns READ : Bank = 0 Row =    0, Col = 153, Data =   154, Dqm = 0000
# at time    431237 ns READ : Bank = 0 Row =    0, Col = 154, Data =   155, Dqm = 0000
# at time    431257 ns READ : Bank = 0 Row =    0, Col = 155, Data =   156, Dqm = 0000
# at time    431277 ns READ : Bank = 0 Row =    0, Col = 156, Data =   157, Dqm = 0000
# at time    431297 ns READ : Bank = 0 Row =    0, Col = 157, Data =   158, Dqm = 0000
# at time    431310 ns BST  : Burst Terminate
# at time    431317 ns READ : Bank = 0 Row =    0, Col = 158, Data =   159, Dqm = 0000
# at time    431337 ns READ : Bank = 0 Row =    0, Col = 159, Data =   160, Dqm = 0000
# at time    431390 ns BST  : Burst Terminate
# at time    431410 ns PRE  : Bank = ALL
# at time    440570 ns PRE  : Bank = ALL
# at time    440590 ns PRE  : Bank = ALL
# at time    440610 ns AREF : Auto Refresh
# at time    441050 ns PRE  : Bank = ALL
# at time    441070 ns PRE  : Bank = ALL
# at time    441090 ns PRE  : Bank = ALL
# at time    441110 ns ACT  : Bank = 0 Row =    0
# at time    441210 ns WRITE: Bank = 0 Row =    0, Col = 192, Data =   193, Dqm = 0000
# at time    441230 ns WRITE: Bank = 0 Row =    0, Col = 193, Data =   194, Dqm = 0000
# at time    441250 ns WRITE: Bank = 0 Row =    0, Col = 194, Data =   195, Dqm = 0000
# at time    441270 ns WRITE: Bank = 0 Row =    0, Col = 195, Data =   196, Dqm = 0000
# at time    441290 ns WRITE: Bank = 0 Row =    0, Col = 196, Data =   197, Dqm = 0000
# at time    441310 ns WRITE: Bank = 0 Row =    0, Col = 197, Data =   198, Dqm = 0000
# at time    441330 ns WRITE: Bank = 0 Row =    0, Col = 198, Data =   199, Dqm = 0000
# at time    441350 ns WRITE: Bank = 0 Row =    0, Col = 199, Data =   200, Dqm = 0000
# at time    441370 ns WRITE: Bank = 0 Row =    0, Col = 200, Data =   201, Dqm = 0000
# at time    441390 ns WRITE: Bank = 0 Row =    0, Col = 201, Data =   202, Dqm = 0000
# at time    441410 ns WRITE: Bank = 0 Row =    0, Col = 202, Data =   203, Dqm = 0000
# at time    441430 ns WRITE: Bank = 0 Row =    0, Col = 203, Data =   204, Dqm = 0000
# at time    441450 ns WRITE: Bank = 0 Row =    0, Col = 204, Data =   205, Dqm = 0000
# at time    441470 ns WRITE: Bank = 0 Row =    0, Col = 205, Data =   206, Dqm = 0000
# at time    441490 ns WRITE: Bank = 0 Row =    0, Col = 206, Data =   207, Dqm = 0000
# at time    441510 ns WRITE: Bank = 0 Row =    0, Col = 207, Data =   208, Dqm = 0000
# at time    441530 ns BST  : Burst Terminate
# at time    441550 ns BST  : Burst Terminate
# at time    441570 ns PRE  : Bank = ALL
# at time    450910 ns ACT  : Bank = 0 Row =    0
# at time    451057 ns READ : Bank = 0 Row =    0, Col = 160, Data =   161, Dqm = 0000
# at time    451077 ns READ : Bank = 0 Row =    0, Col = 161, Data =   162, Dqm = 0000
# at time    451097 ns READ : Bank = 0 Row =    0, Col = 162, Data =   163, Dqm = 0000
# at time    451117 ns READ : Bank = 0 Row =    0, Col = 163, Data =   164, Dqm = 0000
# at time    451137 ns READ : Bank = 0 Row =    0, Col = 164, Data =   165, Dqm = 0000
# at time    451157 ns READ : Bank = 0 Row =    0, Col = 165, Data =   166, Dqm = 0000
# at time    451177 ns READ : Bank = 0 Row =    0, Col = 166, Data =   167, Dqm = 0000
# at time    451197 ns READ : Bank = 0 Row =    0, Col = 167, Data =   168, Dqm = 0000
# at time    451217 ns READ : Bank = 0 Row =    0, Col = 168, Data =   169, Dqm = 0000
# at time    451237 ns READ : Bank = 0 Row =    0, Col = 169, Data =   170, Dqm = 0000
# at time    451257 ns READ : Bank = 0 Row =    0, Col = 170, Data =   171, Dqm = 0000
# at time    451277 ns READ : Bank = 0 Row =    0, Col = 171, Data =   172, Dqm = 0000
# at time    451297 ns READ : Bank = 0 Row =    0, Col = 172, Data =   173, Dqm = 0000
# at time    451317 ns READ : Bank = 0 Row =    0, Col = 173, Data =   174, Dqm = 0000
# at time    451330 ns BST  : Burst Terminate
# at time    451337 ns READ : Bank = 0 Row =    0, Col = 174, Data =   175, Dqm = 0000
# at time    451357 ns READ : Bank = 0 Row =    0, Col = 175, Data =   176, Dqm = 0000
# at time    451410 ns BST  : Burst Terminate
# at time    451430 ns PRE  : Bank = ALL
# at time    455570 ns PRE  : Bank = ALL
# at time    455590 ns PRE  : Bank = ALL
# at time    455610 ns AREF : Auto Refresh
# at time    461070 ns PRE  : Bank = ALL
# at time    461090 ns PRE  : Bank = ALL
# at time    461110 ns PRE  : Bank = ALL
# at time    461130 ns ACT  : Bank = 0 Row =    0
# at time    461230 ns WRITE: Bank = 0 Row =    0, Col = 208, Data =   209, Dqm = 0000
# at time    461250 ns WRITE: Bank = 0 Row =    0, Col = 209, Data =   210, Dqm = 0000
# at time    461270 ns WRITE: Bank = 0 Row =    0, Col = 210, Data =   211, Dqm = 0000
# at time    461290 ns WRITE: Bank = 0 Row =    0, Col = 211, Data =   212, Dqm = 0000
# at time    461310 ns WRITE: Bank = 0 Row =    0, Col = 212, Data =   213, Dqm = 0000
# at time    461330 ns WRITE: Bank = 0 Row =    0, Col = 213, Data =   214, Dqm = 0000
# at time    461350 ns WRITE: Bank = 0 Row =    0, Col = 214, Data =   215, Dqm = 0000
# at time    461370 ns WRITE: Bank = 0 Row =    0, Col = 215, Data =   216, Dqm = 0000
# at time    461390 ns WRITE: Bank = 0 Row =    0, Col = 216, Data =   217, Dqm = 0000
# at time    461410 ns WRITE: Bank = 0 Row =    0, Col = 217, Data =   218, Dqm = 0000
# at time    461430 ns WRITE: Bank = 0 Row =    0, Col = 218, Data =   219, Dqm = 0000
# at time    461450 ns WRITE: Bank = 0 Row =    0, Col = 219, Data =   220, Dqm = 0000
# at time    461470 ns WRITE: Bank = 0 Row =    0, Col = 220, Data =   221, Dqm = 0000
# at time    461490 ns WRITE: Bank = 0 Row =    0, Col = 221, Data =   222, Dqm = 0000
# at time    461510 ns WRITE: Bank = 0 Row =    0, Col = 222, Data =   223, Dqm = 0000
# at time    461530 ns WRITE: Bank = 0 Row =    0, Col = 223, Data =   224, Dqm = 0000
# at time    461550 ns BST  : Burst Terminate
# at time    461570 ns BST  : Burst Terminate
# at time    461590 ns PRE  : Bank = ALL
# at time    470570 ns PRE  : Bank = ALL
# at time    470590 ns PRE  : Bank = ALL
# at time    470610 ns AREF : Auto Refresh
# at time    470930 ns ACT  : Bank = 0 Row =    0
# at time    471077 ns READ : Bank = 0 Row =    0, Col = 176, Data =   177, Dqm = 0000
# at time    471097 ns READ : Bank = 0 Row =    0, Col = 177, Data =   178, Dqm = 0000
# at time    471117 ns READ : Bank = 0 Row =    0, Col = 178, Data =   179, Dqm = 0000
# at time    471137 ns READ : Bank = 0 Row =    0, Col = 179, Data =   180, Dqm = 0000
# at time    471157 ns READ : Bank = 0 Row =    0, Col = 180, Data =   181, Dqm = 0000
# at time    471177 ns READ : Bank = 0 Row =    0, Col = 181, Data =   182, Dqm = 0000
# at time    471197 ns READ : Bank = 0 Row =    0, Col = 182, Data =   183, Dqm = 0000
# at time    471217 ns READ : Bank = 0 Row =    0, Col = 183, Data =   184, Dqm = 0000
# at time    471237 ns READ : Bank = 0 Row =    0, Col = 184, Data =   185, Dqm = 0000
# at time    471257 ns READ : Bank = 0 Row =    0, Col = 185, Data =   186, Dqm = 0000
# at time    471277 ns READ : Bank = 0 Row =    0, Col = 186, Data =   187, Dqm = 0000
# at time    471297 ns READ : Bank = 0 Row =    0, Col = 187, Data =   188, Dqm = 0000
# at time    471317 ns READ : Bank = 0 Row =    0, Col = 188, Data =   189, Dqm = 0000
# at time    471337 ns READ : Bank = 0 Row =    0, Col = 189, Data =   190, Dqm = 0000
# at time    471350 ns BST  : Burst Terminate
# at time    471357 ns READ : Bank = 0 Row =    0, Col = 190, Data =   191, Dqm = 0000
# at time    471377 ns READ : Bank = 0 Row =    0, Col = 191, Data =   192, Dqm = 0000
# at time    471430 ns BST  : Burst Terminate
# at time    471450 ns PRE  : Bank = ALL
# at time    481090 ns PRE  : Bank = ALL
# at time    481110 ns PRE  : Bank = ALL
# at time    481130 ns PRE  : Bank = ALL
# at time    481150 ns ACT  : Bank = 0 Row =    0
# at time    481250 ns WRITE: Bank = 0 Row =    0, Col = 224, Data =   225, Dqm = 0000
# at time    481270 ns WRITE: Bank = 0 Row =    0, Col = 225, Data =   226, Dqm = 0000
# at time    481290 ns WRITE: Bank = 0 Row =    0, Col = 226, Data =   227, Dqm = 0000
# at time    481310 ns WRITE: Bank = 0 Row =    0, Col = 227, Data =   228, Dqm = 0000
# at time    481330 ns WRITE: Bank = 0 Row =    0, Col = 228, Data =   229, Dqm = 0000
# at time    481350 ns WRITE: Bank = 0 Row =    0, Col = 229, Data =   230, Dqm = 0000
# at time    481370 ns WRITE: Bank = 0 Row =    0, Col = 230, Data =   231, Dqm = 0000
# at time    481390 ns WRITE: Bank = 0 Row =    0, Col = 231, Data =   232, Dqm = 0000
# at time    481410 ns WRITE: Bank = 0 Row =    0, Col = 232, Data =   233, Dqm = 0000
# at time    481430 ns WRITE: Bank = 0 Row =    0, Col = 233, Data =   234, Dqm = 0000
# at time    481450 ns WRITE: Bank = 0 Row =    0, Col = 234, Data =   235, Dqm = 0000
# at time    481470 ns WRITE: Bank = 0 Row =    0, Col = 235, Data =   236, Dqm = 0000
# at time    481490 ns WRITE: Bank = 0 Row =    0, Col = 236, Data =   237, Dqm = 0000
# at time    481510 ns WRITE: Bank = 0 Row =    0, Col = 237, Data =   238, Dqm = 0000
# at time    481530 ns WRITE: Bank = 0 Row =    0, Col = 238, Data =   239, Dqm = 0000
# at time    481550 ns WRITE: Bank = 0 Row =    0, Col = 239, Data =   240, Dqm = 0000
# at time    481570 ns BST  : Burst Terminate
# at time    481590 ns BST  : Burst Terminate
# at time    481610 ns PRE  : Bank = ALL
# at time    485570 ns PRE  : Bank = ALL
# at time    485590 ns PRE  : Bank = ALL
# at time    485610 ns AREF : Auto Refresh
# at time    490950 ns ACT  : Bank = 0 Row =    0
# at time    491097 ns READ : Bank = 0 Row =    0, Col = 192, Data =   193, Dqm = 0000
# at time    491117 ns READ : Bank = 0 Row =    0, Col = 193, Data =   194, Dqm = 0000
# at time    491137 ns READ : Bank = 0 Row =    0, Col = 194, Data =   195, Dqm = 0000
# at time    491157 ns READ : Bank = 0 Row =    0, Col = 195, Data =   196, Dqm = 0000
# at time    491177 ns READ : Bank = 0 Row =    0, Col = 196, Data =   197, Dqm = 0000
# at time    491197 ns READ : Bank = 0 Row =    0, Col = 197, Data =   198, Dqm = 0000
# at time    491217 ns READ : Bank = 0 Row =    0, Col = 198, Data =   199, Dqm = 0000
# at time    491237 ns READ : Bank = 0 Row =    0, Col = 199, Data =   200, Dqm = 0000
# at time    491257 ns READ : Bank = 0 Row =    0, Col = 200, Data =   201, Dqm = 0000
# at time    491277 ns READ : Bank = 0 Row =    0, Col = 201, Data =   202, Dqm = 0000
# at time    491297 ns READ : Bank = 0 Row =    0, Col = 202, Data =   203, Dqm = 0000
# at time    491317 ns READ : Bank = 0 Row =    0, Col = 203, Data =   204, Dqm = 0000
# at time    491337 ns READ : Bank = 0 Row =    0, Col = 204, Data =   205, Dqm = 0000
# at time    491357 ns READ : Bank = 0 Row =    0, Col = 205, Data =   206, Dqm = 0000
# at time    491370 ns BST  : Burst Terminate
# at time    491377 ns READ : Bank = 0 Row =    0, Col = 206, Data =   207, Dqm = 0000
# at time    491397 ns READ : Bank = 0 Row =    0, Col = 207, Data =   208, Dqm = 0000
# at time    491450 ns BST  : Burst Terminate
# at time    491470 ns PRE  : Bank = ALL
# at time    500570 ns PRE  : Bank = ALL
# at time    500590 ns PRE  : Bank = ALL
# at time    500610 ns AREF : Auto Refresh
# at time    501110 ns PRE  : Bank = ALL
# at time    501130 ns PRE  : Bank = ALL
# at time    501150 ns PRE  : Bank = ALL
# at time    501170 ns ACT  : Bank = 0 Row =    0
# at time    501270 ns WRITE: Bank = 0 Row =    0, Col = 240, Data =   241, Dqm = 0000
# at time    501290 ns WRITE: Bank = 0 Row =    0, Col = 241, Data =   242, Dqm = 0000
# at time    501310 ns WRITE: Bank = 0 Row =    0, Col = 242, Data =   243, Dqm = 0000
# at time    501330 ns WRITE: Bank = 0 Row =    0, Col = 243, Data =   244, Dqm = 0000
# at time    501350 ns WRITE: Bank = 0 Row =    0, Col = 244, Data =   245, Dqm = 0000
# at time    501370 ns WRITE: Bank = 0 Row =    0, Col = 245, Data =   246, Dqm = 0000
# at time    501390 ns WRITE: Bank = 0 Row =    0, Col = 246, Data =   247, Dqm = 0000
# at time    501410 ns WRITE: Bank = 0 Row =    0, Col = 247, Data =   248, Dqm = 0000
# at time    501430 ns WRITE: Bank = 0 Row =    0, Col = 248, Data =   249, Dqm = 0000
# at time    501450 ns WRITE: Bank = 0 Row =    0, Col = 249, Data =   250, Dqm = 0000
# at time    501470 ns WRITE: Bank = 0 Row =    0, Col = 250, Data =   251, Dqm = 0000
# at time    501490 ns WRITE: Bank = 0 Row =    0, Col = 251, Data =   252, Dqm = 0000
# at time    501510 ns WRITE: Bank = 0 Row =    0, Col = 252, Data =   253, Dqm = 0000
# at time    501530 ns WRITE: Bank = 0 Row =    0, Col = 253, Data =   254, Dqm = 0000
# at time    501550 ns WRITE: Bank = 0 Row =    0, Col = 254, Data =   255, Dqm = 0000
# at time    501570 ns WRITE: Bank = 0 Row =    0, Col = 255, Data =   256, Dqm = 0000
# at time    501590 ns BST  : Burst Terminate
# at time    501610 ns BST  : Burst Terminate
# at time    501630 ns PRE  : Bank = ALL
# at time    510970 ns ACT  : Bank = 0 Row =    0
# at time    511117 ns READ : Bank = 0 Row =    0, Col = 208, Data =   209, Dqm = 0000
# at time    511137 ns READ : Bank = 0 Row =    0, Col = 209, Data =   210, Dqm = 0000
# at time    511157 ns READ : Bank = 0 Row =    0, Col = 210, Data =   211, Dqm = 0000
# at time    511177 ns READ : Bank = 0 Row =    0, Col = 211, Data =   212, Dqm = 0000
# at time    511197 ns READ : Bank = 0 Row =    0, Col = 212, Data =   213, Dqm = 0000
# at time    511217 ns READ : Bank = 0 Row =    0, Col = 213, Data =   214, Dqm = 0000
# at time    511237 ns READ : Bank = 0 Row =    0, Col = 214, Data =   215, Dqm = 0000
# at time    511257 ns READ : Bank = 0 Row =    0, Col = 215, Data =   216, Dqm = 0000
# at time    511277 ns READ : Bank = 0 Row =    0, Col = 216, Data =   217, Dqm = 0000
# at time    511297 ns READ : Bank = 0 Row =    0, Col = 217, Data =   218, Dqm = 0000
# at time    511317 ns READ : Bank = 0 Row =    0, Col = 218, Data =   219, Dqm = 0000
# at time    511337 ns READ : Bank = 0 Row =    0, Col = 219, Data =   220, Dqm = 0000
# at time    511357 ns READ : Bank = 0 Row =    0, Col = 220, Data =   221, Dqm = 0000
# at time    511377 ns READ : Bank = 0 Row =    0, Col = 221, Data =   222, Dqm = 0000
# at time    511390 ns BST  : Burst Terminate
# at time    511397 ns READ : Bank = 0 Row =    0, Col = 222, Data =   223, Dqm = 0000
# at time    511417 ns READ : Bank = 0 Row =    0, Col = 223, Data =   224, Dqm = 0000
# at time    511470 ns BST  : Burst Terminate
# at time    511490 ns PRE  : Bank = ALL
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.sdram_pro_axi_top_tb(fast)
# Loading work.sdram_pro_axi_top(fast)
# Loading work.sdram_pro_top(fast)
# Loading work.sdram_pro_fifo_ctrl(fast)
# Loading work.write_fifo(fast)
# Loading altera_mf_ver.dcfifo(fast)
# Loading altera_mf_ver.dcfifo_mixed_widths(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.dcfifo_async(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast__2)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__2)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__3)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__4)
# Loading altera_mf_ver.dcfifo_fefifo(fast)
# Loading altera_mf_ver.dcfifo_fefifo(fast__1)
# Loading altera_mf_ver.dcfifo_low_latency(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION(fast)
# Loading altera_mf_ver.dcfifo_dffpipe(fast)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__1)
# Loading work.read_fifo(fast)
# Loading altera_mf_ver.dcfifo(fast__1)
# Loading altera_mf_ver.dcfifo_mixed_widths(fast__1)
# Loading altera_mf_ver.dcfifo_low_latency(fast__1)
# Loading work.sdram_pro_sdram_ctrl(fast)
# Loading work.sdram_pro_arbit(fast)
# Loading work.sdram_pro_init(fast)
# Loading work.sdram_pro_autorefresh(fast)
# Loading work.sdram_pro_write(fast)
# Loading work.sdram_pro_read(fast)
# Loading work.sdram_pro_axi_slave(fast)
# Loading work.sdram_pro_axi_master(fast)
# Loading work.sdram_model_plus(fast)
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top_tb.v(111): [PCDPC] - Port size (23) does not match connection size (1) for port 'addr'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v(39).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v(109): [PCDPC] - Port size (10) does not match connection size (8) for port 'WR_BURST_LEN'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v(109): [PCDPC] - Port size (10) does not match connection size (8) for port 'RD_BURST_LEN'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(22).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(155): [PCDPC] - Port size (8) does not match connection size (10) for port 'wr_burst_len'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst/U_sdram_pro_write File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(177): [PCDPC] - Port size (8) does not match connection size (10) for port 'rd_burst_len'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst/U_sdram_pro_read File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v
run
# at time    200230 ns PRE  : Bank = ALL
# at time    200250 ns PRE  : Bank = ALL
# at time    200270 ns AREF : Auto Refresh
# at time    200370 ns AREF : Auto Refresh
# at time    200470 ns LMR  : Load Mode Register
#                             CAS Latency      = 3
#                             Burst Length     = Full
#                             Burst Type       = Sequential
#                             Write Burst Mode = Programmed Burst Length
# at time    200810 ns PRE  : Bank = ALL
# at time    200830 ns PRE  : Bank = ALL
# at time    200850 ns PRE  : Bank = ALL
# at time    200870 ns ACT  : Bank = 0 Row =    0
# at time    200970 ns WRITE: Bank = 0 Row =    0, Col =   0, Data =     1, Dqm = 0000
# at time    200990 ns WRITE: Bank = 0 Row =    0, Col =   1, Data =     2, Dqm = 0000
# at time    201010 ns WRITE: Bank = 0 Row =    0, Col =   2, Data =     3, Dqm = 0000
# at time    201030 ns WRITE: Bank = 0 Row =    0, Col =   3, Data =     4, Dqm = 0000
# at time    201050 ns WRITE: Bank = 0 Row =    0, Col =   4, Data =     5, Dqm = 0000
# at time    201070 ns WRITE: Bank = 0 Row =    0, Col =   5, Data =     6, Dqm = 0000
# at time    201090 ns WRITE: Bank = 0 Row =    0, Col =   6, Data =     7, Dqm = 0000
# at time    201110 ns WRITE: Bank = 0 Row =    0, Col =   7, Data =     8, Dqm = 0000
# at time    201130 ns WRITE: Bank = 0 Row =    0, Col =   8, Data =     9, Dqm = 0000
# at time    201150 ns WRITE: Bank = 0 Row =    0, Col =   9, Data =    10, Dqm = 0000
# at time    201170 ns WRITE: Bank = 0 Row =    0, Col =  10, Data =    11, Dqm = 0000
# at time    201190 ns WRITE: Bank = 0 Row =    0, Col =  11, Data =    12, Dqm = 0000
# at time    201210 ns WRITE: Bank = 0 Row =    0, Col =  12, Data =    13, Dqm = 0000
# at time    201230 ns WRITE: Bank = 0 Row =    0, Col =  13, Data =    14, Dqm = 0000
# at time    201250 ns WRITE: Bank = 0 Row =    0, Col =  14, Data =    15, Dqm = 0000
# at time    201270 ns WRITE: Bank = 0 Row =    0, Col =  15, Data =    16, Dqm = 0000
# at time    201290 ns BST  : Burst Terminate
# at time    201310 ns BST  : Burst Terminate
# at time    201330 ns PRE  : Bank = ALL
# at time    210670 ns ACT  : Bank = 0 Row =    0
# at time    210817 ns READ : Bank = 0 Row =    0, Col =   0, Data =     1, Dqm = 0000
# at time    210837 ns READ : Bank = 0 Row =    0, Col =   1, Data =     2, Dqm = 0000
# at time    210857 ns READ : Bank = 0 Row =    0, Col =   2, Data =     3, Dqm = 0000
# at time    210877 ns READ : Bank = 0 Row =    0, Col =   3, Data =     4, Dqm = 0000
# at time    210897 ns READ : Bank = 0 Row =    0, Col =   4, Data =     5, Dqm = 0000
# at time    210917 ns READ : Bank = 0 Row =    0, Col =   5, Data =     6, Dqm = 0000
# at time    210937 ns READ : Bank = 0 Row =    0, Col =   6, Data =     7, Dqm = 0000
# at time    210957 ns READ : Bank = 0 Row =    0, Col =   7, Data =     8, Dqm = 0000
# at time    210977 ns READ : Bank = 0 Row =    0, Col =   8, Data =     9, Dqm = 0000
# at time    210997 ns READ : Bank = 0 Row =    0, Col =   9, Data =    10, Dqm = 0000
# at time    211017 ns READ : Bank = 0 Row =    0, Col =  10, Data =    11, Dqm = 0000
# at time    211037 ns READ : Bank = 0 Row =    0, Col =  11, Data =    12, Dqm = 0000
# at time    211057 ns READ : Bank = 0 Row =    0, Col =  12, Data =    13, Dqm = 0000
# at time    211077 ns READ : Bank = 0 Row =    0, Col =  13, Data =    14, Dqm = 0000
# at time    211090 ns BST  : Burst Terminate
# at time    211097 ns READ : Bank = 0 Row =    0, Col =  14, Data =    15, Dqm = 0000
# at time    211117 ns READ : Bank = 0 Row =    0, Col =  15, Data =    16, Dqm = 0000
# at time    211170 ns BST  : Burst Terminate
# at time    211190 ns PRE  : Bank = ALL
# at time    211310 ns ACT  : Bank = 0 Row =    0
# at time    211457 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    211477 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    211497 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    211517 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    211537 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    211557 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    211577 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    211597 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    211617 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    211637 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    211657 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    211677 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    211697 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    211717 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    211730 ns BST  : Burst Terminate
# at time    211737 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    211757 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    211810 ns BST  : Burst Terminate
# at time    211830 ns PRE  : Bank = ALL
# at time    215570 ns PRE  : Bank = ALL
# at time    215590 ns PRE  : Bank = ALL
# at time    215610 ns AREF : Auto Refresh
# at time    220830 ns PRE  : Bank = ALL
# at time    220850 ns PRE  : Bank = ALL
# at time    220870 ns PRE  : Bank = ALL
# at time    220890 ns ACT  : Bank = 0 Row =    0
# at time    220990 ns WRITE: Bank = 0 Row =    0, Col =  16, Data =    17, Dqm = 0000
# at time    221010 ns WRITE: Bank = 0 Row =    0, Col =  17, Data =    18, Dqm = 0000
# at time    221030 ns WRITE: Bank = 0 Row =    0, Col =  18, Data =    19, Dqm = 0000
# at time    221050 ns WRITE: Bank = 0 Row =    0, Col =  19, Data =    20, Dqm = 0000
# at time    221070 ns WRITE: Bank = 0 Row =    0, Col =  20, Data =    21, Dqm = 0000
# at time    221090 ns WRITE: Bank = 0 Row =    0, Col =  21, Data =    22, Dqm = 0000
# at time    221110 ns WRITE: Bank = 0 Row =    0, Col =  22, Data =    23, Dqm = 0000
# at time    221130 ns WRITE: Bank = 0 Row =    0, Col =  23, Data =    24, Dqm = 0000
# at time    221150 ns WRITE: Bank = 0 Row =    0, Col =  24, Data =    25, Dqm = 0000
# at time    221170 ns WRITE: Bank = 0 Row =    0, Col =  25, Data =    26, Dqm = 0000
# at time    221190 ns WRITE: Bank = 0 Row =    0, Col =  26, Data =    27, Dqm = 0000
# at time    221210 ns WRITE: Bank = 0 Row =    0, Col =  27, Data =    28, Dqm = 0000
# at time    221230 ns WRITE: Bank = 0 Row =    0, Col =  28, Data =    29, Dqm = 0000
# at time    221250 ns WRITE: Bank = 0 Row =    0, Col =  29, Data =    30, Dqm = 0000
# at time    221270 ns WRITE: Bank = 0 Row =    0, Col =  30, Data =    31, Dqm = 0000
# at time    221290 ns WRITE: Bank = 0 Row =    0, Col =  31, Data =    32, Dqm = 0000
# at time    221310 ns BST  : Burst Terminate
# at time    221330 ns BST  : Burst Terminate
# at time    221350 ns PRE  : Bank = ALL
# at time    230570 ns PRE  : Bank = ALL
# at time    230590 ns PRE  : Bank = ALL
# at time    230610 ns AREF : Auto Refresh
# at time    240850 ns PRE  : Bank = ALL
# at time    240870 ns PRE  : Bank = ALL
# at time    240890 ns PRE  : Bank = ALL
# at time    240910 ns ACT  : Bank = 0 Row =    0
# at time    241010 ns WRITE: Bank = 0 Row =    0, Col =  32, Data =    33, Dqm = 0000
# at time    241030 ns WRITE: Bank = 0 Row =    0, Col =  33, Data =    34, Dqm = 0000
# at time    241050 ns WRITE: Bank = 0 Row =    0, Col =  34, Data =    35, Dqm = 0000
# at time    241070 ns WRITE: Bank = 0 Row =    0, Col =  35, Data =    36, Dqm = 0000
# at time    241090 ns WRITE: Bank = 0 Row =    0, Col =  36, Data =    37, Dqm = 0000
# at time    241110 ns WRITE: Bank = 0 Row =    0, Col =  37, Data =    38, Dqm = 0000
# at time    241130 ns WRITE: Bank = 0 Row =    0, Col =  38, Data =    39, Dqm = 0000
# at time    241150 ns WRITE: Bank = 0 Row =    0, Col =  39, Data =    40, Dqm = 0000
# at time    241170 ns WRITE: Bank = 0 Row =    0, Col =  40, Data =    41, Dqm = 0000
# at time    241190 ns WRITE: Bank = 0 Row =    0, Col =  41, Data =    42, Dqm = 0000
# at time    241210 ns WRITE: Bank = 0 Row =    0, Col =  42, Data =    43, Dqm = 0000
# at time    241230 ns WRITE: Bank = 0 Row =    0, Col =  43, Data =    44, Dqm = 0000
# at time    241250 ns WRITE: Bank = 0 Row =    0, Col =  44, Data =    45, Dqm = 0000
# at time    241270 ns WRITE: Bank = 0 Row =    0, Col =  45, Data =    46, Dqm = 0000
# at time    241290 ns WRITE: Bank = 0 Row =    0, Col =  46, Data =    47, Dqm = 0000
# at time    241310 ns WRITE: Bank = 0 Row =    0, Col =  47, Data =    48, Dqm = 0000
# at time    241330 ns BST  : Burst Terminate
# at time    241350 ns BST  : Burst Terminate
# at time    241370 ns PRE  : Bank = ALL
# at time    245570 ns PRE  : Bank = ALL
# at time    245590 ns PRE  : Bank = ALL
# at time    245610 ns AREF : Auto Refresh
# at time    260570 ns PRE  : Bank = ALL
# at time    260590 ns PRE  : Bank = ALL
# at time    260610 ns AREF : Auto Refresh
# at time    260870 ns PRE  : Bank = ALL
# at time    260890 ns PRE  : Bank = ALL
# at time    260910 ns PRE  : Bank = ALL
# at time    260930 ns ACT  : Bank = 0 Row =    0
# at time    261030 ns WRITE: Bank = 0 Row =    0, Col =  48, Data =    49, Dqm = 0000
# at time    261050 ns WRITE: Bank = 0 Row =    0, Col =  49, Data =    50, Dqm = 0000
# at time    261070 ns WRITE: Bank = 0 Row =    0, Col =  50, Data =    51, Dqm = 0000
# at time    261090 ns WRITE: Bank = 0 Row =    0, Col =  51, Data =    52, Dqm = 0000
# at time    261110 ns WRITE: Bank = 0 Row =    0, Col =  52, Data =    53, Dqm = 0000
# at time    261130 ns WRITE: Bank = 0 Row =    0, Col =  53, Data =    54, Dqm = 0000
# at time    261150 ns WRITE: Bank = 0 Row =    0, Col =  54, Data =    55, Dqm = 0000
# at time    261170 ns WRITE: Bank = 0 Row =    0, Col =  55, Data =    56, Dqm = 0000
# at time    261190 ns WRITE: Bank = 0 Row =    0, Col =  56, Data =    57, Dqm = 0000
# at time    261210 ns WRITE: Bank = 0 Row =    0, Col =  57, Data =    58, Dqm = 0000
# at time    261230 ns WRITE: Bank = 0 Row =    0, Col =  58, Data =    59, Dqm = 0000
# at time    261250 ns WRITE: Bank = 0 Row =    0, Col =  59, Data =    60, Dqm = 0000
# at time    261270 ns WRITE: Bank = 0 Row =    0, Col =  60, Data =    61, Dqm = 0000
# at time    261290 ns WRITE: Bank = 0 Row =    0, Col =  61, Data =    62, Dqm = 0000
# at time    261310 ns WRITE: Bank = 0 Row =    0, Col =  62, Data =    63, Dqm = 0000
# at time    261330 ns WRITE: Bank = 0 Row =    0, Col =  63, Data =    64, Dqm = 0000
# at time    261350 ns BST  : Burst Terminate
# at time    261370 ns BST  : Burst Terminate
# at time    261390 ns PRE  : Bank = ALL
# at time    270730 ns ACT  : Bank = 0 Row =    0
# at time    270877 ns READ : Bank = 0 Row =    0, Col =  16, Data =    17, Dqm = 0000
# at time    270897 ns READ : Bank = 0 Row =    0, Col =  17, Data =    18, Dqm = 0000
# at time    270917 ns READ : Bank = 0 Row =    0, Col =  18, Data =    19, Dqm = 0000
# at time    270937 ns READ : Bank = 0 Row =    0, Col =  19, Data =    20, Dqm = 0000
# at time    270957 ns READ : Bank = 0 Row =    0, Col =  20, Data =    21, Dqm = 0000
# at time    270977 ns READ : Bank = 0 Row =    0, Col =  21, Data =    22, Dqm = 0000
# at time    270997 ns READ : Bank = 0 Row =    0, Col =  22, Data =    23, Dqm = 0000
# at time    271017 ns READ : Bank = 0 Row =    0, Col =  23, Data =    24, Dqm = 0000
# at time    271037 ns READ : Bank = 0 Row =    0, Col =  24, Data =    25, Dqm = 0000
# at time    271057 ns READ : Bank = 0 Row =    0, Col =  25, Data =    26, Dqm = 0000
# at time    271077 ns READ : Bank = 0 Row =    0, Col =  26, Data =    27, Dqm = 0000
# at time    271097 ns READ : Bank = 0 Row =    0, Col =  27, Data =    28, Dqm = 0000
# at time    271117 ns READ : Bank = 0 Row =    0, Col =  28, Data =    29, Dqm = 0000
# at time    271137 ns READ : Bank = 0 Row =    0, Col =  29, Data =    30, Dqm = 0000
# at time    271150 ns BST  : Burst Terminate
# at time    271157 ns READ : Bank = 0 Row =    0, Col =  30, Data =    31, Dqm = 0000
# at time    271177 ns READ : Bank = 0 Row =    0, Col =  31, Data =    32, Dqm = 0000
# at time    271230 ns BST  : Burst Terminate
# at time    271250 ns PRE  : Bank = ALL
# at time    275570 ns PRE  : Bank = ALL
# at time    275590 ns PRE  : Bank = ALL
# at time    275610 ns AREF : Auto Refresh
# at time    280890 ns PRE  : Bank = ALL
# at time    280910 ns PRE  : Bank = ALL
# at time    280930 ns PRE  : Bank = ALL
# at time    280950 ns ACT  : Bank = 0 Row =    0
# at time    281050 ns WRITE: Bank = 0 Row =    0, Col =  64, Data =    65, Dqm = 0000
# at time    281070 ns WRITE: Bank = 0 Row =    0, Col =  65, Data =    66, Dqm = 0000
# at time    281090 ns WRITE: Bank = 0 Row =    0, Col =  66, Data =    67, Dqm = 0000
# at time    281110 ns WRITE: Bank = 0 Row =    0, Col =  67, Data =    68, Dqm = 0000
# at time    281130 ns WRITE: Bank = 0 Row =    0, Col =  68, Data =    69, Dqm = 0000
# at time    281150 ns WRITE: Bank = 0 Row =    0, Col =  69, Data =    70, Dqm = 0000
# at time    281170 ns WRITE: Bank = 0 Row =    0, Col =  70, Data =    71, Dqm = 0000
# at time    281190 ns WRITE: Bank = 0 Row =    0, Col =  71, Data =    72, Dqm = 0000
# at time    281210 ns WRITE: Bank = 0 Row =    0, Col =  72, Data =    73, Dqm = 0000
# at time    281230 ns WRITE: Bank = 0 Row =    0, Col =  73, Data =    74, Dqm = 0000
# at time    281250 ns WRITE: Bank = 0 Row =    0, Col =  74, Data =    75, Dqm = 0000
# at time    281270 ns WRITE: Bank = 0 Row =    0, Col =  75, Data =    76, Dqm = 0000
# at time    281290 ns WRITE: Bank = 0 Row =    0, Col =  76, Data =    77, Dqm = 0000
# at time    281310 ns WRITE: Bank = 0 Row =    0, Col =  77, Data =    78, Dqm = 0000
# at time    281330 ns WRITE: Bank = 0 Row =    0, Col =  78, Data =    79, Dqm = 0000
# at time    281350 ns WRITE: Bank = 0 Row =    0, Col =  79, Data =    80, Dqm = 0000
# at time    281370 ns BST  : Burst Terminate
# at time    281390 ns BST  : Burst Terminate
# at time    281410 ns PRE  : Bank = ALL
# at time    290570 ns PRE  : Bank = ALL
# at time    290590 ns PRE  : Bank = ALL
# at time    290610 ns AREF : Auto Refresh
# at time    290750 ns ACT  : Bank = 0 Row =    0
# at time    290897 ns READ : Bank = 0 Row =    0, Col =  32, Data =    33, Dqm = 0000
# at time    290917 ns READ : Bank = 0 Row =    0, Col =  33, Data =    34, Dqm = 0000
# at time    290937 ns READ : Bank = 0 Row =    0, Col =  34, Data =    35, Dqm = 0000
# at time    290957 ns READ : Bank = 0 Row =    0, Col =  35, Data =    36, Dqm = 0000
# at time    290977 ns READ : Bank = 0 Row =    0, Col =  36, Data =    37, Dqm = 0000
# at time    290997 ns READ : Bank = 0 Row =    0, Col =  37, Data =    38, Dqm = 0000
# at time    291017 ns READ : Bank = 0 Row =    0, Col =  38, Data =    39, Dqm = 0000
# at time    291037 ns READ : Bank = 0 Row =    0, Col =  39, Data =    40, Dqm = 0000
# at time    291057 ns READ : Bank = 0 Row =    0, Col =  40, Data =    41, Dqm = 0000
# at time    291077 ns READ : Bank = 0 Row =    0, Col =  41, Data =    42, Dqm = 0000
# at time    291097 ns READ : Bank = 0 Row =    0, Col =  42, Data =    43, Dqm = 0000
# at time    291117 ns READ : Bank = 0 Row =    0, Col =  43, Data =    44, Dqm = 0000
# at time    291137 ns READ : Bank = 0 Row =    0, Col =  44, Data =    45, Dqm = 0000
# at time    291157 ns READ : Bank = 0 Row =    0, Col =  45, Data =    46, Dqm = 0000
# at time    291170 ns BST  : Burst Terminate
# at time    291177 ns READ : Bank = 0 Row =    0, Col =  46, Data =    47, Dqm = 0000
# at time    291197 ns READ : Bank = 0 Row =    0, Col =  47, Data =    48, Dqm = 0000
# at time    291250 ns BST  : Burst Terminate
# at time    291270 ns PRE  : Bank = ALL
run
# at time    300910 ns PRE  : Bank = ALL
# at time    300930 ns PRE  : Bank = ALL
# at time    300950 ns PRE  : Bank = ALL
# at time    300970 ns ACT  : Bank = 0 Row =    0
# at time    301070 ns WRITE: Bank = 0 Row =    0, Col =  80, Data =    81, Dqm = 0000
# at time    301090 ns WRITE: Bank = 0 Row =    0, Col =  81, Data =    82, Dqm = 0000
# at time    301110 ns WRITE: Bank = 0 Row =    0, Col =  82, Data =    83, Dqm = 0000
# at time    301130 ns WRITE: Bank = 0 Row =    0, Col =  83, Data =    84, Dqm = 0000
# at time    301150 ns WRITE: Bank = 0 Row =    0, Col =  84, Data =    85, Dqm = 0000
# at time    301170 ns WRITE: Bank = 0 Row =    0, Col =  85, Data =    86, Dqm = 0000
# at time    301190 ns WRITE: Bank = 0 Row =    0, Col =  86, Data =    87, Dqm = 0000
# at time    301210 ns WRITE: Bank = 0 Row =    0, Col =  87, Data =    88, Dqm = 0000
# at time    301230 ns WRITE: Bank = 0 Row =    0, Col =  88, Data =    89, Dqm = 0000
# at time    301250 ns WRITE: Bank = 0 Row =    0, Col =  89, Data =    90, Dqm = 0000
# at time    301270 ns WRITE: Bank = 0 Row =    0, Col =  90, Data =    91, Dqm = 0000
# at time    301290 ns WRITE: Bank = 0 Row =    0, Col =  91, Data =    92, Dqm = 0000
# at time    301310 ns WRITE: Bank = 0 Row =    0, Col =  92, Data =    93, Dqm = 0000
# at time    301330 ns WRITE: Bank = 0 Row =    0, Col =  93, Data =    94, Dqm = 0000
# at time    301350 ns WRITE: Bank = 0 Row =    0, Col =  94, Data =    95, Dqm = 0000
# at time    301370 ns WRITE: Bank = 0 Row =    0, Col =  95, Data =    96, Dqm = 0000
# at time    301390 ns BST  : Burst Terminate
# at time    301410 ns BST  : Burst Terminate
# at time    301430 ns PRE  : Bank = ALL
# at time    305570 ns PRE  : Bank = ALL
# at time    305590 ns PRE  : Bank = ALL
# at time    305610 ns AREF : Auto Refresh
# at time    310770 ns ACT  : Bank = 0 Row =    0
# at time    310917 ns READ : Bank = 0 Row =    0, Col =  48, Data =    49, Dqm = 0000
# at time    310937 ns READ : Bank = 0 Row =    0, Col =  49, Data =    50, Dqm = 0000
# at time    310957 ns READ : Bank = 0 Row =    0, Col =  50, Data =    51, Dqm = 0000
# at time    310977 ns READ : Bank = 0 Row =    0, Col =  51, Data =    52, Dqm = 0000
# at time    310997 ns READ : Bank = 0 Row =    0, Col =  52, Data =    53, Dqm = 0000
# at time    311017 ns READ : Bank = 0 Row =    0, Col =  53, Data =    54, Dqm = 0000
# at time    311037 ns READ : Bank = 0 Row =    0, Col =  54, Data =    55, Dqm = 0000
# at time    311057 ns READ : Bank = 0 Row =    0, Col =  55, Data =    56, Dqm = 0000
# at time    311077 ns READ : Bank = 0 Row =    0, Col =  56, Data =    57, Dqm = 0000
# at time    311097 ns READ : Bank = 0 Row =    0, Col =  57, Data =    58, Dqm = 0000
# at time    311117 ns READ : Bank = 0 Row =    0, Col =  58, Data =    59, Dqm = 0000
# at time    311137 ns READ : Bank = 0 Row =    0, Col =  59, Data =    60, Dqm = 0000
# at time    311157 ns READ : Bank = 0 Row =    0, Col =  60, Data =    61, Dqm = 0000
# at time    311177 ns READ : Bank = 0 Row =    0, Col =  61, Data =    62, Dqm = 0000
# at time    311190 ns BST  : Burst Terminate
# at time    311197 ns READ : Bank = 0 Row =    0, Col =  62, Data =    63, Dqm = 0000
# at time    311217 ns READ : Bank = 0 Row =    0, Col =  63, Data =    64, Dqm = 0000
# at time    311270 ns BST  : Burst Terminate
# at time    311290 ns PRE  : Bank = ALL
# at time    320570 ns PRE  : Bank = ALL
# at time    320590 ns PRE  : Bank = ALL
# at time    320610 ns AREF : Auto Refresh
# at time    320930 ns PRE  : Bank = ALL
# at time    320950 ns PRE  : Bank = ALL
# at time    320970 ns PRE  : Bank = ALL
# at time    320990 ns ACT  : Bank = 0 Row =    0
# at time    321090 ns WRITE: Bank = 0 Row =    0, Col =  96, Data =    97, Dqm = 0000
# at time    321110 ns WRITE: Bank = 0 Row =    0, Col =  97, Data =    98, Dqm = 0000
# at time    321130 ns WRITE: Bank = 0 Row =    0, Col =  98, Data =    99, Dqm = 0000
# at time    321150 ns WRITE: Bank = 0 Row =    0, Col =  99, Data =   100, Dqm = 0000
# at time    321170 ns WRITE: Bank = 0 Row =    0, Col = 100, Data =   101, Dqm = 0000
# at time    321190 ns WRITE: Bank = 0 Row =    0, Col = 101, Data =   102, Dqm = 0000
# at time    321210 ns WRITE: Bank = 0 Row =    0, Col = 102, Data =   103, Dqm = 0000
# at time    321230 ns WRITE: Bank = 0 Row =    0, Col = 103, Data =   104, Dqm = 0000
# at time    321250 ns WRITE: Bank = 0 Row =    0, Col = 104, Data =   105, Dqm = 0000
# at time    321270 ns WRITE: Bank = 0 Row =    0, Col = 105, Data =   106, Dqm = 0000
# at time    321290 ns WRITE: Bank = 0 Row =    0, Col = 106, Data =   107, Dqm = 0000
# at time    321310 ns WRITE: Bank = 0 Row =    0, Col = 107, Data =   108, Dqm = 0000
# at time    321330 ns WRITE: Bank = 0 Row =    0, Col = 108, Data =   109, Dqm = 0000
# at time    321350 ns WRITE: Bank = 0 Row =    0, Col = 109, Data =   110, Dqm = 0000
# at time    321370 ns WRITE: Bank = 0 Row =    0, Col = 110, Data =   111, Dqm = 0000
# at time    321390 ns WRITE: Bank = 0 Row =    0, Col = 111, Data =   112, Dqm = 0000
# at time    321410 ns BST  : Burst Terminate
# at time    321430 ns BST  : Burst Terminate
# at time    321450 ns PRE  : Bank = ALL
# at time    330790 ns ACT  : Bank = 0 Row =    0
# at time    330937 ns READ : Bank = 0 Row =    0, Col =  64, Data =    65, Dqm = 0000
# at time    330957 ns READ : Bank = 0 Row =    0, Col =  65, Data =    66, Dqm = 0000
# at time    330977 ns READ : Bank = 0 Row =    0, Col =  66, Data =    67, Dqm = 0000
# at time    330997 ns READ : Bank = 0 Row =    0, Col =  67, Data =    68, Dqm = 0000
# at time    331017 ns READ : Bank = 0 Row =    0, Col =  68, Data =    69, Dqm = 0000
# at time    331037 ns READ : Bank = 0 Row =    0, Col =  69, Data =    70, Dqm = 0000
# at time    331057 ns READ : Bank = 0 Row =    0, Col =  70, Data =    71, Dqm = 0000
# at time    331077 ns READ : Bank = 0 Row =    0, Col =  71, Data =    72, Dqm = 0000
# at time    331097 ns READ : Bank = 0 Row =    0, Col =  72, Data =    73, Dqm = 0000
# at time    331117 ns READ : Bank = 0 Row =    0, Col =  73, Data =    74, Dqm = 0000
# at time    331137 ns READ : Bank = 0 Row =    0, Col =  74, Data =    75, Dqm = 0000
# at time    331157 ns READ : Bank = 0 Row =    0, Col =  75, Data =    76, Dqm = 0000
# at time    331177 ns READ : Bank = 0 Row =    0, Col =  76, Data =    77, Dqm = 0000
# at time    331197 ns READ : Bank = 0 Row =    0, Col =  77, Data =    78, Dqm = 0000
# at time    331210 ns BST  : Burst Terminate
# at time    331217 ns READ : Bank = 0 Row =    0, Col =  78, Data =    79, Dqm = 0000
# at time    331237 ns READ : Bank = 0 Row =    0, Col =  79, Data =    80, Dqm = 0000
# at time    331290 ns BST  : Burst Terminate
# at time    331310 ns PRE  : Bank = ALL
# at time    335570 ns PRE  : Bank = ALL
# at time    335590 ns PRE  : Bank = ALL
# at time    335610 ns AREF : Auto Refresh
# at time    340950 ns PRE  : Bank = ALL
# at time    340970 ns PRE  : Bank = ALL
# at time    340990 ns PRE  : Bank = ALL
# at time    341010 ns ACT  : Bank = 0 Row =    0
# at time    341110 ns WRITE: Bank = 0 Row =    0, Col = 112, Data =   113, Dqm = 0000
# at time    341130 ns WRITE: Bank = 0 Row =    0, Col = 113, Data =   114, Dqm = 0000
# at time    341150 ns WRITE: Bank = 0 Row =    0, Col = 114, Data =   115, Dqm = 0000
# at time    341170 ns WRITE: Bank = 0 Row =    0, Col = 115, Data =   116, Dqm = 0000
# at time    341190 ns WRITE: Bank = 0 Row =    0, Col = 116, Data =   117, Dqm = 0000
# at time    341210 ns WRITE: Bank = 0 Row =    0, Col = 117, Data =   118, Dqm = 0000
# at time    341230 ns WRITE: Bank = 0 Row =    0, Col = 118, Data =   119, Dqm = 0000
# at time    341250 ns WRITE: Bank = 0 Row =    0, Col = 119, Data =   120, Dqm = 0000
# at time    341270 ns WRITE: Bank = 0 Row =    0, Col = 120, Data =   121, Dqm = 0000
# at time    341290 ns WRITE: Bank = 0 Row =    0, Col = 121, Data =   122, Dqm = 0000
# at time    341310 ns WRITE: Bank = 0 Row =    0, Col = 122, Data =   123, Dqm = 0000
# at time    341330 ns WRITE: Bank = 0 Row =    0, Col = 123, Data =   124, Dqm = 0000
# at time    341350 ns WRITE: Bank = 0 Row =    0, Col = 124, Data =   125, Dqm = 0000
# at time    341370 ns WRITE: Bank = 0 Row =    0, Col = 125, Data =   126, Dqm = 0000
# at time    341390 ns WRITE: Bank = 0 Row =    0, Col = 126, Data =   127, Dqm = 0000
# at time    341410 ns WRITE: Bank = 0 Row =    0, Col = 127, Data =   128, Dqm = 0000
# at time    341430 ns BST  : Burst Terminate
# at time    341450 ns BST  : Burst Terminate
# at time    341470 ns PRE  : Bank = ALL
# at time    350570 ns PRE  : Bank = ALL
# at time    350590 ns PRE  : Bank = ALL
# at time    350610 ns AREF : Auto Refresh
# at time    350810 ns ACT  : Bank = 0 Row =    0
# at time    350957 ns READ : Bank = 0 Row =    0, Col =  80, Data =    81, Dqm = 0000
# at time    350977 ns READ : Bank = 0 Row =    0, Col =  81, Data =    82, Dqm = 0000
# at time    350997 ns READ : Bank = 0 Row =    0, Col =  82, Data =    83, Dqm = 0000
# at time    351017 ns READ : Bank = 0 Row =    0, Col =  83, Data =    84, Dqm = 0000
# at time    351037 ns READ : Bank = 0 Row =    0, Col =  84, Data =    85, Dqm = 0000
# at time    351057 ns READ : Bank = 0 Row =    0, Col =  85, Data =    86, Dqm = 0000
# at time    351077 ns READ : Bank = 0 Row =    0, Col =  86, Data =    87, Dqm = 0000
# at time    351097 ns READ : Bank = 0 Row =    0, Col =  87, Data =    88, Dqm = 0000
# at time    351117 ns READ : Bank = 0 Row =    0, Col =  88, Data =    89, Dqm = 0000
# at time    351137 ns READ : Bank = 0 Row =    0, Col =  89, Data =    90, Dqm = 0000
# at time    351157 ns READ : Bank = 0 Row =    0, Col =  90, Data =    91, Dqm = 0000
# at time    351177 ns READ : Bank = 0 Row =    0, Col =  91, Data =    92, Dqm = 0000
# at time    351197 ns READ : Bank = 0 Row =    0, Col =  92, Data =    93, Dqm = 0000
# at time    351217 ns READ : Bank = 0 Row =    0, Col =  93, Data =    94, Dqm = 0000
# at time    351230 ns BST  : Burst Terminate
# at time    351237 ns READ : Bank = 0 Row =    0, Col =  94, Data =    95, Dqm = 0000
# at time    351257 ns READ : Bank = 0 Row =    0, Col =  95, Data =    96, Dqm = 0000
# at time    351310 ns BST  : Burst Terminate
# at time    351330 ns PRE  : Bank = ALL
# at time    360970 ns PRE  : Bank = ALL
# at time    360990 ns PRE  : Bank = ALL
# at time    361010 ns PRE  : Bank = ALL
# at time    361030 ns ACT  : Bank = 0 Row =    0
# at time    361130 ns WRITE: Bank = 0 Row =    0, Col = 128, Data =   129, Dqm = 0000
# at time    361150 ns WRITE: Bank = 0 Row =    0, Col = 129, Data =   130, Dqm = 0000
# at time    361170 ns WRITE: Bank = 0 Row =    0, Col = 130, Data =   131, Dqm = 0000
# at time    361190 ns WRITE: Bank = 0 Row =    0, Col = 131, Data =   132, Dqm = 0000
# at time    361210 ns WRITE: Bank = 0 Row =    0, Col = 132, Data =   133, Dqm = 0000
# at time    361230 ns WRITE: Bank = 0 Row =    0, Col = 133, Data =   134, Dqm = 0000
# at time    361250 ns WRITE: Bank = 0 Row =    0, Col = 134, Data =   135, Dqm = 0000
# at time    361270 ns WRITE: Bank = 0 Row =    0, Col = 135, Data =   136, Dqm = 0000
# at time    361290 ns WRITE: Bank = 0 Row =    0, Col = 136, Data =   137, Dqm = 0000
# at time    361310 ns WRITE: Bank = 0 Row =    0, Col = 137, Data =   138, Dqm = 0000
# at time    361330 ns WRITE: Bank = 0 Row =    0, Col = 138, Data =   139, Dqm = 0000
# at time    361350 ns WRITE: Bank = 0 Row =    0, Col = 139, Data =   140, Dqm = 0000
# at time    361370 ns WRITE: Bank = 0 Row =    0, Col = 140, Data =   141, Dqm = 0000
# at time    361390 ns WRITE: Bank = 0 Row =    0, Col = 141, Data =   142, Dqm = 0000
# at time    361410 ns WRITE: Bank = 0 Row =    0, Col = 142, Data =   143, Dqm = 0000
# at time    361430 ns WRITE: Bank = 0 Row =    0, Col = 143, Data =   144, Dqm = 0000
# at time    361450 ns BST  : Burst Terminate
# at time    361470 ns BST  : Burst Terminate
# at time    361490 ns PRE  : Bank = ALL
# at time    365570 ns PRE  : Bank = ALL
# at time    365590 ns PRE  : Bank = ALL
# at time    365610 ns AREF : Auto Refresh
# at time    370830 ns ACT  : Bank = 0 Row =    0
# at time    370977 ns READ : Bank = 0 Row =    0, Col =  96, Data =    97, Dqm = 0000
# at time    370997 ns READ : Bank = 0 Row =    0, Col =  97, Data =    98, Dqm = 0000
# at time    371017 ns READ : Bank = 0 Row =    0, Col =  98, Data =    99, Dqm = 0000
# at time    371037 ns READ : Bank = 0 Row =    0, Col =  99, Data =   100, Dqm = 0000
# at time    371057 ns READ : Bank = 0 Row =    0, Col = 100, Data =   101, Dqm = 0000
# at time    371077 ns READ : Bank = 0 Row =    0, Col = 101, Data =   102, Dqm = 0000
# at time    371097 ns READ : Bank = 0 Row =    0, Col = 102, Data =   103, Dqm = 0000
# at time    371117 ns READ : Bank = 0 Row =    0, Col = 103, Data =   104, Dqm = 0000
# at time    371137 ns READ : Bank = 0 Row =    0, Col = 104, Data =   105, Dqm = 0000
# at time    371157 ns READ : Bank = 0 Row =    0, Col = 105, Data =   106, Dqm = 0000
# at time    371177 ns READ : Bank = 0 Row =    0, Col = 106, Data =   107, Dqm = 0000
# at time    371197 ns READ : Bank = 0 Row =    0, Col = 107, Data =   108, Dqm = 0000
# at time    371217 ns READ : Bank = 0 Row =    0, Col = 108, Data =   109, Dqm = 0000
# at time    371237 ns READ : Bank = 0 Row =    0, Col = 109, Data =   110, Dqm = 0000
# at time    371250 ns BST  : Burst Terminate
# at time    371257 ns READ : Bank = 0 Row =    0, Col = 110, Data =   111, Dqm = 0000
# at time    371277 ns READ : Bank = 0 Row =    0, Col = 111, Data =   112, Dqm = 0000
# at time    371330 ns BST  : Burst Terminate
# at time    371350 ns PRE  : Bank = ALL
# at time    380570 ns PRE  : Bank = ALL
# at time    380590 ns PRE  : Bank = ALL
# at time    380610 ns AREF : Auto Refresh
# at time    380990 ns PRE  : Bank = ALL
# at time    381010 ns PRE  : Bank = ALL
# at time    381030 ns PRE  : Bank = ALL
# at time    381050 ns ACT  : Bank = 0 Row =    0
# at time    381150 ns WRITE: Bank = 0 Row =    0, Col = 144, Data =   145, Dqm = 0000
# at time    381170 ns WRITE: Bank = 0 Row =    0, Col = 145, Data =   146, Dqm = 0000
# at time    381190 ns WRITE: Bank = 0 Row =    0, Col = 146, Data =   147, Dqm = 0000
# at time    381210 ns WRITE: Bank = 0 Row =    0, Col = 147, Data =   148, Dqm = 0000
# at time    381230 ns WRITE: Bank = 0 Row =    0, Col = 148, Data =   149, Dqm = 0000
# at time    381250 ns WRITE: Bank = 0 Row =    0, Col = 149, Data =   150, Dqm = 0000
# at time    381270 ns WRITE: Bank = 0 Row =    0, Col = 150, Data =   151, Dqm = 0000
# at time    381290 ns WRITE: Bank = 0 Row =    0, Col = 151, Data =   152, Dqm = 0000
# at time    381310 ns WRITE: Bank = 0 Row =    0, Col = 152, Data =   153, Dqm = 0000
# at time    381330 ns WRITE: Bank = 0 Row =    0, Col = 153, Data =   154, Dqm = 0000
# at time    381350 ns WRITE: Bank = 0 Row =    0, Col = 154, Data =   155, Dqm = 0000
# at time    381370 ns WRITE: Bank = 0 Row =    0, Col = 155, Data =   156, Dqm = 0000
# at time    381390 ns WRITE: Bank = 0 Row =    0, Col = 156, Data =   157, Dqm = 0000
# at time    381410 ns WRITE: Bank = 0 Row =    0, Col = 157, Data =   158, Dqm = 0000
# at time    381430 ns WRITE: Bank = 0 Row =    0, Col = 158, Data =   159, Dqm = 0000
# at time    381450 ns WRITE: Bank = 0 Row =    0, Col = 159, Data =   160, Dqm = 0000
# at time    381470 ns BST  : Burst Terminate
# at time    381490 ns BST  : Burst Terminate
# at time    381510 ns PRE  : Bank = ALL
# at time    390850 ns ACT  : Bank = 0 Row =    0
# at time    390997 ns READ : Bank = 0 Row =    0, Col = 112, Data =   113, Dqm = 0000
# at time    391017 ns READ : Bank = 0 Row =    0, Col = 113, Data =   114, Dqm = 0000
# at time    391037 ns READ : Bank = 0 Row =    0, Col = 114, Data =   115, Dqm = 0000
# at time    391057 ns READ : Bank = 0 Row =    0, Col = 115, Data =   116, Dqm = 0000
# at time    391077 ns READ : Bank = 0 Row =    0, Col = 116, Data =   117, Dqm = 0000
# at time    391097 ns READ : Bank = 0 Row =    0, Col = 117, Data =   118, Dqm = 0000
# at time    391117 ns READ : Bank = 0 Row =    0, Col = 118, Data =   119, Dqm = 0000
# at time    391137 ns READ : Bank = 0 Row =    0, Col = 119, Data =   120, Dqm = 0000
# at time    391157 ns READ : Bank = 0 Row =    0, Col = 120, Data =   121, Dqm = 0000
# at time    391177 ns READ : Bank = 0 Row =    0, Col = 121, Data =   122, Dqm = 0000
# at time    391197 ns READ : Bank = 0 Row =    0, Col = 122, Data =   123, Dqm = 0000
# at time    391217 ns READ : Bank = 0 Row =    0, Col = 123, Data =   124, Dqm = 0000
# at time    391237 ns READ : Bank = 0 Row =    0, Col = 124, Data =   125, Dqm = 0000
# at time    391257 ns READ : Bank = 0 Row =    0, Col = 125, Data =   126, Dqm = 0000
# at time    391270 ns BST  : Burst Terminate
# at time    391277 ns READ : Bank = 0 Row =    0, Col = 126, Data =   127, Dqm = 0000
# at time    391297 ns READ : Bank = 0 Row =    0, Col = 127, Data =   128, Dqm = 0000
# at time    391350 ns BST  : Burst Terminate
# at time    391370 ns PRE  : Bank = ALL
# at time    395570 ns PRE  : Bank = ALL
# at time    395590 ns PRE  : Bank = ALL
# at time    395610 ns AREF : Auto Refresh
# at time    401010 ns PRE  : Bank = ALL
# at time    401030 ns PRE  : Bank = ALL
# at time    401050 ns PRE  : Bank = ALL
# at time    401070 ns ACT  : Bank = 0 Row =    0
# at time    401170 ns WRITE: Bank = 0 Row =    0, Col = 160, Data =   161, Dqm = 0000
# at time    401190 ns WRITE: Bank = 0 Row =    0, Col = 161, Data =   162, Dqm = 0000
# at time    401210 ns WRITE: Bank = 0 Row =    0, Col = 162, Data =   163, Dqm = 0000
# at time    401230 ns WRITE: Bank = 0 Row =    0, Col = 163, Data =   164, Dqm = 0000
# at time    401250 ns WRITE: Bank = 0 Row =    0, Col = 164, Data =   165, Dqm = 0000
# at time    401270 ns WRITE: Bank = 0 Row =    0, Col = 165, Data =   166, Dqm = 0000
# at time    401290 ns WRITE: Bank = 0 Row =    0, Col = 166, Data =   167, Dqm = 0000
# at time    401310 ns WRITE: Bank = 0 Row =    0, Col = 167, Data =   168, Dqm = 0000
# at time    401330 ns WRITE: Bank = 0 Row =    0, Col = 168, Data =   169, Dqm = 0000
# at time    401350 ns WRITE: Bank = 0 Row =    0, Col = 169, Data =   170, Dqm = 0000
# at time    401370 ns WRITE: Bank = 0 Row =    0, Col = 170, Data =   171, Dqm = 0000
# at time    401390 ns WRITE: Bank = 0 Row =    0, Col = 171, Data =   172, Dqm = 0000
# at time    401410 ns WRITE: Bank = 0 Row =    0, Col = 172, Data =   173, Dqm = 0000
# at time    401430 ns WRITE: Bank = 0 Row =    0, Col = 173, Data =   174, Dqm = 0000
# at time    401450 ns WRITE: Bank = 0 Row =    0, Col = 174, Data =   175, Dqm = 0000
# at time    401470 ns WRITE: Bank = 0 Row =    0, Col = 175, Data =   176, Dqm = 0000
# at time    401490 ns BST  : Burst Terminate
# at time    401510 ns BST  : Burst Terminate
# at time    401530 ns PRE  : Bank = ALL
# at time    410570 ns PRE  : Bank = ALL
# at time    410590 ns PRE  : Bank = ALL
# at time    410610 ns AREF : Auto Refresh
# at time    410870 ns ACT  : Bank = 0 Row =    0
# at time    411017 ns READ : Bank = 0 Row =    0, Col = 128, Data =   129, Dqm = 0000
# at time    411037 ns READ : Bank = 0 Row =    0, Col = 129, Data =   130, Dqm = 0000
# at time    411057 ns READ : Bank = 0 Row =    0, Col = 130, Data =   131, Dqm = 0000
# at time    411077 ns READ : Bank = 0 Row =    0, Col = 131, Data =   132, Dqm = 0000
# at time    411097 ns READ : Bank = 0 Row =    0, Col = 132, Data =   133, Dqm = 0000
# at time    411117 ns READ : Bank = 0 Row =    0, Col = 133, Data =   134, Dqm = 0000
# at time    411137 ns READ : Bank = 0 Row =    0, Col = 134, Data =   135, Dqm = 0000
# at time    411157 ns READ : Bank = 0 Row =    0, Col = 135, Data =   136, Dqm = 0000
# at time    411177 ns READ : Bank = 0 Row =    0, Col = 136, Data =   137, Dqm = 0000
# at time    411197 ns READ : Bank = 0 Row =    0, Col = 137, Data =   138, Dqm = 0000
# at time    411217 ns READ : Bank = 0 Row =    0, Col = 138, Data =   139, Dqm = 0000
# at time    411237 ns READ : Bank = 0 Row =    0, Col = 139, Data =   140, Dqm = 0000
# at time    411257 ns READ : Bank = 0 Row =    0, Col = 140, Data =   141, Dqm = 0000
# at time    411277 ns READ : Bank = 0 Row =    0, Col = 141, Data =   142, Dqm = 0000
# at time    411290 ns BST  : Burst Terminate
# at time    411297 ns READ : Bank = 0 Row =    0, Col = 142, Data =   143, Dqm = 0000
# at time    411317 ns READ : Bank = 0 Row =    0, Col = 143, Data =   144, Dqm = 0000
# at time    411370 ns BST  : Burst Terminate
# at time    411390 ns PRE  : Bank = ALL
# at time    421030 ns PRE  : Bank = ALL
# at time    421050 ns PRE  : Bank = ALL
# at time    421070 ns PRE  : Bank = ALL
# at time    421090 ns ACT  : Bank = 0 Row =    0
# at time    421190 ns WRITE: Bank = 0 Row =    0, Col = 176, Data =   177, Dqm = 0000
# at time    421210 ns WRITE: Bank = 0 Row =    0, Col = 177, Data =   178, Dqm = 0000
# at time    421230 ns WRITE: Bank = 0 Row =    0, Col = 178, Data =   179, Dqm = 0000
# at time    421250 ns WRITE: Bank = 0 Row =    0, Col = 179, Data =   180, Dqm = 0000
# at time    421270 ns WRITE: Bank = 0 Row =    0, Col = 180, Data =   181, Dqm = 0000
# at time    421290 ns WRITE: Bank = 0 Row =    0, Col = 181, Data =   182, Dqm = 0000
# at time    421310 ns WRITE: Bank = 0 Row =    0, Col = 182, Data =   183, Dqm = 0000
# at time    421330 ns WRITE: Bank = 0 Row =    0, Col = 183, Data =   184, Dqm = 0000
# at time    421350 ns WRITE: Bank = 0 Row =    0, Col = 184, Data =   185, Dqm = 0000
# at time    421370 ns WRITE: Bank = 0 Row =    0, Col = 185, Data =   186, Dqm = 0000
# at time    421390 ns WRITE: Bank = 0 Row =    0, Col = 186, Data =   187, Dqm = 0000
# at time    421410 ns WRITE: Bank = 0 Row =    0, Col = 187, Data =   188, Dqm = 0000
# at time    421430 ns WRITE: Bank = 0 Row =    0, Col = 188, Data =   189, Dqm = 0000
# at time    421450 ns WRITE: Bank = 0 Row =    0, Col = 189, Data =   190, Dqm = 0000
# at time    421470 ns WRITE: Bank = 0 Row =    0, Col = 190, Data =   191, Dqm = 0000
# at time    421490 ns WRITE: Bank = 0 Row =    0, Col = 191, Data =   192, Dqm = 0000
# at time    421510 ns BST  : Burst Terminate
# at time    421530 ns BST  : Burst Terminate
# at time    421550 ns PRE  : Bank = ALL
# at time    425570 ns PRE  : Bank = ALL
# at time    425590 ns PRE  : Bank = ALL
# at time    425610 ns AREF : Auto Refresh
# at time    430890 ns ACT  : Bank = 0 Row =    0
# at time    431037 ns READ : Bank = 0 Row =    0, Col = 144, Data =   145, Dqm = 0000
# at time    431057 ns READ : Bank = 0 Row =    0, Col = 145, Data =   146, Dqm = 0000
# at time    431077 ns READ : Bank = 0 Row =    0, Col = 146, Data =   147, Dqm = 0000
# at time    431097 ns READ : Bank = 0 Row =    0, Col = 147, Data =   148, Dqm = 0000
# at time    431117 ns READ : Bank = 0 Row =    0, Col = 148, Data =   149, Dqm = 0000
# at time    431137 ns READ : Bank = 0 Row =    0, Col = 149, Data =   150, Dqm = 0000
# at time    431157 ns READ : Bank = 0 Row =    0, Col = 150, Data =   151, Dqm = 0000
# at time    431177 ns READ : Bank = 0 Row =    0, Col = 151, Data =   152, Dqm = 0000
# at time    431197 ns READ : Bank = 0 Row =    0, Col = 152, Data =   153, Dqm = 0000
# at time    431217 ns READ : Bank = 0 Row =    0, Col = 153, Data =   154, Dqm = 0000
# at time    431237 ns READ : Bank = 0 Row =    0, Col = 154, Data =   155, Dqm = 0000
# at time    431257 ns READ : Bank = 0 Row =    0, Col = 155, Data =   156, Dqm = 0000
# at time    431277 ns READ : Bank = 0 Row =    0, Col = 156, Data =   157, Dqm = 0000
# at time    431297 ns READ : Bank = 0 Row =    0, Col = 157, Data =   158, Dqm = 0000
# at time    431310 ns BST  : Burst Terminate
# at time    431317 ns READ : Bank = 0 Row =    0, Col = 158, Data =   159, Dqm = 0000
# at time    431337 ns READ : Bank = 0 Row =    0, Col = 159, Data =   160, Dqm = 0000
# at time    431390 ns BST  : Burst Terminate
# at time    431410 ns PRE  : Bank = ALL
# at time    440570 ns PRE  : Bank = ALL
# at time    440590 ns PRE  : Bank = ALL
# at time    440610 ns AREF : Auto Refresh
# at time    441050 ns PRE  : Bank = ALL
# at time    441070 ns PRE  : Bank = ALL
# at time    441090 ns PRE  : Bank = ALL
# at time    441110 ns ACT  : Bank = 0 Row =    0
# at time    441210 ns WRITE: Bank = 0 Row =    0, Col = 192, Data =   193, Dqm = 0000
# at time    441230 ns WRITE: Bank = 0 Row =    0, Col = 193, Data =   194, Dqm = 0000
# at time    441250 ns WRITE: Bank = 0 Row =    0, Col = 194, Data =   195, Dqm = 0000
# at time    441270 ns WRITE: Bank = 0 Row =    0, Col = 195, Data =   196, Dqm = 0000
# at time    441290 ns WRITE: Bank = 0 Row =    0, Col = 196, Data =   197, Dqm = 0000
# at time    441310 ns WRITE: Bank = 0 Row =    0, Col = 197, Data =   198, Dqm = 0000
# at time    441330 ns WRITE: Bank = 0 Row =    0, Col = 198, Data =   199, Dqm = 0000
# at time    441350 ns WRITE: Bank = 0 Row =    0, Col = 199, Data =   200, Dqm = 0000
# at time    441370 ns WRITE: Bank = 0 Row =    0, Col = 200, Data =   201, Dqm = 0000
# at time    441390 ns WRITE: Bank = 0 Row =    0, Col = 201, Data =   202, Dqm = 0000
# at time    441410 ns WRITE: Bank = 0 Row =    0, Col = 202, Data =   203, Dqm = 0000
# at time    441430 ns WRITE: Bank = 0 Row =    0, Col = 203, Data =   204, Dqm = 0000
# at time    441450 ns WRITE: Bank = 0 Row =    0, Col = 204, Data =   205, Dqm = 0000
# at time    441470 ns WRITE: Bank = 0 Row =    0, Col = 205, Data =   206, Dqm = 0000
# at time    441490 ns WRITE: Bank = 0 Row =    0, Col = 206, Data =   207, Dqm = 0000
# at time    441510 ns WRITE: Bank = 0 Row =    0, Col = 207, Data =   208, Dqm = 0000
# at time    441530 ns BST  : Burst Terminate
# at time    441550 ns BST  : Burst Terminate
# at time    441570 ns PRE  : Bank = ALL
# at time    450910 ns ACT  : Bank = 0 Row =    0
# at time    451057 ns READ : Bank = 0 Row =    0, Col = 160, Data =   161, Dqm = 0000
# at time    451077 ns READ : Bank = 0 Row =    0, Col = 161, Data =   162, Dqm = 0000
# at time    451097 ns READ : Bank = 0 Row =    0, Col = 162, Data =   163, Dqm = 0000
# at time    451117 ns READ : Bank = 0 Row =    0, Col = 163, Data =   164, Dqm = 0000
# at time    451137 ns READ : Bank = 0 Row =    0, Col = 164, Data =   165, Dqm = 0000
# at time    451157 ns READ : Bank = 0 Row =    0, Col = 165, Data =   166, Dqm = 0000
# at time    451177 ns READ : Bank = 0 Row =    0, Col = 166, Data =   167, Dqm = 0000
# at time    451197 ns READ : Bank = 0 Row =    0, Col = 167, Data =   168, Dqm = 0000
# at time    451217 ns READ : Bank = 0 Row =    0, Col = 168, Data =   169, Dqm = 0000
# at time    451237 ns READ : Bank = 0 Row =    0, Col = 169, Data =   170, Dqm = 0000
# at time    451257 ns READ : Bank = 0 Row =    0, Col = 170, Data =   171, Dqm = 0000
# at time    451277 ns READ : Bank = 0 Row =    0, Col = 171, Data =   172, Dqm = 0000
# at time    451297 ns READ : Bank = 0 Row =    0, Col = 172, Data =   173, Dqm = 0000
# at time    451317 ns READ : Bank = 0 Row =    0, Col = 173, Data =   174, Dqm = 0000
# at time    451330 ns BST  : Burst Terminate
# at time    451337 ns READ : Bank = 0 Row =    0, Col = 174, Data =   175, Dqm = 0000
# at time    451357 ns READ : Bank = 0 Row =    0, Col = 175, Data =   176, Dqm = 0000
# at time    451410 ns BST  : Burst Terminate
# at time    451430 ns PRE  : Bank = ALL
# at time    455570 ns PRE  : Bank = ALL
# at time    455590 ns PRE  : Bank = ALL
# at time    455610 ns AREF : Auto Refresh
# at time    461070 ns PRE  : Bank = ALL
# at time    461090 ns PRE  : Bank = ALL
# at time    461110 ns PRE  : Bank = ALL
# at time    461130 ns ACT  : Bank = 0 Row =    0
# at time    461230 ns WRITE: Bank = 0 Row =    0, Col = 208, Data =   209, Dqm = 0000
# at time    461250 ns WRITE: Bank = 0 Row =    0, Col = 209, Data =   210, Dqm = 0000
# at time    461270 ns WRITE: Bank = 0 Row =    0, Col = 210, Data =   211, Dqm = 0000
# at time    461290 ns WRITE: Bank = 0 Row =    0, Col = 211, Data =   212, Dqm = 0000
# at time    461310 ns WRITE: Bank = 0 Row =    0, Col = 212, Data =   213, Dqm = 0000
# at time    461330 ns WRITE: Bank = 0 Row =    0, Col = 213, Data =   214, Dqm = 0000
# at time    461350 ns WRITE: Bank = 0 Row =    0, Col = 214, Data =   215, Dqm = 0000
# at time    461370 ns WRITE: Bank = 0 Row =    0, Col = 215, Data =   216, Dqm = 0000
# at time    461390 ns WRITE: Bank = 0 Row =    0, Col = 216, Data =   217, Dqm = 0000
# at time    461410 ns WRITE: Bank = 0 Row =    0, Col = 217, Data =   218, Dqm = 0000
# at time    461430 ns WRITE: Bank = 0 Row =    0, Col = 218, Data =   219, Dqm = 0000
# at time    461450 ns WRITE: Bank = 0 Row =    0, Col = 219, Data =   220, Dqm = 0000
# at time    461470 ns WRITE: Bank = 0 Row =    0, Col = 220, Data =   221, Dqm = 0000
# at time    461490 ns WRITE: Bank = 0 Row =    0, Col = 221, Data =   222, Dqm = 0000
# at time    461510 ns WRITE: Bank = 0 Row =    0, Col = 222, Data =   223, Dqm = 0000
# at time    461530 ns WRITE: Bank = 0 Row =    0, Col = 223, Data =   224, Dqm = 0000
# at time    461550 ns BST  : Burst Terminate
# at time    461570 ns BST  : Burst Terminate
# at time    461590 ns PRE  : Bank = ALL
# at time    470570 ns PRE  : Bank = ALL
# at time    470590 ns PRE  : Bank = ALL
# at time    470610 ns AREF : Auto Refresh
# at time    470930 ns ACT  : Bank = 0 Row =    0
# at time    471077 ns READ : Bank = 0 Row =    0, Col = 176, Data =   177, Dqm = 0000
# at time    471097 ns READ : Bank = 0 Row =    0, Col = 177, Data =   178, Dqm = 0000
# at time    471117 ns READ : Bank = 0 Row =    0, Col = 178, Data =   179, Dqm = 0000
# at time    471137 ns READ : Bank = 0 Row =    0, Col = 179, Data =   180, Dqm = 0000
# at time    471157 ns READ : Bank = 0 Row =    0, Col = 180, Data =   181, Dqm = 0000
# at time    471177 ns READ : Bank = 0 Row =    0, Col = 181, Data =   182, Dqm = 0000
# at time    471197 ns READ : Bank = 0 Row =    0, Col = 182, Data =   183, Dqm = 0000
# at time    471217 ns READ : Bank = 0 Row =    0, Col = 183, Data =   184, Dqm = 0000
# at time    471237 ns READ : Bank = 0 Row =    0, Col = 184, Data =   185, Dqm = 0000
# at time    471257 ns READ : Bank = 0 Row =    0, Col = 185, Data =   186, Dqm = 0000
# at time    471277 ns READ : Bank = 0 Row =    0, Col = 186, Data =   187, Dqm = 0000
# at time    471297 ns READ : Bank = 0 Row =    0, Col = 187, Data =   188, Dqm = 0000
# at time    471317 ns READ : Bank = 0 Row =    0, Col = 188, Data =   189, Dqm = 0000
# at time    471337 ns READ : Bank = 0 Row =    0, Col = 189, Data =   190, Dqm = 0000
# at time    471350 ns BST  : Burst Terminate
# at time    471357 ns READ : Bank = 0 Row =    0, Col = 190, Data =   191, Dqm = 0000
# at time    471377 ns READ : Bank = 0 Row =    0, Col = 191, Data =   192, Dqm = 0000
# at time    471430 ns BST  : Burst Terminate
# at time    471450 ns PRE  : Bank = ALL
# at time    481090 ns PRE  : Bank = ALL
# at time    481110 ns PRE  : Bank = ALL
# at time    481130 ns PRE  : Bank = ALL
# at time    481150 ns ACT  : Bank = 0 Row =    0
# at time    481250 ns WRITE: Bank = 0 Row =    0, Col = 224, Data =   225, Dqm = 0000
# at time    481270 ns WRITE: Bank = 0 Row =    0, Col = 225, Data =   226, Dqm = 0000
# at time    481290 ns WRITE: Bank = 0 Row =    0, Col = 226, Data =   227, Dqm = 0000
# at time    481310 ns WRITE: Bank = 0 Row =    0, Col = 227, Data =   228, Dqm = 0000
# at time    481330 ns WRITE: Bank = 0 Row =    0, Col = 228, Data =   229, Dqm = 0000
# at time    481350 ns WRITE: Bank = 0 Row =    0, Col = 229, Data =   230, Dqm = 0000
# at time    481370 ns WRITE: Bank = 0 Row =    0, Col = 230, Data =   231, Dqm = 0000
# at time    481390 ns WRITE: Bank = 0 Row =    0, Col = 231, Data =   232, Dqm = 0000
# at time    481410 ns WRITE: Bank = 0 Row =    0, Col = 232, Data =   233, Dqm = 0000
# at time    481430 ns WRITE: Bank = 0 Row =    0, Col = 233, Data =   234, Dqm = 0000
# at time    481450 ns WRITE: Bank = 0 Row =    0, Col = 234, Data =   235, Dqm = 0000
# at time    481470 ns WRITE: Bank = 0 Row =    0, Col = 235, Data =   236, Dqm = 0000
# at time    481490 ns WRITE: Bank = 0 Row =    0, Col = 236, Data =   237, Dqm = 0000
# at time    481510 ns WRITE: Bank = 0 Row =    0, Col = 237, Data =   238, Dqm = 0000
# at time    481530 ns WRITE: Bank = 0 Row =    0, Col = 238, Data =   239, Dqm = 0000
# at time    481550 ns WRITE: Bank = 0 Row =    0, Col = 239, Data =   240, Dqm = 0000
# at time    481570 ns BST  : Burst Terminate
# at time    481590 ns BST  : Burst Terminate
# at time    481610 ns PRE  : Bank = ALL
# at time    485570 ns PRE  : Bank = ALL
# at time    485590 ns PRE  : Bank = ALL
# at time    485610 ns AREF : Auto Refresh
# at time    490950 ns ACT  : Bank = 0 Row =    0
# at time    491097 ns READ : Bank = 0 Row =    0, Col = 192, Data =   193, Dqm = 0000
# at time    491117 ns READ : Bank = 0 Row =    0, Col = 193, Data =   194, Dqm = 0000
# at time    491137 ns READ : Bank = 0 Row =    0, Col = 194, Data =   195, Dqm = 0000
# at time    491157 ns READ : Bank = 0 Row =    0, Col = 195, Data =   196, Dqm = 0000
# at time    491177 ns READ : Bank = 0 Row =    0, Col = 196, Data =   197, Dqm = 0000
# at time    491197 ns READ : Bank = 0 Row =    0, Col = 197, Data =   198, Dqm = 0000
# at time    491217 ns READ : Bank = 0 Row =    0, Col = 198, Data =   199, Dqm = 0000
# at time    491237 ns READ : Bank = 0 Row =    0, Col = 199, Data =   200, Dqm = 0000
# at time    491257 ns READ : Bank = 0 Row =    0, Col = 200, Data =   201, Dqm = 0000
# at time    491277 ns READ : Bank = 0 Row =    0, Col = 201, Data =   202, Dqm = 0000
# at time    491297 ns READ : Bank = 0 Row =    0, Col = 202, Data =   203, Dqm = 0000
# at time    491317 ns READ : Bank = 0 Row =    0, Col = 203, Data =   204, Dqm = 0000
# at time    491337 ns READ : Bank = 0 Row =    0, Col = 204, Data =   205, Dqm = 0000
# at time    491357 ns READ : Bank = 0 Row =    0, Col = 205, Data =   206, Dqm = 0000
# at time    491370 ns BST  : Burst Terminate
# at time    491377 ns READ : Bank = 0 Row =    0, Col = 206, Data =   207, Dqm = 0000
# at time    491397 ns READ : Bank = 0 Row =    0, Col = 207, Data =   208, Dqm = 0000
# at time    491450 ns BST  : Burst Terminate
# at time    491470 ns PRE  : Bank = ALL
# at time    500570 ns PRE  : Bank = ALL
# at time    500590 ns PRE  : Bank = ALL
# at time    500610 ns AREF : Auto Refresh
# at time    501110 ns PRE  : Bank = ALL
# at time    501130 ns PRE  : Bank = ALL
# at time    501150 ns PRE  : Bank = ALL
# at time    501170 ns ACT  : Bank = 0 Row =    0
# at time    501270 ns WRITE: Bank = 0 Row =    0, Col = 240, Data =   241, Dqm = 0000
# at time    501290 ns WRITE: Bank = 0 Row =    0, Col = 241, Data =   242, Dqm = 0000
# at time    501310 ns WRITE: Bank = 0 Row =    0, Col = 242, Data =   243, Dqm = 0000
# at time    501330 ns WRITE: Bank = 0 Row =    0, Col = 243, Data =   244, Dqm = 0000
# at time    501350 ns WRITE: Bank = 0 Row =    0, Col = 244, Data =   245, Dqm = 0000
# at time    501370 ns WRITE: Bank = 0 Row =    0, Col = 245, Data =   246, Dqm = 0000
# at time    501390 ns WRITE: Bank = 0 Row =    0, Col = 246, Data =   247, Dqm = 0000
# at time    501410 ns WRITE: Bank = 0 Row =    0, Col = 247, Data =   248, Dqm = 0000
# at time    501430 ns WRITE: Bank = 0 Row =    0, Col = 248, Data =   249, Dqm = 0000
# at time    501450 ns WRITE: Bank = 0 Row =    0, Col = 249, Data =   250, Dqm = 0000
# at time    501470 ns WRITE: Bank = 0 Row =    0, Col = 250, Data =   251, Dqm = 0000
# at time    501490 ns WRITE: Bank = 0 Row =    0, Col = 251, Data =   252, Dqm = 0000
# at time    501510 ns WRITE: Bank = 0 Row =    0, Col = 252, Data =   253, Dqm = 0000
# at time    501530 ns WRITE: Bank = 0 Row =    0, Col = 253, Data =   254, Dqm = 0000
# at time    501550 ns WRITE: Bank = 0 Row =    0, Col = 254, Data =   255, Dqm = 0000
# at time    501570 ns WRITE: Bank = 0 Row =    0, Col = 255, Data =   256, Dqm = 0000
# at time    501590 ns BST  : Burst Terminate
# at time    501610 ns BST  : Burst Terminate
# at time    501630 ns PRE  : Bank = ALL
# at time    510970 ns ACT  : Bank = 0 Row =    0
# at time    511117 ns READ : Bank = 0 Row =    0, Col = 208, Data =   209, Dqm = 0000
# at time    511137 ns READ : Bank = 0 Row =    0, Col = 209, Data =   210, Dqm = 0000
# at time    511157 ns READ : Bank = 0 Row =    0, Col = 210, Data =   211, Dqm = 0000
# at time    511177 ns READ : Bank = 0 Row =    0, Col = 211, Data =   212, Dqm = 0000
# at time    511197 ns READ : Bank = 0 Row =    0, Col = 212, Data =   213, Dqm = 0000
# at time    511217 ns READ : Bank = 0 Row =    0, Col = 213, Data =   214, Dqm = 0000
# at time    511237 ns READ : Bank = 0 Row =    0, Col = 214, Data =   215, Dqm = 0000
# at time    511257 ns READ : Bank = 0 Row =    0, Col = 215, Data =   216, Dqm = 0000
# at time    511277 ns READ : Bank = 0 Row =    0, Col = 216, Data =   217, Dqm = 0000
# at time    511297 ns READ : Bank = 0 Row =    0, Col = 217, Data =   218, Dqm = 0000
# at time    511317 ns READ : Bank = 0 Row =    0, Col = 218, Data =   219, Dqm = 0000
# at time    511337 ns READ : Bank = 0 Row =    0, Col = 219, Data =   220, Dqm = 0000
# at time    511357 ns READ : Bank = 0 Row =    0, Col = 220, Data =   221, Dqm = 0000
# at time    511377 ns READ : Bank = 0 Row =    0, Col = 221, Data =   222, Dqm = 0000
# at time    511390 ns BST  : Burst Terminate
# at time    511397 ns READ : Bank = 0 Row =    0, Col = 222, Data =   223, Dqm = 0000
# at time    511417 ns READ : Bank = 0 Row =    0, Col = 223, Data =   224, Dqm = 0000
# at time    511470 ns BST  : Burst Terminate
# at time    511490 ns PRE  : Bank = ALL
# at time    515570 ns PRE  : Bank = ALL
# at time    515590 ns PRE  : Bank = ALL
# at time    515610 ns AREF : Auto Refresh
# at time    521130 ns PRE  : Bank = ALL
# at time    521150 ns PRE  : Bank = ALL
# at time    521170 ns PRE  : Bank = ALL
# at time    521190 ns ACT  : Bank = 0 Row =    0
# at time    521290 ns WRITE: Bank = 0 Row =    0, Col = 256, Data =   257, Dqm = 0000
# at time    521310 ns WRITE: Bank = 0 Row =    0, Col = 257, Data =   258, Dqm = 0000
# at time    521330 ns WRITE: Bank = 0 Row =    0, Col = 258, Data =   259, Dqm = 0000
# at time    521350 ns WRITE: Bank = 0 Row =    0, Col = 259, Data =   260, Dqm = 0000
# at time    521370 ns WRITE: Bank = 0 Row =    0, Col = 260, Data =   261, Dqm = 0000
# at time    521390 ns WRITE: Bank = 0 Row =    0, Col = 261, Data =   262, Dqm = 0000
# at time    521410 ns WRITE: Bank = 0 Row =    0, Col = 262, Data =   263, Dqm = 0000
# at time    521430 ns WRITE: Bank = 0 Row =    0, Col = 263, Data =   264, Dqm = 0000
# at time    521450 ns WRITE: Bank = 0 Row =    0, Col = 264, Data =   265, Dqm = 0000
# at time    521470 ns WRITE: Bank = 0 Row =    0, Col = 265, Data =   266, Dqm = 0000
# at time    521490 ns WRITE: Bank = 0 Row =    0, Col = 266, Data =   267, Dqm = 0000
# at time    521510 ns WRITE: Bank = 0 Row =    0, Col = 267, Data =   268, Dqm = 0000
# at time    521530 ns WRITE: Bank = 0 Row =    0, Col = 268, Data =   269, Dqm = 0000
# at time    521550 ns WRITE: Bank = 0 Row =    0, Col = 269, Data =   270, Dqm = 0000
# at time    521570 ns WRITE: Bank = 0 Row =    0, Col = 270, Data =   271, Dqm = 0000
# at time    521590 ns WRITE: Bank = 0 Row =    0, Col = 271, Data =   272, Dqm = 0000
# at time    521610 ns BST  : Burst Terminate
# at time    521630 ns BST  : Burst Terminate
# at time    521650 ns PRE  : Bank = ALL
# at time    530570 ns PRE  : Bank = ALL
# at time    530590 ns PRE  : Bank = ALL
# at time    530610 ns AREF : Auto Refresh
# at time    530990 ns ACT  : Bank = 0 Row =    0
# at time    531137 ns READ : Bank = 0 Row =    0, Col = 224, Data =   225, Dqm = 0000
# at time    531157 ns READ : Bank = 0 Row =    0, Col = 225, Data =   226, Dqm = 0000
# at time    531177 ns READ : Bank = 0 Row =    0, Col = 226, Data =   227, Dqm = 0000
# at time    531197 ns READ : Bank = 0 Row =    0, Col = 227, Data =   228, Dqm = 0000
# at time    531217 ns READ : Bank = 0 Row =    0, Col = 228, Data =   229, Dqm = 0000
# at time    531237 ns READ : Bank = 0 Row =    0, Col = 229, Data =   230, Dqm = 0000
# at time    531257 ns READ : Bank = 0 Row =    0, Col = 230, Data =   231, Dqm = 0000
# at time    531277 ns READ : Bank = 0 Row =    0, Col = 231, Data =   232, Dqm = 0000
# at time    531297 ns READ : Bank = 0 Row =    0, Col = 232, Data =   233, Dqm = 0000
# at time    531317 ns READ : Bank = 0 Row =    0, Col = 233, Data =   234, Dqm = 0000
# at time    531337 ns READ : Bank = 0 Row =    0, Col = 234, Data =   235, Dqm = 0000
# at time    531357 ns READ : Bank = 0 Row =    0, Col = 235, Data =   236, Dqm = 0000
# at time    531377 ns READ : Bank = 0 Row =    0, Col = 236, Data =   237, Dqm = 0000
# at time    531397 ns READ : Bank = 0 Row =    0, Col = 237, Data =   238, Dqm = 0000
# at time    531410 ns BST  : Burst Terminate
# at time    531417 ns READ : Bank = 0 Row =    0, Col = 238, Data =   239, Dqm = 0000
# at time    531437 ns READ : Bank = 0 Row =    0, Col = 239, Data =   240, Dqm = 0000
# at time    531490 ns BST  : Burst Terminate
# at time    531510 ns PRE  : Bank = ALL
# at time    541150 ns PRE  : Bank = ALL
# at time    541170 ns PRE  : Bank = ALL
# at time    541190 ns PRE  : Bank = ALL
# at time    541210 ns ACT  : Bank = 0 Row =    0
# at time    541310 ns WRITE: Bank = 0 Row =    0, Col = 272, Data =   273, Dqm = 0000
# at time    541330 ns WRITE: Bank = 0 Row =    0, Col = 273, Data =   274, Dqm = 0000
# at time    541350 ns WRITE: Bank = 0 Row =    0, Col = 274, Data =   275, Dqm = 0000
# at time    541370 ns WRITE: Bank = 0 Row =    0, Col = 275, Data =   276, Dqm = 0000
# at time    541390 ns WRITE: Bank = 0 Row =    0, Col = 276, Data =   277, Dqm = 0000
# at time    541410 ns WRITE: Bank = 0 Row =    0, Col = 277, Data =   278, Dqm = 0000
# at time    541430 ns WRITE: Bank = 0 Row =    0, Col = 278, Data =   279, Dqm = 0000
# at time    541450 ns WRITE: Bank = 0 Row =    0, Col = 279, Data =   280, Dqm = 0000
# at time    541470 ns WRITE: Bank = 0 Row =    0, Col = 280, Data =   281, Dqm = 0000
# at time    541490 ns WRITE: Bank = 0 Row =    0, Col = 281, Data =   282, Dqm = 0000
# at time    541510 ns WRITE: Bank = 0 Row =    0, Col = 282, Data =   283, Dqm = 0000
# at time    541530 ns WRITE: Bank = 0 Row =    0, Col = 283, Data =   284, Dqm = 0000
# at time    541550 ns WRITE: Bank = 0 Row =    0, Col = 284, Data =   285, Dqm = 0000
# at time    541570 ns WRITE: Bank = 0 Row =    0, Col = 285, Data =   286, Dqm = 0000
# at time    541590 ns WRITE: Bank = 0 Row =    0, Col = 286, Data =   287, Dqm = 0000
# at time    541610 ns WRITE: Bank = 0 Row =    0, Col = 287, Data =   288, Dqm = 0000
# at time    541630 ns BST  : Burst Terminate
# at time    541650 ns BST  : Burst Terminate
# at time    541670 ns PRE  : Bank = ALL
# at time    545570 ns PRE  : Bank = ALL
# at time    545590 ns PRE  : Bank = ALL
# at time    545610 ns AREF : Auto Refresh
# at time    551010 ns ACT  : Bank = 0 Row =    0
# at time    551157 ns READ : Bank = 0 Row =    0, Col = 240, Data =   241, Dqm = 0000
# at time    551177 ns READ : Bank = 0 Row =    0, Col = 241, Data =   242, Dqm = 0000
# at time    551197 ns READ : Bank = 0 Row =    0, Col = 242, Data =   243, Dqm = 0000
# at time    551217 ns READ : Bank = 0 Row =    0, Col = 243, Data =   244, Dqm = 0000
# at time    551237 ns READ : Bank = 0 Row =    0, Col = 244, Data =   245, Dqm = 0000
# at time    551257 ns READ : Bank = 0 Row =    0, Col = 245, Data =   246, Dqm = 0000
# at time    551277 ns READ : Bank = 0 Row =    0, Col = 246, Data =   247, Dqm = 0000
# at time    551297 ns READ : Bank = 0 Row =    0, Col = 247, Data =   248, Dqm = 0000
# at time    551317 ns READ : Bank = 0 Row =    0, Col = 248, Data =   249, Dqm = 0000
# at time    551337 ns READ : Bank = 0 Row =    0, Col = 249, Data =   250, Dqm = 0000
# at time    551357 ns READ : Bank = 0 Row =    0, Col = 250, Data =   251, Dqm = 0000
# at time    551377 ns READ : Bank = 0 Row =    0, Col = 251, Data =   252, Dqm = 0000
# at time    551397 ns READ : Bank = 0 Row =    0, Col = 252, Data =   253, Dqm = 0000
# at time    551417 ns READ : Bank = 0 Row =    0, Col = 253, Data =   254, Dqm = 0000
# at time    551430 ns BST  : Burst Terminate
# at time    551437 ns READ : Bank = 0 Row =    0, Col = 254, Data =   255, Dqm = 0000
# at time    551457 ns READ : Bank = 0 Row =    0, Col = 255, Data =   256, Dqm = 0000
# at time    551510 ns BST  : Burst Terminate
# at time    551530 ns PRE  : Bank = ALL
# at time    560570 ns PRE  : Bank = ALL
# at time    560590 ns PRE  : Bank = ALL
# at time    560610 ns AREF : Auto Refresh
# at time    561170 ns PRE  : Bank = ALL
# at time    561190 ns PRE  : Bank = ALL
# at time    561210 ns PRE  : Bank = ALL
# at time    561230 ns ACT  : Bank = 0 Row =    0
# at time    561330 ns WRITE: Bank = 0 Row =    0, Col = 288, Data =   289, Dqm = 0000
# at time    561350 ns WRITE: Bank = 0 Row =    0, Col = 289, Data =   290, Dqm = 0000
# at time    561370 ns WRITE: Bank = 0 Row =    0, Col = 290, Data =   291, Dqm = 0000
# at time    561390 ns WRITE: Bank = 0 Row =    0, Col = 291, Data =   292, Dqm = 0000
# at time    561410 ns WRITE: Bank = 0 Row =    0, Col = 292, Data =   293, Dqm = 0000
# at time    561430 ns WRITE: Bank = 0 Row =    0, Col = 293, Data =   294, Dqm = 0000
# at time    561450 ns WRITE: Bank = 0 Row =    0, Col = 294, Data =   295, Dqm = 0000
# at time    561470 ns WRITE: Bank = 0 Row =    0, Col = 295, Data =   296, Dqm = 0000
# at time    561490 ns WRITE: Bank = 0 Row =    0, Col = 296, Data =   297, Dqm = 0000
# at time    561510 ns WRITE: Bank = 0 Row =    0, Col = 297, Data =   298, Dqm = 0000
# at time    561530 ns WRITE: Bank = 0 Row =    0, Col = 298, Data =   299, Dqm = 0000
# at time    561550 ns WRITE: Bank = 0 Row =    0, Col = 299, Data =   300, Dqm = 0000
# at time    561570 ns WRITE: Bank = 0 Row =    0, Col = 300, Data =   301, Dqm = 0000
# at time    561590 ns WRITE: Bank = 0 Row =    0, Col = 301, Data =   302, Dqm = 0000
# at time    561610 ns WRITE: Bank = 0 Row =    0, Col = 302, Data =   303, Dqm = 0000
# at time    561630 ns WRITE: Bank = 0 Row =    0, Col = 303, Data =   304, Dqm = 0000
# at time    561650 ns BST  : Burst Terminate
# at time    561670 ns BST  : Burst Terminate
# at time    561690 ns PRE  : Bank = ALL
# at time    571030 ns ACT  : Bank = 0 Row =    0
# at time    571177 ns READ : Bank = 0 Row =    0, Col = 256, Data =   257, Dqm = 0000
# at time    571197 ns READ : Bank = 0 Row =    0, Col = 257, Data =   258, Dqm = 0000
# at time    571217 ns READ : Bank = 0 Row =    0, Col = 258, Data =   259, Dqm = 0000
# at time    571237 ns READ : Bank = 0 Row =    0, Col = 259, Data =   260, Dqm = 0000
# at time    571257 ns READ : Bank = 0 Row =    0, Col = 260, Data =   261, Dqm = 0000
# at time    571277 ns READ : Bank = 0 Row =    0, Col = 261, Data =   262, Dqm = 0000
# at time    571297 ns READ : Bank = 0 Row =    0, Col = 262, Data =   263, Dqm = 0000
# at time    571317 ns READ : Bank = 0 Row =    0, Col = 263, Data =   264, Dqm = 0000
# at time    571337 ns READ : Bank = 0 Row =    0, Col = 264, Data =   265, Dqm = 0000
# at time    571357 ns READ : Bank = 0 Row =    0, Col = 265, Data =   266, Dqm = 0000
# at time    571377 ns READ : Bank = 0 Row =    0, Col = 266, Data =   267, Dqm = 0000
# at time    571397 ns READ : Bank = 0 Row =    0, Col = 267, Data =   268, Dqm = 0000
# at time    571417 ns READ : Bank = 0 Row =    0, Col = 268, Data =   269, Dqm = 0000
# at time    571437 ns READ : Bank = 0 Row =    0, Col = 269, Data =   270, Dqm = 0000
# at time    571450 ns BST  : Burst Terminate
# at time    571457 ns READ : Bank = 0 Row =    0, Col = 270, Data =   271, Dqm = 0000
# at time    571477 ns READ : Bank = 0 Row =    0, Col = 271, Data =   272, Dqm = 0000
# at time    571530 ns BST  : Burst Terminate
# at time    571550 ns PRE  : Bank = ALL
# at time    575570 ns PRE  : Bank = ALL
# at time    575590 ns PRE  : Bank = ALL
# at time    575610 ns AREF : Auto Refresh
# at time    581190 ns PRE  : Bank = ALL
# at time    581210 ns PRE  : Bank = ALL
# at time    581230 ns PRE  : Bank = ALL
# at time    581250 ns ACT  : Bank = 0 Row =    0
# at time    581350 ns WRITE: Bank = 0 Row =    0, Col = 304, Data =   305, Dqm = 0000
# at time    581370 ns WRITE: Bank = 0 Row =    0, Col = 305, Data =   306, Dqm = 0000
# at time    581390 ns WRITE: Bank = 0 Row =    0, Col = 306, Data =   307, Dqm = 0000
# at time    581410 ns WRITE: Bank = 0 Row =    0, Col = 307, Data =   308, Dqm = 0000
# at time    581430 ns WRITE: Bank = 0 Row =    0, Col = 308, Data =   309, Dqm = 0000
# at time    581450 ns WRITE: Bank = 0 Row =    0, Col = 309, Data =   310, Dqm = 0000
# at time    581470 ns WRITE: Bank = 0 Row =    0, Col = 310, Data =   311, Dqm = 0000
# at time    581490 ns WRITE: Bank = 0 Row =    0, Col = 311, Data =   312, Dqm = 0000
# at time    581510 ns WRITE: Bank = 0 Row =    0, Col = 312, Data =   313, Dqm = 0000
# at time    581530 ns WRITE: Bank = 0 Row =    0, Col = 313, Data =   314, Dqm = 0000
# at time    581550 ns WRITE: Bank = 0 Row =    0, Col = 314, Data =   315, Dqm = 0000
# at time    581570 ns WRITE: Bank = 0 Row =    0, Col = 315, Data =   316, Dqm = 0000
# at time    581590 ns WRITE: Bank = 0 Row =    0, Col = 316, Data =   317, Dqm = 0000
# at time    581610 ns WRITE: Bank = 0 Row =    0, Col = 317, Data =   318, Dqm = 0000
# at time    581630 ns WRITE: Bank = 0 Row =    0, Col = 318, Data =   319, Dqm = 0000
# at time    581650 ns WRITE: Bank = 0 Row =    0, Col = 319, Data =   320, Dqm = 0000
# at time    581670 ns BST  : Burst Terminate
# at time    581690 ns BST  : Burst Terminate
# at time    581710 ns PRE  : Bank = ALL
# at time    590570 ns PRE  : Bank = ALL
# at time    590590 ns PRE  : Bank = ALL
# at time    590610 ns AREF : Auto Refresh
# at time    591050 ns ACT  : Bank = 0 Row =    0
# at time    591197 ns READ : Bank = 0 Row =    0, Col = 272, Data =   273, Dqm = 0000
# at time    591217 ns READ : Bank = 0 Row =    0, Col = 273, Data =   274, Dqm = 0000
# at time    591237 ns READ : Bank = 0 Row =    0, Col = 274, Data =   275, Dqm = 0000
# at time    591257 ns READ : Bank = 0 Row =    0, Col = 275, Data =   276, Dqm = 0000
# at time    591277 ns READ : Bank = 0 Row =    0, Col = 276, Data =   277, Dqm = 0000
# at time    591297 ns READ : Bank = 0 Row =    0, Col = 277, Data =   278, Dqm = 0000
# at time    591317 ns READ : Bank = 0 Row =    0, Col = 278, Data =   279, Dqm = 0000
# at time    591337 ns READ : Bank = 0 Row =    0, Col = 279, Data =   280, Dqm = 0000
# at time    591357 ns READ : Bank = 0 Row =    0, Col = 280, Data =   281, Dqm = 0000
# at time    591377 ns READ : Bank = 0 Row =    0, Col = 281, Data =   282, Dqm = 0000
# at time    591397 ns READ : Bank = 0 Row =    0, Col = 282, Data =   283, Dqm = 0000
# at time    591417 ns READ : Bank = 0 Row =    0, Col = 283, Data =   284, Dqm = 0000
# at time    591437 ns READ : Bank = 0 Row =    0, Col = 284, Data =   285, Dqm = 0000
# at time    591457 ns READ : Bank = 0 Row =    0, Col = 285, Data =   286, Dqm = 0000
# at time    591470 ns BST  : Burst Terminate
# at time    591477 ns READ : Bank = 0 Row =    0, Col = 286, Data =   287, Dqm = 0000
# at time    591497 ns READ : Bank = 0 Row =    0, Col = 287, Data =   288, Dqm = 0000
# at time    591550 ns BST  : Burst Terminate
# at time    591570 ns PRE  : Bank = ALL
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.sdram_pro_axi_top_tb(fast)
# Loading work.sdram_pro_axi_top(fast)
# Loading work.sdram_pro_top(fast)
# Loading work.sdram_pro_fifo_ctrl(fast)
# Loading work.write_fifo(fast)
# Loading altera_mf_ver.dcfifo(fast)
# Loading altera_mf_ver.dcfifo_mixed_widths(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.dcfifo_async(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast__2)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__2)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__3)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__4)
# Loading altera_mf_ver.dcfifo_fefifo(fast)
# Loading altera_mf_ver.dcfifo_fefifo(fast__1)
# Loading altera_mf_ver.dcfifo_low_latency(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION(fast)
# Loading altera_mf_ver.dcfifo_dffpipe(fast)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__1)
# Loading work.read_fifo(fast)
# Loading altera_mf_ver.dcfifo(fast__1)
# Loading altera_mf_ver.dcfifo_mixed_widths(fast__1)
# Loading altera_mf_ver.dcfifo_low_latency(fast__1)
# Loading work.sdram_pro_sdram_ctrl(fast)
# Loading work.sdram_pro_arbit(fast)
# Loading work.sdram_pro_init(fast)
# Loading work.sdram_pro_autorefresh(fast)
# Loading work.sdram_pro_write(fast)
# Loading work.sdram_pro_read(fast)
# Loading work.sdram_pro_axi_slave(fast)
# Loading work.sdram_pro_axi_master(fast)
# Loading work.sdram_model_plus(fast)
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top_tb.v(111): [PCDPC] - Port size (23) does not match connection size (1) for port 'addr'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v(39).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v(109): [PCDPC] - Port size (10) does not match connection size (8) for port 'WR_BURST_LEN'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v(109): [PCDPC] - Port size (10) does not match connection size (8) for port 'RD_BURST_LEN'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(22).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(155): [PCDPC] - Port size (8) does not match connection size (10) for port 'wr_burst_len'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst/U_sdram_pro_write File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(177): [PCDPC] - Port size (8) does not match connection size (10) for port 'rd_burst_len'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst/U_sdram_pro_read File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v
run
# at time    200230 ns PRE  : Bank = ALL
# at time    200250 ns PRE  : Bank = ALL
# at time    200270 ns AREF : Auto Refresh
# at time    200370 ns AREF : Auto Refresh
# at time    200470 ns LMR  : Load Mode Register
#                             CAS Latency      = 3
#                             Burst Length     = Full
#                             Burst Type       = Sequential
#                             Write Burst Mode = Programmed Burst Length
# at time    200810 ns PRE  : Bank = ALL
# at time    200830 ns PRE  : Bank = ALL
# at time    200850 ns PRE  : Bank = ALL
# at time    200870 ns ACT  : Bank = 0 Row =    0
# at time    200970 ns WRITE: Bank = 0 Row =    0, Col =   0, Data =     1, Dqm = 0000
# at time    200990 ns WRITE: Bank = 0 Row =    0, Col =   1, Data =     2, Dqm = 0000
# at time    201010 ns WRITE: Bank = 0 Row =    0, Col =   2, Data =     3, Dqm = 0000
# at time    201030 ns WRITE: Bank = 0 Row =    0, Col =   3, Data =     4, Dqm = 0000
# at time    201050 ns WRITE: Bank = 0 Row =    0, Col =   4, Data =     5, Dqm = 0000
# at time    201070 ns WRITE: Bank = 0 Row =    0, Col =   5, Data =     6, Dqm = 0000
# at time    201090 ns WRITE: Bank = 0 Row =    0, Col =   6, Data =     7, Dqm = 0000
# at time    201110 ns WRITE: Bank = 0 Row =    0, Col =   7, Data =     8, Dqm = 0000
# at time    201130 ns WRITE: Bank = 0 Row =    0, Col =   8, Data =     9, Dqm = 0000
# at time    201150 ns WRITE: Bank = 0 Row =    0, Col =   9, Data =    10, Dqm = 0000
# at time    201170 ns WRITE: Bank = 0 Row =    0, Col =  10, Data =    11, Dqm = 0000
# at time    201190 ns WRITE: Bank = 0 Row =    0, Col =  11, Data =    12, Dqm = 0000
# at time    201210 ns WRITE: Bank = 0 Row =    0, Col =  12, Data =    13, Dqm = 0000
# at time    201230 ns WRITE: Bank = 0 Row =    0, Col =  13, Data =    14, Dqm = 0000
# at time    201250 ns WRITE: Bank = 0 Row =    0, Col =  14, Data =    15, Dqm = 0000
# at time    201270 ns WRITE: Bank = 0 Row =    0, Col =  15, Data =    16, Dqm = 0000
# at time    201290 ns BST  : Burst Terminate
# at time    201310 ns BST  : Burst Terminate
# at time    201330 ns PRE  : Bank = ALL
# at time    210670 ns ACT  : Bank = 0 Row =    0
# at time    210817 ns READ : Bank = 0 Row =    0, Col =   0, Data =     1, Dqm = 0000
# at time    210837 ns READ : Bank = 0 Row =    0, Col =   1, Data =     2, Dqm = 0000
# at time    210857 ns READ : Bank = 0 Row =    0, Col =   2, Data =     3, Dqm = 0000
# at time    210877 ns READ : Bank = 0 Row =    0, Col =   3, Data =     4, Dqm = 0000
# at time    210897 ns READ : Bank = 0 Row =    0, Col =   4, Data =     5, Dqm = 0000
# at time    210917 ns READ : Bank = 0 Row =    0, Col =   5, Data =     6, Dqm = 0000
# at time    210937 ns READ : Bank = 0 Row =    0, Col =   6, Data =     7, Dqm = 0000
# at time    210957 ns READ : Bank = 0 Row =    0, Col =   7, Data =     8, Dqm = 0000
# at time    210977 ns READ : Bank = 0 Row =    0, Col =   8, Data =     9, Dqm = 0000
# at time    210997 ns READ : Bank = 0 Row =    0, Col =   9, Data =    10, Dqm = 0000
# at time    211017 ns READ : Bank = 0 Row =    0, Col =  10, Data =    11, Dqm = 0000
# at time    211037 ns READ : Bank = 0 Row =    0, Col =  11, Data =    12, Dqm = 0000
# at time    211057 ns READ : Bank = 0 Row =    0, Col =  12, Data =    13, Dqm = 0000
# at time    211077 ns READ : Bank = 0 Row =    0, Col =  13, Data =    14, Dqm = 0000
# at time    211090 ns BST  : Burst Terminate
# at time    211097 ns READ : Bank = 0 Row =    0, Col =  14, Data =    15, Dqm = 0000
# at time    211117 ns READ : Bank = 0 Row =    0, Col =  15, Data =    16, Dqm = 0000
# at time    211170 ns BST  : Burst Terminate
# at time    211190 ns PRE  : Bank = ALL
# at time    211310 ns ACT  : Bank = 0 Row =    0
# at time    211457 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    211477 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    211497 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    211517 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    211537 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    211557 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    211577 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    211597 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    211617 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    211637 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    211657 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    211677 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    211697 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    211717 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    211730 ns BST  : Burst Terminate
# at time    211737 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    211757 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    211810 ns BST  : Burst Terminate
# at time    211830 ns PRE  : Bank = ALL
# at time    215570 ns PRE  : Bank = ALL
# at time    215590 ns PRE  : Bank = ALL
# at time    215610 ns AREF : Auto Refresh
# at time    220830 ns PRE  : Bank = ALL
# at time    220850 ns PRE  : Bank = ALL
# at time    220870 ns PRE  : Bank = ALL
# at time    220890 ns ACT  : Bank = 0 Row =    0
# at time    220990 ns WRITE: Bank = 0 Row =    0, Col =  16, Data =    17, Dqm = 0000
# at time    221010 ns WRITE: Bank = 0 Row =    0, Col =  17, Data =    18, Dqm = 0000
# at time    221030 ns WRITE: Bank = 0 Row =    0, Col =  18, Data =    19, Dqm = 0000
# at time    221050 ns WRITE: Bank = 0 Row =    0, Col =  19, Data =    20, Dqm = 0000
# at time    221070 ns WRITE: Bank = 0 Row =    0, Col =  20, Data =    21, Dqm = 0000
# at time    221090 ns WRITE: Bank = 0 Row =    0, Col =  21, Data =    22, Dqm = 0000
# at time    221110 ns WRITE: Bank = 0 Row =    0, Col =  22, Data =    23, Dqm = 0000
# at time    221130 ns WRITE: Bank = 0 Row =    0, Col =  23, Data =    24, Dqm = 0000
# at time    221150 ns WRITE: Bank = 0 Row =    0, Col =  24, Data =    25, Dqm = 0000
# at time    221170 ns WRITE: Bank = 0 Row =    0, Col =  25, Data =    26, Dqm = 0000
# at time    221190 ns WRITE: Bank = 0 Row =    0, Col =  26, Data =    27, Dqm = 0000
# at time    221210 ns WRITE: Bank = 0 Row =    0, Col =  27, Data =    28, Dqm = 0000
# at time    221230 ns WRITE: Bank = 0 Row =    0, Col =  28, Data =    29, Dqm = 0000
# at time    221250 ns WRITE: Bank = 0 Row =    0, Col =  29, Data =    30, Dqm = 0000
# at time    221270 ns WRITE: Bank = 0 Row =    0, Col =  30, Data =    31, Dqm = 0000
# at time    221290 ns WRITE: Bank = 0 Row =    0, Col =  31, Data =    32, Dqm = 0000
# at time    221310 ns BST  : Burst Terminate
# at time    221330 ns BST  : Burst Terminate
# at time    221350 ns PRE  : Bank = ALL
# at time    230570 ns PRE  : Bank = ALL
# at time    230590 ns PRE  : Bank = ALL
# at time    230610 ns AREF : Auto Refresh
# at time    240850 ns PRE  : Bank = ALL
# at time    240870 ns PRE  : Bank = ALL
# at time    240890 ns PRE  : Bank = ALL
# at time    240910 ns ACT  : Bank = 0 Row =    0
# at time    241010 ns WRITE: Bank = 0 Row =    0, Col =  32, Data =    33, Dqm = 0000
# at time    241030 ns WRITE: Bank = 0 Row =    0, Col =  33, Data =    34, Dqm = 0000
# at time    241050 ns WRITE: Bank = 0 Row =    0, Col =  34, Data =    35, Dqm = 0000
# at time    241070 ns WRITE: Bank = 0 Row =    0, Col =  35, Data =    36, Dqm = 0000
# at time    241090 ns WRITE: Bank = 0 Row =    0, Col =  36, Data =    37, Dqm = 0000
# at time    241110 ns WRITE: Bank = 0 Row =    0, Col =  37, Data =    38, Dqm = 0000
# at time    241130 ns WRITE: Bank = 0 Row =    0, Col =  38, Data =    39, Dqm = 0000
# at time    241150 ns WRITE: Bank = 0 Row =    0, Col =  39, Data =    40, Dqm = 0000
# at time    241170 ns WRITE: Bank = 0 Row =    0, Col =  40, Data =    41, Dqm = 0000
# at time    241190 ns WRITE: Bank = 0 Row =    0, Col =  41, Data =    42, Dqm = 0000
# at time    241210 ns WRITE: Bank = 0 Row =    0, Col =  42, Data =    43, Dqm = 0000
# at time    241230 ns WRITE: Bank = 0 Row =    0, Col =  43, Data =    44, Dqm = 0000
# at time    241250 ns WRITE: Bank = 0 Row =    0, Col =  44, Data =    45, Dqm = 0000
# at time    241270 ns WRITE: Bank = 0 Row =    0, Col =  45, Data =    46, Dqm = 0000
# at time    241290 ns WRITE: Bank = 0 Row =    0, Col =  46, Data =    47, Dqm = 0000
# at time    241310 ns WRITE: Bank = 0 Row =    0, Col =  47, Data =    48, Dqm = 0000
# at time    241330 ns BST  : Burst Terminate
# at time    241350 ns BST  : Burst Terminate
# at time    241370 ns PRE  : Bank = ALL
# at time    245570 ns PRE  : Bank = ALL
# at time    245590 ns PRE  : Bank = ALL
# at time    245610 ns AREF : Auto Refresh
# at time    260570 ns PRE  : Bank = ALL
# at time    260590 ns PRE  : Bank = ALL
# at time    260610 ns AREF : Auto Refresh
# at time    260870 ns PRE  : Bank = ALL
# at time    260890 ns PRE  : Bank = ALL
# at time    260910 ns PRE  : Bank = ALL
# at time    260930 ns ACT  : Bank = 0 Row =    0
# at time    261030 ns WRITE: Bank = 0 Row =    0, Col =  48, Data =    49, Dqm = 0000
# at time    261050 ns WRITE: Bank = 0 Row =    0, Col =  49, Data =    50, Dqm = 0000
# at time    261070 ns WRITE: Bank = 0 Row =    0, Col =  50, Data =    51, Dqm = 0000
# at time    261090 ns WRITE: Bank = 0 Row =    0, Col =  51, Data =    52, Dqm = 0000
# at time    261110 ns WRITE: Bank = 0 Row =    0, Col =  52, Data =    53, Dqm = 0000
# at time    261130 ns WRITE: Bank = 0 Row =    0, Col =  53, Data =    54, Dqm = 0000
# at time    261150 ns WRITE: Bank = 0 Row =    0, Col =  54, Data =    55, Dqm = 0000
# at time    261170 ns WRITE: Bank = 0 Row =    0, Col =  55, Data =    56, Dqm = 0000
# at time    261190 ns WRITE: Bank = 0 Row =    0, Col =  56, Data =    57, Dqm = 0000
# at time    261210 ns WRITE: Bank = 0 Row =    0, Col =  57, Data =    58, Dqm = 0000
# at time    261230 ns WRITE: Bank = 0 Row =    0, Col =  58, Data =    59, Dqm = 0000
# at time    261250 ns WRITE: Bank = 0 Row =    0, Col =  59, Data =    60, Dqm = 0000
# at time    261270 ns WRITE: Bank = 0 Row =    0, Col =  60, Data =    61, Dqm = 0000
# at time    261290 ns WRITE: Bank = 0 Row =    0, Col =  61, Data =    62, Dqm = 0000
# at time    261310 ns WRITE: Bank = 0 Row =    0, Col =  62, Data =    63, Dqm = 0000
# at time    261330 ns WRITE: Bank = 0 Row =    0, Col =  63, Data =    64, Dqm = 0000
# at time    261350 ns BST  : Burst Terminate
# at time    261370 ns BST  : Burst Terminate
# at time    261390 ns PRE  : Bank = ALL
# at time    270730 ns ACT  : Bank = 0 Row =    0
# at time    270877 ns READ : Bank = 0 Row =    0, Col =  16, Data =    17, Dqm = 0000
# at time    270897 ns READ : Bank = 0 Row =    0, Col =  17, Data =    18, Dqm = 0000
# at time    270917 ns READ : Bank = 0 Row =    0, Col =  18, Data =    19, Dqm = 0000
# at time    270937 ns READ : Bank = 0 Row =    0, Col =  19, Data =    20, Dqm = 0000
# at time    270957 ns READ : Bank = 0 Row =    0, Col =  20, Data =    21, Dqm = 0000
# at time    270977 ns READ : Bank = 0 Row =    0, Col =  21, Data =    22, Dqm = 0000
# at time    270997 ns READ : Bank = 0 Row =    0, Col =  22, Data =    23, Dqm = 0000
# at time    271017 ns READ : Bank = 0 Row =    0, Col =  23, Data =    24, Dqm = 0000
# at time    271037 ns READ : Bank = 0 Row =    0, Col =  24, Data =    25, Dqm = 0000
# at time    271057 ns READ : Bank = 0 Row =    0, Col =  25, Data =    26, Dqm = 0000
# at time    271077 ns READ : Bank = 0 Row =    0, Col =  26, Data =    27, Dqm = 0000
# at time    271097 ns READ : Bank = 0 Row =    0, Col =  27, Data =    28, Dqm = 0000
# at time    271117 ns READ : Bank = 0 Row =    0, Col =  28, Data =    29, Dqm = 0000
# at time    271137 ns READ : Bank = 0 Row =    0, Col =  29, Data =    30, Dqm = 0000
# at time    271150 ns BST  : Burst Terminate
# at time    271157 ns READ : Bank = 0 Row =    0, Col =  30, Data =    31, Dqm = 0000
# at time    271177 ns READ : Bank = 0 Row =    0, Col =  31, Data =    32, Dqm = 0000
# at time    271230 ns BST  : Burst Terminate
# at time    271250 ns PRE  : Bank = ALL
# at time    275570 ns PRE  : Bank = ALL
# at time    275590 ns PRE  : Bank = ALL
# at time    275610 ns AREF : Auto Refresh
# at time    280890 ns PRE  : Bank = ALL
# at time    280910 ns PRE  : Bank = ALL
# at time    280930 ns PRE  : Bank = ALL
# at time    280950 ns ACT  : Bank = 0 Row =    0
# at time    281050 ns WRITE: Bank = 0 Row =    0, Col =  64, Data =    65, Dqm = 0000
# at time    281070 ns WRITE: Bank = 0 Row =    0, Col =  65, Data =    66, Dqm = 0000
# at time    281090 ns WRITE: Bank = 0 Row =    0, Col =  66, Data =    67, Dqm = 0000
# at time    281110 ns WRITE: Bank = 0 Row =    0, Col =  67, Data =    68, Dqm = 0000
# at time    281130 ns WRITE: Bank = 0 Row =    0, Col =  68, Data =    69, Dqm = 0000
# at time    281150 ns WRITE: Bank = 0 Row =    0, Col =  69, Data =    70, Dqm = 0000
# at time    281170 ns WRITE: Bank = 0 Row =    0, Col =  70, Data =    71, Dqm = 0000
# at time    281190 ns WRITE: Bank = 0 Row =    0, Col =  71, Data =    72, Dqm = 0000
# at time    281210 ns WRITE: Bank = 0 Row =    0, Col =  72, Data =    73, Dqm = 0000
# at time    281230 ns WRITE: Bank = 0 Row =    0, Col =  73, Data =    74, Dqm = 0000
# at time    281250 ns WRITE: Bank = 0 Row =    0, Col =  74, Data =    75, Dqm = 0000
# at time    281270 ns WRITE: Bank = 0 Row =    0, Col =  75, Data =    76, Dqm = 0000
# at time    281290 ns WRITE: Bank = 0 Row =    0, Col =  76, Data =    77, Dqm = 0000
# at time    281310 ns WRITE: Bank = 0 Row =    0, Col =  77, Data =    78, Dqm = 0000
# at time    281330 ns WRITE: Bank = 0 Row =    0, Col =  78, Data =    79, Dqm = 0000
# at time    281350 ns WRITE: Bank = 0 Row =    0, Col =  79, Data =    80, Dqm = 0000
# at time    281370 ns BST  : Burst Terminate
# at time    281390 ns BST  : Burst Terminate
# at time    281410 ns PRE  : Bank = ALL
# at time    290570 ns PRE  : Bank = ALL
# at time    290590 ns PRE  : Bank = ALL
# at time    290610 ns AREF : Auto Refresh
# at time    290750 ns ACT  : Bank = 0 Row =    0
# at time    290897 ns READ : Bank = 0 Row =    0, Col =  32, Data =    33, Dqm = 0000
# at time    290917 ns READ : Bank = 0 Row =    0, Col =  33, Data =    34, Dqm = 0000
# at time    290937 ns READ : Bank = 0 Row =    0, Col =  34, Data =    35, Dqm = 0000
# at time    290957 ns READ : Bank = 0 Row =    0, Col =  35, Data =    36, Dqm = 0000
# at time    290977 ns READ : Bank = 0 Row =    0, Col =  36, Data =    37, Dqm = 0000
# at time    290997 ns READ : Bank = 0 Row =    0, Col =  37, Data =    38, Dqm = 0000
# at time    291017 ns READ : Bank = 0 Row =    0, Col =  38, Data =    39, Dqm = 0000
# at time    291037 ns READ : Bank = 0 Row =    0, Col =  39, Data =    40, Dqm = 0000
# at time    291057 ns READ : Bank = 0 Row =    0, Col =  40, Data =    41, Dqm = 0000
# at time    291077 ns READ : Bank = 0 Row =    0, Col =  41, Data =    42, Dqm = 0000
# at time    291097 ns READ : Bank = 0 Row =    0, Col =  42, Data =    43, Dqm = 0000
# at time    291117 ns READ : Bank = 0 Row =    0, Col =  43, Data =    44, Dqm = 0000
# at time    291137 ns READ : Bank = 0 Row =    0, Col =  44, Data =    45, Dqm = 0000
# at time    291157 ns READ : Bank = 0 Row =    0, Col =  45, Data =    46, Dqm = 0000
# at time    291170 ns BST  : Burst Terminate
# at time    291177 ns READ : Bank = 0 Row =    0, Col =  46, Data =    47, Dqm = 0000
# at time    291197 ns READ : Bank = 0 Row =    0, Col =  47, Data =    48, Dqm = 0000
# at time    291250 ns BST  : Burst Terminate
# at time    291270 ns PRE  : Bank = ALL
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/read_fifo.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:25:34 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/read_fifo.v 
# -- Compiling module read_fifo
# 
# Top level modules:
# 	read_fifo
# End time: 20:25:34 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_model_plus.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:25:35 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_model_plus.v 
# -- Compiling module sdram_model_plus
# 
# Top level modules:
# 	sdram_model_plus
# End time: 20:25:35 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_arbit.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:25:35 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_arbit.v 
# -- Compiling module sdram_pro_arbit
# 
# Top level modules:
# 	sdram_pro_arbit
# End time: 20:25:35 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_autorefresh.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:25:35 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_autorefresh.v 
# -- Compiling module sdram_pro_autorefresh
# 
# Top level modules:
# 	sdram_pro_autorefresh
# End time: 20:25:35 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_master.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:25:35 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_master.v 
# -- Compiling module sdram_pro_axi_master
# 
# Top level modules:
# 	sdram_pro_axi_master
# End time: 20:25:35 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_slave.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:25:35 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_slave.v 
# -- Compiling module sdram_pro_axi_slave
# 
# Top level modules:
# 	sdram_pro_axi_slave
# End time: 20:25:35 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:25:35 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v 
# -- Compiling module sdram_pro_axi_top
# ** Warning: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v(266): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	sdram_pro_axi_top
# End time: 20:25:35 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top_tb.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:25:36 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top_tb.v 
# -- Compiling module sdram_pro_axi_top_tb
# 
# Top level modules:
# 	sdram_pro_axi_top_tb
# End time: 20:25:36 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_fifo_ctrl.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:25:36 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_fifo_ctrl.v 
# -- Compiling module sdram_pro_fifo_ctrl
# 
# Top level modules:
# 	sdram_pro_fifo_ctrl
# End time: 20:25:36 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_init.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:25:36 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_init.v 
# -- Compiling module sdram_pro_init
# 
# Top level modules:
# 	sdram_pro_init
# End time: 20:25:36 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:25:36 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v 
# -- Compiling module sdram_pro_read
# 
# Top level modules:
# 	sdram_pro_read
# End time: 20:25:36 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:25:36 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v 
# -- Compiling module sdram_pro_sdram_ctrl
# 
# Top level modules:
# 	sdram_pro_sdram_ctrl
# End time: 20:25:36 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:25:36 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v 
# -- Compiling module sdram_pro_top
# 
# Top level modules:
# 	sdram_pro_top
# End time: 20:25:36 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:25:37 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v 
# -- Compiling module sdram_pro_write
# 
# Top level modules:
# 	sdram_pro_write
# End time: 20:25:37 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/write_fifo.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:25:37 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/write_fifo.v 
# -- Compiling module write_fifo
# 
# Top level modules:
# 	write_fifo
# End time: 20:25:37 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "sdram_pro_axi_master(fast)".
# Loading work.sdram_pro_axi_top_tb(fast)
# Loading work.sdram_pro_axi_top(fast)
# Loading work.sdram_pro_top(fast)
# Loading work.sdram_pro_fifo_ctrl(fast)
# Loading work.write_fifo(fast)
# Loading altera_mf_ver.dcfifo(fast)
# Loading altera_mf_ver.dcfifo_mixed_widths(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.dcfifo_async(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast__2)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__2)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__3)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__4)
# Loading altera_mf_ver.dcfifo_fefifo(fast)
# Loading altera_mf_ver.dcfifo_fefifo(fast__1)
# Loading altera_mf_ver.dcfifo_low_latency(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION(fast)
# Loading altera_mf_ver.dcfifo_dffpipe(fast)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__1)
# Loading work.read_fifo(fast)
# Loading altera_mf_ver.dcfifo(fast__1)
# Loading altera_mf_ver.dcfifo_mixed_widths(fast__1)
# Loading altera_mf_ver.dcfifo_low_latency(fast__1)
# Loading work.sdram_pro_sdram_ctrl(fast)
# Loading work.sdram_pro_arbit(fast)
# Loading work.sdram_pro_init(fast)
# Loading work.sdram_pro_autorefresh(fast)
# Loading work.sdram_pro_write(fast)
# Loading work.sdram_pro_read(fast)
# Loading work.sdram_pro_axi_slave(fast)
# Loading work.sdram_pro_axi_master(fast)
# Loading work.sdram_model_plus(fast)
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top_tb.v(111): [PCDPC] - Port size (23) does not match connection size (1) for port 'addr'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v(39).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v(109): [PCDPC] - Port size (10) does not match connection size (8) for port 'WR_BURST_LEN'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v(109): [PCDPC] - Port size (10) does not match connection size (8) for port 'RD_BURST_LEN'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(22).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(155): [PCDPC] - Port size (8) does not match connection size (10) for port 'wr_burst_len'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst/U_sdram_pro_write File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(177): [PCDPC] - Port size (8) does not match connection size (10) for port 'rd_burst_len'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst/U_sdram_pro_read File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v
run
# at time    200230 ns PRE  : Bank = ALL
# at time    200250 ns PRE  : Bank = ALL
# at time    200270 ns AREF : Auto Refresh
# at time    200370 ns AREF : Auto Refresh
# at time    200470 ns LMR  : Load Mode Register
#                             CAS Latency      = 3
#                             Burst Length     = Full
#                             Burst Type       = Sequential
#                             Write Burst Mode = Programmed Burst Length
# at time    200610 ns PRE  : Bank = ALL
# at time    200630 ns PRE  : Bank = ALL
# at time    200650 ns PRE  : Bank = ALL
# at time    200670 ns ACT  : Bank = 0 Row =    0
# at time    200770 ns WRITE: Bank = 0 Row =    0, Col =   0, Data =     1, Dqm = 0000
# at time    200790 ns WRITE: Bank = 0 Row =    0, Col =   1, Data =     2, Dqm = 0000
# at time    200810 ns WRITE: Bank = 0 Row =    0, Col =   2, Data =     3, Dqm = 0000
# at time    200830 ns WRITE: Bank = 0 Row =    0, Col =   3, Data =     4, Dqm = 0000
# at time    200850 ns WRITE: Bank = 0 Row =    0, Col =   4, Data =     5, Dqm = 0000
# at time    200870 ns WRITE: Bank = 0 Row =    0, Col =   5, Data =     6, Dqm = 0000
# at time    200890 ns WRITE: Bank = 0 Row =    0, Col =   6, Data =     7, Dqm = 0000
# at time    200910 ns WRITE: Bank = 0 Row =    0, Col =   7, Data =     8, Dqm = 0000
# at time    200930 ns WRITE: Bank = 0 Row =    0, Col =   8, Data =     9, Dqm = 0000
# at time    200950 ns WRITE: Bank = 0 Row =    0, Col =   9, Data =    10, Dqm = 0000
# at time    200970 ns WRITE: Bank = 0 Row =    0, Col =  10, Data =    11, Dqm = 0000
# at time    200990 ns WRITE: Bank = 0 Row =    0, Col =  11, Data =    12, Dqm = 0000
# at time    201010 ns WRITE: Bank = 0 Row =    0, Col =  12, Data =    13, Dqm = 0000
# at time    201030 ns WRITE: Bank = 0 Row =    0, Col =  13, Data =    14, Dqm = 0000
# at time    201050 ns WRITE: Bank = 0 Row =    0, Col =  14, Data =    15, Dqm = 0000
# at time    201070 ns WRITE: Bank = 0 Row =    0, Col =  15, Data =    16, Dqm = 0000
# at time    201090 ns BST  : Burst Terminate
# at time    201110 ns BST  : Burst Terminate
# at time    201130 ns PRE  : Bank = ALL
# at time    210670 ns ACT  : Bank = 0 Row =    0
# at time    210817 ns READ : Bank = 0 Row =    0, Col =   0, Data =     1, Dqm = 0000
# at time    210837 ns READ : Bank = 0 Row =    0, Col =   1, Data =     2, Dqm = 0000
# at time    210857 ns READ : Bank = 0 Row =    0, Col =   2, Data =     3, Dqm = 0000
# at time    210877 ns READ : Bank = 0 Row =    0, Col =   3, Data =     4, Dqm = 0000
# at time    210897 ns READ : Bank = 0 Row =    0, Col =   4, Data =     5, Dqm = 0000
# at time    210917 ns READ : Bank = 0 Row =    0, Col =   5, Data =     6, Dqm = 0000
# at time    210937 ns READ : Bank = 0 Row =    0, Col =   6, Data =     7, Dqm = 0000
# at time    210957 ns READ : Bank = 0 Row =    0, Col =   7, Data =     8, Dqm = 0000
# at time    210977 ns READ : Bank = 0 Row =    0, Col =   8, Data =     9, Dqm = 0000
# at time    210997 ns READ : Bank = 0 Row =    0, Col =   9, Data =    10, Dqm = 0000
# at time    211017 ns READ : Bank = 0 Row =    0, Col =  10, Data =    11, Dqm = 0000
# at time    211037 ns READ : Bank = 0 Row =    0, Col =  11, Data =    12, Dqm = 0000
# at time    211057 ns READ : Bank = 0 Row =    0, Col =  12, Data =    13, Dqm = 0000
# at time    211077 ns READ : Bank = 0 Row =    0, Col =  13, Data =    14, Dqm = 0000
# at time    211090 ns BST  : Burst Terminate
# at time    211097 ns READ : Bank = 0 Row =    0, Col =  14, Data =    15, Dqm = 0000
# at time    211117 ns READ : Bank = 0 Row =    0, Col =  15, Data =    16, Dqm = 0000
# at time    211170 ns BST  : Burst Terminate
# at time    211190 ns PRE  : Bank = ALL
# at time    211310 ns ACT  : Bank = 0 Row =    0
# at time    211457 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    211477 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    211497 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    211517 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    211537 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    211557 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    211577 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    211597 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    211617 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    211637 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    211657 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    211677 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    211697 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    211717 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    211730 ns BST  : Burst Terminate
# at time    211737 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    211757 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    211810 ns BST  : Burst Terminate
# at time    211830 ns PRE  : Bank = ALL
# at time    215570 ns PRE  : Bank = ALL
# at time    215590 ns PRE  : Bank = ALL
# at time    215610 ns AREF : Auto Refresh
# at time    220630 ns PRE  : Bank = ALL
# at time    220650 ns PRE  : Bank = ALL
# at time    220670 ns PRE  : Bank = ALL
# at time    220690 ns ACT  : Bank = 0 Row =    0
# at time    220790 ns WRITE: Bank = 0 Row =    0, Col =  16, Data =    17, Dqm = 0000
# at time    220810 ns WRITE: Bank = 0 Row =    0, Col =  17, Data =    18, Dqm = 0000
# at time    220830 ns WRITE: Bank = 0 Row =    0, Col =  18, Data =    19, Dqm = 0000
# at time    220850 ns WRITE: Bank = 0 Row =    0, Col =  19, Data =    20, Dqm = 0000
# at time    220870 ns WRITE: Bank = 0 Row =    0, Col =  20, Data =    21, Dqm = 0000
# at time    220890 ns WRITE: Bank = 0 Row =    0, Col =  21, Data =    22, Dqm = 0000
# at time    220910 ns WRITE: Bank = 0 Row =    0, Col =  22, Data =    23, Dqm = 0000
# at time    220930 ns WRITE: Bank = 0 Row =    0, Col =  23, Data =    24, Dqm = 0000
# at time    220950 ns WRITE: Bank = 0 Row =    0, Col =  24, Data =    25, Dqm = 0000
# at time    220970 ns WRITE: Bank = 0 Row =    0, Col =  25, Data =    26, Dqm = 0000
# at time    220990 ns WRITE: Bank = 0 Row =    0, Col =  26, Data =    27, Dqm = 0000
# at time    221010 ns WRITE: Bank = 0 Row =    0, Col =  27, Data =    28, Dqm = 0000
# at time    221030 ns WRITE: Bank = 0 Row =    0, Col =  28, Data =    29, Dqm = 0000
# at time    221050 ns WRITE: Bank = 0 Row =    0, Col =  29, Data =    30, Dqm = 0000
# at time    221070 ns WRITE: Bank = 0 Row =    0, Col =  30, Data =    31, Dqm = 0000
# at time    221090 ns WRITE: Bank = 0 Row =    0, Col =  31, Data =    32, Dqm = 0000
# at time    221110 ns BST  : Burst Terminate
# at time    221130 ns BST  : Burst Terminate
# at time    221150 ns PRE  : Bank = ALL
# at time    230570 ns PRE  : Bank = ALL
# at time    230590 ns PRE  : Bank = ALL
# at time    230610 ns AREF : Auto Refresh
# at time    240650 ns PRE  : Bank = ALL
# at time    240670 ns PRE  : Bank = ALL
# at time    240690 ns PRE  : Bank = ALL
# at time    240710 ns ACT  : Bank = 0 Row =    0
# at time    240810 ns WRITE: Bank = 0 Row =    0, Col =  32, Data =    33, Dqm = 0000
# at time    240830 ns WRITE: Bank = 0 Row =    0, Col =  33, Data =    34, Dqm = 0000
# at time    240850 ns WRITE: Bank = 0 Row =    0, Col =  34, Data =    35, Dqm = 0000
# at time    240870 ns WRITE: Bank = 0 Row =    0, Col =  35, Data =    36, Dqm = 0000
# at time    240890 ns WRITE: Bank = 0 Row =    0, Col =  36, Data =    37, Dqm = 0000
# at time    240910 ns WRITE: Bank = 0 Row =    0, Col =  37, Data =    38, Dqm = 0000
# at time    240930 ns WRITE: Bank = 0 Row =    0, Col =  38, Data =    39, Dqm = 0000
# at time    240950 ns WRITE: Bank = 0 Row =    0, Col =  39, Data =    40, Dqm = 0000
# at time    240970 ns WRITE: Bank = 0 Row =    0, Col =  40, Data =    41, Dqm = 0000
# at time    240990 ns WRITE: Bank = 0 Row =    0, Col =  41, Data =    42, Dqm = 0000
# at time    241010 ns WRITE: Bank = 0 Row =    0, Col =  42, Data =    43, Dqm = 0000
# at time    241030 ns WRITE: Bank = 0 Row =    0, Col =  43, Data =    44, Dqm = 0000
# at time    241050 ns WRITE: Bank = 0 Row =    0, Col =  44, Data =    45, Dqm = 0000
# at time    241070 ns WRITE: Bank = 0 Row =    0, Col =  45, Data =    46, Dqm = 0000
# at time    241090 ns WRITE: Bank = 0 Row =    0, Col =  46, Data =    47, Dqm = 0000
# at time    241110 ns WRITE: Bank = 0 Row =    0, Col =  47, Data =    48, Dqm = 0000
# at time    241130 ns BST  : Burst Terminate
# at time    241150 ns BST  : Burst Terminate
# at time    241170 ns PRE  : Bank = ALL
# at time    245570 ns PRE  : Bank = ALL
# at time    245590 ns PRE  : Bank = ALL
# at time    245610 ns AREF : Auto Refresh
# at time    260570 ns PRE  : Bank = ALL
# at time    260590 ns PRE  : Bank = ALL
# at time    260610 ns AREF : Auto Refresh
# at time    260670 ns PRE  : Bank = ALL
# at time    260690 ns PRE  : Bank = ALL
# at time    260710 ns PRE  : Bank = ALL
# at time    260730 ns ACT  : Bank = 0 Row =    0
# at time    260830 ns WRITE: Bank = 0 Row =    0, Col =  48, Data =    49, Dqm = 0000
# at time    260850 ns WRITE: Bank = 0 Row =    0, Col =  49, Data =    50, Dqm = 0000
# at time    260870 ns WRITE: Bank = 0 Row =    0, Col =  50, Data =    51, Dqm = 0000
# at time    260890 ns WRITE: Bank = 0 Row =    0, Col =  51, Data =    52, Dqm = 0000
# at time    260910 ns WRITE: Bank = 0 Row =    0, Col =  52, Data =    53, Dqm = 0000
# at time    260930 ns WRITE: Bank = 0 Row =    0, Col =  53, Data =    54, Dqm = 0000
# at time    260950 ns WRITE: Bank = 0 Row =    0, Col =  54, Data =    55, Dqm = 0000
# at time    260970 ns WRITE: Bank = 0 Row =    0, Col =  55, Data =    56, Dqm = 0000
# at time    260990 ns WRITE: Bank = 0 Row =    0, Col =  56, Data =    57, Dqm = 0000
# at time    261010 ns WRITE: Bank = 0 Row =    0, Col =  57, Data =    58, Dqm = 0000
# at time    261030 ns WRITE: Bank = 0 Row =    0, Col =  58, Data =    59, Dqm = 0000
# at time    261050 ns WRITE: Bank = 0 Row =    0, Col =  59, Data =    60, Dqm = 0000
# at time    261070 ns WRITE: Bank = 0 Row =    0, Col =  60, Data =    61, Dqm = 0000
# at time    261090 ns WRITE: Bank = 0 Row =    0, Col =  61, Data =    62, Dqm = 0000
# at time    261110 ns WRITE: Bank = 0 Row =    0, Col =  62, Data =    63, Dqm = 0000
# at time    261130 ns WRITE: Bank = 0 Row =    0, Col =  63, Data =    64, Dqm = 0000
# at time    261150 ns BST  : Burst Terminate
# at time    261170 ns BST  : Burst Terminate
# at time    261190 ns PRE  : Bank = ALL
# at time    270730 ns ACT  : Bank = 0 Row =    0
# at time    270877 ns READ : Bank = 0 Row =    0, Col =  16, Data =    17, Dqm = 0000
# at time    270897 ns READ : Bank = 0 Row =    0, Col =  17, Data =    18, Dqm = 0000
# at time    270917 ns READ : Bank = 0 Row =    0, Col =  18, Data =    19, Dqm = 0000
# at time    270937 ns READ : Bank = 0 Row =    0, Col =  19, Data =    20, Dqm = 0000
# at time    270957 ns READ : Bank = 0 Row =    0, Col =  20, Data =    21, Dqm = 0000
# at time    270977 ns READ : Bank = 0 Row =    0, Col =  21, Data =    22, Dqm = 0000
# at time    270997 ns READ : Bank = 0 Row =    0, Col =  22, Data =    23, Dqm = 0000
# at time    271017 ns READ : Bank = 0 Row =    0, Col =  23, Data =    24, Dqm = 0000
# at time    271037 ns READ : Bank = 0 Row =    0, Col =  24, Data =    25, Dqm = 0000
# at time    271057 ns READ : Bank = 0 Row =    0, Col =  25, Data =    26, Dqm = 0000
# at time    271077 ns READ : Bank = 0 Row =    0, Col =  26, Data =    27, Dqm = 0000
# at time    271097 ns READ : Bank = 0 Row =    0, Col =  27, Data =    28, Dqm = 0000
# at time    271117 ns READ : Bank = 0 Row =    0, Col =  28, Data =    29, Dqm = 0000
# at time    271137 ns READ : Bank = 0 Row =    0, Col =  29, Data =    30, Dqm = 0000
# at time    271150 ns BST  : Burst Terminate
# at time    271157 ns READ : Bank = 0 Row =    0, Col =  30, Data =    31, Dqm = 0000
# at time    271177 ns READ : Bank = 0 Row =    0, Col =  31, Data =    32, Dqm = 0000
# at time    271230 ns BST  : Burst Terminate
# at time    271250 ns PRE  : Bank = ALL
# at time    275570 ns PRE  : Bank = ALL
# at time    275590 ns PRE  : Bank = ALL
# at time    275610 ns AREF : Auto Refresh
# at time    280690 ns PRE  : Bank = ALL
# at time    280710 ns PRE  : Bank = ALL
# at time    280730 ns PRE  : Bank = ALL
# at time    280750 ns ACT  : Bank = 0 Row =    0
# at time    280850 ns WRITE: Bank = 0 Row =    0, Col =  64, Data =    65, Dqm = 0000
# at time    280870 ns WRITE: Bank = 0 Row =    0, Col =  65, Data =    66, Dqm = 0000
# at time    280890 ns WRITE: Bank = 0 Row =    0, Col =  66, Data =    67, Dqm = 0000
# at time    280910 ns WRITE: Bank = 0 Row =    0, Col =  67, Data =    68, Dqm = 0000
# at time    280930 ns WRITE: Bank = 0 Row =    0, Col =  68, Data =    69, Dqm = 0000
# at time    280950 ns WRITE: Bank = 0 Row =    0, Col =  69, Data =    70, Dqm = 0000
# at time    280970 ns WRITE: Bank = 0 Row =    0, Col =  70, Data =    71, Dqm = 0000
# at time    280990 ns WRITE: Bank = 0 Row =    0, Col =  71, Data =    72, Dqm = 0000
# at time    281010 ns WRITE: Bank = 0 Row =    0, Col =  72, Data =    73, Dqm = 0000
# at time    281030 ns WRITE: Bank = 0 Row =    0, Col =  73, Data =    74, Dqm = 0000
# at time    281050 ns WRITE: Bank = 0 Row =    0, Col =  74, Data =    75, Dqm = 0000
# at time    281070 ns WRITE: Bank = 0 Row =    0, Col =  75, Data =    76, Dqm = 0000
# at time    281090 ns WRITE: Bank = 0 Row =    0, Col =  76, Data =    77, Dqm = 0000
# at time    281110 ns WRITE: Bank = 0 Row =    0, Col =  77, Data =    78, Dqm = 0000
# at time    281130 ns WRITE: Bank = 0 Row =    0, Col =  78, Data =    79, Dqm = 0000
# at time    281150 ns WRITE: Bank = 0 Row =    0, Col =  79, Data =    80, Dqm = 0000
# at time    281170 ns BST  : Burst Terminate
# at time    281190 ns BST  : Burst Terminate
# at time    281210 ns PRE  : Bank = ALL
# at time    290570 ns PRE  : Bank = ALL
# at time    290590 ns PRE  : Bank = ALL
# at time    290610 ns AREF : Auto Refresh
# at time    290750 ns ACT  : Bank = 0 Row =    0
# at time    290897 ns READ : Bank = 0 Row =    0, Col =  32, Data =    33, Dqm = 0000
# at time    290917 ns READ : Bank = 0 Row =    0, Col =  33, Data =    34, Dqm = 0000
# at time    290937 ns READ : Bank = 0 Row =    0, Col =  34, Data =    35, Dqm = 0000
# at time    290957 ns READ : Bank = 0 Row =    0, Col =  35, Data =    36, Dqm = 0000
# at time    290977 ns READ : Bank = 0 Row =    0, Col =  36, Data =    37, Dqm = 0000
# at time    290997 ns READ : Bank = 0 Row =    0, Col =  37, Data =    38, Dqm = 0000
# at time    291017 ns READ : Bank = 0 Row =    0, Col =  38, Data =    39, Dqm = 0000
# at time    291037 ns READ : Bank = 0 Row =    0, Col =  39, Data =    40, Dqm = 0000
# at time    291057 ns READ : Bank = 0 Row =    0, Col =  40, Data =    41, Dqm = 0000
# at time    291077 ns READ : Bank = 0 Row =    0, Col =  41, Data =    42, Dqm = 0000
# at time    291097 ns READ : Bank = 0 Row =    0, Col =  42, Data =    43, Dqm = 0000
# at time    291117 ns READ : Bank = 0 Row =    0, Col =  43, Data =    44, Dqm = 0000
# at time    291137 ns READ : Bank = 0 Row =    0, Col =  44, Data =    45, Dqm = 0000
# at time    291157 ns READ : Bank = 0 Row =    0, Col =  45, Data =    46, Dqm = 0000
# at time    291170 ns BST  : Burst Terminate
# at time    291177 ns READ : Bank = 0 Row =    0, Col =  46, Data =    47, Dqm = 0000
# at time    291197 ns READ : Bank = 0 Row =    0, Col =  47, Data =    48, Dqm = 0000
# at time    291250 ns BST  : Burst Terminate
# at time    291270 ns PRE  : Bank = ALL
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/read_fifo.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:29:44 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/read_fifo.v 
# -- Compiling module read_fifo
# 
# Top level modules:
# 	read_fifo
# End time: 20:29:44 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_model_plus.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:29:44 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_model_plus.v 
# -- Compiling module sdram_model_plus
# 
# Top level modules:
# 	sdram_model_plus
# End time: 20:29:44 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_arbit.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:29:44 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_arbit.v 
# -- Compiling module sdram_pro_arbit
# 
# Top level modules:
# 	sdram_pro_arbit
# End time: 20:29:44 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_autorefresh.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:29:44 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_autorefresh.v 
# -- Compiling module sdram_pro_autorefresh
# 
# Top level modules:
# 	sdram_pro_autorefresh
# End time: 20:29:44 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_master.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:29:44 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_master.v 
# -- Compiling module sdram_pro_axi_master
# 
# Top level modules:
# 	sdram_pro_axi_master
# End time: 20:29:44 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_slave.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:29:45 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_slave.v 
# -- Compiling module sdram_pro_axi_slave
# 
# Top level modules:
# 	sdram_pro_axi_slave
# End time: 20:29:45 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:29:45 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v 
# -- Compiling module sdram_pro_axi_top
# ** Warning: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v(266): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	sdram_pro_axi_top
# End time: 20:29:45 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top_tb.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:29:45 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top_tb.v 
# -- Compiling module sdram_pro_axi_top_tb
# 
# Top level modules:
# 	sdram_pro_axi_top_tb
# End time: 20:29:45 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_fifo_ctrl.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:29:45 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_fifo_ctrl.v 
# -- Compiling module sdram_pro_fifo_ctrl
# 
# Top level modules:
# 	sdram_pro_fifo_ctrl
# End time: 20:29:45 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_init.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:29:45 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_init.v 
# -- Compiling module sdram_pro_init
# 
# Top level modules:
# 	sdram_pro_init
# End time: 20:29:45 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:29:45 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v 
# -- Compiling module sdram_pro_read
# 
# Top level modules:
# 	sdram_pro_read
# End time: 20:29:46 on Jul 26,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:29:46 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v 
# -- Compiling module sdram_pro_sdram_ctrl
# 
# Top level modules:
# 	sdram_pro_sdram_ctrl
# End time: 20:29:46 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:29:46 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v 
# -- Compiling module sdram_pro_top
# 
# Top level modules:
# 	sdram_pro_top
# End time: 20:29:46 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:29:46 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v 
# -- Compiling module sdram_pro_write
# 
# Top level modules:
# 	sdram_pro_write
# End time: 20:29:46 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/write_fifo.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:29:46 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/write_fifo.v 
# -- Compiling module write_fifo
# 
# Top level modules:
# 	write_fifo
# End time: 20:29:46 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.sdram_pro_axi_top_tb(fast)
# Loading work.sdram_pro_axi_top(fast)
# Loading work.sdram_pro_top(fast)
# Loading work.sdram_pro_fifo_ctrl(fast)
# Loading work.write_fifo(fast)
# Loading altera_mf_ver.dcfifo(fast)
# Loading altera_mf_ver.dcfifo_mixed_widths(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.dcfifo_async(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast__2)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__2)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__3)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__4)
# Loading altera_mf_ver.dcfifo_fefifo(fast)
# Loading altera_mf_ver.dcfifo_fefifo(fast__1)
# Loading altera_mf_ver.dcfifo_low_latency(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION(fast)
# Loading altera_mf_ver.dcfifo_dffpipe(fast)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__1)
# Loading work.read_fifo(fast)
# Loading altera_mf_ver.dcfifo(fast__1)
# Loading altera_mf_ver.dcfifo_mixed_widths(fast__1)
# Loading altera_mf_ver.dcfifo_low_latency(fast__1)
# Loading work.sdram_pro_sdram_ctrl(fast)
# Loading work.sdram_pro_arbit(fast)
# Loading work.sdram_pro_init(fast)
# Loading work.sdram_pro_autorefresh(fast)
# Loading work.sdram_pro_write(fast)
# Loading work.sdram_pro_read(fast)
# Loading work.sdram_pro_axi_slave(fast)
# Loading work.sdram_pro_axi_master(fast)
# Loading work.sdram_model_plus(fast)
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top_tb.v(111): [PCDPC] - Port size (23) does not match connection size (1) for port 'addr'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v(39).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v(109): [PCDPC] - Port size (10) does not match connection size (8) for port 'WR_BURST_LEN'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v(109): [PCDPC] - Port size (10) does not match connection size (8) for port 'RD_BURST_LEN'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(22).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(155): [PCDPC] - Port size (8) does not match connection size (10) for port 'wr_burst_len'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst/U_sdram_pro_write File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(177): [PCDPC] - Port size (8) does not match connection size (10) for port 'rd_burst_len'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst/U_sdram_pro_read File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v
run
# at time    200230 ns PRE  : Bank = ALL
# at time    200250 ns PRE  : Bank = ALL
# at time    200270 ns AREF : Auto Refresh
# at time    200370 ns AREF : Auto Refresh
# at time    200470 ns LMR  : Load Mode Register
#                             CAS Latency      = 3
#                             Burst Length     = Full
#                             Burst Type       = Sequential
#                             Write Burst Mode = Programmed Burst Length
# at time    200610 ns PRE  : Bank = ALL
# at time    200630 ns PRE  : Bank = ALL
# at time    200650 ns PRE  : Bank = ALL
# at time    200670 ns ACT  : Bank = 0 Row =    0
# at time    200770 ns WRITE: Bank = 0 Row =    0, Col =   0, Data =     1, Dqm = 0000
# at time    200790 ns WRITE: Bank = 0 Row =    0, Col =   1, Data =     2, Dqm = 0000
# at time    200810 ns WRITE: Bank = 0 Row =    0, Col =   2, Data =     3, Dqm = 0000
# at time    200830 ns WRITE: Bank = 0 Row =    0, Col =   3, Data =     4, Dqm = 0000
# at time    200850 ns WRITE: Bank = 0 Row =    0, Col =   4, Data =     5, Dqm = 0000
# at time    200870 ns WRITE: Bank = 0 Row =    0, Col =   5, Data =     6, Dqm = 0000
# at time    200890 ns WRITE: Bank = 0 Row =    0, Col =   6, Data =     7, Dqm = 0000
# at time    200910 ns WRITE: Bank = 0 Row =    0, Col =   7, Data =     8, Dqm = 0000
# at time    200930 ns WRITE: Bank = 0 Row =    0, Col =   8, Data =     9, Dqm = 0000
# at time    200950 ns WRITE: Bank = 0 Row =    0, Col =   9, Data =    10, Dqm = 0000
# at time    200970 ns WRITE: Bank = 0 Row =    0, Col =  10, Data =    11, Dqm = 0000
# at time    200990 ns WRITE: Bank = 0 Row =    0, Col =  11, Data =    12, Dqm = 0000
# at time    201010 ns WRITE: Bank = 0 Row =    0, Col =  12, Data =    13, Dqm = 0000
# at time    201030 ns WRITE: Bank = 0 Row =    0, Col =  13, Data =    14, Dqm = 0000
# at time    201050 ns WRITE: Bank = 0 Row =    0, Col =  14, Data =    15, Dqm = 0000
# at time    201070 ns WRITE: Bank = 0 Row =    0, Col =  15, Data =    16, Dqm = 0000
# at time    201090 ns BST  : Burst Terminate
# at time    201110 ns BST  : Burst Terminate
# at time    201130 ns PRE  : Bank = ALL
# at time    210670 ns ACT  : Bank = 0 Row =    0
# at time    210817 ns READ : Bank = 0 Row =    0, Col =   0, Data =     1, Dqm = 0000
# at time    210837 ns READ : Bank = 0 Row =    0, Col =   1, Data =     2, Dqm = 0000
# at time    210857 ns READ : Bank = 0 Row =    0, Col =   2, Data =     3, Dqm = 0000
# at time    210877 ns READ : Bank = 0 Row =    0, Col =   3, Data =     4, Dqm = 0000
# at time    210897 ns READ : Bank = 0 Row =    0, Col =   4, Data =     5, Dqm = 0000
# at time    210917 ns READ : Bank = 0 Row =    0, Col =   5, Data =     6, Dqm = 0000
# at time    210937 ns READ : Bank = 0 Row =    0, Col =   6, Data =     7, Dqm = 0000
# at time    210957 ns READ : Bank = 0 Row =    0, Col =   7, Data =     8, Dqm = 0000
# at time    210977 ns READ : Bank = 0 Row =    0, Col =   8, Data =     9, Dqm = 0000
# at time    210997 ns READ : Bank = 0 Row =    0, Col =   9, Data =    10, Dqm = 0000
# at time    211017 ns READ : Bank = 0 Row =    0, Col =  10, Data =    11, Dqm = 0000
# at time    211037 ns READ : Bank = 0 Row =    0, Col =  11, Data =    12, Dqm = 0000
# at time    211057 ns READ : Bank = 0 Row =    0, Col =  12, Data =    13, Dqm = 0000
# at time    211077 ns READ : Bank = 0 Row =    0, Col =  13, Data =    14, Dqm = 0000
# at time    211090 ns BST  : Burst Terminate
# at time    211097 ns READ : Bank = 0 Row =    0, Col =  14, Data =    15, Dqm = 0000
# at time    211117 ns READ : Bank = 0 Row =    0, Col =  15, Data =    16, Dqm = 0000
# at time    211170 ns BST  : Burst Terminate
# at time    211190 ns PRE  : Bank = ALL
# at time    211310 ns ACT  : Bank = 0 Row =    0
# at time    211457 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    211477 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    211497 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    211517 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    211537 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    211557 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    211577 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    211597 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    211617 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    211637 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    211657 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    211677 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    211697 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    211717 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    211730 ns BST  : Burst Terminate
# at time    211737 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    211757 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    211810 ns BST  : Burst Terminate
# at time    211830 ns PRE  : Bank = ALL
# at time    215570 ns PRE  : Bank = ALL
# at time    215590 ns PRE  : Bank = ALL
# at time    215610 ns AREF : Auto Refresh
# at time    220630 ns PRE  : Bank = ALL
# at time    220650 ns PRE  : Bank = ALL
# at time    220670 ns PRE  : Bank = ALL
# at time    220690 ns ACT  : Bank = 0 Row =    0
# at time    220790 ns WRITE: Bank = 0 Row =    0, Col =  16, Data =    17, Dqm = 0000
# at time    220810 ns WRITE: Bank = 0 Row =    0, Col =  17, Data =    18, Dqm = 0000
# at time    220830 ns WRITE: Bank = 0 Row =    0, Col =  18, Data =    19, Dqm = 0000
# at time    220850 ns WRITE: Bank = 0 Row =    0, Col =  19, Data =    20, Dqm = 0000
# at time    220870 ns WRITE: Bank = 0 Row =    0, Col =  20, Data =    21, Dqm = 0000
# at time    220890 ns WRITE: Bank = 0 Row =    0, Col =  21, Data =    22, Dqm = 0000
# at time    220910 ns WRITE: Bank = 0 Row =    0, Col =  22, Data =    23, Dqm = 0000
# at time    220930 ns WRITE: Bank = 0 Row =    0, Col =  23, Data =    24, Dqm = 0000
# at time    220950 ns WRITE: Bank = 0 Row =    0, Col =  24, Data =    25, Dqm = 0000
# at time    220970 ns WRITE: Bank = 0 Row =    0, Col =  25, Data =    26, Dqm = 0000
# at time    220990 ns WRITE: Bank = 0 Row =    0, Col =  26, Data =    27, Dqm = 0000
# at time    221010 ns WRITE: Bank = 0 Row =    0, Col =  27, Data =    28, Dqm = 0000
# at time    221030 ns WRITE: Bank = 0 Row =    0, Col =  28, Data =    29, Dqm = 0000
# at time    221050 ns WRITE: Bank = 0 Row =    0, Col =  29, Data =    30, Dqm = 0000
# at time    221070 ns WRITE: Bank = 0 Row =    0, Col =  30, Data =    31, Dqm = 0000
# at time    221090 ns WRITE: Bank = 0 Row =    0, Col =  31, Data =    32, Dqm = 0000
# at time    221110 ns BST  : Burst Terminate
# at time    221130 ns BST  : Burst Terminate
# at time    221150 ns PRE  : Bank = ALL
# at time    230570 ns PRE  : Bank = ALL
# at time    230590 ns PRE  : Bank = ALL
# at time    230610 ns AREF : Auto Refresh
# at time    240650 ns PRE  : Bank = ALL
# at time    240670 ns PRE  : Bank = ALL
# at time    240690 ns PRE  : Bank = ALL
# at time    240710 ns ACT  : Bank = 0 Row =    0
# at time    240810 ns WRITE: Bank = 0 Row =    0, Col =  32, Data =    33, Dqm = 0000
# at time    240830 ns WRITE: Bank = 0 Row =    0, Col =  33, Data =    34, Dqm = 0000
# at time    240850 ns WRITE: Bank = 0 Row =    0, Col =  34, Data =    35, Dqm = 0000
# at time    240870 ns WRITE: Bank = 0 Row =    0, Col =  35, Data =    36, Dqm = 0000
# at time    240890 ns WRITE: Bank = 0 Row =    0, Col =  36, Data =    37, Dqm = 0000
# at time    240910 ns WRITE: Bank = 0 Row =    0, Col =  37, Data =    38, Dqm = 0000
# at time    240930 ns WRITE: Bank = 0 Row =    0, Col =  38, Data =    39, Dqm = 0000
# at time    240950 ns WRITE: Bank = 0 Row =    0, Col =  39, Data =    40, Dqm = 0000
# at time    240970 ns WRITE: Bank = 0 Row =    0, Col =  40, Data =    41, Dqm = 0000
# at time    240990 ns WRITE: Bank = 0 Row =    0, Col =  41, Data =    42, Dqm = 0000
# at time    241010 ns WRITE: Bank = 0 Row =    0, Col =  42, Data =    43, Dqm = 0000
# at time    241030 ns WRITE: Bank = 0 Row =    0, Col =  43, Data =    44, Dqm = 0000
# at time    241050 ns WRITE: Bank = 0 Row =    0, Col =  44, Data =    45, Dqm = 0000
# at time    241070 ns WRITE: Bank = 0 Row =    0, Col =  45, Data =    46, Dqm = 0000
# at time    241090 ns WRITE: Bank = 0 Row =    0, Col =  46, Data =    47, Dqm = 0000
# at time    241110 ns WRITE: Bank = 0 Row =    0, Col =  47, Data =    48, Dqm = 0000
# at time    241130 ns BST  : Burst Terminate
# at time    241150 ns BST  : Burst Terminate
# at time    241170 ns PRE  : Bank = ALL
# at time    245570 ns PRE  : Bank = ALL
# at time    245590 ns PRE  : Bank = ALL
# at time    245610 ns AREF : Auto Refresh
# at time    260570 ns PRE  : Bank = ALL
# at time    260590 ns PRE  : Bank = ALL
# at time    260610 ns AREF : Auto Refresh
# at time    260670 ns PRE  : Bank = ALL
# at time    260690 ns PRE  : Bank = ALL
# at time    260710 ns PRE  : Bank = ALL
# at time    260730 ns ACT  : Bank = 0 Row =    0
# at time    260830 ns WRITE: Bank = 0 Row =    0, Col =  48, Data =    49, Dqm = 0000
# at time    260850 ns WRITE: Bank = 0 Row =    0, Col =  49, Data =    50, Dqm = 0000
# at time    260870 ns WRITE: Bank = 0 Row =    0, Col =  50, Data =    51, Dqm = 0000
# at time    260890 ns WRITE: Bank = 0 Row =    0, Col =  51, Data =    52, Dqm = 0000
# at time    260910 ns WRITE: Bank = 0 Row =    0, Col =  52, Data =    53, Dqm = 0000
# at time    260930 ns WRITE: Bank = 0 Row =    0, Col =  53, Data =    54, Dqm = 0000
# at time    260950 ns WRITE: Bank = 0 Row =    0, Col =  54, Data =    55, Dqm = 0000
# at time    260970 ns WRITE: Bank = 0 Row =    0, Col =  55, Data =    56, Dqm = 0000
# at time    260990 ns WRITE: Bank = 0 Row =    0, Col =  56, Data =    57, Dqm = 0000
# at time    261010 ns WRITE: Bank = 0 Row =    0, Col =  57, Data =    58, Dqm = 0000
# at time    261030 ns WRITE: Bank = 0 Row =    0, Col =  58, Data =    59, Dqm = 0000
# at time    261050 ns WRITE: Bank = 0 Row =    0, Col =  59, Data =    60, Dqm = 0000
# at time    261070 ns WRITE: Bank = 0 Row =    0, Col =  60, Data =    61, Dqm = 0000
# at time    261090 ns WRITE: Bank = 0 Row =    0, Col =  61, Data =    62, Dqm = 0000
# at time    261110 ns WRITE: Bank = 0 Row =    0, Col =  62, Data =    63, Dqm = 0000
# at time    261130 ns WRITE: Bank = 0 Row =    0, Col =  63, Data =    64, Dqm = 0000
# at time    261150 ns BST  : Burst Terminate
# at time    261170 ns BST  : Burst Terminate
# at time    261190 ns PRE  : Bank = ALL
# at time    270730 ns ACT  : Bank = 0 Row =    0
# at time    270877 ns READ : Bank = 0 Row =    0, Col =  16, Data =    17, Dqm = 0000
# at time    270897 ns READ : Bank = 0 Row =    0, Col =  17, Data =    18, Dqm = 0000
# at time    270917 ns READ : Bank = 0 Row =    0, Col =  18, Data =    19, Dqm = 0000
# at time    270937 ns READ : Bank = 0 Row =    0, Col =  19, Data =    20, Dqm = 0000
# at time    270957 ns READ : Bank = 0 Row =    0, Col =  20, Data =    21, Dqm = 0000
# at time    270977 ns READ : Bank = 0 Row =    0, Col =  21, Data =    22, Dqm = 0000
# at time    270997 ns READ : Bank = 0 Row =    0, Col =  22, Data =    23, Dqm = 0000
# at time    271017 ns READ : Bank = 0 Row =    0, Col =  23, Data =    24, Dqm = 0000
# at time    271037 ns READ : Bank = 0 Row =    0, Col =  24, Data =    25, Dqm = 0000
# at time    271057 ns READ : Bank = 0 Row =    0, Col =  25, Data =    26, Dqm = 0000
# at time    271077 ns READ : Bank = 0 Row =    0, Col =  26, Data =    27, Dqm = 0000
# at time    271097 ns READ : Bank = 0 Row =    0, Col =  27, Data =    28, Dqm = 0000
# at time    271117 ns READ : Bank = 0 Row =    0, Col =  28, Data =    29, Dqm = 0000
# at time    271137 ns READ : Bank = 0 Row =    0, Col =  29, Data =    30, Dqm = 0000
# at time    271150 ns BST  : Burst Terminate
# at time    271157 ns READ : Bank = 0 Row =    0, Col =  30, Data =    31, Dqm = 0000
# at time    271177 ns READ : Bank = 0 Row =    0, Col =  31, Data =    32, Dqm = 0000
# at time    271230 ns BST  : Burst Terminate
# at time    271250 ns PRE  : Bank = ALL
# at time    275570 ns PRE  : Bank = ALL
# at time    275590 ns PRE  : Bank = ALL
# at time    275610 ns AREF : Auto Refresh
# at time    280690 ns PRE  : Bank = ALL
# at time    280710 ns PRE  : Bank = ALL
# at time    280730 ns PRE  : Bank = ALL
# at time    280750 ns ACT  : Bank = 0 Row =    0
# at time    280850 ns WRITE: Bank = 0 Row =    0, Col =  64, Data =    65, Dqm = 0000
# at time    280870 ns WRITE: Bank = 0 Row =    0, Col =  65, Data =    66, Dqm = 0000
# at time    280890 ns WRITE: Bank = 0 Row =    0, Col =  66, Data =    67, Dqm = 0000
# at time    280910 ns WRITE: Bank = 0 Row =    0, Col =  67, Data =    68, Dqm = 0000
# at time    280930 ns WRITE: Bank = 0 Row =    0, Col =  68, Data =    69, Dqm = 0000
# at time    280950 ns WRITE: Bank = 0 Row =    0, Col =  69, Data =    70, Dqm = 0000
# at time    280970 ns WRITE: Bank = 0 Row =    0, Col =  70, Data =    71, Dqm = 0000
# at time    280990 ns WRITE: Bank = 0 Row =    0, Col =  71, Data =    72, Dqm = 0000
# at time    281010 ns WRITE: Bank = 0 Row =    0, Col =  72, Data =    73, Dqm = 0000
# at time    281030 ns WRITE: Bank = 0 Row =    0, Col =  73, Data =    74, Dqm = 0000
# at time    281050 ns WRITE: Bank = 0 Row =    0, Col =  74, Data =    75, Dqm = 0000
# at time    281070 ns WRITE: Bank = 0 Row =    0, Col =  75, Data =    76, Dqm = 0000
# at time    281090 ns WRITE: Bank = 0 Row =    0, Col =  76, Data =    77, Dqm = 0000
# at time    281110 ns WRITE: Bank = 0 Row =    0, Col =  77, Data =    78, Dqm = 0000
# at time    281130 ns WRITE: Bank = 0 Row =    0, Col =  78, Data =    79, Dqm = 0000
# at time    281150 ns WRITE: Bank = 0 Row =    0, Col =  79, Data =    80, Dqm = 0000
# at time    281170 ns BST  : Burst Terminate
# at time    281190 ns BST  : Burst Terminate
# at time    281210 ns PRE  : Bank = ALL
# at time    290570 ns PRE  : Bank = ALL
# at time    290590 ns PRE  : Bank = ALL
# at time    290610 ns AREF : Auto Refresh
# at time    290750 ns ACT  : Bank = 0 Row =    0
# at time    290897 ns READ : Bank = 0 Row =    0, Col =  32, Data =    33, Dqm = 0000
# at time    290917 ns READ : Bank = 0 Row =    0, Col =  33, Data =    34, Dqm = 0000
# at time    290937 ns READ : Bank = 0 Row =    0, Col =  34, Data =    35, Dqm = 0000
# at time    290957 ns READ : Bank = 0 Row =    0, Col =  35, Data =    36, Dqm = 0000
# at time    290977 ns READ : Bank = 0 Row =    0, Col =  36, Data =    37, Dqm = 0000
# at time    290997 ns READ : Bank = 0 Row =    0, Col =  37, Data =    38, Dqm = 0000
# at time    291017 ns READ : Bank = 0 Row =    0, Col =  38, Data =    39, Dqm = 0000
# at time    291037 ns READ : Bank = 0 Row =    0, Col =  39, Data =    40, Dqm = 0000
# at time    291057 ns READ : Bank = 0 Row =    0, Col =  40, Data =    41, Dqm = 0000
# at time    291077 ns READ : Bank = 0 Row =    0, Col =  41, Data =    42, Dqm = 0000
# at time    291097 ns READ : Bank = 0 Row =    0, Col =  42, Data =    43, Dqm = 0000
# at time    291117 ns READ : Bank = 0 Row =    0, Col =  43, Data =    44, Dqm = 0000
# at time    291137 ns READ : Bank = 0 Row =    0, Col =  44, Data =    45, Dqm = 0000
# at time    291157 ns READ : Bank = 0 Row =    0, Col =  45, Data =    46, Dqm = 0000
# at time    291170 ns BST  : Burst Terminate
# at time    291177 ns READ : Bank = 0 Row =    0, Col =  46, Data =    47, Dqm = 0000
# at time    291197 ns READ : Bank = 0 Row =    0, Col =  47, Data =    48, Dqm = 0000
# at time    291250 ns BST  : Burst Terminate
# at time    291270 ns PRE  : Bank = ALL
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/read_fifo.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:30:26 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/read_fifo.v 
# -- Compiling module read_fifo
# 
# Top level modules:
# 	read_fifo
# End time: 20:30:26 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_model_plus.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:30:26 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_model_plus.v 
# -- Compiling module sdram_model_plus
# 
# Top level modules:
# 	sdram_model_plus
# End time: 20:30:26 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_arbit.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:30:26 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_arbit.v 
# -- Compiling module sdram_pro_arbit
# 
# Top level modules:
# 	sdram_pro_arbit
# End time: 20:30:26 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_autorefresh.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:30:26 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_autorefresh.v 
# -- Compiling module sdram_pro_autorefresh
# 
# Top level modules:
# 	sdram_pro_autorefresh
# End time: 20:30:26 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_master.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:30:26 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_master.v 
# -- Compiling module sdram_pro_axi_master
# 
# Top level modules:
# 	sdram_pro_axi_master
# End time: 20:30:26 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_slave.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:30:26 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_slave.v 
# -- Compiling module sdram_pro_axi_slave
# 
# Top level modules:
# 	sdram_pro_axi_slave
# End time: 20:30:26 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:30:27 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v 
# -- Compiling module sdram_pro_axi_top
# ** Warning: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v(266): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	sdram_pro_axi_top
# End time: 20:30:27 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top_tb.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:30:27 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top_tb.v 
# -- Compiling module sdram_pro_axi_top_tb
# 
# Top level modules:
# 	sdram_pro_axi_top_tb
# End time: 20:30:27 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_fifo_ctrl.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:30:27 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_fifo_ctrl.v 
# -- Compiling module sdram_pro_fifo_ctrl
# 
# Top level modules:
# 	sdram_pro_fifo_ctrl
# End time: 20:30:27 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_init.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:30:27 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_init.v 
# -- Compiling module sdram_pro_init
# 
# Top level modules:
# 	sdram_pro_init
# End time: 20:30:27 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:30:27 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v 
# -- Compiling module sdram_pro_read
# 
# Top level modules:
# 	sdram_pro_read
# End time: 20:30:27 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:30:27 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v 
# -- Compiling module sdram_pro_sdram_ctrl
# 
# Top level modules:
# 	sdram_pro_sdram_ctrl
# End time: 20:30:28 on Jul 26,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:30:28 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v 
# -- Compiling module sdram_pro_top
# 
# Top level modules:
# 	sdram_pro_top
# End time: 20:30:28 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:30:28 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v 
# -- Compiling module sdram_pro_write
# 
# Top level modules:
# 	sdram_pro_write
# End time: 20:30:28 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/write_fifo.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:30:28 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/write_fifo.v 
# -- Compiling module write_fifo
# 
# Top level modules:
# 	write_fifo
# End time: 20:30:28 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.sdram_pro_axi_top_tb(fast)
# Loading work.sdram_pro_axi_top(fast)
# Loading work.sdram_pro_top(fast)
# Loading work.sdram_pro_fifo_ctrl(fast)
# Loading work.write_fifo(fast)
# Loading altera_mf_ver.dcfifo(fast)
# Loading altera_mf_ver.dcfifo_mixed_widths(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.dcfifo_async(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast__2)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__2)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__3)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__4)
# Loading altera_mf_ver.dcfifo_fefifo(fast)
# Loading altera_mf_ver.dcfifo_fefifo(fast__1)
# Loading altera_mf_ver.dcfifo_low_latency(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION(fast)
# Loading altera_mf_ver.dcfifo_dffpipe(fast)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__1)
# Loading work.read_fifo(fast)
# Loading altera_mf_ver.dcfifo(fast__1)
# Loading altera_mf_ver.dcfifo_mixed_widths(fast__1)
# Loading altera_mf_ver.dcfifo_low_latency(fast__1)
# Loading work.sdram_pro_sdram_ctrl(fast)
# Loading work.sdram_pro_arbit(fast)
# Loading work.sdram_pro_init(fast)
# Loading work.sdram_pro_autorefresh(fast)
# Loading work.sdram_pro_write(fast)
# Loading work.sdram_pro_read(fast)
# Loading work.sdram_pro_axi_slave(fast)
# Loading work.sdram_pro_axi_master(fast)
# Loading work.sdram_model_plus(fast)
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top_tb.v(111): [PCDPC] - Port size (23) does not match connection size (1) for port 'addr'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v(39).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v(109): [PCDPC] - Port size (10) does not match connection size (8) for port 'WR_BURST_LEN'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v(109): [PCDPC] - Port size (10) does not match connection size (8) for port 'RD_BURST_LEN'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(22).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(155): [PCDPC] - Port size (8) does not match connection size (10) for port 'wr_burst_len'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst/U_sdram_pro_write File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(177): [PCDPC] - Port size (8) does not match connection size (10) for port 'rd_burst_len'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst/U_sdram_pro_read File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v
run
# at time    200230 ns PRE  : Bank = ALL
# at time    200250 ns PRE  : Bank = ALL
# at time    200270 ns AREF : Auto Refresh
# at time    200370 ns AREF : Auto Refresh
# at time    200470 ns LMR  : Load Mode Register
#                             CAS Latency      = 3
#                             Burst Length     = Full
#                             Burst Type       = Sequential
#                             Write Burst Mode = Programmed Burst Length
# at time    200610 ns PRE  : Bank = ALL
# at time    200630 ns PRE  : Bank = ALL
# at time    200650 ns PRE  : Bank = ALL
# at time    200670 ns ACT  : Bank = 0 Row =    0
# at time    200770 ns WRITE: Bank = 0 Row =    0, Col =   0, Data =     1, Dqm = 0000
# at time    200790 ns WRITE: Bank = 0 Row =    0, Col =   1, Data =     2, Dqm = 0000
# at time    200810 ns WRITE: Bank = 0 Row =    0, Col =   2, Data =     3, Dqm = 0000
# at time    200830 ns WRITE: Bank = 0 Row =    0, Col =   3, Data =     4, Dqm = 0000
# at time    200850 ns WRITE: Bank = 0 Row =    0, Col =   4, Data =     5, Dqm = 0000
# at time    200870 ns WRITE: Bank = 0 Row =    0, Col =   5, Data =     6, Dqm = 0000
# at time    200890 ns WRITE: Bank = 0 Row =    0, Col =   6, Data =     7, Dqm = 0000
# at time    200910 ns WRITE: Bank = 0 Row =    0, Col =   7, Data =     8, Dqm = 0000
# at time    200930 ns WRITE: Bank = 0 Row =    0, Col =   8, Data =     9, Dqm = 0000
# at time    200950 ns WRITE: Bank = 0 Row =    0, Col =   9, Data =    10, Dqm = 0000
# at time    200970 ns WRITE: Bank = 0 Row =    0, Col =  10, Data =    11, Dqm = 0000
# at time    200990 ns WRITE: Bank = 0 Row =    0, Col =  11, Data =    12, Dqm = 0000
# at time    201010 ns WRITE: Bank = 0 Row =    0, Col =  12, Data =    13, Dqm = 0000
# at time    201030 ns WRITE: Bank = 0 Row =    0, Col =  13, Data =    14, Dqm = 0000
# at time    201050 ns WRITE: Bank = 0 Row =    0, Col =  14, Data =    15, Dqm = 0000
# at time    201070 ns WRITE: Bank = 0 Row =    0, Col =  15, Data =    16, Dqm = 0000
# at time    201090 ns BST  : Burst Terminate
# at time    201110 ns BST  : Burst Terminate
# at time    201130 ns PRE  : Bank = ALL
# at time    210670 ns ACT  : Bank = 0 Row =    0
# at time    210817 ns READ : Bank = 0 Row =    0, Col =   0, Data =     1, Dqm = 0000
# at time    210837 ns READ : Bank = 0 Row =    0, Col =   1, Data =     2, Dqm = 0000
# at time    210857 ns READ : Bank = 0 Row =    0, Col =   2, Data =     3, Dqm = 0000
# at time    210877 ns READ : Bank = 0 Row =    0, Col =   3, Data =     4, Dqm = 0000
# at time    210897 ns READ : Bank = 0 Row =    0, Col =   4, Data =     5, Dqm = 0000
# at time    210917 ns READ : Bank = 0 Row =    0, Col =   5, Data =     6, Dqm = 0000
# at time    210937 ns READ : Bank = 0 Row =    0, Col =   6, Data =     7, Dqm = 0000
# at time    210957 ns READ : Bank = 0 Row =    0, Col =   7, Data =     8, Dqm = 0000
# at time    210977 ns READ : Bank = 0 Row =    0, Col =   8, Data =     9, Dqm = 0000
# at time    210997 ns READ : Bank = 0 Row =    0, Col =   9, Data =    10, Dqm = 0000
# at time    211017 ns READ : Bank = 0 Row =    0, Col =  10, Data =    11, Dqm = 0000
# at time    211037 ns READ : Bank = 0 Row =    0, Col =  11, Data =    12, Dqm = 0000
# at time    211057 ns READ : Bank = 0 Row =    0, Col =  12, Data =    13, Dqm = 0000
# at time    211077 ns READ : Bank = 0 Row =    0, Col =  13, Data =    14, Dqm = 0000
# at time    211090 ns BST  : Burst Terminate
# at time    211097 ns READ : Bank = 0 Row =    0, Col =  14, Data =    15, Dqm = 0000
# at time    211117 ns READ : Bank = 0 Row =    0, Col =  15, Data =    16, Dqm = 0000
# at time    211170 ns BST  : Burst Terminate
# at time    211190 ns PRE  : Bank = ALL
# at time    211310 ns ACT  : Bank = 0 Row =    0
# at time    211457 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    211477 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    211497 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    211517 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    211537 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    211557 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    211577 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    211597 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    211617 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    211637 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    211657 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    211677 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    211697 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    211717 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    211730 ns BST  : Burst Terminate
# at time    211737 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    211757 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    211810 ns BST  : Burst Terminate
# at time    211830 ns PRE  : Bank = ALL
# at time    215570 ns PRE  : Bank = ALL
# at time    215590 ns PRE  : Bank = ALL
# at time    215610 ns AREF : Auto Refresh
# at time    220630 ns PRE  : Bank = ALL
# at time    220650 ns PRE  : Bank = ALL
# at time    220670 ns PRE  : Bank = ALL
# at time    220690 ns ACT  : Bank = 0 Row =    0
# at time    220790 ns WRITE: Bank = 0 Row =    0, Col =  16, Data =    17, Dqm = 0000
# at time    220810 ns WRITE: Bank = 0 Row =    0, Col =  17, Data =    18, Dqm = 0000
# at time    220830 ns WRITE: Bank = 0 Row =    0, Col =  18, Data =    19, Dqm = 0000
# at time    220850 ns WRITE: Bank = 0 Row =    0, Col =  19, Data =    20, Dqm = 0000
# at time    220870 ns WRITE: Bank = 0 Row =    0, Col =  20, Data =    21, Dqm = 0000
# at time    220890 ns WRITE: Bank = 0 Row =    0, Col =  21, Data =    22, Dqm = 0000
# at time    220910 ns WRITE: Bank = 0 Row =    0, Col =  22, Data =    23, Dqm = 0000
# at time    220930 ns WRITE: Bank = 0 Row =    0, Col =  23, Data =    24, Dqm = 0000
# at time    220950 ns WRITE: Bank = 0 Row =    0, Col =  24, Data =    25, Dqm = 0000
# at time    220970 ns WRITE: Bank = 0 Row =    0, Col =  25, Data =    26, Dqm = 0000
# at time    220990 ns WRITE: Bank = 0 Row =    0, Col =  26, Data =    27, Dqm = 0000
# at time    221010 ns WRITE: Bank = 0 Row =    0, Col =  27, Data =    28, Dqm = 0000
# at time    221030 ns WRITE: Bank = 0 Row =    0, Col =  28, Data =    29, Dqm = 0000
# at time    221050 ns WRITE: Bank = 0 Row =    0, Col =  29, Data =    30, Dqm = 0000
# at time    221070 ns WRITE: Bank = 0 Row =    0, Col =  30, Data =    31, Dqm = 0000
# at time    221090 ns WRITE: Bank = 0 Row =    0, Col =  31, Data =    32, Dqm = 0000
# at time    221110 ns BST  : Burst Terminate
# at time    221130 ns BST  : Burst Terminate
# at time    221150 ns PRE  : Bank = ALL
# at time    230570 ns PRE  : Bank = ALL
# at time    230590 ns PRE  : Bank = ALL
# at time    230610 ns AREF : Auto Refresh
# at time    240650 ns PRE  : Bank = ALL
# at time    240670 ns PRE  : Bank = ALL
# at time    240690 ns PRE  : Bank = ALL
# at time    240710 ns ACT  : Bank = 0 Row =    0
# at time    240810 ns WRITE: Bank = 0 Row =    0, Col =  32, Data =    33, Dqm = 0000
# at time    240830 ns WRITE: Bank = 0 Row =    0, Col =  33, Data =    34, Dqm = 0000
# at time    240850 ns WRITE: Bank = 0 Row =    0, Col =  34, Data =    35, Dqm = 0000
# at time    240870 ns WRITE: Bank = 0 Row =    0, Col =  35, Data =    36, Dqm = 0000
# at time    240890 ns WRITE: Bank = 0 Row =    0, Col =  36, Data =    37, Dqm = 0000
# at time    240910 ns WRITE: Bank = 0 Row =    0, Col =  37, Data =    38, Dqm = 0000
# at time    240930 ns WRITE: Bank = 0 Row =    0, Col =  38, Data =    39, Dqm = 0000
# at time    240950 ns WRITE: Bank = 0 Row =    0, Col =  39, Data =    40, Dqm = 0000
# at time    240970 ns WRITE: Bank = 0 Row =    0, Col =  40, Data =    41, Dqm = 0000
# at time    240990 ns WRITE: Bank = 0 Row =    0, Col =  41, Data =    42, Dqm = 0000
# at time    241010 ns WRITE: Bank = 0 Row =    0, Col =  42, Data =    43, Dqm = 0000
# at time    241030 ns WRITE: Bank = 0 Row =    0, Col =  43, Data =    44, Dqm = 0000
# at time    241050 ns WRITE: Bank = 0 Row =    0, Col =  44, Data =    45, Dqm = 0000
# at time    241070 ns WRITE: Bank = 0 Row =    0, Col =  45, Data =    46, Dqm = 0000
# at time    241090 ns WRITE: Bank = 0 Row =    0, Col =  46, Data =    47, Dqm = 0000
# at time    241110 ns WRITE: Bank = 0 Row =    0, Col =  47, Data =    48, Dqm = 0000
# at time    241130 ns BST  : Burst Terminate
# at time    241150 ns BST  : Burst Terminate
# at time    241170 ns PRE  : Bank = ALL
# at time    245570 ns PRE  : Bank = ALL
# at time    245590 ns PRE  : Bank = ALL
# at time    245610 ns AREF : Auto Refresh
# at time    260570 ns PRE  : Bank = ALL
# at time    260590 ns PRE  : Bank = ALL
# at time    260610 ns AREF : Auto Refresh
# at time    260670 ns PRE  : Bank = ALL
# at time    260690 ns PRE  : Bank = ALL
# at time    260710 ns PRE  : Bank = ALL
# at time    260730 ns ACT  : Bank = 0 Row =    0
# at time    260830 ns WRITE: Bank = 0 Row =    0, Col =  48, Data =    49, Dqm = 0000
# at time    260850 ns WRITE: Bank = 0 Row =    0, Col =  49, Data =    50, Dqm = 0000
# at time    260870 ns WRITE: Bank = 0 Row =    0, Col =  50, Data =    51, Dqm = 0000
# at time    260890 ns WRITE: Bank = 0 Row =    0, Col =  51, Data =    52, Dqm = 0000
# at time    260910 ns WRITE: Bank = 0 Row =    0, Col =  52, Data =    53, Dqm = 0000
# at time    260930 ns WRITE: Bank = 0 Row =    0, Col =  53, Data =    54, Dqm = 0000
# at time    260950 ns WRITE: Bank = 0 Row =    0, Col =  54, Data =    55, Dqm = 0000
# at time    260970 ns WRITE: Bank = 0 Row =    0, Col =  55, Data =    56, Dqm = 0000
# at time    260990 ns WRITE: Bank = 0 Row =    0, Col =  56, Data =    57, Dqm = 0000
# at time    261010 ns WRITE: Bank = 0 Row =    0, Col =  57, Data =    58, Dqm = 0000
# at time    261030 ns WRITE: Bank = 0 Row =    0, Col =  58, Data =    59, Dqm = 0000
# at time    261050 ns WRITE: Bank = 0 Row =    0, Col =  59, Data =    60, Dqm = 0000
# at time    261070 ns WRITE: Bank = 0 Row =    0, Col =  60, Data =    61, Dqm = 0000
# at time    261090 ns WRITE: Bank = 0 Row =    0, Col =  61, Data =    62, Dqm = 0000
# at time    261110 ns WRITE: Bank = 0 Row =    0, Col =  62, Data =    63, Dqm = 0000
# at time    261130 ns WRITE: Bank = 0 Row =    0, Col =  63, Data =    64, Dqm = 0000
# at time    261150 ns BST  : Burst Terminate
# at time    261170 ns BST  : Burst Terminate
# at time    261190 ns PRE  : Bank = ALL
# at time    270730 ns ACT  : Bank = 0 Row =    0
# at time    270877 ns READ : Bank = 0 Row =    0, Col =  16, Data =    17, Dqm = 0000
# at time    270897 ns READ : Bank = 0 Row =    0, Col =  17, Data =    18, Dqm = 0000
# at time    270917 ns READ : Bank = 0 Row =    0, Col =  18, Data =    19, Dqm = 0000
# at time    270937 ns READ : Bank = 0 Row =    0, Col =  19, Data =    20, Dqm = 0000
# at time    270957 ns READ : Bank = 0 Row =    0, Col =  20, Data =    21, Dqm = 0000
# at time    270977 ns READ : Bank = 0 Row =    0, Col =  21, Data =    22, Dqm = 0000
# at time    270997 ns READ : Bank = 0 Row =    0, Col =  22, Data =    23, Dqm = 0000
# at time    271017 ns READ : Bank = 0 Row =    0, Col =  23, Data =    24, Dqm = 0000
# at time    271037 ns READ : Bank = 0 Row =    0, Col =  24, Data =    25, Dqm = 0000
# at time    271057 ns READ : Bank = 0 Row =    0, Col =  25, Data =    26, Dqm = 0000
# at time    271077 ns READ : Bank = 0 Row =    0, Col =  26, Data =    27, Dqm = 0000
# at time    271097 ns READ : Bank = 0 Row =    0, Col =  27, Data =    28, Dqm = 0000
# at time    271117 ns READ : Bank = 0 Row =    0, Col =  28, Data =    29, Dqm = 0000
# at time    271137 ns READ : Bank = 0 Row =    0, Col =  29, Data =    30, Dqm = 0000
# at time    271150 ns BST  : Burst Terminate
# at time    271157 ns READ : Bank = 0 Row =    0, Col =  30, Data =    31, Dqm = 0000
# at time    271177 ns READ : Bank = 0 Row =    0, Col =  31, Data =    32, Dqm = 0000
# at time    271230 ns BST  : Burst Terminate
# at time    271250 ns PRE  : Bank = ALL
# at time    275570 ns PRE  : Bank = ALL
# at time    275590 ns PRE  : Bank = ALL
# at time    275610 ns AREF : Auto Refresh
# at time    280690 ns PRE  : Bank = ALL
# at time    280710 ns PRE  : Bank = ALL
# at time    280730 ns PRE  : Bank = ALL
# at time    280750 ns ACT  : Bank = 0 Row =    0
# at time    280850 ns WRITE: Bank = 0 Row =    0, Col =  64, Data =    65, Dqm = 0000
# at time    280870 ns WRITE: Bank = 0 Row =    0, Col =  65, Data =    66, Dqm = 0000
# at time    280890 ns WRITE: Bank = 0 Row =    0, Col =  66, Data =    67, Dqm = 0000
# at time    280910 ns WRITE: Bank = 0 Row =    0, Col =  67, Data =    68, Dqm = 0000
# at time    280930 ns WRITE: Bank = 0 Row =    0, Col =  68, Data =    69, Dqm = 0000
# at time    280950 ns WRITE: Bank = 0 Row =    0, Col =  69, Data =    70, Dqm = 0000
# at time    280970 ns WRITE: Bank = 0 Row =    0, Col =  70, Data =    71, Dqm = 0000
# at time    280990 ns WRITE: Bank = 0 Row =    0, Col =  71, Data =    72, Dqm = 0000
# at time    281010 ns WRITE: Bank = 0 Row =    0, Col =  72, Data =    73, Dqm = 0000
# at time    281030 ns WRITE: Bank = 0 Row =    0, Col =  73, Data =    74, Dqm = 0000
# at time    281050 ns WRITE: Bank = 0 Row =    0, Col =  74, Data =    75, Dqm = 0000
# at time    281070 ns WRITE: Bank = 0 Row =    0, Col =  75, Data =    76, Dqm = 0000
# at time    281090 ns WRITE: Bank = 0 Row =    0, Col =  76, Data =    77, Dqm = 0000
# at time    281110 ns WRITE: Bank = 0 Row =    0, Col =  77, Data =    78, Dqm = 0000
# at time    281130 ns WRITE: Bank = 0 Row =    0, Col =  78, Data =    79, Dqm = 0000
# at time    281150 ns WRITE: Bank = 0 Row =    0, Col =  79, Data =    80, Dqm = 0000
# at time    281170 ns BST  : Burst Terminate
# at time    281190 ns BST  : Burst Terminate
# at time    281210 ns PRE  : Bank = ALL
# at time    290570 ns PRE  : Bank = ALL
# at time    290590 ns PRE  : Bank = ALL
# at time    290610 ns AREF : Auto Refresh
# at time    290750 ns ACT  : Bank = 0 Row =    0
# at time    290897 ns READ : Bank = 0 Row =    0, Col =  32, Data =    33, Dqm = 0000
# at time    290917 ns READ : Bank = 0 Row =    0, Col =  33, Data =    34, Dqm = 0000
# at time    290937 ns READ : Bank = 0 Row =    0, Col =  34, Data =    35, Dqm = 0000
# at time    290957 ns READ : Bank = 0 Row =    0, Col =  35, Data =    36, Dqm = 0000
# at time    290977 ns READ : Bank = 0 Row =    0, Col =  36, Data =    37, Dqm = 0000
# at time    290997 ns READ : Bank = 0 Row =    0, Col =  37, Data =    38, Dqm = 0000
# at time    291017 ns READ : Bank = 0 Row =    0, Col =  38, Data =    39, Dqm = 0000
# at time    291037 ns READ : Bank = 0 Row =    0, Col =  39, Data =    40, Dqm = 0000
# at time    291057 ns READ : Bank = 0 Row =    0, Col =  40, Data =    41, Dqm = 0000
# at time    291077 ns READ : Bank = 0 Row =    0, Col =  41, Data =    42, Dqm = 0000
# at time    291097 ns READ : Bank = 0 Row =    0, Col =  42, Data =    43, Dqm = 0000
# at time    291117 ns READ : Bank = 0 Row =    0, Col =  43, Data =    44, Dqm = 0000
# at time    291137 ns READ : Bank = 0 Row =    0, Col =  44, Data =    45, Dqm = 0000
# at time    291157 ns READ : Bank = 0 Row =    0, Col =  45, Data =    46, Dqm = 0000
# at time    291170 ns BST  : Burst Terminate
# at time    291177 ns READ : Bank = 0 Row =    0, Col =  46, Data =    47, Dqm = 0000
# at time    291197 ns READ : Bank = 0 Row =    0, Col =  47, Data =    48, Dqm = 0000
# at time    291250 ns BST  : Burst Terminate
# at time    291270 ns PRE  : Bank = ALL
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/read_fifo.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:31:27 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/read_fifo.v 
# -- Compiling module read_fifo
# 
# Top level modules:
# 	read_fifo
# End time: 20:31:27 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_model_plus.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:31:27 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_model_plus.v 
# -- Compiling module sdram_model_plus
# 
# Top level modules:
# 	sdram_model_plus
# End time: 20:31:27 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_arbit.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:31:27 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_arbit.v 
# -- Compiling module sdram_pro_arbit
# 
# Top level modules:
# 	sdram_pro_arbit
# End time: 20:31:27 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_autorefresh.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:31:27 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_autorefresh.v 
# -- Compiling module sdram_pro_autorefresh
# 
# Top level modules:
# 	sdram_pro_autorefresh
# End time: 20:31:27 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_master.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:31:27 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_master.v 
# -- Compiling module sdram_pro_axi_master
# 
# Top level modules:
# 	sdram_pro_axi_master
# End time: 20:31:28 on Jul 26,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_slave.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:31:28 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_slave.v 
# -- Compiling module sdram_pro_axi_slave
# 
# Top level modules:
# 	sdram_pro_axi_slave
# End time: 20:31:28 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:31:28 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v 
# -- Compiling module sdram_pro_axi_top
# ** Warning: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v(266): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	sdram_pro_axi_top
# End time: 20:31:28 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top_tb.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:31:28 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top_tb.v 
# -- Compiling module sdram_pro_axi_top_tb
# 
# Top level modules:
# 	sdram_pro_axi_top_tb
# End time: 20:31:28 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_fifo_ctrl.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:31:28 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_fifo_ctrl.v 
# -- Compiling module sdram_pro_fifo_ctrl
# 
# Top level modules:
# 	sdram_pro_fifo_ctrl
# End time: 20:31:28 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_init.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:31:28 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_init.v 
# -- Compiling module sdram_pro_init
# 
# Top level modules:
# 	sdram_pro_init
# End time: 20:31:28 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:31:28 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v 
# -- Compiling module sdram_pro_read
# 
# Top level modules:
# 	sdram_pro_read
# End time: 20:31:29 on Jul 26,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:31:29 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v 
# -- Compiling module sdram_pro_sdram_ctrl
# 
# Top level modules:
# 	sdram_pro_sdram_ctrl
# End time: 20:31:29 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:31:29 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v 
# -- Compiling module sdram_pro_top
# 
# Top level modules:
# 	sdram_pro_top
# End time: 20:31:29 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:31:29 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v 
# -- Compiling module sdram_pro_write
# 
# Top level modules:
# 	sdram_pro_write
# End time: 20:31:29 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/write_fifo.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:31:29 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/write_fifo.v 
# -- Compiling module write_fifo
# 
# Top level modules:
# 	write_fifo
# End time: 20:31:29 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.sdram_pro_axi_top_tb(fast)
# Loading work.sdram_pro_axi_top(fast)
# Loading work.sdram_pro_top(fast)
# Loading work.sdram_pro_fifo_ctrl(fast)
# Loading work.write_fifo(fast)
# Loading altera_mf_ver.dcfifo(fast)
# Loading altera_mf_ver.dcfifo_mixed_widths(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.dcfifo_async(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast__2)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__2)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__3)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__4)
# Loading altera_mf_ver.dcfifo_fefifo(fast)
# Loading altera_mf_ver.dcfifo_fefifo(fast__1)
# Loading altera_mf_ver.dcfifo_low_latency(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION(fast)
# Loading altera_mf_ver.dcfifo_dffpipe(fast)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__1)
# Loading work.read_fifo(fast)
# Loading altera_mf_ver.dcfifo(fast__1)
# Loading altera_mf_ver.dcfifo_mixed_widths(fast__1)
# Loading altera_mf_ver.dcfifo_low_latency(fast__1)
# Loading work.sdram_pro_sdram_ctrl(fast)
# Loading work.sdram_pro_arbit(fast)
# Loading work.sdram_pro_init(fast)
# Loading work.sdram_pro_autorefresh(fast)
# Loading work.sdram_pro_write(fast)
# Loading work.sdram_pro_read(fast)
# Loading work.sdram_pro_axi_slave(fast)
# Loading work.sdram_pro_axi_master(fast)
# Loading work.sdram_model_plus(fast)
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top_tb.v(111): [PCDPC] - Port size (23) does not match connection size (1) for port 'addr'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v(39).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v(109): [PCDPC] - Port size (10) does not match connection size (8) for port 'WR_BURST_LEN'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v(109): [PCDPC] - Port size (10) does not match connection size (8) for port 'RD_BURST_LEN'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(22).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(155): [PCDPC] - Port size (8) does not match connection size (10) for port 'wr_burst_len'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst/U_sdram_pro_write File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(177): [PCDPC] - Port size (8) does not match connection size (10) for port 'rd_burst_len'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst/U_sdram_pro_read File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v
run
# at time    200230 ns PRE  : Bank = ALL
# at time    200250 ns PRE  : Bank = ALL
# at time    200270 ns AREF : Auto Refresh
# at time    200370 ns AREF : Auto Refresh
# at time    200470 ns LMR  : Load Mode Register
#                             CAS Latency      = 3
#                             Burst Length     = Full
#                             Burst Type       = Sequential
#                             Write Burst Mode = Programmed Burst Length
# at time    200610 ns PRE  : Bank = ALL
# at time    200630 ns PRE  : Bank = ALL
# at time    200650 ns PRE  : Bank = ALL
# at time    200670 ns ACT  : Bank = 0 Row =    0
# at time    200770 ns WRITE: Bank = 0 Row =    0, Col =   0, Data =     1, Dqm = 0000
# at time    200790 ns WRITE: Bank = 0 Row =    0, Col =   1, Data =     2, Dqm = 0000
# at time    200810 ns WRITE: Bank = 0 Row =    0, Col =   2, Data =     3, Dqm = 0000
# at time    200830 ns WRITE: Bank = 0 Row =    0, Col =   3, Data =     4, Dqm = 0000
# at time    200850 ns WRITE: Bank = 0 Row =    0, Col =   4, Data =     5, Dqm = 0000
# at time    200870 ns WRITE: Bank = 0 Row =    0, Col =   5, Data =     6, Dqm = 0000
# at time    200890 ns WRITE: Bank = 0 Row =    0, Col =   6, Data =     7, Dqm = 0000
# at time    200910 ns WRITE: Bank = 0 Row =    0, Col =   7, Data =     8, Dqm = 0000
# at time    200930 ns WRITE: Bank = 0 Row =    0, Col =   8, Data =     9, Dqm = 0000
# at time    200950 ns WRITE: Bank = 0 Row =    0, Col =   9, Data =    10, Dqm = 0000
# at time    200970 ns WRITE: Bank = 0 Row =    0, Col =  10, Data =    11, Dqm = 0000
# at time    200990 ns WRITE: Bank = 0 Row =    0, Col =  11, Data =    12, Dqm = 0000
# at time    201010 ns WRITE: Bank = 0 Row =    0, Col =  12, Data =    13, Dqm = 0000
# at time    201030 ns WRITE: Bank = 0 Row =    0, Col =  13, Data =    14, Dqm = 0000
# at time    201050 ns WRITE: Bank = 0 Row =    0, Col =  14, Data =    15, Dqm = 0000
# at time    201070 ns WRITE: Bank = 0 Row =    0, Col =  15, Data =    16, Dqm = 0000
# at time    201090 ns BST  : Burst Terminate
# at time    201110 ns BST  : Burst Terminate
# at time    201130 ns PRE  : Bank = ALL
# at time    210670 ns ACT  : Bank = 0 Row =    0
# at time    210817 ns READ : Bank = 0 Row =    0, Col =   0, Data =     1, Dqm = 0000
# at time    210837 ns READ : Bank = 0 Row =    0, Col =   1, Data =     2, Dqm = 0000
# at time    210857 ns READ : Bank = 0 Row =    0, Col =   2, Data =     3, Dqm = 0000
# at time    210877 ns READ : Bank = 0 Row =    0, Col =   3, Data =     4, Dqm = 0000
# at time    210897 ns READ : Bank = 0 Row =    0, Col =   4, Data =     5, Dqm = 0000
# at time    210917 ns READ : Bank = 0 Row =    0, Col =   5, Data =     6, Dqm = 0000
# at time    210937 ns READ : Bank = 0 Row =    0, Col =   6, Data =     7, Dqm = 0000
# at time    210957 ns READ : Bank = 0 Row =    0, Col =   7, Data =     8, Dqm = 0000
# at time    210977 ns READ : Bank = 0 Row =    0, Col =   8, Data =     9, Dqm = 0000
# at time    210997 ns READ : Bank = 0 Row =    0, Col =   9, Data =    10, Dqm = 0000
# at time    211017 ns READ : Bank = 0 Row =    0, Col =  10, Data =    11, Dqm = 0000
# at time    211037 ns READ : Bank = 0 Row =    0, Col =  11, Data =    12, Dqm = 0000
# at time    211057 ns READ : Bank = 0 Row =    0, Col =  12, Data =    13, Dqm = 0000
# at time    211077 ns READ : Bank = 0 Row =    0, Col =  13, Data =    14, Dqm = 0000
# at time    211090 ns BST  : Burst Terminate
# at time    211097 ns READ : Bank = 0 Row =    0, Col =  14, Data =    15, Dqm = 0000
# at time    211117 ns READ : Bank = 0 Row =    0, Col =  15, Data =    16, Dqm = 0000
# at time    211170 ns BST  : Burst Terminate
# at time    211190 ns PRE  : Bank = ALL
# at time    211370 ns ACT  : Bank = 0 Row =    0
# at time    211517 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    211537 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    211557 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    211577 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    211597 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    211617 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    211637 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    211657 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    211677 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    211697 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    211717 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    211737 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    211757 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    211777 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    211790 ns BST  : Burst Terminate
# at time    211797 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    211817 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    211870 ns BST  : Burst Terminate
# at time    211890 ns PRE  : Bank = ALL
# at time    215570 ns PRE  : Bank = ALL
# at time    215590 ns PRE  : Bank = ALL
# at time    215610 ns AREF : Auto Refresh
# at time    220630 ns PRE  : Bank = ALL
# at time    220650 ns PRE  : Bank = ALL
# at time    220670 ns PRE  : Bank = ALL
# at time    220690 ns ACT  : Bank = 0 Row =    0
# at time    220790 ns WRITE: Bank = 0 Row =    0, Col =  16, Data =    17, Dqm = 0000
# at time    220810 ns WRITE: Bank = 0 Row =    0, Col =  17, Data =    18, Dqm = 0000
# at time    220830 ns WRITE: Bank = 0 Row =    0, Col =  18, Data =    19, Dqm = 0000
# at time    220850 ns WRITE: Bank = 0 Row =    0, Col =  19, Data =    20, Dqm = 0000
# at time    220870 ns WRITE: Bank = 0 Row =    0, Col =  20, Data =    21, Dqm = 0000
# at time    220890 ns WRITE: Bank = 0 Row =    0, Col =  21, Data =    22, Dqm = 0000
# at time    220910 ns WRITE: Bank = 0 Row =    0, Col =  22, Data =    23, Dqm = 0000
# at time    220930 ns WRITE: Bank = 0 Row =    0, Col =  23, Data =    24, Dqm = 0000
# at time    220950 ns WRITE: Bank = 0 Row =    0, Col =  24, Data =    25, Dqm = 0000
# at time    220970 ns WRITE: Bank = 0 Row =    0, Col =  25, Data =    26, Dqm = 0000
# at time    220990 ns WRITE: Bank = 0 Row =    0, Col =  26, Data =    27, Dqm = 0000
# at time    221010 ns WRITE: Bank = 0 Row =    0, Col =  27, Data =    28, Dqm = 0000
# at time    221030 ns WRITE: Bank = 0 Row =    0, Col =  28, Data =    29, Dqm = 0000
# at time    221050 ns WRITE: Bank = 0 Row =    0, Col =  29, Data =    30, Dqm = 0000
# at time    221070 ns WRITE: Bank = 0 Row =    0, Col =  30, Data =    31, Dqm = 0000
# at time    221090 ns WRITE: Bank = 0 Row =    0, Col =  31, Data =    32, Dqm = 0000
# at time    221110 ns BST  : Burst Terminate
# at time    221130 ns BST  : Burst Terminate
# at time    221150 ns PRE  : Bank = ALL
# at time    230570 ns PRE  : Bank = ALL
# at time    230590 ns PRE  : Bank = ALL
# at time    230610 ns AREF : Auto Refresh
# at time    230730 ns ACT  : Bank = 0 Row =    0
# at time    230877 ns READ : Bank = 0 Row =    0, Col =  16, Data =    17, Dqm = 0000
# at time    230897 ns READ : Bank = 0 Row =    0, Col =  17, Data =    18, Dqm = 0000
# at time    230917 ns READ : Bank = 0 Row =    0, Col =  18, Data =    19, Dqm = 0000
# at time    230937 ns READ : Bank = 0 Row =    0, Col =  19, Data =    20, Dqm = 0000
# at time    230957 ns READ : Bank = 0 Row =    0, Col =  20, Data =    21, Dqm = 0000
# at time    230977 ns READ : Bank = 0 Row =    0, Col =  21, Data =    22, Dqm = 0000
# at time    230997 ns READ : Bank = 0 Row =    0, Col =  22, Data =    23, Dqm = 0000
# at time    231017 ns READ : Bank = 0 Row =    0, Col =  23, Data =    24, Dqm = 0000
# at time    231037 ns READ : Bank = 0 Row =    0, Col =  24, Data =    25, Dqm = 0000
# at time    231057 ns READ : Bank = 0 Row =    0, Col =  25, Data =    26, Dqm = 0000
# at time    231077 ns READ : Bank = 0 Row =    0, Col =  26, Data =    27, Dqm = 0000
# at time    231097 ns READ : Bank = 0 Row =    0, Col =  27, Data =    28, Dqm = 0000
# at time    231117 ns READ : Bank = 0 Row =    0, Col =  28, Data =    29, Dqm = 0000
# at time    231137 ns READ : Bank = 0 Row =    0, Col =  29, Data =    30, Dqm = 0000
# at time    231150 ns BST  : Burst Terminate
# at time    231157 ns READ : Bank = 0 Row =    0, Col =  30, Data =    31, Dqm = 0000
# at time    231177 ns READ : Bank = 0 Row =    0, Col =  31, Data =    32, Dqm = 0000
# at time    231230 ns BST  : Burst Terminate
# at time    231250 ns PRE  : Bank = ALL
# at time    240650 ns PRE  : Bank = ALL
# at time    240670 ns PRE  : Bank = ALL
# at time    240690 ns PRE  : Bank = ALL
# at time    240710 ns ACT  : Bank = 0 Row =    0
# at time    240810 ns WRITE: Bank = 0 Row =    0, Col =  32, Data =    33, Dqm = 0000
# at time    240830 ns WRITE: Bank = 0 Row =    0, Col =  33, Data =    34, Dqm = 0000
# at time    240850 ns WRITE: Bank = 0 Row =    0, Col =  34, Data =    35, Dqm = 0000
# at time    240870 ns WRITE: Bank = 0 Row =    0, Col =  35, Data =    36, Dqm = 0000
# at time    240890 ns WRITE: Bank = 0 Row =    0, Col =  36, Data =    37, Dqm = 0000
# at time    240910 ns WRITE: Bank = 0 Row =    0, Col =  37, Data =    38, Dqm = 0000
# at time    240930 ns WRITE: Bank = 0 Row =    0, Col =  38, Data =    39, Dqm = 0000
# at time    240950 ns WRITE: Bank = 0 Row =    0, Col =  39, Data =    40, Dqm = 0000
# at time    240970 ns WRITE: Bank = 0 Row =    0, Col =  40, Data =    41, Dqm = 0000
# at time    240990 ns WRITE: Bank = 0 Row =    0, Col =  41, Data =    42, Dqm = 0000
# at time    241010 ns WRITE: Bank = 0 Row =    0, Col =  42, Data =    43, Dqm = 0000
# at time    241030 ns WRITE: Bank = 0 Row =    0, Col =  43, Data =    44, Dqm = 0000
# at time    241050 ns WRITE: Bank = 0 Row =    0, Col =  44, Data =    45, Dqm = 0000
# at time    241070 ns WRITE: Bank = 0 Row =    0, Col =  45, Data =    46, Dqm = 0000
# at time    241090 ns WRITE: Bank = 0 Row =    0, Col =  46, Data =    47, Dqm = 0000
# at time    241110 ns WRITE: Bank = 0 Row =    0, Col =  47, Data =    48, Dqm = 0000
# at time    241130 ns BST  : Burst Terminate
# at time    241150 ns BST  : Burst Terminate
# at time    241170 ns PRE  : Bank = ALL
# at time    245570 ns PRE  : Bank = ALL
# at time    245590 ns PRE  : Bank = ALL
# at time    245610 ns AREF : Auto Refresh
# at time    250710 ns ACT  : Bank = 0 Row =    0
# at time    250857 ns READ : Bank = 0 Row =    0, Col =  32, Data =    33, Dqm = 0000
# at time    250877 ns READ : Bank = 0 Row =    0, Col =  33, Data =    34, Dqm = 0000
# at time    250897 ns READ : Bank = 0 Row =    0, Col =  34, Data =    35, Dqm = 0000
# at time    250917 ns READ : Bank = 0 Row =    0, Col =  35, Data =    36, Dqm = 0000
# at time    250937 ns READ : Bank = 0 Row =    0, Col =  36, Data =    37, Dqm = 0000
# at time    250957 ns READ : Bank = 0 Row =    0, Col =  37, Data =    38, Dqm = 0000
# at time    250977 ns READ : Bank = 0 Row =    0, Col =  38, Data =    39, Dqm = 0000
# at time    250997 ns READ : Bank = 0 Row =    0, Col =  39, Data =    40, Dqm = 0000
# at time    251017 ns READ : Bank = 0 Row =    0, Col =  40, Data =    41, Dqm = 0000
# at time    251037 ns READ : Bank = 0 Row =    0, Col =  41, Data =    42, Dqm = 0000
# at time    251057 ns READ : Bank = 0 Row =    0, Col =  42, Data =    43, Dqm = 0000
# at time    251077 ns READ : Bank = 0 Row =    0, Col =  43, Data =    44, Dqm = 0000
# at time    251097 ns READ : Bank = 0 Row =    0, Col =  44, Data =    45, Dqm = 0000
# at time    251117 ns READ : Bank = 0 Row =    0, Col =  45, Data =    46, Dqm = 0000
# at time    251130 ns BST  : Burst Terminate
# at time    251137 ns READ : Bank = 0 Row =    0, Col =  46, Data =    47, Dqm = 0000
# at time    251157 ns READ : Bank = 0 Row =    0, Col =  47, Data =    48, Dqm = 0000
# at time    251210 ns BST  : Burst Terminate
# at time    251230 ns PRE  : Bank = ALL
# at time    260570 ns PRE  : Bank = ALL
# at time    260590 ns PRE  : Bank = ALL
# at time    260610 ns AREF : Auto Refresh
# at time    260670 ns PRE  : Bank = ALL
# at time    260690 ns PRE  : Bank = ALL
# at time    260710 ns PRE  : Bank = ALL
# at time    260730 ns ACT  : Bank = 0 Row =    0
# at time    260830 ns WRITE: Bank = 0 Row =    0, Col =  48, Data =    49, Dqm = 0000
# at time    260850 ns WRITE: Bank = 0 Row =    0, Col =  49, Data =    50, Dqm = 0000
# at time    260870 ns WRITE: Bank = 0 Row =    0, Col =  50, Data =    51, Dqm = 0000
# at time    260890 ns WRITE: Bank = 0 Row =    0, Col =  51, Data =    52, Dqm = 0000
# at time    260910 ns WRITE: Bank = 0 Row =    0, Col =  52, Data =    53, Dqm = 0000
# at time    260930 ns WRITE: Bank = 0 Row =    0, Col =  53, Data =    54, Dqm = 0000
# at time    260950 ns WRITE: Bank = 0 Row =    0, Col =  54, Data =    55, Dqm = 0000
# at time    260970 ns WRITE: Bank = 0 Row =    0, Col =  55, Data =    56, Dqm = 0000
# at time    260990 ns WRITE: Bank = 0 Row =    0, Col =  56, Data =    57, Dqm = 0000
# at time    261010 ns WRITE: Bank = 0 Row =    0, Col =  57, Data =    58, Dqm = 0000
# at time    261030 ns WRITE: Bank = 0 Row =    0, Col =  58, Data =    59, Dqm = 0000
# at time    261050 ns WRITE: Bank = 0 Row =    0, Col =  59, Data =    60, Dqm = 0000
# at time    261070 ns WRITE: Bank = 0 Row =    0, Col =  60, Data =    61, Dqm = 0000
# at time    261090 ns WRITE: Bank = 0 Row =    0, Col =  61, Data =    62, Dqm = 0000
# at time    261110 ns WRITE: Bank = 0 Row =    0, Col =  62, Data =    63, Dqm = 0000
# at time    261130 ns WRITE: Bank = 0 Row =    0, Col =  63, Data =    64, Dqm = 0000
# at time    261150 ns BST  : Burst Terminate
# at time    261170 ns BST  : Burst Terminate
# at time    261190 ns PRE  : Bank = ALL
# at time    270730 ns ACT  : Bank = 0 Row =    0
# at time    270877 ns READ : Bank = 0 Row =    0, Col =  48, Data =    49, Dqm = 0000
# at time    270897 ns READ : Bank = 0 Row =    0, Col =  49, Data =    50, Dqm = 0000
# at time    270917 ns READ : Bank = 0 Row =    0, Col =  50, Data =    51, Dqm = 0000
# at time    270937 ns READ : Bank = 0 Row =    0, Col =  51, Data =    52, Dqm = 0000
# at time    270957 ns READ : Bank = 0 Row =    0, Col =  52, Data =    53, Dqm = 0000
# at time    270977 ns READ : Bank = 0 Row =    0, Col =  53, Data =    54, Dqm = 0000
# at time    270997 ns READ : Bank = 0 Row =    0, Col =  54, Data =    55, Dqm = 0000
# at time    271017 ns READ : Bank = 0 Row =    0, Col =  55, Data =    56, Dqm = 0000
# at time    271037 ns READ : Bank = 0 Row =    0, Col =  56, Data =    57, Dqm = 0000
# at time    271057 ns READ : Bank = 0 Row =    0, Col =  57, Data =    58, Dqm = 0000
# at time    271077 ns READ : Bank = 0 Row =    0, Col =  58, Data =    59, Dqm = 0000
# at time    271097 ns READ : Bank = 0 Row =    0, Col =  59, Data =    60, Dqm = 0000
# at time    271117 ns READ : Bank = 0 Row =    0, Col =  60, Data =    61, Dqm = 0000
# at time    271137 ns READ : Bank = 0 Row =    0, Col =  61, Data =    62, Dqm = 0000
# at time    271150 ns BST  : Burst Terminate
# at time    271157 ns READ : Bank = 0 Row =    0, Col =  62, Data =    63, Dqm = 0000
# at time    271177 ns READ : Bank = 0 Row =    0, Col =  63, Data =    64, Dqm = 0000
# at time    271230 ns BST  : Burst Terminate
# at time    271250 ns PRE  : Bank = ALL
# at time    275570 ns PRE  : Bank = ALL
# at time    275590 ns PRE  : Bank = ALL
# at time    275610 ns AREF : Auto Refresh
# at time    280690 ns PRE  : Bank = ALL
# at time    280710 ns PRE  : Bank = ALL
# at time    280730 ns PRE  : Bank = ALL
# at time    280750 ns ACT  : Bank = 0 Row =    0
# at time    280850 ns WRITE: Bank = 0 Row =    0, Col =  64, Data =    65, Dqm = 0000
# at time    280870 ns WRITE: Bank = 0 Row =    0, Col =  65, Data =    66, Dqm = 0000
# at time    280890 ns WRITE: Bank = 0 Row =    0, Col =  66, Data =    67, Dqm = 0000
# at time    280910 ns WRITE: Bank = 0 Row =    0, Col =  67, Data =    68, Dqm = 0000
# at time    280930 ns WRITE: Bank = 0 Row =    0, Col =  68, Data =    69, Dqm = 0000
# at time    280950 ns WRITE: Bank = 0 Row =    0, Col =  69, Data =    70, Dqm = 0000
# at time    280970 ns WRITE: Bank = 0 Row =    0, Col =  70, Data =    71, Dqm = 0000
# at time    280990 ns WRITE: Bank = 0 Row =    0, Col =  71, Data =    72, Dqm = 0000
# at time    281010 ns WRITE: Bank = 0 Row =    0, Col =  72, Data =    73, Dqm = 0000
# at time    281030 ns WRITE: Bank = 0 Row =    0, Col =  73, Data =    74, Dqm = 0000
# at time    281050 ns WRITE: Bank = 0 Row =    0, Col =  74, Data =    75, Dqm = 0000
# at time    281070 ns WRITE: Bank = 0 Row =    0, Col =  75, Data =    76, Dqm = 0000
# at time    281090 ns WRITE: Bank = 0 Row =    0, Col =  76, Data =    77, Dqm = 0000
# at time    281110 ns WRITE: Bank = 0 Row =    0, Col =  77, Data =    78, Dqm = 0000
# at time    281130 ns WRITE: Bank = 0 Row =    0, Col =  78, Data =    79, Dqm = 0000
# at time    281150 ns WRITE: Bank = 0 Row =    0, Col =  79, Data =    80, Dqm = 0000
# at time    281170 ns BST  : Burst Terminate
# at time    281190 ns BST  : Burst Terminate
# at time    281210 ns PRE  : Bank = ALL
# at time    290570 ns PRE  : Bank = ALL
# at time    290590 ns PRE  : Bank = ALL
# at time    290610 ns AREF : Auto Refresh
# at time    290750 ns ACT  : Bank = 0 Row =    0
# at time    290897 ns READ : Bank = 0 Row =    0, Col =  64, Data =    65, Dqm = 0000
# at time    290917 ns READ : Bank = 0 Row =    0, Col =  65, Data =    66, Dqm = 0000
# at time    290937 ns READ : Bank = 0 Row =    0, Col =  66, Data =    67, Dqm = 0000
# at time    290957 ns READ : Bank = 0 Row =    0, Col =  67, Data =    68, Dqm = 0000
# at time    290977 ns READ : Bank = 0 Row =    0, Col =  68, Data =    69, Dqm = 0000
# at time    290997 ns READ : Bank = 0 Row =    0, Col =  69, Data =    70, Dqm = 0000
# at time    291017 ns READ : Bank = 0 Row =    0, Col =  70, Data =    71, Dqm = 0000
# at time    291037 ns READ : Bank = 0 Row =    0, Col =  71, Data =    72, Dqm = 0000
# at time    291057 ns READ : Bank = 0 Row =    0, Col =  72, Data =    73, Dqm = 0000
# at time    291077 ns READ : Bank = 0 Row =    0, Col =  73, Data =    74, Dqm = 0000
# at time    291097 ns READ : Bank = 0 Row =    0, Col =  74, Data =    75, Dqm = 0000
# at time    291117 ns READ : Bank = 0 Row =    0, Col =  75, Data =    76, Dqm = 0000
# at time    291137 ns READ : Bank = 0 Row =    0, Col =  76, Data =    77, Dqm = 0000
# at time    291157 ns READ : Bank = 0 Row =    0, Col =  77, Data =    78, Dqm = 0000
# at time    291170 ns BST  : Burst Terminate
# at time    291177 ns READ : Bank = 0 Row =    0, Col =  78, Data =    79, Dqm = 0000
# at time    291197 ns READ : Bank = 0 Row =    0, Col =  79, Data =    80, Dqm = 0000
# at time    291250 ns BST  : Burst Terminate
# at time    291270 ns PRE  : Bank = ALL
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/read_fifo.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:35:48 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/read_fifo.v 
# -- Compiling module read_fifo
# 
# Top level modules:
# 	read_fifo
# End time: 20:35:48 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_model_plus.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:35:48 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_model_plus.v 
# -- Compiling module sdram_model_plus
# 
# Top level modules:
# 	sdram_model_plus
# End time: 20:35:48 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_arbit.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:35:48 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_arbit.v 
# -- Compiling module sdram_pro_arbit
# 
# Top level modules:
# 	sdram_pro_arbit
# End time: 20:35:48 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_autorefresh.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:35:48 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_autorefresh.v 
# -- Compiling module sdram_pro_autorefresh
# 
# Top level modules:
# 	sdram_pro_autorefresh
# End time: 20:35:48 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_master.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:35:49 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_master.v 
# -- Compiling module sdram_pro_axi_master
# 
# Top level modules:
# 	sdram_pro_axi_master
# End time: 20:35:49 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_slave.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:35:49 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_slave.v 
# -- Compiling module sdram_pro_axi_slave
# 
# Top level modules:
# 	sdram_pro_axi_slave
# End time: 20:35:49 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:35:49 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v 
# -- Compiling module sdram_pro_axi_top
# ** Warning: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v(266): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	sdram_pro_axi_top
# End time: 20:35:49 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top_tb.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:35:49 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top_tb.v 
# -- Compiling module sdram_pro_axi_top_tb
# 
# Top level modules:
# 	sdram_pro_axi_top_tb
# End time: 20:35:49 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_fifo_ctrl.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:35:49 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_fifo_ctrl.v 
# -- Compiling module sdram_pro_fifo_ctrl
# 
# Top level modules:
# 	sdram_pro_fifo_ctrl
# End time: 20:35:49 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_init.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:35:49 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_init.v 
# -- Compiling module sdram_pro_init
# 
# Top level modules:
# 	sdram_pro_init
# End time: 20:35:49 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:35:50 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v 
# -- Compiling module sdram_pro_read
# 
# Top level modules:
# 	sdram_pro_read
# End time: 20:35:50 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:35:50 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v 
# -- Compiling module sdram_pro_sdram_ctrl
# 
# Top level modules:
# 	sdram_pro_sdram_ctrl
# End time: 20:35:50 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:35:50 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v 
# -- Compiling module sdram_pro_top
# 
# Top level modules:
# 	sdram_pro_top
# End time: 20:35:50 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:35:50 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v 
# -- Compiling module sdram_pro_write
# 
# Top level modules:
# 	sdram_pro_write
# End time: 20:35:50 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/write_fifo.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:35:50 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/write_fifo.v 
# -- Compiling module write_fifo
# 
# Top level modules:
# 	write_fifo
# End time: 20:35:50 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "sdram_pro_axi_master(fast)".
# Loading work.sdram_pro_axi_top_tb(fast)
# Loading work.sdram_pro_axi_top(fast)
# Loading work.sdram_pro_top(fast)
# Loading work.sdram_pro_fifo_ctrl(fast)
# Loading work.write_fifo(fast)
# Loading altera_mf_ver.dcfifo(fast)
# Loading altera_mf_ver.dcfifo_mixed_widths(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.dcfifo_async(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast__2)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__2)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__3)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__4)
# Loading altera_mf_ver.dcfifo_fefifo(fast)
# Loading altera_mf_ver.dcfifo_fefifo(fast__1)
# Loading altera_mf_ver.dcfifo_low_latency(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION(fast)
# Loading altera_mf_ver.dcfifo_dffpipe(fast)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__1)
# Loading work.read_fifo(fast)
# Loading altera_mf_ver.dcfifo(fast__1)
# Loading altera_mf_ver.dcfifo_mixed_widths(fast__1)
# Loading altera_mf_ver.dcfifo_low_latency(fast__1)
# Loading work.sdram_pro_sdram_ctrl(fast)
# Loading work.sdram_pro_arbit(fast)
# Loading work.sdram_pro_init(fast)
# Loading work.sdram_pro_autorefresh(fast)
# Loading work.sdram_pro_write(fast)
# Loading work.sdram_pro_read(fast)
# Loading work.sdram_pro_axi_slave(fast)
# Loading work.sdram_pro_axi_master(fast)
# Loading work.sdram_model_plus(fast)
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top_tb.v(111): [PCDPC] - Port size (23) does not match connection size (1) for port 'addr'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v(39).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v(109): [PCDPC] - Port size (10) does not match connection size (8) for port 'WR_BURST_LEN'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v(109): [PCDPC] - Port size (10) does not match connection size (8) for port 'RD_BURST_LEN'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(22).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(155): [PCDPC] - Port size (8) does not match connection size (10) for port 'wr_burst_len'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst/U_sdram_pro_write File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(177): [PCDPC] - Port size (8) does not match connection size (10) for port 'rd_burst_len'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst/U_sdram_pro_read File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v
run
# at time    200230 ns PRE  : Bank = ALL
# at time    200250 ns PRE  : Bank = ALL
# at time    200270 ns AREF : Auto Refresh
# at time    200370 ns AREF : Auto Refresh
# at time    200470 ns LMR  : Load Mode Register
#                             CAS Latency      = 3
#                             Burst Length     = Full
#                             Burst Type       = Sequential
#                             Write Burst Mode = Programmed Burst Length
# at time    200610 ns PRE  : Bank = ALL
# at time    200630 ns PRE  : Bank = ALL
# at time    200650 ns PRE  : Bank = ALL
# at time    200670 ns ACT  : Bank = 0 Row =    0
# at time    200770 ns WRITE: Bank = 0 Row =    0, Col =   0, Data =     1, Dqm = 0000
# at time    200790 ns WRITE: Bank = 0 Row =    0, Col =   1, Data =     2, Dqm = 0000
# at time    200810 ns WRITE: Bank = 0 Row =    0, Col =   2, Data =     3, Dqm = 0000
# at time    200830 ns WRITE: Bank = 0 Row =    0, Col =   3, Data =     4, Dqm = 0000
# at time    200850 ns WRITE: Bank = 0 Row =    0, Col =   4, Data =     5, Dqm = 0000
# at time    200870 ns WRITE: Bank = 0 Row =    0, Col =   5, Data =     6, Dqm = 0000
# at time    200890 ns WRITE: Bank = 0 Row =    0, Col =   6, Data =     7, Dqm = 0000
# at time    200910 ns WRITE: Bank = 0 Row =    0, Col =   7, Data =     8, Dqm = 0000
# at time    200930 ns WRITE: Bank = 0 Row =    0, Col =   8, Data =     9, Dqm = 0000
# at time    200950 ns WRITE: Bank = 0 Row =    0, Col =   9, Data =    10, Dqm = 0000
# at time    200970 ns WRITE: Bank = 0 Row =    0, Col =  10, Data =    11, Dqm = 0000
# at time    200990 ns WRITE: Bank = 0 Row =    0, Col =  11, Data =    12, Dqm = 0000
# at time    201010 ns WRITE: Bank = 0 Row =    0, Col =  12, Data =    13, Dqm = 0000
# at time    201030 ns WRITE: Bank = 0 Row =    0, Col =  13, Data =    14, Dqm = 0000
# at time    201050 ns WRITE: Bank = 0 Row =    0, Col =  14, Data =    15, Dqm = 0000
# at time    201070 ns WRITE: Bank = 0 Row =    0, Col =  15, Data =    16, Dqm = 0000
# at time    201090 ns BST  : Burst Terminate
# at time    201110 ns BST  : Burst Terminate
# at time    201130 ns PRE  : Bank = ALL
# at time    210670 ns ACT  : Bank = 0 Row =    0
# at time    210817 ns READ : Bank = 0 Row =    0, Col =   0, Data =     1, Dqm = 0000
# at time    210837 ns READ : Bank = 0 Row =    0, Col =   1, Data =     2, Dqm = 0000
# at time    210857 ns READ : Bank = 0 Row =    0, Col =   2, Data =     3, Dqm = 0000
# at time    210877 ns READ : Bank = 0 Row =    0, Col =   3, Data =     4, Dqm = 0000
# at time    210897 ns READ : Bank = 0 Row =    0, Col =   4, Data =     5, Dqm = 0000
# at time    210917 ns READ : Bank = 0 Row =    0, Col =   5, Data =     6, Dqm = 0000
# at time    210937 ns READ : Bank = 0 Row =    0, Col =   6, Data =     7, Dqm = 0000
# at time    210957 ns READ : Bank = 0 Row =    0, Col =   7, Data =     8, Dqm = 0000
# at time    210977 ns READ : Bank = 0 Row =    0, Col =   8, Data =     9, Dqm = 0000
# at time    210997 ns READ : Bank = 0 Row =    0, Col =   9, Data =    10, Dqm = 0000
# at time    211017 ns READ : Bank = 0 Row =    0, Col =  10, Data =    11, Dqm = 0000
# at time    211037 ns READ : Bank = 0 Row =    0, Col =  11, Data =    12, Dqm = 0000
# at time    211057 ns READ : Bank = 0 Row =    0, Col =  12, Data =    13, Dqm = 0000
# at time    211077 ns READ : Bank = 0 Row =    0, Col =  13, Data =    14, Dqm = 0000
# at time    211090 ns BST  : Burst Terminate
# at time    211097 ns READ : Bank = 0 Row =    0, Col =  14, Data =    15, Dqm = 0000
# at time    211117 ns READ : Bank = 0 Row =    0, Col =  15, Data =    16, Dqm = 0000
# at time    211170 ns BST  : Burst Terminate
# at time    211190 ns PRE  : Bank = ALL
# at time    211370 ns ACT  : Bank = 0 Row =    0
# at time    211517 ns READ : Bank = 0 Row =    0, Col =  16, Data =     0, Dqm = 0000
# at time    211537 ns READ : Bank = 0 Row =    0, Col =  17, Data =     0, Dqm = 0000
# at time    211557 ns READ : Bank = 0 Row =    0, Col =  18, Data =     0, Dqm = 0000
# at time    211577 ns READ : Bank = 0 Row =    0, Col =  19, Data =     0, Dqm = 0000
# at time    211597 ns READ : Bank = 0 Row =    0, Col =  20, Data =     0, Dqm = 0000
# at time    211617 ns READ : Bank = 0 Row =    0, Col =  21, Data =     0, Dqm = 0000
# at time    211637 ns READ : Bank = 0 Row =    0, Col =  22, Data =     0, Dqm = 0000
# at time    211657 ns READ : Bank = 0 Row =    0, Col =  23, Data =     0, Dqm = 0000
# at time    211677 ns READ : Bank = 0 Row =    0, Col =  24, Data =     0, Dqm = 0000
# at time    211697 ns READ : Bank = 0 Row =    0, Col =  25, Data =     0, Dqm = 0000
# at time    211717 ns READ : Bank = 0 Row =    0, Col =  26, Data =     0, Dqm = 0000
# at time    211737 ns READ : Bank = 0 Row =    0, Col =  27, Data =     0, Dqm = 0000
# at time    211757 ns READ : Bank = 0 Row =    0, Col =  28, Data =     0, Dqm = 0000
# at time    211777 ns READ : Bank = 0 Row =    0, Col =  29, Data =     0, Dqm = 0000
# at time    211790 ns BST  : Burst Terminate
# at time    211797 ns READ : Bank = 0 Row =    0, Col =  30, Data =     0, Dqm = 0000
# at time    211817 ns READ : Bank = 0 Row =    0, Col =  31, Data =     0, Dqm = 0000
# at time    211870 ns BST  : Burst Terminate
# at time    211890 ns PRE  : Bank = ALL
# at time    215570 ns PRE  : Bank = ALL
# at time    215590 ns PRE  : Bank = ALL
# at time    215610 ns AREF : Auto Refresh
# at time    220630 ns PRE  : Bank = ALL
# at time    220650 ns PRE  : Bank = ALL
# at time    220670 ns PRE  : Bank = ALL
# at time    220690 ns ACT  : Bank = 0 Row =    0
# at time    220790 ns WRITE: Bank = 0 Row =    0, Col =  16, Data =    17, Dqm = 0000
# at time    220810 ns WRITE: Bank = 0 Row =    0, Col =  17, Data =    18, Dqm = 0000
# at time    220830 ns WRITE: Bank = 0 Row =    0, Col =  18, Data =    19, Dqm = 0000
# at time    220850 ns WRITE: Bank = 0 Row =    0, Col =  19, Data =    20, Dqm = 0000
# at time    220870 ns WRITE: Bank = 0 Row =    0, Col =  20, Data =    21, Dqm = 0000
# at time    220890 ns WRITE: Bank = 0 Row =    0, Col =  21, Data =    22, Dqm = 0000
# at time    220910 ns WRITE: Bank = 0 Row =    0, Col =  22, Data =    23, Dqm = 0000
# at time    220930 ns WRITE: Bank = 0 Row =    0, Col =  23, Data =    24, Dqm = 0000
# at time    220950 ns WRITE: Bank = 0 Row =    0, Col =  24, Data =    25, Dqm = 0000
# at time    220970 ns WRITE: Bank = 0 Row =    0, Col =  25, Data =    26, Dqm = 0000
# at time    220990 ns WRITE: Bank = 0 Row =    0, Col =  26, Data =    27, Dqm = 0000
# at time    221010 ns WRITE: Bank = 0 Row =    0, Col =  27, Data =    28, Dqm = 0000
# at time    221030 ns WRITE: Bank = 0 Row =    0, Col =  28, Data =    29, Dqm = 0000
# at time    221050 ns WRITE: Bank = 0 Row =    0, Col =  29, Data =    30, Dqm = 0000
# at time    221070 ns WRITE: Bank = 0 Row =    0, Col =  30, Data =    31, Dqm = 0000
# at time    221090 ns WRITE: Bank = 0 Row =    0, Col =  31, Data =    32, Dqm = 0000
# at time    221110 ns BST  : Burst Terminate
# at time    221130 ns BST  : Burst Terminate
# at time    221150 ns PRE  : Bank = ALL
# at time    230570 ns PRE  : Bank = ALL
# at time    230590 ns PRE  : Bank = ALL
# at time    230610 ns AREF : Auto Refresh
# at time    230730 ns ACT  : Bank = 0 Row =    0
# at time    230877 ns READ : Bank = 0 Row =    0, Col =  16, Data =    17, Dqm = 0000
# at time    230897 ns READ : Bank = 0 Row =    0, Col =  17, Data =    18, Dqm = 0000
# at time    230917 ns READ : Bank = 0 Row =    0, Col =  18, Data =    19, Dqm = 0000
# at time    230937 ns READ : Bank = 0 Row =    0, Col =  19, Data =    20, Dqm = 0000
# at time    230957 ns READ : Bank = 0 Row =    0, Col =  20, Data =    21, Dqm = 0000
# at time    230977 ns READ : Bank = 0 Row =    0, Col =  21, Data =    22, Dqm = 0000
# at time    230997 ns READ : Bank = 0 Row =    0, Col =  22, Data =    23, Dqm = 0000
# at time    231017 ns READ : Bank = 0 Row =    0, Col =  23, Data =    24, Dqm = 0000
# at time    231037 ns READ : Bank = 0 Row =    0, Col =  24, Data =    25, Dqm = 0000
# at time    231057 ns READ : Bank = 0 Row =    0, Col =  25, Data =    26, Dqm = 0000
# at time    231077 ns READ : Bank = 0 Row =    0, Col =  26, Data =    27, Dqm = 0000
# at time    231097 ns READ : Bank = 0 Row =    0, Col =  27, Data =    28, Dqm = 0000
# at time    231117 ns READ : Bank = 0 Row =    0, Col =  28, Data =    29, Dqm = 0000
# at time    231137 ns READ : Bank = 0 Row =    0, Col =  29, Data =    30, Dqm = 0000
# at time    231150 ns BST  : Burst Terminate
# at time    231157 ns READ : Bank = 0 Row =    0, Col =  30, Data =    31, Dqm = 0000
# at time    231177 ns READ : Bank = 0 Row =    0, Col =  31, Data =    32, Dqm = 0000
# at time    231230 ns BST  : Burst Terminate
# at time    231250 ns PRE  : Bank = ALL
# at time    231430 ns ACT  : Bank = 0 Row =    0
# at time    231577 ns READ : Bank = 0 Row =    0, Col =  32, Data =     0, Dqm = 0000
# at time    231597 ns READ : Bank = 0 Row =    0, Col =  33, Data =     0, Dqm = 0000
# at time    231617 ns READ : Bank = 0 Row =    0, Col =  34, Data =     0, Dqm = 0000
# at time    231637 ns READ : Bank = 0 Row =    0, Col =  35, Data =     0, Dqm = 0000
# at time    231657 ns READ : Bank = 0 Row =    0, Col =  36, Data =     0, Dqm = 0000
# at time    231677 ns READ : Bank = 0 Row =    0, Col =  37, Data =     0, Dqm = 0000
# at time    231697 ns READ : Bank = 0 Row =    0, Col =  38, Data =     0, Dqm = 0000
# at time    231717 ns READ : Bank = 0 Row =    0, Col =  39, Data =     0, Dqm = 0000
# at time    231737 ns READ : Bank = 0 Row =    0, Col =  40, Data =     0, Dqm = 0000
# at time    231757 ns READ : Bank = 0 Row =    0, Col =  41, Data =     0, Dqm = 0000
# at time    231777 ns READ : Bank = 0 Row =    0, Col =  42, Data =     0, Dqm = 0000
# at time    231797 ns READ : Bank = 0 Row =    0, Col =  43, Data =     0, Dqm = 0000
# at time    231817 ns READ : Bank = 0 Row =    0, Col =  44, Data =     0, Dqm = 0000
# at time    231837 ns READ : Bank = 0 Row =    0, Col =  45, Data =     0, Dqm = 0000
# at time    231850 ns BST  : Burst Terminate
# at time    231857 ns READ : Bank = 0 Row =    0, Col =  46, Data =     0, Dqm = 0000
# at time    231877 ns READ : Bank = 0 Row =    0, Col =  47, Data =     0, Dqm = 0000
# at time    231930 ns BST  : Burst Terminate
# at time    231950 ns PRE  : Bank = ALL
# at time    240650 ns PRE  : Bank = ALL
# at time    240670 ns PRE  : Bank = ALL
# at time    240690 ns PRE  : Bank = ALL
# at time    240710 ns ACT  : Bank = 0 Row =    0
# at time    240810 ns WRITE: Bank = 0 Row =    0, Col =  32, Data =    33, Dqm = 0000
# at time    240830 ns WRITE: Bank = 0 Row =    0, Col =  33, Data =    34, Dqm = 0000
# at time    240850 ns WRITE: Bank = 0 Row =    0, Col =  34, Data =    35, Dqm = 0000
# at time    240870 ns WRITE: Bank = 0 Row =    0, Col =  35, Data =    36, Dqm = 0000
# at time    240890 ns WRITE: Bank = 0 Row =    0, Col =  36, Data =    37, Dqm = 0000
# at time    240910 ns WRITE: Bank = 0 Row =    0, Col =  37, Data =    38, Dqm = 0000
# at time    240930 ns WRITE: Bank = 0 Row =    0, Col =  38, Data =    39, Dqm = 0000
# at time    240950 ns WRITE: Bank = 0 Row =    0, Col =  39, Data =    40, Dqm = 0000
# at time    240970 ns WRITE: Bank = 0 Row =    0, Col =  40, Data =    41, Dqm = 0000
# at time    240990 ns WRITE: Bank = 0 Row =    0, Col =  41, Data =    42, Dqm = 0000
# at time    241010 ns WRITE: Bank = 0 Row =    0, Col =  42, Data =    43, Dqm = 0000
# at time    241030 ns WRITE: Bank = 0 Row =    0, Col =  43, Data =    44, Dqm = 0000
# at time    241050 ns WRITE: Bank = 0 Row =    0, Col =  44, Data =    45, Dqm = 0000
# at time    241070 ns WRITE: Bank = 0 Row =    0, Col =  45, Data =    46, Dqm = 0000
# at time    241090 ns WRITE: Bank = 0 Row =    0, Col =  46, Data =    47, Dqm = 0000
# at time    241110 ns WRITE: Bank = 0 Row =    0, Col =  47, Data =    48, Dqm = 0000
# at time    241130 ns BST  : Burst Terminate
# at time    241150 ns BST  : Burst Terminate
# at time    241170 ns PRE  : Bank = ALL
# at time    245570 ns PRE  : Bank = ALL
# at time    245590 ns PRE  : Bank = ALL
# at time    245610 ns AREF : Auto Refresh
# at time    250710 ns ACT  : Bank = 0 Row =    0
# at time    250857 ns READ : Bank = 0 Row =    0, Col =  32, Data =    33, Dqm = 0000
# at time    250877 ns READ : Bank = 0 Row =    0, Col =  33, Data =    34, Dqm = 0000
# at time    250897 ns READ : Bank = 0 Row =    0, Col =  34, Data =    35, Dqm = 0000
# at time    250917 ns READ : Bank = 0 Row =    0, Col =  35, Data =    36, Dqm = 0000
# at time    250937 ns READ : Bank = 0 Row =    0, Col =  36, Data =    37, Dqm = 0000
# at time    250957 ns READ : Bank = 0 Row =    0, Col =  37, Data =    38, Dqm = 0000
# at time    250977 ns READ : Bank = 0 Row =    0, Col =  38, Data =    39, Dqm = 0000
# at time    250997 ns READ : Bank = 0 Row =    0, Col =  39, Data =    40, Dqm = 0000
# at time    251017 ns READ : Bank = 0 Row =    0, Col =  40, Data =    41, Dqm = 0000
# at time    251037 ns READ : Bank = 0 Row =    0, Col =  41, Data =    42, Dqm = 0000
# at time    251057 ns READ : Bank = 0 Row =    0, Col =  42, Data =    43, Dqm = 0000
# at time    251077 ns READ : Bank = 0 Row =    0, Col =  43, Data =    44, Dqm = 0000
# at time    251097 ns READ : Bank = 0 Row =    0, Col =  44, Data =    45, Dqm = 0000
# at time    251117 ns READ : Bank = 0 Row =    0, Col =  45, Data =    46, Dqm = 0000
# at time    251130 ns BST  : Burst Terminate
# at time    251137 ns READ : Bank = 0 Row =    0, Col =  46, Data =    47, Dqm = 0000
# at time    251157 ns READ : Bank = 0 Row =    0, Col =  47, Data =    48, Dqm = 0000
# at time    251210 ns BST  : Burst Terminate
# at time    251230 ns PRE  : Bank = ALL
# at time    251410 ns ACT  : Bank = 0 Row =    0
# at time    251557 ns READ : Bank = 0 Row =    0, Col =  48, Data =     0, Dqm = 0000
# at time    251577 ns READ : Bank = 0 Row =    0, Col =  49, Data =     0, Dqm = 0000
# at time    251597 ns READ : Bank = 0 Row =    0, Col =  50, Data =     0, Dqm = 0000
# at time    251617 ns READ : Bank = 0 Row =    0, Col =  51, Data =     0, Dqm = 0000
# at time    251637 ns READ : Bank = 0 Row =    0, Col =  52, Data =     0, Dqm = 0000
# at time    251657 ns READ : Bank = 0 Row =    0, Col =  53, Data =     0, Dqm = 0000
# at time    251677 ns READ : Bank = 0 Row =    0, Col =  54, Data =     0, Dqm = 0000
# at time    251697 ns READ : Bank = 0 Row =    0, Col =  55, Data =     0, Dqm = 0000
# at time    251717 ns READ : Bank = 0 Row =    0, Col =  56, Data =     0, Dqm = 0000
# at time    251737 ns READ : Bank = 0 Row =    0, Col =  57, Data =     0, Dqm = 0000
# at time    251757 ns READ : Bank = 0 Row =    0, Col =  58, Data =     0, Dqm = 0000
# at time    251777 ns READ : Bank = 0 Row =    0, Col =  59, Data =     0, Dqm = 0000
# at time    251797 ns READ : Bank = 0 Row =    0, Col =  60, Data =     0, Dqm = 0000
# at time    251817 ns READ : Bank = 0 Row =    0, Col =  61, Data =     0, Dqm = 0000
# at time    251830 ns BST  : Burst Terminate
# at time    251837 ns READ : Bank = 0 Row =    0, Col =  62, Data =     0, Dqm = 0000
# at time    251857 ns READ : Bank = 0 Row =    0, Col =  63, Data =     0, Dqm = 0000
# at time    251910 ns BST  : Burst Terminate
# at time    251930 ns PRE  : Bank = ALL
# at time    260570 ns PRE  : Bank = ALL
# at time    260590 ns PRE  : Bank = ALL
# at time    260610 ns AREF : Auto Refresh
# at time    260670 ns PRE  : Bank = ALL
# at time    260690 ns PRE  : Bank = ALL
# at time    260710 ns PRE  : Bank = ALL
# at time    260730 ns ACT  : Bank = 0 Row =    0
# at time    260830 ns WRITE: Bank = 0 Row =    0, Col =  48, Data =    49, Dqm = 0000
# at time    260850 ns WRITE: Bank = 0 Row =    0, Col =  49, Data =    50, Dqm = 0000
# at time    260870 ns WRITE: Bank = 0 Row =    0, Col =  50, Data =    51, Dqm = 0000
# at time    260890 ns WRITE: Bank = 0 Row =    0, Col =  51, Data =    52, Dqm = 0000
# at time    260910 ns WRITE: Bank = 0 Row =    0, Col =  52, Data =    53, Dqm = 0000
# at time    260930 ns WRITE: Bank = 0 Row =    0, Col =  53, Data =    54, Dqm = 0000
# at time    260950 ns WRITE: Bank = 0 Row =    0, Col =  54, Data =    55, Dqm = 0000
# at time    260970 ns WRITE: Bank = 0 Row =    0, Col =  55, Data =    56, Dqm = 0000
# at time    260990 ns WRITE: Bank = 0 Row =    0, Col =  56, Data =    57, Dqm = 0000
# at time    261010 ns WRITE: Bank = 0 Row =    0, Col =  57, Data =    58, Dqm = 0000
# at time    261030 ns WRITE: Bank = 0 Row =    0, Col =  58, Data =    59, Dqm = 0000
# at time    261050 ns WRITE: Bank = 0 Row =    0, Col =  59, Data =    60, Dqm = 0000
# at time    261070 ns WRITE: Bank = 0 Row =    0, Col =  60, Data =    61, Dqm = 0000
# at time    261090 ns WRITE: Bank = 0 Row =    0, Col =  61, Data =    62, Dqm = 0000
# at time    261110 ns WRITE: Bank = 0 Row =    0, Col =  62, Data =    63, Dqm = 0000
# at time    261130 ns WRITE: Bank = 0 Row =    0, Col =  63, Data =    64, Dqm = 0000
# at time    261150 ns BST  : Burst Terminate
# at time    261170 ns BST  : Burst Terminate
# at time    261190 ns PRE  : Bank = ALL
# at time    270730 ns ACT  : Bank = 0 Row =    0
# at time    270877 ns READ : Bank = 0 Row =    0, Col =  48, Data =    49, Dqm = 0000
# at time    270897 ns READ : Bank = 0 Row =    0, Col =  49, Data =    50, Dqm = 0000
# at time    270917 ns READ : Bank = 0 Row =    0, Col =  50, Data =    51, Dqm = 0000
# at time    270937 ns READ : Bank = 0 Row =    0, Col =  51, Data =    52, Dqm = 0000
# at time    270957 ns READ : Bank = 0 Row =    0, Col =  52, Data =    53, Dqm = 0000
# at time    270977 ns READ : Bank = 0 Row =    0, Col =  53, Data =    54, Dqm = 0000
# at time    270997 ns READ : Bank = 0 Row =    0, Col =  54, Data =    55, Dqm = 0000
# at time    271017 ns READ : Bank = 0 Row =    0, Col =  55, Data =    56, Dqm = 0000
# at time    271037 ns READ : Bank = 0 Row =    0, Col =  56, Data =    57, Dqm = 0000
# at time    271057 ns READ : Bank = 0 Row =    0, Col =  57, Data =    58, Dqm = 0000
# at time    271077 ns READ : Bank = 0 Row =    0, Col =  58, Data =    59, Dqm = 0000
# at time    271097 ns READ : Bank = 0 Row =    0, Col =  59, Data =    60, Dqm = 0000
# at time    271117 ns READ : Bank = 0 Row =    0, Col =  60, Data =    61, Dqm = 0000
# at time    271137 ns READ : Bank = 0 Row =    0, Col =  61, Data =    62, Dqm = 0000
# at time    271150 ns BST  : Burst Terminate
# at time    271157 ns READ : Bank = 0 Row =    0, Col =  62, Data =    63, Dqm = 0000
# at time    271177 ns READ : Bank = 0 Row =    0, Col =  63, Data =    64, Dqm = 0000
# at time    271230 ns BST  : Burst Terminate
# at time    271250 ns PRE  : Bank = ALL
# at time    271430 ns ACT  : Bank = 0 Row =    0
# at time    271577 ns READ : Bank = 0 Row =    0, Col =  64, Data =     0, Dqm = 0000
# at time    271597 ns READ : Bank = 0 Row =    0, Col =  65, Data =     0, Dqm = 0000
# at time    271617 ns READ : Bank = 0 Row =    0, Col =  66, Data =     0, Dqm = 0000
# at time    271637 ns READ : Bank = 0 Row =    0, Col =  67, Data =     0, Dqm = 0000
# at time    271657 ns READ : Bank = 0 Row =    0, Col =  68, Data =     0, Dqm = 0000
# at time    271677 ns READ : Bank = 0 Row =    0, Col =  69, Data =     0, Dqm = 0000
# at time    271697 ns READ : Bank = 0 Row =    0, Col =  70, Data =     0, Dqm = 0000
# at time    271717 ns READ : Bank = 0 Row =    0, Col =  71, Data =     0, Dqm = 0000
# at time    271737 ns READ : Bank = 0 Row =    0, Col =  72, Data =     0, Dqm = 0000
# at time    271757 ns READ : Bank = 0 Row =    0, Col =  73, Data =     0, Dqm = 0000
# at time    271777 ns READ : Bank = 0 Row =    0, Col =  74, Data =     0, Dqm = 0000
# at time    271797 ns READ : Bank = 0 Row =    0, Col =  75, Data =     0, Dqm = 0000
# at time    271817 ns READ : Bank = 0 Row =    0, Col =  76, Data =     0, Dqm = 0000
# at time    271837 ns READ : Bank = 0 Row =    0, Col =  77, Data =     0, Dqm = 0000
# at time    271850 ns BST  : Burst Terminate
# at time    271857 ns READ : Bank = 0 Row =    0, Col =  78, Data =     0, Dqm = 0000
# at time    271877 ns READ : Bank = 0 Row =    0, Col =  79, Data =     0, Dqm = 0000
# at time    271930 ns BST  : Burst Terminate
# at time    271950 ns PRE  : Bank = ALL
# at time    275570 ns PRE  : Bank = ALL
# at time    275590 ns PRE  : Bank = ALL
# at time    275610 ns AREF : Auto Refresh
# at time    280690 ns PRE  : Bank = ALL
# at time    280710 ns PRE  : Bank = ALL
# at time    280730 ns PRE  : Bank = ALL
# at time    280750 ns ACT  : Bank = 0 Row =    0
# at time    280850 ns WRITE: Bank = 0 Row =    0, Col =  64, Data =    65, Dqm = 0000
# at time    280870 ns WRITE: Bank = 0 Row =    0, Col =  65, Data =    66, Dqm = 0000
# at time    280890 ns WRITE: Bank = 0 Row =    0, Col =  66, Data =    67, Dqm = 0000
# at time    280910 ns WRITE: Bank = 0 Row =    0, Col =  67, Data =    68, Dqm = 0000
# at time    280930 ns WRITE: Bank = 0 Row =    0, Col =  68, Data =    69, Dqm = 0000
# at time    280950 ns WRITE: Bank = 0 Row =    0, Col =  69, Data =    70, Dqm = 0000
# at time    280970 ns WRITE: Bank = 0 Row =    0, Col =  70, Data =    71, Dqm = 0000
# at time    280990 ns WRITE: Bank = 0 Row =    0, Col =  71, Data =    72, Dqm = 0000
# at time    281010 ns WRITE: Bank = 0 Row =    0, Col =  72, Data =    73, Dqm = 0000
# at time    281030 ns WRITE: Bank = 0 Row =    0, Col =  73, Data =    74, Dqm = 0000
# at time    281050 ns WRITE: Bank = 0 Row =    0, Col =  74, Data =    75, Dqm = 0000
# at time    281070 ns WRITE: Bank = 0 Row =    0, Col =  75, Data =    76, Dqm = 0000
# at time    281090 ns WRITE: Bank = 0 Row =    0, Col =  76, Data =    77, Dqm = 0000
# at time    281110 ns WRITE: Bank = 0 Row =    0, Col =  77, Data =    78, Dqm = 0000
# at time    281130 ns WRITE: Bank = 0 Row =    0, Col =  78, Data =    79, Dqm = 0000
# at time    281150 ns WRITE: Bank = 0 Row =    0, Col =  79, Data =    80, Dqm = 0000
# at time    281170 ns BST  : Burst Terminate
# at time    281190 ns BST  : Burst Terminate
# at time    281210 ns PRE  : Bank = ALL
# at time    290570 ns PRE  : Bank = ALL
# at time    290590 ns PRE  : Bank = ALL
# at time    290610 ns AREF : Auto Refresh
# at time    290750 ns ACT  : Bank = 0 Row =    0
# at time    290897 ns READ : Bank = 0 Row =    0, Col =  64, Data =    65, Dqm = 0000
# at time    290917 ns READ : Bank = 0 Row =    0, Col =  65, Data =    66, Dqm = 0000
# at time    290937 ns READ : Bank = 0 Row =    0, Col =  66, Data =    67, Dqm = 0000
# at time    290957 ns READ : Bank = 0 Row =    0, Col =  67, Data =    68, Dqm = 0000
# at time    290977 ns READ : Bank = 0 Row =    0, Col =  68, Data =    69, Dqm = 0000
# at time    290997 ns READ : Bank = 0 Row =    0, Col =  69, Data =    70, Dqm = 0000
# at time    291017 ns READ : Bank = 0 Row =    0, Col =  70, Data =    71, Dqm = 0000
# at time    291037 ns READ : Bank = 0 Row =    0, Col =  71, Data =    72, Dqm = 0000
# at time    291057 ns READ : Bank = 0 Row =    0, Col =  72, Data =    73, Dqm = 0000
# at time    291077 ns READ : Bank = 0 Row =    0, Col =  73, Data =    74, Dqm = 0000
# at time    291097 ns READ : Bank = 0 Row =    0, Col =  74, Data =    75, Dqm = 0000
# at time    291117 ns READ : Bank = 0 Row =    0, Col =  75, Data =    76, Dqm = 0000
# at time    291137 ns READ : Bank = 0 Row =    0, Col =  76, Data =    77, Dqm = 0000
# at time    291157 ns READ : Bank = 0 Row =    0, Col =  77, Data =    78, Dqm = 0000
# at time    291170 ns BST  : Burst Terminate
# at time    291177 ns READ : Bank = 0 Row =    0, Col =  78, Data =    79, Dqm = 0000
# at time    291197 ns READ : Bank = 0 Row =    0, Col =  79, Data =    80, Dqm = 0000
# at time    291250 ns BST  : Burst Terminate
# at time    291270 ns PRE  : Bank = ALL
# at time    291450 ns ACT  : Bank = 0 Row =    0
# at time    291597 ns READ : Bank = 0 Row =    0, Col =  80, Data =     0, Dqm = 0000
# at time    291617 ns READ : Bank = 0 Row =    0, Col =  81, Data =     0, Dqm = 0000
# at time    291637 ns READ : Bank = 0 Row =    0, Col =  82, Data =     0, Dqm = 0000
# at time    291657 ns READ : Bank = 0 Row =    0, Col =  83, Data =     0, Dqm = 0000
# at time    291677 ns READ : Bank = 0 Row =    0, Col =  84, Data =     0, Dqm = 0000
# at time    291697 ns READ : Bank = 0 Row =    0, Col =  85, Data =     0, Dqm = 0000
# at time    291717 ns READ : Bank = 0 Row =    0, Col =  86, Data =     0, Dqm = 0000
# at time    291737 ns READ : Bank = 0 Row =    0, Col =  87, Data =     0, Dqm = 0000
# at time    291757 ns READ : Bank = 0 Row =    0, Col =  88, Data =     0, Dqm = 0000
# at time    291777 ns READ : Bank = 0 Row =    0, Col =  89, Data =     0, Dqm = 0000
# at time    291797 ns READ : Bank = 0 Row =    0, Col =  90, Data =     0, Dqm = 0000
# at time    291817 ns READ : Bank = 0 Row =    0, Col =  91, Data =     0, Dqm = 0000
# at time    291837 ns READ : Bank = 0 Row =    0, Col =  92, Data =     0, Dqm = 0000
# at time    291857 ns READ : Bank = 0 Row =    0, Col =  93, Data =     0, Dqm = 0000
# at time    291870 ns BST  : Burst Terminate
# at time    291877 ns READ : Bank = 0 Row =    0, Col =  94, Data =     0, Dqm = 0000
# at time    291897 ns READ : Bank = 0 Row =    0, Col =  95, Data =     0, Dqm = 0000
# at time    291950 ns BST  : Burst Terminate
# at time    291970 ns PRE  : Bank = ALL
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/read_fifo.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:37:38 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/read_fifo.v 
# -- Compiling module read_fifo
# 
# Top level modules:
# 	read_fifo
# End time: 20:37:38 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_model_plus.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:37:38 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_model_plus.v 
# -- Compiling module sdram_model_plus
# 
# Top level modules:
# 	sdram_model_plus
# End time: 20:37:38 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_arbit.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:37:38 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_arbit.v 
# -- Compiling module sdram_pro_arbit
# 
# Top level modules:
# 	sdram_pro_arbit
# End time: 20:37:38 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_autorefresh.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:37:39 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_autorefresh.v 
# -- Compiling module sdram_pro_autorefresh
# 
# Top level modules:
# 	sdram_pro_autorefresh
# End time: 20:37:39 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_master.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:37:39 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_master.v 
# -- Compiling module sdram_pro_axi_master
# 
# Top level modules:
# 	sdram_pro_axi_master
# End time: 20:37:39 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_slave.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:37:39 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_slave.v 
# -- Compiling module sdram_pro_axi_slave
# 
# Top level modules:
# 	sdram_pro_axi_slave
# End time: 20:37:39 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:37:39 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v 
# -- Compiling module sdram_pro_axi_top
# ** Warning: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v(266): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	sdram_pro_axi_top
# End time: 20:37:39 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top_tb.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:37:39 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top_tb.v 
# -- Compiling module sdram_pro_axi_top_tb
# 
# Top level modules:
# 	sdram_pro_axi_top_tb
# End time: 20:37:39 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_fifo_ctrl.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:37:39 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_fifo_ctrl.v 
# -- Compiling module sdram_pro_fifo_ctrl
# 
# Top level modules:
# 	sdram_pro_fifo_ctrl
# End time: 20:37:39 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_init.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:37:40 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_init.v 
# -- Compiling module sdram_pro_init
# 
# Top level modules:
# 	sdram_pro_init
# End time: 20:37:40 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:37:40 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v 
# -- Compiling module sdram_pro_read
# 
# Top level modules:
# 	sdram_pro_read
# End time: 20:37:40 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:37:40 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v 
# -- Compiling module sdram_pro_sdram_ctrl
# 
# Top level modules:
# 	sdram_pro_sdram_ctrl
# End time: 20:37:40 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:37:40 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v 
# -- Compiling module sdram_pro_top
# 
# Top level modules:
# 	sdram_pro_top
# End time: 20:37:40 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:37:40 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v 
# -- Compiling module sdram_pro_write
# 
# Top level modules:
# 	sdram_pro_write
# End time: 20:37:40 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/write_fifo.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:37:40 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/ip/write_fifo.v 
# -- Compiling module write_fifo
# 
# Top level modules:
# 	write_fifo
# End time: 20:37:40 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run
# at time    300710 ns PRE  : Bank = ALL
# at time    300730 ns PRE  : Bank = ALL
# at time    300750 ns PRE  : Bank = ALL
# at time    300770 ns ACT  : Bank = 0 Row =    0
# at time    300870 ns WRITE: Bank = 0 Row =    0, Col =  80, Data =    81, Dqm = 0000
# at time    300890 ns WRITE: Bank = 0 Row =    0, Col =  81, Data =    82, Dqm = 0000
# at time    300910 ns WRITE: Bank = 0 Row =    0, Col =  82, Data =    83, Dqm = 0000
# at time    300930 ns WRITE: Bank = 0 Row =    0, Col =  83, Data =    84, Dqm = 0000
# at time    300950 ns WRITE: Bank = 0 Row =    0, Col =  84, Data =    85, Dqm = 0000
# at time    300970 ns WRITE: Bank = 0 Row =    0, Col =  85, Data =    86, Dqm = 0000
# at time    300990 ns WRITE: Bank = 0 Row =    0, Col =  86, Data =    87, Dqm = 0000
# at time    301010 ns WRITE: Bank = 0 Row =    0, Col =  87, Data =    88, Dqm = 0000
# at time    301030 ns WRITE: Bank = 0 Row =    0, Col =  88, Data =    89, Dqm = 0000
# at time    301050 ns WRITE: Bank = 0 Row =    0, Col =  89, Data =    90, Dqm = 0000
# at time    301070 ns WRITE: Bank = 0 Row =    0, Col =  90, Data =    91, Dqm = 0000
# at time    301090 ns WRITE: Bank = 0 Row =    0, Col =  91, Data =    92, Dqm = 0000
# at time    301110 ns WRITE: Bank = 0 Row =    0, Col =  92, Data =    93, Dqm = 0000
# at time    301130 ns WRITE: Bank = 0 Row =    0, Col =  93, Data =    94, Dqm = 0000
# at time    301150 ns WRITE: Bank = 0 Row =    0, Col =  94, Data =    95, Dqm = 0000
# at time    301170 ns WRITE: Bank = 0 Row =    0, Col =  95, Data =    96, Dqm = 0000
# at time    301190 ns BST  : Burst Terminate
# at time    301210 ns BST  : Burst Terminate
# at time    301230 ns PRE  : Bank = ALL
# at time    305570 ns PRE  : Bank = ALL
# at time    305590 ns PRE  : Bank = ALL
# at time    305610 ns AREF : Auto Refresh
# at time    310770 ns ACT  : Bank = 0 Row =    0
# at time    310917 ns READ : Bank = 0 Row =    0, Col =  80, Data =    81, Dqm = 0000
# at time    310937 ns READ : Bank = 0 Row =    0, Col =  81, Data =    82, Dqm = 0000
# at time    310957 ns READ : Bank = 0 Row =    0, Col =  82, Data =    83, Dqm = 0000
# at time    310977 ns READ : Bank = 0 Row =    0, Col =  83, Data =    84, Dqm = 0000
# at time    310997 ns READ : Bank = 0 Row =    0, Col =  84, Data =    85, Dqm = 0000
# at time    311017 ns READ : Bank = 0 Row =    0, Col =  85, Data =    86, Dqm = 0000
# at time    311037 ns READ : Bank = 0 Row =    0, Col =  86, Data =    87, Dqm = 0000
# at time    311057 ns READ : Bank = 0 Row =    0, Col =  87, Data =    88, Dqm = 0000
# at time    311077 ns READ : Bank = 0 Row =    0, Col =  88, Data =    89, Dqm = 0000
# at time    311097 ns READ : Bank = 0 Row =    0, Col =  89, Data =    90, Dqm = 0000
# at time    311117 ns READ : Bank = 0 Row =    0, Col =  90, Data =    91, Dqm = 0000
# at time    311137 ns READ : Bank = 0 Row =    0, Col =  91, Data =    92, Dqm = 0000
# at time    311157 ns READ : Bank = 0 Row =    0, Col =  92, Data =    93, Dqm = 0000
# at time    311177 ns READ : Bank = 0 Row =    0, Col =  93, Data =    94, Dqm = 0000
# at time    311190 ns BST  : Burst Terminate
# at time    311197 ns READ : Bank = 0 Row =    0, Col =  94, Data =    95, Dqm = 0000
# at time    311217 ns READ : Bank = 0 Row =    0, Col =  95, Data =    96, Dqm = 0000
# at time    311270 ns BST  : Burst Terminate
# at time    311290 ns PRE  : Bank = ALL
# at time    311470 ns ACT  : Bank = 0 Row =    0
# at time    311617 ns READ : Bank = 0 Row =    0, Col =  96, Data =     0, Dqm = 0000
# at time    311637 ns READ : Bank = 0 Row =    0, Col =  97, Data =     0, Dqm = 0000
# at time    311657 ns READ : Bank = 0 Row =    0, Col =  98, Data =     0, Dqm = 0000
# at time    311677 ns READ : Bank = 0 Row =    0, Col =  99, Data =     0, Dqm = 0000
# at time    311697 ns READ : Bank = 0 Row =    0, Col = 100, Data =     0, Dqm = 0000
# at time    311717 ns READ : Bank = 0 Row =    0, Col = 101, Data =     0, Dqm = 0000
# at time    311737 ns READ : Bank = 0 Row =    0, Col = 102, Data =     0, Dqm = 0000
# at time    311757 ns READ : Bank = 0 Row =    0, Col = 103, Data =     0, Dqm = 0000
# at time    311777 ns READ : Bank = 0 Row =    0, Col = 104, Data =     0, Dqm = 0000
# at time    311797 ns READ : Bank = 0 Row =    0, Col = 105, Data =     0, Dqm = 0000
# at time    311817 ns READ : Bank = 0 Row =    0, Col = 106, Data =     0, Dqm = 0000
# at time    311837 ns READ : Bank = 0 Row =    0, Col = 107, Data =     0, Dqm = 0000
# at time    311857 ns READ : Bank = 0 Row =    0, Col = 108, Data =     0, Dqm = 0000
# at time    311877 ns READ : Bank = 0 Row =    0, Col = 109, Data =     0, Dqm = 0000
# at time    311890 ns BST  : Burst Terminate
# at time    311897 ns READ : Bank = 0 Row =    0, Col = 110, Data =     0, Dqm = 0000
# at time    311917 ns READ : Bank = 0 Row =    0, Col = 111, Data =     0, Dqm = 0000
# at time    311970 ns BST  : Burst Terminate
# at time    311990 ns PRE  : Bank = ALL
# at time    320570 ns PRE  : Bank = ALL
# at time    320590 ns PRE  : Bank = ALL
# at time    320610 ns AREF : Auto Refresh
# at time    320730 ns PRE  : Bank = ALL
# at time    320750 ns PRE  : Bank = ALL
# at time    320770 ns PRE  : Bank = ALL
# at time    320790 ns ACT  : Bank = 0 Row =    0
# at time    320890 ns WRITE: Bank = 0 Row =    0, Col =  96, Data =    97, Dqm = 0000
# at time    320910 ns WRITE: Bank = 0 Row =    0, Col =  97, Data =    98, Dqm = 0000
# at time    320930 ns WRITE: Bank = 0 Row =    0, Col =  98, Data =    99, Dqm = 0000
# at time    320950 ns WRITE: Bank = 0 Row =    0, Col =  99, Data =   100, Dqm = 0000
# at time    320970 ns WRITE: Bank = 0 Row =    0, Col = 100, Data =   101, Dqm = 0000
# at time    320990 ns WRITE: Bank = 0 Row =    0, Col = 101, Data =   102, Dqm = 0000
# at time    321010 ns WRITE: Bank = 0 Row =    0, Col = 102, Data =   103, Dqm = 0000
# at time    321030 ns WRITE: Bank = 0 Row =    0, Col = 103, Data =   104, Dqm = 0000
# at time    321050 ns WRITE: Bank = 0 Row =    0, Col = 104, Data =   105, Dqm = 0000
# at time    321070 ns WRITE: Bank = 0 Row =    0, Col = 105, Data =   106, Dqm = 0000
# at time    321090 ns WRITE: Bank = 0 Row =    0, Col = 106, Data =   107, Dqm = 0000
# at time    321110 ns WRITE: Bank = 0 Row =    0, Col = 107, Data =   108, Dqm = 0000
# at time    321130 ns WRITE: Bank = 0 Row =    0, Col = 108, Data =   109, Dqm = 0000
# at time    321150 ns WRITE: Bank = 0 Row =    0, Col = 109, Data =   110, Dqm = 0000
# at time    321170 ns WRITE: Bank = 0 Row =    0, Col = 110, Data =   111, Dqm = 0000
# at time    321190 ns WRITE: Bank = 0 Row =    0, Col = 111, Data =   112, Dqm = 0000
# at time    321210 ns BST  : Burst Terminate
# at time    321230 ns BST  : Burst Terminate
# at time    321250 ns PRE  : Bank = ALL
# at time    330790 ns ACT  : Bank = 0 Row =    0
# at time    330937 ns READ : Bank = 0 Row =    0, Col =  96, Data =    97, Dqm = 0000
# at time    330957 ns READ : Bank = 0 Row =    0, Col =  97, Data =    98, Dqm = 0000
# at time    330977 ns READ : Bank = 0 Row =    0, Col =  98, Data =    99, Dqm = 0000
# at time    330997 ns READ : Bank = 0 Row =    0, Col =  99, Data =   100, Dqm = 0000
# at time    331017 ns READ : Bank = 0 Row =    0, Col = 100, Data =   101, Dqm = 0000
# at time    331037 ns READ : Bank = 0 Row =    0, Col = 101, Data =   102, Dqm = 0000
# at time    331057 ns READ : Bank = 0 Row =    0, Col = 102, Data =   103, Dqm = 0000
# at time    331077 ns READ : Bank = 0 Row =    0, Col = 103, Data =   104, Dqm = 0000
# at time    331097 ns READ : Bank = 0 Row =    0, Col = 104, Data =   105, Dqm = 0000
# at time    331117 ns READ : Bank = 0 Row =    0, Col = 105, Data =   106, Dqm = 0000
# at time    331137 ns READ : Bank = 0 Row =    0, Col = 106, Data =   107, Dqm = 0000
# at time    331157 ns READ : Bank = 0 Row =    0, Col = 107, Data =   108, Dqm = 0000
# at time    331177 ns READ : Bank = 0 Row =    0, Col = 108, Data =   109, Dqm = 0000
# at time    331197 ns READ : Bank = 0 Row =    0, Col = 109, Data =   110, Dqm = 0000
# at time    331210 ns BST  : Burst Terminate
# at time    331217 ns READ : Bank = 0 Row =    0, Col = 110, Data =   111, Dqm = 0000
# at time    331237 ns READ : Bank = 0 Row =    0, Col = 111, Data =   112, Dqm = 0000
# at time    331290 ns BST  : Burst Terminate
# at time    331310 ns PRE  : Bank = ALL
# at time    331490 ns ACT  : Bank = 0 Row =    0
# at time    331637 ns READ : Bank = 0 Row =    0, Col = 112, Data =     0, Dqm = 0000
# at time    331657 ns READ : Bank = 0 Row =    0, Col = 113, Data =     0, Dqm = 0000
# at time    331677 ns READ : Bank = 0 Row =    0, Col = 114, Data =     0, Dqm = 0000
# at time    331697 ns READ : Bank = 0 Row =    0, Col = 115, Data =     0, Dqm = 0000
# at time    331717 ns READ : Bank = 0 Row =    0, Col = 116, Data =     0, Dqm = 0000
# at time    331737 ns READ : Bank = 0 Row =    0, Col = 117, Data =     0, Dqm = 0000
# at time    331757 ns READ : Bank = 0 Row =    0, Col = 118, Data =     0, Dqm = 0000
# at time    331777 ns READ : Bank = 0 Row =    0, Col = 119, Data =     0, Dqm = 0000
# at time    331797 ns READ : Bank = 0 Row =    0, Col = 120, Data =     0, Dqm = 0000
# at time    331817 ns READ : Bank = 0 Row =    0, Col = 121, Data =     0, Dqm = 0000
# at time    331837 ns READ : Bank = 0 Row =    0, Col = 122, Data =     0, Dqm = 0000
# at time    331857 ns READ : Bank = 0 Row =    0, Col = 123, Data =     0, Dqm = 0000
# at time    331877 ns READ : Bank = 0 Row =    0, Col = 124, Data =     0, Dqm = 0000
# at time    331897 ns READ : Bank = 0 Row =    0, Col = 125, Data =     0, Dqm = 0000
# at time    331910 ns BST  : Burst Terminate
# at time    331917 ns READ : Bank = 0 Row =    0, Col = 126, Data =     0, Dqm = 0000
# at time    331937 ns READ : Bank = 0 Row =    0, Col = 127, Data =     0, Dqm = 0000
# at time    331990 ns BST  : Burst Terminate
# at time    332010 ns PRE  : Bank = ALL
# at time    335570 ns PRE  : Bank = ALL
# at time    335590 ns PRE  : Bank = ALL
# at time    335610 ns AREF : Auto Refresh
# at time    340750 ns PRE  : Bank = ALL
# at time    340770 ns PRE  : Bank = ALL
# at time    340790 ns PRE  : Bank = ALL
# at time    340810 ns ACT  : Bank = 0 Row =    0
# at time    340910 ns WRITE: Bank = 0 Row =    0, Col = 112, Data =   113, Dqm = 0000
# at time    340930 ns WRITE: Bank = 0 Row =    0, Col = 113, Data =   114, Dqm = 0000
# at time    340950 ns WRITE: Bank = 0 Row =    0, Col = 114, Data =   115, Dqm = 0000
# at time    340970 ns WRITE: Bank = 0 Row =    0, Col = 115, Data =   116, Dqm = 0000
# at time    340990 ns WRITE: Bank = 0 Row =    0, Col = 116, Data =   117, Dqm = 0000
# at time    341010 ns WRITE: Bank = 0 Row =    0, Col = 117, Data =   118, Dqm = 0000
# at time    341030 ns WRITE: Bank = 0 Row =    0, Col = 118, Data =   119, Dqm = 0000
# at time    341050 ns WRITE: Bank = 0 Row =    0, Col = 119, Data =   120, Dqm = 0000
# at time    341070 ns WRITE: Bank = 0 Row =    0, Col = 120, Data =   121, Dqm = 0000
# at time    341090 ns WRITE: Bank = 0 Row =    0, Col = 121, Data =   122, Dqm = 0000
# at time    341110 ns WRITE: Bank = 0 Row =    0, Col = 122, Data =   123, Dqm = 0000
# at time    341130 ns WRITE: Bank = 0 Row =    0, Col = 123, Data =   124, Dqm = 0000
# at time    341150 ns WRITE: Bank = 0 Row =    0, Col = 124, Data =   125, Dqm = 0000
# at time    341170 ns WRITE: Bank = 0 Row =    0, Col = 125, Data =   126, Dqm = 0000
# at time    341190 ns WRITE: Bank = 0 Row =    0, Col = 126, Data =   127, Dqm = 0000
# at time    341210 ns WRITE: Bank = 0 Row =    0, Col = 127, Data =   128, Dqm = 0000
# at time    341230 ns BST  : Burst Terminate
# at time    341250 ns BST  : Burst Terminate
# at time    341270 ns PRE  : Bank = ALL
# at time    350570 ns PRE  : Bank = ALL
# at time    350590 ns PRE  : Bank = ALL
# at time    350610 ns AREF : Auto Refresh
# at time    350810 ns ACT  : Bank = 0 Row =    0
# at time    350957 ns READ : Bank = 0 Row =    0, Col = 112, Data =   113, Dqm = 0000
# at time    350977 ns READ : Bank = 0 Row =    0, Col = 113, Data =   114, Dqm = 0000
# at time    350997 ns READ : Bank = 0 Row =    0, Col = 114, Data =   115, Dqm = 0000
# at time    351017 ns READ : Bank = 0 Row =    0, Col = 115, Data =   116, Dqm = 0000
# at time    351037 ns READ : Bank = 0 Row =    0, Col = 116, Data =   117, Dqm = 0000
# at time    351057 ns READ : Bank = 0 Row =    0, Col = 117, Data =   118, Dqm = 0000
# at time    351077 ns READ : Bank = 0 Row =    0, Col = 118, Data =   119, Dqm = 0000
# at time    351097 ns READ : Bank = 0 Row =    0, Col = 119, Data =   120, Dqm = 0000
# at time    351117 ns READ : Bank = 0 Row =    0, Col = 120, Data =   121, Dqm = 0000
# at time    351137 ns READ : Bank = 0 Row =    0, Col = 121, Data =   122, Dqm = 0000
# at time    351157 ns READ : Bank = 0 Row =    0, Col = 122, Data =   123, Dqm = 0000
# at time    351177 ns READ : Bank = 0 Row =    0, Col = 123, Data =   124, Dqm = 0000
# at time    351197 ns READ : Bank = 0 Row =    0, Col = 124, Data =   125, Dqm = 0000
# at time    351217 ns READ : Bank = 0 Row =    0, Col = 125, Data =   126, Dqm = 0000
# at time    351230 ns BST  : Burst Terminate
# at time    351237 ns READ : Bank = 0 Row =    0, Col = 126, Data =   127, Dqm = 0000
# at time    351257 ns READ : Bank = 0 Row =    0, Col = 127, Data =   128, Dqm = 0000
# at time    351310 ns BST  : Burst Terminate
# at time    351330 ns PRE  : Bank = ALL
# at time    351510 ns ACT  : Bank = 0 Row =    0
# at time    351657 ns READ : Bank = 0 Row =    0, Col = 128, Data =     0, Dqm = 0000
# at time    351677 ns READ : Bank = 0 Row =    0, Col = 129, Data =     0, Dqm = 0000
# at time    351697 ns READ : Bank = 0 Row =    0, Col = 130, Data =     0, Dqm = 0000
# at time    351717 ns READ : Bank = 0 Row =    0, Col = 131, Data =     0, Dqm = 0000
# at time    351737 ns READ : Bank = 0 Row =    0, Col = 132, Data =     0, Dqm = 0000
# at time    351757 ns READ : Bank = 0 Row =    0, Col = 133, Data =     0, Dqm = 0000
# at time    351777 ns READ : Bank = 0 Row =    0, Col = 134, Data =     0, Dqm = 0000
# at time    351797 ns READ : Bank = 0 Row =    0, Col = 135, Data =     0, Dqm = 0000
# at time    351817 ns READ : Bank = 0 Row =    0, Col = 136, Data =     0, Dqm = 0000
# at time    351837 ns READ : Bank = 0 Row =    0, Col = 137, Data =     0, Dqm = 0000
# at time    351857 ns READ : Bank = 0 Row =    0, Col = 138, Data =     0, Dqm = 0000
# at time    351877 ns READ : Bank = 0 Row =    0, Col = 139, Data =     0, Dqm = 0000
# at time    351897 ns READ : Bank = 0 Row =    0, Col = 140, Data =     0, Dqm = 0000
# at time    351917 ns READ : Bank = 0 Row =    0, Col = 141, Data =     0, Dqm = 0000
# at time    351930 ns BST  : Burst Terminate
# at time    351937 ns READ : Bank = 0 Row =    0, Col = 142, Data =     0, Dqm = 0000
# at time    351957 ns READ : Bank = 0 Row =    0, Col = 143, Data =     0, Dqm = 0000
# at time    352010 ns BST  : Burst Terminate
# at time    352030 ns PRE  : Bank = ALL
# at time    360770 ns PRE  : Bank = ALL
# at time    360790 ns PRE  : Bank = ALL
# at time    360810 ns PRE  : Bank = ALL
# at time    360830 ns ACT  : Bank = 0 Row =    0
# at time    360930 ns WRITE: Bank = 0 Row =    0, Col = 128, Data =   129, Dqm = 0000
# at time    360950 ns WRITE: Bank = 0 Row =    0, Col = 129, Data =   130, Dqm = 0000
# at time    360970 ns WRITE: Bank = 0 Row =    0, Col = 130, Data =   131, Dqm = 0000
# at time    360990 ns WRITE: Bank = 0 Row =    0, Col = 131, Data =   132, Dqm = 0000
# at time    361010 ns WRITE: Bank = 0 Row =    0, Col = 132, Data =   133, Dqm = 0000
# at time    361030 ns WRITE: Bank = 0 Row =    0, Col = 133, Data =   134, Dqm = 0000
# at time    361050 ns WRITE: Bank = 0 Row =    0, Col = 134, Data =   135, Dqm = 0000
# at time    361070 ns WRITE: Bank = 0 Row =    0, Col = 135, Data =   136, Dqm = 0000
# at time    361090 ns WRITE: Bank = 0 Row =    0, Col = 136, Data =   137, Dqm = 0000
# at time    361110 ns WRITE: Bank = 0 Row =    0, Col = 137, Data =   138, Dqm = 0000
# at time    361130 ns WRITE: Bank = 0 Row =    0, Col = 138, Data =   139, Dqm = 0000
# at time    361150 ns WRITE: Bank = 0 Row =    0, Col = 139, Data =   140, Dqm = 0000
# at time    361170 ns WRITE: Bank = 0 Row =    0, Col = 140, Data =   141, Dqm = 0000
# at time    361190 ns WRITE: Bank = 0 Row =    0, Col = 141, Data =   142, Dqm = 0000
# at time    361210 ns WRITE: Bank = 0 Row =    0, Col = 142, Data =   143, Dqm = 0000
# at time    361230 ns WRITE: Bank = 0 Row =    0, Col = 143, Data =   144, Dqm = 0000
# at time    361250 ns BST  : Burst Terminate
# at time    361270 ns BST  : Burst Terminate
# at time    361290 ns PRE  : Bank = ALL
# at time    365570 ns PRE  : Bank = ALL
# at time    365590 ns PRE  : Bank = ALL
# at time    365610 ns AREF : Auto Refresh
# at time    370830 ns ACT  : Bank = 0 Row =    0
# at time    370977 ns READ : Bank = 0 Row =    0, Col = 128, Data =   129, Dqm = 0000
# at time    370997 ns READ : Bank = 0 Row =    0, Col = 129, Data =   130, Dqm = 0000
# at time    371017 ns READ : Bank = 0 Row =    0, Col = 130, Data =   131, Dqm = 0000
# at time    371037 ns READ : Bank = 0 Row =    0, Col = 131, Data =   132, Dqm = 0000
# at time    371057 ns READ : Bank = 0 Row =    0, Col = 132, Data =   133, Dqm = 0000
# at time    371077 ns READ : Bank = 0 Row =    0, Col = 133, Data =   134, Dqm = 0000
# at time    371097 ns READ : Bank = 0 Row =    0, Col = 134, Data =   135, Dqm = 0000
# at time    371117 ns READ : Bank = 0 Row =    0, Col = 135, Data =   136, Dqm = 0000
# at time    371137 ns READ : Bank = 0 Row =    0, Col = 136, Data =   137, Dqm = 0000
# at time    371157 ns READ : Bank = 0 Row =    0, Col = 137, Data =   138, Dqm = 0000
# at time    371177 ns READ : Bank = 0 Row =    0, Col = 138, Data =   139, Dqm = 0000
# at time    371197 ns READ : Bank = 0 Row =    0, Col = 139, Data =   140, Dqm = 0000
# at time    371217 ns READ : Bank = 0 Row =    0, Col = 140, Data =   141, Dqm = 0000
# at time    371237 ns READ : Bank = 0 Row =    0, Col = 141, Data =   142, Dqm = 0000
# at time    371250 ns BST  : Burst Terminate
# at time    371257 ns READ : Bank = 0 Row =    0, Col = 142, Data =   143, Dqm = 0000
# at time    371277 ns READ : Bank = 0 Row =    0, Col = 143, Data =   144, Dqm = 0000
# at time    371330 ns BST  : Burst Terminate
# at time    371350 ns PRE  : Bank = ALL
# at time    371530 ns ACT  : Bank = 0 Row =    0
# at time    371677 ns READ : Bank = 0 Row =    0, Col = 144, Data =     0, Dqm = 0000
# at time    371697 ns READ : Bank = 0 Row =    0, Col = 145, Data =     0, Dqm = 0000
# at time    371717 ns READ : Bank = 0 Row =    0, Col = 146, Data =     0, Dqm = 0000
# at time    371737 ns READ : Bank = 0 Row =    0, Col = 147, Data =     0, Dqm = 0000
# at time    371757 ns READ : Bank = 0 Row =    0, Col = 148, Data =     0, Dqm = 0000
# at time    371777 ns READ : Bank = 0 Row =    0, Col = 149, Data =     0, Dqm = 0000
# at time    371797 ns READ : Bank = 0 Row =    0, Col = 150, Data =     0, Dqm = 0000
# at time    371817 ns READ : Bank = 0 Row =    0, Col = 151, Data =     0, Dqm = 0000
# at time    371837 ns READ : Bank = 0 Row =    0, Col = 152, Data =     0, Dqm = 0000
# at time    371857 ns READ : Bank = 0 Row =    0, Col = 153, Data =     0, Dqm = 0000
# at time    371877 ns READ : Bank = 0 Row =    0, Col = 154, Data =     0, Dqm = 0000
# at time    371897 ns READ : Bank = 0 Row =    0, Col = 155, Data =     0, Dqm = 0000
# at time    371917 ns READ : Bank = 0 Row =    0, Col = 156, Data =     0, Dqm = 0000
# at time    371937 ns READ : Bank = 0 Row =    0, Col = 157, Data =     0, Dqm = 0000
# at time    371950 ns BST  : Burst Terminate
# at time    371957 ns READ : Bank = 0 Row =    0, Col = 158, Data =     0, Dqm = 0000
# at time    371977 ns READ : Bank = 0 Row =    0, Col = 159, Data =     0, Dqm = 0000
# at time    372030 ns BST  : Burst Terminate
# at time    372050 ns PRE  : Bank = ALL
# at time    380570 ns PRE  : Bank = ALL
# at time    380590 ns PRE  : Bank = ALL
# at time    380610 ns AREF : Auto Refresh
# at time    380790 ns PRE  : Bank = ALL
# at time    380810 ns PRE  : Bank = ALL
# at time    380830 ns PRE  : Bank = ALL
# at time    380850 ns ACT  : Bank = 0 Row =    0
# at time    380950 ns WRITE: Bank = 0 Row =    0, Col = 144, Data =   145, Dqm = 0000
# at time    380970 ns WRITE: Bank = 0 Row =    0, Col = 145, Data =   146, Dqm = 0000
# at time    380990 ns WRITE: Bank = 0 Row =    0, Col = 146, Data =   147, Dqm = 0000
# at time    381010 ns WRITE: Bank = 0 Row =    0, Col = 147, Data =   148, Dqm = 0000
# at time    381030 ns WRITE: Bank = 0 Row =    0, Col = 148, Data =   149, Dqm = 0000
# at time    381050 ns WRITE: Bank = 0 Row =    0, Col = 149, Data =   150, Dqm = 0000
# at time    381070 ns WRITE: Bank = 0 Row =    0, Col = 150, Data =   151, Dqm = 0000
# at time    381090 ns WRITE: Bank = 0 Row =    0, Col = 151, Data =   152, Dqm = 0000
# at time    381110 ns WRITE: Bank = 0 Row =    0, Col = 152, Data =   153, Dqm = 0000
# at time    381130 ns WRITE: Bank = 0 Row =    0, Col = 153, Data =   154, Dqm = 0000
# at time    381150 ns WRITE: Bank = 0 Row =    0, Col = 154, Data =   155, Dqm = 0000
# at time    381170 ns WRITE: Bank = 0 Row =    0, Col = 155, Data =   156, Dqm = 0000
# at time    381190 ns WRITE: Bank = 0 Row =    0, Col = 156, Data =   157, Dqm = 0000
# at time    381210 ns WRITE: Bank = 0 Row =    0, Col = 157, Data =   158, Dqm = 0000
# at time    381230 ns WRITE: Bank = 0 Row =    0, Col = 158, Data =   159, Dqm = 0000
# at time    381250 ns WRITE: Bank = 0 Row =    0, Col = 159, Data =   160, Dqm = 0000
# at time    381270 ns BST  : Burst Terminate
# at time    381290 ns BST  : Burst Terminate
# at time    381310 ns PRE  : Bank = ALL
# at time    390850 ns ACT  : Bank = 0 Row =    0
# at time    390997 ns READ : Bank = 0 Row =    0, Col = 144, Data =   145, Dqm = 0000
# at time    391017 ns READ : Bank = 0 Row =    0, Col = 145, Data =   146, Dqm = 0000
# at time    391037 ns READ : Bank = 0 Row =    0, Col = 146, Data =   147, Dqm = 0000
# at time    391057 ns READ : Bank = 0 Row =    0, Col = 147, Data =   148, Dqm = 0000
# at time    391077 ns READ : Bank = 0 Row =    0, Col = 148, Data =   149, Dqm = 0000
# at time    391097 ns READ : Bank = 0 Row =    0, Col = 149, Data =   150, Dqm = 0000
# at time    391117 ns READ : Bank = 0 Row =    0, Col = 150, Data =   151, Dqm = 0000
# at time    391137 ns READ : Bank = 0 Row =    0, Col = 151, Data =   152, Dqm = 0000
# at time    391157 ns READ : Bank = 0 Row =    0, Col = 152, Data =   153, Dqm = 0000
# at time    391177 ns READ : Bank = 0 Row =    0, Col = 153, Data =   154, Dqm = 0000
# at time    391197 ns READ : Bank = 0 Row =    0, Col = 154, Data =   155, Dqm = 0000
# at time    391217 ns READ : Bank = 0 Row =    0, Col = 155, Data =   156, Dqm = 0000
# at time    391237 ns READ : Bank = 0 Row =    0, Col = 156, Data =   157, Dqm = 0000
# at time    391257 ns READ : Bank = 0 Row =    0, Col = 157, Data =   158, Dqm = 0000
# at time    391270 ns BST  : Burst Terminate
# at time    391277 ns READ : Bank = 0 Row =    0, Col = 158, Data =   159, Dqm = 0000
# at time    391297 ns READ : Bank = 0 Row =    0, Col = 159, Data =   160, Dqm = 0000
# at time    391350 ns BST  : Burst Terminate
# at time    391370 ns PRE  : Bank = ALL
# at time    391550 ns ACT  : Bank = 0 Row =    0
# at time    391697 ns READ : Bank = 0 Row =    0, Col = 160, Data =     0, Dqm = 0000
# at time    391717 ns READ : Bank = 0 Row =    0, Col = 161, Data =     0, Dqm = 0000
# at time    391737 ns READ : Bank = 0 Row =    0, Col = 162, Data =     0, Dqm = 0000
# at time    391757 ns READ : Bank = 0 Row =    0, Col = 163, Data =     0, Dqm = 0000
# at time    391777 ns READ : Bank = 0 Row =    0, Col = 164, Data =     0, Dqm = 0000
# at time    391797 ns READ : Bank = 0 Row =    0, Col = 165, Data =     0, Dqm = 0000
# at time    391817 ns READ : Bank = 0 Row =    0, Col = 166, Data =     0, Dqm = 0000
# at time    391837 ns READ : Bank = 0 Row =    0, Col = 167, Data =     0, Dqm = 0000
# at time    391857 ns READ : Bank = 0 Row =    0, Col = 168, Data =     0, Dqm = 0000
# at time    391877 ns READ : Bank = 0 Row =    0, Col = 169, Data =     0, Dqm = 0000
# at time    391897 ns READ : Bank = 0 Row =    0, Col = 170, Data =     0, Dqm = 0000
# at time    391917 ns READ : Bank = 0 Row =    0, Col = 171, Data =     0, Dqm = 0000
# at time    391937 ns READ : Bank = 0 Row =    0, Col = 172, Data =     0, Dqm = 0000
# at time    391957 ns READ : Bank = 0 Row =    0, Col = 173, Data =     0, Dqm = 0000
# at time    391970 ns BST  : Burst Terminate
# at time    391977 ns READ : Bank = 0 Row =    0, Col = 174, Data =     0, Dqm = 0000
# at time    391997 ns READ : Bank = 0 Row =    0, Col = 175, Data =     0, Dqm = 0000
# at time    392050 ns BST  : Burst Terminate
# at time    392070 ns PRE  : Bank = ALL
# at time    395570 ns PRE  : Bank = ALL
# at time    395590 ns PRE  : Bank = ALL
# at time    395610 ns AREF : Auto Refresh
# at time    400810 ns PRE  : Bank = ALL
# at time    400830 ns PRE  : Bank = ALL
# at time    400850 ns PRE  : Bank = ALL
# at time    400870 ns ACT  : Bank = 0 Row =    0
# at time    400970 ns WRITE: Bank = 0 Row =    0, Col = 160, Data =   161, Dqm = 0000
# at time    400990 ns WRITE: Bank = 0 Row =    0, Col = 161, Data =   162, Dqm = 0000
# at time    401010 ns WRITE: Bank = 0 Row =    0, Col = 162, Data =   163, Dqm = 0000
# at time    401030 ns WRITE: Bank = 0 Row =    0, Col = 163, Data =   164, Dqm = 0000
# at time    401050 ns WRITE: Bank = 0 Row =    0, Col = 164, Data =   165, Dqm = 0000
# at time    401070 ns WRITE: Bank = 0 Row =    0, Col = 165, Data =   166, Dqm = 0000
# at time    401090 ns WRITE: Bank = 0 Row =    0, Col = 166, Data =   167, Dqm = 0000
# at time    401110 ns WRITE: Bank = 0 Row =    0, Col = 167, Data =   168, Dqm = 0000
# at time    401130 ns WRITE: Bank = 0 Row =    0, Col = 168, Data =   169, Dqm = 0000
# at time    401150 ns WRITE: Bank = 0 Row =    0, Col = 169, Data =   170, Dqm = 0000
# at time    401170 ns WRITE: Bank = 0 Row =    0, Col = 170, Data =   171, Dqm = 0000
# at time    401190 ns WRITE: Bank = 0 Row =    0, Col = 171, Data =   172, Dqm = 0000
# at time    401210 ns WRITE: Bank = 0 Row =    0, Col = 172, Data =   173, Dqm = 0000
# at time    401230 ns WRITE: Bank = 0 Row =    0, Col = 173, Data =   174, Dqm = 0000
# at time    401250 ns WRITE: Bank = 0 Row =    0, Col = 174, Data =   175, Dqm = 0000
# at time    401270 ns WRITE: Bank = 0 Row =    0, Col = 175, Data =   176, Dqm = 0000
# at time    401290 ns BST  : Burst Terminate
# at time    401310 ns BST  : Burst Terminate
# at time    401330 ns PRE  : Bank = ALL
# at time    410570 ns PRE  : Bank = ALL
# at time    410590 ns PRE  : Bank = ALL
# at time    410610 ns AREF : Auto Refresh
# at time    410870 ns ACT  : Bank = 0 Row =    0
# at time    411017 ns READ : Bank = 0 Row =    0, Col = 160, Data =   161, Dqm = 0000
# at time    411037 ns READ : Bank = 0 Row =    0, Col = 161, Data =   162, Dqm = 0000
# at time    411057 ns READ : Bank = 0 Row =    0, Col = 162, Data =   163, Dqm = 0000
# at time    411077 ns READ : Bank = 0 Row =    0, Col = 163, Data =   164, Dqm = 0000
# at time    411097 ns READ : Bank = 0 Row =    0, Col = 164, Data =   165, Dqm = 0000
# at time    411117 ns READ : Bank = 0 Row =    0, Col = 165, Data =   166, Dqm = 0000
# at time    411137 ns READ : Bank = 0 Row =    0, Col = 166, Data =   167, Dqm = 0000
# at time    411157 ns READ : Bank = 0 Row =    0, Col = 167, Data =   168, Dqm = 0000
# at time    411177 ns READ : Bank = 0 Row =    0, Col = 168, Data =   169, Dqm = 0000
# at time    411197 ns READ : Bank = 0 Row =    0, Col = 169, Data =   170, Dqm = 0000
# at time    411217 ns READ : Bank = 0 Row =    0, Col = 170, Data =   171, Dqm = 0000
# at time    411237 ns READ : Bank = 0 Row =    0, Col = 171, Data =   172, Dqm = 0000
# at time    411257 ns READ : Bank = 0 Row =    0, Col = 172, Data =   173, Dqm = 0000
# at time    411277 ns READ : Bank = 0 Row =    0, Col = 173, Data =   174, Dqm = 0000
# at time    411290 ns BST  : Burst Terminate
# at time    411297 ns READ : Bank = 0 Row =    0, Col = 174, Data =   175, Dqm = 0000
# at time    411317 ns READ : Bank = 0 Row =    0, Col = 175, Data =   176, Dqm = 0000
# at time    411370 ns BST  : Burst Terminate
# at time    411390 ns PRE  : Bank = ALL
# at time    411570 ns ACT  : Bank = 0 Row =    0
# at time    411717 ns READ : Bank = 0 Row =    0, Col = 176, Data =     0, Dqm = 0000
# at time    411737 ns READ : Bank = 0 Row =    0, Col = 177, Data =     0, Dqm = 0000
# at time    411757 ns READ : Bank = 0 Row =    0, Col = 178, Data =     0, Dqm = 0000
# at time    411777 ns READ : Bank = 0 Row =    0, Col = 179, Data =     0, Dqm = 0000
# at time    411797 ns READ : Bank = 0 Row =    0, Col = 180, Data =     0, Dqm = 0000
# at time    411817 ns READ : Bank = 0 Row =    0, Col = 181, Data =     0, Dqm = 0000
# at time    411837 ns READ : Bank = 0 Row =    0, Col = 182, Data =     0, Dqm = 0000
# at time    411857 ns READ : Bank = 0 Row =    0, Col = 183, Data =     0, Dqm = 0000
# at time    411877 ns READ : Bank = 0 Row =    0, Col = 184, Data =     0, Dqm = 0000
# at time    411897 ns READ : Bank = 0 Row =    0, Col = 185, Data =     0, Dqm = 0000
# at time    411917 ns READ : Bank = 0 Row =    0, Col = 186, Data =     0, Dqm = 0000
# at time    411937 ns READ : Bank = 0 Row =    0, Col = 187, Data =     0, Dqm = 0000
# at time    411957 ns READ : Bank = 0 Row =    0, Col = 188, Data =     0, Dqm = 0000
# at time    411977 ns READ : Bank = 0 Row =    0, Col = 189, Data =     0, Dqm = 0000
# at time    411990 ns BST  : Burst Terminate
# at time    411997 ns READ : Bank = 0 Row =    0, Col = 190, Data =     0, Dqm = 0000
# at time    412017 ns READ : Bank = 0 Row =    0, Col = 191, Data =     0, Dqm = 0000
# at time    412070 ns BST  : Burst Terminate
# at time    412090 ns PRE  : Bank = ALL
# at time    420830 ns PRE  : Bank = ALL
# at time    420850 ns PRE  : Bank = ALL
# at time    420870 ns PRE  : Bank = ALL
# at time    420890 ns ACT  : Bank = 0 Row =    0
# at time    420990 ns WRITE: Bank = 0 Row =    0, Col = 176, Data =   177, Dqm = 0000
# at time    421010 ns WRITE: Bank = 0 Row =    0, Col = 177, Data =   178, Dqm = 0000
# at time    421030 ns WRITE: Bank = 0 Row =    0, Col = 178, Data =   179, Dqm = 0000
# at time    421050 ns WRITE: Bank = 0 Row =    0, Col = 179, Data =   180, Dqm = 0000
# at time    421070 ns WRITE: Bank = 0 Row =    0, Col = 180, Data =   181, Dqm = 0000
# at time    421090 ns WRITE: Bank = 0 Row =    0, Col = 181, Data =   182, Dqm = 0000
# at time    421110 ns WRITE: Bank = 0 Row =    0, Col = 182, Data =   183, Dqm = 0000
# at time    421130 ns WRITE: Bank = 0 Row =    0, Col = 183, Data =   184, Dqm = 0000
# at time    421150 ns WRITE: Bank = 0 Row =    0, Col = 184, Data =   185, Dqm = 0000
# at time    421170 ns WRITE: Bank = 0 Row =    0, Col = 185, Data =   186, Dqm = 0000
# at time    421190 ns WRITE: Bank = 0 Row =    0, Col = 186, Data =   187, Dqm = 0000
# at time    421210 ns WRITE: Bank = 0 Row =    0, Col = 187, Data =   188, Dqm = 0000
# at time    421230 ns WRITE: Bank = 0 Row =    0, Col = 188, Data =   189, Dqm = 0000
# at time    421250 ns WRITE: Bank = 0 Row =    0, Col = 189, Data =   190, Dqm = 0000
# at time    421270 ns WRITE: Bank = 0 Row =    0, Col = 190, Data =   191, Dqm = 0000
# at time    421290 ns WRITE: Bank = 0 Row =    0, Col = 191, Data =   192, Dqm = 0000
# at time    421310 ns BST  : Burst Terminate
# at time    421330 ns BST  : Burst Terminate
# at time    421350 ns PRE  : Bank = ALL
# at time    425570 ns PRE  : Bank = ALL
# at time    425590 ns PRE  : Bank = ALL
# at time    425610 ns AREF : Auto Refresh
# at time    430890 ns ACT  : Bank = 0 Row =    0
# at time    431037 ns READ : Bank = 0 Row =    0, Col = 176, Data =   177, Dqm = 0000
# at time    431057 ns READ : Bank = 0 Row =    0, Col = 177, Data =   178, Dqm = 0000
# at time    431077 ns READ : Bank = 0 Row =    0, Col = 178, Data =   179, Dqm = 0000
# at time    431097 ns READ : Bank = 0 Row =    0, Col = 179, Data =   180, Dqm = 0000
# at time    431117 ns READ : Bank = 0 Row =    0, Col = 180, Data =   181, Dqm = 0000
# at time    431137 ns READ : Bank = 0 Row =    0, Col = 181, Data =   182, Dqm = 0000
# at time    431157 ns READ : Bank = 0 Row =    0, Col = 182, Data =   183, Dqm = 0000
# at time    431177 ns READ : Bank = 0 Row =    0, Col = 183, Data =   184, Dqm = 0000
# at time    431197 ns READ : Bank = 0 Row =    0, Col = 184, Data =   185, Dqm = 0000
# at time    431217 ns READ : Bank = 0 Row =    0, Col = 185, Data =   186, Dqm = 0000
# at time    431237 ns READ : Bank = 0 Row =    0, Col = 186, Data =   187, Dqm = 0000
# at time    431257 ns READ : Bank = 0 Row =    0, Col = 187, Data =   188, Dqm = 0000
# at time    431277 ns READ : Bank = 0 Row =    0, Col = 188, Data =   189, Dqm = 0000
# at time    431297 ns READ : Bank = 0 Row =    0, Col = 189, Data =   190, Dqm = 0000
# at time    431310 ns BST  : Burst Terminate
# at time    431317 ns READ : Bank = 0 Row =    0, Col = 190, Data =   191, Dqm = 0000
# at time    431337 ns READ : Bank = 0 Row =    0, Col = 191, Data =   192, Dqm = 0000
# at time    431390 ns BST  : Burst Terminate
# at time    431410 ns PRE  : Bank = ALL
# at time    431590 ns ACT  : Bank = 0 Row =    0
# at time    431737 ns READ : Bank = 0 Row =    0, Col = 192, Data =     0, Dqm = 0000
# at time    431757 ns READ : Bank = 0 Row =    0, Col = 193, Data =     0, Dqm = 0000
# at time    431777 ns READ : Bank = 0 Row =    0, Col = 194, Data =     0, Dqm = 0000
# at time    431797 ns READ : Bank = 0 Row =    0, Col = 195, Data =     0, Dqm = 0000
# at time    431817 ns READ : Bank = 0 Row =    0, Col = 196, Data =     0, Dqm = 0000
# at time    431837 ns READ : Bank = 0 Row =    0, Col = 197, Data =     0, Dqm = 0000
# at time    431857 ns READ : Bank = 0 Row =    0, Col = 198, Data =     0, Dqm = 0000
# at time    431877 ns READ : Bank = 0 Row =    0, Col = 199, Data =     0, Dqm = 0000
# at time    431897 ns READ : Bank = 0 Row =    0, Col = 200, Data =     0, Dqm = 0000
# at time    431917 ns READ : Bank = 0 Row =    0, Col = 201, Data =     0, Dqm = 0000
# at time    431937 ns READ : Bank = 0 Row =    0, Col = 202, Data =     0, Dqm = 0000
# at time    431957 ns READ : Bank = 0 Row =    0, Col = 203, Data =     0, Dqm = 0000
# at time    431977 ns READ : Bank = 0 Row =    0, Col = 204, Data =     0, Dqm = 0000
# at time    431997 ns READ : Bank = 0 Row =    0, Col = 205, Data =     0, Dqm = 0000
# at time    432010 ns BST  : Burst Terminate
# at time    432017 ns READ : Bank = 0 Row =    0, Col = 206, Data =     0, Dqm = 0000
# at time    432037 ns READ : Bank = 0 Row =    0, Col = 207, Data =     0, Dqm = 0000
# at time    432090 ns BST  : Burst Terminate
# at time    432110 ns PRE  : Bank = ALL
# at time    440570 ns PRE  : Bank = ALL
# at time    440590 ns PRE  : Bank = ALL
# at time    440610 ns AREF : Auto Refresh
# at time    440850 ns PRE  : Bank = ALL
# at time    440870 ns PRE  : Bank = ALL
# at time    440890 ns PRE  : Bank = ALL
# at time    440910 ns ACT  : Bank = 0 Row =    0
# at time    441010 ns WRITE: Bank = 0 Row =    0, Col = 192, Data =   193, Dqm = 0000
# at time    441030 ns WRITE: Bank = 0 Row =    0, Col = 193, Data =   194, Dqm = 0000
# at time    441050 ns WRITE: Bank = 0 Row =    0, Col = 194, Data =   195, Dqm = 0000
# at time    441070 ns WRITE: Bank = 0 Row =    0, Col = 195, Data =   196, Dqm = 0000
# at time    441090 ns WRITE: Bank = 0 Row =    0, Col = 196, Data =   197, Dqm = 0000
# at time    441110 ns WRITE: Bank = 0 Row =    0, Col = 197, Data =   198, Dqm = 0000
# at time    441130 ns WRITE: Bank = 0 Row =    0, Col = 198, Data =   199, Dqm = 0000
# at time    441150 ns WRITE: Bank = 0 Row =    0, Col = 199, Data =   200, Dqm = 0000
# at time    441170 ns WRITE: Bank = 0 Row =    0, Col = 200, Data =   201, Dqm = 0000
# at time    441190 ns WRITE: Bank = 0 Row =    0, Col = 201, Data =   202, Dqm = 0000
# at time    441210 ns WRITE: Bank = 0 Row =    0, Col = 202, Data =   203, Dqm = 0000
# at time    441230 ns WRITE: Bank = 0 Row =    0, Col = 203, Data =   204, Dqm = 0000
# at time    441250 ns WRITE: Bank = 0 Row =    0, Col = 204, Data =   205, Dqm = 0000
# at time    441270 ns WRITE: Bank = 0 Row =    0, Col = 205, Data =   206, Dqm = 0000
# at time    441290 ns WRITE: Bank = 0 Row =    0, Col = 206, Data =   207, Dqm = 0000
# at time    441310 ns WRITE: Bank = 0 Row =    0, Col = 207, Data =   208, Dqm = 0000
# at time    441330 ns BST  : Burst Terminate
# at time    441350 ns BST  : Burst Terminate
# at time    441370 ns PRE  : Bank = ALL
# at time    450910 ns ACT  : Bank = 0 Row =    0
# at time    451057 ns READ : Bank = 0 Row =    0, Col = 192, Data =   193, Dqm = 0000
# at time    451077 ns READ : Bank = 0 Row =    0, Col = 193, Data =   194, Dqm = 0000
# at time    451097 ns READ : Bank = 0 Row =    0, Col = 194, Data =   195, Dqm = 0000
# at time    451117 ns READ : Bank = 0 Row =    0, Col = 195, Data =   196, Dqm = 0000
# at time    451137 ns READ : Bank = 0 Row =    0, Col = 196, Data =   197, Dqm = 0000
# at time    451157 ns READ : Bank = 0 Row =    0, Col = 197, Data =   198, Dqm = 0000
# at time    451177 ns READ : Bank = 0 Row =    0, Col = 198, Data =   199, Dqm = 0000
# at time    451197 ns READ : Bank = 0 Row =    0, Col = 199, Data =   200, Dqm = 0000
# at time    451217 ns READ : Bank = 0 Row =    0, Col = 200, Data =   201, Dqm = 0000
# at time    451237 ns READ : Bank = 0 Row =    0, Col = 201, Data =   202, Dqm = 0000
# at time    451257 ns READ : Bank = 0 Row =    0, Col = 202, Data =   203, Dqm = 0000
# at time    451277 ns READ : Bank = 0 Row =    0, Col = 203, Data =   204, Dqm = 0000
# at time    451297 ns READ : Bank = 0 Row =    0, Col = 204, Data =   205, Dqm = 0000
# at time    451317 ns READ : Bank = 0 Row =    0, Col = 205, Data =   206, Dqm = 0000
# at time    451330 ns BST  : Burst Terminate
# at time    451337 ns READ : Bank = 0 Row =    0, Col = 206, Data =   207, Dqm = 0000
# at time    451357 ns READ : Bank = 0 Row =    0, Col = 207, Data =   208, Dqm = 0000
# at time    451410 ns BST  : Burst Terminate
# at time    451430 ns PRE  : Bank = ALL
# at time    451610 ns ACT  : Bank = 0 Row =    0
# at time    451757 ns READ : Bank = 0 Row =    0, Col = 208, Data =     0, Dqm = 0000
# at time    451777 ns READ : Bank = 0 Row =    0, Col = 209, Data =     0, Dqm = 0000
# at time    451797 ns READ : Bank = 0 Row =    0, Col = 210, Data =     0, Dqm = 0000
# at time    451817 ns READ : Bank = 0 Row =    0, Col = 211, Data =     0, Dqm = 0000
# at time    451837 ns READ : Bank = 0 Row =    0, Col = 212, Data =     0, Dqm = 0000
# at time    451857 ns READ : Bank = 0 Row =    0, Col = 213, Data =     0, Dqm = 0000
# at time    451877 ns READ : Bank = 0 Row =    0, Col = 214, Data =     0, Dqm = 0000
# at time    451897 ns READ : Bank = 0 Row =    0, Col = 215, Data =     0, Dqm = 0000
# at time    451917 ns READ : Bank = 0 Row =    0, Col = 216, Data =     0, Dqm = 0000
# at time    451937 ns READ : Bank = 0 Row =    0, Col = 217, Data =     0, Dqm = 0000
# at time    451957 ns READ : Bank = 0 Row =    0, Col = 218, Data =     0, Dqm = 0000
# at time    451977 ns READ : Bank = 0 Row =    0, Col = 219, Data =     0, Dqm = 0000
# at time    451997 ns READ : Bank = 0 Row =    0, Col = 220, Data =     0, Dqm = 0000
# at time    452017 ns READ : Bank = 0 Row =    0, Col = 221, Data =     0, Dqm = 0000
# at time    452030 ns BST  : Burst Terminate
# at time    452037 ns READ : Bank = 0 Row =    0, Col = 222, Data =     0, Dqm = 0000
# at time    452057 ns READ : Bank = 0 Row =    0, Col = 223, Data =     0, Dqm = 0000
# at time    452110 ns BST  : Burst Terminate
# at time    452130 ns PRE  : Bank = ALL
# at time    455570 ns PRE  : Bank = ALL
# at time    455590 ns PRE  : Bank = ALL
# at time    455610 ns AREF : Auto Refresh
# at time    460870 ns PRE  : Bank = ALL
# at time    460890 ns PRE  : Bank = ALL
# at time    460910 ns PRE  : Bank = ALL
# at time    460930 ns ACT  : Bank = 0 Row =    0
# at time    461030 ns WRITE: Bank = 0 Row =    0, Col = 208, Data =   209, Dqm = 0000
# at time    461050 ns WRITE: Bank = 0 Row =    0, Col = 209, Data =   210, Dqm = 0000
# at time    461070 ns WRITE: Bank = 0 Row =    0, Col = 210, Data =   211, Dqm = 0000
# at time    461090 ns WRITE: Bank = 0 Row =    0, Col = 211, Data =   212, Dqm = 0000
# at time    461110 ns WRITE: Bank = 0 Row =    0, Col = 212, Data =   213, Dqm = 0000
# at time    461130 ns WRITE: Bank = 0 Row =    0, Col = 213, Data =   214, Dqm = 0000
# at time    461150 ns WRITE: Bank = 0 Row =    0, Col = 214, Data =   215, Dqm = 0000
# at time    461170 ns WRITE: Bank = 0 Row =    0, Col = 215, Data =   216, Dqm = 0000
# at time    461190 ns WRITE: Bank = 0 Row =    0, Col = 216, Data =   217, Dqm = 0000
# at time    461210 ns WRITE: Bank = 0 Row =    0, Col = 217, Data =   218, Dqm = 0000
# at time    461230 ns WRITE: Bank = 0 Row =    0, Col = 218, Data =   219, Dqm = 0000
# at time    461250 ns WRITE: Bank = 0 Row =    0, Col = 219, Data =   220, Dqm = 0000
# at time    461270 ns WRITE: Bank = 0 Row =    0, Col = 220, Data =   221, Dqm = 0000
# at time    461290 ns WRITE: Bank = 0 Row =    0, Col = 221, Data =   222, Dqm = 0000
# at time    461310 ns WRITE: Bank = 0 Row =    0, Col = 222, Data =   223, Dqm = 0000
# at time    461330 ns WRITE: Bank = 0 Row =    0, Col = 223, Data =   224, Dqm = 0000
# at time    461350 ns BST  : Burst Terminate
# at time    461370 ns BST  : Burst Terminate
# at time    461390 ns PRE  : Bank = ALL
# at time    470570 ns PRE  : Bank = ALL
# at time    470590 ns PRE  : Bank = ALL
# at time    470610 ns AREF : Auto Refresh
# at time    470930 ns ACT  : Bank = 0 Row =    0
# at time    471077 ns READ : Bank = 0 Row =    0, Col = 208, Data =   209, Dqm = 0000
# at time    471097 ns READ : Bank = 0 Row =    0, Col = 209, Data =   210, Dqm = 0000
# at time    471117 ns READ : Bank = 0 Row =    0, Col = 210, Data =   211, Dqm = 0000
# at time    471137 ns READ : Bank = 0 Row =    0, Col = 211, Data =   212, Dqm = 0000
# at time    471157 ns READ : Bank = 0 Row =    0, Col = 212, Data =   213, Dqm = 0000
# at time    471177 ns READ : Bank = 0 Row =    0, Col = 213, Data =   214, Dqm = 0000
# at time    471197 ns READ : Bank = 0 Row =    0, Col = 214, Data =   215, Dqm = 0000
# at time    471217 ns READ : Bank = 0 Row =    0, Col = 215, Data =   216, Dqm = 0000
# at time    471237 ns READ : Bank = 0 Row =    0, Col = 216, Data =   217, Dqm = 0000
# at time    471257 ns READ : Bank = 0 Row =    0, Col = 217, Data =   218, Dqm = 0000
# at time    471277 ns READ : Bank = 0 Row =    0, Col = 218, Data =   219, Dqm = 0000
# at time    471297 ns READ : Bank = 0 Row =    0, Col = 219, Data =   220, Dqm = 0000
# at time    471317 ns READ : Bank = 0 Row =    0, Col = 220, Data =   221, Dqm = 0000
# at time    471337 ns READ : Bank = 0 Row =    0, Col = 221, Data =   222, Dqm = 0000
# at time    471350 ns BST  : Burst Terminate
# at time    471357 ns READ : Bank = 0 Row =    0, Col = 222, Data =   223, Dqm = 0000
# at time    471377 ns READ : Bank = 0 Row =    0, Col = 223, Data =   224, Dqm = 0000
# at time    471430 ns BST  : Burst Terminate
# at time    471450 ns PRE  : Bank = ALL
# at time    471630 ns ACT  : Bank = 0 Row =    0
# at time    471777 ns READ : Bank = 0 Row =    0, Col = 224, Data =     0, Dqm = 0000
# at time    471797 ns READ : Bank = 0 Row =    0, Col = 225, Data =     0, Dqm = 0000
# at time    471817 ns READ : Bank = 0 Row =    0, Col = 226, Data =     0, Dqm = 0000
# at time    471837 ns READ : Bank = 0 Row =    0, Col = 227, Data =     0, Dqm = 0000
# at time    471857 ns READ : Bank = 0 Row =    0, Col = 228, Data =     0, Dqm = 0000
# at time    471877 ns READ : Bank = 0 Row =    0, Col = 229, Data =     0, Dqm = 0000
# at time    471897 ns READ : Bank = 0 Row =    0, Col = 230, Data =     0, Dqm = 0000
# at time    471917 ns READ : Bank = 0 Row =    0, Col = 231, Data =     0, Dqm = 0000
# at time    471937 ns READ : Bank = 0 Row =    0, Col = 232, Data =     0, Dqm = 0000
# at time    471957 ns READ : Bank = 0 Row =    0, Col = 233, Data =     0, Dqm = 0000
# at time    471977 ns READ : Bank = 0 Row =    0, Col = 234, Data =     0, Dqm = 0000
# at time    471997 ns READ : Bank = 0 Row =    0, Col = 235, Data =     0, Dqm = 0000
# at time    472017 ns READ : Bank = 0 Row =    0, Col = 236, Data =     0, Dqm = 0000
# at time    472037 ns READ : Bank = 0 Row =    0, Col = 237, Data =     0, Dqm = 0000
# at time    472050 ns BST  : Burst Terminate
# at time    472057 ns READ : Bank = 0 Row =    0, Col = 238, Data =     0, Dqm = 0000
# at time    472077 ns READ : Bank = 0 Row =    0, Col = 239, Data =     0, Dqm = 0000
# at time    472130 ns BST  : Burst Terminate
# at time    472150 ns PRE  : Bank = ALL
# at time    480890 ns PRE  : Bank = ALL
# at time    480910 ns PRE  : Bank = ALL
# at time    480930 ns PRE  : Bank = ALL
# at time    480950 ns ACT  : Bank = 0 Row =    0
# at time    481050 ns WRITE: Bank = 0 Row =    0, Col = 224, Data =   225, Dqm = 0000
# at time    481070 ns WRITE: Bank = 0 Row =    0, Col = 225, Data =   226, Dqm = 0000
# at time    481090 ns WRITE: Bank = 0 Row =    0, Col = 226, Data =   227, Dqm = 0000
# at time    481110 ns WRITE: Bank = 0 Row =    0, Col = 227, Data =   228, Dqm = 0000
# at time    481130 ns WRITE: Bank = 0 Row =    0, Col = 228, Data =   229, Dqm = 0000
# at time    481150 ns WRITE: Bank = 0 Row =    0, Col = 229, Data =   230, Dqm = 0000
# at time    481170 ns WRITE: Bank = 0 Row =    0, Col = 230, Data =   231, Dqm = 0000
# at time    481190 ns WRITE: Bank = 0 Row =    0, Col = 231, Data =   232, Dqm = 0000
# at time    481210 ns WRITE: Bank = 0 Row =    0, Col = 232, Data =   233, Dqm = 0000
# at time    481230 ns WRITE: Bank = 0 Row =    0, Col = 233, Data =   234, Dqm = 0000
# at time    481250 ns WRITE: Bank = 0 Row =    0, Col = 234, Data =   235, Dqm = 0000
# at time    481270 ns WRITE: Bank = 0 Row =    0, Col = 235, Data =   236, Dqm = 0000
# at time    481290 ns WRITE: Bank = 0 Row =    0, Col = 236, Data =   237, Dqm = 0000
# at time    481310 ns WRITE: Bank = 0 Row =    0, Col = 237, Data =   238, Dqm = 0000
# at time    481330 ns WRITE: Bank = 0 Row =    0, Col = 238, Data =   239, Dqm = 0000
# at time    481350 ns WRITE: Bank = 0 Row =    0, Col = 239, Data =   240, Dqm = 0000
# at time    481370 ns BST  : Burst Terminate
# at time    481390 ns BST  : Burst Terminate
# at time    481410 ns PRE  : Bank = ALL
# at time    485570 ns PRE  : Bank = ALL
# at time    485590 ns PRE  : Bank = ALL
# at time    485610 ns AREF : Auto Refresh
# at time    490950 ns ACT  : Bank = 0 Row =    0
# at time    491097 ns READ : Bank = 0 Row =    0, Col = 224, Data =   225, Dqm = 0000
# at time    491117 ns READ : Bank = 0 Row =    0, Col = 225, Data =   226, Dqm = 0000
# at time    491137 ns READ : Bank = 0 Row =    0, Col = 226, Data =   227, Dqm = 0000
# at time    491157 ns READ : Bank = 0 Row =    0, Col = 227, Data =   228, Dqm = 0000
# at time    491177 ns READ : Bank = 0 Row =    0, Col = 228, Data =   229, Dqm = 0000
# at time    491197 ns READ : Bank = 0 Row =    0, Col = 229, Data =   230, Dqm = 0000
# at time    491217 ns READ : Bank = 0 Row =    0, Col = 230, Data =   231, Dqm = 0000
# at time    491237 ns READ : Bank = 0 Row =    0, Col = 231, Data =   232, Dqm = 0000
# at time    491257 ns READ : Bank = 0 Row =    0, Col = 232, Data =   233, Dqm = 0000
# at time    491277 ns READ : Bank = 0 Row =    0, Col = 233, Data =   234, Dqm = 0000
# at time    491297 ns READ : Bank = 0 Row =    0, Col = 234, Data =   235, Dqm = 0000
# at time    491317 ns READ : Bank = 0 Row =    0, Col = 235, Data =   236, Dqm = 0000
# at time    491337 ns READ : Bank = 0 Row =    0, Col = 236, Data =   237, Dqm = 0000
# at time    491357 ns READ : Bank = 0 Row =    0, Col = 237, Data =   238, Dqm = 0000
# at time    491370 ns BST  : Burst Terminate
# at time    491377 ns READ : Bank = 0 Row =    0, Col = 238, Data =   239, Dqm = 0000
# at time    491397 ns READ : Bank = 0 Row =    0, Col = 239, Data =   240, Dqm = 0000
# at time    491450 ns BST  : Burst Terminate
# at time    491470 ns PRE  : Bank = ALL
# at time    491650 ns ACT  : Bank = 0 Row =    0
# at time    491797 ns READ : Bank = 0 Row =    0, Col = 240, Data =     0, Dqm = 0000
# at time    491817 ns READ : Bank = 0 Row =    0, Col = 241, Data =     0, Dqm = 0000
# at time    491837 ns READ : Bank = 0 Row =    0, Col = 242, Data =     0, Dqm = 0000
# at time    491857 ns READ : Bank = 0 Row =    0, Col = 243, Data =     0, Dqm = 0000
# at time    491877 ns READ : Bank = 0 Row =    0, Col = 244, Data =     0, Dqm = 0000
# at time    491897 ns READ : Bank = 0 Row =    0, Col = 245, Data =     0, Dqm = 0000
# at time    491917 ns READ : Bank = 0 Row =    0, Col = 246, Data =     0, Dqm = 0000
# at time    491937 ns READ : Bank = 0 Row =    0, Col = 247, Data =     0, Dqm = 0000
# at time    491957 ns READ : Bank = 0 Row =    0, Col = 248, Data =     0, Dqm = 0000
# at time    491977 ns READ : Bank = 0 Row =    0, Col = 249, Data =     0, Dqm = 0000
# at time    491997 ns READ : Bank = 0 Row =    0, Col = 250, Data =     0, Dqm = 0000
# at time    492017 ns READ : Bank = 0 Row =    0, Col = 251, Data =     0, Dqm = 0000
# at time    492037 ns READ : Bank = 0 Row =    0, Col = 252, Data =     0, Dqm = 0000
# at time    492057 ns READ : Bank = 0 Row =    0, Col = 253, Data =     0, Dqm = 0000
# at time    492070 ns BST  : Burst Terminate
# at time    492077 ns READ : Bank = 0 Row =    0, Col = 254, Data =     0, Dqm = 0000
# at time    492097 ns READ : Bank = 0 Row =    0, Col = 255, Data =     0, Dqm = 0000
# at time    492150 ns BST  : Burst Terminate
# at time    492170 ns PRE  : Bank = ALL
# at time    500570 ns PRE  : Bank = ALL
# at time    500590 ns PRE  : Bank = ALL
# at time    500610 ns AREF : Auto Refresh
# at time    500910 ns PRE  : Bank = ALL
# at time    500930 ns PRE  : Bank = ALL
# at time    500950 ns PRE  : Bank = ALL
# at time    500970 ns ACT  : Bank = 0 Row =    0
# at time    501070 ns WRITE: Bank = 0 Row =    0, Col = 240, Data =   241, Dqm = 0000
# at time    501090 ns WRITE: Bank = 0 Row =    0, Col = 241, Data =   242, Dqm = 0000
# at time    501110 ns WRITE: Bank = 0 Row =    0, Col = 242, Data =   243, Dqm = 0000
# at time    501130 ns WRITE: Bank = 0 Row =    0, Col = 243, Data =   244, Dqm = 0000
# at time    501150 ns WRITE: Bank = 0 Row =    0, Col = 244, Data =   245, Dqm = 0000
# at time    501170 ns WRITE: Bank = 0 Row =    0, Col = 245, Data =   246, Dqm = 0000
# at time    501190 ns WRITE: Bank = 0 Row =    0, Col = 246, Data =   247, Dqm = 0000
# at time    501210 ns WRITE: Bank = 0 Row =    0, Col = 247, Data =   248, Dqm = 0000
# at time    501230 ns WRITE: Bank = 0 Row =    0, Col = 248, Data =   249, Dqm = 0000
# at time    501250 ns WRITE: Bank = 0 Row =    0, Col = 249, Data =   250, Dqm = 0000
# at time    501270 ns WRITE: Bank = 0 Row =    0, Col = 250, Data =   251, Dqm = 0000
# at time    501290 ns WRITE: Bank = 0 Row =    0, Col = 251, Data =   252, Dqm = 0000
# at time    501310 ns WRITE: Bank = 0 Row =    0, Col = 252, Data =   253, Dqm = 0000
# at time    501330 ns WRITE: Bank = 0 Row =    0, Col = 253, Data =   254, Dqm = 0000
# at time    501350 ns WRITE: Bank = 0 Row =    0, Col = 254, Data =   255, Dqm = 0000
# at time    501370 ns WRITE: Bank = 0 Row =    0, Col = 255, Data =   256, Dqm = 0000
# at time    501390 ns BST  : Burst Terminate
# at time    501410 ns BST  : Burst Terminate
# at time    501430 ns PRE  : Bank = ALL
# at time    510970 ns ACT  : Bank = 0 Row =    0
# at time    511117 ns READ : Bank = 0 Row =    0, Col = 240, Data =   241, Dqm = 0000
# at time    511137 ns READ : Bank = 0 Row =    0, Col = 241, Data =   242, Dqm = 0000
# at time    511157 ns READ : Bank = 0 Row =    0, Col = 242, Data =   243, Dqm = 0000
# at time    511177 ns READ : Bank = 0 Row =    0, Col = 243, Data =   244, Dqm = 0000
# at time    511197 ns READ : Bank = 0 Row =    0, Col = 244, Data =   245, Dqm = 0000
# at time    511217 ns READ : Bank = 0 Row =    0, Col = 245, Data =   246, Dqm = 0000
# at time    511237 ns READ : Bank = 0 Row =    0, Col = 246, Data =   247, Dqm = 0000
# at time    511257 ns READ : Bank = 0 Row =    0, Col = 247, Data =   248, Dqm = 0000
# at time    511277 ns READ : Bank = 0 Row =    0, Col = 248, Data =   249, Dqm = 0000
# at time    511297 ns READ : Bank = 0 Row =    0, Col = 249, Data =   250, Dqm = 0000
# at time    511317 ns READ : Bank = 0 Row =    0, Col = 250, Data =   251, Dqm = 0000
# at time    511337 ns READ : Bank = 0 Row =    0, Col = 251, Data =   252, Dqm = 0000
# at time    511357 ns READ : Bank = 0 Row =    0, Col = 252, Data =   253, Dqm = 0000
# at time    511377 ns READ : Bank = 0 Row =    0, Col = 253, Data =   254, Dqm = 0000
# at time    511390 ns BST  : Burst Terminate
# at time    511397 ns READ : Bank = 0 Row =    0, Col = 254, Data =   255, Dqm = 0000
# at time    511417 ns READ : Bank = 0 Row =    0, Col = 255, Data =   256, Dqm = 0000
# at time    511470 ns BST  : Burst Terminate
# at time    511490 ns PRE  : Bank = ALL
# at time    511670 ns ACT  : Bank = 0 Row =    0
# at time    511817 ns READ : Bank = 0 Row =    0, Col = 256, Data =     0, Dqm = 0000
# at time    511837 ns READ : Bank = 0 Row =    0, Col = 257, Data =     0, Dqm = 0000
# at time    511857 ns READ : Bank = 0 Row =    0, Col = 258, Data =     0, Dqm = 0000
# at time    511877 ns READ : Bank = 0 Row =    0, Col = 259, Data =     0, Dqm = 0000
# at time    511897 ns READ : Bank = 0 Row =    0, Col = 260, Data =     0, Dqm = 0000
# at time    511917 ns READ : Bank = 0 Row =    0, Col = 261, Data =     0, Dqm = 0000
# at time    511937 ns READ : Bank = 0 Row =    0, Col = 262, Data =     0, Dqm = 0000
# at time    511957 ns READ : Bank = 0 Row =    0, Col = 263, Data =     0, Dqm = 0000
# at time    511977 ns READ : Bank = 0 Row =    0, Col = 264, Data =     0, Dqm = 0000
# at time    511997 ns READ : Bank = 0 Row =    0, Col = 265, Data =     0, Dqm = 0000
# at time    512017 ns READ : Bank = 0 Row =    0, Col = 266, Data =     0, Dqm = 0000
# at time    512037 ns READ : Bank = 0 Row =    0, Col = 267, Data =     0, Dqm = 0000
# at time    512057 ns READ : Bank = 0 Row =    0, Col = 268, Data =     0, Dqm = 0000
# at time    512077 ns READ : Bank = 0 Row =    0, Col = 269, Data =     0, Dqm = 0000
# at time    512090 ns BST  : Burst Terminate
# at time    512097 ns READ : Bank = 0 Row =    0, Col = 270, Data =     0, Dqm = 0000
# at time    512117 ns READ : Bank = 0 Row =    0, Col = 271, Data =     0, Dqm = 0000
# at time    512170 ns BST  : Burst Terminate
# at time    512190 ns PRE  : Bank = ALL
# at time    515570 ns PRE  : Bank = ALL
# at time    515590 ns PRE  : Bank = ALL
# at time    515610 ns AREF : Auto Refresh
# at time    520930 ns PRE  : Bank = ALL
# at time    520950 ns PRE  : Bank = ALL
# at time    520970 ns PRE  : Bank = ALL
# at time    520990 ns ACT  : Bank = 0 Row =    0
# at time    521090 ns WRITE: Bank = 0 Row =    0, Col = 256, Data =   257, Dqm = 0000
# at time    521110 ns WRITE: Bank = 0 Row =    0, Col = 257, Data =   258, Dqm = 0000
# at time    521130 ns WRITE: Bank = 0 Row =    0, Col = 258, Data =   259, Dqm = 0000
# at time    521150 ns WRITE: Bank = 0 Row =    0, Col = 259, Data =   260, Dqm = 0000
# at time    521170 ns WRITE: Bank = 0 Row =    0, Col = 260, Data =   261, Dqm = 0000
# at time    521190 ns WRITE: Bank = 0 Row =    0, Col = 261, Data =   262, Dqm = 0000
# at time    521210 ns WRITE: Bank = 0 Row =    0, Col = 262, Data =   263, Dqm = 0000
# at time    521230 ns WRITE: Bank = 0 Row =    0, Col = 263, Data =   264, Dqm = 0000
# at time    521250 ns WRITE: Bank = 0 Row =    0, Col = 264, Data =   265, Dqm = 0000
# at time    521270 ns WRITE: Bank = 0 Row =    0, Col = 265, Data =   266, Dqm = 0000
# at time    521290 ns WRITE: Bank = 0 Row =    0, Col = 266, Data =   267, Dqm = 0000
# at time    521310 ns WRITE: Bank = 0 Row =    0, Col = 267, Data =   268, Dqm = 0000
# at time    521330 ns WRITE: Bank = 0 Row =    0, Col = 268, Data =   269, Dqm = 0000
# at time    521350 ns WRITE: Bank = 0 Row =    0, Col = 269, Data =   270, Dqm = 0000
# at time    521370 ns WRITE: Bank = 0 Row =    0, Col = 270, Data =   271, Dqm = 0000
# at time    521390 ns WRITE: Bank = 0 Row =    0, Col = 271, Data =   272, Dqm = 0000
# at time    521410 ns BST  : Burst Terminate
# at time    521430 ns BST  : Burst Terminate
# at time    521450 ns PRE  : Bank = ALL
# at time    530570 ns PRE  : Bank = ALL
# at time    530590 ns PRE  : Bank = ALL
# at time    530610 ns AREF : Auto Refresh
# at time    530990 ns ACT  : Bank = 0 Row =    0
# at time    531137 ns READ : Bank = 0 Row =    0, Col = 256, Data =   257, Dqm = 0000
# at time    531157 ns READ : Bank = 0 Row =    0, Col = 257, Data =   258, Dqm = 0000
# at time    531177 ns READ : Bank = 0 Row =    0, Col = 258, Data =   259, Dqm = 0000
# at time    531197 ns READ : Bank = 0 Row =    0, Col = 259, Data =   260, Dqm = 0000
# at time    531217 ns READ : Bank = 0 Row =    0, Col = 260, Data =   261, Dqm = 0000
# at time    531237 ns READ : Bank = 0 Row =    0, Col = 261, Data =   262, Dqm = 0000
# at time    531257 ns READ : Bank = 0 Row =    0, Col = 262, Data =   263, Dqm = 0000
# at time    531277 ns READ : Bank = 0 Row =    0, Col = 263, Data =   264, Dqm = 0000
# at time    531297 ns READ : Bank = 0 Row =    0, Col = 264, Data =   265, Dqm = 0000
# at time    531317 ns READ : Bank = 0 Row =    0, Col = 265, Data =   266, Dqm = 0000
# at time    531337 ns READ : Bank = 0 Row =    0, Col = 266, Data =   267, Dqm = 0000
# at time    531357 ns READ : Bank = 0 Row =    0, Col = 267, Data =   268, Dqm = 0000
# at time    531377 ns READ : Bank = 0 Row =    0, Col = 268, Data =   269, Dqm = 0000
# at time    531397 ns READ : Bank = 0 Row =    0, Col = 269, Data =   270, Dqm = 0000
# at time    531410 ns BST  : Burst Terminate
# at time    531417 ns READ : Bank = 0 Row =    0, Col = 270, Data =   271, Dqm = 0000
# at time    531437 ns READ : Bank = 0 Row =    0, Col = 271, Data =   272, Dqm = 0000
# at time    531490 ns BST  : Burst Terminate
# at time    531510 ns PRE  : Bank = ALL
# at time    531690 ns ACT  : Bank = 0 Row =    0
# at time    531837 ns READ : Bank = 0 Row =    0, Col = 272, Data =     0, Dqm = 0000
# at time    531857 ns READ : Bank = 0 Row =    0, Col = 273, Data =     0, Dqm = 0000
# at time    531877 ns READ : Bank = 0 Row =    0, Col = 274, Data =     0, Dqm = 0000
# at time    531897 ns READ : Bank = 0 Row =    0, Col = 275, Data =     0, Dqm = 0000
# at time    531917 ns READ : Bank = 0 Row =    0, Col = 276, Data =     0, Dqm = 0000
# at time    531937 ns READ : Bank = 0 Row =    0, Col = 277, Data =     0, Dqm = 0000
# at time    531957 ns READ : Bank = 0 Row =    0, Col = 278, Data =     0, Dqm = 0000
# at time    531977 ns READ : Bank = 0 Row =    0, Col = 279, Data =     0, Dqm = 0000
# at time    531997 ns READ : Bank = 0 Row =    0, Col = 280, Data =     0, Dqm = 0000
# at time    532017 ns READ : Bank = 0 Row =    0, Col = 281, Data =     0, Dqm = 0000
# at time    532037 ns READ : Bank = 0 Row =    0, Col = 282, Data =     0, Dqm = 0000
# at time    532057 ns READ : Bank = 0 Row =    0, Col = 283, Data =     0, Dqm = 0000
# at time    532077 ns READ : Bank = 0 Row =    0, Col = 284, Data =     0, Dqm = 0000
# at time    532097 ns READ : Bank = 0 Row =    0, Col = 285, Data =     0, Dqm = 0000
# at time    532110 ns BST  : Burst Terminate
# at time    532117 ns READ : Bank = 0 Row =    0, Col = 286, Data =     0, Dqm = 0000
# at time    532137 ns READ : Bank = 0 Row =    0, Col = 287, Data =     0, Dqm = 0000
# at time    532190 ns BST  : Burst Terminate
# at time    532210 ns PRE  : Bank = ALL
# at time    540950 ns PRE  : Bank = ALL
# at time    540970 ns PRE  : Bank = ALL
# at time    540990 ns PRE  : Bank = ALL
# at time    541010 ns ACT  : Bank = 0 Row =    0
# at time    541110 ns WRITE: Bank = 0 Row =    0, Col = 272, Data =   273, Dqm = 0000
# at time    541130 ns WRITE: Bank = 0 Row =    0, Col = 273, Data =   274, Dqm = 0000
# at time    541150 ns WRITE: Bank = 0 Row =    0, Col = 274, Data =   275, Dqm = 0000
# at time    541170 ns WRITE: Bank = 0 Row =    0, Col = 275, Data =   276, Dqm = 0000
# at time    541190 ns WRITE: Bank = 0 Row =    0, Col = 276, Data =   277, Dqm = 0000
# at time    541210 ns WRITE: Bank = 0 Row =    0, Col = 277, Data =   278, Dqm = 0000
# at time    541230 ns WRITE: Bank = 0 Row =    0, Col = 278, Data =   279, Dqm = 0000
# at time    541250 ns WRITE: Bank = 0 Row =    0, Col = 279, Data =   280, Dqm = 0000
# at time    541270 ns WRITE: Bank = 0 Row =    0, Col = 280, Data =   281, Dqm = 0000
# at time    541290 ns WRITE: Bank = 0 Row =    0, Col = 281, Data =   282, Dqm = 0000
# at time    541310 ns WRITE: Bank = 0 Row =    0, Col = 282, Data =   283, Dqm = 0000
# at time    541330 ns WRITE: Bank = 0 Row =    0, Col = 283, Data =   284, Dqm = 0000
# at time    541350 ns WRITE: Bank = 0 Row =    0, Col = 284, Data =   285, Dqm = 0000
# at time    541370 ns WRITE: Bank = 0 Row =    0, Col = 285, Data =   286, Dqm = 0000
# at time    541390 ns WRITE: Bank = 0 Row =    0, Col = 286, Data =   287, Dqm = 0000
# at time    541410 ns WRITE: Bank = 0 Row =    0, Col = 287, Data =   288, Dqm = 0000
# at time    541430 ns BST  : Burst Terminate
# at time    541450 ns BST  : Burst Terminate
# at time    541470 ns PRE  : Bank = ALL
# at time    545570 ns PRE  : Bank = ALL
# at time    545590 ns PRE  : Bank = ALL
# at time    545610 ns AREF : Auto Refresh
# at time    551010 ns ACT  : Bank = 0 Row =    0
# at time    551157 ns READ : Bank = 0 Row =    0, Col = 272, Data =   273, Dqm = 0000
# at time    551177 ns READ : Bank = 0 Row =    0, Col = 273, Data =   274, Dqm = 0000
# at time    551197 ns READ : Bank = 0 Row =    0, Col = 274, Data =   275, Dqm = 0000
# at time    551217 ns READ : Bank = 0 Row =    0, Col = 275, Data =   276, Dqm = 0000
# at time    551237 ns READ : Bank = 0 Row =    0, Col = 276, Data =   277, Dqm = 0000
# at time    551257 ns READ : Bank = 0 Row =    0, Col = 277, Data =   278, Dqm = 0000
# at time    551277 ns READ : Bank = 0 Row =    0, Col = 278, Data =   279, Dqm = 0000
# at time    551297 ns READ : Bank = 0 Row =    0, Col = 279, Data =   280, Dqm = 0000
# at time    551317 ns READ : Bank = 0 Row =    0, Col = 280, Data =   281, Dqm = 0000
# at time    551337 ns READ : Bank = 0 Row =    0, Col = 281, Data =   282, Dqm = 0000
# at time    551357 ns READ : Bank = 0 Row =    0, Col = 282, Data =   283, Dqm = 0000
# at time    551377 ns READ : Bank = 0 Row =    0, Col = 283, Data =   284, Dqm = 0000
# at time    551397 ns READ : Bank = 0 Row =    0, Col = 284, Data =   285, Dqm = 0000
# at time    551417 ns READ : Bank = 0 Row =    0, Col = 285, Data =   286, Dqm = 0000
# at time    551430 ns BST  : Burst Terminate
# at time    551437 ns READ : Bank = 0 Row =    0, Col = 286, Data =   287, Dqm = 0000
# at time    551457 ns READ : Bank = 0 Row =    0, Col = 287, Data =   288, Dqm = 0000
# at time    551510 ns BST  : Burst Terminate
# at time    551530 ns PRE  : Bank = ALL
# at time    551710 ns ACT  : Bank = 0 Row =    0
# at time    551857 ns READ : Bank = 0 Row =    0, Col = 288, Data =     0, Dqm = 0000
# at time    551877 ns READ : Bank = 0 Row =    0, Col = 289, Data =     0, Dqm = 0000
# at time    551897 ns READ : Bank = 0 Row =    0, Col = 290, Data =     0, Dqm = 0000
# at time    551917 ns READ : Bank = 0 Row =    0, Col = 291, Data =     0, Dqm = 0000
# at time    551937 ns READ : Bank = 0 Row =    0, Col = 292, Data =     0, Dqm = 0000
# at time    551957 ns READ : Bank = 0 Row =    0, Col = 293, Data =     0, Dqm = 0000
# at time    551977 ns READ : Bank = 0 Row =    0, Col = 294, Data =     0, Dqm = 0000
# at time    551997 ns READ : Bank = 0 Row =    0, Col = 295, Data =     0, Dqm = 0000
# at time    552017 ns READ : Bank = 0 Row =    0, Col = 296, Data =     0, Dqm = 0000
# at time    552037 ns READ : Bank = 0 Row =    0, Col = 297, Data =     0, Dqm = 0000
# at time    552057 ns READ : Bank = 0 Row =    0, Col = 298, Data =     0, Dqm = 0000
# at time    552077 ns READ : Bank = 0 Row =    0, Col = 299, Data =     0, Dqm = 0000
# at time    552097 ns READ : Bank = 0 Row =    0, Col = 300, Data =     0, Dqm = 0000
# at time    552117 ns READ : Bank = 0 Row =    0, Col = 301, Data =     0, Dqm = 0000
# at time    552130 ns BST  : Burst Terminate
# at time    552137 ns READ : Bank = 0 Row =    0, Col = 302, Data =     0, Dqm = 0000
# at time    552157 ns READ : Bank = 0 Row =    0, Col = 303, Data =     0, Dqm = 0000
# at time    552210 ns BST  : Burst Terminate
# at time    552230 ns PRE  : Bank = ALL
# at time    560570 ns PRE  : Bank = ALL
# at time    560590 ns PRE  : Bank = ALL
# at time    560610 ns AREF : Auto Refresh
# at time    560970 ns PRE  : Bank = ALL
# at time    560990 ns PRE  : Bank = ALL
# at time    561010 ns PRE  : Bank = ALL
# at time    561030 ns ACT  : Bank = 0 Row =    0
# at time    561130 ns WRITE: Bank = 0 Row =    0, Col = 288, Data =   289, Dqm = 0000
# at time    561150 ns WRITE: Bank = 0 Row =    0, Col = 289, Data =   290, Dqm = 0000
# at time    561170 ns WRITE: Bank = 0 Row =    0, Col = 290, Data =   291, Dqm = 0000
# at time    561190 ns WRITE: Bank = 0 Row =    0, Col = 291, Data =   292, Dqm = 0000
# at time    561210 ns WRITE: Bank = 0 Row =    0, Col = 292, Data =   293, Dqm = 0000
# at time    561230 ns WRITE: Bank = 0 Row =    0, Col = 293, Data =   294, Dqm = 0000
# at time    561250 ns WRITE: Bank = 0 Row =    0, Col = 294, Data =   295, Dqm = 0000
# at time    561270 ns WRITE: Bank = 0 Row =    0, Col = 295, Data =   296, Dqm = 0000
# at time    561290 ns WRITE: Bank = 0 Row =    0, Col = 296, Data =   297, Dqm = 0000
# at time    561310 ns WRITE: Bank = 0 Row =    0, Col = 297, Data =   298, Dqm = 0000
# at time    561330 ns WRITE: Bank = 0 Row =    0, Col = 298, Data =   299, Dqm = 0000
# at time    561350 ns WRITE: Bank = 0 Row =    0, Col = 299, Data =   300, Dqm = 0000
# at time    561370 ns WRITE: Bank = 0 Row =    0, Col = 300, Data =   301, Dqm = 0000
# at time    561390 ns WRITE: Bank = 0 Row =    0, Col = 301, Data =   302, Dqm = 0000
# at time    561410 ns WRITE: Bank = 0 Row =    0, Col = 302, Data =   303, Dqm = 0000
# at time    561430 ns WRITE: Bank = 0 Row =    0, Col = 303, Data =   304, Dqm = 0000
# at time    561450 ns BST  : Burst Terminate
# at time    561470 ns BST  : Burst Terminate
# at time    561490 ns PRE  : Bank = ALL
# at time    571030 ns ACT  : Bank = 0 Row =    0
# at time    571177 ns READ : Bank = 0 Row =    0, Col = 288, Data =   289, Dqm = 0000
# at time    571197 ns READ : Bank = 0 Row =    0, Col = 289, Data =   290, Dqm = 0000
# at time    571217 ns READ : Bank = 0 Row =    0, Col = 290, Data =   291, Dqm = 0000
# at time    571237 ns READ : Bank = 0 Row =    0, Col = 291, Data =   292, Dqm = 0000
# at time    571257 ns READ : Bank = 0 Row =    0, Col = 292, Data =   293, Dqm = 0000
# at time    571277 ns READ : Bank = 0 Row =    0, Col = 293, Data =   294, Dqm = 0000
# at time    571297 ns READ : Bank = 0 Row =    0, Col = 294, Data =   295, Dqm = 0000
# at time    571317 ns READ : Bank = 0 Row =    0, Col = 295, Data =   296, Dqm = 0000
# at time    571337 ns READ : Bank = 0 Row =    0, Col = 296, Data =   297, Dqm = 0000
# at time    571357 ns READ : Bank = 0 Row =    0, Col = 297, Data =   298, Dqm = 0000
# at time    571377 ns READ : Bank = 0 Row =    0, Col = 298, Data =   299, Dqm = 0000
# at time    571397 ns READ : Bank = 0 Row =    0, Col = 299, Data =   300, Dqm = 0000
# at time    571417 ns READ : Bank = 0 Row =    0, Col = 300, Data =   301, Dqm = 0000
# at time    571437 ns READ : Bank = 0 Row =    0, Col = 301, Data =   302, Dqm = 0000
# at time    571450 ns BST  : Burst Terminate
# at time    571457 ns READ : Bank = 0 Row =    0, Col = 302, Data =   303, Dqm = 0000
# at time    571477 ns READ : Bank = 0 Row =    0, Col = 303, Data =   304, Dqm = 0000
# at time    571530 ns BST  : Burst Terminate
# at time    571550 ns PRE  : Bank = ALL
# at time    571730 ns ACT  : Bank = 0 Row =    0
# at time    571877 ns READ : Bank = 0 Row =    0, Col = 304, Data =     0, Dqm = 0000
# at time    571897 ns READ : Bank = 0 Row =    0, Col = 305, Data =     0, Dqm = 0000
# at time    571917 ns READ : Bank = 0 Row =    0, Col = 306, Data =     0, Dqm = 0000
# at time    571937 ns READ : Bank = 0 Row =    0, Col = 307, Data =     0, Dqm = 0000
# at time    571957 ns READ : Bank = 0 Row =    0, Col = 308, Data =     0, Dqm = 0000
# at time    571977 ns READ : Bank = 0 Row =    0, Col = 309, Data =     0, Dqm = 0000
# at time    571997 ns READ : Bank = 0 Row =    0, Col = 310, Data =     0, Dqm = 0000
# at time    572017 ns READ : Bank = 0 Row =    0, Col = 311, Data =     0, Dqm = 0000
# at time    572037 ns READ : Bank = 0 Row =    0, Col = 312, Data =     0, Dqm = 0000
# at time    572057 ns READ : Bank = 0 Row =    0, Col = 313, Data =     0, Dqm = 0000
# at time    572077 ns READ : Bank = 0 Row =    0, Col = 314, Data =     0, Dqm = 0000
# at time    572097 ns READ : Bank = 0 Row =    0, Col = 315, Data =     0, Dqm = 0000
# at time    572117 ns READ : Bank = 0 Row =    0, Col = 316, Data =     0, Dqm = 0000
# at time    572137 ns READ : Bank = 0 Row =    0, Col = 317, Data =     0, Dqm = 0000
# at time    572150 ns BST  : Burst Terminate
# at time    572157 ns READ : Bank = 0 Row =    0, Col = 318, Data =     0, Dqm = 0000
# at time    572177 ns READ : Bank = 0 Row =    0, Col = 319, Data =     0, Dqm = 0000
# at time    572230 ns BST  : Burst Terminate
# at time    572250 ns PRE  : Bank = ALL
# at time    575570 ns PRE  : Bank = ALL
# at time    575590 ns PRE  : Bank = ALL
# at time    575610 ns AREF : Auto Refresh
# at time    580990 ns PRE  : Bank = ALL
# at time    581010 ns PRE  : Bank = ALL
# at time    581030 ns PRE  : Bank = ALL
# at time    581050 ns ACT  : Bank = 0 Row =    0
# at time    581150 ns WRITE: Bank = 0 Row =    0, Col = 304, Data =   305, Dqm = 0000
# at time    581170 ns WRITE: Bank = 0 Row =    0, Col = 305, Data =   306, Dqm = 0000
# at time    581190 ns WRITE: Bank = 0 Row =    0, Col = 306, Data =   307, Dqm = 0000
# at time    581210 ns WRITE: Bank = 0 Row =    0, Col = 307, Data =   308, Dqm = 0000
# at time    581230 ns WRITE: Bank = 0 Row =    0, Col = 308, Data =   309, Dqm = 0000
# at time    581250 ns WRITE: Bank = 0 Row =    0, Col = 309, Data =   310, Dqm = 0000
# at time    581270 ns WRITE: Bank = 0 Row =    0, Col = 310, Data =   311, Dqm = 0000
# at time    581290 ns WRITE: Bank = 0 Row =    0, Col = 311, Data =   312, Dqm = 0000
# at time    581310 ns WRITE: Bank = 0 Row =    0, Col = 312, Data =   313, Dqm = 0000
# at time    581330 ns WRITE: Bank = 0 Row =    0, Col = 313, Data =   314, Dqm = 0000
# at time    581350 ns WRITE: Bank = 0 Row =    0, Col = 314, Data =   315, Dqm = 0000
# at time    581370 ns WRITE: Bank = 0 Row =    0, Col = 315, Data =   316, Dqm = 0000
# at time    581390 ns WRITE: Bank = 0 Row =    0, Col = 316, Data =   317, Dqm = 0000
# at time    581410 ns WRITE: Bank = 0 Row =    0, Col = 317, Data =   318, Dqm = 0000
# at time    581430 ns WRITE: Bank = 0 Row =    0, Col = 318, Data =   319, Dqm = 0000
# at time    581450 ns WRITE: Bank = 0 Row =    0, Col = 319, Data =   320, Dqm = 0000
# at time    581470 ns BST  : Burst Terminate
# at time    581490 ns BST  : Burst Terminate
# at time    581510 ns PRE  : Bank = ALL
# at time    590570 ns PRE  : Bank = ALL
# at time    590590 ns PRE  : Bank = ALL
# at time    590610 ns AREF : Auto Refresh
# at time    591050 ns ACT  : Bank = 0 Row =    0
# at time    591197 ns READ : Bank = 0 Row =    0, Col = 304, Data =   305, Dqm = 0000
# at time    591217 ns READ : Bank = 0 Row =    0, Col = 305, Data =   306, Dqm = 0000
# at time    591237 ns READ : Bank = 0 Row =    0, Col = 306, Data =   307, Dqm = 0000
# at time    591257 ns READ : Bank = 0 Row =    0, Col = 307, Data =   308, Dqm = 0000
# at time    591277 ns READ : Bank = 0 Row =    0, Col = 308, Data =   309, Dqm = 0000
# at time    591297 ns READ : Bank = 0 Row =    0, Col = 309, Data =   310, Dqm = 0000
# at time    591317 ns READ : Bank = 0 Row =    0, Col = 310, Data =   311, Dqm = 0000
# at time    591337 ns READ : Bank = 0 Row =    0, Col = 311, Data =   312, Dqm = 0000
# at time    591357 ns READ : Bank = 0 Row =    0, Col = 312, Data =   313, Dqm = 0000
# at time    591377 ns READ : Bank = 0 Row =    0, Col = 313, Data =   314, Dqm = 0000
# at time    591397 ns READ : Bank = 0 Row =    0, Col = 314, Data =   315, Dqm = 0000
# at time    591417 ns READ : Bank = 0 Row =    0, Col = 315, Data =   316, Dqm = 0000
# at time    591437 ns READ : Bank = 0 Row =    0, Col = 316, Data =   317, Dqm = 0000
# at time    591457 ns READ : Bank = 0 Row =    0, Col = 317, Data =   318, Dqm = 0000
# at time    591470 ns BST  : Burst Terminate
# at time    591477 ns READ : Bank = 0 Row =    0, Col = 318, Data =   319, Dqm = 0000
# at time    591497 ns READ : Bank = 0 Row =    0, Col = 319, Data =   320, Dqm = 0000
# at time    591550 ns BST  : Burst Terminate
# at time    591570 ns PRE  : Bank = ALL
# at time    591750 ns ACT  : Bank = 0 Row =    0
# at time    591897 ns READ : Bank = 0 Row =    0, Col = 320, Data =     0, Dqm = 0000
# at time    591917 ns READ : Bank = 0 Row =    0, Col = 321, Data =     0, Dqm = 0000
# at time    591937 ns READ : Bank = 0 Row =    0, Col = 322, Data =     0, Dqm = 0000
# at time    591957 ns READ : Bank = 0 Row =    0, Col = 323, Data =     0, Dqm = 0000
# at time    591977 ns READ : Bank = 0 Row =    0, Col = 324, Data =     0, Dqm = 0000
# at time    591997 ns READ : Bank = 0 Row =    0, Col = 325, Data =     0, Dqm = 0000
# at time    592017 ns READ : Bank = 0 Row =    0, Col = 326, Data =     0, Dqm = 0000
# at time    592037 ns READ : Bank = 0 Row =    0, Col = 327, Data =     0, Dqm = 0000
# at time    592057 ns READ : Bank = 0 Row =    0, Col = 328, Data =     0, Dqm = 0000
# at time    592077 ns READ : Bank = 0 Row =    0, Col = 329, Data =     0, Dqm = 0000
# at time    592097 ns READ : Bank = 0 Row =    0, Col = 330, Data =     0, Dqm = 0000
# at time    592117 ns READ : Bank = 0 Row =    0, Col = 331, Data =     0, Dqm = 0000
# at time    592137 ns READ : Bank = 0 Row =    0, Col = 332, Data =     0, Dqm = 0000
# at time    592157 ns READ : Bank = 0 Row =    0, Col = 333, Data =     0, Dqm = 0000
# at time    592170 ns BST  : Burst Terminate
# at time    592177 ns READ : Bank = 0 Row =    0, Col = 334, Data =     0, Dqm = 0000
# at time    592197 ns READ : Bank = 0 Row =    0, Col = 335, Data =     0, Dqm = 0000
# at time    592250 ns BST  : Burst Terminate
# at time    592270 ns PRE  : Bank = ALL
vlog -vlog01compat -work work +incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_master.v
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:41:08 on Jul 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_master.v 
# -- Compiling module sdram_pro_axi_master
# 
# Top level modules:
# 	sdram_pro_axi_master
# End time: 20:41:08 on Jul 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "sdram_pro_axi_master(fast)".
# Loading work.sdram_pro_axi_top_tb(fast)
# Loading work.sdram_pro_axi_top(fast)
# Loading work.sdram_pro_top(fast)
# Loading work.sdram_pro_fifo_ctrl(fast)
# Loading work.write_fifo(fast)
# Loading altera_mf_ver.dcfifo(fast)
# Loading altera_mf_ver.dcfifo_mixed_widths(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.dcfifo_async(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast__2)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__2)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__3)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__4)
# Loading altera_mf_ver.dcfifo_fefifo(fast)
# Loading altera_mf_ver.dcfifo_fefifo(fast__1)
# Loading altera_mf_ver.dcfifo_low_latency(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION(fast)
# Loading altera_mf_ver.dcfifo_dffpipe(fast)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__1)
# Loading work.read_fifo(fast)
# Loading altera_mf_ver.dcfifo(fast__1)
# Loading altera_mf_ver.dcfifo_mixed_widths(fast__1)
# Loading altera_mf_ver.dcfifo_low_latency(fast__1)
# Loading work.sdram_pro_sdram_ctrl(fast)
# Loading work.sdram_pro_arbit(fast)
# Loading work.sdram_pro_init(fast)
# Loading work.sdram_pro_autorefresh(fast)
# Loading work.sdram_pro_write(fast)
# Loading work.sdram_pro_read(fast)
# Loading work.sdram_pro_axi_slave(fast)
# Loading work.sdram_pro_axi_master(fast)
# Loading work.sdram_model_plus(fast)
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top_tb.v(111): [PCDPC] - Port size (23) does not match connection size (1) for port 'addr'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v(39).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_axi_top.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v(109): [PCDPC] - Port size (10) does not match connection size (8) for port 'WR_BURST_LEN'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_top.v(109): [PCDPC] - Port size (10) does not match connection size (8) for port 'RD_BURST_LEN'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(22).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(155): [PCDPC] - Port size (8) does not match connection size (10) for port 'wr_burst_len'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst/U_sdram_pro_write File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_write.v
# ** Warning: (vsim-3015) D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_sdram_ctrl.v(177): [PCDPC] - Port size (8) does not match connection size (10) for port 'rd_burst_len'. The port definition is at: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /sdram_pro_axi_top_tb/u_sdram_pro_axi_top/u_sdram_pro_top/sdram_ctrl_inst/U_sdram_pro_read File: D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/Sdram_Controller_pro_fifo_axi_plus/src/sdram_pro_read.v
run
# at time    200230 ns PRE  : Bank = ALL
# at time    200250 ns PRE  : Bank = ALL
# at time    200270 ns AREF : Auto Refresh
# at time    200370 ns AREF : Auto Refresh
# at time    200470 ns LMR  : Load Mode Register
#                             CAS Latency      = 3
#                             Burst Length     = Full
#                             Burst Type       = Sequential
#                             Write Burst Mode = Programmed Burst Length
# at time    200610 ns PRE  : Bank = ALL
# at time    200630 ns PRE  : Bank = ALL
# at time    200650 ns PRE  : Bank = ALL
# at time    200670 ns ACT  : Bank = 0 Row =    0
# at time    200770 ns WRITE: Bank = 0 Row =    0, Col =   0, Data =     1, Dqm = 0000
# at time    200790 ns WRITE: Bank = 0 Row =    0, Col =   1, Data =     2, Dqm = 0000
# at time    200810 ns WRITE: Bank = 0 Row =    0, Col =   2, Data =     3, Dqm = 0000
# at time    200830 ns WRITE: Bank = 0 Row =    0, Col =   3, Data =     4, Dqm = 0000
# at time    200850 ns WRITE: Bank = 0 Row =    0, Col =   4, Data =     5, Dqm = 0000
# at time    200870 ns WRITE: Bank = 0 Row =    0, Col =   5, Data =     6, Dqm = 0000
# at time    200890 ns WRITE: Bank = 0 Row =    0, Col =   6, Data =     7, Dqm = 0000
# at time    200910 ns WRITE: Bank = 0 Row =    0, Col =   7, Data =     8, Dqm = 0000
# at time    200930 ns WRITE: Bank = 0 Row =    0, Col =   8, Data =     9, Dqm = 0000
# at time    200950 ns WRITE: Bank = 0 Row =    0, Col =   9, Data =    10, Dqm = 0000
# at time    200970 ns WRITE: Bank = 0 Row =    0, Col =  10, Data =    11, Dqm = 0000
# at time    200990 ns WRITE: Bank = 0 Row =    0, Col =  11, Data =    12, Dqm = 0000
# at time    201010 ns WRITE: Bank = 0 Row =    0, Col =  12, Data =    13, Dqm = 0000
# at time    201030 ns WRITE: Bank = 0 Row =    0, Col =  13, Data =    14, Dqm = 0000
# at time    201050 ns WRITE: Bank = 0 Row =    0, Col =  14, Data =    15, Dqm = 0000
# at time    201070 ns WRITE: Bank = 0 Row =    0, Col =  15, Data =    16, Dqm = 0000
# at time    201090 ns BST  : Burst Terminate
# at time    201110 ns BST  : Burst Terminate
# at time    201130 ns PRE  : Bank = ALL
# at time    210670 ns ACT  : Bank = 0 Row =    0
# at time    210817 ns READ : Bank = 0 Row =    0, Col =   0, Data =     1, Dqm = 0000
# at time    210837 ns READ : Bank = 0 Row =    0, Col =   1, Data =     2, Dqm = 0000
# at time    210857 ns READ : Bank = 0 Row =    0, Col =   2, Data =     3, Dqm = 0000
# at time    210877 ns READ : Bank = 0 Row =    0, Col =   3, Data =     4, Dqm = 0000
# at time    210897 ns READ : Bank = 0 Row =    0, Col =   4, Data =     5, Dqm = 0000
# at time    210917 ns READ : Bank = 0 Row =    0, Col =   5, Data =     6, Dqm = 0000
# at time    210937 ns READ : Bank = 0 Row =    0, Col =   6, Data =     7, Dqm = 0000
# at time    210957 ns READ : Bank = 0 Row =    0, Col =   7, Data =     8, Dqm = 0000
# at time    210977 ns READ : Bank = 0 Row =    0, Col =   8, Data =     9, Dqm = 0000
# at time    210997 ns READ : Bank = 0 Row =    0, Col =   9, Data =    10, Dqm = 0000
# at time    211017 ns READ : Bank = 0 Row =    0, Col =  10, Data =    11, Dqm = 0000
# at time    211037 ns READ : Bank = 0 Row =    0, Col =  11, Data =    12, Dqm = 0000
# at time    211057 ns READ : Bank = 0 Row =    0, Col =  12, Data =    13, Dqm = 0000
# at time    211077 ns READ : Bank = 0 Row =    0, Col =  13, Data =    14, Dqm = 0000
# at time    211090 ns BST  : Burst Terminate
# at time    211097 ns READ : Bank = 0 Row =    0, Col =  14, Data =    15, Dqm = 0000
# at time    211117 ns READ : Bank = 0 Row =    0, Col =  15, Data =    16, Dqm = 0000
# at time    211170 ns BST  : Burst Terminate
# at time    211190 ns PRE  : Bank = ALL
# at time    215570 ns PRE  : Bank = ALL
# at time    215590 ns PRE  : Bank = ALL
# at time    215610 ns AREF : Auto Refresh
# at time    220630 ns PRE  : Bank = ALL
# at time    220650 ns PRE  : Bank = ALL
# at time    220670 ns PRE  : Bank = ALL
# at time    220690 ns ACT  : Bank = 0 Row =    0
# at time    220790 ns WRITE: Bank = 0 Row =    0, Col =  16, Data =    17, Dqm = 0000
# at time    220810 ns WRITE: Bank = 0 Row =    0, Col =  17, Data =    18, Dqm = 0000
# at time    220830 ns WRITE: Bank = 0 Row =    0, Col =  18, Data =    19, Dqm = 0000
# at time    220850 ns WRITE: Bank = 0 Row =    0, Col =  19, Data =    20, Dqm = 0000
# at time    220870 ns WRITE: Bank = 0 Row =    0, Col =  20, Data =    21, Dqm = 0000
# at time    220890 ns WRITE: Bank = 0 Row =    0, Col =  21, Data =    22, Dqm = 0000
# at time    220910 ns WRITE: Bank = 0 Row =    0, Col =  22, Data =    23, Dqm = 0000
# at time    220930 ns WRITE: Bank = 0 Row =    0, Col =  23, Data =    24, Dqm = 0000
# at time    220950 ns WRITE: Bank = 0 Row =    0, Col =  24, Data =    25, Dqm = 0000
# at time    220970 ns WRITE: Bank = 0 Row =    0, Col =  25, Data =    26, Dqm = 0000
# at time    220990 ns WRITE: Bank = 0 Row =    0, Col =  26, Data =    27, Dqm = 0000
# at time    221010 ns WRITE: Bank = 0 Row =    0, Col =  27, Data =    28, Dqm = 0000
# at time    221030 ns WRITE: Bank = 0 Row =    0, Col =  28, Data =    29, Dqm = 0000
# at time    221050 ns WRITE: Bank = 0 Row =    0, Col =  29, Data =    30, Dqm = 0000
# at time    221070 ns WRITE: Bank = 0 Row =    0, Col =  30, Data =    31, Dqm = 0000
# at time    221090 ns WRITE: Bank = 0 Row =    0, Col =  31, Data =    32, Dqm = 0000
# at time    221110 ns BST  : Burst Terminate
# at time    221130 ns BST  : Burst Terminate
# at time    221150 ns PRE  : Bank = ALL
# at time    230570 ns PRE  : Bank = ALL
# at time    230590 ns PRE  : Bank = ALL
# at time    230610 ns AREF : Auto Refresh
# at time    230730 ns ACT  : Bank = 0 Row =    0
# at time    230877 ns READ : Bank = 0 Row =    0, Col =  16, Data =    17, Dqm = 0000
# at time    230897 ns READ : Bank = 0 Row =    0, Col =  17, Data =    18, Dqm = 0000
# at time    230917 ns READ : Bank = 0 Row =    0, Col =  18, Data =    19, Dqm = 0000
# at time    230937 ns READ : Bank = 0 Row =    0, Col =  19, Data =    20, Dqm = 0000
# at time    230957 ns READ : Bank = 0 Row =    0, Col =  20, Data =    21, Dqm = 0000
# at time    230977 ns READ : Bank = 0 Row =    0, Col =  21, Data =    22, Dqm = 0000
# at time    230997 ns READ : Bank = 0 Row =    0, Col =  22, Data =    23, Dqm = 0000
# at time    231017 ns READ : Bank = 0 Row =    0, Col =  23, Data =    24, Dqm = 0000
# at time    231037 ns READ : Bank = 0 Row =    0, Col =  24, Data =    25, Dqm = 0000
# at time    231057 ns READ : Bank = 0 Row =    0, Col =  25, Data =    26, Dqm = 0000
# at time    231077 ns READ : Bank = 0 Row =    0, Col =  26, Data =    27, Dqm = 0000
# at time    231097 ns READ : Bank = 0 Row =    0, Col =  27, Data =    28, Dqm = 0000
# at time    231117 ns READ : Bank = 0 Row =    0, Col =  28, Data =    29, Dqm = 0000
# at time    231137 ns READ : Bank = 0 Row =    0, Col =  29, Data =    30, Dqm = 0000
# at time    231150 ns BST  : Burst Terminate
# at time    231157 ns READ : Bank = 0 Row =    0, Col =  30, Data =    31, Dqm = 0000
# at time    231177 ns READ : Bank = 0 Row =    0, Col =  31, Data =    32, Dqm = 0000
# at time    231230 ns BST  : Burst Terminate
# at time    231250 ns PRE  : Bank = ALL
# at time    240650 ns PRE  : Bank = ALL
# at time    240670 ns PRE  : Bank = ALL
# at time    240690 ns PRE  : Bank = ALL
# at time    240710 ns ACT  : Bank = 0 Row =    0
# at time    240810 ns WRITE: Bank = 0 Row =    0, Col =  32, Data =    33, Dqm = 0000
# at time    240830 ns WRITE: Bank = 0 Row =    0, Col =  33, Data =    34, Dqm = 0000
# at time    240850 ns WRITE: Bank = 0 Row =    0, Col =  34, Data =    35, Dqm = 0000
# at time    240870 ns WRITE: Bank = 0 Row =    0, Col =  35, Data =    36, Dqm = 0000
# at time    240890 ns WRITE: Bank = 0 Row =    0, Col =  36, Data =    37, Dqm = 0000
# at time    240910 ns WRITE: Bank = 0 Row =    0, Col =  37, Data =    38, Dqm = 0000
# at time    240930 ns WRITE: Bank = 0 Row =    0, Col =  38, Data =    39, Dqm = 0000
# at time    240950 ns WRITE: Bank = 0 Row =    0, Col =  39, Data =    40, Dqm = 0000
# at time    240970 ns WRITE: Bank = 0 Row =    0, Col =  40, Data =    41, Dqm = 0000
# at time    240990 ns WRITE: Bank = 0 Row =    0, Col =  41, Data =    42, Dqm = 0000
# at time    241010 ns WRITE: Bank = 0 Row =    0, Col =  42, Data =    43, Dqm = 0000
# at time    241030 ns WRITE: Bank = 0 Row =    0, Col =  43, Data =    44, Dqm = 0000
# at time    241050 ns WRITE: Bank = 0 Row =    0, Col =  44, Data =    45, Dqm = 0000
# at time    241070 ns WRITE: Bank = 0 Row =    0, Col =  45, Data =    46, Dqm = 0000
# at time    241090 ns WRITE: Bank = 0 Row =    0, Col =  46, Data =    47, Dqm = 0000
# at time    241110 ns WRITE: Bank = 0 Row =    0, Col =  47, Data =    48, Dqm = 0000
# at time    241130 ns BST  : Burst Terminate
# at time    241150 ns BST  : Burst Terminate
# at time    241170 ns PRE  : Bank = ALL
# at time    245570 ns PRE  : Bank = ALL
# at time    245590 ns PRE  : Bank = ALL
# at time    245610 ns AREF : Auto Refresh
# at time    250710 ns ACT  : Bank = 0 Row =    0
# at time    250857 ns READ : Bank = 0 Row =    0, Col =  32, Data =    33, Dqm = 0000
# at time    250877 ns READ : Bank = 0 Row =    0, Col =  33, Data =    34, Dqm = 0000
# at time    250897 ns READ : Bank = 0 Row =    0, Col =  34, Data =    35, Dqm = 0000
# at time    250917 ns READ : Bank = 0 Row =    0, Col =  35, Data =    36, Dqm = 0000
# at time    250937 ns READ : Bank = 0 Row =    0, Col =  36, Data =    37, Dqm = 0000
# at time    250957 ns READ : Bank = 0 Row =    0, Col =  37, Data =    38, Dqm = 0000
# at time    250977 ns READ : Bank = 0 Row =    0, Col =  38, Data =    39, Dqm = 0000
# at time    250997 ns READ : Bank = 0 Row =    0, Col =  39, Data =    40, Dqm = 0000
# at time    251017 ns READ : Bank = 0 Row =    0, Col =  40, Data =    41, Dqm = 0000
# at time    251037 ns READ : Bank = 0 Row =    0, Col =  41, Data =    42, Dqm = 0000
# at time    251057 ns READ : Bank = 0 Row =    0, Col =  42, Data =    43, Dqm = 0000
# at time    251077 ns READ : Bank = 0 Row =    0, Col =  43, Data =    44, Dqm = 0000
# at time    251097 ns READ : Bank = 0 Row =    0, Col =  44, Data =    45, Dqm = 0000
# at time    251117 ns READ : Bank = 0 Row =    0, Col =  45, Data =    46, Dqm = 0000
# at time    251130 ns BST  : Burst Terminate
# at time    251137 ns READ : Bank = 0 Row =    0, Col =  46, Data =    47, Dqm = 0000
# at time    251157 ns READ : Bank = 0 Row =    0, Col =  47, Data =    48, Dqm = 0000
# at time    251210 ns BST  : Burst Terminate
# at time    251230 ns PRE  : Bank = ALL
# at time    260570 ns PRE  : Bank = ALL
# at time    260590 ns PRE  : Bank = ALL
# at time    260610 ns AREF : Auto Refresh
# at time    260670 ns PRE  : Bank = ALL
# at time    260690 ns PRE  : Bank = ALL
# at time    260710 ns PRE  : Bank = ALL
# at time    260730 ns ACT  : Bank = 0 Row =    0
# at time    260830 ns WRITE: Bank = 0 Row =    0, Col =  48, Data =    49, Dqm = 0000
# at time    260850 ns WRITE: Bank = 0 Row =    0, Col =  49, Data =    50, Dqm = 0000
# at time    260870 ns WRITE: Bank = 0 Row =    0, Col =  50, Data =    51, Dqm = 0000
# at time    260890 ns WRITE: Bank = 0 Row =    0, Col =  51, Data =    52, Dqm = 0000
# at time    260910 ns WRITE: Bank = 0 Row =    0, Col =  52, Data =    53, Dqm = 0000
# at time    260930 ns WRITE: Bank = 0 Row =    0, Col =  53, Data =    54, Dqm = 0000
# at time    260950 ns WRITE: Bank = 0 Row =    0, Col =  54, Data =    55, Dqm = 0000
# at time    260970 ns WRITE: Bank = 0 Row =    0, Col =  55, Data =    56, Dqm = 0000
# at time    260990 ns WRITE: Bank = 0 Row =    0, Col =  56, Data =    57, Dqm = 0000
# at time    261010 ns WRITE: Bank = 0 Row =    0, Col =  57, Data =    58, Dqm = 0000
# at time    261030 ns WRITE: Bank = 0 Row =    0, Col =  58, Data =    59, Dqm = 0000
# at time    261050 ns WRITE: Bank = 0 Row =    0, Col =  59, Data =    60, Dqm = 0000
# at time    261070 ns WRITE: Bank = 0 Row =    0, Col =  60, Data =    61, Dqm = 0000
# at time    261090 ns WRITE: Bank = 0 Row =    0, Col =  61, Data =    62, Dqm = 0000
# at time    261110 ns WRITE: Bank = 0 Row =    0, Col =  62, Data =    63, Dqm = 0000
# at time    261130 ns WRITE: Bank = 0 Row =    0, Col =  63, Data =    64, Dqm = 0000
# at time    261150 ns BST  : Burst Terminate
# at time    261170 ns BST  : Burst Terminate
# at time    261190 ns PRE  : Bank = ALL
# at time    270730 ns ACT  : Bank = 0 Row =    0
# at time    270877 ns READ : Bank = 0 Row =    0, Col =  48, Data =    49, Dqm = 0000
# at time    270897 ns READ : Bank = 0 Row =    0, Col =  49, Data =    50, Dqm = 0000
# at time    270917 ns READ : Bank = 0 Row =    0, Col =  50, Data =    51, Dqm = 0000
# at time    270937 ns READ : Bank = 0 Row =    0, Col =  51, Data =    52, Dqm = 0000
# at time    270957 ns READ : Bank = 0 Row =    0, Col =  52, Data =    53, Dqm = 0000
# at time    270977 ns READ : Bank = 0 Row =    0, Col =  53, Data =    54, Dqm = 0000
# at time    270997 ns READ : Bank = 0 Row =    0, Col =  54, Data =    55, Dqm = 0000
# at time    271017 ns READ : Bank = 0 Row =    0, Col =  55, Data =    56, Dqm = 0000
# at time    271037 ns READ : Bank = 0 Row =    0, Col =  56, Data =    57, Dqm = 0000
# at time    271057 ns READ : Bank = 0 Row =    0, Col =  57, Data =    58, Dqm = 0000
# at time    271077 ns READ : Bank = 0 Row =    0, Col =  58, Data =    59, Dqm = 0000
# at time    271097 ns READ : Bank = 0 Row =    0, Col =  59, Data =    60, Dqm = 0000
# at time    271117 ns READ : Bank = 0 Row =    0, Col =  60, Data =    61, Dqm = 0000
# at time    271137 ns READ : Bank = 0 Row =    0, Col =  61, Data =    62, Dqm = 0000
# at time    271150 ns BST  : Burst Terminate
# at time    271157 ns READ : Bank = 0 Row =    0, Col =  62, Data =    63, Dqm = 0000
# at time    271177 ns READ : Bank = 0 Row =    0, Col =  63, Data =    64, Dqm = 0000
# at time    271230 ns BST  : Burst Terminate
# at time    271250 ns PRE  : Bank = ALL
# at time    275570 ns PRE  : Bank = ALL
# at time    275590 ns PRE  : Bank = ALL
# at time    275610 ns AREF : Auto Refresh
# at time    280690 ns PRE  : Bank = ALL
# at time    280710 ns PRE  : Bank = ALL
# at time    280730 ns PRE  : Bank = ALL
# at time    280750 ns ACT  : Bank = 0 Row =    0
# at time    280850 ns WRITE: Bank = 0 Row =    0, Col =  64, Data =    65, Dqm = 0000
# at time    280870 ns WRITE: Bank = 0 Row =    0, Col =  65, Data =    66, Dqm = 0000
# at time    280890 ns WRITE: Bank = 0 Row =    0, Col =  66, Data =    67, Dqm = 0000
# at time    280910 ns WRITE: Bank = 0 Row =    0, Col =  67, Data =    68, Dqm = 0000
# at time    280930 ns WRITE: Bank = 0 Row =    0, Col =  68, Data =    69, Dqm = 0000
# at time    280950 ns WRITE: Bank = 0 Row =    0, Col =  69, Data =    70, Dqm = 0000
# at time    280970 ns WRITE: Bank = 0 Row =    0, Col =  70, Data =    71, Dqm = 0000
# at time    280990 ns WRITE: Bank = 0 Row =    0, Col =  71, Data =    72, Dqm = 0000
# at time    281010 ns WRITE: Bank = 0 Row =    0, Col =  72, Data =    73, Dqm = 0000
# at time    281030 ns WRITE: Bank = 0 Row =    0, Col =  73, Data =    74, Dqm = 0000
# at time    281050 ns WRITE: Bank = 0 Row =    0, Col =  74, Data =    75, Dqm = 0000
# at time    281070 ns WRITE: Bank = 0 Row =    0, Col =  75, Data =    76, Dqm = 0000
# at time    281090 ns WRITE: Bank = 0 Row =    0, Col =  76, Data =    77, Dqm = 0000
# at time    281110 ns WRITE: Bank = 0 Row =    0, Col =  77, Data =    78, Dqm = 0000
# at time    281130 ns WRITE: Bank = 0 Row =    0, Col =  78, Data =    79, Dqm = 0000
# at time    281150 ns WRITE: Bank = 0 Row =    0, Col =  79, Data =    80, Dqm = 0000
# at time    281170 ns BST  : Burst Terminate
# at time    281190 ns BST  : Burst Terminate
# at time    281210 ns PRE  : Bank = ALL
# at time    290570 ns PRE  : Bank = ALL
# at time    290590 ns PRE  : Bank = ALL
# at time    290610 ns AREF : Auto Refresh
# at time    290750 ns ACT  : Bank = 0 Row =    0
# at time    290897 ns READ : Bank = 0 Row =    0, Col =  64, Data =    65, Dqm = 0000
# at time    290917 ns READ : Bank = 0 Row =    0, Col =  65, Data =    66, Dqm = 0000
# at time    290937 ns READ : Bank = 0 Row =    0, Col =  66, Data =    67, Dqm = 0000
# at time    290957 ns READ : Bank = 0 Row =    0, Col =  67, Data =    68, Dqm = 0000
# at time    290977 ns READ : Bank = 0 Row =    0, Col =  68, Data =    69, Dqm = 0000
# at time    290997 ns READ : Bank = 0 Row =    0, Col =  69, Data =    70, Dqm = 0000
# at time    291017 ns READ : Bank = 0 Row =    0, Col =  70, Data =    71, Dqm = 0000
# at time    291037 ns READ : Bank = 0 Row =    0, Col =  71, Data =    72, Dqm = 0000
# at time    291057 ns READ : Bank = 0 Row =    0, Col =  72, Data =    73, Dqm = 0000
# at time    291077 ns READ : Bank = 0 Row =    0, Col =  73, Data =    74, Dqm = 0000
# at time    291097 ns READ : Bank = 0 Row =    0, Col =  74, Data =    75, Dqm = 0000
# at time    291117 ns READ : Bank = 0 Row =    0, Col =  75, Data =    76, Dqm = 0000
# at time    291137 ns READ : Bank = 0 Row =    0, Col =  76, Data =    77, Dqm = 0000
# at time    291157 ns READ : Bank = 0 Row =    0, Col =  77, Data =    78, Dqm = 0000
# at time    291170 ns BST  : Burst Terminate
# at time    291177 ns READ : Bank = 0 Row =    0, Col =  78, Data =    79, Dqm = 0000
# at time    291197 ns READ : Bank = 0 Row =    0, Col =  79, Data =    80, Dqm = 0000
# at time    291250 ns BST  : Burst Terminate
# at time    291270 ns PRE  : Bank = ALL
run
# at time    300710 ns PRE  : Bank = ALL
# at time    300730 ns PRE  : Bank = ALL
# at time    300750 ns PRE  : Bank = ALL
# at time    300770 ns ACT  : Bank = 0 Row =    0
# at time    300870 ns WRITE: Bank = 0 Row =    0, Col =  80, Data =    81, Dqm = 0000
# at time    300890 ns WRITE: Bank = 0 Row =    0, Col =  81, Data =    82, Dqm = 0000
# at time    300910 ns WRITE: Bank = 0 Row =    0, Col =  82, Data =    83, Dqm = 0000
# at time    300930 ns WRITE: Bank = 0 Row =    0, Col =  83, Data =    84, Dqm = 0000
# at time    300950 ns WRITE: Bank = 0 Row =    0, Col =  84, Data =    85, Dqm = 0000
# at time    300970 ns WRITE: Bank = 0 Row =    0, Col =  85, Data =    86, Dqm = 0000
# at time    300990 ns WRITE: Bank = 0 Row =    0, Col =  86, Data =    87, Dqm = 0000
# at time    301010 ns WRITE: Bank = 0 Row =    0, Col =  87, Data =    88, Dqm = 0000
# at time    301030 ns WRITE: Bank = 0 Row =    0, Col =  88, Data =    89, Dqm = 0000
# at time    301050 ns WRITE: Bank = 0 Row =    0, Col =  89, Data =    90, Dqm = 0000
# at time    301070 ns WRITE: Bank = 0 Row =    0, Col =  90, Data =    91, Dqm = 0000
# at time    301090 ns WRITE: Bank = 0 Row =    0, Col =  91, Data =    92, Dqm = 0000
# at time    301110 ns WRITE: Bank = 0 Row =    0, Col =  92, Data =    93, Dqm = 0000
# at time    301130 ns WRITE: Bank = 0 Row =    0, Col =  93, Data =    94, Dqm = 0000
# at time    301150 ns WRITE: Bank = 0 Row =    0, Col =  94, Data =    95, Dqm = 0000
# at time    301170 ns WRITE: Bank = 0 Row =    0, Col =  95, Data =    96, Dqm = 0000
# at time    301190 ns BST  : Burst Terminate
# at time    301210 ns BST  : Burst Terminate
# at time    301230 ns PRE  : Bank = ALL
# at time    305570 ns PRE  : Bank = ALL
# at time    305590 ns PRE  : Bank = ALL
# at time    305610 ns AREF : Auto Refresh
# at time    310770 ns ACT  : Bank = 0 Row =    0
# at time    310917 ns READ : Bank = 0 Row =    0, Col =  80, Data =    81, Dqm = 0000
# at time    310937 ns READ : Bank = 0 Row =    0, Col =  81, Data =    82, Dqm = 0000
# at time    310957 ns READ : Bank = 0 Row =    0, Col =  82, Data =    83, Dqm = 0000
# at time    310977 ns READ : Bank = 0 Row =    0, Col =  83, Data =    84, Dqm = 0000
# at time    310997 ns READ : Bank = 0 Row =    0, Col =  84, Data =    85, Dqm = 0000
# at time    311017 ns READ : Bank = 0 Row =    0, Col =  85, Data =    86, Dqm = 0000
# at time    311037 ns READ : Bank = 0 Row =    0, Col =  86, Data =    87, Dqm = 0000
# at time    311057 ns READ : Bank = 0 Row =    0, Col =  87, Data =    88, Dqm = 0000
# at time    311077 ns READ : Bank = 0 Row =    0, Col =  88, Data =    89, Dqm = 0000
# at time    311097 ns READ : Bank = 0 Row =    0, Col =  89, Data =    90, Dqm = 0000
# at time    311117 ns READ : Bank = 0 Row =    0, Col =  90, Data =    91, Dqm = 0000
# at time    311137 ns READ : Bank = 0 Row =    0, Col =  91, Data =    92, Dqm = 0000
# at time    311157 ns READ : Bank = 0 Row =    0, Col =  92, Data =    93, Dqm = 0000
# at time    311177 ns READ : Bank = 0 Row =    0, Col =  93, Data =    94, Dqm = 0000
# at time    311190 ns BST  : Burst Terminate
# at time    311197 ns READ : Bank = 0 Row =    0, Col =  94, Data =    95, Dqm = 0000
# at time    311217 ns READ : Bank = 0 Row =    0, Col =  95, Data =    96, Dqm = 0000
# at time    311270 ns BST  : Burst Terminate
# at time    311290 ns PRE  : Bank = ALL
# at time    320570 ns PRE  : Bank = ALL
# at time    320590 ns PRE  : Bank = ALL
# at time    320610 ns AREF : Auto Refresh
# at time    320730 ns PRE  : Bank = ALL
# at time    320750 ns PRE  : Bank = ALL
# at time    320770 ns PRE  : Bank = ALL
# at time    320790 ns ACT  : Bank = 0 Row =    0
# at time    320890 ns WRITE: Bank = 0 Row =    0, Col =  96, Data =    97, Dqm = 0000
# at time    320910 ns WRITE: Bank = 0 Row =    0, Col =  97, Data =    98, Dqm = 0000
# at time    320930 ns WRITE: Bank = 0 Row =    0, Col =  98, Data =    99, Dqm = 0000
# at time    320950 ns WRITE: Bank = 0 Row =    0, Col =  99, Data =   100, Dqm = 0000
# at time    320970 ns WRITE: Bank = 0 Row =    0, Col = 100, Data =   101, Dqm = 0000
# at time    320990 ns WRITE: Bank = 0 Row =    0, Col = 101, Data =   102, Dqm = 0000
# at time    321010 ns WRITE: Bank = 0 Row =    0, Col = 102, Data =   103, Dqm = 0000
# at time    321030 ns WRITE: Bank = 0 Row =    0, Col = 103, Data =   104, Dqm = 0000
# at time    321050 ns WRITE: Bank = 0 Row =    0, Col = 104, Data =   105, Dqm = 0000
# at time    321070 ns WRITE: Bank = 0 Row =    0, Col = 105, Data =   106, Dqm = 0000
# at time    321090 ns WRITE: Bank = 0 Row =    0, Col = 106, Data =   107, Dqm = 0000
# at time    321110 ns WRITE: Bank = 0 Row =    0, Col = 107, Data =   108, Dqm = 0000
# at time    321130 ns WRITE: Bank = 0 Row =    0, Col = 108, Data =   109, Dqm = 0000
# at time    321150 ns WRITE: Bank = 0 Row =    0, Col = 109, Data =   110, Dqm = 0000
# at time    321170 ns WRITE: Bank = 0 Row =    0, Col = 110, Data =   111, Dqm = 0000
# at time    321190 ns WRITE: Bank = 0 Row =    0, Col = 111, Data =   112, Dqm = 0000
# at time    321210 ns BST  : Burst Terminate
# at time    321230 ns BST  : Burst Terminate
# at time    321250 ns PRE  : Bank = ALL
# at time    330790 ns ACT  : Bank = 0 Row =    0
# at time    330937 ns READ : Bank = 0 Row =    0, Col =  96, Data =    97, Dqm = 0000
# at time    330957 ns READ : Bank = 0 Row =    0, Col =  97, Data =    98, Dqm = 0000
# at time    330977 ns READ : Bank = 0 Row =    0, Col =  98, Data =    99, Dqm = 0000
# at time    330997 ns READ : Bank = 0 Row =    0, Col =  99, Data =   100, Dqm = 0000
# at time    331017 ns READ : Bank = 0 Row =    0, Col = 100, Data =   101, Dqm = 0000
# at time    331037 ns READ : Bank = 0 Row =    0, Col = 101, Data =   102, Dqm = 0000
# at time    331057 ns READ : Bank = 0 Row =    0, Col = 102, Data =   103, Dqm = 0000
# at time    331077 ns READ : Bank = 0 Row =    0, Col = 103, Data =   104, Dqm = 0000
# at time    331097 ns READ : Bank = 0 Row =    0, Col = 104, Data =   105, Dqm = 0000
# at time    331117 ns READ : Bank = 0 Row =    0, Col = 105, Data =   106, Dqm = 0000
# at time    331137 ns READ : Bank = 0 Row =    0, Col = 106, Data =   107, Dqm = 0000
# at time    331157 ns READ : Bank = 0 Row =    0, Col = 107, Data =   108, Dqm = 0000
# at time    331177 ns READ : Bank = 0 Row =    0, Col = 108, Data =   109, Dqm = 0000
# at time    331197 ns READ : Bank = 0 Row =    0, Col = 109, Data =   110, Dqm = 0000
# at time    331210 ns BST  : Burst Terminate
# at time    331217 ns READ : Bank = 0 Row =    0, Col = 110, Data =   111, Dqm = 0000
# at time    331237 ns READ : Bank = 0 Row =    0, Col = 111, Data =   112, Dqm = 0000
# at time    331290 ns BST  : Burst Terminate
# at time    331310 ns PRE  : Bank = ALL
# at time    335570 ns PRE  : Bank = ALL
# at time    335590 ns PRE  : Bank = ALL
# at time    335610 ns AREF : Auto Refresh
# at time    340750 ns PRE  : Bank = ALL
# at time    340770 ns PRE  : Bank = ALL
# at time    340790 ns PRE  : Bank = ALL
# at time    340810 ns ACT  : Bank = 0 Row =    0
# at time    340910 ns WRITE: Bank = 0 Row =    0, Col = 112, Data =   113, Dqm = 0000
# at time    340930 ns WRITE: Bank = 0 Row =    0, Col = 113, Data =   114, Dqm = 0000
# at time    340950 ns WRITE: Bank = 0 Row =    0, Col = 114, Data =   115, Dqm = 0000
# at time    340970 ns WRITE: Bank = 0 Row =    0, Col = 115, Data =   116, Dqm = 0000
# at time    340990 ns WRITE: Bank = 0 Row =    0, Col = 116, Data =   117, Dqm = 0000
# at time    341010 ns WRITE: Bank = 0 Row =    0, Col = 117, Data =   118, Dqm = 0000
# at time    341030 ns WRITE: Bank = 0 Row =    0, Col = 118, Data =   119, Dqm = 0000
# at time    341050 ns WRITE: Bank = 0 Row =    0, Col = 119, Data =   120, Dqm = 0000
# at time    341070 ns WRITE: Bank = 0 Row =    0, Col = 120, Data =   121, Dqm = 0000
# at time    341090 ns WRITE: Bank = 0 Row =    0, Col = 121, Data =   122, Dqm = 0000
# at time    341110 ns WRITE: Bank = 0 Row =    0, Col = 122, Data =   123, Dqm = 0000
# at time    341130 ns WRITE: Bank = 0 Row =    0, Col = 123, Data =   124, Dqm = 0000
# at time    341150 ns WRITE: Bank = 0 Row =    0, Col = 124, Data =   125, Dqm = 0000
# at time    341170 ns WRITE: Bank = 0 Row =    0, Col = 125, Data =   126, Dqm = 0000
# at time    341190 ns WRITE: Bank = 0 Row =    0, Col = 126, Data =   127, Dqm = 0000
# at time    341210 ns WRITE: Bank = 0 Row =    0, Col = 127, Data =   128, Dqm = 0000
# at time    341230 ns BST  : Burst Terminate
# at time    341250 ns BST  : Burst Terminate
# at time    341270 ns PRE  : Bank = ALL
# at time    350570 ns PRE  : Bank = ALL
# at time    350590 ns PRE  : Bank = ALL
# at time    350610 ns AREF : Auto Refresh
# at time    350810 ns ACT  : Bank = 0 Row =    0
# at time    350957 ns READ : Bank = 0 Row =    0, Col = 112, Data =   113, Dqm = 0000
# at time    350977 ns READ : Bank = 0 Row =    0, Col = 113, Data =   114, Dqm = 0000
# at time    350997 ns READ : Bank = 0 Row =    0, Col = 114, Data =   115, Dqm = 0000
# at time    351017 ns READ : Bank = 0 Row =    0, Col = 115, Data =   116, Dqm = 0000
# at time    351037 ns READ : Bank = 0 Row =    0, Col = 116, Data =   117, Dqm = 0000
# at time    351057 ns READ : Bank = 0 Row =    0, Col = 117, Data =   118, Dqm = 0000
# at time    351077 ns READ : Bank = 0 Row =    0, Col = 118, Data =   119, Dqm = 0000
# at time    351097 ns READ : Bank = 0 Row =    0, Col = 119, Data =   120, Dqm = 0000
# at time    351117 ns READ : Bank = 0 Row =    0, Col = 120, Data =   121, Dqm = 0000
# at time    351137 ns READ : Bank = 0 Row =    0, Col = 121, Data =   122, Dqm = 0000
# at time    351157 ns READ : Bank = 0 Row =    0, Col = 122, Data =   123, Dqm = 0000
# at time    351177 ns READ : Bank = 0 Row =    0, Col = 123, Data =   124, Dqm = 0000
# at time    351197 ns READ : Bank = 0 Row =    0, Col = 124, Data =   125, Dqm = 0000
# at time    351217 ns READ : Bank = 0 Row =    0, Col = 125, Data =   126, Dqm = 0000
# at time    351230 ns BST  : Burst Terminate
# at time    351237 ns READ : Bank = 0 Row =    0, Col = 126, Data =   127, Dqm = 0000
# at time    351257 ns READ : Bank = 0 Row =    0, Col = 127, Data =   128, Dqm = 0000
# at time    351310 ns BST  : Burst Terminate
# at time    351330 ns PRE  : Bank = ALL
# at time    360770 ns PRE  : Bank = ALL
# at time    360790 ns PRE  : Bank = ALL
# at time    360810 ns PRE  : Bank = ALL
# at time    360830 ns ACT  : Bank = 0 Row =    0
# at time    360930 ns WRITE: Bank = 0 Row =    0, Col = 128, Data =   129, Dqm = 0000
# at time    360950 ns WRITE: Bank = 0 Row =    0, Col = 129, Data =   130, Dqm = 0000
# at time    360970 ns WRITE: Bank = 0 Row =    0, Col = 130, Data =   131, Dqm = 0000
# at time    360990 ns WRITE: Bank = 0 Row =    0, Col = 131, Data =   132, Dqm = 0000
# at time    361010 ns WRITE: Bank = 0 Row =    0, Col = 132, Data =   133, Dqm = 0000
# at time    361030 ns WRITE: Bank = 0 Row =    0, Col = 133, Data =   134, Dqm = 0000
# at time    361050 ns WRITE: Bank = 0 Row =    0, Col = 134, Data =   135, Dqm = 0000
# at time    361070 ns WRITE: Bank = 0 Row =    0, Col = 135, Data =   136, Dqm = 0000
# at time    361090 ns WRITE: Bank = 0 Row =    0, Col = 136, Data =   137, Dqm = 0000
# at time    361110 ns WRITE: Bank = 0 Row =    0, Col = 137, Data =   138, Dqm = 0000
# at time    361130 ns WRITE: Bank = 0 Row =    0, Col = 138, Data =   139, Dqm = 0000
# at time    361150 ns WRITE: Bank = 0 Row =    0, Col = 139, Data =   140, Dqm = 0000
# at time    361170 ns WRITE: Bank = 0 Row =    0, Col = 140, Data =   141, Dqm = 0000
# at time    361190 ns WRITE: Bank = 0 Row =    0, Col = 141, Data =   142, Dqm = 0000
# at time    361210 ns WRITE: Bank = 0 Row =    0, Col = 142, Data =   143, Dqm = 0000
# at time    361230 ns WRITE: Bank = 0 Row =    0, Col = 143, Data =   144, Dqm = 0000
# at time    361250 ns BST  : Burst Terminate
# at time    361270 ns BST  : Burst Terminate
# at time    361290 ns PRE  : Bank = ALL
# at time    365570 ns PRE  : Bank = ALL
# at time    365590 ns PRE  : Bank = ALL
# at time    365610 ns AREF : Auto Refresh
# at time    370830 ns ACT  : Bank = 0 Row =    0
# at time    370977 ns READ : Bank = 0 Row =    0, Col = 128, Data =   129, Dqm = 0000
# at time    370997 ns READ : Bank = 0 Row =    0, Col = 129, Data =   130, Dqm = 0000
# at time    371017 ns READ : Bank = 0 Row =    0, Col = 130, Data =   131, Dqm = 0000
# at time    371037 ns READ : Bank = 0 Row =    0, Col = 131, Data =   132, Dqm = 0000
# at time    371057 ns READ : Bank = 0 Row =    0, Col = 132, Data =   133, Dqm = 0000
# at time    371077 ns READ : Bank = 0 Row =    0, Col = 133, Data =   134, Dqm = 0000
# at time    371097 ns READ : Bank = 0 Row =    0, Col = 134, Data =   135, Dqm = 0000
# at time    371117 ns READ : Bank = 0 Row =    0, Col = 135, Data =   136, Dqm = 0000
# at time    371137 ns READ : Bank = 0 Row =    0, Col = 136, Data =   137, Dqm = 0000
# at time    371157 ns READ : Bank = 0 Row =    0, Col = 137, Data =   138, Dqm = 0000
# at time    371177 ns READ : Bank = 0 Row =    0, Col = 138, Data =   139, Dqm = 0000
# at time    371197 ns READ : Bank = 0 Row =    0, Col = 139, Data =   140, Dqm = 0000
# at time    371217 ns READ : Bank = 0 Row =    0, Col = 140, Data =   141, Dqm = 0000
# at time    371237 ns READ : Bank = 0 Row =    0, Col = 141, Data =   142, Dqm = 0000
# at time    371250 ns BST  : Burst Terminate
# at time    371257 ns READ : Bank = 0 Row =    0, Col = 142, Data =   143, Dqm = 0000
# at time    371277 ns READ : Bank = 0 Row =    0, Col = 143, Data =   144, Dqm = 0000
# at time    371330 ns BST  : Burst Terminate
# at time    371350 ns PRE  : Bank = ALL
# at time    380570 ns PRE  : Bank = ALL
# at time    380590 ns PRE  : Bank = ALL
# at time    380610 ns AREF : Auto Refresh
# at time    380790 ns PRE  : Bank = ALL
# at time    380810 ns PRE  : Bank = ALL
# at time    380830 ns PRE  : Bank = ALL
# at time    380850 ns ACT  : Bank = 0 Row =    0
# at time    380950 ns WRITE: Bank = 0 Row =    0, Col = 144, Data =   145, Dqm = 0000
# at time    380970 ns WRITE: Bank = 0 Row =    0, Col = 145, Data =   146, Dqm = 0000
# at time    380990 ns WRITE: Bank = 0 Row =    0, Col = 146, Data =   147, Dqm = 0000
# at time    381010 ns WRITE: Bank = 0 Row =    0, Col = 147, Data =   148, Dqm = 0000
# at time    381030 ns WRITE: Bank = 0 Row =    0, Col = 148, Data =   149, Dqm = 0000
# at time    381050 ns WRITE: Bank = 0 Row =    0, Col = 149, Data =   150, Dqm = 0000
# at time    381070 ns WRITE: Bank = 0 Row =    0, Col = 150, Data =   151, Dqm = 0000
# at time    381090 ns WRITE: Bank = 0 Row =    0, Col = 151, Data =   152, Dqm = 0000
# at time    381110 ns WRITE: Bank = 0 Row =    0, Col = 152, Data =   153, Dqm = 0000
# at time    381130 ns WRITE: Bank = 0 Row =    0, Col = 153, Data =   154, Dqm = 0000
# at time    381150 ns WRITE: Bank = 0 Row =    0, Col = 154, Data =   155, Dqm = 0000
# at time    381170 ns WRITE: Bank = 0 Row =    0, Col = 155, Data =   156, Dqm = 0000
# at time    381190 ns WRITE: Bank = 0 Row =    0, Col = 156, Data =   157, Dqm = 0000
# at time    381210 ns WRITE: Bank = 0 Row =    0, Col = 157, Data =   158, Dqm = 0000
# at time    381230 ns WRITE: Bank = 0 Row =    0, Col = 158, Data =   159, Dqm = 0000
# at time    381250 ns WRITE: Bank = 0 Row =    0, Col = 159, Data =   160, Dqm = 0000
# at time    381270 ns BST  : Burst Terminate
# at time    381290 ns BST  : Burst Terminate
# at time    381310 ns PRE  : Bank = ALL
# at time    390850 ns ACT  : Bank = 0 Row =    0
# at time    390997 ns READ : Bank = 0 Row =    0, Col = 144, Data =   145, Dqm = 0000
# at time    391017 ns READ : Bank = 0 Row =    0, Col = 145, Data =   146, Dqm = 0000
# at time    391037 ns READ : Bank = 0 Row =    0, Col = 146, Data =   147, Dqm = 0000
# at time    391057 ns READ : Bank = 0 Row =    0, Col = 147, Data =   148, Dqm = 0000
# at time    391077 ns READ : Bank = 0 Row =    0, Col = 148, Data =   149, Dqm = 0000
# at time    391097 ns READ : Bank = 0 Row =    0, Col = 149, Data =   150, Dqm = 0000
# at time    391117 ns READ : Bank = 0 Row =    0, Col = 150, Data =   151, Dqm = 0000
# at time    391137 ns READ : Bank = 0 Row =    0, Col = 151, Data =   152, Dqm = 0000
# at time    391157 ns READ : Bank = 0 Row =    0, Col = 152, Data =   153, Dqm = 0000
# at time    391177 ns READ : Bank = 0 Row =    0, Col = 153, Data =   154, Dqm = 0000
# at time    391197 ns READ : Bank = 0 Row =    0, Col = 154, Data =   155, Dqm = 0000
# at time    391217 ns READ : Bank = 0 Row =    0, Col = 155, Data =   156, Dqm = 0000
# at time    391237 ns READ : Bank = 0 Row =    0, Col = 156, Data =   157, Dqm = 0000
# at time    391257 ns READ : Bank = 0 Row =    0, Col = 157, Data =   158, Dqm = 0000
# at time    391270 ns BST  : Burst Terminate
# at time    391277 ns READ : Bank = 0 Row =    0, Col = 158, Data =   159, Dqm = 0000
# at time    391297 ns READ : Bank = 0 Row =    0, Col = 159, Data =   160, Dqm = 0000
# at time    391350 ns BST  : Burst Terminate
# at time    391370 ns PRE  : Bank = ALL
# at time    395570 ns PRE  : Bank = ALL
# at time    395590 ns PRE  : Bank = ALL
# at time    395610 ns AREF : Auto Refresh
# at time    400810 ns PRE  : Bank = ALL
# at time    400830 ns PRE  : Bank = ALL
# at time    400850 ns PRE  : Bank = ALL
# at time    400870 ns ACT  : Bank = 0 Row =    0
# at time    400970 ns WRITE: Bank = 0 Row =    0, Col = 160, Data =   161, Dqm = 0000
# at time    400990 ns WRITE: Bank = 0 Row =    0, Col = 161, Data =   162, Dqm = 0000
# at time    401010 ns WRITE: Bank = 0 Row =    0, Col = 162, Data =   163, Dqm = 0000
# at time    401030 ns WRITE: Bank = 0 Row =    0, Col = 163, Data =   164, Dqm = 0000
# at time    401050 ns WRITE: Bank = 0 Row =    0, Col = 164, Data =   165, Dqm = 0000
# at time    401070 ns WRITE: Bank = 0 Row =    0, Col = 165, Data =   166, Dqm = 0000
# at time    401090 ns WRITE: Bank = 0 Row =    0, Col = 166, Data =   167, Dqm = 0000
# at time    401110 ns WRITE: Bank = 0 Row =    0, Col = 167, Data =   168, Dqm = 0000
# at time    401130 ns WRITE: Bank = 0 Row =    0, Col = 168, Data =   169, Dqm = 0000
# at time    401150 ns WRITE: Bank = 0 Row =    0, Col = 169, Data =   170, Dqm = 0000
# at time    401170 ns WRITE: Bank = 0 Row =    0, Col = 170, Data =   171, Dqm = 0000
# at time    401190 ns WRITE: Bank = 0 Row =    0, Col = 171, Data =   172, Dqm = 0000
# at time    401210 ns WRITE: Bank = 0 Row =    0, Col = 172, Data =   173, Dqm = 0000
# at time    401230 ns WRITE: Bank = 0 Row =    0, Col = 173, Data =   174, Dqm = 0000
# at time    401250 ns WRITE: Bank = 0 Row =    0, Col = 174, Data =   175, Dqm = 0000
# at time    401270 ns WRITE: Bank = 0 Row =    0, Col = 175, Data =   176, Dqm = 0000
# at time    401290 ns BST  : Burst Terminate
# at time    401310 ns BST  : Burst Terminate
# at time    401330 ns PRE  : Bank = ALL
# at time    410570 ns PRE  : Bank = ALL
# at time    410590 ns PRE  : Bank = ALL
# at time    410610 ns AREF : Auto Refresh
# at time    410870 ns ACT  : Bank = 0 Row =    0
# at time    411017 ns READ : Bank = 0 Row =    0, Col = 160, Data =   161, Dqm = 0000
# at time    411037 ns READ : Bank = 0 Row =    0, Col = 161, Data =   162, Dqm = 0000
# at time    411057 ns READ : Bank = 0 Row =    0, Col = 162, Data =   163, Dqm = 0000
# at time    411077 ns READ : Bank = 0 Row =    0, Col = 163, Data =   164, Dqm = 0000
# at time    411097 ns READ : Bank = 0 Row =    0, Col = 164, Data =   165, Dqm = 0000
# at time    411117 ns READ : Bank = 0 Row =    0, Col = 165, Data =   166, Dqm = 0000
# at time    411137 ns READ : Bank = 0 Row =    0, Col = 166, Data =   167, Dqm = 0000
# at time    411157 ns READ : Bank = 0 Row =    0, Col = 167, Data =   168, Dqm = 0000
# at time    411177 ns READ : Bank = 0 Row =    0, Col = 168, Data =   169, Dqm = 0000
# at time    411197 ns READ : Bank = 0 Row =    0, Col = 169, Data =   170, Dqm = 0000
# at time    411217 ns READ : Bank = 0 Row =    0, Col = 170, Data =   171, Dqm = 0000
# at time    411237 ns READ : Bank = 0 Row =    0, Col = 171, Data =   172, Dqm = 0000
# at time    411257 ns READ : Bank = 0 Row =    0, Col = 172, Data =   173, Dqm = 0000
# at time    411277 ns READ : Bank = 0 Row =    0, Col = 173, Data =   174, Dqm = 0000
# at time    411290 ns BST  : Burst Terminate
# at time    411297 ns READ : Bank = 0 Row =    0, Col = 174, Data =   175, Dqm = 0000
# at time    411317 ns READ : Bank = 0 Row =    0, Col = 175, Data =   176, Dqm = 0000
# at time    411370 ns BST  : Burst Terminate
# at time    411390 ns PRE  : Bank = ALL
# at time    420830 ns PRE  : Bank = ALL
# at time    420850 ns PRE  : Bank = ALL
# at time    420870 ns PRE  : Bank = ALL
# at time    420890 ns ACT  : Bank = 0 Row =    0
# at time    420990 ns WRITE: Bank = 0 Row =    0, Col = 176, Data =   177, Dqm = 0000
# at time    421010 ns WRITE: Bank = 0 Row =    0, Col = 177, Data =   178, Dqm = 0000
# at time    421030 ns WRITE: Bank = 0 Row =    0, Col = 178, Data =   179, Dqm = 0000
# at time    421050 ns WRITE: Bank = 0 Row =    0, Col = 179, Data =   180, Dqm = 0000
# at time    421070 ns WRITE: Bank = 0 Row =    0, Col = 180, Data =   181, Dqm = 0000
# at time    421090 ns WRITE: Bank = 0 Row =    0, Col = 181, Data =   182, Dqm = 0000
# at time    421110 ns WRITE: Bank = 0 Row =    0, Col = 182, Data =   183, Dqm = 0000
# at time    421130 ns WRITE: Bank = 0 Row =    0, Col = 183, Data =   184, Dqm = 0000
# at time    421150 ns WRITE: Bank = 0 Row =    0, Col = 184, Data =   185, Dqm = 0000
# at time    421170 ns WRITE: Bank = 0 Row =    0, Col = 185, Data =   186, Dqm = 0000
# at time    421190 ns WRITE: Bank = 0 Row =    0, Col = 186, Data =   187, Dqm = 0000
# at time    421210 ns WRITE: Bank = 0 Row =    0, Col = 187, Data =   188, Dqm = 0000
# at time    421230 ns WRITE: Bank = 0 Row =    0, Col = 188, Data =   189, Dqm = 0000
# at time    421250 ns WRITE: Bank = 0 Row =    0, Col = 189, Data =   190, Dqm = 0000
# at time    421270 ns WRITE: Bank = 0 Row =    0, Col = 190, Data =   191, Dqm = 0000
# at time    421290 ns WRITE: Bank = 0 Row =    0, Col = 191, Data =   192, Dqm = 0000
# at time    421310 ns BST  : Burst Terminate
# at time    421330 ns BST  : Burst Terminate
# at time    421350 ns PRE  : Bank = ALL
# at time    425570 ns PRE  : Bank = ALL
# at time    425590 ns PRE  : Bank = ALL
# at time    425610 ns AREF : Auto Refresh
# at time    430890 ns ACT  : Bank = 0 Row =    0
# at time    431037 ns READ : Bank = 0 Row =    0, Col = 176, Data =   177, Dqm = 0000
# at time    431057 ns READ : Bank = 0 Row =    0, Col = 177, Data =   178, Dqm = 0000
# at time    431077 ns READ : Bank = 0 Row =    0, Col = 178, Data =   179, Dqm = 0000
# at time    431097 ns READ : Bank = 0 Row =    0, Col = 179, Data =   180, Dqm = 0000
# at time    431117 ns READ : Bank = 0 Row =    0, Col = 180, Data =   181, Dqm = 0000
# at time    431137 ns READ : Bank = 0 Row =    0, Col = 181, Data =   182, Dqm = 0000
# at time    431157 ns READ : Bank = 0 Row =    0, Col = 182, Data =   183, Dqm = 0000
# at time    431177 ns READ : Bank = 0 Row =    0, Col = 183, Data =   184, Dqm = 0000
# at time    431197 ns READ : Bank = 0 Row =    0, Col = 184, Data =   185, Dqm = 0000
# at time    431217 ns READ : Bank = 0 Row =    0, Col = 185, Data =   186, Dqm = 0000
# at time    431237 ns READ : Bank = 0 Row =    0, Col = 186, Data =   187, Dqm = 0000
# at time    431257 ns READ : Bank = 0 Row =    0, Col = 187, Data =   188, Dqm = 0000
# at time    431277 ns READ : Bank = 0 Row =    0, Col = 188, Data =   189, Dqm = 0000
# at time    431297 ns READ : Bank = 0 Row =    0, Col = 189, Data =   190, Dqm = 0000
# at time    431310 ns BST  : Burst Terminate
# at time    431317 ns READ : Bank = 0 Row =    0, Col = 190, Data =   191, Dqm = 0000
# at time    431337 ns READ : Bank = 0 Row =    0, Col = 191, Data =   192, Dqm = 0000
# at time    431390 ns BST  : Burst Terminate
# at time    431410 ns PRE  : Bank = ALL
# at time    440570 ns PRE  : Bank = ALL
# at time    440590 ns PRE  : Bank = ALL
# at time    440610 ns AREF : Auto Refresh
# at time    440850 ns PRE  : Bank = ALL
# at time    440870 ns PRE  : Bank = ALL
# at time    440890 ns PRE  : Bank = ALL
# at time    440910 ns ACT  : Bank = 0 Row =    0
# at time    441010 ns WRITE: Bank = 0 Row =    0, Col = 192, Data =   193, Dqm = 0000
# at time    441030 ns WRITE: Bank = 0 Row =    0, Col = 193, Data =   194, Dqm = 0000
# at time    441050 ns WRITE: Bank = 0 Row =    0, Col = 194, Data =   195, Dqm = 0000
# at time    441070 ns WRITE: Bank = 0 Row =    0, Col = 195, Data =   196, Dqm = 0000
# at time    441090 ns WRITE: Bank = 0 Row =    0, Col = 196, Data =   197, Dqm = 0000
# at time    441110 ns WRITE: Bank = 0 Row =    0, Col = 197, Data =   198, Dqm = 0000
# at time    441130 ns WRITE: Bank = 0 Row =    0, Col = 198, Data =   199, Dqm = 0000
# at time    441150 ns WRITE: Bank = 0 Row =    0, Col = 199, Data =   200, Dqm = 0000
# at time    441170 ns WRITE: Bank = 0 Row =    0, Col = 200, Data =   201, Dqm = 0000
# at time    441190 ns WRITE: Bank = 0 Row =    0, Col = 201, Data =   202, Dqm = 0000
# at time    441210 ns WRITE: Bank = 0 Row =    0, Col = 202, Data =   203, Dqm = 0000
# at time    441230 ns WRITE: Bank = 0 Row =    0, Col = 203, Data =   204, Dqm = 0000
# at time    441250 ns WRITE: Bank = 0 Row =    0, Col = 204, Data =   205, Dqm = 0000
# at time    441270 ns WRITE: Bank = 0 Row =    0, Col = 205, Data =   206, Dqm = 0000
# at time    441290 ns WRITE: Bank = 0 Row =    0, Col = 206, Data =   207, Dqm = 0000
# at time    441310 ns WRITE: Bank = 0 Row =    0, Col = 207, Data =   208, Dqm = 0000
# at time    441330 ns BST  : Burst Terminate
# at time    441350 ns BST  : Burst Terminate
# at time    441370 ns PRE  : Bank = ALL
# at time    450910 ns ACT  : Bank = 0 Row =    0
# at time    451057 ns READ : Bank = 0 Row =    0, Col = 192, Data =   193, Dqm = 0000
# at time    451077 ns READ : Bank = 0 Row =    0, Col = 193, Data =   194, Dqm = 0000
# at time    451097 ns READ : Bank = 0 Row =    0, Col = 194, Data =   195, Dqm = 0000
# at time    451117 ns READ : Bank = 0 Row =    0, Col = 195, Data =   196, Dqm = 0000
# at time    451137 ns READ : Bank = 0 Row =    0, Col = 196, Data =   197, Dqm = 0000
# at time    451157 ns READ : Bank = 0 Row =    0, Col = 197, Data =   198, Dqm = 0000
# at time    451177 ns READ : Bank = 0 Row =    0, Col = 198, Data =   199, Dqm = 0000
# at time    451197 ns READ : Bank = 0 Row =    0, Col = 199, Data =   200, Dqm = 0000
# at time    451217 ns READ : Bank = 0 Row =    0, Col = 200, Data =   201, Dqm = 0000
# at time    451237 ns READ : Bank = 0 Row =    0, Col = 201, Data =   202, Dqm = 0000
# at time    451257 ns READ : Bank = 0 Row =    0, Col = 202, Data =   203, Dqm = 0000
# at time    451277 ns READ : Bank = 0 Row =    0, Col = 203, Data =   204, Dqm = 0000
# at time    451297 ns READ : Bank = 0 Row =    0, Col = 204, Data =   205, Dqm = 0000
# at time    451317 ns READ : Bank = 0 Row =    0, Col = 205, Data =   206, Dqm = 0000
# at time    451330 ns BST  : Burst Terminate
# at time    451337 ns READ : Bank = 0 Row =    0, Col = 206, Data =   207, Dqm = 0000
# at time    451357 ns READ : Bank = 0 Row =    0, Col = 207, Data =   208, Dqm = 0000
# at time    451410 ns BST  : Burst Terminate
# at time    451430 ns PRE  : Bank = ALL
# at time    455570 ns PRE  : Bank = ALL
# at time    455590 ns PRE  : Bank = ALL
# at time    455610 ns AREF : Auto Refresh
# at time    460870 ns PRE  : Bank = ALL
# at time    460890 ns PRE  : Bank = ALL
# at time    460910 ns PRE  : Bank = ALL
# at time    460930 ns ACT  : Bank = 0 Row =    0
# at time    461030 ns WRITE: Bank = 0 Row =    0, Col = 208, Data =   209, Dqm = 0000
# at time    461050 ns WRITE: Bank = 0 Row =    0, Col = 209, Data =   210, Dqm = 0000
# at time    461070 ns WRITE: Bank = 0 Row =    0, Col = 210, Data =   211, Dqm = 0000
# at time    461090 ns WRITE: Bank = 0 Row =    0, Col = 211, Data =   212, Dqm = 0000
# at time    461110 ns WRITE: Bank = 0 Row =    0, Col = 212, Data =   213, Dqm = 0000
# at time    461130 ns WRITE: Bank = 0 Row =    0, Col = 213, Data =   214, Dqm = 0000
# at time    461150 ns WRITE: Bank = 0 Row =    0, Col = 214, Data =   215, Dqm = 0000
# at time    461170 ns WRITE: Bank = 0 Row =    0, Col = 215, Data =   216, Dqm = 0000
# at time    461190 ns WRITE: Bank = 0 Row =    0, Col = 216, Data =   217, Dqm = 0000
# at time    461210 ns WRITE: Bank = 0 Row =    0, Col = 217, Data =   218, Dqm = 0000
# at time    461230 ns WRITE: Bank = 0 Row =    0, Col = 218, Data =   219, Dqm = 0000
# at time    461250 ns WRITE: Bank = 0 Row =    0, Col = 219, Data =   220, Dqm = 0000
# at time    461270 ns WRITE: Bank = 0 Row =    0, Col = 220, Data =   221, Dqm = 0000
# at time    461290 ns WRITE: Bank = 0 Row =    0, Col = 221, Data =   222, Dqm = 0000
# at time    461310 ns WRITE: Bank = 0 Row =    0, Col = 222, Data =   223, Dqm = 0000
# at time    461330 ns WRITE: Bank = 0 Row =    0, Col = 223, Data =   224, Dqm = 0000
# at time    461350 ns BST  : Burst Terminate
# at time    461370 ns BST  : Burst Terminate
# at time    461390 ns PRE  : Bank = ALL
# at time    470570 ns PRE  : Bank = ALL
# at time    470590 ns PRE  : Bank = ALL
# at time    470610 ns AREF : Auto Refresh
# at time    470930 ns ACT  : Bank = 0 Row =    0
# at time    471077 ns READ : Bank = 0 Row =    0, Col = 208, Data =   209, Dqm = 0000
# at time    471097 ns READ : Bank = 0 Row =    0, Col = 209, Data =   210, Dqm = 0000
# at time    471117 ns READ : Bank = 0 Row =    0, Col = 210, Data =   211, Dqm = 0000
# at time    471137 ns READ : Bank = 0 Row =    0, Col = 211, Data =   212, Dqm = 0000
# at time    471157 ns READ : Bank = 0 Row =    0, Col = 212, Data =   213, Dqm = 0000
# at time    471177 ns READ : Bank = 0 Row =    0, Col = 213, Data =   214, Dqm = 0000
# at time    471197 ns READ : Bank = 0 Row =    0, Col = 214, Data =   215, Dqm = 0000
# at time    471217 ns READ : Bank = 0 Row =    0, Col = 215, Data =   216, Dqm = 0000
# at time    471237 ns READ : Bank = 0 Row =    0, Col = 216, Data =   217, Dqm = 0000
# at time    471257 ns READ : Bank = 0 Row =    0, Col = 217, Data =   218, Dqm = 0000
# at time    471277 ns READ : Bank = 0 Row =    0, Col = 218, Data =   219, Dqm = 0000
# at time    471297 ns READ : Bank = 0 Row =    0, Col = 219, Data =   220, Dqm = 0000
# at time    471317 ns READ : Bank = 0 Row =    0, Col = 220, Data =   221, Dqm = 0000
# at time    471337 ns READ : Bank = 0 Row =    0, Col = 221, Data =   222, Dqm = 0000
# at time    471350 ns BST  : Burst Terminate
# at time    471357 ns READ : Bank = 0 Row =    0, Col = 222, Data =   223, Dqm = 0000
# at time    471377 ns READ : Bank = 0 Row =    0, Col = 223, Data =   224, Dqm = 0000
# at time    471430 ns BST  : Burst Terminate
# at time    471450 ns PRE  : Bank = ALL
# at time    480890 ns PRE  : Bank = ALL
# at time    480910 ns PRE  : Bank = ALL
# at time    480930 ns PRE  : Bank = ALL
# at time    480950 ns ACT  : Bank = 0 Row =    0
# at time    481050 ns WRITE: Bank = 0 Row =    0, Col = 224, Data =   225, Dqm = 0000
# at time    481070 ns WRITE: Bank = 0 Row =    0, Col = 225, Data =   226, Dqm = 0000
# at time    481090 ns WRITE: Bank = 0 Row =    0, Col = 226, Data =   227, Dqm = 0000
# at time    481110 ns WRITE: Bank = 0 Row =    0, Col = 227, Data =   228, Dqm = 0000
# at time    481130 ns WRITE: Bank = 0 Row =    0, Col = 228, Data =   229, Dqm = 0000
# at time    481150 ns WRITE: Bank = 0 Row =    0, Col = 229, Data =   230, Dqm = 0000
# at time    481170 ns WRITE: Bank = 0 Row =    0, Col = 230, Data =   231, Dqm = 0000
# at time    481190 ns WRITE: Bank = 0 Row =    0, Col = 231, Data =   232, Dqm = 0000
# at time    481210 ns WRITE: Bank = 0 Row =    0, Col = 232, Data =   233, Dqm = 0000
# at time    481230 ns WRITE: Bank = 0 Row =    0, Col = 233, Data =   234, Dqm = 0000
# at time    481250 ns WRITE: Bank = 0 Row =    0, Col = 234, Data =   235, Dqm = 0000
# at time    481270 ns WRITE: Bank = 0 Row =    0, Col = 235, Data =   236, Dqm = 0000
# at time    481290 ns WRITE: Bank = 0 Row =    0, Col = 236, Data =   237, Dqm = 0000
# at time    481310 ns WRITE: Bank = 0 Row =    0, Col = 237, Data =   238, Dqm = 0000
# at time    481330 ns WRITE: Bank = 0 Row =    0, Col = 238, Data =   239, Dqm = 0000
# at time    481350 ns WRITE: Bank = 0 Row =    0, Col = 239, Data =   240, Dqm = 0000
# at time    481370 ns BST  : Burst Terminate
# at time    481390 ns BST  : Burst Terminate
# at time    481410 ns PRE  : Bank = ALL
# at time    485570 ns PRE  : Bank = ALL
# at time    485590 ns PRE  : Bank = ALL
# at time    485610 ns AREF : Auto Refresh
# at time    490950 ns ACT  : Bank = 0 Row =    0
# at time    491097 ns READ : Bank = 0 Row =    0, Col = 224, Data =   225, Dqm = 0000
# at time    491117 ns READ : Bank = 0 Row =    0, Col = 225, Data =   226, Dqm = 0000
# at time    491137 ns READ : Bank = 0 Row =    0, Col = 226, Data =   227, Dqm = 0000
# at time    491157 ns READ : Bank = 0 Row =    0, Col = 227, Data =   228, Dqm = 0000
# at time    491177 ns READ : Bank = 0 Row =    0, Col = 228, Data =   229, Dqm = 0000
# at time    491197 ns READ : Bank = 0 Row =    0, Col = 229, Data =   230, Dqm = 0000
# at time    491217 ns READ : Bank = 0 Row =    0, Col = 230, Data =   231, Dqm = 0000
# at time    491237 ns READ : Bank = 0 Row =    0, Col = 231, Data =   232, Dqm = 0000
# at time    491257 ns READ : Bank = 0 Row =    0, Col = 232, Data =   233, Dqm = 0000
# at time    491277 ns READ : Bank = 0 Row =    0, Col = 233, Data =   234, Dqm = 0000
# at time    491297 ns READ : Bank = 0 Row =    0, Col = 234, Data =   235, Dqm = 0000
# at time    491317 ns READ : Bank = 0 Row =    0, Col = 235, Data =   236, Dqm = 0000
# at time    491337 ns READ : Bank = 0 Row =    0, Col = 236, Data =   237, Dqm = 0000
# at time    491357 ns READ : Bank = 0 Row =    0, Col = 237, Data =   238, Dqm = 0000
# at time    491370 ns BST  : Burst Terminate
# at time    491377 ns READ : Bank = 0 Row =    0, Col = 238, Data =   239, Dqm = 0000
# at time    491397 ns READ : Bank = 0 Row =    0, Col = 239, Data =   240, Dqm = 0000
# at time    491450 ns BST  : Burst Terminate
# at time    491470 ns PRE  : Bank = ALL
# at time    500570 ns PRE  : Bank = ALL
# at time    500590 ns PRE  : Bank = ALL
# at time    500610 ns AREF : Auto Refresh
# at time    500910 ns PRE  : Bank = ALL
# at time    500930 ns PRE  : Bank = ALL
# at time    500950 ns PRE  : Bank = ALL
# at time    500970 ns ACT  : Bank = 0 Row =    0
# at time    501070 ns WRITE: Bank = 0 Row =    0, Col = 240, Data =   241, Dqm = 0000
# at time    501090 ns WRITE: Bank = 0 Row =    0, Col = 241, Data =   242, Dqm = 0000
# at time    501110 ns WRITE: Bank = 0 Row =    0, Col = 242, Data =   243, Dqm = 0000
# at time    501130 ns WRITE: Bank = 0 Row =    0, Col = 243, Data =   244, Dqm = 0000
# at time    501150 ns WRITE: Bank = 0 Row =    0, Col = 244, Data =   245, Dqm = 0000
# at time    501170 ns WRITE: Bank = 0 Row =    0, Col = 245, Data =   246, Dqm = 0000
# at time    501190 ns WRITE: Bank = 0 Row =    0, Col = 246, Data =   247, Dqm = 0000
# at time    501210 ns WRITE: Bank = 0 Row =    0, Col = 247, Data =   248, Dqm = 0000
# at time    501230 ns WRITE: Bank = 0 Row =    0, Col = 248, Data =   249, Dqm = 0000
# at time    501250 ns WRITE: Bank = 0 Row =    0, Col = 249, Data =   250, Dqm = 0000
# at time    501270 ns WRITE: Bank = 0 Row =    0, Col = 250, Data =   251, Dqm = 0000
# at time    501290 ns WRITE: Bank = 0 Row =    0, Col = 251, Data =   252, Dqm = 0000
# at time    501310 ns WRITE: Bank = 0 Row =    0, Col = 252, Data =   253, Dqm = 0000
# at time    501330 ns WRITE: Bank = 0 Row =    0, Col = 253, Data =   254, Dqm = 0000
# at time    501350 ns WRITE: Bank = 0 Row =    0, Col = 254, Data =   255, Dqm = 0000
# at time    501370 ns WRITE: Bank = 0 Row =    0, Col = 255, Data =   256, Dqm = 0000
# at time    501390 ns BST  : Burst Terminate
# at time    501410 ns BST  : Burst Terminate
# at time    501430 ns PRE  : Bank = ALL
# at time    510970 ns ACT  : Bank = 0 Row =    0
# at time    511117 ns READ : Bank = 0 Row =    0, Col = 240, Data =   241, Dqm = 0000
# at time    511137 ns READ : Bank = 0 Row =    0, Col = 241, Data =   242, Dqm = 0000
# at time    511157 ns READ : Bank = 0 Row =    0, Col = 242, Data =   243, Dqm = 0000
# at time    511177 ns READ : Bank = 0 Row =    0, Col = 243, Data =   244, Dqm = 0000
# at time    511197 ns READ : Bank = 0 Row =    0, Col = 244, Data =   245, Dqm = 0000
# at time    511217 ns READ : Bank = 0 Row =    0, Col = 245, Data =   246, Dqm = 0000
# at time    511237 ns READ : Bank = 0 Row =    0, Col = 246, Data =   247, Dqm = 0000
# at time    511257 ns READ : Bank = 0 Row =    0, Col = 247, Data =   248, Dqm = 0000
# at time    511277 ns READ : Bank = 0 Row =    0, Col = 248, Data =   249, Dqm = 0000
# at time    511297 ns READ : Bank = 0 Row =    0, Col = 249, Data =   250, Dqm = 0000
# at time    511317 ns READ : Bank = 0 Row =    0, Col = 250, Data =   251, Dqm = 0000
# at time    511337 ns READ : Bank = 0 Row =    0, Col = 251, Data =   252, Dqm = 0000
# at time    511357 ns READ : Bank = 0 Row =    0, Col = 252, Data =   253, Dqm = 0000
# at time    511377 ns READ : Bank = 0 Row =    0, Col = 253, Data =   254, Dqm = 0000
# at time    511390 ns BST  : Burst Terminate
# at time    511397 ns READ : Bank = 0 Row =    0, Col = 254, Data =   255, Dqm = 0000
# at time    511417 ns READ : Bank = 0 Row =    0, Col = 255, Data =   256, Dqm = 0000
# at time    511470 ns BST  : Burst Terminate
# at time    511490 ns PRE  : Bank = ALL
# at time    515570 ns PRE  : Bank = ALL
# at time    515590 ns PRE  : Bank = ALL
# at time    515610 ns AREF : Auto Refresh
# at time    520930 ns PRE  : Bank = ALL
# at time    520950 ns PRE  : Bank = ALL
# at time    520970 ns PRE  : Bank = ALL
# at time    520990 ns ACT  : Bank = 0 Row =    0
# at time    521090 ns WRITE: Bank = 0 Row =    0, Col = 256, Data =   257, Dqm = 0000
# at time    521110 ns WRITE: Bank = 0 Row =    0, Col = 257, Data =   258, Dqm = 0000
# at time    521130 ns WRITE: Bank = 0 Row =    0, Col = 258, Data =   259, Dqm = 0000
# at time    521150 ns WRITE: Bank = 0 Row =    0, Col = 259, Data =   260, Dqm = 0000
# at time    521170 ns WRITE: Bank = 0 Row =    0, Col = 260, Data =   261, Dqm = 0000
# at time    521190 ns WRITE: Bank = 0 Row =    0, Col = 261, Data =   262, Dqm = 0000
# at time    521210 ns WRITE: Bank = 0 Row =    0, Col = 262, Data =   263, Dqm = 0000
# at time    521230 ns WRITE: Bank = 0 Row =    0, Col = 263, Data =   264, Dqm = 0000
# at time    521250 ns WRITE: Bank = 0 Row =    0, Col = 264, Data =   265, Dqm = 0000
# at time    521270 ns WRITE: Bank = 0 Row =    0, Col = 265, Data =   266, Dqm = 0000
# at time    521290 ns WRITE: Bank = 0 Row =    0, Col = 266, Data =   267, Dqm = 0000
# at time    521310 ns WRITE: Bank = 0 Row =    0, Col = 267, Data =   268, Dqm = 0000
# at time    521330 ns WRITE: Bank = 0 Row =    0, Col = 268, Data =   269, Dqm = 0000
# at time    521350 ns WRITE: Bank = 0 Row =    0, Col = 269, Data =   270, Dqm = 0000
# at time    521370 ns WRITE: Bank = 0 Row =    0, Col = 270, Data =   271, Dqm = 0000
# at time    521390 ns WRITE: Bank = 0 Row =    0, Col = 271, Data =   272, Dqm = 0000
# at time    521410 ns BST  : Burst Terminate
# at time    521430 ns BST  : Burst Terminate
# at time    521450 ns PRE  : Bank = ALL
# at time    530570 ns PRE  : Bank = ALL
# at time    530590 ns PRE  : Bank = ALL
# at time    530610 ns AREF : Auto Refresh
# at time    530990 ns ACT  : Bank = 0 Row =    0
# at time    531137 ns READ : Bank = 0 Row =    0, Col = 256, Data =   257, Dqm = 0000
# at time    531157 ns READ : Bank = 0 Row =    0, Col = 257, Data =   258, Dqm = 0000
# at time    531177 ns READ : Bank = 0 Row =    0, Col = 258, Data =   259, Dqm = 0000
# at time    531197 ns READ : Bank = 0 Row =    0, Col = 259, Data =   260, Dqm = 0000
# at time    531217 ns READ : Bank = 0 Row =    0, Col = 260, Data =   261, Dqm = 0000
# at time    531237 ns READ : Bank = 0 Row =    0, Col = 261, Data =   262, Dqm = 0000
# at time    531257 ns READ : Bank = 0 Row =    0, Col = 262, Data =   263, Dqm = 0000
# at time    531277 ns READ : Bank = 0 Row =    0, Col = 263, Data =   264, Dqm = 0000
# at time    531297 ns READ : Bank = 0 Row =    0, Col = 264, Data =   265, Dqm = 0000
# at time    531317 ns READ : Bank = 0 Row =    0, Col = 265, Data =   266, Dqm = 0000
# at time    531337 ns READ : Bank = 0 Row =    0, Col = 266, Data =   267, Dqm = 0000
# at time    531357 ns READ : Bank = 0 Row =    0, Col = 267, Data =   268, Dqm = 0000
# at time    531377 ns READ : Bank = 0 Row =    0, Col = 268, Data =   269, Dqm = 0000
# at time    531397 ns READ : Bank = 0 Row =    0, Col = 269, Data =   270, Dqm = 0000
# at time    531410 ns BST  : Burst Terminate
# at time    531417 ns READ : Bank = 0 Row =    0, Col = 270, Data =   271, Dqm = 0000
# at time    531437 ns READ : Bank = 0 Row =    0, Col = 271, Data =   272, Dqm = 0000
# at time    531490 ns BST  : Burst Terminate
# at time    531510 ns PRE  : Bank = ALL
# at time    540950 ns PRE  : Bank = ALL
# at time    540970 ns PRE  : Bank = ALL
# at time    540990 ns PRE  : Bank = ALL
# at time    541010 ns ACT  : Bank = 0 Row =    0
# at time    541110 ns WRITE: Bank = 0 Row =    0, Col = 272, Data =   273, Dqm = 0000
# at time    541130 ns WRITE: Bank = 0 Row =    0, Col = 273, Data =   274, Dqm = 0000
# at time    541150 ns WRITE: Bank = 0 Row =    0, Col = 274, Data =   275, Dqm = 0000
# at time    541170 ns WRITE: Bank = 0 Row =    0, Col = 275, Data =   276, Dqm = 0000
# at time    541190 ns WRITE: Bank = 0 Row =    0, Col = 276, Data =   277, Dqm = 0000
# at time    541210 ns WRITE: Bank = 0 Row =    0, Col = 277, Data =   278, Dqm = 0000
# at time    541230 ns WRITE: Bank = 0 Row =    0, Col = 278, Data =   279, Dqm = 0000
# at time    541250 ns WRITE: Bank = 0 Row =    0, Col = 279, Data =   280, Dqm = 0000
# at time    541270 ns WRITE: Bank = 0 Row =    0, Col = 280, Data =   281, Dqm = 0000
# at time    541290 ns WRITE: Bank = 0 Row =    0, Col = 281, Data =   282, Dqm = 0000
# at time    541310 ns WRITE: Bank = 0 Row =    0, Col = 282, Data =   283, Dqm = 0000
# at time    541330 ns WRITE: Bank = 0 Row =    0, Col = 283, Data =   284, Dqm = 0000
# at time    541350 ns WRITE: Bank = 0 Row =    0, Col = 284, Data =   285, Dqm = 0000
# at time    541370 ns WRITE: Bank = 0 Row =    0, Col = 285, Data =   286, Dqm = 0000
# at time    541390 ns WRITE: Bank = 0 Row =    0, Col = 286, Data =   287, Dqm = 0000
# at time    541410 ns WRITE: Bank = 0 Row =    0, Col = 287, Data =   288, Dqm = 0000
# at time    541430 ns BST  : Burst Terminate
# at time    541450 ns BST  : Burst Terminate
# at time    541470 ns PRE  : Bank = ALL
# at time    545570 ns PRE  : Bank = ALL
# at time    545590 ns PRE  : Bank = ALL
# at time    545610 ns AREF : Auto Refresh
# at time    551010 ns ACT  : Bank = 0 Row =    0
# at time    551157 ns READ : Bank = 0 Row =    0, Col = 272, Data =   273, Dqm = 0000
# at time    551177 ns READ : Bank = 0 Row =    0, Col = 273, Data =   274, Dqm = 0000
# at time    551197 ns READ : Bank = 0 Row =    0, Col = 274, Data =   275, Dqm = 0000
# at time    551217 ns READ : Bank = 0 Row =    0, Col = 275, Data =   276, Dqm = 0000
# at time    551237 ns READ : Bank = 0 Row =    0, Col = 276, Data =   277, Dqm = 0000
# at time    551257 ns READ : Bank = 0 Row =    0, Col = 277, Data =   278, Dqm = 0000
# at time    551277 ns READ : Bank = 0 Row =    0, Col = 278, Data =   279, Dqm = 0000
# at time    551297 ns READ : Bank = 0 Row =    0, Col = 279, Data =   280, Dqm = 0000
# at time    551317 ns READ : Bank = 0 Row =    0, Col = 280, Data =   281, Dqm = 0000
# at time    551337 ns READ : Bank = 0 Row =    0, Col = 281, Data =   282, Dqm = 0000
# at time    551357 ns READ : Bank = 0 Row =    0, Col = 282, Data =   283, Dqm = 0000
# at time    551377 ns READ : Bank = 0 Row =    0, Col = 283, Data =   284, Dqm = 0000
# at time    551397 ns READ : Bank = 0 Row =    0, Col = 284, Data =   285, Dqm = 0000
# at time    551417 ns READ : Bank = 0 Row =    0, Col = 285, Data =   286, Dqm = 0000
# at time    551430 ns BST  : Burst Terminate
# at time    551437 ns READ : Bank = 0 Row =    0, Col = 286, Data =   287, Dqm = 0000
# at time    551457 ns READ : Bank = 0 Row =    0, Col = 287, Data =   288, Dqm = 0000
# at time    551510 ns BST  : Burst Terminate
# at time    551530 ns PRE  : Bank = ALL
# at time    560570 ns PRE  : Bank = ALL
# at time    560590 ns PRE  : Bank = ALL
# at time    560610 ns AREF : Auto Refresh
# at time    560970 ns PRE  : Bank = ALL
# at time    560990 ns PRE  : Bank = ALL
# at time    561010 ns PRE  : Bank = ALL
# at time    561030 ns ACT  : Bank = 0 Row =    0
# at time    561130 ns WRITE: Bank = 0 Row =    0, Col = 288, Data =   289, Dqm = 0000
# at time    561150 ns WRITE: Bank = 0 Row =    0, Col = 289, Data =   290, Dqm = 0000
# at time    561170 ns WRITE: Bank = 0 Row =    0, Col = 290, Data =   291, Dqm = 0000
# at time    561190 ns WRITE: Bank = 0 Row =    0, Col = 291, Data =   292, Dqm = 0000
# at time    561210 ns WRITE: Bank = 0 Row =    0, Col = 292, Data =   293, Dqm = 0000
# at time    561230 ns WRITE: Bank = 0 Row =    0, Col = 293, Data =   294, Dqm = 0000
# at time    561250 ns WRITE: Bank = 0 Row =    0, Col = 294, Data =   295, Dqm = 0000
# at time    561270 ns WRITE: Bank = 0 Row =    0, Col = 295, Data =   296, Dqm = 0000
# at time    561290 ns WRITE: Bank = 0 Row =    0, Col = 296, Data =   297, Dqm = 0000
# at time    561310 ns WRITE: Bank = 0 Row =    0, Col = 297, Data =   298, Dqm = 0000
# at time    561330 ns WRITE: Bank = 0 Row =    0, Col = 298, Data =   299, Dqm = 0000
# at time    561350 ns WRITE: Bank = 0 Row =    0, Col = 299, Data =   300, Dqm = 0000
# at time    561370 ns WRITE: Bank = 0 Row =    0, Col = 300, Data =   301, Dqm = 0000
# at time    561390 ns WRITE: Bank = 0 Row =    0, Col = 301, Data =   302, Dqm = 0000
# at time    561410 ns WRITE: Bank = 0 Row =    0, Col = 302, Data =   303, Dqm = 0000
# at time    561430 ns WRITE: Bank = 0 Row =    0, Col = 303, Data =   304, Dqm = 0000
# at time    561450 ns BST  : Burst Terminate
# at time    561470 ns BST  : Burst Terminate
# at time    561490 ns PRE  : Bank = ALL
# at time    571030 ns ACT  : Bank = 0 Row =    0
# at time    571177 ns READ : Bank = 0 Row =    0, Col = 288, Data =   289, Dqm = 0000
# at time    571197 ns READ : Bank = 0 Row =    0, Col = 289, Data =   290, Dqm = 0000
# at time    571217 ns READ : Bank = 0 Row =    0, Col = 290, Data =   291, Dqm = 0000
# at time    571237 ns READ : Bank = 0 Row =    0, Col = 291, Data =   292, Dqm = 0000
# at time    571257 ns READ : Bank = 0 Row =    0, Col = 292, Data =   293, Dqm = 0000
# at time    571277 ns READ : Bank = 0 Row =    0, Col = 293, Data =   294, Dqm = 0000
# at time    571297 ns READ : Bank = 0 Row =    0, Col = 294, Data =   295, Dqm = 0000
# at time    571317 ns READ : Bank = 0 Row =    0, Col = 295, Data =   296, Dqm = 0000
# at time    571337 ns READ : Bank = 0 Row =    0, Col = 296, Data =   297, Dqm = 0000
# at time    571357 ns READ : Bank = 0 Row =    0, Col = 297, Data =   298, Dqm = 0000
# at time    571377 ns READ : Bank = 0 Row =    0, Col = 298, Data =   299, Dqm = 0000
# at time    571397 ns READ : Bank = 0 Row =    0, Col = 299, Data =   300, Dqm = 0000
# at time    571417 ns READ : Bank = 0 Row =    0, Col = 300, Data =   301, Dqm = 0000
# at time    571437 ns READ : Bank = 0 Row =    0, Col = 301, Data =   302, Dqm = 0000
# at time    571450 ns BST  : Burst Terminate
# at time    571457 ns READ : Bank = 0 Row =    0, Col = 302, Data =   303, Dqm = 0000
# at time    571477 ns READ : Bank = 0 Row =    0, Col = 303, Data =   304, Dqm = 0000
# at time    571530 ns BST  : Burst Terminate
# at time    571550 ns PRE  : Bank = ALL
# at time    575570 ns PRE  : Bank = ALL
# at time    575590 ns PRE  : Bank = ALL
# at time    575610 ns AREF : Auto Refresh
# at time    580990 ns PRE  : Bank = ALL
# at time    581010 ns PRE  : Bank = ALL
# at time    581030 ns PRE  : Bank = ALL
# at time    581050 ns ACT  : Bank = 0 Row =    0
# at time    581150 ns WRITE: Bank = 0 Row =    0, Col = 304, Data =   305, Dqm = 0000
# at time    581170 ns WRITE: Bank = 0 Row =    0, Col = 305, Data =   306, Dqm = 0000
# at time    581190 ns WRITE: Bank = 0 Row =    0, Col = 306, Data =   307, Dqm = 0000
# at time    581210 ns WRITE: Bank = 0 Row =    0, Col = 307, Data =   308, Dqm = 0000
# at time    581230 ns WRITE: Bank = 0 Row =    0, Col = 308, Data =   309, Dqm = 0000
# at time    581250 ns WRITE: Bank = 0 Row =    0, Col = 309, Data =   310, Dqm = 0000
# at time    581270 ns WRITE: Bank = 0 Row =    0, Col = 310, Data =   311, Dqm = 0000
# at time    581290 ns WRITE: Bank = 0 Row =    0, Col = 311, Data =   312, Dqm = 0000
# at time    581310 ns WRITE: Bank = 0 Row =    0, Col = 312, Data =   313, Dqm = 0000
# at time    581330 ns WRITE: Bank = 0 Row =    0, Col = 313, Data =   314, Dqm = 0000
# at time    581350 ns WRITE: Bank = 0 Row =    0, Col = 314, Data =   315, Dqm = 0000
# at time    581370 ns WRITE: Bank = 0 Row =    0, Col = 315, Data =   316, Dqm = 0000
# at time    581390 ns WRITE: Bank = 0 Row =    0, Col = 316, Data =   317, Dqm = 0000
# at time    581410 ns WRITE: Bank = 0 Row =    0, Col = 317, Data =   318, Dqm = 0000
# at time    581430 ns WRITE: Bank = 0 Row =    0, Col = 318, Data =   319, Dqm = 0000
# at time    581450 ns WRITE: Bank = 0 Row =    0, Col = 319, Data =   320, Dqm = 0000
# at time    581470 ns BST  : Burst Terminate
# at time    581490 ns BST  : Burst Terminate
# at time    581510 ns PRE  : Bank = ALL
# at time    590570 ns PRE  : Bank = ALL
# at time    590590 ns PRE  : Bank = ALL
# at time    590610 ns AREF : Auto Refresh
# at time    591050 ns ACT  : Bank = 0 Row =    0
# at time    591197 ns READ : Bank = 0 Row =    0, Col = 304, Data =   305, Dqm = 0000
# at time    591217 ns READ : Bank = 0 Row =    0, Col = 305, Data =   306, Dqm = 0000
# at time    591237 ns READ : Bank = 0 Row =    0, Col = 306, Data =   307, Dqm = 0000
# at time    591257 ns READ : Bank = 0 Row =    0, Col = 307, Data =   308, Dqm = 0000
# at time    591277 ns READ : Bank = 0 Row =    0, Col = 308, Data =   309, Dqm = 0000
# at time    591297 ns READ : Bank = 0 Row =    0, Col = 309, Data =   310, Dqm = 0000
# at time    591317 ns READ : Bank = 0 Row =    0, Col = 310, Data =   311, Dqm = 0000
# at time    591337 ns READ : Bank = 0 Row =    0, Col = 311, Data =   312, Dqm = 0000
# at time    591357 ns READ : Bank = 0 Row =    0, Col = 312, Data =   313, Dqm = 0000
# at time    591377 ns READ : Bank = 0 Row =    0, Col = 313, Data =   314, Dqm = 0000
# at time    591397 ns READ : Bank = 0 Row =    0, Col = 314, Data =   315, Dqm = 0000
# at time    591417 ns READ : Bank = 0 Row =    0, Col = 315, Data =   316, Dqm = 0000
# at time    591437 ns READ : Bank = 0 Row =    0, Col = 316, Data =   317, Dqm = 0000
# at time    591457 ns READ : Bank = 0 Row =    0, Col = 317, Data =   318, Dqm = 0000
# at time    591470 ns BST  : Burst Terminate
# at time    591477 ns READ : Bank = 0 Row =    0, Col = 318, Data =   319, Dqm = 0000
# at time    591497 ns READ : Bank = 0 Row =    0, Col = 319, Data =   320, Dqm = 0000
# at time    591550 ns BST  : Burst Terminate
# at time    591570 ns PRE  : Bank = ALL
run
# at time    601010 ns PRE  : Bank = ALL
# at time    601030 ns PRE  : Bank = ALL
# at time    601050 ns PRE  : Bank = ALL
# at time    601070 ns ACT  : Bank = 0 Row =    0
# at time    601170 ns WRITE: Bank = 0 Row =    0, Col = 320, Data =   321, Dqm = 0000
# at time    601190 ns WRITE: Bank = 0 Row =    0, Col = 321, Data =   322, Dqm = 0000
# at time    601210 ns WRITE: Bank = 0 Row =    0, Col = 322, Data =   323, Dqm = 0000
# at time    601230 ns WRITE: Bank = 0 Row =    0, Col = 323, Data =   324, Dqm = 0000
# at time    601250 ns WRITE: Bank = 0 Row =    0, Col = 324, Data =   325, Dqm = 0000
# at time    601270 ns WRITE: Bank = 0 Row =    0, Col = 325, Data =   326, Dqm = 0000
# at time    601290 ns WRITE: Bank = 0 Row =    0, Col = 326, Data =   327, Dqm = 0000
# at time    601310 ns WRITE: Bank = 0 Row =    0, Col = 327, Data =   328, Dqm = 0000
# at time    601330 ns WRITE: Bank = 0 Row =    0, Col = 328, Data =   329, Dqm = 0000
# at time    601350 ns WRITE: Bank = 0 Row =    0, Col = 329, Data =   330, Dqm = 0000
# at time    601370 ns WRITE: Bank = 0 Row =    0, Col = 330, Data =   331, Dqm = 0000
# at time    601390 ns WRITE: Bank = 0 Row =    0, Col = 331, Data =   332, Dqm = 0000
# at time    601410 ns WRITE: Bank = 0 Row =    0, Col = 332, Data =   333, Dqm = 0000
# at time    601430 ns WRITE: Bank = 0 Row =    0, Col = 333, Data =   334, Dqm = 0000
# at time    601450 ns WRITE: Bank = 0 Row =    0, Col = 334, Data =   335, Dqm = 0000
# at time    601470 ns WRITE: Bank = 0 Row =    0, Col = 335, Data =   336, Dqm = 0000
# at time    601490 ns BST  : Burst Terminate
# at time    601510 ns BST  : Burst Terminate
# at time    601530 ns PRE  : Bank = ALL
# at time    605570 ns PRE  : Bank = ALL
# at time    605590 ns PRE  : Bank = ALL
# at time    605610 ns AREF : Auto Refresh
# at time    611070 ns ACT  : Bank = 0 Row =    0
# at time    611217 ns READ : Bank = 0 Row =    0, Col = 320, Data =   321, Dqm = 0000
# at time    611237 ns READ : Bank = 0 Row =    0, Col = 321, Data =   322, Dqm = 0000
# at time    611257 ns READ : Bank = 0 Row =    0, Col = 322, Data =   323, Dqm = 0000
# at time    611277 ns READ : Bank = 0 Row =    0, Col = 323, Data =   324, Dqm = 0000
# at time    611297 ns READ : Bank = 0 Row =    0, Col = 324, Data =   325, Dqm = 0000
# at time    611317 ns READ : Bank = 0 Row =    0, Col = 325, Data =   326, Dqm = 0000
# at time    611337 ns READ : Bank = 0 Row =    0, Col = 326, Data =   327, Dqm = 0000
# at time    611357 ns READ : Bank = 0 Row =    0, Col = 327, Data =   328, Dqm = 0000
# at time    611377 ns READ : Bank = 0 Row =    0, Col = 328, Data =   329, Dqm = 0000
# at time    611397 ns READ : Bank = 0 Row =    0, Col = 329, Data =   330, Dqm = 0000
# at time    611417 ns READ : Bank = 0 Row =    0, Col = 330, Data =   331, Dqm = 0000
# at time    611437 ns READ : Bank = 0 Row =    0, Col = 331, Data =   332, Dqm = 0000
# at time    611457 ns READ : Bank = 0 Row =    0, Col = 332, Data =   333, Dqm = 0000
# at time    611477 ns READ : Bank = 0 Row =    0, Col = 333, Data =   334, Dqm = 0000
# at time    611490 ns BST  : Burst Terminate
# at time    611497 ns READ : Bank = 0 Row =    0, Col = 334, Data =   335, Dqm = 0000
# at time    611517 ns READ : Bank = 0 Row =    0, Col = 335, Data =   336, Dqm = 0000
# at time    611570 ns BST  : Burst Terminate
# at time    611590 ns PRE  : Bank = ALL
# at time    620570 ns PRE  : Bank = ALL
# at time    620590 ns PRE  : Bank = ALL
# at time    620610 ns AREF : Auto Refresh
# at time    621030 ns PRE  : Bank = ALL
# at time    621050 ns PRE  : Bank = ALL
# at time    621070 ns PRE  : Bank = ALL
# at time    621090 ns ACT  : Bank = 0 Row =    0
# at time    621190 ns WRITE: Bank = 0 Row =    0, Col = 336, Data =   337, Dqm = 0000
# at time    621210 ns WRITE: Bank = 0 Row =    0, Col = 337, Data =   338, Dqm = 0000
# at time    621230 ns WRITE: Bank = 0 Row =    0, Col = 338, Data =   339, Dqm = 0000
# at time    621250 ns WRITE: Bank = 0 Row =    0, Col = 339, Data =   340, Dqm = 0000
# at time    621270 ns WRITE: Bank = 0 Row =    0, Col = 340, Data =   341, Dqm = 0000
# at time    621290 ns WRITE: Bank = 0 Row =    0, Col = 341, Data =   342, Dqm = 0000
# at time    621310 ns WRITE: Bank = 0 Row =    0, Col = 342, Data =   343, Dqm = 0000
# at time    621330 ns WRITE: Bank = 0 Row =    0, Col = 343, Data =   344, Dqm = 0000
# at time    621350 ns WRITE: Bank = 0 Row =    0, Col = 344, Data =   345, Dqm = 0000
# at time    621370 ns WRITE: Bank = 0 Row =    0, Col = 345, Data =   346, Dqm = 0000
# at time    621390 ns WRITE: Bank = 0 Row =    0, Col = 346, Data =   347, Dqm = 0000
# at time    621410 ns WRITE: Bank = 0 Row =    0, Col = 347, Data =   348, Dqm = 0000
# at time    621430 ns WRITE: Bank = 0 Row =    0, Col = 348, Data =   349, Dqm = 0000
# at time    621450 ns WRITE: Bank = 0 Row =    0, Col = 349, Data =   350, Dqm = 0000
# at time    621470 ns WRITE: Bank = 0 Row =    0, Col = 350, Data =   351, Dqm = 0000
# at time    621490 ns WRITE: Bank = 0 Row =    0, Col = 351, Data =   352, Dqm = 0000
# at time    621510 ns BST  : Burst Terminate
# at time    621530 ns BST  : Burst Terminate
# at time    621550 ns PRE  : Bank = ALL
# at time    631090 ns ACT  : Bank = 0 Row =    0
# at time    631237 ns READ : Bank = 0 Row =    0, Col = 336, Data =   337, Dqm = 0000
# at time    631257 ns READ : Bank = 0 Row =    0, Col = 337, Data =   338, Dqm = 0000
# at time    631277 ns READ : Bank = 0 Row =    0, Col = 338, Data =   339, Dqm = 0000
# at time    631297 ns READ : Bank = 0 Row =    0, Col = 339, Data =   340, Dqm = 0000
# at time    631317 ns READ : Bank = 0 Row =    0, Col = 340, Data =   341, Dqm = 0000
# at time    631337 ns READ : Bank = 0 Row =    0, Col = 341, Data =   342, Dqm = 0000
# at time    631357 ns READ : Bank = 0 Row =    0, Col = 342, Data =   343, Dqm = 0000
# at time    631377 ns READ : Bank = 0 Row =    0, Col = 343, Data =   344, Dqm = 0000
# at time    631397 ns READ : Bank = 0 Row =    0, Col = 344, Data =   345, Dqm = 0000
# at time    631417 ns READ : Bank = 0 Row =    0, Col = 345, Data =   346, Dqm = 0000
# at time    631437 ns READ : Bank = 0 Row =    0, Col = 346, Data =   347, Dqm = 0000
# at time    631457 ns READ : Bank = 0 Row =    0, Col = 347, Data =   348, Dqm = 0000
# at time    631477 ns READ : Bank = 0 Row =    0, Col = 348, Data =   349, Dqm = 0000
# at time    631497 ns READ : Bank = 0 Row =    0, Col = 349, Data =   350, Dqm = 0000
# at time    631510 ns BST  : Burst Terminate
# at time    631517 ns READ : Bank = 0 Row =    0, Col = 350, Data =   351, Dqm = 0000
# at time    631537 ns READ : Bank = 0 Row =    0, Col = 351, Data =   352, Dqm = 0000
# at time    631590 ns BST  : Burst Terminate
# at time    631610 ns PRE  : Bank = ALL
# at time    635570 ns PRE  : Bank = ALL
# at time    635590 ns PRE  : Bank = ALL
# at time    635610 ns AREF : Auto Refresh
# at time    641050 ns PRE  : Bank = ALL
# at time    641070 ns PRE  : Bank = ALL
# at time    641090 ns PRE  : Bank = ALL
# at time    641110 ns ACT  : Bank = 0 Row =    0
# at time    641210 ns WRITE: Bank = 0 Row =    0, Col = 352, Data =   353, Dqm = 0000
# at time    641230 ns WRITE: Bank = 0 Row =    0, Col = 353, Data =   354, Dqm = 0000
# at time    641250 ns WRITE: Bank = 0 Row =    0, Col = 354, Data =   355, Dqm = 0000
# at time    641270 ns WRITE: Bank = 0 Row =    0, Col = 355, Data =   356, Dqm = 0000
# at time    641290 ns WRITE: Bank = 0 Row =    0, Col = 356, Data =   357, Dqm = 0000
# at time    641310 ns WRITE: Bank = 0 Row =    0, Col = 357, Data =   358, Dqm = 0000
# at time    641330 ns WRITE: Bank = 0 Row =    0, Col = 358, Data =   359, Dqm = 0000
# at time    641350 ns WRITE: Bank = 0 Row =    0, Col = 359, Data =   360, Dqm = 0000
# at time    641370 ns WRITE: Bank = 0 Row =    0, Col = 360, Data =   361, Dqm = 0000
# at time    641390 ns WRITE: Bank = 0 Row =    0, Col = 361, Data =   362, Dqm = 0000
# at time    641410 ns WRITE: Bank = 0 Row =    0, Col = 362, Data =   363, Dqm = 0000
# at time    641430 ns WRITE: Bank = 0 Row =    0, Col = 363, Data =   364, Dqm = 0000
# at time    641450 ns WRITE: Bank = 0 Row =    0, Col = 364, Data =   365, Dqm = 0000
# at time    641470 ns WRITE: Bank = 0 Row =    0, Col = 365, Data =   366, Dqm = 0000
# at time    641490 ns WRITE: Bank = 0 Row =    0, Col = 366, Data =   367, Dqm = 0000
# at time    641510 ns WRITE: Bank = 0 Row =    0, Col = 367, Data =   368, Dqm = 0000
# at time    641530 ns BST  : Burst Terminate
# at time    641550 ns BST  : Burst Terminate
# at time    641570 ns PRE  : Bank = ALL
# at time    650570 ns PRE  : Bank = ALL
# at time    650590 ns PRE  : Bank = ALL
# at time    650610 ns AREF : Auto Refresh
# at time    651110 ns ACT  : Bank = 0 Row =    0
# at time    651257 ns READ : Bank = 0 Row =    0, Col = 352, Data =   353, Dqm = 0000
# at time    651277 ns READ : Bank = 0 Row =    0, Col = 353, Data =   354, Dqm = 0000
# at time    651297 ns READ : Bank = 0 Row =    0, Col = 354, Data =   355, Dqm = 0000
# at time    651317 ns READ : Bank = 0 Row =    0, Col = 355, Data =   356, Dqm = 0000
# at time    651337 ns READ : Bank = 0 Row =    0, Col = 356, Data =   357, Dqm = 0000
# at time    651357 ns READ : Bank = 0 Row =    0, Col = 357, Data =   358, Dqm = 0000
# at time    651377 ns READ : Bank = 0 Row =    0, Col = 358, Data =   359, Dqm = 0000
# at time    651397 ns READ : Bank = 0 Row =    0, Col = 359, Data =   360, Dqm = 0000
# at time    651417 ns READ : Bank = 0 Row =    0, Col = 360, Data =   361, Dqm = 0000
# at time    651437 ns READ : Bank = 0 Row =    0, Col = 361, Data =   362, Dqm = 0000
# at time    651457 ns READ : Bank = 0 Row =    0, Col = 362, Data =   363, Dqm = 0000
# at time    651477 ns READ : Bank = 0 Row =    0, Col = 363, Data =   364, Dqm = 0000
# at time    651497 ns READ : Bank = 0 Row =    0, Col = 364, Data =   365, Dqm = 0000
# at time    651517 ns READ : Bank = 0 Row =    0, Col = 365, Data =   366, Dqm = 0000
# at time    651530 ns BST  : Burst Terminate
# at time    651537 ns READ : Bank = 0 Row =    0, Col = 366, Data =   367, Dqm = 0000
# at time    651557 ns READ : Bank = 0 Row =    0, Col = 367, Data =   368, Dqm = 0000
# at time    651610 ns BST  : Burst Terminate
# at time    651630 ns PRE  : Bank = ALL
# at time    661070 ns PRE  : Bank = ALL
# at time    661090 ns PRE  : Bank = ALL
# at time    661110 ns PRE  : Bank = ALL
# at time    661130 ns ACT  : Bank = 0 Row =    0
# at time    661230 ns WRITE: Bank = 0 Row =    0, Col = 368, Data =   369, Dqm = 0000
# at time    661250 ns WRITE: Bank = 0 Row =    0, Col = 369, Data =   370, Dqm = 0000
# at time    661270 ns WRITE: Bank = 0 Row =    0, Col = 370, Data =   371, Dqm = 0000
# at time    661290 ns WRITE: Bank = 0 Row =    0, Col = 371, Data =   372, Dqm = 0000
# at time    661310 ns WRITE: Bank = 0 Row =    0, Col = 372, Data =   373, Dqm = 0000
# at time    661330 ns WRITE: Bank = 0 Row =    0, Col = 373, Data =   374, Dqm = 0000
# at time    661350 ns WRITE: Bank = 0 Row =    0, Col = 374, Data =   375, Dqm = 0000
# at time    661370 ns WRITE: Bank = 0 Row =    0, Col = 375, Data =   376, Dqm = 0000
# at time    661390 ns WRITE: Bank = 0 Row =    0, Col = 376, Data =   377, Dqm = 0000
# at time    661410 ns WRITE: Bank = 0 Row =    0, Col = 377, Data =   378, Dqm = 0000
# at time    661430 ns WRITE: Bank = 0 Row =    0, Col = 378, Data =   379, Dqm = 0000
# at time    661450 ns WRITE: Bank = 0 Row =    0, Col = 379, Data =   380, Dqm = 0000
# at time    661470 ns WRITE: Bank = 0 Row =    0, Col = 380, Data =   381, Dqm = 0000
# at time    661490 ns WRITE: Bank = 0 Row =    0, Col = 381, Data =   382, Dqm = 0000
# at time    661510 ns WRITE: Bank = 0 Row =    0, Col = 382, Data =   383, Dqm = 0000
# at time    661530 ns WRITE: Bank = 0 Row =    0, Col = 383, Data =   384, Dqm = 0000
# at time    661550 ns BST  : Burst Terminate
# at time    661570 ns BST  : Burst Terminate
# at time    661590 ns PRE  : Bank = ALL
# at time    665570 ns PRE  : Bank = ALL
# at time    665590 ns PRE  : Bank = ALL
# at time    665610 ns AREF : Auto Refresh
# at time    671130 ns ACT  : Bank = 0 Row =    0
# at time    671277 ns READ : Bank = 0 Row =    0, Col = 368, Data =   369, Dqm = 0000
# at time    671297 ns READ : Bank = 0 Row =    0, Col = 369, Data =   370, Dqm = 0000
# at time    671317 ns READ : Bank = 0 Row =    0, Col = 370, Data =   371, Dqm = 0000
# at time    671337 ns READ : Bank = 0 Row =    0, Col = 371, Data =   372, Dqm = 0000
# at time    671357 ns READ : Bank = 0 Row =    0, Col = 372, Data =   373, Dqm = 0000
# at time    671377 ns READ : Bank = 0 Row =    0, Col = 373, Data =   374, Dqm = 0000
# at time    671397 ns READ : Bank = 0 Row =    0, Col = 374, Data =   375, Dqm = 0000
# at time    671417 ns READ : Bank = 0 Row =    0, Col = 375, Data =   376, Dqm = 0000
# at time    671437 ns READ : Bank = 0 Row =    0, Col = 376, Data =   377, Dqm = 0000
# at time    671457 ns READ : Bank = 0 Row =    0, Col = 377, Data =   378, Dqm = 0000
# at time    671477 ns READ : Bank = 0 Row =    0, Col = 378, Data =   379, Dqm = 0000
# at time    671497 ns READ : Bank = 0 Row =    0, Col = 379, Data =   380, Dqm = 0000
# at time    671517 ns READ : Bank = 0 Row =    0, Col = 380, Data =   381, Dqm = 0000
# at time    671537 ns READ : Bank = 0 Row =    0, Col = 381, Data =   382, Dqm = 0000
# at time    671550 ns BST  : Burst Terminate
# at time    671557 ns READ : Bank = 0 Row =    0, Col = 382, Data =   383, Dqm = 0000
# at time    671577 ns READ : Bank = 0 Row =    0, Col = 383, Data =   384, Dqm = 0000
# at time    671630 ns BST  : Burst Terminate
# at time    671650 ns PRE  : Bank = ALL
# at time    680570 ns PRE  : Bank = ALL
# at time    680590 ns PRE  : Bank = ALL
# at time    680610 ns AREF : Auto Refresh
# at time    681090 ns PRE  : Bank = ALL
# at time    681110 ns PRE  : Bank = ALL
# at time    681130 ns PRE  : Bank = ALL
# at time    681150 ns ACT  : Bank = 0 Row =    0
# at time    681250 ns WRITE: Bank = 0 Row =    0, Col = 384, Data =   385, Dqm = 0000
# at time    681270 ns WRITE: Bank = 0 Row =    0, Col = 385, Data =   386, Dqm = 0000
# at time    681290 ns WRITE: Bank = 0 Row =    0, Col = 386, Data =   387, Dqm = 0000
# at time    681310 ns WRITE: Bank = 0 Row =    0, Col = 387, Data =   388, Dqm = 0000
# at time    681330 ns WRITE: Bank = 0 Row =    0, Col = 388, Data =   389, Dqm = 0000
# at time    681350 ns WRITE: Bank = 0 Row =    0, Col = 389, Data =   390, Dqm = 0000
# at time    681370 ns WRITE: Bank = 0 Row =    0, Col = 390, Data =   391, Dqm = 0000
# at time    681390 ns WRITE: Bank = 0 Row =    0, Col = 391, Data =   392, Dqm = 0000
# at time    681410 ns WRITE: Bank = 0 Row =    0, Col = 392, Data =   393, Dqm = 0000
# at time    681430 ns WRITE: Bank = 0 Row =    0, Col = 393, Data =   394, Dqm = 0000
# at time    681450 ns WRITE: Bank = 0 Row =    0, Col = 394, Data =   395, Dqm = 0000
# at time    681470 ns WRITE: Bank = 0 Row =    0, Col = 395, Data =   396, Dqm = 0000
# at time    681490 ns WRITE: Bank = 0 Row =    0, Col = 396, Data =   397, Dqm = 0000
# at time    681510 ns WRITE: Bank = 0 Row =    0, Col = 397, Data =   398, Dqm = 0000
# at time    681530 ns WRITE: Bank = 0 Row =    0, Col = 398, Data =   399, Dqm = 0000
# at time    681550 ns WRITE: Bank = 0 Row =    0, Col = 399, Data =   400, Dqm = 0000
# at time    681570 ns BST  : Burst Terminate
# at time    681590 ns BST  : Burst Terminate
# at time    681610 ns PRE  : Bank = ALL
# at time    691150 ns ACT  : Bank = 0 Row =    0
# at time    691297 ns READ : Bank = 0 Row =    0, Col = 384, Data =   385, Dqm = 0000
# at time    691317 ns READ : Bank = 0 Row =    0, Col = 385, Data =   386, Dqm = 0000
# at time    691337 ns READ : Bank = 0 Row =    0, Col = 386, Data =   387, Dqm = 0000
# at time    691357 ns READ : Bank = 0 Row =    0, Col = 387, Data =   388, Dqm = 0000
# at time    691377 ns READ : Bank = 0 Row =    0, Col = 388, Data =   389, Dqm = 0000
# at time    691397 ns READ : Bank = 0 Row =    0, Col = 389, Data =   390, Dqm = 0000
# at time    691417 ns READ : Bank = 0 Row =    0, Col = 390, Data =   391, Dqm = 0000
# at time    691437 ns READ : Bank = 0 Row =    0, Col = 391, Data =   392, Dqm = 0000
# at time    691457 ns READ : Bank = 0 Row =    0, Col = 392, Data =   393, Dqm = 0000
# at time    691477 ns READ : Bank = 0 Row =    0, Col = 393, Data =   394, Dqm = 0000
# at time    691497 ns READ : Bank = 0 Row =    0, Col = 394, Data =   395, Dqm = 0000
# at time    691517 ns READ : Bank = 0 Row =    0, Col = 395, Data =   396, Dqm = 0000
# at time    691537 ns READ : Bank = 0 Row =    0, Col = 396, Data =   397, Dqm = 0000
# at time    691557 ns READ : Bank = 0 Row =    0, Col = 397, Data =   398, Dqm = 0000
# at time    691570 ns BST  : Burst Terminate
# at time    691577 ns READ : Bank = 0 Row =    0, Col = 398, Data =   399, Dqm = 0000
# at time    691597 ns READ : Bank = 0 Row =    0, Col = 399, Data =   400, Dqm = 0000
# at time    691650 ns BST  : Burst Terminate
# at time    691670 ns PRE  : Bank = ALL
# at time    695570 ns PRE  : Bank = ALL
# at time    695590 ns PRE  : Bank = ALL
# at time    695610 ns AREF : Auto Refresh
# at time    701110 ns PRE  : Bank = ALL
# at time    701130 ns PRE  : Bank = ALL
# at time    701150 ns PRE  : Bank = ALL
# at time    701170 ns ACT  : Bank = 0 Row =    0
# at time    701270 ns WRITE: Bank = 0 Row =    0, Col = 400, Data =   401, Dqm = 0000
# at time    701290 ns WRITE: Bank = 0 Row =    0, Col = 401, Data =   402, Dqm = 0000
# at time    701310 ns WRITE: Bank = 0 Row =    0, Col = 402, Data =   403, Dqm = 0000
# at time    701330 ns WRITE: Bank = 0 Row =    0, Col = 403, Data =   404, Dqm = 0000
# at time    701350 ns WRITE: Bank = 0 Row =    0, Col = 404, Data =   405, Dqm = 0000
# at time    701370 ns WRITE: Bank = 0 Row =    0, Col = 405, Data =   406, Dqm = 0000
# at time    701390 ns WRITE: Bank = 0 Row =    0, Col = 406, Data =   407, Dqm = 0000
# at time    701410 ns WRITE: Bank = 0 Row =    0, Col = 407, Data =   408, Dqm = 0000
# at time    701430 ns WRITE: Bank = 0 Row =    0, Col = 408, Data =   409, Dqm = 0000
# at time    701450 ns WRITE: Bank = 0 Row =    0, Col = 409, Data =   410, Dqm = 0000
# at time    701470 ns WRITE: Bank = 0 Row =    0, Col = 410, Data =   411, Dqm = 0000
# at time    701490 ns WRITE: Bank = 0 Row =    0, Col = 411, Data =   412, Dqm = 0000
# at time    701510 ns WRITE: Bank = 0 Row =    0, Col = 412, Data =   413, Dqm = 0000
# at time    701530 ns WRITE: Bank = 0 Row =    0, Col = 413, Data =   414, Dqm = 0000
# at time    701550 ns WRITE: Bank = 0 Row =    0, Col = 414, Data =   415, Dqm = 0000
# at time    701570 ns WRITE: Bank = 0 Row =    0, Col = 415, Data =   416, Dqm = 0000
# at time    701590 ns BST  : Burst Terminate
# at time    701610 ns BST  : Burst Terminate
# at time    701630 ns PRE  : Bank = ALL
# at time    710570 ns PRE  : Bank = ALL
# at time    710590 ns PRE  : Bank = ALL
# at time    710610 ns AREF : Auto Refresh
# at time    711170 ns ACT  : Bank = 0 Row =    0
# at time    711317 ns READ : Bank = 0 Row =    0, Col = 400, Data =   401, Dqm = 0000
# at time    711337 ns READ : Bank = 0 Row =    0, Col = 401, Data =   402, Dqm = 0000
# at time    711357 ns READ : Bank = 0 Row =    0, Col = 402, Data =   403, Dqm = 0000
# at time    711377 ns READ : Bank = 0 Row =    0, Col = 403, Data =   404, Dqm = 0000
# at time    711397 ns READ : Bank = 0 Row =    0, Col = 404, Data =   405, Dqm = 0000
# at time    711417 ns READ : Bank = 0 Row =    0, Col = 405, Data =   406, Dqm = 0000
# at time    711437 ns READ : Bank = 0 Row =    0, Col = 406, Data =   407, Dqm = 0000
# at time    711457 ns READ : Bank = 0 Row =    0, Col = 407, Data =   408, Dqm = 0000
# at time    711477 ns READ : Bank = 0 Row =    0, Col = 408, Data =   409, Dqm = 0000
# at time    711497 ns READ : Bank = 0 Row =    0, Col = 409, Data =   410, Dqm = 0000
# at time    711517 ns READ : Bank = 0 Row =    0, Col = 410, Data =   411, Dqm = 0000
# at time    711537 ns READ : Bank = 0 Row =    0, Col = 411, Data =   412, Dqm = 0000
# at time    711557 ns READ : Bank = 0 Row =    0, Col = 412, Data =   413, Dqm = 0000
# at time    711577 ns READ : Bank = 0 Row =    0, Col = 413, Data =   414, Dqm = 0000
# at time    711590 ns BST  : Burst Terminate
# at time    711597 ns READ : Bank = 0 Row =    0, Col = 414, Data =   415, Dqm = 0000
# at time    711617 ns READ : Bank = 0 Row =    0, Col = 415, Data =   416, Dqm = 0000
# at time    711670 ns BST  : Burst Terminate
# at time    711690 ns PRE  : Bank = ALL
# at time    721130 ns PRE  : Bank = ALL
# at time    721150 ns PRE  : Bank = ALL
# at time    721170 ns PRE  : Bank = ALL
# at time    721190 ns ACT  : Bank = 0 Row =    0
# at time    721290 ns WRITE: Bank = 0 Row =    0, Col = 416, Data =   417, Dqm = 0000
# at time    721310 ns WRITE: Bank = 0 Row =    0, Col = 417, Data =   418, Dqm = 0000
# at time    721330 ns WRITE: Bank = 0 Row =    0, Col = 418, Data =   419, Dqm = 0000
# at time    721350 ns WRITE: Bank = 0 Row =    0, Col = 419, Data =   420, Dqm = 0000
# at time    721370 ns WRITE: Bank = 0 Row =    0, Col = 420, Data =   421, Dqm = 0000
# at time    721390 ns WRITE: Bank = 0 Row =    0, Col = 421, Data =   422, Dqm = 0000
# at time    721410 ns WRITE: Bank = 0 Row =    0, Col = 422, Data =   423, Dqm = 0000
# at time    721430 ns WRITE: Bank = 0 Row =    0, Col = 423, Data =   424, Dqm = 0000
# at time    721450 ns WRITE: Bank = 0 Row =    0, Col = 424, Data =   425, Dqm = 0000
# at time    721470 ns WRITE: Bank = 0 Row =    0, Col = 425, Data =   426, Dqm = 0000
# at time    721490 ns WRITE: Bank = 0 Row =    0, Col = 426, Data =   427, Dqm = 0000
# at time    721510 ns WRITE: Bank = 0 Row =    0, Col = 427, Data =   428, Dqm = 0000
# at time    721530 ns WRITE: Bank = 0 Row =    0, Col = 428, Data =   429, Dqm = 0000
# at time    721550 ns WRITE: Bank = 0 Row =    0, Col = 429, Data =   430, Dqm = 0000
# at time    721570 ns WRITE: Bank = 0 Row =    0, Col = 430, Data =   431, Dqm = 0000
# at time    721590 ns WRITE: Bank = 0 Row =    0, Col = 431, Data =   432, Dqm = 0000
# at time    721610 ns BST  : Burst Terminate
# at time    721630 ns BST  : Burst Terminate
# at time    721650 ns PRE  : Bank = ALL
# at time    725570 ns PRE  : Bank = ALL
# at time    725590 ns PRE  : Bank = ALL
# at time    725610 ns AREF : Auto Refresh
# at time    731190 ns ACT  : Bank = 0 Row =    0
# at time    731337 ns READ : Bank = 0 Row =    0, Col = 416, Data =   417, Dqm = 0000
# at time    731357 ns READ : Bank = 0 Row =    0, Col = 417, Data =   418, Dqm = 0000
# at time    731377 ns READ : Bank = 0 Row =    0, Col = 418, Data =   419, Dqm = 0000
# at time    731397 ns READ : Bank = 0 Row =    0, Col = 419, Data =   420, Dqm = 0000
# at time    731417 ns READ : Bank = 0 Row =    0, Col = 420, Data =   421, Dqm = 0000
# at time    731437 ns READ : Bank = 0 Row =    0, Col = 421, Data =   422, Dqm = 0000
# at time    731457 ns READ : Bank = 0 Row =    0, Col = 422, Data =   423, Dqm = 0000
# at time    731477 ns READ : Bank = 0 Row =    0, Col = 423, Data =   424, Dqm = 0000
# at time    731497 ns READ : Bank = 0 Row =    0, Col = 424, Data =   425, Dqm = 0000
# at time    731517 ns READ : Bank = 0 Row =    0, Col = 425, Data =   426, Dqm = 0000
# at time    731537 ns READ : Bank = 0 Row =    0, Col = 426, Data =   427, Dqm = 0000
# at time    731557 ns READ : Bank = 0 Row =    0, Col = 427, Data =   428, Dqm = 0000
# at time    731577 ns READ : Bank = 0 Row =    0, Col = 428, Data =   429, Dqm = 0000
# at time    731597 ns READ : Bank = 0 Row =    0, Col = 429, Data =   430, Dqm = 0000
# at time    731610 ns BST  : Burst Terminate
# at time    731617 ns READ : Bank = 0 Row =    0, Col = 430, Data =   431, Dqm = 0000
# at time    731637 ns READ : Bank = 0 Row =    0, Col = 431, Data =   432, Dqm = 0000
# at time    731690 ns BST  : Burst Terminate
# at time    731710 ns PRE  : Bank = ALL
# at time    740570 ns PRE  : Bank = ALL
# at time    740590 ns PRE  : Bank = ALL
# at time    740610 ns AREF : Auto Refresh
# at time    741150 ns PRE  : Bank = ALL
# at time    741170 ns PRE  : Bank = ALL
# at time    741190 ns PRE  : Bank = ALL
# at time    741210 ns ACT  : Bank = 0 Row =    0
# at time    741310 ns WRITE: Bank = 0 Row =    0, Col = 432, Data =   433, Dqm = 0000
# at time    741330 ns WRITE: Bank = 0 Row =    0, Col = 433, Data =   434, Dqm = 0000
# at time    741350 ns WRITE: Bank = 0 Row =    0, Col = 434, Data =   435, Dqm = 0000
# at time    741370 ns WRITE: Bank = 0 Row =    0, Col = 435, Data =   436, Dqm = 0000
# at time    741390 ns WRITE: Bank = 0 Row =    0, Col = 436, Data =   437, Dqm = 0000
# at time    741410 ns WRITE: Bank = 0 Row =    0, Col = 437, Data =   438, Dqm = 0000
# at time    741430 ns WRITE: Bank = 0 Row =    0, Col = 438, Data =   439, Dqm = 0000
# at time    741450 ns WRITE: Bank = 0 Row =    0, Col = 439, Data =   440, Dqm = 0000
# at time    741470 ns WRITE: Bank = 0 Row =    0, Col = 440, Data =   441, Dqm = 0000
# at time    741490 ns WRITE: Bank = 0 Row =    0, Col = 441, Data =   442, Dqm = 0000
# at time    741510 ns WRITE: Bank = 0 Row =    0, Col = 442, Data =   443, Dqm = 0000
# at time    741530 ns WRITE: Bank = 0 Row =    0, Col = 443, Data =   444, Dqm = 0000
# at time    741550 ns WRITE: Bank = 0 Row =    0, Col = 444, Data =   445, Dqm = 0000
# at time    741570 ns WRITE: Bank = 0 Row =    0, Col = 445, Data =   446, Dqm = 0000
# at time    741590 ns WRITE: Bank = 0 Row =    0, Col = 446, Data =   447, Dqm = 0000
# at time    741610 ns WRITE: Bank = 0 Row =    0, Col = 447, Data =   448, Dqm = 0000
# at time    741630 ns BST  : Burst Terminate
# at time    741650 ns BST  : Burst Terminate
# at time    741670 ns PRE  : Bank = ALL
# at time    751210 ns ACT  : Bank = 0 Row =    0
# at time    751357 ns READ : Bank = 0 Row =    0, Col = 432, Data =   433, Dqm = 0000
# at time    751377 ns READ : Bank = 0 Row =    0, Col = 433, Data =   434, Dqm = 0000
# at time    751397 ns READ : Bank = 0 Row =    0, Col = 434, Data =   435, Dqm = 0000
# at time    751417 ns READ : Bank = 0 Row =    0, Col = 435, Data =   436, Dqm = 0000
# at time    751437 ns READ : Bank = 0 Row =    0, Col = 436, Data =   437, Dqm = 0000
# at time    751457 ns READ : Bank = 0 Row =    0, Col = 437, Data =   438, Dqm = 0000
# at time    751477 ns READ : Bank = 0 Row =    0, Col = 438, Data =   439, Dqm = 0000
# at time    751497 ns READ : Bank = 0 Row =    0, Col = 439, Data =   440, Dqm = 0000
# at time    751517 ns READ : Bank = 0 Row =    0, Col = 440, Data =   441, Dqm = 0000
# at time    751537 ns READ : Bank = 0 Row =    0, Col = 441, Data =   442, Dqm = 0000
# at time    751557 ns READ : Bank = 0 Row =    0, Col = 442, Data =   443, Dqm = 0000
# at time    751577 ns READ : Bank = 0 Row =    0, Col = 443, Data =   444, Dqm = 0000
# at time    751597 ns READ : Bank = 0 Row =    0, Col = 444, Data =   445, Dqm = 0000
# at time    751617 ns READ : Bank = 0 Row =    0, Col = 445, Data =   446, Dqm = 0000
# at time    751630 ns BST  : Burst Terminate
# at time    751637 ns READ : Bank = 0 Row =    0, Col = 446, Data =   447, Dqm = 0000
# at time    751657 ns READ : Bank = 0 Row =    0, Col = 447, Data =   448, Dqm = 0000
# at time    751710 ns BST  : Burst Terminate
# at time    751730 ns PRE  : Bank = ALL
# at time    755570 ns PRE  : Bank = ALL
# at time    755590 ns PRE  : Bank = ALL
# at time    755610 ns AREF : Auto Refresh
# at time    761170 ns PRE  : Bank = ALL
# at time    761190 ns PRE  : Bank = ALL
# at time    761210 ns PRE  : Bank = ALL
# at time    761230 ns ACT  : Bank = 0 Row =    0
# at time    761330 ns WRITE: Bank = 0 Row =    0, Col = 448, Data =   449, Dqm = 0000
# at time    761350 ns WRITE: Bank = 0 Row =    0, Col = 449, Data =   450, Dqm = 0000
# at time    761370 ns WRITE: Bank = 0 Row =    0, Col = 450, Data =   451, Dqm = 0000
# at time    761390 ns WRITE: Bank = 0 Row =    0, Col = 451, Data =   452, Dqm = 0000
# at time    761410 ns WRITE: Bank = 0 Row =    0, Col = 452, Data =   453, Dqm = 0000
# at time    761430 ns WRITE: Bank = 0 Row =    0, Col = 453, Data =   454, Dqm = 0000
# at time    761450 ns WRITE: Bank = 0 Row =    0, Col = 454, Data =   455, Dqm = 0000
# at time    761470 ns WRITE: Bank = 0 Row =    0, Col = 455, Data =   456, Dqm = 0000
# at time    761490 ns WRITE: Bank = 0 Row =    0, Col = 456, Data =   457, Dqm = 0000
# at time    761510 ns WRITE: Bank = 0 Row =    0, Col = 457, Data =   458, Dqm = 0000
# at time    761530 ns WRITE: Bank = 0 Row =    0, Col = 458, Data =   459, Dqm = 0000
# at time    761550 ns WRITE: Bank = 0 Row =    0, Col = 459, Data =   460, Dqm = 0000
# at time    761570 ns WRITE: Bank = 0 Row =    0, Col = 460, Data =   461, Dqm = 0000
# at time    761590 ns WRITE: Bank = 0 Row =    0, Col = 461, Data =   462, Dqm = 0000
# at time    761610 ns WRITE: Bank = 0 Row =    0, Col = 462, Data =   463, Dqm = 0000
# at time    761630 ns WRITE: Bank = 0 Row =    0, Col = 463, Data =   464, Dqm = 0000
# at time    761650 ns BST  : Burst Terminate
# at time    761670 ns BST  : Burst Terminate
# at time    761690 ns PRE  : Bank = ALL
# at time    770570 ns PRE  : Bank = ALL
# at time    770590 ns PRE  : Bank = ALL
# at time    770610 ns AREF : Auto Refresh
# at time    771230 ns ACT  : Bank = 0 Row =    0
# at time    771377 ns READ : Bank = 0 Row =    0, Col = 448, Data =   449, Dqm = 0000
# at time    771397 ns READ : Bank = 0 Row =    0, Col = 449, Data =   450, Dqm = 0000
# at time    771417 ns READ : Bank = 0 Row =    0, Col = 450, Data =   451, Dqm = 0000
# at time    771437 ns READ : Bank = 0 Row =    0, Col = 451, Data =   452, Dqm = 0000
# at time    771457 ns READ : Bank = 0 Row =    0, Col = 452, Data =   453, Dqm = 0000
# at time    771477 ns READ : Bank = 0 Row =    0, Col = 453, Data =   454, Dqm = 0000
# at time    771497 ns READ : Bank = 0 Row =    0, Col = 454, Data =   455, Dqm = 0000
# at time    771517 ns READ : Bank = 0 Row =    0, Col = 455, Data =   456, Dqm = 0000
# at time    771537 ns READ : Bank = 0 Row =    0, Col = 456, Data =   457, Dqm = 0000
# at time    771557 ns READ : Bank = 0 Row =    0, Col = 457, Data =   458, Dqm = 0000
# at time    771577 ns READ : Bank = 0 Row =    0, Col = 458, Data =   459, Dqm = 0000
# at time    771597 ns READ : Bank = 0 Row =    0, Col = 459, Data =   460, Dqm = 0000
# at time    771617 ns READ : Bank = 0 Row =    0, Col = 460, Data =   461, Dqm = 0000
# at time    771637 ns READ : Bank = 0 Row =    0, Col = 461, Data =   462, Dqm = 0000
# at time    771650 ns BST  : Burst Terminate
# at time    771657 ns READ : Bank = 0 Row =    0, Col = 462, Data =   463, Dqm = 0000
# at time    771677 ns READ : Bank = 0 Row =    0, Col = 463, Data =   464, Dqm = 0000
# at time    771730 ns BST  : Burst Terminate
# at time    771750 ns PRE  : Bank = ALL
# at time    781190 ns PRE  : Bank = ALL
# at time    781210 ns PRE  : Bank = ALL
# at time    781230 ns PRE  : Bank = ALL
# at time    781250 ns ACT  : Bank = 0 Row =    0
# at time    781350 ns WRITE: Bank = 0 Row =    0, Col = 464, Data =   465, Dqm = 0000
# at time    781370 ns WRITE: Bank = 0 Row =    0, Col = 465, Data =   466, Dqm = 0000
# at time    781390 ns WRITE: Bank = 0 Row =    0, Col = 466, Data =   467, Dqm = 0000
# at time    781410 ns WRITE: Bank = 0 Row =    0, Col = 467, Data =   468, Dqm = 0000
# at time    781430 ns WRITE: Bank = 0 Row =    0, Col = 468, Data =   469, Dqm = 0000
# at time    781450 ns WRITE: Bank = 0 Row =    0, Col = 469, Data =   470, Dqm = 0000
# at time    781470 ns WRITE: Bank = 0 Row =    0, Col = 470, Data =   471, Dqm = 0000
# at time    781490 ns WRITE: Bank = 0 Row =    0, Col = 471, Data =   472, Dqm = 0000
# at time    781510 ns WRITE: Bank = 0 Row =    0, Col = 472, Data =   473, Dqm = 0000
# at time    781530 ns WRITE: Bank = 0 Row =    0, Col = 473, Data =   474, Dqm = 0000
# at time    781550 ns WRITE: Bank = 0 Row =    0, Col = 474, Data =   475, Dqm = 0000
# at time    781570 ns WRITE: Bank = 0 Row =    0, Col = 475, Data =   476, Dqm = 0000
# at time    781590 ns WRITE: Bank = 0 Row =    0, Col = 476, Data =   477, Dqm = 0000
# at time    781610 ns WRITE: Bank = 0 Row =    0, Col = 477, Data =   478, Dqm = 0000
# at time    781630 ns WRITE: Bank = 0 Row =    0, Col = 478, Data =   479, Dqm = 0000
# at time    781650 ns WRITE: Bank = 0 Row =    0, Col = 479, Data =   480, Dqm = 0000
# at time    781670 ns BST  : Burst Terminate
# at time    781690 ns BST  : Burst Terminate
# at time    781710 ns PRE  : Bank = ALL
# at time    785570 ns PRE  : Bank = ALL
# at time    785590 ns PRE  : Bank = ALL
# at time    785610 ns AREF : Auto Refresh
# at time    791250 ns ACT  : Bank = 0 Row =    0
# at time    791397 ns READ : Bank = 0 Row =    0, Col = 464, Data =   465, Dqm = 0000
# at time    791417 ns READ : Bank = 0 Row =    0, Col = 465, Data =   466, Dqm = 0000
# at time    791437 ns READ : Bank = 0 Row =    0, Col = 466, Data =   467, Dqm = 0000
# at time    791457 ns READ : Bank = 0 Row =    0, Col = 467, Data =   468, Dqm = 0000
# at time    791477 ns READ : Bank = 0 Row =    0, Col = 468, Data =   469, Dqm = 0000
# at time    791497 ns READ : Bank = 0 Row =    0, Col = 469, Data =   470, Dqm = 0000
# at time    791517 ns READ : Bank = 0 Row =    0, Col = 470, Data =   471, Dqm = 0000
# at time    791537 ns READ : Bank = 0 Row =    0, Col = 471, Data =   472, Dqm = 0000
# at time    791557 ns READ : Bank = 0 Row =    0, Col = 472, Data =   473, Dqm = 0000
# at time    791577 ns READ : Bank = 0 Row =    0, Col = 473, Data =   474, Dqm = 0000
# at time    791597 ns READ : Bank = 0 Row =    0, Col = 474, Data =   475, Dqm = 0000
# at time    791617 ns READ : Bank = 0 Row =    0, Col = 475, Data =   476, Dqm = 0000
# at time    791637 ns READ : Bank = 0 Row =    0, Col = 476, Data =   477, Dqm = 0000
# at time    791657 ns READ : Bank = 0 Row =    0, Col = 477, Data =   478, Dqm = 0000
# at time    791670 ns BST  : Burst Terminate
# at time    791677 ns READ : Bank = 0 Row =    0, Col = 478, Data =   479, Dqm = 0000
# at time    791697 ns READ : Bank = 0 Row =    0, Col = 479, Data =   480, Dqm = 0000
# at time    791750 ns BST  : Burst Terminate
# at time    791770 ns PRE  : Bank = ALL
# at time    800570 ns PRE  : Bank = ALL
# at time    800590 ns PRE  : Bank = ALL
# at time    800610 ns AREF : Auto Refresh
# at time    801210 ns PRE  : Bank = ALL
# at time    801230 ns PRE  : Bank = ALL
# at time    801250 ns PRE  : Bank = ALL
# at time    801270 ns ACT  : Bank = 0 Row =    0
# at time    801370 ns WRITE: Bank = 0 Row =    0, Col = 480, Data =   481, Dqm = 0000
# at time    801390 ns WRITE: Bank = 0 Row =    0, Col = 481, Data =   482, Dqm = 0000
# at time    801410 ns WRITE: Bank = 0 Row =    0, Col = 482, Data =   483, Dqm = 0000
# at time    801430 ns WRITE: Bank = 0 Row =    0, Col = 483, Data =   484, Dqm = 0000
# at time    801450 ns WRITE: Bank = 0 Row =    0, Col = 484, Data =   485, Dqm = 0000
# at time    801470 ns WRITE: Bank = 0 Row =    0, Col = 485, Data =   486, Dqm = 0000
# at time    801490 ns WRITE: Bank = 0 Row =    0, Col = 486, Data =   487, Dqm = 0000
# at time    801510 ns WRITE: Bank = 0 Row =    0, Col = 487, Data =   488, Dqm = 0000
# at time    801530 ns WRITE: Bank = 0 Row =    0, Col = 488, Data =   489, Dqm = 0000
# at time    801550 ns WRITE: Bank = 0 Row =    0, Col = 489, Data =   490, Dqm = 0000
# at time    801570 ns WRITE: Bank = 0 Row =    0, Col = 490, Data =   491, Dqm = 0000
# at time    801590 ns WRITE: Bank = 0 Row =    0, Col = 491, Data =   492, Dqm = 0000
# at time    801610 ns WRITE: Bank = 0 Row =    0, Col = 492, Data =   493, Dqm = 0000
# at time    801630 ns WRITE: Bank = 0 Row =    0, Col = 493, Data =   494, Dqm = 0000
# at time    801650 ns WRITE: Bank = 0 Row =    0, Col = 494, Data =   495, Dqm = 0000
# at time    801670 ns WRITE: Bank = 0 Row =    0, Col = 495, Data =   496, Dqm = 0000
# at time    801690 ns BST  : Burst Terminate
# at time    801710 ns BST  : Burst Terminate
# at time    801730 ns PRE  : Bank = ALL
# at time    811270 ns ACT  : Bank = 0 Row =    0
# at time    811417 ns READ : Bank = 0 Row =    0, Col = 480, Data =   481, Dqm = 0000
# at time    811437 ns READ : Bank = 0 Row =    0, Col = 481, Data =   482, Dqm = 0000
# at time    811457 ns READ : Bank = 0 Row =    0, Col = 482, Data =   483, Dqm = 0000
# at time    811477 ns READ : Bank = 0 Row =    0, Col = 483, Data =   484, Dqm = 0000
# at time    811497 ns READ : Bank = 0 Row =    0, Col = 484, Data =   485, Dqm = 0000
# at time    811517 ns READ : Bank = 0 Row =    0, Col = 485, Data =   486, Dqm = 0000
# at time    811537 ns READ : Bank = 0 Row =    0, Col = 486, Data =   487, Dqm = 0000
# at time    811557 ns READ : Bank = 0 Row =    0, Col = 487, Data =   488, Dqm = 0000
# at time    811577 ns READ : Bank = 0 Row =    0, Col = 488, Data =   489, Dqm = 0000
# at time    811597 ns READ : Bank = 0 Row =    0, Col = 489, Data =   490, Dqm = 0000
# at time    811617 ns READ : Bank = 0 Row =    0, Col = 490, Data =   491, Dqm = 0000
# at time    811637 ns READ : Bank = 0 Row =    0, Col = 491, Data =   492, Dqm = 0000
# at time    811657 ns READ : Bank = 0 Row =    0, Col = 492, Data =   493, Dqm = 0000
# at time    811677 ns READ : Bank = 0 Row =    0, Col = 493, Data =   494, Dqm = 0000
# at time    811690 ns BST  : Burst Terminate
# at time    811697 ns READ : Bank = 0 Row =    0, Col = 494, Data =   495, Dqm = 0000
# at time    811717 ns READ : Bank = 0 Row =    0, Col = 495, Data =   496, Dqm = 0000
# at time    811770 ns BST  : Burst Terminate
# at time    811790 ns PRE  : Bank = ALL
# at time    815570 ns PRE  : Bank = ALL
# at time    815590 ns PRE  : Bank = ALL
# at time    815610 ns AREF : Auto Refresh
# at time    821230 ns PRE  : Bank = ALL
# at time    821250 ns PRE  : Bank = ALL
# at time    821270 ns PRE  : Bank = ALL
# at time    821290 ns ACT  : Bank = 0 Row =    0
# at time    821390 ns WRITE: Bank = 0 Row =    0, Col = 496, Data =   497, Dqm = 0000
# at time    821410 ns WRITE: Bank = 0 Row =    0, Col = 497, Data =   498, Dqm = 0000
# at time    821430 ns WRITE: Bank = 0 Row =    0, Col = 498, Data =   499, Dqm = 0000
# at time    821450 ns WRITE: Bank = 0 Row =    0, Col = 499, Data =   500, Dqm = 0000
# at time    821470 ns WRITE: Bank = 0 Row =    0, Col = 500, Data =   501, Dqm = 0000
# at time    821490 ns WRITE: Bank = 0 Row =    0, Col = 501, Data =   502, Dqm = 0000
# at time    821510 ns WRITE: Bank = 0 Row =    0, Col = 502, Data =   503, Dqm = 0000
# at time    821530 ns WRITE: Bank = 0 Row =    0, Col = 503, Data =   504, Dqm = 0000
# at time    821550 ns WRITE: Bank = 0 Row =    0, Col = 504, Data =   505, Dqm = 0000
# at time    821570 ns WRITE: Bank = 0 Row =    0, Col = 505, Data =   506, Dqm = 0000
# at time    821590 ns WRITE: Bank = 0 Row =    0, Col = 506, Data =   507, Dqm = 0000
# at time    821610 ns WRITE: Bank = 0 Row =    0, Col = 507, Data =   508, Dqm = 0000
# at time    821630 ns WRITE: Bank = 0 Row =    0, Col = 508, Data =   509, Dqm = 0000
# at time    821650 ns WRITE: Bank = 0 Row =    0, Col = 509, Data =   510, Dqm = 0000
# at time    821670 ns WRITE: Bank = 0 Row =    0, Col = 510, Data =   511, Dqm = 0000
# at time    821690 ns WRITE: Bank = 0 Row =    0, Col = 511, Data =   512, Dqm = 0000
# at time    821710 ns BST  : Burst Terminate
# at time    821730 ns BST  : Burst Terminate
# at time    821750 ns PRE  : Bank = ALL
# at time    830570 ns PRE  : Bank = ALL
# at time    830590 ns PRE  : Bank = ALL
# at time    830610 ns AREF : Auto Refresh
# at time    831290 ns ACT  : Bank = 0 Row =    0
# at time    831437 ns READ : Bank = 0 Row =    0, Col = 496, Data =   497, Dqm = 0000
# at time    831457 ns READ : Bank = 0 Row =    0, Col = 497, Data =   498, Dqm = 0000
# at time    831477 ns READ : Bank = 0 Row =    0, Col = 498, Data =   499, Dqm = 0000
# at time    831497 ns READ : Bank = 0 Row =    0, Col = 499, Data =   500, Dqm = 0000
# at time    831517 ns READ : Bank = 0 Row =    0, Col = 500, Data =   501, Dqm = 0000
# at time    831537 ns READ : Bank = 0 Row =    0, Col = 501, Data =   502, Dqm = 0000
# at time    831557 ns READ : Bank = 0 Row =    0, Col = 502, Data =   503, Dqm = 0000
# at time    831577 ns READ : Bank = 0 Row =    0, Col = 503, Data =   504, Dqm = 0000
# at time    831597 ns READ : Bank = 0 Row =    0, Col = 504, Data =   505, Dqm = 0000
# at time    831617 ns READ : Bank = 0 Row =    0, Col = 505, Data =   506, Dqm = 0000
# at time    831637 ns READ : Bank = 0 Row =    0, Col = 506, Data =   507, Dqm = 0000
# at time    831657 ns READ : Bank = 0 Row =    0, Col = 507, Data =   508, Dqm = 0000
# at time    831677 ns READ : Bank = 0 Row =    0, Col = 508, Data =   509, Dqm = 0000
# at time    831697 ns READ : Bank = 0 Row =    0, Col = 509, Data =   510, Dqm = 0000
# at time    831710 ns BST  : Burst Terminate
# at time    831717 ns READ : Bank = 0 Row =    0, Col = 510, Data =   511, Dqm = 0000
# at time    831737 ns READ : Bank = 0 Row =    0, Col = 511, Data =   512, Dqm = 0000
# at time    831790 ns BST  : Burst Terminate
# at time    831810 ns PRE  : Bank = ALL
# at time    841250 ns PRE  : Bank = ALL
# at time    841270 ns PRE  : Bank = ALL
# at time    841290 ns PRE  : Bank = ALL
# at time    841310 ns ACT  : Bank = 0 Row =    1
# at time    841410 ns WRITE: Bank = 0 Row =    1, Col =   0, Data =   513, Dqm = 0000
# at time    841430 ns WRITE: Bank = 0 Row =    1, Col =   1, Data =   514, Dqm = 0000
# at time    841450 ns WRITE: Bank = 0 Row =    1, Col =   2, Data =   515, Dqm = 0000
# at time    841470 ns WRITE: Bank = 0 Row =    1, Col =   3, Data =   516, Dqm = 0000
# at time    841490 ns WRITE: Bank = 0 Row =    1, Col =   4, Data =   517, Dqm = 0000
# at time    841510 ns WRITE: Bank = 0 Row =    1, Col =   5, Data =   518, Dqm = 0000
# at time    841530 ns WRITE: Bank = 0 Row =    1, Col =   6, Data =   519, Dqm = 0000
# at time    841550 ns WRITE: Bank = 0 Row =    1, Col =   7, Data =   520, Dqm = 0000
# at time    841570 ns WRITE: Bank = 0 Row =    1, Col =   8, Data =   521, Dqm = 0000
# at time    841590 ns WRITE: Bank = 0 Row =    1, Col =   9, Data =   522, Dqm = 0000
# at time    841610 ns WRITE: Bank = 0 Row =    1, Col =  10, Data =   523, Dqm = 0000
# at time    841630 ns WRITE: Bank = 0 Row =    1, Col =  11, Data =   524, Dqm = 0000
# at time    841650 ns WRITE: Bank = 0 Row =    1, Col =  12, Data =   525, Dqm = 0000
# at time    841670 ns WRITE: Bank = 0 Row =    1, Col =  13, Data =   526, Dqm = 0000
# at time    841690 ns WRITE: Bank = 0 Row =    1, Col =  14, Data =   527, Dqm = 0000
# at time    841710 ns WRITE: Bank = 0 Row =    1, Col =  15, Data =   528, Dqm = 0000
# at time    841730 ns BST  : Burst Terminate
# at time    841750 ns BST  : Burst Terminate
# at time    841770 ns PRE  : Bank = ALL
# at time    845570 ns PRE  : Bank = ALL
# at time    845590 ns PRE  : Bank = ALL
# at time    845610 ns AREF : Auto Refresh
# at time    851310 ns ACT  : Bank = 0 Row =    1
# at time    851457 ns READ : Bank = 0 Row =    1, Col =   0, Data =   513, Dqm = 0000
# at time    851477 ns READ : Bank = 0 Row =    1, Col =   1, Data =   514, Dqm = 0000
# at time    851497 ns READ : Bank = 0 Row =    1, Col =   2, Data =   515, Dqm = 0000
# at time    851517 ns READ : Bank = 0 Row =    1, Col =   3, Data =   516, Dqm = 0000
# at time    851537 ns READ : Bank = 0 Row =    1, Col =   4, Data =   517, Dqm = 0000
# at time    851557 ns READ : Bank = 0 Row =    1, Col =   5, Data =   518, Dqm = 0000
# at time    851577 ns READ : Bank = 0 Row =    1, Col =   6, Data =   519, Dqm = 0000
# at time    851597 ns READ : Bank = 0 Row =    1, Col =   7, Data =   520, Dqm = 0000
# at time    851617 ns READ : Bank = 0 Row =    1, Col =   8, Data =   521, Dqm = 0000
# at time    851637 ns READ : Bank = 0 Row =    1, Col =   9, Data =   522, Dqm = 0000
# at time    851657 ns READ : Bank = 0 Row =    1, Col =  10, Data =   523, Dqm = 0000
# at time    851677 ns READ : Bank = 0 Row =    1, Col =  11, Data =   524, Dqm = 0000
# at time    851697 ns READ : Bank = 0 Row =    1, Col =  12, Data =   525, Dqm = 0000
# at time    851717 ns READ : Bank = 0 Row =    1, Col =  13, Data =   526, Dqm = 0000
# at time    851730 ns BST  : Burst Terminate
# at time    851737 ns READ : Bank = 0 Row =    1, Col =  14, Data =   527, Dqm = 0000
# at time    851757 ns READ : Bank = 0 Row =    1, Col =  15, Data =   528, Dqm = 0000
# at time    851810 ns BST  : Burst Terminate
# at time    851830 ns PRE  : Bank = ALL
# at time    860570 ns PRE  : Bank = ALL
# at time    860590 ns PRE  : Bank = ALL
# at time    860610 ns AREF : Auto Refresh
# at time    861270 ns PRE  : Bank = ALL
# at time    861290 ns PRE  : Bank = ALL
# at time    861310 ns PRE  : Bank = ALL
# at time    861330 ns ACT  : Bank = 0 Row =    1
# at time    861430 ns WRITE: Bank = 0 Row =    1, Col =  16, Data =   529, Dqm = 0000
# at time    861450 ns WRITE: Bank = 0 Row =    1, Col =  17, Data =   530, Dqm = 0000
# at time    861470 ns WRITE: Bank = 0 Row =    1, Col =  18, Data =   531, Dqm = 0000
# at time    861490 ns WRITE: Bank = 0 Row =    1, Col =  19, Data =   532, Dqm = 0000
# at time    861510 ns WRITE: Bank = 0 Row =    1, Col =  20, Data =   533, Dqm = 0000
# at time    861530 ns WRITE: Bank = 0 Row =    1, Col =  21, Data =   534, Dqm = 0000
# at time    861550 ns WRITE: Bank = 0 Row =    1, Col =  22, Data =   535, Dqm = 0000
# at time    861570 ns WRITE: Bank = 0 Row =    1, Col =  23, Data =   536, Dqm = 0000
# at time    861590 ns WRITE: Bank = 0 Row =    1, Col =  24, Data =   537, Dqm = 0000
# at time    861610 ns WRITE: Bank = 0 Row =    1, Col =  25, Data =   538, Dqm = 0000
# at time    861630 ns WRITE: Bank = 0 Row =    1, Col =  26, Data =   539, Dqm = 0000
# at time    861650 ns WRITE: Bank = 0 Row =    1, Col =  27, Data =   540, Dqm = 0000
# at time    861670 ns WRITE: Bank = 0 Row =    1, Col =  28, Data =   541, Dqm = 0000
# at time    861690 ns WRITE: Bank = 0 Row =    1, Col =  29, Data =   542, Dqm = 0000
# at time    861710 ns WRITE: Bank = 0 Row =    1, Col =  30, Data =   543, Dqm = 0000
# at time    861730 ns WRITE: Bank = 0 Row =    1, Col =  31, Data =   544, Dqm = 0000
# at time    861750 ns BST  : Burst Terminate
# at time    861770 ns BST  : Burst Terminate
# at time    861790 ns PRE  : Bank = ALL
# at time    871330 ns ACT  : Bank = 0 Row =    1
# at time    871477 ns READ : Bank = 0 Row =    1, Col =  16, Data =   529, Dqm = 0000
# at time    871497 ns READ : Bank = 0 Row =    1, Col =  17, Data =   530, Dqm = 0000
# at time    871517 ns READ : Bank = 0 Row =    1, Col =  18, Data =   531, Dqm = 0000
# at time    871537 ns READ : Bank = 0 Row =    1, Col =  19, Data =   532, Dqm = 0000
# at time    871557 ns READ : Bank = 0 Row =    1, Col =  20, Data =   533, Dqm = 0000
# at time    871577 ns READ : Bank = 0 Row =    1, Col =  21, Data =   534, Dqm = 0000
# at time    871597 ns READ : Bank = 0 Row =    1, Col =  22, Data =   535, Dqm = 0000
# at time    871617 ns READ : Bank = 0 Row =    1, Col =  23, Data =   536, Dqm = 0000
# at time    871637 ns READ : Bank = 0 Row =    1, Col =  24, Data =   537, Dqm = 0000
# at time    871657 ns READ : Bank = 0 Row =    1, Col =  25, Data =   538, Dqm = 0000
# at time    871677 ns READ : Bank = 0 Row =    1, Col =  26, Data =   539, Dqm = 0000
# at time    871697 ns READ : Bank = 0 Row =    1, Col =  27, Data =   540, Dqm = 0000
# at time    871717 ns READ : Bank = 0 Row =    1, Col =  28, Data =   541, Dqm = 0000
# at time    871737 ns READ : Bank = 0 Row =    1, Col =  29, Data =   542, Dqm = 0000
# at time    871750 ns BST  : Burst Terminate
# at time    871757 ns READ : Bank = 0 Row =    1, Col =  30, Data =   543, Dqm = 0000
# at time    871777 ns READ : Bank = 0 Row =    1, Col =  31, Data =   544, Dqm = 0000
# at time    871830 ns BST  : Burst Terminate
# at time    871850 ns PRE  : Bank = ALL
# at time    875570 ns PRE  : Bank = ALL
# at time    875590 ns PRE  : Bank = ALL
# at time    875610 ns AREF : Auto Refresh
# at time    881290 ns PRE  : Bank = ALL
# at time    881310 ns PRE  : Bank = ALL
# at time    881330 ns PRE  : Bank = ALL
# at time    881350 ns ACT  : Bank = 0 Row =    1
# at time    881450 ns WRITE: Bank = 0 Row =    1, Col =  32, Data =   545, Dqm = 0000
# at time    881470 ns WRITE: Bank = 0 Row =    1, Col =  33, Data =   546, Dqm = 0000
# at time    881490 ns WRITE: Bank = 0 Row =    1, Col =  34, Data =   547, Dqm = 0000
# at time    881510 ns WRITE: Bank = 0 Row =    1, Col =  35, Data =   548, Dqm = 0000
# at time    881530 ns WRITE: Bank = 0 Row =    1, Col =  36, Data =   549, Dqm = 0000
# at time    881550 ns WRITE: Bank = 0 Row =    1, Col =  37, Data =   550, Dqm = 0000
# at time    881570 ns WRITE: Bank = 0 Row =    1, Col =  38, Data =   551, Dqm = 0000
# at time    881590 ns WRITE: Bank = 0 Row =    1, Col =  39, Data =   552, Dqm = 0000
# at time    881610 ns WRITE: Bank = 0 Row =    1, Col =  40, Data =   553, Dqm = 0000
# at time    881630 ns WRITE: Bank = 0 Row =    1, Col =  41, Data =   554, Dqm = 0000
# at time    881650 ns WRITE: Bank = 0 Row =    1, Col =  42, Data =   555, Dqm = 0000
# at time    881670 ns WRITE: Bank = 0 Row =    1, Col =  43, Data =   556, Dqm = 0000
# at time    881690 ns WRITE: Bank = 0 Row =    1, Col =  44, Data =   557, Dqm = 0000
# at time    881710 ns WRITE: Bank = 0 Row =    1, Col =  45, Data =   558, Dqm = 0000
# at time    881730 ns WRITE: Bank = 0 Row =    1, Col =  46, Data =   559, Dqm = 0000
# at time    881750 ns WRITE: Bank = 0 Row =    1, Col =  47, Data =   560, Dqm = 0000
# at time    881770 ns BST  : Burst Terminate
# at time    881790 ns BST  : Burst Terminate
# at time    881810 ns PRE  : Bank = ALL
# at time    890570 ns PRE  : Bank = ALL
# at time    890590 ns PRE  : Bank = ALL
# at time    890610 ns AREF : Auto Refresh
# at time    891350 ns ACT  : Bank = 0 Row =    1
# at time    891497 ns READ : Bank = 0 Row =    1, Col =  32, Data =   545, Dqm = 0000
# at time    891517 ns READ : Bank = 0 Row =    1, Col =  33, Data =   546, Dqm = 0000
# at time    891537 ns READ : Bank = 0 Row =    1, Col =  34, Data =   547, Dqm = 0000
# at time    891557 ns READ : Bank = 0 Row =    1, Col =  35, Data =   548, Dqm = 0000
# at time    891577 ns READ : Bank = 0 Row =    1, Col =  36, Data =   549, Dqm = 0000
# at time    891597 ns READ : Bank = 0 Row =    1, Col =  37, Data =   550, Dqm = 0000
# at time    891617 ns READ : Bank = 0 Row =    1, Col =  38, Data =   551, Dqm = 0000
# at time    891637 ns READ : Bank = 0 Row =    1, Col =  39, Data =   552, Dqm = 0000
# at time    891657 ns READ : Bank = 0 Row =    1, Col =  40, Data =   553, Dqm = 0000
# at time    891677 ns READ : Bank = 0 Row =    1, Col =  41, Data =   554, Dqm = 0000
# at time    891697 ns READ : Bank = 0 Row =    1, Col =  42, Data =   555, Dqm = 0000
# at time    891717 ns READ : Bank = 0 Row =    1, Col =  43, Data =   556, Dqm = 0000
# at time    891737 ns READ : Bank = 0 Row =    1, Col =  44, Data =   557, Dqm = 0000
# at time    891757 ns READ : Bank = 0 Row =    1, Col =  45, Data =   558, Dqm = 0000
# at time    891770 ns BST  : Burst Terminate
# at time    891777 ns READ : Bank = 0 Row =    1, Col =  46, Data =   559, Dqm = 0000
# at time    891797 ns READ : Bank = 0 Row =    1, Col =  47, Data =   560, Dqm = 0000
# at time    891850 ns BST  : Burst Terminate
# at time    891870 ns PRE  : Bank = ALL
run
# at time    901310 ns PRE  : Bank = ALL
# at time    901330 ns PRE  : Bank = ALL
# at time    901350 ns PRE  : Bank = ALL
# at time    901370 ns ACT  : Bank = 0 Row =    1
# at time    901470 ns WRITE: Bank = 0 Row =    1, Col =  48, Data =   561, Dqm = 0000
# at time    901490 ns WRITE: Bank = 0 Row =    1, Col =  49, Data =   562, Dqm = 0000
# at time    901510 ns WRITE: Bank = 0 Row =    1, Col =  50, Data =   563, Dqm = 0000
# at time    901530 ns WRITE: Bank = 0 Row =    1, Col =  51, Data =   564, Dqm = 0000
# at time    901550 ns WRITE: Bank = 0 Row =    1, Col =  52, Data =   565, Dqm = 0000
# at time    901570 ns WRITE: Bank = 0 Row =    1, Col =  53, Data =   566, Dqm = 0000
# at time    901590 ns WRITE: Bank = 0 Row =    1, Col =  54, Data =   567, Dqm = 0000
# at time    901610 ns WRITE: Bank = 0 Row =    1, Col =  55, Data =   568, Dqm = 0000
# at time    901630 ns WRITE: Bank = 0 Row =    1, Col =  56, Data =   569, Dqm = 0000
# at time    901650 ns WRITE: Bank = 0 Row =    1, Col =  57, Data =   570, Dqm = 0000
# at time    901670 ns WRITE: Bank = 0 Row =    1, Col =  58, Data =   571, Dqm = 0000
# at time    901690 ns WRITE: Bank = 0 Row =    1, Col =  59, Data =   572, Dqm = 0000
# at time    901710 ns WRITE: Bank = 0 Row =    1, Col =  60, Data =   573, Dqm = 0000
# at time    901730 ns WRITE: Bank = 0 Row =    1, Col =  61, Data =   574, Dqm = 0000
# at time    901750 ns WRITE: Bank = 0 Row =    1, Col =  62, Data =   575, Dqm = 0000
# at time    901770 ns WRITE: Bank = 0 Row =    1, Col =  63, Data =   576, Dqm = 0000
# at time    901790 ns BST  : Burst Terminate
# at time    901810 ns BST  : Burst Terminate
# at time    901830 ns PRE  : Bank = ALL
# at time    905570 ns PRE  : Bank = ALL
# at time    905590 ns PRE  : Bank = ALL
# at time    905610 ns AREF : Auto Refresh
# at time    911370 ns ACT  : Bank = 0 Row =    1
# at time    911517 ns READ : Bank = 0 Row =    1, Col =  48, Data =   561, Dqm = 0000
# at time    911537 ns READ : Bank = 0 Row =    1, Col =  49, Data =   562, Dqm = 0000
# at time    911557 ns READ : Bank = 0 Row =    1, Col =  50, Data =   563, Dqm = 0000
# at time    911577 ns READ : Bank = 0 Row =    1, Col =  51, Data =   564, Dqm = 0000
# at time    911597 ns READ : Bank = 0 Row =    1, Col =  52, Data =   565, Dqm = 0000
# at time    911617 ns READ : Bank = 0 Row =    1, Col =  53, Data =   566, Dqm = 0000
# at time    911637 ns READ : Bank = 0 Row =    1, Col =  54, Data =   567, Dqm = 0000
# at time    911657 ns READ : Bank = 0 Row =    1, Col =  55, Data =   568, Dqm = 0000
# at time    911677 ns READ : Bank = 0 Row =    1, Col =  56, Data =   569, Dqm = 0000
# at time    911697 ns READ : Bank = 0 Row =    1, Col =  57, Data =   570, Dqm = 0000
# at time    911717 ns READ : Bank = 0 Row =    1, Col =  58, Data =   571, Dqm = 0000
# at time    911737 ns READ : Bank = 0 Row =    1, Col =  59, Data =   572, Dqm = 0000
# at time    911757 ns READ : Bank = 0 Row =    1, Col =  60, Data =   573, Dqm = 0000
# at time    911777 ns READ : Bank = 0 Row =    1, Col =  61, Data =   574, Dqm = 0000
# at time    911790 ns BST  : Burst Terminate
# at time    911797 ns READ : Bank = 0 Row =    1, Col =  62, Data =   575, Dqm = 0000
# at time    911817 ns READ : Bank = 0 Row =    1, Col =  63, Data =   576, Dqm = 0000
# at time    911870 ns BST  : Burst Terminate
# at time    911890 ns PRE  : Bank = ALL
# at time    920570 ns PRE  : Bank = ALL
# at time    920590 ns PRE  : Bank = ALL
# at time    920610 ns AREF : Auto Refresh
# at time    921330 ns PRE  : Bank = ALL
# at time    921350 ns PRE  : Bank = ALL
# at time    921370 ns PRE  : Bank = ALL
# at time    921390 ns ACT  : Bank = 0 Row =    1
# at time    921490 ns WRITE: Bank = 0 Row =    1, Col =  64, Data =   577, Dqm = 0000
# at time    921510 ns WRITE: Bank = 0 Row =    1, Col =  65, Data =   578, Dqm = 0000
# at time    921530 ns WRITE: Bank = 0 Row =    1, Col =  66, Data =   579, Dqm = 0000
# at time    921550 ns WRITE: Bank = 0 Row =    1, Col =  67, Data =   580, Dqm = 0000
# at time    921570 ns WRITE: Bank = 0 Row =    1, Col =  68, Data =   581, Dqm = 0000
# at time    921590 ns WRITE: Bank = 0 Row =    1, Col =  69, Data =   582, Dqm = 0000
# at time    921610 ns WRITE: Bank = 0 Row =    1, Col =  70, Data =   583, Dqm = 0000
# at time    921630 ns WRITE: Bank = 0 Row =    1, Col =  71, Data =   584, Dqm = 0000
# at time    921650 ns WRITE: Bank = 0 Row =    1, Col =  72, Data =   585, Dqm = 0000
# at time    921670 ns WRITE: Bank = 0 Row =    1, Col =  73, Data =   586, Dqm = 0000
# at time    921690 ns WRITE: Bank = 0 Row =    1, Col =  74, Data =   587, Dqm = 0000
# at time    921710 ns WRITE: Bank = 0 Row =    1, Col =  75, Data =   588, Dqm = 0000
# at time    921730 ns WRITE: Bank = 0 Row =    1, Col =  76, Data =   589, Dqm = 0000
# at time    921750 ns WRITE: Bank = 0 Row =    1, Col =  77, Data =   590, Dqm = 0000
# at time    921770 ns WRITE: Bank = 0 Row =    1, Col =  78, Data =   591, Dqm = 0000
# at time    921790 ns WRITE: Bank = 0 Row =    1, Col =  79, Data =   592, Dqm = 0000
# at time    921810 ns BST  : Burst Terminate
# at time    921830 ns BST  : Burst Terminate
# at time    921850 ns PRE  : Bank = ALL
# at time    931390 ns ACT  : Bank = 0 Row =    1
# at time    931537 ns READ : Bank = 0 Row =    1, Col =  64, Data =   577, Dqm = 0000
# at time    931557 ns READ : Bank = 0 Row =    1, Col =  65, Data =   578, Dqm = 0000
# at time    931577 ns READ : Bank = 0 Row =    1, Col =  66, Data =   579, Dqm = 0000
# at time    931597 ns READ : Bank = 0 Row =    1, Col =  67, Data =   580, Dqm = 0000
# at time    931617 ns READ : Bank = 0 Row =    1, Col =  68, Data =   581, Dqm = 0000
# at time    931637 ns READ : Bank = 0 Row =    1, Col =  69, Data =   582, Dqm = 0000
# at time    931657 ns READ : Bank = 0 Row =    1, Col =  70, Data =   583, Dqm = 0000
# at time    931677 ns READ : Bank = 0 Row =    1, Col =  71, Data =   584, Dqm = 0000
# at time    931697 ns READ : Bank = 0 Row =    1, Col =  72, Data =   585, Dqm = 0000
# at time    931717 ns READ : Bank = 0 Row =    1, Col =  73, Data =   586, Dqm = 0000
# at time    931737 ns READ : Bank = 0 Row =    1, Col =  74, Data =   587, Dqm = 0000
# at time    931757 ns READ : Bank = 0 Row =    1, Col =  75, Data =   588, Dqm = 0000
# at time    931777 ns READ : Bank = 0 Row =    1, Col =  76, Data =   589, Dqm = 0000
# at time    931797 ns READ : Bank = 0 Row =    1, Col =  77, Data =   590, Dqm = 0000
# at time    931810 ns BST  : Burst Terminate
# at time    931817 ns READ : Bank = 0 Row =    1, Col =  78, Data =   591, Dqm = 0000
# at time    931837 ns READ : Bank = 0 Row =    1, Col =  79, Data =   592, Dqm = 0000
# at time    931890 ns BST  : Burst Terminate
# at time    931910 ns PRE  : Bank = ALL
# at time    935570 ns PRE  : Bank = ALL
# at time    935590 ns PRE  : Bank = ALL
# at time    935610 ns AREF : Auto Refresh
# at time    941350 ns PRE  : Bank = ALL
# at time    941370 ns PRE  : Bank = ALL
# at time    941390 ns PRE  : Bank = ALL
# at time    941410 ns ACT  : Bank = 0 Row =    1
# at time    941510 ns WRITE: Bank = 0 Row =    1, Col =  80, Data =   593, Dqm = 0000
# at time    941530 ns WRITE: Bank = 0 Row =    1, Col =  81, Data =   594, Dqm = 0000
# at time    941550 ns WRITE: Bank = 0 Row =    1, Col =  82, Data =   595, Dqm = 0000
# at time    941570 ns WRITE: Bank = 0 Row =    1, Col =  83, Data =   596, Dqm = 0000
# at time    941590 ns WRITE: Bank = 0 Row =    1, Col =  84, Data =   597, Dqm = 0000
# at time    941610 ns WRITE: Bank = 0 Row =    1, Col =  85, Data =   598, Dqm = 0000
# at time    941630 ns WRITE: Bank = 0 Row =    1, Col =  86, Data =   599, Dqm = 0000
# at time    941650 ns WRITE: Bank = 0 Row =    1, Col =  87, Data =   600, Dqm = 0000
# at time    941670 ns WRITE: Bank = 0 Row =    1, Col =  88, Data =   601, Dqm = 0000
# at time    941690 ns WRITE: Bank = 0 Row =    1, Col =  89, Data =   602, Dqm = 0000
# at time    941710 ns WRITE: Bank = 0 Row =    1, Col =  90, Data =   603, Dqm = 0000
# at time    941730 ns WRITE: Bank = 0 Row =    1, Col =  91, Data =   604, Dqm = 0000
# at time    941750 ns WRITE: Bank = 0 Row =    1, Col =  92, Data =   605, Dqm = 0000
# at time    941770 ns WRITE: Bank = 0 Row =    1, Col =  93, Data =   606, Dqm = 0000
# at time    941790 ns WRITE: Bank = 0 Row =    1, Col =  94, Data =   607, Dqm = 0000
# at time    941810 ns WRITE: Bank = 0 Row =    1, Col =  95, Data =   608, Dqm = 0000
# at time    941830 ns BST  : Burst Terminate
# at time    941850 ns BST  : Burst Terminate
# at time    941870 ns PRE  : Bank = ALL
# at time    950570 ns PRE  : Bank = ALL
# at time    950590 ns PRE  : Bank = ALL
# at time    950610 ns AREF : Auto Refresh
# at time    951410 ns ACT  : Bank = 0 Row =    1
# at time    951557 ns READ : Bank = 0 Row =    1, Col =  80, Data =   593, Dqm = 0000
# at time    951577 ns READ : Bank = 0 Row =    1, Col =  81, Data =   594, Dqm = 0000
# at time    951597 ns READ : Bank = 0 Row =    1, Col =  82, Data =   595, Dqm = 0000
# at time    951617 ns READ : Bank = 0 Row =    1, Col =  83, Data =   596, Dqm = 0000
# at time    951637 ns READ : Bank = 0 Row =    1, Col =  84, Data =   597, Dqm = 0000
# at time    951657 ns READ : Bank = 0 Row =    1, Col =  85, Data =   598, Dqm = 0000
# at time    951677 ns READ : Bank = 0 Row =    1, Col =  86, Data =   599, Dqm = 0000
# at time    951697 ns READ : Bank = 0 Row =    1, Col =  87, Data =   600, Dqm = 0000
# at time    951717 ns READ : Bank = 0 Row =    1, Col =  88, Data =   601, Dqm = 0000
# at time    951737 ns READ : Bank = 0 Row =    1, Col =  89, Data =   602, Dqm = 0000
# at time    951757 ns READ : Bank = 0 Row =    1, Col =  90, Data =   603, Dqm = 0000
# at time    951777 ns READ : Bank = 0 Row =    1, Col =  91, Data =   604, Dqm = 0000
# at time    951797 ns READ : Bank = 0 Row =    1, Col =  92, Data =   605, Dqm = 0000
# at time    951817 ns READ : Bank = 0 Row =    1, Col =  93, Data =   606, Dqm = 0000
# at time    951830 ns BST  : Burst Terminate
# at time    951837 ns READ : Bank = 0 Row =    1, Col =  94, Data =   607, Dqm = 0000
# at time    951857 ns READ : Bank = 0 Row =    1, Col =  95, Data =   608, Dqm = 0000
# at time    951910 ns BST  : Burst Terminate
# at time    951930 ns PRE  : Bank = ALL
# at time    961370 ns PRE  : Bank = ALL
# at time    961390 ns PRE  : Bank = ALL
# at time    961410 ns PRE  : Bank = ALL
# at time    961430 ns ACT  : Bank = 0 Row =    1
# at time    961530 ns WRITE: Bank = 0 Row =    1, Col =  96, Data =   609, Dqm = 0000
# at time    961550 ns WRITE: Bank = 0 Row =    1, Col =  97, Data =   610, Dqm = 0000
# at time    961570 ns WRITE: Bank = 0 Row =    1, Col =  98, Data =   611, Dqm = 0000
# at time    961590 ns WRITE: Bank = 0 Row =    1, Col =  99, Data =   612, Dqm = 0000
# at time    961610 ns WRITE: Bank = 0 Row =    1, Col = 100, Data =   613, Dqm = 0000
# at time    961630 ns WRITE: Bank = 0 Row =    1, Col = 101, Data =   614, Dqm = 0000
# at time    961650 ns WRITE: Bank = 0 Row =    1, Col = 102, Data =   615, Dqm = 0000
# at time    961670 ns WRITE: Bank = 0 Row =    1, Col = 103, Data =   616, Dqm = 0000
# at time    961690 ns WRITE: Bank = 0 Row =    1, Col = 104, Data =   617, Dqm = 0000
# at time    961710 ns WRITE: Bank = 0 Row =    1, Col = 105, Data =   618, Dqm = 0000
# at time    961730 ns WRITE: Bank = 0 Row =    1, Col = 106, Data =   619, Dqm = 0000
# at time    961750 ns WRITE: Bank = 0 Row =    1, Col = 107, Data =   620, Dqm = 0000
# at time    961770 ns WRITE: Bank = 0 Row =    1, Col = 108, Data =   621, Dqm = 0000
# at time    961790 ns WRITE: Bank = 0 Row =    1, Col = 109, Data =   622, Dqm = 0000
# at time    961810 ns WRITE: Bank = 0 Row =    1, Col = 110, Data =   623, Dqm = 0000
# at time    961830 ns WRITE: Bank = 0 Row =    1, Col = 111, Data =   624, Dqm = 0000
# at time    961850 ns BST  : Burst Terminate
# at time    961870 ns BST  : Burst Terminate
# at time    961890 ns PRE  : Bank = ALL
# at time    965570 ns PRE  : Bank = ALL
# at time    965590 ns PRE  : Bank = ALL
# at time    965610 ns AREF : Auto Refresh
# at time    971430 ns ACT  : Bank = 0 Row =    1
# at time    971577 ns READ : Bank = 0 Row =    1, Col =  96, Data =   609, Dqm = 0000
# at time    971597 ns READ : Bank = 0 Row =    1, Col =  97, Data =   610, Dqm = 0000
# at time    971617 ns READ : Bank = 0 Row =    1, Col =  98, Data =   611, Dqm = 0000
# at time    971637 ns READ : Bank = 0 Row =    1, Col =  99, Data =   612, Dqm = 0000
# at time    971657 ns READ : Bank = 0 Row =    1, Col = 100, Data =   613, Dqm = 0000
# at time    971677 ns READ : Bank = 0 Row =    1, Col = 101, Data =   614, Dqm = 0000
# at time    971697 ns READ : Bank = 0 Row =    1, Col = 102, Data =   615, Dqm = 0000
# at time    971717 ns READ : Bank = 0 Row =    1, Col = 103, Data =   616, Dqm = 0000
# at time    971737 ns READ : Bank = 0 Row =    1, Col = 104, Data =   617, Dqm = 0000
# at time    971757 ns READ : Bank = 0 Row =    1, Col = 105, Data =   618, Dqm = 0000
# at time    971777 ns READ : Bank = 0 Row =    1, Col = 106, Data =   619, Dqm = 0000
# at time    971797 ns READ : Bank = 0 Row =    1, Col = 107, Data =   620, Dqm = 0000
# at time    971817 ns READ : Bank = 0 Row =    1, Col = 108, Data =   621, Dqm = 0000
# at time    971837 ns READ : Bank = 0 Row =    1, Col = 109, Data =   622, Dqm = 0000
# at time    971850 ns BST  : Burst Terminate
# at time    971857 ns READ : Bank = 0 Row =    1, Col = 110, Data =   623, Dqm = 0000
# at time    971877 ns READ : Bank = 0 Row =    1, Col = 111, Data =   624, Dqm = 0000
# at time    971930 ns BST  : Burst Terminate
# at time    971950 ns PRE  : Bank = ALL
# at time    980570 ns PRE  : Bank = ALL
# at time    980590 ns PRE  : Bank = ALL
# at time    980610 ns AREF : Auto Refresh
# at time    981390 ns PRE  : Bank = ALL
# at time    981410 ns PRE  : Bank = ALL
# at time    981430 ns PRE  : Bank = ALL
# at time    981450 ns ACT  : Bank = 0 Row =    1
# at time    981550 ns WRITE: Bank = 0 Row =    1, Col = 112, Data =   625, Dqm = 0000
# at time    981570 ns WRITE: Bank = 0 Row =    1, Col = 113, Data =   626, Dqm = 0000
# at time    981590 ns WRITE: Bank = 0 Row =    1, Col = 114, Data =   627, Dqm = 0000
# at time    981610 ns WRITE: Bank = 0 Row =    1, Col = 115, Data =   628, Dqm = 0000
# at time    981630 ns WRITE: Bank = 0 Row =    1, Col = 116, Data =   629, Dqm = 0000
# at time    981650 ns WRITE: Bank = 0 Row =    1, Col = 117, Data =   630, Dqm = 0000
# at time    981670 ns WRITE: Bank = 0 Row =    1, Col = 118, Data =   631, Dqm = 0000
# at time    981690 ns WRITE: Bank = 0 Row =    1, Col = 119, Data =   632, Dqm = 0000
# at time    981710 ns WRITE: Bank = 0 Row =    1, Col = 120, Data =   633, Dqm = 0000
# at time    981730 ns WRITE: Bank = 0 Row =    1, Col = 121, Data =   634, Dqm = 0000
# at time    981750 ns WRITE: Bank = 0 Row =    1, Col = 122, Data =   635, Dqm = 0000
# at time    981770 ns WRITE: Bank = 0 Row =    1, Col = 123, Data =   636, Dqm = 0000
# at time    981790 ns WRITE: Bank = 0 Row =    1, Col = 124, Data =   637, Dqm = 0000
# at time    981810 ns WRITE: Bank = 0 Row =    1, Col = 125, Data =   638, Dqm = 0000
# at time    981830 ns WRITE: Bank = 0 Row =    1, Col = 126, Data =   639, Dqm = 0000
# at time    981850 ns WRITE: Bank = 0 Row =    1, Col = 127, Data =   640, Dqm = 0000
# at time    981870 ns BST  : Burst Terminate
# at time    981890 ns BST  : Burst Terminate
# at time    981910 ns PRE  : Bank = ALL
# at time    991450 ns ACT  : Bank = 0 Row =    1
# at time    991597 ns READ : Bank = 0 Row =    1, Col = 112, Data =   625, Dqm = 0000
# at time    991617 ns READ : Bank = 0 Row =    1, Col = 113, Data =   626, Dqm = 0000
# at time    991637 ns READ : Bank = 0 Row =    1, Col = 114, Data =   627, Dqm = 0000
# at time    991657 ns READ : Bank = 0 Row =    1, Col = 115, Data =   628, Dqm = 0000
# at time    991677 ns READ : Bank = 0 Row =    1, Col = 116, Data =   629, Dqm = 0000
# at time    991697 ns READ : Bank = 0 Row =    1, Col = 117, Data =   630, Dqm = 0000
# at time    991717 ns READ : Bank = 0 Row =    1, Col = 118, Data =   631, Dqm = 0000
# at time    991737 ns READ : Bank = 0 Row =    1, Col = 119, Data =   632, Dqm = 0000
# at time    991757 ns READ : Bank = 0 Row =    1, Col = 120, Data =   633, Dqm = 0000
# at time    991777 ns READ : Bank = 0 Row =    1, Col = 121, Data =   634, Dqm = 0000
# at time    991797 ns READ : Bank = 0 Row =    1, Col = 122, Data =   635, Dqm = 0000
# at time    991817 ns READ : Bank = 0 Row =    1, Col = 123, Data =   636, Dqm = 0000
# at time    991837 ns READ : Bank = 0 Row =    1, Col = 124, Data =   637, Dqm = 0000
# at time    991857 ns READ : Bank = 0 Row =    1, Col = 125, Data =   638, Dqm = 0000
# at time    991870 ns BST  : Burst Terminate
# at time    991877 ns READ : Bank = 0 Row =    1, Col = 126, Data =   639, Dqm = 0000
# at time    991897 ns READ : Bank = 0 Row =    1, Col = 127, Data =   640, Dqm = 0000
# at time    991950 ns BST  : Burst Terminate
# at time    991970 ns PRE  : Bank = ALL
# at time    995570 ns PRE  : Bank = ALL
# at time    995590 ns PRE  : Bank = ALL
# at time    995610 ns AREF : Auto Refresh
# at time   1001410 ns PRE  : Bank = ALL
# at time   1001430 ns PRE  : Bank = ALL
# at time   1001450 ns PRE  : Bank = ALL
# at time   1001470 ns ACT  : Bank = 0 Row =    1
# at time   1001570 ns WRITE: Bank = 0 Row =    1, Col = 128, Data =   641, Dqm = 0000
# at time   1001590 ns WRITE: Bank = 0 Row =    1, Col = 129, Data =   642, Dqm = 0000
# at time   1001610 ns WRITE: Bank = 0 Row =    1, Col = 130, Data =   643, Dqm = 0000
# at time   1001630 ns WRITE: Bank = 0 Row =    1, Col = 131, Data =   644, Dqm = 0000
# at time   1001650 ns WRITE: Bank = 0 Row =    1, Col = 132, Data =   645, Dqm = 0000
# at time   1001670 ns WRITE: Bank = 0 Row =    1, Col = 133, Data =   646, Dqm = 0000
# at time   1001690 ns WRITE: Bank = 0 Row =    1, Col = 134, Data =   647, Dqm = 0000
# at time   1001710 ns WRITE: Bank = 0 Row =    1, Col = 135, Data =   648, Dqm = 0000
# at time   1001730 ns WRITE: Bank = 0 Row =    1, Col = 136, Data =   649, Dqm = 0000
# at time   1001750 ns WRITE: Bank = 0 Row =    1, Col = 137, Data =   650, Dqm = 0000
# at time   1001770 ns WRITE: Bank = 0 Row =    1, Col = 138, Data =   651, Dqm = 0000
# at time   1001790 ns WRITE: Bank = 0 Row =    1, Col = 139, Data =   652, Dqm = 0000
# at time   1001810 ns WRITE: Bank = 0 Row =    1, Col = 140, Data =   653, Dqm = 0000
# at time   1001830 ns WRITE: Bank = 0 Row =    1, Col = 141, Data =   654, Dqm = 0000
# at time   1001850 ns WRITE: Bank = 0 Row =    1, Col = 142, Data =   655, Dqm = 0000
# at time   1001870 ns WRITE: Bank = 0 Row =    1, Col = 143, Data =   656, Dqm = 0000
# at time   1001890 ns BST  : Burst Terminate
# at time   1001910 ns BST  : Burst Terminate
# at time   1001930 ns PRE  : Bank = ALL
# at time   1010570 ns PRE  : Bank = ALL
# at time   1010590 ns PRE  : Bank = ALL
# at time   1010610 ns AREF : Auto Refresh
# at time   1011470 ns ACT  : Bank = 0 Row =    1
# at time   1011617 ns READ : Bank = 0 Row =    1, Col = 128, Data =   641, Dqm = 0000
# at time   1011637 ns READ : Bank = 0 Row =    1, Col = 129, Data =   642, Dqm = 0000
# at time   1011657 ns READ : Bank = 0 Row =    1, Col = 130, Data =   643, Dqm = 0000
# at time   1011677 ns READ : Bank = 0 Row =    1, Col = 131, Data =   644, Dqm = 0000
# at time   1011697 ns READ : Bank = 0 Row =    1, Col = 132, Data =   645, Dqm = 0000
# at time   1011717 ns READ : Bank = 0 Row =    1, Col = 133, Data =   646, Dqm = 0000
# at time   1011737 ns READ : Bank = 0 Row =    1, Col = 134, Data =   647, Dqm = 0000
# at time   1011757 ns READ : Bank = 0 Row =    1, Col = 135, Data =   648, Dqm = 0000
# at time   1011777 ns READ : Bank = 0 Row =    1, Col = 136, Data =   649, Dqm = 0000
# at time   1011797 ns READ : Bank = 0 Row =    1, Col = 137, Data =   650, Dqm = 0000
# at time   1011817 ns READ : Bank = 0 Row =    1, Col = 138, Data =   651, Dqm = 0000
# at time   1011837 ns READ : Bank = 0 Row =    1, Col = 139, Data =   652, Dqm = 0000
# at time   1011857 ns READ : Bank = 0 Row =    1, Col = 140, Data =   653, Dqm = 0000
# at time   1011877 ns READ : Bank = 0 Row =    1, Col = 141, Data =   654, Dqm = 0000
# at time   1011890 ns BST  : Burst Terminate
# at time   1011897 ns READ : Bank = 0 Row =    1, Col = 142, Data =   655, Dqm = 0000
# at time   1011917 ns READ : Bank = 0 Row =    1, Col = 143, Data =   656, Dqm = 0000
# at time   1011970 ns BST  : Burst Terminate
# at time   1011990 ns PRE  : Bank = ALL
# at time   1021430 ns PRE  : Bank = ALL
# at time   1021450 ns PRE  : Bank = ALL
# at time   1021470 ns PRE  : Bank = ALL
# at time   1021490 ns ACT  : Bank = 0 Row =    1
# at time   1021590 ns WRITE: Bank = 0 Row =    1, Col = 144, Data =   657, Dqm = 0000
# at time   1021610 ns WRITE: Bank = 0 Row =    1, Col = 145, Data =   658, Dqm = 0000
# at time   1021630 ns WRITE: Bank = 0 Row =    1, Col = 146, Data =   659, Dqm = 0000
# at time   1021650 ns WRITE: Bank = 0 Row =    1, Col = 147, Data =   660, Dqm = 0000
# at time   1021670 ns WRITE: Bank = 0 Row =    1, Col = 148, Data =   661, Dqm = 0000
# at time   1021690 ns WRITE: Bank = 0 Row =    1, Col = 149, Data =   662, Dqm = 0000
# at time   1021710 ns WRITE: Bank = 0 Row =    1, Col = 150, Data =   663, Dqm = 0000
# at time   1021730 ns WRITE: Bank = 0 Row =    1, Col = 151, Data =   664, Dqm = 0000
# at time   1021750 ns WRITE: Bank = 0 Row =    1, Col = 152, Data =   665, Dqm = 0000
# at time   1021770 ns WRITE: Bank = 0 Row =    1, Col = 153, Data =   666, Dqm = 0000
# at time   1021790 ns WRITE: Bank = 0 Row =    1, Col = 154, Data =   667, Dqm = 0000
# at time   1021810 ns WRITE: Bank = 0 Row =    1, Col = 155, Data =   668, Dqm = 0000
# at time   1021830 ns WRITE: Bank = 0 Row =    1, Col = 156, Data =   669, Dqm = 0000
# at time   1021850 ns WRITE: Bank = 0 Row =    1, Col = 157, Data =   670, Dqm = 0000
# at time   1021870 ns WRITE: Bank = 0 Row =    1, Col = 158, Data =   671, Dqm = 0000
# at time   1021890 ns WRITE: Bank = 0 Row =    1, Col = 159, Data =   672, Dqm = 0000
# at time   1021910 ns BST  : Burst Terminate
# at time   1021930 ns BST  : Burst Terminate
# at time   1021950 ns PRE  : Bank = ALL
# at time   1025570 ns PRE  : Bank = ALL
# at time   1025590 ns PRE  : Bank = ALL
# at time   1025610 ns AREF : Auto Refresh
# at time   1031490 ns ACT  : Bank = 0 Row =    1
# at time   1031637 ns READ : Bank = 0 Row =    1, Col = 144, Data =   657, Dqm = 0000
# at time   1031657 ns READ : Bank = 0 Row =    1, Col = 145, Data =   658, Dqm = 0000
# at time   1031677 ns READ : Bank = 0 Row =    1, Col = 146, Data =   659, Dqm = 0000
# at time   1031697 ns READ : Bank = 0 Row =    1, Col = 147, Data =   660, Dqm = 0000
# at time   1031717 ns READ : Bank = 0 Row =    1, Col = 148, Data =   661, Dqm = 0000
# at time   1031737 ns READ : Bank = 0 Row =    1, Col = 149, Data =   662, Dqm = 0000
# at time   1031757 ns READ : Bank = 0 Row =    1, Col = 150, Data =   663, Dqm = 0000
# at time   1031777 ns READ : Bank = 0 Row =    1, Col = 151, Data =   664, Dqm = 0000
# at time   1031797 ns READ : Bank = 0 Row =    1, Col = 152, Data =   665, Dqm = 0000
# at time   1031817 ns READ : Bank = 0 Row =    1, Col = 153, Data =   666, Dqm = 0000
# at time   1031837 ns READ : Bank = 0 Row =    1, Col = 154, Data =   667, Dqm = 0000
# at time   1031857 ns READ : Bank = 0 Row =    1, Col = 155, Data =   668, Dqm = 0000
# at time   1031877 ns READ : Bank = 0 Row =    1, Col = 156, Data =   669, Dqm = 0000
# at time   1031897 ns READ : Bank = 0 Row =    1, Col = 157, Data =   670, Dqm = 0000
# at time   1031910 ns BST  : Burst Terminate
# at time   1031917 ns READ : Bank = 0 Row =    1, Col = 158, Data =   671, Dqm = 0000
# at time   1031937 ns READ : Bank = 0 Row =    1, Col = 159, Data =   672, Dqm = 0000
# at time   1031990 ns BST  : Burst Terminate
# at time   1032010 ns PRE  : Bank = ALL
# at time   1040570 ns PRE  : Bank = ALL
# at time   1040590 ns PRE  : Bank = ALL
# at time   1040610 ns AREF : Auto Refresh
# at time   1041450 ns PRE  : Bank = ALL
# at time   1041470 ns PRE  : Bank = ALL
# at time   1041490 ns PRE  : Bank = ALL
# at time   1041510 ns ACT  : Bank = 0 Row =    1
# at time   1041610 ns WRITE: Bank = 0 Row =    1, Col = 160, Data =   673, Dqm = 0000
# at time   1041630 ns WRITE: Bank = 0 Row =    1, Col = 161, Data =   674, Dqm = 0000
# at time   1041650 ns WRITE: Bank = 0 Row =    1, Col = 162, Data =   675, Dqm = 0000
# at time   1041670 ns WRITE: Bank = 0 Row =    1, Col = 163, Data =   676, Dqm = 0000
# at time   1041690 ns WRITE: Bank = 0 Row =    1, Col = 164, Data =   677, Dqm = 0000
# at time   1041710 ns WRITE: Bank = 0 Row =    1, Col = 165, Data =   678, Dqm = 0000
# at time   1041730 ns WRITE: Bank = 0 Row =    1, Col = 166, Data =   679, Dqm = 0000
# at time   1041750 ns WRITE: Bank = 0 Row =    1, Col = 167, Data =   680, Dqm = 0000
# at time   1041770 ns WRITE: Bank = 0 Row =    1, Col = 168, Data =   681, Dqm = 0000
# at time   1041790 ns WRITE: Bank = 0 Row =    1, Col = 169, Data =   682, Dqm = 0000
# at time   1041810 ns WRITE: Bank = 0 Row =    1, Col = 170, Data =   683, Dqm = 0000
# at time   1041830 ns WRITE: Bank = 0 Row =    1, Col = 171, Data =   684, Dqm = 0000
# at time   1041850 ns WRITE: Bank = 0 Row =    1, Col = 172, Data =   685, Dqm = 0000
# at time   1041870 ns WRITE: Bank = 0 Row =    1, Col = 173, Data =   686, Dqm = 0000
# at time   1041890 ns WRITE: Bank = 0 Row =    1, Col = 174, Data =   687, Dqm = 0000
# at time   1041910 ns WRITE: Bank = 0 Row =    1, Col = 175, Data =   688, Dqm = 0000
# at time   1041930 ns BST  : Burst Terminate
# at time   1041950 ns BST  : Burst Terminate
# at time   1041970 ns PRE  : Bank = ALL
# at time   1051510 ns ACT  : Bank = 0 Row =    1
# at time   1051657 ns READ : Bank = 0 Row =    1, Col = 160, Data =   673, Dqm = 0000
# at time   1051677 ns READ : Bank = 0 Row =    1, Col = 161, Data =   674, Dqm = 0000
# at time   1051697 ns READ : Bank = 0 Row =    1, Col = 162, Data =   675, Dqm = 0000
# at time   1051717 ns READ : Bank = 0 Row =    1, Col = 163, Data =   676, Dqm = 0000
# at time   1051737 ns READ : Bank = 0 Row =    1, Col = 164, Data =   677, Dqm = 0000
# at time   1051757 ns READ : Bank = 0 Row =    1, Col = 165, Data =   678, Dqm = 0000
# at time   1051777 ns READ : Bank = 0 Row =    1, Col = 166, Data =   679, Dqm = 0000
# at time   1051797 ns READ : Bank = 0 Row =    1, Col = 167, Data =   680, Dqm = 0000
# at time   1051817 ns READ : Bank = 0 Row =    1, Col = 168, Data =   681, Dqm = 0000
# at time   1051837 ns READ : Bank = 0 Row =    1, Col = 169, Data =   682, Dqm = 0000
# at time   1051857 ns READ : Bank = 0 Row =    1, Col = 170, Data =   683, Dqm = 0000
# at time   1051877 ns READ : Bank = 0 Row =    1, Col = 171, Data =   684, Dqm = 0000
# at time   1051897 ns READ : Bank = 0 Row =    1, Col = 172, Data =   685, Dqm = 0000
# at time   1051917 ns READ : Bank = 0 Row =    1, Col = 173, Data =   686, Dqm = 0000
# at time   1051930 ns BST  : Burst Terminate
# at time   1051937 ns READ : Bank = 0 Row =    1, Col = 174, Data =   687, Dqm = 0000
# at time   1051957 ns READ : Bank = 0 Row =    1, Col = 175, Data =   688, Dqm = 0000
# at time   1052010 ns BST  : Burst Terminate
# at time   1052030 ns PRE  : Bank = ALL
# at time   1055570 ns PRE  : Bank = ALL
# at time   1055590 ns PRE  : Bank = ALL
# at time   1055610 ns AREF : Auto Refresh
# at time   1061470 ns PRE  : Bank = ALL
# at time   1061490 ns PRE  : Bank = ALL
# at time   1061510 ns PRE  : Bank = ALL
# at time   1061530 ns ACT  : Bank = 0 Row =    1
# at time   1061630 ns WRITE: Bank = 0 Row =    1, Col = 176, Data =   689, Dqm = 0000
# at time   1061650 ns WRITE: Bank = 0 Row =    1, Col = 177, Data =   690, Dqm = 0000
# at time   1061670 ns WRITE: Bank = 0 Row =    1, Col = 178, Data =   691, Dqm = 0000
# at time   1061690 ns WRITE: Bank = 0 Row =    1, Col = 179, Data =   692, Dqm = 0000
# at time   1061710 ns WRITE: Bank = 0 Row =    1, Col = 180, Data =   693, Dqm = 0000
# at time   1061730 ns WRITE: Bank = 0 Row =    1, Col = 181, Data =   694, Dqm = 0000
# at time   1061750 ns WRITE: Bank = 0 Row =    1, Col = 182, Data =   695, Dqm = 0000
# at time   1061770 ns WRITE: Bank = 0 Row =    1, Col = 183, Data =   696, Dqm = 0000
# at time   1061790 ns WRITE: Bank = 0 Row =    1, Col = 184, Data =   697, Dqm = 0000
# at time   1061810 ns WRITE: Bank = 0 Row =    1, Col = 185, Data =   698, Dqm = 0000
# at time   1061830 ns WRITE: Bank = 0 Row =    1, Col = 186, Data =   699, Dqm = 0000
# at time   1061850 ns WRITE: Bank = 0 Row =    1, Col = 187, Data =   700, Dqm = 0000
# at time   1061870 ns WRITE: Bank = 0 Row =    1, Col = 188, Data =   701, Dqm = 0000
# at time   1061890 ns WRITE: Bank = 0 Row =    1, Col = 189, Data =   702, Dqm = 0000
# at time   1061910 ns WRITE: Bank = 0 Row =    1, Col = 190, Data =   703, Dqm = 0000
# at time   1061930 ns WRITE: Bank = 0 Row =    1, Col = 191, Data =   704, Dqm = 0000
# at time   1061950 ns BST  : Burst Terminate
# at time   1061970 ns BST  : Burst Terminate
# at time   1061990 ns PRE  : Bank = ALL
# at time   1070570 ns PRE  : Bank = ALL
# at time   1070590 ns PRE  : Bank = ALL
# at time   1070610 ns AREF : Auto Refresh
# at time   1071530 ns ACT  : Bank = 0 Row =    1
# at time   1071677 ns READ : Bank = 0 Row =    1, Col = 176, Data =   689, Dqm = 0000
# at time   1071697 ns READ : Bank = 0 Row =    1, Col = 177, Data =   690, Dqm = 0000
# at time   1071717 ns READ : Bank = 0 Row =    1, Col = 178, Data =   691, Dqm = 0000
# at time   1071737 ns READ : Bank = 0 Row =    1, Col = 179, Data =   692, Dqm = 0000
# at time   1071757 ns READ : Bank = 0 Row =    1, Col = 180, Data =   693, Dqm = 0000
# at time   1071777 ns READ : Bank = 0 Row =    1, Col = 181, Data =   694, Dqm = 0000
# at time   1071797 ns READ : Bank = 0 Row =    1, Col = 182, Data =   695, Dqm = 0000
# at time   1071817 ns READ : Bank = 0 Row =    1, Col = 183, Data =   696, Dqm = 0000
# at time   1071837 ns READ : Bank = 0 Row =    1, Col = 184, Data =   697, Dqm = 0000
# at time   1071857 ns READ : Bank = 0 Row =    1, Col = 185, Data =   698, Dqm = 0000
# at time   1071877 ns READ : Bank = 0 Row =    1, Col = 186, Data =   699, Dqm = 0000
# at time   1071897 ns READ : Bank = 0 Row =    1, Col = 187, Data =   700, Dqm = 0000
# at time   1071917 ns READ : Bank = 0 Row =    1, Col = 188, Data =   701, Dqm = 0000
# at time   1071937 ns READ : Bank = 0 Row =    1, Col = 189, Data =   702, Dqm = 0000
# at time   1071950 ns BST  : Burst Terminate
# at time   1071957 ns READ : Bank = 0 Row =    1, Col = 190, Data =   703, Dqm = 0000
# at time   1071977 ns READ : Bank = 0 Row =    1, Col = 191, Data =   704, Dqm = 0000
# at time   1072030 ns BST  : Burst Terminate
# at time   1072050 ns PRE  : Bank = ALL
# at time   1081490 ns PRE  : Bank = ALL
# at time   1081510 ns PRE  : Bank = ALL
# at time   1081530 ns PRE  : Bank = ALL
# at time   1081550 ns ACT  : Bank = 0 Row =    1
# at time   1081650 ns WRITE: Bank = 0 Row =    1, Col = 192, Data =   705, Dqm = 0000
# at time   1081670 ns WRITE: Bank = 0 Row =    1, Col = 193, Data =   706, Dqm = 0000
# at time   1081690 ns WRITE: Bank = 0 Row =    1, Col = 194, Data =   707, Dqm = 0000
# at time   1081710 ns WRITE: Bank = 0 Row =    1, Col = 195, Data =   708, Dqm = 0000
# at time   1081730 ns WRITE: Bank = 0 Row =    1, Col = 196, Data =   709, Dqm = 0000
# at time   1081750 ns WRITE: Bank = 0 Row =    1, Col = 197, Data =   710, Dqm = 0000
# at time   1081770 ns WRITE: Bank = 0 Row =    1, Col = 198, Data =   711, Dqm = 0000
# at time   1081790 ns WRITE: Bank = 0 Row =    1, Col = 199, Data =   712, Dqm = 0000
# at time   1081810 ns WRITE: Bank = 0 Row =    1, Col = 200, Data =   713, Dqm = 0000
# at time   1081830 ns WRITE: Bank = 0 Row =    1, Col = 201, Data =   714, Dqm = 0000
# at time   1081850 ns WRITE: Bank = 0 Row =    1, Col = 202, Data =   715, Dqm = 0000
# at time   1081870 ns WRITE: Bank = 0 Row =    1, Col = 203, Data =   716, Dqm = 0000
# at time   1081890 ns WRITE: Bank = 0 Row =    1, Col = 204, Data =   717, Dqm = 0000
# at time   1081910 ns WRITE: Bank = 0 Row =    1, Col = 205, Data =   718, Dqm = 0000
# at time   1081930 ns WRITE: Bank = 0 Row =    1, Col = 206, Data =   719, Dqm = 0000
# at time   1081950 ns WRITE: Bank = 0 Row =    1, Col = 207, Data =   720, Dqm = 0000
# at time   1081970 ns BST  : Burst Terminate
# at time   1081990 ns BST  : Burst Terminate
# at time   1082010 ns PRE  : Bank = ALL
# at time   1085570 ns PRE  : Bank = ALL
# at time   1085590 ns PRE  : Bank = ALL
# at time   1085610 ns AREF : Auto Refresh
# at time   1091550 ns ACT  : Bank = 0 Row =    1
# at time   1091697 ns READ : Bank = 0 Row =    1, Col = 192, Data =   705, Dqm = 0000
# at time   1091717 ns READ : Bank = 0 Row =    1, Col = 193, Data =   706, Dqm = 0000
# at time   1091737 ns READ : Bank = 0 Row =    1, Col = 194, Data =   707, Dqm = 0000
# at time   1091757 ns READ : Bank = 0 Row =    1, Col = 195, Data =   708, Dqm = 0000
# at time   1091777 ns READ : Bank = 0 Row =    1, Col = 196, Data =   709, Dqm = 0000
# at time   1091797 ns READ : Bank = 0 Row =    1, Col = 197, Data =   710, Dqm = 0000
# at time   1091817 ns READ : Bank = 0 Row =    1, Col = 198, Data =   711, Dqm = 0000
# at time   1091837 ns READ : Bank = 0 Row =    1, Col = 199, Data =   712, Dqm = 0000
# at time   1091857 ns READ : Bank = 0 Row =    1, Col = 200, Data =   713, Dqm = 0000
# at time   1091877 ns READ : Bank = 0 Row =    1, Col = 201, Data =   714, Dqm = 0000
# at time   1091897 ns READ : Bank = 0 Row =    1, Col = 202, Data =   715, Dqm = 0000
# at time   1091917 ns READ : Bank = 0 Row =    1, Col = 203, Data =   716, Dqm = 0000
# at time   1091937 ns READ : Bank = 0 Row =    1, Col = 204, Data =   717, Dqm = 0000
# at time   1091957 ns READ : Bank = 0 Row =    1, Col = 205, Data =   718, Dqm = 0000
# at time   1091970 ns BST  : Burst Terminate
# at time   1091977 ns READ : Bank = 0 Row =    1, Col = 206, Data =   719, Dqm = 0000
# at time   1091997 ns READ : Bank = 0 Row =    1, Col = 207, Data =   720, Dqm = 0000
# at time   1092050 ns BST  : Burst Terminate
# at time   1092070 ns PRE  : Bank = ALL
# at time   1100570 ns PRE  : Bank = ALL
# at time   1100590 ns PRE  : Bank = ALL
# at time   1100610 ns AREF : Auto Refresh
# at time   1101510 ns PRE  : Bank = ALL
# at time   1101530 ns PRE  : Bank = ALL
# at time   1101550 ns PRE  : Bank = ALL
# at time   1101570 ns ACT  : Bank = 0 Row =    1
# at time   1101670 ns WRITE: Bank = 0 Row =    1, Col = 208, Data =   721, Dqm = 0000
# at time   1101690 ns WRITE: Bank = 0 Row =    1, Col = 209, Data =   722, Dqm = 0000
# at time   1101710 ns WRITE: Bank = 0 Row =    1, Col = 210, Data =   723, Dqm = 0000
# at time   1101730 ns WRITE: Bank = 0 Row =    1, Col = 211, Data =   724, Dqm = 0000
# at time   1101750 ns WRITE: Bank = 0 Row =    1, Col = 212, Data =   725, Dqm = 0000
# at time   1101770 ns WRITE: Bank = 0 Row =    1, Col = 213, Data =   726, Dqm = 0000
# at time   1101790 ns WRITE: Bank = 0 Row =    1, Col = 214, Data =   727, Dqm = 0000
# at time   1101810 ns WRITE: Bank = 0 Row =    1, Col = 215, Data =   728, Dqm = 0000
# at time   1101830 ns WRITE: Bank = 0 Row =    1, Col = 216, Data =   729, Dqm = 0000
# at time   1101850 ns WRITE: Bank = 0 Row =    1, Col = 217, Data =   730, Dqm = 0000
# at time   1101870 ns WRITE: Bank = 0 Row =    1, Col = 218, Data =   731, Dqm = 0000
# at time   1101890 ns WRITE: Bank = 0 Row =    1, Col = 219, Data =   732, Dqm = 0000
# at time   1101910 ns WRITE: Bank = 0 Row =    1, Col = 220, Data =   733, Dqm = 0000
# at time   1101930 ns WRITE: Bank = 0 Row =    1, Col = 221, Data =   734, Dqm = 0000
# at time   1101950 ns WRITE: Bank = 0 Row =    1, Col = 222, Data =   735, Dqm = 0000
# at time   1101970 ns WRITE: Bank = 0 Row =    1, Col = 223, Data =   736, Dqm = 0000
# at time   1101990 ns BST  : Burst Terminate
# at time   1102010 ns BST  : Burst Terminate
# at time   1102030 ns PRE  : Bank = ALL
# at time   1111570 ns ACT  : Bank = 0 Row =    1
# at time   1111717 ns READ : Bank = 0 Row =    1, Col = 208, Data =   721, Dqm = 0000
# at time   1111737 ns READ : Bank = 0 Row =    1, Col = 209, Data =   722, Dqm = 0000
# at time   1111757 ns READ : Bank = 0 Row =    1, Col = 210, Data =   723, Dqm = 0000
# at time   1111777 ns READ : Bank = 0 Row =    1, Col = 211, Data =   724, Dqm = 0000
# at time   1111797 ns READ : Bank = 0 Row =    1, Col = 212, Data =   725, Dqm = 0000
# at time   1111817 ns READ : Bank = 0 Row =    1, Col = 213, Data =   726, Dqm = 0000
# at time   1111837 ns READ : Bank = 0 Row =    1, Col = 214, Data =   727, Dqm = 0000
# at time   1111857 ns READ : Bank = 0 Row =    1, Col = 215, Data =   728, Dqm = 0000
# at time   1111877 ns READ : Bank = 0 Row =    1, Col = 216, Data =   729, Dqm = 0000
# at time   1111897 ns READ : Bank = 0 Row =    1, Col = 217, Data =   730, Dqm = 0000
# at time   1111917 ns READ : Bank = 0 Row =    1, Col = 218, Data =   731, Dqm = 0000
# at time   1111937 ns READ : Bank = 0 Row =    1, Col = 219, Data =   732, Dqm = 0000
# at time   1111957 ns READ : Bank = 0 Row =    1, Col = 220, Data =   733, Dqm = 0000
# at time   1111977 ns READ : Bank = 0 Row =    1, Col = 221, Data =   734, Dqm = 0000
# at time   1111990 ns BST  : Burst Terminate
# at time   1111997 ns READ : Bank = 0 Row =    1, Col = 222, Data =   735, Dqm = 0000
# at time   1112017 ns READ : Bank = 0 Row =    1, Col = 223, Data =   736, Dqm = 0000
# at time   1112070 ns BST  : Burst Terminate
# at time   1112090 ns PRE  : Bank = ALL
# at time   1115570 ns PRE  : Bank = ALL
# at time   1115590 ns PRE  : Bank = ALL
# at time   1115610 ns AREF : Auto Refresh
# at time   1121530 ns PRE  : Bank = ALL
# at time   1121550 ns PRE  : Bank = ALL
# at time   1121570 ns PRE  : Bank = ALL
# at time   1121590 ns ACT  : Bank = 0 Row =    1
# at time   1121690 ns WRITE: Bank = 0 Row =    1, Col = 224, Data =   737, Dqm = 0000
# at time   1121710 ns WRITE: Bank = 0 Row =    1, Col = 225, Data =   738, Dqm = 0000
# at time   1121730 ns WRITE: Bank = 0 Row =    1, Col = 226, Data =   739, Dqm = 0000
# at time   1121750 ns WRITE: Bank = 0 Row =    1, Col = 227, Data =   740, Dqm = 0000
# at time   1121770 ns WRITE: Bank = 0 Row =    1, Col = 228, Data =   741, Dqm = 0000
# at time   1121790 ns WRITE: Bank = 0 Row =    1, Col = 229, Data =   742, Dqm = 0000
# at time   1121810 ns WRITE: Bank = 0 Row =    1, Col = 230, Data =   743, Dqm = 0000
# at time   1121830 ns WRITE: Bank = 0 Row =    1, Col = 231, Data =   744, Dqm = 0000
# at time   1121850 ns WRITE: Bank = 0 Row =    1, Col = 232, Data =   745, Dqm = 0000
# at time   1121870 ns WRITE: Bank = 0 Row =    1, Col = 233, Data =   746, Dqm = 0000
# at time   1121890 ns WRITE: Bank = 0 Row =    1, Col = 234, Data =   747, Dqm = 0000
# at time   1121910 ns WRITE: Bank = 0 Row =    1, Col = 235, Data =   748, Dqm = 0000
# at time   1121930 ns WRITE: Bank = 0 Row =    1, Col = 236, Data =   749, Dqm = 0000
# at time   1121950 ns WRITE: Bank = 0 Row =    1, Col = 237, Data =   750, Dqm = 0000
# at time   1121970 ns WRITE: Bank = 0 Row =    1, Col = 238, Data =   751, Dqm = 0000
# at time   1121990 ns WRITE: Bank = 0 Row =    1, Col = 239, Data =   752, Dqm = 0000
# at time   1122010 ns BST  : Burst Terminate
# at time   1122030 ns BST  : Burst Terminate
# at time   1122050 ns PRE  : Bank = ALL
# at time   1130570 ns PRE  : Bank = ALL
# at time   1130590 ns PRE  : Bank = ALL
# at time   1130610 ns AREF : Auto Refresh
# at time   1131590 ns ACT  : Bank = 0 Row =    1
# at time   1131737 ns READ : Bank = 0 Row =    1, Col = 224, Data =   737, Dqm = 0000
# at time   1131757 ns READ : Bank = 0 Row =    1, Col = 225, Data =   738, Dqm = 0000
# at time   1131777 ns READ : Bank = 0 Row =    1, Col = 226, Data =   739, Dqm = 0000
# at time   1131797 ns READ : Bank = 0 Row =    1, Col = 227, Data =   740, Dqm = 0000
# at time   1131817 ns READ : Bank = 0 Row =    1, Col = 228, Data =   741, Dqm = 0000
# at time   1131837 ns READ : Bank = 0 Row =    1, Col = 229, Data =   742, Dqm = 0000
# at time   1131857 ns READ : Bank = 0 Row =    1, Col = 230, Data =   743, Dqm = 0000
# at time   1131877 ns READ : Bank = 0 Row =    1, Col = 231, Data =   744, Dqm = 0000
# at time   1131897 ns READ : Bank = 0 Row =    1, Col = 232, Data =   745, Dqm = 0000
# at time   1131917 ns READ : Bank = 0 Row =    1, Col = 233, Data =   746, Dqm = 0000
# at time   1131937 ns READ : Bank = 0 Row =    1, Col = 234, Data =   747, Dqm = 0000
# at time   1131957 ns READ : Bank = 0 Row =    1, Col = 235, Data =   748, Dqm = 0000
# at time   1131977 ns READ : Bank = 0 Row =    1, Col = 236, Data =   749, Dqm = 0000
# at time   1131997 ns READ : Bank = 0 Row =    1, Col = 237, Data =   750, Dqm = 0000
# at time   1132010 ns BST  : Burst Terminate
# at time   1132017 ns READ : Bank = 0 Row =    1, Col = 238, Data =   751, Dqm = 0000
# at time   1132037 ns READ : Bank = 0 Row =    1, Col = 239, Data =   752, Dqm = 0000
# at time   1132090 ns BST  : Burst Terminate
# at time   1132110 ns PRE  : Bank = ALL
# at time   1141550 ns PRE  : Bank = ALL
# at time   1141570 ns PRE  : Bank = ALL
# at time   1141590 ns PRE  : Bank = ALL
# at time   1141610 ns ACT  : Bank = 0 Row =    1
# at time   1141710 ns WRITE: Bank = 0 Row =    1, Col = 240, Data =   753, Dqm = 0000
# at time   1141730 ns WRITE: Bank = 0 Row =    1, Col = 241, Data =   754, Dqm = 0000
# at time   1141750 ns WRITE: Bank = 0 Row =    1, Col = 242, Data =   755, Dqm = 0000
# at time   1141770 ns WRITE: Bank = 0 Row =    1, Col = 243, Data =   756, Dqm = 0000
# at time   1141790 ns WRITE: Bank = 0 Row =    1, Col = 244, Data =   757, Dqm = 0000
# at time   1141810 ns WRITE: Bank = 0 Row =    1, Col = 245, Data =   758, Dqm = 0000
# at time   1141830 ns WRITE: Bank = 0 Row =    1, Col = 246, Data =   759, Dqm = 0000
# at time   1141850 ns WRITE: Bank = 0 Row =    1, Col = 247, Data =   760, Dqm = 0000
# at time   1141870 ns WRITE: Bank = 0 Row =    1, Col = 248, Data =   761, Dqm = 0000
# at time   1141890 ns WRITE: Bank = 0 Row =    1, Col = 249, Data =   762, Dqm = 0000
# at time   1141910 ns WRITE: Bank = 0 Row =    1, Col = 250, Data =   763, Dqm = 0000
# at time   1141930 ns WRITE: Bank = 0 Row =    1, Col = 251, Data =   764, Dqm = 0000
# at time   1141950 ns WRITE: Bank = 0 Row =    1, Col = 252, Data =   765, Dqm = 0000
# at time   1141970 ns WRITE: Bank = 0 Row =    1, Col = 253, Data =   766, Dqm = 0000
# at time   1141990 ns WRITE: Bank = 0 Row =    1, Col = 254, Data =   767, Dqm = 0000
# at time   1142010 ns WRITE: Bank = 0 Row =    1, Col = 255, Data =   768, Dqm = 0000
# at time   1142030 ns BST  : Burst Terminate
# at time   1142050 ns BST  : Burst Terminate
# at time   1142070 ns PRE  : Bank = ALL
# at time   1145570 ns PRE  : Bank = ALL
# at time   1145590 ns PRE  : Bank = ALL
# at time   1145610 ns AREF : Auto Refresh
# at time   1151610 ns ACT  : Bank = 0 Row =    1
# at time   1151757 ns READ : Bank = 0 Row =    1, Col = 240, Data =   753, Dqm = 0000
# at time   1151777 ns READ : Bank = 0 Row =    1, Col = 241, Data =   754, Dqm = 0000
# at time   1151797 ns READ : Bank = 0 Row =    1, Col = 242, Data =   755, Dqm = 0000
# at time   1151817 ns READ : Bank = 0 Row =    1, Col = 243, Data =   756, Dqm = 0000
# at time   1151837 ns READ : Bank = 0 Row =    1, Col = 244, Data =   757, Dqm = 0000
# at time   1151857 ns READ : Bank = 0 Row =    1, Col = 245, Data =   758, Dqm = 0000
# at time   1151877 ns READ : Bank = 0 Row =    1, Col = 246, Data =   759, Dqm = 0000
# at time   1151897 ns READ : Bank = 0 Row =    1, Col = 247, Data =   760, Dqm = 0000
# at time   1151917 ns READ : Bank = 0 Row =    1, Col = 248, Data =   761, Dqm = 0000
# at time   1151937 ns READ : Bank = 0 Row =    1, Col = 249, Data =   762, Dqm = 0000
# at time   1151957 ns READ : Bank = 0 Row =    1, Col = 250, Data =   763, Dqm = 0000
# at time   1151977 ns READ : Bank = 0 Row =    1, Col = 251, Data =   764, Dqm = 0000
# at time   1151997 ns READ : Bank = 0 Row =    1, Col = 252, Data =   765, Dqm = 0000
# at time   1152017 ns READ : Bank = 0 Row =    1, Col = 253, Data =   766, Dqm = 0000
# at time   1152030 ns BST  : Burst Terminate
# at time   1152037 ns READ : Bank = 0 Row =    1, Col = 254, Data =   767, Dqm = 0000
# at time   1152057 ns READ : Bank = 0 Row =    1, Col = 255, Data =   768, Dqm = 0000
# at time   1152110 ns BST  : Burst Terminate
# at time   1152130 ns PRE  : Bank = ALL
# at time   1160570 ns PRE  : Bank = ALL
# at time   1160590 ns PRE  : Bank = ALL
# at time   1160610 ns AREF : Auto Refresh
# at time   1161570 ns PRE  : Bank = ALL
# at time   1161590 ns PRE  : Bank = ALL
# at time   1161610 ns PRE  : Bank = ALL
# at time   1161630 ns ACT  : Bank = 0 Row =    1
# at time   1161730 ns WRITE: Bank = 0 Row =    1, Col = 256, Data =   769, Dqm = 0000
# at time   1161750 ns WRITE: Bank = 0 Row =    1, Col = 257, Data =   770, Dqm = 0000
# at time   1161770 ns WRITE: Bank = 0 Row =    1, Col = 258, Data =   771, Dqm = 0000
# at time   1161790 ns WRITE: Bank = 0 Row =    1, Col = 259, Data =   772, Dqm = 0000
# at time   1161810 ns WRITE: Bank = 0 Row =    1, Col = 260, Data =   773, Dqm = 0000
# at time   1161830 ns WRITE: Bank = 0 Row =    1, Col = 261, Data =   774, Dqm = 0000
# at time   1161850 ns WRITE: Bank = 0 Row =    1, Col = 262, Data =   775, Dqm = 0000
# at time   1161870 ns WRITE: Bank = 0 Row =    1, Col = 263, Data =   776, Dqm = 0000
# at time   1161890 ns WRITE: Bank = 0 Row =    1, Col = 264, Data =   777, Dqm = 0000
# at time   1161910 ns WRITE: Bank = 0 Row =    1, Col = 265, Data =   778, Dqm = 0000
# at time   1161930 ns WRITE: Bank = 0 Row =    1, Col = 266, Data =   779, Dqm = 0000
# at time   1161950 ns WRITE: Bank = 0 Row =    1, Col = 267, Data =   780, Dqm = 0000
# at time   1161970 ns WRITE: Bank = 0 Row =    1, Col = 268, Data =   781, Dqm = 0000
# at time   1161990 ns WRITE: Bank = 0 Row =    1, Col = 269, Data =   782, Dqm = 0000
# at time   1162010 ns WRITE: Bank = 0 Row =    1, Col = 270, Data =   783, Dqm = 0000
# at time   1162030 ns WRITE: Bank = 0 Row =    1, Col = 271, Data =   784, Dqm = 0000
# at time   1162050 ns BST  : Burst Terminate
# at time   1162070 ns BST  : Burst Terminate
# at time   1162090 ns PRE  : Bank = ALL
# at time   1171630 ns ACT  : Bank = 0 Row =    1
# at time   1171777 ns READ : Bank = 0 Row =    1, Col = 256, Data =   769, Dqm = 0000
# at time   1171797 ns READ : Bank = 0 Row =    1, Col = 257, Data =   770, Dqm = 0000
# at time   1171817 ns READ : Bank = 0 Row =    1, Col = 258, Data =   771, Dqm = 0000
# at time   1171837 ns READ : Bank = 0 Row =    1, Col = 259, Data =   772, Dqm = 0000
# at time   1171857 ns READ : Bank = 0 Row =    1, Col = 260, Data =   773, Dqm = 0000
# at time   1171877 ns READ : Bank = 0 Row =    1, Col = 261, Data =   774, Dqm = 0000
# at time   1171897 ns READ : Bank = 0 Row =    1, Col = 262, Data =   775, Dqm = 0000
# at time   1171917 ns READ : Bank = 0 Row =    1, Col = 263, Data =   776, Dqm = 0000
# at time   1171937 ns READ : Bank = 0 Row =    1, Col = 264, Data =   777, Dqm = 0000
# at time   1171957 ns READ : Bank = 0 Row =    1, Col = 265, Data =   778, Dqm = 0000
# at time   1171977 ns READ : Bank = 0 Row =    1, Col = 266, Data =   779, Dqm = 0000
# at time   1171997 ns READ : Bank = 0 Row =    1, Col = 267, Data =   780, Dqm = 0000
# at time   1172017 ns READ : Bank = 0 Row =    1, Col = 268, Data =   781, Dqm = 0000
# at time   1172037 ns READ : Bank = 0 Row =    1, Col = 269, Data =   782, Dqm = 0000
# at time   1172050 ns BST  : Burst Terminate
# at time   1172057 ns READ : Bank = 0 Row =    1, Col = 270, Data =   783, Dqm = 0000
# at time   1172077 ns READ : Bank = 0 Row =    1, Col = 271, Data =   784, Dqm = 0000
# at time   1172130 ns BST  : Burst Terminate
# at time   1172150 ns PRE  : Bank = ALL
# at time   1175570 ns PRE  : Bank = ALL
# at time   1175590 ns PRE  : Bank = ALL
# at time   1175610 ns AREF : Auto Refresh
# at time   1181590 ns PRE  : Bank = ALL
# at time   1181610 ns PRE  : Bank = ALL
# at time   1181630 ns PRE  : Bank = ALL
# at time   1181650 ns ACT  : Bank = 0 Row =    1
# at time   1181750 ns WRITE: Bank = 0 Row =    1, Col = 272, Data =   785, Dqm = 0000
# at time   1181770 ns WRITE: Bank = 0 Row =    1, Col = 273, Data =   786, Dqm = 0000
# at time   1181790 ns WRITE: Bank = 0 Row =    1, Col = 274, Data =   787, Dqm = 0000
# at time   1181810 ns WRITE: Bank = 0 Row =    1, Col = 275, Data =   788, Dqm = 0000
# at time   1181830 ns WRITE: Bank = 0 Row =    1, Col = 276, Data =   789, Dqm = 0000
# at time   1181850 ns WRITE: Bank = 0 Row =    1, Col = 277, Data =   790, Dqm = 0000
# at time   1181870 ns WRITE: Bank = 0 Row =    1, Col = 278, Data =   791, Dqm = 0000
# at time   1181890 ns WRITE: Bank = 0 Row =    1, Col = 279, Data =   792, Dqm = 0000
# at time   1181910 ns WRITE: Bank = 0 Row =    1, Col = 280, Data =   793, Dqm = 0000
# at time   1181930 ns WRITE: Bank = 0 Row =    1, Col = 281, Data =   794, Dqm = 0000
# at time   1181950 ns WRITE: Bank = 0 Row =    1, Col = 282, Data =   795, Dqm = 0000
# at time   1181970 ns WRITE: Bank = 0 Row =    1, Col = 283, Data =   796, Dqm = 0000
# at time   1181990 ns WRITE: Bank = 0 Row =    1, Col = 284, Data =   797, Dqm = 0000
# at time   1182010 ns WRITE: Bank = 0 Row =    1, Col = 285, Data =   798, Dqm = 0000
# at time   1182030 ns WRITE: Bank = 0 Row =    1, Col = 286, Data =   799, Dqm = 0000
# at time   1182050 ns WRITE: Bank = 0 Row =    1, Col = 287, Data =   800, Dqm = 0000
# at time   1182070 ns BST  : Burst Terminate
# at time   1182090 ns BST  : Burst Terminate
# at time   1182110 ns PRE  : Bank = ALL
# at time   1190570 ns PRE  : Bank = ALL
# at time   1190590 ns PRE  : Bank = ALL
# at time   1190610 ns AREF : Auto Refresh
# at time   1191650 ns ACT  : Bank = 0 Row =    1
# at time   1191797 ns READ : Bank = 0 Row =    1, Col = 272, Data =   785, Dqm = 0000
# at time   1191817 ns READ : Bank = 0 Row =    1, Col = 273, Data =   786, Dqm = 0000
# at time   1191837 ns READ : Bank = 0 Row =    1, Col = 274, Data =   787, Dqm = 0000
# at time   1191857 ns READ : Bank = 0 Row =    1, Col = 275, Data =   788, Dqm = 0000
# at time   1191877 ns READ : Bank = 0 Row =    1, Col = 276, Data =   789, Dqm = 0000
# at time   1191897 ns READ : Bank = 0 Row =    1, Col = 277, Data =   790, Dqm = 0000
# at time   1191917 ns READ : Bank = 0 Row =    1, Col = 278, Data =   791, Dqm = 0000
# at time   1191937 ns READ : Bank = 0 Row =    1, Col = 279, Data =   792, Dqm = 0000
# at time   1191957 ns READ : Bank = 0 Row =    1, Col = 280, Data =   793, Dqm = 0000
# at time   1191977 ns READ : Bank = 0 Row =    1, Col = 281, Data =   794, Dqm = 0000
# at time   1191997 ns READ : Bank = 0 Row =    1, Col = 282, Data =   795, Dqm = 0000
# at time   1192017 ns READ : Bank = 0 Row =    1, Col = 283, Data =   796, Dqm = 0000
# at time   1192037 ns READ : Bank = 0 Row =    1, Col = 284, Data =   797, Dqm = 0000
# at time   1192057 ns READ : Bank = 0 Row =    1, Col = 285, Data =   798, Dqm = 0000
# at time   1192070 ns BST  : Burst Terminate
# at time   1192077 ns READ : Bank = 0 Row =    1, Col = 286, Data =   799, Dqm = 0000
# at time   1192097 ns READ : Bank = 0 Row =    1, Col = 287, Data =   800, Dqm = 0000
# at time   1192150 ns BST  : Burst Terminate
# at time   1192170 ns PRE  : Bank = ALL
run
# at time   1201610 ns PRE  : Bank = ALL
# at time   1201630 ns PRE  : Bank = ALL
# at time   1201650 ns PRE  : Bank = ALL
# at time   1201670 ns ACT  : Bank = 0 Row =    1
# at time   1201770 ns WRITE: Bank = 0 Row =    1, Col = 288, Data =   801, Dqm = 0000
# at time   1201790 ns WRITE: Bank = 0 Row =    1, Col = 289, Data =   802, Dqm = 0000
# at time   1201810 ns WRITE: Bank = 0 Row =    1, Col = 290, Data =   803, Dqm = 0000
# at time   1201830 ns WRITE: Bank = 0 Row =    1, Col = 291, Data =   804, Dqm = 0000
# at time   1201850 ns WRITE: Bank = 0 Row =    1, Col = 292, Data =   805, Dqm = 0000
# at time   1201870 ns WRITE: Bank = 0 Row =    1, Col = 293, Data =   806, Dqm = 0000
# at time   1201890 ns WRITE: Bank = 0 Row =    1, Col = 294, Data =   807, Dqm = 0000
# at time   1201910 ns WRITE: Bank = 0 Row =    1, Col = 295, Data =   808, Dqm = 0000
# at time   1201930 ns WRITE: Bank = 0 Row =    1, Col = 296, Data =   809, Dqm = 0000
# at time   1201950 ns WRITE: Bank = 0 Row =    1, Col = 297, Data =   810, Dqm = 0000
# at time   1201970 ns WRITE: Bank = 0 Row =    1, Col = 298, Data =   811, Dqm = 0000
# at time   1201990 ns WRITE: Bank = 0 Row =    1, Col = 299, Data =   812, Dqm = 0000
# at time   1202010 ns WRITE: Bank = 0 Row =    1, Col = 300, Data =   813, Dqm = 0000
# at time   1202030 ns WRITE: Bank = 0 Row =    1, Col = 301, Data =   814, Dqm = 0000
# at time   1202050 ns WRITE: Bank = 0 Row =    1, Col = 302, Data =   815, Dqm = 0000
# at time   1202070 ns WRITE: Bank = 0 Row =    1, Col = 303, Data =   816, Dqm = 0000
# at time   1202090 ns BST  : Burst Terminate
# at time   1202110 ns BST  : Burst Terminate
# at time   1202130 ns PRE  : Bank = ALL
# at time   1205570 ns PRE  : Bank = ALL
# at time   1205590 ns PRE  : Bank = ALL
# at time   1205610 ns AREF : Auto Refresh
# at time   1211670 ns ACT  : Bank = 0 Row =    1
# at time   1211817 ns READ : Bank = 0 Row =    1, Col = 288, Data =   801, Dqm = 0000
# at time   1211837 ns READ : Bank = 0 Row =    1, Col = 289, Data =   802, Dqm = 0000
# at time   1211857 ns READ : Bank = 0 Row =    1, Col = 290, Data =   803, Dqm = 0000
# at time   1211877 ns READ : Bank = 0 Row =    1, Col = 291, Data =   804, Dqm = 0000
# at time   1211897 ns READ : Bank = 0 Row =    1, Col = 292, Data =   805, Dqm = 0000
# at time   1211917 ns READ : Bank = 0 Row =    1, Col = 293, Data =   806, Dqm = 0000
# at time   1211937 ns READ : Bank = 0 Row =    1, Col = 294, Data =   807, Dqm = 0000
# at time   1211957 ns READ : Bank = 0 Row =    1, Col = 295, Data =   808, Dqm = 0000
# at time   1211977 ns READ : Bank = 0 Row =    1, Col = 296, Data =   809, Dqm = 0000
# at time   1211997 ns READ : Bank = 0 Row =    1, Col = 297, Data =   810, Dqm = 0000
# at time   1212017 ns READ : Bank = 0 Row =    1, Col = 298, Data =   811, Dqm = 0000
# at time   1212037 ns READ : Bank = 0 Row =    1, Col = 299, Data =   812, Dqm = 0000
# at time   1212057 ns READ : Bank = 0 Row =    1, Col = 300, Data =   813, Dqm = 0000
# at time   1212077 ns READ : Bank = 0 Row =    1, Col = 301, Data =   814, Dqm = 0000
# at time   1212090 ns BST  : Burst Terminate
# at time   1212097 ns READ : Bank = 0 Row =    1, Col = 302, Data =   815, Dqm = 0000
# at time   1212117 ns READ : Bank = 0 Row =    1, Col = 303, Data =   816, Dqm = 0000
# at time   1212170 ns BST  : Burst Terminate
# at time   1212190 ns PRE  : Bank = ALL
# at time   1220570 ns PRE  : Bank = ALL
# at time   1220590 ns PRE  : Bank = ALL
# at time   1220610 ns AREF : Auto Refresh
# at time   1221630 ns PRE  : Bank = ALL
# at time   1221650 ns PRE  : Bank = ALL
# at time   1221670 ns PRE  : Bank = ALL
# at time   1221690 ns ACT  : Bank = 0 Row =    1
# at time   1221790 ns WRITE: Bank = 0 Row =    1, Col = 304, Data =   817, Dqm = 0000
# at time   1221810 ns WRITE: Bank = 0 Row =    1, Col = 305, Data =   818, Dqm = 0000
# at time   1221830 ns WRITE: Bank = 0 Row =    1, Col = 306, Data =   819, Dqm = 0000
# at time   1221850 ns WRITE: Bank = 0 Row =    1, Col = 307, Data =   820, Dqm = 0000
# at time   1221870 ns WRITE: Bank = 0 Row =    1, Col = 308, Data =   821, Dqm = 0000
# at time   1221890 ns WRITE: Bank = 0 Row =    1, Col = 309, Data =   822, Dqm = 0000
# at time   1221910 ns WRITE: Bank = 0 Row =    1, Col = 310, Data =   823, Dqm = 0000
# at time   1221930 ns WRITE: Bank = 0 Row =    1, Col = 311, Data =   824, Dqm = 0000
# at time   1221950 ns WRITE: Bank = 0 Row =    1, Col = 312, Data =   825, Dqm = 0000
# at time   1221970 ns WRITE: Bank = 0 Row =    1, Col = 313, Data =   826, Dqm = 0000
# at time   1221990 ns WRITE: Bank = 0 Row =    1, Col = 314, Data =   827, Dqm = 0000
# at time   1222010 ns WRITE: Bank = 0 Row =    1, Col = 315, Data =   828, Dqm = 0000
# at time   1222030 ns WRITE: Bank = 0 Row =    1, Col = 316, Data =   829, Dqm = 0000
# at time   1222050 ns WRITE: Bank = 0 Row =    1, Col = 317, Data =   830, Dqm = 0000
# at time   1222070 ns WRITE: Bank = 0 Row =    1, Col = 318, Data =   831, Dqm = 0000
# at time   1222090 ns WRITE: Bank = 0 Row =    1, Col = 319, Data =   832, Dqm = 0000
# at time   1222110 ns BST  : Burst Terminate
# at time   1222130 ns BST  : Burst Terminate
# at time   1222150 ns PRE  : Bank = ALL
# at time   1231690 ns ACT  : Bank = 0 Row =    1
# at time   1231837 ns READ : Bank = 0 Row =    1, Col = 304, Data =   817, Dqm = 0000
# at time   1231857 ns READ : Bank = 0 Row =    1, Col = 305, Data =   818, Dqm = 0000
# at time   1231877 ns READ : Bank = 0 Row =    1, Col = 306, Data =   819, Dqm = 0000
# at time   1231897 ns READ : Bank = 0 Row =    1, Col = 307, Data =   820, Dqm = 0000
# at time   1231917 ns READ : Bank = 0 Row =    1, Col = 308, Data =   821, Dqm = 0000
# at time   1231937 ns READ : Bank = 0 Row =    1, Col = 309, Data =   822, Dqm = 0000
# at time   1231957 ns READ : Bank = 0 Row =    1, Col = 310, Data =   823, Dqm = 0000
# at time   1231977 ns READ : Bank = 0 Row =    1, Col = 311, Data =   824, Dqm = 0000
# at time   1231997 ns READ : Bank = 0 Row =    1, Col = 312, Data =   825, Dqm = 0000
# at time   1232017 ns READ : Bank = 0 Row =    1, Col = 313, Data =   826, Dqm = 0000
# at time   1232037 ns READ : Bank = 0 Row =    1, Col = 314, Data =   827, Dqm = 0000
# at time   1232057 ns READ : Bank = 0 Row =    1, Col = 315, Data =   828, Dqm = 0000
# at time   1232077 ns READ : Bank = 0 Row =    1, Col = 316, Data =   829, Dqm = 0000
# at time   1232097 ns READ : Bank = 0 Row =    1, Col = 317, Data =   830, Dqm = 0000
# at time   1232110 ns BST  : Burst Terminate
# at time   1232117 ns READ : Bank = 0 Row =    1, Col = 318, Data =   831, Dqm = 0000
# at time   1232137 ns READ : Bank = 0 Row =    1, Col = 319, Data =   832, Dqm = 0000
# at time   1232190 ns BST  : Burst Terminate
# at time   1232210 ns PRE  : Bank = ALL
# at time   1235570 ns PRE  : Bank = ALL
# at time   1235590 ns PRE  : Bank = ALL
# at time   1235610 ns AREF : Auto Refresh
# at time   1241650 ns PRE  : Bank = ALL
# at time   1241670 ns PRE  : Bank = ALL
# at time   1241690 ns PRE  : Bank = ALL
# at time   1241710 ns ACT  : Bank = 0 Row =    1
# at time   1241810 ns WRITE: Bank = 0 Row =    1, Col = 320, Data =   833, Dqm = 0000
# at time   1241830 ns WRITE: Bank = 0 Row =    1, Col = 321, Data =   834, Dqm = 0000
# at time   1241850 ns WRITE: Bank = 0 Row =    1, Col = 322, Data =   835, Dqm = 0000
# at time   1241870 ns WRITE: Bank = 0 Row =    1, Col = 323, Data =   836, Dqm = 0000
# at time   1241890 ns WRITE: Bank = 0 Row =    1, Col = 324, Data =   837, Dqm = 0000
# at time   1241910 ns WRITE: Bank = 0 Row =    1, Col = 325, Data =   838, Dqm = 0000
# at time   1241930 ns WRITE: Bank = 0 Row =    1, Col = 326, Data =   839, Dqm = 0000
# at time   1241950 ns WRITE: Bank = 0 Row =    1, Col = 327, Data =   840, Dqm = 0000
# at time   1241970 ns WRITE: Bank = 0 Row =    1, Col = 328, Data =   841, Dqm = 0000
# at time   1241990 ns WRITE: Bank = 0 Row =    1, Col = 329, Data =   842, Dqm = 0000
# at time   1242010 ns WRITE: Bank = 0 Row =    1, Col = 330, Data =   843, Dqm = 0000
# at time   1242030 ns WRITE: Bank = 0 Row =    1, Col = 331, Data =   844, Dqm = 0000
# at time   1242050 ns WRITE: Bank = 0 Row =    1, Col = 332, Data =   845, Dqm = 0000
# at time   1242070 ns WRITE: Bank = 0 Row =    1, Col = 333, Data =   846, Dqm = 0000
# at time   1242090 ns WRITE: Bank = 0 Row =    1, Col = 334, Data =   847, Dqm = 0000
# at time   1242110 ns WRITE: Bank = 0 Row =    1, Col = 335, Data =   848, Dqm = 0000
# at time   1242130 ns BST  : Burst Terminate
# at time   1242150 ns BST  : Burst Terminate
# at time   1242170 ns PRE  : Bank = ALL
# at time   1250570 ns PRE  : Bank = ALL
# at time   1250590 ns PRE  : Bank = ALL
# at time   1250610 ns AREF : Auto Refresh
# at time   1251710 ns ACT  : Bank = 0 Row =    1
# at time   1251857 ns READ : Bank = 0 Row =    1, Col = 320, Data =   833, Dqm = 0000
# at time   1251877 ns READ : Bank = 0 Row =    1, Col = 321, Data =   834, Dqm = 0000
# at time   1251897 ns READ : Bank = 0 Row =    1, Col = 322, Data =   835, Dqm = 0000
# at time   1251917 ns READ : Bank = 0 Row =    1, Col = 323, Data =   836, Dqm = 0000
# at time   1251937 ns READ : Bank = 0 Row =    1, Col = 324, Data =   837, Dqm = 0000
# at time   1251957 ns READ : Bank = 0 Row =    1, Col = 325, Data =   838, Dqm = 0000
# at time   1251977 ns READ : Bank = 0 Row =    1, Col = 326, Data =   839, Dqm = 0000
# at time   1251997 ns READ : Bank = 0 Row =    1, Col = 327, Data =   840, Dqm = 0000
# at time   1252017 ns READ : Bank = 0 Row =    1, Col = 328, Data =   841, Dqm = 0000
# at time   1252037 ns READ : Bank = 0 Row =    1, Col = 329, Data =   842, Dqm = 0000
# at time   1252057 ns READ : Bank = 0 Row =    1, Col = 330, Data =   843, Dqm = 0000
# at time   1252077 ns READ : Bank = 0 Row =    1, Col = 331, Data =   844, Dqm = 0000
# at time   1252097 ns READ : Bank = 0 Row =    1, Col = 332, Data =   845, Dqm = 0000
# at time   1252117 ns READ : Bank = 0 Row =    1, Col = 333, Data =   846, Dqm = 0000
# at time   1252130 ns BST  : Burst Terminate
# at time   1252137 ns READ : Bank = 0 Row =    1, Col = 334, Data =   847, Dqm = 0000
# at time   1252157 ns READ : Bank = 0 Row =    1, Col = 335, Data =   848, Dqm = 0000
# at time   1252210 ns BST  : Burst Terminate
# at time   1252230 ns PRE  : Bank = ALL
# at time   1261670 ns PRE  : Bank = ALL
# at time   1261690 ns PRE  : Bank = ALL
# at time   1261710 ns PRE  : Bank = ALL
# at time   1261730 ns ACT  : Bank = 0 Row =    1
# at time   1261830 ns WRITE: Bank = 0 Row =    1, Col = 336, Data =   849, Dqm = 0000
# at time   1261850 ns WRITE: Bank = 0 Row =    1, Col = 337, Data =   850, Dqm = 0000
# at time   1261870 ns WRITE: Bank = 0 Row =    1, Col = 338, Data =   851, Dqm = 0000
# at time   1261890 ns WRITE: Bank = 0 Row =    1, Col = 339, Data =   852, Dqm = 0000
# at time   1261910 ns WRITE: Bank = 0 Row =    1, Col = 340, Data =   853, Dqm = 0000
# at time   1261930 ns WRITE: Bank = 0 Row =    1, Col = 341, Data =   854, Dqm = 0000
# at time   1261950 ns WRITE: Bank = 0 Row =    1, Col = 342, Data =   855, Dqm = 0000
# at time   1261970 ns WRITE: Bank = 0 Row =    1, Col = 343, Data =   856, Dqm = 0000
# at time   1261990 ns WRITE: Bank = 0 Row =    1, Col = 344, Data =   857, Dqm = 0000
# at time   1262010 ns WRITE: Bank = 0 Row =    1, Col = 345, Data =   858, Dqm = 0000
# at time   1262030 ns WRITE: Bank = 0 Row =    1, Col = 346, Data =   859, Dqm = 0000
# at time   1262050 ns WRITE: Bank = 0 Row =    1, Col = 347, Data =   860, Dqm = 0000
# at time   1262070 ns WRITE: Bank = 0 Row =    1, Col = 348, Data =   861, Dqm = 0000
# at time   1262090 ns WRITE: Bank = 0 Row =    1, Col = 349, Data =   862, Dqm = 0000
# at time   1262110 ns WRITE: Bank = 0 Row =    1, Col = 350, Data =   863, Dqm = 0000
# at time   1262130 ns WRITE: Bank = 0 Row =    1, Col = 351, Data =   864, Dqm = 0000
# at time   1262150 ns BST  : Burst Terminate
# at time   1262170 ns BST  : Burst Terminate
# at time   1262190 ns PRE  : Bank = ALL
# at time   1265570 ns PRE  : Bank = ALL
# at time   1265590 ns PRE  : Bank = ALL
# at time   1265610 ns AREF : Auto Refresh
# at time   1271730 ns ACT  : Bank = 0 Row =    1
# at time   1271877 ns READ : Bank = 0 Row =    1, Col = 336, Data =   849, Dqm = 0000
# at time   1271897 ns READ : Bank = 0 Row =    1, Col = 337, Data =   850, Dqm = 0000
# at time   1271917 ns READ : Bank = 0 Row =    1, Col = 338, Data =   851, Dqm = 0000
# at time   1271937 ns READ : Bank = 0 Row =    1, Col = 339, Data =   852, Dqm = 0000
# at time   1271957 ns READ : Bank = 0 Row =    1, Col = 340, Data =   853, Dqm = 0000
# at time   1271977 ns READ : Bank = 0 Row =    1, Col = 341, Data =   854, Dqm = 0000
# at time   1271997 ns READ : Bank = 0 Row =    1, Col = 342, Data =   855, Dqm = 0000
# at time   1272017 ns READ : Bank = 0 Row =    1, Col = 343, Data =   856, Dqm = 0000
# at time   1272037 ns READ : Bank = 0 Row =    1, Col = 344, Data =   857, Dqm = 0000
# at time   1272057 ns READ : Bank = 0 Row =    1, Col = 345, Data =   858, Dqm = 0000
# at time   1272077 ns READ : Bank = 0 Row =    1, Col = 346, Data =   859, Dqm = 0000
# at time   1272097 ns READ : Bank = 0 Row =    1, Col = 347, Data =   860, Dqm = 0000
# at time   1272117 ns READ : Bank = 0 Row =    1, Col = 348, Data =   861, Dqm = 0000
# at time   1272137 ns READ : Bank = 0 Row =    1, Col = 349, Data =   862, Dqm = 0000
# at time   1272150 ns BST  : Burst Terminate
# at time   1272157 ns READ : Bank = 0 Row =    1, Col = 350, Data =   863, Dqm = 0000
# at time   1272177 ns READ : Bank = 0 Row =    1, Col = 351, Data =   864, Dqm = 0000
# at time   1272230 ns BST  : Burst Terminate
# at time   1272250 ns PRE  : Bank = ALL
# at time   1280570 ns PRE  : Bank = ALL
# at time   1280590 ns PRE  : Bank = ALL
# at time   1280610 ns AREF : Auto Refresh
# at time   1281690 ns PRE  : Bank = ALL
# at time   1281710 ns PRE  : Bank = ALL
# at time   1281730 ns PRE  : Bank = ALL
# at time   1281750 ns ACT  : Bank = 0 Row =    1
# at time   1281850 ns WRITE: Bank = 0 Row =    1, Col = 352, Data =   865, Dqm = 0000
# at time   1281870 ns WRITE: Bank = 0 Row =    1, Col = 353, Data =   866, Dqm = 0000
# at time   1281890 ns WRITE: Bank = 0 Row =    1, Col = 354, Data =   867, Dqm = 0000
# at time   1281910 ns WRITE: Bank = 0 Row =    1, Col = 355, Data =   868, Dqm = 0000
# at time   1281930 ns WRITE: Bank = 0 Row =    1, Col = 356, Data =   869, Dqm = 0000
# at time   1281950 ns WRITE: Bank = 0 Row =    1, Col = 357, Data =   870, Dqm = 0000
# at time   1281970 ns WRITE: Bank = 0 Row =    1, Col = 358, Data =   871, Dqm = 0000
# at time   1281990 ns WRITE: Bank = 0 Row =    1, Col = 359, Data =   872, Dqm = 0000
# at time   1282010 ns WRITE: Bank = 0 Row =    1, Col = 360, Data =   873, Dqm = 0000
# at time   1282030 ns WRITE: Bank = 0 Row =    1, Col = 361, Data =   874, Dqm = 0000
# at time   1282050 ns WRITE: Bank = 0 Row =    1, Col = 362, Data =   875, Dqm = 0000
# at time   1282070 ns WRITE: Bank = 0 Row =    1, Col = 363, Data =   876, Dqm = 0000
# at time   1282090 ns WRITE: Bank = 0 Row =    1, Col = 364, Data =   877, Dqm = 0000
# at time   1282110 ns WRITE: Bank = 0 Row =    1, Col = 365, Data =   878, Dqm = 0000
# at time   1282130 ns WRITE: Bank = 0 Row =    1, Col = 366, Data =   879, Dqm = 0000
# at time   1282150 ns WRITE: Bank = 0 Row =    1, Col = 367, Data =   880, Dqm = 0000
# at time   1282170 ns BST  : Burst Terminate
# at time   1282190 ns BST  : Burst Terminate
# at time   1282210 ns PRE  : Bank = ALL
# at time   1291750 ns ACT  : Bank = 0 Row =    1
# at time   1291897 ns READ : Bank = 0 Row =    1, Col = 352, Data =   865, Dqm = 0000
# at time   1291917 ns READ : Bank = 0 Row =    1, Col = 353, Data =   866, Dqm = 0000
# at time   1291937 ns READ : Bank = 0 Row =    1, Col = 354, Data =   867, Dqm = 0000
# at time   1291957 ns READ : Bank = 0 Row =    1, Col = 355, Data =   868, Dqm = 0000
# at time   1291977 ns READ : Bank = 0 Row =    1, Col = 356, Data =   869, Dqm = 0000
# at time   1291997 ns READ : Bank = 0 Row =    1, Col = 357, Data =   870, Dqm = 0000
# at time   1292017 ns READ : Bank = 0 Row =    1, Col = 358, Data =   871, Dqm = 0000
# at time   1292037 ns READ : Bank = 0 Row =    1, Col = 359, Data =   872, Dqm = 0000
# at time   1292057 ns READ : Bank = 0 Row =    1, Col = 360, Data =   873, Dqm = 0000
# at time   1292077 ns READ : Bank = 0 Row =    1, Col = 361, Data =   874, Dqm = 0000
# at time   1292097 ns READ : Bank = 0 Row =    1, Col = 362, Data =   875, Dqm = 0000
# at time   1292117 ns READ : Bank = 0 Row =    1, Col = 363, Data =   876, Dqm = 0000
# at time   1292137 ns READ : Bank = 0 Row =    1, Col = 364, Data =   877, Dqm = 0000
# at time   1292157 ns READ : Bank = 0 Row =    1, Col = 365, Data =   878, Dqm = 0000
# at time   1292170 ns BST  : Burst Terminate
# at time   1292177 ns READ : Bank = 0 Row =    1, Col = 366, Data =   879, Dqm = 0000
# at time   1292197 ns READ : Bank = 0 Row =    1, Col = 367, Data =   880, Dqm = 0000
# at time   1292250 ns BST  : Burst Terminate
# at time   1292270 ns PRE  : Bank = ALL
# at time   1295570 ns PRE  : Bank = ALL
# at time   1295590 ns PRE  : Bank = ALL
# at time   1295610 ns AREF : Auto Refresh
# at time   1301710 ns PRE  : Bank = ALL
# at time   1301730 ns PRE  : Bank = ALL
# at time   1301750 ns PRE  : Bank = ALL
# at time   1301770 ns ACT  : Bank = 0 Row =    1
# at time   1301870 ns WRITE: Bank = 0 Row =    1, Col = 368, Data =   881, Dqm = 0000
# at time   1301890 ns WRITE: Bank = 0 Row =    1, Col = 369, Data =   882, Dqm = 0000
# at time   1301910 ns WRITE: Bank = 0 Row =    1, Col = 370, Data =   883, Dqm = 0000
# at time   1301930 ns WRITE: Bank = 0 Row =    1, Col = 371, Data =   884, Dqm = 0000
# at time   1301950 ns WRITE: Bank = 0 Row =    1, Col = 372, Data =   885, Dqm = 0000
# at time   1301970 ns WRITE: Bank = 0 Row =    1, Col = 373, Data =   886, Dqm = 0000
# at time   1301990 ns WRITE: Bank = 0 Row =    1, Col = 374, Data =   887, Dqm = 0000
# at time   1302010 ns WRITE: Bank = 0 Row =    1, Col = 375, Data =   888, Dqm = 0000
# at time   1302030 ns WRITE: Bank = 0 Row =    1, Col = 376, Data =   889, Dqm = 0000
# at time   1302050 ns WRITE: Bank = 0 Row =    1, Col = 377, Data =   890, Dqm = 0000
# at time   1302070 ns WRITE: Bank = 0 Row =    1, Col = 378, Data =   891, Dqm = 0000
# at time   1302090 ns WRITE: Bank = 0 Row =    1, Col = 379, Data =   892, Dqm = 0000
# at time   1302110 ns WRITE: Bank = 0 Row =    1, Col = 380, Data =   893, Dqm = 0000
# at time   1302130 ns WRITE: Bank = 0 Row =    1, Col = 381, Data =   894, Dqm = 0000
# at time   1302150 ns WRITE: Bank = 0 Row =    1, Col = 382, Data =   895, Dqm = 0000
# at time   1302170 ns WRITE: Bank = 0 Row =    1, Col = 383, Data =   896, Dqm = 0000
# at time   1302190 ns BST  : Burst Terminate
# at time   1302210 ns BST  : Burst Terminate
# at time   1302230 ns PRE  : Bank = ALL
# at time   1310570 ns PRE  : Bank = ALL
# at time   1310590 ns PRE  : Bank = ALL
# at time   1310610 ns AREF : Auto Refresh
# at time   1311770 ns ACT  : Bank = 0 Row =    1
# at time   1311917 ns READ : Bank = 0 Row =    1, Col = 368, Data =   881, Dqm = 0000
# at time   1311937 ns READ : Bank = 0 Row =    1, Col = 369, Data =   882, Dqm = 0000
# at time   1311957 ns READ : Bank = 0 Row =    1, Col = 370, Data =   883, Dqm = 0000
# at time   1311977 ns READ : Bank = 0 Row =    1, Col = 371, Data =   884, Dqm = 0000
# at time   1311997 ns READ : Bank = 0 Row =    1, Col = 372, Data =   885, Dqm = 0000
# at time   1312017 ns READ : Bank = 0 Row =    1, Col = 373, Data =   886, Dqm = 0000
# at time   1312037 ns READ : Bank = 0 Row =    1, Col = 374, Data =   887, Dqm = 0000
# at time   1312057 ns READ : Bank = 0 Row =    1, Col = 375, Data =   888, Dqm = 0000
# at time   1312077 ns READ : Bank = 0 Row =    1, Col = 376, Data =   889, Dqm = 0000
# at time   1312097 ns READ : Bank = 0 Row =    1, Col = 377, Data =   890, Dqm = 0000
# at time   1312117 ns READ : Bank = 0 Row =    1, Col = 378, Data =   891, Dqm = 0000
# at time   1312137 ns READ : Bank = 0 Row =    1, Col = 379, Data =   892, Dqm = 0000
# at time   1312157 ns READ : Bank = 0 Row =    1, Col = 380, Data =   893, Dqm = 0000
# at time   1312177 ns READ : Bank = 0 Row =    1, Col = 381, Data =   894, Dqm = 0000
# at time   1312190 ns BST  : Burst Terminate
# at time   1312197 ns READ : Bank = 0 Row =    1, Col = 382, Data =   895, Dqm = 0000
# at time   1312217 ns READ : Bank = 0 Row =    1, Col = 383, Data =   896, Dqm = 0000
# at time   1312270 ns BST  : Burst Terminate
# at time   1312290 ns PRE  : Bank = ALL
# at time   1321730 ns PRE  : Bank = ALL
# at time   1321750 ns PRE  : Bank = ALL
# at time   1321770 ns PRE  : Bank = ALL
# at time   1321790 ns ACT  : Bank = 0 Row =    1
# at time   1321890 ns WRITE: Bank = 0 Row =    1, Col = 384, Data =   897, Dqm = 0000
# at time   1321910 ns WRITE: Bank = 0 Row =    1, Col = 385, Data =   898, Dqm = 0000
# at time   1321930 ns WRITE: Bank = 0 Row =    1, Col = 386, Data =   899, Dqm = 0000
# at time   1321950 ns WRITE: Bank = 0 Row =    1, Col = 387, Data =   900, Dqm = 0000
# at time   1321970 ns WRITE: Bank = 0 Row =    1, Col = 388, Data =   901, Dqm = 0000
# at time   1321990 ns WRITE: Bank = 0 Row =    1, Col = 389, Data =   902, Dqm = 0000
# at time   1322010 ns WRITE: Bank = 0 Row =    1, Col = 390, Data =   903, Dqm = 0000
# at time   1322030 ns WRITE: Bank = 0 Row =    1, Col = 391, Data =   904, Dqm = 0000
# at time   1322050 ns WRITE: Bank = 0 Row =    1, Col = 392, Data =   905, Dqm = 0000
# at time   1322070 ns WRITE: Bank = 0 Row =    1, Col = 393, Data =   906, Dqm = 0000
# at time   1322090 ns WRITE: Bank = 0 Row =    1, Col = 394, Data =   907, Dqm = 0000
# at time   1322110 ns WRITE: Bank = 0 Row =    1, Col = 395, Data =   908, Dqm = 0000
# at time   1322130 ns WRITE: Bank = 0 Row =    1, Col = 396, Data =   909, Dqm = 0000
# at time   1322150 ns WRITE: Bank = 0 Row =    1, Col = 397, Data =   910, Dqm = 0000
# at time   1322170 ns WRITE: Bank = 0 Row =    1, Col = 398, Data =   911, Dqm = 0000
# at time   1322190 ns WRITE: Bank = 0 Row =    1, Col = 399, Data =   912, Dqm = 0000
# at time   1322210 ns BST  : Burst Terminate
# at time   1322230 ns BST  : Burst Terminate
# at time   1322250 ns PRE  : Bank = ALL
# at time   1325570 ns PRE  : Bank = ALL
# at time   1325590 ns PRE  : Bank = ALL
# at time   1325610 ns AREF : Auto Refresh
# at time   1331790 ns ACT  : Bank = 0 Row =    1
# at time   1331937 ns READ : Bank = 0 Row =    1, Col = 384, Data =   897, Dqm = 0000
# at time   1331957 ns READ : Bank = 0 Row =    1, Col = 385, Data =   898, Dqm = 0000
# at time   1331977 ns READ : Bank = 0 Row =    1, Col = 386, Data =   899, Dqm = 0000
# at time   1331997 ns READ : Bank = 0 Row =    1, Col = 387, Data =   900, Dqm = 0000
# at time   1332017 ns READ : Bank = 0 Row =    1, Col = 388, Data =   901, Dqm = 0000
# at time   1332037 ns READ : Bank = 0 Row =    1, Col = 389, Data =   902, Dqm = 0000
# at time   1332057 ns READ : Bank = 0 Row =    1, Col = 390, Data =   903, Dqm = 0000
# at time   1332077 ns READ : Bank = 0 Row =    1, Col = 391, Data =   904, Dqm = 0000
# at time   1332097 ns READ : Bank = 0 Row =    1, Col = 392, Data =   905, Dqm = 0000
# at time   1332117 ns READ : Bank = 0 Row =    1, Col = 393, Data =   906, Dqm = 0000
# at time   1332137 ns READ : Bank = 0 Row =    1, Col = 394, Data =   907, Dqm = 0000
# at time   1332157 ns READ : Bank = 0 Row =    1, Col = 395, Data =   908, Dqm = 0000
# at time   1332177 ns READ : Bank = 0 Row =    1, Col = 396, Data =   909, Dqm = 0000
# at time   1332197 ns READ : Bank = 0 Row =    1, Col = 397, Data =   910, Dqm = 0000
# at time   1332210 ns BST  : Burst Terminate
# at time   1332217 ns READ : Bank = 0 Row =    1, Col = 398, Data =   911, Dqm = 0000
# at time   1332237 ns READ : Bank = 0 Row =    1, Col = 399, Data =   912, Dqm = 0000
# at time   1332290 ns BST  : Burst Terminate
# at time   1332310 ns PRE  : Bank = ALL
# at time   1340570 ns PRE  : Bank = ALL
# at time   1340590 ns PRE  : Bank = ALL
# at time   1340610 ns AREF : Auto Refresh
# at time   1341750 ns PRE  : Bank = ALL
# at time   1341770 ns PRE  : Bank = ALL
# at time   1341790 ns PRE  : Bank = ALL
# at time   1341810 ns ACT  : Bank = 0 Row =    1
# at time   1341910 ns WRITE: Bank = 0 Row =    1, Col = 400, Data =   913, Dqm = 0000
# at time   1341930 ns WRITE: Bank = 0 Row =    1, Col = 401, Data =   914, Dqm = 0000
# at time   1341950 ns WRITE: Bank = 0 Row =    1, Col = 402, Data =   915, Dqm = 0000
# at time   1341970 ns WRITE: Bank = 0 Row =    1, Col = 403, Data =   916, Dqm = 0000
# at time   1341990 ns WRITE: Bank = 0 Row =    1, Col = 404, Data =   917, Dqm = 0000
# at time   1342010 ns WRITE: Bank = 0 Row =    1, Col = 405, Data =   918, Dqm = 0000
# at time   1342030 ns WRITE: Bank = 0 Row =    1, Col = 406, Data =   919, Dqm = 0000
# at time   1342050 ns WRITE: Bank = 0 Row =    1, Col = 407, Data =   920, Dqm = 0000
# at time   1342070 ns WRITE: Bank = 0 Row =    1, Col = 408, Data =   921, Dqm = 0000
# at time   1342090 ns WRITE: Bank = 0 Row =    1, Col = 409, Data =   922, Dqm = 0000
# at time   1342110 ns WRITE: Bank = 0 Row =    1, Col = 410, Data =   923, Dqm = 0000
# at time   1342130 ns WRITE: Bank = 0 Row =    1, Col = 411, Data =   924, Dqm = 0000
# at time   1342150 ns WRITE: Bank = 0 Row =    1, Col = 412, Data =   925, Dqm = 0000
# at time   1342170 ns WRITE: Bank = 0 Row =    1, Col = 413, Data =   926, Dqm = 0000
# at time   1342190 ns WRITE: Bank = 0 Row =    1, Col = 414, Data =   927, Dqm = 0000
# at time   1342210 ns WRITE: Bank = 0 Row =    1, Col = 415, Data =   928, Dqm = 0000
# at time   1342230 ns BST  : Burst Terminate
# at time   1342250 ns BST  : Burst Terminate
# at time   1342270 ns PRE  : Bank = ALL
# at time   1351810 ns ACT  : Bank = 0 Row =    1
# at time   1351957 ns READ : Bank = 0 Row =    1, Col = 400, Data =   913, Dqm = 0000
# at time   1351977 ns READ : Bank = 0 Row =    1, Col = 401, Data =   914, Dqm = 0000
# at time   1351997 ns READ : Bank = 0 Row =    1, Col = 402, Data =   915, Dqm = 0000
# at time   1352017 ns READ : Bank = 0 Row =    1, Col = 403, Data =   916, Dqm = 0000
# at time   1352037 ns READ : Bank = 0 Row =    1, Col = 404, Data =   917, Dqm = 0000
# at time   1352057 ns READ : Bank = 0 Row =    1, Col = 405, Data =   918, Dqm = 0000
# at time   1352077 ns READ : Bank = 0 Row =    1, Col = 406, Data =   919, Dqm = 0000
# at time   1352097 ns READ : Bank = 0 Row =    1, Col = 407, Data =   920, Dqm = 0000
# at time   1352117 ns READ : Bank = 0 Row =    1, Col = 408, Data =   921, Dqm = 0000
# at time   1352137 ns READ : Bank = 0 Row =    1, Col = 409, Data =   922, Dqm = 0000
# at time   1352157 ns READ : Bank = 0 Row =    1, Col = 410, Data =   923, Dqm = 0000
# at time   1352177 ns READ : Bank = 0 Row =    1, Col = 411, Data =   924, Dqm = 0000
# at time   1352197 ns READ : Bank = 0 Row =    1, Col = 412, Data =   925, Dqm = 0000
# at time   1352217 ns READ : Bank = 0 Row =    1, Col = 413, Data =   926, Dqm = 0000
# at time   1352230 ns BST  : Burst Terminate
# at time   1352237 ns READ : Bank = 0 Row =    1, Col = 414, Data =   927, Dqm = 0000
# at time   1352257 ns READ : Bank = 0 Row =    1, Col = 415, Data =   928, Dqm = 0000
# at time   1352310 ns BST  : Burst Terminate
# at time   1352330 ns PRE  : Bank = ALL
# at time   1355570 ns PRE  : Bank = ALL
# at time   1355590 ns PRE  : Bank = ALL
# at time   1355610 ns AREF : Auto Refresh
# at time   1361770 ns PRE  : Bank = ALL
# at time   1361790 ns PRE  : Bank = ALL
# at time   1361810 ns PRE  : Bank = ALL
# at time   1361830 ns ACT  : Bank = 0 Row =    1
# at time   1361930 ns WRITE: Bank = 0 Row =    1, Col = 416, Data =   929, Dqm = 0000
# at time   1361950 ns WRITE: Bank = 0 Row =    1, Col = 417, Data =   930, Dqm = 0000
# at time   1361970 ns WRITE: Bank = 0 Row =    1, Col = 418, Data =   931, Dqm = 0000
# at time   1361990 ns WRITE: Bank = 0 Row =    1, Col = 419, Data =   932, Dqm = 0000
# at time   1362010 ns WRITE: Bank = 0 Row =    1, Col = 420, Data =   933, Dqm = 0000
# at time   1362030 ns WRITE: Bank = 0 Row =    1, Col = 421, Data =   934, Dqm = 0000
# at time   1362050 ns WRITE: Bank = 0 Row =    1, Col = 422, Data =   935, Dqm = 0000
# at time   1362070 ns WRITE: Bank = 0 Row =    1, Col = 423, Data =   936, Dqm = 0000
# at time   1362090 ns WRITE: Bank = 0 Row =    1, Col = 424, Data =   937, Dqm = 0000
# at time   1362110 ns WRITE: Bank = 0 Row =    1, Col = 425, Data =   938, Dqm = 0000
# at time   1362130 ns WRITE: Bank = 0 Row =    1, Col = 426, Data =   939, Dqm = 0000
# at time   1362150 ns WRITE: Bank = 0 Row =    1, Col = 427, Data =   940, Dqm = 0000
# at time   1362170 ns WRITE: Bank = 0 Row =    1, Col = 428, Data =   941, Dqm = 0000
# at time   1362190 ns WRITE: Bank = 0 Row =    1, Col = 429, Data =   942, Dqm = 0000
# at time   1362210 ns WRITE: Bank = 0 Row =    1, Col = 430, Data =   943, Dqm = 0000
# at time   1362230 ns WRITE: Bank = 0 Row =    1, Col = 431, Data =   944, Dqm = 0000
# at time   1362250 ns BST  : Burst Terminate
# at time   1362270 ns BST  : Burst Terminate
# at time   1362290 ns PRE  : Bank = ALL
# at time   1370570 ns PRE  : Bank = ALL
# at time   1370590 ns PRE  : Bank = ALL
# at time   1370610 ns AREF : Auto Refresh
# at time   1371830 ns ACT  : Bank = 0 Row =    1
# at time   1371977 ns READ : Bank = 0 Row =    1, Col = 416, Data =   929, Dqm = 0000
# at time   1371997 ns READ : Bank = 0 Row =    1, Col = 417, Data =   930, Dqm = 0000
# at time   1372017 ns READ : Bank = 0 Row =    1, Col = 418, Data =   931, Dqm = 0000
# at time   1372037 ns READ : Bank = 0 Row =    1, Col = 419, Data =   932, Dqm = 0000
# at time   1372057 ns READ : Bank = 0 Row =    1, Col = 420, Data =   933, Dqm = 0000
# at time   1372077 ns READ : Bank = 0 Row =    1, Col = 421, Data =   934, Dqm = 0000
# at time   1372097 ns READ : Bank = 0 Row =    1, Col = 422, Data =   935, Dqm = 0000
# at time   1372117 ns READ : Bank = 0 Row =    1, Col = 423, Data =   936, Dqm = 0000
# at time   1372137 ns READ : Bank = 0 Row =    1, Col = 424, Data =   937, Dqm = 0000
# at time   1372157 ns READ : Bank = 0 Row =    1, Col = 425, Data =   938, Dqm = 0000
# at time   1372177 ns READ : Bank = 0 Row =    1, Col = 426, Data =   939, Dqm = 0000
# at time   1372197 ns READ : Bank = 0 Row =    1, Col = 427, Data =   940, Dqm = 0000
# at time   1372217 ns READ : Bank = 0 Row =    1, Col = 428, Data =   941, Dqm = 0000
# at time   1372237 ns READ : Bank = 0 Row =    1, Col = 429, Data =   942, Dqm = 0000
# at time   1372250 ns BST  : Burst Terminate
# at time   1372257 ns READ : Bank = 0 Row =    1, Col = 430, Data =   943, Dqm = 0000
# at time   1372277 ns READ : Bank = 0 Row =    1, Col = 431, Data =   944, Dqm = 0000
# at time   1372330 ns BST  : Burst Terminate
# at time   1372350 ns PRE  : Bank = ALL
# at time   1381790 ns PRE  : Bank = ALL
# at time   1381810 ns PRE  : Bank = ALL
# at time   1381830 ns PRE  : Bank = ALL
# at time   1381850 ns ACT  : Bank = 0 Row =    1
# at time   1381950 ns WRITE: Bank = 0 Row =    1, Col = 432, Data =   945, Dqm = 0000
# at time   1381970 ns WRITE: Bank = 0 Row =    1, Col = 433, Data =   946, Dqm = 0000
# at time   1381990 ns WRITE: Bank = 0 Row =    1, Col = 434, Data =   947, Dqm = 0000
# at time   1382010 ns WRITE: Bank = 0 Row =    1, Col = 435, Data =   948, Dqm = 0000
# at time   1382030 ns WRITE: Bank = 0 Row =    1, Col = 436, Data =   949, Dqm = 0000
# at time   1382050 ns WRITE: Bank = 0 Row =    1, Col = 437, Data =   950, Dqm = 0000
# at time   1382070 ns WRITE: Bank = 0 Row =    1, Col = 438, Data =   951, Dqm = 0000
# at time   1382090 ns WRITE: Bank = 0 Row =    1, Col = 439, Data =   952, Dqm = 0000
# at time   1382110 ns WRITE: Bank = 0 Row =    1, Col = 440, Data =   953, Dqm = 0000
# at time   1382130 ns WRITE: Bank = 0 Row =    1, Col = 441, Data =   954, Dqm = 0000
# at time   1382150 ns WRITE: Bank = 0 Row =    1, Col = 442, Data =   955, Dqm = 0000
# at time   1382170 ns WRITE: Bank = 0 Row =    1, Col = 443, Data =   956, Dqm = 0000
# at time   1382190 ns WRITE: Bank = 0 Row =    1, Col = 444, Data =   957, Dqm = 0000
# at time   1382210 ns WRITE: Bank = 0 Row =    1, Col = 445, Data =   958, Dqm = 0000
# at time   1382230 ns WRITE: Bank = 0 Row =    1, Col = 446, Data =   959, Dqm = 0000
# at time   1382250 ns WRITE: Bank = 0 Row =    1, Col = 447, Data =   960, Dqm = 0000
# at time   1382270 ns BST  : Burst Terminate
# at time   1382290 ns BST  : Burst Terminate
# at time   1382310 ns PRE  : Bank = ALL
# at time   1385570 ns PRE  : Bank = ALL
# at time   1385590 ns PRE  : Bank = ALL
# at time   1385610 ns AREF : Auto Refresh
# at time   1391850 ns ACT  : Bank = 0 Row =    1
# at time   1391997 ns READ : Bank = 0 Row =    1, Col = 432, Data =   945, Dqm = 0000
# at time   1392017 ns READ : Bank = 0 Row =    1, Col = 433, Data =   946, Dqm = 0000
# at time   1392037 ns READ : Bank = 0 Row =    1, Col = 434, Data =   947, Dqm = 0000
# at time   1392057 ns READ : Bank = 0 Row =    1, Col = 435, Data =   948, Dqm = 0000
# at time   1392077 ns READ : Bank = 0 Row =    1, Col = 436, Data =   949, Dqm = 0000
# at time   1392097 ns READ : Bank = 0 Row =    1, Col = 437, Data =   950, Dqm = 0000
# at time   1392117 ns READ : Bank = 0 Row =    1, Col = 438, Data =   951, Dqm = 0000
# at time   1392137 ns READ : Bank = 0 Row =    1, Col = 439, Data =   952, Dqm = 0000
# at time   1392157 ns READ : Bank = 0 Row =    1, Col = 440, Data =   953, Dqm = 0000
# at time   1392177 ns READ : Bank = 0 Row =    1, Col = 441, Data =   954, Dqm = 0000
# at time   1392197 ns READ : Bank = 0 Row =    1, Col = 442, Data =   955, Dqm = 0000
# at time   1392217 ns READ : Bank = 0 Row =    1, Col = 443, Data =   956, Dqm = 0000
# at time   1392237 ns READ : Bank = 0 Row =    1, Col = 444, Data =   957, Dqm = 0000
# at time   1392257 ns READ : Bank = 0 Row =    1, Col = 445, Data =   958, Dqm = 0000
# at time   1392270 ns BST  : Burst Terminate
# at time   1392277 ns READ : Bank = 0 Row =    1, Col = 446, Data =   959, Dqm = 0000
# at time   1392297 ns READ : Bank = 0 Row =    1, Col = 447, Data =   960, Dqm = 0000
# at time   1392350 ns BST  : Burst Terminate
# at time   1392370 ns PRE  : Bank = ALL
# at time   1400570 ns PRE  : Bank = ALL
# at time   1400590 ns PRE  : Bank = ALL
# at time   1400610 ns AREF : Auto Refresh
# at time   1401810 ns PRE  : Bank = ALL
# at time   1401830 ns PRE  : Bank = ALL
# at time   1401850 ns PRE  : Bank = ALL
# at time   1401870 ns ACT  : Bank = 0 Row =    1
# at time   1401970 ns WRITE: Bank = 0 Row =    1, Col = 448, Data =   961, Dqm = 0000
# at time   1401990 ns WRITE: Bank = 0 Row =    1, Col = 449, Data =   962, Dqm = 0000
# at time   1402010 ns WRITE: Bank = 0 Row =    1, Col = 450, Data =   963, Dqm = 0000
# at time   1402030 ns WRITE: Bank = 0 Row =    1, Col = 451, Data =   964, Dqm = 0000
# at time   1402050 ns WRITE: Bank = 0 Row =    1, Col = 452, Data =   965, Dqm = 0000
# at time   1402070 ns WRITE: Bank = 0 Row =    1, Col = 453, Data =   966, Dqm = 0000
# at time   1402090 ns WRITE: Bank = 0 Row =    1, Col = 454, Data =   967, Dqm = 0000
# at time   1402110 ns WRITE: Bank = 0 Row =    1, Col = 455, Data =   968, Dqm = 0000
# at time   1402130 ns WRITE: Bank = 0 Row =    1, Col = 456, Data =   969, Dqm = 0000
# at time   1402150 ns WRITE: Bank = 0 Row =    1, Col = 457, Data =   970, Dqm = 0000
# at time   1402170 ns WRITE: Bank = 0 Row =    1, Col = 458, Data =   971, Dqm = 0000
# at time   1402190 ns WRITE: Bank = 0 Row =    1, Col = 459, Data =   972, Dqm = 0000
# at time   1402210 ns WRITE: Bank = 0 Row =    1, Col = 460, Data =   973, Dqm = 0000
# at time   1402230 ns WRITE: Bank = 0 Row =    1, Col = 461, Data =   974, Dqm = 0000
# at time   1402250 ns WRITE: Bank = 0 Row =    1, Col = 462, Data =   975, Dqm = 0000
# at time   1402270 ns WRITE: Bank = 0 Row =    1, Col = 463, Data =   976, Dqm = 0000
# at time   1402290 ns BST  : Burst Terminate
# at time   1402310 ns BST  : Burst Terminate
# at time   1402330 ns PRE  : Bank = ALL
# at time   1411870 ns ACT  : Bank = 0 Row =    1
# at time   1412017 ns READ : Bank = 0 Row =    1, Col = 448, Data =   961, Dqm = 0000
# at time   1412037 ns READ : Bank = 0 Row =    1, Col = 449, Data =   962, Dqm = 0000
# at time   1412057 ns READ : Bank = 0 Row =    1, Col = 450, Data =   963, Dqm = 0000
# at time   1412077 ns READ : Bank = 0 Row =    1, Col = 451, Data =   964, Dqm = 0000
# at time   1412097 ns READ : Bank = 0 Row =    1, Col = 452, Data =   965, Dqm = 0000
# at time   1412117 ns READ : Bank = 0 Row =    1, Col = 453, Data =   966, Dqm = 0000
# at time   1412137 ns READ : Bank = 0 Row =    1, Col = 454, Data =   967, Dqm = 0000
# at time   1412157 ns READ : Bank = 0 Row =    1, Col = 455, Data =   968, Dqm = 0000
# at time   1412177 ns READ : Bank = 0 Row =    1, Col = 456, Data =   969, Dqm = 0000
# at time   1412197 ns READ : Bank = 0 Row =    1, Col = 457, Data =   970, Dqm = 0000
# at time   1412217 ns READ : Bank = 0 Row =    1, Col = 458, Data =   971, Dqm = 0000
# at time   1412237 ns READ : Bank = 0 Row =    1, Col = 459, Data =   972, Dqm = 0000
# at time   1412257 ns READ : Bank = 0 Row =    1, Col = 460, Data =   973, Dqm = 0000
# at time   1412277 ns READ : Bank = 0 Row =    1, Col = 461, Data =   974, Dqm = 0000
# at time   1412290 ns BST  : Burst Terminate
# at time   1412297 ns READ : Bank = 0 Row =    1, Col = 462, Data =   975, Dqm = 0000
# at time   1412317 ns READ : Bank = 0 Row =    1, Col = 463, Data =   976, Dqm = 0000
# at time   1412370 ns BST  : Burst Terminate
# at time   1412390 ns PRE  : Bank = ALL
# at time   1415570 ns PRE  : Bank = ALL
# at time   1415590 ns PRE  : Bank = ALL
# at time   1415610 ns AREF : Auto Refresh
# at time   1421830 ns PRE  : Bank = ALL
# at time   1421850 ns PRE  : Bank = ALL
# at time   1421870 ns PRE  : Bank = ALL
# at time   1421890 ns ACT  : Bank = 0 Row =    1
# at time   1421990 ns WRITE: Bank = 0 Row =    1, Col = 464, Data =   977, Dqm = 0000
# at time   1422010 ns WRITE: Bank = 0 Row =    1, Col = 465, Data =   978, Dqm = 0000
# at time   1422030 ns WRITE: Bank = 0 Row =    1, Col = 466, Data =   979, Dqm = 0000
# at time   1422050 ns WRITE: Bank = 0 Row =    1, Col = 467, Data =   980, Dqm = 0000
# at time   1422070 ns WRITE: Bank = 0 Row =    1, Col = 468, Data =   981, Dqm = 0000
# at time   1422090 ns WRITE: Bank = 0 Row =    1, Col = 469, Data =   982, Dqm = 0000
# at time   1422110 ns WRITE: Bank = 0 Row =    1, Col = 470, Data =   983, Dqm = 0000
# at time   1422130 ns WRITE: Bank = 0 Row =    1, Col = 471, Data =   984, Dqm = 0000
# at time   1422150 ns WRITE: Bank = 0 Row =    1, Col = 472, Data =   985, Dqm = 0000
# at time   1422170 ns WRITE: Bank = 0 Row =    1, Col = 473, Data =   986, Dqm = 0000
# at time   1422190 ns WRITE: Bank = 0 Row =    1, Col = 474, Data =   987, Dqm = 0000
# at time   1422210 ns WRITE: Bank = 0 Row =    1, Col = 475, Data =   988, Dqm = 0000
# at time   1422230 ns WRITE: Bank = 0 Row =    1, Col = 476, Data =   989, Dqm = 0000
# at time   1422250 ns WRITE: Bank = 0 Row =    1, Col = 477, Data =   990, Dqm = 0000
# at time   1422270 ns WRITE: Bank = 0 Row =    1, Col = 478, Data =   991, Dqm = 0000
# at time   1422290 ns WRITE: Bank = 0 Row =    1, Col = 479, Data =   992, Dqm = 0000
# at time   1422310 ns BST  : Burst Terminate
# at time   1422330 ns BST  : Burst Terminate
# at time   1422350 ns PRE  : Bank = ALL
# at time   1430570 ns PRE  : Bank = ALL
# at time   1430590 ns PRE  : Bank = ALL
# at time   1430610 ns AREF : Auto Refresh
# at time   1431890 ns ACT  : Bank = 0 Row =    1
# at time   1432037 ns READ : Bank = 0 Row =    1, Col = 464, Data =   977, Dqm = 0000
# at time   1432057 ns READ : Bank = 0 Row =    1, Col = 465, Data =   978, Dqm = 0000
# at time   1432077 ns READ : Bank = 0 Row =    1, Col = 466, Data =   979, Dqm = 0000
# at time   1432097 ns READ : Bank = 0 Row =    1, Col = 467, Data =   980, Dqm = 0000
# at time   1432117 ns READ : Bank = 0 Row =    1, Col = 468, Data =   981, Dqm = 0000
# at time   1432137 ns READ : Bank = 0 Row =    1, Col = 469, Data =   982, Dqm = 0000
# at time   1432157 ns READ : Bank = 0 Row =    1, Col = 470, Data =   983, Dqm = 0000
# at time   1432177 ns READ : Bank = 0 Row =    1, Col = 471, Data =   984, Dqm = 0000
# at time   1432197 ns READ : Bank = 0 Row =    1, Col = 472, Data =   985, Dqm = 0000
# at time   1432217 ns READ : Bank = 0 Row =    1, Col = 473, Data =   986, Dqm = 0000
# at time   1432237 ns READ : Bank = 0 Row =    1, Col = 474, Data =   987, Dqm = 0000
# at time   1432257 ns READ : Bank = 0 Row =    1, Col = 475, Data =   988, Dqm = 0000
# at time   1432277 ns READ : Bank = 0 Row =    1, Col = 476, Data =   989, Dqm = 0000
# at time   1432297 ns READ : Bank = 0 Row =    1, Col = 477, Data =   990, Dqm = 0000
# at time   1432310 ns BST  : Burst Terminate
# at time   1432317 ns READ : Bank = 0 Row =    1, Col = 478, Data =   991, Dqm = 0000
# at time   1432337 ns READ : Bank = 0 Row =    1, Col = 479, Data =   992, Dqm = 0000
# at time   1432390 ns BST  : Burst Terminate
# at time   1432410 ns PRE  : Bank = ALL
# at time   1441850 ns PRE  : Bank = ALL
# at time   1441870 ns PRE  : Bank = ALL
# at time   1441890 ns PRE  : Bank = ALL
# at time   1441910 ns ACT  : Bank = 0 Row =    1
# at time   1442010 ns WRITE: Bank = 0 Row =    1, Col = 480, Data =   993, Dqm = 0000
# at time   1442030 ns WRITE: Bank = 0 Row =    1, Col = 481, Data =   994, Dqm = 0000
# at time   1442050 ns WRITE: Bank = 0 Row =    1, Col = 482, Data =   995, Dqm = 0000
# at time   1442070 ns WRITE: Bank = 0 Row =    1, Col = 483, Data =   996, Dqm = 0000
# at time   1442090 ns WRITE: Bank = 0 Row =    1, Col = 484, Data =   997, Dqm = 0000
# at time   1442110 ns WRITE: Bank = 0 Row =    1, Col = 485, Data =   998, Dqm = 0000
# at time   1442130 ns WRITE: Bank = 0 Row =    1, Col = 486, Data =   999, Dqm = 0000
# at time   1442150 ns WRITE: Bank = 0 Row =    1, Col = 487, Data =  1000, Dqm = 0000
# at time   1442170 ns WRITE: Bank = 0 Row =    1, Col = 488, Data =  1001, Dqm = 0000
# at time   1442190 ns WRITE: Bank = 0 Row =    1, Col = 489, Data =  1002, Dqm = 0000
# at time   1442210 ns WRITE: Bank = 0 Row =    1, Col = 490, Data =  1003, Dqm = 0000
# at time   1442230 ns WRITE: Bank = 0 Row =    1, Col = 491, Data =  1004, Dqm = 0000
# at time   1442250 ns WRITE: Bank = 0 Row =    1, Col = 492, Data =  1005, Dqm = 0000
# at time   1442270 ns WRITE: Bank = 0 Row =    1, Col = 493, Data =  1006, Dqm = 0000
# at time   1442290 ns WRITE: Bank = 0 Row =    1, Col = 494, Data =  1007, Dqm = 0000
# at time   1442310 ns WRITE: Bank = 0 Row =    1, Col = 495, Data =  1008, Dqm = 0000
# at time   1442330 ns BST  : Burst Terminate
# at time   1442350 ns BST  : Burst Terminate
# at time   1442370 ns PRE  : Bank = ALL
# at time   1445570 ns PRE  : Bank = ALL
# at time   1445590 ns PRE  : Bank = ALL
# at time   1445610 ns AREF : Auto Refresh
# at time   1451910 ns ACT  : Bank = 0 Row =    1
# at time   1452057 ns READ : Bank = 0 Row =    1, Col = 480, Data =   993, Dqm = 0000
# at time   1452077 ns READ : Bank = 0 Row =    1, Col = 481, Data =   994, Dqm = 0000
# at time   1452097 ns READ : Bank = 0 Row =    1, Col = 482, Data =   995, Dqm = 0000
# at time   1452117 ns READ : Bank = 0 Row =    1, Col = 483, Data =   996, Dqm = 0000
# at time   1452137 ns READ : Bank = 0 Row =    1, Col = 484, Data =   997, Dqm = 0000
# at time   1452157 ns READ : Bank = 0 Row =    1, Col = 485, Data =   998, Dqm = 0000
# at time   1452177 ns READ : Bank = 0 Row =    1, Col = 486, Data =   999, Dqm = 0000
# at time   1452197 ns READ : Bank = 0 Row =    1, Col = 487, Data =  1000, Dqm = 0000
# at time   1452217 ns READ : Bank = 0 Row =    1, Col = 488, Data =  1001, Dqm = 0000
# at time   1452237 ns READ : Bank = 0 Row =    1, Col = 489, Data =  1002, Dqm = 0000
# at time   1452257 ns READ : Bank = 0 Row =    1, Col = 490, Data =  1003, Dqm = 0000
# at time   1452277 ns READ : Bank = 0 Row =    1, Col = 491, Data =  1004, Dqm = 0000
# at time   1452297 ns READ : Bank = 0 Row =    1, Col = 492, Data =  1005, Dqm = 0000
# at time   1452317 ns READ : Bank = 0 Row =    1, Col = 493, Data =  1006, Dqm = 0000
# at time   1452330 ns BST  : Burst Terminate
# at time   1452337 ns READ : Bank = 0 Row =    1, Col = 494, Data =  1007, Dqm = 0000
# at time   1452357 ns READ : Bank = 0 Row =    1, Col = 495, Data =  1008, Dqm = 0000
# at time   1452410 ns BST  : Burst Terminate
# at time   1452430 ns PRE  : Bank = ALL
# at time   1460570 ns PRE  : Bank = ALL
# at time   1460590 ns PRE  : Bank = ALL
# at time   1460610 ns AREF : Auto Refresh
# at time   1461870 ns PRE  : Bank = ALL
# at time   1461890 ns PRE  : Bank = ALL
# at time   1461910 ns PRE  : Bank = ALL
# at time   1461930 ns ACT  : Bank = 0 Row =    1
# at time   1462030 ns WRITE: Bank = 0 Row =    1, Col = 496, Data =  1009, Dqm = 0000
# at time   1462050 ns WRITE: Bank = 0 Row =    1, Col = 497, Data =  1010, Dqm = 0000
# at time   1462070 ns WRITE: Bank = 0 Row =    1, Col = 498, Data =  1011, Dqm = 0000
# at time   1462090 ns WRITE: Bank = 0 Row =    1, Col = 499, Data =  1012, Dqm = 0000
# at time   1462110 ns WRITE: Bank = 0 Row =    1, Col = 500, Data =  1013, Dqm = 0000
# at time   1462130 ns WRITE: Bank = 0 Row =    1, Col = 501, Data =  1014, Dqm = 0000
# at time   1462150 ns WRITE: Bank = 0 Row =    1, Col = 502, Data =  1015, Dqm = 0000
# at time   1462170 ns WRITE: Bank = 0 Row =    1, Col = 503, Data =  1016, Dqm = 0000
# at time   1462190 ns WRITE: Bank = 0 Row =    1, Col = 504, Data =  1017, Dqm = 0000
# at time   1462210 ns WRITE: Bank = 0 Row =    1, Col = 505, Data =  1018, Dqm = 0000
# at time   1462230 ns WRITE: Bank = 0 Row =    1, Col = 506, Data =  1019, Dqm = 0000
# at time   1462250 ns WRITE: Bank = 0 Row =    1, Col = 507, Data =  1020, Dqm = 0000
# at time   1462270 ns WRITE: Bank = 0 Row =    1, Col = 508, Data =  1021, Dqm = 0000
# at time   1462290 ns WRITE: Bank = 0 Row =    1, Col = 509, Data =  1022, Dqm = 0000
# at time   1462310 ns WRITE: Bank = 0 Row =    1, Col = 510, Data =  1023, Dqm = 0000
# at time   1462330 ns WRITE: Bank = 0 Row =    1, Col = 511, Data =  1024, Dqm = 0000
# at time   1462350 ns BST  : Burst Terminate
# at time   1462370 ns BST  : Burst Terminate
# at time   1462390 ns PRE  : Bank = ALL
# at time   1471930 ns ACT  : Bank = 0 Row =    1
# at time   1472077 ns READ : Bank = 0 Row =    1, Col = 496, Data =  1009, Dqm = 0000
# at time   1472097 ns READ : Bank = 0 Row =    1, Col = 497, Data =  1010, Dqm = 0000
# at time   1472117 ns READ : Bank = 0 Row =    1, Col = 498, Data =  1011, Dqm = 0000
# at time   1472137 ns READ : Bank = 0 Row =    1, Col = 499, Data =  1012, Dqm = 0000
# at time   1472157 ns READ : Bank = 0 Row =    1, Col = 500, Data =  1013, Dqm = 0000
# at time   1472177 ns READ : Bank = 0 Row =    1, Col = 501, Data =  1014, Dqm = 0000
# at time   1472197 ns READ : Bank = 0 Row =    1, Col = 502, Data =  1015, Dqm = 0000
# at time   1472217 ns READ : Bank = 0 Row =    1, Col = 503, Data =  1016, Dqm = 0000
# at time   1472237 ns READ : Bank = 0 Row =    1, Col = 504, Data =  1017, Dqm = 0000
# at time   1472257 ns READ : Bank = 0 Row =    1, Col = 505, Data =  1018, Dqm = 0000
# at time   1472277 ns READ : Bank = 0 Row =    1, Col = 506, Data =  1019, Dqm = 0000
# at time   1472297 ns READ : Bank = 0 Row =    1, Col = 507, Data =  1020, Dqm = 0000
# at time   1472317 ns READ : Bank = 0 Row =    1, Col = 508, Data =  1021, Dqm = 0000
# at time   1472337 ns READ : Bank = 0 Row =    1, Col = 509, Data =  1022, Dqm = 0000
# at time   1472350 ns BST  : Burst Terminate
# at time   1472357 ns READ : Bank = 0 Row =    1, Col = 510, Data =  1023, Dqm = 0000
# at time   1472377 ns READ : Bank = 0 Row =    1, Col = 511, Data =  1024, Dqm = 0000
# at time   1472430 ns BST  : Burst Terminate
# at time   1472450 ns PRE  : Bank = ALL
# at time   1475570 ns PRE  : Bank = ALL
# at time   1475590 ns PRE  : Bank = ALL
# at time   1475610 ns AREF : Auto Refresh
# at time   1481890 ns PRE  : Bank = ALL
# at time   1481910 ns PRE  : Bank = ALL
# at time   1481930 ns PRE  : Bank = ALL
# at time   1481950 ns ACT  : Bank = 0 Row =    2
# at time   1482050 ns WRITE: Bank = 0 Row =    2, Col =   0, Data =  1025, Dqm = 0000
# at time   1482070 ns WRITE: Bank = 0 Row =    2, Col =   1, Data =  1026, Dqm = 0000
# at time   1482090 ns WRITE: Bank = 0 Row =    2, Col =   2, Data =  1027, Dqm = 0000
# at time   1482110 ns WRITE: Bank = 0 Row =    2, Col =   3, Data =  1028, Dqm = 0000
# at time   1482130 ns WRITE: Bank = 0 Row =    2, Col =   4, Data =  1029, Dqm = 0000
# at time   1482150 ns WRITE: Bank = 0 Row =    2, Col =   5, Data =  1030, Dqm = 0000
# at time   1482170 ns WRITE: Bank = 0 Row =    2, Col =   6, Data =  1031, Dqm = 0000
# at time   1482190 ns WRITE: Bank = 0 Row =    2, Col =   7, Data =  1032, Dqm = 0000
# at time   1482210 ns WRITE: Bank = 0 Row =    2, Col =   8, Data =  1033, Dqm = 0000
# at time   1482230 ns WRITE: Bank = 0 Row =    2, Col =   9, Data =  1034, Dqm = 0000
# at time   1482250 ns WRITE: Bank = 0 Row =    2, Col =  10, Data =  1035, Dqm = 0000
# at time   1482270 ns WRITE: Bank = 0 Row =    2, Col =  11, Data =  1036, Dqm = 0000
# at time   1482290 ns WRITE: Bank = 0 Row =    2, Col =  12, Data =  1037, Dqm = 0000
# at time   1482310 ns WRITE: Bank = 0 Row =    2, Col =  13, Data =  1038, Dqm = 0000
# at time   1482330 ns WRITE: Bank = 0 Row =    2, Col =  14, Data =  1039, Dqm = 0000
# at time   1482350 ns WRITE: Bank = 0 Row =    2, Col =  15, Data =  1040, Dqm = 0000
# at time   1482370 ns BST  : Burst Terminate
# at time   1482390 ns BST  : Burst Terminate
# at time   1482410 ns PRE  : Bank = ALL
# at time   1490570 ns PRE  : Bank = ALL
# at time   1490590 ns PRE  : Bank = ALL
# at time   1490610 ns AREF : Auto Refresh
# at time   1491950 ns ACT  : Bank = 0 Row =    2
# at time   1492097 ns READ : Bank = 0 Row =    2, Col =   0, Data =  1025, Dqm = 0000
# at time   1492117 ns READ : Bank = 0 Row =    2, Col =   1, Data =  1026, Dqm = 0000
# at time   1492137 ns READ : Bank = 0 Row =    2, Col =   2, Data =  1027, Dqm = 0000
# at time   1492157 ns READ : Bank = 0 Row =    2, Col =   3, Data =  1028, Dqm = 0000
# at time   1492177 ns READ : Bank = 0 Row =    2, Col =   4, Data =  1029, Dqm = 0000
# at time   1492197 ns READ : Bank = 0 Row =    2, Col =   5, Data =  1030, Dqm = 0000
# at time   1492217 ns READ : Bank = 0 Row =    2, Col =   6, Data =  1031, Dqm = 0000
# at time   1492237 ns READ : Bank = 0 Row =    2, Col =   7, Data =  1032, Dqm = 0000
# at time   1492257 ns READ : Bank = 0 Row =    2, Col =   8, Data =  1033, Dqm = 0000
# at time   1492277 ns READ : Bank = 0 Row =    2, Col =   9, Data =  1034, Dqm = 0000
# at time   1492297 ns READ : Bank = 0 Row =    2, Col =  10, Data =  1035, Dqm = 0000
# at time   1492317 ns READ : Bank = 0 Row =    2, Col =  11, Data =  1036, Dqm = 0000
# at time   1492337 ns READ : Bank = 0 Row =    2, Col =  12, Data =  1037, Dqm = 0000
# at time   1492357 ns READ : Bank = 0 Row =    2, Col =  13, Data =  1038, Dqm = 0000
# at time   1492370 ns BST  : Burst Terminate
# at time   1492377 ns READ : Bank = 0 Row =    2, Col =  14, Data =  1039, Dqm = 0000
# at time   1492397 ns READ : Bank = 0 Row =    2, Col =  15, Data =  1040, Dqm = 0000
# at time   1492450 ns BST  : Burst Terminate
# at time   1492470 ns PRE  : Bank = ALL
run
# at time   1501910 ns PRE  : Bank = ALL
# at time   1501930 ns PRE  : Bank = ALL
# at time   1501950 ns PRE  : Bank = ALL
# at time   1501970 ns ACT  : Bank = 0 Row =    2
# at time   1502070 ns WRITE: Bank = 0 Row =    2, Col =  16, Data =  1041, Dqm = 0000
# at time   1502090 ns WRITE: Bank = 0 Row =    2, Col =  17, Data =  1042, Dqm = 0000
# at time   1502110 ns WRITE: Bank = 0 Row =    2, Col =  18, Data =  1043, Dqm = 0000
# at time   1502130 ns WRITE: Bank = 0 Row =    2, Col =  19, Data =  1044, Dqm = 0000
# at time   1502150 ns WRITE: Bank = 0 Row =    2, Col =  20, Data =  1045, Dqm = 0000
# at time   1502170 ns WRITE: Bank = 0 Row =    2, Col =  21, Data =  1046, Dqm = 0000
# at time   1502190 ns WRITE: Bank = 0 Row =    2, Col =  22, Data =  1047, Dqm = 0000
# at time   1502210 ns WRITE: Bank = 0 Row =    2, Col =  23, Data =  1048, Dqm = 0000
# at time   1502230 ns WRITE: Bank = 0 Row =    2, Col =  24, Data =  1049, Dqm = 0000
# at time   1502250 ns WRITE: Bank = 0 Row =    2, Col =  25, Data =  1050, Dqm = 0000
# at time   1502270 ns WRITE: Bank = 0 Row =    2, Col =  26, Data =  1051, Dqm = 0000
# at time   1502290 ns WRITE: Bank = 0 Row =    2, Col =  27, Data =  1052, Dqm = 0000
# at time   1502310 ns WRITE: Bank = 0 Row =    2, Col =  28, Data =  1053, Dqm = 0000
# at time   1502330 ns WRITE: Bank = 0 Row =    2, Col =  29, Data =  1054, Dqm = 0000
# at time   1502350 ns WRITE: Bank = 0 Row =    2, Col =  30, Data =  1055, Dqm = 0000
# at time   1502370 ns WRITE: Bank = 0 Row =    2, Col =  31, Data =  1056, Dqm = 0000
# at time   1502390 ns BST  : Burst Terminate
# at time   1502410 ns BST  : Burst Terminate
# at time   1502430 ns PRE  : Bank = ALL
# at time   1505570 ns PRE  : Bank = ALL
# at time   1505590 ns PRE  : Bank = ALL
# at time   1505610 ns AREF : Auto Refresh
# at time   1511970 ns ACT  : Bank = 0 Row =    2
# at time   1512117 ns READ : Bank = 0 Row =    2, Col =  16, Data =  1041, Dqm = 0000
# at time   1512137 ns READ : Bank = 0 Row =    2, Col =  17, Data =  1042, Dqm = 0000
# at time   1512157 ns READ : Bank = 0 Row =    2, Col =  18, Data =  1043, Dqm = 0000
# at time   1512177 ns READ : Bank = 0 Row =    2, Col =  19, Data =  1044, Dqm = 0000
# at time   1512197 ns READ : Bank = 0 Row =    2, Col =  20, Data =  1045, Dqm = 0000
# at time   1512217 ns READ : Bank = 0 Row =    2, Col =  21, Data =  1046, Dqm = 0000
# at time   1512237 ns READ : Bank = 0 Row =    2, Col =  22, Data =  1047, Dqm = 0000
# at time   1512257 ns READ : Bank = 0 Row =    2, Col =  23, Data =  1048, Dqm = 0000
# at time   1512277 ns READ : Bank = 0 Row =    2, Col =  24, Data =  1049, Dqm = 0000
# at time   1512297 ns READ : Bank = 0 Row =    2, Col =  25, Data =  1050, Dqm = 0000
# at time   1512317 ns READ : Bank = 0 Row =    2, Col =  26, Data =  1051, Dqm = 0000
# at time   1512337 ns READ : Bank = 0 Row =    2, Col =  27, Data =  1052, Dqm = 0000
# at time   1512357 ns READ : Bank = 0 Row =    2, Col =  28, Data =  1053, Dqm = 0000
# at time   1512377 ns READ : Bank = 0 Row =    2, Col =  29, Data =  1054, Dqm = 0000
# at time   1512390 ns BST  : Burst Terminate
# at time   1512397 ns READ : Bank = 0 Row =    2, Col =  30, Data =  1055, Dqm = 0000
# at time   1512417 ns READ : Bank = 0 Row =    2, Col =  31, Data =  1056, Dqm = 0000
# at time   1512470 ns BST  : Burst Terminate
# at time   1512490 ns PRE  : Bank = ALL
# at time   1520570 ns PRE  : Bank = ALL
# at time   1520590 ns PRE  : Bank = ALL
# at time   1520610 ns AREF : Auto Refresh
# at time   1521930 ns PRE  : Bank = ALL
# at time   1521950 ns PRE  : Bank = ALL
# at time   1521970 ns PRE  : Bank = ALL
# at time   1521990 ns ACT  : Bank = 0 Row =    2
# at time   1522090 ns WRITE: Bank = 0 Row =    2, Col =  32, Data =  1057, Dqm = 0000
# at time   1522110 ns WRITE: Bank = 0 Row =    2, Col =  33, Data =  1058, Dqm = 0000
# at time   1522130 ns WRITE: Bank = 0 Row =    2, Col =  34, Data =  1059, Dqm = 0000
# at time   1522150 ns WRITE: Bank = 0 Row =    2, Col =  35, Data =  1060, Dqm = 0000
# at time   1522170 ns WRITE: Bank = 0 Row =    2, Col =  36, Data =  1061, Dqm = 0000
# at time   1522190 ns WRITE: Bank = 0 Row =    2, Col =  37, Data =  1062, Dqm = 0000
# at time   1522210 ns WRITE: Bank = 0 Row =    2, Col =  38, Data =  1063, Dqm = 0000
# at time   1522230 ns WRITE: Bank = 0 Row =    2, Col =  39, Data =  1064, Dqm = 0000
# at time   1522250 ns WRITE: Bank = 0 Row =    2, Col =  40, Data =  1065, Dqm = 0000
# at time   1522270 ns WRITE: Bank = 0 Row =    2, Col =  41, Data =  1066, Dqm = 0000
# at time   1522290 ns WRITE: Bank = 0 Row =    2, Col =  42, Data =  1067, Dqm = 0000
# at time   1522310 ns WRITE: Bank = 0 Row =    2, Col =  43, Data =  1068, Dqm = 0000
# at time   1522330 ns WRITE: Bank = 0 Row =    2, Col =  44, Data =  1069, Dqm = 0000
# at time   1522350 ns WRITE: Bank = 0 Row =    2, Col =  45, Data =  1070, Dqm = 0000
# at time   1522370 ns WRITE: Bank = 0 Row =    2, Col =  46, Data =  1071, Dqm = 0000
# at time   1522390 ns WRITE: Bank = 0 Row =    2, Col =  47, Data =  1072, Dqm = 0000
# at time   1522410 ns BST  : Burst Terminate
# at time   1522430 ns BST  : Burst Terminate
# at time   1522450 ns PRE  : Bank = ALL
# at time   1531990 ns ACT  : Bank = 0 Row =    2
# at time   1532137 ns READ : Bank = 0 Row =    2, Col =  32, Data =  1057, Dqm = 0000
# at time   1532157 ns READ : Bank = 0 Row =    2, Col =  33, Data =  1058, Dqm = 0000
# at time   1532177 ns READ : Bank = 0 Row =    2, Col =  34, Data =  1059, Dqm = 0000
# at time   1532197 ns READ : Bank = 0 Row =    2, Col =  35, Data =  1060, Dqm = 0000
# at time   1532217 ns READ : Bank = 0 Row =    2, Col =  36, Data =  1061, Dqm = 0000
# at time   1532237 ns READ : Bank = 0 Row =    2, Col =  37, Data =  1062, Dqm = 0000
# at time   1532257 ns READ : Bank = 0 Row =    2, Col =  38, Data =  1063, Dqm = 0000
# at time   1532277 ns READ : Bank = 0 Row =    2, Col =  39, Data =  1064, Dqm = 0000
# at time   1532297 ns READ : Bank = 0 Row =    2, Col =  40, Data =  1065, Dqm = 0000
# at time   1532317 ns READ : Bank = 0 Row =    2, Col =  41, Data =  1066, Dqm = 0000
# at time   1532337 ns READ : Bank = 0 Row =    2, Col =  42, Data =  1067, Dqm = 0000
# at time   1532357 ns READ : Bank = 0 Row =    2, Col =  43, Data =  1068, Dqm = 0000
# at time   1532377 ns READ : Bank = 0 Row =    2, Col =  44, Data =  1069, Dqm = 0000
# at time   1532397 ns READ : Bank = 0 Row =    2, Col =  45, Data =  1070, Dqm = 0000
# at time   1532410 ns BST  : Burst Terminate
# at time   1532417 ns READ : Bank = 0 Row =    2, Col =  46, Data =  1071, Dqm = 0000
# at time   1532437 ns READ : Bank = 0 Row =    2, Col =  47, Data =  1072, Dqm = 0000
# at time   1532490 ns BST  : Burst Terminate
# at time   1532510 ns PRE  : Bank = ALL
# at time   1535570 ns PRE  : Bank = ALL
# at time   1535590 ns PRE  : Bank = ALL
# at time   1535610 ns AREF : Auto Refresh
# at time   1541950 ns PRE  : Bank = ALL
# at time   1541970 ns PRE  : Bank = ALL
# at time   1541990 ns PRE  : Bank = ALL
# at time   1542010 ns ACT  : Bank = 0 Row =    2
# at time   1542110 ns WRITE: Bank = 0 Row =    2, Col =  48, Data =  1073, Dqm = 0000
# at time   1542130 ns WRITE: Bank = 0 Row =    2, Col =  49, Data =  1074, Dqm = 0000
# at time   1542150 ns WRITE: Bank = 0 Row =    2, Col =  50, Data =  1075, Dqm = 0000
# at time   1542170 ns WRITE: Bank = 0 Row =    2, Col =  51, Data =  1076, Dqm = 0000
# at time   1542190 ns WRITE: Bank = 0 Row =    2, Col =  52, Data =  1077, Dqm = 0000
# at time   1542210 ns WRITE: Bank = 0 Row =    2, Col =  53, Data =  1078, Dqm = 0000
# at time   1542230 ns WRITE: Bank = 0 Row =    2, Col =  54, Data =  1079, Dqm = 0000
# at time   1542250 ns WRITE: Bank = 0 Row =    2, Col =  55, Data =  1080, Dqm = 0000
# at time   1542270 ns WRITE: Bank = 0 Row =    2, Col =  56, Data =  1081, Dqm = 0000
# at time   1542290 ns WRITE: Bank = 0 Row =    2, Col =  57, Data =  1082, Dqm = 0000
# at time   1542310 ns WRITE: Bank = 0 Row =    2, Col =  58, Data =  1083, Dqm = 0000
# at time   1542330 ns WRITE: Bank = 0 Row =    2, Col =  59, Data =  1084, Dqm = 0000
# at time   1542350 ns WRITE: Bank = 0 Row =    2, Col =  60, Data =  1085, Dqm = 0000
# at time   1542370 ns WRITE: Bank = 0 Row =    2, Col =  61, Data =  1086, Dqm = 0000
# at time   1542390 ns WRITE: Bank = 0 Row =    2, Col =  62, Data =  1087, Dqm = 0000
# at time   1542410 ns WRITE: Bank = 0 Row =    2, Col =  63, Data =  1088, Dqm = 0000
# at time   1542430 ns BST  : Burst Terminate
# at time   1542450 ns BST  : Burst Terminate
# at time   1542470 ns PRE  : Bank = ALL
# at time   1550570 ns PRE  : Bank = ALL
# at time   1550590 ns PRE  : Bank = ALL
# at time   1550610 ns AREF : Auto Refresh
# at time   1552010 ns ACT  : Bank = 0 Row =    2
# at time   1552157 ns READ : Bank = 0 Row =    2, Col =  48, Data =  1073, Dqm = 0000
# at time   1552177 ns READ : Bank = 0 Row =    2, Col =  49, Data =  1074, Dqm = 0000
# at time   1552197 ns READ : Bank = 0 Row =    2, Col =  50, Data =  1075, Dqm = 0000
# at time   1552217 ns READ : Bank = 0 Row =    2, Col =  51, Data =  1076, Dqm = 0000
# at time   1552237 ns READ : Bank = 0 Row =    2, Col =  52, Data =  1077, Dqm = 0000
# at time   1552257 ns READ : Bank = 0 Row =    2, Col =  53, Data =  1078, Dqm = 0000
# at time   1552277 ns READ : Bank = 0 Row =    2, Col =  54, Data =  1079, Dqm = 0000
# at time   1552297 ns READ : Bank = 0 Row =    2, Col =  55, Data =  1080, Dqm = 0000
# at time   1552317 ns READ : Bank = 0 Row =    2, Col =  56, Data =  1081, Dqm = 0000
# at time   1552337 ns READ : Bank = 0 Row =    2, Col =  57, Data =  1082, Dqm = 0000
# at time   1552357 ns READ : Bank = 0 Row =    2, Col =  58, Data =  1083, Dqm = 0000
# at time   1552377 ns READ : Bank = 0 Row =    2, Col =  59, Data =  1084, Dqm = 0000
# at time   1552397 ns READ : Bank = 0 Row =    2, Col =  60, Data =  1085, Dqm = 0000
# at time   1552417 ns READ : Bank = 0 Row =    2, Col =  61, Data =  1086, Dqm = 0000
# at time   1552430 ns BST  : Burst Terminate
# at time   1552437 ns READ : Bank = 0 Row =    2, Col =  62, Data =  1087, Dqm = 0000
# at time   1552457 ns READ : Bank = 0 Row =    2, Col =  63, Data =  1088, Dqm = 0000
# at time   1552510 ns BST  : Burst Terminate
# at time   1552530 ns PRE  : Bank = ALL
# at time   1561970 ns PRE  : Bank = ALL
# at time   1561990 ns PRE  : Bank = ALL
# at time   1562010 ns PRE  : Bank = ALL
# at time   1562030 ns ACT  : Bank = 0 Row =    2
# at time   1562130 ns WRITE: Bank = 0 Row =    2, Col =  64, Data =  1089, Dqm = 0000
# at time   1562150 ns WRITE: Bank = 0 Row =    2, Col =  65, Data =  1090, Dqm = 0000
# at time   1562170 ns WRITE: Bank = 0 Row =    2, Col =  66, Data =  1091, Dqm = 0000
# at time   1562190 ns WRITE: Bank = 0 Row =    2, Col =  67, Data =  1092, Dqm = 0000
# at time   1562210 ns WRITE: Bank = 0 Row =    2, Col =  68, Data =  1093, Dqm = 0000
# at time   1562230 ns WRITE: Bank = 0 Row =    2, Col =  69, Data =  1094, Dqm = 0000
# at time   1562250 ns WRITE: Bank = 0 Row =    2, Col =  70, Data =  1095, Dqm = 0000
# at time   1562270 ns WRITE: Bank = 0 Row =    2, Col =  71, Data =  1096, Dqm = 0000
# at time   1562290 ns WRITE: Bank = 0 Row =    2, Col =  72, Data =  1097, Dqm = 0000
# at time   1562310 ns WRITE: Bank = 0 Row =    2, Col =  73, Data =  1098, Dqm = 0000
# at time   1562330 ns WRITE: Bank = 0 Row =    2, Col =  74, Data =  1099, Dqm = 0000
# at time   1562350 ns WRITE: Bank = 0 Row =    2, Col =  75, Data =  1100, Dqm = 0000
# at time   1562370 ns WRITE: Bank = 0 Row =    2, Col =  76, Data =  1101, Dqm = 0000
# at time   1562390 ns WRITE: Bank = 0 Row =    2, Col =  77, Data =  1102, Dqm = 0000
# at time   1562410 ns WRITE: Bank = 0 Row =    2, Col =  78, Data =  1103, Dqm = 0000
# at time   1562430 ns WRITE: Bank = 0 Row =    2, Col =  79, Data =  1104, Dqm = 0000
# at time   1562450 ns BST  : Burst Terminate
# at time   1562470 ns BST  : Burst Terminate
# at time   1562490 ns PRE  : Bank = ALL
# at time   1565570 ns PRE  : Bank = ALL
# at time   1565590 ns PRE  : Bank = ALL
# at time   1565610 ns AREF : Auto Refresh
# at time   1572030 ns ACT  : Bank = 0 Row =    2
# at time   1572177 ns READ : Bank = 0 Row =    2, Col =  64, Data =  1089, Dqm = 0000
# at time   1572197 ns READ : Bank = 0 Row =    2, Col =  65, Data =  1090, Dqm = 0000
# at time   1572217 ns READ : Bank = 0 Row =    2, Col =  66, Data =  1091, Dqm = 0000
# at time   1572237 ns READ : Bank = 0 Row =    2, Col =  67, Data =  1092, Dqm = 0000
# at time   1572257 ns READ : Bank = 0 Row =    2, Col =  68, Data =  1093, Dqm = 0000
# at time   1572277 ns READ : Bank = 0 Row =    2, Col =  69, Data =  1094, Dqm = 0000
# at time   1572297 ns READ : Bank = 0 Row =    2, Col =  70, Data =  1095, Dqm = 0000
# at time   1572317 ns READ : Bank = 0 Row =    2, Col =  71, Data =  1096, Dqm = 0000
# at time   1572337 ns READ : Bank = 0 Row =    2, Col =  72, Data =  1097, Dqm = 0000
# at time   1572357 ns READ : Bank = 0 Row =    2, Col =  73, Data =  1098, Dqm = 0000
# at time   1572377 ns READ : Bank = 0 Row =    2, Col =  74, Data =  1099, Dqm = 0000
# at time   1572397 ns READ : Bank = 0 Row =    2, Col =  75, Data =  1100, Dqm = 0000
# at time   1572417 ns READ : Bank = 0 Row =    2, Col =  76, Data =  1101, Dqm = 0000
# at time   1572437 ns READ : Bank = 0 Row =    2, Col =  77, Data =  1102, Dqm = 0000
# at time   1572450 ns BST  : Burst Terminate
# at time   1572457 ns READ : Bank = 0 Row =    2, Col =  78, Data =  1103, Dqm = 0000
# at time   1572477 ns READ : Bank = 0 Row =    2, Col =  79, Data =  1104, Dqm = 0000
# at time   1572530 ns BST  : Burst Terminate
# at time   1572550 ns PRE  : Bank = ALL
# at time   1580570 ns PRE  : Bank = ALL
# at time   1580590 ns PRE  : Bank = ALL
# at time   1580610 ns AREF : Auto Refresh
# at time   1581990 ns PRE  : Bank = ALL
# at time   1582010 ns PRE  : Bank = ALL
# at time   1582030 ns PRE  : Bank = ALL
# at time   1582050 ns ACT  : Bank = 0 Row =    2
# at time   1582150 ns WRITE: Bank = 0 Row =    2, Col =  80, Data =  1105, Dqm = 0000
# at time   1582170 ns WRITE: Bank = 0 Row =    2, Col =  81, Data =  1106, Dqm = 0000
# at time   1582190 ns WRITE: Bank = 0 Row =    2, Col =  82, Data =  1107, Dqm = 0000
# at time   1582210 ns WRITE: Bank = 0 Row =    2, Col =  83, Data =  1108, Dqm = 0000
# at time   1582230 ns WRITE: Bank = 0 Row =    2, Col =  84, Data =  1109, Dqm = 0000
# at time   1582250 ns WRITE: Bank = 0 Row =    2, Col =  85, Data =  1110, Dqm = 0000
# at time   1582270 ns WRITE: Bank = 0 Row =    2, Col =  86, Data =  1111, Dqm = 0000
# at time   1582290 ns WRITE: Bank = 0 Row =    2, Col =  87, Data =  1112, Dqm = 0000
# at time   1582310 ns WRITE: Bank = 0 Row =    2, Col =  88, Data =  1113, Dqm = 0000
# at time   1582330 ns WRITE: Bank = 0 Row =    2, Col =  89, Data =  1114, Dqm = 0000
# at time   1582350 ns WRITE: Bank = 0 Row =    2, Col =  90, Data =  1115, Dqm = 0000
# at time   1582370 ns WRITE: Bank = 0 Row =    2, Col =  91, Data =  1116, Dqm = 0000
# at time   1582390 ns WRITE: Bank = 0 Row =    2, Col =  92, Data =  1117, Dqm = 0000
# at time   1582410 ns WRITE: Bank = 0 Row =    2, Col =  93, Data =  1118, Dqm = 0000
# at time   1582430 ns WRITE: Bank = 0 Row =    2, Col =  94, Data =  1119, Dqm = 0000
# at time   1582450 ns WRITE: Bank = 0 Row =    2, Col =  95, Data =  1120, Dqm = 0000
# at time   1582470 ns BST  : Burst Terminate
# at time   1582490 ns BST  : Burst Terminate
# at time   1582510 ns PRE  : Bank = ALL
# at time   1592050 ns ACT  : Bank = 0 Row =    2
# at time   1592197 ns READ : Bank = 0 Row =    2, Col =  80, Data =  1105, Dqm = 0000
# at time   1592217 ns READ : Bank = 0 Row =    2, Col =  81, Data =  1106, Dqm = 0000
# at time   1592237 ns READ : Bank = 0 Row =    2, Col =  82, Data =  1107, Dqm = 0000
# at time   1592257 ns READ : Bank = 0 Row =    2, Col =  83, Data =  1108, Dqm = 0000
# at time   1592277 ns READ : Bank = 0 Row =    2, Col =  84, Data =  1109, Dqm = 0000
# at time   1592297 ns READ : Bank = 0 Row =    2, Col =  85, Data =  1110, Dqm = 0000
# at time   1592317 ns READ : Bank = 0 Row =    2, Col =  86, Data =  1111, Dqm = 0000
# at time   1592337 ns READ : Bank = 0 Row =    2, Col =  87, Data =  1112, Dqm = 0000
# at time   1592357 ns READ : Bank = 0 Row =    2, Col =  88, Data =  1113, Dqm = 0000
# at time   1592377 ns READ : Bank = 0 Row =    2, Col =  89, Data =  1114, Dqm = 0000
# at time   1592397 ns READ : Bank = 0 Row =    2, Col =  90, Data =  1115, Dqm = 0000
# at time   1592417 ns READ : Bank = 0 Row =    2, Col =  91, Data =  1116, Dqm = 0000
# at time   1592437 ns READ : Bank = 0 Row =    2, Col =  92, Data =  1117, Dqm = 0000
# at time   1592457 ns READ : Bank = 0 Row =    2, Col =  93, Data =  1118, Dqm = 0000
# at time   1592470 ns BST  : Burst Terminate
# at time   1592477 ns READ : Bank = 0 Row =    2, Col =  94, Data =  1119, Dqm = 0000
# at time   1592497 ns READ : Bank = 0 Row =    2, Col =  95, Data =  1120, Dqm = 0000
# at time   1592550 ns BST  : Burst Terminate
# at time   1592570 ns PRE  : Bank = ALL
# at time   1595570 ns PRE  : Bank = ALL
# at time   1595590 ns PRE  : Bank = ALL
# at time   1595610 ns AREF : Auto Refresh
# at time   1602010 ns PRE  : Bank = ALL
# at time   1602030 ns PRE  : Bank = ALL
# at time   1602050 ns PRE  : Bank = ALL
# at time   1602070 ns ACT  : Bank = 0 Row =    2
# at time   1602170 ns WRITE: Bank = 0 Row =    2, Col =  96, Data =  1121, Dqm = 0000
# at time   1602190 ns WRITE: Bank = 0 Row =    2, Col =  97, Data =  1122, Dqm = 0000
# at time   1602210 ns WRITE: Bank = 0 Row =    2, Col =  98, Data =  1123, Dqm = 0000
# at time   1602230 ns WRITE: Bank = 0 Row =    2, Col =  99, Data =  1124, Dqm = 0000
# at time   1602250 ns WRITE: Bank = 0 Row =    2, Col = 100, Data =  1125, Dqm = 0000
# at time   1602270 ns WRITE: Bank = 0 Row =    2, Col = 101, Data =  1126, Dqm = 0000
# at time   1602290 ns WRITE: Bank = 0 Row =    2, Col = 102, Data =  1127, Dqm = 0000
# at time   1602310 ns WRITE: Bank = 0 Row =    2, Col = 103, Data =  1128, Dqm = 0000
# at time   1602330 ns WRITE: Bank = 0 Row =    2, Col = 104, Data =  1129, Dqm = 0000
# at time   1602350 ns WRITE: Bank = 0 Row =    2, Col = 105, Data =  1130, Dqm = 0000
# at time   1602370 ns WRITE: Bank = 0 Row =    2, Col = 106, Data =  1131, Dqm = 0000
# at time   1602390 ns WRITE: Bank = 0 Row =    2, Col = 107, Data =  1132, Dqm = 0000
# at time   1602410 ns WRITE: Bank = 0 Row =    2, Col = 108, Data =  1133, Dqm = 0000
# at time   1602430 ns WRITE: Bank = 0 Row =    2, Col = 109, Data =  1134, Dqm = 0000
# at time   1602450 ns WRITE: Bank = 0 Row =    2, Col = 110, Data =  1135, Dqm = 0000
# at time   1602470 ns WRITE: Bank = 0 Row =    2, Col = 111, Data =  1136, Dqm = 0000
# at time   1602490 ns BST  : Burst Terminate
# at time   1602510 ns BST  : Burst Terminate
# at time   1602530 ns PRE  : Bank = ALL
# at time   1610570 ns PRE  : Bank = ALL
# at time   1610590 ns PRE  : Bank = ALL
# at time   1610610 ns AREF : Auto Refresh
# at time   1612070 ns ACT  : Bank = 0 Row =    2
# at time   1612217 ns READ : Bank = 0 Row =    2, Col =  96, Data =  1121, Dqm = 0000
# at time   1612237 ns READ : Bank = 0 Row =    2, Col =  97, Data =  1122, Dqm = 0000
# at time   1612257 ns READ : Bank = 0 Row =    2, Col =  98, Data =  1123, Dqm = 0000
# at time   1612277 ns READ : Bank = 0 Row =    2, Col =  99, Data =  1124, Dqm = 0000
# at time   1612297 ns READ : Bank = 0 Row =    2, Col = 100, Data =  1125, Dqm = 0000
# at time   1612317 ns READ : Bank = 0 Row =    2, Col = 101, Data =  1126, Dqm = 0000
# at time   1612337 ns READ : Bank = 0 Row =    2, Col = 102, Data =  1127, Dqm = 0000
# at time   1612357 ns READ : Bank = 0 Row =    2, Col = 103, Data =  1128, Dqm = 0000
# at time   1612377 ns READ : Bank = 0 Row =    2, Col = 104, Data =  1129, Dqm = 0000
# at time   1612397 ns READ : Bank = 0 Row =    2, Col = 105, Data =  1130, Dqm = 0000
# at time   1612417 ns READ : Bank = 0 Row =    2, Col = 106, Data =  1131, Dqm = 0000
# at time   1612437 ns READ : Bank = 0 Row =    2, Col = 107, Data =  1132, Dqm = 0000
# at time   1612457 ns READ : Bank = 0 Row =    2, Col = 108, Data =  1133, Dqm = 0000
# at time   1612477 ns READ : Bank = 0 Row =    2, Col = 109, Data =  1134, Dqm = 0000
# at time   1612490 ns BST  : Burst Terminate
# at time   1612497 ns READ : Bank = 0 Row =    2, Col = 110, Data =  1135, Dqm = 0000
# at time   1612517 ns READ : Bank = 0 Row =    2, Col = 111, Data =  1136, Dqm = 0000
# at time   1612570 ns BST  : Burst Terminate
# at time   1612590 ns PRE  : Bank = ALL
# at time   1622030 ns PRE  : Bank = ALL
# at time   1622050 ns PRE  : Bank = ALL
# at time   1622070 ns PRE  : Bank = ALL
# at time   1622090 ns ACT  : Bank = 0 Row =    2
# at time   1622190 ns WRITE: Bank = 0 Row =    2, Col = 112, Data =  1137, Dqm = 0000
# at time   1622210 ns WRITE: Bank = 0 Row =    2, Col = 113, Data =  1138, Dqm = 0000
# at time   1622230 ns WRITE: Bank = 0 Row =    2, Col = 114, Data =  1139, Dqm = 0000
# at time   1622250 ns WRITE: Bank = 0 Row =    2, Col = 115, Data =  1140, Dqm = 0000
# at time   1622270 ns WRITE: Bank = 0 Row =    2, Col = 116, Data =  1141, Dqm = 0000
# at time   1622290 ns WRITE: Bank = 0 Row =    2, Col = 117, Data =  1142, Dqm = 0000
# at time   1622310 ns WRITE: Bank = 0 Row =    2, Col = 118, Data =  1143, Dqm = 0000
# at time   1622330 ns WRITE: Bank = 0 Row =    2, Col = 119, Data =  1144, Dqm = 0000
# at time   1622350 ns WRITE: Bank = 0 Row =    2, Col = 120, Data =  1145, Dqm = 0000
# at time   1622370 ns WRITE: Bank = 0 Row =    2, Col = 121, Data =  1146, Dqm = 0000
# at time   1622390 ns WRITE: Bank = 0 Row =    2, Col = 122, Data =  1147, Dqm = 0000
# at time   1622410 ns WRITE: Bank = 0 Row =    2, Col = 123, Data =  1148, Dqm = 0000
# at time   1622430 ns WRITE: Bank = 0 Row =    2, Col = 124, Data =  1149, Dqm = 0000
# at time   1622450 ns WRITE: Bank = 0 Row =    2, Col = 125, Data =  1150, Dqm = 0000
# at time   1622470 ns WRITE: Bank = 0 Row =    2, Col = 126, Data =  1151, Dqm = 0000
# at time   1622490 ns WRITE: Bank = 0 Row =    2, Col = 127, Data =  1152, Dqm = 0000
# at time   1622510 ns BST  : Burst Terminate
# at time   1622530 ns BST  : Burst Terminate
# at time   1622550 ns PRE  : Bank = ALL
# at time   1625570 ns PRE  : Bank = ALL
# at time   1625590 ns PRE  : Bank = ALL
# at time   1625610 ns AREF : Auto Refresh
# at time   1632090 ns ACT  : Bank = 0 Row =    2
# at time   1632237 ns READ : Bank = 0 Row =    2, Col = 112, Data =  1137, Dqm = 0000
# at time   1632257 ns READ : Bank = 0 Row =    2, Col = 113, Data =  1138, Dqm = 0000
# at time   1632277 ns READ : Bank = 0 Row =    2, Col = 114, Data =  1139, Dqm = 0000
# at time   1632297 ns READ : Bank = 0 Row =    2, Col = 115, Data =  1140, Dqm = 0000
# at time   1632317 ns READ : Bank = 0 Row =    2, Col = 116, Data =  1141, Dqm = 0000
# at time   1632337 ns READ : Bank = 0 Row =    2, Col = 117, Data =  1142, Dqm = 0000
# at time   1632357 ns READ : Bank = 0 Row =    2, Col = 118, Data =  1143, Dqm = 0000
# at time   1632377 ns READ : Bank = 0 Row =    2, Col = 119, Data =  1144, Dqm = 0000
# at time   1632397 ns READ : Bank = 0 Row =    2, Col = 120, Data =  1145, Dqm = 0000
# at time   1632417 ns READ : Bank = 0 Row =    2, Col = 121, Data =  1146, Dqm = 0000
# at time   1632437 ns READ : Bank = 0 Row =    2, Col = 122, Data =  1147, Dqm = 0000
# at time   1632457 ns READ : Bank = 0 Row =    2, Col = 123, Data =  1148, Dqm = 0000
# at time   1632477 ns READ : Bank = 0 Row =    2, Col = 124, Data =  1149, Dqm = 0000
# at time   1632497 ns READ : Bank = 0 Row =    2, Col = 125, Data =  1150, Dqm = 0000
# at time   1632510 ns BST  : Burst Terminate
# at time   1632517 ns READ : Bank = 0 Row =    2, Col = 126, Data =  1151, Dqm = 0000
# at time   1632537 ns READ : Bank = 0 Row =    2, Col = 127, Data =  1152, Dqm = 0000
# at time   1632590 ns BST  : Burst Terminate
# at time   1632610 ns PRE  : Bank = ALL
# at time   1640570 ns PRE  : Bank = ALL
# at time   1640590 ns PRE  : Bank = ALL
# at time   1640610 ns AREF : Auto Refresh
# at time   1642050 ns PRE  : Bank = ALL
# at time   1642070 ns PRE  : Bank = ALL
# at time   1642090 ns PRE  : Bank = ALL
# at time   1642110 ns ACT  : Bank = 0 Row =    2
# at time   1642210 ns WRITE: Bank = 0 Row =    2, Col = 128, Data =  1153, Dqm = 0000
# at time   1642230 ns WRITE: Bank = 0 Row =    2, Col = 129, Data =  1154, Dqm = 0000
# at time   1642250 ns WRITE: Bank = 0 Row =    2, Col = 130, Data =  1155, Dqm = 0000
# at time   1642270 ns WRITE: Bank = 0 Row =    2, Col = 131, Data =  1156, Dqm = 0000
# at time   1642290 ns WRITE: Bank = 0 Row =    2, Col = 132, Data =  1157, Dqm = 0000
# at time   1642310 ns WRITE: Bank = 0 Row =    2, Col = 133, Data =  1158, Dqm = 0000
# at time   1642330 ns WRITE: Bank = 0 Row =    2, Col = 134, Data =  1159, Dqm = 0000
# at time   1642350 ns WRITE: Bank = 0 Row =    2, Col = 135, Data =  1160, Dqm = 0000
# at time   1642370 ns WRITE: Bank = 0 Row =    2, Col = 136, Data =  1161, Dqm = 0000
# at time   1642390 ns WRITE: Bank = 0 Row =    2, Col = 137, Data =  1162, Dqm = 0000
# at time   1642410 ns WRITE: Bank = 0 Row =    2, Col = 138, Data =  1163, Dqm = 0000
# at time   1642430 ns WRITE: Bank = 0 Row =    2, Col = 139, Data =  1164, Dqm = 0000
# at time   1642450 ns WRITE: Bank = 0 Row =    2, Col = 140, Data =  1165, Dqm = 0000
# at time   1642470 ns WRITE: Bank = 0 Row =    2, Col = 141, Data =  1166, Dqm = 0000
# at time   1642490 ns WRITE: Bank = 0 Row =    2, Col = 142, Data =  1167, Dqm = 0000
# at time   1642510 ns WRITE: Bank = 0 Row =    2, Col = 143, Data =  1168, Dqm = 0000
# at time   1642530 ns BST  : Burst Terminate
# at time   1642550 ns BST  : Burst Terminate
# at time   1642570 ns PRE  : Bank = ALL
# at time   1652110 ns ACT  : Bank = 0 Row =    2
# at time   1652257 ns READ : Bank = 0 Row =    2, Col = 128, Data =  1153, Dqm = 0000
# at time   1652277 ns READ : Bank = 0 Row =    2, Col = 129, Data =  1154, Dqm = 0000
# at time   1652297 ns READ : Bank = 0 Row =    2, Col = 130, Data =  1155, Dqm = 0000
# at time   1652317 ns READ : Bank = 0 Row =    2, Col = 131, Data =  1156, Dqm = 0000
# at time   1652337 ns READ : Bank = 0 Row =    2, Col = 132, Data =  1157, Dqm = 0000
# at time   1652357 ns READ : Bank = 0 Row =    2, Col = 133, Data =  1158, Dqm = 0000
# at time   1652377 ns READ : Bank = 0 Row =    2, Col = 134, Data =  1159, Dqm = 0000
# at time   1652397 ns READ : Bank = 0 Row =    2, Col = 135, Data =  1160, Dqm = 0000
# at time   1652417 ns READ : Bank = 0 Row =    2, Col = 136, Data =  1161, Dqm = 0000
# at time   1652437 ns READ : Bank = 0 Row =    2, Col = 137, Data =  1162, Dqm = 0000
# at time   1652457 ns READ : Bank = 0 Row =    2, Col = 138, Data =  1163, Dqm = 0000
# at time   1652477 ns READ : Bank = 0 Row =    2, Col = 139, Data =  1164, Dqm = 0000
# at time   1652497 ns READ : Bank = 0 Row =    2, Col = 140, Data =  1165, Dqm = 0000
# at time   1652517 ns READ : Bank = 0 Row =    2, Col = 141, Data =  1166, Dqm = 0000
# at time   1652530 ns BST  : Burst Terminate
# at time   1652537 ns READ : Bank = 0 Row =    2, Col = 142, Data =  1167, Dqm = 0000
# at time   1652557 ns READ : Bank = 0 Row =    2, Col = 143, Data =  1168, Dqm = 0000
# at time   1652610 ns BST  : Burst Terminate
# at time   1652630 ns PRE  : Bank = ALL
# at time   1655570 ns PRE  : Bank = ALL
# at time   1655590 ns PRE  : Bank = ALL
# at time   1655610 ns AREF : Auto Refresh
# at time   1662070 ns PRE  : Bank = ALL
# at time   1662090 ns PRE  : Bank = ALL
# at time   1662110 ns PRE  : Bank = ALL
# at time   1662130 ns ACT  : Bank = 0 Row =    2
# at time   1662230 ns WRITE: Bank = 0 Row =    2, Col = 144, Data =  1169, Dqm = 0000
# at time   1662250 ns WRITE: Bank = 0 Row =    2, Col = 145, Data =  1170, Dqm = 0000
# at time   1662270 ns WRITE: Bank = 0 Row =    2, Col = 146, Data =  1171, Dqm = 0000
# at time   1662290 ns WRITE: Bank = 0 Row =    2, Col = 147, Data =  1172, Dqm = 0000
# at time   1662310 ns WRITE: Bank = 0 Row =    2, Col = 148, Data =  1173, Dqm = 0000
# at time   1662330 ns WRITE: Bank = 0 Row =    2, Col = 149, Data =  1174, Dqm = 0000
# at time   1662350 ns WRITE: Bank = 0 Row =    2, Col = 150, Data =  1175, Dqm = 0000
# at time   1662370 ns WRITE: Bank = 0 Row =    2, Col = 151, Data =  1176, Dqm = 0000
# at time   1662390 ns WRITE: Bank = 0 Row =    2, Col = 152, Data =  1177, Dqm = 0000
# at time   1662410 ns WRITE: Bank = 0 Row =    2, Col = 153, Data =  1178, Dqm = 0000
# at time   1662430 ns WRITE: Bank = 0 Row =    2, Col = 154, Data =  1179, Dqm = 0000
# at time   1662450 ns WRITE: Bank = 0 Row =    2, Col = 155, Data =  1180, Dqm = 0000
# at time   1662470 ns WRITE: Bank = 0 Row =    2, Col = 156, Data =  1181, Dqm = 0000
# at time   1662490 ns WRITE: Bank = 0 Row =    2, Col = 157, Data =  1182, Dqm = 0000
# at time   1662510 ns WRITE: Bank = 0 Row =    2, Col = 158, Data =  1183, Dqm = 0000
# at time   1662530 ns WRITE: Bank = 0 Row =    2, Col = 159, Data =  1184, Dqm = 0000
# at time   1662550 ns BST  : Burst Terminate
# at time   1662570 ns BST  : Burst Terminate
# at time   1662590 ns PRE  : Bank = ALL
# at time   1670570 ns PRE  : Bank = ALL
# at time   1670590 ns PRE  : Bank = ALL
# at time   1670610 ns AREF : Auto Refresh
# at time   1672130 ns ACT  : Bank = 0 Row =    2
# at time   1672277 ns READ : Bank = 0 Row =    2, Col = 144, Data =  1169, Dqm = 0000
# at time   1672297 ns READ : Bank = 0 Row =    2, Col = 145, Data =  1170, Dqm = 0000
# at time   1672317 ns READ : Bank = 0 Row =    2, Col = 146, Data =  1171, Dqm = 0000
# at time   1672337 ns READ : Bank = 0 Row =    2, Col = 147, Data =  1172, Dqm = 0000
# at time   1672357 ns READ : Bank = 0 Row =    2, Col = 148, Data =  1173, Dqm = 0000
# at time   1672377 ns READ : Bank = 0 Row =    2, Col = 149, Data =  1174, Dqm = 0000
# at time   1672397 ns READ : Bank = 0 Row =    2, Col = 150, Data =  1175, Dqm = 0000
# at time   1672417 ns READ : Bank = 0 Row =    2, Col = 151, Data =  1176, Dqm = 0000
# at time   1672437 ns READ : Bank = 0 Row =    2, Col = 152, Data =  1177, Dqm = 0000
# at time   1672457 ns READ : Bank = 0 Row =    2, Col = 153, Data =  1178, Dqm = 0000
# at time   1672477 ns READ : Bank = 0 Row =    2, Col = 154, Data =  1179, Dqm = 0000
# at time   1672497 ns READ : Bank = 0 Row =    2, Col = 155, Data =  1180, Dqm = 0000
# at time   1672517 ns READ : Bank = 0 Row =    2, Col = 156, Data =  1181, Dqm = 0000
# at time   1672537 ns READ : Bank = 0 Row =    2, Col = 157, Data =  1182, Dqm = 0000
# at time   1672550 ns BST  : Burst Terminate
# at time   1672557 ns READ : Bank = 0 Row =    2, Col = 158, Data =  1183, Dqm = 0000
# at time   1672577 ns READ : Bank = 0 Row =    2, Col = 159, Data =  1184, Dqm = 0000
# at time   1672630 ns BST  : Burst Terminate
# at time   1672650 ns PRE  : Bank = ALL
# at time   1682090 ns PRE  : Bank = ALL
# at time   1682110 ns PRE  : Bank = ALL
# at time   1682130 ns PRE  : Bank = ALL
# at time   1682150 ns ACT  : Bank = 0 Row =    2
# at time   1682250 ns WRITE: Bank = 0 Row =    2, Col = 160, Data =  1185, Dqm = 0000
# at time   1682270 ns WRITE: Bank = 0 Row =    2, Col = 161, Data =  1186, Dqm = 0000
# at time   1682290 ns WRITE: Bank = 0 Row =    2, Col = 162, Data =  1187, Dqm = 0000
# at time   1682310 ns WRITE: Bank = 0 Row =    2, Col = 163, Data =  1188, Dqm = 0000
# at time   1682330 ns WRITE: Bank = 0 Row =    2, Col = 164, Data =  1189, Dqm = 0000
# at time   1682350 ns WRITE: Bank = 0 Row =    2, Col = 165, Data =  1190, Dqm = 0000
# at time   1682370 ns WRITE: Bank = 0 Row =    2, Col = 166, Data =  1191, Dqm = 0000
# at time   1682390 ns WRITE: Bank = 0 Row =    2, Col = 167, Data =  1192, Dqm = 0000
# at time   1682410 ns WRITE: Bank = 0 Row =    2, Col = 168, Data =  1193, Dqm = 0000
# at time   1682430 ns WRITE: Bank = 0 Row =    2, Col = 169, Data =  1194, Dqm = 0000
# at time   1682450 ns WRITE: Bank = 0 Row =    2, Col = 170, Data =  1195, Dqm = 0000
# at time   1682470 ns WRITE: Bank = 0 Row =    2, Col = 171, Data =  1196, Dqm = 0000
# at time   1682490 ns WRITE: Bank = 0 Row =    2, Col = 172, Data =  1197, Dqm = 0000
# at time   1682510 ns WRITE: Bank = 0 Row =    2, Col = 173, Data =  1198, Dqm = 0000
# at time   1682530 ns WRITE: Bank = 0 Row =    2, Col = 174, Data =  1199, Dqm = 0000
# at time   1682550 ns WRITE: Bank = 0 Row =    2, Col = 175, Data =  1200, Dqm = 0000
# at time   1682570 ns BST  : Burst Terminate
# at time   1682590 ns BST  : Burst Terminate
# at time   1682610 ns PRE  : Bank = ALL
# at time   1685570 ns PRE  : Bank = ALL
# at time   1685590 ns PRE  : Bank = ALL
# at time   1685610 ns AREF : Auto Refresh
# at time   1692150 ns ACT  : Bank = 0 Row =    2
# at time   1692297 ns READ : Bank = 0 Row =    2, Col = 160, Data =  1185, Dqm = 0000
# at time   1692317 ns READ : Bank = 0 Row =    2, Col = 161, Data =  1186, Dqm = 0000
# at time   1692337 ns READ : Bank = 0 Row =    2, Col = 162, Data =  1187, Dqm = 0000
# at time   1692357 ns READ : Bank = 0 Row =    2, Col = 163, Data =  1188, Dqm = 0000
# at time   1692377 ns READ : Bank = 0 Row =    2, Col = 164, Data =  1189, Dqm = 0000
# at time   1692397 ns READ : Bank = 0 Row =    2, Col = 165, Data =  1190, Dqm = 0000
# at time   1692417 ns READ : Bank = 0 Row =    2, Col = 166, Data =  1191, Dqm = 0000
# at time   1692437 ns READ : Bank = 0 Row =    2, Col = 167, Data =  1192, Dqm = 0000
# at time   1692457 ns READ : Bank = 0 Row =    2, Col = 168, Data =  1193, Dqm = 0000
# at time   1692477 ns READ : Bank = 0 Row =    2, Col = 169, Data =  1194, Dqm = 0000
# at time   1692497 ns READ : Bank = 0 Row =    2, Col = 170, Data =  1195, Dqm = 0000
# at time   1692517 ns READ : Bank = 0 Row =    2, Col = 171, Data =  1196, Dqm = 0000
# at time   1692537 ns READ : Bank = 0 Row =    2, Col = 172, Data =  1197, Dqm = 0000
# at time   1692557 ns READ : Bank = 0 Row =    2, Col = 173, Data =  1198, Dqm = 0000
# at time   1692570 ns BST  : Burst Terminate
# at time   1692577 ns READ : Bank = 0 Row =    2, Col = 174, Data =  1199, Dqm = 0000
# at time   1692597 ns READ : Bank = 0 Row =    2, Col = 175, Data =  1200, Dqm = 0000
# at time   1692650 ns BST  : Burst Terminate
# at time   1692670 ns PRE  : Bank = ALL
# at time   1700570 ns PRE  : Bank = ALL
# at time   1700590 ns PRE  : Bank = ALL
# at time   1700610 ns AREF : Auto Refresh
# at time   1702110 ns PRE  : Bank = ALL
# at time   1702130 ns PRE  : Bank = ALL
# at time   1702150 ns PRE  : Bank = ALL
# at time   1702170 ns ACT  : Bank = 0 Row =    2
# at time   1702270 ns WRITE: Bank = 0 Row =    2, Col = 176, Data =  1201, Dqm = 0000
# at time   1702290 ns WRITE: Bank = 0 Row =    2, Col = 177, Data =  1202, Dqm = 0000
# at time   1702310 ns WRITE: Bank = 0 Row =    2, Col = 178, Data =  1203, Dqm = 0000
# at time   1702330 ns WRITE: Bank = 0 Row =    2, Col = 179, Data =  1204, Dqm = 0000
# at time   1702350 ns WRITE: Bank = 0 Row =    2, Col = 180, Data =  1205, Dqm = 0000
# at time   1702370 ns WRITE: Bank = 0 Row =    2, Col = 181, Data =  1206, Dqm = 0000
# at time   1702390 ns WRITE: Bank = 0 Row =    2, Col = 182, Data =  1207, Dqm = 0000
# at time   1702410 ns WRITE: Bank = 0 Row =    2, Col = 183, Data =  1208, Dqm = 0000
# at time   1702430 ns WRITE: Bank = 0 Row =    2, Col = 184, Data =  1209, Dqm = 0000
# at time   1702450 ns WRITE: Bank = 0 Row =    2, Col = 185, Data =  1210, Dqm = 0000
# at time   1702470 ns WRITE: Bank = 0 Row =    2, Col = 186, Data =  1211, Dqm = 0000
# at time   1702490 ns WRITE: Bank = 0 Row =    2, Col = 187, Data =  1212, Dqm = 0000
# at time   1702510 ns WRITE: Bank = 0 Row =    2, Col = 188, Data =  1213, Dqm = 0000
# at time   1702530 ns WRITE: Bank = 0 Row =    2, Col = 189, Data =  1214, Dqm = 0000
# at time   1702550 ns WRITE: Bank = 0 Row =    2, Col = 190, Data =  1215, Dqm = 0000
# at time   1702570 ns WRITE: Bank = 0 Row =    2, Col = 191, Data =  1216, Dqm = 0000
# at time   1702590 ns BST  : Burst Terminate
# at time   1702610 ns BST  : Burst Terminate
# at time   1702630 ns PRE  : Bank = ALL
# at time   1712170 ns ACT  : Bank = 0 Row =    2
# at time   1712317 ns READ : Bank = 0 Row =    2, Col = 176, Data =  1201, Dqm = 0000
# at time   1712337 ns READ : Bank = 0 Row =    2, Col = 177, Data =  1202, Dqm = 0000
# at time   1712357 ns READ : Bank = 0 Row =    2, Col = 178, Data =  1203, Dqm = 0000
# at time   1712377 ns READ : Bank = 0 Row =    2, Col = 179, Data =  1204, Dqm = 0000
# at time   1712397 ns READ : Bank = 0 Row =    2, Col = 180, Data =  1205, Dqm = 0000
# at time   1712417 ns READ : Bank = 0 Row =    2, Col = 181, Data =  1206, Dqm = 0000
# at time   1712437 ns READ : Bank = 0 Row =    2, Col = 182, Data =  1207, Dqm = 0000
# at time   1712457 ns READ : Bank = 0 Row =    2, Col = 183, Data =  1208, Dqm = 0000
# at time   1712477 ns READ : Bank = 0 Row =    2, Col = 184, Data =  1209, Dqm = 0000
# at time   1712497 ns READ : Bank = 0 Row =    2, Col = 185, Data =  1210, Dqm = 0000
# at time   1712517 ns READ : Bank = 0 Row =    2, Col = 186, Data =  1211, Dqm = 0000
# at time   1712537 ns READ : Bank = 0 Row =    2, Col = 187, Data =  1212, Dqm = 0000
# at time   1712557 ns READ : Bank = 0 Row =    2, Col = 188, Data =  1213, Dqm = 0000
# at time   1712577 ns READ : Bank = 0 Row =    2, Col = 189, Data =  1214, Dqm = 0000
# at time   1712590 ns BST  : Burst Terminate
# at time   1712597 ns READ : Bank = 0 Row =    2, Col = 190, Data =  1215, Dqm = 0000
# at time   1712617 ns READ : Bank = 0 Row =    2, Col = 191, Data =  1216, Dqm = 0000
# at time   1712670 ns BST  : Burst Terminate
# at time   1712690 ns PRE  : Bank = ALL
# at time   1715570 ns PRE  : Bank = ALL
# at time   1715590 ns PRE  : Bank = ALL
# at time   1715610 ns AREF : Auto Refresh
# at time   1722130 ns PRE  : Bank = ALL
# at time   1722150 ns PRE  : Bank = ALL
# at time   1722170 ns PRE  : Bank = ALL
# at time   1722190 ns ACT  : Bank = 0 Row =    2
# at time   1722290 ns WRITE: Bank = 0 Row =    2, Col = 192, Data =  1217, Dqm = 0000
# at time   1722310 ns WRITE: Bank = 0 Row =    2, Col = 193, Data =  1218, Dqm = 0000
# at time   1722330 ns WRITE: Bank = 0 Row =    2, Col = 194, Data =  1219, Dqm = 0000
# at time   1722350 ns WRITE: Bank = 0 Row =    2, Col = 195, Data =  1220, Dqm = 0000
# at time   1722370 ns WRITE: Bank = 0 Row =    2, Col = 196, Data =  1221, Dqm = 0000
# at time   1722390 ns WRITE: Bank = 0 Row =    2, Col = 197, Data =  1222, Dqm = 0000
# at time   1722410 ns WRITE: Bank = 0 Row =    2, Col = 198, Data =  1223, Dqm = 0000
# at time   1722430 ns WRITE: Bank = 0 Row =    2, Col = 199, Data =  1224, Dqm = 0000
# at time   1722450 ns WRITE: Bank = 0 Row =    2, Col = 200, Data =  1225, Dqm = 0000
# at time   1722470 ns WRITE: Bank = 0 Row =    2, Col = 201, Data =  1226, Dqm = 0000
# at time   1722490 ns WRITE: Bank = 0 Row =    2, Col = 202, Data =  1227, Dqm = 0000
# at time   1722510 ns WRITE: Bank = 0 Row =    2, Col = 203, Data =  1228, Dqm = 0000
# at time   1722530 ns WRITE: Bank = 0 Row =    2, Col = 204, Data =  1229, Dqm = 0000
# at time   1722550 ns WRITE: Bank = 0 Row =    2, Col = 205, Data =  1230, Dqm = 0000
# at time   1722570 ns WRITE: Bank = 0 Row =    2, Col = 206, Data =  1231, Dqm = 0000
# at time   1722590 ns WRITE: Bank = 0 Row =    2, Col = 207, Data =  1232, Dqm = 0000
# at time   1722610 ns BST  : Burst Terminate
# at time   1722630 ns BST  : Burst Terminate
# at time   1722650 ns PRE  : Bank = ALL
# at time   1730570 ns PRE  : Bank = ALL
# at time   1730590 ns PRE  : Bank = ALL
# at time   1730610 ns AREF : Auto Refresh
# at time   1732190 ns ACT  : Bank = 0 Row =    2
# at time   1732337 ns READ : Bank = 0 Row =    2, Col = 192, Data =  1217, Dqm = 0000
# at time   1732357 ns READ : Bank = 0 Row =    2, Col = 193, Data =  1218, Dqm = 0000
# at time   1732377 ns READ : Bank = 0 Row =    2, Col = 194, Data =  1219, Dqm = 0000
# at time   1732397 ns READ : Bank = 0 Row =    2, Col = 195, Data =  1220, Dqm = 0000
# at time   1732417 ns READ : Bank = 0 Row =    2, Col = 196, Data =  1221, Dqm = 0000
# at time   1732437 ns READ : Bank = 0 Row =    2, Col = 197, Data =  1222, Dqm = 0000
# at time   1732457 ns READ : Bank = 0 Row =    2, Col = 198, Data =  1223, Dqm = 0000
# at time   1732477 ns READ : Bank = 0 Row =    2, Col = 199, Data =  1224, Dqm = 0000
# at time   1732497 ns READ : Bank = 0 Row =    2, Col = 200, Data =  1225, Dqm = 0000
# at time   1732517 ns READ : Bank = 0 Row =    2, Col = 201, Data =  1226, Dqm = 0000
# at time   1732537 ns READ : Bank = 0 Row =    2, Col = 202, Data =  1227, Dqm = 0000
# at time   1732557 ns READ : Bank = 0 Row =    2, Col = 203, Data =  1228, Dqm = 0000
# at time   1732577 ns READ : Bank = 0 Row =    2, Col = 204, Data =  1229, Dqm = 0000
# at time   1732597 ns READ : Bank = 0 Row =    2, Col = 205, Data =  1230, Dqm = 0000
# at time   1732610 ns BST  : Burst Terminate
# at time   1732617 ns READ : Bank = 0 Row =    2, Col = 206, Data =  1231, Dqm = 0000
# at time   1732637 ns READ : Bank = 0 Row =    2, Col = 207, Data =  1232, Dqm = 0000
# at time   1732690 ns BST  : Burst Terminate
# at time   1732710 ns PRE  : Bank = ALL
# at time   1742150 ns PRE  : Bank = ALL
# at time   1742170 ns PRE  : Bank = ALL
# at time   1742190 ns PRE  : Bank = ALL
# at time   1742210 ns ACT  : Bank = 0 Row =    2
# at time   1742310 ns WRITE: Bank = 0 Row =    2, Col = 208, Data =  1233, Dqm = 0000
# at time   1742330 ns WRITE: Bank = 0 Row =    2, Col = 209, Data =  1234, Dqm = 0000
# at time   1742350 ns WRITE: Bank = 0 Row =    2, Col = 210, Data =  1235, Dqm = 0000
# at time   1742370 ns WRITE: Bank = 0 Row =    2, Col = 211, Data =  1236, Dqm = 0000
# at time   1742390 ns WRITE: Bank = 0 Row =    2, Col = 212, Data =  1237, Dqm = 0000
# at time   1742410 ns WRITE: Bank = 0 Row =    2, Col = 213, Data =  1238, Dqm = 0000
# at time   1742430 ns WRITE: Bank = 0 Row =    2, Col = 214, Data =  1239, Dqm = 0000
# at time   1742450 ns WRITE: Bank = 0 Row =    2, Col = 215, Data =  1240, Dqm = 0000
# at time   1742470 ns WRITE: Bank = 0 Row =    2, Col = 216, Data =  1241, Dqm = 0000
# at time   1742490 ns WRITE: Bank = 0 Row =    2, Col = 217, Data =  1242, Dqm = 0000
# at time   1742510 ns WRITE: Bank = 0 Row =    2, Col = 218, Data =  1243, Dqm = 0000
# at time   1742530 ns WRITE: Bank = 0 Row =    2, Col = 219, Data =  1244, Dqm = 0000
# at time   1742550 ns WRITE: Bank = 0 Row =    2, Col = 220, Data =  1245, Dqm = 0000
# at time   1742570 ns WRITE: Bank = 0 Row =    2, Col = 221, Data =  1246, Dqm = 0000
# at time   1742590 ns WRITE: Bank = 0 Row =    2, Col = 222, Data =  1247, Dqm = 0000
# at time   1742610 ns WRITE: Bank = 0 Row =    2, Col = 223, Data =  1248, Dqm = 0000
# at time   1742630 ns BST  : Burst Terminate
# at time   1742650 ns BST  : Burst Terminate
# at time   1742670 ns PRE  : Bank = ALL
# at time   1745570 ns PRE  : Bank = ALL
# at time   1745590 ns PRE  : Bank = ALL
# at time   1745610 ns AREF : Auto Refresh
# at time   1752210 ns ACT  : Bank = 0 Row =    2
# at time   1752357 ns READ : Bank = 0 Row =    2, Col = 208, Data =  1233, Dqm = 0000
# at time   1752377 ns READ : Bank = 0 Row =    2, Col = 209, Data =  1234, Dqm = 0000
# at time   1752397 ns READ : Bank = 0 Row =    2, Col = 210, Data =  1235, Dqm = 0000
# at time   1752417 ns READ : Bank = 0 Row =    2, Col = 211, Data =  1236, Dqm = 0000
# at time   1752437 ns READ : Bank = 0 Row =    2, Col = 212, Data =  1237, Dqm = 0000
# at time   1752457 ns READ : Bank = 0 Row =    2, Col = 213, Data =  1238, Dqm = 0000
# at time   1752477 ns READ : Bank = 0 Row =    2, Col = 214, Data =  1239, Dqm = 0000
# at time   1752497 ns READ : Bank = 0 Row =    2, Col = 215, Data =  1240, Dqm = 0000
# at time   1752517 ns READ : Bank = 0 Row =    2, Col = 216, Data =  1241, Dqm = 0000
# at time   1752537 ns READ : Bank = 0 Row =    2, Col = 217, Data =  1242, Dqm = 0000
# at time   1752557 ns READ : Bank = 0 Row =    2, Col = 218, Data =  1243, Dqm = 0000
# at time   1752577 ns READ : Bank = 0 Row =    2, Col = 219, Data =  1244, Dqm = 0000
# at time   1752597 ns READ : Bank = 0 Row =    2, Col = 220, Data =  1245, Dqm = 0000
# at time   1752617 ns READ : Bank = 0 Row =    2, Col = 221, Data =  1246, Dqm = 0000
# at time   1752630 ns BST  : Burst Terminate
# at time   1752637 ns READ : Bank = 0 Row =    2, Col = 222, Data =  1247, Dqm = 0000
# at time   1752657 ns READ : Bank = 0 Row =    2, Col = 223, Data =  1248, Dqm = 0000
# at time   1752710 ns BST  : Burst Terminate
# at time   1752730 ns PRE  : Bank = ALL
# at time   1760570 ns PRE  : Bank = ALL
# at time   1760590 ns PRE  : Bank = ALL
# at time   1760610 ns AREF : Auto Refresh
# at time   1762170 ns PRE  : Bank = ALL
# at time   1762190 ns PRE  : Bank = ALL
# at time   1762210 ns PRE  : Bank = ALL
# at time   1762230 ns ACT  : Bank = 0 Row =    2
# at time   1762330 ns WRITE: Bank = 0 Row =    2, Col = 224, Data =  1249, Dqm = 0000
# at time   1762350 ns WRITE: Bank = 0 Row =    2, Col = 225, Data =  1250, Dqm = 0000
# at time   1762370 ns WRITE: Bank = 0 Row =    2, Col = 226, Data =  1251, Dqm = 0000
# at time   1762390 ns WRITE: Bank = 0 Row =    2, Col = 227, Data =  1252, Dqm = 0000
# at time   1762410 ns WRITE: Bank = 0 Row =    2, Col = 228, Data =  1253, Dqm = 0000
# at time   1762430 ns WRITE: Bank = 0 Row =    2, Col = 229, Data =  1254, Dqm = 0000
# at time   1762450 ns WRITE: Bank = 0 Row =    2, Col = 230, Data =  1255, Dqm = 0000
# at time   1762470 ns WRITE: Bank = 0 Row =    2, Col = 231, Data =  1256, Dqm = 0000
# at time   1762490 ns WRITE: Bank = 0 Row =    2, Col = 232, Data =  1257, Dqm = 0000
# at time   1762510 ns WRITE: Bank = 0 Row =    2, Col = 233, Data =  1258, Dqm = 0000
# at time   1762530 ns WRITE: Bank = 0 Row =    2, Col = 234, Data =  1259, Dqm = 0000
# at time   1762550 ns WRITE: Bank = 0 Row =    2, Col = 235, Data =  1260, Dqm = 0000
# at time   1762570 ns WRITE: Bank = 0 Row =    2, Col = 236, Data =  1261, Dqm = 0000
# at time   1762590 ns WRITE: Bank = 0 Row =    2, Col = 237, Data =  1262, Dqm = 0000
# at time   1762610 ns WRITE: Bank = 0 Row =    2, Col = 238, Data =  1263, Dqm = 0000
# at time   1762630 ns WRITE: Bank = 0 Row =    2, Col = 239, Data =  1264, Dqm = 0000
# at time   1762650 ns BST  : Burst Terminate
# at time   1762670 ns BST  : Burst Terminate
# at time   1762690 ns PRE  : Bank = ALL
# at time   1772230 ns ACT  : Bank = 0 Row =    2
# at time   1772377 ns READ : Bank = 0 Row =    2, Col = 224, Data =  1249, Dqm = 0000
# at time   1772397 ns READ : Bank = 0 Row =    2, Col = 225, Data =  1250, Dqm = 0000
# at time   1772417 ns READ : Bank = 0 Row =    2, Col = 226, Data =  1251, Dqm = 0000
# at time   1772437 ns READ : Bank = 0 Row =    2, Col = 227, Data =  1252, Dqm = 0000
# at time   1772457 ns READ : Bank = 0 Row =    2, Col = 228, Data =  1253, Dqm = 0000
# at time   1772477 ns READ : Bank = 0 Row =    2, Col = 229, Data =  1254, Dqm = 0000
# at time   1772497 ns READ : Bank = 0 Row =    2, Col = 230, Data =  1255, Dqm = 0000
# at time   1772517 ns READ : Bank = 0 Row =    2, Col = 231, Data =  1256, Dqm = 0000
# at time   1772537 ns READ : Bank = 0 Row =    2, Col = 232, Data =  1257, Dqm = 0000
# at time   1772557 ns READ : Bank = 0 Row =    2, Col = 233, Data =  1258, Dqm = 0000
# at time   1772577 ns READ : Bank = 0 Row =    2, Col = 234, Data =  1259, Dqm = 0000
# at time   1772597 ns READ : Bank = 0 Row =    2, Col = 235, Data =  1260, Dqm = 0000
# at time   1772617 ns READ : Bank = 0 Row =    2, Col = 236, Data =  1261, Dqm = 0000
# at time   1772637 ns READ : Bank = 0 Row =    2, Col = 237, Data =  1262, Dqm = 0000
# at time   1772650 ns BST  : Burst Terminate
# at time   1772657 ns READ : Bank = 0 Row =    2, Col = 238, Data =  1263, Dqm = 0000
# at time   1772677 ns READ : Bank = 0 Row =    2, Col = 239, Data =  1264, Dqm = 0000
# at time   1772730 ns BST  : Burst Terminate
# at time   1772750 ns PRE  : Bank = ALL
# at time   1775570 ns PRE  : Bank = ALL
# at time   1775590 ns PRE  : Bank = ALL
# at time   1775610 ns AREF : Auto Refresh
# at time   1782190 ns PRE  : Bank = ALL
# at time   1782210 ns PRE  : Bank = ALL
# at time   1782230 ns PRE  : Bank = ALL
# at time   1782250 ns ACT  : Bank = 0 Row =    2
# at time   1782350 ns WRITE: Bank = 0 Row =    2, Col = 240, Data =  1265, Dqm = 0000
# at time   1782370 ns WRITE: Bank = 0 Row =    2, Col = 241, Data =  1266, Dqm = 0000
# at time   1782390 ns WRITE: Bank = 0 Row =    2, Col = 242, Data =  1267, Dqm = 0000
# at time   1782410 ns WRITE: Bank = 0 Row =    2, Col = 243, Data =  1268, Dqm = 0000
# at time   1782430 ns WRITE: Bank = 0 Row =    2, Col = 244, Data =  1269, Dqm = 0000
# at time   1782450 ns WRITE: Bank = 0 Row =    2, Col = 245, Data =  1270, Dqm = 0000
# at time   1782470 ns WRITE: Bank = 0 Row =    2, Col = 246, Data =  1271, Dqm = 0000
# at time   1782490 ns WRITE: Bank = 0 Row =    2, Col = 247, Data =  1272, Dqm = 0000
# at time   1782510 ns WRITE: Bank = 0 Row =    2, Col = 248, Data =  1273, Dqm = 0000
# at time   1782530 ns WRITE: Bank = 0 Row =    2, Col = 249, Data =  1274, Dqm = 0000
# at time   1782550 ns WRITE: Bank = 0 Row =    2, Col = 250, Data =  1275, Dqm = 0000
# at time   1782570 ns WRITE: Bank = 0 Row =    2, Col = 251, Data =  1276, Dqm = 0000
# at time   1782590 ns WRITE: Bank = 0 Row =    2, Col = 252, Data =  1277, Dqm = 0000
# at time   1782610 ns WRITE: Bank = 0 Row =    2, Col = 253, Data =  1278, Dqm = 0000
# at time   1782630 ns WRITE: Bank = 0 Row =    2, Col = 254, Data =  1279, Dqm = 0000
# at time   1782650 ns WRITE: Bank = 0 Row =    2, Col = 255, Data =  1280, Dqm = 0000
# at time   1782670 ns BST  : Burst Terminate
# at time   1782690 ns BST  : Burst Terminate
# at time   1782710 ns PRE  : Bank = ALL
# at time   1790570 ns PRE  : Bank = ALL
# at time   1790590 ns PRE  : Bank = ALL
# at time   1790610 ns AREF : Auto Refresh
# at time   1792250 ns ACT  : Bank = 0 Row =    2
# at time   1792397 ns READ : Bank = 0 Row =    2, Col = 240, Data =  1265, Dqm = 0000
# at time   1792417 ns READ : Bank = 0 Row =    2, Col = 241, Data =  1266, Dqm = 0000
# at time   1792437 ns READ : Bank = 0 Row =    2, Col = 242, Data =  1267, Dqm = 0000
# at time   1792457 ns READ : Bank = 0 Row =    2, Col = 243, Data =  1268, Dqm = 0000
# at time   1792477 ns READ : Bank = 0 Row =    2, Col = 244, Data =  1269, Dqm = 0000
# at time   1792497 ns READ : Bank = 0 Row =    2, Col = 245, Data =  1270, Dqm = 0000
# at time   1792517 ns READ : Bank = 0 Row =    2, Col = 246, Data =  1271, Dqm = 0000
# at time   1792537 ns READ : Bank = 0 Row =    2, Col = 247, Data =  1272, Dqm = 0000
# at time   1792557 ns READ : Bank = 0 Row =    2, Col = 248, Data =  1273, Dqm = 0000
# at time   1792577 ns READ : Bank = 0 Row =    2, Col = 249, Data =  1274, Dqm = 0000
# at time   1792597 ns READ : Bank = 0 Row =    2, Col = 250, Data =  1275, Dqm = 0000
# at time   1792617 ns READ : Bank = 0 Row =    2, Col = 251, Data =  1276, Dqm = 0000
# at time   1792637 ns READ : Bank = 0 Row =    2, Col = 252, Data =  1277, Dqm = 0000
# at time   1792657 ns READ : Bank = 0 Row =    2, Col = 253, Data =  1278, Dqm = 0000
# at time   1792670 ns BST  : Burst Terminate
# at time   1792677 ns READ : Bank = 0 Row =    2, Col = 254, Data =  1279, Dqm = 0000
# at time   1792697 ns READ : Bank = 0 Row =    2, Col = 255, Data =  1280, Dqm = 0000
# at time   1792750 ns BST  : Burst Terminate
# at time   1792770 ns PRE  : Bank = ALL
run
# at time   1802210 ns PRE  : Bank = ALL
# at time   1802230 ns PRE  : Bank = ALL
# at time   1802250 ns PRE  : Bank = ALL
# at time   1802270 ns ACT  : Bank = 0 Row =    2
# at time   1802370 ns WRITE: Bank = 0 Row =    2, Col = 256, Data =  1281, Dqm = 0000
# at time   1802390 ns WRITE: Bank = 0 Row =    2, Col = 257, Data =  1282, Dqm = 0000
# at time   1802410 ns WRITE: Bank = 0 Row =    2, Col = 258, Data =  1283, Dqm = 0000
# at time   1802430 ns WRITE: Bank = 0 Row =    2, Col = 259, Data =  1284, Dqm = 0000
# at time   1802450 ns WRITE: Bank = 0 Row =    2, Col = 260, Data =  1285, Dqm = 0000
# at time   1802470 ns WRITE: Bank = 0 Row =    2, Col = 261, Data =  1286, Dqm = 0000
# at time   1802490 ns WRITE: Bank = 0 Row =    2, Col = 262, Data =  1287, Dqm = 0000
# at time   1802510 ns WRITE: Bank = 0 Row =    2, Col = 263, Data =  1288, Dqm = 0000
# at time   1802530 ns WRITE: Bank = 0 Row =    2, Col = 264, Data =  1289, Dqm = 0000
# at time   1802550 ns WRITE: Bank = 0 Row =    2, Col = 265, Data =  1290, Dqm = 0000
# at time   1802570 ns WRITE: Bank = 0 Row =    2, Col = 266, Data =  1291, Dqm = 0000
# at time   1802590 ns WRITE: Bank = 0 Row =    2, Col = 267, Data =  1292, Dqm = 0000
# at time   1802610 ns WRITE: Bank = 0 Row =    2, Col = 268, Data =  1293, Dqm = 0000
# at time   1802630 ns WRITE: Bank = 0 Row =    2, Col = 269, Data =  1294, Dqm = 0000
# at time   1802650 ns WRITE: Bank = 0 Row =    2, Col = 270, Data =  1295, Dqm = 0000
# at time   1802670 ns WRITE: Bank = 0 Row =    2, Col = 271, Data =  1296, Dqm = 0000
# at time   1802690 ns BST  : Burst Terminate
# at time   1802710 ns BST  : Burst Terminate
# at time   1802730 ns PRE  : Bank = ALL
# at time   1805570 ns PRE  : Bank = ALL
# at time   1805590 ns PRE  : Bank = ALL
# at time   1805610 ns AREF : Auto Refresh
# at time   1812270 ns ACT  : Bank = 0 Row =    2
# at time   1812417 ns READ : Bank = 0 Row =    2, Col = 256, Data =  1281, Dqm = 0000
# at time   1812437 ns READ : Bank = 0 Row =    2, Col = 257, Data =  1282, Dqm = 0000
# at time   1812457 ns READ : Bank = 0 Row =    2, Col = 258, Data =  1283, Dqm = 0000
# at time   1812477 ns READ : Bank = 0 Row =    2, Col = 259, Data =  1284, Dqm = 0000
# at time   1812497 ns READ : Bank = 0 Row =    2, Col = 260, Data =  1285, Dqm = 0000
# at time   1812517 ns READ : Bank = 0 Row =    2, Col = 261, Data =  1286, Dqm = 0000
# at time   1812537 ns READ : Bank = 0 Row =    2, Col = 262, Data =  1287, Dqm = 0000
# at time   1812557 ns READ : Bank = 0 Row =    2, Col = 263, Data =  1288, Dqm = 0000
# at time   1812577 ns READ : Bank = 0 Row =    2, Col = 264, Data =  1289, Dqm = 0000
# at time   1812597 ns READ : Bank = 0 Row =    2, Col = 265, Data =  1290, Dqm = 0000
# at time   1812617 ns READ : Bank = 0 Row =    2, Col = 266, Data =  1291, Dqm = 0000
# at time   1812637 ns READ : Bank = 0 Row =    2, Col = 267, Data =  1292, Dqm = 0000
# at time   1812657 ns READ : Bank = 0 Row =    2, Col = 268, Data =  1293, Dqm = 0000
# at time   1812677 ns READ : Bank = 0 Row =    2, Col = 269, Data =  1294, Dqm = 0000
# at time   1812690 ns BST  : Burst Terminate
# at time   1812697 ns READ : Bank = 0 Row =    2, Col = 270, Data =  1295, Dqm = 0000
# at time   1812717 ns READ : Bank = 0 Row =    2, Col = 271, Data =  1296, Dqm = 0000
# at time   1812770 ns BST  : Burst Terminate
# at time   1812790 ns PRE  : Bank = ALL
# at time   1820570 ns PRE  : Bank = ALL
# at time   1820590 ns PRE  : Bank = ALL
# at time   1820610 ns AREF : Auto Refresh
# at time   1822230 ns PRE  : Bank = ALL
# at time   1822250 ns PRE  : Bank = ALL
# at time   1822270 ns PRE  : Bank = ALL
# at time   1822290 ns ACT  : Bank = 0 Row =    2
# at time   1822390 ns WRITE: Bank = 0 Row =    2, Col = 272, Data =  1297, Dqm = 0000
# at time   1822410 ns WRITE: Bank = 0 Row =    2, Col = 273, Data =  1298, Dqm = 0000
# at time   1822430 ns WRITE: Bank = 0 Row =    2, Col = 274, Data =  1299, Dqm = 0000
# at time   1822450 ns WRITE: Bank = 0 Row =    2, Col = 275, Data =  1300, Dqm = 0000
# at time   1822470 ns WRITE: Bank = 0 Row =    2, Col = 276, Data =  1301, Dqm = 0000
# at time   1822490 ns WRITE: Bank = 0 Row =    2, Col = 277, Data =  1302, Dqm = 0000
# at time   1822510 ns WRITE: Bank = 0 Row =    2, Col = 278, Data =  1303, Dqm = 0000
# at time   1822530 ns WRITE: Bank = 0 Row =    2, Col = 279, Data =  1304, Dqm = 0000
# at time   1822550 ns WRITE: Bank = 0 Row =    2, Col = 280, Data =  1305, Dqm = 0000
# at time   1822570 ns WRITE: Bank = 0 Row =    2, Col = 281, Data =  1306, Dqm = 0000
# at time   1822590 ns WRITE: Bank = 0 Row =    2, Col = 282, Data =  1307, Dqm = 0000
# at time   1822610 ns WRITE: Bank = 0 Row =    2, Col = 283, Data =  1308, Dqm = 0000
# at time   1822630 ns WRITE: Bank = 0 Row =    2, Col = 284, Data =  1309, Dqm = 0000
# at time   1822650 ns WRITE: Bank = 0 Row =    2, Col = 285, Data =  1310, Dqm = 0000
# at time   1822670 ns WRITE: Bank = 0 Row =    2, Col = 286, Data =  1311, Dqm = 0000
# at time   1822690 ns WRITE: Bank = 0 Row =    2, Col = 287, Data =  1312, Dqm = 0000
# at time   1822710 ns BST  : Burst Terminate
# at time   1822730 ns BST  : Burst Terminate
# at time   1822750 ns PRE  : Bank = ALL
# at time   1832290 ns ACT  : Bank = 0 Row =    2
# at time   1832437 ns READ : Bank = 0 Row =    2, Col = 272, Data =  1297, Dqm = 0000
# at time   1832457 ns READ : Bank = 0 Row =    2, Col = 273, Data =  1298, Dqm = 0000
# at time   1832477 ns READ : Bank = 0 Row =    2, Col = 274, Data =  1299, Dqm = 0000
# at time   1832497 ns READ : Bank = 0 Row =    2, Col = 275, Data =  1300, Dqm = 0000
# at time   1832517 ns READ : Bank = 0 Row =    2, Col = 276, Data =  1301, Dqm = 0000
# at time   1832537 ns READ : Bank = 0 Row =    2, Col = 277, Data =  1302, Dqm = 0000
# at time   1832557 ns READ : Bank = 0 Row =    2, Col = 278, Data =  1303, Dqm = 0000
# at time   1832577 ns READ : Bank = 0 Row =    2, Col = 279, Data =  1304, Dqm = 0000
# at time   1832597 ns READ : Bank = 0 Row =    2, Col = 280, Data =  1305, Dqm = 0000
# at time   1832617 ns READ : Bank = 0 Row =    2, Col = 281, Data =  1306, Dqm = 0000
# at time   1832637 ns READ : Bank = 0 Row =    2, Col = 282, Data =  1307, Dqm = 0000
# at time   1832657 ns READ : Bank = 0 Row =    2, Col = 283, Data =  1308, Dqm = 0000
# at time   1832677 ns READ : Bank = 0 Row =    2, Col = 284, Data =  1309, Dqm = 0000
# at time   1832697 ns READ : Bank = 0 Row =    2, Col = 285, Data =  1310, Dqm = 0000
# at time   1832710 ns BST  : Burst Terminate
# at time   1832717 ns READ : Bank = 0 Row =    2, Col = 286, Data =  1311, Dqm = 0000
# at time   1832737 ns READ : Bank = 0 Row =    2, Col = 287, Data =  1312, Dqm = 0000
# at time   1832790 ns BST  : Burst Terminate
# at time   1832810 ns PRE  : Bank = ALL
# at time   1835570 ns PRE  : Bank = ALL
# at time   1835590 ns PRE  : Bank = ALL
# at time   1835610 ns AREF : Auto Refresh
# at time   1842250 ns PRE  : Bank = ALL
# at time   1842270 ns PRE  : Bank = ALL
# at time   1842290 ns PRE  : Bank = ALL
# at time   1842310 ns ACT  : Bank = 0 Row =    2
# at time   1842410 ns WRITE: Bank = 0 Row =    2, Col = 288, Data =  1313, Dqm = 0000
# at time   1842430 ns WRITE: Bank = 0 Row =    2, Col = 289, Data =  1314, Dqm = 0000
# at time   1842450 ns WRITE: Bank = 0 Row =    2, Col = 290, Data =  1315, Dqm = 0000
# at time   1842470 ns WRITE: Bank = 0 Row =    2, Col = 291, Data =  1316, Dqm = 0000
# at time   1842490 ns WRITE: Bank = 0 Row =    2, Col = 292, Data =  1317, Dqm = 0000
# at time   1842510 ns WRITE: Bank = 0 Row =    2, Col = 293, Data =  1318, Dqm = 0000
# at time   1842530 ns WRITE: Bank = 0 Row =    2, Col = 294, Data =  1319, Dqm = 0000
# at time   1842550 ns WRITE: Bank = 0 Row =    2, Col = 295, Data =  1320, Dqm = 0000
# at time   1842570 ns WRITE: Bank = 0 Row =    2, Col = 296, Data =  1321, Dqm = 0000
# at time   1842590 ns WRITE: Bank = 0 Row =    2, Col = 297, Data =  1322, Dqm = 0000
# at time   1842610 ns WRITE: Bank = 0 Row =    2, Col = 298, Data =  1323, Dqm = 0000
# at time   1842630 ns WRITE: Bank = 0 Row =    2, Col = 299, Data =  1324, Dqm = 0000
# at time   1842650 ns WRITE: Bank = 0 Row =    2, Col = 300, Data =  1325, Dqm = 0000
# at time   1842670 ns WRITE: Bank = 0 Row =    2, Col = 301, Data =  1326, Dqm = 0000
# at time   1842690 ns WRITE: Bank = 0 Row =    2, Col = 302, Data =  1327, Dqm = 0000
# at time   1842710 ns WRITE: Bank = 0 Row =    2, Col = 303, Data =  1328, Dqm = 0000
# at time   1842730 ns BST  : Burst Terminate
# at time   1842750 ns BST  : Burst Terminate
# at time   1842770 ns PRE  : Bank = ALL
# at time   1850570 ns PRE  : Bank = ALL
# at time   1850590 ns PRE  : Bank = ALL
# at time   1850610 ns AREF : Auto Refresh
# at time   1852310 ns ACT  : Bank = 0 Row =    2
# at time   1852457 ns READ : Bank = 0 Row =    2, Col = 288, Data =  1313, Dqm = 0000
# at time   1852477 ns READ : Bank = 0 Row =    2, Col = 289, Data =  1314, Dqm = 0000
# at time   1852497 ns READ : Bank = 0 Row =    2, Col = 290, Data =  1315, Dqm = 0000
# at time   1852517 ns READ : Bank = 0 Row =    2, Col = 291, Data =  1316, Dqm = 0000
# at time   1852537 ns READ : Bank = 0 Row =    2, Col = 292, Data =  1317, Dqm = 0000
# at time   1852557 ns READ : Bank = 0 Row =    2, Col = 293, Data =  1318, Dqm = 0000
# at time   1852577 ns READ : Bank = 0 Row =    2, Col = 294, Data =  1319, Dqm = 0000
# at time   1852597 ns READ : Bank = 0 Row =    2, Col = 295, Data =  1320, Dqm = 0000
# at time   1852617 ns READ : Bank = 0 Row =    2, Col = 296, Data =  1321, Dqm = 0000
# at time   1852637 ns READ : Bank = 0 Row =    2, Col = 297, Data =  1322, Dqm = 0000
# at time   1852657 ns READ : Bank = 0 Row =    2, Col = 298, Data =  1323, Dqm = 0000
# at time   1852677 ns READ : Bank = 0 Row =    2, Col = 299, Data =  1324, Dqm = 0000
# at time   1852697 ns READ : Bank = 0 Row =    2, Col = 300, Data =  1325, Dqm = 0000
# at time   1852717 ns READ : Bank = 0 Row =    2, Col = 301, Data =  1326, Dqm = 0000
# at time   1852730 ns BST  : Burst Terminate
# at time   1852737 ns READ : Bank = 0 Row =    2, Col = 302, Data =  1327, Dqm = 0000
# at time   1852757 ns READ : Bank = 0 Row =    2, Col = 303, Data =  1328, Dqm = 0000
# at time   1852810 ns BST  : Burst Terminate
# at time   1852830 ns PRE  : Bank = ALL
# at time   1862270 ns PRE  : Bank = ALL
# at time   1862290 ns PRE  : Bank = ALL
# at time   1862310 ns PRE  : Bank = ALL
# at time   1862330 ns ACT  : Bank = 0 Row =    2
# at time   1862430 ns WRITE: Bank = 0 Row =    2, Col = 304, Data =  1329, Dqm = 0000
# at time   1862450 ns WRITE: Bank = 0 Row =    2, Col = 305, Data =  1330, Dqm = 0000
# at time   1862470 ns WRITE: Bank = 0 Row =    2, Col = 306, Data =  1331, Dqm = 0000
# at time   1862490 ns WRITE: Bank = 0 Row =    2, Col = 307, Data =  1332, Dqm = 0000
# at time   1862510 ns WRITE: Bank = 0 Row =    2, Col = 308, Data =  1333, Dqm = 0000
# at time   1862530 ns WRITE: Bank = 0 Row =    2, Col = 309, Data =  1334, Dqm = 0000
# at time   1862550 ns WRITE: Bank = 0 Row =    2, Col = 310, Data =  1335, Dqm = 0000
# at time   1862570 ns WRITE: Bank = 0 Row =    2, Col = 311, Data =  1336, Dqm = 0000
# at time   1862590 ns WRITE: Bank = 0 Row =    2, Col = 312, Data =  1337, Dqm = 0000
# at time   1862610 ns WRITE: Bank = 0 Row =    2, Col = 313, Data =  1338, Dqm = 0000
# at time   1862630 ns WRITE: Bank = 0 Row =    2, Col = 314, Data =  1339, Dqm = 0000
# at time   1862650 ns WRITE: Bank = 0 Row =    2, Col = 315, Data =  1340, Dqm = 0000
# at time   1862670 ns WRITE: Bank = 0 Row =    2, Col = 316, Data =  1341, Dqm = 0000
# at time   1862690 ns WRITE: Bank = 0 Row =    2, Col = 317, Data =  1342, Dqm = 0000
# at time   1862710 ns WRITE: Bank = 0 Row =    2, Col = 318, Data =  1343, Dqm = 0000
# at time   1862730 ns WRITE: Bank = 0 Row =    2, Col = 319, Data =  1344, Dqm = 0000
# at time   1862750 ns BST  : Burst Terminate
# at time   1862770 ns BST  : Burst Terminate
# at time   1862790 ns PRE  : Bank = ALL
# at time   1865570 ns PRE  : Bank = ALL
# at time   1865590 ns PRE  : Bank = ALL
# at time   1865610 ns AREF : Auto Refresh
# at time   1872330 ns ACT  : Bank = 0 Row =    2
# at time   1872477 ns READ : Bank = 0 Row =    2, Col = 304, Data =  1329, Dqm = 0000
# at time   1872497 ns READ : Bank = 0 Row =    2, Col = 305, Data =  1330, Dqm = 0000
# at time   1872517 ns READ : Bank = 0 Row =    2, Col = 306, Data =  1331, Dqm = 0000
# at time   1872537 ns READ : Bank = 0 Row =    2, Col = 307, Data =  1332, Dqm = 0000
# at time   1872557 ns READ : Bank = 0 Row =    2, Col = 308, Data =  1333, Dqm = 0000
# at time   1872577 ns READ : Bank = 0 Row =    2, Col = 309, Data =  1334, Dqm = 0000
# at time   1872597 ns READ : Bank = 0 Row =    2, Col = 310, Data =  1335, Dqm = 0000
# at time   1872617 ns READ : Bank = 0 Row =    2, Col = 311, Data =  1336, Dqm = 0000
# at time   1872637 ns READ : Bank = 0 Row =    2, Col = 312, Data =  1337, Dqm = 0000
# at time   1872657 ns READ : Bank = 0 Row =    2, Col = 313, Data =  1338, Dqm = 0000
# at time   1872677 ns READ : Bank = 0 Row =    2, Col = 314, Data =  1339, Dqm = 0000
# at time   1872697 ns READ : Bank = 0 Row =    2, Col = 315, Data =  1340, Dqm = 0000
# at time   1872717 ns READ : Bank = 0 Row =    2, Col = 316, Data =  1341, Dqm = 0000
# at time   1872737 ns READ : Bank = 0 Row =    2, Col = 317, Data =  1342, Dqm = 0000
# at time   1872750 ns BST  : Burst Terminate
# at time   1872757 ns READ : Bank = 0 Row =    2, Col = 318, Data =  1343, Dqm = 0000
# at time   1872777 ns READ : Bank = 0 Row =    2, Col = 319, Data =  1344, Dqm = 0000
# at time   1872830 ns BST  : Burst Terminate
# at time   1872850 ns PRE  : Bank = ALL
# at time   1880570 ns PRE  : Bank = ALL
# at time   1880590 ns PRE  : Bank = ALL
# at time   1880610 ns AREF : Auto Refresh
# at time   1882290 ns PRE  : Bank = ALL
# at time   1882310 ns PRE  : Bank = ALL
# at time   1882330 ns PRE  : Bank = ALL
# at time   1882350 ns ACT  : Bank = 0 Row =    2
# at time   1882450 ns WRITE: Bank = 0 Row =    2, Col = 320, Data =  1345, Dqm = 0000
# at time   1882470 ns WRITE: Bank = 0 Row =    2, Col = 321, Data =  1346, Dqm = 0000
# at time   1882490 ns WRITE: Bank = 0 Row =    2, Col = 322, Data =  1347, Dqm = 0000
# at time   1882510 ns WRITE: Bank = 0 Row =    2, Col = 323, Data =  1348, Dqm = 0000
# at time   1882530 ns WRITE: Bank = 0 Row =    2, Col = 324, Data =  1349, Dqm = 0000
# at time   1882550 ns WRITE: Bank = 0 Row =    2, Col = 325, Data =  1350, Dqm = 0000
# at time   1882570 ns WRITE: Bank = 0 Row =    2, Col = 326, Data =  1351, Dqm = 0000
# at time   1882590 ns WRITE: Bank = 0 Row =    2, Col = 327, Data =  1352, Dqm = 0000
# at time   1882610 ns WRITE: Bank = 0 Row =    2, Col = 328, Data =  1353, Dqm = 0000
# at time   1882630 ns WRITE: Bank = 0 Row =    2, Col = 329, Data =  1354, Dqm = 0000
# at time   1882650 ns WRITE: Bank = 0 Row =    2, Col = 330, Data =  1355, Dqm = 0000
# at time   1882670 ns WRITE: Bank = 0 Row =    2, Col = 331, Data =  1356, Dqm = 0000
# at time   1882690 ns WRITE: Bank = 0 Row =    2, Col = 332, Data =  1357, Dqm = 0000
# at time   1882710 ns WRITE: Bank = 0 Row =    2, Col = 333, Data =  1358, Dqm = 0000
# at time   1882730 ns WRITE: Bank = 0 Row =    2, Col = 334, Data =  1359, Dqm = 0000
# at time   1882750 ns WRITE: Bank = 0 Row =    2, Col = 335, Data =  1360, Dqm = 0000
# at time   1882770 ns BST  : Burst Terminate
# at time   1882790 ns BST  : Burst Terminate
# at time   1882810 ns PRE  : Bank = ALL
# at time   1892350 ns ACT  : Bank = 0 Row =    2
# at time   1892497 ns READ : Bank = 0 Row =    2, Col = 320, Data =  1345, Dqm = 0000
# at time   1892517 ns READ : Bank = 0 Row =    2, Col = 321, Data =  1346, Dqm = 0000
# at time   1892537 ns READ : Bank = 0 Row =    2, Col = 322, Data =  1347, Dqm = 0000
# at time   1892557 ns READ : Bank = 0 Row =    2, Col = 323, Data =  1348, Dqm = 0000
# at time   1892577 ns READ : Bank = 0 Row =    2, Col = 324, Data =  1349, Dqm = 0000
# at time   1892597 ns READ : Bank = 0 Row =    2, Col = 325, Data =  1350, Dqm = 0000
# at time   1892617 ns READ : Bank = 0 Row =    2, Col = 326, Data =  1351, Dqm = 0000
# at time   1892637 ns READ : Bank = 0 Row =    2, Col = 327, Data =  1352, Dqm = 0000
# at time   1892657 ns READ : Bank = 0 Row =    2, Col = 328, Data =  1353, Dqm = 0000
# at time   1892677 ns READ : Bank = 0 Row =    2, Col = 329, Data =  1354, Dqm = 0000
# at time   1892697 ns READ : Bank = 0 Row =    2, Col = 330, Data =  1355, Dqm = 0000
# at time   1892717 ns READ : Bank = 0 Row =    2, Col = 331, Data =  1356, Dqm = 0000
# at time   1892737 ns READ : Bank = 0 Row =    2, Col = 332, Data =  1357, Dqm = 0000
# at time   1892757 ns READ : Bank = 0 Row =    2, Col = 333, Data =  1358, Dqm = 0000
# at time   1892770 ns BST  : Burst Terminate
# at time   1892777 ns READ : Bank = 0 Row =    2, Col = 334, Data =  1359, Dqm = 0000
# at time   1892797 ns READ : Bank = 0 Row =    2, Col = 335, Data =  1360, Dqm = 0000
# at time   1892850 ns BST  : Burst Terminate
# at time   1892870 ns PRE  : Bank = ALL
# at time   1895570 ns PRE  : Bank = ALL
# at time   1895590 ns PRE  : Bank = ALL
# at time   1895610 ns AREF : Auto Refresh
# at time   1902310 ns PRE  : Bank = ALL
# at time   1902330 ns PRE  : Bank = ALL
# at time   1902350 ns PRE  : Bank = ALL
# at time   1902370 ns ACT  : Bank = 0 Row =    2
# at time   1902470 ns WRITE: Bank = 0 Row =    2, Col = 336, Data =  1361, Dqm = 0000
# at time   1902490 ns WRITE: Bank = 0 Row =    2, Col = 337, Data =  1362, Dqm = 0000
# at time   1902510 ns WRITE: Bank = 0 Row =    2, Col = 338, Data =  1363, Dqm = 0000
# at time   1902530 ns WRITE: Bank = 0 Row =    2, Col = 339, Data =  1364, Dqm = 0000
# at time   1902550 ns WRITE: Bank = 0 Row =    2, Col = 340, Data =  1365, Dqm = 0000
# at time   1902570 ns WRITE: Bank = 0 Row =    2, Col = 341, Data =  1366, Dqm = 0000
# at time   1902590 ns WRITE: Bank = 0 Row =    2, Col = 342, Data =  1367, Dqm = 0000
# at time   1902610 ns WRITE: Bank = 0 Row =    2, Col = 343, Data =  1368, Dqm = 0000
# at time   1902630 ns WRITE: Bank = 0 Row =    2, Col = 344, Data =  1369, Dqm = 0000
# at time   1902650 ns WRITE: Bank = 0 Row =    2, Col = 345, Data =  1370, Dqm = 0000
# at time   1902670 ns WRITE: Bank = 0 Row =    2, Col = 346, Data =  1371, Dqm = 0000
# at time   1902690 ns WRITE: Bank = 0 Row =    2, Col = 347, Data =  1372, Dqm = 0000
# at time   1902710 ns WRITE: Bank = 0 Row =    2, Col = 348, Data =  1373, Dqm = 0000
# at time   1902730 ns WRITE: Bank = 0 Row =    2, Col = 349, Data =  1374, Dqm = 0000
# at time   1902750 ns WRITE: Bank = 0 Row =    2, Col = 350, Data =  1375, Dqm = 0000
# at time   1902770 ns WRITE: Bank = 0 Row =    2, Col = 351, Data =  1376, Dqm = 0000
# at time   1902790 ns BST  : Burst Terminate
# at time   1902810 ns BST  : Burst Terminate
# at time   1902830 ns PRE  : Bank = ALL
# at time   1910570 ns PRE  : Bank = ALL
# at time   1910590 ns PRE  : Bank = ALL
# at time   1910610 ns AREF : Auto Refresh
# at time   1912370 ns ACT  : Bank = 0 Row =    2
# at time   1912517 ns READ : Bank = 0 Row =    2, Col = 336, Data =  1361, Dqm = 0000
# at time   1912537 ns READ : Bank = 0 Row =    2, Col = 337, Data =  1362, Dqm = 0000
# at time   1912557 ns READ : Bank = 0 Row =    2, Col = 338, Data =  1363, Dqm = 0000
# at time   1912577 ns READ : Bank = 0 Row =    2, Col = 339, Data =  1364, Dqm = 0000
# at time   1912597 ns READ : Bank = 0 Row =    2, Col = 340, Data =  1365, Dqm = 0000
# at time   1912617 ns READ : Bank = 0 Row =    2, Col = 341, Data =  1366, Dqm = 0000
# at time   1912637 ns READ : Bank = 0 Row =    2, Col = 342, Data =  1367, Dqm = 0000
# at time   1912657 ns READ : Bank = 0 Row =    2, Col = 343, Data =  1368, Dqm = 0000
# at time   1912677 ns READ : Bank = 0 Row =    2, Col = 344, Data =  1369, Dqm = 0000
# at time   1912697 ns READ : Bank = 0 Row =    2, Col = 345, Data =  1370, Dqm = 0000
# at time   1912717 ns READ : Bank = 0 Row =    2, Col = 346, Data =  1371, Dqm = 0000
# at time   1912737 ns READ : Bank = 0 Row =    2, Col = 347, Data =  1372, Dqm = 0000
# at time   1912757 ns READ : Bank = 0 Row =    2, Col = 348, Data =  1373, Dqm = 0000
# at time   1912777 ns READ : Bank = 0 Row =    2, Col = 349, Data =  1374, Dqm = 0000
# at time   1912790 ns BST  : Burst Terminate
# at time   1912797 ns READ : Bank = 0 Row =    2, Col = 350, Data =  1375, Dqm = 0000
# at time   1912817 ns READ : Bank = 0 Row =    2, Col = 351, Data =  1376, Dqm = 0000
# at time   1912870 ns BST  : Burst Terminate
# at time   1912890 ns PRE  : Bank = ALL
# at time   1922330 ns PRE  : Bank = ALL
# at time   1922350 ns PRE  : Bank = ALL
# at time   1922370 ns PRE  : Bank = ALL
# at time   1922390 ns ACT  : Bank = 0 Row =    2
# at time   1922490 ns WRITE: Bank = 0 Row =    2, Col = 352, Data =  1377, Dqm = 0000
# at time   1922510 ns WRITE: Bank = 0 Row =    2, Col = 353, Data =  1378, Dqm = 0000
# at time   1922530 ns WRITE: Bank = 0 Row =    2, Col = 354, Data =  1379, Dqm = 0000
# at time   1922550 ns WRITE: Bank = 0 Row =    2, Col = 355, Data =  1380, Dqm = 0000
# at time   1922570 ns WRITE: Bank = 0 Row =    2, Col = 356, Data =  1381, Dqm = 0000
# at time   1922590 ns WRITE: Bank = 0 Row =    2, Col = 357, Data =  1382, Dqm = 0000
# at time   1922610 ns WRITE: Bank = 0 Row =    2, Col = 358, Data =  1383, Dqm = 0000
# at time   1922630 ns WRITE: Bank = 0 Row =    2, Col = 359, Data =  1384, Dqm = 0000
# at time   1922650 ns WRITE: Bank = 0 Row =    2, Col = 360, Data =  1385, Dqm = 0000
# at time   1922670 ns WRITE: Bank = 0 Row =    2, Col = 361, Data =  1386, Dqm = 0000
# at time   1922690 ns WRITE: Bank = 0 Row =    2, Col = 362, Data =  1387, Dqm = 0000
# at time   1922710 ns WRITE: Bank = 0 Row =    2, Col = 363, Data =  1388, Dqm = 0000
# at time   1922730 ns WRITE: Bank = 0 Row =    2, Col = 364, Data =  1389, Dqm = 0000
# at time   1922750 ns WRITE: Bank = 0 Row =    2, Col = 365, Data =  1390, Dqm = 0000
# at time   1922770 ns WRITE: Bank = 0 Row =    2, Col = 366, Data =  1391, Dqm = 0000
# at time   1922790 ns WRITE: Bank = 0 Row =    2, Col = 367, Data =  1392, Dqm = 0000
# at time   1922810 ns BST  : Burst Terminate
# at time   1922830 ns BST  : Burst Terminate
# at time   1922850 ns PRE  : Bank = ALL
# at time   1925570 ns PRE  : Bank = ALL
# at time   1925590 ns PRE  : Bank = ALL
# at time   1925610 ns AREF : Auto Refresh
# at time   1932390 ns ACT  : Bank = 0 Row =    2
# at time   1932537 ns READ : Bank = 0 Row =    2, Col = 352, Data =  1377, Dqm = 0000
# at time   1932557 ns READ : Bank = 0 Row =    2, Col = 353, Data =  1378, Dqm = 0000
# at time   1932577 ns READ : Bank = 0 Row =    2, Col = 354, Data =  1379, Dqm = 0000
# at time   1932597 ns READ : Bank = 0 Row =    2, Col = 355, Data =  1380, Dqm = 0000
# at time   1932617 ns READ : Bank = 0 Row =    2, Col = 356, Data =  1381, Dqm = 0000
# at time   1932637 ns READ : Bank = 0 Row =    2, Col = 357, Data =  1382, Dqm = 0000
# at time   1932657 ns READ : Bank = 0 Row =    2, Col = 358, Data =  1383, Dqm = 0000
# at time   1932677 ns READ : Bank = 0 Row =    2, Col = 359, Data =  1384, Dqm = 0000
# at time   1932697 ns READ : Bank = 0 Row =    2, Col = 360, Data =  1385, Dqm = 0000
# at time   1932717 ns READ : Bank = 0 Row =    2, Col = 361, Data =  1386, Dqm = 0000
# at time   1932737 ns READ : Bank = 0 Row =    2, Col = 362, Data =  1387, Dqm = 0000
# at time   1932757 ns READ : Bank = 0 Row =    2, Col = 363, Data =  1388, Dqm = 0000
# at time   1932777 ns READ : Bank = 0 Row =    2, Col = 364, Data =  1389, Dqm = 0000
# at time   1932797 ns READ : Bank = 0 Row =    2, Col = 365, Data =  1390, Dqm = 0000
# at time   1932810 ns BST  : Burst Terminate
# at time   1932817 ns READ : Bank = 0 Row =    2, Col = 366, Data =  1391, Dqm = 0000
# at time   1932837 ns READ : Bank = 0 Row =    2, Col = 367, Data =  1392, Dqm = 0000
# at time   1932890 ns BST  : Burst Terminate
# at time   1932910 ns PRE  : Bank = ALL
# at time   1940570 ns PRE  : Bank = ALL
# at time   1940590 ns PRE  : Bank = ALL
# at time   1940610 ns AREF : Auto Refresh
# at time   1942350 ns PRE  : Bank = ALL
# at time   1942370 ns PRE  : Bank = ALL
# at time   1942390 ns PRE  : Bank = ALL
# at time   1942410 ns ACT  : Bank = 0 Row =    2
# at time   1942510 ns WRITE: Bank = 0 Row =    2, Col = 368, Data =  1393, Dqm = 0000
# at time   1942530 ns WRITE: Bank = 0 Row =    2, Col = 369, Data =  1394, Dqm = 0000
# at time   1942550 ns WRITE: Bank = 0 Row =    2, Col = 370, Data =  1395, Dqm = 0000
# at time   1942570 ns WRITE: Bank = 0 Row =    2, Col = 371, Data =  1396, Dqm = 0000
# at time   1942590 ns WRITE: Bank = 0 Row =    2, Col = 372, Data =  1397, Dqm = 0000
# at time   1942610 ns WRITE: Bank = 0 Row =    2, Col = 373, Data =  1398, Dqm = 0000
# at time   1942630 ns WRITE: Bank = 0 Row =    2, Col = 374, Data =  1399, Dqm = 0000
# at time   1942650 ns WRITE: Bank = 0 Row =    2, Col = 375, Data =  1400, Dqm = 0000
# at time   1942670 ns WRITE: Bank = 0 Row =    2, Col = 376, Data =  1401, Dqm = 0000
# at time   1942690 ns WRITE: Bank = 0 Row =    2, Col = 377, Data =  1402, Dqm = 0000
# at time   1942710 ns WRITE: Bank = 0 Row =    2, Col = 378, Data =  1403, Dqm = 0000
# at time   1942730 ns WRITE: Bank = 0 Row =    2, Col = 379, Data =  1404, Dqm = 0000
# at time   1942750 ns WRITE: Bank = 0 Row =    2, Col = 380, Data =  1405, Dqm = 0000
# at time   1942770 ns WRITE: Bank = 0 Row =    2, Col = 381, Data =  1406, Dqm = 0000
# at time   1942790 ns WRITE: Bank = 0 Row =    2, Col = 382, Data =  1407, Dqm = 0000
# at time   1942810 ns WRITE: Bank = 0 Row =    2, Col = 383, Data =  1408, Dqm = 0000
# at time   1942830 ns BST  : Burst Terminate
# at time   1942850 ns BST  : Burst Terminate
# at time   1942870 ns PRE  : Bank = ALL
# at time   1952410 ns ACT  : Bank = 0 Row =    2
# at time   1952557 ns READ : Bank = 0 Row =    2, Col = 368, Data =  1393, Dqm = 0000
# at time   1952577 ns READ : Bank = 0 Row =    2, Col = 369, Data =  1394, Dqm = 0000
# at time   1952597 ns READ : Bank = 0 Row =    2, Col = 370, Data =  1395, Dqm = 0000
# at time   1952617 ns READ : Bank = 0 Row =    2, Col = 371, Data =  1396, Dqm = 0000
# at time   1952637 ns READ : Bank = 0 Row =    2, Col = 372, Data =  1397, Dqm = 0000
# at time   1952657 ns READ : Bank = 0 Row =    2, Col = 373, Data =  1398, Dqm = 0000
# at time   1952677 ns READ : Bank = 0 Row =    2, Col = 374, Data =  1399, Dqm = 0000
# at time   1952697 ns READ : Bank = 0 Row =    2, Col = 375, Data =  1400, Dqm = 0000
# at time   1952717 ns READ : Bank = 0 Row =    2, Col = 376, Data =  1401, Dqm = 0000
# at time   1952737 ns READ : Bank = 0 Row =    2, Col = 377, Data =  1402, Dqm = 0000
# at time   1952757 ns READ : Bank = 0 Row =    2, Col = 378, Data =  1403, Dqm = 0000
# at time   1952777 ns READ : Bank = 0 Row =    2, Col = 379, Data =  1404, Dqm = 0000
# at time   1952797 ns READ : Bank = 0 Row =    2, Col = 380, Data =  1405, Dqm = 0000
# at time   1952817 ns READ : Bank = 0 Row =    2, Col = 381, Data =  1406, Dqm = 0000
# at time   1952830 ns BST  : Burst Terminate
# at time   1952837 ns READ : Bank = 0 Row =    2, Col = 382, Data =  1407, Dqm = 0000
# at time   1952857 ns READ : Bank = 0 Row =    2, Col = 383, Data =  1408, Dqm = 0000
# at time   1952910 ns BST  : Burst Terminate
# at time   1952930 ns PRE  : Bank = ALL
# at time   1955570 ns PRE  : Bank = ALL
# at time   1955590 ns PRE  : Bank = ALL
# at time   1955610 ns AREF : Auto Refresh
# at time   1962370 ns PRE  : Bank = ALL
# at time   1962390 ns PRE  : Bank = ALL
# at time   1962410 ns PRE  : Bank = ALL
# at time   1962430 ns ACT  : Bank = 0 Row =    2
# at time   1962530 ns WRITE: Bank = 0 Row =    2, Col = 384, Data =  1409, Dqm = 0000
# at time   1962550 ns WRITE: Bank = 0 Row =    2, Col = 385, Data =  1410, Dqm = 0000
# at time   1962570 ns WRITE: Bank = 0 Row =    2, Col = 386, Data =  1411, Dqm = 0000
# at time   1962590 ns WRITE: Bank = 0 Row =    2, Col = 387, Data =  1412, Dqm = 0000
# at time   1962610 ns WRITE: Bank = 0 Row =    2, Col = 388, Data =  1413, Dqm = 0000
# at time   1962630 ns WRITE: Bank = 0 Row =    2, Col = 389, Data =  1414, Dqm = 0000
# at time   1962650 ns WRITE: Bank = 0 Row =    2, Col = 390, Data =  1415, Dqm = 0000
# at time   1962670 ns WRITE: Bank = 0 Row =    2, Col = 391, Data =  1416, Dqm = 0000
# at time   1962690 ns WRITE: Bank = 0 Row =    2, Col = 392, Data =  1417, Dqm = 0000
# at time   1962710 ns WRITE: Bank = 0 Row =    2, Col = 393, Data =  1418, Dqm = 0000
# at time   1962730 ns WRITE: Bank = 0 Row =    2, Col = 394, Data =  1419, Dqm = 0000
# at time   1962750 ns WRITE: Bank = 0 Row =    2, Col = 395, Data =  1420, Dqm = 0000
# at time   1962770 ns WRITE: Bank = 0 Row =    2, Col = 396, Data =  1421, Dqm = 0000
# at time   1962790 ns WRITE: Bank = 0 Row =    2, Col = 397, Data =  1422, Dqm = 0000
# at time   1962810 ns WRITE: Bank = 0 Row =    2, Col = 398, Data =  1423, Dqm = 0000
# at time   1962830 ns WRITE: Bank = 0 Row =    2, Col = 399, Data =  1424, Dqm = 0000
# at time   1962850 ns BST  : Burst Terminate
# at time   1962870 ns BST  : Burst Terminate
# at time   1962890 ns PRE  : Bank = ALL
# at time   1970570 ns PRE  : Bank = ALL
# at time   1970590 ns PRE  : Bank = ALL
# at time   1970610 ns AREF : Auto Refresh
# at time   1972430 ns ACT  : Bank = 0 Row =    2
# at time   1972577 ns READ : Bank = 0 Row =    2, Col = 384, Data =  1409, Dqm = 0000
# at time   1972597 ns READ : Bank = 0 Row =    2, Col = 385, Data =  1410, Dqm = 0000
# at time   1972617 ns READ : Bank = 0 Row =    2, Col = 386, Data =  1411, Dqm = 0000
# at time   1972637 ns READ : Bank = 0 Row =    2, Col = 387, Data =  1412, Dqm = 0000
# at time   1972657 ns READ : Bank = 0 Row =    2, Col = 388, Data =  1413, Dqm = 0000
# at time   1972677 ns READ : Bank = 0 Row =    2, Col = 389, Data =  1414, Dqm = 0000
# at time   1972697 ns READ : Bank = 0 Row =    2, Col = 390, Data =  1415, Dqm = 0000
# at time   1972717 ns READ : Bank = 0 Row =    2, Col = 391, Data =  1416, Dqm = 0000
# at time   1972737 ns READ : Bank = 0 Row =    2, Col = 392, Data =  1417, Dqm = 0000
# at time   1972757 ns READ : Bank = 0 Row =    2, Col = 393, Data =  1418, Dqm = 0000
# at time   1972777 ns READ : Bank = 0 Row =    2, Col = 394, Data =  1419, Dqm = 0000
# at time   1972797 ns READ : Bank = 0 Row =    2, Col = 395, Data =  1420, Dqm = 0000
# at time   1972817 ns READ : Bank = 0 Row =    2, Col = 396, Data =  1421, Dqm = 0000
# at time   1972837 ns READ : Bank = 0 Row =    2, Col = 397, Data =  1422, Dqm = 0000
# at time   1972850 ns BST  : Burst Terminate
# at time   1972857 ns READ : Bank = 0 Row =    2, Col = 398, Data =  1423, Dqm = 0000
# at time   1972877 ns READ : Bank = 0 Row =    2, Col = 399, Data =  1424, Dqm = 0000
# at time   1972930 ns BST  : Burst Terminate
# at time   1972950 ns PRE  : Bank = ALL
# at time   1982390 ns PRE  : Bank = ALL
# at time   1982410 ns PRE  : Bank = ALL
# at time   1982430 ns PRE  : Bank = ALL
# at time   1982450 ns ACT  : Bank = 0 Row =    2
# at time   1982550 ns WRITE: Bank = 0 Row =    2, Col = 400, Data =  1425, Dqm = 0000
# at time   1982570 ns WRITE: Bank = 0 Row =    2, Col = 401, Data =  1426, Dqm = 0000
# at time   1982590 ns WRITE: Bank = 0 Row =    2, Col = 402, Data =  1427, Dqm = 0000
# at time   1982610 ns WRITE: Bank = 0 Row =    2, Col = 403, Data =  1428, Dqm = 0000
# at time   1982630 ns WRITE: Bank = 0 Row =    2, Col = 404, Data =  1429, Dqm = 0000
# at time   1982650 ns WRITE: Bank = 0 Row =    2, Col = 405, Data =  1430, Dqm = 0000
# at time   1982670 ns WRITE: Bank = 0 Row =    2, Col = 406, Data =  1431, Dqm = 0000
# at time   1982690 ns WRITE: Bank = 0 Row =    2, Col = 407, Data =  1432, Dqm = 0000
# at time   1982710 ns WRITE: Bank = 0 Row =    2, Col = 408, Data =  1433, Dqm = 0000
# at time   1982730 ns WRITE: Bank = 0 Row =    2, Col = 409, Data =  1434, Dqm = 0000
# at time   1982750 ns WRITE: Bank = 0 Row =    2, Col = 410, Data =  1435, Dqm = 0000
# at time   1982770 ns WRITE: Bank = 0 Row =    2, Col = 411, Data =  1436, Dqm = 0000
# at time   1982790 ns WRITE: Bank = 0 Row =    2, Col = 412, Data =  1437, Dqm = 0000
# at time   1982810 ns WRITE: Bank = 0 Row =    2, Col = 413, Data =  1438, Dqm = 0000
# at time   1982830 ns WRITE: Bank = 0 Row =    2, Col = 414, Data =  1439, Dqm = 0000
# at time   1982850 ns WRITE: Bank = 0 Row =    2, Col = 415, Data =  1440, Dqm = 0000
# at time   1982870 ns BST  : Burst Terminate
# at time   1982890 ns BST  : Burst Terminate
# at time   1982910 ns PRE  : Bank = ALL
# at time   1985570 ns PRE  : Bank = ALL
# at time   1985590 ns PRE  : Bank = ALL
# at time   1985610 ns AREF : Auto Refresh
# at time   1992450 ns ACT  : Bank = 0 Row =    2
# at time   1992597 ns READ : Bank = 0 Row =    2, Col = 400, Data =  1425, Dqm = 0000
# at time   1992617 ns READ : Bank = 0 Row =    2, Col = 401, Data =  1426, Dqm = 0000
# at time   1992637 ns READ : Bank = 0 Row =    2, Col = 402, Data =  1427, Dqm = 0000
# at time   1992657 ns READ : Bank = 0 Row =    2, Col = 403, Data =  1428, Dqm = 0000
# at time   1992677 ns READ : Bank = 0 Row =    2, Col = 404, Data =  1429, Dqm = 0000
# at time   1992697 ns READ : Bank = 0 Row =    2, Col = 405, Data =  1430, Dqm = 0000
# at time   1992717 ns READ : Bank = 0 Row =    2, Col = 406, Data =  1431, Dqm = 0000
# at time   1992737 ns READ : Bank = 0 Row =    2, Col = 407, Data =  1432, Dqm = 0000
# at time   1992757 ns READ : Bank = 0 Row =    2, Col = 408, Data =  1433, Dqm = 0000
# at time   1992777 ns READ : Bank = 0 Row =    2, Col = 409, Data =  1434, Dqm = 0000
# at time   1992797 ns READ : Bank = 0 Row =    2, Col = 410, Data =  1435, Dqm = 0000
# at time   1992817 ns READ : Bank = 0 Row =    2, Col = 411, Data =  1436, Dqm = 0000
# at time   1992837 ns READ : Bank = 0 Row =    2, Col = 412, Data =  1437, Dqm = 0000
# at time   1992857 ns READ : Bank = 0 Row =    2, Col = 413, Data =  1438, Dqm = 0000
# at time   1992870 ns BST  : Burst Terminate
# at time   1992877 ns READ : Bank = 0 Row =    2, Col = 414, Data =  1439, Dqm = 0000
# at time   1992897 ns READ : Bank = 0 Row =    2, Col = 415, Data =  1440, Dqm = 0000
# at time   1992950 ns BST  : Burst Terminate
# at time   1992970 ns PRE  : Bank = ALL
# at time   2000570 ns PRE  : Bank = ALL
# at time   2000590 ns PRE  : Bank = ALL
# at time   2000610 ns AREF : Auto Refresh
# at time   2002410 ns PRE  : Bank = ALL
# at time   2002430 ns PRE  : Bank = ALL
# at time   2002450 ns PRE  : Bank = ALL
# at time   2002470 ns ACT  : Bank = 0 Row =    2
# at time   2002570 ns WRITE: Bank = 0 Row =    2, Col = 416, Data =  1441, Dqm = 0000
# at time   2002590 ns WRITE: Bank = 0 Row =    2, Col = 417, Data =  1442, Dqm = 0000
# at time   2002610 ns WRITE: Bank = 0 Row =    2, Col = 418, Data =  1443, Dqm = 0000
# at time   2002630 ns WRITE: Bank = 0 Row =    2, Col = 419, Data =  1444, Dqm = 0000
# at time   2002650 ns WRITE: Bank = 0 Row =    2, Col = 420, Data =  1445, Dqm = 0000
# at time   2002670 ns WRITE: Bank = 0 Row =    2, Col = 421, Data =  1446, Dqm = 0000
# at time   2002690 ns WRITE: Bank = 0 Row =    2, Col = 422, Data =  1447, Dqm = 0000
# at time   2002710 ns WRITE: Bank = 0 Row =    2, Col = 423, Data =  1448, Dqm = 0000
# at time   2002730 ns WRITE: Bank = 0 Row =    2, Col = 424, Data =  1449, Dqm = 0000
# at time   2002750 ns WRITE: Bank = 0 Row =    2, Col = 425, Data =  1450, Dqm = 0000
# at time   2002770 ns WRITE: Bank = 0 Row =    2, Col = 426, Data =  1451, Dqm = 0000
# at time   2002790 ns WRITE: Bank = 0 Row =    2, Col = 427, Data =  1452, Dqm = 0000
# at time   2002810 ns WRITE: Bank = 0 Row =    2, Col = 428, Data =  1453, Dqm = 0000
# at time   2002830 ns WRITE: Bank = 0 Row =    2, Col = 429, Data =  1454, Dqm = 0000
# at time   2002850 ns WRITE: Bank = 0 Row =    2, Col = 430, Data =  1455, Dqm = 0000
# at time   2002870 ns WRITE: Bank = 0 Row =    2, Col = 431, Data =  1456, Dqm = 0000
# at time   2002890 ns BST  : Burst Terminate
# at time   2002910 ns BST  : Burst Terminate
# at time   2002930 ns PRE  : Bank = ALL
# at time   2012470 ns ACT  : Bank = 0 Row =    2
# at time   2012617 ns READ : Bank = 0 Row =    2, Col = 416, Data =  1441, Dqm = 0000
# at time   2012637 ns READ : Bank = 0 Row =    2, Col = 417, Data =  1442, Dqm = 0000
# at time   2012657 ns READ : Bank = 0 Row =    2, Col = 418, Data =  1443, Dqm = 0000
# at time   2012677 ns READ : Bank = 0 Row =    2, Col = 419, Data =  1444, Dqm = 0000
# at time   2012697 ns READ : Bank = 0 Row =    2, Col = 420, Data =  1445, Dqm = 0000
# at time   2012717 ns READ : Bank = 0 Row =    2, Col = 421, Data =  1446, Dqm = 0000
# at time   2012737 ns READ : Bank = 0 Row =    2, Col = 422, Data =  1447, Dqm = 0000
# at time   2012757 ns READ : Bank = 0 Row =    2, Col = 423, Data =  1448, Dqm = 0000
# at time   2012777 ns READ : Bank = 0 Row =    2, Col = 424, Data =  1449, Dqm = 0000
# at time   2012797 ns READ : Bank = 0 Row =    2, Col = 425, Data =  1450, Dqm = 0000
# at time   2012817 ns READ : Bank = 0 Row =    2, Col = 426, Data =  1451, Dqm = 0000
# at time   2012837 ns READ : Bank = 0 Row =    2, Col = 427, Data =  1452, Dqm = 0000
# at time   2012857 ns READ : Bank = 0 Row =    2, Col = 428, Data =  1453, Dqm = 0000
# at time   2012877 ns READ : Bank = 0 Row =    2, Col = 429, Data =  1454, Dqm = 0000
# at time   2012890 ns BST  : Burst Terminate
# at time   2012897 ns READ : Bank = 0 Row =    2, Col = 430, Data =  1455, Dqm = 0000
# at time   2012917 ns READ : Bank = 0 Row =    2, Col = 431, Data =  1456, Dqm = 0000
# at time   2012970 ns BST  : Burst Terminate
# at time   2012990 ns PRE  : Bank = ALL
# at time   2015570 ns PRE  : Bank = ALL
# at time   2015590 ns PRE  : Bank = ALL
# at time   2015610 ns AREF : Auto Refresh
# at time   2022430 ns PRE  : Bank = ALL
# at time   2022450 ns PRE  : Bank = ALL
# at time   2022470 ns PRE  : Bank = ALL
# at time   2022490 ns ACT  : Bank = 0 Row =    2
# at time   2022590 ns WRITE: Bank = 0 Row =    2, Col = 432, Data =  1457, Dqm = 0000
# at time   2022610 ns WRITE: Bank = 0 Row =    2, Col = 433, Data =  1458, Dqm = 0000
# at time   2022630 ns WRITE: Bank = 0 Row =    2, Col = 434, Data =  1459, Dqm = 0000
# at time   2022650 ns WRITE: Bank = 0 Row =    2, Col = 435, Data =  1460, Dqm = 0000
# at time   2022670 ns WRITE: Bank = 0 Row =    2, Col = 436, Data =  1461, Dqm = 0000
# at time   2022690 ns WRITE: Bank = 0 Row =    2, Col = 437, Data =  1462, Dqm = 0000
# at time   2022710 ns WRITE: Bank = 0 Row =    2, Col = 438, Data =  1463, Dqm = 0000
# at time   2022730 ns WRITE: Bank = 0 Row =    2, Col = 439, Data =  1464, Dqm = 0000
# at time   2022750 ns WRITE: Bank = 0 Row =    2, Col = 440, Data =  1465, Dqm = 0000
# at time   2022770 ns WRITE: Bank = 0 Row =    2, Col = 441, Data =  1466, Dqm = 0000
# at time   2022790 ns WRITE: Bank = 0 Row =    2, Col = 442, Data =  1467, Dqm = 0000
# at time   2022810 ns WRITE: Bank = 0 Row =    2, Col = 443, Data =  1468, Dqm = 0000
# at time   2022830 ns WRITE: Bank = 0 Row =    2, Col = 444, Data =  1469, Dqm = 0000
# at time   2022850 ns WRITE: Bank = 0 Row =    2, Col = 445, Data =  1470, Dqm = 0000
# at time   2022870 ns WRITE: Bank = 0 Row =    2, Col = 446, Data =  1471, Dqm = 0000
# at time   2022890 ns WRITE: Bank = 0 Row =    2, Col = 447, Data =  1472, Dqm = 0000
# at time   2022910 ns BST  : Burst Terminate
# at time   2022930 ns BST  : Burst Terminate
# at time   2022950 ns PRE  : Bank = ALL
# at time   2030570 ns PRE  : Bank = ALL
# at time   2030590 ns PRE  : Bank = ALL
# at time   2030610 ns AREF : Auto Refresh
# at time   2032490 ns ACT  : Bank = 0 Row =    2
# at time   2032637 ns READ : Bank = 0 Row =    2, Col = 432, Data =  1457, Dqm = 0000
# at time   2032657 ns READ : Bank = 0 Row =    2, Col = 433, Data =  1458, Dqm = 0000
# at time   2032677 ns READ : Bank = 0 Row =    2, Col = 434, Data =  1459, Dqm = 0000
# at time   2032697 ns READ : Bank = 0 Row =    2, Col = 435, Data =  1460, Dqm = 0000
# at time   2032717 ns READ : Bank = 0 Row =    2, Col = 436, Data =  1461, Dqm = 0000
# at time   2032737 ns READ : Bank = 0 Row =    2, Col = 437, Data =  1462, Dqm = 0000
# at time   2032757 ns READ : Bank = 0 Row =    2, Col = 438, Data =  1463, Dqm = 0000
# at time   2032777 ns READ : Bank = 0 Row =    2, Col = 439, Data =  1464, Dqm = 0000
# at time   2032797 ns READ : Bank = 0 Row =    2, Col = 440, Data =  1465, Dqm = 0000
# at time   2032817 ns READ : Bank = 0 Row =    2, Col = 441, Data =  1466, Dqm = 0000
# at time   2032837 ns READ : Bank = 0 Row =    2, Col = 442, Data =  1467, Dqm = 0000
# at time   2032857 ns READ : Bank = 0 Row =    2, Col = 443, Data =  1468, Dqm = 0000
# at time   2032877 ns READ : Bank = 0 Row =    2, Col = 444, Data =  1469, Dqm = 0000
# at time   2032897 ns READ : Bank = 0 Row =    2, Col = 445, Data =  1470, Dqm = 0000
# at time   2032910 ns BST  : Burst Terminate
# at time   2032917 ns READ : Bank = 0 Row =    2, Col = 446, Data =  1471, Dqm = 0000
# at time   2032937 ns READ : Bank = 0 Row =    2, Col = 447, Data =  1472, Dqm = 0000
# at time   2032990 ns BST  : Burst Terminate
# at time   2033010 ns PRE  : Bank = ALL
# at time   2042450 ns PRE  : Bank = ALL
# at time   2042470 ns PRE  : Bank = ALL
# at time   2042490 ns PRE  : Bank = ALL
# at time   2042510 ns ACT  : Bank = 0 Row =    2
# at time   2042610 ns WRITE: Bank = 0 Row =    2, Col = 448, Data =  1473, Dqm = 0000
# at time   2042630 ns WRITE: Bank = 0 Row =    2, Col = 449, Data =  1474, Dqm = 0000
# at time   2042650 ns WRITE: Bank = 0 Row =    2, Col = 450, Data =  1475, Dqm = 0000
# at time   2042670 ns WRITE: Bank = 0 Row =    2, Col = 451, Data =  1476, Dqm = 0000
# at time   2042690 ns WRITE: Bank = 0 Row =    2, Col = 452, Data =  1477, Dqm = 0000
# at time   2042710 ns WRITE: Bank = 0 Row =    2, Col = 453, Data =  1478, Dqm = 0000
# at time   2042730 ns WRITE: Bank = 0 Row =    2, Col = 454, Data =  1479, Dqm = 0000
# at time   2042750 ns WRITE: Bank = 0 Row =    2, Col = 455, Data =  1480, Dqm = 0000
# at time   2042770 ns WRITE: Bank = 0 Row =    2, Col = 456, Data =  1481, Dqm = 0000
# at time   2042790 ns WRITE: Bank = 0 Row =    2, Col = 457, Data =  1482, Dqm = 0000
# at time   2042810 ns WRITE: Bank = 0 Row =    2, Col = 458, Data =  1483, Dqm = 0000
# at time   2042830 ns WRITE: Bank = 0 Row =    2, Col = 459, Data =  1484, Dqm = 0000
# at time   2042850 ns WRITE: Bank = 0 Row =    2, Col = 460, Data =  1485, Dqm = 0000
# at time   2042870 ns WRITE: Bank = 0 Row =    2, Col = 461, Data =  1486, Dqm = 0000
# at time   2042890 ns WRITE: Bank = 0 Row =    2, Col = 462, Data =  1487, Dqm = 0000
# at time   2042910 ns WRITE: Bank = 0 Row =    2, Col = 463, Data =  1488, Dqm = 0000
# at time   2042930 ns BST  : Burst Terminate
# at time   2042950 ns BST  : Burst Terminate
# at time   2042970 ns PRE  : Bank = ALL
# at time   2045570 ns PRE  : Bank = ALL
# at time   2045590 ns PRE  : Bank = ALL
# at time   2045610 ns AREF : Auto Refresh
# at time   2052510 ns ACT  : Bank = 0 Row =    2
# at time   2052657 ns READ : Bank = 0 Row =    2, Col = 448, Data =  1473, Dqm = 0000
# at time   2052677 ns READ : Bank = 0 Row =    2, Col = 449, Data =  1474, Dqm = 0000
# at time   2052697 ns READ : Bank = 0 Row =    2, Col = 450, Data =  1475, Dqm = 0000
# at time   2052717 ns READ : Bank = 0 Row =    2, Col = 451, Data =  1476, Dqm = 0000
# at time   2052737 ns READ : Bank = 0 Row =    2, Col = 452, Data =  1477, Dqm = 0000
# at time   2052757 ns READ : Bank = 0 Row =    2, Col = 453, Data =  1478, Dqm = 0000
# at time   2052777 ns READ : Bank = 0 Row =    2, Col = 454, Data =  1479, Dqm = 0000
# at time   2052797 ns READ : Bank = 0 Row =    2, Col = 455, Data =  1480, Dqm = 0000
# at time   2052817 ns READ : Bank = 0 Row =    2, Col = 456, Data =  1481, Dqm = 0000
# at time   2052837 ns READ : Bank = 0 Row =    2, Col = 457, Data =  1482, Dqm = 0000
# at time   2052857 ns READ : Bank = 0 Row =    2, Col = 458, Data =  1483, Dqm = 0000
# at time   2052877 ns READ : Bank = 0 Row =    2, Col = 459, Data =  1484, Dqm = 0000
# at time   2052897 ns READ : Bank = 0 Row =    2, Col = 460, Data =  1485, Dqm = 0000
# at time   2052917 ns READ : Bank = 0 Row =    2, Col = 461, Data =  1486, Dqm = 0000
# at time   2052930 ns BST  : Burst Terminate
# at time   2052937 ns READ : Bank = 0 Row =    2, Col = 462, Data =  1487, Dqm = 0000
# at time   2052957 ns READ : Bank = 0 Row =    2, Col = 463, Data =  1488, Dqm = 0000
# at time   2053010 ns BST  : Burst Terminate
# at time   2053030 ns PRE  : Bank = ALL
# at time   2060570 ns PRE  : Bank = ALL
# at time   2060590 ns PRE  : Bank = ALL
# at time   2060610 ns AREF : Auto Refresh
# at time   2062470 ns PRE  : Bank = ALL
# at time   2062490 ns PRE  : Bank = ALL
# at time   2062510 ns PRE  : Bank = ALL
# at time   2062530 ns ACT  : Bank = 0 Row =    2
# at time   2062630 ns WRITE: Bank = 0 Row =    2, Col = 464, Data =  1489, Dqm = 0000
# at time   2062650 ns WRITE: Bank = 0 Row =    2, Col = 465, Data =  1490, Dqm = 0000
# at time   2062670 ns WRITE: Bank = 0 Row =    2, Col = 466, Data =  1491, Dqm = 0000
# at time   2062690 ns WRITE: Bank = 0 Row =    2, Col = 467, Data =  1492, Dqm = 0000
# at time   2062710 ns WRITE: Bank = 0 Row =    2, Col = 468, Data =  1493, Dqm = 0000
# at time   2062730 ns WRITE: Bank = 0 Row =    2, Col = 469, Data =  1494, Dqm = 0000
# at time   2062750 ns WRITE: Bank = 0 Row =    2, Col = 470, Data =  1495, Dqm = 0000
# at time   2062770 ns WRITE: Bank = 0 Row =    2, Col = 471, Data =  1496, Dqm = 0000
# at time   2062790 ns WRITE: Bank = 0 Row =    2, Col = 472, Data =  1497, Dqm = 0000
# at time   2062810 ns WRITE: Bank = 0 Row =    2, Col = 473, Data =  1498, Dqm = 0000
# at time   2062830 ns WRITE: Bank = 0 Row =    2, Col = 474, Data =  1499, Dqm = 0000
# at time   2062850 ns WRITE: Bank = 0 Row =    2, Col = 475, Data =  1500, Dqm = 0000
# at time   2062870 ns WRITE: Bank = 0 Row =    2, Col = 476, Data =  1501, Dqm = 0000
# at time   2062890 ns WRITE: Bank = 0 Row =    2, Col = 477, Data =  1502, Dqm = 0000
# at time   2062910 ns WRITE: Bank = 0 Row =    2, Col = 478, Data =  1503, Dqm = 0000
# at time   2062930 ns WRITE: Bank = 0 Row =    2, Col = 479, Data =  1504, Dqm = 0000
# at time   2062950 ns BST  : Burst Terminate
# at time   2062970 ns BST  : Burst Terminate
# at time   2062990 ns PRE  : Bank = ALL
# at time   2072530 ns ACT  : Bank = 0 Row =    2
# at time   2072677 ns READ : Bank = 0 Row =    2, Col = 464, Data =  1489, Dqm = 0000
# at time   2072697 ns READ : Bank = 0 Row =    2, Col = 465, Data =  1490, Dqm = 0000
# at time   2072717 ns READ : Bank = 0 Row =    2, Col = 466, Data =  1491, Dqm = 0000
# at time   2072737 ns READ : Bank = 0 Row =    2, Col = 467, Data =  1492, Dqm = 0000
# at time   2072757 ns READ : Bank = 0 Row =    2, Col = 468, Data =  1493, Dqm = 0000
# at time   2072777 ns READ : Bank = 0 Row =    2, Col = 469, Data =  1494, Dqm = 0000
# at time   2072797 ns READ : Bank = 0 Row =    2, Col = 470, Data =  1495, Dqm = 0000
# at time   2072817 ns READ : Bank = 0 Row =    2, Col = 471, Data =  1496, Dqm = 0000
# at time   2072837 ns READ : Bank = 0 Row =    2, Col = 472, Data =  1497, Dqm = 0000
# at time   2072857 ns READ : Bank = 0 Row =    2, Col = 473, Data =  1498, Dqm = 0000
# at time   2072877 ns READ : Bank = 0 Row =    2, Col = 474, Data =  1499, Dqm = 0000
# at time   2072897 ns READ : Bank = 0 Row =    2, Col = 475, Data =  1500, Dqm = 0000
# at time   2072917 ns READ : Bank = 0 Row =    2, Col = 476, Data =  1501, Dqm = 0000
# at time   2072937 ns READ : Bank = 0 Row =    2, Col = 477, Data =  1502, Dqm = 0000
# at time   2072950 ns BST  : Burst Terminate
# at time   2072957 ns READ : Bank = 0 Row =    2, Col = 478, Data =  1503, Dqm = 0000
# at time   2072977 ns READ : Bank = 0 Row =    2, Col = 479, Data =  1504, Dqm = 0000
# at time   2073030 ns BST  : Burst Terminate
# at time   2073050 ns PRE  : Bank = ALL
# at time   2075570 ns PRE  : Bank = ALL
# at time   2075590 ns PRE  : Bank = ALL
# at time   2075610 ns AREF : Auto Refresh
# at time   2082490 ns PRE  : Bank = ALL
# at time   2082510 ns PRE  : Bank = ALL
# at time   2082530 ns PRE  : Bank = ALL
# at time   2082550 ns ACT  : Bank = 0 Row =    2
# at time   2082650 ns WRITE: Bank = 0 Row =    2, Col = 480, Data =  1505, Dqm = 0000
# at time   2082670 ns WRITE: Bank = 0 Row =    2, Col = 481, Data =  1506, Dqm = 0000
# at time   2082690 ns WRITE: Bank = 0 Row =    2, Col = 482, Data =  1507, Dqm = 0000
# at time   2082710 ns WRITE: Bank = 0 Row =    2, Col = 483, Data =  1508, Dqm = 0000
# at time   2082730 ns WRITE: Bank = 0 Row =    2, Col = 484, Data =  1509, Dqm = 0000
# at time   2082750 ns WRITE: Bank = 0 Row =    2, Col = 485, Data =  1510, Dqm = 0000
# at time   2082770 ns WRITE: Bank = 0 Row =    2, Col = 486, Data =  1511, Dqm = 0000
# at time   2082790 ns WRITE: Bank = 0 Row =    2, Col = 487, Data =  1512, Dqm = 0000
# at time   2082810 ns WRITE: Bank = 0 Row =    2, Col = 488, Data =  1513, Dqm = 0000
# at time   2082830 ns WRITE: Bank = 0 Row =    2, Col = 489, Data =  1514, Dqm = 0000
# at time   2082850 ns WRITE: Bank = 0 Row =    2, Col = 490, Data =  1515, Dqm = 0000
# at time   2082870 ns WRITE: Bank = 0 Row =    2, Col = 491, Data =  1516, Dqm = 0000
# at time   2082890 ns WRITE: Bank = 0 Row =    2, Col = 492, Data =  1517, Dqm = 0000
# at time   2082910 ns WRITE: Bank = 0 Row =    2, Col = 493, Data =  1518, Dqm = 0000
# at time   2082930 ns WRITE: Bank = 0 Row =    2, Col = 494, Data =  1519, Dqm = 0000
# at time   2082950 ns WRITE: Bank = 0 Row =    2, Col = 495, Data =  1520, Dqm = 0000
# at time   2082970 ns BST  : Burst Terminate
# at time   2082990 ns BST  : Burst Terminate
# at time   2083010 ns PRE  : Bank = ALL
# at time   2090570 ns PRE  : Bank = ALL
# at time   2090590 ns PRE  : Bank = ALL
# at time   2090610 ns AREF : Auto Refresh
# at time   2092550 ns ACT  : Bank = 0 Row =    2
# at time   2092697 ns READ : Bank = 0 Row =    2, Col = 480, Data =  1505, Dqm = 0000
# at time   2092717 ns READ : Bank = 0 Row =    2, Col = 481, Data =  1506, Dqm = 0000
# at time   2092737 ns READ : Bank = 0 Row =    2, Col = 482, Data =  1507, Dqm = 0000
# at time   2092757 ns READ : Bank = 0 Row =    2, Col = 483, Data =  1508, Dqm = 0000
# at time   2092777 ns READ : Bank = 0 Row =    2, Col = 484, Data =  1509, Dqm = 0000
# at time   2092797 ns READ : Bank = 0 Row =    2, Col = 485, Data =  1510, Dqm = 0000
# at time   2092817 ns READ : Bank = 0 Row =    2, Col = 486, Data =  1511, Dqm = 0000
# at time   2092837 ns READ : Bank = 0 Row =    2, Col = 487, Data =  1512, Dqm = 0000
# at time   2092857 ns READ : Bank = 0 Row =    2, Col = 488, Data =  1513, Dqm = 0000
# at time   2092877 ns READ : Bank = 0 Row =    2, Col = 489, Data =  1514, Dqm = 0000
# at time   2092897 ns READ : Bank = 0 Row =    2, Col = 490, Data =  1515, Dqm = 0000
# at time   2092917 ns READ : Bank = 0 Row =    2, Col = 491, Data =  1516, Dqm = 0000
# at time   2092937 ns READ : Bank = 0 Row =    2, Col = 492, Data =  1517, Dqm = 0000
# at time   2092957 ns READ : Bank = 0 Row =    2, Col = 493, Data =  1518, Dqm = 0000
# at time   2092970 ns BST  : Burst Terminate
# at time   2092977 ns READ : Bank = 0 Row =    2, Col = 494, Data =  1519, Dqm = 0000
# at time   2092997 ns READ : Bank = 0 Row =    2, Col = 495, Data =  1520, Dqm = 0000
# at time   2093050 ns BST  : Burst Terminate
# at time   2093070 ns PRE  : Bank = ALL
run
# at time   2102510 ns PRE  : Bank = ALL
# at time   2102530 ns PRE  : Bank = ALL
# at time   2102550 ns PRE  : Bank = ALL
# at time   2102570 ns ACT  : Bank = 0 Row =    2
# at time   2102670 ns WRITE: Bank = 0 Row =    2, Col = 496, Data =  1521, Dqm = 0000
# at time   2102690 ns WRITE: Bank = 0 Row =    2, Col = 497, Data =  1522, Dqm = 0000
# at time   2102710 ns WRITE: Bank = 0 Row =    2, Col = 498, Data =  1523, Dqm = 0000
# at time   2102730 ns WRITE: Bank = 0 Row =    2, Col = 499, Data =  1524, Dqm = 0000
# at time   2102750 ns WRITE: Bank = 0 Row =    2, Col = 500, Data =  1525, Dqm = 0000
# at time   2102770 ns WRITE: Bank = 0 Row =    2, Col = 501, Data =  1526, Dqm = 0000
# at time   2102790 ns WRITE: Bank = 0 Row =    2, Col = 502, Data =  1527, Dqm = 0000
# at time   2102810 ns WRITE: Bank = 0 Row =    2, Col = 503, Data =  1528, Dqm = 0000
# at time   2102830 ns WRITE: Bank = 0 Row =    2, Col = 504, Data =  1529, Dqm = 0000
# at time   2102850 ns WRITE: Bank = 0 Row =    2, Col = 505, Data =  1530, Dqm = 0000
# at time   2102870 ns WRITE: Bank = 0 Row =    2, Col = 506, Data =  1531, Dqm = 0000
# at time   2102890 ns WRITE: Bank = 0 Row =    2, Col = 507, Data =  1532, Dqm = 0000
# at time   2102910 ns WRITE: Bank = 0 Row =    2, Col = 508, Data =  1533, Dqm = 0000
# at time   2102930 ns WRITE: Bank = 0 Row =    2, Col = 509, Data =  1534, Dqm = 0000
# at time   2102950 ns WRITE: Bank = 0 Row =    2, Col = 510, Data =  1535, Dqm = 0000
# at time   2102970 ns WRITE: Bank = 0 Row =    2, Col = 511, Data =  1536, Dqm = 0000
# at time   2102990 ns BST  : Burst Terminate
# at time   2103010 ns BST  : Burst Terminate
# at time   2103030 ns PRE  : Bank = ALL
# at time   2105570 ns PRE  : Bank = ALL
# at time   2105590 ns PRE  : Bank = ALL
# at time   2105610 ns AREF : Auto Refresh
# at time   2112570 ns ACT  : Bank = 0 Row =    2
# at time   2112717 ns READ : Bank = 0 Row =    2, Col = 496, Data =  1521, Dqm = 0000
# at time   2112737 ns READ : Bank = 0 Row =    2, Col = 497, Data =  1522, Dqm = 0000
# at time   2112757 ns READ : Bank = 0 Row =    2, Col = 498, Data =  1523, Dqm = 0000
# at time   2112777 ns READ : Bank = 0 Row =    2, Col = 499, Data =  1524, Dqm = 0000
# at time   2112797 ns READ : Bank = 0 Row =    2, Col = 500, Data =  1525, Dqm = 0000
# at time   2112817 ns READ : Bank = 0 Row =    2, Col = 501, Data =  1526, Dqm = 0000
# at time   2112837 ns READ : Bank = 0 Row =    2, Col = 502, Data =  1527, Dqm = 0000
# at time   2112857 ns READ : Bank = 0 Row =    2, Col = 503, Data =  1528, Dqm = 0000
# at time   2112877 ns READ : Bank = 0 Row =    2, Col = 504, Data =  1529, Dqm = 0000
# at time   2112897 ns READ : Bank = 0 Row =    2, Col = 505, Data =  1530, Dqm = 0000
# at time   2112917 ns READ : Bank = 0 Row =    2, Col = 506, Data =  1531, Dqm = 0000
# at time   2112937 ns READ : Bank = 0 Row =    2, Col = 507, Data =  1532, Dqm = 0000
# at time   2112957 ns READ : Bank = 0 Row =    2, Col = 508, Data =  1533, Dqm = 0000
# at time   2112977 ns READ : Bank = 0 Row =    2, Col = 509, Data =  1534, Dqm = 0000
# at time   2112990 ns BST  : Burst Terminate
# at time   2112997 ns READ : Bank = 0 Row =    2, Col = 510, Data =  1535, Dqm = 0000
# at time   2113017 ns READ : Bank = 0 Row =    2, Col = 511, Data =  1536, Dqm = 0000
# at time   2113070 ns BST  : Burst Terminate
# at time   2113090 ns PRE  : Bank = ALL
# at time   2120570 ns PRE  : Bank = ALL
# at time   2120590 ns PRE  : Bank = ALL
# at time   2120610 ns AREF : Auto Refresh
# at time   2122530 ns PRE  : Bank = ALL
# at time   2122550 ns PRE  : Bank = ALL
# at time   2122570 ns PRE  : Bank = ALL
# at time   2122590 ns ACT  : Bank = 0 Row =    3
# at time   2122690 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =  1537, Dqm = 0000
# at time   2122710 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =  1538, Dqm = 0000
# at time   2122730 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =  1539, Dqm = 0000
# at time   2122750 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =  1540, Dqm = 0000
# at time   2122770 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =  1541, Dqm = 0000
# at time   2122790 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =  1542, Dqm = 0000
# at time   2122810 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =  1543, Dqm = 0000
# at time   2122830 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =  1544, Dqm = 0000
# at time   2122850 ns WRITE: Bank = 0 Row =    3, Col =   8, Data =  1545, Dqm = 0000
# at time   2122870 ns WRITE: Bank = 0 Row =    3, Col =   9, Data =  1546, Dqm = 0000
# at time   2122890 ns WRITE: Bank = 0 Row =    3, Col =  10, Data =  1547, Dqm = 0000
# at time   2122910 ns WRITE: Bank = 0 Row =    3, Col =  11, Data =  1548, Dqm = 0000
# at time   2122930 ns WRITE: Bank = 0 Row =    3, Col =  12, Data =  1549, Dqm = 0000
# at time   2122950 ns WRITE: Bank = 0 Row =    3, Col =  13, Data =  1550, Dqm = 0000
# at time   2122970 ns WRITE: Bank = 0 Row =    3, Col =  14, Data =  1551, Dqm = 0000
# at time   2122990 ns WRITE: Bank = 0 Row =    3, Col =  15, Data =  1552, Dqm = 0000
# at time   2123010 ns BST  : Burst Terminate
# at time   2123030 ns BST  : Burst Terminate
# at time   2123050 ns PRE  : Bank = ALL
# at time   2132590 ns ACT  : Bank = 0 Row =    3
# at time   2132737 ns READ : Bank = 0 Row =    3, Col =   0, Data =  1537, Dqm = 0000
# at time   2132757 ns READ : Bank = 0 Row =    3, Col =   1, Data =  1538, Dqm = 0000
# at time   2132777 ns READ : Bank = 0 Row =    3, Col =   2, Data =  1539, Dqm = 0000
# at time   2132797 ns READ : Bank = 0 Row =    3, Col =   3, Data =  1540, Dqm = 0000
# at time   2132817 ns READ : Bank = 0 Row =    3, Col =   4, Data =  1541, Dqm = 0000
# at time   2132837 ns READ : Bank = 0 Row =    3, Col =   5, Data =  1542, Dqm = 0000
# at time   2132857 ns READ : Bank = 0 Row =    3, Col =   6, Data =  1543, Dqm = 0000
# at time   2132877 ns READ : Bank = 0 Row =    3, Col =   7, Data =  1544, Dqm = 0000
# at time   2132897 ns READ : Bank = 0 Row =    3, Col =   8, Data =  1545, Dqm = 0000
# at time   2132917 ns READ : Bank = 0 Row =    3, Col =   9, Data =  1546, Dqm = 0000
# at time   2132937 ns READ : Bank = 0 Row =    3, Col =  10, Data =  1547, Dqm = 0000
# at time   2132957 ns READ : Bank = 0 Row =    3, Col =  11, Data =  1548, Dqm = 0000
# at time   2132977 ns READ : Bank = 0 Row =    3, Col =  12, Data =  1549, Dqm = 0000
# at time   2132997 ns READ : Bank = 0 Row =    3, Col =  13, Data =  1550, Dqm = 0000
# at time   2133010 ns BST  : Burst Terminate
# at time   2133017 ns READ : Bank = 0 Row =    3, Col =  14, Data =  1551, Dqm = 0000
# at time   2133037 ns READ : Bank = 0 Row =    3, Col =  15, Data =  1552, Dqm = 0000
# at time   2133090 ns BST  : Burst Terminate
# at time   2133110 ns PRE  : Bank = ALL
# at time   2135570 ns PRE  : Bank = ALL
# at time   2135590 ns PRE  : Bank = ALL
# at time   2135610 ns AREF : Auto Refresh
# at time   2142550 ns PRE  : Bank = ALL
# at time   2142570 ns PRE  : Bank = ALL
# at time   2142590 ns PRE  : Bank = ALL
# at time   2142610 ns ACT  : Bank = 0 Row =    3
# at time   2142710 ns WRITE: Bank = 0 Row =    3, Col =  16, Data =  1553, Dqm = 0000
# at time   2142730 ns WRITE: Bank = 0 Row =    3, Col =  17, Data =  1554, Dqm = 0000
# at time   2142750 ns WRITE: Bank = 0 Row =    3, Col =  18, Data =  1555, Dqm = 0000
# at time   2142770 ns WRITE: Bank = 0 Row =    3, Col =  19, Data =  1556, Dqm = 0000
# at time   2142790 ns WRITE: Bank = 0 Row =    3, Col =  20, Data =  1557, Dqm = 0000
# at time   2142810 ns WRITE: Bank = 0 Row =    3, Col =  21, Data =  1558, Dqm = 0000
# at time   2142830 ns WRITE: Bank = 0 Row =    3, Col =  22, Data =  1559, Dqm = 0000
# at time   2142850 ns WRITE: Bank = 0 Row =    3, Col =  23, Data =  1560, Dqm = 0000
# at time   2142870 ns WRITE: Bank = 0 Row =    3, Col =  24, Data =  1561, Dqm = 0000
# at time   2142890 ns WRITE: Bank = 0 Row =    3, Col =  25, Data =  1562, Dqm = 0000
# at time   2142910 ns WRITE: Bank = 0 Row =    3, Col =  26, Data =  1563, Dqm = 0000
# at time   2142930 ns WRITE: Bank = 0 Row =    3, Col =  27, Data =  1564, Dqm = 0000
# at time   2142950 ns WRITE: Bank = 0 Row =    3, Col =  28, Data =  1565, Dqm = 0000
# at time   2142970 ns WRITE: Bank = 0 Row =    3, Col =  29, Data =  1566, Dqm = 0000
# at time   2142990 ns WRITE: Bank = 0 Row =    3, Col =  30, Data =  1567, Dqm = 0000
# at time   2143010 ns WRITE: Bank = 0 Row =    3, Col =  31, Data =  1568, Dqm = 0000
# at time   2143030 ns BST  : Burst Terminate
# at time   2143050 ns BST  : Burst Terminate
# at time   2143070 ns PRE  : Bank = ALL
# at time   2150570 ns PRE  : Bank = ALL
# at time   2150590 ns PRE  : Bank = ALL
# at time   2150610 ns AREF : Auto Refresh
# at time   2152610 ns ACT  : Bank = 0 Row =    3
# at time   2152757 ns READ : Bank = 0 Row =    3, Col =  16, Data =  1553, Dqm = 0000
# at time   2152777 ns READ : Bank = 0 Row =    3, Col =  17, Data =  1554, Dqm = 0000
# at time   2152797 ns READ : Bank = 0 Row =    3, Col =  18, Data =  1555, Dqm = 0000
# at time   2152817 ns READ : Bank = 0 Row =    3, Col =  19, Data =  1556, Dqm = 0000
# at time   2152837 ns READ : Bank = 0 Row =    3, Col =  20, Data =  1557, Dqm = 0000
# at time   2152857 ns READ : Bank = 0 Row =    3, Col =  21, Data =  1558, Dqm = 0000
# at time   2152877 ns READ : Bank = 0 Row =    3, Col =  22, Data =  1559, Dqm = 0000
# at time   2152897 ns READ : Bank = 0 Row =    3, Col =  23, Data =  1560, Dqm = 0000
# at time   2152917 ns READ : Bank = 0 Row =    3, Col =  24, Data =  1561, Dqm = 0000
# at time   2152937 ns READ : Bank = 0 Row =    3, Col =  25, Data =  1562, Dqm = 0000
# at time   2152957 ns READ : Bank = 0 Row =    3, Col =  26, Data =  1563, Dqm = 0000
# at time   2152977 ns READ : Bank = 0 Row =    3, Col =  27, Data =  1564, Dqm = 0000
# at time   2152997 ns READ : Bank = 0 Row =    3, Col =  28, Data =  1565, Dqm = 0000
# at time   2153017 ns READ : Bank = 0 Row =    3, Col =  29, Data =  1566, Dqm = 0000
# at time   2153030 ns BST  : Burst Terminate
# at time   2153037 ns READ : Bank = 0 Row =    3, Col =  30, Data =  1567, Dqm = 0000
# at time   2153057 ns READ : Bank = 0 Row =    3, Col =  31, Data =  1568, Dqm = 0000
# at time   2153110 ns BST  : Burst Terminate
# at time   2153130 ns PRE  : Bank = ALL
# at time   2162570 ns PRE  : Bank = ALL
# at time   2162590 ns PRE  : Bank = ALL
# at time   2162610 ns PRE  : Bank = ALL
# at time   2162630 ns ACT  : Bank = 0 Row =    3
# at time   2162730 ns WRITE: Bank = 0 Row =    3, Col =  32, Data =  1569, Dqm = 0000
# at time   2162750 ns WRITE: Bank = 0 Row =    3, Col =  33, Data =  1570, Dqm = 0000
# at time   2162770 ns WRITE: Bank = 0 Row =    3, Col =  34, Data =  1571, Dqm = 0000
# at time   2162790 ns WRITE: Bank = 0 Row =    3, Col =  35, Data =  1572, Dqm = 0000
# at time   2162810 ns WRITE: Bank = 0 Row =    3, Col =  36, Data =  1573, Dqm = 0000
# at time   2162830 ns WRITE: Bank = 0 Row =    3, Col =  37, Data =  1574, Dqm = 0000
# at time   2162850 ns WRITE: Bank = 0 Row =    3, Col =  38, Data =  1575, Dqm = 0000
# at time   2162870 ns WRITE: Bank = 0 Row =    3, Col =  39, Data =  1576, Dqm = 0000
# at time   2162890 ns WRITE: Bank = 0 Row =    3, Col =  40, Data =  1577, Dqm = 0000
# at time   2162910 ns WRITE: Bank = 0 Row =    3, Col =  41, Data =  1578, Dqm = 0000
# at time   2162930 ns WRITE: Bank = 0 Row =    3, Col =  42, Data =  1579, Dqm = 0000
# at time   2162950 ns WRITE: Bank = 0 Row =    3, Col =  43, Data =  1580, Dqm = 0000
# at time   2162970 ns WRITE: Bank = 0 Row =    3, Col =  44, Data =  1581, Dqm = 0000
# at time   2162990 ns WRITE: Bank = 0 Row =    3, Col =  45, Data =  1582, Dqm = 0000
# at time   2163010 ns WRITE: Bank = 0 Row =    3, Col =  46, Data =  1583, Dqm = 0000
# at time   2163030 ns WRITE: Bank = 0 Row =    3, Col =  47, Data =  1584, Dqm = 0000
# at time   2163050 ns BST  : Burst Terminate
# at time   2163070 ns BST  : Burst Terminate
# at time   2163090 ns PRE  : Bank = ALL
# at time   2165570 ns PRE  : Bank = ALL
# at time   2165590 ns PRE  : Bank = ALL
# at time   2165610 ns AREF : Auto Refresh
# at time   2172630 ns ACT  : Bank = 0 Row =    3
# at time   2172777 ns READ : Bank = 0 Row =    3, Col =  32, Data =  1569, Dqm = 0000
# at time   2172797 ns READ : Bank = 0 Row =    3, Col =  33, Data =  1570, Dqm = 0000
# at time   2172817 ns READ : Bank = 0 Row =    3, Col =  34, Data =  1571, Dqm = 0000
# at time   2172837 ns READ : Bank = 0 Row =    3, Col =  35, Data =  1572, Dqm = 0000
# at time   2172857 ns READ : Bank = 0 Row =    3, Col =  36, Data =  1573, Dqm = 0000
# at time   2172877 ns READ : Bank = 0 Row =    3, Col =  37, Data =  1574, Dqm = 0000
# at time   2172897 ns READ : Bank = 0 Row =    3, Col =  38, Data =  1575, Dqm = 0000
# at time   2172917 ns READ : Bank = 0 Row =    3, Col =  39, Data =  1576, Dqm = 0000
# at time   2172937 ns READ : Bank = 0 Row =    3, Col =  40, Data =  1577, Dqm = 0000
# at time   2172957 ns READ : Bank = 0 Row =    3, Col =  41, Data =  1578, Dqm = 0000
# at time   2172977 ns READ : Bank = 0 Row =    3, Col =  42, Data =  1579, Dqm = 0000
# at time   2172997 ns READ : Bank = 0 Row =    3, Col =  43, Data =  1580, Dqm = 0000
# at time   2173017 ns READ : Bank = 0 Row =    3, Col =  44, Data =  1581, Dqm = 0000
# at time   2173037 ns READ : Bank = 0 Row =    3, Col =  45, Data =  1582, Dqm = 0000
# at time   2173050 ns BST  : Burst Terminate
# at time   2173057 ns READ : Bank = 0 Row =    3, Col =  46, Data =  1583, Dqm = 0000
# at time   2173077 ns READ : Bank = 0 Row =    3, Col =  47, Data =  1584, Dqm = 0000
# at time   2173130 ns BST  : Burst Terminate
# at time   2173150 ns PRE  : Bank = ALL
# at time   2180570 ns PRE  : Bank = ALL
# at time   2180590 ns PRE  : Bank = ALL
# at time   2180610 ns AREF : Auto Refresh
# at time   2182590 ns PRE  : Bank = ALL
# at time   2182610 ns PRE  : Bank = ALL
# at time   2182630 ns PRE  : Bank = ALL
# at time   2182650 ns ACT  : Bank = 0 Row =    3
# at time   2182750 ns WRITE: Bank = 0 Row =    3, Col =  48, Data =  1585, Dqm = 0000
# at time   2182770 ns WRITE: Bank = 0 Row =    3, Col =  49, Data =  1586, Dqm = 0000
# at time   2182790 ns WRITE: Bank = 0 Row =    3, Col =  50, Data =  1587, Dqm = 0000
# at time   2182810 ns WRITE: Bank = 0 Row =    3, Col =  51, Data =  1588, Dqm = 0000
# at time   2182830 ns WRITE: Bank = 0 Row =    3, Col =  52, Data =  1589, Dqm = 0000
# at time   2182850 ns WRITE: Bank = 0 Row =    3, Col =  53, Data =  1590, Dqm = 0000
# at time   2182870 ns WRITE: Bank = 0 Row =    3, Col =  54, Data =  1591, Dqm = 0000
# at time   2182890 ns WRITE: Bank = 0 Row =    3, Col =  55, Data =  1592, Dqm = 0000
# at time   2182910 ns WRITE: Bank = 0 Row =    3, Col =  56, Data =  1593, Dqm = 0000
# at time   2182930 ns WRITE: Bank = 0 Row =    3, Col =  57, Data =  1594, Dqm = 0000
# at time   2182950 ns WRITE: Bank = 0 Row =    3, Col =  58, Data =  1595, Dqm = 0000
# at time   2182970 ns WRITE: Bank = 0 Row =    3, Col =  59, Data =  1596, Dqm = 0000
# at time   2182990 ns WRITE: Bank = 0 Row =    3, Col =  60, Data =  1597, Dqm = 0000
# at time   2183010 ns WRITE: Bank = 0 Row =    3, Col =  61, Data =  1598, Dqm = 0000
# at time   2183030 ns WRITE: Bank = 0 Row =    3, Col =  62, Data =  1599, Dqm = 0000
# at time   2183050 ns WRITE: Bank = 0 Row =    3, Col =  63, Data =  1600, Dqm = 0000
# at time   2183070 ns BST  : Burst Terminate
# at time   2183090 ns BST  : Burst Terminate
# at time   2183110 ns PRE  : Bank = ALL
# at time   2192650 ns ACT  : Bank = 0 Row =    3
# at time   2192797 ns READ : Bank = 0 Row =    3, Col =  48, Data =  1585, Dqm = 0000
# at time   2192817 ns READ : Bank = 0 Row =    3, Col =  49, Data =  1586, Dqm = 0000
# at time   2192837 ns READ : Bank = 0 Row =    3, Col =  50, Data =  1587, Dqm = 0000
# at time   2192857 ns READ : Bank = 0 Row =    3, Col =  51, Data =  1588, Dqm = 0000
# at time   2192877 ns READ : Bank = 0 Row =    3, Col =  52, Data =  1589, Dqm = 0000
# at time   2192897 ns READ : Bank = 0 Row =    3, Col =  53, Data =  1590, Dqm = 0000
# at time   2192917 ns READ : Bank = 0 Row =    3, Col =  54, Data =  1591, Dqm = 0000
# at time   2192937 ns READ : Bank = 0 Row =    3, Col =  55, Data =  1592, Dqm = 0000
# at time   2192957 ns READ : Bank = 0 Row =    3, Col =  56, Data =  1593, Dqm = 0000
# at time   2192977 ns READ : Bank = 0 Row =    3, Col =  57, Data =  1594, Dqm = 0000
# at time   2192997 ns READ : Bank = 0 Row =    3, Col =  58, Data =  1595, Dqm = 0000
# at time   2193017 ns READ : Bank = 0 Row =    3, Col =  59, Data =  1596, Dqm = 0000
# at time   2193037 ns READ : Bank = 0 Row =    3, Col =  60, Data =  1597, Dqm = 0000
# at time   2193057 ns READ : Bank = 0 Row =    3, Col =  61, Data =  1598, Dqm = 0000
# at time   2193070 ns BST  : Burst Terminate
# at time   2193077 ns READ : Bank = 0 Row =    3, Col =  62, Data =  1599, Dqm = 0000
# at time   2193097 ns READ : Bank = 0 Row =    3, Col =  63, Data =  1600, Dqm = 0000
# at time   2193150 ns BST  : Burst Terminate
# at time   2193170 ns PRE  : Bank = ALL
# at time   2195570 ns PRE  : Bank = ALL
# at time   2195590 ns PRE  : Bank = ALL
# at time   2195610 ns AREF : Auto Refresh
# at time   2202610 ns PRE  : Bank = ALL
# at time   2202630 ns PRE  : Bank = ALL
# at time   2202650 ns PRE  : Bank = ALL
# at time   2202670 ns ACT  : Bank = 0 Row =    3
# at time   2202770 ns WRITE: Bank = 0 Row =    3, Col =  64, Data =  1601, Dqm = 0000
# at time   2202790 ns WRITE: Bank = 0 Row =    3, Col =  65, Data =  1602, Dqm = 0000
# at time   2202810 ns WRITE: Bank = 0 Row =    3, Col =  66, Data =  1603, Dqm = 0000
# at time   2202830 ns WRITE: Bank = 0 Row =    3, Col =  67, Data =  1604, Dqm = 0000
# at time   2202850 ns WRITE: Bank = 0 Row =    3, Col =  68, Data =  1605, Dqm = 0000
# at time   2202870 ns WRITE: Bank = 0 Row =    3, Col =  69, Data =  1606, Dqm = 0000
# at time   2202890 ns WRITE: Bank = 0 Row =    3, Col =  70, Data =  1607, Dqm = 0000
# at time   2202910 ns WRITE: Bank = 0 Row =    3, Col =  71, Data =  1608, Dqm = 0000
# at time   2202930 ns WRITE: Bank = 0 Row =    3, Col =  72, Data =  1609, Dqm = 0000
# at time   2202950 ns WRITE: Bank = 0 Row =    3, Col =  73, Data =  1610, Dqm = 0000
# at time   2202970 ns WRITE: Bank = 0 Row =    3, Col =  74, Data =  1611, Dqm = 0000
# at time   2202990 ns WRITE: Bank = 0 Row =    3, Col =  75, Data =  1612, Dqm = 0000
# at time   2203010 ns WRITE: Bank = 0 Row =    3, Col =  76, Data =  1613, Dqm = 0000
# at time   2203030 ns WRITE: Bank = 0 Row =    3, Col =  77, Data =  1614, Dqm = 0000
# at time   2203050 ns WRITE: Bank = 0 Row =    3, Col =  78, Data =  1615, Dqm = 0000
# at time   2203070 ns WRITE: Bank = 0 Row =    3, Col =  79, Data =  1616, Dqm = 0000
# at time   2203090 ns BST  : Burst Terminate
# at time   2203110 ns BST  : Burst Terminate
# at time   2203130 ns PRE  : Bank = ALL
# at time   2210570 ns PRE  : Bank = ALL
# at time   2210590 ns PRE  : Bank = ALL
# at time   2210610 ns AREF : Auto Refresh
# at time   2212670 ns ACT  : Bank = 0 Row =    3
# at time   2212817 ns READ : Bank = 0 Row =    3, Col =  64, Data =  1601, Dqm = 0000
# at time   2212837 ns READ : Bank = 0 Row =    3, Col =  65, Data =  1602, Dqm = 0000
# at time   2212857 ns READ : Bank = 0 Row =    3, Col =  66, Data =  1603, Dqm = 0000
# at time   2212877 ns READ : Bank = 0 Row =    3, Col =  67, Data =  1604, Dqm = 0000
# at time   2212897 ns READ : Bank = 0 Row =    3, Col =  68, Data =  1605, Dqm = 0000
# at time   2212917 ns READ : Bank = 0 Row =    3, Col =  69, Data =  1606, Dqm = 0000
# at time   2212937 ns READ : Bank = 0 Row =    3, Col =  70, Data =  1607, Dqm = 0000
# at time   2212957 ns READ : Bank = 0 Row =    3, Col =  71, Data =  1608, Dqm = 0000
# at time   2212977 ns READ : Bank = 0 Row =    3, Col =  72, Data =  1609, Dqm = 0000
# at time   2212997 ns READ : Bank = 0 Row =    3, Col =  73, Data =  1610, Dqm = 0000
# at time   2213017 ns READ : Bank = 0 Row =    3, Col =  74, Data =  1611, Dqm = 0000
# at time   2213037 ns READ : Bank = 0 Row =    3, Col =  75, Data =  1612, Dqm = 0000
# at time   2213057 ns READ : Bank = 0 Row =    3, Col =  76, Data =  1613, Dqm = 0000
# at time   2213077 ns READ : Bank = 0 Row =    3, Col =  77, Data =  1614, Dqm = 0000
# at time   2213090 ns BST  : Burst Terminate
# at time   2213097 ns READ : Bank = 0 Row =    3, Col =  78, Data =  1615, Dqm = 0000
# at time   2213117 ns READ : Bank = 0 Row =    3, Col =  79, Data =  1616, Dqm = 0000
# at time   2213170 ns BST  : Burst Terminate
# at time   2213190 ns PRE  : Bank = ALL
# at time   2222630 ns PRE  : Bank = ALL
# at time   2222650 ns PRE  : Bank = ALL
# at time   2222670 ns PRE  : Bank = ALL
# at time   2222690 ns ACT  : Bank = 0 Row =    3
# at time   2222790 ns WRITE: Bank = 0 Row =    3, Col =  80, Data =  1617, Dqm = 0000
# at time   2222810 ns WRITE: Bank = 0 Row =    3, Col =  81, Data =  1618, Dqm = 0000
# at time   2222830 ns WRITE: Bank = 0 Row =    3, Col =  82, Data =  1619, Dqm = 0000
# at time   2222850 ns WRITE: Bank = 0 Row =    3, Col =  83, Data =  1620, Dqm = 0000
# at time   2222870 ns WRITE: Bank = 0 Row =    3, Col =  84, Data =  1621, Dqm = 0000
# at time   2222890 ns WRITE: Bank = 0 Row =    3, Col =  85, Data =  1622, Dqm = 0000
# at time   2222910 ns WRITE: Bank = 0 Row =    3, Col =  86, Data =  1623, Dqm = 0000
# at time   2222930 ns WRITE: Bank = 0 Row =    3, Col =  87, Data =  1624, Dqm = 0000
# at time   2222950 ns WRITE: Bank = 0 Row =    3, Col =  88, Data =  1625, Dqm = 0000
# at time   2222970 ns WRITE: Bank = 0 Row =    3, Col =  89, Data =  1626, Dqm = 0000
# at time   2222990 ns WRITE: Bank = 0 Row =    3, Col =  90, Data =  1627, Dqm = 0000
# at time   2223010 ns WRITE: Bank = 0 Row =    3, Col =  91, Data =  1628, Dqm = 0000
# at time   2223030 ns WRITE: Bank = 0 Row =    3, Col =  92, Data =  1629, Dqm = 0000
# at time   2223050 ns WRITE: Bank = 0 Row =    3, Col =  93, Data =  1630, Dqm = 0000
# at time   2223070 ns WRITE: Bank = 0 Row =    3, Col =  94, Data =  1631, Dqm = 0000
# at time   2223090 ns WRITE: Bank = 0 Row =    3, Col =  95, Data =  1632, Dqm = 0000
# at time   2223110 ns BST  : Burst Terminate
# at time   2223130 ns BST  : Burst Terminate
# at time   2223150 ns PRE  : Bank = ALL
# at time   2225570 ns PRE  : Bank = ALL
# at time   2225590 ns PRE  : Bank = ALL
# at time   2225610 ns AREF : Auto Refresh
# at time   2232690 ns ACT  : Bank = 0 Row =    3
# at time   2232837 ns READ : Bank = 0 Row =    3, Col =  80, Data =  1617, Dqm = 0000
# at time   2232857 ns READ : Bank = 0 Row =    3, Col =  81, Data =  1618, Dqm = 0000
# at time   2232877 ns READ : Bank = 0 Row =    3, Col =  82, Data =  1619, Dqm = 0000
# at time   2232897 ns READ : Bank = 0 Row =    3, Col =  83, Data =  1620, Dqm = 0000
# at time   2232917 ns READ : Bank = 0 Row =    3, Col =  84, Data =  1621, Dqm = 0000
# at time   2232937 ns READ : Bank = 0 Row =    3, Col =  85, Data =  1622, Dqm = 0000
# at time   2232957 ns READ : Bank = 0 Row =    3, Col =  86, Data =  1623, Dqm = 0000
# at time   2232977 ns READ : Bank = 0 Row =    3, Col =  87, Data =  1624, Dqm = 0000
# at time   2232997 ns READ : Bank = 0 Row =    3, Col =  88, Data =  1625, Dqm = 0000
# at time   2233017 ns READ : Bank = 0 Row =    3, Col =  89, Data =  1626, Dqm = 0000
# at time   2233037 ns READ : Bank = 0 Row =    3, Col =  90, Data =  1627, Dqm = 0000
# at time   2233057 ns READ : Bank = 0 Row =    3, Col =  91, Data =  1628, Dqm = 0000
# at time   2233077 ns READ : Bank = 0 Row =    3, Col =  92, Data =  1629, Dqm = 0000
# at time   2233097 ns READ : Bank = 0 Row =    3, Col =  93, Data =  1630, Dqm = 0000
# at time   2233110 ns BST  : Burst Terminate
# at time   2233117 ns READ : Bank = 0 Row =    3, Col =  94, Data =  1631, Dqm = 0000
# at time   2233137 ns READ : Bank = 0 Row =    3, Col =  95, Data =  1632, Dqm = 0000
# at time   2233190 ns BST  : Burst Terminate
# at time   2233210 ns PRE  : Bank = ALL
# at time   2240570 ns PRE  : Bank = ALL
# at time   2240590 ns PRE  : Bank = ALL
# at time   2240610 ns AREF : Auto Refresh
# at time   2242650 ns PRE  : Bank = ALL
# at time   2242670 ns PRE  : Bank = ALL
# at time   2242690 ns PRE  : Bank = ALL
# at time   2242710 ns ACT  : Bank = 0 Row =    3
# at time   2242810 ns WRITE: Bank = 0 Row =    3, Col =  96, Data =  1633, Dqm = 0000
# at time   2242830 ns WRITE: Bank = 0 Row =    3, Col =  97, Data =  1634, Dqm = 0000
# at time   2242850 ns WRITE: Bank = 0 Row =    3, Col =  98, Data =  1635, Dqm = 0000
# at time   2242870 ns WRITE: Bank = 0 Row =    3, Col =  99, Data =  1636, Dqm = 0000
# at time   2242890 ns WRITE: Bank = 0 Row =    3, Col = 100, Data =  1637, Dqm = 0000
# at time   2242910 ns WRITE: Bank = 0 Row =    3, Col = 101, Data =  1638, Dqm = 0000
# at time   2242930 ns WRITE: Bank = 0 Row =    3, Col = 102, Data =  1639, Dqm = 0000
# at time   2242950 ns WRITE: Bank = 0 Row =    3, Col = 103, Data =  1640, Dqm = 0000
# at time   2242970 ns WRITE: Bank = 0 Row =    3, Col = 104, Data =  1641, Dqm = 0000
# at time   2242990 ns WRITE: Bank = 0 Row =    3, Col = 105, Data =  1642, Dqm = 0000
# at time   2243010 ns WRITE: Bank = 0 Row =    3, Col = 106, Data =  1643, Dqm = 0000
# at time   2243030 ns WRITE: Bank = 0 Row =    3, Col = 107, Data =  1644, Dqm = 0000
# at time   2243050 ns WRITE: Bank = 0 Row =    3, Col = 108, Data =  1645, Dqm = 0000
# at time   2243070 ns WRITE: Bank = 0 Row =    3, Col = 109, Data =  1646, Dqm = 0000
# at time   2243090 ns WRITE: Bank = 0 Row =    3, Col = 110, Data =  1647, Dqm = 0000
# at time   2243110 ns WRITE: Bank = 0 Row =    3, Col = 111, Data =  1648, Dqm = 0000
# at time   2243130 ns BST  : Burst Terminate
# at time   2243150 ns BST  : Burst Terminate
# at time   2243170 ns PRE  : Bank = ALL
# at time   2252710 ns ACT  : Bank = 0 Row =    3
# at time   2252857 ns READ : Bank = 0 Row =    3, Col =  96, Data =  1633, Dqm = 0000
# at time   2252877 ns READ : Bank = 0 Row =    3, Col =  97, Data =  1634, Dqm = 0000
# at time   2252897 ns READ : Bank = 0 Row =    3, Col =  98, Data =  1635, Dqm = 0000
# at time   2252917 ns READ : Bank = 0 Row =    3, Col =  99, Data =  1636, Dqm = 0000
# at time   2252937 ns READ : Bank = 0 Row =    3, Col = 100, Data =  1637, Dqm = 0000
# at time   2252957 ns READ : Bank = 0 Row =    3, Col = 101, Data =  1638, Dqm = 0000
# at time   2252977 ns READ : Bank = 0 Row =    3, Col = 102, Data =  1639, Dqm = 0000
# at time   2252997 ns READ : Bank = 0 Row =    3, Col = 103, Data =  1640, Dqm = 0000
# at time   2253017 ns READ : Bank = 0 Row =    3, Col = 104, Data =  1641, Dqm = 0000
# at time   2253037 ns READ : Bank = 0 Row =    3, Col = 105, Data =  1642, Dqm = 0000
# at time   2253057 ns READ : Bank = 0 Row =    3, Col = 106, Data =  1643, Dqm = 0000
# at time   2253077 ns READ : Bank = 0 Row =    3, Col = 107, Data =  1644, Dqm = 0000
# at time   2253097 ns READ : Bank = 0 Row =    3, Col = 108, Data =  1645, Dqm = 0000
# at time   2253117 ns READ : Bank = 0 Row =    3, Col = 109, Data =  1646, Dqm = 0000
# at time   2253130 ns BST  : Burst Terminate
# at time   2253137 ns READ : Bank = 0 Row =    3, Col = 110, Data =  1647, Dqm = 0000
# at time   2253157 ns READ : Bank = 0 Row =    3, Col = 111, Data =  1648, Dqm = 0000
# at time   2253210 ns BST  : Burst Terminate
# at time   2253230 ns PRE  : Bank = ALL
# at time   2255570 ns PRE  : Bank = ALL
# at time   2255590 ns PRE  : Bank = ALL
# at time   2255610 ns AREF : Auto Refresh
# at time   2262670 ns PRE  : Bank = ALL
# at time   2262690 ns PRE  : Bank = ALL
# at time   2262710 ns PRE  : Bank = ALL
# at time   2262730 ns ACT  : Bank = 0 Row =    3
# at time   2262830 ns WRITE: Bank = 0 Row =    3, Col = 112, Data =  1649, Dqm = 0000
# at time   2262850 ns WRITE: Bank = 0 Row =    3, Col = 113, Data =  1650, Dqm = 0000
# at time   2262870 ns WRITE: Bank = 0 Row =    3, Col = 114, Data =  1651, Dqm = 0000
# at time   2262890 ns WRITE: Bank = 0 Row =    3, Col = 115, Data =  1652, Dqm = 0000
# at time   2262910 ns WRITE: Bank = 0 Row =    3, Col = 116, Data =  1653, Dqm = 0000
# at time   2262930 ns WRITE: Bank = 0 Row =    3, Col = 117, Data =  1654, Dqm = 0000
# at time   2262950 ns WRITE: Bank = 0 Row =    3, Col = 118, Data =  1655, Dqm = 0000
# at time   2262970 ns WRITE: Bank = 0 Row =    3, Col = 119, Data =  1656, Dqm = 0000
# at time   2262990 ns WRITE: Bank = 0 Row =    3, Col = 120, Data =  1657, Dqm = 0000
# at time   2263010 ns WRITE: Bank = 0 Row =    3, Col = 121, Data =  1658, Dqm = 0000
# at time   2263030 ns WRITE: Bank = 0 Row =    3, Col = 122, Data =  1659, Dqm = 0000
# at time   2263050 ns WRITE: Bank = 0 Row =    3, Col = 123, Data =  1660, Dqm = 0000
# at time   2263070 ns WRITE: Bank = 0 Row =    3, Col = 124, Data =  1661, Dqm = 0000
# at time   2263090 ns WRITE: Bank = 0 Row =    3, Col = 125, Data =  1662, Dqm = 0000
# at time   2263110 ns WRITE: Bank = 0 Row =    3, Col = 126, Data =  1663, Dqm = 0000
# at time   2263130 ns WRITE: Bank = 0 Row =    3, Col = 127, Data =  1664, Dqm = 0000
# at time   2263150 ns BST  : Burst Terminate
# at time   2263170 ns BST  : Burst Terminate
# at time   2263190 ns PRE  : Bank = ALL
# at time   2270570 ns PRE  : Bank = ALL
# at time   2270590 ns PRE  : Bank = ALL
# at time   2270610 ns AREF : Auto Refresh
# at time   2272730 ns ACT  : Bank = 0 Row =    3
# at time   2272877 ns READ : Bank = 0 Row =    3, Col = 112, Data =  1649, Dqm = 0000
# at time   2272897 ns READ : Bank = 0 Row =    3, Col = 113, Data =  1650, Dqm = 0000
# at time   2272917 ns READ : Bank = 0 Row =    3, Col = 114, Data =  1651, Dqm = 0000
# at time   2272937 ns READ : Bank = 0 Row =    3, Col = 115, Data =  1652, Dqm = 0000
# at time   2272957 ns READ : Bank = 0 Row =    3, Col = 116, Data =  1653, Dqm = 0000
# at time   2272977 ns READ : Bank = 0 Row =    3, Col = 117, Data =  1654, Dqm = 0000
# at time   2272997 ns READ : Bank = 0 Row =    3, Col = 118, Data =  1655, Dqm = 0000
# at time   2273017 ns READ : Bank = 0 Row =    3, Col = 119, Data =  1656, Dqm = 0000
# at time   2273037 ns READ : Bank = 0 Row =    3, Col = 120, Data =  1657, Dqm = 0000
# at time   2273057 ns READ : Bank = 0 Row =    3, Col = 121, Data =  1658, Dqm = 0000
# at time   2273077 ns READ : Bank = 0 Row =    3, Col = 122, Data =  1659, Dqm = 0000
# at time   2273097 ns READ : Bank = 0 Row =    3, Col = 123, Data =  1660, Dqm = 0000
# at time   2273117 ns READ : Bank = 0 Row =    3, Col = 124, Data =  1661, Dqm = 0000
# at time   2273137 ns READ : Bank = 0 Row =    3, Col = 125, Data =  1662, Dqm = 0000
# at time   2273150 ns BST  : Burst Terminate
# at time   2273157 ns READ : Bank = 0 Row =    3, Col = 126, Data =  1663, Dqm = 0000
# at time   2273177 ns READ : Bank = 0 Row =    3, Col = 127, Data =  1664, Dqm = 0000
# at time   2273230 ns BST  : Burst Terminate
# at time   2273250 ns PRE  : Bank = ALL
# at time   2282690 ns PRE  : Bank = ALL
# at time   2282710 ns PRE  : Bank = ALL
# at time   2282730 ns PRE  : Bank = ALL
# at time   2282750 ns ACT  : Bank = 0 Row =    3
# at time   2282850 ns WRITE: Bank = 0 Row =    3, Col = 128, Data =  1665, Dqm = 0000
# at time   2282870 ns WRITE: Bank = 0 Row =    3, Col = 129, Data =  1666, Dqm = 0000
# at time   2282890 ns WRITE: Bank = 0 Row =    3, Col = 130, Data =  1667, Dqm = 0000
# at time   2282910 ns WRITE: Bank = 0 Row =    3, Col = 131, Data =  1668, Dqm = 0000
# at time   2282930 ns WRITE: Bank = 0 Row =    3, Col = 132, Data =  1669, Dqm = 0000
# at time   2282950 ns WRITE: Bank = 0 Row =    3, Col = 133, Data =  1670, Dqm = 0000
# at time   2282970 ns WRITE: Bank = 0 Row =    3, Col = 134, Data =  1671, Dqm = 0000
# at time   2282990 ns WRITE: Bank = 0 Row =    3, Col = 135, Data =  1672, Dqm = 0000
# at time   2283010 ns WRITE: Bank = 0 Row =    3, Col = 136, Data =  1673, Dqm = 0000
# at time   2283030 ns WRITE: Bank = 0 Row =    3, Col = 137, Data =  1674, Dqm = 0000
# at time   2283050 ns WRITE: Bank = 0 Row =    3, Col = 138, Data =  1675, Dqm = 0000
# at time   2283070 ns WRITE: Bank = 0 Row =    3, Col = 139, Data =  1676, Dqm = 0000
# at time   2283090 ns WRITE: Bank = 0 Row =    3, Col = 140, Data =  1677, Dqm = 0000
# at time   2283110 ns WRITE: Bank = 0 Row =    3, Col = 141, Data =  1678, Dqm = 0000
# at time   2283130 ns WRITE: Bank = 0 Row =    3, Col = 142, Data =  1679, Dqm = 0000
# at time   2283150 ns WRITE: Bank = 0 Row =    3, Col = 143, Data =  1680, Dqm = 0000
# at time   2283170 ns BST  : Burst Terminate
# at time   2283190 ns BST  : Burst Terminate
# at time   2283210 ns PRE  : Bank = ALL
# at time   2285570 ns PRE  : Bank = ALL
# at time   2285590 ns PRE  : Bank = ALL
# at time   2285610 ns AREF : Auto Refresh
# at time   2292750 ns ACT  : Bank = 0 Row =    3
# at time   2292897 ns READ : Bank = 0 Row =    3, Col = 128, Data =  1665, Dqm = 0000
# at time   2292917 ns READ : Bank = 0 Row =    3, Col = 129, Data =  1666, Dqm = 0000
# at time   2292937 ns READ : Bank = 0 Row =    3, Col = 130, Data =  1667, Dqm = 0000
# at time   2292957 ns READ : Bank = 0 Row =    3, Col = 131, Data =  1668, Dqm = 0000
# at time   2292977 ns READ : Bank = 0 Row =    3, Col = 132, Data =  1669, Dqm = 0000
# at time   2292997 ns READ : Bank = 0 Row =    3, Col = 133, Data =  1670, Dqm = 0000
# at time   2293017 ns READ : Bank = 0 Row =    3, Col = 134, Data =  1671, Dqm = 0000
# at time   2293037 ns READ : Bank = 0 Row =    3, Col = 135, Data =  1672, Dqm = 0000
# at time   2293057 ns READ : Bank = 0 Row =    3, Col = 136, Data =  1673, Dqm = 0000
# at time   2293077 ns READ : Bank = 0 Row =    3, Col = 137, Data =  1674, Dqm = 0000
# at time   2293097 ns READ : Bank = 0 Row =    3, Col = 138, Data =  1675, Dqm = 0000
# at time   2293117 ns READ : Bank = 0 Row =    3, Col = 139, Data =  1676, Dqm = 0000
# at time   2293137 ns READ : Bank = 0 Row =    3, Col = 140, Data =  1677, Dqm = 0000
# at time   2293157 ns READ : Bank = 0 Row =    3, Col = 141, Data =  1678, Dqm = 0000
# at time   2293170 ns BST  : Burst Terminate
# at time   2293177 ns READ : Bank = 0 Row =    3, Col = 142, Data =  1679, Dqm = 0000
# at time   2293197 ns READ : Bank = 0 Row =    3, Col = 143, Data =  1680, Dqm = 0000
# at time   2293250 ns BST  : Burst Terminate
# at time   2293270 ns PRE  : Bank = ALL
# at time   2300570 ns PRE  : Bank = ALL
# at time   2300590 ns PRE  : Bank = ALL
# at time   2300610 ns AREF : Auto Refresh
# at time   2302710 ns PRE  : Bank = ALL
# at time   2302730 ns PRE  : Bank = ALL
# at time   2302750 ns PRE  : Bank = ALL
# at time   2302770 ns ACT  : Bank = 0 Row =    3
# at time   2302870 ns WRITE: Bank = 0 Row =    3, Col = 144, Data =  1681, Dqm = 0000
# at time   2302890 ns WRITE: Bank = 0 Row =    3, Col = 145, Data =  1682, Dqm = 0000
# at time   2302910 ns WRITE: Bank = 0 Row =    3, Col = 146, Data =  1683, Dqm = 0000
# at time   2302930 ns WRITE: Bank = 0 Row =    3, Col = 147, Data =  1684, Dqm = 0000
# at time   2302950 ns WRITE: Bank = 0 Row =    3, Col = 148, Data =  1685, Dqm = 0000
# at time   2302970 ns WRITE: Bank = 0 Row =    3, Col = 149, Data =  1686, Dqm = 0000
# at time   2302990 ns WRITE: Bank = 0 Row =    3, Col = 150, Data =  1687, Dqm = 0000
# at time   2303010 ns WRITE: Bank = 0 Row =    3, Col = 151, Data =  1688, Dqm = 0000
# at time   2303030 ns WRITE: Bank = 0 Row =    3, Col = 152, Data =  1689, Dqm = 0000
# at time   2303050 ns WRITE: Bank = 0 Row =    3, Col = 153, Data =  1690, Dqm = 0000
# at time   2303070 ns WRITE: Bank = 0 Row =    3, Col = 154, Data =  1691, Dqm = 0000
# at time   2303090 ns WRITE: Bank = 0 Row =    3, Col = 155, Data =  1692, Dqm = 0000
# at time   2303110 ns WRITE: Bank = 0 Row =    3, Col = 156, Data =  1693, Dqm = 0000
# at time   2303130 ns WRITE: Bank = 0 Row =    3, Col = 157, Data =  1694, Dqm = 0000
# at time   2303150 ns WRITE: Bank = 0 Row =    3, Col = 158, Data =  1695, Dqm = 0000
# at time   2303170 ns WRITE: Bank = 0 Row =    3, Col = 159, Data =  1696, Dqm = 0000
# at time   2303190 ns BST  : Burst Terminate
# at time   2303210 ns BST  : Burst Terminate
# at time   2303230 ns PRE  : Bank = ALL
# at time   2312770 ns ACT  : Bank = 0 Row =    3
# at time   2312917 ns READ : Bank = 0 Row =    3, Col = 144, Data =  1681, Dqm = 0000
# at time   2312937 ns READ : Bank = 0 Row =    3, Col = 145, Data =  1682, Dqm = 0000
# at time   2312957 ns READ : Bank = 0 Row =    3, Col = 146, Data =  1683, Dqm = 0000
# at time   2312977 ns READ : Bank = 0 Row =    3, Col = 147, Data =  1684, Dqm = 0000
# at time   2312997 ns READ : Bank = 0 Row =    3, Col = 148, Data =  1685, Dqm = 0000
# at time   2313017 ns READ : Bank = 0 Row =    3, Col = 149, Data =  1686, Dqm = 0000
# at time   2313037 ns READ : Bank = 0 Row =    3, Col = 150, Data =  1687, Dqm = 0000
# at time   2313057 ns READ : Bank = 0 Row =    3, Col = 151, Data =  1688, Dqm = 0000
# at time   2313077 ns READ : Bank = 0 Row =    3, Col = 152, Data =  1689, Dqm = 0000
# at time   2313097 ns READ : Bank = 0 Row =    3, Col = 153, Data =  1690, Dqm = 0000
# at time   2313117 ns READ : Bank = 0 Row =    3, Col = 154, Data =  1691, Dqm = 0000
# at time   2313137 ns READ : Bank = 0 Row =    3, Col = 155, Data =  1692, Dqm = 0000
# at time   2313157 ns READ : Bank = 0 Row =    3, Col = 156, Data =  1693, Dqm = 0000
# at time   2313177 ns READ : Bank = 0 Row =    3, Col = 157, Data =  1694, Dqm = 0000
# at time   2313190 ns BST  : Burst Terminate
# at time   2313197 ns READ : Bank = 0 Row =    3, Col = 158, Data =  1695, Dqm = 0000
# at time   2313217 ns READ : Bank = 0 Row =    3, Col = 159, Data =  1696, Dqm = 0000
# at time   2313270 ns BST  : Burst Terminate
# at time   2313290 ns PRE  : Bank = ALL
# at time   2315570 ns PRE  : Bank = ALL
# at time   2315590 ns PRE  : Bank = ALL
# at time   2315610 ns AREF : Auto Refresh
# at time   2322730 ns PRE  : Bank = ALL
# at time   2322750 ns PRE  : Bank = ALL
# at time   2322770 ns PRE  : Bank = ALL
# at time   2322790 ns ACT  : Bank = 0 Row =    3
# at time   2322890 ns WRITE: Bank = 0 Row =    3, Col = 160, Data =  1697, Dqm = 0000
# at time   2322910 ns WRITE: Bank = 0 Row =    3, Col = 161, Data =  1698, Dqm = 0000
# at time   2322930 ns WRITE: Bank = 0 Row =    3, Col = 162, Data =  1699, Dqm = 0000
# at time   2322950 ns WRITE: Bank = 0 Row =    3, Col = 163, Data =  1700, Dqm = 0000
# at time   2322970 ns WRITE: Bank = 0 Row =    3, Col = 164, Data =  1701, Dqm = 0000
# at time   2322990 ns WRITE: Bank = 0 Row =    3, Col = 165, Data =  1702, Dqm = 0000
# at time   2323010 ns WRITE: Bank = 0 Row =    3, Col = 166, Data =  1703, Dqm = 0000
# at time   2323030 ns WRITE: Bank = 0 Row =    3, Col = 167, Data =  1704, Dqm = 0000
# at time   2323050 ns WRITE: Bank = 0 Row =    3, Col = 168, Data =  1705, Dqm = 0000
# at time   2323070 ns WRITE: Bank = 0 Row =    3, Col = 169, Data =  1706, Dqm = 0000
# at time   2323090 ns WRITE: Bank = 0 Row =    3, Col = 170, Data =  1707, Dqm = 0000
# at time   2323110 ns WRITE: Bank = 0 Row =    3, Col = 171, Data =  1708, Dqm = 0000
# at time   2323130 ns WRITE: Bank = 0 Row =    3, Col = 172, Data =  1709, Dqm = 0000
# at time   2323150 ns WRITE: Bank = 0 Row =    3, Col = 173, Data =  1710, Dqm = 0000
# at time   2323170 ns WRITE: Bank = 0 Row =    3, Col = 174, Data =  1711, Dqm = 0000
# at time   2323190 ns WRITE: Bank = 0 Row =    3, Col = 175, Data =  1712, Dqm = 0000
# at time   2323210 ns BST  : Burst Terminate
# at time   2323230 ns BST  : Burst Terminate
# at time   2323250 ns PRE  : Bank = ALL
# at time   2330570 ns PRE  : Bank = ALL
# at time   2330590 ns PRE  : Bank = ALL
# at time   2330610 ns AREF : Auto Refresh
# at time   2332790 ns ACT  : Bank = 0 Row =    3
# at time   2332937 ns READ : Bank = 0 Row =    3, Col = 160, Data =  1697, Dqm = 0000
# at time   2332957 ns READ : Bank = 0 Row =    3, Col = 161, Data =  1698, Dqm = 0000
# at time   2332977 ns READ : Bank = 0 Row =    3, Col = 162, Data =  1699, Dqm = 0000
# at time   2332997 ns READ : Bank = 0 Row =    3, Col = 163, Data =  1700, Dqm = 0000
# at time   2333017 ns READ : Bank = 0 Row =    3, Col = 164, Data =  1701, Dqm = 0000
# at time   2333037 ns READ : Bank = 0 Row =    3, Col = 165, Data =  1702, Dqm = 0000
# at time   2333057 ns READ : Bank = 0 Row =    3, Col = 166, Data =  1703, Dqm = 0000
# at time   2333077 ns READ : Bank = 0 Row =    3, Col = 167, Data =  1704, Dqm = 0000
# at time   2333097 ns READ : Bank = 0 Row =    3, Col = 168, Data =  1705, Dqm = 0000
# at time   2333117 ns READ : Bank = 0 Row =    3, Col = 169, Data =  1706, Dqm = 0000
# at time   2333137 ns READ : Bank = 0 Row =    3, Col = 170, Data =  1707, Dqm = 0000
# at time   2333157 ns READ : Bank = 0 Row =    3, Col = 171, Data =  1708, Dqm = 0000
# at time   2333177 ns READ : Bank = 0 Row =    3, Col = 172, Data =  1709, Dqm = 0000
# at time   2333197 ns READ : Bank = 0 Row =    3, Col = 173, Data =  1710, Dqm = 0000
# at time   2333210 ns BST  : Burst Terminate
# at time   2333217 ns READ : Bank = 0 Row =    3, Col = 174, Data =  1711, Dqm = 0000
# at time   2333237 ns READ : Bank = 0 Row =    3, Col = 175, Data =  1712, Dqm = 0000
# at time   2333290 ns BST  : Burst Terminate
# at time   2333310 ns PRE  : Bank = ALL
# at time   2342750 ns PRE  : Bank = ALL
# at time   2342770 ns PRE  : Bank = ALL
# at time   2342790 ns PRE  : Bank = ALL
# at time   2342810 ns ACT  : Bank = 0 Row =    3
# at time   2342910 ns WRITE: Bank = 0 Row =    3, Col = 176, Data =  1713, Dqm = 0000
# at time   2342930 ns WRITE: Bank = 0 Row =    3, Col = 177, Data =  1714, Dqm = 0000
# at time   2342950 ns WRITE: Bank = 0 Row =    3, Col = 178, Data =  1715, Dqm = 0000
# at time   2342970 ns WRITE: Bank = 0 Row =    3, Col = 179, Data =  1716, Dqm = 0000
# at time   2342990 ns WRITE: Bank = 0 Row =    3, Col = 180, Data =  1717, Dqm = 0000
# at time   2343010 ns WRITE: Bank = 0 Row =    3, Col = 181, Data =  1718, Dqm = 0000
# at time   2343030 ns WRITE: Bank = 0 Row =    3, Col = 182, Data =  1719, Dqm = 0000
# at time   2343050 ns WRITE: Bank = 0 Row =    3, Col = 183, Data =  1720, Dqm = 0000
# at time   2343070 ns WRITE: Bank = 0 Row =    3, Col = 184, Data =  1721, Dqm = 0000
# at time   2343090 ns WRITE: Bank = 0 Row =    3, Col = 185, Data =  1722, Dqm = 0000
# at time   2343110 ns WRITE: Bank = 0 Row =    3, Col = 186, Data =  1723, Dqm = 0000
# at time   2343130 ns WRITE: Bank = 0 Row =    3, Col = 187, Data =  1724, Dqm = 0000
# at time   2343150 ns WRITE: Bank = 0 Row =    3, Col = 188, Data =  1725, Dqm = 0000
# at time   2343170 ns WRITE: Bank = 0 Row =    3, Col = 189, Data =  1726, Dqm = 0000
# at time   2343190 ns WRITE: Bank = 0 Row =    3, Col = 190, Data =  1727, Dqm = 0000
# at time   2343210 ns WRITE: Bank = 0 Row =    3, Col = 191, Data =  1728, Dqm = 0000
# at time   2343230 ns BST  : Burst Terminate
# at time   2343250 ns BST  : Burst Terminate
# at time   2343270 ns PRE  : Bank = ALL
# at time   2345570 ns PRE  : Bank = ALL
# at time   2345590 ns PRE  : Bank = ALL
# at time   2345610 ns AREF : Auto Refresh
# at time   2352810 ns ACT  : Bank = 0 Row =    3
# at time   2352957 ns READ : Bank = 0 Row =    3, Col = 176, Data =  1713, Dqm = 0000
# at time   2352977 ns READ : Bank = 0 Row =    3, Col = 177, Data =  1714, Dqm = 0000
# at time   2352997 ns READ : Bank = 0 Row =    3, Col = 178, Data =  1715, Dqm = 0000
# at time   2353017 ns READ : Bank = 0 Row =    3, Col = 179, Data =  1716, Dqm = 0000
# at time   2353037 ns READ : Bank = 0 Row =    3, Col = 180, Data =  1717, Dqm = 0000
# at time   2353057 ns READ : Bank = 0 Row =    3, Col = 181, Data =  1718, Dqm = 0000
# at time   2353077 ns READ : Bank = 0 Row =    3, Col = 182, Data =  1719, Dqm = 0000
# at time   2353097 ns READ : Bank = 0 Row =    3, Col = 183, Data =  1720, Dqm = 0000
# at time   2353117 ns READ : Bank = 0 Row =    3, Col = 184, Data =  1721, Dqm = 0000
# at time   2353137 ns READ : Bank = 0 Row =    3, Col = 185, Data =  1722, Dqm = 0000
# at time   2353157 ns READ : Bank = 0 Row =    3, Col = 186, Data =  1723, Dqm = 0000
# at time   2353177 ns READ : Bank = 0 Row =    3, Col = 187, Data =  1724, Dqm = 0000
# at time   2353197 ns READ : Bank = 0 Row =    3, Col = 188, Data =  1725, Dqm = 0000
# at time   2353217 ns READ : Bank = 0 Row =    3, Col = 189, Data =  1726, Dqm = 0000
# at time   2353230 ns BST  : Burst Terminate
# at time   2353237 ns READ : Bank = 0 Row =    3, Col = 190, Data =  1727, Dqm = 0000
# at time   2353257 ns READ : Bank = 0 Row =    3, Col = 191, Data =  1728, Dqm = 0000
# at time   2353310 ns BST  : Burst Terminate
# at time   2353330 ns PRE  : Bank = ALL
# at time   2360570 ns PRE  : Bank = ALL
# at time   2360590 ns PRE  : Bank = ALL
# at time   2360610 ns AREF : Auto Refresh
# at time   2362770 ns PRE  : Bank = ALL
# at time   2362790 ns PRE  : Bank = ALL
# at time   2362810 ns PRE  : Bank = ALL
# at time   2362830 ns ACT  : Bank = 0 Row =    3
# at time   2362930 ns WRITE: Bank = 0 Row =    3, Col = 192, Data =  1729, Dqm = 0000
# at time   2362950 ns WRITE: Bank = 0 Row =    3, Col = 193, Data =  1730, Dqm = 0000
# at time   2362970 ns WRITE: Bank = 0 Row =    3, Col = 194, Data =  1731, Dqm = 0000
# at time   2362990 ns WRITE: Bank = 0 Row =    3, Col = 195, Data =  1732, Dqm = 0000
# at time   2363010 ns WRITE: Bank = 0 Row =    3, Col = 196, Data =  1733, Dqm = 0000
# at time   2363030 ns WRITE: Bank = 0 Row =    3, Col = 197, Data =  1734, Dqm = 0000
# at time   2363050 ns WRITE: Bank = 0 Row =    3, Col = 198, Data =  1735, Dqm = 0000
# at time   2363070 ns WRITE: Bank = 0 Row =    3, Col = 199, Data =  1736, Dqm = 0000
# at time   2363090 ns WRITE: Bank = 0 Row =    3, Col = 200, Data =  1737, Dqm = 0000
# at time   2363110 ns WRITE: Bank = 0 Row =    3, Col = 201, Data =  1738, Dqm = 0000
# at time   2363130 ns WRITE: Bank = 0 Row =    3, Col = 202, Data =  1739, Dqm = 0000
# at time   2363150 ns WRITE: Bank = 0 Row =    3, Col = 203, Data =  1740, Dqm = 0000
# at time   2363170 ns WRITE: Bank = 0 Row =    3, Col = 204, Data =  1741, Dqm = 0000
# at time   2363190 ns WRITE: Bank = 0 Row =    3, Col = 205, Data =  1742, Dqm = 0000
# at time   2363210 ns WRITE: Bank = 0 Row =    3, Col = 206, Data =  1743, Dqm = 0000
# at time   2363230 ns WRITE: Bank = 0 Row =    3, Col = 207, Data =  1744, Dqm = 0000
# at time   2363250 ns BST  : Burst Terminate
# at time   2363270 ns BST  : Burst Terminate
# at time   2363290 ns PRE  : Bank = ALL
# at time   2372830 ns ACT  : Bank = 0 Row =    3
# at time   2372977 ns READ : Bank = 0 Row =    3, Col = 192, Data =  1729, Dqm = 0000
# at time   2372997 ns READ : Bank = 0 Row =    3, Col = 193, Data =  1730, Dqm = 0000
# at time   2373017 ns READ : Bank = 0 Row =    3, Col = 194, Data =  1731, Dqm = 0000
# at time   2373037 ns READ : Bank = 0 Row =    3, Col = 195, Data =  1732, Dqm = 0000
# at time   2373057 ns READ : Bank = 0 Row =    3, Col = 196, Data =  1733, Dqm = 0000
# at time   2373077 ns READ : Bank = 0 Row =    3, Col = 197, Data =  1734, Dqm = 0000
# at time   2373097 ns READ : Bank = 0 Row =    3, Col = 198, Data =  1735, Dqm = 0000
# at time   2373117 ns READ : Bank = 0 Row =    3, Col = 199, Data =  1736, Dqm = 0000
# at time   2373137 ns READ : Bank = 0 Row =    3, Col = 200, Data =  1737, Dqm = 0000
# at time   2373157 ns READ : Bank = 0 Row =    3, Col = 201, Data =  1738, Dqm = 0000
# at time   2373177 ns READ : Bank = 0 Row =    3, Col = 202, Data =  1739, Dqm = 0000
# at time   2373197 ns READ : Bank = 0 Row =    3, Col = 203, Data =  1740, Dqm = 0000
# at time   2373217 ns READ : Bank = 0 Row =    3, Col = 204, Data =  1741, Dqm = 0000
# at time   2373237 ns READ : Bank = 0 Row =    3, Col = 205, Data =  1742, Dqm = 0000
# at time   2373250 ns BST  : Burst Terminate
# at time   2373257 ns READ : Bank = 0 Row =    3, Col = 206, Data =  1743, Dqm = 0000
# at time   2373277 ns READ : Bank = 0 Row =    3, Col = 207, Data =  1744, Dqm = 0000
# at time   2373330 ns BST  : Burst Terminate
# at time   2373350 ns PRE  : Bank = ALL
# at time   2375570 ns PRE  : Bank = ALL
# at time   2375590 ns PRE  : Bank = ALL
# at time   2375610 ns AREF : Auto Refresh
# at time   2382790 ns PRE  : Bank = ALL
# at time   2382810 ns PRE  : Bank = ALL
# at time   2382830 ns PRE  : Bank = ALL
# at time   2382850 ns ACT  : Bank = 0 Row =    3
# at time   2382950 ns WRITE: Bank = 0 Row =    3, Col = 208, Data =  1745, Dqm = 0000
# at time   2382970 ns WRITE: Bank = 0 Row =    3, Col = 209, Data =  1746, Dqm = 0000
# at time   2382990 ns WRITE: Bank = 0 Row =    3, Col = 210, Data =  1747, Dqm = 0000
# at time   2383010 ns WRITE: Bank = 0 Row =    3, Col = 211, Data =  1748, Dqm = 0000
# at time   2383030 ns WRITE: Bank = 0 Row =    3, Col = 212, Data =  1749, Dqm = 0000
# at time   2383050 ns WRITE: Bank = 0 Row =    3, Col = 213, Data =  1750, Dqm = 0000
# at time   2383070 ns WRITE: Bank = 0 Row =    3, Col = 214, Data =  1751, Dqm = 0000
# at time   2383090 ns WRITE: Bank = 0 Row =    3, Col = 215, Data =  1752, Dqm = 0000
# at time   2383110 ns WRITE: Bank = 0 Row =    3, Col = 216, Data =  1753, Dqm = 0000
# at time   2383130 ns WRITE: Bank = 0 Row =    3, Col = 217, Data =  1754, Dqm = 0000
# at time   2383150 ns WRITE: Bank = 0 Row =    3, Col = 218, Data =  1755, Dqm = 0000
# at time   2383170 ns WRITE: Bank = 0 Row =    3, Col = 219, Data =  1756, Dqm = 0000
# at time   2383190 ns WRITE: Bank = 0 Row =    3, Col = 220, Data =  1757, Dqm = 0000
# at time   2383210 ns WRITE: Bank = 0 Row =    3, Col = 221, Data =  1758, Dqm = 0000
# at time   2383230 ns WRITE: Bank = 0 Row =    3, Col = 222, Data =  1759, Dqm = 0000
# at time   2383250 ns WRITE: Bank = 0 Row =    3, Col = 223, Data =  1760, Dqm = 0000
# at time   2383270 ns BST  : Burst Terminate
# at time   2383290 ns BST  : Burst Terminate
# at time   2383310 ns PRE  : Bank = ALL
# at time   2390570 ns PRE  : Bank = ALL
# at time   2390590 ns PRE  : Bank = ALL
# at time   2390610 ns AREF : Auto Refresh
# at time   2392850 ns ACT  : Bank = 0 Row =    3
# at time   2392997 ns READ : Bank = 0 Row =    3, Col = 208, Data =  1745, Dqm = 0000
# at time   2393017 ns READ : Bank = 0 Row =    3, Col = 209, Data =  1746, Dqm = 0000
# at time   2393037 ns READ : Bank = 0 Row =    3, Col = 210, Data =  1747, Dqm = 0000
# at time   2393057 ns READ : Bank = 0 Row =    3, Col = 211, Data =  1748, Dqm = 0000
# at time   2393077 ns READ : Bank = 0 Row =    3, Col = 212, Data =  1749, Dqm = 0000
# at time   2393097 ns READ : Bank = 0 Row =    3, Col = 213, Data =  1750, Dqm = 0000
# at time   2393117 ns READ : Bank = 0 Row =    3, Col = 214, Data =  1751, Dqm = 0000
# at time   2393137 ns READ : Bank = 0 Row =    3, Col = 215, Data =  1752, Dqm = 0000
# at time   2393157 ns READ : Bank = 0 Row =    3, Col = 216, Data =  1753, Dqm = 0000
# at time   2393177 ns READ : Bank = 0 Row =    3, Col = 217, Data =  1754, Dqm = 0000
# at time   2393197 ns READ : Bank = 0 Row =    3, Col = 218, Data =  1755, Dqm = 0000
# at time   2393217 ns READ : Bank = 0 Row =    3, Col = 219, Data =  1756, Dqm = 0000
# at time   2393237 ns READ : Bank = 0 Row =    3, Col = 220, Data =  1757, Dqm = 0000
# at time   2393257 ns READ : Bank = 0 Row =    3, Col = 221, Data =  1758, Dqm = 0000
# at time   2393270 ns BST  : Burst Terminate
# at time   2393277 ns READ : Bank = 0 Row =    3, Col = 222, Data =  1759, Dqm = 0000
# at time   2393297 ns READ : Bank = 0 Row =    3, Col = 223, Data =  1760, Dqm = 0000
# at time   2393350 ns BST  : Burst Terminate
# at time   2393370 ns PRE  : Bank = ALL
run
# at time   2402810 ns PRE  : Bank = ALL
# at time   2402830 ns PRE  : Bank = ALL
# at time   2402850 ns PRE  : Bank = ALL
# at time   2402870 ns ACT  : Bank = 0 Row =    3
# at time   2402970 ns WRITE: Bank = 0 Row =    3, Col = 224, Data =  1761, Dqm = 0000
# at time   2402990 ns WRITE: Bank = 0 Row =    3, Col = 225, Data =  1762, Dqm = 0000
# at time   2403010 ns WRITE: Bank = 0 Row =    3, Col = 226, Data =  1763, Dqm = 0000
# at time   2403030 ns WRITE: Bank = 0 Row =    3, Col = 227, Data =  1764, Dqm = 0000
# at time   2403050 ns WRITE: Bank = 0 Row =    3, Col = 228, Data =  1765, Dqm = 0000
# at time   2403070 ns WRITE: Bank = 0 Row =    3, Col = 229, Data =  1766, Dqm = 0000
# at time   2403090 ns WRITE: Bank = 0 Row =    3, Col = 230, Data =  1767, Dqm = 0000
# at time   2403110 ns WRITE: Bank = 0 Row =    3, Col = 231, Data =  1768, Dqm = 0000
# at time   2403130 ns WRITE: Bank = 0 Row =    3, Col = 232, Data =  1769, Dqm = 0000
# at time   2403150 ns WRITE: Bank = 0 Row =    3, Col = 233, Data =  1770, Dqm = 0000
# at time   2403170 ns WRITE: Bank = 0 Row =    3, Col = 234, Data =  1771, Dqm = 0000
# at time   2403190 ns WRITE: Bank = 0 Row =    3, Col = 235, Data =  1772, Dqm = 0000
# at time   2403210 ns WRITE: Bank = 0 Row =    3, Col = 236, Data =  1773, Dqm = 0000
# at time   2403230 ns WRITE: Bank = 0 Row =    3, Col = 237, Data =  1774, Dqm = 0000
# at time   2403250 ns WRITE: Bank = 0 Row =    3, Col = 238, Data =  1775, Dqm = 0000
# at time   2403270 ns WRITE: Bank = 0 Row =    3, Col = 239, Data =  1776, Dqm = 0000
# at time   2403290 ns BST  : Burst Terminate
# at time   2403310 ns BST  : Burst Terminate
# at time   2403330 ns PRE  : Bank = ALL
# at time   2405570 ns PRE  : Bank = ALL
# at time   2405590 ns PRE  : Bank = ALL
# at time   2405610 ns AREF : Auto Refresh
# at time   2412870 ns ACT  : Bank = 0 Row =    3
# at time   2413017 ns READ : Bank = 0 Row =    3, Col = 224, Data =  1761, Dqm = 0000
# at time   2413037 ns READ : Bank = 0 Row =    3, Col = 225, Data =  1762, Dqm = 0000
# at time   2413057 ns READ : Bank = 0 Row =    3, Col = 226, Data =  1763, Dqm = 0000
# at time   2413077 ns READ : Bank = 0 Row =    3, Col = 227, Data =  1764, Dqm = 0000
# at time   2413097 ns READ : Bank = 0 Row =    3, Col = 228, Data =  1765, Dqm = 0000
# at time   2413117 ns READ : Bank = 0 Row =    3, Col = 229, Data =  1766, Dqm = 0000
# at time   2413137 ns READ : Bank = 0 Row =    3, Col = 230, Data =  1767, Dqm = 0000
# at time   2413157 ns READ : Bank = 0 Row =    3, Col = 231, Data =  1768, Dqm = 0000
# at time   2413177 ns READ : Bank = 0 Row =    3, Col = 232, Data =  1769, Dqm = 0000
# at time   2413197 ns READ : Bank = 0 Row =    3, Col = 233, Data =  1770, Dqm = 0000
# at time   2413217 ns READ : Bank = 0 Row =    3, Col = 234, Data =  1771, Dqm = 0000
# at time   2413237 ns READ : Bank = 0 Row =    3, Col = 235, Data =  1772, Dqm = 0000
# at time   2413257 ns READ : Bank = 0 Row =    3, Col = 236, Data =  1773, Dqm = 0000
# at time   2413277 ns READ : Bank = 0 Row =    3, Col = 237, Data =  1774, Dqm = 0000
# at time   2413290 ns BST  : Burst Terminate
# at time   2413297 ns READ : Bank = 0 Row =    3, Col = 238, Data =  1775, Dqm = 0000
# at time   2413317 ns READ : Bank = 0 Row =    3, Col = 239, Data =  1776, Dqm = 0000
# at time   2413370 ns BST  : Burst Terminate
# at time   2413390 ns PRE  : Bank = ALL
# at time   2420570 ns PRE  : Bank = ALL
# at time   2420590 ns PRE  : Bank = ALL
# at time   2420610 ns AREF : Auto Refresh
# at time   2422830 ns PRE  : Bank = ALL
# at time   2422850 ns PRE  : Bank = ALL
# at time   2422870 ns PRE  : Bank = ALL
# at time   2422890 ns ACT  : Bank = 0 Row =    3
# at time   2422990 ns WRITE: Bank = 0 Row =    3, Col = 240, Data =  1777, Dqm = 0000
# at time   2423010 ns WRITE: Bank = 0 Row =    3, Col = 241, Data =  1778, Dqm = 0000
# at time   2423030 ns WRITE: Bank = 0 Row =    3, Col = 242, Data =  1779, Dqm = 0000
# at time   2423050 ns WRITE: Bank = 0 Row =    3, Col = 243, Data =  1780, Dqm = 0000
# at time   2423070 ns WRITE: Bank = 0 Row =    3, Col = 244, Data =  1781, Dqm = 0000
# at time   2423090 ns WRITE: Bank = 0 Row =    3, Col = 245, Data =  1782, Dqm = 0000
# at time   2423110 ns WRITE: Bank = 0 Row =    3, Col = 246, Data =  1783, Dqm = 0000
# at time   2423130 ns WRITE: Bank = 0 Row =    3, Col = 247, Data =  1784, Dqm = 0000
# at time   2423150 ns WRITE: Bank = 0 Row =    3, Col = 248, Data =  1785, Dqm = 0000
# at time   2423170 ns WRITE: Bank = 0 Row =    3, Col = 249, Data =  1786, Dqm = 0000
# at time   2423190 ns WRITE: Bank = 0 Row =    3, Col = 250, Data =  1787, Dqm = 0000
# at time   2423210 ns WRITE: Bank = 0 Row =    3, Col = 251, Data =  1788, Dqm = 0000
# at time   2423230 ns WRITE: Bank = 0 Row =    3, Col = 252, Data =  1789, Dqm = 0000
# at time   2423250 ns WRITE: Bank = 0 Row =    3, Col = 253, Data =  1790, Dqm = 0000
# at time   2423270 ns WRITE: Bank = 0 Row =    3, Col = 254, Data =  1791, Dqm = 0000
# at time   2423290 ns WRITE: Bank = 0 Row =    3, Col = 255, Data =  1792, Dqm = 0000
# at time   2423310 ns BST  : Burst Terminate
# at time   2423330 ns BST  : Burst Terminate
# at time   2423350 ns PRE  : Bank = ALL
# at time   2432890 ns ACT  : Bank = 0 Row =    3
# at time   2433037 ns READ : Bank = 0 Row =    3, Col = 240, Data =  1777, Dqm = 0000
# at time   2433057 ns READ : Bank = 0 Row =    3, Col = 241, Data =  1778, Dqm = 0000
# at time   2433077 ns READ : Bank = 0 Row =    3, Col = 242, Data =  1779, Dqm = 0000
# at time   2433097 ns READ : Bank = 0 Row =    3, Col = 243, Data =  1780, Dqm = 0000
# at time   2433117 ns READ : Bank = 0 Row =    3, Col = 244, Data =  1781, Dqm = 0000
# at time   2433137 ns READ : Bank = 0 Row =    3, Col = 245, Data =  1782, Dqm = 0000
# at time   2433157 ns READ : Bank = 0 Row =    3, Col = 246, Data =  1783, Dqm = 0000
# at time   2433177 ns READ : Bank = 0 Row =    3, Col = 247, Data =  1784, Dqm = 0000
# at time   2433197 ns READ : Bank = 0 Row =    3, Col = 248, Data =  1785, Dqm = 0000
# at time   2433217 ns READ : Bank = 0 Row =    3, Col = 249, Data =  1786, Dqm = 0000
# at time   2433237 ns READ : Bank = 0 Row =    3, Col = 250, Data =  1787, Dqm = 0000
# at time   2433257 ns READ : Bank = 0 Row =    3, Col = 251, Data =  1788, Dqm = 0000
# at time   2433277 ns READ : Bank = 0 Row =    3, Col = 252, Data =  1789, Dqm = 0000
# at time   2433297 ns READ : Bank = 0 Row =    3, Col = 253, Data =  1790, Dqm = 0000
# at time   2433310 ns BST  : Burst Terminate
# at time   2433317 ns READ : Bank = 0 Row =    3, Col = 254, Data =  1791, Dqm = 0000
# at time   2433337 ns READ : Bank = 0 Row =    3, Col = 255, Data =  1792, Dqm = 0000
# at time   2433390 ns BST  : Burst Terminate
# at time   2433410 ns PRE  : Bank = ALL
# at time   2435570 ns PRE  : Bank = ALL
# at time   2435590 ns PRE  : Bank = ALL
# at time   2435610 ns AREF : Auto Refresh
# at time   2442850 ns PRE  : Bank = ALL
# at time   2442870 ns PRE  : Bank = ALL
# at time   2442890 ns PRE  : Bank = ALL
# at time   2442910 ns ACT  : Bank = 0 Row =    3
# at time   2443010 ns WRITE: Bank = 0 Row =    3, Col = 256, Data =  1793, Dqm = 0000
# at time   2443030 ns WRITE: Bank = 0 Row =    3, Col = 257, Data =  1794, Dqm = 0000
# at time   2443050 ns WRITE: Bank = 0 Row =    3, Col = 258, Data =  1795, Dqm = 0000
# at time   2443070 ns WRITE: Bank = 0 Row =    3, Col = 259, Data =  1796, Dqm = 0000
# at time   2443090 ns WRITE: Bank = 0 Row =    3, Col = 260, Data =  1797, Dqm = 0000
# at time   2443110 ns WRITE: Bank = 0 Row =    3, Col = 261, Data =  1798, Dqm = 0000
# at time   2443130 ns WRITE: Bank = 0 Row =    3, Col = 262, Data =  1799, Dqm = 0000
# at time   2443150 ns WRITE: Bank = 0 Row =    3, Col = 263, Data =  1800, Dqm = 0000
# at time   2443170 ns WRITE: Bank = 0 Row =    3, Col = 264, Data =  1801, Dqm = 0000
# at time   2443190 ns WRITE: Bank = 0 Row =    3, Col = 265, Data =  1802, Dqm = 0000
# at time   2443210 ns WRITE: Bank = 0 Row =    3, Col = 266, Data =  1803, Dqm = 0000
# at time   2443230 ns WRITE: Bank = 0 Row =    3, Col = 267, Data =  1804, Dqm = 0000
# at time   2443250 ns WRITE: Bank = 0 Row =    3, Col = 268, Data =  1805, Dqm = 0000
# at time   2443270 ns WRITE: Bank = 0 Row =    3, Col = 269, Data =  1806, Dqm = 0000
# at time   2443290 ns WRITE: Bank = 0 Row =    3, Col = 270, Data =  1807, Dqm = 0000
# at time   2443310 ns WRITE: Bank = 0 Row =    3, Col = 271, Data =  1808, Dqm = 0000
# at time   2443330 ns BST  : Burst Terminate
# at time   2443350 ns BST  : Burst Terminate
# at time   2443370 ns PRE  : Bank = ALL
# at time   2450570 ns PRE  : Bank = ALL
# at time   2450590 ns PRE  : Bank = ALL
# at time   2450610 ns AREF : Auto Refresh
# at time   2452910 ns ACT  : Bank = 0 Row =    3
# at time   2453057 ns READ : Bank = 0 Row =    3, Col = 256, Data =  1793, Dqm = 0000
# at time   2453077 ns READ : Bank = 0 Row =    3, Col = 257, Data =  1794, Dqm = 0000
# at time   2453097 ns READ : Bank = 0 Row =    3, Col = 258, Data =  1795, Dqm = 0000
# at time   2453117 ns READ : Bank = 0 Row =    3, Col = 259, Data =  1796, Dqm = 0000
# at time   2453137 ns READ : Bank = 0 Row =    3, Col = 260, Data =  1797, Dqm = 0000
# at time   2453157 ns READ : Bank = 0 Row =    3, Col = 261, Data =  1798, Dqm = 0000
# at time   2453177 ns READ : Bank = 0 Row =    3, Col = 262, Data =  1799, Dqm = 0000
# at time   2453197 ns READ : Bank = 0 Row =    3, Col = 263, Data =  1800, Dqm = 0000
# at time   2453217 ns READ : Bank = 0 Row =    3, Col = 264, Data =  1801, Dqm = 0000
# at time   2453237 ns READ : Bank = 0 Row =    3, Col = 265, Data =  1802, Dqm = 0000
# at time   2453257 ns READ : Bank = 0 Row =    3, Col = 266, Data =  1803, Dqm = 0000
# at time   2453277 ns READ : Bank = 0 Row =    3, Col = 267, Data =  1804, Dqm = 0000
# at time   2453297 ns READ : Bank = 0 Row =    3, Col = 268, Data =  1805, Dqm = 0000
# at time   2453317 ns READ : Bank = 0 Row =    3, Col = 269, Data =  1806, Dqm = 0000
# at time   2453330 ns BST  : Burst Terminate
# at time   2453337 ns READ : Bank = 0 Row =    3, Col = 270, Data =  1807, Dqm = 0000
# at time   2453357 ns READ : Bank = 0 Row =    3, Col = 271, Data =  1808, Dqm = 0000
# at time   2453410 ns BST  : Burst Terminate
# at time   2453430 ns PRE  : Bank = ALL
# at time   2462870 ns PRE  : Bank = ALL
# at time   2462890 ns PRE  : Bank = ALL
# at time   2462910 ns PRE  : Bank = ALL
# at time   2462930 ns ACT  : Bank = 0 Row =    3
# at time   2463030 ns WRITE: Bank = 0 Row =    3, Col = 272, Data =  1809, Dqm = 0000
# at time   2463050 ns WRITE: Bank = 0 Row =    3, Col = 273, Data =  1810, Dqm = 0000
# at time   2463070 ns WRITE: Bank = 0 Row =    3, Col = 274, Data =  1811, Dqm = 0000
# at time   2463090 ns WRITE: Bank = 0 Row =    3, Col = 275, Data =  1812, Dqm = 0000
# at time   2463110 ns WRITE: Bank = 0 Row =    3, Col = 276, Data =  1813, Dqm = 0000
# at time   2463130 ns WRITE: Bank = 0 Row =    3, Col = 277, Data =  1814, Dqm = 0000
# at time   2463150 ns WRITE: Bank = 0 Row =    3, Col = 278, Data =  1815, Dqm = 0000
# at time   2463170 ns WRITE: Bank = 0 Row =    3, Col = 279, Data =  1816, Dqm = 0000
# at time   2463190 ns WRITE: Bank = 0 Row =    3, Col = 280, Data =  1817, Dqm = 0000
# at time   2463210 ns WRITE: Bank = 0 Row =    3, Col = 281, Data =  1818, Dqm = 0000
# at time   2463230 ns WRITE: Bank = 0 Row =    3, Col = 282, Data =  1819, Dqm = 0000
# at time   2463250 ns WRITE: Bank = 0 Row =    3, Col = 283, Data =  1820, Dqm = 0000
# at time   2463270 ns WRITE: Bank = 0 Row =    3, Col = 284, Data =  1821, Dqm = 0000
# at time   2463290 ns WRITE: Bank = 0 Row =    3, Col = 285, Data =  1822, Dqm = 0000
# at time   2463310 ns WRITE: Bank = 0 Row =    3, Col = 286, Data =  1823, Dqm = 0000
# at time   2463330 ns WRITE: Bank = 0 Row =    3, Col = 287, Data =  1824, Dqm = 0000
# at time   2463350 ns BST  : Burst Terminate
# at time   2463370 ns BST  : Burst Terminate
# at time   2463390 ns PRE  : Bank = ALL
# at time   2465570 ns PRE  : Bank = ALL
# at time   2465590 ns PRE  : Bank = ALL
# at time   2465610 ns AREF : Auto Refresh
# at time   2472930 ns ACT  : Bank = 0 Row =    3
# at time   2473077 ns READ : Bank = 0 Row =    3, Col = 272, Data =  1809, Dqm = 0000
# at time   2473097 ns READ : Bank = 0 Row =    3, Col = 273, Data =  1810, Dqm = 0000
# at time   2473117 ns READ : Bank = 0 Row =    3, Col = 274, Data =  1811, Dqm = 0000
# at time   2473137 ns READ : Bank = 0 Row =    3, Col = 275, Data =  1812, Dqm = 0000
# at time   2473157 ns READ : Bank = 0 Row =    3, Col = 276, Data =  1813, Dqm = 0000
# at time   2473177 ns READ : Bank = 0 Row =    3, Col = 277, Data =  1814, Dqm = 0000
# at time   2473197 ns READ : Bank = 0 Row =    3, Col = 278, Data =  1815, Dqm = 0000
# at time   2473217 ns READ : Bank = 0 Row =    3, Col = 279, Data =  1816, Dqm = 0000
# at time   2473237 ns READ : Bank = 0 Row =    3, Col = 280, Data =  1817, Dqm = 0000
# at time   2473257 ns READ : Bank = 0 Row =    3, Col = 281, Data =  1818, Dqm = 0000
# at time   2473277 ns READ : Bank = 0 Row =    3, Col = 282, Data =  1819, Dqm = 0000
# at time   2473297 ns READ : Bank = 0 Row =    3, Col = 283, Data =  1820, Dqm = 0000
# at time   2473317 ns READ : Bank = 0 Row =    3, Col = 284, Data =  1821, Dqm = 0000
# at time   2473337 ns READ : Bank = 0 Row =    3, Col = 285, Data =  1822, Dqm = 0000
# at time   2473350 ns BST  : Burst Terminate
# at time   2473357 ns READ : Bank = 0 Row =    3, Col = 286, Data =  1823, Dqm = 0000
# at time   2473377 ns READ : Bank = 0 Row =    3, Col = 287, Data =  1824, Dqm = 0000
# at time   2473430 ns BST  : Burst Terminate
# at time   2473450 ns PRE  : Bank = ALL
# at time   2480570 ns PRE  : Bank = ALL
# at time   2480590 ns PRE  : Bank = ALL
# at time   2480610 ns AREF : Auto Refresh
# at time   2482890 ns PRE  : Bank = ALL
# at time   2482910 ns PRE  : Bank = ALL
# at time   2482930 ns PRE  : Bank = ALL
# at time   2482950 ns ACT  : Bank = 0 Row =    3
# at time   2483050 ns WRITE: Bank = 0 Row =    3, Col = 288, Data =  1825, Dqm = 0000
# at time   2483070 ns WRITE: Bank = 0 Row =    3, Col = 289, Data =  1826, Dqm = 0000
# at time   2483090 ns WRITE: Bank = 0 Row =    3, Col = 290, Data =  1827, Dqm = 0000
# at time   2483110 ns WRITE: Bank = 0 Row =    3, Col = 291, Data =  1828, Dqm = 0000
# at time   2483130 ns WRITE: Bank = 0 Row =    3, Col = 292, Data =  1829, Dqm = 0000
# at time   2483150 ns WRITE: Bank = 0 Row =    3, Col = 293, Data =  1830, Dqm = 0000
# at time   2483170 ns WRITE: Bank = 0 Row =    3, Col = 294, Data =  1831, Dqm = 0000
# at time   2483190 ns WRITE: Bank = 0 Row =    3, Col = 295, Data =  1832, Dqm = 0000
# at time   2483210 ns WRITE: Bank = 0 Row =    3, Col = 296, Data =  1833, Dqm = 0000
# at time   2483230 ns WRITE: Bank = 0 Row =    3, Col = 297, Data =  1834, Dqm = 0000
# at time   2483250 ns WRITE: Bank = 0 Row =    3, Col = 298, Data =  1835, Dqm = 0000
# at time   2483270 ns WRITE: Bank = 0 Row =    3, Col = 299, Data =  1836, Dqm = 0000
# at time   2483290 ns WRITE: Bank = 0 Row =    3, Col = 300, Data =  1837, Dqm = 0000
# at time   2483310 ns WRITE: Bank = 0 Row =    3, Col = 301, Data =  1838, Dqm = 0000
# at time   2483330 ns WRITE: Bank = 0 Row =    3, Col = 302, Data =  1839, Dqm = 0000
# at time   2483350 ns WRITE: Bank = 0 Row =    3, Col = 303, Data =  1840, Dqm = 0000
# at time   2483370 ns BST  : Burst Terminate
# at time   2483390 ns BST  : Burst Terminate
# at time   2483410 ns PRE  : Bank = ALL
# at time   2492950 ns ACT  : Bank = 0 Row =    3
# at time   2493097 ns READ : Bank = 0 Row =    3, Col = 288, Data =  1825, Dqm = 0000
# at time   2493117 ns READ : Bank = 0 Row =    3, Col = 289, Data =  1826, Dqm = 0000
# at time   2493137 ns READ : Bank = 0 Row =    3, Col = 290, Data =  1827, Dqm = 0000
# at time   2493157 ns READ : Bank = 0 Row =    3, Col = 291, Data =  1828, Dqm = 0000
# at time   2493177 ns READ : Bank = 0 Row =    3, Col = 292, Data =  1829, Dqm = 0000
# at time   2493197 ns READ : Bank = 0 Row =    3, Col = 293, Data =  1830, Dqm = 0000
# at time   2493217 ns READ : Bank = 0 Row =    3, Col = 294, Data =  1831, Dqm = 0000
# at time   2493237 ns READ : Bank = 0 Row =    3, Col = 295, Data =  1832, Dqm = 0000
# at time   2493257 ns READ : Bank = 0 Row =    3, Col = 296, Data =  1833, Dqm = 0000
# at time   2493277 ns READ : Bank = 0 Row =    3, Col = 297, Data =  1834, Dqm = 0000
# at time   2493297 ns READ : Bank = 0 Row =    3, Col = 298, Data =  1835, Dqm = 0000
# at time   2493317 ns READ : Bank = 0 Row =    3, Col = 299, Data =  1836, Dqm = 0000
# at time   2493337 ns READ : Bank = 0 Row =    3, Col = 300, Data =  1837, Dqm = 0000
# at time   2493357 ns READ : Bank = 0 Row =    3, Col = 301, Data =  1838, Dqm = 0000
# at time   2493370 ns BST  : Burst Terminate
# at time   2493377 ns READ : Bank = 0 Row =    3, Col = 302, Data =  1839, Dqm = 0000
# at time   2493397 ns READ : Bank = 0 Row =    3, Col = 303, Data =  1840, Dqm = 0000
# at time   2493450 ns BST  : Burst Terminate
# at time   2493470 ns PRE  : Bank = ALL
# at time   2495570 ns PRE  : Bank = ALL
# at time   2495590 ns PRE  : Bank = ALL
# at time   2495610 ns AREF : Auto Refresh
# at time   2502910 ns PRE  : Bank = ALL
# at time   2502930 ns PRE  : Bank = ALL
# at time   2502950 ns PRE  : Bank = ALL
# at time   2502970 ns ACT  : Bank = 0 Row =    3
# at time   2503070 ns WRITE: Bank = 0 Row =    3, Col = 304, Data =  1841, Dqm = 0000
# at time   2503090 ns WRITE: Bank = 0 Row =    3, Col = 305, Data =  1842, Dqm = 0000
# at time   2503110 ns WRITE: Bank = 0 Row =    3, Col = 306, Data =  1843, Dqm = 0000
# at time   2503130 ns WRITE: Bank = 0 Row =    3, Col = 307, Data =  1844, Dqm = 0000
# at time   2503150 ns WRITE: Bank = 0 Row =    3, Col = 308, Data =  1845, Dqm = 0000
# at time   2503170 ns WRITE: Bank = 0 Row =    3, Col = 309, Data =  1846, Dqm = 0000
# at time   2503190 ns WRITE: Bank = 0 Row =    3, Col = 310, Data =  1847, Dqm = 0000
# at time   2503210 ns WRITE: Bank = 0 Row =    3, Col = 311, Data =  1848, Dqm = 0000
# at time   2503230 ns WRITE: Bank = 0 Row =    3, Col = 312, Data =  1849, Dqm = 0000
# at time   2503250 ns WRITE: Bank = 0 Row =    3, Col = 313, Data =  1850, Dqm = 0000
# at time   2503270 ns WRITE: Bank = 0 Row =    3, Col = 314, Data =  1851, Dqm = 0000
# at time   2503290 ns WRITE: Bank = 0 Row =    3, Col = 315, Data =  1852, Dqm = 0000
# at time   2503310 ns WRITE: Bank = 0 Row =    3, Col = 316, Data =  1853, Dqm = 0000
# at time   2503330 ns WRITE: Bank = 0 Row =    3, Col = 317, Data =  1854, Dqm = 0000
# at time   2503350 ns WRITE: Bank = 0 Row =    3, Col = 318, Data =  1855, Dqm = 0000
# at time   2503370 ns WRITE: Bank = 0 Row =    3, Col = 319, Data =  1856, Dqm = 0000
# at time   2503390 ns BST  : Burst Terminate
# at time   2503410 ns BST  : Burst Terminate
# at time   2503430 ns PRE  : Bank = ALL
# at time   2510570 ns PRE  : Bank = ALL
# at time   2510590 ns PRE  : Bank = ALL
# at time   2510610 ns AREF : Auto Refresh
# at time   2512970 ns ACT  : Bank = 0 Row =    3
# at time   2513117 ns READ : Bank = 0 Row =    3, Col = 304, Data =  1841, Dqm = 0000
# at time   2513137 ns READ : Bank = 0 Row =    3, Col = 305, Data =  1842, Dqm = 0000
# at time   2513157 ns READ : Bank = 0 Row =    3, Col = 306, Data =  1843, Dqm = 0000
# at time   2513177 ns READ : Bank = 0 Row =    3, Col = 307, Data =  1844, Dqm = 0000
# at time   2513197 ns READ : Bank = 0 Row =    3, Col = 308, Data =  1845, Dqm = 0000
# at time   2513217 ns READ : Bank = 0 Row =    3, Col = 309, Data =  1846, Dqm = 0000
# at time   2513237 ns READ : Bank = 0 Row =    3, Col = 310, Data =  1847, Dqm = 0000
# at time   2513257 ns READ : Bank = 0 Row =    3, Col = 311, Data =  1848, Dqm = 0000
# at time   2513277 ns READ : Bank = 0 Row =    3, Col = 312, Data =  1849, Dqm = 0000
# at time   2513297 ns READ : Bank = 0 Row =    3, Col = 313, Data =  1850, Dqm = 0000
# at time   2513317 ns READ : Bank = 0 Row =    3, Col = 314, Data =  1851, Dqm = 0000
# at time   2513337 ns READ : Bank = 0 Row =    3, Col = 315, Data =  1852, Dqm = 0000
# at time   2513357 ns READ : Bank = 0 Row =    3, Col = 316, Data =  1853, Dqm = 0000
# at time   2513377 ns READ : Bank = 0 Row =    3, Col = 317, Data =  1854, Dqm = 0000
# at time   2513390 ns BST  : Burst Terminate
# at time   2513397 ns READ : Bank = 0 Row =    3, Col = 318, Data =  1855, Dqm = 0000
# at time   2513417 ns READ : Bank = 0 Row =    3, Col = 319, Data =  1856, Dqm = 0000
# at time   2513470 ns BST  : Burst Terminate
# at time   2513490 ns PRE  : Bank = ALL
# at time   2522930 ns PRE  : Bank = ALL
# at time   2522950 ns PRE  : Bank = ALL
# at time   2522970 ns PRE  : Bank = ALL
# at time   2522990 ns ACT  : Bank = 0 Row =    3
# at time   2523090 ns WRITE: Bank = 0 Row =    3, Col = 320, Data =  1857, Dqm = 0000
# at time   2523110 ns WRITE: Bank = 0 Row =    3, Col = 321, Data =  1858, Dqm = 0000
# at time   2523130 ns WRITE: Bank = 0 Row =    3, Col = 322, Data =  1859, Dqm = 0000
# at time   2523150 ns WRITE: Bank = 0 Row =    3, Col = 323, Data =  1860, Dqm = 0000
# at time   2523170 ns WRITE: Bank = 0 Row =    3, Col = 324, Data =  1861, Dqm = 0000
# at time   2523190 ns WRITE: Bank = 0 Row =    3, Col = 325, Data =  1862, Dqm = 0000
# at time   2523210 ns WRITE: Bank = 0 Row =    3, Col = 326, Data =  1863, Dqm = 0000
# at time   2523230 ns WRITE: Bank = 0 Row =    3, Col = 327, Data =  1864, Dqm = 0000
# at time   2523250 ns WRITE: Bank = 0 Row =    3, Col = 328, Data =  1865, Dqm = 0000
# at time   2523270 ns WRITE: Bank = 0 Row =    3, Col = 329, Data =  1866, Dqm = 0000
# at time   2523290 ns WRITE: Bank = 0 Row =    3, Col = 330, Data =  1867, Dqm = 0000
# at time   2523310 ns WRITE: Bank = 0 Row =    3, Col = 331, Data =  1868, Dqm = 0000
# at time   2523330 ns WRITE: Bank = 0 Row =    3, Col = 332, Data =  1869, Dqm = 0000
# at time   2523350 ns WRITE: Bank = 0 Row =    3, Col = 333, Data =  1870, Dqm = 0000
# at time   2523370 ns WRITE: Bank = 0 Row =    3, Col = 334, Data =  1871, Dqm = 0000
# at time   2523390 ns WRITE: Bank = 0 Row =    3, Col = 335, Data =  1872, Dqm = 0000
# at time   2523410 ns BST  : Burst Terminate
# at time   2523430 ns BST  : Burst Terminate
# at time   2523450 ns PRE  : Bank = ALL
# at time   2525570 ns PRE  : Bank = ALL
# at time   2525590 ns PRE  : Bank = ALL
# at time   2525610 ns AREF : Auto Refresh
# at time   2532990 ns ACT  : Bank = 0 Row =    3
# at time   2533137 ns READ : Bank = 0 Row =    3, Col = 320, Data =  1857, Dqm = 0000
# at time   2533157 ns READ : Bank = 0 Row =    3, Col = 321, Data =  1858, Dqm = 0000
# at time   2533177 ns READ : Bank = 0 Row =    3, Col = 322, Data =  1859, Dqm = 0000
# at time   2533197 ns READ : Bank = 0 Row =    3, Col = 323, Data =  1860, Dqm = 0000
# at time   2533217 ns READ : Bank = 0 Row =    3, Col = 324, Data =  1861, Dqm = 0000
# at time   2533237 ns READ : Bank = 0 Row =    3, Col = 325, Data =  1862, Dqm = 0000
# at time   2533257 ns READ : Bank = 0 Row =    3, Col = 326, Data =  1863, Dqm = 0000
# at time   2533277 ns READ : Bank = 0 Row =    3, Col = 327, Data =  1864, Dqm = 0000
# at time   2533297 ns READ : Bank = 0 Row =    3, Col = 328, Data =  1865, Dqm = 0000
# at time   2533317 ns READ : Bank = 0 Row =    3, Col = 329, Data =  1866, Dqm = 0000
# at time   2533337 ns READ : Bank = 0 Row =    3, Col = 330, Data =  1867, Dqm = 0000
# at time   2533357 ns READ : Bank = 0 Row =    3, Col = 331, Data =  1868, Dqm = 0000
# at time   2533377 ns READ : Bank = 0 Row =    3, Col = 332, Data =  1869, Dqm = 0000
# at time   2533397 ns READ : Bank = 0 Row =    3, Col = 333, Data =  1870, Dqm = 0000
# at time   2533410 ns BST  : Burst Terminate
# at time   2533417 ns READ : Bank = 0 Row =    3, Col = 334, Data =  1871, Dqm = 0000
# at time   2533437 ns READ : Bank = 0 Row =    3, Col = 335, Data =  1872, Dqm = 0000
# at time   2533490 ns BST  : Burst Terminate
# at time   2533510 ns PRE  : Bank = ALL
# at time   2540570 ns PRE  : Bank = ALL
# at time   2540590 ns PRE  : Bank = ALL
# at time   2540610 ns AREF : Auto Refresh
# at time   2542950 ns PRE  : Bank = ALL
# at time   2542970 ns PRE  : Bank = ALL
# at time   2542990 ns PRE  : Bank = ALL
# at time   2543010 ns ACT  : Bank = 0 Row =    3
# at time   2543110 ns WRITE: Bank = 0 Row =    3, Col = 336, Data =  1873, Dqm = 0000
# at time   2543130 ns WRITE: Bank = 0 Row =    3, Col = 337, Data =  1874, Dqm = 0000
# at time   2543150 ns WRITE: Bank = 0 Row =    3, Col = 338, Data =  1875, Dqm = 0000
# at time   2543170 ns WRITE: Bank = 0 Row =    3, Col = 339, Data =  1876, Dqm = 0000
# at time   2543190 ns WRITE: Bank = 0 Row =    3, Col = 340, Data =  1877, Dqm = 0000
# at time   2543210 ns WRITE: Bank = 0 Row =    3, Col = 341, Data =  1878, Dqm = 0000
# at time   2543230 ns WRITE: Bank = 0 Row =    3, Col = 342, Data =  1879, Dqm = 0000
# at time   2543250 ns WRITE: Bank = 0 Row =    3, Col = 343, Data =  1880, Dqm = 0000
# at time   2543270 ns WRITE: Bank = 0 Row =    3, Col = 344, Data =  1881, Dqm = 0000
# at time   2543290 ns WRITE: Bank = 0 Row =    3, Col = 345, Data =  1882, Dqm = 0000
# at time   2543310 ns WRITE: Bank = 0 Row =    3, Col = 346, Data =  1883, Dqm = 0000
# at time   2543330 ns WRITE: Bank = 0 Row =    3, Col = 347, Data =  1884, Dqm = 0000
# at time   2543350 ns WRITE: Bank = 0 Row =    3, Col = 348, Data =  1885, Dqm = 0000
# at time   2543370 ns WRITE: Bank = 0 Row =    3, Col = 349, Data =  1886, Dqm = 0000
# at time   2543390 ns WRITE: Bank = 0 Row =    3, Col = 350, Data =  1887, Dqm = 0000
# at time   2543410 ns WRITE: Bank = 0 Row =    3, Col = 351, Data =  1888, Dqm = 0000
# at time   2543430 ns BST  : Burst Terminate
# at time   2543450 ns BST  : Burst Terminate
# at time   2543470 ns PRE  : Bank = ALL
# at time   2553010 ns ACT  : Bank = 0 Row =    3
# at time   2553157 ns READ : Bank = 0 Row =    3, Col = 336, Data =  1873, Dqm = 0000
# at time   2553177 ns READ : Bank = 0 Row =    3, Col = 337, Data =  1874, Dqm = 0000
# at time   2553197 ns READ : Bank = 0 Row =    3, Col = 338, Data =  1875, Dqm = 0000
# at time   2553217 ns READ : Bank = 0 Row =    3, Col = 339, Data =  1876, Dqm = 0000
# at time   2553237 ns READ : Bank = 0 Row =    3, Col = 340, Data =  1877, Dqm = 0000
# at time   2553257 ns READ : Bank = 0 Row =    3, Col = 341, Data =  1878, Dqm = 0000
# at time   2553277 ns READ : Bank = 0 Row =    3, Col = 342, Data =  1879, Dqm = 0000
# at time   2553297 ns READ : Bank = 0 Row =    3, Col = 343, Data =  1880, Dqm = 0000
# at time   2553317 ns READ : Bank = 0 Row =    3, Col = 344, Data =  1881, Dqm = 0000
# at time   2553337 ns READ : Bank = 0 Row =    3, Col = 345, Data =  1882, Dqm = 0000
# at time   2553357 ns READ : Bank = 0 Row =    3, Col = 346, Data =  1883, Dqm = 0000
# at time   2553377 ns READ : Bank = 0 Row =    3, Col = 347, Data =  1884, Dqm = 0000
# at time   2553397 ns READ : Bank = 0 Row =    3, Col = 348, Data =  1885, Dqm = 0000
# at time   2553417 ns READ : Bank = 0 Row =    3, Col = 349, Data =  1886, Dqm = 0000
# at time   2553430 ns BST  : Burst Terminate
# at time   2553437 ns READ : Bank = 0 Row =    3, Col = 350, Data =  1887, Dqm = 0000
# at time   2553457 ns READ : Bank = 0 Row =    3, Col = 351, Data =  1888, Dqm = 0000
# at time   2553510 ns BST  : Burst Terminate
# at time   2553530 ns PRE  : Bank = ALL
# at time   2555570 ns PRE  : Bank = ALL
# at time   2555590 ns PRE  : Bank = ALL
# at time   2555610 ns AREF : Auto Refresh
# at time   2562970 ns PRE  : Bank = ALL
# at time   2562990 ns PRE  : Bank = ALL
# at time   2563010 ns PRE  : Bank = ALL
# at time   2563030 ns ACT  : Bank = 0 Row =    3
# at time   2563130 ns WRITE: Bank = 0 Row =    3, Col = 352, Data =  1889, Dqm = 0000
# at time   2563150 ns WRITE: Bank = 0 Row =    3, Col = 353, Data =  1890, Dqm = 0000
# at time   2563170 ns WRITE: Bank = 0 Row =    3, Col = 354, Data =  1891, Dqm = 0000
# at time   2563190 ns WRITE: Bank = 0 Row =    3, Col = 355, Data =  1892, Dqm = 0000
# at time   2563210 ns WRITE: Bank = 0 Row =    3, Col = 356, Data =  1893, Dqm = 0000
# at time   2563230 ns WRITE: Bank = 0 Row =    3, Col = 357, Data =  1894, Dqm = 0000
# at time   2563250 ns WRITE: Bank = 0 Row =    3, Col = 358, Data =  1895, Dqm = 0000
# at time   2563270 ns WRITE: Bank = 0 Row =    3, Col = 359, Data =  1896, Dqm = 0000
# at time   2563290 ns WRITE: Bank = 0 Row =    3, Col = 360, Data =  1897, Dqm = 0000
# at time   2563310 ns WRITE: Bank = 0 Row =    3, Col = 361, Data =  1898, Dqm = 0000
# at time   2563330 ns WRITE: Bank = 0 Row =    3, Col = 362, Data =  1899, Dqm = 0000
# at time   2563350 ns WRITE: Bank = 0 Row =    3, Col = 363, Data =  1900, Dqm = 0000
# at time   2563370 ns WRITE: Bank = 0 Row =    3, Col = 364, Data =  1901, Dqm = 0000
# at time   2563390 ns WRITE: Bank = 0 Row =    3, Col = 365, Data =  1902, Dqm = 0000
# at time   2563410 ns WRITE: Bank = 0 Row =    3, Col = 366, Data =  1903, Dqm = 0000
# at time   2563430 ns WRITE: Bank = 0 Row =    3, Col = 367, Data =  1904, Dqm = 0000
# at time   2563450 ns BST  : Burst Terminate
# at time   2563470 ns BST  : Burst Terminate
# at time   2563490 ns PRE  : Bank = ALL
# at time   2570570 ns PRE  : Bank = ALL
# at time   2570590 ns PRE  : Bank = ALL
# at time   2570610 ns AREF : Auto Refresh
# at time   2573030 ns ACT  : Bank = 0 Row =    3
# at time   2573177 ns READ : Bank = 0 Row =    3, Col = 352, Data =  1889, Dqm = 0000
# at time   2573197 ns READ : Bank = 0 Row =    3, Col = 353, Data =  1890, Dqm = 0000
# at time   2573217 ns READ : Bank = 0 Row =    3, Col = 354, Data =  1891, Dqm = 0000
# at time   2573237 ns READ : Bank = 0 Row =    3, Col = 355, Data =  1892, Dqm = 0000
# at time   2573257 ns READ : Bank = 0 Row =    3, Col = 356, Data =  1893, Dqm = 0000
# at time   2573277 ns READ : Bank = 0 Row =    3, Col = 357, Data =  1894, Dqm = 0000
# at time   2573297 ns READ : Bank = 0 Row =    3, Col = 358, Data =  1895, Dqm = 0000
# at time   2573317 ns READ : Bank = 0 Row =    3, Col = 359, Data =  1896, Dqm = 0000
# at time   2573337 ns READ : Bank = 0 Row =    3, Col = 360, Data =  1897, Dqm = 0000
# at time   2573357 ns READ : Bank = 0 Row =    3, Col = 361, Data =  1898, Dqm = 0000
# at time   2573377 ns READ : Bank = 0 Row =    3, Col = 362, Data =  1899, Dqm = 0000
# at time   2573397 ns READ : Bank = 0 Row =    3, Col = 363, Data =  1900, Dqm = 0000
# at time   2573417 ns READ : Bank = 0 Row =    3, Col = 364, Data =  1901, Dqm = 0000
# at time   2573437 ns READ : Bank = 0 Row =    3, Col = 365, Data =  1902, Dqm = 0000
# at time   2573450 ns BST  : Burst Terminate
# at time   2573457 ns READ : Bank = 0 Row =    3, Col = 366, Data =  1903, Dqm = 0000
# at time   2573477 ns READ : Bank = 0 Row =    3, Col = 367, Data =  1904, Dqm = 0000
# at time   2573530 ns BST  : Burst Terminate
# at time   2573550 ns PRE  : Bank = ALL
# at time   2582990 ns PRE  : Bank = ALL
# at time   2583010 ns PRE  : Bank = ALL
# at time   2583030 ns PRE  : Bank = ALL
# at time   2583050 ns ACT  : Bank = 0 Row =    3
# at time   2583150 ns WRITE: Bank = 0 Row =    3, Col = 368, Data =  1905, Dqm = 0000
# at time   2583170 ns WRITE: Bank = 0 Row =    3, Col = 369, Data =  1906, Dqm = 0000
# at time   2583190 ns WRITE: Bank = 0 Row =    3, Col = 370, Data =  1907, Dqm = 0000
# at time   2583210 ns WRITE: Bank = 0 Row =    3, Col = 371, Data =  1908, Dqm = 0000
# at time   2583230 ns WRITE: Bank = 0 Row =    3, Col = 372, Data =  1909, Dqm = 0000
# at time   2583250 ns WRITE: Bank = 0 Row =    3, Col = 373, Data =  1910, Dqm = 0000
# at time   2583270 ns WRITE: Bank = 0 Row =    3, Col = 374, Data =  1911, Dqm = 0000
# at time   2583290 ns WRITE: Bank = 0 Row =    3, Col = 375, Data =  1912, Dqm = 0000
# at time   2583310 ns WRITE: Bank = 0 Row =    3, Col = 376, Data =  1913, Dqm = 0000
# at time   2583330 ns WRITE: Bank = 0 Row =    3, Col = 377, Data =  1914, Dqm = 0000
# at time   2583350 ns WRITE: Bank = 0 Row =    3, Col = 378, Data =  1915, Dqm = 0000
# at time   2583370 ns WRITE: Bank = 0 Row =    3, Col = 379, Data =  1916, Dqm = 0000
# at time   2583390 ns WRITE: Bank = 0 Row =    3, Col = 380, Data =  1917, Dqm = 0000
# at time   2583410 ns WRITE: Bank = 0 Row =    3, Col = 381, Data =  1918, Dqm = 0000
# at time   2583430 ns WRITE: Bank = 0 Row =    3, Col = 382, Data =  1919, Dqm = 0000
# at time   2583450 ns WRITE: Bank = 0 Row =    3, Col = 383, Data =  1920, Dqm = 0000
# at time   2583470 ns BST  : Burst Terminate
# at time   2583490 ns BST  : Burst Terminate
# at time   2583510 ns PRE  : Bank = ALL
# at time   2585570 ns PRE  : Bank = ALL
# at time   2585590 ns PRE  : Bank = ALL
# at time   2585610 ns AREF : Auto Refresh
# at time   2593050 ns ACT  : Bank = 0 Row =    3
# at time   2593197 ns READ : Bank = 0 Row =    3, Col = 368, Data =  1905, Dqm = 0000
# at time   2593217 ns READ : Bank = 0 Row =    3, Col = 369, Data =  1906, Dqm = 0000
# at time   2593237 ns READ : Bank = 0 Row =    3, Col = 370, Data =  1907, Dqm = 0000
# at time   2593257 ns READ : Bank = 0 Row =    3, Col = 371, Data =  1908, Dqm = 0000
# at time   2593277 ns READ : Bank = 0 Row =    3, Col = 372, Data =  1909, Dqm = 0000
# at time   2593297 ns READ : Bank = 0 Row =    3, Col = 373, Data =  1910, Dqm = 0000
# at time   2593317 ns READ : Bank = 0 Row =    3, Col = 374, Data =  1911, Dqm = 0000
# at time   2593337 ns READ : Bank = 0 Row =    3, Col = 375, Data =  1912, Dqm = 0000
# at time   2593357 ns READ : Bank = 0 Row =    3, Col = 376, Data =  1913, Dqm = 0000
# at time   2593377 ns READ : Bank = 0 Row =    3, Col = 377, Data =  1914, Dqm = 0000
# at time   2593397 ns READ : Bank = 0 Row =    3, Col = 378, Data =  1915, Dqm = 0000
# at time   2593417 ns READ : Bank = 0 Row =    3, Col = 379, Data =  1916, Dqm = 0000
# at time   2593437 ns READ : Bank = 0 Row =    3, Col = 380, Data =  1917, Dqm = 0000
# at time   2593457 ns READ : Bank = 0 Row =    3, Col = 381, Data =  1918, Dqm = 0000
# at time   2593470 ns BST  : Burst Terminate
# at time   2593477 ns READ : Bank = 0 Row =    3, Col = 382, Data =  1919, Dqm = 0000
# at time   2593497 ns READ : Bank = 0 Row =    3, Col = 383, Data =  1920, Dqm = 0000
# at time   2593550 ns BST  : Burst Terminate
# at time   2593570 ns PRE  : Bank = ALL
# at time   2600570 ns PRE  : Bank = ALL
# at time   2600590 ns PRE  : Bank = ALL
# at time   2600610 ns AREF : Auto Refresh
# at time   2603010 ns PRE  : Bank = ALL
# at time   2603030 ns PRE  : Bank = ALL
# at time   2603050 ns PRE  : Bank = ALL
# at time   2603070 ns ACT  : Bank = 0 Row =    3
# at time   2603170 ns WRITE: Bank = 0 Row =    3, Col = 384, Data =  1921, Dqm = 0000
# at time   2603190 ns WRITE: Bank = 0 Row =    3, Col = 385, Data =  1922, Dqm = 0000
# at time   2603210 ns WRITE: Bank = 0 Row =    3, Col = 386, Data =  1923, Dqm = 0000
# at time   2603230 ns WRITE: Bank = 0 Row =    3, Col = 387, Data =  1924, Dqm = 0000
# at time   2603250 ns WRITE: Bank = 0 Row =    3, Col = 388, Data =  1925, Dqm = 0000
# at time   2603270 ns WRITE: Bank = 0 Row =    3, Col = 389, Data =  1926, Dqm = 0000
# at time   2603290 ns WRITE: Bank = 0 Row =    3, Col = 390, Data =  1927, Dqm = 0000
# at time   2603310 ns WRITE: Bank = 0 Row =    3, Col = 391, Data =  1928, Dqm = 0000
# at time   2603330 ns WRITE: Bank = 0 Row =    3, Col = 392, Data =  1929, Dqm = 0000
# at time   2603350 ns WRITE: Bank = 0 Row =    3, Col = 393, Data =  1930, Dqm = 0000
# at time   2603370 ns WRITE: Bank = 0 Row =    3, Col = 394, Data =  1931, Dqm = 0000
# at time   2603390 ns WRITE: Bank = 0 Row =    3, Col = 395, Data =  1932, Dqm = 0000
# at time   2603410 ns WRITE: Bank = 0 Row =    3, Col = 396, Data =  1933, Dqm = 0000
# at time   2603430 ns WRITE: Bank = 0 Row =    3, Col = 397, Data =  1934, Dqm = 0000
# at time   2603450 ns WRITE: Bank = 0 Row =    3, Col = 398, Data =  1935, Dqm = 0000
# at time   2603470 ns WRITE: Bank = 0 Row =    3, Col = 399, Data =  1936, Dqm = 0000
# at time   2603490 ns BST  : Burst Terminate
# at time   2603510 ns BST  : Burst Terminate
# at time   2603530 ns PRE  : Bank = ALL
# at time   2613070 ns ACT  : Bank = 0 Row =    3
# at time   2613217 ns READ : Bank = 0 Row =    3, Col = 384, Data =  1921, Dqm = 0000
# at time   2613237 ns READ : Bank = 0 Row =    3, Col = 385, Data =  1922, Dqm = 0000
# at time   2613257 ns READ : Bank = 0 Row =    3, Col = 386, Data =  1923, Dqm = 0000
# at time   2613277 ns READ : Bank = 0 Row =    3, Col = 387, Data =  1924, Dqm = 0000
# at time   2613297 ns READ : Bank = 0 Row =    3, Col = 388, Data =  1925, Dqm = 0000
# at time   2613317 ns READ : Bank = 0 Row =    3, Col = 389, Data =  1926, Dqm = 0000
# at time   2613337 ns READ : Bank = 0 Row =    3, Col = 390, Data =  1927, Dqm = 0000
# at time   2613357 ns READ : Bank = 0 Row =    3, Col = 391, Data =  1928, Dqm = 0000
# at time   2613377 ns READ : Bank = 0 Row =    3, Col = 392, Data =  1929, Dqm = 0000
# at time   2613397 ns READ : Bank = 0 Row =    3, Col = 393, Data =  1930, Dqm = 0000
# at time   2613417 ns READ : Bank = 0 Row =    3, Col = 394, Data =  1931, Dqm = 0000
# at time   2613437 ns READ : Bank = 0 Row =    3, Col = 395, Data =  1932, Dqm = 0000
# at time   2613457 ns READ : Bank = 0 Row =    3, Col = 396, Data =  1933, Dqm = 0000
# at time   2613477 ns READ : Bank = 0 Row =    3, Col = 397, Data =  1934, Dqm = 0000
# at time   2613490 ns BST  : Burst Terminate
# at time   2613497 ns READ : Bank = 0 Row =    3, Col = 398, Data =  1935, Dqm = 0000
# at time   2613517 ns READ : Bank = 0 Row =    3, Col = 399, Data =  1936, Dqm = 0000
# at time   2613570 ns BST  : Burst Terminate
# at time   2613590 ns PRE  : Bank = ALL
# at time   2615570 ns PRE  : Bank = ALL
# at time   2615590 ns PRE  : Bank = ALL
# at time   2615610 ns AREF : Auto Refresh
# at time   2623030 ns PRE  : Bank = ALL
# at time   2623050 ns PRE  : Bank = ALL
# at time   2623070 ns PRE  : Bank = ALL
# at time   2623090 ns ACT  : Bank = 0 Row =    3
# at time   2623190 ns WRITE: Bank = 0 Row =    3, Col = 400, Data =  1937, Dqm = 0000
# at time   2623210 ns WRITE: Bank = 0 Row =    3, Col = 401, Data =  1938, Dqm = 0000
# at time   2623230 ns WRITE: Bank = 0 Row =    3, Col = 402, Data =  1939, Dqm = 0000
# at time   2623250 ns WRITE: Bank = 0 Row =    3, Col = 403, Data =  1940, Dqm = 0000
# at time   2623270 ns WRITE: Bank = 0 Row =    3, Col = 404, Data =  1941, Dqm = 0000
# at time   2623290 ns WRITE: Bank = 0 Row =    3, Col = 405, Data =  1942, Dqm = 0000
# at time   2623310 ns WRITE: Bank = 0 Row =    3, Col = 406, Data =  1943, Dqm = 0000
# at time   2623330 ns WRITE: Bank = 0 Row =    3, Col = 407, Data =  1944, Dqm = 0000
# at time   2623350 ns WRITE: Bank = 0 Row =    3, Col = 408, Data =  1945, Dqm = 0000
# at time   2623370 ns WRITE: Bank = 0 Row =    3, Col = 409, Data =  1946, Dqm = 0000
# at time   2623390 ns WRITE: Bank = 0 Row =    3, Col = 410, Data =  1947, Dqm = 0000
# at time   2623410 ns WRITE: Bank = 0 Row =    3, Col = 411, Data =  1948, Dqm = 0000
# at time   2623430 ns WRITE: Bank = 0 Row =    3, Col = 412, Data =  1949, Dqm = 0000
# at time   2623450 ns WRITE: Bank = 0 Row =    3, Col = 413, Data =  1950, Dqm = 0000
# at time   2623470 ns WRITE: Bank = 0 Row =    3, Col = 414, Data =  1951, Dqm = 0000
# at time   2623490 ns WRITE: Bank = 0 Row =    3, Col = 415, Data =  1952, Dqm = 0000
# at time   2623510 ns BST  : Burst Terminate
# at time   2623530 ns BST  : Burst Terminate
# at time   2623550 ns PRE  : Bank = ALL
# at time   2630570 ns PRE  : Bank = ALL
# at time   2630590 ns PRE  : Bank = ALL
# at time   2630610 ns AREF : Auto Refresh
# at time   2633090 ns ACT  : Bank = 0 Row =    3
# at time   2633237 ns READ : Bank = 0 Row =    3, Col = 400, Data =  1937, Dqm = 0000
# at time   2633257 ns READ : Bank = 0 Row =    3, Col = 401, Data =  1938, Dqm = 0000
# at time   2633277 ns READ : Bank = 0 Row =    3, Col = 402, Data =  1939, Dqm = 0000
# at time   2633297 ns READ : Bank = 0 Row =    3, Col = 403, Data =  1940, Dqm = 0000
# at time   2633317 ns READ : Bank = 0 Row =    3, Col = 404, Data =  1941, Dqm = 0000
# at time   2633337 ns READ : Bank = 0 Row =    3, Col = 405, Data =  1942, Dqm = 0000
# at time   2633357 ns READ : Bank = 0 Row =    3, Col = 406, Data =  1943, Dqm = 0000
# at time   2633377 ns READ : Bank = 0 Row =    3, Col = 407, Data =  1944, Dqm = 0000
# at time   2633397 ns READ : Bank = 0 Row =    3, Col = 408, Data =  1945, Dqm = 0000
# at time   2633417 ns READ : Bank = 0 Row =    3, Col = 409, Data =  1946, Dqm = 0000
# at time   2633437 ns READ : Bank = 0 Row =    3, Col = 410, Data =  1947, Dqm = 0000
# at time   2633457 ns READ : Bank = 0 Row =    3, Col = 411, Data =  1948, Dqm = 0000
# at time   2633477 ns READ : Bank = 0 Row =    3, Col = 412, Data =  1949, Dqm = 0000
# at time   2633497 ns READ : Bank = 0 Row =    3, Col = 413, Data =  1950, Dqm = 0000
# at time   2633510 ns BST  : Burst Terminate
# at time   2633517 ns READ : Bank = 0 Row =    3, Col = 414, Data =  1951, Dqm = 0000
# at time   2633537 ns READ : Bank = 0 Row =    3, Col = 415, Data =  1952, Dqm = 0000
# at time   2633590 ns BST  : Burst Terminate
# at time   2633610 ns PRE  : Bank = ALL
# at time   2643050 ns PRE  : Bank = ALL
# at time   2643070 ns PRE  : Bank = ALL
# at time   2643090 ns PRE  : Bank = ALL
# at time   2643110 ns ACT  : Bank = 0 Row =    3
# at time   2643210 ns WRITE: Bank = 0 Row =    3, Col = 416, Data =  1953, Dqm = 0000
# at time   2643230 ns WRITE: Bank = 0 Row =    3, Col = 417, Data =  1954, Dqm = 0000
# at time   2643250 ns WRITE: Bank = 0 Row =    3, Col = 418, Data =  1955, Dqm = 0000
# at time   2643270 ns WRITE: Bank = 0 Row =    3, Col = 419, Data =  1956, Dqm = 0000
# at time   2643290 ns WRITE: Bank = 0 Row =    3, Col = 420, Data =  1957, Dqm = 0000
# at time   2643310 ns WRITE: Bank = 0 Row =    3, Col = 421, Data =  1958, Dqm = 0000
# at time   2643330 ns WRITE: Bank = 0 Row =    3, Col = 422, Data =  1959, Dqm = 0000
# at time   2643350 ns WRITE: Bank = 0 Row =    3, Col = 423, Data =  1960, Dqm = 0000
# at time   2643370 ns WRITE: Bank = 0 Row =    3, Col = 424, Data =  1961, Dqm = 0000
# at time   2643390 ns WRITE: Bank = 0 Row =    3, Col = 425, Data =  1962, Dqm = 0000
# at time   2643410 ns WRITE: Bank = 0 Row =    3, Col = 426, Data =  1963, Dqm = 0000
# at time   2643430 ns WRITE: Bank = 0 Row =    3, Col = 427, Data =  1964, Dqm = 0000
# at time   2643450 ns WRITE: Bank = 0 Row =    3, Col = 428, Data =  1965, Dqm = 0000
# at time   2643470 ns WRITE: Bank = 0 Row =    3, Col = 429, Data =  1966, Dqm = 0000
# at time   2643490 ns WRITE: Bank = 0 Row =    3, Col = 430, Data =  1967, Dqm = 0000
# at time   2643510 ns WRITE: Bank = 0 Row =    3, Col = 431, Data =  1968, Dqm = 0000
# at time   2643530 ns BST  : Burst Terminate
# at time   2643550 ns BST  : Burst Terminate
# at time   2643570 ns PRE  : Bank = ALL
# at time   2645570 ns PRE  : Bank = ALL
# at time   2645590 ns PRE  : Bank = ALL
# at time   2645610 ns AREF : Auto Refresh
# at time   2653110 ns ACT  : Bank = 0 Row =    3
# at time   2653257 ns READ : Bank = 0 Row =    3, Col = 416, Data =  1953, Dqm = 0000
# at time   2653277 ns READ : Bank = 0 Row =    3, Col = 417, Data =  1954, Dqm = 0000
# at time   2653297 ns READ : Bank = 0 Row =    3, Col = 418, Data =  1955, Dqm = 0000
# at time   2653317 ns READ : Bank = 0 Row =    3, Col = 419, Data =  1956, Dqm = 0000
# at time   2653337 ns READ : Bank = 0 Row =    3, Col = 420, Data =  1957, Dqm = 0000
# at time   2653357 ns READ : Bank = 0 Row =    3, Col = 421, Data =  1958, Dqm = 0000
# at time   2653377 ns READ : Bank = 0 Row =    3, Col = 422, Data =  1959, Dqm = 0000
# at time   2653397 ns READ : Bank = 0 Row =    3, Col = 423, Data =  1960, Dqm = 0000
# at time   2653417 ns READ : Bank = 0 Row =    3, Col = 424, Data =  1961, Dqm = 0000
# at time   2653437 ns READ : Bank = 0 Row =    3, Col = 425, Data =  1962, Dqm = 0000
# at time   2653457 ns READ : Bank = 0 Row =    3, Col = 426, Data =  1963, Dqm = 0000
# at time   2653477 ns READ : Bank = 0 Row =    3, Col = 427, Data =  1964, Dqm = 0000
# at time   2653497 ns READ : Bank = 0 Row =    3, Col = 428, Data =  1965, Dqm = 0000
# at time   2653517 ns READ : Bank = 0 Row =    3, Col = 429, Data =  1966, Dqm = 0000
# at time   2653530 ns BST  : Burst Terminate
# at time   2653537 ns READ : Bank = 0 Row =    3, Col = 430, Data =  1967, Dqm = 0000
# at time   2653557 ns READ : Bank = 0 Row =    3, Col = 431, Data =  1968, Dqm = 0000
# at time   2653610 ns BST  : Burst Terminate
# at time   2653630 ns PRE  : Bank = ALL
# at time   2660570 ns PRE  : Bank = ALL
# at time   2660590 ns PRE  : Bank = ALL
# at time   2660610 ns AREF : Auto Refresh
# at time   2663070 ns PRE  : Bank = ALL
# at time   2663090 ns PRE  : Bank = ALL
# at time   2663110 ns PRE  : Bank = ALL
# at time   2663130 ns ACT  : Bank = 0 Row =    3
# at time   2663230 ns WRITE: Bank = 0 Row =    3, Col = 432, Data =  1969, Dqm = 0000
# at time   2663250 ns WRITE: Bank = 0 Row =    3, Col = 433, Data =  1970, Dqm = 0000
# at time   2663270 ns WRITE: Bank = 0 Row =    3, Col = 434, Data =  1971, Dqm = 0000
# at time   2663290 ns WRITE: Bank = 0 Row =    3, Col = 435, Data =  1972, Dqm = 0000
# at time   2663310 ns WRITE: Bank = 0 Row =    3, Col = 436, Data =  1973, Dqm = 0000
# at time   2663330 ns WRITE: Bank = 0 Row =    3, Col = 437, Data =  1974, Dqm = 0000
# at time   2663350 ns WRITE: Bank = 0 Row =    3, Col = 438, Data =  1975, Dqm = 0000
# at time   2663370 ns WRITE: Bank = 0 Row =    3, Col = 439, Data =  1976, Dqm = 0000
# at time   2663390 ns WRITE: Bank = 0 Row =    3, Col = 440, Data =  1977, Dqm = 0000
# at time   2663410 ns WRITE: Bank = 0 Row =    3, Col = 441, Data =  1978, Dqm = 0000
# at time   2663430 ns WRITE: Bank = 0 Row =    3, Col = 442, Data =  1979, Dqm = 0000
# at time   2663450 ns WRITE: Bank = 0 Row =    3, Col = 443, Data =  1980, Dqm = 0000
# at time   2663470 ns WRITE: Bank = 0 Row =    3, Col = 444, Data =  1981, Dqm = 0000
# at time   2663490 ns WRITE: Bank = 0 Row =    3, Col = 445, Data =  1982, Dqm = 0000
# at time   2663510 ns WRITE: Bank = 0 Row =    3, Col = 446, Data =  1983, Dqm = 0000
# at time   2663530 ns WRITE: Bank = 0 Row =    3, Col = 447, Data =  1984, Dqm = 0000
# at time   2663550 ns BST  : Burst Terminate
# at time   2663570 ns BST  : Burst Terminate
# at time   2663590 ns PRE  : Bank = ALL
# at time   2673130 ns ACT  : Bank = 0 Row =    3
# at time   2673277 ns READ : Bank = 0 Row =    3, Col = 432, Data =  1969, Dqm = 0000
# at time   2673297 ns READ : Bank = 0 Row =    3, Col = 433, Data =  1970, Dqm = 0000
# at time   2673317 ns READ : Bank = 0 Row =    3, Col = 434, Data =  1971, Dqm = 0000
# at time   2673337 ns READ : Bank = 0 Row =    3, Col = 435, Data =  1972, Dqm = 0000
# at time   2673357 ns READ : Bank = 0 Row =    3, Col = 436, Data =  1973, Dqm = 0000
# at time   2673377 ns READ : Bank = 0 Row =    3, Col = 437, Data =  1974, Dqm = 0000
# at time   2673397 ns READ : Bank = 0 Row =    3, Col = 438, Data =  1975, Dqm = 0000
# at time   2673417 ns READ : Bank = 0 Row =    3, Col = 439, Data =  1976, Dqm = 0000
# at time   2673437 ns READ : Bank = 0 Row =    3, Col = 440, Data =  1977, Dqm = 0000
# at time   2673457 ns READ : Bank = 0 Row =    3, Col = 441, Data =  1978, Dqm = 0000
# at time   2673477 ns READ : Bank = 0 Row =    3, Col = 442, Data =  1979, Dqm = 0000
# at time   2673497 ns READ : Bank = 0 Row =    3, Col = 443, Data =  1980, Dqm = 0000
# at time   2673517 ns READ : Bank = 0 Row =    3, Col = 444, Data =  1981, Dqm = 0000
# at time   2673537 ns READ : Bank = 0 Row =    3, Col = 445, Data =  1982, Dqm = 0000
# at time   2673550 ns BST  : Burst Terminate
# at time   2673557 ns READ : Bank = 0 Row =    3, Col = 446, Data =  1983, Dqm = 0000
# at time   2673577 ns READ : Bank = 0 Row =    3, Col = 447, Data =  1984, Dqm = 0000
# at time   2673630 ns BST  : Burst Terminate
# at time   2673650 ns PRE  : Bank = ALL
# at time   2675570 ns PRE  : Bank = ALL
# at time   2675590 ns PRE  : Bank = ALL
# at time   2675610 ns AREF : Auto Refresh
# at time   2683090 ns PRE  : Bank = ALL
# at time   2683110 ns PRE  : Bank = ALL
# at time   2683130 ns PRE  : Bank = ALL
# at time   2683150 ns ACT  : Bank = 0 Row =    3
# at time   2683250 ns WRITE: Bank = 0 Row =    3, Col = 448, Data =  1985, Dqm = 0000
# at time   2683270 ns WRITE: Bank = 0 Row =    3, Col = 449, Data =  1986, Dqm = 0000
# at time   2683290 ns WRITE: Bank = 0 Row =    3, Col = 450, Data =  1987, Dqm = 0000
# at time   2683310 ns WRITE: Bank = 0 Row =    3, Col = 451, Data =  1988, Dqm = 0000
# at time   2683330 ns WRITE: Bank = 0 Row =    3, Col = 452, Data =  1989, Dqm = 0000
# at time   2683350 ns WRITE: Bank = 0 Row =    3, Col = 453, Data =  1990, Dqm = 0000
# at time   2683370 ns WRITE: Bank = 0 Row =    3, Col = 454, Data =  1991, Dqm = 0000
# at time   2683390 ns WRITE: Bank = 0 Row =    3, Col = 455, Data =  1992, Dqm = 0000
# at time   2683410 ns WRITE: Bank = 0 Row =    3, Col = 456, Data =  1993, Dqm = 0000
# at time   2683430 ns WRITE: Bank = 0 Row =    3, Col = 457, Data =  1994, Dqm = 0000
# at time   2683450 ns WRITE: Bank = 0 Row =    3, Col = 458, Data =  1995, Dqm = 0000
# at time   2683470 ns WRITE: Bank = 0 Row =    3, Col = 459, Data =  1996, Dqm = 0000
# at time   2683490 ns WRITE: Bank = 0 Row =    3, Col = 460, Data =  1997, Dqm = 0000
# at time   2683510 ns WRITE: Bank = 0 Row =    3, Col = 461, Data =  1998, Dqm = 0000
# at time   2683530 ns WRITE: Bank = 0 Row =    3, Col = 462, Data =  1999, Dqm = 0000
# at time   2683550 ns WRITE: Bank = 0 Row =    3, Col = 463, Data =  2000, Dqm = 0000
# at time   2683570 ns BST  : Burst Terminate
# at time   2683590 ns BST  : Burst Terminate
# at time   2683610 ns PRE  : Bank = ALL
# at time   2690570 ns PRE  : Bank = ALL
# at time   2690590 ns PRE  : Bank = ALL
# at time   2690610 ns AREF : Auto Refresh
# at time   2693150 ns ACT  : Bank = 0 Row =    3
# at time   2693297 ns READ : Bank = 0 Row =    3, Col = 448, Data =  1985, Dqm = 0000
# at time   2693317 ns READ : Bank = 0 Row =    3, Col = 449, Data =  1986, Dqm = 0000
# at time   2693337 ns READ : Bank = 0 Row =    3, Col = 450, Data =  1987, Dqm = 0000
# at time   2693357 ns READ : Bank = 0 Row =    3, Col = 451, Data =  1988, Dqm = 0000
# at time   2693377 ns READ : Bank = 0 Row =    3, Col = 452, Data =  1989, Dqm = 0000
# at time   2693397 ns READ : Bank = 0 Row =    3, Col = 453, Data =  1990, Dqm = 0000
# at time   2693417 ns READ : Bank = 0 Row =    3, Col = 454, Data =  1991, Dqm = 0000
# at time   2693437 ns READ : Bank = 0 Row =    3, Col = 455, Data =  1992, Dqm = 0000
# at time   2693457 ns READ : Bank = 0 Row =    3, Col = 456, Data =  1993, Dqm = 0000
# at time   2693477 ns READ : Bank = 0 Row =    3, Col = 457, Data =  1994, Dqm = 0000
# at time   2693497 ns READ : Bank = 0 Row =    3, Col = 458, Data =  1995, Dqm = 0000
# at time   2693517 ns READ : Bank = 0 Row =    3, Col = 459, Data =  1996, Dqm = 0000
# at time   2693537 ns READ : Bank = 0 Row =    3, Col = 460, Data =  1997, Dqm = 0000
# at time   2693557 ns READ : Bank = 0 Row =    3, Col = 461, Data =  1998, Dqm = 0000
# at time   2693570 ns BST  : Burst Terminate
# at time   2693577 ns READ : Bank = 0 Row =    3, Col = 462, Data =  1999, Dqm = 0000
# at time   2693597 ns READ : Bank = 0 Row =    3, Col = 463, Data =  2000, Dqm = 0000
# at time   2693650 ns BST  : Burst Terminate
# at time   2693670 ns PRE  : Bank = ALL
run
# at time   2703110 ns PRE  : Bank = ALL
# at time   2703130 ns PRE  : Bank = ALL
# at time   2703150 ns PRE  : Bank = ALL
# at time   2703170 ns ACT  : Bank = 0 Row =    3
# at time   2703270 ns WRITE: Bank = 0 Row =    3, Col = 464, Data =  2001, Dqm = 0000
# at time   2703290 ns WRITE: Bank = 0 Row =    3, Col = 465, Data =  2002, Dqm = 0000
# at time   2703310 ns WRITE: Bank = 0 Row =    3, Col = 466, Data =  2003, Dqm = 0000
# at time   2703330 ns WRITE: Bank = 0 Row =    3, Col = 467, Data =  2004, Dqm = 0000
# at time   2703350 ns WRITE: Bank = 0 Row =    3, Col = 468, Data =  2005, Dqm = 0000
# at time   2703370 ns WRITE: Bank = 0 Row =    3, Col = 469, Data =  2006, Dqm = 0000
# at time   2703390 ns WRITE: Bank = 0 Row =    3, Col = 470, Data =  2007, Dqm = 0000
# at time   2703410 ns WRITE: Bank = 0 Row =    3, Col = 471, Data =  2008, Dqm = 0000
# at time   2703430 ns WRITE: Bank = 0 Row =    3, Col = 472, Data =  2009, Dqm = 0000
# at time   2703450 ns WRITE: Bank = 0 Row =    3, Col = 473, Data =  2010, Dqm = 0000
# at time   2703470 ns WRITE: Bank = 0 Row =    3, Col = 474, Data =  2011, Dqm = 0000
# at time   2703490 ns WRITE: Bank = 0 Row =    3, Col = 475, Data =  2012, Dqm = 0000
# at time   2703510 ns WRITE: Bank = 0 Row =    3, Col = 476, Data =  2013, Dqm = 0000
# at time   2703530 ns WRITE: Bank = 0 Row =    3, Col = 477, Data =  2014, Dqm = 0000
# at time   2703550 ns WRITE: Bank = 0 Row =    3, Col = 478, Data =  2015, Dqm = 0000
# at time   2703570 ns WRITE: Bank = 0 Row =    3, Col = 479, Data =  2016, Dqm = 0000
# at time   2703590 ns BST  : Burst Terminate
# at time   2703610 ns BST  : Burst Terminate
# at time   2703630 ns PRE  : Bank = ALL
# at time   2705570 ns PRE  : Bank = ALL
# at time   2705590 ns PRE  : Bank = ALL
# at time   2705610 ns AREF : Auto Refresh
# at time   2713170 ns ACT  : Bank = 0 Row =    3
# at time   2713317 ns READ : Bank = 0 Row =    3, Col = 464, Data =  2001, Dqm = 0000
# at time   2713337 ns READ : Bank = 0 Row =    3, Col = 465, Data =  2002, Dqm = 0000
# at time   2713357 ns READ : Bank = 0 Row =    3, Col = 466, Data =  2003, Dqm = 0000
# at time   2713377 ns READ : Bank = 0 Row =    3, Col = 467, Data =  2004, Dqm = 0000
# at time   2713397 ns READ : Bank = 0 Row =    3, Col = 468, Data =  2005, Dqm = 0000
# at time   2713417 ns READ : Bank = 0 Row =    3, Col = 469, Data =  2006, Dqm = 0000
# at time   2713437 ns READ : Bank = 0 Row =    3, Col = 470, Data =  2007, Dqm = 0000
# at time   2713457 ns READ : Bank = 0 Row =    3, Col = 471, Data =  2008, Dqm = 0000
# at time   2713477 ns READ : Bank = 0 Row =    3, Col = 472, Data =  2009, Dqm = 0000
# at time   2713497 ns READ : Bank = 0 Row =    3, Col = 473, Data =  2010, Dqm = 0000
# at time   2713517 ns READ : Bank = 0 Row =    3, Col = 474, Data =  2011, Dqm = 0000
# at time   2713537 ns READ : Bank = 0 Row =    3, Col = 475, Data =  2012, Dqm = 0000
# at time   2713557 ns READ : Bank = 0 Row =    3, Col = 476, Data =  2013, Dqm = 0000
# at time   2713577 ns READ : Bank = 0 Row =    3, Col = 477, Data =  2014, Dqm = 0000
# at time   2713590 ns BST  : Burst Terminate
# at time   2713597 ns READ : Bank = 0 Row =    3, Col = 478, Data =  2015, Dqm = 0000
# at time   2713617 ns READ : Bank = 0 Row =    3, Col = 479, Data =  2016, Dqm = 0000
# at time   2713670 ns BST  : Burst Terminate
# at time   2713690 ns PRE  : Bank = ALL
# at time   2720570 ns PRE  : Bank = ALL
# at time   2720590 ns PRE  : Bank = ALL
# at time   2720610 ns AREF : Auto Refresh
# at time   2723130 ns PRE  : Bank = ALL
# at time   2723150 ns PRE  : Bank = ALL
# at time   2723170 ns PRE  : Bank = ALL
# at time   2723190 ns ACT  : Bank = 0 Row =    3
# at time   2723290 ns WRITE: Bank = 0 Row =    3, Col = 480, Data =  2017, Dqm = 0000
# at time   2723310 ns WRITE: Bank = 0 Row =    3, Col = 481, Data =  2018, Dqm = 0000
# at time   2723330 ns WRITE: Bank = 0 Row =    3, Col = 482, Data =  2019, Dqm = 0000
# at time   2723350 ns WRITE: Bank = 0 Row =    3, Col = 483, Data =  2020, Dqm = 0000
# at time   2723370 ns WRITE: Bank = 0 Row =    3, Col = 484, Data =  2021, Dqm = 0000
# at time   2723390 ns WRITE: Bank = 0 Row =    3, Col = 485, Data =  2022, Dqm = 0000
# at time   2723410 ns WRITE: Bank = 0 Row =    3, Col = 486, Data =  2023, Dqm = 0000
# at time   2723430 ns WRITE: Bank = 0 Row =    3, Col = 487, Data =  2024, Dqm = 0000
# at time   2723450 ns WRITE: Bank = 0 Row =    3, Col = 488, Data =  2025, Dqm = 0000
# at time   2723470 ns WRITE: Bank = 0 Row =    3, Col = 489, Data =  2026, Dqm = 0000
# at time   2723490 ns WRITE: Bank = 0 Row =    3, Col = 490, Data =  2027, Dqm = 0000
# at time   2723510 ns WRITE: Bank = 0 Row =    3, Col = 491, Data =  2028, Dqm = 0000
# at time   2723530 ns WRITE: Bank = 0 Row =    3, Col = 492, Data =  2029, Dqm = 0000
# at time   2723550 ns WRITE: Bank = 0 Row =    3, Col = 493, Data =  2030, Dqm = 0000
# at time   2723570 ns WRITE: Bank = 0 Row =    3, Col = 494, Data =  2031, Dqm = 0000
# at time   2723590 ns WRITE: Bank = 0 Row =    3, Col = 495, Data =  2032, Dqm = 0000
# at time   2723610 ns BST  : Burst Terminate
# at time   2723630 ns BST  : Burst Terminate
# at time   2723650 ns PRE  : Bank = ALL
# at time   2733190 ns ACT  : Bank = 0 Row =    3
# at time   2733337 ns READ : Bank = 0 Row =    3, Col = 480, Data =  2017, Dqm = 0000
# at time   2733357 ns READ : Bank = 0 Row =    3, Col = 481, Data =  2018, Dqm = 0000
# at time   2733377 ns READ : Bank = 0 Row =    3, Col = 482, Data =  2019, Dqm = 0000
# at time   2733397 ns READ : Bank = 0 Row =    3, Col = 483, Data =  2020, Dqm = 0000
# at time   2733417 ns READ : Bank = 0 Row =    3, Col = 484, Data =  2021, Dqm = 0000
# at time   2733437 ns READ : Bank = 0 Row =    3, Col = 485, Data =  2022, Dqm = 0000
# at time   2733457 ns READ : Bank = 0 Row =    3, Col = 486, Data =  2023, Dqm = 0000
# at time   2733477 ns READ : Bank = 0 Row =    3, Col = 487, Data =  2024, Dqm = 0000
# at time   2733497 ns READ : Bank = 0 Row =    3, Col = 488, Data =  2025, Dqm = 0000
# at time   2733517 ns READ : Bank = 0 Row =    3, Col = 489, Data =  2026, Dqm = 0000
# at time   2733537 ns READ : Bank = 0 Row =    3, Col = 490, Data =  2027, Dqm = 0000
# at time   2733557 ns READ : Bank = 0 Row =    3, Col = 491, Data =  2028, Dqm = 0000
# at time   2733577 ns READ : Bank = 0 Row =    3, Col = 492, Data =  2029, Dqm = 0000
# at time   2733597 ns READ : Bank = 0 Row =    3, Col = 493, Data =  2030, Dqm = 0000
# at time   2733610 ns BST  : Burst Terminate
# at time   2733617 ns READ : Bank = 0 Row =    3, Col = 494, Data =  2031, Dqm = 0000
# at time   2733637 ns READ : Bank = 0 Row =    3, Col = 495, Data =  2032, Dqm = 0000
# at time   2733690 ns BST  : Burst Terminate
# at time   2733710 ns PRE  : Bank = ALL
# at time   2735570 ns PRE  : Bank = ALL
# at time   2735590 ns PRE  : Bank = ALL
# at time   2735610 ns AREF : Auto Refresh
# at time   2743150 ns PRE  : Bank = ALL
# at time   2743170 ns PRE  : Bank = ALL
# at time   2743190 ns PRE  : Bank = ALL
# at time   2743210 ns ACT  : Bank = 0 Row =    3
# at time   2743310 ns WRITE: Bank = 0 Row =    3, Col = 496, Data =  2033, Dqm = 0000
# at time   2743330 ns WRITE: Bank = 0 Row =    3, Col = 497, Data =  2034, Dqm = 0000
# at time   2743350 ns WRITE: Bank = 0 Row =    3, Col = 498, Data =  2035, Dqm = 0000
# at time   2743370 ns WRITE: Bank = 0 Row =    3, Col = 499, Data =  2036, Dqm = 0000
# at time   2743390 ns WRITE: Bank = 0 Row =    3, Col = 500, Data =  2037, Dqm = 0000
# at time   2743410 ns WRITE: Bank = 0 Row =    3, Col = 501, Data =  2038, Dqm = 0000
# at time   2743430 ns WRITE: Bank = 0 Row =    3, Col = 502, Data =  2039, Dqm = 0000
# at time   2743450 ns WRITE: Bank = 0 Row =    3, Col = 503, Data =  2040, Dqm = 0000
# at time   2743470 ns WRITE: Bank = 0 Row =    3, Col = 504, Data =  2041, Dqm = 0000
# at time   2743490 ns WRITE: Bank = 0 Row =    3, Col = 505, Data =  2042, Dqm = 0000
# at time   2743510 ns WRITE: Bank = 0 Row =    3, Col = 506, Data =  2043, Dqm = 0000
# at time   2743530 ns WRITE: Bank = 0 Row =    3, Col = 507, Data =  2044, Dqm = 0000
# at time   2743550 ns WRITE: Bank = 0 Row =    3, Col = 508, Data =  2045, Dqm = 0000
# at time   2743570 ns WRITE: Bank = 0 Row =    3, Col = 509, Data =  2046, Dqm = 0000
# at time   2743590 ns WRITE: Bank = 0 Row =    3, Col = 510, Data =  2047, Dqm = 0000
# at time   2743610 ns WRITE: Bank = 0 Row =    3, Col = 511, Data =  2048, Dqm = 0000
# at time   2743630 ns BST  : Burst Terminate
# at time   2743650 ns BST  : Burst Terminate
# at time   2743670 ns PRE  : Bank = ALL
# at time   2750570 ns PRE  : Bank = ALL
# at time   2750590 ns PRE  : Bank = ALL
# at time   2750610 ns AREF : Auto Refresh
# at time   2753210 ns ACT  : Bank = 0 Row =    3
# at time   2753357 ns READ : Bank = 0 Row =    3, Col = 496, Data =  2033, Dqm = 0000
# at time   2753377 ns READ : Bank = 0 Row =    3, Col = 497, Data =  2034, Dqm = 0000
# at time   2753397 ns READ : Bank = 0 Row =    3, Col = 498, Data =  2035, Dqm = 0000
# at time   2753417 ns READ : Bank = 0 Row =    3, Col = 499, Data =  2036, Dqm = 0000
# at time   2753437 ns READ : Bank = 0 Row =    3, Col = 500, Data =  2037, Dqm = 0000
# at time   2753457 ns READ : Bank = 0 Row =    3, Col = 501, Data =  2038, Dqm = 0000
# at time   2753477 ns READ : Bank = 0 Row =    3, Col = 502, Data =  2039, Dqm = 0000
# at time   2753497 ns READ : Bank = 0 Row =    3, Col = 503, Data =  2040, Dqm = 0000
# at time   2753517 ns READ : Bank = 0 Row =    3, Col = 504, Data =  2041, Dqm = 0000
# at time   2753537 ns READ : Bank = 0 Row =    3, Col = 505, Data =  2042, Dqm = 0000
# at time   2753557 ns READ : Bank = 0 Row =    3, Col = 506, Data =  2043, Dqm = 0000
# at time   2753577 ns READ : Bank = 0 Row =    3, Col = 507, Data =  2044, Dqm = 0000
# at time   2753597 ns READ : Bank = 0 Row =    3, Col = 508, Data =  2045, Dqm = 0000
# at time   2753617 ns READ : Bank = 0 Row =    3, Col = 509, Data =  2046, Dqm = 0000
# at time   2753630 ns BST  : Burst Terminate
# at time   2753637 ns READ : Bank = 0 Row =    3, Col = 510, Data =  2047, Dqm = 0000
# at time   2753657 ns READ : Bank = 0 Row =    3, Col = 511, Data =  2048, Dqm = 0000
# at time   2753710 ns BST  : Burst Terminate
# at time   2753730 ns PRE  : Bank = ALL
# at time   2763170 ns PRE  : Bank = ALL
# at time   2763190 ns PRE  : Bank = ALL
# at time   2763210 ns PRE  : Bank = ALL
# at time   2763230 ns ACT  : Bank = 0 Row =    4
# at time   2763330 ns WRITE: Bank = 0 Row =    4, Col =   0, Data =  2049, Dqm = 0000
# at time   2763350 ns WRITE: Bank = 0 Row =    4, Col =   1, Data =  2050, Dqm = 0000
# at time   2763370 ns WRITE: Bank = 0 Row =    4, Col =   2, Data =  2051, Dqm = 0000
# at time   2763390 ns WRITE: Bank = 0 Row =    4, Col =   3, Data =  2052, Dqm = 0000
# at time   2763410 ns WRITE: Bank = 0 Row =    4, Col =   4, Data =  2053, Dqm = 0000
# at time   2763430 ns WRITE: Bank = 0 Row =    4, Col =   5, Data =  2054, Dqm = 0000
# at time   2763450 ns WRITE: Bank = 0 Row =    4, Col =   6, Data =  2055, Dqm = 0000
# at time   2763470 ns WRITE: Bank = 0 Row =    4, Col =   7, Data =  2056, Dqm = 0000
# at time   2763490 ns WRITE: Bank = 0 Row =    4, Col =   8, Data =  2057, Dqm = 0000
# at time   2763510 ns WRITE: Bank = 0 Row =    4, Col =   9, Data =  2058, Dqm = 0000
# at time   2763530 ns WRITE: Bank = 0 Row =    4, Col =  10, Data =  2059, Dqm = 0000
# at time   2763550 ns WRITE: Bank = 0 Row =    4, Col =  11, Data =  2060, Dqm = 0000
# at time   2763570 ns WRITE: Bank = 0 Row =    4, Col =  12, Data =  2061, Dqm = 0000
# at time   2763590 ns WRITE: Bank = 0 Row =    4, Col =  13, Data =  2062, Dqm = 0000
# at time   2763610 ns WRITE: Bank = 0 Row =    4, Col =  14, Data =  2063, Dqm = 0000
# at time   2763630 ns WRITE: Bank = 0 Row =    4, Col =  15, Data =  2064, Dqm = 0000
# at time   2763650 ns BST  : Burst Terminate
# at time   2763670 ns BST  : Burst Terminate
# at time   2763690 ns PRE  : Bank = ALL
# at time   2765570 ns PRE  : Bank = ALL
# at time   2765590 ns PRE  : Bank = ALL
# at time   2765610 ns AREF : Auto Refresh
# at time   2773230 ns ACT  : Bank = 0 Row =    4
# at time   2773377 ns READ : Bank = 0 Row =    4, Col =   0, Data =  2049, Dqm = 0000
# at time   2773397 ns READ : Bank = 0 Row =    4, Col =   1, Data =  2050, Dqm = 0000
# at time   2773417 ns READ : Bank = 0 Row =    4, Col =   2, Data =  2051, Dqm = 0000
# at time   2773437 ns READ : Bank = 0 Row =    4, Col =   3, Data =  2052, Dqm = 0000
# at time   2773457 ns READ : Bank = 0 Row =    4, Col =   4, Data =  2053, Dqm = 0000
# at time   2773477 ns READ : Bank = 0 Row =    4, Col =   5, Data =  2054, Dqm = 0000
# at time   2773497 ns READ : Bank = 0 Row =    4, Col =   6, Data =  2055, Dqm = 0000
# at time   2773517 ns READ : Bank = 0 Row =    4, Col =   7, Data =  2056, Dqm = 0000
# at time   2773537 ns READ : Bank = 0 Row =    4, Col =   8, Data =  2057, Dqm = 0000
# at time   2773557 ns READ : Bank = 0 Row =    4, Col =   9, Data =  2058, Dqm = 0000
# at time   2773577 ns READ : Bank = 0 Row =    4, Col =  10, Data =  2059, Dqm = 0000
# at time   2773597 ns READ : Bank = 0 Row =    4, Col =  11, Data =  2060, Dqm = 0000
# at time   2773617 ns READ : Bank = 0 Row =    4, Col =  12, Data =  2061, Dqm = 0000
# at time   2773637 ns READ : Bank = 0 Row =    4, Col =  13, Data =  2062, Dqm = 0000
# at time   2773650 ns BST  : Burst Terminate
# at time   2773657 ns READ : Bank = 0 Row =    4, Col =  14, Data =  2063, Dqm = 0000
# at time   2773677 ns READ : Bank = 0 Row =    4, Col =  15, Data =  2064, Dqm = 0000
# at time   2773730 ns BST  : Burst Terminate
# at time   2773750 ns PRE  : Bank = ALL
# at time   2780570 ns PRE  : Bank = ALL
# at time   2780590 ns PRE  : Bank = ALL
# at time   2780610 ns AREF : Auto Refresh
# at time   2783190 ns PRE  : Bank = ALL
# at time   2783210 ns PRE  : Bank = ALL
# at time   2783230 ns PRE  : Bank = ALL
# at time   2783250 ns ACT  : Bank = 0 Row =    4
# at time   2783350 ns WRITE: Bank = 0 Row =    4, Col =  16, Data =  2065, Dqm = 0000
# at time   2783370 ns WRITE: Bank = 0 Row =    4, Col =  17, Data =  2066, Dqm = 0000
# at time   2783390 ns WRITE: Bank = 0 Row =    4, Col =  18, Data =  2067, Dqm = 0000
# at time   2783410 ns WRITE: Bank = 0 Row =    4, Col =  19, Data =  2068, Dqm = 0000
# at time   2783430 ns WRITE: Bank = 0 Row =    4, Col =  20, Data =  2069, Dqm = 0000
# at time   2783450 ns WRITE: Bank = 0 Row =    4, Col =  21, Data =  2070, Dqm = 0000
# at time   2783470 ns WRITE: Bank = 0 Row =    4, Col =  22, Data =  2071, Dqm = 0000
# at time   2783490 ns WRITE: Bank = 0 Row =    4, Col =  23, Data =  2072, Dqm = 0000
# at time   2783510 ns WRITE: Bank = 0 Row =    4, Col =  24, Data =  2073, Dqm = 0000
# at time   2783530 ns WRITE: Bank = 0 Row =    4, Col =  25, Data =  2074, Dqm = 0000
# at time   2783550 ns WRITE: Bank = 0 Row =    4, Col =  26, Data =  2075, Dqm = 0000
# at time   2783570 ns WRITE: Bank = 0 Row =    4, Col =  27, Data =  2076, Dqm = 0000
# at time   2783590 ns WRITE: Bank = 0 Row =    4, Col =  28, Data =  2077, Dqm = 0000
# at time   2783610 ns WRITE: Bank = 0 Row =    4, Col =  29, Data =  2078, Dqm = 0000
# at time   2783630 ns WRITE: Bank = 0 Row =    4, Col =  30, Data =  2079, Dqm = 0000
# at time   2783650 ns WRITE: Bank = 0 Row =    4, Col =  31, Data =  2080, Dqm = 0000
# at time   2783670 ns BST  : Burst Terminate
# at time   2783690 ns BST  : Burst Terminate
# at time   2783710 ns PRE  : Bank = ALL
# at time   2793250 ns ACT  : Bank = 0 Row =    4
# at time   2793397 ns READ : Bank = 0 Row =    4, Col =  16, Data =  2065, Dqm = 0000
# at time   2793417 ns READ : Bank = 0 Row =    4, Col =  17, Data =  2066, Dqm = 0000
# at time   2793437 ns READ : Bank = 0 Row =    4, Col =  18, Data =  2067, Dqm = 0000
# at time   2793457 ns READ : Bank = 0 Row =    4, Col =  19, Data =  2068, Dqm = 0000
# at time   2793477 ns READ : Bank = 0 Row =    4, Col =  20, Data =  2069, Dqm = 0000
# at time   2793497 ns READ : Bank = 0 Row =    4, Col =  21, Data =  2070, Dqm = 0000
# at time   2793517 ns READ : Bank = 0 Row =    4, Col =  22, Data =  2071, Dqm = 0000
# at time   2793537 ns READ : Bank = 0 Row =    4, Col =  23, Data =  2072, Dqm = 0000
# at time   2793557 ns READ : Bank = 0 Row =    4, Col =  24, Data =  2073, Dqm = 0000
# at time   2793577 ns READ : Bank = 0 Row =    4, Col =  25, Data =  2074, Dqm = 0000
# at time   2793597 ns READ : Bank = 0 Row =    4, Col =  26, Data =  2075, Dqm = 0000
# at time   2793617 ns READ : Bank = 0 Row =    4, Col =  27, Data =  2076, Dqm = 0000
# at time   2793637 ns READ : Bank = 0 Row =    4, Col =  28, Data =  2077, Dqm = 0000
# at time   2793657 ns READ : Bank = 0 Row =    4, Col =  29, Data =  2078, Dqm = 0000
# at time   2793670 ns BST  : Burst Terminate
# at time   2793677 ns READ : Bank = 0 Row =    4, Col =  30, Data =  2079, Dqm = 0000
# at time   2793697 ns READ : Bank = 0 Row =    4, Col =  31, Data =  2080, Dqm = 0000
# at time   2793750 ns BST  : Burst Terminate
# at time   2793770 ns PRE  : Bank = ALL
# at time   2795570 ns PRE  : Bank = ALL
# at time   2795590 ns PRE  : Bank = ALL
# at time   2795610 ns AREF : Auto Refresh
# at time   2803210 ns PRE  : Bank = ALL
# at time   2803230 ns PRE  : Bank = ALL
# at time   2803250 ns PRE  : Bank = ALL
# at time   2803270 ns ACT  : Bank = 0 Row =    4
# at time   2803370 ns WRITE: Bank = 0 Row =    4, Col =  32, Data =  2081, Dqm = 0000
# at time   2803390 ns WRITE: Bank = 0 Row =    4, Col =  33, Data =  2082, Dqm = 0000
# at time   2803410 ns WRITE: Bank = 0 Row =    4, Col =  34, Data =  2083, Dqm = 0000
# at time   2803430 ns WRITE: Bank = 0 Row =    4, Col =  35, Data =  2084, Dqm = 0000
# at time   2803450 ns WRITE: Bank = 0 Row =    4, Col =  36, Data =  2085, Dqm = 0000
# at time   2803470 ns WRITE: Bank = 0 Row =    4, Col =  37, Data =  2086, Dqm = 0000
# at time   2803490 ns WRITE: Bank = 0 Row =    4, Col =  38, Data =  2087, Dqm = 0000
# at time   2803510 ns WRITE: Bank = 0 Row =    4, Col =  39, Data =  2088, Dqm = 0000
# at time   2803530 ns WRITE: Bank = 0 Row =    4, Col =  40, Data =  2089, Dqm = 0000
# at time   2803550 ns WRITE: Bank = 0 Row =    4, Col =  41, Data =  2090, Dqm = 0000
# at time   2803570 ns WRITE: Bank = 0 Row =    4, Col =  42, Data =  2091, Dqm = 0000
# at time   2803590 ns WRITE: Bank = 0 Row =    4, Col =  43, Data =  2092, Dqm = 0000
# at time   2803610 ns WRITE: Bank = 0 Row =    4, Col =  44, Data =  2093, Dqm = 0000
# at time   2803630 ns WRITE: Bank = 0 Row =    4, Col =  45, Data =  2094, Dqm = 0000
# at time   2803650 ns WRITE: Bank = 0 Row =    4, Col =  46, Data =  2095, Dqm = 0000
# at time   2803670 ns WRITE: Bank = 0 Row =    4, Col =  47, Data =  2096, Dqm = 0000
# at time   2803690 ns BST  : Burst Terminate
# at time   2803710 ns BST  : Burst Terminate
# at time   2803730 ns PRE  : Bank = ALL
# at time   2810570 ns PRE  : Bank = ALL
# at time   2810590 ns PRE  : Bank = ALL
# at time   2810610 ns AREF : Auto Refresh
# at time   2813270 ns ACT  : Bank = 0 Row =    4
# at time   2813417 ns READ : Bank = 0 Row =    4, Col =  32, Data =  2081, Dqm = 0000
# at time   2813437 ns READ : Bank = 0 Row =    4, Col =  33, Data =  2082, Dqm = 0000
# at time   2813457 ns READ : Bank = 0 Row =    4, Col =  34, Data =  2083, Dqm = 0000
# at time   2813477 ns READ : Bank = 0 Row =    4, Col =  35, Data =  2084, Dqm = 0000
# at time   2813497 ns READ : Bank = 0 Row =    4, Col =  36, Data =  2085, Dqm = 0000
# at time   2813517 ns READ : Bank = 0 Row =    4, Col =  37, Data =  2086, Dqm = 0000
# at time   2813537 ns READ : Bank = 0 Row =    4, Col =  38, Data =  2087, Dqm = 0000
# at time   2813557 ns READ : Bank = 0 Row =    4, Col =  39, Data =  2088, Dqm = 0000
# at time   2813577 ns READ : Bank = 0 Row =    4, Col =  40, Data =  2089, Dqm = 0000
# at time   2813597 ns READ : Bank = 0 Row =    4, Col =  41, Data =  2090, Dqm = 0000
# at time   2813617 ns READ : Bank = 0 Row =    4, Col =  42, Data =  2091, Dqm = 0000
# at time   2813637 ns READ : Bank = 0 Row =    4, Col =  43, Data =  2092, Dqm = 0000
# at time   2813657 ns READ : Bank = 0 Row =    4, Col =  44, Data =  2093, Dqm = 0000
# at time   2813677 ns READ : Bank = 0 Row =    4, Col =  45, Data =  2094, Dqm = 0000
# at time   2813690 ns BST  : Burst Terminate
# at time   2813697 ns READ : Bank = 0 Row =    4, Col =  46, Data =  2095, Dqm = 0000
# at time   2813717 ns READ : Bank = 0 Row =    4, Col =  47, Data =  2096, Dqm = 0000
# at time   2813770 ns BST  : Burst Terminate
# at time   2813790 ns PRE  : Bank = ALL
# at time   2823230 ns PRE  : Bank = ALL
# at time   2823250 ns PRE  : Bank = ALL
# at time   2823270 ns PRE  : Bank = ALL
# at time   2823290 ns ACT  : Bank = 0 Row =    4
# at time   2823390 ns WRITE: Bank = 0 Row =    4, Col =  48, Data =  2097, Dqm = 0000
# at time   2823410 ns WRITE: Bank = 0 Row =    4, Col =  49, Data =  2098, Dqm = 0000
# at time   2823430 ns WRITE: Bank = 0 Row =    4, Col =  50, Data =  2099, Dqm = 0000
# at time   2823450 ns WRITE: Bank = 0 Row =    4, Col =  51, Data =  2100, Dqm = 0000
# at time   2823470 ns WRITE: Bank = 0 Row =    4, Col =  52, Data =  2101, Dqm = 0000
# at time   2823490 ns WRITE: Bank = 0 Row =    4, Col =  53, Data =  2102, Dqm = 0000
# at time   2823510 ns WRITE: Bank = 0 Row =    4, Col =  54, Data =  2103, Dqm = 0000
# at time   2823530 ns WRITE: Bank = 0 Row =    4, Col =  55, Data =  2104, Dqm = 0000
# at time   2823550 ns WRITE: Bank = 0 Row =    4, Col =  56, Data =  2105, Dqm = 0000
# at time   2823570 ns WRITE: Bank = 0 Row =    4, Col =  57, Data =  2106, Dqm = 0000
# at time   2823590 ns WRITE: Bank = 0 Row =    4, Col =  58, Data =  2107, Dqm = 0000
# at time   2823610 ns WRITE: Bank = 0 Row =    4, Col =  59, Data =  2108, Dqm = 0000
# at time   2823630 ns WRITE: Bank = 0 Row =    4, Col =  60, Data =  2109, Dqm = 0000
# at time   2823650 ns WRITE: Bank = 0 Row =    4, Col =  61, Data =  2110, Dqm = 0000
# at time   2823670 ns WRITE: Bank = 0 Row =    4, Col =  62, Data =  2111, Dqm = 0000
# at time   2823690 ns WRITE: Bank = 0 Row =    4, Col =  63, Data =  2112, Dqm = 0000
# at time   2823710 ns BST  : Burst Terminate
# at time   2823730 ns BST  : Burst Terminate
# at time   2823750 ns PRE  : Bank = ALL
# at time   2825570 ns PRE  : Bank = ALL
# at time   2825590 ns PRE  : Bank = ALL
# at time   2825610 ns AREF : Auto Refresh
# at time   2833290 ns ACT  : Bank = 0 Row =    4
# at time   2833437 ns READ : Bank = 0 Row =    4, Col =  48, Data =  2097, Dqm = 0000
# at time   2833457 ns READ : Bank = 0 Row =    4, Col =  49, Data =  2098, Dqm = 0000
# at time   2833477 ns READ : Bank = 0 Row =    4, Col =  50, Data =  2099, Dqm = 0000
# at time   2833497 ns READ : Bank = 0 Row =    4, Col =  51, Data =  2100, Dqm = 0000
# at time   2833517 ns READ : Bank = 0 Row =    4, Col =  52, Data =  2101, Dqm = 0000
# at time   2833537 ns READ : Bank = 0 Row =    4, Col =  53, Data =  2102, Dqm = 0000
# at time   2833557 ns READ : Bank = 0 Row =    4, Col =  54, Data =  2103, Dqm = 0000
# at time   2833577 ns READ : Bank = 0 Row =    4, Col =  55, Data =  2104, Dqm = 0000
# at time   2833597 ns READ : Bank = 0 Row =    4, Col =  56, Data =  2105, Dqm = 0000
# at time   2833617 ns READ : Bank = 0 Row =    4, Col =  57, Data =  2106, Dqm = 0000
# at time   2833637 ns READ : Bank = 0 Row =    4, Col =  58, Data =  2107, Dqm = 0000
# at time   2833657 ns READ : Bank = 0 Row =    4, Col =  59, Data =  2108, Dqm = 0000
# at time   2833677 ns READ : Bank = 0 Row =    4, Col =  60, Data =  2109, Dqm = 0000
# at time   2833697 ns READ : Bank = 0 Row =    4, Col =  61, Data =  2110, Dqm = 0000
# at time   2833710 ns BST  : Burst Terminate
# at time   2833717 ns READ : Bank = 0 Row =    4, Col =  62, Data =  2111, Dqm = 0000
# at time   2833737 ns READ : Bank = 0 Row =    4, Col =  63, Data =  2112, Dqm = 0000
# at time   2833790 ns BST  : Burst Terminate
# at time   2833810 ns PRE  : Bank = ALL
# at time   2840570 ns PRE  : Bank = ALL
# at time   2840590 ns PRE  : Bank = ALL
# at time   2840610 ns AREF : Auto Refresh
# at time   2843250 ns PRE  : Bank = ALL
# at time   2843270 ns PRE  : Bank = ALL
# at time   2843290 ns PRE  : Bank = ALL
# at time   2843310 ns ACT  : Bank = 0 Row =    4
# at time   2843410 ns WRITE: Bank = 0 Row =    4, Col =  64, Data =  2113, Dqm = 0000
# at time   2843430 ns WRITE: Bank = 0 Row =    4, Col =  65, Data =  2114, Dqm = 0000
# at time   2843450 ns WRITE: Bank = 0 Row =    4, Col =  66, Data =  2115, Dqm = 0000
# at time   2843470 ns WRITE: Bank = 0 Row =    4, Col =  67, Data =  2116, Dqm = 0000
# at time   2843490 ns WRITE: Bank = 0 Row =    4, Col =  68, Data =  2117, Dqm = 0000
# at time   2843510 ns WRITE: Bank = 0 Row =    4, Col =  69, Data =  2118, Dqm = 0000
# at time   2843530 ns WRITE: Bank = 0 Row =    4, Col =  70, Data =  2119, Dqm = 0000
# at time   2843550 ns WRITE: Bank = 0 Row =    4, Col =  71, Data =  2120, Dqm = 0000
# at time   2843570 ns WRITE: Bank = 0 Row =    4, Col =  72, Data =  2121, Dqm = 0000
# at time   2843590 ns WRITE: Bank = 0 Row =    4, Col =  73, Data =  2122, Dqm = 0000
# at time   2843610 ns WRITE: Bank = 0 Row =    4, Col =  74, Data =  2123, Dqm = 0000
# at time   2843630 ns WRITE: Bank = 0 Row =    4, Col =  75, Data =  2124, Dqm = 0000
# at time   2843650 ns WRITE: Bank = 0 Row =    4, Col =  76, Data =  2125, Dqm = 0000
# at time   2843670 ns WRITE: Bank = 0 Row =    4, Col =  77, Data =  2126, Dqm = 0000
# at time   2843690 ns WRITE: Bank = 0 Row =    4, Col =  78, Data =  2127, Dqm = 0000
# at time   2843710 ns WRITE: Bank = 0 Row =    4, Col =  79, Data =  2128, Dqm = 0000
# at time   2843730 ns BST  : Burst Terminate
# at time   2843750 ns BST  : Burst Terminate
# at time   2843770 ns PRE  : Bank = ALL
# at time   2853310 ns ACT  : Bank = 0 Row =    4
# at time   2853457 ns READ : Bank = 0 Row =    4, Col =  64, Data =  2113, Dqm = 0000
# at time   2853477 ns READ : Bank = 0 Row =    4, Col =  65, Data =  2114, Dqm = 0000
# at time   2853497 ns READ : Bank = 0 Row =    4, Col =  66, Data =  2115, Dqm = 0000
# at time   2853517 ns READ : Bank = 0 Row =    4, Col =  67, Data =  2116, Dqm = 0000
# at time   2853537 ns READ : Bank = 0 Row =    4, Col =  68, Data =  2117, Dqm = 0000
# at time   2853557 ns READ : Bank = 0 Row =    4, Col =  69, Data =  2118, Dqm = 0000
# at time   2853577 ns READ : Bank = 0 Row =    4, Col =  70, Data =  2119, Dqm = 0000
# at time   2853597 ns READ : Bank = 0 Row =    4, Col =  71, Data =  2120, Dqm = 0000
# at time   2853617 ns READ : Bank = 0 Row =    4, Col =  72, Data =  2121, Dqm = 0000
# at time   2853637 ns READ : Bank = 0 Row =    4, Col =  73, Data =  2122, Dqm = 0000
# at time   2853657 ns READ : Bank = 0 Row =    4, Col =  74, Data =  2123, Dqm = 0000
# at time   2853677 ns READ : Bank = 0 Row =    4, Col =  75, Data =  2124, Dqm = 0000
# at time   2853697 ns READ : Bank = 0 Row =    4, Col =  76, Data =  2125, Dqm = 0000
# at time   2853717 ns READ : Bank = 0 Row =    4, Col =  77, Data =  2126, Dqm = 0000
# at time   2853730 ns BST  : Burst Terminate
# at time   2853737 ns READ : Bank = 0 Row =    4, Col =  78, Data =  2127, Dqm = 0000
# at time   2853757 ns READ : Bank = 0 Row =    4, Col =  79, Data =  2128, Dqm = 0000
# at time   2853810 ns BST  : Burst Terminate
# at time   2853830 ns PRE  : Bank = ALL
# at time   2855570 ns PRE  : Bank = ALL
# at time   2855590 ns PRE  : Bank = ALL
# at time   2855610 ns AREF : Auto Refresh
# at time   2863270 ns PRE  : Bank = ALL
# at time   2863290 ns PRE  : Bank = ALL
# at time   2863310 ns PRE  : Bank = ALL
# at time   2863330 ns ACT  : Bank = 0 Row =    4
# at time   2863430 ns WRITE: Bank = 0 Row =    4, Col =  80, Data =  2129, Dqm = 0000
# at time   2863450 ns WRITE: Bank = 0 Row =    4, Col =  81, Data =  2130, Dqm = 0000
# at time   2863470 ns WRITE: Bank = 0 Row =    4, Col =  82, Data =  2131, Dqm = 0000
# at time   2863490 ns WRITE: Bank = 0 Row =    4, Col =  83, Data =  2132, Dqm = 0000
# at time   2863510 ns WRITE: Bank = 0 Row =    4, Col =  84, Data =  2133, Dqm = 0000
# at time   2863530 ns WRITE: Bank = 0 Row =    4, Col =  85, Data =  2134, Dqm = 0000
# at time   2863550 ns WRITE: Bank = 0 Row =    4, Col =  86, Data =  2135, Dqm = 0000
# at time   2863570 ns WRITE: Bank = 0 Row =    4, Col =  87, Data =  2136, Dqm = 0000
# at time   2863590 ns WRITE: Bank = 0 Row =    4, Col =  88, Data =  2137, Dqm = 0000
# at time   2863610 ns WRITE: Bank = 0 Row =    4, Col =  89, Data =  2138, Dqm = 0000
# at time   2863630 ns WRITE: Bank = 0 Row =    4, Col =  90, Data =  2139, Dqm = 0000
# at time   2863650 ns WRITE: Bank = 0 Row =    4, Col =  91, Data =  2140, Dqm = 0000
# at time   2863670 ns WRITE: Bank = 0 Row =    4, Col =  92, Data =  2141, Dqm = 0000
# at time   2863690 ns WRITE: Bank = 0 Row =    4, Col =  93, Data =  2142, Dqm = 0000
# at time   2863710 ns WRITE: Bank = 0 Row =    4, Col =  94, Data =  2143, Dqm = 0000
# at time   2863730 ns WRITE: Bank = 0 Row =    4, Col =  95, Data =  2144, Dqm = 0000
# at time   2863750 ns BST  : Burst Terminate
# at time   2863770 ns BST  : Burst Terminate
# at time   2863790 ns PRE  : Bank = ALL
# at time   2870570 ns PRE  : Bank = ALL
# at time   2870590 ns PRE  : Bank = ALL
# at time   2870610 ns AREF : Auto Refresh
# at time   2873330 ns ACT  : Bank = 0 Row =    4
# at time   2873477 ns READ : Bank = 0 Row =    4, Col =  80, Data =  2129, Dqm = 0000
# at time   2873497 ns READ : Bank = 0 Row =    4, Col =  81, Data =  2130, Dqm = 0000
# at time   2873517 ns READ : Bank = 0 Row =    4, Col =  82, Data =  2131, Dqm = 0000
# at time   2873537 ns READ : Bank = 0 Row =    4, Col =  83, Data =  2132, Dqm = 0000
# at time   2873557 ns READ : Bank = 0 Row =    4, Col =  84, Data =  2133, Dqm = 0000
# at time   2873577 ns READ : Bank = 0 Row =    4, Col =  85, Data =  2134, Dqm = 0000
# at time   2873597 ns READ : Bank = 0 Row =    4, Col =  86, Data =  2135, Dqm = 0000
# at time   2873617 ns READ : Bank = 0 Row =    4, Col =  87, Data =  2136, Dqm = 0000
# at time   2873637 ns READ : Bank = 0 Row =    4, Col =  88, Data =  2137, Dqm = 0000
# at time   2873657 ns READ : Bank = 0 Row =    4, Col =  89, Data =  2138, Dqm = 0000
# at time   2873677 ns READ : Bank = 0 Row =    4, Col =  90, Data =  2139, Dqm = 0000
# at time   2873697 ns READ : Bank = 0 Row =    4, Col =  91, Data =  2140, Dqm = 0000
# at time   2873717 ns READ : Bank = 0 Row =    4, Col =  92, Data =  2141, Dqm = 0000
# at time   2873737 ns READ : Bank = 0 Row =    4, Col =  93, Data =  2142, Dqm = 0000
# at time   2873750 ns BST  : Burst Terminate
# at time   2873757 ns READ : Bank = 0 Row =    4, Col =  94, Data =  2143, Dqm = 0000
# at time   2873777 ns READ : Bank = 0 Row =    4, Col =  95, Data =  2144, Dqm = 0000
# at time   2873830 ns BST  : Burst Terminate
# at time   2873850 ns PRE  : Bank = ALL
# at time   2883290 ns PRE  : Bank = ALL
# at time   2883310 ns PRE  : Bank = ALL
# at time   2883330 ns PRE  : Bank = ALL
# at time   2883350 ns ACT  : Bank = 0 Row =    4
# at time   2883450 ns WRITE: Bank = 0 Row =    4, Col =  96, Data =  2145, Dqm = 0000
# at time   2883470 ns WRITE: Bank = 0 Row =    4, Col =  97, Data =  2146, Dqm = 0000
# at time   2883490 ns WRITE: Bank = 0 Row =    4, Col =  98, Data =  2147, Dqm = 0000
# at time   2883510 ns WRITE: Bank = 0 Row =    4, Col =  99, Data =  2148, Dqm = 0000
# at time   2883530 ns WRITE: Bank = 0 Row =    4, Col = 100, Data =  2149, Dqm = 0000
# at time   2883550 ns WRITE: Bank = 0 Row =    4, Col = 101, Data =  2150, Dqm = 0000
# at time   2883570 ns WRITE: Bank = 0 Row =    4, Col = 102, Data =  2151, Dqm = 0000
# at time   2883590 ns WRITE: Bank = 0 Row =    4, Col = 103, Data =  2152, Dqm = 0000
# at time   2883610 ns WRITE: Bank = 0 Row =    4, Col = 104, Data =  2153, Dqm = 0000
# at time   2883630 ns WRITE: Bank = 0 Row =    4, Col = 105, Data =  2154, Dqm = 0000
# at time   2883650 ns WRITE: Bank = 0 Row =    4, Col = 106, Data =  2155, Dqm = 0000
# at time   2883670 ns WRITE: Bank = 0 Row =    4, Col = 107, Data =  2156, Dqm = 0000
# at time   2883690 ns WRITE: Bank = 0 Row =    4, Col = 108, Data =  2157, Dqm = 0000
# at time   2883710 ns WRITE: Bank = 0 Row =    4, Col = 109, Data =  2158, Dqm = 0000
# at time   2883730 ns WRITE: Bank = 0 Row =    4, Col = 110, Data =  2159, Dqm = 0000
# at time   2883750 ns WRITE: Bank = 0 Row =    4, Col = 111, Data =  2160, Dqm = 0000
# at time   2883770 ns BST  : Burst Terminate
# at time   2883790 ns BST  : Burst Terminate
# at time   2883810 ns PRE  : Bank = ALL
# at time   2885570 ns PRE  : Bank = ALL
# at time   2885590 ns PRE  : Bank = ALL
# at time   2885610 ns AREF : Auto Refresh
# at time   2893350 ns ACT  : Bank = 0 Row =    4
# at time   2893497 ns READ : Bank = 0 Row =    4, Col =  96, Data =  2145, Dqm = 0000
# at time   2893517 ns READ : Bank = 0 Row =    4, Col =  97, Data =  2146, Dqm = 0000
# at time   2893537 ns READ : Bank = 0 Row =    4, Col =  98, Data =  2147, Dqm = 0000
# at time   2893557 ns READ : Bank = 0 Row =    4, Col =  99, Data =  2148, Dqm = 0000
# at time   2893577 ns READ : Bank = 0 Row =    4, Col = 100, Data =  2149, Dqm = 0000
# at time   2893597 ns READ : Bank = 0 Row =    4, Col = 101, Data =  2150, Dqm = 0000
# at time   2893617 ns READ : Bank = 0 Row =    4, Col = 102, Data =  2151, Dqm = 0000
# at time   2893637 ns READ : Bank = 0 Row =    4, Col = 103, Data =  2152, Dqm = 0000
# at time   2893657 ns READ : Bank = 0 Row =    4, Col = 104, Data =  2153, Dqm = 0000
# at time   2893677 ns READ : Bank = 0 Row =    4, Col = 105, Data =  2154, Dqm = 0000
# at time   2893697 ns READ : Bank = 0 Row =    4, Col = 106, Data =  2155, Dqm = 0000
# at time   2893717 ns READ : Bank = 0 Row =    4, Col = 107, Data =  2156, Dqm = 0000
# at time   2893737 ns READ : Bank = 0 Row =    4, Col = 108, Data =  2157, Dqm = 0000
# at time   2893757 ns READ : Bank = 0 Row =    4, Col = 109, Data =  2158, Dqm = 0000
# at time   2893770 ns BST  : Burst Terminate
# at time   2893777 ns READ : Bank = 0 Row =    4, Col = 110, Data =  2159, Dqm = 0000
# at time   2893797 ns READ : Bank = 0 Row =    4, Col = 111, Data =  2160, Dqm = 0000
# at time   2893850 ns BST  : Burst Terminate
# at time   2893870 ns PRE  : Bank = ALL
# at time   2900570 ns PRE  : Bank = ALL
# at time   2900590 ns PRE  : Bank = ALL
# at time   2900610 ns AREF : Auto Refresh
# at time   2903310 ns PRE  : Bank = ALL
# at time   2903330 ns PRE  : Bank = ALL
# at time   2903350 ns PRE  : Bank = ALL
# at time   2903370 ns ACT  : Bank = 0 Row =    4
# at time   2903470 ns WRITE: Bank = 0 Row =    4, Col = 112, Data =  2161, Dqm = 0000
# at time   2903490 ns WRITE: Bank = 0 Row =    4, Col = 113, Data =  2162, Dqm = 0000
# at time   2903510 ns WRITE: Bank = 0 Row =    4, Col = 114, Data =  2163, Dqm = 0000
# at time   2903530 ns WRITE: Bank = 0 Row =    4, Col = 115, Data =  2164, Dqm = 0000
# at time   2903550 ns WRITE: Bank = 0 Row =    4, Col = 116, Data =  2165, Dqm = 0000
# at time   2903570 ns WRITE: Bank = 0 Row =    4, Col = 117, Data =  2166, Dqm = 0000
# at time   2903590 ns WRITE: Bank = 0 Row =    4, Col = 118, Data =  2167, Dqm = 0000
# at time   2903610 ns WRITE: Bank = 0 Row =    4, Col = 119, Data =  2168, Dqm = 0000
# at time   2903630 ns WRITE: Bank = 0 Row =    4, Col = 120, Data =  2169, Dqm = 0000
# at time   2903650 ns WRITE: Bank = 0 Row =    4, Col = 121, Data =  2170, Dqm = 0000
# at time   2903670 ns WRITE: Bank = 0 Row =    4, Col = 122, Data =  2171, Dqm = 0000
# at time   2903690 ns WRITE: Bank = 0 Row =    4, Col = 123, Data =  2172, Dqm = 0000
# at time   2903710 ns WRITE: Bank = 0 Row =    4, Col = 124, Data =  2173, Dqm = 0000
# at time   2903730 ns WRITE: Bank = 0 Row =    4, Col = 125, Data =  2174, Dqm = 0000
# at time   2903750 ns WRITE: Bank = 0 Row =    4, Col = 126, Data =  2175, Dqm = 0000
# at time   2903770 ns WRITE: Bank = 0 Row =    4, Col = 127, Data =  2176, Dqm = 0000
# at time   2903790 ns BST  : Burst Terminate
# at time   2903810 ns BST  : Burst Terminate
# at time   2903830 ns PRE  : Bank = ALL
# at time   2913370 ns ACT  : Bank = 0 Row =    4
# at time   2913517 ns READ : Bank = 0 Row =    4, Col = 112, Data =  2161, Dqm = 0000
# at time   2913537 ns READ : Bank = 0 Row =    4, Col = 113, Data =  2162, Dqm = 0000
# at time   2913557 ns READ : Bank = 0 Row =    4, Col = 114, Data =  2163, Dqm = 0000
# at time   2913577 ns READ : Bank = 0 Row =    4, Col = 115, Data =  2164, Dqm = 0000
# at time   2913597 ns READ : Bank = 0 Row =    4, Col = 116, Data =  2165, Dqm = 0000
# at time   2913617 ns READ : Bank = 0 Row =    4, Col = 117, Data =  2166, Dqm = 0000
# at time   2913637 ns READ : Bank = 0 Row =    4, Col = 118, Data =  2167, Dqm = 0000
# at time   2913657 ns READ : Bank = 0 Row =    4, Col = 119, Data =  2168, Dqm = 0000
# at time   2913677 ns READ : Bank = 0 Row =    4, Col = 120, Data =  2169, Dqm = 0000
# at time   2913697 ns READ : Bank = 0 Row =    4, Col = 121, Data =  2170, Dqm = 0000
# at time   2913717 ns READ : Bank = 0 Row =    4, Col = 122, Data =  2171, Dqm = 0000
# at time   2913737 ns READ : Bank = 0 Row =    4, Col = 123, Data =  2172, Dqm = 0000
# at time   2913757 ns READ : Bank = 0 Row =    4, Col = 124, Data =  2173, Dqm = 0000
# at time   2913777 ns READ : Bank = 0 Row =    4, Col = 125, Data =  2174, Dqm = 0000
# at time   2913790 ns BST  : Burst Terminate
# at time   2913797 ns READ : Bank = 0 Row =    4, Col = 126, Data =  2175, Dqm = 0000
# at time   2913817 ns READ : Bank = 0 Row =    4, Col = 127, Data =  2176, Dqm = 0000
# at time   2913870 ns BST  : Burst Terminate
# at time   2913890 ns PRE  : Bank = ALL
# at time   2915570 ns PRE  : Bank = ALL
# at time   2915590 ns PRE  : Bank = ALL
# at time   2915610 ns AREF : Auto Refresh
# at time   2923330 ns PRE  : Bank = ALL
# at time   2923350 ns PRE  : Bank = ALL
# at time   2923370 ns PRE  : Bank = ALL
# at time   2923390 ns ACT  : Bank = 0 Row =    4
# at time   2923490 ns WRITE: Bank = 0 Row =    4, Col = 128, Data =  2177, Dqm = 0000
# at time   2923510 ns WRITE: Bank = 0 Row =    4, Col = 129, Data =  2178, Dqm = 0000
# at time   2923530 ns WRITE: Bank = 0 Row =    4, Col = 130, Data =  2179, Dqm = 0000
# at time   2923550 ns WRITE: Bank = 0 Row =    4, Col = 131, Data =  2180, Dqm = 0000
# at time   2923570 ns WRITE: Bank = 0 Row =    4, Col = 132, Data =  2181, Dqm = 0000
# at time   2923590 ns WRITE: Bank = 0 Row =    4, Col = 133, Data =  2182, Dqm = 0000
# at time   2923610 ns WRITE: Bank = 0 Row =    4, Col = 134, Data =  2183, Dqm = 0000
# at time   2923630 ns WRITE: Bank = 0 Row =    4, Col = 135, Data =  2184, Dqm = 0000
# at time   2923650 ns WRITE: Bank = 0 Row =    4, Col = 136, Data =  2185, Dqm = 0000
# at time   2923670 ns WRITE: Bank = 0 Row =    4, Col = 137, Data =  2186, Dqm = 0000
# at time   2923690 ns WRITE: Bank = 0 Row =    4, Col = 138, Data =  2187, Dqm = 0000
# at time   2923710 ns WRITE: Bank = 0 Row =    4, Col = 139, Data =  2188, Dqm = 0000
# at time   2923730 ns WRITE: Bank = 0 Row =    4, Col = 140, Data =  2189, Dqm = 0000
# at time   2923750 ns WRITE: Bank = 0 Row =    4, Col = 141, Data =  2190, Dqm = 0000
# at time   2923770 ns WRITE: Bank = 0 Row =    4, Col = 142, Data =  2191, Dqm = 0000
# at time   2923790 ns WRITE: Bank = 0 Row =    4, Col = 143, Data =  2192, Dqm = 0000
# at time   2923810 ns BST  : Burst Terminate
# at time   2923830 ns BST  : Burst Terminate
# at time   2923850 ns PRE  : Bank = ALL
# at time   2930570 ns PRE  : Bank = ALL
# at time   2930590 ns PRE  : Bank = ALL
# at time   2930610 ns AREF : Auto Refresh
# at time   2933390 ns ACT  : Bank = 0 Row =    4
# at time   2933537 ns READ : Bank = 0 Row =    4, Col = 128, Data =  2177, Dqm = 0000
# at time   2933557 ns READ : Bank = 0 Row =    4, Col = 129, Data =  2178, Dqm = 0000
# at time   2933577 ns READ : Bank = 0 Row =    4, Col = 130, Data =  2179, Dqm = 0000
# at time   2933597 ns READ : Bank = 0 Row =    4, Col = 131, Data =  2180, Dqm = 0000
# at time   2933617 ns READ : Bank = 0 Row =    4, Col = 132, Data =  2181, Dqm = 0000
# at time   2933637 ns READ : Bank = 0 Row =    4, Col = 133, Data =  2182, Dqm = 0000
# at time   2933657 ns READ : Bank = 0 Row =    4, Col = 134, Data =  2183, Dqm = 0000
# at time   2933677 ns READ : Bank = 0 Row =    4, Col = 135, Data =  2184, Dqm = 0000
# at time   2933697 ns READ : Bank = 0 Row =    4, Col = 136, Data =  2185, Dqm = 0000
# at time   2933717 ns READ : Bank = 0 Row =    4, Col = 137, Data =  2186, Dqm = 0000
# at time   2933737 ns READ : Bank = 0 Row =    4, Col = 138, Data =  2187, Dqm = 0000
# at time   2933757 ns READ : Bank = 0 Row =    4, Col = 139, Data =  2188, Dqm = 0000
# at time   2933777 ns READ : Bank = 0 Row =    4, Col = 140, Data =  2189, Dqm = 0000
# at time   2933797 ns READ : Bank = 0 Row =    4, Col = 141, Data =  2190, Dqm = 0000
# at time   2933810 ns BST  : Burst Terminate
# at time   2933817 ns READ : Bank = 0 Row =    4, Col = 142, Data =  2191, Dqm = 0000
# at time   2933837 ns READ : Bank = 0 Row =    4, Col = 143, Data =  2192, Dqm = 0000
# at time   2933890 ns BST  : Burst Terminate
# at time   2933910 ns PRE  : Bank = ALL
# at time   2943350 ns PRE  : Bank = ALL
# at time   2943370 ns PRE  : Bank = ALL
# at time   2943390 ns PRE  : Bank = ALL
# at time   2943410 ns ACT  : Bank = 0 Row =    4
# at time   2943510 ns WRITE: Bank = 0 Row =    4, Col = 144, Data =  2193, Dqm = 0000
# at time   2943530 ns WRITE: Bank = 0 Row =    4, Col = 145, Data =  2194, Dqm = 0000
# at time   2943550 ns WRITE: Bank = 0 Row =    4, Col = 146, Data =  2195, Dqm = 0000
# at time   2943570 ns WRITE: Bank = 0 Row =    4, Col = 147, Data =  2196, Dqm = 0000
# at time   2943590 ns WRITE: Bank = 0 Row =    4, Col = 148, Data =  2197, Dqm = 0000
# at time   2943610 ns WRITE: Bank = 0 Row =    4, Col = 149, Data =  2198, Dqm = 0000
# at time   2943630 ns WRITE: Bank = 0 Row =    4, Col = 150, Data =  2199, Dqm = 0000
# at time   2943650 ns WRITE: Bank = 0 Row =    4, Col = 151, Data =  2200, Dqm = 0000
# at time   2943670 ns WRITE: Bank = 0 Row =    4, Col = 152, Data =  2201, Dqm = 0000
# at time   2943690 ns WRITE: Bank = 0 Row =    4, Col = 153, Data =  2202, Dqm = 0000
# at time   2943710 ns WRITE: Bank = 0 Row =    4, Col = 154, Data =  2203, Dqm = 0000
# at time   2943730 ns WRITE: Bank = 0 Row =    4, Col = 155, Data =  2204, Dqm = 0000
# at time   2943750 ns WRITE: Bank = 0 Row =    4, Col = 156, Data =  2205, Dqm = 0000
# at time   2943770 ns WRITE: Bank = 0 Row =    4, Col = 157, Data =  2206, Dqm = 0000
# at time   2943790 ns WRITE: Bank = 0 Row =    4, Col = 158, Data =  2207, Dqm = 0000
# at time   2943810 ns WRITE: Bank = 0 Row =    4, Col = 159, Data =  2208, Dqm = 0000
# at time   2943830 ns BST  : Burst Terminate
# at time   2943850 ns BST  : Burst Terminate
# at time   2943870 ns PRE  : Bank = ALL
# at time   2945570 ns PRE  : Bank = ALL
# at time   2945590 ns PRE  : Bank = ALL
# at time   2945610 ns AREF : Auto Refresh
# at time   2953410 ns ACT  : Bank = 0 Row =    4
# at time   2953557 ns READ : Bank = 0 Row =    4, Col = 144, Data =  2193, Dqm = 0000
# at time   2953577 ns READ : Bank = 0 Row =    4, Col = 145, Data =  2194, Dqm = 0000
# at time   2953597 ns READ : Bank = 0 Row =    4, Col = 146, Data =  2195, Dqm = 0000
# at time   2953617 ns READ : Bank = 0 Row =    4, Col = 147, Data =  2196, Dqm = 0000
# at time   2953637 ns READ : Bank = 0 Row =    4, Col = 148, Data =  2197, Dqm = 0000
# at time   2953657 ns READ : Bank = 0 Row =    4, Col = 149, Data =  2198, Dqm = 0000
# at time   2953677 ns READ : Bank = 0 Row =    4, Col = 150, Data =  2199, Dqm = 0000
# at time   2953697 ns READ : Bank = 0 Row =    4, Col = 151, Data =  2200, Dqm = 0000
# at time   2953717 ns READ : Bank = 0 Row =    4, Col = 152, Data =  2201, Dqm = 0000
# at time   2953737 ns READ : Bank = 0 Row =    4, Col = 153, Data =  2202, Dqm = 0000
# at time   2953757 ns READ : Bank = 0 Row =    4, Col = 154, Data =  2203, Dqm = 0000
# at time   2953777 ns READ : Bank = 0 Row =    4, Col = 155, Data =  2204, Dqm = 0000
# at time   2953797 ns READ : Bank = 0 Row =    4, Col = 156, Data =  2205, Dqm = 0000
# at time   2953817 ns READ : Bank = 0 Row =    4, Col = 157, Data =  2206, Dqm = 0000
# at time   2953830 ns BST  : Burst Terminate
# at time   2953837 ns READ : Bank = 0 Row =    4, Col = 158, Data =  2207, Dqm = 0000
# at time   2953857 ns READ : Bank = 0 Row =    4, Col = 159, Data =  2208, Dqm = 0000
# at time   2953910 ns BST  : Burst Terminate
# at time   2953930 ns PRE  : Bank = ALL
# at time   2960570 ns PRE  : Bank = ALL
# at time   2960590 ns PRE  : Bank = ALL
# at time   2960610 ns AREF : Auto Refresh
# at time   2963370 ns PRE  : Bank = ALL
# at time   2963390 ns PRE  : Bank = ALL
# at time   2963410 ns PRE  : Bank = ALL
# at time   2963430 ns ACT  : Bank = 0 Row =    4
# at time   2963530 ns WRITE: Bank = 0 Row =    4, Col = 160, Data =  2209, Dqm = 0000
# at time   2963550 ns WRITE: Bank = 0 Row =    4, Col = 161, Data =  2210, Dqm = 0000
# at time   2963570 ns WRITE: Bank = 0 Row =    4, Col = 162, Data =  2211, Dqm = 0000
# at time   2963590 ns WRITE: Bank = 0 Row =    4, Col = 163, Data =  2212, Dqm = 0000
# at time   2963610 ns WRITE: Bank = 0 Row =    4, Col = 164, Data =  2213, Dqm = 0000
# at time   2963630 ns WRITE: Bank = 0 Row =    4, Col = 165, Data =  2214, Dqm = 0000
# at time   2963650 ns WRITE: Bank = 0 Row =    4, Col = 166, Data =  2215, Dqm = 0000
# at time   2963670 ns WRITE: Bank = 0 Row =    4, Col = 167, Data =  2216, Dqm = 0000
# at time   2963690 ns WRITE: Bank = 0 Row =    4, Col = 168, Data =  2217, Dqm = 0000
# at time   2963710 ns WRITE: Bank = 0 Row =    4, Col = 169, Data =  2218, Dqm = 0000
# at time   2963730 ns WRITE: Bank = 0 Row =    4, Col = 170, Data =  2219, Dqm = 0000
# at time   2963750 ns WRITE: Bank = 0 Row =    4, Col = 171, Data =  2220, Dqm = 0000
# at time   2963770 ns WRITE: Bank = 0 Row =    4, Col = 172, Data =  2221, Dqm = 0000
# at time   2963790 ns WRITE: Bank = 0 Row =    4, Col = 173, Data =  2222, Dqm = 0000
# at time   2963810 ns WRITE: Bank = 0 Row =    4, Col = 174, Data =  2223, Dqm = 0000
# at time   2963830 ns WRITE: Bank = 0 Row =    4, Col = 175, Data =  2224, Dqm = 0000
# at time   2963850 ns BST  : Burst Terminate
# at time   2963870 ns BST  : Burst Terminate
# at time   2963890 ns PRE  : Bank = ALL
# at time   2973430 ns ACT  : Bank = 0 Row =    4
# at time   2973577 ns READ : Bank = 0 Row =    4, Col = 160, Data =  2209, Dqm = 0000
# at time   2973597 ns READ : Bank = 0 Row =    4, Col = 161, Data =  2210, Dqm = 0000
# at time   2973617 ns READ : Bank = 0 Row =    4, Col = 162, Data =  2211, Dqm = 0000
# at time   2973637 ns READ : Bank = 0 Row =    4, Col = 163, Data =  2212, Dqm = 0000
# at time   2973657 ns READ : Bank = 0 Row =    4, Col = 164, Data =  2213, Dqm = 0000
# at time   2973677 ns READ : Bank = 0 Row =    4, Col = 165, Data =  2214, Dqm = 0000
# at time   2973697 ns READ : Bank = 0 Row =    4, Col = 166, Data =  2215, Dqm = 0000
# at time   2973717 ns READ : Bank = 0 Row =    4, Col = 167, Data =  2216, Dqm = 0000
# at time   2973737 ns READ : Bank = 0 Row =    4, Col = 168, Data =  2217, Dqm = 0000
# at time   2973757 ns READ : Bank = 0 Row =    4, Col = 169, Data =  2218, Dqm = 0000
# at time   2973777 ns READ : Bank = 0 Row =    4, Col = 170, Data =  2219, Dqm = 0000
# at time   2973797 ns READ : Bank = 0 Row =    4, Col = 171, Data =  2220, Dqm = 0000
# at time   2973817 ns READ : Bank = 0 Row =    4, Col = 172, Data =  2221, Dqm = 0000
# at time   2973837 ns READ : Bank = 0 Row =    4, Col = 173, Data =  2222, Dqm = 0000
# at time   2973850 ns BST  : Burst Terminate
# at time   2973857 ns READ : Bank = 0 Row =    4, Col = 174, Data =  2223, Dqm = 0000
# at time   2973877 ns READ : Bank = 0 Row =    4, Col = 175, Data =  2224, Dqm = 0000
# at time   2973930 ns BST  : Burst Terminate
# at time   2973950 ns PRE  : Bank = ALL
# at time   2975570 ns PRE  : Bank = ALL
# at time   2975590 ns PRE  : Bank = ALL
# at time   2975610 ns AREF : Auto Refresh
# at time   2983390 ns PRE  : Bank = ALL
# at time   2983410 ns PRE  : Bank = ALL
# at time   2983430 ns PRE  : Bank = ALL
# at time   2983450 ns ACT  : Bank = 0 Row =    4
# at time   2983550 ns WRITE: Bank = 0 Row =    4, Col = 176, Data =  2225, Dqm = 0000
# at time   2983570 ns WRITE: Bank = 0 Row =    4, Col = 177, Data =  2226, Dqm = 0000
# at time   2983590 ns WRITE: Bank = 0 Row =    4, Col = 178, Data =  2227, Dqm = 0000
# at time   2983610 ns WRITE: Bank = 0 Row =    4, Col = 179, Data =  2228, Dqm = 0000
# at time   2983630 ns WRITE: Bank = 0 Row =    4, Col = 180, Data =  2229, Dqm = 0000
# at time   2983650 ns WRITE: Bank = 0 Row =    4, Col = 181, Data =  2230, Dqm = 0000
# at time   2983670 ns WRITE: Bank = 0 Row =    4, Col = 182, Data =  2231, Dqm = 0000
# at time   2983690 ns WRITE: Bank = 0 Row =    4, Col = 183, Data =  2232, Dqm = 0000
# at time   2983710 ns WRITE: Bank = 0 Row =    4, Col = 184, Data =  2233, Dqm = 0000
# at time   2983730 ns WRITE: Bank = 0 Row =    4, Col = 185, Data =  2234, Dqm = 0000
# at time   2983750 ns WRITE: Bank = 0 Row =    4, Col = 186, Data =  2235, Dqm = 0000
# at time   2983770 ns WRITE: Bank = 0 Row =    4, Col = 187, Data =  2236, Dqm = 0000
# at time   2983790 ns WRITE: Bank = 0 Row =    4, Col = 188, Data =  2237, Dqm = 0000
# at time   2983810 ns WRITE: Bank = 0 Row =    4, Col = 189, Data =  2238, Dqm = 0000
# at time   2983830 ns WRITE: Bank = 0 Row =    4, Col = 190, Data =  2239, Dqm = 0000
# at time   2983850 ns WRITE: Bank = 0 Row =    4, Col = 191, Data =  2240, Dqm = 0000
# at time   2983870 ns BST  : Burst Terminate
# at time   2983890 ns BST  : Burst Terminate
# at time   2983910 ns PRE  : Bank = ALL
# at time   2990570 ns PRE  : Bank = ALL
# at time   2990590 ns PRE  : Bank = ALL
# at time   2990610 ns AREF : Auto Refresh
# at time   2993450 ns ACT  : Bank = 0 Row =    4
# at time   2993597 ns READ : Bank = 0 Row =    4, Col = 176, Data =  2225, Dqm = 0000
# at time   2993617 ns READ : Bank = 0 Row =    4, Col = 177, Data =  2226, Dqm = 0000
# at time   2993637 ns READ : Bank = 0 Row =    4, Col = 178, Data =  2227, Dqm = 0000
# at time   2993657 ns READ : Bank = 0 Row =    4, Col = 179, Data =  2228, Dqm = 0000
# at time   2993677 ns READ : Bank = 0 Row =    4, Col = 180, Data =  2229, Dqm = 0000
# at time   2993697 ns READ : Bank = 0 Row =    4, Col = 181, Data =  2230, Dqm = 0000
# at time   2993717 ns READ : Bank = 0 Row =    4, Col = 182, Data =  2231, Dqm = 0000
# at time   2993737 ns READ : Bank = 0 Row =    4, Col = 183, Data =  2232, Dqm = 0000
# at time   2993757 ns READ : Bank = 0 Row =    4, Col = 184, Data =  2233, Dqm = 0000
# at time   2993777 ns READ : Bank = 0 Row =    4, Col = 185, Data =  2234, Dqm = 0000
# at time   2993797 ns READ : Bank = 0 Row =    4, Col = 186, Data =  2235, Dqm = 0000
# at time   2993817 ns READ : Bank = 0 Row =    4, Col = 187, Data =  2236, Dqm = 0000
# at time   2993837 ns READ : Bank = 0 Row =    4, Col = 188, Data =  2237, Dqm = 0000
# at time   2993857 ns READ : Bank = 0 Row =    4, Col = 189, Data =  2238, Dqm = 0000
# at time   2993870 ns BST  : Burst Terminate
# at time   2993877 ns READ : Bank = 0 Row =    4, Col = 190, Data =  2239, Dqm = 0000
# at time   2993897 ns READ : Bank = 0 Row =    4, Col = 191, Data =  2240, Dqm = 0000
# at time   2993950 ns BST  : Burst Terminate
# at time   2993970 ns PRE  : Bank = ALL
run
# at time   3003410 ns PRE  : Bank = ALL
# at time   3003430 ns PRE  : Bank = ALL
# at time   3003450 ns PRE  : Bank = ALL
# at time   3003470 ns ACT  : Bank = 0 Row =    4
# at time   3003570 ns WRITE: Bank = 0 Row =    4, Col = 192, Data =  2241, Dqm = 0000
# at time   3003590 ns WRITE: Bank = 0 Row =    4, Col = 193, Data =  2242, Dqm = 0000
# at time   3003610 ns WRITE: Bank = 0 Row =    4, Col = 194, Data =  2243, Dqm = 0000
# at time   3003630 ns WRITE: Bank = 0 Row =    4, Col = 195, Data =  2244, Dqm = 0000
# at time   3003650 ns WRITE: Bank = 0 Row =    4, Col = 196, Data =  2245, Dqm = 0000
# at time   3003670 ns WRITE: Bank = 0 Row =    4, Col = 197, Data =  2246, Dqm = 0000
# at time   3003690 ns WRITE: Bank = 0 Row =    4, Col = 198, Data =  2247, Dqm = 0000
# at time   3003710 ns WRITE: Bank = 0 Row =    4, Col = 199, Data =  2248, Dqm = 0000
# at time   3003730 ns WRITE: Bank = 0 Row =    4, Col = 200, Data =  2249, Dqm = 0000
# at time   3003750 ns WRITE: Bank = 0 Row =    4, Col = 201, Data =  2250, Dqm = 0000
# at time   3003770 ns WRITE: Bank = 0 Row =    4, Col = 202, Data =  2251, Dqm = 0000
# at time   3003790 ns WRITE: Bank = 0 Row =    4, Col = 203, Data =  2252, Dqm = 0000
# at time   3003810 ns WRITE: Bank = 0 Row =    4, Col = 204, Data =  2253, Dqm = 0000
# at time   3003830 ns WRITE: Bank = 0 Row =    4, Col = 205, Data =  2254, Dqm = 0000
# at time   3003850 ns WRITE: Bank = 0 Row =    4, Col = 206, Data =  2255, Dqm = 0000
# at time   3003870 ns WRITE: Bank = 0 Row =    4, Col = 207, Data =  2256, Dqm = 0000
# at time   3003890 ns BST  : Burst Terminate
# at time   3003910 ns BST  : Burst Terminate
# at time   3003930 ns PRE  : Bank = ALL
# at time   3005570 ns PRE  : Bank = ALL
# at time   3005590 ns PRE  : Bank = ALL
# at time   3005610 ns AREF : Auto Refresh
# at time   3013470 ns ACT  : Bank = 0 Row =    4
# at time   3013617 ns READ : Bank = 0 Row =    4, Col = 192, Data =  2241, Dqm = 0000
# at time   3013637 ns READ : Bank = 0 Row =    4, Col = 193, Data =  2242, Dqm = 0000
# at time   3013657 ns READ : Bank = 0 Row =    4, Col = 194, Data =  2243, Dqm = 0000
# at time   3013677 ns READ : Bank = 0 Row =    4, Col = 195, Data =  2244, Dqm = 0000
# at time   3013697 ns READ : Bank = 0 Row =    4, Col = 196, Data =  2245, Dqm = 0000
# at time   3013717 ns READ : Bank = 0 Row =    4, Col = 197, Data =  2246, Dqm = 0000
# at time   3013737 ns READ : Bank = 0 Row =    4, Col = 198, Data =  2247, Dqm = 0000
# at time   3013757 ns READ : Bank = 0 Row =    4, Col = 199, Data =  2248, Dqm = 0000
# at time   3013777 ns READ : Bank = 0 Row =    4, Col = 200, Data =  2249, Dqm = 0000
# at time   3013797 ns READ : Bank = 0 Row =    4, Col = 201, Data =  2250, Dqm = 0000
# at time   3013817 ns READ : Bank = 0 Row =    4, Col = 202, Data =  2251, Dqm = 0000
# at time   3013837 ns READ : Bank = 0 Row =    4, Col = 203, Data =  2252, Dqm = 0000
# at time   3013857 ns READ : Bank = 0 Row =    4, Col = 204, Data =  2253, Dqm = 0000
# at time   3013877 ns READ : Bank = 0 Row =    4, Col = 205, Data =  2254, Dqm = 0000
# at time   3013890 ns BST  : Burst Terminate
# at time   3013897 ns READ : Bank = 0 Row =    4, Col = 206, Data =  2255, Dqm = 0000
# at time   3013917 ns READ : Bank = 0 Row =    4, Col = 207, Data =  2256, Dqm = 0000
# at time   3013970 ns BST  : Burst Terminate
# at time   3013990 ns PRE  : Bank = ALL
# at time   3020570 ns PRE  : Bank = ALL
# at time   3020590 ns PRE  : Bank = ALL
# at time   3020610 ns AREF : Auto Refresh
# at time   3023430 ns PRE  : Bank = ALL
# at time   3023450 ns PRE  : Bank = ALL
# at time   3023470 ns PRE  : Bank = ALL
# at time   3023490 ns ACT  : Bank = 0 Row =    4
# at time   3023590 ns WRITE: Bank = 0 Row =    4, Col = 208, Data =  2257, Dqm = 0000
# at time   3023610 ns WRITE: Bank = 0 Row =    4, Col = 209, Data =  2258, Dqm = 0000
# at time   3023630 ns WRITE: Bank = 0 Row =    4, Col = 210, Data =  2259, Dqm = 0000
# at time   3023650 ns WRITE: Bank = 0 Row =    4, Col = 211, Data =  2260, Dqm = 0000
# at time   3023670 ns WRITE: Bank = 0 Row =    4, Col = 212, Data =  2261, Dqm = 0000
# at time   3023690 ns WRITE: Bank = 0 Row =    4, Col = 213, Data =  2262, Dqm = 0000
# at time   3023710 ns WRITE: Bank = 0 Row =    4, Col = 214, Data =  2263, Dqm = 0000
# at time   3023730 ns WRITE: Bank = 0 Row =    4, Col = 215, Data =  2264, Dqm = 0000
# at time   3023750 ns WRITE: Bank = 0 Row =    4, Col = 216, Data =  2265, Dqm = 0000
# at time   3023770 ns WRITE: Bank = 0 Row =    4, Col = 217, Data =  2266, Dqm = 0000
# at time   3023790 ns WRITE: Bank = 0 Row =    4, Col = 218, Data =  2267, Dqm = 0000
# at time   3023810 ns WRITE: Bank = 0 Row =    4, Col = 219, Data =  2268, Dqm = 0000
# at time   3023830 ns WRITE: Bank = 0 Row =    4, Col = 220, Data =  2269, Dqm = 0000
# at time   3023850 ns WRITE: Bank = 0 Row =    4, Col = 221, Data =  2270, Dqm = 0000
# at time   3023870 ns WRITE: Bank = 0 Row =    4, Col = 222, Data =  2271, Dqm = 0000
# at time   3023890 ns WRITE: Bank = 0 Row =    4, Col = 223, Data =  2272, Dqm = 0000
# at time   3023910 ns BST  : Burst Terminate
# at time   3023930 ns BST  : Burst Terminate
# at time   3023950 ns PRE  : Bank = ALL
# at time   3033490 ns ACT  : Bank = 0 Row =    4
# at time   3033637 ns READ : Bank = 0 Row =    4, Col = 208, Data =  2257, Dqm = 0000
# at time   3033657 ns READ : Bank = 0 Row =    4, Col = 209, Data =  2258, Dqm = 0000
# at time   3033677 ns READ : Bank = 0 Row =    4, Col = 210, Data =  2259, Dqm = 0000
# at time   3033697 ns READ : Bank = 0 Row =    4, Col = 211, Data =  2260, Dqm = 0000
# at time   3033717 ns READ : Bank = 0 Row =    4, Col = 212, Data =  2261, Dqm = 0000
# at time   3033737 ns READ : Bank = 0 Row =    4, Col = 213, Data =  2262, Dqm = 0000
# at time   3033757 ns READ : Bank = 0 Row =    4, Col = 214, Data =  2263, Dqm = 0000
# at time   3033777 ns READ : Bank = 0 Row =    4, Col = 215, Data =  2264, Dqm = 0000
# at time   3033797 ns READ : Bank = 0 Row =    4, Col = 216, Data =  2265, Dqm = 0000
# at time   3033817 ns READ : Bank = 0 Row =    4, Col = 217, Data =  2266, Dqm = 0000
# at time   3033837 ns READ : Bank = 0 Row =    4, Col = 218, Data =  2267, Dqm = 0000
# at time   3033857 ns READ : Bank = 0 Row =    4, Col = 219, Data =  2268, Dqm = 0000
# at time   3033877 ns READ : Bank = 0 Row =    4, Col = 220, Data =  2269, Dqm = 0000
# at time   3033897 ns READ : Bank = 0 Row =    4, Col = 221, Data =  2270, Dqm = 0000
# at time   3033910 ns BST  : Burst Terminate
# at time   3033917 ns READ : Bank = 0 Row =    4, Col = 222, Data =  2271, Dqm = 0000
# at time   3033937 ns READ : Bank = 0 Row =    4, Col = 223, Data =  2272, Dqm = 0000
# at time   3033990 ns BST  : Burst Terminate
# at time   3034010 ns PRE  : Bank = ALL
# at time   3035570 ns PRE  : Bank = ALL
# at time   3035590 ns PRE  : Bank = ALL
# at time   3035610 ns AREF : Auto Refresh
# at time   3043450 ns PRE  : Bank = ALL
# at time   3043470 ns PRE  : Bank = ALL
# at time   3043490 ns PRE  : Bank = ALL
# at time   3043510 ns ACT  : Bank = 0 Row =    4
# at time   3043610 ns WRITE: Bank = 0 Row =    4, Col = 224, Data =  2273, Dqm = 0000
# at time   3043630 ns WRITE: Bank = 0 Row =    4, Col = 225, Data =  2274, Dqm = 0000
# at time   3043650 ns WRITE: Bank = 0 Row =    4, Col = 226, Data =  2275, Dqm = 0000
# at time   3043670 ns WRITE: Bank = 0 Row =    4, Col = 227, Data =  2276, Dqm = 0000
# at time   3043690 ns WRITE: Bank = 0 Row =    4, Col = 228, Data =  2277, Dqm = 0000
# at time   3043710 ns WRITE: Bank = 0 Row =    4, Col = 229, Data =  2278, Dqm = 0000
# at time   3043730 ns WRITE: Bank = 0 Row =    4, Col = 230, Data =  2279, Dqm = 0000
# at time   3043750 ns WRITE: Bank = 0 Row =    4, Col = 231, Data =  2280, Dqm = 0000
# at time   3043770 ns WRITE: Bank = 0 Row =    4, Col = 232, Data =  2281, Dqm = 0000
# at time   3043790 ns WRITE: Bank = 0 Row =    4, Col = 233, Data =  2282, Dqm = 0000
# at time   3043810 ns WRITE: Bank = 0 Row =    4, Col = 234, Data =  2283, Dqm = 0000
# at time   3043830 ns WRITE: Bank = 0 Row =    4, Col = 235, Data =  2284, Dqm = 0000
# at time   3043850 ns WRITE: Bank = 0 Row =    4, Col = 236, Data =  2285, Dqm = 0000
# at time   3043870 ns WRITE: Bank = 0 Row =    4, Col = 237, Data =  2286, Dqm = 0000
# at time   3043890 ns WRITE: Bank = 0 Row =    4, Col = 238, Data =  2287, Dqm = 0000
# at time   3043910 ns WRITE: Bank = 0 Row =    4, Col = 239, Data =  2288, Dqm = 0000
# at time   3043930 ns BST  : Burst Terminate
# at time   3043950 ns BST  : Burst Terminate
# at time   3043970 ns PRE  : Bank = ALL
# at time   3050570 ns PRE  : Bank = ALL
# at time   3050590 ns PRE  : Bank = ALL
# at time   3050610 ns AREF : Auto Refresh
# at time   3053510 ns ACT  : Bank = 0 Row =    4
# at time   3053657 ns READ : Bank = 0 Row =    4, Col = 224, Data =  2273, Dqm = 0000
# at time   3053677 ns READ : Bank = 0 Row =    4, Col = 225, Data =  2274, Dqm = 0000
# at time   3053697 ns READ : Bank = 0 Row =    4, Col = 226, Data =  2275, Dqm = 0000
# at time   3053717 ns READ : Bank = 0 Row =    4, Col = 227, Data =  2276, Dqm = 0000
# at time   3053737 ns READ : Bank = 0 Row =    4, Col = 228, Data =  2277, Dqm = 0000
# at time   3053757 ns READ : Bank = 0 Row =    4, Col = 229, Data =  2278, Dqm = 0000
# at time   3053777 ns READ : Bank = 0 Row =    4, Col = 230, Data =  2279, Dqm = 0000
# at time   3053797 ns READ : Bank = 0 Row =    4, Col = 231, Data =  2280, Dqm = 0000
# at time   3053817 ns READ : Bank = 0 Row =    4, Col = 232, Data =  2281, Dqm = 0000
# at time   3053837 ns READ : Bank = 0 Row =    4, Col = 233, Data =  2282, Dqm = 0000
# at time   3053857 ns READ : Bank = 0 Row =    4, Col = 234, Data =  2283, Dqm = 0000
# at time   3053877 ns READ : Bank = 0 Row =    4, Col = 235, Data =  2284, Dqm = 0000
# at time   3053897 ns READ : Bank = 0 Row =    4, Col = 236, Data =  2285, Dqm = 0000
# at time   3053917 ns READ : Bank = 0 Row =    4, Col = 237, Data =  2286, Dqm = 0000
# at time   3053930 ns BST  : Burst Terminate
# at time   3053937 ns READ : Bank = 0 Row =    4, Col = 238, Data =  2287, Dqm = 0000
# at time   3053957 ns READ : Bank = 0 Row =    4, Col = 239, Data =  2288, Dqm = 0000
# at time   3054010 ns BST  : Burst Terminate
# at time   3054030 ns PRE  : Bank = ALL
# at time   3063470 ns PRE  : Bank = ALL
# at time   3063490 ns PRE  : Bank = ALL
# at time   3063510 ns PRE  : Bank = ALL
# at time   3063530 ns ACT  : Bank = 0 Row =    4
# at time   3063630 ns WRITE: Bank = 0 Row =    4, Col = 240, Data =  2289, Dqm = 0000
# at time   3063650 ns WRITE: Bank = 0 Row =    4, Col = 241, Data =  2290, Dqm = 0000
# at time   3063670 ns WRITE: Bank = 0 Row =    4, Col = 242, Data =  2291, Dqm = 0000
# at time   3063690 ns WRITE: Bank = 0 Row =    4, Col = 243, Data =  2292, Dqm = 0000
# at time   3063710 ns WRITE: Bank = 0 Row =    4, Col = 244, Data =  2293, Dqm = 0000
# at time   3063730 ns WRITE: Bank = 0 Row =    4, Col = 245, Data =  2294, Dqm = 0000
# at time   3063750 ns WRITE: Bank = 0 Row =    4, Col = 246, Data =  2295, Dqm = 0000
# at time   3063770 ns WRITE: Bank = 0 Row =    4, Col = 247, Data =  2296, Dqm = 0000
# at time   3063790 ns WRITE: Bank = 0 Row =    4, Col = 248, Data =  2297, Dqm = 0000
# at time   3063810 ns WRITE: Bank = 0 Row =    4, Col = 249, Data =  2298, Dqm = 0000
# at time   3063830 ns WRITE: Bank = 0 Row =    4, Col = 250, Data =  2299, Dqm = 0000
# at time   3063850 ns WRITE: Bank = 0 Row =    4, Col = 251, Data =  2300, Dqm = 0000
# at time   3063870 ns WRITE: Bank = 0 Row =    4, Col = 252, Data =  2301, Dqm = 0000
# at time   3063890 ns WRITE: Bank = 0 Row =    4, Col = 253, Data =  2302, Dqm = 0000
# at time   3063910 ns WRITE: Bank = 0 Row =    4, Col = 254, Data =  2303, Dqm = 0000
# at time   3063930 ns WRITE: Bank = 0 Row =    4, Col = 255, Data =  2304, Dqm = 0000
# at time   3063950 ns BST  : Burst Terminate
# at time   3063970 ns BST  : Burst Terminate
# at time   3063990 ns PRE  : Bank = ALL
# at time   3065570 ns PRE  : Bank = ALL
# at time   3065590 ns PRE  : Bank = ALL
# at time   3065610 ns AREF : Auto Refresh
# at time   3073530 ns ACT  : Bank = 0 Row =    4
# at time   3073677 ns READ : Bank = 0 Row =    4, Col = 240, Data =  2289, Dqm = 0000
# at time   3073697 ns READ : Bank = 0 Row =    4, Col = 241, Data =  2290, Dqm = 0000
# at time   3073717 ns READ : Bank = 0 Row =    4, Col = 242, Data =  2291, Dqm = 0000
# at time   3073737 ns READ : Bank = 0 Row =    4, Col = 243, Data =  2292, Dqm = 0000
# at time   3073757 ns READ : Bank = 0 Row =    4, Col = 244, Data =  2293, Dqm = 0000
# at time   3073777 ns READ : Bank = 0 Row =    4, Col = 245, Data =  2294, Dqm = 0000
# at time   3073797 ns READ : Bank = 0 Row =    4, Col = 246, Data =  2295, Dqm = 0000
# at time   3073817 ns READ : Bank = 0 Row =    4, Col = 247, Data =  2296, Dqm = 0000
# at time   3073837 ns READ : Bank = 0 Row =    4, Col = 248, Data =  2297, Dqm = 0000
# at time   3073857 ns READ : Bank = 0 Row =    4, Col = 249, Data =  2298, Dqm = 0000
# at time   3073877 ns READ : Bank = 0 Row =    4, Col = 250, Data =  2299, Dqm = 0000
# at time   3073897 ns READ : Bank = 0 Row =    4, Col = 251, Data =  2300, Dqm = 0000
# at time   3073917 ns READ : Bank = 0 Row =    4, Col = 252, Data =  2301, Dqm = 0000
# at time   3073937 ns READ : Bank = 0 Row =    4, Col = 253, Data =  2302, Dqm = 0000
# at time   3073950 ns BST  : Burst Terminate
# at time   3073957 ns READ : Bank = 0 Row =    4, Col = 254, Data =  2303, Dqm = 0000
# at time   3073977 ns READ : Bank = 0 Row =    4, Col = 255, Data =  2304, Dqm = 0000
# at time   3074030 ns BST  : Burst Terminate
# at time   3074050 ns PRE  : Bank = ALL
# at time   3080570 ns PRE  : Bank = ALL
# at time   3080590 ns PRE  : Bank = ALL
# at time   3080610 ns AREF : Auto Refresh
# at time   3083490 ns PRE  : Bank = ALL
# at time   3083510 ns PRE  : Bank = ALL
# at time   3083530 ns PRE  : Bank = ALL
# at time   3083550 ns ACT  : Bank = 0 Row =    4
# at time   3083650 ns WRITE: Bank = 0 Row =    4, Col = 256, Data =  2305, Dqm = 0000
# at time   3083670 ns WRITE: Bank = 0 Row =    4, Col = 257, Data =  2306, Dqm = 0000
# at time   3083690 ns WRITE: Bank = 0 Row =    4, Col = 258, Data =  2307, Dqm = 0000
# at time   3083710 ns WRITE: Bank = 0 Row =    4, Col = 259, Data =  2308, Dqm = 0000
# at time   3083730 ns WRITE: Bank = 0 Row =    4, Col = 260, Data =  2309, Dqm = 0000
# at time   3083750 ns WRITE: Bank = 0 Row =    4, Col = 261, Data =  2310, Dqm = 0000
# at time   3083770 ns WRITE: Bank = 0 Row =    4, Col = 262, Data =  2311, Dqm = 0000
# at time   3083790 ns WRITE: Bank = 0 Row =    4, Col = 263, Data =  2312, Dqm = 0000
# at time   3083810 ns WRITE: Bank = 0 Row =    4, Col = 264, Data =  2313, Dqm = 0000
# at time   3083830 ns WRITE: Bank = 0 Row =    4, Col = 265, Data =  2314, Dqm = 0000
# at time   3083850 ns WRITE: Bank = 0 Row =    4, Col = 266, Data =  2315, Dqm = 0000
# at time   3083870 ns WRITE: Bank = 0 Row =    4, Col = 267, Data =  2316, Dqm = 0000
# at time   3083890 ns WRITE: Bank = 0 Row =    4, Col = 268, Data =  2317, Dqm = 0000
# at time   3083910 ns WRITE: Bank = 0 Row =    4, Col = 269, Data =  2318, Dqm = 0000
# at time   3083930 ns WRITE: Bank = 0 Row =    4, Col = 270, Data =  2319, Dqm = 0000
# at time   3083950 ns WRITE: Bank = 0 Row =    4, Col = 271, Data =  2320, Dqm = 0000
# at time   3083970 ns BST  : Burst Terminate
# at time   3083990 ns BST  : Burst Terminate
# at time   3084010 ns PRE  : Bank = ALL
# at time   3093550 ns ACT  : Bank = 0 Row =    4
# at time   3093697 ns READ : Bank = 0 Row =    4, Col = 256, Data =  2305, Dqm = 0000
# at time   3093717 ns READ : Bank = 0 Row =    4, Col = 257, Data =  2306, Dqm = 0000
# at time   3093737 ns READ : Bank = 0 Row =    4, Col = 258, Data =  2307, Dqm = 0000
# at time   3093757 ns READ : Bank = 0 Row =    4, Col = 259, Data =  2308, Dqm = 0000
# at time   3093777 ns READ : Bank = 0 Row =    4, Col = 260, Data =  2309, Dqm = 0000
# at time   3093797 ns READ : Bank = 0 Row =    4, Col = 261, Data =  2310, Dqm = 0000
# at time   3093817 ns READ : Bank = 0 Row =    4, Col = 262, Data =  2311, Dqm = 0000
# at time   3093837 ns READ : Bank = 0 Row =    4, Col = 263, Data =  2312, Dqm = 0000
# at time   3093857 ns READ : Bank = 0 Row =    4, Col = 264, Data =  2313, Dqm = 0000
# at time   3093877 ns READ : Bank = 0 Row =    4, Col = 265, Data =  2314, Dqm = 0000
# at time   3093897 ns READ : Bank = 0 Row =    4, Col = 266, Data =  2315, Dqm = 0000
# at time   3093917 ns READ : Bank = 0 Row =    4, Col = 267, Data =  2316, Dqm = 0000
# at time   3093937 ns READ : Bank = 0 Row =    4, Col = 268, Data =  2317, Dqm = 0000
# at time   3093957 ns READ : Bank = 0 Row =    4, Col = 269, Data =  2318, Dqm = 0000
# at time   3093970 ns BST  : Burst Terminate
# at time   3093977 ns READ : Bank = 0 Row =    4, Col = 270, Data =  2319, Dqm = 0000
# at time   3093997 ns READ : Bank = 0 Row =    4, Col = 271, Data =  2320, Dqm = 0000
# at time   3094050 ns BST  : Burst Terminate
# at time   3094070 ns PRE  : Bank = ALL
# at time   3095570 ns PRE  : Bank = ALL
# at time   3095590 ns PRE  : Bank = ALL
# at time   3095610 ns AREF : Auto Refresh
# at time   3103510 ns PRE  : Bank = ALL
# at time   3103530 ns PRE  : Bank = ALL
# at time   3103550 ns PRE  : Bank = ALL
# at time   3103570 ns ACT  : Bank = 0 Row =    4
# at time   3103670 ns WRITE: Bank = 0 Row =    4, Col = 272, Data =  2321, Dqm = 0000
# at time   3103690 ns WRITE: Bank = 0 Row =    4, Col = 273, Data =  2322, Dqm = 0000
# at time   3103710 ns WRITE: Bank = 0 Row =    4, Col = 274, Data =  2323, Dqm = 0000
# at time   3103730 ns WRITE: Bank = 0 Row =    4, Col = 275, Data =  2324, Dqm = 0000
# at time   3103750 ns WRITE: Bank = 0 Row =    4, Col = 276, Data =  2325, Dqm = 0000
# at time   3103770 ns WRITE: Bank = 0 Row =    4, Col = 277, Data =  2326, Dqm = 0000
# at time   3103790 ns WRITE: Bank = 0 Row =    4, Col = 278, Data =  2327, Dqm = 0000
# at time   3103810 ns WRITE: Bank = 0 Row =    4, Col = 279, Data =  2328, Dqm = 0000
# at time   3103830 ns WRITE: Bank = 0 Row =    4, Col = 280, Data =  2329, Dqm = 0000
# at time   3103850 ns WRITE: Bank = 0 Row =    4, Col = 281, Data =  2330, Dqm = 0000
# at time   3103870 ns WRITE: Bank = 0 Row =    4, Col = 282, Data =  2331, Dqm = 0000
# at time   3103890 ns WRITE: Bank = 0 Row =    4, Col = 283, Data =  2332, Dqm = 0000
# at time   3103910 ns WRITE: Bank = 0 Row =    4, Col = 284, Data =  2333, Dqm = 0000
# at time   3103930 ns WRITE: Bank = 0 Row =    4, Col = 285, Data =  2334, Dqm = 0000
# at time   3103950 ns WRITE: Bank = 0 Row =    4, Col = 286, Data =  2335, Dqm = 0000
# at time   3103970 ns WRITE: Bank = 0 Row =    4, Col = 287, Data =  2336, Dqm = 0000
# at time   3103990 ns BST  : Burst Terminate
# at time   3104010 ns BST  : Burst Terminate
# at time   3104030 ns PRE  : Bank = ALL
# at time   3110570 ns PRE  : Bank = ALL
# at time   3110590 ns PRE  : Bank = ALL
# at time   3110610 ns AREF : Auto Refresh
# at time   3113570 ns ACT  : Bank = 0 Row =    4
# at time   3113717 ns READ : Bank = 0 Row =    4, Col = 272, Data =  2321, Dqm = 0000
# at time   3113737 ns READ : Bank = 0 Row =    4, Col = 273, Data =  2322, Dqm = 0000
# at time   3113757 ns READ : Bank = 0 Row =    4, Col = 274, Data =  2323, Dqm = 0000
# at time   3113777 ns READ : Bank = 0 Row =    4, Col = 275, Data =  2324, Dqm = 0000
# at time   3113797 ns READ : Bank = 0 Row =    4, Col = 276, Data =  2325, Dqm = 0000
# at time   3113817 ns READ : Bank = 0 Row =    4, Col = 277, Data =  2326, Dqm = 0000
# at time   3113837 ns READ : Bank = 0 Row =    4, Col = 278, Data =  2327, Dqm = 0000
# at time   3113857 ns READ : Bank = 0 Row =    4, Col = 279, Data =  2328, Dqm = 0000
# at time   3113877 ns READ : Bank = 0 Row =    4, Col = 280, Data =  2329, Dqm = 0000
# at time   3113897 ns READ : Bank = 0 Row =    4, Col = 281, Data =  2330, Dqm = 0000
# at time   3113917 ns READ : Bank = 0 Row =    4, Col = 282, Data =  2331, Dqm = 0000
# at time   3113937 ns READ : Bank = 0 Row =    4, Col = 283, Data =  2332, Dqm = 0000
# at time   3113957 ns READ : Bank = 0 Row =    4, Col = 284, Data =  2333, Dqm = 0000
# at time   3113977 ns READ : Bank = 0 Row =    4, Col = 285, Data =  2334, Dqm = 0000
# at time   3113990 ns BST  : Burst Terminate
# at time   3113997 ns READ : Bank = 0 Row =    4, Col = 286, Data =  2335, Dqm = 0000
# at time   3114017 ns READ : Bank = 0 Row =    4, Col = 287, Data =  2336, Dqm = 0000
# at time   3114070 ns BST  : Burst Terminate
# at time   3114090 ns PRE  : Bank = ALL
# at time   3123530 ns PRE  : Bank = ALL
# at time   3123550 ns PRE  : Bank = ALL
# at time   3123570 ns PRE  : Bank = ALL
# at time   3123590 ns ACT  : Bank = 0 Row =    4
# at time   3123690 ns WRITE: Bank = 0 Row =    4, Col = 288, Data =  2337, Dqm = 0000
# at time   3123710 ns WRITE: Bank = 0 Row =    4, Col = 289, Data =  2338, Dqm = 0000
# at time   3123730 ns WRITE: Bank = 0 Row =    4, Col = 290, Data =  2339, Dqm = 0000
# at time   3123750 ns WRITE: Bank = 0 Row =    4, Col = 291, Data =  2340, Dqm = 0000
# at time   3123770 ns WRITE: Bank = 0 Row =    4, Col = 292, Data =  2341, Dqm = 0000
# at time   3123790 ns WRITE: Bank = 0 Row =    4, Col = 293, Data =  2342, Dqm = 0000
# at time   3123810 ns WRITE: Bank = 0 Row =    4, Col = 294, Data =  2343, Dqm = 0000
# at time   3123830 ns WRITE: Bank = 0 Row =    4, Col = 295, Data =  2344, Dqm = 0000
# at time   3123850 ns WRITE: Bank = 0 Row =    4, Col = 296, Data =  2345, Dqm = 0000
# at time   3123870 ns WRITE: Bank = 0 Row =    4, Col = 297, Data =  2346, Dqm = 0000
# at time   3123890 ns WRITE: Bank = 0 Row =    4, Col = 298, Data =  2347, Dqm = 0000
# at time   3123910 ns WRITE: Bank = 0 Row =    4, Col = 299, Data =  2348, Dqm = 0000
# at time   3123930 ns WRITE: Bank = 0 Row =    4, Col = 300, Data =  2349, Dqm = 0000
# at time   3123950 ns WRITE: Bank = 0 Row =    4, Col = 301, Data =  2350, Dqm = 0000
# at time   3123970 ns WRITE: Bank = 0 Row =    4, Col = 302, Data =  2351, Dqm = 0000
# at time   3123990 ns WRITE: Bank = 0 Row =    4, Col = 303, Data =  2352, Dqm = 0000
# at time   3124010 ns BST  : Burst Terminate
# at time   3124030 ns BST  : Burst Terminate
# at time   3124050 ns PRE  : Bank = ALL
# at time   3125570 ns PRE  : Bank = ALL
# at time   3125590 ns PRE  : Bank = ALL
# at time   3125610 ns AREF : Auto Refresh
# at time   3133590 ns ACT  : Bank = 0 Row =    4
# at time   3133737 ns READ : Bank = 0 Row =    4, Col = 288, Data =  2337, Dqm = 0000
# at time   3133757 ns READ : Bank = 0 Row =    4, Col = 289, Data =  2338, Dqm = 0000
# at time   3133777 ns READ : Bank = 0 Row =    4, Col = 290, Data =  2339, Dqm = 0000
# at time   3133797 ns READ : Bank = 0 Row =    4, Col = 291, Data =  2340, Dqm = 0000
# at time   3133817 ns READ : Bank = 0 Row =    4, Col = 292, Data =  2341, Dqm = 0000
# at time   3133837 ns READ : Bank = 0 Row =    4, Col = 293, Data =  2342, Dqm = 0000
# at time   3133857 ns READ : Bank = 0 Row =    4, Col = 294, Data =  2343, Dqm = 0000
# at time   3133877 ns READ : Bank = 0 Row =    4, Col = 295, Data =  2344, Dqm = 0000
# at time   3133897 ns READ : Bank = 0 Row =    4, Col = 296, Data =  2345, Dqm = 0000
# at time   3133917 ns READ : Bank = 0 Row =    4, Col = 297, Data =  2346, Dqm = 0000
# at time   3133937 ns READ : Bank = 0 Row =    4, Col = 298, Data =  2347, Dqm = 0000
# at time   3133957 ns READ : Bank = 0 Row =    4, Col = 299, Data =  2348, Dqm = 0000
# at time   3133977 ns READ : Bank = 0 Row =    4, Col = 300, Data =  2349, Dqm = 0000
# at time   3133997 ns READ : Bank = 0 Row =    4, Col = 301, Data =  2350, Dqm = 0000
# at time   3134010 ns BST  : Burst Terminate
# at time   3134017 ns READ : Bank = 0 Row =    4, Col = 302, Data =  2351, Dqm = 0000
# at time   3134037 ns READ : Bank = 0 Row =    4, Col = 303, Data =  2352, Dqm = 0000
# at time   3134090 ns BST  : Burst Terminate
# at time   3134110 ns PRE  : Bank = ALL
# at time   3140570 ns PRE  : Bank = ALL
# at time   3140590 ns PRE  : Bank = ALL
# at time   3140610 ns AREF : Auto Refresh
# at time   3143550 ns PRE  : Bank = ALL
# at time   3143570 ns PRE  : Bank = ALL
# at time   3143590 ns PRE  : Bank = ALL
# at time   3143610 ns ACT  : Bank = 0 Row =    4
# at time   3143710 ns WRITE: Bank = 0 Row =    4, Col = 304, Data =  2353, Dqm = 0000
# at time   3143730 ns WRITE: Bank = 0 Row =    4, Col = 305, Data =  2354, Dqm = 0000
# at time   3143750 ns WRITE: Bank = 0 Row =    4, Col = 306, Data =  2355, Dqm = 0000
# at time   3143770 ns WRITE: Bank = 0 Row =    4, Col = 307, Data =  2356, Dqm = 0000
# at time   3143790 ns WRITE: Bank = 0 Row =    4, Col = 308, Data =  2357, Dqm = 0000
# at time   3143810 ns WRITE: Bank = 0 Row =    4, Col = 309, Data =  2358, Dqm = 0000
# at time   3143830 ns WRITE: Bank = 0 Row =    4, Col = 310, Data =  2359, Dqm = 0000
# at time   3143850 ns WRITE: Bank = 0 Row =    4, Col = 311, Data =  2360, Dqm = 0000
# at time   3143870 ns WRITE: Bank = 0 Row =    4, Col = 312, Data =  2361, Dqm = 0000
# at time   3143890 ns WRITE: Bank = 0 Row =    4, Col = 313, Data =  2362, Dqm = 0000
# at time   3143910 ns WRITE: Bank = 0 Row =    4, Col = 314, Data =  2363, Dqm = 0000
# at time   3143930 ns WRITE: Bank = 0 Row =    4, Col = 315, Data =  2364, Dqm = 0000
# at time   3143950 ns WRITE: Bank = 0 Row =    4, Col = 316, Data =  2365, Dqm = 0000
# at time   3143970 ns WRITE: Bank = 0 Row =    4, Col = 317, Data =  2366, Dqm = 0000
# at time   3143990 ns WRITE: Bank = 0 Row =    4, Col = 318, Data =  2367, Dqm = 0000
# at time   3144010 ns WRITE: Bank = 0 Row =    4, Col = 319, Data =  2368, Dqm = 0000
# at time   3144030 ns BST  : Burst Terminate
# at time   3144050 ns BST  : Burst Terminate
# at time   3144070 ns PRE  : Bank = ALL
# at time   3153610 ns ACT  : Bank = 0 Row =    4
# at time   3153757 ns READ : Bank = 0 Row =    4, Col = 304, Data =  2353, Dqm = 0000
# at time   3153777 ns READ : Bank = 0 Row =    4, Col = 305, Data =  2354, Dqm = 0000
# at time   3153797 ns READ : Bank = 0 Row =    4, Col = 306, Data =  2355, Dqm = 0000
# at time   3153817 ns READ : Bank = 0 Row =    4, Col = 307, Data =  2356, Dqm = 0000
# at time   3153837 ns READ : Bank = 0 Row =    4, Col = 308, Data =  2357, Dqm = 0000
# at time   3153857 ns READ : Bank = 0 Row =    4, Col = 309, Data =  2358, Dqm = 0000
# at time   3153877 ns READ : Bank = 0 Row =    4, Col = 310, Data =  2359, Dqm = 0000
# at time   3153897 ns READ : Bank = 0 Row =    4, Col = 311, Data =  2360, Dqm = 0000
# at time   3153917 ns READ : Bank = 0 Row =    4, Col = 312, Data =  2361, Dqm = 0000
# at time   3153937 ns READ : Bank = 0 Row =    4, Col = 313, Data =  2362, Dqm = 0000
# at time   3153957 ns READ : Bank = 0 Row =    4, Col = 314, Data =  2363, Dqm = 0000
# at time   3153977 ns READ : Bank = 0 Row =    4, Col = 315, Data =  2364, Dqm = 0000
# at time   3153997 ns READ : Bank = 0 Row =    4, Col = 316, Data =  2365, Dqm = 0000
# at time   3154017 ns READ : Bank = 0 Row =    4, Col = 317, Data =  2366, Dqm = 0000
# at time   3154030 ns BST  : Burst Terminate
# at time   3154037 ns READ : Bank = 0 Row =    4, Col = 318, Data =  2367, Dqm = 0000
# at time   3154057 ns READ : Bank = 0 Row =    4, Col = 319, Data =  2368, Dqm = 0000
# at time   3154110 ns BST  : Burst Terminate
# at time   3154130 ns PRE  : Bank = ALL
# at time   3155570 ns PRE  : Bank = ALL
# at time   3155590 ns PRE  : Bank = ALL
# at time   3155610 ns AREF : Auto Refresh
# at time   3163570 ns PRE  : Bank = ALL
# at time   3163590 ns PRE  : Bank = ALL
# at time   3163610 ns PRE  : Bank = ALL
# at time   3163630 ns ACT  : Bank = 0 Row =    4
# at time   3163730 ns WRITE: Bank = 0 Row =    4, Col = 320, Data =  2369, Dqm = 0000
# at time   3163750 ns WRITE: Bank = 0 Row =    4, Col = 321, Data =  2370, Dqm = 0000
# at time   3163770 ns WRITE: Bank = 0 Row =    4, Col = 322, Data =  2371, Dqm = 0000
# at time   3163790 ns WRITE: Bank = 0 Row =    4, Col = 323, Data =  2372, Dqm = 0000
# at time   3163810 ns WRITE: Bank = 0 Row =    4, Col = 324, Data =  2373, Dqm = 0000
# at time   3163830 ns WRITE: Bank = 0 Row =    4, Col = 325, Data =  2374, Dqm = 0000
# at time   3163850 ns WRITE: Bank = 0 Row =    4, Col = 326, Data =  2375, Dqm = 0000
# at time   3163870 ns WRITE: Bank = 0 Row =    4, Col = 327, Data =  2376, Dqm = 0000
# at time   3163890 ns WRITE: Bank = 0 Row =    4, Col = 328, Data =  2377, Dqm = 0000
# at time   3163910 ns WRITE: Bank = 0 Row =    4, Col = 329, Data =  2378, Dqm = 0000
# at time   3163930 ns WRITE: Bank = 0 Row =    4, Col = 330, Data =  2379, Dqm = 0000
# at time   3163950 ns WRITE: Bank = 0 Row =    4, Col = 331, Data =  2380, Dqm = 0000
# at time   3163970 ns WRITE: Bank = 0 Row =    4, Col = 332, Data =  2381, Dqm = 0000
# at time   3163990 ns WRITE: Bank = 0 Row =    4, Col = 333, Data =  2382, Dqm = 0000
# at time   3164010 ns WRITE: Bank = 0 Row =    4, Col = 334, Data =  2383, Dqm = 0000
# at time   3164030 ns WRITE: Bank = 0 Row =    4, Col = 335, Data =  2384, Dqm = 0000
# at time   3164050 ns BST  : Burst Terminate
# at time   3164070 ns BST  : Burst Terminate
# at time   3164090 ns PRE  : Bank = ALL
# at time   3170570 ns PRE  : Bank = ALL
# at time   3170590 ns PRE  : Bank = ALL
# at time   3170610 ns AREF : Auto Refresh
# at time   3173630 ns ACT  : Bank = 0 Row =    4
# at time   3173777 ns READ : Bank = 0 Row =    4, Col = 320, Data =  2369, Dqm = 0000
# at time   3173797 ns READ : Bank = 0 Row =    4, Col = 321, Data =  2370, Dqm = 0000
# at time   3173817 ns READ : Bank = 0 Row =    4, Col = 322, Data =  2371, Dqm = 0000
# at time   3173837 ns READ : Bank = 0 Row =    4, Col = 323, Data =  2372, Dqm = 0000
# at time   3173857 ns READ : Bank = 0 Row =    4, Col = 324, Data =  2373, Dqm = 0000
# at time   3173877 ns READ : Bank = 0 Row =    4, Col = 325, Data =  2374, Dqm = 0000
# at time   3173897 ns READ : Bank = 0 Row =    4, Col = 326, Data =  2375, Dqm = 0000
# at time   3173917 ns READ : Bank = 0 Row =    4, Col = 327, Data =  2376, Dqm = 0000
# at time   3173937 ns READ : Bank = 0 Row =    4, Col = 328, Data =  2377, Dqm = 0000
# at time   3173957 ns READ : Bank = 0 Row =    4, Col = 329, Data =  2378, Dqm = 0000
# at time   3173977 ns READ : Bank = 0 Row =    4, Col = 330, Data =  2379, Dqm = 0000
# at time   3173997 ns READ : Bank = 0 Row =    4, Col = 331, Data =  2380, Dqm = 0000
# at time   3174017 ns READ : Bank = 0 Row =    4, Col = 332, Data =  2381, Dqm = 0000
# at time   3174037 ns READ : Bank = 0 Row =    4, Col = 333, Data =  2382, Dqm = 0000
# at time   3174050 ns BST  : Burst Terminate
# at time   3174057 ns READ : Bank = 0 Row =    4, Col = 334, Data =  2383, Dqm = 0000
# at time   3174077 ns READ : Bank = 0 Row =    4, Col = 335, Data =  2384, Dqm = 0000
# at time   3174130 ns BST  : Burst Terminate
# at time   3174150 ns PRE  : Bank = ALL
# at time   3183590 ns PRE  : Bank = ALL
# at time   3183610 ns PRE  : Bank = ALL
# at time   3183630 ns PRE  : Bank = ALL
# at time   3183650 ns ACT  : Bank = 0 Row =    4
# at time   3183750 ns WRITE: Bank = 0 Row =    4, Col = 336, Data =  2385, Dqm = 0000
# at time   3183770 ns WRITE: Bank = 0 Row =    4, Col = 337, Data =  2386, Dqm = 0000
# at time   3183790 ns WRITE: Bank = 0 Row =    4, Col = 338, Data =  2387, Dqm = 0000
# at time   3183810 ns WRITE: Bank = 0 Row =    4, Col = 339, Data =  2388, Dqm = 0000
# at time   3183830 ns WRITE: Bank = 0 Row =    4, Col = 340, Data =  2389, Dqm = 0000
# at time   3183850 ns WRITE: Bank = 0 Row =    4, Col = 341, Data =  2390, Dqm = 0000
# at time   3183870 ns WRITE: Bank = 0 Row =    4, Col = 342, Data =  2391, Dqm = 0000
# at time   3183890 ns WRITE: Bank = 0 Row =    4, Col = 343, Data =  2392, Dqm = 0000
# at time   3183910 ns WRITE: Bank = 0 Row =    4, Col = 344, Data =  2393, Dqm = 0000
# at time   3183930 ns WRITE: Bank = 0 Row =    4, Col = 345, Data =  2394, Dqm = 0000
# at time   3183950 ns WRITE: Bank = 0 Row =    4, Col = 346, Data =  2395, Dqm = 0000
# at time   3183970 ns WRITE: Bank = 0 Row =    4, Col = 347, Data =  2396, Dqm = 0000
# at time   3183990 ns WRITE: Bank = 0 Row =    4, Col = 348, Data =  2397, Dqm = 0000
# at time   3184010 ns WRITE: Bank = 0 Row =    4, Col = 349, Data =  2398, Dqm = 0000
# at time   3184030 ns WRITE: Bank = 0 Row =    4, Col = 350, Data =  2399, Dqm = 0000
# at time   3184050 ns WRITE: Bank = 0 Row =    4, Col = 351, Data =  2400, Dqm = 0000
# at time   3184070 ns BST  : Burst Terminate
# at time   3184090 ns BST  : Burst Terminate
# at time   3184110 ns PRE  : Bank = ALL
# at time   3185570 ns PRE  : Bank = ALL
# at time   3185590 ns PRE  : Bank = ALL
# at time   3185610 ns AREF : Auto Refresh
# at time   3193650 ns ACT  : Bank = 0 Row =    4
# at time   3193797 ns READ : Bank = 0 Row =    4, Col = 336, Data =  2385, Dqm = 0000
# at time   3193817 ns READ : Bank = 0 Row =    4, Col = 337, Data =  2386, Dqm = 0000
# at time   3193837 ns READ : Bank = 0 Row =    4, Col = 338, Data =  2387, Dqm = 0000
# at time   3193857 ns READ : Bank = 0 Row =    4, Col = 339, Data =  2388, Dqm = 0000
# at time   3193877 ns READ : Bank = 0 Row =    4, Col = 340, Data =  2389, Dqm = 0000
# at time   3193897 ns READ : Bank = 0 Row =    4, Col = 341, Data =  2390, Dqm = 0000
# at time   3193917 ns READ : Bank = 0 Row =    4, Col = 342, Data =  2391, Dqm = 0000
# at time   3193937 ns READ : Bank = 0 Row =    4, Col = 343, Data =  2392, Dqm = 0000
# at time   3193957 ns READ : Bank = 0 Row =    4, Col = 344, Data =  2393, Dqm = 0000
# at time   3193977 ns READ : Bank = 0 Row =    4, Col = 345, Data =  2394, Dqm = 0000
# at time   3193997 ns READ : Bank = 0 Row =    4, Col = 346, Data =  2395, Dqm = 0000
# at time   3194017 ns READ : Bank = 0 Row =    4, Col = 347, Data =  2396, Dqm = 0000
# at time   3194037 ns READ : Bank = 0 Row =    4, Col = 348, Data =  2397, Dqm = 0000
# at time   3194057 ns READ : Bank = 0 Row =    4, Col = 349, Data =  2398, Dqm = 0000
# at time   3194070 ns BST  : Burst Terminate
# at time   3194077 ns READ : Bank = 0 Row =    4, Col = 350, Data =  2399, Dqm = 0000
# at time   3194097 ns READ : Bank = 0 Row =    4, Col = 351, Data =  2400, Dqm = 0000
# at time   3194150 ns BST  : Burst Terminate
# at time   3194170 ns PRE  : Bank = ALL
# at time   3200570 ns PRE  : Bank = ALL
# at time   3200590 ns PRE  : Bank = ALL
# at time   3200610 ns AREF : Auto Refresh
# at time   3203610 ns PRE  : Bank = ALL
# at time   3203630 ns PRE  : Bank = ALL
# at time   3203650 ns PRE  : Bank = ALL
# at time   3203670 ns ACT  : Bank = 0 Row =    4
# at time   3203770 ns WRITE: Bank = 0 Row =    4, Col = 352, Data =  2401, Dqm = 0000
# at time   3203790 ns WRITE: Bank = 0 Row =    4, Col = 353, Data =  2402, Dqm = 0000
# at time   3203810 ns WRITE: Bank = 0 Row =    4, Col = 354, Data =  2403, Dqm = 0000
# at time   3203830 ns WRITE: Bank = 0 Row =    4, Col = 355, Data =  2404, Dqm = 0000
# at time   3203850 ns WRITE: Bank = 0 Row =    4, Col = 356, Data =  2405, Dqm = 0000
# at time   3203870 ns WRITE: Bank = 0 Row =    4, Col = 357, Data =  2406, Dqm = 0000
# at time   3203890 ns WRITE: Bank = 0 Row =    4, Col = 358, Data =  2407, Dqm = 0000
# at time   3203910 ns WRITE: Bank = 0 Row =    4, Col = 359, Data =  2408, Dqm = 0000
# at time   3203930 ns WRITE: Bank = 0 Row =    4, Col = 360, Data =  2409, Dqm = 0000
# at time   3203950 ns WRITE: Bank = 0 Row =    4, Col = 361, Data =  2410, Dqm = 0000
# at time   3203970 ns WRITE: Bank = 0 Row =    4, Col = 362, Data =  2411, Dqm = 0000
# at time   3203990 ns WRITE: Bank = 0 Row =    4, Col = 363, Data =  2412, Dqm = 0000
# at time   3204010 ns WRITE: Bank = 0 Row =    4, Col = 364, Data =  2413, Dqm = 0000
# at time   3204030 ns WRITE: Bank = 0 Row =    4, Col = 365, Data =  2414, Dqm = 0000
# at time   3204050 ns WRITE: Bank = 0 Row =    4, Col = 366, Data =  2415, Dqm = 0000
# at time   3204070 ns WRITE: Bank = 0 Row =    4, Col = 367, Data =  2416, Dqm = 0000
# at time   3204090 ns BST  : Burst Terminate
# at time   3204110 ns BST  : Burst Terminate
# at time   3204130 ns PRE  : Bank = ALL
# at time   3213670 ns ACT  : Bank = 0 Row =    4
# at time   3213817 ns READ : Bank = 0 Row =    4, Col = 352, Data =  2401, Dqm = 0000
# at time   3213837 ns READ : Bank = 0 Row =    4, Col = 353, Data =  2402, Dqm = 0000
# at time   3213857 ns READ : Bank = 0 Row =    4, Col = 354, Data =  2403, Dqm = 0000
# at time   3213877 ns READ : Bank = 0 Row =    4, Col = 355, Data =  2404, Dqm = 0000
# at time   3213897 ns READ : Bank = 0 Row =    4, Col = 356, Data =  2405, Dqm = 0000
# at time   3213917 ns READ : Bank = 0 Row =    4, Col = 357, Data =  2406, Dqm = 0000
# at time   3213937 ns READ : Bank = 0 Row =    4, Col = 358, Data =  2407, Dqm = 0000
# at time   3213957 ns READ : Bank = 0 Row =    4, Col = 359, Data =  2408, Dqm = 0000
# at time   3213977 ns READ : Bank = 0 Row =    4, Col = 360, Data =  2409, Dqm = 0000
# at time   3213997 ns READ : Bank = 0 Row =    4, Col = 361, Data =  2410, Dqm = 0000
# at time   3214017 ns READ : Bank = 0 Row =    4, Col = 362, Data =  2411, Dqm = 0000
# at time   3214037 ns READ : Bank = 0 Row =    4, Col = 363, Data =  2412, Dqm = 0000
# at time   3214057 ns READ : Bank = 0 Row =    4, Col = 364, Data =  2413, Dqm = 0000
# at time   3214077 ns READ : Bank = 0 Row =    4, Col = 365, Data =  2414, Dqm = 0000
# at time   3214090 ns BST  : Burst Terminate
# at time   3214097 ns READ : Bank = 0 Row =    4, Col = 366, Data =  2415, Dqm = 0000
# at time   3214117 ns READ : Bank = 0 Row =    4, Col = 367, Data =  2416, Dqm = 0000
# at time   3214170 ns BST  : Burst Terminate
# at time   3214190 ns PRE  : Bank = ALL
# at time   3215570 ns PRE  : Bank = ALL
# at time   3215590 ns PRE  : Bank = ALL
# at time   3215610 ns AREF : Auto Refresh
# at time   3223630 ns PRE  : Bank = ALL
# at time   3223650 ns PRE  : Bank = ALL
# at time   3223670 ns PRE  : Bank = ALL
# at time   3223690 ns ACT  : Bank = 0 Row =    4
# at time   3223790 ns WRITE: Bank = 0 Row =    4, Col = 368, Data =  2417, Dqm = 0000
# at time   3223810 ns WRITE: Bank = 0 Row =    4, Col = 369, Data =  2418, Dqm = 0000
# at time   3223830 ns WRITE: Bank = 0 Row =    4, Col = 370, Data =  2419, Dqm = 0000
# at time   3223850 ns WRITE: Bank = 0 Row =    4, Col = 371, Data =  2420, Dqm = 0000
# at time   3223870 ns WRITE: Bank = 0 Row =    4, Col = 372, Data =  2421, Dqm = 0000
# at time   3223890 ns WRITE: Bank = 0 Row =    4, Col = 373, Data =  2422, Dqm = 0000
# at time   3223910 ns WRITE: Bank = 0 Row =    4, Col = 374, Data =  2423, Dqm = 0000
# at time   3223930 ns WRITE: Bank = 0 Row =    4, Col = 375, Data =  2424, Dqm = 0000
# at time   3223950 ns WRITE: Bank = 0 Row =    4, Col = 376, Data =  2425, Dqm = 0000
# at time   3223970 ns WRITE: Bank = 0 Row =    4, Col = 377, Data =  2426, Dqm = 0000
# at time   3223990 ns WRITE: Bank = 0 Row =    4, Col = 378, Data =  2427, Dqm = 0000
# at time   3224010 ns WRITE: Bank = 0 Row =    4, Col = 379, Data =  2428, Dqm = 0000
# at time   3224030 ns WRITE: Bank = 0 Row =    4, Col = 380, Data =  2429, Dqm = 0000
# at time   3224050 ns WRITE: Bank = 0 Row =    4, Col = 381, Data =  2430, Dqm = 0000
# at time   3224070 ns WRITE: Bank = 0 Row =    4, Col = 382, Data =  2431, Dqm = 0000
# at time   3224090 ns WRITE: Bank = 0 Row =    4, Col = 383, Data =  2432, Dqm = 0000
# at time   3224110 ns BST  : Burst Terminate
# at time   3224130 ns BST  : Burst Terminate
# at time   3224150 ns PRE  : Bank = ALL
# at time   3230570 ns PRE  : Bank = ALL
# at time   3230590 ns PRE  : Bank = ALL
# at time   3230610 ns AREF : Auto Refresh
# at time   3233690 ns ACT  : Bank = 0 Row =    4
# at time   3233837 ns READ : Bank = 0 Row =    4, Col = 368, Data =  2417, Dqm = 0000
# at time   3233857 ns READ : Bank = 0 Row =    4, Col = 369, Data =  2418, Dqm = 0000
# at time   3233877 ns READ : Bank = 0 Row =    4, Col = 370, Data =  2419, Dqm = 0000
# at time   3233897 ns READ : Bank = 0 Row =    4, Col = 371, Data =  2420, Dqm = 0000
# at time   3233917 ns READ : Bank = 0 Row =    4, Col = 372, Data =  2421, Dqm = 0000
# at time   3233937 ns READ : Bank = 0 Row =    4, Col = 373, Data =  2422, Dqm = 0000
# at time   3233957 ns READ : Bank = 0 Row =    4, Col = 374, Data =  2423, Dqm = 0000
# at time   3233977 ns READ : Bank = 0 Row =    4, Col = 375, Data =  2424, Dqm = 0000
# at time   3233997 ns READ : Bank = 0 Row =    4, Col = 376, Data =  2425, Dqm = 0000
# at time   3234017 ns READ : Bank = 0 Row =    4, Col = 377, Data =  2426, Dqm = 0000
# at time   3234037 ns READ : Bank = 0 Row =    4, Col = 378, Data =  2427, Dqm = 0000
# at time   3234057 ns READ : Bank = 0 Row =    4, Col = 379, Data =  2428, Dqm = 0000
# at time   3234077 ns READ : Bank = 0 Row =    4, Col = 380, Data =  2429, Dqm = 0000
# at time   3234097 ns READ : Bank = 0 Row =    4, Col = 381, Data =  2430, Dqm = 0000
# at time   3234110 ns BST  : Burst Terminate
# at time   3234117 ns READ : Bank = 0 Row =    4, Col = 382, Data =  2431, Dqm = 0000
# at time   3234137 ns READ : Bank = 0 Row =    4, Col = 383, Data =  2432, Dqm = 0000
# at time   3234190 ns BST  : Burst Terminate
# at time   3234210 ns PRE  : Bank = ALL
# at time   3243650 ns PRE  : Bank = ALL
# at time   3243670 ns PRE  : Bank = ALL
# at time   3243690 ns PRE  : Bank = ALL
# at time   3243710 ns ACT  : Bank = 0 Row =    4
# at time   3243810 ns WRITE: Bank = 0 Row =    4, Col = 384, Data =  2433, Dqm = 0000
# at time   3243830 ns WRITE: Bank = 0 Row =    4, Col = 385, Data =  2434, Dqm = 0000
# at time   3243850 ns WRITE: Bank = 0 Row =    4, Col = 386, Data =  2435, Dqm = 0000
# at time   3243870 ns WRITE: Bank = 0 Row =    4, Col = 387, Data =  2436, Dqm = 0000
# at time   3243890 ns WRITE: Bank = 0 Row =    4, Col = 388, Data =  2437, Dqm = 0000
# at time   3243910 ns WRITE: Bank = 0 Row =    4, Col = 389, Data =  2438, Dqm = 0000
# at time   3243930 ns WRITE: Bank = 0 Row =    4, Col = 390, Data =  2439, Dqm = 0000
# at time   3243950 ns WRITE: Bank = 0 Row =    4, Col = 391, Data =  2440, Dqm = 0000
# at time   3243970 ns WRITE: Bank = 0 Row =    4, Col = 392, Data =  2441, Dqm = 0000
# at time   3243990 ns WRITE: Bank = 0 Row =    4, Col = 393, Data =  2442, Dqm = 0000
# at time   3244010 ns WRITE: Bank = 0 Row =    4, Col = 394, Data =  2443, Dqm = 0000
# at time   3244030 ns WRITE: Bank = 0 Row =    4, Col = 395, Data =  2444, Dqm = 0000
# at time   3244050 ns WRITE: Bank = 0 Row =    4, Col = 396, Data =  2445, Dqm = 0000
# at time   3244070 ns WRITE: Bank = 0 Row =    4, Col = 397, Data =  2446, Dqm = 0000
# at time   3244090 ns WRITE: Bank = 0 Row =    4, Col = 398, Data =  2447, Dqm = 0000
# at time   3244110 ns WRITE: Bank = 0 Row =    4, Col = 399, Data =  2448, Dqm = 0000
# at time   3244130 ns BST  : Burst Terminate
# at time   3244150 ns BST  : Burst Terminate
# at time   3244170 ns PRE  : Bank = ALL
# at time   3245570 ns PRE  : Bank = ALL
# at time   3245590 ns PRE  : Bank = ALL
# at time   3245610 ns AREF : Auto Refresh
# at time   3253710 ns ACT  : Bank = 0 Row =    4
# at time   3253857 ns READ : Bank = 0 Row =    4, Col = 384, Data =  2433, Dqm = 0000
# at time   3253877 ns READ : Bank = 0 Row =    4, Col = 385, Data =  2434, Dqm = 0000
# at time   3253897 ns READ : Bank = 0 Row =    4, Col = 386, Data =  2435, Dqm = 0000
# at time   3253917 ns READ : Bank = 0 Row =    4, Col = 387, Data =  2436, Dqm = 0000
# at time   3253937 ns READ : Bank = 0 Row =    4, Col = 388, Data =  2437, Dqm = 0000
# at time   3253957 ns READ : Bank = 0 Row =    4, Col = 389, Data =  2438, Dqm = 0000
# at time   3253977 ns READ : Bank = 0 Row =    4, Col = 390, Data =  2439, Dqm = 0000
# at time   3253997 ns READ : Bank = 0 Row =    4, Col = 391, Data =  2440, Dqm = 0000
# at time   3254017 ns READ : Bank = 0 Row =    4, Col = 392, Data =  2441, Dqm = 0000
# at time   3254037 ns READ : Bank = 0 Row =    4, Col = 393, Data =  2442, Dqm = 0000
# at time   3254057 ns READ : Bank = 0 Row =    4, Col = 394, Data =  2443, Dqm = 0000
# at time   3254077 ns READ : Bank = 0 Row =    4, Col = 395, Data =  2444, Dqm = 0000
# at time   3254097 ns READ : Bank = 0 Row =    4, Col = 396, Data =  2445, Dqm = 0000
# at time   3254117 ns READ : Bank = 0 Row =    4, Col = 397, Data =  2446, Dqm = 0000
# at time   3254130 ns BST  : Burst Terminate
# at time   3254137 ns READ : Bank = 0 Row =    4, Col = 398, Data =  2447, Dqm = 0000
# at time   3254157 ns READ : Bank = 0 Row =    4, Col = 399, Data =  2448, Dqm = 0000
# at time   3254210 ns BST  : Burst Terminate
# at time   3254230 ns PRE  : Bank = ALL
# at time   3260570 ns PRE  : Bank = ALL
# at time   3260590 ns PRE  : Bank = ALL
# at time   3260610 ns AREF : Auto Refresh
# at time   3263670 ns PRE  : Bank = ALL
# at time   3263690 ns PRE  : Bank = ALL
# at time   3263710 ns PRE  : Bank = ALL
# at time   3263730 ns ACT  : Bank = 0 Row =    4
# at time   3263830 ns WRITE: Bank = 0 Row =    4, Col = 400, Data =  2449, Dqm = 0000
# at time   3263850 ns WRITE: Bank = 0 Row =    4, Col = 401, Data =  2450, Dqm = 0000
# at time   3263870 ns WRITE: Bank = 0 Row =    4, Col = 402, Data =  2451, Dqm = 0000
# at time   3263890 ns WRITE: Bank = 0 Row =    4, Col = 403, Data =  2452, Dqm = 0000
# at time   3263910 ns WRITE: Bank = 0 Row =    4, Col = 404, Data =  2453, Dqm = 0000
# at time   3263930 ns WRITE: Bank = 0 Row =    4, Col = 405, Data =  2454, Dqm = 0000
# at time   3263950 ns WRITE: Bank = 0 Row =    4, Col = 406, Data =  2455, Dqm = 0000
# at time   3263970 ns WRITE: Bank = 0 Row =    4, Col = 407, Data =  2456, Dqm = 0000
# at time   3263990 ns WRITE: Bank = 0 Row =    4, Col = 408, Data =  2457, Dqm = 0000
# at time   3264010 ns WRITE: Bank = 0 Row =    4, Col = 409, Data =  2458, Dqm = 0000
# at time   3264030 ns WRITE: Bank = 0 Row =    4, Col = 410, Data =  2459, Dqm = 0000
# at time   3264050 ns WRITE: Bank = 0 Row =    4, Col = 411, Data =  2460, Dqm = 0000
# at time   3264070 ns WRITE: Bank = 0 Row =    4, Col = 412, Data =  2461, Dqm = 0000
# at time   3264090 ns WRITE: Bank = 0 Row =    4, Col = 413, Data =  2462, Dqm = 0000
# at time   3264110 ns WRITE: Bank = 0 Row =    4, Col = 414, Data =  2463, Dqm = 0000
# at time   3264130 ns WRITE: Bank = 0 Row =    4, Col = 415, Data =  2464, Dqm = 0000
# at time   3264150 ns BST  : Burst Terminate
# at time   3264170 ns BST  : Burst Terminate
# at time   3264190 ns PRE  : Bank = ALL
# at time   3273730 ns ACT  : Bank = 0 Row =    4
# at time   3273877 ns READ : Bank = 0 Row =    4, Col = 400, Data =  2449, Dqm = 0000
# at time   3273897 ns READ : Bank = 0 Row =    4, Col = 401, Data =  2450, Dqm = 0000
# at time   3273917 ns READ : Bank = 0 Row =    4, Col = 402, Data =  2451, Dqm = 0000
# at time   3273937 ns READ : Bank = 0 Row =    4, Col = 403, Data =  2452, Dqm = 0000
# at time   3273957 ns READ : Bank = 0 Row =    4, Col = 404, Data =  2453, Dqm = 0000
# at time   3273977 ns READ : Bank = 0 Row =    4, Col = 405, Data =  2454, Dqm = 0000
# at time   3273997 ns READ : Bank = 0 Row =    4, Col = 406, Data =  2455, Dqm = 0000
# at time   3274017 ns READ : Bank = 0 Row =    4, Col = 407, Data =  2456, Dqm = 0000
# at time   3274037 ns READ : Bank = 0 Row =    4, Col = 408, Data =  2457, Dqm = 0000
# at time   3274057 ns READ : Bank = 0 Row =    4, Col = 409, Data =  2458, Dqm = 0000
# at time   3274077 ns READ : Bank = 0 Row =    4, Col = 410, Data =  2459, Dqm = 0000
# at time   3274097 ns READ : Bank = 0 Row =    4, Col = 411, Data =  2460, Dqm = 0000
# at time   3274117 ns READ : Bank = 0 Row =    4, Col = 412, Data =  2461, Dqm = 0000
# at time   3274137 ns READ : Bank = 0 Row =    4, Col = 413, Data =  2462, Dqm = 0000
# at time   3274150 ns BST  : Burst Terminate
# at time   3274157 ns READ : Bank = 0 Row =    4, Col = 414, Data =  2463, Dqm = 0000
# at time   3274177 ns READ : Bank = 0 Row =    4, Col = 415, Data =  2464, Dqm = 0000
# at time   3274230 ns BST  : Burst Terminate
# at time   3274250 ns PRE  : Bank = ALL
# at time   3275570 ns PRE  : Bank = ALL
# at time   3275590 ns PRE  : Bank = ALL
# at time   3275610 ns AREF : Auto Refresh
# at time   3283690 ns PRE  : Bank = ALL
# at time   3283710 ns PRE  : Bank = ALL
# at time   3283730 ns PRE  : Bank = ALL
# at time   3283750 ns ACT  : Bank = 0 Row =    4
# at time   3283850 ns WRITE: Bank = 0 Row =    4, Col = 416, Data =  2465, Dqm = 0000
# at time   3283870 ns WRITE: Bank = 0 Row =    4, Col = 417, Data =  2466, Dqm = 0000
# at time   3283890 ns WRITE: Bank = 0 Row =    4, Col = 418, Data =  2467, Dqm = 0000
# at time   3283910 ns WRITE: Bank = 0 Row =    4, Col = 419, Data =  2468, Dqm = 0000
# at time   3283930 ns WRITE: Bank = 0 Row =    4, Col = 420, Data =  2469, Dqm = 0000
# at time   3283950 ns WRITE: Bank = 0 Row =    4, Col = 421, Data =  2470, Dqm = 0000
# at time   3283970 ns WRITE: Bank = 0 Row =    4, Col = 422, Data =  2471, Dqm = 0000
# at time   3283990 ns WRITE: Bank = 0 Row =    4, Col = 423, Data =  2472, Dqm = 0000
# at time   3284010 ns WRITE: Bank = 0 Row =    4, Col = 424, Data =  2473, Dqm = 0000
# at time   3284030 ns WRITE: Bank = 0 Row =    4, Col = 425, Data =  2474, Dqm = 0000
# at time   3284050 ns WRITE: Bank = 0 Row =    4, Col = 426, Data =  2475, Dqm = 0000
# at time   3284070 ns WRITE: Bank = 0 Row =    4, Col = 427, Data =  2476, Dqm = 0000
# at time   3284090 ns WRITE: Bank = 0 Row =    4, Col = 428, Data =  2477, Dqm = 0000
# at time   3284110 ns WRITE: Bank = 0 Row =    4, Col = 429, Data =  2478, Dqm = 0000
# at time   3284130 ns WRITE: Bank = 0 Row =    4, Col = 430, Data =  2479, Dqm = 0000
# at time   3284150 ns WRITE: Bank = 0 Row =    4, Col = 431, Data =  2480, Dqm = 0000
# at time   3284170 ns BST  : Burst Terminate
# at time   3284190 ns BST  : Burst Terminate
# at time   3284210 ns PRE  : Bank = ALL
# at time   3290570 ns PRE  : Bank = ALL
# at time   3290590 ns PRE  : Bank = ALL
# at time   3290610 ns AREF : Auto Refresh
# at time   3293750 ns ACT  : Bank = 0 Row =    4
# at time   3293897 ns READ : Bank = 0 Row =    4, Col = 416, Data =  2465, Dqm = 0000
# at time   3293917 ns READ : Bank = 0 Row =    4, Col = 417, Data =  2466, Dqm = 0000
# at time   3293937 ns READ : Bank = 0 Row =    4, Col = 418, Data =  2467, Dqm = 0000
# at time   3293957 ns READ : Bank = 0 Row =    4, Col = 419, Data =  2468, Dqm = 0000
# at time   3293977 ns READ : Bank = 0 Row =    4, Col = 420, Data =  2469, Dqm = 0000
# at time   3293997 ns READ : Bank = 0 Row =    4, Col = 421, Data =  2470, Dqm = 0000
# at time   3294017 ns READ : Bank = 0 Row =    4, Col = 422, Data =  2471, Dqm = 0000
# at time   3294037 ns READ : Bank = 0 Row =    4, Col = 423, Data =  2472, Dqm = 0000
# at time   3294057 ns READ : Bank = 0 Row =    4, Col = 424, Data =  2473, Dqm = 0000
# at time   3294077 ns READ : Bank = 0 Row =    4, Col = 425, Data =  2474, Dqm = 0000
# at time   3294097 ns READ : Bank = 0 Row =    4, Col = 426, Data =  2475, Dqm = 0000
# at time   3294117 ns READ : Bank = 0 Row =    4, Col = 427, Data =  2476, Dqm = 0000
# at time   3294137 ns READ : Bank = 0 Row =    4, Col = 428, Data =  2477, Dqm = 0000
# at time   3294157 ns READ : Bank = 0 Row =    4, Col = 429, Data =  2478, Dqm = 0000
# at time   3294170 ns BST  : Burst Terminate
# at time   3294177 ns READ : Bank = 0 Row =    4, Col = 430, Data =  2479, Dqm = 0000
# at time   3294197 ns READ : Bank = 0 Row =    4, Col = 431, Data =  2480, Dqm = 0000
# at time   3294250 ns BST  : Burst Terminate
# at time   3294270 ns PRE  : Bank = ALL
# End time: 20:49:20 on Jul 26,2023, Elapsed time: 5:11:21
# Errors: 51, Warnings: 170
