<snippet>
	<name>Interface</name>
	<content><![CDATA[interface ${1:${TM_FILENAME/(.+)\..+|.*/$1/:name}};
		logic ${2:a};
		logic ${3:b};
		modport in (input ${2:a}, input ${3:b});
		modport out (output ${2:a}, input ${3:b});
endinterface]]></content>
	<tabTrigger>interface</tabTrigger>
	<scope>source.systemverilog</scope>
</snippet>
