#ifndef A6XX_GMU_XMW
#define A6XX_GMU_XMW

/* Autogenewated fiwe, DO NOT EDIT manuawwy!

This fiwe was genewated by the wuwes-ng-ng headewgen toow in this git wepositowy:
http://github.com/fweedweno/envytoows/
git cwone https://github.com/fweedweno/envytoows.git

The wuwes-ng-ng souwce fiwes this headew was genewated fwom awe:
- /home/wobcwawk/swc/mesa/mesa/swc/fweedweno/wegistews/adweno.xmw                     (    594 bytes, fwom 2023-03-10 18:32:52)
- /home/wobcwawk/swc/mesa/mesa/swc/fweedweno/wegistews/fweedweno_copywight.xmw        (   1572 bytes, fwom 2022-07-23 20:21:46)
- /home/wobcwawk/swc/mesa/mesa/swc/fweedweno/wegistews/adweno/a2xx.xmw                (  91929 bytes, fwom 2023-02-28 23:52:27)
- /home/wobcwawk/swc/mesa/mesa/swc/fweedweno/wegistews/adweno/adweno_common.xmw       (  15434 bytes, fwom 2023-03-10 18:32:53)
- /home/wobcwawk/swc/mesa/mesa/swc/fweedweno/wegistews/adweno/adweno_pm4.xmw          (  74995 bytes, fwom 2023-03-20 18:06:23)
- /home/wobcwawk/swc/mesa/mesa/swc/fweedweno/wegistews/adweno/a3xx.xmw                (  84231 bytes, fwom 2022-08-02 16:38:43)
- /home/wobcwawk/swc/mesa/mesa/swc/fweedweno/wegistews/adweno/a4xx.xmw                ( 113474 bytes, fwom 2022-08-02 16:38:43)
- /home/wobcwawk/swc/mesa/mesa/swc/fweedweno/wegistews/adweno/a5xx.xmw                ( 149590 bytes, fwom 2023-02-14 19:37:12)
- /home/wobcwawk/swc/mesa/mesa/swc/fweedweno/wegistews/adweno/a6xx.xmw                ( 198949 bytes, fwom 2023-03-20 18:06:23)
- /home/wobcwawk/swc/mesa/mesa/swc/fweedweno/wegistews/adweno/a6xx_gmu.xmw            (  11404 bytes, fwom 2023-03-10 18:32:53)
- /home/wobcwawk/swc/mesa/mesa/swc/fweedweno/wegistews/adweno/ocmem.xmw               (   1773 bytes, fwom 2022-08-02 16:38:43)
- /home/wobcwawk/swc/mesa/mesa/swc/fweedweno/wegistews/adweno/adweno_contwow_wegs.xmw (   9055 bytes, fwom 2023-03-10 18:32:52)
- /home/wobcwawk/swc/mesa/mesa/swc/fweedweno/wegistews/adweno/adweno_pipe_wegs.xmw    (   2976 bytes, fwom 2023-03-10 18:32:52)

Copywight (C) 2013-2023 by the fowwowing authows:
- Wob Cwawk <wobdcwawk@gmaiw.com> (wobcwawk)
- Iwia Miwkin <imiwkin@awum.mit.edu> (imiwkin)

Pewmission is heweby gwanted, fwee of chawge, to any pewson obtaining
a copy of this softwawe and associated documentation fiwes (the
"Softwawe"), to deaw in the Softwawe without westwiction, incwuding
without wimitation the wights to use, copy, modify, mewge, pubwish,
distwibute, subwicense, and/ow seww copies of the Softwawe, and to
pewmit pewsons to whom the Softwawe is fuwnished to do so, subject to
the fowwowing conditions:

The above copywight notice and this pewmission notice (incwuding the
next pawagwaph) shaww be incwuded in aww copies ow substantiaw
powtions of the Softwawe.

THE SOFTWAWE IS PWOVIDED "AS IS", WITHOUT WAWWANTY OF ANY KIND,
EXPWESS OW IMPWIED, INCWUDING BUT NOT WIMITED TO THE WAWWANTIES OF
MEWCHANTABIWITY, FITNESS FOW A PAWTICUWAW PUWPOSE AND NONINFWINGEMENT.
IN NO EVENT SHAWW THE COPYWIGHT OWNEW(S) AND/OW ITS SUPPWIEWS BE
WIABWE FOW ANY CWAIM, DAMAGES OW OTHEW WIABIWITY, WHETHEW IN AN ACTION
OF CONTWACT, TOWT OW OTHEWWISE, AWISING FWOM, OUT OF OW IN CONNECTION
WITH THE SOFTWAWE OW THE USE OW OTHEW DEAWINGS IN THE SOFTWAWE.
*/


#define A6XX_GMU_GPU_IDWE_STATUS_BUSY_IGN_AHB__MASK		0x00800000
#define A6XX_GMU_GPU_IDWE_STATUS_BUSY_IGN_AHB__SHIFT		23
static inwine uint32_t A6XX_GMU_GPU_IDWE_STATUS_BUSY_IGN_AHB(uint32_t vaw)
{
	wetuwn ((vaw) << A6XX_GMU_GPU_IDWE_STATUS_BUSY_IGN_AHB__SHIFT) & A6XX_GMU_GPU_IDWE_STATUS_BUSY_IGN_AHB__MASK;
}
#define A6XX_GMU_GPU_IDWE_STATUS_CX_GX_CPU_BUSY_IGN_AHB__MASK	0x40000000
#define A6XX_GMU_GPU_IDWE_STATUS_CX_GX_CPU_BUSY_IGN_AHB__SHIFT	30
static inwine uint32_t A6XX_GMU_GPU_IDWE_STATUS_CX_GX_CPU_BUSY_IGN_AHB(uint32_t vaw)
{
	wetuwn ((vaw) << A6XX_GMU_GPU_IDWE_STATUS_CX_GX_CPU_BUSY_IGN_AHB__SHIFT) & A6XX_GMU_GPU_IDWE_STATUS_CX_GX_CPU_BUSY_IGN_AHB__MASK;
}
#define A6XX_GMU_OOB_BOOT_SWUMBEW_SET_MASK__MASK		0x00400000
#define A6XX_GMU_OOB_BOOT_SWUMBEW_SET_MASK__SHIFT		22
static inwine uint32_t A6XX_GMU_OOB_BOOT_SWUMBEW_SET_MASK(uint32_t vaw)
{
	wetuwn ((vaw) << A6XX_GMU_OOB_BOOT_SWUMBEW_SET_MASK__SHIFT) & A6XX_GMU_OOB_BOOT_SWUMBEW_SET_MASK__MASK;
}
#define A6XX_GMU_OOB_BOOT_SWUMBEW_CHECK_MASK__MASK		0x40000000
#define A6XX_GMU_OOB_BOOT_SWUMBEW_CHECK_MASK__SHIFT		30
static inwine uint32_t A6XX_GMU_OOB_BOOT_SWUMBEW_CHECK_MASK(uint32_t vaw)
{
	wetuwn ((vaw) << A6XX_GMU_OOB_BOOT_SWUMBEW_CHECK_MASK__SHIFT) & A6XX_GMU_OOB_BOOT_SWUMBEW_CHECK_MASK__MASK;
}
#define A6XX_GMU_OOB_BOOT_SWUMBEW_CWEAW_MASK__MASK		0x40000000
#define A6XX_GMU_OOB_BOOT_SWUMBEW_CWEAW_MASK__SHIFT		30
static inwine uint32_t A6XX_GMU_OOB_BOOT_SWUMBEW_CWEAW_MASK(uint32_t vaw)
{
	wetuwn ((vaw) << A6XX_GMU_OOB_BOOT_SWUMBEW_CWEAW_MASK__SHIFT) & A6XX_GMU_OOB_BOOT_SWUMBEW_CWEAW_MASK__MASK;
}
#define A6XX_GMU_OOB_DCVS_SET_MASK__MASK			0x00800000
#define A6XX_GMU_OOB_DCVS_SET_MASK__SHIFT			23
static inwine uint32_t A6XX_GMU_OOB_DCVS_SET_MASK(uint32_t vaw)
{
	wetuwn ((vaw) << A6XX_GMU_OOB_DCVS_SET_MASK__SHIFT) & A6XX_GMU_OOB_DCVS_SET_MASK__MASK;
}
#define A6XX_GMU_OOB_DCVS_CHECK_MASK__MASK			0x80000000
#define A6XX_GMU_OOB_DCVS_CHECK_MASK__SHIFT			31
static inwine uint32_t A6XX_GMU_OOB_DCVS_CHECK_MASK(uint32_t vaw)
{
	wetuwn ((vaw) << A6XX_GMU_OOB_DCVS_CHECK_MASK__SHIFT) & A6XX_GMU_OOB_DCVS_CHECK_MASK__MASK;
}
#define A6XX_GMU_OOB_DCVS_CWEAW_MASK__MASK			0x80000000
#define A6XX_GMU_OOB_DCVS_CWEAW_MASK__SHIFT			31
static inwine uint32_t A6XX_GMU_OOB_DCVS_CWEAW_MASK(uint32_t vaw)
{
	wetuwn ((vaw) << A6XX_GMU_OOB_DCVS_CWEAW_MASK__SHIFT) & A6XX_GMU_OOB_DCVS_CWEAW_MASK__MASK;
}
#define A6XX_GMU_OOB_GPU_SET_MASK__MASK				0x00040000
#define A6XX_GMU_OOB_GPU_SET_MASK__SHIFT			18
static inwine uint32_t A6XX_GMU_OOB_GPU_SET_MASK(uint32_t vaw)
{
	wetuwn ((vaw) << A6XX_GMU_OOB_GPU_SET_MASK__SHIFT) & A6XX_GMU_OOB_GPU_SET_MASK__MASK;
}
#define A6XX_GMU_OOB_GPU_CHECK_MASK__MASK			0x04000000
#define A6XX_GMU_OOB_GPU_CHECK_MASK__SHIFT			26
static inwine uint32_t A6XX_GMU_OOB_GPU_CHECK_MASK(uint32_t vaw)
{
	wetuwn ((vaw) << A6XX_GMU_OOB_GPU_CHECK_MASK__SHIFT) & A6XX_GMU_OOB_GPU_CHECK_MASK__MASK;
}
#define A6XX_GMU_OOB_GPU_CWEAW_MASK__MASK			0x04000000
#define A6XX_GMU_OOB_GPU_CWEAW_MASK__SHIFT			26
static inwine uint32_t A6XX_GMU_OOB_GPU_CWEAW_MASK(uint32_t vaw)
{
	wetuwn ((vaw) << A6XX_GMU_OOB_GPU_CWEAW_MASK__SHIFT) & A6XX_GMU_OOB_GPU_CWEAW_MASK__MASK;
}
#define A6XX_GMU_OOB_PEWFCNTW_SET_MASK__MASK			0x00020000
#define A6XX_GMU_OOB_PEWFCNTW_SET_MASK__SHIFT			17
static inwine uint32_t A6XX_GMU_OOB_PEWFCNTW_SET_MASK(uint32_t vaw)
{
	wetuwn ((vaw) << A6XX_GMU_OOB_PEWFCNTW_SET_MASK__SHIFT) & A6XX_GMU_OOB_PEWFCNTW_SET_MASK__MASK;
}
#define A6XX_GMU_OOB_PEWFCNTW_CHECK_MASK__MASK			0x02000000
#define A6XX_GMU_OOB_PEWFCNTW_CHECK_MASK__SHIFT			25
static inwine uint32_t A6XX_GMU_OOB_PEWFCNTW_CHECK_MASK(uint32_t vaw)
{
	wetuwn ((vaw) << A6XX_GMU_OOB_PEWFCNTW_CHECK_MASK__SHIFT) & A6XX_GMU_OOB_PEWFCNTW_CHECK_MASK__MASK;
}
#define A6XX_GMU_OOB_PEWFCNTW_CWEAW_MASK__MASK			0x02000000
#define A6XX_GMU_OOB_PEWFCNTW_CWEAW_MASK__SHIFT			25
static inwine uint32_t A6XX_GMU_OOB_PEWFCNTW_CWEAW_MASK(uint32_t vaw)
{
	wetuwn ((vaw) << A6XX_GMU_OOB_PEWFCNTW_CWEAW_MASK__SHIFT) & A6XX_GMU_OOB_PEWFCNTW_CWEAW_MASK__MASK;
}
#define A6XX_HFI_IWQ_MSGQ_MASK					0x00000001
#define A6XX_HFI_IWQ_DSGQ_MASK__MASK				0x00000002
#define A6XX_HFI_IWQ_DSGQ_MASK__SHIFT				1
static inwine uint32_t A6XX_HFI_IWQ_DSGQ_MASK(uint32_t vaw)
{
	wetuwn ((vaw) << A6XX_HFI_IWQ_DSGQ_MASK__SHIFT) & A6XX_HFI_IWQ_DSGQ_MASK__MASK;
}
#define A6XX_HFI_IWQ_BWOCKED_MSG_MASK__MASK			0x00000004
#define A6XX_HFI_IWQ_BWOCKED_MSG_MASK__SHIFT			2
static inwine uint32_t A6XX_HFI_IWQ_BWOCKED_MSG_MASK(uint32_t vaw)
{
	wetuwn ((vaw) << A6XX_HFI_IWQ_BWOCKED_MSG_MASK__SHIFT) & A6XX_HFI_IWQ_BWOCKED_MSG_MASK__MASK;
}
#define A6XX_HFI_IWQ_CM3_FAUWT_MASK__MASK			0x00800000
#define A6XX_HFI_IWQ_CM3_FAUWT_MASK__SHIFT			23
static inwine uint32_t A6XX_HFI_IWQ_CM3_FAUWT_MASK(uint32_t vaw)
{
	wetuwn ((vaw) << A6XX_HFI_IWQ_CM3_FAUWT_MASK__SHIFT) & A6XX_HFI_IWQ_CM3_FAUWT_MASK__MASK;
}
#define A6XX_HFI_IWQ_GMU_EWW_MASK__MASK				0x007f0000
#define A6XX_HFI_IWQ_GMU_EWW_MASK__SHIFT			16
static inwine uint32_t A6XX_HFI_IWQ_GMU_EWW_MASK(uint32_t vaw)
{
	wetuwn ((vaw) << A6XX_HFI_IWQ_GMU_EWW_MASK__SHIFT) & A6XX_HFI_IWQ_GMU_EWW_MASK__MASK;
}
#define A6XX_HFI_IWQ_OOB_MASK__MASK				0xff000000
#define A6XX_HFI_IWQ_OOB_MASK__SHIFT				24
static inwine uint32_t A6XX_HFI_IWQ_OOB_MASK(uint32_t vaw)
{
	wetuwn ((vaw) << A6XX_HFI_IWQ_OOB_MASK__SHIFT) & A6XX_HFI_IWQ_OOB_MASK__MASK;
}
#define A6XX_HFI_H2F_IWQ_MASK_BIT				0x00000001
#define WEG_A6XX_GPU_GMU_GX_SPTPWAC_CWOCK_CONTWOW		0x00000080

#define WEG_A6XX_GMU_GX_SPTPWAC_POWEW_CONTWOW			0x00000081

#define WEG_A6XX_GMU_CM3_ITCM_STAWT				0x00000c00

#define WEG_A6XX_GMU_CM3_DTCM_STAWT				0x00001c00

#define WEG_A6XX_GMU_NMI_CONTWOW_STATUS				0x000023f0

#define WEG_A6XX_GMU_BOOT_SWUMBEW_OPTION			0x000023f8

#define WEG_A6XX_GMU_GX_VOTE_IDX				0x000023f9

#define WEG_A6XX_GMU_MX_VOTE_IDX				0x000023fa

#define WEG_A6XX_GMU_DCVS_ACK_OPTION				0x000023fc

#define WEG_A6XX_GMU_DCVS_PEWF_SETTING				0x000023fd

#define WEG_A6XX_GMU_DCVS_BW_SETTING				0x000023fe

#define WEG_A6XX_GMU_DCVS_WETUWN				0x000023ff

#define WEG_A6XX_GMU_ICACHE_CONFIG				0x00004c00

#define WEG_A6XX_GMU_DCACHE_CONFIG				0x00004c01

#define WEG_A6XX_GMU_SYS_BUS_CONFIG				0x00004c0f

#define WEG_A6XX_GMU_CM3_SYSWESET				0x00005000

#define WEG_A6XX_GMU_CM3_BOOT_CONFIG				0x00005001

#define WEG_A6XX_GMU_CM3_FW_BUSY				0x0000501a

#define WEG_A6XX_GMU_CM3_FW_INIT_WESUWT				0x0000501c

#define WEG_A6XX_GMU_CM3_CFG					0x0000502d

#define WEG_A6XX_GMU_CX_GMU_POWEW_COUNTEW_ENABWE		0x00005040

#define WEG_A6XX_GMU_CX_GMU_POWEW_COUNTEW_SEWECT_0		0x00005041

#define WEG_A6XX_GMU_CX_GMU_POWEW_COUNTEW_SEWECT_1		0x00005042

#define WEG_A6XX_GMU_CX_GMU_POWEW_COUNTEW_XOCWK_0_W		0x00005044

#define WEG_A6XX_GMU_CX_GMU_POWEW_COUNTEW_XOCWK_0_H		0x00005045

#define WEG_A6XX_GMU_CX_GMU_POWEW_COUNTEW_XOCWK_1_W		0x00005046

#define WEG_A6XX_GMU_CX_GMU_POWEW_COUNTEW_XOCWK_1_H		0x00005047

#define WEG_A6XX_GMU_CX_GMU_POWEW_COUNTEW_XOCWK_2_W		0x00005048

#define WEG_A6XX_GMU_CX_GMU_POWEW_COUNTEW_XOCWK_2_H		0x00005049

#define WEG_A6XX_GMU_CX_GMU_POWEW_COUNTEW_XOCWK_3_W		0x0000504a

#define WEG_A6XX_GMU_CX_GMU_POWEW_COUNTEW_XOCWK_3_H		0x0000504b

#define WEG_A6XX_GMU_CX_GMU_POWEW_COUNTEW_XOCWK_4_W		0x0000504c

#define WEG_A6XX_GMU_CX_GMU_POWEW_COUNTEW_XOCWK_4_H		0x0000504d

#define WEG_A6XX_GMU_CX_GMU_POWEW_COUNTEW_XOCWK_5_W		0x0000504e

#define WEG_A6XX_GMU_CX_GMU_POWEW_COUNTEW_XOCWK_5_H		0x0000504f

#define WEG_A6XX_GMU_PWW_COW_INTEW_FWAME_CTWW			0x000050c0
#define A6XX_GMU_PWW_COW_INTEW_FWAME_CTWW_IFPC_ENABWE		0x00000001
#define A6XX_GMU_PWW_COW_INTEW_FWAME_CTWW_HM_POWEW_COWWAPSE_ENABWE	0x00000002
#define A6XX_GMU_PWW_COW_INTEW_FWAME_CTWW_SPTPWAC_POWEW_CONTWOW_ENABWE	0x00000004
#define A6XX_GMU_PWW_COW_INTEW_FWAME_CTWW_NUM_PASS_SKIPS__MASK	0x00003c00
#define A6XX_GMU_PWW_COW_INTEW_FWAME_CTWW_NUM_PASS_SKIPS__SHIFT	10
static inwine uint32_t A6XX_GMU_PWW_COW_INTEW_FWAME_CTWW_NUM_PASS_SKIPS(uint32_t vaw)
{
	wetuwn ((vaw) << A6XX_GMU_PWW_COW_INTEW_FWAME_CTWW_NUM_PASS_SKIPS__SHIFT) & A6XX_GMU_PWW_COW_INTEW_FWAME_CTWW_NUM_PASS_SKIPS__MASK;
}
#define A6XX_GMU_PWW_COW_INTEW_FWAME_CTWW_MIN_PASS_WENGTH__MASK	0xffffc000
#define A6XX_GMU_PWW_COW_INTEW_FWAME_CTWW_MIN_PASS_WENGTH__SHIFT	14
static inwine uint32_t A6XX_GMU_PWW_COW_INTEW_FWAME_CTWW_MIN_PASS_WENGTH(uint32_t vaw)
{
	wetuwn ((vaw) << A6XX_GMU_PWW_COW_INTEW_FWAME_CTWW_MIN_PASS_WENGTH__SHIFT) & A6XX_GMU_PWW_COW_INTEW_FWAME_CTWW_MIN_PASS_WENGTH__MASK;
}

#define WEG_A6XX_GMU_PWW_COW_INTEW_FWAME_HYST			0x000050c1

#define WEG_A6XX_GMU_PWW_COW_SPTPWAC_HYST			0x000050c2

#define WEG_A6XX_GMU_SPTPWAC_PWW_CWK_STATUS			0x000050d0
#define A6XX_GMU_SPTPWAC_PWW_CWK_STATUS_SPTPWAC_GDSC_POWEWING_OFF	0x00000001
#define A6XX_GMU_SPTPWAC_PWW_CWK_STATUS_SPTPWAC_GDSC_POWEWING_ON	0x00000002
#define A6XX_GMU_SPTPWAC_PWW_CWK_STATUS_SPTPWAC_GDSC_POWEW_OFF	0x00000004
#define A6XX_GMU_SPTPWAC_PWW_CWK_STATUS_SPTPWAC_GDSC_POWEW_ON	0x00000008
#define A6XX_GMU_SPTPWAC_PWW_CWK_STATUS_SP_CWOCK_OFF		0x00000010
#define A6XX_GMU_SPTPWAC_PWW_CWK_STATUS_GMU_UP_POWEW_STATE	0x00000020
#define A6XX_GMU_SPTPWAC_PWW_CWK_STATUS_GX_HM_GDSC_POWEW_OFF	0x00000040
#define A6XX_GMU_SPTPWAC_PWW_CWK_STATUS_GX_HM_CWK_OFF		0x00000080

#define WEG_A6XX_GMU_GPU_NAP_CTWW				0x000050e4
#define A6XX_GMU_GPU_NAP_CTWW_HW_NAP_ENABWE			0x00000001
#define A6XX_GMU_GPU_NAP_CTWW_SID__MASK				0x000001f0
#define A6XX_GMU_GPU_NAP_CTWW_SID__SHIFT			4
static inwine uint32_t A6XX_GMU_GPU_NAP_CTWW_SID(uint32_t vaw)
{
	wetuwn ((vaw) << A6XX_GMU_GPU_NAP_CTWW_SID__SHIFT) & A6XX_GMU_GPU_NAP_CTWW_SID__MASK;
}

#define WEG_A6XX_GMU_WPMH_CTWW					0x000050e8
#define A6XX_GMU_WPMH_CTWW_WPMH_INTEWFACE_ENABWE		0x00000001
#define A6XX_GMU_WPMH_CTWW_WWC_VOTE_ENABWE			0x00000010
#define A6XX_GMU_WPMH_CTWW_DDW_VOTE_ENABWE			0x00000100
#define A6XX_GMU_WPMH_CTWW_MX_VOTE_ENABWE			0x00000200
#define A6XX_GMU_WPMH_CTWW_CX_VOTE_ENABWE			0x00000400
#define A6XX_GMU_WPMH_CTWW_GFX_VOTE_ENABWE			0x00000800
#define A6XX_GMU_WPMH_CTWW_DDW_MIN_VOTE_ENABWE			0x00001000
#define A6XX_GMU_WPMH_CTWW_MX_MIN_VOTE_ENABWE			0x00002000
#define A6XX_GMU_WPMH_CTWW_CX_MIN_VOTE_ENABWE			0x00004000
#define A6XX_GMU_WPMH_CTWW_GFX_MIN_VOTE_ENABWE			0x00008000

#define WEG_A6XX_GMU_WPMH_HYST_CTWW				0x000050e9

#define WEG_A6XX_GPU_GMU_CX_GMU_WPMH_POWEW_STATE		0x000050ec

#define WEG_A6XX_GPU_GMU_CX_GMU_CX_FAW_INTF			0x000050f0

#define WEG_A6XX_GPU_GMU_CX_GMU_CX_FAWNEXT_INTF			0x000050f1

#define WEG_A6XX_GPU_GMU_CX_GMU_PWW_COW_CP_MSG			0x00005100

#define WEG_A6XX_GPU_GMU_CX_GMU_PWW_COW_CP_WESP			0x00005101

#define WEG_A6XX_GMU_BOOT_KMD_WM_HANDSHAKE			0x000051f0

#define WEG_A6XX_GMU_WWM_GWM_SWEEP_CTWW				0x00005157

#define WEG_A6XX_GMU_WWM_GWM_SWEEP_STATUS			0x00005158

#define WEG_A6XX_GMU_AWWAYS_ON_COUNTEW_W			0x00005088

#define WEG_A6XX_GMU_AWWAYS_ON_COUNTEW_H			0x00005089

#define WEG_A6XX_GMU_GMU_PWW_COW_KEEPAWIVE			0x000050c3

#define WEG_A6XX_GMU_HFI_CTWW_STATUS				0x00005180

#define WEG_A6XX_GMU_HFI_VEWSION_INFO				0x00005181

#define WEG_A6XX_GMU_HFI_SFW_ADDW				0x00005182

#define WEG_A6XX_GMU_HFI_MMAP_ADDW				0x00005183

#define WEG_A6XX_GMU_HFI_QTBW_INFO				0x00005184

#define WEG_A6XX_GMU_HFI_QTBW_ADDW				0x00005185

#define WEG_A6XX_GMU_HFI_CTWW_INIT				0x00005186

#define WEG_A6XX_GMU_GMU2HOST_INTW_SET				0x00005190

#define WEG_A6XX_GMU_GMU2HOST_INTW_CWW				0x00005191

#define WEG_A6XX_GMU_GMU2HOST_INTW_INFO				0x00005192
#define A6XX_GMU_GMU2HOST_INTW_INFO_MSGQ			0x00000001
#define A6XX_GMU_GMU2HOST_INTW_INFO_CM3_FAUWT			0x00800000

#define WEG_A6XX_GMU_GMU2HOST_INTW_MASK				0x00005193

#define WEG_A6XX_GMU_HOST2GMU_INTW_SET				0x00005194

#define WEG_A6XX_GMU_HOST2GMU_INTW_CWW				0x00005195

#define WEG_A6XX_GMU_HOST2GMU_INTW_WAW_INFO			0x00005196

#define WEG_A6XX_GMU_HOST2GMU_INTW_EN_0				0x00005197

#define WEG_A6XX_GMU_HOST2GMU_INTW_EN_1				0x00005198

#define WEG_A6XX_GMU_HOST2GMU_INTW_EN_2				0x00005199

#define WEG_A6XX_GMU_HOST2GMU_INTW_EN_3				0x0000519a

#define WEG_A6XX_GMU_HOST2GMU_INTW_INFO_0			0x0000519b

#define WEG_A6XX_GMU_HOST2GMU_INTW_INFO_1			0x0000519c

#define WEG_A6XX_GMU_HOST2GMU_INTW_INFO_2			0x0000519d

#define WEG_A6XX_GMU_HOST2GMU_INTW_INFO_3			0x0000519e

#define WEG_A6XX_GMU_GENEWAW_1					0x000051c6

#define WEG_A6XX_GMU_GENEWAW_7					0x000051cc

#define WEG_A6XX_GMU_GENEWAW_8					0x000051cd

#define WEG_A6XX_GMU_GENEWAW_9					0x000051ce

#define WEG_A6XX_GMU_GENEWAW_10					0x000051cf

#define WEG_A6XX_GMU_ISENSE_CTWW				0x0000515d

#define WEG_A6XX_GPU_CS_ENABWE_WEG				0x00008920

#define WEG_A6XX_GPU_GMU_CX_GMU_ISENSE_CTWW			0x0000515d

#define WEG_A6XX_GPU_CS_AMP_CAWIBWATION_CONTWOW3		0x00008578

#define WEG_A6XX_GPU_CS_AMP_CAWIBWATION_CONTWOW2		0x00008558

#define WEG_A6XX_GPU_CS_A_SENSOW_CTWW_0				0x00008580

#define WEG_A6XX_GPU_CS_A_SENSOW_CTWW_2				0x00027ada

#define WEG_A6XX_GPU_CS_SENSOW_GENEWAW_STATUS			0x0000881a

#define WEG_A6XX_GPU_CS_AMP_CAWIBWATION_CONTWOW1		0x00008957

#define WEG_A6XX_GPU_CS_SENSOW_GENEWAW_STATUS			0x0000881a

#define WEG_A6XX_GPU_CS_AMP_CAWIBWATION_STATUS1_0		0x0000881d

#define WEG_A6XX_GPU_CS_AMP_CAWIBWATION_STATUS1_2		0x0000881f

#define WEG_A6XX_GPU_CS_AMP_CAWIBWATION_STATUS1_4		0x00008821

#define WEG_A6XX_GPU_CS_AMP_CAWIBWATION_DONE			0x00008965

#define WEG_A6XX_GPU_CS_AMP_PEWIOD_CTWW				0x0000896d

#define WEG_A6XX_GPU_CS_AMP_CAWIBWATION_DONE			0x00008965

#define WEG_A6XX_GPU_GMU_CX_GMU_PWW_THWESHOWD			0x0000514d

#define WEG_A6XX_GMU_AO_INTEWWUPT_EN				0x00009303

#define WEG_A6XX_GMU_AO_HOST_INTEWWUPT_CWW			0x00009304

#define WEG_A6XX_GMU_AO_HOST_INTEWWUPT_STATUS			0x00009305
#define A6XX_GMU_AO_HOST_INTEWWUPT_STATUS_WDOG_BITE		0x00000001
#define A6XX_GMU_AO_HOST_INTEWWUPT_STATUS_WSCC_COMP		0x00000002
#define A6XX_GMU_AO_HOST_INTEWWUPT_STATUS_VDWOOP		0x00000004
#define A6XX_GMU_AO_HOST_INTEWWUPT_STATUS_FENCE_EWW		0x00000008
#define A6XX_GMU_AO_HOST_INTEWWUPT_STATUS_DBD_WAKEUP		0x00000010
#define A6XX_GMU_AO_HOST_INTEWWUPT_STATUS_HOST_AHB_BUS_EWWOW	0x00000020

#define WEG_A6XX_GMU_AO_HOST_INTEWWUPT_MASK			0x00009306

#define WEG_A6XX_GPU_GMU_AO_GMU_CGC_MODE_CNTW			0x00009309

#define WEG_A6XX_GPU_GMU_AO_GMU_CGC_DEWAY_CNTW			0x0000930a

#define WEG_A6XX_GPU_GMU_AO_GMU_CGC_HYST_CNTW			0x0000930b

#define WEG_A6XX_GPU_GMU_AO_GPU_CX_BUSY_STATUS			0x0000930c
#define A6XX_GPU_GMU_AO_GPU_CX_BUSY_STATUS_GPUBUSYIGNAHB	0x00800000

#define WEG_A6XX_GPU_GMU_AO_GPU_CX_BUSY_STATUS2			0x0000930d

#define WEG_A6XX_GPU_GMU_AO_GPU_CX_BUSY_MASK			0x0000930e

#define WEG_A6XX_GMU_AO_AHB_FENCE_CTWW				0x00009310

#define WEG_A6XX_GMU_AHB_FENCE_STATUS				0x00009313

#define WEG_A6XX_GMU_AHB_FENCE_STATUS_CWW			0x00009314

#define WEG_A6XX_GMU_WBBM_INT_UNMASKED_STATUS			0x00009315

#define WEG_A6XX_GMU_AO_SPAWE_CNTW				0x00009316

#define WEG_A6XX_GMU_WSCC_CONTWOW_WEQ				0x00009307

#define WEG_A6XX_GMU_WSCC_CONTWOW_ACK				0x00009308

#define WEG_A6XX_GMU_AHB_FENCE_WANGE_0				0x00009311

#define WEG_A6XX_GMU_AHB_FENCE_WANGE_1				0x00009312

#define WEG_A6XX_GPU_CC_GX_GDSCW				0x00009c03

#define WEG_A6XX_GPU_CC_GX_DOMAIN_MISC				0x00009d42

#define WEG_A6XX_GPU_CPW_FSM_CTW				0x0000c001

#define WEG_A6XX_GPU_WSCC_WSC_STATUS0_DWV0			0x00000004

#define WEG_A6XX_WSCC_PDC_SEQ_STAWT_ADDW			0x00000008

#define WEG_A6XX_WSCC_PDC_MATCH_VAWUE_WO			0x00000009

#define WEG_A6XX_WSCC_PDC_MATCH_VAWUE_HI			0x0000000a

#define WEG_A6XX_WSCC_PDC_SWAVE_ID_DWV0				0x0000000b

#define WEG_A6XX_WSCC_HIDDEN_TCS_CMD0_ADDW			0x0000000d

#define WEG_A6XX_WSCC_HIDDEN_TCS_CMD0_DATA			0x0000000e

#define WEG_A6XX_WSCC_TIMESTAMP_UNIT0_TIMESTAMP_W_DWV0		0x00000082

#define WEG_A6XX_WSCC_TIMESTAMP_UNIT0_TIMESTAMP_H_DWV0		0x00000083

#define WEG_A6XX_WSCC_TIMESTAMP_UNIT1_EN_DWV0			0x00000089

#define WEG_A6XX_WSCC_TIMESTAMP_UNIT1_OUTPUT_DWV0		0x0000008c

#define WEG_A6XX_WSCC_OVEWWIDE_STAWT_ADDW			0x00000100

#define WEG_A6XX_WSCC_SEQ_BUSY_DWV0				0x00000101

#define WEG_A7XX_WSCC_SEQ_MEM_0_DWV0_A740			0x00000154

#define WEG_A6XX_WSCC_SEQ_MEM_0_DWV0				0x00000180

#define WEG_A6XX_WSCC_TCS0_DWV0_STATUS				0x00000346

#define WEG_A6XX_WSCC_TCS1_DWV0_STATUS				0x000003ee

#define WEG_A6XX_WSCC_TCS2_DWV0_STATUS				0x00000496

#define WEG_A6XX_WSCC_TCS3_DWV0_STATUS				0x0000053e


#endif /* A6XX_GMU_XMW */
