Info (10281): Verilog HDL Declaration information at ahb_avalon_bridge.sv(12): object "write" differs only in case from object "WRITE" in the same scope File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/ip/ahb_avalon_bridge.sv Line: 12
Info (10281): Verilog HDL Declaration information at ahb_avalon_bridge.sv(13): object "read" differs only in case from object "READ" in the same scope File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/ip/ahb_avalon_bridge.sv Line: 13
Info (10281): Verilog HDL Declaration information at altera_error_response_slave.sv(46): object "LOG_WRITE_DATA" differs only in case from object "log_write_data" in the same scope File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_error_response_slave.sv Line: 46
Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at de10lite_sopc_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at de10lite_sopc_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at de10lite_sopc_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at de10lite_sopc_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at de10lite_sopc_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at de10lite_sopc_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at de10lite_sopc_mm_interconnect_0_router_004.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_004.sv Line: 48
Info (10281): Verilog HDL Declaration information at de10lite_sopc_mm_interconnect_0_router_004.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_004.sv Line: 49
Info (10281): Verilog HDL Declaration information at de10lite_sopc_mm_interconnect_0_router_005.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_005.sv Line: 48
Info (10281): Verilog HDL Declaration information at de10lite_sopc_mm_interconnect_0_router_005.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_005.sv Line: 49
Info (10281): Verilog HDL Declaration information at de10lite_sopc_mm_interconnect_0_router_006.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_006.sv Line: 48
Info (10281): Verilog HDL Declaration information at de10lite_sopc_mm_interconnect_0_router_006.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_mm_interconnect_0_router_006.sv Line: 49
Warning (10236): Verilog HDL Implicit Net warning at uart_regs.v(400): created implicit net for "rf_overrun" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/ip/uart/uart_regs.v Line: 400
Warning (10236): Verilog HDL Implicit Net warning at uart_regs.v(400): created implicit net for "rf_push_pulse" File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/ip/uart/uart_regs.v Line: 400
Warning (10037): Verilog HDL or VHDL warning at de10lite_sopc_sdram.v(318): conditional expression evaluates to a constant File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at de10lite_sopc_sdram.v(328): conditional expression evaluates to a constant File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at de10lite_sopc_sdram.v(338): conditional expression evaluates to a constant File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at de10lite_sopc_sdram.v(682): conditional expression evaluates to a constant File: C:/intelFPGA_lite/17.1/SyntacoreRISCV_DE10Lite/db/ip/de10lite_sopc/submodules/de10lite_sopc_sdram.v Line: 682
