#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Sep  3 08:46:30 2020
# Process ID: 5764
# Current directory: D:/Ex5_CPU/CPU/project_1.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: D:/Ex5_CPU/CPU/project_1.runs/synth_1/design_1_wrapper.vds
# Journal file: D:/Ex5_CPU/CPU/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Ex5_CPU/CPU/xilinx.com_user_ALU_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Ex5_CPU/CPU/xilinx.com_user_ALU_control_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Ex5_CPU/CPU/xilinx.com_user_PC_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Ex5_CPU/CPU/xilinx.com_user_Registers_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Ex5_CPU/CPU/xilinx.com_user_control_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Ex5_CPU/CPU/xilinx.com_user_instruction_memory_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado18.3/Vivado/2018.3/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10532 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 466.254 ; gain = 99.039
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [D:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:24]
INFO: [Synth 8-6157] synthesizing module 'design_1' [D:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_ALU_0_0' [D:/Ex5_CPU/CPU/project_1.runs/synth_1/.Xil/Vivado-5764-DESKTOP-C102N5V/realtime/design_1_ALU_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ALU_0_0' (1#1) [D:/Ex5_CPU/CPU/project_1.runs/synth_1/.Xil/Vivado-5764-DESKTOP-C102N5V/realtime/design_1_ALU_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_ALU_control_0_0' [D:/Ex5_CPU/CPU/project_1.runs/synth_1/.Xil/Vivado-5764-DESKTOP-C102N5V/realtime/design_1_ALU_control_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ALU_control_0_0' (2#1) [D:/Ex5_CPU/CPU/project_1.runs/synth_1/.Xil/Vivado-5764-DESKTOP-C102N5V/realtime/design_1_ALU_control_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_PC_0_0' [D:/Ex5_CPU/CPU/project_1.runs/synth_1/.Xil/Vivado-5764-DESKTOP-C102N5V/realtime/design_1_PC_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_PC_0_0' (3#1) [D:/Ex5_CPU/CPU/project_1.runs/synth_1/.Xil/Vivado-5764-DESKTOP-C102N5V/realtime/design_1_PC_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_Registers_0_0' [D:/Ex5_CPU/CPU/project_1.runs/synth_1/.Xil/Vivado-5764-DESKTOP-C102N5V/realtime/design_1_Registers_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_Registers_0_0' (4#1) [D:/Ex5_CPU/CPU/project_1.runs/synth_1/.Xil/Vivado-5764-DESKTOP-C102N5V/realtime/design_1_Registers_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_control_0_0' [D:/Ex5_CPU/CPU/project_1.runs/synth_1/.Xil/Vivado-5764-DESKTOP-C102N5V/realtime/design_1_control_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_control_0_0' (5#1) [D:/Ex5_CPU/CPU/project_1.runs/synth_1/.Xil/Vivado-5764-DESKTOP-C102N5V/realtime/design_1_control_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_instruction_memory_0_0' [D:/Ex5_CPU/CPU/project_1.runs/synth_1/.Xil/Vivado-5764-DESKTOP-C102N5V/realtime/design_1_instruction_memory_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_instruction_memory_0_0' (6#1) [D:/Ex5_CPU/CPU/project_1.runs/synth_1/.Xil/Vivado-5764-DESKTOP-C102N5V/realtime/design_1_instruction_memory_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (7#1) [D:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (8#1) [D:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 521.387 ; gain = 154.172
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 521.387 ; gain = 154.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 521.387 ; gain = 154.172
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ip/design_1_ALU_control_0_0/design_1_ALU_control_0_0/design_1_ALU_control_0_0_in_context.xdc] for cell 'design_1_i/ALU_control_0'
Finished Parsing XDC File [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ip/design_1_ALU_control_0_0/design_1_ALU_control_0_0/design_1_ALU_control_0_0_in_context.xdc] for cell 'design_1_i/ALU_control_0'
Parsing XDC File [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ip/design_1_control_0_0/design_1_control_0_0/design_1_control_0_0_in_context.xdc] for cell 'design_1_i/control_0'
Finished Parsing XDC File [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ip/design_1_control_0_0/design_1_control_0_0/design_1_control_0_0_in_context.xdc] for cell 'design_1_i/control_0'
Parsing XDC File [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ip/design_1_ALU_0_0/design_1_ALU_0_0/design_1_ALU_0_0_in_context.xdc] for cell 'design_1_i/ALU_0'
Finished Parsing XDC File [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ip/design_1_ALU_0_0/design_1_ALU_0_0/design_1_ALU_0_0_in_context.xdc] for cell 'design_1_i/ALU_0'
Parsing XDC File [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ip/design_1_Registers_0_0/design_1_Registers_0_0/design_1_Registers_0_0_in_context.xdc] for cell 'design_1_i/Registers_0'
Finished Parsing XDC File [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ip/design_1_Registers_0_0/design_1_Registers_0_0/design_1_Registers_0_0_in_context.xdc] for cell 'design_1_i/Registers_0'
Parsing XDC File [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ip/design_1_instruction_memory_0_0/design_1_instruction_memory_0_0/design_1_instruction_memory_0_0_in_context.xdc] for cell 'design_1_i/instruction_memory_0'
Finished Parsing XDC File [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ip/design_1_instruction_memory_0_0/design_1_instruction_memory_0_0/design_1_instruction_memory_0_0_in_context.xdc] for cell 'design_1_i/instruction_memory_0'
Parsing XDC File [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ip/design_1_PC_0_0/design_1_PC_0_0/design_1_PC_0_0_in_context.xdc] for cell 'design_1_i/PC_0'
Finished Parsing XDC File [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ip/design_1_PC_0_0/design_1_PC_0_0/design_1_PC_0_0_in_context.xdc] for cell 'design_1_i/PC_0'
Parsing XDC File [D:/Ex5_CPU/CPU/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Ex5_CPU/CPU/project_1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 771.934 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 771.934 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 771.934 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 771.934 ; gain = 404.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 771.934 ; gain = 404.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ALU_control_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/control_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ALU_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/Registers_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/instruction_memory_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/PC_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 771.934 ; gain = 404.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 771.934 ; gain = 404.719
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 771.934 ; gain = 404.719
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 827.531 ; gain = 460.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 827.605 ; gain = 460.391
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 837.277 ; gain = 470.062
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 837.277 ; gain = 470.062
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 837.277 ; gain = 470.062
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 837.277 ; gain = 470.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 837.277 ; gain = 470.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 837.277 ; gain = 470.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 837.277 ; gain = 470.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |design_1_ALU_0_0                |         1|
|2     |design_1_ALU_control_0_0        |         1|
|3     |design_1_PC_0_0                 |         1|
|4     |design_1_Registers_0_0          |         1|
|5     |design_1_control_0_0            |         1|
|6     |design_1_instruction_memory_0_0 |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------+------+
|      |Cell                            |Count |
+------+--------------------------------+------+
|1     |design_1_ALU_0_0                |     1|
|2     |design_1_ALU_control_0_0        |     1|
|3     |design_1_PC_0_0                 |     1|
|4     |design_1_Registers_0_0          |     1|
|5     |design_1_control_0_0            |     1|
|6     |design_1_instruction_memory_0_0 |     1|
|7     |IBUF                            |     3|
+------+--------------------------------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |    81|
|2     |  design_1_i |design_1 |    78|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 837.277 ; gain = 470.062
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 837.277 ; gain = 219.516
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 837.277 ; gain = 470.062
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 845.258 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 845.328 ; gain = 489.625
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 845.328 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Ex5_CPU/CPU/project_1.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Sep  3 08:46:55 2020...
