<module name="DWC_ahsata" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="SATA_CAP" acronym="SATA_CAP" offset="0x0" width="32" description="Capabilities register: Basic capabilities of the SATA AHCI core. Some fields can be written once after reset, read-only.">
    <bitfield id="S64A" width="1" begin="31" end="31" resetval="1" description="Supports 64-bit addressing" range="" rwaccess="R">
      <bitenum value="1" id="64bit" token="S64A_1_r" description="64-bit addressing supported"/>
      <bitenum value="0" id="32bit" token="S64A_0_r" description="32-bit addressing supported"/>
    </bitfield>
    <bitfield id="SNCQ" width="1" begin="30" end="30" resetval="1" description="Supports NCQ Controller supports SATA NCQ by handling DMA setup FIS natively." range="" rwaccess="R">
      <bitenum value="1" id="YES" token="SNCQ_1_r" description="Supported"/>
      <bitenum value="0" id="NO" token="SNCQ_0_r" description="Not supported"/>
    </bitfield>
    <bitfield id="SSNTF" width="1" begin="29" end="29" resetval="1" description="Supports SNotification register Controller supports SATA_PxSNTF (SNotification) register and its associated functionality." range="" rwaccess="R">
      <bitenum value="1" id="YES" token="SSNTF_1_r" description="Supported"/>
      <bitenum value="0" id="NO" token="SSNTF_0_r" description="Not supported"/>
    </bitfield>
    <bitfield id="SMPS" width="1" begin="28" end="28" resetval="0" description="Supports mechanical presence switch Support of a mechanical presence switch for hot plug operation, depending on integration Writable once after power up, read-only afterward" range="" rwaccess="RW WSpecial">
      <bitenum value="0" id="NO" token="SMPS_0" description="Not supported"/>
      <bitenum value="1" id="YES" token="SMPS_1" description="Supported"/>
    </bitfield>
    <bitfield id="SSS" width="1" begin="27" end="27" resetval="0" description="Supports staggered spin-up Controller can support this feature through SATA_PxCMD.SUD Writable once after power up, read-only afterward" range="" rwaccess="RW WSpecial">
      <bitenum value="0" id="NO" token="SSS_0" description="Not supported"/>
      <bitenum value="1" id="YES" token="SSS_1" description="Supported"/>
    </bitfield>
    <bitfield id="SALP" width="1" begin="26" end="26" resetval="1" description="Supports aggressive link power management" range="" rwaccess="R">
      <bitenum value="1" id="YES" token="SALP_1_r" description="Supported"/>
      <bitenum value="0" id="NO" token="SALP_0_r" description="Not supported"/>
    </bitfield>
    <bitfield id="SAL" width="1" begin="25" end="25" resetval="1" description="Supports Activity LED" range="" rwaccess="R">
      <bitenum value="1" id="YES" token="SAL_1_r" description="Supported"/>
      <bitenum value="0" id="NO" token="SAL_0_r" description="Not supported"/>
    </bitfield>
    <bitfield id="SCLO" width="1" begin="24" end="24" resetval="1" description="Supports command list override Supports the SATA_PxCMD.CLO bit functionality for enumeration of PM devices" range="" rwaccess="R">
      <bitenum value="1" id="YES" token="SCLO_1_r" description="Supported"/>
      <bitenum value="0" id="NO" token="SCLO_0_r" description="Not supported"/>
    </bitfield>
    <bitfield id="ISS" width="4" begin="23" end="20" resetval="0x2" description="Interface speed support Maximum speed the HBA can support" range="" rwaccess="R">
      <bitenum value="3" id="6G" token="ISS_3_r" description="Gen 3 = 6 Gbps"/>
      <bitenum value="2" id="3G" token="ISS_2_r" description="Gen 2 = 3 Gbps"/>
      <bitenum value="1" id="1G5" token="ISS_1_r" description="Gen 1 = 1.5 Gbps"/>
    </bitfield>
    <bitfield id="SNZO" width="1" begin="19" end="19" resetval="0" description="Supports Non-zero DMA offsets" range="" rwaccess="R">
      <bitenum value="1" id="YES" token="SNZO_1_r" description="Supported"/>
      <bitenum value="0" id="NO" token="SNZO_0_r" description="Not supported"/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="18" end="18" resetval="1" description="Supports AHCI mode only SATA controller supports AHCI mode only and does not support legacy, task file-based register interface." range="" rwaccess="R">
      <bitenum value="1" id="YES" token="SAM_1_r" description="Supported"/>
      <bitenum value="0" id="NO" token="SAM_0_r" description="Not supported"/>
    </bitfield>
    <bitfield id="SPM" width="1" begin="17" end="17" resetval="1" description="Supports PM SATA controller supports command-based switching PM on any port." range="" rwaccess="R">
      <bitenum value="1" id="YES" token="SPM_1_r" description="Supported"/>
      <bitenum value="0" id="NO" token="SPM_0_r" description="Not supported"/>
    </bitfield>
    <bitfield id="FBSS" width="1" begin="16" end="16" resetval="0" description="FIS-based switching supported Support of PM FIS-based switching." range="" rwaccess="R">
      <bitenum value="1" id="YES" token="FBSS_1_r" description="Supported"/>
      <bitenum value="0" id="NO" token="FBSS_0_r" description="Not supported"/>
    </bitfield>
    <bitfield id="PMD" width="1" begin="15" end="15" resetval="1" description="PIO Multiple DRQ Support of multiple DRQ block data transfers for the PIO command protocol" range="" rwaccess="R">
      <bitenum value="1" id="YES" token="PMD_1_r" description="Supported"/>
      <bitenum value="0" id="NO" token="PMD_0_r" description="Not supported"/>
    </bitfield>
    <bitfield id="SSC" width="1" begin="14" end="14" resetval="1" description="SLUMBER state capable Support of transitions to the interface SLUMBER power management state" range="" rwaccess="R">
      <bitenum value="1" id="YES" token="SSC_1_r" description="Supported"/>
      <bitenum value="0" id="NO" token="SSC_0_r" description="Not supported"/>
    </bitfield>
    <bitfield id="PSC" width="1" begin="13" end="13" resetval="1" description="PARTIAL state capable Support of transitions to the interface PARTIAL power management state" range="" rwaccess="R">
      <bitenum value="1" id="YES" token="PSC_1_r" description="Supported"/>
      <bitenum value="0" id="NO" token="PSC_0_r" description="Not supported"/>
    </bitfield>
    <bitfield id="NCS" width="5" begin="12" end="8" resetval="0x1F" description="Number of command slots: slots supported by the SATA controller, minus 1" range="" rwaccess="R">
      <bitenum value="31" id="32" token="NCS_31_r" description="32 command slots"/>
    </bitfield>
    <bitfield id="CCCS" width="1" begin="7" end="7" resetval="1" description="Command completion coalescing supported" range="" rwaccess="R">
      <bitenum value="1" id="YES" token="CCCS_1_r" description="Supported"/>
      <bitenum value="0" id="NO" token="CCCS_0_r" description="Not supported"/>
    </bitfield>
    <bitfield id="EMS" width="1" begin="6" end="6" resetval="0" description="Enclosure management supported" range="" rwaccess="R">
      <bitenum value="1" id="YES" token="EMS_1_r" description="Supported"/>
      <bitenum value="0" id="NO" token="EMS_0_r" description="Not supported"/>
    </bitfield>
    <bitfield id="SXS" width="1" begin="5" end="5" resetval="0" description="Supports external SATA" range="" rwaccess="R">
      <bitenum value="1" id="YES" token="SXS_1_r" description="Supported"/>
      <bitenum value="0" id="NO" token="SXS_0_r" description="Not supported"/>
    </bitfield>
    <bitfield id="NP" width="5" begin="4" end="0" resetval="0x00" description="Number of ports: ports supported by the SATA controller, minus 1" range="" rwaccess="R">
      <bitenum value="1" id="2p" token="NP_1_r" description="2 ports"/>
      <bitenum value="0" id="1p" token="NP_0_r" description="1 port"/>
    </bitfield>
  </register>
  <register id="SATA_GHC" acronym="SATA_GHC" offset="0x4" width="32" description="Global HBA control">
    <bitfield id="AE" width="1" begin="31" end="31" resetval="1" description="AHCI enable Always set because SATA controller supports AHCI mode only, as indicated by the SATA_CAP.SAM = 1" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="29" begin="30" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="IE" width="1" begin="1" end="1" resetval="0" description="Interrupt enable Global enable of SATA controller interrupts. Reset on global reset (SATA_GHC.HR = 1)." range="" rwaccess="RW">
      <bitenum value="0" id="dis" token="IE_0" description="All interrupt sources from all ports are disabled (masked)."/>
      <bitenum value="1" id="en" token="IE_1" description="Interrupts are enabled and any SATA controller interrupt event causes interrupt output assertion."/>
    </bitfield>
    <bitfield id="HR" width="1" begin="0" end="0" resetval="0" description="HBA reset Global reset control" range="" rwaccess="RW">
      <bitenum value="0" id="noaction" token="HR_0_w" description="No action"/>
      <bitenum value="1" id="reset" token="HR_1_w" description="Start global reset: All state machines that relate to data transfers and queuing return to an IDLE state, and all ports are reinitialized by sending COMRESET if staggered spin-up is not supported. If staggered spin-up is supported, it is the responsibility of the software to spin up each port after this reset completes."/>
      <bitenum value="1" id="ongoing" token="HR_1_r" description="Reset is ongoing."/>
      <bitenum value="0" id="done" token="HR_0_r" description="Reset is inactive (done)."/>
    </bitfield>
  </register>
  <register id="SATA_IS" acronym="SATA_IS" offset="0x8" width="32" description="Interrupt status Indicates which port has a pending interrupt">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="IPS" width="1" begin="0" end="0" resetval="0" description="Interrupt pending status. Bit-significant field. Bits are set by ports that have interrupt events pending in the SATA_PxIS bits and enabled in SATA_PxIE. Set bits are cleared by software writing 1 to them." range="" rwaccess="RW W1toClr"/>
  </register>
  <register id="SATA_PI" acronym="SATA_PI" offset="0xC" width="32" description="Ports implemented Indicates which ports are exposed by the SATA controller and available for use">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="PI" width="1" begin="0" end="0" resetval="0" description="Ports implemented. Bit-significant field. Writable once after power up, read-only afterward. If a bit is set (1), the corresponding port is available; else (0) it is not. Only bits 0 to SATA_CAP.NP can be set to 1. At least one bit must be set to 1." range="" rwaccess="RW WSpecial"/>
  </register>
  <register id="SATA_VS" acronym="SATA_VS" offset="0x10" width="32" description="AHCI version supported: 1.3 WARNING: Controller complies fully with AHCI version 1.10 and also complies with AHCI version 1.3 except for FIS-based switching, which is not currently supported.">
    <bitfield id="MJR" width="16" begin="31" end="16" resetval="0x0001" description="Major Version Number: 1" range="" rwaccess="R"/>
    <bitfield id="MNR" width="16" begin="15" end="0" resetval="0x0300" description="Minor Version Number: 3.00" range="" rwaccess="R"/>
  </register>
  <register id="SATA_CCC_CTL" acronym="SATA_CCC_CTL" offset="0x14" width="32" description="CCC control Used to configure the CCC feature for the SATA controller Reset on global reset">
    <bitfield id="TV" width="16" begin="31" end="16" resetval="0x0001" description="Timeout value. Time-out value. Specifies the CCC time-out value in 1-ms intervals Loaded prior to enabling CCC; becomes read-only when SATA_CCC_CTL.EN = 10x1 - 0xFFFF: timeout slectable between within the range (1 - 65535 ) ms. enum=1 ." range="" rwaccess="RW">
      <bitenum value="0" id="no" token="TV_0" description="Reserved value; do not use."/>
    </bitfield>
    <bitfield id="CC" width="8" begin="15" end="8" resetval="0x01" description="Command completions Number of command completions necessary to cause a CCC interrupt Loaded prior to enabling CCC, becomes read-only when SATA_CCC_CTL.EN = 10x1 - 0xFF: specifies the number of commands upon which completion a CCC interrupt is generated. The number of commands to complete before interrupt is triggered are selectable within the range ( 1 - 255 ) commands. enum=count1 ." range="" rwaccess="RW">
      <bitenum value="0" id="nocount" token="CC_0" description="CCC interrupts generated based on the timer, not on completed commands count"/>
    </bitfield>
    <bitfield id="INT" width="5" begin="7" end="3" resetval="0x01" description="Interrupt Number of the interrupt used by the CCC feature, using the number of ports configured for the core When a CCC interrupt occurs, the SATA_IS.IPS[INT] bit is set to 1." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="2" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="EN" width="1" begin="0" end="0" resetval="0" description="Enable CCC enable" range="" rwaccess="RW">
      <bitenum value="0" id="dis" token="EN_0" description="CCC feature is disabled and no CCC interrupts are generated. .TV and .CC are writable."/>
      <bitenum value="1" id="en" token="EN_1" description="CCC feature is enabled and CCC interrupts can be generated based on the time-out or command completion conditions. All other fields are read-only."/>
    </bitfield>
  </register>
  <register id="SATA_CCC_PORTS" acronym="SATA_CCC_PORTS" offset="0x18" width="32" description="CCC ports Specifies the ports that are coalesced as part of the CCC feature when .EN = 1 Reset on global reset">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="PRT" width="1" begin="0" end="0" resetval="0" description="Ports Bit-significant field Set a bit to 1 to make the corresponding port part of the CCC feature. Bits set to 1 in this register have the same bit set to 1 in register PI." range="" rwaccess="RW"/>
  </register>
  <register id="SATA_CAP2" acronym="SATA_CAP2" offset="0x24" width="32" description="Extended capabilities">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="APST" width="1" begin="2" end="2" resetval="1" description="Automatic PARTIAL to SLUMBER transitions" range="" rwaccess="R">
      <bitenum value="1" id="YES" token="APST_1_r" description="Supported"/>
      <bitenum value="0" id="NO" token="APST_0_r" description="Not supported"/>
    </bitfield>
    <bitfield id="NVMP" width="1" begin="1" end="1" resetval="0" description="NVMHCI present" range="" rwaccess="R">
      <bitenum value="1" id="YES" token="NVMP_1_r" description="Supported"/>
      <bitenum value="0" id="NO" token="NVMP_0_r" description="Not supported"/>
    </bitfield>
    <bitfield id="BOH" width="1" begin="0" end="0" resetval="0" description="BIOS/OS Handoff" range="" rwaccess="R">
      <bitenum value="1" id="YES" token="BOH_1_r" description="Supported"/>
      <bitenum value="0" id="NO" token="BOH_0_r" description="Not supported"/>
    </bitfield>
  </register>
  <register id="SATA_BISTAFR" acronym="SATA_BISTAFR" offset="0xA0" width="32" description="Built-In, Self-Test (BIST) Activate FIS Register Reset on global reset or port reset">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="NCP" width="8" begin="15" end="8" resetval="0x00" description="Noncompliant pattern Least significant byte of the received BIST Activate FIS second DWORD (bits [7:0]). This value defines the required pattern for far-end transmit-only mode (SATA_BISTAFR.PD = 0xC0 or 0xE0). If none of the listed values is decoded, the simultaneous switching pattern is transmitted by default." range="" rwaccess="R">
      <bitenum value="74" id="HFTP" token="NCP_74_r" description="High frequency test pattern (HFTP)"/>
      <bitenum value="241" id="LTDP" token="NCP_241_r" description="Low transition density pattern (LTDP)"/>
      <bitenum value="181" id="HTDP" token="NCP_181_r" description="High transition density pattern (HTDP)"/>
      <bitenum value="139" id="LBP" token="NCP_139_r" description="Lone bit pattern (LBP)"/>
      <bitenum value="127" id="SSOP" token="NCP_127_r" description="Simultaneous switching outputs pattern (SSOP)"/>
      <bitenum value="120" id="MFTP" token="NCP_120_r" description="Mid-frequency test pattern (MFTP)"/>
      <bitenum value="171" id="LFSCP" token="NCP_171_r" description="Low frequency spectral component pattern (LFSCP)"/>
      <bitenum value="126" id="LFTP" token="NCP_126_r" description="Low frequency test pattern (LFTP)"/>
    </bitfield>
    <bitfield id="PD" width="8" begin="7" end="0" resetval="0x00" description="Pattern definition Pattern definition field of the received BIST Activate FIS - bits [23:16] of the first DWORD. Puts the SATA controller in one of the listed BIST modes" range="" rwaccess="R">
      <bitenum value="16" id="fer" token="PD_16_r" description="Far-end retimed"/>
      <bitenum value="192" id="feto" token="PD_192_r" description="Far-end transmit only"/>
      <bitenum value="224" id="fetowsb" token="PD_224_r" description="Far-end transmit only with scrambler bypassed"/>
      <bitenum value="8" id="fea" token="PD_8_r" description="Far-end analog (if PHY supports this mode)"/>
    </bitfield>
  </register>
  <register id="SATA_BISTCR" acronym="SATA_BISTCR" offset="0xA4" width="32" description="BIST control register Reset on global reset or port reset">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="FERLB" width="1" begin="20" end="20" resetval="0" description="Far-end retimed loopback" range="" rwaccess="WO">
      <bitenum value="0" id="noaction" token="FERLB_0_w" description="No action"/>
      <bitenum value="1" id="action" token="FERLB_1_w" description="Puts the DWC_ahsata link into far-end retimed mode without the BIST activate FIS, regardless of whether the device is connected or disconnected (link in NOCOMM state)"/>
      <bitenum value="0" id="rr0" token="FERLB_0_r" description="Read returns 0"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="TXO" width="1" begin="18" end="18" resetval="0" description="Transmit only" range="" rwaccess="WO">
      <bitenum value="0" id="noaction" token="TXO_0_w" description="No action"/>
      <bitenum value="1" id="action" token="TXO_1_w" description="Initiate transmission of one of the noncompliant patterns defined by the.PATTERN value when the device is disconnected."/>
      <bitenum value="0" id="rr0" token="TXO_0_r" description="Read returns 0."/>
    </bitfield>
    <bitfield id="CNTCLR" width="1" begin="17" end="17" resetval="0" description="Counter clear Clears BIST error count registers" range="" rwaccess="WO">
      <bitenum value="0" id="noaction" token="CNTCLR_0_w" description="No action"/>
      <bitenum value="1" id="action" token="CNTCLR_1_w" description="Clear, , and registers"/>
      <bitenum value="0" id="rr0" token="CNTCLR_0_r" description="Read returns 0"/>
    </bitfield>
    <bitfield id="NEALB" width="1" begin="16" end="16" resetval="0" description="Near-end analog loopback This mode should be initiated in the PARTIAL or SLUMBER power state or with the device disconnected from the port PHY (link NOCOMM state). BIST Activate FIS is not sent to the device in this mode." range="" rwaccess="WO">
      <bitenum value="0" id="noaction" token="NEALB_0_w" description="No action"/>
      <bitenum value="1" id="PHY_1" token="NEALB_1_w" description="Places the port PHY in near-end analog loopback mode..PATTERN bit field contains the appropriate pattern."/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ERRLOSSEN" width="1" begin="13" end="13" resetval="0" description="Always keep this bit at default value." range="" rwaccess="RW"/>
    <bitfield id="SDFE" width="1" begin="12" end="12" resetval="0" description="Signal detect feature enable Not affected by global reset or port reset" range="" rwaccess="RW">
      <bitenum value="0" id="dis" token="SDFE_0" description="Link layer feature to handle unstable/absent phy_sig_det signal is disabled."/>
      <bitenum value="1" id="en" token="SDFE_1" description="Link layer feature to handle unstable/absent phy_sig_det signal is enabled."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0" description="Only write 0 into this reserved field to avoid undefined results." range="" rwaccess="RW"/>
    <bitfield id="LLC_RPD" width="1" begin="10" end="10" resetval="1" description="Link layer control, repeat primitive drop In normal mode, the function can be changed only during port reset (SATA_PxSCTL.DET = 0x1)." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LLC_RPD_0" description="Repeat primitive drop function disabled in normal mode, enabled in BIST mode"/>
      <bitenum value="1" id="1" token="LLC_RPD_1" description="Repeat primitive drop function enabled in normal mode, disabled in BIST mode"/>
    </bitfield>
    <bitfield id="LLC_DESCRAM" width="1" begin="9" end="9" resetval="1" description="Link layer control, descrambler In normal mode, the function can be changed only during port reset (SATA_PxSCTL.DET = 0x1)." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LLC_DESCRAM_0" description="Descrambler disabled in normal mode, enabled in BIST mode"/>
      <bitenum value="1" id="1" token="LLC_DESCRAM_1" description="Descrambler enabled in normal mode, disabled in BIST mode"/>
    </bitfield>
    <bitfield id="LLC_SCRAM" width="1" begin="8" end="8" resetval="1" description="Link layer control, scrambler In normal mode, the function can be changed only during port reset (SATA_PxSCTL.DET = 0x1). Hardware&#8211;cleared (enabled) when the port enters a responder far-end transmit BIST mode with scrambling enabled (SATA_BISTAFR.PD = 0xC0)." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LLC_SCRAM_0" description="Scrambler disabled in normal mode, enabled in BIST mode."/>
      <bitenum value="1" id="1" token="LLC_SCRAM_1" description="Scrambler enabled in normal mode, disabled in BIST mode."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="ERREN" width="1" begin="6" end="6" resetval="0" description="Error enable Allow or filter (disable) PHY internal errors outside the FIS boundary to set corresponding SATA_PxSERR bits" range="" rwaccess="RW">
      <bitenum value="0" id="filter" token="ERREN_0" description="Filter errors outside the FIS; allow errors inside the FIS."/>
      <bitenum value="1" id="allow" token="ERREN_1" description="Allow errors outside or inside the FIS."/>
    </bitfield>
    <bitfield id="FLIP" width="1" begin="5" end="5" resetval="0" description="Flip disparity Change disparity of the current test pattern to the opposite each time its state is changed by software." range="" rwaccess="RW"/>
    <bitfield id="PV" width="1" begin="4" end="4" resetval="0" description="Pattern version Selects either short or long version of the SSOP, HTDP, LTDP, LFSCP, COMP pattern" range="" rwaccess="RW">
      <bitenum value="0" id="short" token="PV_0" description="Short pattern version"/>
      <bitenum value="1" id="long" token="PV_1" description="Long pattern version"/>
    </bitfield>
    <bitfield id="PATTERN" width="4" begin="3" end="0" resetval="0x0" description="Pattern Defines one of the listed SATA-compliant patterns for far-end retimed/ far-end analog/ near-end analog initiator modes, or noncompliant patterns for transmit-only responder mode when initiated by software writing to the SATA_BISTCR.TXO bit" range="" rwaccess="RW">
      <bitenum value="6" id="mftp" token="PATTERN_6" description="Mid-frequency test pattern (MFTP)"/>
      <bitenum value="1" id="htdp" token="PATTERN_1" description="High transition density pattern (HTDP)"/>
      <bitenum value="7" id="hftp" token="PATTERN_7" description="High frequency test pattern (HFTP)"/>
      <bitenum value="0" id="ssop" token="PATTERN_0" description="Simultaneous switching outputs pattern (SSOP)"/>
      <bitenum value="2" id="ltdp" token="PATTERN_2" description="Low transition density pattern (LTDP)"/>
      <bitenum value="8" id="lftp" token="PATTERN_8" description="Low frequency test pattern (LFTP)"/>
      <bitenum value="4" id="comp" token="PATTERN_4" description="Composite pattern (COMP)"/>
      <bitenum value="5" id="lbp" token="PATTERN_5" description="Lone bit pattern (LBP)"/>
      <bitenum value="3" id="lfscp" token="PATTERN_3" description="Low frequency spectral component pattern (LFSCP)"/>
    </bitfield>
  </register>
  <register id="SATA_BISTFCTR" acronym="SATA_BISTFCTR" offset="0xA8" width="32" description="BIST frame-information-structure CounT register Received BIST FIS count in the loopback initiator far-end retimed, far-end analog, and near-end analog modes. Updated each time a new BIST FIS is received. Reset by global reset, port reset (COMRESET), or by writing 1 to .CNTCLR Does not roll over and freezes when the FFFF_FFFFh value is reached. It takes approximately 65 hours of continuous BIST operation to reach this value.">
    <bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0000 0000" description="BIST FIS Count" range="" rwaccess="R"/>
  </register>
  <register id="SATA_BISTSR" acronym="SATA_BISTSR" offset="0xAC" width="32" description="BIST status register Errors detected in the received BIST FIS in the loopback initiator far-end retimed, far-end analog, and near-end analog modes Updated each time a new BIST FIS is received Reset on global reset, port reset (COMRESET), or by writing 1 to .CNTCLR">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="BRSTERR" width="8" begin="23" end="16" resetval="0x00" description="Burst error count. Accumulated each time a burst error condition is detected: DWORD error is detected in the received frame and 1.5 seconds (27,000 frames) passed since the previous burst error was detected. Value does not roll over and freezes at FFh." range="" rwaccess="R">
      <bitenum value="255" id="max" token="BRSTERR_255_r" description="Max error count reached or exceeded"/>
      <bitenum value="0" id="zero" token="BRSTERR_0_r" description="No error detected"/>
    </bitfield>
    <bitfield id="FRAMERR" width="16" begin="15" end="0" resetval="0x0000" description="Frame error count. New value is added to the old value each time a new BIST frame with a CRC error is received. Does not roll over and freezes at FFFFh" range="" rwaccess="R">
      <bitenum value="65535" id="max" token="FRAMERR_65535_r" description="Maximum error count reached or exceeded."/>
      <bitenum value="0" id="zero" token="FRAMERR_0_r" description="No error detected"/>
    </bitfield>
  </register>
  <register id="SATA_BISTDECR" acronym="SATA_BISTDECR" offset="0xB0" width="32" description="BIST double-word error count register Number of DWORD errors detected in the received BIST frame in the loopback initiator far-end retimed, far-end analog, and near-end analog modes Updated each time a new BIST frame is received, when the parameter BIST_MODE = DWORD. Reset on global reset, port reset (COMRESET), or by writing 1 to .CNTCLR.">
    <bitfield id="DWERR" width="32" begin="31" end="0" resetval="0x0000 0000" description="DWORD error count. New value is added to the old value each time a new BIST frame is received. The DWERR value does not roll over, and freezes when it exceeds 0xFFFF_F000." range="" rwaccess="R">
      <bitenum value="0" id="zero" token="DWERR_0_r" description="No error detected"/>
      <bitenum value="4294963200" id="max" token="DWERR_4294963200_r" description="Max error count reached or exceeded"/>
    </bitfield>
  </register>
  <register id="SATA_OOBR" acronym="SATA_OOBR" offset="0xBC" width="32" description="OOB register Controls the link layer OOB detection counters">
    <bitfield id="WE" width="1" begin="31" end="31" resetval="0" description="WRITE_ENABLE" range="" rwaccess="RW">
      <bitenum value="0" id="no" token="WE_0" description="bits [30:0] are read-only."/>
      <bitenum value="1" id="yes" token="WE_1" description="bits [30:0] can be written."/>
    </bitfield>
    <bitfield id="CWMIN" width="7" begin="30" end="24" resetval="0x0B" description="COMWAKE_MIN, in OOB rx clock cycles Read-only when SATA_OOBR.WE = 0" range="" rwaccess="RW WSpecial"/>
    <bitfield id="CWMAX" width="8" begin="23" end="16" resetval="0x15" description="COMWAKE_MAX, in OOB rx clock cycles Read-only when SATA_OOBR.WE = 0" range="" rwaccess="RW WSpecial"/>
    <bitfield id="CIMIN" width="8" begin="15" end="8" resetval="0x24" description="COMINIT_MIN, in OOB rx clock cycles Read-only when SATA_OOBR.WE = 0" range="" rwaccess="RW WSpecial"/>
    <bitfield id="CIMAX" width="8" begin="7" end="0" resetval="0x40" description="COMINIT_MAX, in OOB rx clock cycles Read-only when SATA_OOBR.WE=0" range="" rwaccess="RW WSpecial"/>
  </register>
  <register id="SATA_TIMER1MS" acronym="SATA_TIMER1MS" offset="0xE0" width="32" description="Timer 1 ms Configuration to generate the 1-ms tick for the CCC logic Must be initialized before using the CCC feature Reset on power up, not affected by global reset">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="TIMV" width="20" begin="19" end="0" resetval="0x1 86A0" description="OCP bus clock frequency in kHz (for example, reset value is 100,000 = 100 MHz)" range="" rwaccess="RW"/>
  </register>
  <register id="SATA_GPARAM1R" acronym="SATA_GPARAM1R" offset="0xE8" width="32" description="Global parameters register 1 Hardware configuration of the DWC AHCI SATA core">
    <bitfield id="ALIGN_M" width="1" begin="31" end="31" resetval="1" description="RX data alignment" range="" rwaccess="R">
      <bitenum value="1" id="yes" token="ALIGN_M_1_r" description="Yes"/>
      <bitenum value="0" id="no" token="ALIGN_M_0_r" description="No"/>
    </bitfield>
    <bitfield id="RX_BUFFER" width="1" begin="30" end="30" resetval="1" description="RX data buffer implemented" range="" rwaccess="R">
      <bitenum value="1" id="yes" token="RX_BUFFER_1_r" description="Yes"/>
      <bitenum value="0" id="no" token="RX_BUFFER_0_r" description="No"/>
    </bitfield>
    <bitfield id="PHY_DATA" width="2" begin="29" end="28" resetval="0x0" description="PHY data width (in 8- or 10-bit characters)" range="" rwaccess="R">
      <bitenum value="2" id="4" token="PHY_DATA_2_r" description="4 characters"/>
      <bitenum value="1" id="2" token="PHY_DATA_1_r" description="2 characters"/>
      <bitenum value="0" id="1" token="PHY_DATA_0_r" description="1 character"/>
    </bitfield>
    <bitfield id="PHY_RST" width="1" begin="27" end="27" resetval="1" description="PHY reset mode" range="" rwaccess="R">
      <bitenum value="1" id="hi" token="PHY_RST_1_r" description="High"/>
      <bitenum value="0" id="lo" token="PHY_RST_0_r" description="Low"/>
    </bitfield>
    <bitfield id="PHY_CTRL" width="6" begin="26" end="21" resetval="0x00" description="PHY control width (in bits)" range="" rwaccess="R"/>
    <bitfield id="PHY_STAT" width="6" begin="20" end="15" resetval="0x00" description="PHY status width (in bits)" range="" rwaccess="R"/>
    <bitfield id="LATCH_M" width="1" begin="14" end="14" resetval="0" description="Test mode lock-up latches" range="" rwaccess="R">
      <bitenum value="1" id="yes" token="LATCH_M_1_r" description="Yes"/>
      <bitenum value="0" id="no" token="LATCH_M_0_r" description="No"/>
    </bitfield>
    <bitfield id="BIST_M" width="1" begin="13" end="13" resetval="0" description="BIST loopback checking depth" range="" rwaccess="R">
      <bitenum value="1" id="DWORD" token="BIST_M_1_r" description="DWORD"/>
      <bitenum value="0" id="FIS" token="BIST_M_0_r" description="FIS"/>
    </bitfield>
    <bitfield id="PHY_TYPE" width="2" begin="12" end="11" resetval="0x0" description="PHY interface type0x2, 0x3: Reserved enum=config ." range="" rwaccess="R">
      <bitenum value="1" id="snps" token="PHY_TYPE_1_r" description="Preset"/>
      <bitenum value="0" id="config" token="PHY_TYPE_0_r" description="Configurable"/>
    </bitfield>
    <bitfield id="RETURN_ERR" width="1" begin="10" end="10" resetval="0" description="Error response on illegal access" range="" rwaccess="R">
      <bitenum value="1" id="yes" token="RETURN_ERR_1_r" description="Yes"/>
      <bitenum value="0" id="no" token="RETURN_ERR_0_r" description="No"/>
    </bitfield>
    <bitfield id="AHB_ENDIAN" width="2" begin="9" end="8" resetval="0x0" description="Endianness of master and slave" range="" rwaccess="R">
      <bitenum value="2" id="conf" token="AHB_ENDIAN_2_r" description="Pin-configurable dynamic endianness"/>
      <bitenum value="1" id="big" token="AHB_ENDIAN_1_r" description="Big-endian"/>
      <bitenum value="0" id="little" token="AHB_ENDIAN_0_r" description="Little-endian"/>
    </bitfield>
    <bitfield id="S_HADDR" width="1" begin="7" end="7" resetval="0" description="Slave address bus width" range="" rwaccess="R">
      <bitenum value="1" id="64bit" token="S_HADDR_1_r" description="64-bit address"/>
      <bitenum value="0" id="32bit" token="S_HADDR_0_r" description="32-bit address"/>
    </bitfield>
    <bitfield id="M_HADDR" width="1" begin="6" end="6" resetval="1" description="Master address bus width" range="" rwaccess="R">
      <bitenum value="1" id="64bit" token="M_HADDR_1_r" description="64-bit address"/>
      <bitenum value="0" id="32bit" token="M_HADDR_0_r" description="32-bit address"/>
    </bitfield>
    <bitfield id="S_HDATA" width="3" begin="5" end="3" resetval="0x0" description="Slave Data Bus Width" range="" rwaccess="R">
      <bitenum value="3" id="256-bit" token="S_HDATA_3_r" description="256-bit"/>
      <bitenum value="2" id="128-bit" token="S_HDATA_2_r" description="128-bit"/>
      <bitenum value="1" id="64-bit" token="S_HDATA_1_r" description="64-bit"/>
      <bitenum value="0" id="32-bit" token="S_HDATA_0_r" description="32-bit"/>
    </bitfield>
    <bitfield id="M_HDATA" width="3" begin="2" end="0" resetval="0x0" description="Master Data Bus Width" range="" rwaccess="R">
      <bitenum value="3" id="256-bit" token="M_HDATA_3_r" description="256-bit"/>
      <bitenum value="2" id="128-bit" token="M_HDATA_2_r" description="128-bit"/>
      <bitenum value="1" id="64-bit" token="M_HDATA_1_r" description="64-bit"/>
      <bitenum value="0" id="32-bit" token="M_HDATA_0_r" description="32-bit"/>
    </bitfield>
  </register>
  <register id="SATA_GPARAM2R" acronym="SATA_GPARAM2R" offset="0xEC" width="32" description="Global parameters register 2 Hardware configuration of the DWC AHCI SATA core, continued">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x0 0000" description="" range="" rwaccess="R"/>
    <bitfield id="DEV_CP" width="1" begin="14" end="14" resetval="1" description="Cold presence detection implemented in core" range="" rwaccess="R">
      <bitenum value="1" id="yes" token="DEV_CP_1_r" description="Yes"/>
      <bitenum value="0" id="no" token="DEV_CP_0_r" description="No"/>
    </bitfield>
    <bitfield id="DEV_MP" width="1" begin="13" end="13" resetval="1" description="Mechanical presence switch implemented in core" range="" rwaccess="R">
      <bitenum value="1" id="yes" token="DEV_MP_1_r" description="Yes"/>
      <bitenum value="0" id="no" token="DEV_MP_0_r" description="No"/>
    </bitfield>
    <bitfield id="ENCODE_M" width="1" begin="12" end="12" resetval="1" description="8b/10b Encoding/encoding implemented in core" range="" rwaccess="R">
      <bitenum value="1" id="yes" token="ENCODE_M_1_r" description="Yes"/>
      <bitenum value="0" id="no" token="ENCODE_M_0_r" description="No"/>
    </bitfield>
    <bitfield id="RXOOB_CLK_M" width="1" begin="11" end="11" resetval="0" description="RX OOB clocking mode:" range="" rwaccess="R">
      <bitenum value="1" id="sep" token="RXOOB_CLK_M_1_r" description="RX OOB detection uses separate clock"/>
      <bitenum value="0" id="rx" token="RXOOB_CLK_M_0_r" description="Rx OOB detection uses RX clock"/>
    </bitfield>
    <bitfield id="RX_OOB_M" width="1" begin="10" end="10" resetval="1" description="RX OOB mode: sequence generation implemented" range="" rwaccess="R">
      <bitenum value="1" id="yes" token="RX_OOB_M_1_r" description="Yes"/>
      <bitenum value="0" id="no" token="RX_OOB_M_0_r" description="No"/>
    </bitfield>
    <bitfield id="TX_OOB_M" width="1" begin="9" end="9" resetval="1" description="TX OOB mode: sequence generation implemented" range="" rwaccess="R">
      <bitenum value="1" id="yes" token="TX_OOB_M_1_r" description="Yes"/>
      <bitenum value="0" id="no" token="TX_OOB_M_0_r" description="No"/>
    </bitfield>
    <bitfield id="RXOOB_CLK" width="9" begin="8" end="0" resetval="0x096" description="RX OOB clock frequency, in MHz" range="" rwaccess="R"/>
  </register>
  <register id="SATA_PPARAMR" acronym="SATA_PPARAMR" offset="0xF0" width="32" description="Port parameter register Hardware configuration of the DWC AHCI SATA core port selected by .PSEL">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x0 0000" description="" range="" rwaccess="R"/>
    <bitfield id="TX_MEM_M" width="1" begin="11" end="11" resetval="0" description="TX FIFO memory mode:" range="" rwaccess="R">
      <bitenum value="1" id="sync" token="TX_MEM_M_1_r" description="Synchronous"/>
      <bitenum value="0" id="async" token="TX_MEM_M_0_r" description="Asynchronous"/>
    </bitfield>
    <bitfield id="TX_MEM_S" width="1" begin="10" end="10" resetval="0" description="TX FIFO memory selection:" range="" rwaccess="R">
      <bitenum value="1" id="int" token="TX_MEM_S_1_r" description="Internal memory"/>
      <bitenum value="0" id="ext" token="TX_MEM_S_0_r" description="External memory"/>
    </bitfield>
    <bitfield id="RX_MEM_M" width="1" begin="9" end="9" resetval="0" description="RX FIFO memory mode:" range="" rwaccess="R">
      <bitenum value="1" id="sync" token="RX_MEM_M_1_r" description="Synchronous"/>
      <bitenum value="0" id="async" token="RX_MEM_M_0_r" description="Asynchronous"/>
    </bitfield>
    <bitfield id="RX_MEM_S" width="1" begin="8" end="8" resetval="0" description="RX FIFO memory selection:" range="" rwaccess="R">
      <bitenum value="1" id="int" token="RX_MEM_S_1_r" description="Internal memory"/>
      <bitenum value="0" id="ext" token="RX_MEM_S_0_r" description="External memory"/>
    </bitfield>
    <bitfield id="TXFIFO_DEPTH" width="4" begin="7" end="4" resetval="0x6" description="Tx FIFO Depth, in dwords (log2)" range="" rwaccess="R">
      <bitenum value="3" id="3" token="TXFIFO_DEPTH_3_r" description="8 dwords"/>
      <bitenum value="6" id="4" token="TXFIFO_DEPTH_6_r" description="64 dwords"/>
      <bitenum value="4" id="6" token="TXFIFO_DEPTH_4_r" description="16 dwords"/>
      <bitenum value="5" id="5" token="TXFIFO_DEPTH_5_r" description="32 dwords"/>
    </bitfield>
    <bitfield id="RXFIFO_DEPTH" width="4" begin="3" end="0" resetval="0x7" description="Rx FIFO Depth, in dwords (log2)" range="" rwaccess="R">
      <bitenum value="6" id="3" token="RXFIFO_DEPTH_6_r" description="64 dwords"/>
      <bitenum value="7" id="4" token="RXFIFO_DEPTH_7_r" description="128 dwords"/>
      <bitenum value="4" id="6" token="RXFIFO_DEPTH_4_r" description="16 dwords"/>
      <bitenum value="5" id="5" token="RXFIFO_DEPTH_5_r" description="32 dwords"/>
    </bitfield>
  </register>
  <register id="SATA_TESTR" acronym="SATA_TESTR" offset="0xF4" width="32" description="Test register Puts the SATA controller slave interface in a test mode and selects a port for BIST operation">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="PSEL" width="3" begin="18" end="16" resetval="0x0" description="Port select: Selects the port for BIST operation" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PSEL_0" description="Port 0 is selected"/>
    </bitfield>
    <bitfield id="RESERVED" width="15" begin="15" end="1" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="TEST_IF" width="1" begin="0" end="0" resetval="0" description="Test interface" range="" rwaccess="RW">
      <bitenum value="0" id="default" token="TEST_IF_0" description="Normal mode: read-back value of some registers might not match the value written, depending on ongoing operations."/>
      <bitenum value="1" id="test" token="TEST_IF_1" description="Test mode: Normal operation is disabled; read-back value of the registers match the value written. The following registers/fields can be accessed in this mode: - .IE - .NCP and .PD bits become writable. - .LLC .ERREN .FLIP .PV, and .PATTERN - , , become writeable. - / , / - .UFS and write-1-to-clear bits become writeable. - - .ASP .ALPE .DLAE .ATAPI and .PMA - , become writeable. - - (write-1-to-clear) bits become writeable. Notes: 1) Interrupt is asserted if any IS register bit is set after setting the corresponding and bits, and .IE = 1. 2) .SMPS/SSS, , .ESP/CPD/MPSP/HPCP cannot be used in test mode. They are written once after POR and become read-only. 3) Global reset must be issued (.HR=1) after the TEST_IF bit is cleared following the test mode operation."/>
    </bitfield>
  </register>
  <register id="SATA_VERSIONR" acronym="SATA_VERSIONR" offset="0xF8" width="32" description="Version register">
    <bitfield id="REVISION1" width="32" begin="31" end="0" resetval="0x-" description="See." range="" rwaccess="R"/>
  </register>
  <register id="SATA_IDR" acronym="SATA_IDR" offset="0xFC" width="32" description="ID register, containing the 32-bit Highlander (HL) revision.">
    <bitfield id="REVISION" width="32" begin="31" end="0" resetval="0x-" description="See." range="" rwaccess="R"/>
  </register>
  <register id="SATA_PxCLB" acronym="SATA_PxCLB" offset="0x100" width="32" description="Port command ist base address 32-bit base physical address for the command list for this port. Used when fetching commands to execute. The structure pointed to by this address range is 1 KiB in length.">
    <bitfield id="CLB" width="22" begin="31" end="10" resetval="0x00 0000" description="Command list base address (bits 31:10)" range="" rwaccess="RW"/>
    <bitfield id="ZERO" width="10" begin="9" end="0" resetval="0x000" description="Always 0 as address is 1 KiB-aligned" range="" rwaccess="R"/>
  </register>
  <register id="SATA_PxCLBU" acronym="SATA_PxCLBU" offset="0x104" width="32" description="Port Command List Base Upper address Upper half of the 64-bit base physical address for the command list for this Port. Used when fetching commands to execute. Remains all 0 when in 32-bit mode. Reserved &amp;amp; read-only when CAP.S64A=0">
    <bitfield id="CLBU" width="32" begin="31" end="0" resetval="0x0000 0000" description="Command List Base Upper Address (bits 63:32)" range="" rwaccess="RW"/>
  </register>
  <register id="SATA_PxFB" acronym="SATA_PxFB" offset="0x108" width="32" description="Port Frame-information-structure Base address 32-bit base physical address for received FISes for this port. The structure pointed to by this address range is 256 bytes in length.">
    <bitfield id="FB" width="24" begin="31" end="8" resetval="0x00 0000" description="FIS base address (bits 31:8)" range="" rwaccess="RW"/>
    <bitfield id="ZERO" width="8" begin="7" end="0" resetval="0x00" description="Always 0 as address is 256-bytes aligned" range="" rwaccess="R"/>
  </register>
  <register id="SATA_PxFBU" acronym="SATA_PxFBU" offset="0x10C" width="32" description="FIS Base Upper Address Upper half of the 64-bit base physical address for received FISes for this port. Remains all 0 with a 32-bit SW driver. Reserved &amp;amp; read-only when CAP.S64A=0">
    <bitfield id="FBU" width="32" begin="31" end="0" resetval="0x0000 0000" description="FIS Base Upper Address (bits 63:32)" range="" rwaccess="RW"/>
  </register>
  <register id="SATA_PxIS" acronym="SATA_PxIS" offset="0x110" width="32" description="Port interrupt status Bits are set by internal conditions and cleared (when possible) by writing 1 to them. Reset on global reset.">
    <bitfield id="CPDS" width="1" begin="31" end="31" resetval="0" description="Cold port detect status Set when the pX_cp_det input changes its state due to the insertion or removal of a device Valid only if the port supports cold presence detection as indicated by the SATA_PxCMD.CPD bit set to 1." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noaction" token="CPDS_0_w" description="No action"/>
      <bitenum value="1" id="clear" token="CPDS_1_w" description="Clear event"/>
      <bitenum value="1" id="event" token="CPDS_1_r" description="IRQ event active"/>
      <bitenum value="0" id="noevent" token="CPDS_0_r" description="Event inactive"/>
    </bitfield>
    <bitfield id="TFES" width="1" begin="30" end="30" resetval="0" description="Task file error status Set whenever the SATA_PxTFD.STS register is updated by the device and the error bit (bit 0) is set." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noaction" token="TFES_0_w" description="No action"/>
      <bitenum value="1" id="clear" token="TFES_1_w" description="Clear event"/>
      <bitenum value="1" id="event" token="TFES_1_r" description="IRQ event active"/>
      <bitenum value="0" id="noevent" token="TFES_0_r" description="Event inactive"/>
    </bitfield>
    <bitfield id="HBFS" width="1" begin="29" end="29" resetval="0" description="Host bus fatal error status Set when master (DMA) detects an ERROR response from the slave" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noaction" token="HBFS_0_w" description="No action"/>
      <bitenum value="1" id="clear" token="HBFS_1_w" description="Clear event"/>
      <bitenum value="1" id="event" token="HBFS_1_r" description="IRQ event active"/>
      <bitenum value="0" id="noevent" token="HBFS_0_r" description="Event inactive"/>
    </bitfield>
    <bitfield id="HBDS" width="1" begin="28" end="28" resetval="0" description="Host bus data error status This bit is always cleared to 0." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noaction" token="HBDS_0_w" description="No action"/>
      <bitenum value="1" id="clear" token="HBDS_1_w" description="Clear event"/>
      <bitenum value="1" id="event" token="HBDS_1_r" description="IRQ event active"/>
      <bitenum value="0" id="noevent" token="HBDS_0_r" description="Event inactive"/>
    </bitfield>
    <bitfield id="IFS" width="1" begin="27" end="27" resetval="0" description="Interface fatal error status This bit is set when any of the following conditions is detected: 1) SYNC escape is received from the device during H2D register or data FIS transmission. 2) One or more of the following errors are detected during data FIS transfer: - 10B to 8B Decode Error (SATA_PxSERR.DIAG_B) - Protocol (SATA_PxSERR.ERR_P) - CRC (SATA_PxSERR.DIAG_C) - Handshake (SATA_PxSERR.DIAG_H) - PHY not ready (SATA_PxSERR.ERR_C) 3) Unknown FIS is received with good CRC, but the length exceeds 64 bytes. 4) PRD table byte count is 0. 5) DMA setup FIS is received with a TAG corresponding to inactive (SATA_PxSACT bit is cleared) command slot. Port DMA transitions to a fatal state until the software clears SATA_PxCMD.ST bit or resets the interface by way of port reset or global reset." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noaction" token="IFS_0_w" description="No action"/>
      <bitenum value="1" id="clear" token="IFS_1_w" description="Clear event"/>
      <bitenum value="1" id="event" token="IFS_1_r" description="IRQ event active"/>
      <bitenum value="0" id="noevent" token="IFS_0_r" description="Event inactive"/>
    </bitfield>
    <bitfield id="INFS" width="1" begin="26" end="26" resetval="0" description="Interface nonfatal error status Set when any of the following conditions is detected: 1) One or more of the following errors are detected during nondata FIS transfer: - 10b to 8b decode error (SATA_PxSERR.DIAG_B) - Protocol (SATA_PxSERR.ERR_P) - CRC (SATA_PxSERR.DIAG_C) - Handshake (SATA_PxSERR.DIAG_H) - PHY not ready (SATA_PxSERR.ERR_C) 2) Command list underflow during read operation (that is, DMA read) when the software builds a command table that has more total bytes than the transaction given to the device. In both cases port operation continues normally. When an error is detected during nondata FIS transmission, this FIS is retransmitted continuously until it succeeds, or until the software times out and resets the interface." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noaction" token="INFS_0_w" description="No action"/>
      <bitenum value="1" id="clear" token="INFS_1_w" description="Clear event"/>
      <bitenum value="1" id="event" token="INFS_1_r" description="IRQ event active"/>
      <bitenum value="0" id="noevent" token="INFS_0_r" description="Event inactive"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="25" end="25" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="OFS" width="1" begin="24" end="24" resetval="0" description="Overflow status Set when command list overflow is detected during read or write operation when the software builds command table that has fever total bytes than the transaction given to the device. Port DMA transitions to a fatal state until the software clears SATA_PxCMD.ST bit or resets the interface by way of port reset or global reset." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noaction" token="OFS_0_w" description="No action"/>
      <bitenum value="1" id="clear" token="OFS_1_w" description="Clear event"/>
      <bitenum value="1" id="event" token="OFS_1_r" description="IRQ event active"/>
      <bitenum value="0" id="noevent" token="OFS_0_r" description="Event inactive"/>
    </bitfield>
    <bitfield id="IPMS" width="1" begin="23" end="23" resetval="0" description="Incorrect PM status FIS received from a device in which the PM field did not match what was expected May be set during enumeration of devices on a PM due to the normal PM enumeration process Must be used only after enumeration is complete on the PM" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noaction" token="IPMS_0_w" description="No action"/>
      <bitenum value="1" id="clear" token="IPMS_1_w" description="Clear event"/>
      <bitenum value="1" id="event" token="IPMS_1_r" description="IRQ event active"/>
      <bitenum value="0" id="noevent" token="IPMS_0_r" description="Event inactive"/>
    </bitfield>
    <bitfield id="PRCS" width="1" begin="22" end="22" resetval="0" description="PhyRdy change status Reflects the state of SATA_PxSERR.DIAG_N To clear this bit, clear the SATA_PxSERR.DIAG_N bit to 0." range="" rwaccess="R">
      <bitenum value="1" id="change" token="PRCS_1_r" description="Internal pX_phy_ready signal changed state"/>
      <bitenum value="0" id="nochange" token="PRCS_0_r" description="Internal pX_phy_ready signal has not changed state since its last reset."/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="21" end="8" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="DMPS" width="1" begin="7" end="7" resetval="0" description="Device mechanical presence status Set when the pX_mp_switch input changes its state as a result of a mechanical switch attached to this port opening or closing Valid only when SATA_CAP.SMPS and SATA_PxCMD.MPSP are set" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noaction" token="DMPS_0_w" description="No action"/>
      <bitenum value="1" id="clear" token="DMPS_1_w" description="Clear event"/>
      <bitenum value="1" id="event" token="DMPS_1_r" description="IRQ event active"/>
      <bitenum value="0" id="noevent" token="DMPS_0_r" description="Event inactive"/>
    </bitfield>
    <bitfield id="PCS" width="1" begin="6" end="6" resetval="0" description="Port connect change status This bit reflects the state of the SATA_PxSERR.DIAG_X bit. Cleared only when SATA_PxSERR.DIAG_X is cleared" range="" rwaccess="R">
      <bitenum value="1" id="change" token="PCS_1_r" description="Change in current connect status"/>
      <bitenum value="0" id="nochange" token="PCS_0_r" description="No change in current connect status"/>
    </bitfield>
    <bitfield id="DPS" width="1" begin="5" end="5" resetval="0" description="Descriptor processed A PRD with the I bit set has transferred all of its data. Note. This is an opportunistic interrupt and must not be used to definitively indicate the end of a transfer. Two PRD interrupts could occur close enough together that the second interrupt is missed when the first PRD interrupt is cleared." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noaction" token="DPS_0_w" description="No action"/>
      <bitenum value="1" id="clear" token="DPS_1_w" description="Clear event"/>
      <bitenum value="1" id="event" token="DPS_1_r" description="IRQ event active"/>
      <bitenum value="0" id="noevent" token="DPS_0_r" description="Event inactive"/>
    </bitfield>
    <bitfield id="UFS" width="1" begin="4" end="4" resetval="0" description="Unknown FIS interrupt An unknown FIS was received and has been copied into system memory. Cleared to 0 by the software clearing the SATA_PxSERR.DIAG_F bit to 0. Note: The UFS bit does not directly reflect the SATA_PxSERR.DIAG_F bit. SATA_PxSERR.DIAG_F bit is set immediately when an unknown FIS is detected, whereas the UFS bit is set when that FIS is posted to memory. The software should wait to act on an unknown FIS until the UFS bit is set to 1 or the two bits may become out of sync." range="" rwaccess="R">
      <bitenum value="1" id="event" token="UFS_1_r" description="IRQ event active"/>
      <bitenum value="0" id="noevent" token="UFS_0_r" description="Event inactive"/>
    </bitfield>
    <bitfield id="SDBS" width="1" begin="3" end="3" resetval="0" description="Set device bits interrupt A Set Device Bits FIS is received with the I bit set and copied into system memory." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noaction" token="SDBS_0_w" description="No action"/>
      <bitenum value="1" id="clear" token="SDBS_1_w" description="Clear event"/>
      <bitenum value="1" id="event" token="SDBS_1_r" description="IRQ event active"/>
      <bitenum value="0" id="noevent" token="SDBS_0_r" description="Event inactive"/>
    </bitfield>
    <bitfield id="DSS" width="1" begin="2" end="2" resetval="0" description="DMA setup FIS interrupt A DMA Setup FIS is received with the I bit set and copied into system memory." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noaction" token="DSS_0_w" description="No action"/>
      <bitenum value="1" id="clear" token="DSS_1_w" description="Clear event"/>
      <bitenum value="1" id="event" token="DSS_1_r" description="IRQ event active"/>
      <bitenum value="0" id="noevent" token="DSS_0_r" description="Event inactive"/>
    </bitfield>
    <bitfield id="PSS" width="1" begin="1" end="1" resetval="0" description="PIO setup FIS interrupt A PIO Setup FIS is received with the I bit set, copied into system memory, and the data related to the FIS is transferred. Note: This bit is set even when the data transfer resulted in an error." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noaction" token="PSS_0_w" description="No action"/>
      <bitenum value="1" id="clear" token="PSS_1_w" description="Clear event"/>
      <bitenum value="1" id="event" token="PSS_1_r" description="IRQ event active"/>
      <bitenum value="0" id="noevent" token="PSS_0_r" description="Event inactive"/>
    </bitfield>
    <bitfield id="DHRS" width="1" begin="0" end="0" resetval="0" description="Device to host register FIS interrupt A D2H register FIS is received with the I bit set and copied into system memory." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noaction" token="DHRS_0_w" description="No action"/>
      <bitenum value="1" id="clear" token="DHRS_1_w" description="Clear event"/>
      <bitenum value="1" id="event" token="DHRS_1_r" description="IRQ event active"/>
      <bitenum value="0" id="noevent" token="DHRS_0_r" description="Event inactive"/>
    </bitfield>
  </register>
  <register id="SATA_PxIE" acronym="SATA_PxIE" offset="0x114" width="32" description="Port interrupt enable Enables and disables the reporting of the corresponding interrupt to system software When a bit is set (1), .IE = 1, and the corresponding interrupt condition in is active, then the SATA controller interrupt output is asserted. When a bit is cleared (0), interrupt sources are still reflected in the status registers. Reset on global reset">
    <bitfield id="CPDE" width="1" begin="31" end="31" resetval="0" description="Cold port detect enable" range="" rwaccess="RW">
      <bitenum value="0" id="dis" token="CPDE_0" description="Interrupt disabled"/>
      <bitenum value="1" id="en" token="CPDE_1" description="Interrupt enabled"/>
    </bitfield>
    <bitfield id="TFEE" width="1" begin="30" end="30" resetval="0" description="Task file error enable" range="" rwaccess="RW">
      <bitenum value="0" id="dis" token="TFEE_0" description="Interrupt disabled"/>
      <bitenum value="1" id="en" token="TFEE_1" description="Interrupt enabled"/>
    </bitfield>
    <bitfield id="HBFE" width="1" begin="29" end="29" resetval="0" description="Host bus fatal error enable" range="" rwaccess="RW">
      <bitenum value="0" id="dis" token="HBFE_0" description="Interrupt disabled"/>
      <bitenum value="1" id="en" token="HBFE_1" description="Interrupt enabled"/>
    </bitfield>
    <bitfield id="HBDE" width="1" begin="28" end="28" resetval="0" description="Host bus data error enable" range="" rwaccess="RW">
      <bitenum value="0" id="dis" token="HBDE_0" description="Interrupt disabled"/>
      <bitenum value="1" id="en" token="HBDE_1" description="Interrupt enabled"/>
    </bitfield>
    <bitfield id="IFE" width="1" begin="27" end="27" resetval="0" description="Interface fatal error enable" range="" rwaccess="RW">
      <bitenum value="0" id="dis" token="IFE_0" description="Interrupt disabled"/>
      <bitenum value="1" id="en" token="IFE_1" description="Interrupt enabled"/>
    </bitfield>
    <bitfield id="INFE" width="1" begin="26" end="26" resetval="0" description="Interface on fatal error enable" range="" rwaccess="RW">
      <bitenum value="0" id="dis" token="INFE_0" description="Interrupt disabled"/>
      <bitenum value="1" id="en" token="INFE_1" description="Interrupt enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="25" end="25" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="OFE" width="1" begin="24" end="24" resetval="0" description="Overflow enable" range="" rwaccess="RW">
      <bitenum value="0" id="dis" token="OFE_0" description="Interrupt disabled"/>
      <bitenum value="1" id="en" token="OFE_1" description="Interrupt enabled"/>
    </bitfield>
    <bitfield id="IPME" width="1" begin="23" end="23" resetval="0" description="Incorrect PM enable" range="" rwaccess="RW">
      <bitenum value="0" id="dis" token="IPME_0" description="Interrupt disabled"/>
      <bitenum value="1" id="en" token="IPME_1" description="Interrupt enabled"/>
    </bitfield>
    <bitfield id="PRCE" width="1" begin="22" end="22" resetval="0" description="PhyRdy change enable" range="" rwaccess="RW">
      <bitenum value="0" id="dis" token="PRCE_0" description="Interrupt disabled"/>
      <bitenum value="1" id="en" token="PRCE_1" description="Interrupt enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="21" end="8" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="DMPE" width="1" begin="7" end="7" resetval="0" description="Device mechanical presence enable" range="" rwaccess="RW">
      <bitenum value="0" id="dis" token="DMPE_0" description="Interrupt disabled"/>
      <bitenum value="1" id="en" token="DMPE_1" description="Interrupt enabled"/>
    </bitfield>
    <bitfield id="PCE" width="1" begin="6" end="6" resetval="0" description="Port connect change enable" range="" rwaccess="RW">
      <bitenum value="0" id="dis" token="PCE_0" description="Interrupt disabled"/>
      <bitenum value="1" id="en" token="PCE_1" description="Interrupt enabled"/>
    </bitfield>
    <bitfield id="DPE" width="1" begin="5" end="5" resetval="0" description="Descriptor processed interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="dis" token="DPE_0" description="Interrupt disabled"/>
      <bitenum value="1" id="en" token="DPE_1" description="Interrupt enabled"/>
    </bitfield>
    <bitfield id="UFE" width="1" begin="4" end="4" resetval="0" description="Unknown FIS interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="dis" token="UFE_0" description="Interrupt disabled"/>
      <bitenum value="1" id="en" token="UFE_1" description="Interrupt enabled"/>
    </bitfield>
    <bitfield id="SDBE" width="1" begin="3" end="3" resetval="0" description="Set device bits interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="dis" token="SDBE_0" description="Interrupt disabled"/>
      <bitenum value="1" id="en" token="SDBE_1" description="Interrupt enabled"/>
    </bitfield>
    <bitfield id="DSE" width="1" begin="2" end="2" resetval="0" description="DMA setup FIS interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="dis" token="DSE_0" description="Interrupt disabled"/>
      <bitenum value="1" id="en" token="DSE_1" description="Interrupt enabled"/>
    </bitfield>
    <bitfield id="PSE" width="1" begin="1" end="1" resetval="0" description="PIO setup FIS interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="dis" token="PSE_0" description="Interrupt disabled"/>
      <bitenum value="1" id="en" token="PSE_1" description="Interrupt enabled"/>
    </bitfield>
    <bitfield id="DHRE" width="1" begin="0" end="0" resetval="0" description="Device to host register FIS interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="dis" token="DHRE_0" description="Interrupt disabled"/>
      <bitenum value="1" id="en" token="DHRE_1" description="Interrupt enabled"/>
    </bitfield>
  </register>
  <register id="SATA_PxCMD" acronym="SATA_PxCMD" offset="0x118" width="32" description="Port command">
    <bitfield id="ICC" width="4" begin="31" end="28" resetval="0x0" description="Interface communication control Control of power management states of the interface If the link layer is in the L_IDLE state, writes cause the port to request a transition to a given interface state. If the link layer is not in the L_IDLE state, writes have no effect. When a nonreserved, non-0 (No-Op) value is written, the core performs the action and clears the field back to 0 (Idle)" range="" rwaccess="RW">
      <bitenum value="0" id="noop" token="ICC_0_w" description="No-Op"/>
      <bitenum value="6" id="SLUMBER" token="ICC_6" description="SLUMBER. SATA device can reject the request and the interface then remains in its current state."/>
      <bitenum value="1" id="active" token="ICC_1" description="Active"/>
      <bitenum value="0" id="idle" token="ICC_0_r" description="Port is ready to accept a new interface control command, although the transition to the previously selected state might not have occurred yet."/>
      <bitenum value="2" id="PARTIAL" token="ICC_2" description="PARTIAL. SATA device can reject the request and the interface then remains in its current state."/>
    </bitfield>
    <bitfield id="ASP" width="1" begin="27" end="27" resetval="0" description="Aggressive SLUMBER/PARTIAL" range="" rwaccess="RW">
      <bitenum value="0" id="PARTIAL" token="ASP_0" description="If.ALPE = 1, the port aggressively enters the PARTIAL state when it clears the register and the register is cleared when it clears the register and is cleared."/>
      <bitenum value="1" id="SLUMBER" token="ASP_1" description="If.ALPE = 1, the port aggressively enters the SLUMBER state when it clears the and the register is cleared or when it clears the register and is cleared."/>
    </bitfield>
    <bitfield id="ALPE" width="1" begin="26" end="26" resetval="0" description="Aggressive link power management enable" range="" rwaccess="RW">
      <bitenum value="0" id="dis" token="ALPE_0" description="Aggressive power management state transition is disabled."/>
      <bitenum value="1" id="en" token="ALPE_1" description="Port aggressively enters a lower link power state (PARTIAL or SLUMBER) based on the setting of.ASP."/>
    </bitfield>
    <bitfield id="DLAE" width="1" begin="25" end="25" resetval="0" description="Drive LED on ATAPI enable" range="" rwaccess="RW">
      <bitenum value="0" id="dis" token="DLAE_0" description="LED is never enabled."/>
      <bitenum value="1" id="en" token="DLAE_1" description="Port asserts the pX_act_led output when commands are active and.ATAPI = 1."/>
    </bitfield>
    <bitfield id="ATAPI" width="1" begin="24" end="24" resetval="0" description="Device is ATAPI Used by the port to determine whether or not to assert pX_act_led output when commands are active." range="" rwaccess="RW">
      <bitenum value="0" id="no" token="ATAPI_0" description="Connected device is not an ATAPI."/>
      <bitenum value="1" id="yes" token="ATAPI_1" description="Connected device is an ATAPI."/>
    </bitfield>
    <bitfield id="ATPSE" width="1" begin="23" end="23" resetval="0" description="Auto PARTIAL to SLUMBER" range="" rwaccess="RW">
      <bitenum value="0" id="dis" token="ATPSE_0" description="No automatic transition from PARTIAL to SLUMBER"/>
      <bitenum value="1" id="en" token="ATPSE_1" description="Link layer transitions from its PARTIAL power management state to SLUMBER state automatically, whether host software-, port (aggressive)-, or device-initiated."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="22" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ESP" width="1" begin="21" end="21" resetval="0x0" description="External SATA port Writable once after power up, read-only afterward" range="" rwaccess="RW">
      <bitenum value="0" id="int" token="ESP_0" description="Port signal-only connector is not externally accessible."/>
      <bitenum value="1" id="ext" token="ESP_1" description="Port signal-only connector is externally accessible..SXS is also set to 1. Mutually exclusive with .HPCP"/>
    </bitfield>
    <bitfield id="CPD" width="1" begin="20" end="20" resetval="0" description="Cold presence detect Writable once after power up, read-only afterward" range="" rwaccess="RW">
      <bitenum value="0" id="no" token="CPD_0" description="Platform does not support cold presence detection on this port."/>
      <bitenum value="1" id="yes" token="CPD_1" description="Platform supports cold presence detection on this port. .HPCP should be set to 1."/>
    </bitfield>
    <bitfield id="MPSP" width="1" begin="19" end="19" resetval="0" description="Mechanical presence switch attached to port Writable once after power up, read-only afterward" range="" rwaccess="RW">
      <bitenum value="0" id="no" token="MPSP_0" description="Platform does not support a mechanical presence switch on this port."/>
      <bitenum value="1" id="yes" token="MPSP_1" description="Platform supports a mechanical presence switch attached to this port. .HPCP should be set to 1."/>
    </bitfield>
    <bitfield id="HPCP" width="1" begin="18" end="18" resetval="0" description="Hot plug capable port Writable once after power up, read-only afterward" range="" rwaccess="RW">
      <bitenum value="0" id="no" token="HPCP_0" description="Port signal and power connectors are not externally accessible."/>
      <bitenum value="1" id="yes" token="HPCP_1" description="Port signal and power connectors are externally accessible through a joint signal-power connector for blindmate device hot plug."/>
    </bitfield>
    <bitfield id="PMA" width="1" begin="17" end="17" resetval="0" description="PM attached Software is responsible for detecting the presence of a PM. There is no autodetection." range="" rwaccess="RW">
      <bitenum value="0" id="no" token="PMA_0" description="No PM is attached to this port."/>
      <bitenum value="1" id="yes" token="PMA_1" description="PM is attached to this port."/>
    </bitfield>
    <bitfield id="CPS" width="1" begin="16" end="16" resetval="0" description="Cold presence state Reports whether a device is currently detected on this port as indicated by the pX_cp_det input state (assuming SATA_PxCMD.CPD = 1)." range="" rwaccess="R">
      <bitenum value="1" id="yes" token="CPS_1_r" description="Device detected"/>
      <bitenum value="0" id="no" token="CPS_0_r" description="No device detected"/>
    </bitfield>
    <bitfield id="CR" width="1" begin="15" end="15" resetval="0" description="Command list running For details, see the AHCI state-machine in Section 5.3.2 of the AHCI specification." range="" rwaccess="R">
      <bitenum value="1" id="running" token="CR_1_r" description="Command list DMA engine for this port is running."/>
      <bitenum value="0" id="stopped" token="CR_0_r" description="Command list is stopped for this port."/>
    </bitfield>
    <bitfield id="FR" width="1" begin="14" end="14" resetval="0" description="FIS receive running For details, see Section 10.3.2 of the AHCI specification." range="" rwaccess="R">
      <bitenum value="1" id="running" token="FR_1_r" description="FIS receive DMA engine for the port is running."/>
      <bitenum value="0" id="stopped" token="FR_0_r" description="FIS receive DMA engine for the port is stopped."/>
    </bitfield>
    <bitfield id="MPSS" width="1" begin="13" end="13" resetval="0" description="Mechanical presence switch state Reports the state of a mechanical presence switch attached to this port as indicated by the pX_mp_switch input state (assuming SATA_CAP.SMPS = 1 and SATA_PxCMD.MPSP = 1) Cleared to 0 when SATA_CAP.SMPS = 0" range="" rwaccess="R">
      <bitenum value="1" id="open" token="MPSS_1_r" description="Switch is open."/>
      <bitenum value="0" id="closed" token="MPSS_0_r" description="Switch is closed."/>
    </bitfield>
    <bitfield id="CCS" width="5" begin="12" end="8" resetval="0x00" description="Current command slot This field is valid when SATA_PxCMD.ST is set to 1 and is set to the command slot value of the command currently issued by the port. When SATA_PxCMD.ST transitions from 1 to 0, this field is reset to 0x00. After SATA_PxCMD.ST transitions from 0 to 1, the highest priority slot to issue from next is command slot 0. After the first command is issued, the highest priority slot to issue from next is SATA_PxCMD.CCS + 1. For example, after the port issues its first command, if CCS = 0x00 and SATA_PxCI is set to 0x3, the next command issued is from command slot 1." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="FRE" width="1" begin="4" end="4" resetval="0" description="FIS receive enable Must not be set until SATA_PxFB / SATA_PxFBU is programmed with a valid pointer to the FIS receive area Base can be moved after clearing FRE and waiting for FR to clear to 0." range="" rwaccess="RW">
      <bitenum value="0" id="dis" token="FRE_0" description="Received FISes are not accepted by the port, except for the first D2H register FIS after the initialization sequence, and no FISes are posted to the FIS receive area."/>
      <bitenum value="1" id="en" token="FRE_1" description="Port can post received FISes into the FIS receive area pointed to by and ."/>
    </bitfield>
    <bitfield id="CLO" width="1" begin="3" end="3" resetval="0" description="Command list override" range="" rwaccess="RW">
      <bitenum value="0" id="noaction" token="CLO_0_w" description="No effect"/>
      <bitenum value="1" id="override" token="CLO_1_w" description="Request to clear.STS_BSY and .STS_DRQ to 0. Use only immediately prior to setting .ST bit to 1 from a previous value of 0. Any other case results in indeterminate behavior."/>
      <bitenum value="1" id="active" token="CLO_1_r" description="Override is active,.STS_BSY and .STS_DRQ are being cleared."/>
      <bitenum value="0" id="idle" token="CLO_0_r" description="Override is inactive."/>
    </bitfield>
    <bitfield id="POD" width="1" begin="2" end="2" resetval="0" description="Power-on device Writable if SATA_PxCMD.CPD = 1 (cold presence detection enabled), otherwise read-only -1." range="" rwaccess="RW">
      <bitenum value="0" id="no" token="POD_0" description="Disabled"/>
      <bitenum value="1" id="yes" token="POD_1" description="Port asserts the pX_cp_pod output pin so that it can be used to provide power to a cold-presence detectable port."/>
    </bitfield>
    <bitfield id="SUD" width="1" begin="1" end="1" resetval="0" description="Spin-up device Writable if SATA_CAP.SSS = 1 (staggered spin-up supported), else read-only 1. Read-only-0 on power-up until SATA_CAP.SSS bit is written with the required value." range="" rwaccess="RW">
      <bitenum value="0" id="noaction" token="SUD_0" description="Clearing the bit from 1 to 0 causes no action on the interface."/>
      <bitenum value="1" id="newEnum2" token="SUD_1" description="On edge-detect from 0 to 1, the port starts a COMRESET initialization sequence to the device."/>
    </bitfield>
    <bitfield id="ST" width="1" begin="0" end="0" resetval="0" description="Start" range="" rwaccess="RW">
      <bitenum value="0" id="newEnum1" token="ST_0" description="Port does not process the command list. On transition from 1 to 0, the register is cleared by the port on transition to an IDLE state."/>
      <bitenum value="1" id="start" token="ST_1" description="Port processes the command list. On transition from 0 to 1, the port starts processing the command list at entry 0. must be cleared prior to setting ST to 1. For important restrictions on when ST can be set to 1, See Section 10.3.1 of the AHCI specification."/>
    </bitfield>
  </register>
  <register id="SATA_PxTFD" acronym="SATA_PxTFD" offset="0x120" width="32" description="Port Task File Data: copies specific fields of the task file when FISes are received">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="ERR" width="8" begin="15" end="8" resetval="0x00" description="Err: Latest copy of the task file error register" range="" rwaccess="R"/>
    <bitfield id="STS_BSY" width="1" begin="7" end="7" resetval="0" description="Status, busy Latest copy of the 8-bit task file status register, bit 7 STS_BSY = Interface is busy" range="" rwaccess="R"/>
    <bitfield id="STS_CS2" width="3" begin="6" end="4" resetval="0x7" description="Status, command-specific Latest copy of the 8-bit task file status register, bits 6:4" range="" rwaccess="R"/>
    <bitfield id="STS_DRQ" width="1" begin="3" end="3" resetval="1" description="Status, data request Latest copy of the 8-bit task file status register, bit 3 STS_DRQ = Data transfer is requested" range="" rwaccess="R"/>
    <bitfield id="STS_CS" width="2" begin="2" end="1" resetval="0x3" description="Status, command-specific Latest copy of the 8-bit task file status register, bits 2:1" range="" rwaccess="R"/>
    <bitfield id="STS_ERR" width="1" begin="0" end="0" resetval="1" description="Status, error Latest copy of the 8-bit task file status register, bit 0 STS_ERR = Error during the transfer" range="" rwaccess="R"/>
  </register>
  <register id="SATA_PxSIG" acronym="SATA_PxSIG" offset="0x124" width="32" description="Port signature: Signature received from a device on the first D2H register FIS. Updated once after a reset sequence.">
    <bitfield id="SIG_LBAH" width="8" begin="31" end="24" resetval="0xFF" description="Signature, LBA high (cylinder high) register" range="" rwaccess="R"/>
    <bitfield id="SIG_LBAM" width="8" begin="23" end="16" resetval="0xFF" description="Signature, LBA mid (cylinder low) register" range="" rwaccess="R"/>
    <bitfield id="SIG_LBAL" width="8" begin="15" end="8" resetval="0xFF" description="Signature, LBA low (sector number) register" range="" rwaccess="R"/>
    <bitfield id="SIG_SCR" width="8" begin="7" end="0" resetval="0xFF" description="Signature, sector count register" range="" rwaccess="R"/>
  </register>
  <register id="SATA_PxSSTS" acronym="SATA_PxSSTS" offset="0x128" width="32" description="Port SATA status Current state of the interface and host, updated continuously and asynchronously. When the port transmits a COMRESET to the device, this register is updated to its reset values (that is, global reset, port reset, or COMINIT from the device).">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x0 0000" description="" range="" rwaccess="R"/>
    <bitfield id="IPM" width="4" begin="11" end="8" resetval="0x0" description="Interface power management: Current interface state" range="" rwaccess="R">
      <bitenum value="2" id="2" token="IPM_2_r" description="Interface in PARTIAL power management state"/>
      <bitenum value="1" id="1" token="IPM_1_r" description="Interface in ACTIVE state"/>
      <bitenum value="0" id="0" token="IPM_0_r" description="Device not present or communication not established"/>
      <bitenum value="6" id="6" token="IPM_6_r" description="Interface in SLUMBER power management state"/>
    </bitfield>
    <bitfield id="SPD" width="4" begin="7" end="4" resetval="0x0" description="Current interface speed: Negotiated interface communication speed" range="" rwaccess="R">
      <bitenum value="3" id="3" token="SPD_3_r" description="Generation 3 communication rate negotiated (6 Gbps)"/>
      <bitenum value="2" id="2" token="SPD_2_r" description="Generation 2 communication rate negotiated (3 Gbps)"/>
      <bitenum value="1" id="1" token="SPD_1_r" description="Generation 1 communication rate negotiated (1.5 Gbps)"/>
      <bitenum value="0" id="0" token="SPD_0_r" description="Device not present or communication not established"/>
    </bitfield>
    <bitfield id="DET" width="4" begin="3" end="0" resetval="0x0" description="Device detection: Interface device detection and PHY state" range="" rwaccess="R">
      <bitenum value="3" id="3" token="DET_3_r" description="Device presence detected and PHY communication established"/>
      <bitenum value="1" id="1" token="DET_1_r" description="Device presence detected but PHY communication not established"/>
      <bitenum value="0" id="0" token="DET_0_r" description="No device detected and PHY communication not established"/>
      <bitenum value="4" id="4" token="DET_4_r" description="PHY in offline mode as a result of the interface being disabled or running in a BIST loopback mode"/>
    </bitfield>
  </register>
  <register id="SATA_PxSCTL" acronym="SATA_PxSCTL" offset="0x12C" width="32" description="Port SATA control Control of SATA interface capabilities. Writes to this register result in action taken by the port PHY interface. Reads from the register return the last value written to it. Reset on global reset. Wait for at least seven periods of the slower clock (OCP or parallel serdes clock) between writes, due to the internal clock domain crossing between the transport (OCP) and link (serdes I/F) layers.">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="PMP" width="4" begin="19" end="16" resetval="0x0" description="PM port: This field is not used by the AHCI." range="" rwaccess="R"/>
    <bitfield id="SPM" width="4" begin="15" end="12" resetval="0x0" description="Select power management: This field is not used by the AHCI." range="" rwaccess="R"/>
    <bitfield id="IPM" width="4" begin="11" end="8" resetval="0x0" description="Interface power management transitions allowed: Indicates which power states the HBA is allowed to transition to. If an interface power management state is disabled, the HBA is not allowed to initiate that state and the HBA must PMNAK_P any request from the device to enter that state. The two MSBs are always 2'b00 (not writable), as for all unreserved field values." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="IPM_0" description="No interface power management state restrictions"/>
      <bitenum value="1" id="1" token="IPM_1" description="Transitions to the PARTIAL state disabled"/>
      <bitenum value="3" id="3" token="IPM_3" description="Transitions to both PARTIAL and SLUMBER states disabled"/>
      <bitenum value="2" id="2" token="IPM_2" description="Transitions to the SLUMBER state disabled"/>
    </bitfield>
    <bitfield id="SPD" width="4" begin="7" end="4" resetval="0x0" description="Speed allowed: Highest allowable speed of the interface The two MSBs are always 2'b00 (not writable), as for all unreserved field values." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SPD_0" description="No speed negotiation restrictions"/>
      <bitenum value="1" id="1" token="SPD_1" description="Limit speed negotiation to generation 1 communication rate."/>
      <bitenum value="2" id="2" token="SPD_2" description="Limit speed negotiation to a rate not greater than generation 2 communication rate."/>
    </bitfield>
    <bitfield id="DET" width="4" begin="3" end="0" resetval="0x0" description="Device detection initialization: Controls the HBA device detection and interface initialization. Can be modified only when SATA_PxCMD.ST = 0. Must have a value of 0x0 when SATA_PxCMD.ST = 1. MSB is always 1'b0 (not writable), as for all unreserved field values." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DET_0" description="No device detection or initialization action requested"/>
      <bitenum value="1" id="1" token="DET_1" description="Perform interface communication initialization sequence to establish communication. This is functionally equivalent to a hard reset and results in the interface being reset and communications reinitialized. While this field is 1h, COMRESET is transmitted on the interface. Software must leave the DET field set to 1h for a minimum of 1 ms to ensure that a COMRESET is sent on the interface."/>
      <bitenum value="4" id="4" token="DET_4" description="Disable the serial ATA interface and put PHY in offline mode."/>
    </bitfield>
  </register>
  <register id="SATA_PxSERR" acronym="SATA_PxSERR" offset="0x130" width="32" description="Port SATA error Detected interface errors accumulated since the last time it cleared. When set, indicates that the corresponding error condition became true one or more times since the last time cleared. Write 1 to a bit to clear it. Cleared by global reset or port reset (COMRESET).">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="DIAG_X" width="1" begin="26" end="26" resetval="0" description="Exchanged: PHY COMINIT signal detected. Reflected inSATA_PxIS.PCS." range="" rwaccess="RW W1toClr"/>
    <bitfield id="DIAG_F" width="1" begin="25" end="25" resetval="0" description="Unknown FIS type: One or more FISes were received by the transport layer with good CRC, but had a type field that was not recognized/known and the length was = 64 bytes. Note: If the unknown FIS length exceeds 64 bytes, DIAG_F is not set and DIAG_T is set instead." range="" rwaccess="RW W1toClr"/>
    <bitfield id="DIAG_T" width="1" begin="24" end="24" resetval="0" description="Transport state transition error: Transport Layer protocol violation detected." range="" rwaccess="RW W1toClr"/>
    <bitfield id="DIAG_S" width="1" begin="23" end="23" resetval="0" description="Link sequence error: One or more Link state machine error conditions encountered, including device doing SYNC escape during FIS transmission." range="" rwaccess="RW W1toClr"/>
    <bitfield id="DIAG_H" width="1" begin="22" end="22" resetval="0" description="Handshake error: One or more R-ERRp received in response to frame transmission. May be the result of a CRC error detected by the device, a disparity or 8b/10b decoding error, or other error condition leading to a negative handshake on a transmitted frame." range="" rwaccess="RW W1toClr"/>
    <bitfield id="DIAG_C" width="1" begin="21" end="21" resetval="0" description="CRC error: One ore more CRC errors detected by the link layer during FIS reception." range="" rwaccess="RW W1toClr"/>
    <bitfield id="DIAG_D" width="1" begin="20" end="20" resetval="0" description="Disparity error: Not used by AHCI, always 0." range="" rwaccess="R"/>
    <bitfield id="DIAG_B" width="1" begin="19" end="19" resetval="0" description="10bit-to-8bit decode error: Errors detected by the 10b8b decoder. Note: Set only when an error is detected on the received FIS data word. Not set when an error is detected on the primitive, regardless of whether it is inside or outside the FIS." range="" rwaccess="RW W1toClr"/>
    <bitfield id="DIAG_W" width="1" begin="18" end="18" resetval="0" description="Comm wake: Comm wake signal detected by the PHY." range="" rwaccess="RW W1toClr"/>
    <bitfield id="DIAG_I" width="1" begin="17" end="17" resetval="0" description="PHY internal error: Internal error detected by the PHY. Note: If the PHY does not support any errors, this bit is never set." range="" rwaccess="RW W1toClr"/>
    <bitfield id="DIAG_N" width="1" begin="16" end="16" resetval="0" description="PhyRdy change: Indicates that the PHY Ready signal changed state. Reflected inSATA_PxIS.PRCS." range="" rwaccess="RW W1toClr"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ERR_E" width="1" begin="11" end="11" resetval="0" description="Internal error: One or more errors detected on the master (DMA) or the slave (MMR access) interfaces." range="" rwaccess="RW W1toClr"/>
    <bitfield id="ERR_P" width="1" begin="10" end="10" resetval="0" description="Protocol error: Any of the following conditions: - Transport state transition error (DIAG_T) - Link sequence error (DIAG_S) - RxFIFO overflow - Link bad end error (WTRM instead of EOF received)" range="" rwaccess="RW W1toClr"/>
    <bitfield id="ERR_C" width="1" begin="9" end="9" resetval="0" description="Nonrecovered persistent communication error: PHY Ready signal is negated due to loss of communication with the device or problems with the interface, but not after transition from ACTIVE to PARTIAL or SLUMBER power management state." range="" rwaccess="RW W1toClr"/>
    <bitfield id="ERR_T" width="1" begin="8" end="8" resetval="0" description="Nonrecovered transient data integrity error: Any of the following conditions are set during data FIS transfer: - ERR_P (Protocol) - DIAG_C (CRC) - DIAG_H (Handshake) - ERR_C (PHY Ready negation)" range="" rwaccess="RW W1toClr"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="ERR_M" width="1" begin="1" end="1" resetval="0" description="Recovered communication error: PHY Ready condition is detected after interface initialization, but not after transition from PARTIAL or SLUMBER power management state to ACTIVE state." range="" rwaccess="RW W1toClr"/>
    <bitfield id="ERR_I" width="1" begin="0" end="0" resetval="0" description="Recovered data integrity error: Any of the following conditions are set during non-data FIS transfer: - ERR_P (Protocol) - DIAG_C (CRC) - DIAG_H (Handshake) - ERR_C (PHY Ready negation)" range="" rwaccess="RW W1toClr"/>
  </register>
  <register id="SATA_PxSACT" acronym="SATA_PxSACT" offset="0x134" width="32" description="Port SATA active (SActive): Indicates which command slots contain commands.">
    <bitfield id="DS" width="32" begin="31" end="0" resetval="0x0000 0000" description="Device status: Field is bit-significant. Each bit corresponds to the TAG and command slot of a native queued command, where bit 0 corresponds to TAG 0 and command slot 0. Set by Software prior to issuing a native queued command for a particular command slot. Prior to writingSATA_PxCI[TAG] to 1, software sets DS[TAG] to 1 to indicate that a command with that TAG is outstanding. The device clears bits by sending a set device bits FIS to the port. The port clears bits in this field that are set to 1 in the SActive field of the set device bits FIS. The port only clears bits that correspond to native queued commands completed successfully. Write only when SATA_PxCMD.ST bit is set to 1. Cleared when SATA_PxCMD.ST is written from 1 to 0. Not cleared by a port reset (COMRESET) or a software reset." range="" rwaccess="RW"/>
  </register>
  <register id="SATA_PxCI" acronym="SATA_PxCI" offset="0x138" width="32" description="Port command issue: Indicates that a command is constructed and may be carried out.">
    <bitfield id="CI" width="32" begin="31" end="0" resetval="0x0000 0000" description="Commands issue: Field is bit-significant. Each bit corresponds to a command slot, where bit 0 corresponds to command slot 0. This field is set by software to indicate to the port that a command is built in system memory for a command slot and may be sent to the device. When the port receives a FIS that clears the BSY, DRQ, and ERR bits for the command, it clears the corresponding bit in this register for that command slot. Bits in this field can only be set to 1 by software whenSATA_PxCMD.ST is set to 1. Also cleared when SATA_PxCMD.ST is written from 1 to 0 by software." range="" rwaccess="RW"/>
  </register>
  <register id="SATA_PxSNTF" acronym="SATA_PxSNTF" offset="0x13C" width="32" description="Port SATA notification: Used to determine if asynchronous notification events have occurred for directly connected devices and devices connected to a PM.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="PMN" width="16" begin="15" end="0" resetval="0x0000" description="PM notify: Indicates whether a particular device with the corresponding PM port number issued a set device bits FIS to the SATA controller Port with the notification bit set: - PM Port 0h sets bit 0. - PM Port 0h sets bit 1. - etc. Write 1 to a bit to clear it. Reset on global reset but not on port reset (COMRESET) or software reset." range="" rwaccess="RW W1toClr"/>
  </register>
  <register id="SATA_PxDMACR" acronym="SATA_PxDMACR" offset="0x170" width="32" description="Port DMA control register. Not AHCI-standard. Writable only when.ST = 0. Attempts to write a field value less than the minimum or more than the maximum cause the field to be set to the minimum or the maximum. Reset on global reset and port reset (COMRESET)">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x00 0000" description="" range="" rwaccess="R"/>
    <bitfield id="RXTS" width="4" begin="7" end="4" resetval="0x6" description="Receive transaction size: DMA transaction size for receive operations (system bus write, device read)." range="" rwaccess="RW">
      <bitenum value="0" id="64" token="RXTS_0" description="1 dword"/>
      <bitenum value="1" id="2" token="RXTS_1" description="2 dwords"/>
      <bitenum value="2" id="1" token="RXTS_2" description="4 dwords"/>
      <bitenum value="3" id="4" token="RXTS_3" description="8 dwords"/>
      <bitenum value="4" id="16" token="RXTS_4" description="16 dwords"/>
      <bitenum value="5" id="32" token="RXTS_5" description="32 dwords"/>
      <bitenum value="6" id="8" token="RXTS_6" description="64 dwords; maximum value for the 128-dword RX FIFO of this implementation."/>
    </bitfield>
    <bitfield id="TXTS" width="4" begin="3" end="0" resetval="0x5" description="Transmit transaction size: DMA transaction size for transmit operations (system bus read, device write)." range="" rwaccess="RW">
      <bitenum value="0" id="2" token="TXTS_0" description="1 dword"/>
      <bitenum value="1" id="1" token="TXTS_1" description="2 dwords"/>
      <bitenum value="2" id="4" token="TXTS_2" description="4 dwords"/>
      <bitenum value="3" id="16" token="TXTS_3" description="8 dwords"/>
      <bitenum value="4" id="32" token="TXTS_4" description="16 dwords"/>
      <bitenum value="5" id="8" token="TXTS_5" description="32 dwords; maximum value for this implementation."/>
    </bitfield>
  </register>
</module>
