// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
task output_task( input in );
// 4.5 , intersection signed positive
void constraint_task( input int j, output int k ); // 4.5
// auto task sum(in input, out real_t & result ); output to in
task error_distribution_task( input difference, output hypothesis );
// The neural network receives the phenotype (output_vector) and
// then the phenotype is normalized and averaged.
// If the gene.normalization==1.0 (false) then the gene is normalized.
// Twice the median.
//error_distribution_task( >> p300_p300_transfer ||[p300_p300_transfer,sum(c0,c1),sum(c2,c3)|:].p300_p300_transfer, > syn.p300[0:800,0:800].firing[0:800,0:800] / .endmodule
