/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  reg [15:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [15:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire celloutsig_0_25z;
  wire celloutsig_0_28z;
  wire [6:0] celloutsig_0_29z;
  wire [23:0] celloutsig_0_2z;
  reg [9:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  reg [7:0] celloutsig_0_40z;
  wire celloutsig_0_4z;
  wire [10:0] celloutsig_0_5z;
  wire [6:0] celloutsig_0_6z;
  wire [11:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [17:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  reg [18:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [6:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [20:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_15z = in_data[60] ? celloutsig_0_14z[1] : celloutsig_0_8z;
  assign celloutsig_0_8z = ~(celloutsig_0_0z & celloutsig_0_7z[10]);
  assign celloutsig_0_10z = ~(celloutsig_0_6z[1] & celloutsig_0_0z);
  assign celloutsig_1_7z = !(celloutsig_1_4z ? celloutsig_1_6z[7] : celloutsig_1_0z);
  assign celloutsig_0_11z = ~((celloutsig_0_4z | celloutsig_0_3z) & celloutsig_0_9z[4]);
  assign celloutsig_0_25z = ~((celloutsig_0_19z[0] | celloutsig_0_17z[0]) & celloutsig_0_7z[1]);
  assign celloutsig_0_3z = ~((celloutsig_0_2z[2] | celloutsig_0_1z) & celloutsig_0_1z);
  assign celloutsig_0_4z = ~((in_data[27] | in_data[4]) & (celloutsig_0_1z | celloutsig_0_0z));
  assign celloutsig_1_10z = ~((in_data[188] | celloutsig_1_2z) & (celloutsig_1_5z | in_data[165]));
  assign celloutsig_1_11z = ~((celloutsig_1_7z | celloutsig_1_2z) & (celloutsig_1_6z[1] | celloutsig_1_3z[0]));
  assign celloutsig_0_28z = ~((celloutsig_0_15z | celloutsig_0_25z) & (celloutsig_0_1z | celloutsig_0_18z));
  assign celloutsig_0_6z = celloutsig_0_5z[10:4] / { 1'h1, celloutsig_0_5z[6:5], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_22z = { celloutsig_0_6z[3:2], celloutsig_0_0z } > { celloutsig_0_5z[8:7], celloutsig_0_4z };
  assign celloutsig_1_4z = celloutsig_1_1z[9:3] && celloutsig_1_3z;
  assign celloutsig_1_5z = { celloutsig_1_1z[18:13], celloutsig_1_4z, celloutsig_1_2z } && { celloutsig_1_1z[7:1], celloutsig_1_4z };
  assign celloutsig_1_2z = ! celloutsig_1_1z[7:1];
  assign celloutsig_1_9z = ! in_data[133:129];
  assign celloutsig_0_18z = ! celloutsig_0_14z[10:1];
  assign celloutsig_0_29z = celloutsig_0_2z[13:7] * celloutsig_0_6z;
  assign celloutsig_1_3z = celloutsig_1_1z[9] ? { celloutsig_1_1z[15:10], 1'h1 } : { celloutsig_1_1z[8:5], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_17z = celloutsig_0_10z ? { celloutsig_0_15z, 1'h1, celloutsig_0_0z } : { celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_8z };
  assign celloutsig_1_19z = celloutsig_1_3z[3:1] !== { celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_12z };
  assign celloutsig_0_9z = { celloutsig_0_5z[6:4], celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_8z } | in_data[29:12];
  assign celloutsig_0_0z = | in_data[43:33];
  assign celloutsig_0_13z = ~^ { celloutsig_0_9z[12:7], celloutsig_0_1z };
  assign celloutsig_1_0z = ^ in_data[188:179];
  assign celloutsig_1_18z = ^ { celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_10z };
  assign celloutsig_0_1z = ^ { in_data[85:83], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_6z = { in_data[128:124], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z } <<< { in_data[130:111], celloutsig_1_0z };
  assign celloutsig_0_7z = { celloutsig_0_5z, celloutsig_0_0z } <<< { in_data[80:71], celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_5z = { in_data[66:57], celloutsig_0_3z } >>> { celloutsig_0_2z[17:8], celloutsig_0_4z };
  assign celloutsig_0_2z = { in_data[33:14], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z } >>> { in_data[57:38], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_19z = { celloutsig_0_14z[8:0], celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_18z, celloutsig_0_17z, celloutsig_0_8z } - celloutsig_0_9z[17:2];
  assign celloutsig_1_12z = ~((celloutsig_1_4z & celloutsig_1_3z[3]) | celloutsig_1_11z);
  always_latch
    if (celloutsig_1_19z) celloutsig_0_39z = 10'h000;
    else if (!clkin_data[0]) celloutsig_0_39z = { celloutsig_0_9z[12:4], celloutsig_0_3z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_40z = 8'h00;
    else if (clkin_data[0]) celloutsig_0_40z = { celloutsig_0_29z[5:0], celloutsig_0_28z, celloutsig_0_22z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_1z = 19'h00000;
    else if (clkin_data[32]) celloutsig_1_1z = in_data[137:119];
  always_latch
    if (celloutsig_1_19z) celloutsig_0_14z = 16'h0000;
    else if (clkin_data[0]) celloutsig_0_14z = { celloutsig_0_2z[10:4], celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_4z };
  assign { out_data[128], out_data[96], out_data[41:32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_39z, celloutsig_0_40z };
endmodule
