<html>
<head><meta charset="utf-8"><title>wasmtime / issue #3337 x64: Register allocation failure w... · git-wasmtime · Zulip Chat Archive</title></head>
<h2>Stream: <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/index.html">git-wasmtime</a></h2>
<h3>Topic: <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20issue.20.233337.20x64.3A.20Register.20allocation.20failure.20w.2E.2E.2E.html">wasmtime / issue #3337 x64: Register allocation failure w...</a></h3>

<hr>

<base href="https://bytecodealliance.zulipchat.com">

<head><link href="https://bytecodealliance.github.io/zulip-archive/style.css" rel="stylesheet"></head>

<a name="252946346"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20issue%20%233337%20x64%3A%20Register%20allocation%20failure%20w.../near/252946346" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20issue.20.233337.20x64.3A.20Register.20allocation.20failure.20w.2E.2E.2E.html#252946346">(Sep 12 2021 at 00:40)</a>:</h4>
<p>alexcrichton labeled <a href="https://github.com/bytecodealliance/wasmtime/issues/3337">issue #3337</a>:</p>
<blockquote>
<p>I think that this is along the lines of <a href="https://github.com/bytecodealliance/wasmtime/issues/3160">https://github.com/bytecodealliance/wasmtime/issues/3160</a>, but this input:</p>
<div class="codehilite" data-code-language="wasm"><pre><span></span><code>(module
  (type (;0;) (func))
  (func (;0;) (type 0)
    v128.const i32x4 0x00000000 0x00000000 0x00000000 0x00000000
    i64x2.extend_low_i32x4_u
    v128.const i32x4 0x00000000 0x00000000 0x00000000 0x00000000
    i64x2.mul
    i32x4.all_true
    i64.load offset=1 align=1
    drop
    unreachable)
  (func (;1;) (type 0)
    nop)
  (memory (;0;) 5613 17832))
</code></pre></div>
<p>yields:</p>
<p><div class="codehilite" data-code-language="Rust"><pre><span></span><code><span class="cp">$</span><span class="w"> </span><span class="n">cargo</span><span class="w"> </span><span class="n">run</span><span class="w"> </span><span class="o">-</span><span class="n">q</span><span class="w"> </span><span class="n">reduce</span><span class="o">/</span><span class="n">test</span><span class="p">.</span><span class="n">wat</span><span class="w"> </span><span class="o">--</span><span class="n">enable</span><span class="o">-</span><span class="n">all</span><span class="w"></span>
<span class="w"> </span><span class="n">ERROR</span><span class="w"> </span><span class="n">cranelift_codegen</span>::<span class="n">machinst</span>::<span class="n">compile</span><span class="w"> </span><span class="o">&gt;</span><span class="w"> </span><span class="n">Register</span><span class="w"> </span><span class="n">allocation</span><span class="w"> </span><span class="n">error</span><span class="w"> </span><span class="k">for</span><span class="w"> </span><span class="n">vcode</span><span class="w"></span>
<span class="n">VCode_ShowWithRRU</span><span class="w"> </span><span class="p">{{</span><span class="w"></span>
<span class="w">  </span><span class="n">Entry</span><span class="w"> </span><span class="n">block</span>: <span class="mi">0</span><span class="w"></span>
<span class="n">Block</span><span class="w"> </span><span class="mi">0</span>:
  <span class="p">(</span><span class="n">original</span><span class="w"> </span><span class="n">IR</span><span class="w"> </span><span class="n">block</span>: <span class="nc">block0</span><span class="p">)</span><span class="w"></span>
<span class="w">  </span><span class="p">(</span><span class="n">instruction</span><span class="w"> </span><span class="n">range</span>: <span class="mi">0</span><span class="w"> </span><span class="o">..</span><span class="w"> </span><span class="mi">13</span><span class="p">)</span><span class="w"></span>
<span class="w">  </span><span class="n">Inst</span><span class="w"> </span><span class="mi">0</span>:   <span class="nc">movq</span><span class="w">    </span><span class="o">%</span><span class="n">rdi</span><span class="p">,</span><span class="w"> </span><span class="o">%</span><span class="n">v0J</span><span class="w"></span>
<span class="w">  </span><span class="n">Inst</span><span class="w"> </span><span class="mi">1</span>:   <span class="nc">movq</span><span class="w">    </span><span class="o">%</span><span class="n">rsi</span><span class="p">,</span><span class="w"> </span><span class="o">%</span><span class="n">v1J</span><span class="w"></span>
<span class="w">  </span><span class="n">Inst</span><span class="w"> </span><span class="mi">2</span>:   <span class="nc">movdqa</span><span class="w">  </span><span class="o">%</span><span class="n">v6V</span><span class="p">,</span><span class="w"> </span><span class="o">%</span><span class="n">v7V</span><span class="w"></span>
<span class="w">  </span><span class="n">Inst</span><span class="w"> </span><span class="mi">3</span>:   <span class="nc">pxor</span><span class="w">    </span><span class="o">%</span><span class="n">v14V</span><span class="p">,</span><span class="w"> </span><span class="o">%</span><span class="n">v14V</span><span class="w"></span>
<span class="w">  </span><span class="n">Inst</span><span class="w"> </span><span class="mi">4</span>:   <span class="nc">pcmpeqd</span><span class="w"> </span><span class="o">%</span><span class="n">v7V</span><span class="p">,</span><span class="w"> </span><span class="o">%</span><span class="n">v14V</span><span class="w"></span>
<span class="w">  </span><span class="n">Inst</span><span class="w"> </span><span class="mi">5</span>:   <span class="nc">ptest</span><span class="w">   </span><span class="o">%</span><span class="n">v14V</span><span class="p">,</span><span class="w"> </span><span class="o">%</span><span class="n">v14V</span><span class="w"></span>
<span class="w">  </span><span class="n">Inst</span><span class="w"> </span><span class="mi">6</span>:   <span class="nc">setz</span><span class="w">    </span><span class="o">%</span><span class="n">v8Jb</span><span class="w"></span>
<span class="w">  </span><span class="n">Inst</span><span class="w"> </span><span class="mi">7</span>:   <span class="nc">movq</span><span class="w">    </span><span class="o">%</span><span class="n">v8J</span><span class="p">,</span><span class="w"> </span><span class="o">%</span><span class="n">v9J</span><span class="w"></span>
<span class="w">  </span><span class="n">Inst</span><span class="w"> </span><span class="mi">8</span>:   <span class="nc">andq</span><span class="w">    </span><span class="cp">$</span><span class="mi">1</span><span class="p">,</span><span class="w"> </span><span class="o">%</span><span class="n">v9J</span><span class="w"></span>
<span class="w">  </span><span class="n">Inst</span><span class="w"> </span><span class="mi">9</span>:   <span class="nc">movl</span><span class="w">    </span><span class="o">%</span><span class="n">v9Jl</span><span class="p">,</span><span class="w"> </span><span class="o">%</span><span class="n">v10Jl</span><span class="w"></span>
<span class="w">  </span><span class="n">Inst</span><span class="w"> </span><span class="mi">10</span>:   <span class="nc">movq</span><span class="w">    </span><span class="mi">36</span><span class="p">(</span><span class="o">%</span><span class="n">v0J</span><span class="p">),</span><span class="w"> </span><span class="o">%</span><span class="n">v11J</span><span class="w"></span>
<span class="w">  </span><span class="n">Inst</span><span class="w"> </span><span class="mi">11</span>:   <span class="nc">movq</span><span class="w">    </span><span class="mi">1</span><span class="p">(</span><span class="o">%</span><span class="n">v11J</span><span class="p">,</span><span class="o">%</span><span class="n">v10J</span><span class="p">,</span><span class="mi">1</span><span class="p">),</span><span class="w"> </span><span class="o">%</span><span class="n">v13J</span><span class="w"></span>
<span class="w">  </span><span class="n">Inst</span><span class="w"> </span><span class="mi">12</span>:   <span class="nc">ud2</span><span class="w"> </span><span class="n">unreachable</span><span class="w"></span>
<span class="p">}}</span><span class="w"></span>

<span class="n">Error</span>: <span class="nc">Analysis</span><span class="p">(</span><span class="n">EntryLiveinValues</span><span class="p">([</span><span class="n">v6V</span><span class="p">]))</span><span class="w"></span>
<span class="n">thread</span><span class="w"> </span><span class="o">'&lt;</span><span class="n">unnamed</span><span class="o">&gt;'</span><span class="w"> </span><span class="n">panicked</span><span class="w"> </span><span class="n">at</span><span class="w"> </span><span class="o">'</span><span class="na">register</span><span class="w"> </span><span class="n">allocation</span>: <span class="nc">Analysis</span><span class="p">(</span><span class="n">EntryLiveinValues</span><span class="p">([</span><span class="n">v6V</span><span class="p">]))</span><span class="o">'</span><span class="p">,</span><span class="w"> </span><span class="n">cranelift</span><span class="o">/</span><span class="n">codegen</span><span class="o">/</span><span class="n">src</span><span class="o">/</span><span class="n">machinst</span><span class="o">/</span><span class="n">compile</span><span class="p">.</span><span class="n">rs</span>:<span class="mi">96</span>:<span class="mi">10</span><span class="w"></span>
<span class="n">note</span>: <span class="nc">run</span><span class="w"> </span><span class="n">with</span><span class="w"> </span><span class="err">`</span><span class="n">RUST_BACKTRACE</span><span class="o">=</span><span class="mi">1</span><span class="err">`</span><span class="w"> </span><span class="n">environment</span><span class="w"> </span><span class="n">variable</span><span class="w"> </span><span class="n">to</span><span class="w"> </span><span class="n">display</span><span class="w"> </span><span class="n">a</span><span class="w"> </span><span class="n">backtrace</span><span class="w"></span>
</code></pre></div><br>
</p>
</blockquote>



<a name="252946347"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20issue%20%233337%20x64%3A%20Register%20allocation%20failure%20w.../near/252946347" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20issue.20.233337.20x64.3A.20Register.20allocation.20failure.20w.2E.2E.2E.html#252946347">(Sep 12 2021 at 00:40)</a>:</h4>
<p>alexcrichton opened <a href="https://github.com/bytecodealliance/wasmtime/issues/3337">issue #3337</a>:</p>
<blockquote>
<p>I think that this is along the lines of <a href="https://github.com/bytecodealliance/wasmtime/issues/3160">https://github.com/bytecodealliance/wasmtime/issues/3160</a>, but this input:</p>
<div class="codehilite" data-code-language="wasm"><pre><span></span><code>(module
  (type (;0;) (func))
  (func (;0;) (type 0)
    v128.const i32x4 0x00000000 0x00000000 0x00000000 0x00000000
    i64x2.extend_low_i32x4_u
    v128.const i32x4 0x00000000 0x00000000 0x00000000 0x00000000
    i64x2.mul
    i32x4.all_true
    i64.load offset=1 align=1
    drop
    unreachable)
  (func (;1;) (type 0)
    nop)
  (memory (;0;) 5613 17832))
</code></pre></div>
<p>yields:</p>
<p><div class="codehilite" data-code-language="Rust"><pre><span></span><code><span class="cp">$</span><span class="w"> </span><span class="n">cargo</span><span class="w"> </span><span class="n">run</span><span class="w"> </span><span class="o">-</span><span class="n">q</span><span class="w"> </span><span class="n">reduce</span><span class="o">/</span><span class="n">test</span><span class="p">.</span><span class="n">wat</span><span class="w"> </span><span class="o">--</span><span class="n">enable</span><span class="o">-</span><span class="n">all</span><span class="w"></span>
<span class="w"> </span><span class="n">ERROR</span><span class="w"> </span><span class="n">cranelift_codegen</span>::<span class="n">machinst</span>::<span class="n">compile</span><span class="w"> </span><span class="o">&gt;</span><span class="w"> </span><span class="n">Register</span><span class="w"> </span><span class="n">allocation</span><span class="w"> </span><span class="n">error</span><span class="w"> </span><span class="k">for</span><span class="w"> </span><span class="n">vcode</span><span class="w"></span>
<span class="n">VCode_ShowWithRRU</span><span class="w"> </span><span class="p">{{</span><span class="w"></span>
<span class="w">  </span><span class="n">Entry</span><span class="w"> </span><span class="n">block</span>: <span class="mi">0</span><span class="w"></span>
<span class="n">Block</span><span class="w"> </span><span class="mi">0</span>:
  <span class="p">(</span><span class="n">original</span><span class="w"> </span><span class="n">IR</span><span class="w"> </span><span class="n">block</span>: <span class="nc">block0</span><span class="p">)</span><span class="w"></span>
<span class="w">  </span><span class="p">(</span><span class="n">instruction</span><span class="w"> </span><span class="n">range</span>: <span class="mi">0</span><span class="w"> </span><span class="o">..</span><span class="w"> </span><span class="mi">13</span><span class="p">)</span><span class="w"></span>
<span class="w">  </span><span class="n">Inst</span><span class="w"> </span><span class="mi">0</span>:   <span class="nc">movq</span><span class="w">    </span><span class="o">%</span><span class="n">rdi</span><span class="p">,</span><span class="w"> </span><span class="o">%</span><span class="n">v0J</span><span class="w"></span>
<span class="w">  </span><span class="n">Inst</span><span class="w"> </span><span class="mi">1</span>:   <span class="nc">movq</span><span class="w">    </span><span class="o">%</span><span class="n">rsi</span><span class="p">,</span><span class="w"> </span><span class="o">%</span><span class="n">v1J</span><span class="w"></span>
<span class="w">  </span><span class="n">Inst</span><span class="w"> </span><span class="mi">2</span>:   <span class="nc">movdqa</span><span class="w">  </span><span class="o">%</span><span class="n">v6V</span><span class="p">,</span><span class="w"> </span><span class="o">%</span><span class="n">v7V</span><span class="w"></span>
<span class="w">  </span><span class="n">Inst</span><span class="w"> </span><span class="mi">3</span>:   <span class="nc">pxor</span><span class="w">    </span><span class="o">%</span><span class="n">v14V</span><span class="p">,</span><span class="w"> </span><span class="o">%</span><span class="n">v14V</span><span class="w"></span>
<span class="w">  </span><span class="n">Inst</span><span class="w"> </span><span class="mi">4</span>:   <span class="nc">pcmpeqd</span><span class="w"> </span><span class="o">%</span><span class="n">v7V</span><span class="p">,</span><span class="w"> </span><span class="o">%</span><span class="n">v14V</span><span class="w"></span>
<span class="w">  </span><span class="n">Inst</span><span class="w"> </span><span class="mi">5</span>:   <span class="nc">ptest</span><span class="w">   </span><span class="o">%</span><span class="n">v14V</span><span class="p">,</span><span class="w"> </span><span class="o">%</span><span class="n">v14V</span><span class="w"></span>
<span class="w">  </span><span class="n">Inst</span><span class="w"> </span><span class="mi">6</span>:   <span class="nc">setz</span><span class="w">    </span><span class="o">%</span><span class="n">v8Jb</span><span class="w"></span>
<span class="w">  </span><span class="n">Inst</span><span class="w"> </span><span class="mi">7</span>:   <span class="nc">movq</span><span class="w">    </span><span class="o">%</span><span class="n">v8J</span><span class="p">,</span><span class="w"> </span><span class="o">%</span><span class="n">v9J</span><span class="w"></span>
<span class="w">  </span><span class="n">Inst</span><span class="w"> </span><span class="mi">8</span>:   <span class="nc">andq</span><span class="w">    </span><span class="cp">$</span><span class="mi">1</span><span class="p">,</span><span class="w"> </span><span class="o">%</span><span class="n">v9J</span><span class="w"></span>
<span class="w">  </span><span class="n">Inst</span><span class="w"> </span><span class="mi">9</span>:   <span class="nc">movl</span><span class="w">    </span><span class="o">%</span><span class="n">v9Jl</span><span class="p">,</span><span class="w"> </span><span class="o">%</span><span class="n">v10Jl</span><span class="w"></span>
<span class="w">  </span><span class="n">Inst</span><span class="w"> </span><span class="mi">10</span>:   <span class="nc">movq</span><span class="w">    </span><span class="mi">36</span><span class="p">(</span><span class="o">%</span><span class="n">v0J</span><span class="p">),</span><span class="w"> </span><span class="o">%</span><span class="n">v11J</span><span class="w"></span>
<span class="w">  </span><span class="n">Inst</span><span class="w"> </span><span class="mi">11</span>:   <span class="nc">movq</span><span class="w">    </span><span class="mi">1</span><span class="p">(</span><span class="o">%</span><span class="n">v11J</span><span class="p">,</span><span class="o">%</span><span class="n">v10J</span><span class="p">,</span><span class="mi">1</span><span class="p">),</span><span class="w"> </span><span class="o">%</span><span class="n">v13J</span><span class="w"></span>
<span class="w">  </span><span class="n">Inst</span><span class="w"> </span><span class="mi">12</span>:   <span class="nc">ud2</span><span class="w"> </span><span class="n">unreachable</span><span class="w"></span>
<span class="p">}}</span><span class="w"></span>

<span class="n">Error</span>: <span class="nc">Analysis</span><span class="p">(</span><span class="n">EntryLiveinValues</span><span class="p">([</span><span class="n">v6V</span><span class="p">]))</span><span class="w"></span>
<span class="n">thread</span><span class="w"> </span><span class="o">'&lt;</span><span class="n">unnamed</span><span class="o">&gt;'</span><span class="w"> </span><span class="n">panicked</span><span class="w"> </span><span class="n">at</span><span class="w"> </span><span class="o">'</span><span class="na">register</span><span class="w"> </span><span class="n">allocation</span>: <span class="nc">Analysis</span><span class="p">(</span><span class="n">EntryLiveinValues</span><span class="p">([</span><span class="n">v6V</span><span class="p">]))</span><span class="o">'</span><span class="p">,</span><span class="w"> </span><span class="n">cranelift</span><span class="o">/</span><span class="n">codegen</span><span class="o">/</span><span class="n">src</span><span class="o">/</span><span class="n">machinst</span><span class="o">/</span><span class="n">compile</span><span class="p">.</span><span class="n">rs</span>:<span class="mi">96</span>:<span class="mi">10</span><span class="w"></span>
<span class="n">note</span>: <span class="nc">run</span><span class="w"> </span><span class="n">with</span><span class="w"> </span><span class="err">`</span><span class="n">RUST_BACKTRACE</span><span class="o">=</span><span class="mi">1</span><span class="err">`</span><span class="w"> </span><span class="n">environment</span><span class="w"> </span><span class="n">variable</span><span class="w"> </span><span class="n">to</span><span class="w"> </span><span class="n">display</span><span class="w"> </span><span class="n">a</span><span class="w"> </span><span class="n">backtrace</span><span class="w"></span>
</code></pre></div><br>
</p>
</blockquote>



<a name="252946348"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20issue%20%233337%20x64%3A%20Register%20allocation%20failure%20w.../near/252946348" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20issue.20.233337.20x64.3A.20Register.20allocation.20failure.20w.2E.2E.2E.html#252946348">(Sep 12 2021 at 00:40)</a>:</h4>
<p>alexcrichton labeled <a href="https://github.com/bytecodealliance/wasmtime/issues/3337">issue #3337</a>:</p>
<blockquote>
<p>I think that this is along the lines of <a href="https://github.com/bytecodealliance/wasmtime/issues/3160">https://github.com/bytecodealliance/wasmtime/issues/3160</a>, but this input:</p>
<div class="codehilite" data-code-language="wasm"><pre><span></span><code>(module
  (type (;0;) (func))
  (func (;0;) (type 0)
    v128.const i32x4 0x00000000 0x00000000 0x00000000 0x00000000
    i64x2.extend_low_i32x4_u
    v128.const i32x4 0x00000000 0x00000000 0x00000000 0x00000000
    i64x2.mul
    i32x4.all_true
    i64.load offset=1 align=1
    drop
    unreachable)
  (func (;1;) (type 0)
    nop)
  (memory (;0;) 5613 17832))
</code></pre></div>
<p>yields:</p>
<p><div class="codehilite" data-code-language="Rust"><pre><span></span><code><span class="cp">$</span><span class="w"> </span><span class="n">cargo</span><span class="w"> </span><span class="n">run</span><span class="w"> </span><span class="o">-</span><span class="n">q</span><span class="w"> </span><span class="n">reduce</span><span class="o">/</span><span class="n">test</span><span class="p">.</span><span class="n">wat</span><span class="w"> </span><span class="o">--</span><span class="n">enable</span><span class="o">-</span><span class="n">all</span><span class="w"></span>
<span class="w"> </span><span class="n">ERROR</span><span class="w"> </span><span class="n">cranelift_codegen</span>::<span class="n">machinst</span>::<span class="n">compile</span><span class="w"> </span><span class="o">&gt;</span><span class="w"> </span><span class="n">Register</span><span class="w"> </span><span class="n">allocation</span><span class="w"> </span><span class="n">error</span><span class="w"> </span><span class="k">for</span><span class="w"> </span><span class="n">vcode</span><span class="w"></span>
<span class="n">VCode_ShowWithRRU</span><span class="w"> </span><span class="p">{{</span><span class="w"></span>
<span class="w">  </span><span class="n">Entry</span><span class="w"> </span><span class="n">block</span>: <span class="mi">0</span><span class="w"></span>
<span class="n">Block</span><span class="w"> </span><span class="mi">0</span>:
  <span class="p">(</span><span class="n">original</span><span class="w"> </span><span class="n">IR</span><span class="w"> </span><span class="n">block</span>: <span class="nc">block0</span><span class="p">)</span><span class="w"></span>
<span class="w">  </span><span class="p">(</span><span class="n">instruction</span><span class="w"> </span><span class="n">range</span>: <span class="mi">0</span><span class="w"> </span><span class="o">..</span><span class="w"> </span><span class="mi">13</span><span class="p">)</span><span class="w"></span>
<span class="w">  </span><span class="n">Inst</span><span class="w"> </span><span class="mi">0</span>:   <span class="nc">movq</span><span class="w">    </span><span class="o">%</span><span class="n">rdi</span><span class="p">,</span><span class="w"> </span><span class="o">%</span><span class="n">v0J</span><span class="w"></span>
<span class="w">  </span><span class="n">Inst</span><span class="w"> </span><span class="mi">1</span>:   <span class="nc">movq</span><span class="w">    </span><span class="o">%</span><span class="n">rsi</span><span class="p">,</span><span class="w"> </span><span class="o">%</span><span class="n">v1J</span><span class="w"></span>
<span class="w">  </span><span class="n">Inst</span><span class="w"> </span><span class="mi">2</span>:   <span class="nc">movdqa</span><span class="w">  </span><span class="o">%</span><span class="n">v6V</span><span class="p">,</span><span class="w"> </span><span class="o">%</span><span class="n">v7V</span><span class="w"></span>
<span class="w">  </span><span class="n">Inst</span><span class="w"> </span><span class="mi">3</span>:   <span class="nc">pxor</span><span class="w">    </span><span class="o">%</span><span class="n">v14V</span><span class="p">,</span><span class="w"> </span><span class="o">%</span><span class="n">v14V</span><span class="w"></span>
<span class="w">  </span><span class="n">Inst</span><span class="w"> </span><span class="mi">4</span>:   <span class="nc">pcmpeqd</span><span class="w"> </span><span class="o">%</span><span class="n">v7V</span><span class="p">,</span><span class="w"> </span><span class="o">%</span><span class="n">v14V</span><span class="w"></span>
<span class="w">  </span><span class="n">Inst</span><span class="w"> </span><span class="mi">5</span>:   <span class="nc">ptest</span><span class="w">   </span><span class="o">%</span><span class="n">v14V</span><span class="p">,</span><span class="w"> </span><span class="o">%</span><span class="n">v14V</span><span class="w"></span>
<span class="w">  </span><span class="n">Inst</span><span class="w"> </span><span class="mi">6</span>:   <span class="nc">setz</span><span class="w">    </span><span class="o">%</span><span class="n">v8Jb</span><span class="w"></span>
<span class="w">  </span><span class="n">Inst</span><span class="w"> </span><span class="mi">7</span>:   <span class="nc">movq</span><span class="w">    </span><span class="o">%</span><span class="n">v8J</span><span class="p">,</span><span class="w"> </span><span class="o">%</span><span class="n">v9J</span><span class="w"></span>
<span class="w">  </span><span class="n">Inst</span><span class="w"> </span><span class="mi">8</span>:   <span class="nc">andq</span><span class="w">    </span><span class="cp">$</span><span class="mi">1</span><span class="p">,</span><span class="w"> </span><span class="o">%</span><span class="n">v9J</span><span class="w"></span>
<span class="w">  </span><span class="n">Inst</span><span class="w"> </span><span class="mi">9</span>:   <span class="nc">movl</span><span class="w">    </span><span class="o">%</span><span class="n">v9Jl</span><span class="p">,</span><span class="w"> </span><span class="o">%</span><span class="n">v10Jl</span><span class="w"></span>
<span class="w">  </span><span class="n">Inst</span><span class="w"> </span><span class="mi">10</span>:   <span class="nc">movq</span><span class="w">    </span><span class="mi">36</span><span class="p">(</span><span class="o">%</span><span class="n">v0J</span><span class="p">),</span><span class="w"> </span><span class="o">%</span><span class="n">v11J</span><span class="w"></span>
<span class="w">  </span><span class="n">Inst</span><span class="w"> </span><span class="mi">11</span>:   <span class="nc">movq</span><span class="w">    </span><span class="mi">1</span><span class="p">(</span><span class="o">%</span><span class="n">v11J</span><span class="p">,</span><span class="o">%</span><span class="n">v10J</span><span class="p">,</span><span class="mi">1</span><span class="p">),</span><span class="w"> </span><span class="o">%</span><span class="n">v13J</span><span class="w"></span>
<span class="w">  </span><span class="n">Inst</span><span class="w"> </span><span class="mi">12</span>:   <span class="nc">ud2</span><span class="w"> </span><span class="n">unreachable</span><span class="w"></span>
<span class="p">}}</span><span class="w"></span>

<span class="n">Error</span>: <span class="nc">Analysis</span><span class="p">(</span><span class="n">EntryLiveinValues</span><span class="p">([</span><span class="n">v6V</span><span class="p">]))</span><span class="w"></span>
<span class="n">thread</span><span class="w"> </span><span class="o">'&lt;</span><span class="n">unnamed</span><span class="o">&gt;'</span><span class="w"> </span><span class="n">panicked</span><span class="w"> </span><span class="n">at</span><span class="w"> </span><span class="o">'</span><span class="na">register</span><span class="w"> </span><span class="n">allocation</span>: <span class="nc">Analysis</span><span class="p">(</span><span class="n">EntryLiveinValues</span><span class="p">([</span><span class="n">v6V</span><span class="p">]))</span><span class="o">'</span><span class="p">,</span><span class="w"> </span><span class="n">cranelift</span><span class="o">/</span><span class="n">codegen</span><span class="o">/</span><span class="n">src</span><span class="o">/</span><span class="n">machinst</span><span class="o">/</span><span class="n">compile</span><span class="p">.</span><span class="n">rs</span>:<span class="mi">96</span>:<span class="mi">10</span><span class="w"></span>
<span class="n">note</span>: <span class="nc">run</span><span class="w"> </span><span class="n">with</span><span class="w"> </span><span class="err">`</span><span class="n">RUST_BACKTRACE</span><span class="o">=</span><span class="mi">1</span><span class="err">`</span><span class="w"> </span><span class="n">environment</span><span class="w"> </span><span class="n">variable</span><span class="w"> </span><span class="n">to</span><span class="w"> </span><span class="n">display</span><span class="w"> </span><span class="n">a</span><span class="w"> </span><span class="n">backtrace</span><span class="w"></span>
</code></pre></div><br>
</p>
</blockquote>



<a name="252946349"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20issue%20%233337%20x64%3A%20Register%20allocation%20failure%20w.../near/252946349" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20issue.20.233337.20x64.3A.20Register.20allocation.20failure.20w.2E.2E.2E.html#252946349">(Sep 12 2021 at 00:40)</a>:</h4>
<p>alexcrichton labeled <a href="https://github.com/bytecodealliance/wasmtime/issues/3337">issue #3337</a>:</p>
<blockquote>
<p>I think that this is along the lines of <a href="https://github.com/bytecodealliance/wasmtime/issues/3160">https://github.com/bytecodealliance/wasmtime/issues/3160</a>, but this input:</p>
<div class="codehilite" data-code-language="wasm"><pre><span></span><code>(module
  (type (;0;) (func))
  (func (;0;) (type 0)
    v128.const i32x4 0x00000000 0x00000000 0x00000000 0x00000000
    i64x2.extend_low_i32x4_u
    v128.const i32x4 0x00000000 0x00000000 0x00000000 0x00000000
    i64x2.mul
    i32x4.all_true
    i64.load offset=1 align=1
    drop
    unreachable)
  (func (;1;) (type 0)
    nop)
  (memory (;0;) 5613 17832))
</code></pre></div>
<p>yields:</p>
<p><div class="codehilite" data-code-language="Rust"><pre><span></span><code><span class="cp">$</span><span class="w"> </span><span class="n">cargo</span><span class="w"> </span><span class="n">run</span><span class="w"> </span><span class="o">-</span><span class="n">q</span><span class="w"> </span><span class="n">reduce</span><span class="o">/</span><span class="n">test</span><span class="p">.</span><span class="n">wat</span><span class="w"> </span><span class="o">--</span><span class="n">enable</span><span class="o">-</span><span class="n">all</span><span class="w"></span>
<span class="w"> </span><span class="n">ERROR</span><span class="w"> </span><span class="n">cranelift_codegen</span>::<span class="n">machinst</span>::<span class="n">compile</span><span class="w"> </span><span class="o">&gt;</span><span class="w"> </span><span class="n">Register</span><span class="w"> </span><span class="n">allocation</span><span class="w"> </span><span class="n">error</span><span class="w"> </span><span class="k">for</span><span class="w"> </span><span class="n">vcode</span><span class="w"></span>
<span class="n">VCode_ShowWithRRU</span><span class="w"> </span><span class="p">{{</span><span class="w"></span>
<span class="w">  </span><span class="n">Entry</span><span class="w"> </span><span class="n">block</span>: <span class="mi">0</span><span class="w"></span>
<span class="n">Block</span><span class="w"> </span><span class="mi">0</span>:
  <span class="p">(</span><span class="n">original</span><span class="w"> </span><span class="n">IR</span><span class="w"> </span><span class="n">block</span>: <span class="nc">block0</span><span class="p">)</span><span class="w"></span>
<span class="w">  </span><span class="p">(</span><span class="n">instruction</span><span class="w"> </span><span class="n">range</span>: <span class="mi">0</span><span class="w"> </span><span class="o">..</span><span class="w"> </span><span class="mi">13</span><span class="p">)</span><span class="w"></span>
<span class="w">  </span><span class="n">Inst</span><span class="w"> </span><span class="mi">0</span>:   <span class="nc">movq</span><span class="w">    </span><span class="o">%</span><span class="n">rdi</span><span class="p">,</span><span class="w"> </span><span class="o">%</span><span class="n">v0J</span><span class="w"></span>
<span class="w">  </span><span class="n">Inst</span><span class="w"> </span><span class="mi">1</span>:   <span class="nc">movq</span><span class="w">    </span><span class="o">%</span><span class="n">rsi</span><span class="p">,</span><span class="w"> </span><span class="o">%</span><span class="n">v1J</span><span class="w"></span>
<span class="w">  </span><span class="n">Inst</span><span class="w"> </span><span class="mi">2</span>:   <span class="nc">movdqa</span><span class="w">  </span><span class="o">%</span><span class="n">v6V</span><span class="p">,</span><span class="w"> </span><span class="o">%</span><span class="n">v7V</span><span class="w"></span>
<span class="w">  </span><span class="n">Inst</span><span class="w"> </span><span class="mi">3</span>:   <span class="nc">pxor</span><span class="w">    </span><span class="o">%</span><span class="n">v14V</span><span class="p">,</span><span class="w"> </span><span class="o">%</span><span class="n">v14V</span><span class="w"></span>
<span class="w">  </span><span class="n">Inst</span><span class="w"> </span><span class="mi">4</span>:   <span class="nc">pcmpeqd</span><span class="w"> </span><span class="o">%</span><span class="n">v7V</span><span class="p">,</span><span class="w"> </span><span class="o">%</span><span class="n">v14V</span><span class="w"></span>
<span class="w">  </span><span class="n">Inst</span><span class="w"> </span><span class="mi">5</span>:   <span class="nc">ptest</span><span class="w">   </span><span class="o">%</span><span class="n">v14V</span><span class="p">,</span><span class="w"> </span><span class="o">%</span><span class="n">v14V</span><span class="w"></span>
<span class="w">  </span><span class="n">Inst</span><span class="w"> </span><span class="mi">6</span>:   <span class="nc">setz</span><span class="w">    </span><span class="o">%</span><span class="n">v8Jb</span><span class="w"></span>
<span class="w">  </span><span class="n">Inst</span><span class="w"> </span><span class="mi">7</span>:   <span class="nc">movq</span><span class="w">    </span><span class="o">%</span><span class="n">v8J</span><span class="p">,</span><span class="w"> </span><span class="o">%</span><span class="n">v9J</span><span class="w"></span>
<span class="w">  </span><span class="n">Inst</span><span class="w"> </span><span class="mi">8</span>:   <span class="nc">andq</span><span class="w">    </span><span class="cp">$</span><span class="mi">1</span><span class="p">,</span><span class="w"> </span><span class="o">%</span><span class="n">v9J</span><span class="w"></span>
<span class="w">  </span><span class="n">Inst</span><span class="w"> </span><span class="mi">9</span>:   <span class="nc">movl</span><span class="w">    </span><span class="o">%</span><span class="n">v9Jl</span><span class="p">,</span><span class="w"> </span><span class="o">%</span><span class="n">v10Jl</span><span class="w"></span>
<span class="w">  </span><span class="n">Inst</span><span class="w"> </span><span class="mi">10</span>:   <span class="nc">movq</span><span class="w">    </span><span class="mi">36</span><span class="p">(</span><span class="o">%</span><span class="n">v0J</span><span class="p">),</span><span class="w"> </span><span class="o">%</span><span class="n">v11J</span><span class="w"></span>
<span class="w">  </span><span class="n">Inst</span><span class="w"> </span><span class="mi">11</span>:   <span class="nc">movq</span><span class="w">    </span><span class="mi">1</span><span class="p">(</span><span class="o">%</span><span class="n">v11J</span><span class="p">,</span><span class="o">%</span><span class="n">v10J</span><span class="p">,</span><span class="mi">1</span><span class="p">),</span><span class="w"> </span><span class="o">%</span><span class="n">v13J</span><span class="w"></span>
<span class="w">  </span><span class="n">Inst</span><span class="w"> </span><span class="mi">12</span>:   <span class="nc">ud2</span><span class="w"> </span><span class="n">unreachable</span><span class="w"></span>
<span class="p">}}</span><span class="w"></span>

<span class="n">Error</span>: <span class="nc">Analysis</span><span class="p">(</span><span class="n">EntryLiveinValues</span><span class="p">([</span><span class="n">v6V</span><span class="p">]))</span><span class="w"></span>
<span class="n">thread</span><span class="w"> </span><span class="o">'&lt;</span><span class="n">unnamed</span><span class="o">&gt;'</span><span class="w"> </span><span class="n">panicked</span><span class="w"> </span><span class="n">at</span><span class="w"> </span><span class="o">'</span><span class="na">register</span><span class="w"> </span><span class="n">allocation</span>: <span class="nc">Analysis</span><span class="p">(</span><span class="n">EntryLiveinValues</span><span class="p">([</span><span class="n">v6V</span><span class="p">]))</span><span class="o">'</span><span class="p">,</span><span class="w"> </span><span class="n">cranelift</span><span class="o">/</span><span class="n">codegen</span><span class="o">/</span><span class="n">src</span><span class="o">/</span><span class="n">machinst</span><span class="o">/</span><span class="n">compile</span><span class="p">.</span><span class="n">rs</span>:<span class="mi">96</span>:<span class="mi">10</span><span class="w"></span>
<span class="n">note</span>: <span class="nc">run</span><span class="w"> </span><span class="n">with</span><span class="w"> </span><span class="err">`</span><span class="n">RUST_BACKTRACE</span><span class="o">=</span><span class="mi">1</span><span class="err">`</span><span class="w"> </span><span class="n">environment</span><span class="w"> </span><span class="n">variable</span><span class="w"> </span><span class="n">to</span><span class="w"> </span><span class="n">display</span><span class="w"> </span><span class="n">a</span><span class="w"> </span><span class="n">backtrace</span><span class="w"></span>
</code></pre></div><br>
</p>
</blockquote>



<a name="252946350"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20issue%20%233337%20x64%3A%20Register%20allocation%20failure%20w.../near/252946350" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20issue.20.233337.20x64.3A.20Register.20allocation.20failure.20w.2E.2E.2E.html#252946350">(Sep 12 2021 at 00:40)</a>:</h4>
<p>alexcrichton labeled <a href="https://github.com/bytecodealliance/wasmtime/issues/3337">issue #3337</a>:</p>
<blockquote>
<p>I think that this is along the lines of <a href="https://github.com/bytecodealliance/wasmtime/issues/3160">https://github.com/bytecodealliance/wasmtime/issues/3160</a>, but this input:</p>
<div class="codehilite" data-code-language="wasm"><pre><span></span><code>(module
  (type (;0;) (func))
  (func (;0;) (type 0)
    v128.const i32x4 0x00000000 0x00000000 0x00000000 0x00000000
    i64x2.extend_low_i32x4_u
    v128.const i32x4 0x00000000 0x00000000 0x00000000 0x00000000
    i64x2.mul
    i32x4.all_true
    i64.load offset=1 align=1
    drop
    unreachable)
  (func (;1;) (type 0)
    nop)
  (memory (;0;) 5613 17832))
</code></pre></div>
<p>yields:</p>
<p><div class="codehilite" data-code-language="Rust"><pre><span></span><code><span class="cp">$</span><span class="w"> </span><span class="n">cargo</span><span class="w"> </span><span class="n">run</span><span class="w"> </span><span class="o">-</span><span class="n">q</span><span class="w"> </span><span class="n">reduce</span><span class="o">/</span><span class="n">test</span><span class="p">.</span><span class="n">wat</span><span class="w"> </span><span class="o">--</span><span class="n">enable</span><span class="o">-</span><span class="n">all</span><span class="w"></span>
<span class="w"> </span><span class="n">ERROR</span><span class="w"> </span><span class="n">cranelift_codegen</span>::<span class="n">machinst</span>::<span class="n">compile</span><span class="w"> </span><span class="o">&gt;</span><span class="w"> </span><span class="n">Register</span><span class="w"> </span><span class="n">allocation</span><span class="w"> </span><span class="n">error</span><span class="w"> </span><span class="k">for</span><span class="w"> </span><span class="n">vcode</span><span class="w"></span>
<span class="n">VCode_ShowWithRRU</span><span class="w"> </span><span class="p">{{</span><span class="w"></span>
<span class="w">  </span><span class="n">Entry</span><span class="w"> </span><span class="n">block</span>: <span class="mi">0</span><span class="w"></span>
<span class="n">Block</span><span class="w"> </span><span class="mi">0</span>:
  <span class="p">(</span><span class="n">original</span><span class="w"> </span><span class="n">IR</span><span class="w"> </span><span class="n">block</span>: <span class="nc">block0</span><span class="p">)</span><span class="w"></span>
<span class="w">  </span><span class="p">(</span><span class="n">instruction</span><span class="w"> </span><span class="n">range</span>: <span class="mi">0</span><span class="w"> </span><span class="o">..</span><span class="w"> </span><span class="mi">13</span><span class="p">)</span><span class="w"></span>
<span class="w">  </span><span class="n">Inst</span><span class="w"> </span><span class="mi">0</span>:   <span class="nc">movq</span><span class="w">    </span><span class="o">%</span><span class="n">rdi</span><span class="p">,</span><span class="w"> </span><span class="o">%</span><span class="n">v0J</span><span class="w"></span>
<span class="w">  </span><span class="n">Inst</span><span class="w"> </span><span class="mi">1</span>:   <span class="nc">movq</span><span class="w">    </span><span class="o">%</span><span class="n">rsi</span><span class="p">,</span><span class="w"> </span><span class="o">%</span><span class="n">v1J</span><span class="w"></span>
<span class="w">  </span><span class="n">Inst</span><span class="w"> </span><span class="mi">2</span>:   <span class="nc">movdqa</span><span class="w">  </span><span class="o">%</span><span class="n">v6V</span><span class="p">,</span><span class="w"> </span><span class="o">%</span><span class="n">v7V</span><span class="w"></span>
<span class="w">  </span><span class="n">Inst</span><span class="w"> </span><span class="mi">3</span>:   <span class="nc">pxor</span><span class="w">    </span><span class="o">%</span><span class="n">v14V</span><span class="p">,</span><span class="w"> </span><span class="o">%</span><span class="n">v14V</span><span class="w"></span>
<span class="w">  </span><span class="n">Inst</span><span class="w"> </span><span class="mi">4</span>:   <span class="nc">pcmpeqd</span><span class="w"> </span><span class="o">%</span><span class="n">v7V</span><span class="p">,</span><span class="w"> </span><span class="o">%</span><span class="n">v14V</span><span class="w"></span>
<span class="w">  </span><span class="n">Inst</span><span class="w"> </span><span class="mi">5</span>:   <span class="nc">ptest</span><span class="w">   </span><span class="o">%</span><span class="n">v14V</span><span class="p">,</span><span class="w"> </span><span class="o">%</span><span class="n">v14V</span><span class="w"></span>
<span class="w">  </span><span class="n">Inst</span><span class="w"> </span><span class="mi">6</span>:   <span class="nc">setz</span><span class="w">    </span><span class="o">%</span><span class="n">v8Jb</span><span class="w"></span>
<span class="w">  </span><span class="n">Inst</span><span class="w"> </span><span class="mi">7</span>:   <span class="nc">movq</span><span class="w">    </span><span class="o">%</span><span class="n">v8J</span><span class="p">,</span><span class="w"> </span><span class="o">%</span><span class="n">v9J</span><span class="w"></span>
<span class="w">  </span><span class="n">Inst</span><span class="w"> </span><span class="mi">8</span>:   <span class="nc">andq</span><span class="w">    </span><span class="cp">$</span><span class="mi">1</span><span class="p">,</span><span class="w"> </span><span class="o">%</span><span class="n">v9J</span><span class="w"></span>
<span class="w">  </span><span class="n">Inst</span><span class="w"> </span><span class="mi">9</span>:   <span class="nc">movl</span><span class="w">    </span><span class="o">%</span><span class="n">v9Jl</span><span class="p">,</span><span class="w"> </span><span class="o">%</span><span class="n">v10Jl</span><span class="w"></span>
<span class="w">  </span><span class="n">Inst</span><span class="w"> </span><span class="mi">10</span>:   <span class="nc">movq</span><span class="w">    </span><span class="mi">36</span><span class="p">(</span><span class="o">%</span><span class="n">v0J</span><span class="p">),</span><span class="w"> </span><span class="o">%</span><span class="n">v11J</span><span class="w"></span>
<span class="w">  </span><span class="n">Inst</span><span class="w"> </span><span class="mi">11</span>:   <span class="nc">movq</span><span class="w">    </span><span class="mi">1</span><span class="p">(</span><span class="o">%</span><span class="n">v11J</span><span class="p">,</span><span class="o">%</span><span class="n">v10J</span><span class="p">,</span><span class="mi">1</span><span class="p">),</span><span class="w"> </span><span class="o">%</span><span class="n">v13J</span><span class="w"></span>
<span class="w">  </span><span class="n">Inst</span><span class="w"> </span><span class="mi">12</span>:   <span class="nc">ud2</span><span class="w"> </span><span class="n">unreachable</span><span class="w"></span>
<span class="p">}}</span><span class="w"></span>

<span class="n">Error</span>: <span class="nc">Analysis</span><span class="p">(</span><span class="n">EntryLiveinValues</span><span class="p">([</span><span class="n">v6V</span><span class="p">]))</span><span class="w"></span>
<span class="n">thread</span><span class="w"> </span><span class="o">'&lt;</span><span class="n">unnamed</span><span class="o">&gt;'</span><span class="w"> </span><span class="n">panicked</span><span class="w"> </span><span class="n">at</span><span class="w"> </span><span class="o">'</span><span class="na">register</span><span class="w"> </span><span class="n">allocation</span>: <span class="nc">Analysis</span><span class="p">(</span><span class="n">EntryLiveinValues</span><span class="p">([</span><span class="n">v6V</span><span class="p">]))</span><span class="o">'</span><span class="p">,</span><span class="w"> </span><span class="n">cranelift</span><span class="o">/</span><span class="n">codegen</span><span class="o">/</span><span class="n">src</span><span class="o">/</span><span class="n">machinst</span><span class="o">/</span><span class="n">compile</span><span class="p">.</span><span class="n">rs</span>:<span class="mi">96</span>:<span class="mi">10</span><span class="w"></span>
<span class="n">note</span>: <span class="nc">run</span><span class="w"> </span><span class="n">with</span><span class="w"> </span><span class="err">`</span><span class="n">RUST_BACKTRACE</span><span class="o">=</span><span class="mi">1</span><span class="err">`</span><span class="w"> </span><span class="n">environment</span><span class="w"> </span><span class="n">variable</span><span class="w"> </span><span class="n">to</span><span class="w"> </span><span class="n">display</span><span class="w"> </span><span class="n">a</span><span class="w"> </span><span class="n">backtrace</span><span class="w"></span>
</code></pre></div><br>
</p>
</blockquote>



<a name="252960228"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20issue%20%233337%20x64%3A%20Register%20allocation%20failure%20w.../near/252960228" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20issue.20.233337.20x64.3A.20Register.20allocation.20failure.20w.2E.2E.2E.html#252960228">(Sep 12 2021 at 05:14)</a>:</h4>
<p>cfallin <a href="https://github.com/bytecodealliance/wasmtime/issues/3337#issuecomment-917554507">commented</a> on <a href="https://github.com/bytecodealliance/wasmtime/issues/3337">issue #3337</a>:</p>
<blockquote>
<p>@jlb6740 could you take a look? It looks like the SIMD lowering is missing an instruction somewhere: the <code>movdqa</code> moves out of v6, but v6 is never set. I expect this is an issue with the <code>i64x2.extend_low_i32x4_u</code> based on the input.</p>
</blockquote>



<a name="262097887"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20issue%20%233337%20x64%3A%20Register%20allocation%20failure%20w.../near/262097887" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20issue.20.233337.20x64.3A.20Register.20allocation.20failure.20w.2E.2E.2E.html#262097887">(Nov 19 2021 at 17:19)</a>:</h4>
<p>cfallin closed <a href="https://github.com/bytecodealliance/wasmtime/issues/3337">issue #3337</a>:</p>
<blockquote>
<p>I think that this is along the lines of <a href="https://github.com/bytecodealliance/wasmtime/issues/3160">https://github.com/bytecodealliance/wasmtime/issues/3160</a>, but this input:</p>
<div class="codehilite" data-code-language="wasm"><pre><span></span><code>(module
  (type (;0;) (func))
  (func (;0;) (type 0)
    v128.const i32x4 0x00000000 0x00000000 0x00000000 0x00000000
    i64x2.extend_low_i32x4_u
    v128.const i32x4 0x00000000 0x00000000 0x00000000 0x00000000
    i64x2.mul
    i32x4.all_true
    i64.load offset=1 align=1
    drop
    unreachable)
  (func (;1;) (type 0)
    nop)
  (memory (;0;) 5613 17832))
</code></pre></div>
<p>yields:</p>
<p><div class="codehilite" data-code-language="Rust"><pre><span></span><code><span class="cp">$</span><span class="w"> </span><span class="n">cargo</span><span class="w"> </span><span class="n">run</span><span class="w"> </span><span class="o">-</span><span class="n">q</span><span class="w"> </span><span class="n">reduce</span><span class="o">/</span><span class="n">test</span><span class="p">.</span><span class="n">wat</span><span class="w"> </span><span class="o">--</span><span class="n">enable</span><span class="o">-</span><span class="n">all</span><span class="w"></span>
<span class="w"> </span><span class="n">ERROR</span><span class="w"> </span><span class="n">cranelift_codegen</span>::<span class="n">machinst</span>::<span class="n">compile</span><span class="w"> </span><span class="o">&gt;</span><span class="w"> </span><span class="n">Register</span><span class="w"> </span><span class="n">allocation</span><span class="w"> </span><span class="n">error</span><span class="w"> </span><span class="k">for</span><span class="w"> </span><span class="n">vcode</span><span class="w"></span>
<span class="n">VCode_ShowWithRRU</span><span class="w"> </span><span class="p">{{</span><span class="w"></span>
<span class="w">  </span><span class="n">Entry</span><span class="w"> </span><span class="n">block</span>: <span class="mi">0</span><span class="w"></span>
<span class="n">Block</span><span class="w"> </span><span class="mi">0</span>:
  <span class="p">(</span><span class="n">original</span><span class="w"> </span><span class="n">IR</span><span class="w"> </span><span class="n">block</span>: <span class="nc">block0</span><span class="p">)</span><span class="w"></span>
<span class="w">  </span><span class="p">(</span><span class="n">instruction</span><span class="w"> </span><span class="n">range</span>: <span class="mi">0</span><span class="w"> </span><span class="o">..</span><span class="w"> </span><span class="mi">13</span><span class="p">)</span><span class="w"></span>
<span class="w">  </span><span class="n">Inst</span><span class="w"> </span><span class="mi">0</span>:   <span class="nc">movq</span><span class="w">    </span><span class="o">%</span><span class="n">rdi</span><span class="p">,</span><span class="w"> </span><span class="o">%</span><span class="n">v0J</span><span class="w"></span>
<span class="w">  </span><span class="n">Inst</span><span class="w"> </span><span class="mi">1</span>:   <span class="nc">movq</span><span class="w">    </span><span class="o">%</span><span class="n">rsi</span><span class="p">,</span><span class="w"> </span><span class="o">%</span><span class="n">v1J</span><span class="w"></span>
<span class="w">  </span><span class="n">Inst</span><span class="w"> </span><span class="mi">2</span>:   <span class="nc">movdqa</span><span class="w">  </span><span class="o">%</span><span class="n">v6V</span><span class="p">,</span><span class="w"> </span><span class="o">%</span><span class="n">v7V</span><span class="w"></span>
<span class="w">  </span><span class="n">Inst</span><span class="w"> </span><span class="mi">3</span>:   <span class="nc">pxor</span><span class="w">    </span><span class="o">%</span><span class="n">v14V</span><span class="p">,</span><span class="w"> </span><span class="o">%</span><span class="n">v14V</span><span class="w"></span>
<span class="w">  </span><span class="n">Inst</span><span class="w"> </span><span class="mi">4</span>:   <span class="nc">pcmpeqd</span><span class="w"> </span><span class="o">%</span><span class="n">v7V</span><span class="p">,</span><span class="w"> </span><span class="o">%</span><span class="n">v14V</span><span class="w"></span>
<span class="w">  </span><span class="n">Inst</span><span class="w"> </span><span class="mi">5</span>:   <span class="nc">ptest</span><span class="w">   </span><span class="o">%</span><span class="n">v14V</span><span class="p">,</span><span class="w"> </span><span class="o">%</span><span class="n">v14V</span><span class="w"></span>
<span class="w">  </span><span class="n">Inst</span><span class="w"> </span><span class="mi">6</span>:   <span class="nc">setz</span><span class="w">    </span><span class="o">%</span><span class="n">v8Jb</span><span class="w"></span>
<span class="w">  </span><span class="n">Inst</span><span class="w"> </span><span class="mi">7</span>:   <span class="nc">movq</span><span class="w">    </span><span class="o">%</span><span class="n">v8J</span><span class="p">,</span><span class="w"> </span><span class="o">%</span><span class="n">v9J</span><span class="w"></span>
<span class="w">  </span><span class="n">Inst</span><span class="w"> </span><span class="mi">8</span>:   <span class="nc">andq</span><span class="w">    </span><span class="cp">$</span><span class="mi">1</span><span class="p">,</span><span class="w"> </span><span class="o">%</span><span class="n">v9J</span><span class="w"></span>
<span class="w">  </span><span class="n">Inst</span><span class="w"> </span><span class="mi">9</span>:   <span class="nc">movl</span><span class="w">    </span><span class="o">%</span><span class="n">v9Jl</span><span class="p">,</span><span class="w"> </span><span class="o">%</span><span class="n">v10Jl</span><span class="w"></span>
<span class="w">  </span><span class="n">Inst</span><span class="w"> </span><span class="mi">10</span>:   <span class="nc">movq</span><span class="w">    </span><span class="mi">36</span><span class="p">(</span><span class="o">%</span><span class="n">v0J</span><span class="p">),</span><span class="w"> </span><span class="o">%</span><span class="n">v11J</span><span class="w"></span>
<span class="w">  </span><span class="n">Inst</span><span class="w"> </span><span class="mi">11</span>:   <span class="nc">movq</span><span class="w">    </span><span class="mi">1</span><span class="p">(</span><span class="o">%</span><span class="n">v11J</span><span class="p">,</span><span class="o">%</span><span class="n">v10J</span><span class="p">,</span><span class="mi">1</span><span class="p">),</span><span class="w"> </span><span class="o">%</span><span class="n">v13J</span><span class="w"></span>
<span class="w">  </span><span class="n">Inst</span><span class="w"> </span><span class="mi">12</span>:   <span class="nc">ud2</span><span class="w"> </span><span class="n">unreachable</span><span class="w"></span>
<span class="p">}}</span><span class="w"></span>

<span class="n">Error</span>: <span class="nc">Analysis</span><span class="p">(</span><span class="n">EntryLiveinValues</span><span class="p">([</span><span class="n">v6V</span><span class="p">]))</span><span class="w"></span>
<span class="n">thread</span><span class="w"> </span><span class="o">'&lt;</span><span class="n">unnamed</span><span class="o">&gt;'</span><span class="w"> </span><span class="n">panicked</span><span class="w"> </span><span class="n">at</span><span class="w"> </span><span class="o">'</span><span class="na">register</span><span class="w"> </span><span class="n">allocation</span>: <span class="nc">Analysis</span><span class="p">(</span><span class="n">EntryLiveinValues</span><span class="p">([</span><span class="n">v6V</span><span class="p">]))</span><span class="o">'</span><span class="p">,</span><span class="w"> </span><span class="n">cranelift</span><span class="o">/</span><span class="n">codegen</span><span class="o">/</span><span class="n">src</span><span class="o">/</span><span class="n">machinst</span><span class="o">/</span><span class="n">compile</span><span class="p">.</span><span class="n">rs</span>:<span class="mi">96</span>:<span class="mi">10</span><span class="w"></span>
<span class="n">note</span>: <span class="nc">run</span><span class="w"> </span><span class="n">with</span><span class="w"> </span><span class="err">`</span><span class="n">RUST_BACKTRACE</span><span class="o">=</span><span class="mi">1</span><span class="err">`</span><span class="w"> </span><span class="n">environment</span><span class="w"> </span><span class="n">variable</span><span class="w"> </span><span class="n">to</span><span class="w"> </span><span class="n">display</span><span class="w"> </span><span class="n">a</span><span class="w"> </span><span class="n">backtrace</span><span class="w"></span>
</code></pre></div><br>
</p>
</blockquote>



<hr><p>Last updated: Jan 20 2025 at 06:04 UTC</p>
</html>