./verilog/fullchip.v
./verilog/fullchip_nv_tb.v
./verilog/core.v
./verilog/mac_col.v
./verilog/mac_array.v
./verilog/mac.v
./verilog/ofifo.v
./verilog/sram_w16_doubleBuffered_b64.v
./verilog/sram_152b_w8.v
./verilog/fifo_depth16.v
./verilog/fifo_mux_16_1.v
./verilog/fifo_mux_8_1.v
./verilog/fifo_mux_2_1.v
./verilog/fifo_async.v
./verilog/b2g.v
./verilog/sync_5b.v
./verilog/sfp_row.v
./verilog/fifo_mux.v
./verilog/clockgating.v
./verilog/sram_w8.v
./verilog/fifo_depth8.v
