Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri May 31 14:07:54 2019
| Host         : DESKTOP-XPS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7s15
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   128 |
| Unused register locations in slices containing registers |   274 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |           10 |
|      4 |            3 |
|      6 |            1 |
|      8 |           16 |
|     10 |            7 |
|     12 |            8 |
|     14 |            2 |
|    16+ |           81 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1156 |          207 |
| No           | No                    | Yes                    |              58 |            7 |
| No           | Yes                   | No                     |             908 |          170 |
| Yes          | No                    | No                     |             726 |          122 |
| Yes          | No                    | Yes                    |              30 |            8 |
| Yes          | Yes                   | No                     |            1888 |          309 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                        Clock Signal                       |                                                                                               Enable Signal                                                                                              |                                                                   Set/Reset Signal                                                                  | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/pclk       |                                                                                                                                                                                                          |                                                                                                                                                     |                1 |              2 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                           | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_with_scan_reset19_out                                                                              |                1 |              2 |
|  system_i/clk_wiz_0/inst/clk_out1                         | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                                                                       | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                             |                1 |              2 |
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0        |                1 |              2 |
| ~system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                          | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                                    |                1 |              2 |
| ~system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         |                                                                                                                                                                                                          | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                  |                1 |              2 |
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.force_stop_cmd_1_reg_0 |                1 |              2 |
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                        |                1 |              2 |
|  system_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                          | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                        |                1 |              2 |
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0        |                1 |              2 |
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1_n_0                                                                | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                |                1 |              4 |
|  system_i/clk_wiz_0/inst/clk_out1                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                       |                                                                                                                                                     |                2 |              4 |
|  system_i/clk_wiz_0/inst/clk_out1                         | system_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                         |                                                                                                                                                     |                1 |              4 |
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         |                                                                                                                                                                                                          |                                                                                                                                                     |                1 |              6 |
|  system_i/clk_wiz_0/inst/clk_out1                         | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                         | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                       |                1 |              8 |
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        |                                                                                                                                                     |                1 |              8 |
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | system_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                    | system_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                              |                1 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1                         | system_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].FDRE_I_0                                                                                                                                  | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                             |                1 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1                         | system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__0_n_0                                                                                                                                     | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]                                                                                            |                2 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                          | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                     |                1 |              8 |
| ~system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         |                                                                                                                                                                                                          | system_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                              |                1 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                          | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                             |                1 |              8 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | system_i/mdm_1/U0/MDM_Core_I1/p_3_out                                                                                                                                                                    | system_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                              |                1 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1                         | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                 | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                      |                1 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1                         | system_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists                                                                                                                                                  | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                             |                1 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1                         | system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                     | system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                   |                1 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1                         | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                       |                                                                                                                                                     |                2 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1                         | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                       | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                1 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1                         | system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/FSM_sequential_scl_state[3]_i_2_n_0                                                                                                                            | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]                                                                                            |                3 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1                         | system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                   | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                      |                1 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Performance_Debug_Control.dbg_hit_reg[0]                                                                                            | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                2 |             10 |
|  system_i/clk_wiz_0/inst/clk_out1                         | system_i/csi2_d_phy_rx_0/U0/clock_system_inst/end_dly_0                                                                                                                                                  |                                                                                                                                                     |                1 |             10 |
|  system_i/clk_wiz_0/inst/clk_out1                         | system_i/csi2_d_phy_rx_0/U0/clock_system_inst/curr_delay                                                                                                                                                 |                                                                                                                                                     |                2 |             10 |
|  system_i/clk_wiz_0/inst/clk_out1                         | system_i/csi2_d_phy_rx_0/U0/clock_system_inst/sum_dly                                                                                                                                                    |                                                                                                                                                     |                2 |             10 |
|  system_i/clk_wiz_0/inst/clk_out1                         | system_i/csi2_d_phy_rx_0/U0/clock_system_inst/start_dly_1                                                                                                                                                |                                                                                                                                                     |                1 |             10 |
|  system_i/clk_wiz_0/inst/clk_out1                         | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                      |                1 |             10 |
|  system_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                          | system_i/rst_clk_wiz_0_200M/U0/EXT_LPF/lpf_int                                                                                                      |                1 |             10 |
|  system_i/clk_wiz_0/inst/clk_out1                         | system_i/rst_clk_wiz_0_200M/U0/SEQ/seq_cnt_en                                                                                                                                                            | system_i/rst_clk_wiz_0_200M/U0/SEQ/SEQ_COUNTER/clear                                                                                                |                1 |             12 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | system_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                    |                                                                                                                                                     |                2 |             12 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.count_reg[5][0]                                                                                                                           |                                                                                                                                                     |                3 |             12 |
|  system_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                          | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                  |                2 |             12 |
|  system_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                          | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                                           |                1 |             12 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.sample_1_reg[10][0]                                                                                           |                                                                                                                                                     |                2 |             12 |
|  system_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                          | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                  |                2 |             12 |
|  system_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                          | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                             |                2 |             12 |
|  system_i/clk_wiz_0/inst/clk_out1                         | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                       | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                  |                2 |             14 |
|  system_i/clk_wiz_0/inst/clk_out1                         | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                 | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                      |                3 |             14 |
|  system_i/clk_wiz_0/inst/clk_out1                         | system_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                              |                                                                                                                                                     |                1 |             16 |
|  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/CLK        | system_i/csi_to_axis_0/U0/parser_inst/packet_size[15]_i_1_n_0                                                                                                                                            |                                                                                                                                                     |                2 |             16 |
|  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/CLK        | system_i/csi_to_axis_0/U0/lane_align_inst/to_cnt[1]_1                                                                                                                                                    | system_i/csi_to_axis_0/U0/lane_align_inst/p_5_out[1]                                                                                                |                2 |             16 |
|  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/CLK        | system_i/csi_to_axis_0/U0/lane_align_inst/data_shift[1]_0                                                                                                                                                |                                                                                                                                                     |                4 |             16 |
|  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/CLK        | system_i/csi_to_axis_0/U0/lane_align_inst/to_cnt[0]_2                                                                                                                                                    | system_i/csi_to_axis_0/U0/lane_align_inst/p_5_out[0]                                                                                                |                3 |             16 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                |                                                                                                                                                     |                2 |             16 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0 |                                                                                                                                                     |                7 |             16 |
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1_reg[7]_0[0]                                                                                                                       |                                                                                                                                                     |                1 |             16 |
|  system_i/clk_wiz_0/inst/clk_out1                         | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                            | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                      |                3 |             16 |
|  system_i/clk_wiz_0/inst/clk_out1                         | system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                              | system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                   |                3 |             16 |
|  system_i/clk_wiz_0/inst/clk_out1                         | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                |                                                                                                                                                     |                1 |             16 |
|  system_i/clk_wiz_0/inst/clk_out1                         | system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                          |                                                                                                                                                     |                1 |             16 |
|  system_i/clk_wiz_0/inst/clk_out1                         | system_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                           | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                             |                3 |             16 |
|  system_i/clk_wiz_0/inst/clk_out1                         | system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]                                                                                            |                2 |             16 |
|  system_i/clk_wiz_0/inst/clk_out1                         | system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                  | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]                                                                                            |                3 |             16 |
|  system_i/clk_wiz_0/inst/clk_out1                         | system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                    | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]                                                                                            |                1 |             16 |
|  system_i/clk_wiz_0/inst/clk_out1                         | system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                               |                                                                                                                                                     |                1 |             16 |
| ~system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                |                                                                                                                                                     |                2 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                          | system_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1__1_n_0                                                                         |                3 |             20 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/csi2dvp_0/inst/vdata[9]_i_1_n_0                                                                                                                                                                 | system_i/csi2dvp_0/inst/frame_start_pos                                                                                                             |                4 |             20 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                        |                                                                                                                                                     |                5 |             20 |
|  system_i/clk_wiz_0/inst/clk_out1                         | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                  | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                  |                3 |             20 |
|  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/CLK        | system_i/csi_to_axis_0/U0/parser_inst/m_axis_tvalid                                                                                                                                                      | system_i/csi2dvp_0/inst/valid_neg                                                                                                                   |                2 |             20 |
|  system_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                          | system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                   |                3 |             20 |
|  system_i/clk_wiz_0/inst/clk_out1                         | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                 | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                      |                3 |             22 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                          | system_i/csi2dvp_0/inst/frame_start_pos                                                                                                             |                4 |             22 |
|  system_i/clk_wiz_0/inst/clk_out1                         | system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__1_n_0                                                                                                                                     | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]                                                                                            |                6 |             22 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/bayer2rgb_0/inst/addra[10]_i_2_n_0                                                                                                                                                              | system_i/bayer2rgb_0/inst/addra[10]_i_1_n_0                                                                                                         |                2 |             22 |
|  system_i/clk_wiz_0/inst/clk_out1                         | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                 | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                      |                4 |             22 |
|  system_i/clk_wiz_0/inst/clk_out1                         | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                 | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                      |                3 |             22 |
|  system_i/clk_wiz_0/inst/clk_out1                         | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                 | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                      |                3 |             22 |
|  system_i/clk_wiz_0/inst/clk_out1                         | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                 | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                      |                3 |             22 |
|  system_i/clk_wiz_0/inst/clk_out1                         | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                 | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                      |                4 |             22 |
|  system_i/clk_wiz_0/inst/clk_out1                         | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                 | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                      |                3 |             22 |
|  system_i/clk_wiz_0/inst/clk_out1                         | system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1_n_0                                                                                                                                     | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]                                                                                            |                3 |             22 |
|  system_i/clk_wiz_0/inst/clk_out1                         | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                 | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                      |                3 |             22 |
|  system_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                          | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                  |                4 |             22 |
|  system_i/clk_wiz_0/inst/clk_out1                         | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                             | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                  |                5 |             24 |
|  system_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                          | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                         |                5 |             26 |
|  system_i/clk_wiz_0/inst/clk_out1                         | system_i/csi2_d_phy_rx_0/U0/clock_system_inst/wait_cnt                                                                                                                                                   | system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0                                                                          |                6 |             26 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/csi2dvp_0/inst/vid_active_video                                                                                                                                                                 | system_i/csi2dvp_0/inst/unpack_cnt                                                                                                                  |                4 |             30 |
|  system_i/clk_wiz_0/inst/clk_out1                         | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                |                                                                                                                                                     |                9 |             30 |
|  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/CLK        | system_i/csi_to_axis_0/U0/parser_inst/transfer_cnt[15]_i_2_n_0                                                                                                                                           | system_i/csi_to_axis_0/U0/parser_inst/transfer_cnt[15]_i_1_n_0                                                                                      |                4 |             32 |
|  system_i/clk_wiz_0/inst/clk_out1                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]                                                                                                | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                6 |             32 |
|  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/CLK        | system_i/csi_to_axis_0/U0/parser_inst/packet_size[7]_i_1_n_0                                                                                                                                             |                                                                                                                                                     |                5 |             32 |
| ~system_i/csi2_d_phy_rx_0/U0/clock_system_inst/CLK        |                                                                                                                                                                                                          |                                                                                                                                                     |                5 |             34 |
|  system_i/clk_wiz_0/inst/clk_out1                         | system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0                                                                                                                                |                                                                                                                                                     |                4 |             40 |
|  system_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                          | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                7 |             40 |
|  system_i/clk_wiz_0/inst/clk_out1                         | system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_val[0]_i_1_n_0                                                                                                                                 | system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0                                                                           |                5 |             40 |
|  system_i/clk_wiz_0/inst/clk_out1                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                8 |             40 |
|  system_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                          | system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0                                                                           |                6 |             40 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 |                                                                                                                                                                                                          | system_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset1_out                                                                                                 |                4 |             46 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/bayer2rgb_0/inst/color_r[9]_i_1_n_0                                                                                                                                                             |                                                                                                                                                     |               12 |             48 |
|  system_i/clk_wiz_0/inst/clk_out1                         | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                    | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                  |                8 |             48 |
|  system_i/clk_wiz_0/inst/clk_out1                         | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                         | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                         |                5 |             50 |
|  system_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                          | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[15]_0                                                                       |                8 |             54 |
|  system_i/clk_wiz_0/inst/clk_out1                         | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                       | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[15]_0                                                                       |                7 |             56 |
|  system_i/clk_wiz_0/inst/clk_out1                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                          |               16 |             64 |
|  system_i/clk_wiz_0/inst/clk_out1                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                |                                                                                                                                                     |               11 |             64 |
|  system_i/clk_wiz_0/inst/clk_out1                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |               12 |             64 |
|  system_i/clk_wiz_0/inst/clk_out1                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                          | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                5 |             64 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                     |                                                                                                                                                     |                9 |             64 |
|  system_i/clk_wiz_0/inst/clk_out1                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][0]                                                                                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |               10 |             64 |
|  system_i/clk_wiz_0/inst/clk_out1                         | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_rvalid[0]                                                                                                          | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                8 |             64 |
|  system_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                          | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out                                                                                 |               12 |             64 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                          | system_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/SR[0]                                                                                             |               13 |             64 |
|  system_i/clk_wiz_0/inst/clk_out1                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                              |               10 |             64 |
|  system_i/clk_wiz_0/inst/clk_out1                         | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                               |                                                                                                                                                     |               11 |             66 |
|  system_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                          | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]                                                                                            |               16 |             82 |
|  system_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                          | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                      |               12 |             84 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                           |                                                                                                                                                     |               13 |             94 |
|  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/CLK        | system_i/csi2_d_phy_rx_0/U0/dl0_rxvalidhs                                                                                                                                                                |                                                                                                                                                     |               15 |             96 |
|  system_i/clk_wiz_0/inst/clk_out1                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |               24 |            124 |
|  system_i/clk_wiz_0/inst/clk_out1                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/IReady_0                                                                                              |                                                                                                                                                     |               11 |            150 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 |                                                                                                                                                                                                          |                                                                                                                                                     |               28 |            160 |
|  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/CLK        |                                                                                                                                                                                                          |                                                                                                                                                     |               43 |            242 |
|  system_i/clk_wiz_0/inst/clk_out1                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mb_halted_1_reg[31]                                                                                                                 |                                                                                                                                                     |               16 |            256 |
|  system_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                          | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |               67 |            296 |
|  system_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                          |                                                                                                                                                     |               73 |            374 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                          |                                                                                                                                                     |               65 |            396 |
|  system_i/clk_wiz_0/inst/clk_out1                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |               77 |            436 |
+-----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


