<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from basejump
rc: 0 (means success: 1)
tags: basejump
incdirs: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_dataflow
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_parallel_in_serial_out.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_parallel_in_serial_out.v</a>
defines: 
time_elapsed: 0.284s
ram usage: 14256 KB
</pre>
<pre class="log">

zachjs-sv2v -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_dataflow <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_parallel_in_serial_out.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_parallel_in_serial_out.v</a>
module bsg_parallel_in_serial_out (
	clk_i,
	reset_i,
	valid_i,
	data_i,
	ready_o,
	valid_o,
	data_o,
	yumi_i
);
	parameter width_p = -1;
	parameter els_p = -1;
	parameter hi_to_lo_p = 0;
	input clk_i;
	input reset_i;
	input valid_i;
	input [(els_p * width_p) - 1:0] data_i;
	output ready_o;
	output valid_o;
	output [width_p - 1:0] data_o;
	input yumi_i;
	localparam [0:0] eRX = 0;
	localparam [0:0] eTX = 1;
	generate
		if (els_p == 1) begin : fifo
			bsg_two_fifo #(.width_p(width_p)) two_fifo(
				.clk_i(clk_i),
				.reset_i(reset_i),
				.ready_o(ready_o),
				.data_i(data_i),
				.v_i(valid_i),
				.v_o(valid_o),
				.data_o(data_o),
				.yumi_i(yumi_i)
			);
		end
		else begin : piso
			localparam clog2els_lp = $clog2(els_p);
			reg [0:0] state_r;
			reg [0:0] state_n;
			reg [(els_p * width_p) - 1:0] data_r;
			reg [clog2els_lp - 1:0] shift_ctr_r;
			wire [clog2els_lp - 1:0] shift_ctr_n;
			wire done_tx_n;
			function automatic [clog2els_lp - 1:0] sv2v_cast_59467;
				input reg [clog2els_lp - 1:0] inp;
				sv2v_cast_59467 = inp;
			endfunction
			assign done_tx_n = ((state_r == eTX) &amp;&amp; (shift_ctr_r == sv2v_cast_59467(els_p - 1))) &amp;&amp; yumi_i;
			assign ready_o = (state_r == eRX) || done_tx_n;
			always @(posedge clk_i)
				if (reset_i)
					state_r &lt;= eRX;
				else
					state_r &lt;= state_n;
			always @(*)
				if (ready_o &amp; valid_i)
					state_n = eTX;
				else if (done_tx_n)
					state_n = eRX;
				else
					state_n = state_r;
			wire [(els_p * width_p) - 1:0] data_li;
			if (hi_to_lo_p == 0) begin : lo2hi
				assign data_li = data_i;
			end
			else begin : hi2lo
				bsg_array_reverse #(
					.width_p(width_p),
					.els_p(els_p)
				) bar(
					.i(data_i),
					.o(data_li)
				);
			end
			always @(posedge clk_i)
				if (reset_i)
					data_r &lt;= {els_p * width_p {1&#39;sb0}};
				else if (ready_o &amp; valid_i)
					data_r &lt;= data_li;
			always @(posedge clk_i)
				if (reset_i)
					shift_ctr_r &lt;= {clog2els_lp {1&#39;sb0}};
				else if (ready_o &amp; valid_i)
					shift_ctr_r &lt;= {clog2els_lp {1&#39;sb0}};
				else
					shift_ctr_r &lt;= shift_ctr_n;
			assign shift_ctr_n = (((state_r == eTX) &amp;&amp; yumi_i) &amp;&amp; ~done_tx_n ? shift_ctr_r + 1&#39;b1 : shift_ctr_r);
			assign valid_o = state_r == eTX;
			assign data_o = data_r[shift_ctr_r * width_p+:width_p];
		end
	endgenerate
endmodule

</pre>
</body>