#! /usr/local/Cellar/icarus-verilog/10.0/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fd56c41cde0 .scope module, "dataBuffer_testbench" "dataBuffer_testbench" 2 7;
 .timescale 0 0;
P_0x7fd56c42d110 .param/l "CLOCK_PERIOD" 0 2 17, +C4<00000000000000000000000000001010>;
L_0x1091c6008 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fd56c438cc0_0 .net *"_s3", 3 0, L_0x1091c6008;  1 drivers
v0x7fd56c438d80_0 .var "clk", 0 0;
v0x7fd56c438e60_0 .net "data_in", 7 0, L_0x7fd56c439270;  1 drivers
v0x7fd56c438f30_0 .net "data_out", 7 0, L_0x7fd56c4396f0;  1 drivers
v0x7fd56c439000_0 .net "percentage", 3 0, L_0x7fd56c439400;  1 drivers
v0x7fd56c439110_0 .var "reset", 0 0;
v0x7fd56c4391e0_0 .var "state", 2 0;
L_0x7fd56c439270 .concat [ 4 4 0 0], L_0x7fd56c439400, L_0x1091c6008;
S_0x7fd56c41c420 .scope module, "dut" "dataBuffer" 2 14, 3 9 0, S_0x7fd56c41cde0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "data_out"
    .port_info 1 /INPUT 8 "data_in"
    .port_info 2 /OUTPUT 4 "percentage"
    .port_info 3 /INPUT 3 "state"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /INPUT 1 "reset"
P_0x7fd56c41d9c0 .param/l "flushing" 0 3 23, C4<101>;
P_0x7fd56c41da00 .param/l "idle" 0 3 21, C4<011>;
P_0x7fd56c41da40 .param/l "lowPower" 0 3 18, C4<000>;
P_0x7fd56c41da80 .param/l "scanning" 0 3 20, C4<010>;
P_0x7fd56c41dac0 .param/l "standby" 0 3 19, C4<001>;
P_0x7fd56c41db00 .param/l "xferring" 0 3 22, C4<100>;
v0x7fd56c438560_0 .net "clk", 0 0, v0x7fd56c438d80_0;  1 drivers
v0x7fd56c438620_0 .net "data_in", 7 0, L_0x7fd56c439270;  alias, 1 drivers
v0x7fd56c4386b0_0 .net "data_out", 7 0, L_0x7fd56c4396f0;  alias, 1 drivers
v0x7fd56c438760_0 .net "divided_clocks", 31 0, L_0x7fd56c439350;  1 drivers
v0x7fd56c438810_0 .var "down", 0 0;
v0x7fd56c4388e0_0 .var "final_clock", 0 0;
v0x7fd56c438990_0 .net "percentage", 3 0, L_0x7fd56c439400;  alias, 1 drivers
v0x7fd56c438a40_0 .net "reset", 0 0, v0x7fd56c439110_0;  1 drivers
v0x7fd56c438af0_0 .net "state", 2 0, v0x7fd56c4391e0_0;  1 drivers
v0x7fd56c438c00_0 .var "up", 0 0;
E_0x7fd56c424d80 .event edge, v0x7fd56c438af0_0, v0x7fd56c437770_0;
S_0x7fd56c4045c0 .scope module, "div" "clock_divider" 3 27, 4 7 0, S_0x7fd56c41c420;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "divided_clocks"
    .port_info 1 /INPUT 1 "clk"
L_0x7fd56c439350 .functor BUFZ 32, v0x7fd56c4376c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fd56c40c2d0_0 .net "clk", 0 0, v0x7fd56c438d80_0;  alias, 1 drivers
v0x7fd56c4376c0_0 .var "clocks", 31 0;
v0x7fd56c437770_0 .net "divided_clocks", 31 0, L_0x7fd56c439350;  alias, 1 drivers
E_0x7fd56c425c40 .event posedge, v0x7fd56c40c2d0_0;
S_0x7fd56c437860 .scope module, "prog" "counter" 3 66, 5 7 0, S_0x7fd56c41c420;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "data_out"
    .port_info 1 /INPUT 8 "data_in"
    .port_info 2 /OUTPUT 4 "percentage"
    .port_info 3 /INPUT 1 "up"
    .port_info 4 /INPUT 1 "down"
    .port_info 5 /INPUT 1 "clk"
    .port_info 6 /INPUT 1 "reset"
L_0x7fd56c439400 .functor BUFZ 4, v0x7fd56c438300_0, C4<0000>, C4<0000>, C4<0000>;
L_0x7fd56c4396f0 .functor BUFZ 8, L_0x7fd56c4394f0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fd56c437b90_0 .net *"_s2", 7 0, L_0x7fd56c4394f0;  1 drivers
v0x7fd56c437c50_0 .net *"_s4", 4 0, L_0x7fd56c439590;  1 drivers
L_0x1091c6050 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd56c437d00_0 .net *"_s7", 0 0, L_0x1091c6050;  1 drivers
v0x7fd56c437dc0_0 .net "clk", 0 0, v0x7fd56c4388e0_0;  1 drivers
v0x7fd56c437e60_0 .net "data_in", 7 0, L_0x7fd56c439270;  alias, 1 drivers
v0x7fd56c437f50_0 .net "data_out", 7 0, L_0x7fd56c4396f0;  alias, 1 drivers
v0x7fd56c438000_0 .net "down", 0 0, v0x7fd56c438810_0;  1 drivers
v0x7fd56c4380a0 .array "mem", 0 9, 7 0;
v0x7fd56c438140_0 .var "ns", 3 0;
v0x7fd56c438250_0 .net "percentage", 3 0, L_0x7fd56c439400;  alias, 1 drivers
v0x7fd56c438300_0 .var "ps", 3 0;
v0x7fd56c4383b0_0 .net "reset", 0 0, v0x7fd56c439110_0;  alias, 1 drivers
v0x7fd56c438450_0 .net "up", 0 0, v0x7fd56c438c00_0;  1 drivers
E_0x7fd56c437b00 .event posedge, v0x7fd56c437dc0_0;
E_0x7fd56c437b40 .event edge, v0x7fd56c438450_0, v0x7fd56c438000_0, v0x7fd56c438300_0;
L_0x7fd56c4394f0 .array/port v0x7fd56c4380a0, L_0x7fd56c439590;
L_0x7fd56c439590 .concat [ 4 1 0 0], v0x7fd56c438300_0, L_0x1091c6050;
    .scope S_0x7fd56c4045c0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fd56c4376c0_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x7fd56c4045c0;
T_1 ;
    %wait E_0x7fd56c425c40;
    %load/vec4 v0x7fd56c4376c0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fd56c4376c0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fd56c437860;
T_2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fd56c438300_0, 0, 4;
    %load/vec4 v0x7fd56c437e60_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fd56c4380a0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fd56c4380a0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fd56c4380a0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fd56c4380a0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fd56c4380a0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fd56c4380a0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fd56c4380a0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fd56c4380a0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fd56c4380a0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fd56c4380a0, 4, 0;
    %end;
    .thread T_2;
    .scope S_0x7fd56c437860;
T_3 ;
    %wait E_0x7fd56c437b40;
    %load/vec4 v0x7fd56c438450_0;
    %load/vec4 v0x7fd56c438000_0;
    %inv;
    %and;
    %load/vec4 v0x7fd56c438300_0;
    %pad/u 32;
    %cmpi/u 10, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x7fd56c438300_0;
    %addi 1, 0, 4;
    %store/vec4 v0x7fd56c438140_0, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fd56c438000_0;
    %load/vec4 v0x7fd56c438450_0;
    %inv;
    %and;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fd56c438300_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x7fd56c438300_0;
    %subi 1, 0, 4;
    %store/vec4 v0x7fd56c438140_0, 0, 4;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x7fd56c438300_0;
    %store/vec4 v0x7fd56c438140_0, 0, 4;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fd56c437860;
T_4 ;
    %wait E_0x7fd56c437b00;
    %load/vec4 v0x7fd56c4383b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fd56c438300_0, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd56c4380a0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd56c4380a0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd56c4380a0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd56c4380a0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd56c4380a0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd56c4380a0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd56c4380a0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd56c4380a0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd56c4380a0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd56c4380a0, 0, 4;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fd56c438140_0;
    %assign/vec4 v0x7fd56c438300_0, 0;
    %load/vec4 v0x7fd56c438000_0;
    %load/vec4 v0x7fd56c438450_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x7fd56c438300_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd56c4380a0, 0, 4;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x7fd56c438300_0;
    %pad/u 32;
    %cmpi/u 9, 0, 32;
    %jmp/0xz  T_4.4, 5;
    %load/vec4 v0x7fd56c437e60_0;
    %load/vec4 v0x7fd56c438300_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd56c4380a0, 0, 4;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x7fd56c438300_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7fd56c4380a0, 4;
    %load/vec4 v0x7fd56c438300_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd56c4380a0, 0, 4;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fd56c41c420;
T_5 ;
    %wait E_0x7fd56c424d80;
    %load/vec4 v0x7fd56c438af0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %load/vec4 v0x7fd56c438760_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x7fd56c4388e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd56c438c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd56c438810_0, 0, 1;
    %jmp T_5.7;
T_5.0 ;
    %load/vec4 v0x7fd56c438760_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x7fd56c4388e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd56c438c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd56c438810_0, 0, 1;
    %jmp T_5.7;
T_5.1 ;
    %load/vec4 v0x7fd56c438760_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x7fd56c4388e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd56c438c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd56c438810_0, 0, 1;
    %jmp T_5.7;
T_5.2 ;
    %load/vec4 v0x7fd56c438760_0;
    %parti/s 1, 3, 3;
    %store/vec4 v0x7fd56c4388e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd56c438c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd56c438810_0, 0, 1;
    %jmp T_5.7;
T_5.3 ;
    %load/vec4 v0x7fd56c438760_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x7fd56c4388e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd56c438c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd56c438810_0, 0, 1;
    %jmp T_5.7;
T_5.4 ;
    %load/vec4 v0x7fd56c438760_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0x7fd56c4388e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd56c438c00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd56c438810_0, 0, 1;
    %jmp T_5.7;
T_5.5 ;
    %load/vec4 v0x7fd56c438760_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x7fd56c4388e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd56c438c00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd56c438810_0, 0, 1;
    %jmp T_5.7;
T_5.7 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fd56c41cde0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd56c438d80_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x7fd56c41cde0;
T_7 ;
    %delay 5, 0;
    %load/vec4 v0x7fd56c438d80_0;
    %inv;
    %store/vec4 v0x7fd56c438d80_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fd56c41cde0;
T_8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd56c439110_0, 0;
    %wait E_0x7fd56c425c40;
    %wait E_0x7fd56c425c40;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd56c439110_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fd56c4391e0_0, 0;
    %wait E_0x7fd56c425c40;
    %wait E_0x7fd56c425c40;
    %wait E_0x7fd56c425c40;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fd56c4391e0_0, 0;
    %wait E_0x7fd56c425c40;
    %wait E_0x7fd56c425c40;
    %wait E_0x7fd56c425c40;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fd56c4391e0_0, 0;
    %wait E_0x7fd56c425c40;
    %wait E_0x7fd56c425c40;
    %wait E_0x7fd56c425c40;
    %wait E_0x7fd56c425c40;
    %wait E_0x7fd56c425c40;
    %wait E_0x7fd56c425c40;
    %wait E_0x7fd56c425c40;
    %wait E_0x7fd56c425c40;
    %wait E_0x7fd56c425c40;
    %wait E_0x7fd56c425c40;
    %wait E_0x7fd56c425c40;
    %wait E_0x7fd56c425c40;
    %wait E_0x7fd56c425c40;
    %wait E_0x7fd56c425c40;
    %wait E_0x7fd56c425c40;
    %wait E_0x7fd56c425c40;
    %wait E_0x7fd56c425c40;
    %wait E_0x7fd56c425c40;
    %wait E_0x7fd56c425c40;
    %wait E_0x7fd56c425c40;
    %wait E_0x7fd56c425c40;
    %wait E_0x7fd56c425c40;
    %wait E_0x7fd56c425c40;
    %wait E_0x7fd56c425c40;
    %wait E_0x7fd56c425c40;
    %wait E_0x7fd56c425c40;
    %wait E_0x7fd56c425c40;
    %wait E_0x7fd56c425c40;
    %wait E_0x7fd56c425c40;
    %wait E_0x7fd56c425c40;
    %wait E_0x7fd56c425c40;
    %wait E_0x7fd56c425c40;
    %wait E_0x7fd56c425c40;
    %wait E_0x7fd56c425c40;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fd56c4391e0_0, 0;
    %wait E_0x7fd56c425c40;
    %wait E_0x7fd56c425c40;
    %wait E_0x7fd56c425c40;
    %wait E_0x7fd56c425c40;
    %wait E_0x7fd56c425c40;
    %wait E_0x7fd56c425c40;
    %wait E_0x7fd56c425c40;
    %wait E_0x7fd56c425c40;
    %wait E_0x7fd56c425c40;
    %wait E_0x7fd56c425c40;
    %wait E_0x7fd56c425c40;
    %wait E_0x7fd56c425c40;
    %wait E_0x7fd56c425c40;
    %wait E_0x7fd56c425c40;
    %wait E_0x7fd56c425c40;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fd56c4391e0_0, 0;
    %wait E_0x7fd56c425c40;
    %wait E_0x7fd56c425c40;
    %wait E_0x7fd56c425c40;
    %wait E_0x7fd56c425c40;
    %wait E_0x7fd56c425c40;
    %wait E_0x7fd56c425c40;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x7fd56c4391e0_0, 0;
    %wait E_0x7fd56c425c40;
    %wait E_0x7fd56c425c40;
    %wait E_0x7fd56c425c40;
    %wait E_0x7fd56c425c40;
    %wait E_0x7fd56c425c40;
    %wait E_0x7fd56c425c40;
    %wait E_0x7fd56c425c40;
    %vpi_call 2 95 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x7fd56c41cde0;
T_9 ;
    %vpi_call 2 100 "$dumpfile", "dataBuffer.vcd" {0 0 0};
    %vpi_call 2 101 "$dumpvars" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "dataBuffer_testbench.v";
    "./dataBuffer.v";
    "./clock_divider.v";
    "./counter.v";
