TimeQuest Timing Analyzer report for top_level
Thu Oct 16 11:43:32 2014
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'PixelClock:PCLK|clk25'
 13. Slow 1200mV 85C Model Setup: 'clk50'
 14. Slow 1200mV 85C Model Hold: 'clk50'
 15. Slow 1200mV 85C Model Hold: 'PixelClock:PCLK|clk25'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'clk50'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'PixelClock:PCLK|clk25'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Propagation Delay
 23. Minimum Propagation Delay
 24. Slow 1200mV 85C Model Metastability Report
 25. Slow 1200mV 0C Model Fmax Summary
 26. Slow 1200mV 0C Model Setup Summary
 27. Slow 1200mV 0C Model Hold Summary
 28. Slow 1200mV 0C Model Recovery Summary
 29. Slow 1200mV 0C Model Removal Summary
 30. Slow 1200mV 0C Model Minimum Pulse Width Summary
 31. Slow 1200mV 0C Model Setup: 'PixelClock:PCLK|clk25'
 32. Slow 1200mV 0C Model Setup: 'clk50'
 33. Slow 1200mV 0C Model Hold: 'clk50'
 34. Slow 1200mV 0C Model Hold: 'PixelClock:PCLK|clk25'
 35. Slow 1200mV 0C Model Minimum Pulse Width: 'clk50'
 36. Slow 1200mV 0C Model Minimum Pulse Width: 'PixelClock:PCLK|clk25'
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Propagation Delay
 42. Minimum Propagation Delay
 43. Slow 1200mV 0C Model Metastability Report
 44. Fast 1200mV 0C Model Setup Summary
 45. Fast 1200mV 0C Model Hold Summary
 46. Fast 1200mV 0C Model Recovery Summary
 47. Fast 1200mV 0C Model Removal Summary
 48. Fast 1200mV 0C Model Minimum Pulse Width Summary
 49. Fast 1200mV 0C Model Setup: 'PixelClock:PCLK|clk25'
 50. Fast 1200mV 0C Model Setup: 'clk50'
 51. Fast 1200mV 0C Model Hold: 'clk50'
 52. Fast 1200mV 0C Model Hold: 'PixelClock:PCLK|clk25'
 53. Fast 1200mV 0C Model Minimum Pulse Width: 'clk50'
 54. Fast 1200mV 0C Model Minimum Pulse Width: 'PixelClock:PCLK|clk25'
 55. Setup Times
 56. Hold Times
 57. Clock to Output Times
 58. Minimum Clock to Output Times
 59. Propagation Delay
 60. Minimum Propagation Delay
 61. Fast 1200mV 0C Model Metastability Report
 62. Multicorner Timing Analysis Summary
 63. Setup Times
 64. Hold Times
 65. Clock to Output Times
 66. Minimum Clock to Output Times
 67. Propagation Delay
 68. Minimum Propagation Delay
 69. Board Trace Model Assignments
 70. Input Transition Times
 71. Slow Corner Signal Integrity Metrics
 72. Fast Corner Signal Integrity Metrics
 73. Setup Transfers
 74. Hold Transfers
 75. Report TCCS
 76. Report RSKM
 77. Unconstrained Paths
 78. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; top_level                                          ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C16F484C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                       ;
+-----------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------+
; Clock Name            ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                   ;
+-----------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------+
; clk50                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk50 }                 ;
; PixelClock:PCLK|clk25 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { PixelClock:PCLK|clk25 } ;
+-----------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------+


+-------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                          ;
+------------+-----------------+-----------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name            ; Note ;
+------------+-----------------+-----------------------+------+
; 254.39 MHz ; 254.39 MHz      ; PixelClock:PCLK|clk25 ;      ;
+------------+-----------------+-----------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary            ;
+-----------------------+--------+---------------+
; Clock                 ; Slack  ; End Point TNS ;
+-----------------------+--------+---------------+
; PixelClock:PCLK|clk25 ; -2.931 ; -82.723       ;
; clk50                 ; 0.102  ; 0.000         ;
+-----------------------+--------+---------------+


+------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary             ;
+-----------------------+--------+---------------+
; Clock                 ; Slack  ; End Point TNS ;
+-----------------------+--------+---------------+
; clk50                 ; -0.125 ; -0.125        ;
; PixelClock:PCLK|clk25 ; 0.572  ; 0.000         ;
+-----------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-----------------------+--------+------------------+
; Clock                 ; Slack  ; End Point TNS    ;
+-----------------------+--------+------------------+
; clk50                 ; -3.000 ; -4.000           ;
; PixelClock:PCLK|clk25 ; -2.174 ; -74.176          ;
+-----------------------+--------+------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PixelClock:PCLK|clk25'                                                                                                                                                                                          ;
+--------+-----------------------------+---------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                                                                                       ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+---------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; -2.931 ; VGA_sync_gen:VGA_sync|vc[1] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a3~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.240      ; 4.199      ;
; -2.912 ; VGA_sync_gen:VGA_sync|vc[1] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a23~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.237      ; 4.177      ;
; -2.852 ; VGA_sync_gen:VGA_sync|vc[0] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a3~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.240      ; 4.120      ;
; -2.837 ; VGA_sync_gen:VGA_sync|vc[3] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a3~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.240      ; 4.105      ;
; -2.833 ; VGA_sync_gen:VGA_sync|vc[0] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a23~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.237      ; 4.098      ;
; -2.818 ; VGA_sync_gen:VGA_sync|vc[3] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a23~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.237      ; 4.083      ;
; -2.817 ; VGA_sync_gen:VGA_sync|vc[1] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a9~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.221      ; 4.066      ;
; -2.753 ; VGA_sync_gen:VGA_sync|vc[2] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a3~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.240      ; 4.021      ;
; -2.738 ; VGA_sync_gen:VGA_sync|vc[0] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a9~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.221      ; 3.987      ;
; -2.734 ; VGA_sync_gen:VGA_sync|vc[2] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a23~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.237      ; 3.999      ;
; -2.723 ; VGA_sync_gen:VGA_sync|vc[3] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a9~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.221      ; 3.972      ;
; -2.704 ; VGA_sync_gen:VGA_sync|vc[1] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a16~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.240      ; 3.972      ;
; -2.700 ; VGA_sync_gen:VGA_sync|vc[1] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a6~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.231      ; 3.959      ;
; -2.694 ; VGA_sync_gen:VGA_sync|vc[5] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a3~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.240      ; 3.962      ;
; -2.675 ; VGA_sync_gen:VGA_sync|vc[5] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a23~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.237      ; 3.940      ;
; -2.672 ; VGA_sync_gen:VGA_sync|vc[1] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a22~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.231      ; 3.931      ;
; -2.639 ; VGA_sync_gen:VGA_sync|vc[1] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a20~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.241      ; 3.908      ;
; -2.639 ; VGA_sync_gen:VGA_sync|vc[2] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a9~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.221      ; 3.888      ;
; -2.625 ; VGA_sync_gen:VGA_sync|vc[0] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a16~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.240      ; 3.893      ;
; -2.621 ; VGA_sync_gen:VGA_sync|vc[0] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a6~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.231      ; 3.880      ;
; -2.617 ; VGA_sync_gen:VGA_sync|vc[4] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a3~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.240      ; 3.885      ;
; -2.610 ; VGA_sync_gen:VGA_sync|vc[3] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a16~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.240      ; 3.878      ;
; -2.606 ; VGA_sync_gen:VGA_sync|vc[3] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a6~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.231      ; 3.865      ;
; -2.598 ; VGA_sync_gen:VGA_sync|vc[4] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a23~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.237      ; 3.863      ;
; -2.593 ; VGA_sync_gen:VGA_sync|vc[0] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a22~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.231      ; 3.852      ;
; -2.580 ; VGA_sync_gen:VGA_sync|vc[5] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a9~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.221      ; 3.829      ;
; -2.578 ; VGA_sync_gen:VGA_sync|vc[3] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a22~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.231      ; 3.837      ;
; -2.560 ; VGA_sync_gen:VGA_sync|vc[0] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a20~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.241      ; 3.829      ;
; -2.545 ; VGA_sync_gen:VGA_sync|vc[3] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a20~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.241      ; 3.814      ;
; -2.528 ; VGA_sync_gen:VGA_sync|vc[1] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a1~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.228      ; 3.784      ;
; -2.526 ; VGA_sync_gen:VGA_sync|vc[2] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a16~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.240      ; 3.794      ;
; -2.522 ; VGA_sync_gen:VGA_sync|vc[2] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a6~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.231      ; 3.781      ;
; -2.504 ; VGA_sync_gen:VGA_sync|vc[1] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a0~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.227      ; 3.759      ;
; -2.503 ; VGA_sync_gen:VGA_sync|vc[1] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a2~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.225      ; 3.756      ;
; -2.503 ; VGA_sync_gen:VGA_sync|vc[4] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a9~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.221      ; 3.752      ;
; -2.494 ; VGA_sync_gen:VGA_sync|vc[2] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a22~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.231      ; 3.753      ;
; -2.467 ; VGA_sync_gen:VGA_sync|vc[5] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a16~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.240      ; 3.735      ;
; -2.463 ; VGA_sync_gen:VGA_sync|vc[5] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a6~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.231      ; 3.722      ;
; -2.461 ; VGA_sync_gen:VGA_sync|vc[1] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a21~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.230      ; 3.719      ;
; -2.461 ; VGA_sync_gen:VGA_sync|vc[2] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a20~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.241      ; 3.730      ;
; -2.457 ; VGA_sync_gen:VGA_sync|vc[1] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a8~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.246      ; 3.731      ;
; -2.450 ; VGA_sync_gen:VGA_sync|vc[1] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a14~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.249      ; 3.727      ;
; -2.449 ; VGA_sync_gen:VGA_sync|vc[0] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a1~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.228      ; 3.705      ;
; -2.441 ; VGA_sync_gen:VGA_sync|vc[1] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a11~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.245      ; 3.714      ;
; -2.435 ; VGA_sync_gen:VGA_sync|vc[5] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a22~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.231      ; 3.694      ;
; -2.434 ; VGA_sync_gen:VGA_sync|vc[3] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a1~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.228      ; 3.690      ;
; -2.425 ; VGA_sync_gen:VGA_sync|vc[0] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a0~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.227      ; 3.680      ;
; -2.424 ; VGA_sync_gen:VGA_sync|vc[0] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a2~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.225      ; 3.677      ;
; -2.410 ; VGA_sync_gen:VGA_sync|vc[3] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a0~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.227      ; 3.665      ;
; -2.409 ; VGA_sync_gen:VGA_sync|vc[3] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a2~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.225      ; 3.662      ;
; -2.402 ; VGA_sync_gen:VGA_sync|vc[5] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a20~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.241      ; 3.671      ;
; -2.390 ; VGA_sync_gen:VGA_sync|vc[4] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a16~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.240      ; 3.658      ;
; -2.386 ; VGA_sync_gen:VGA_sync|vc[1] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a12~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.230      ; 3.644      ;
; -2.386 ; VGA_sync_gen:VGA_sync|vc[4] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a6~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.231      ; 3.645      ;
; -2.382 ; VGA_sync_gen:VGA_sync|vc[0] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a21~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.230      ; 3.640      ;
; -2.378 ; VGA_sync_gen:VGA_sync|vc[0] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a8~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.246      ; 3.652      ;
; -2.371 ; VGA_sync_gen:VGA_sync|vc[0] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a14~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.249      ; 3.648      ;
; -2.370 ; VGA_sync_gen:VGA_sync|hc[1] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a11~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.239      ; 3.637      ;
; -2.367 ; VGA_sync_gen:VGA_sync|vc[3] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a21~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.230      ; 3.625      ;
; -2.363 ; VGA_sync_gen:VGA_sync|vc[3] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a8~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.246      ; 3.637      ;
; -2.362 ; VGA_sync_gen:VGA_sync|vc[0] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a11~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.245      ; 3.635      ;
; -2.358 ; VGA_sync_gen:VGA_sync|vc[4] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a22~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.231      ; 3.617      ;
; -2.356 ; VGA_sync_gen:VGA_sync|vc[3] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a14~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.249      ; 3.633      ;
; -2.350 ; VGA_sync_gen:VGA_sync|vc[2] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a1~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.228      ; 3.606      ;
; -2.347 ; VGA_sync_gen:VGA_sync|vc[3] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a11~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.245      ; 3.620      ;
; -2.337 ; VGA_sync_gen:VGA_sync|vc[6] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a23~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.237      ; 3.602      ;
; -2.327 ; VGA_sync_gen:VGA_sync|vc[6] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a3~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.240      ; 3.595      ;
; -2.326 ; VGA_sync_gen:VGA_sync|vc[2] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a0~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.227      ; 3.581      ;
; -2.325 ; VGA_sync_gen:VGA_sync|vc[4] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a20~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.241      ; 3.594      ;
; -2.325 ; VGA_sync_gen:VGA_sync|vc[2] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a2~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.225      ; 3.578      ;
; -2.307 ; VGA_sync_gen:VGA_sync|vc[0] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a12~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.230      ; 3.565      ;
; -2.292 ; VGA_sync_gen:VGA_sync|vc[3] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a12~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.230      ; 3.550      ;
; -2.291 ; VGA_sync_gen:VGA_sync|vc[5] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a1~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.228      ; 3.547      ;
; -2.290 ; VGA_sync_gen:VGA_sync|hc[0] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a11~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.239      ; 3.557      ;
; -2.283 ; VGA_sync_gen:VGA_sync|vc[2] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a21~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.230      ; 3.541      ;
; -2.283 ; VGA_sync_gen:VGA_sync|hc[3] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a11~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.239      ; 3.550      ;
; -2.279 ; VGA_sync_gen:VGA_sync|vc[2] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a8~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.246      ; 3.553      ;
; -2.276 ; VGA_sync_gen:VGA_sync|hc[1] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a17~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.243      ; 3.547      ;
; -2.272 ; VGA_sync_gen:VGA_sync|vc[2] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a14~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.249      ; 3.549      ;
; -2.267 ; VGA_sync_gen:VGA_sync|vc[5] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a0~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.227      ; 3.522      ;
; -2.266 ; VGA_sync_gen:VGA_sync|vc[5] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a2~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.225      ; 3.519      ;
; -2.263 ; VGA_sync_gen:VGA_sync|vc[2] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a11~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.245      ; 3.536      ;
; -2.235 ; VGA_sync_gen:VGA_sync|vc[6] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a9~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.221      ; 3.484      ;
; -2.224 ; VGA_sync_gen:VGA_sync|vc[5] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a21~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.230      ; 3.482      ;
; -2.220 ; VGA_sync_gen:VGA_sync|vc[5] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a8~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.246      ; 3.494      ;
; -2.215 ; VGA_sync_gen:VGA_sync|hc[0] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a17~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.243      ; 3.486      ;
; -2.214 ; VGA_sync_gen:VGA_sync|vc[4] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a1~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.228      ; 3.470      ;
; -2.213 ; VGA_sync_gen:VGA_sync|vc[5] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a14~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.249      ; 3.490      ;
; -2.208 ; VGA_sync_gen:VGA_sync|vc[2] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a12~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.230      ; 3.466      ;
; -2.204 ; VGA_sync_gen:VGA_sync|vc[5] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a11~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.245      ; 3.477      ;
; -2.193 ; VGA_sync_gen:VGA_sync|hc[2] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a11~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.239      ; 3.460      ;
; -2.190 ; VGA_sync_gen:VGA_sync|vc[4] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a0~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.227      ; 3.445      ;
; -2.189 ; VGA_sync_gen:VGA_sync|vc[4] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a2~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.225      ; 3.442      ;
; -2.189 ; VGA_sync_gen:VGA_sync|hc[5] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a11~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.239      ; 3.456      ;
; -2.189 ; VGA_sync_gen:VGA_sync|hc[3] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a17~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.243      ; 3.460      ;
; -2.181 ; VGA_sync_gen:VGA_sync|vc[1] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a10~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.252      ; 3.461      ;
; -2.178 ; VGA_sync_gen:VGA_sync|vc[1] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a7~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.255      ; 3.461      ;
; -2.175 ; VGA_sync_gen:VGA_sync|hc[0] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a15~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.245      ; 3.448      ;
; -2.171 ; VGA_sync_gen:VGA_sync|vc[1] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a4~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.249      ; 3.448      ;
; -2.169 ; VGA_sync_gen:VGA_sync|vc[1] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a5~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.250      ; 3.447      ;
+--------+-----------------------------+---------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk50'                                                                                                 ;
+-------+-----------------------+-----------------------+-----------------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node               ; Launch Clock          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------+-----------------------+-------------+--------------+------------+------------+
; 0.102 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; clk50       ; 0.500        ; 1.621      ; 2.203      ;
; 0.613 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; clk50       ; 1.000        ; 1.621      ; 2.192      ;
+-------+-----------------------+-----------------------+-----------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk50'                                                                                                   ;
+--------+-----------------------+-----------------------+-----------------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node               ; Launch Clock          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------+-----------------------+-------------+--------------+------------+------------+
; -0.125 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; clk50       ; 0.000        ; 1.674      ; 1.935      ;
; 0.421  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; clk50       ; -0.500       ; 1.674      ; 1.981      ;
+--------+-----------------------+-----------------------+-----------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PixelClock:PCLK|clk25'                                                                                                                                                                                          ;
+-------+-----------------------------+---------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                                                                                       ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+---------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; 0.572 ; VGA_sync_gen:VGA_sync|hc[4] ; VGA_sync_gen:VGA_sync|hc[4]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.061      ; 0.790      ;
; 0.573 ; VGA_sync_gen:VGA_sync|hc[7] ; VGA_sync_gen:VGA_sync|hc[7]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.061      ; 0.791      ;
; 0.577 ; VGA_sync_gen:VGA_sync|vc[7] ; VGA_sync_gen:VGA_sync|vc[7]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.062      ; 0.796      ;
; 0.577 ; VGA_sync_gen:VGA_sync|hc[1] ; VGA_sync_gen:VGA_sync|hc[1]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.061      ; 0.795      ;
; 0.578 ; VGA_sync_gen:VGA_sync|hc[3] ; VGA_sync_gen:VGA_sync|hc[3]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.061      ; 0.796      ;
; 0.580 ; VGA_sync_gen:VGA_sync|vc[8] ; VGA_sync_gen:VGA_sync|vc[8]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.062      ; 0.799      ;
; 0.582 ; VGA_sync_gen:VGA_sync|vc[6] ; VGA_sync_gen:VGA_sync|vc[6]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.062      ; 0.801      ;
; 0.582 ; VGA_sync_gen:VGA_sync|hc[2] ; VGA_sync_gen:VGA_sync|hc[2]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.061      ; 0.800      ;
; 0.583 ; VGA_sync_gen:VGA_sync|hc[6] ; VGA_sync_gen:VGA_sync|hc[6]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.061      ; 0.801      ;
; 0.601 ; VGA_sync_gen:VGA_sync|hc[0] ; VGA_sync_gen:VGA_sync|hc[0]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.061      ; 0.819      ;
; 0.683 ; VGA_sync_gen:VGA_sync|hc[6] ; VGA_sync_gen:VGA_sync|venable                                                                                 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.062      ; 0.902      ;
; 0.733 ; VGA_sync_gen:VGA_sync|hc[9] ; VGA_sync_gen:VGA_sync|venable                                                                                 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.062      ; 0.952      ;
; 0.795 ; VGA_sync_gen:VGA_sync|vc[9] ; VGA_sync_gen:VGA_sync|vc[9]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.062      ; 1.014      ;
; 0.829 ; VGA_sync_gen:VGA_sync|vc[1] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a13~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.376      ; 1.392      ;
; 0.836 ; VGA_sync_gen:VGA_sync|vc[2] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a13~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.376      ; 1.399      ;
; 0.852 ; VGA_sync_gen:VGA_sync|vc[7] ; VGA_sync_gen:VGA_sync|vc[8]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.062      ; 1.071      ;
; 0.852 ; VGA_sync_gen:VGA_sync|hc[1] ; VGA_sync_gen:VGA_sync|hc[2]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.061      ; 1.070      ;
; 0.853 ; VGA_sync_gen:VGA_sync|hc[3] ; VGA_sync_gen:VGA_sync|hc[4]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.061      ; 1.071      ;
; 0.855 ; VGA_sync_gen:VGA_sync|vc[5] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a13~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.376      ; 1.418      ;
; 0.855 ; VGA_sync_gen:VGA_sync|hc[5] ; VGA_sync_gen:VGA_sync|hc[6]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.061      ; 1.073      ;
; 0.862 ; VGA_sync_gen:VGA_sync|hc[4] ; VGA_sync_gen:VGA_sync|hc[6]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.061      ; 1.080      ;
; 0.868 ; VGA_sync_gen:VGA_sync|hc[0] ; VGA_sync_gen:VGA_sync|hc[1]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.061      ; 1.086      ;
; 0.868 ; VGA_sync_gen:VGA_sync|hc[1] ; VGA_sync_gen:VGA_sync|venable                                                                                 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.062      ; 1.087      ;
; 0.869 ; VGA_sync_gen:VGA_sync|vc[6] ; VGA_sync_gen:VGA_sync|vc[7]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.062      ; 1.088      ;
; 0.869 ; VGA_sync_gen:VGA_sync|hc[2] ; VGA_sync_gen:VGA_sync|hc[3]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.061      ; 1.087      ;
; 0.870 ; VGA_sync_gen:VGA_sync|vc[0] ; VGA_sync_gen:VGA_sync|vc[9]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.061      ; 1.088      ;
; 0.870 ; VGA_sync_gen:VGA_sync|hc[6] ; VGA_sync_gen:VGA_sync|hc[7]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.061      ; 1.088      ;
; 0.870 ; VGA_sync_gen:VGA_sync|hc[0] ; VGA_sync_gen:VGA_sync|hc[2]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.061      ; 1.088      ;
; 0.871 ; VGA_sync_gen:VGA_sync|vc[6] ; VGA_sync_gen:VGA_sync|vc[8]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.062      ; 1.090      ;
; 0.871 ; VGA_sync_gen:VGA_sync|hc[2] ; VGA_sync_gen:VGA_sync|hc[4]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.061      ; 1.089      ;
; 0.875 ; VGA_sync_gen:VGA_sync|vc[3] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a13~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.376      ; 1.438      ;
; 0.877 ; VGA_sync_gen:VGA_sync|hc[8] ; VGA_sync_gen:VGA_sync|hc[8]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.061      ; 1.095      ;
; 0.915 ; VGA_sync_gen:VGA_sync|hc[9] ; VGA_sync_gen:VGA_sync|hc[8]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.061      ; 1.133      ;
; 0.962 ; VGA_sync_gen:VGA_sync|hc[1] ; VGA_sync_gen:VGA_sync|hc[3]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.061      ; 1.180      ;
; 0.964 ; VGA_sync_gen:VGA_sync|hc[1] ; VGA_sync_gen:VGA_sync|hc[4]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.061      ; 1.182      ;
; 0.965 ; VGA_sync_gen:VGA_sync|hc[3] ; VGA_sync_gen:VGA_sync|hc[6]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.061      ; 1.183      ;
; 0.965 ; VGA_sync_gen:VGA_sync|hc[5] ; VGA_sync_gen:VGA_sync|hc[7]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.061      ; 1.183      ;
; 0.967 ; VGA_sync_gen:VGA_sync|hc[6] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a6~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.376      ; 1.530      ;
; 0.969 ; VGA_sync_gen:VGA_sync|hc[5] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a6~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.376      ; 1.532      ;
; 0.972 ; VGA_sync_gen:VGA_sync|hc[0] ; VGA_sync_gen:VGA_sync|venable                                                                                 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.062      ; 1.191      ;
; 0.972 ; VGA_sync_gen:VGA_sync|hc[4] ; VGA_sync_gen:VGA_sync|hc[7]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.061      ; 1.190      ;
; 0.975 ; VGA_sync_gen:VGA_sync|hc[9] ; VGA_sync_gen:VGA_sync|hc[9]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.061      ; 1.193      ;
; 0.978 ; VGA_sync_gen:VGA_sync|hc[5] ; VGA_sync_gen:VGA_sync|hc[5]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.061      ; 1.196      ;
; 0.980 ; VGA_sync_gen:VGA_sync|hc[0] ; VGA_sync_gen:VGA_sync|hc[3]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.061      ; 1.198      ;
; 0.982 ; VGA_sync_gen:VGA_sync|hc[0] ; VGA_sync_gen:VGA_sync|hc[4]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.061      ; 1.200      ;
; 0.983 ; VGA_sync_gen:VGA_sync|hc[2] ; VGA_sync_gen:VGA_sync|hc[6]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.061      ; 1.201      ;
; 0.993 ; VGA_sync_gen:VGA_sync|hc[3] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a6~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.376      ; 1.556      ;
; 0.996 ; VGA_sync_gen:VGA_sync|vc[5] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a12~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.382      ; 1.565      ;
; 0.997 ; VGA_sync_gen:VGA_sync|hc[1] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a6~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.376      ; 1.560      ;
; 1.006 ; VGA_sync_gen:VGA_sync|vc[4] ; VGA_sync_gen:VGA_sync|vc[6]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.061      ; 1.224      ;
; 1.007 ; VGA_sync_gen:VGA_sync|hc[9] ; VGA_sync_gen:VGA_sync|hc[5]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.061      ; 1.225      ;
; 1.009 ; VGA_sync_gen:VGA_sync|hc[4] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a6~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.376      ; 1.572      ;
; 1.018 ; VGA_sync_gen:VGA_sync|hc[2] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a6~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.376      ; 1.581      ;
; 1.020 ; VGA_sync_gen:VGA_sync|vc[2] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a12~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.382      ; 1.589      ;
; 1.021 ; VGA_sync_gen:VGA_sync|hc[7] ; VGA_sync_gen:VGA_sync|venable                                                                                 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.062      ; 1.240      ;
; 1.026 ; VGA_sync_gen:VGA_sync|vc[0] ; VGA_sync_gen:VGA_sync|vc[0]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.061      ; 1.244      ;
; 1.028 ; VGA_sync_gen:VGA_sync|vc[3] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a12~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.382      ; 1.597      ;
; 1.030 ; VGA_sync_gen:VGA_sync|vc[0] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a12~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.382      ; 1.599      ;
; 1.033 ; VGA_sync_gen:VGA_sync|vc[4] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a12~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.382      ; 1.602      ;
; 1.038 ; VGA_sync_gen:VGA_sync|vc[5] ; VGA_sync_gen:VGA_sync|vc[6]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.061      ; 1.256      ;
; 1.047 ; VGA_sync_gen:VGA_sync|hc[3] ; VGA_sync_gen:VGA_sync|venable                                                                                 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.062      ; 1.266      ;
; 1.057 ; VGA_sync_gen:VGA_sync|hc[6] ; VGA_sync_gen:VGA_sync|hc[8]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.061      ; 1.275      ;
; 1.064 ; VGA_sync_gen:VGA_sync|vc[0] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a13~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.376      ; 1.627      ;
; 1.075 ; VGA_sync_gen:VGA_sync|hc[3] ; VGA_sync_gen:VGA_sync|hc[7]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.061      ; 1.293      ;
; 1.076 ; VGA_sync_gen:VGA_sync|hc[1] ; VGA_sync_gen:VGA_sync|hc[6]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.061      ; 1.294      ;
; 1.081 ; VGA_sync_gen:VGA_sync|vc[4] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a13~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.376      ; 1.644      ;
; 1.082 ; VGA_sync_gen:VGA_sync|vc[1] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a12~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.382      ; 1.651      ;
; 1.093 ; VGA_sync_gen:VGA_sync|hc[2] ; VGA_sync_gen:VGA_sync|hc[7]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.061      ; 1.311      ;
; 1.094 ; VGA_sync_gen:VGA_sync|hc[0] ; VGA_sync_gen:VGA_sync|hc[6]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.061      ; 1.312      ;
; 1.096 ; VGA_sync_gen:VGA_sync|vc[5] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a4~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.401      ; 1.684      ;
; 1.099 ; VGA_sync_gen:VGA_sync|vc[1] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a7~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.377      ; 1.663      ;
; 1.106 ; VGA_sync_gen:VGA_sync|vc[1] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a5~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.402      ; 1.695      ;
; 1.111 ; VGA_sync_gen:VGA_sync|vc[1] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a10~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.374      ; 1.672      ;
; 1.114 ; VGA_sync_gen:VGA_sync|vc[5] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a10~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.374      ; 1.675      ;
; 1.116 ; VGA_sync_gen:VGA_sync|vc[4] ; VGA_sync_gen:VGA_sync|vc[7]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.061      ; 1.334      ;
; 1.117 ; VGA_sync_gen:VGA_sync|vc[5] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a5~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.402      ; 1.706      ;
; 1.118 ; VGA_sync_gen:VGA_sync|vc[4] ; VGA_sync_gen:VGA_sync|vc[8]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.061      ; 1.336      ;
; 1.125 ; VGA_sync_gen:VGA_sync|hc[1] ; VGA_sync_gen:VGA_sync|hc[8]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.061      ; 1.343      ;
; 1.129 ; VGA_sync_gen:VGA_sync|hc[1] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a7~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.401      ; 1.717      ;
; 1.130 ; VGA_sync_gen:VGA_sync|hc[4] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a7~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.401      ; 1.718      ;
; 1.136 ; VGA_sync_gen:VGA_sync|vc[2] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a7~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.377      ; 1.700      ;
; 1.137 ; VGA_sync_gen:VGA_sync|vc[3] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a19~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.376      ; 1.700      ;
; 1.139 ; VGA_sync_gen:VGA_sync|vc[3] ; VGA_sync_gen:VGA_sync|vc[6]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.061      ; 1.357      ;
; 1.140 ; VGA_sync_gen:VGA_sync|vc[2] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a10~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.374      ; 1.701      ;
; 1.140 ; VGA_sync_gen:VGA_sync|hc[7] ; VGA_sync_gen:VGA_sync|hc[8]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.061      ; 1.358      ;
; 1.148 ; VGA_sync_gen:VGA_sync|vc[2] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a18~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.375      ; 1.710      ;
; 1.148 ; VGA_sync_gen:VGA_sync|vc[5] ; VGA_sync_gen:VGA_sync|vc[7]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.061      ; 1.366      ;
; 1.150 ; VGA_sync_gen:VGA_sync|vc[5] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a19~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.376      ; 1.713      ;
; 1.150 ; VGA_sync_gen:VGA_sync|vc[5] ; VGA_sync_gen:VGA_sync|vc[8]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.061      ; 1.368      ;
; 1.153 ; VGA_sync_gen:VGA_sync|vc[1] ; VGA_sync_gen:VGA_sync|vc[9]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.061      ; 1.371      ;
; 1.154 ; VGA_sync_gen:VGA_sync|vc[5] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a7~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.377      ; 1.718      ;
; 1.156 ; VGA_sync_gen:VGA_sync|vc[2] ; VGA_sync_gen:VGA_sync|vc[6]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.061      ; 1.374      ;
; 1.160 ; VGA_sync_gen:VGA_sync|hc[0] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a6~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.376      ; 1.723      ;
; 1.161 ; VGA_sync_gen:VGA_sync|vc[2] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a19~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.376      ; 1.724      ;
; 1.161 ; VGA_sync_gen:VGA_sync|vc[1] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a15~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.372      ; 1.720      ;
; 1.163 ; VGA_sync_gen:VGA_sync|vc[3] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a18~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.375      ; 1.725      ;
; 1.166 ; VGA_sync_gen:VGA_sync|vc[2] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a15~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.372      ; 1.725      ;
; 1.167 ; VGA_sync_gen:VGA_sync|hc[6] ; VGA_sync_gen:VGA_sync|hc[9]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.061      ; 1.385      ;
; 1.167 ; VGA_sync_gen:VGA_sync|hc[6] ; VGA_sync_gen:VGA_sync|hc[5]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.061      ; 1.385      ;
; 1.169 ; VGA_sync_gen:VGA_sync|vc[2] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a5~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.402      ; 1.758      ;
+-------+-----------------------------+---------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk50'                                                     ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk50 ; Rise       ; clk50                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk50 ; Rise       ; PixelClock:PCLK|clk25 ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; PixelClock:PCLK|clk25 ;
; 0.336  ; 0.336        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; PCLK|clk25|clk        ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; clk50~input|o         ;
; 0.424  ; 0.640        ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; PixelClock:PCLK|clk25 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; clk50~input|i         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; clk50~input|i         ;
; 0.661  ; 0.661        ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; clk50~input|o         ;
; 0.664  ; 0.664        ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; PCLK|clk25|clk        ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'PixelClock:PCLK|clk25'                                                                                                                                             ;
+--------+--------------+----------------+------------------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                 ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------+
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a17~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a19~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a20~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a21~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a22~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a23~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a2~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a3~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a4~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a5~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a6~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a7~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a8~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a9~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|hc[0]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|hc[1]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|hc[2]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|hc[3]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|hc[4]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|hc[5]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|hc[6]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|hc[7]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|hc[8]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|hc[9]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|vc[0]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|vc[1]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|vc[2]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|vc[3]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|vc[4]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|vc[5]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|vc[6]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|vc[7]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|vc[8]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|vc[9]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|venable                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|address_reg_a[0]                 ;
; 0.179  ; 0.409        ; 0.230          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a11~porta_address_reg0 ;
; 0.179  ; 0.409        ; 0.230          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a9~porta_address_reg0  ;
; 0.180  ; 0.410        ; 0.230          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a23~porta_address_reg0 ;
; 0.180  ; 0.410        ; 0.230          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a2~porta_address_reg0  ;
; 0.180  ; 0.410        ; 0.230          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a6~porta_address_reg0  ;
; 0.181  ; 0.411        ; 0.230          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a0~porta_address_reg0  ;
; 0.181  ; 0.411        ; 0.230          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a12~porta_address_reg0 ;
; 0.181  ; 0.411        ; 0.230          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a13~porta_address_reg0 ;
; 0.181  ; 0.411        ; 0.230          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a15~porta_address_reg0 ;
; 0.181  ; 0.411        ; 0.230          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a17~porta_address_reg0 ;
; 0.181  ; 0.411        ; 0.230          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a18~porta_address_reg0 ;
; 0.181  ; 0.411        ; 0.230          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a19~porta_address_reg0 ;
; 0.181  ; 0.411        ; 0.230          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a1~porta_address_reg0  ;
; 0.181  ; 0.411        ; 0.230          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a21~porta_address_reg0 ;
; 0.181  ; 0.411        ; 0.230          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a22~porta_address_reg0 ;
; 0.181  ; 0.411        ; 0.230          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a3~porta_address_reg0  ;
; 0.181  ; 0.411        ; 0.230          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a7~porta_address_reg0  ;
; 0.181  ; 0.411        ; 0.230          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a8~porta_address_reg0  ;
; 0.182  ; 0.412        ; 0.230          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a10~porta_address_reg0 ;
; 0.182  ; 0.412        ; 0.230          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a14~porta_address_reg0 ;
; 0.182  ; 0.412        ; 0.230          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a16~porta_address_reg0 ;
; 0.182  ; 0.412        ; 0.230          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a20~porta_address_reg0 ;
; 0.182  ; 0.412        ; 0.230          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a4~porta_address_reg0  ;
; 0.182  ; 0.412        ; 0.230          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a5~porta_address_reg0  ;
; 0.287  ; 0.471        ; 0.184          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|hc[0]                                                                                   ;
; 0.287  ; 0.471        ; 0.184          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|hc[1]                                                                                   ;
; 0.287  ; 0.471        ; 0.184          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|hc[2]                                                                                   ;
; 0.287  ; 0.471        ; 0.184          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|hc[3]                                                                                   ;
; 0.287  ; 0.471        ; 0.184          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|hc[4]                                                                                   ;
; 0.287  ; 0.471        ; 0.184          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|hc[5]                                                                                   ;
; 0.287  ; 0.471        ; 0.184          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|hc[6]                                                                                   ;
; 0.287  ; 0.471        ; 0.184          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|hc[7]                                                                                   ;
; 0.287  ; 0.471        ; 0.184          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|hc[8]                                                                                   ;
; 0.287  ; 0.471        ; 0.184          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|hc[9]                                                                                   ;
; 0.288  ; 0.472        ; 0.184          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|vc[0]                                                                                   ;
; 0.288  ; 0.472        ; 0.184          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|vc[1]                                                                                   ;
; 0.288  ; 0.472        ; 0.184          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|vc[2]                                                                                   ;
; 0.288  ; 0.472        ; 0.184          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|vc[3]                                                                                   ;
; 0.288  ; 0.472        ; 0.184          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|vc[4]                                                                                   ;
; 0.288  ; 0.472        ; 0.184          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|vc[5]                                                                                   ;
; 0.288  ; 0.472        ; 0.184          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|vc[6]                                                                                   ;
; 0.288  ; 0.472        ; 0.184          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|vc[7]                                                                                   ;
; 0.288  ; 0.472        ; 0.184          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|vc[8]                                                                                   ;
; 0.288  ; 0.472        ; 0.184          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|vc[9]                                                                                   ;
; 0.288  ; 0.472        ; 0.184          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|venable                                                                                 ;
; 0.288  ; 0.472        ; 0.184          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|address_reg_a[0]                 ;
; 0.308  ; 0.524        ; 0.216          ; High Pulse Width ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|vc[0]                                                                                   ;
; 0.308  ; 0.524        ; 0.216          ; High Pulse Width ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|vc[1]                                                                                   ;
; 0.308  ; 0.524        ; 0.216          ; High Pulse Width ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|vc[2]                                                                                   ;
; 0.308  ; 0.524        ; 0.216          ; High Pulse Width ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|vc[3]                                                                                   ;
; 0.308  ; 0.524        ; 0.216          ; High Pulse Width ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|vc[4]                                                                                   ;
; 0.308  ; 0.524        ; 0.216          ; High Pulse Width ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|vc[5]                                                                                   ;
; 0.308  ; 0.524        ; 0.216          ; High Pulse Width ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|address_reg_a[0]                 ;
; 0.309  ; 0.525        ; 0.216          ; High Pulse Width ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|hc[0]                                                                                   ;
+--------+--------------+----------------+------------------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Setup Times                                                                              ;
+-------------+-----------------------+-------+-------+------------+-----------------------+
; Data Port   ; Clock Port            ; Rise  ; Fall  ; Clock Edge ; Clock Reference       ;
+-------------+-----------------------+-------+-------+------------+-----------------------+
; buttons[*]  ; PixelClock:PCLK|clk25 ; 6.602 ; 7.090 ; Rise       ; PixelClock:PCLK|clk25 ;
;  buttons[0] ; PixelClock:PCLK|clk25 ; 6.593 ; 7.090 ; Rise       ; PixelClock:PCLK|clk25 ;
;  buttons[1] ; PixelClock:PCLK|clk25 ; 6.227 ; 6.700 ; Rise       ; PixelClock:PCLK|clk25 ;
;  buttons[2] ; PixelClock:PCLK|clk25 ; 6.602 ; 6.970 ; Rise       ; PixelClock:PCLK|clk25 ;
+-------------+-----------------------+-------+-------+------------+-----------------------+


+--------------------------------------------------------------------------------------------+
; Hold Times                                                                                 ;
+-------------+-----------------------+--------+--------+------------+-----------------------+
; Data Port   ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference       ;
+-------------+-----------------------+--------+--------+------------+-----------------------+
; buttons[*]  ; PixelClock:PCLK|clk25 ; -3.064 ; -3.532 ; Rise       ; PixelClock:PCLK|clk25 ;
;  buttons[0] ; PixelClock:PCLK|clk25 ; -3.417 ; -3.868 ; Rise       ; PixelClock:PCLK|clk25 ;
;  buttons[1] ; PixelClock:PCLK|clk25 ; -3.064 ; -3.532 ; Rise       ; PixelClock:PCLK|clk25 ;
;  buttons[2] ; PixelClock:PCLK|clk25 ; -3.402 ; -3.848 ; Rise       ; PixelClock:PCLK|clk25 ;
+-------------+-----------------------+--------+--------+------------+-----------------------+


+-------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                     ;
+------------+-----------------------+--------+--------+------------+-----------------------+
; Data Port  ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference       ;
+------------+-----------------------+--------+--------+------------+-----------------------+
; Horiz_Sync ; PixelClock:PCLK|clk25 ; 7.522  ; 7.554  ; Rise       ; PixelClock:PCLK|clk25 ;
; Vert_Sync  ; PixelClock:PCLK|clk25 ; 9.178  ; 9.275  ; Rise       ; PixelClock:PCLK|clk25 ;
; blue[*]    ; PixelClock:PCLK|clk25 ; 11.293 ; 11.372 ; Rise       ; PixelClock:PCLK|clk25 ;
;  blue[0]   ; PixelClock:PCLK|clk25 ; 10.718 ; 10.756 ; Rise       ; PixelClock:PCLK|clk25 ;
;  blue[1]   ; PixelClock:PCLK|clk25 ; 11.289 ; 11.322 ; Rise       ; PixelClock:PCLK|clk25 ;
;  blue[2]   ; PixelClock:PCLK|clk25 ; 11.293 ; 11.372 ; Rise       ; PixelClock:PCLK|clk25 ;
;  blue[3]   ; PixelClock:PCLK|clk25 ; 11.103 ; 11.144 ; Rise       ; PixelClock:PCLK|clk25 ;
; green[*]   ; PixelClock:PCLK|clk25 ; 11.506 ; 11.633 ; Rise       ; PixelClock:PCLK|clk25 ;
;  green[0]  ; PixelClock:PCLK|clk25 ; 10.871 ; 10.935 ; Rise       ; PixelClock:PCLK|clk25 ;
;  green[1]  ; PixelClock:PCLK|clk25 ; 11.506 ; 11.633 ; Rise       ; PixelClock:PCLK|clk25 ;
;  green[2]  ; PixelClock:PCLK|clk25 ; 11.400 ; 11.490 ; Rise       ; PixelClock:PCLK|clk25 ;
;  green[3]  ; PixelClock:PCLK|clk25 ; 11.025 ; 11.067 ; Rise       ; PixelClock:PCLK|clk25 ;
; red[*]     ; PixelClock:PCLK|clk25 ; 11.574 ; 11.663 ; Rise       ; PixelClock:PCLK|clk25 ;
;  red[0]    ; PixelClock:PCLK|clk25 ; 11.574 ; 11.663 ; Rise       ; PixelClock:PCLK|clk25 ;
;  red[1]    ; PixelClock:PCLK|clk25 ; 11.014 ; 11.095 ; Rise       ; PixelClock:PCLK|clk25 ;
;  red[2]    ; PixelClock:PCLK|clk25 ; 11.529 ; 11.560 ; Rise       ; PixelClock:PCLK|clk25 ;
;  red[3]    ; PixelClock:PCLK|clk25 ; 11.394 ; 11.465 ; Rise       ; PixelClock:PCLK|clk25 ;
+------------+-----------------------+--------+--------+------------+-----------------------+


+-----------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                           ;
+------------+-----------------------+-------+-------+------------+-----------------------+
; Data Port  ; Clock Port            ; Rise  ; Fall  ; Clock Edge ; Clock Reference       ;
+------------+-----------------------+-------+-------+------------+-----------------------+
; Horiz_Sync ; PixelClock:PCLK|clk25 ; 6.339 ; 6.376 ; Rise       ; PixelClock:PCLK|clk25 ;
; Vert_Sync  ; PixelClock:PCLK|clk25 ; 6.665 ; 6.744 ; Rise       ; PixelClock:PCLK|clk25 ;
; blue[*]    ; PixelClock:PCLK|clk25 ; 6.719 ; 6.781 ; Rise       ; PixelClock:PCLK|clk25 ;
;  blue[0]   ; PixelClock:PCLK|clk25 ; 6.719 ; 6.781 ; Rise       ; PixelClock:PCLK|clk25 ;
;  blue[1]   ; PixelClock:PCLK|clk25 ; 7.261 ; 7.333 ; Rise       ; PixelClock:PCLK|clk25 ;
;  blue[2]   ; PixelClock:PCLK|clk25 ; 7.075 ; 7.057 ; Rise       ; PixelClock:PCLK|clk25 ;
;  blue[3]   ; PixelClock:PCLK|clk25 ; 7.341 ; 7.391 ; Rise       ; PixelClock:PCLK|clk25 ;
; green[*]   ; PixelClock:PCLK|clk25 ; 6.805 ; 6.815 ; Rise       ; PixelClock:PCLK|clk25 ;
;  green[0]  ; PixelClock:PCLK|clk25 ; 6.805 ; 6.815 ; Rise       ; PixelClock:PCLK|clk25 ;
;  green[1]  ; PixelClock:PCLK|clk25 ; 7.520 ; 7.567 ; Rise       ; PixelClock:PCLK|clk25 ;
;  green[2]  ; PixelClock:PCLK|clk25 ; 7.419 ; 7.425 ; Rise       ; PixelClock:PCLK|clk25 ;
;  green[3]  ; PixelClock:PCLK|clk25 ; 6.955 ; 6.943 ; Rise       ; PixelClock:PCLK|clk25 ;
; red[*]     ; PixelClock:PCLK|clk25 ; 6.938 ; 6.950 ; Rise       ; PixelClock:PCLK|clk25 ;
;  red[0]    ; PixelClock:PCLK|clk25 ; 7.587 ; 7.596 ; Rise       ; PixelClock:PCLK|clk25 ;
;  red[1]    ; PixelClock:PCLK|clk25 ; 6.938 ; 6.950 ; Rise       ; PixelClock:PCLK|clk25 ;
;  red[2]    ; PixelClock:PCLK|clk25 ; 7.544 ; 7.530 ; Rise       ; PixelClock:PCLK|clk25 ;
;  red[3]    ; PixelClock:PCLK|clk25 ; 7.363 ; 7.475 ; Rise       ; PixelClock:PCLK|clk25 ;
+------------+-----------------------+-------+-------+------------+-----------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; buttons[0] ; blue[0]     ; 12.048 ; 12.077 ; 12.538 ; 12.592 ;
; buttons[0] ; blue[1]     ; 12.619 ; 12.643 ; 13.109 ; 13.158 ;
; buttons[0] ; blue[2]     ; 12.623 ; 12.693 ; 13.113 ; 13.208 ;
; buttons[0] ; blue[3]     ; 12.433 ; 12.465 ; 12.923 ; 12.980 ;
; buttons[0] ; green[0]    ; 12.201 ; 12.256 ; 12.691 ; 12.771 ;
; buttons[0] ; green[1]    ; 12.836 ; 12.954 ; 13.326 ; 13.469 ;
; buttons[0] ; green[2]    ; 12.730 ; 12.811 ; 13.220 ; 13.326 ;
; buttons[0] ; green[3]    ; 12.355 ; 12.388 ; 12.845 ; 12.903 ;
; buttons[0] ; red[0]      ; 12.904 ; 12.984 ; 13.394 ; 13.499 ;
; buttons[0] ; red[1]      ; 12.344 ; 12.416 ; 12.834 ; 12.931 ;
; buttons[0] ; red[2]      ; 12.859 ; 12.881 ; 13.349 ; 13.396 ;
; buttons[0] ; red[3]      ; 12.724 ; 12.786 ; 13.214 ; 13.301 ;
; buttons[1] ; blue[0]     ; 11.494 ; 11.562 ; 11.967 ; 12.044 ;
; buttons[1] ; blue[1]     ; 12.065 ; 12.128 ; 12.538 ; 12.610 ;
; buttons[1] ; blue[2]     ; 12.069 ; 12.178 ; 12.542 ; 12.660 ;
; buttons[1] ; blue[3]     ; 11.879 ; 11.950 ; 12.352 ; 12.432 ;
; buttons[1] ; green[0]    ; 11.647 ; 11.741 ; 12.120 ; 12.223 ;
; buttons[1] ; green[1]    ; 12.282 ; 12.439 ; 12.755 ; 12.921 ;
; buttons[1] ; green[2]    ; 12.176 ; 12.296 ; 12.649 ; 12.778 ;
; buttons[1] ; green[3]    ; 11.801 ; 11.873 ; 12.274 ; 12.355 ;
; buttons[1] ; red[0]      ; 12.350 ; 12.469 ; 12.823 ; 12.951 ;
; buttons[1] ; red[1]      ; 11.790 ; 11.901 ; 12.263 ; 12.383 ;
; buttons[1] ; red[2]      ; 12.305 ; 12.366 ; 12.778 ; 12.848 ;
; buttons[1] ; red[3]      ; 12.170 ; 12.271 ; 12.643 ; 12.753 ;
; buttons[2] ; blue[0]     ; 11.870 ; 11.903 ; 12.389 ; 12.430 ;
; buttons[2] ; blue[1]     ; 12.441 ; 12.469 ; 12.960 ; 12.996 ;
; buttons[2] ; blue[2]     ; 12.445 ; 12.519 ; 12.964 ; 13.046 ;
; buttons[2] ; blue[3]     ; 12.255 ; 12.291 ; 12.774 ; 12.818 ;
; buttons[2] ; green[0]    ; 12.023 ; 12.082 ; 12.542 ; 12.609 ;
; buttons[2] ; green[1]    ; 12.658 ; 12.780 ; 13.177 ; 13.307 ;
; buttons[2] ; green[2]    ; 12.552 ; 12.637 ; 13.071 ; 13.164 ;
; buttons[2] ; green[3]    ; 12.177 ; 12.214 ; 12.696 ; 12.741 ;
; buttons[2] ; red[0]      ; 12.726 ; 12.810 ; 13.245 ; 13.337 ;
; buttons[2] ; red[1]      ; 12.166 ; 12.242 ; 12.685 ; 12.769 ;
; buttons[2] ; red[2]      ; 12.681 ; 12.707 ; 13.200 ; 13.234 ;
; buttons[2] ; red[3]      ; 12.546 ; 12.612 ; 13.065 ; 13.139 ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; buttons[0] ; blue[0]     ; 9.995  ; 9.946  ; 10.342 ; 10.485 ;
; buttons[0] ; blue[1]     ; 10.499 ; 10.462 ; 10.846 ; 11.001 ;
; buttons[0] ; blue[2]     ; 10.505 ; 10.465 ; 10.852 ; 11.004 ;
; buttons[0] ; blue[3]     ; 10.372 ; 10.327 ; 10.719 ; 10.866 ;
; buttons[0] ; green[0]    ; 10.111 ; 10.074 ; 10.458 ; 10.613 ;
; buttons[0] ; green[1]    ; 10.721 ; 10.734 ; 11.068 ; 11.273 ;
; buttons[0] ; green[2]    ; 10.620 ; 10.596 ; 10.967 ; 11.135 ;
; buttons[0] ; green[3]    ; 10.259 ; 10.200 ; 10.606 ; 10.739 ;
; buttons[0] ; red[0]      ; 10.787 ; 10.762 ; 11.134 ; 11.301 ;
; buttons[0] ; red[1]      ; 10.284 ; 10.279 ; 10.631 ; 10.818 ;
; buttons[0] ; red[2]      ; 10.744 ; 10.668 ; 11.091 ; 11.207 ;
; buttons[0] ; red[3]      ; 10.600 ; 10.599 ; 10.947 ; 11.138 ;
; buttons[1] ; blue[0]     ; 9.419  ; 9.486  ; 9.875  ; 9.951  ;
; buttons[1] ; blue[1]     ; 9.923  ; 10.002 ; 10.379 ; 10.467 ;
; buttons[1] ; blue[2]     ; 9.929  ; 10.005 ; 10.385 ; 10.470 ;
; buttons[1] ; blue[3]     ; 9.796  ; 9.867  ; 10.252 ; 10.332 ;
; buttons[1] ; green[0]    ; 9.535  ; 9.614  ; 9.991  ; 10.079 ;
; buttons[1] ; green[1]    ; 10.145 ; 10.274 ; 10.601 ; 10.739 ;
; buttons[1] ; green[2]    ; 10.044 ; 10.136 ; 10.500 ; 10.601 ;
; buttons[1] ; green[3]    ; 9.683  ; 9.740  ; 10.139 ; 10.205 ;
; buttons[1] ; red[0]      ; 10.211 ; 10.302 ; 10.667 ; 10.767 ;
; buttons[1] ; red[1]      ; 9.708  ; 9.819  ; 10.164 ; 10.284 ;
; buttons[1] ; red[2]      ; 10.168 ; 10.208 ; 10.624 ; 10.673 ;
; buttons[1] ; red[3]      ; 10.024 ; 10.139 ; 10.480 ; 10.604 ;
; buttons[2] ; blue[0]     ; 9.756  ; 9.780  ; 10.204 ; 10.315 ;
; buttons[2] ; blue[1]     ; 10.260 ; 10.296 ; 10.708 ; 10.831 ;
; buttons[2] ; blue[2]     ; 10.266 ; 10.299 ; 10.714 ; 10.834 ;
; buttons[2] ; blue[3]     ; 10.133 ; 10.161 ; 10.581 ; 10.696 ;
; buttons[2] ; green[0]    ; 9.872  ; 9.908  ; 10.320 ; 10.443 ;
; buttons[2] ; green[1]    ; 10.482 ; 10.568 ; 10.930 ; 11.103 ;
; buttons[2] ; green[2]    ; 10.381 ; 10.430 ; 10.829 ; 10.965 ;
; buttons[2] ; green[3]    ; 10.020 ; 10.034 ; 10.468 ; 10.569 ;
; buttons[2] ; red[0]      ; 10.548 ; 10.596 ; 10.996 ; 11.131 ;
; buttons[2] ; red[1]      ; 10.045 ; 10.113 ; 10.493 ; 10.648 ;
; buttons[2] ; red[2]      ; 10.505 ; 10.502 ; 10.953 ; 11.037 ;
; buttons[2] ; red[3]      ; 10.361 ; 10.433 ; 10.809 ; 10.968 ;
+------------+-------------+--------+--------+--------+--------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                           ;
+------------+-----------------+-----------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name            ; Note ;
+------------+-----------------+-----------------------+------+
; 280.58 MHz ; 280.58 MHz      ; PixelClock:PCLK|clk25 ;      ;
+------------+-----------------+-----------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary             ;
+-----------------------+--------+---------------+
; Clock                 ; Slack  ; End Point TNS ;
+-----------------------+--------+---------------+
; PixelClock:PCLK|clk25 ; -2.564 ; -69.455       ;
; clk50                 ; 0.201  ; 0.000         ;
+-----------------------+--------+---------------+


+------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary              ;
+-----------------------+--------+---------------+
; Clock                 ; Slack  ; End Point TNS ;
+-----------------------+--------+---------------+
; clk50                 ; -0.183 ; -0.183        ;
; PixelClock:PCLK|clk25 ; 0.513  ; 0.000         ;
+-----------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-----------------------+--------+-----------------+
; Clock                 ; Slack  ; End Point TNS   ;
+-----------------------+--------+-----------------+
; clk50                 ; -3.000 ; -4.000          ;
; PixelClock:PCLK|clk25 ; -2.174 ; -74.176         ;
+-----------------------+--------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PixelClock:PCLK|clk25'                                                                                                                                                                                           ;
+--------+-----------------------------+---------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                                                                                       ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+---------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; -2.564 ; VGA_sync_gen:VGA_sync|vc[1] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a3~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.207      ; 3.791      ;
; -2.500 ; VGA_sync_gen:VGA_sync|vc[0] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a3~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.207      ; 3.727      ;
; -2.484 ; VGA_sync_gen:VGA_sync|vc[3] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a3~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.207      ; 3.711      ;
; -2.477 ; VGA_sync_gen:VGA_sync|vc[1] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a23~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.206      ; 3.703      ;
; -2.446 ; VGA_sync_gen:VGA_sync|vc[1] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a9~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.193      ; 3.659      ;
; -2.414 ; VGA_sync_gen:VGA_sync|vc[2] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a3~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.207      ; 3.641      ;
; -2.413 ; VGA_sync_gen:VGA_sync|vc[0] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a23~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.206      ; 3.639      ;
; -2.397 ; VGA_sync_gen:VGA_sync|vc[3] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a23~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.206      ; 3.623      ;
; -2.382 ; VGA_sync_gen:VGA_sync|vc[0] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a9~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.193      ; 3.595      ;
; -2.366 ; VGA_sync_gen:VGA_sync|vc[3] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a9~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.193      ; 3.579      ;
; -2.359 ; VGA_sync_gen:VGA_sync|vc[5] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a3~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.207      ; 3.586      ;
; -2.351 ; VGA_sync_gen:VGA_sync|vc[1] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a16~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.210      ; 3.581      ;
; -2.348 ; VGA_sync_gen:VGA_sync|vc[1] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a6~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.201      ; 3.569      ;
; -2.327 ; VGA_sync_gen:VGA_sync|vc[2] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a23~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.206      ; 3.553      ;
; -2.322 ; VGA_sync_gen:VGA_sync|vc[1] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a22~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.200      ; 3.542      ;
; -2.296 ; VGA_sync_gen:VGA_sync|vc[4] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a3~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.207      ; 3.523      ;
; -2.296 ; VGA_sync_gen:VGA_sync|vc[2] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a9~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.193      ; 3.509      ;
; -2.287 ; VGA_sync_gen:VGA_sync|vc[0] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a16~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.210      ; 3.517      ;
; -2.284 ; VGA_sync_gen:VGA_sync|vc[0] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a6~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.201      ; 3.505      ;
; -2.282 ; VGA_sync_gen:VGA_sync|vc[1] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a20~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.211      ; 3.513      ;
; -2.272 ; VGA_sync_gen:VGA_sync|vc[5] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a23~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.206      ; 3.498      ;
; -2.271 ; VGA_sync_gen:VGA_sync|vc[3] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a16~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.210      ; 3.501      ;
; -2.268 ; VGA_sync_gen:VGA_sync|vc[3] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a6~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.201      ; 3.489      ;
; -2.258 ; VGA_sync_gen:VGA_sync|vc[0] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a22~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.200      ; 3.478      ;
; -2.242 ; VGA_sync_gen:VGA_sync|vc[3] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a22~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.200      ; 3.462      ;
; -2.241 ; VGA_sync_gen:VGA_sync|vc[5] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a9~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.193      ; 3.454      ;
; -2.218 ; VGA_sync_gen:VGA_sync|vc[0] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a20~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.211      ; 3.449      ;
; -2.209 ; VGA_sync_gen:VGA_sync|vc[4] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a23~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.206      ; 3.435      ;
; -2.202 ; VGA_sync_gen:VGA_sync|vc[3] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a20~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.211      ; 3.433      ;
; -2.201 ; VGA_sync_gen:VGA_sync|vc[2] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a16~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.210      ; 3.431      ;
; -2.198 ; VGA_sync_gen:VGA_sync|vc[2] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a6~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.201      ; 3.419      ;
; -2.180 ; VGA_sync_gen:VGA_sync|vc[1] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a1~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.198      ; 3.398      ;
; -2.178 ; VGA_sync_gen:VGA_sync|vc[4] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a9~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.193      ; 3.391      ;
; -2.172 ; VGA_sync_gen:VGA_sync|vc[2] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a22~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.200      ; 3.392      ;
; -2.162 ; VGA_sync_gen:VGA_sync|vc[1] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a0~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.196      ; 3.378      ;
; -2.161 ; VGA_sync_gen:VGA_sync|vc[1] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a2~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.195      ; 3.376      ;
; -2.146 ; VGA_sync_gen:VGA_sync|vc[5] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a16~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.210      ; 3.376      ;
; -2.143 ; VGA_sync_gen:VGA_sync|vc[5] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a6~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.201      ; 3.364      ;
; -2.132 ; VGA_sync_gen:VGA_sync|vc[2] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a20~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.211      ; 3.363      ;
; -2.118 ; VGA_sync_gen:VGA_sync|vc[1] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a21~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.199      ; 3.337      ;
; -2.117 ; VGA_sync_gen:VGA_sync|vc[5] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a22~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.200      ; 3.337      ;
; -2.116 ; VGA_sync_gen:VGA_sync|vc[0] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a1~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.198      ; 3.334      ;
; -2.110 ; VGA_sync_gen:VGA_sync|vc[1] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a8~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.214      ; 3.344      ;
; -2.103 ; VGA_sync_gen:VGA_sync|vc[1] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a14~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.216      ; 3.339      ;
; -2.100 ; VGA_sync_gen:VGA_sync|vc[3] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a1~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.198      ; 3.318      ;
; -2.098 ; VGA_sync_gen:VGA_sync|vc[0] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a0~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.196      ; 3.314      ;
; -2.097 ; VGA_sync_gen:VGA_sync|vc[0] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a2~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.195      ; 3.312      ;
; -2.096 ; VGA_sync_gen:VGA_sync|vc[1] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a11~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.213      ; 3.329      ;
; -2.083 ; VGA_sync_gen:VGA_sync|vc[4] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a16~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.210      ; 3.313      ;
; -2.082 ; VGA_sync_gen:VGA_sync|vc[3] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a0~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.196      ; 3.298      ;
; -2.081 ; VGA_sync_gen:VGA_sync|vc[3] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a2~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.195      ; 3.296      ;
; -2.080 ; VGA_sync_gen:VGA_sync|vc[4] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a6~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.201      ; 3.301      ;
; -2.077 ; VGA_sync_gen:VGA_sync|vc[5] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a20~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.211      ; 3.308      ;
; -2.065 ; VGA_sync_gen:VGA_sync|vc[1] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a12~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.200      ; 3.285      ;
; -2.054 ; VGA_sync_gen:VGA_sync|vc[4] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a22~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.200      ; 3.274      ;
; -2.054 ; VGA_sync_gen:VGA_sync|vc[0] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a21~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.199      ; 3.273      ;
; -2.046 ; VGA_sync_gen:VGA_sync|vc[0] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a8~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.214      ; 3.280      ;
; -2.039 ; VGA_sync_gen:VGA_sync|vc[0] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a14~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.216      ; 3.275      ;
; -2.038 ; VGA_sync_gen:VGA_sync|vc[3] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a21~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.199      ; 3.257      ;
; -2.036 ; VGA_sync_gen:VGA_sync|vc[6] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a3~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.207      ; 3.263      ;
; -2.032 ; VGA_sync_gen:VGA_sync|vc[0] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a11~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.213      ; 3.265      ;
; -2.030 ; VGA_sync_gen:VGA_sync|vc[2] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a1~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.198      ; 3.248      ;
; -2.030 ; VGA_sync_gen:VGA_sync|vc[3] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a8~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.214      ; 3.264      ;
; -2.023 ; VGA_sync_gen:VGA_sync|vc[3] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a14~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.216      ; 3.259      ;
; -2.016 ; VGA_sync_gen:VGA_sync|vc[3] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a11~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.213      ; 3.249      ;
; -2.014 ; VGA_sync_gen:VGA_sync|vc[4] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a20~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.211      ; 3.245      ;
; -2.012 ; VGA_sync_gen:VGA_sync|vc[2] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a0~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.196      ; 3.228      ;
; -2.011 ; VGA_sync_gen:VGA_sync|vc[2] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a2~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.195      ; 3.226      ;
; -2.005 ; VGA_sync_gen:VGA_sync|hc[1] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a11~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.209      ; 3.234      ;
; -2.001 ; VGA_sync_gen:VGA_sync|vc[0] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a12~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.200      ; 3.221      ;
; -1.985 ; VGA_sync_gen:VGA_sync|vc[3] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a12~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.200      ; 3.205      ;
; -1.975 ; VGA_sync_gen:VGA_sync|vc[6] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a23~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.206      ; 3.201      ;
; -1.975 ; VGA_sync_gen:VGA_sync|vc[5] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a1~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.198      ; 3.193      ;
; -1.968 ; VGA_sync_gen:VGA_sync|vc[2] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a21~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.199      ; 3.187      ;
; -1.960 ; VGA_sync_gen:VGA_sync|vc[2] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a8~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.214      ; 3.194      ;
; -1.960 ; VGA_sync_gen:VGA_sync|hc[0] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a11~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.209      ; 3.189      ;
; -1.957 ; VGA_sync_gen:VGA_sync|vc[5] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a0~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.196      ; 3.173      ;
; -1.956 ; VGA_sync_gen:VGA_sync|vc[5] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a2~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.195      ; 3.171      ;
; -1.953 ; VGA_sync_gen:VGA_sync|vc[2] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a14~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.216      ; 3.189      ;
; -1.947 ; VGA_sync_gen:VGA_sync|hc[1] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a17~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.212      ; 3.179      ;
; -1.946 ; VGA_sync_gen:VGA_sync|vc[2] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a11~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.213      ; 3.179      ;
; -1.931 ; VGA_sync_gen:VGA_sync|hc[3] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a11~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.209      ; 3.160      ;
; -1.918 ; VGA_sync_gen:VGA_sync|vc[6] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a9~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.193      ; 3.131      ;
; -1.915 ; VGA_sync_gen:VGA_sync|vc[2] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a12~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.200      ; 3.135      ;
; -1.913 ; VGA_sync_gen:VGA_sync|vc[5] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a21~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.199      ; 3.132      ;
; -1.912 ; VGA_sync_gen:VGA_sync|vc[4] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a1~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.198      ; 3.130      ;
; -1.905 ; VGA_sync_gen:VGA_sync|vc[5] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a8~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.214      ; 3.139      ;
; -1.898 ; VGA_sync_gen:VGA_sync|vc[5] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a14~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.216      ; 3.134      ;
; -1.894 ; VGA_sync_gen:VGA_sync|vc[4] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a0~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.196      ; 3.110      ;
; -1.893 ; VGA_sync_gen:VGA_sync|vc[4] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a2~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.195      ; 3.108      ;
; -1.891 ; VGA_sync_gen:VGA_sync|vc[5] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a11~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.213      ; 3.124      ;
; -1.874 ; VGA_sync_gen:VGA_sync|hc[2] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a11~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.209      ; 3.103      ;
; -1.873 ; VGA_sync_gen:VGA_sync|hc[3] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a17~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.212      ; 3.105      ;
; -1.872 ; VGA_sync_gen:VGA_sync|hc[0] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a17~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.212      ; 3.104      ;
; -1.860 ; VGA_sync_gen:VGA_sync|vc[5] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a12~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.200      ; 3.080      ;
; -1.858 ; VGA_sync_gen:VGA_sync|vc[1] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a10~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.218      ; 3.096      ;
; -1.855 ; VGA_sync_gen:VGA_sync|vc[1] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a7~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.221      ; 3.096      ;
; -1.850 ; VGA_sync_gen:VGA_sync|vc[4] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a21~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.199      ; 3.069      ;
; -1.850 ; VGA_sync_gen:VGA_sync|hc[5] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a11~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.209      ; 3.079      ;
; -1.846 ; VGA_sync_gen:VGA_sync|vc[1] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a4~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.218      ; 3.084      ;
+--------+-----------------------------+---------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk50'                                                                                                  ;
+-------+-----------------------+-----------------------+-----------------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node               ; Launch Clock          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------+-----------------------+-------------+--------------+------------+------------+
; 0.201 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; clk50       ; 0.500        ; 1.532      ; 1.996      ;
; 0.722 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; clk50       ; 1.000        ; 1.532      ; 1.975      ;
+-------+-----------------------+-----------------------+-----------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk50'                                                                                                    ;
+--------+-----------------------+-----------------------+-----------------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node               ; Launch Clock          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------+-----------------------+-------------+--------------+------------+------------+
; -0.183 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; clk50       ; 0.000        ; 1.579      ; 1.750      ;
; 0.358  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; clk50       ; -0.500       ; 1.579      ; 1.791      ;
+--------+-----------------------+-----------------------+-----------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PixelClock:PCLK|clk25'                                                                                                                                                                                           ;
+-------+-----------------------------+---------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                                                                                       ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+---------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; 0.513 ; VGA_sync_gen:VGA_sync|hc[4] ; VGA_sync_gen:VGA_sync|hc[4]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.055      ; 0.712      ;
; 0.514 ; VGA_sync_gen:VGA_sync|hc[7] ; VGA_sync_gen:VGA_sync|hc[7]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.055      ; 0.713      ;
; 0.517 ; VGA_sync_gen:VGA_sync|hc[1] ; VGA_sync_gen:VGA_sync|hc[1]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.055      ; 0.716      ;
; 0.518 ; VGA_sync_gen:VGA_sync|vc[7] ; VGA_sync_gen:VGA_sync|vc[7]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.056      ; 0.718      ;
; 0.519 ; VGA_sync_gen:VGA_sync|hc[3] ; VGA_sync_gen:VGA_sync|hc[3]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.055      ; 0.718      ;
; 0.521 ; VGA_sync_gen:VGA_sync|vc[8] ; VGA_sync_gen:VGA_sync|vc[8]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.056      ; 0.721      ;
; 0.521 ; VGA_sync_gen:VGA_sync|vc[6] ; VGA_sync_gen:VGA_sync|vc[6]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.056      ; 0.721      ;
; 0.522 ; VGA_sync_gen:VGA_sync|hc[6] ; VGA_sync_gen:VGA_sync|hc[6]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.055      ; 0.721      ;
; 0.522 ; VGA_sync_gen:VGA_sync|hc[2] ; VGA_sync_gen:VGA_sync|hc[2]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.055      ; 0.721      ;
; 0.537 ; VGA_sync_gen:VGA_sync|hc[0] ; VGA_sync_gen:VGA_sync|hc[0]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.055      ; 0.736      ;
; 0.612 ; VGA_sync_gen:VGA_sync|hc[6] ; VGA_sync_gen:VGA_sync|venable                                                                                 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.055      ; 0.811      ;
; 0.662 ; VGA_sync_gen:VGA_sync|hc[9] ; VGA_sync_gen:VGA_sync|venable                                                                                 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.055      ; 0.861      ;
; 0.718 ; VGA_sync_gen:VGA_sync|vc[9] ; VGA_sync_gen:VGA_sync|vc[9]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.056      ; 0.918      ;
; 0.761 ; VGA_sync_gen:VGA_sync|hc[1] ; VGA_sync_gen:VGA_sync|hc[2]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.055      ; 0.960      ;
; 0.762 ; VGA_sync_gen:VGA_sync|vc[7] ; VGA_sync_gen:VGA_sync|vc[8]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.056      ; 0.962      ;
; 0.763 ; VGA_sync_gen:VGA_sync|hc[3] ; VGA_sync_gen:VGA_sync|hc[4]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.055      ; 0.962      ;
; 0.765 ; VGA_sync_gen:VGA_sync|hc[5] ; VGA_sync_gen:VGA_sync|hc[6]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.055      ; 0.964      ;
; 0.769 ; VGA_sync_gen:VGA_sync|hc[4] ; VGA_sync_gen:VGA_sync|hc[6]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.055      ; 0.968      ;
; 0.770 ; VGA_sync_gen:VGA_sync|vc[1] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a13~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.338      ; 1.277      ;
; 0.770 ; VGA_sync_gen:VGA_sync|vc[6] ; VGA_sync_gen:VGA_sync|vc[7]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.056      ; 0.970      ;
; 0.770 ; VGA_sync_gen:VGA_sync|hc[0] ; VGA_sync_gen:VGA_sync|hc[1]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.055      ; 0.969      ;
; 0.771 ; VGA_sync_gen:VGA_sync|hc[6] ; VGA_sync_gen:VGA_sync|hc[7]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.055      ; 0.970      ;
; 0.771 ; VGA_sync_gen:VGA_sync|hc[2] ; VGA_sync_gen:VGA_sync|hc[3]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.055      ; 0.970      ;
; 0.774 ; VGA_sync_gen:VGA_sync|vc[2] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a13~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.338      ; 1.281      ;
; 0.777 ; VGA_sync_gen:VGA_sync|vc[6] ; VGA_sync_gen:VGA_sync|vc[8]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.056      ; 0.977      ;
; 0.777 ; VGA_sync_gen:VGA_sync|hc[0] ; VGA_sync_gen:VGA_sync|hc[2]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.055      ; 0.976      ;
; 0.778 ; VGA_sync_gen:VGA_sync|hc[2] ; VGA_sync_gen:VGA_sync|hc[4]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.055      ; 0.977      ;
; 0.787 ; VGA_sync_gen:VGA_sync|vc[0] ; VGA_sync_gen:VGA_sync|vc[9]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.056      ; 0.987      ;
; 0.791 ; VGA_sync_gen:VGA_sync|vc[5] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a13~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.338      ; 1.298      ;
; 0.791 ; VGA_sync_gen:VGA_sync|hc[1] ; VGA_sync_gen:VGA_sync|venable                                                                                 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.055      ; 0.990      ;
; 0.794 ; VGA_sync_gen:VGA_sync|hc[8] ; VGA_sync_gen:VGA_sync|hc[8]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.055      ; 0.993      ;
; 0.812 ; VGA_sync_gen:VGA_sync|vc[3] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a13~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.338      ; 1.319      ;
; 0.820 ; VGA_sync_gen:VGA_sync|hc[9] ; VGA_sync_gen:VGA_sync|hc[8]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.055      ; 1.019      ;
; 0.850 ; VGA_sync_gen:VGA_sync|hc[1] ; VGA_sync_gen:VGA_sync|hc[3]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.055      ; 1.049      ;
; 0.854 ; VGA_sync_gen:VGA_sync|hc[5] ; VGA_sync_gen:VGA_sync|hc[7]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.055      ; 1.053      ;
; 0.857 ; VGA_sync_gen:VGA_sync|hc[1] ; VGA_sync_gen:VGA_sync|hc[4]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.055      ; 1.056      ;
; 0.858 ; VGA_sync_gen:VGA_sync|hc[4] ; VGA_sync_gen:VGA_sync|hc[7]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.055      ; 1.057      ;
; 0.859 ; VGA_sync_gen:VGA_sync|hc[3] ; VGA_sync_gen:VGA_sync|hc[6]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.055      ; 1.058      ;
; 0.866 ; VGA_sync_gen:VGA_sync|hc[0] ; VGA_sync_gen:VGA_sync|hc[3]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.055      ; 1.065      ;
; 0.873 ; VGA_sync_gen:VGA_sync|hc[0] ; VGA_sync_gen:VGA_sync|hc[4]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.055      ; 1.072      ;
; 0.874 ; VGA_sync_gen:VGA_sync|hc[2] ; VGA_sync_gen:VGA_sync|hc[6]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.055      ; 1.073      ;
; 0.877 ; VGA_sync_gen:VGA_sync|hc[9] ; VGA_sync_gen:VGA_sync|hc[9]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.055      ; 1.076      ;
; 0.880 ; VGA_sync_gen:VGA_sync|hc[5] ; VGA_sync_gen:VGA_sync|hc[5]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.055      ; 1.079      ;
; 0.881 ; VGA_sync_gen:VGA_sync|hc[0] ; VGA_sync_gen:VGA_sync|venable                                                                                 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.055      ; 1.080      ;
; 0.905 ; VGA_sync_gen:VGA_sync|vc[4] ; VGA_sync_gen:VGA_sync|vc[6]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.056      ; 1.105      ;
; 0.905 ; VGA_sync_gen:VGA_sync|hc[6] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a6~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.337      ; 1.411      ;
; 0.905 ; VGA_sync_gen:VGA_sync|hc[9] ; VGA_sync_gen:VGA_sync|hc[5]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.055      ; 1.104      ;
; 0.909 ; VGA_sync_gen:VGA_sync|hc[5] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a6~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.337      ; 1.415      ;
; 0.923 ; VGA_sync_gen:VGA_sync|vc[0] ; VGA_sync_gen:VGA_sync|vc[0]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.056      ; 1.123      ;
; 0.925 ; VGA_sync_gen:VGA_sync|hc[3] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a6~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.337      ; 1.431      ;
; 0.931 ; VGA_sync_gen:VGA_sync|hc[7] ; VGA_sync_gen:VGA_sync|venable                                                                                 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.055      ; 1.130      ;
; 0.932 ; VGA_sync_gen:VGA_sync|hc[1] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a6~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.337      ; 1.438      ;
; 0.935 ; VGA_sync_gen:VGA_sync|vc[5] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a12~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.341      ; 1.445      ;
; 0.937 ; VGA_sync_gen:VGA_sync|vc[5] ; VGA_sync_gen:VGA_sync|vc[6]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.056      ; 1.137      ;
; 0.944 ; VGA_sync_gen:VGA_sync|hc[4] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a6~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.337      ; 1.450      ;
; 0.948 ; VGA_sync_gen:VGA_sync|hc[3] ; VGA_sync_gen:VGA_sync|venable                                                                                 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.055      ; 1.147      ;
; 0.948 ; VGA_sync_gen:VGA_sync|hc[3] ; VGA_sync_gen:VGA_sync|hc[7]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.055      ; 1.147      ;
; 0.951 ; VGA_sync_gen:VGA_sync|hc[2] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a6~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.337      ; 1.457      ;
; 0.952 ; VGA_sync_gen:VGA_sync|hc[6] ; VGA_sync_gen:VGA_sync|hc[8]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.055      ; 1.151      ;
; 0.953 ; VGA_sync_gen:VGA_sync|hc[1] ; VGA_sync_gen:VGA_sync|hc[6]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.055      ; 1.152      ;
; 0.958 ; VGA_sync_gen:VGA_sync|vc[0] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a12~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.341      ; 1.468      ;
; 0.960 ; VGA_sync_gen:VGA_sync|vc[2] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a12~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.341      ; 1.470      ;
; 0.963 ; VGA_sync_gen:VGA_sync|hc[2] ; VGA_sync_gen:VGA_sync|hc[7]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.055      ; 1.162      ;
; 0.967 ; VGA_sync_gen:VGA_sync|vc[4] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a12~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.341      ; 1.477      ;
; 0.968 ; VGA_sync_gen:VGA_sync|vc[3] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a12~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.341      ; 1.478      ;
; 0.969 ; VGA_sync_gen:VGA_sync|hc[0] ; VGA_sync_gen:VGA_sync|hc[6]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.055      ; 1.168      ;
; 0.983 ; VGA_sync_gen:VGA_sync|vc[0] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a13~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.338      ; 1.490      ;
; 0.994 ; VGA_sync_gen:VGA_sync|vc[4] ; VGA_sync_gen:VGA_sync|vc[7]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.056      ; 1.194      ;
; 1.001 ; VGA_sync_gen:VGA_sync|vc[4] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a13~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.338      ; 1.508      ;
; 1.001 ; VGA_sync_gen:VGA_sync|vc[4] ; VGA_sync_gen:VGA_sync|vc[8]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.056      ; 1.201      ;
; 1.008 ; VGA_sync_gen:VGA_sync|vc[1] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a12~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.341      ; 1.518      ;
; 1.013 ; VGA_sync_gen:VGA_sync|vc[5] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a4~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.361      ; 1.543      ;
; 1.015 ; VGA_sync_gen:VGA_sync|hc[1] ; VGA_sync_gen:VGA_sync|hc[8]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.055      ; 1.214      ;
; 1.020 ; VGA_sync_gen:VGA_sync|vc[1] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a7~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.339      ; 1.528      ;
; 1.025 ; VGA_sync_gen:VGA_sync|vc[1] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a5~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.361      ; 1.555      ;
; 1.025 ; VGA_sync_gen:VGA_sync|vc[5] ; VGA_sync_gen:VGA_sync|vc[7]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.056      ; 1.225      ;
; 1.026 ; VGA_sync_gen:VGA_sync|vc[3] ; VGA_sync_gen:VGA_sync|vc[6]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.056      ; 1.226      ;
; 1.028 ; VGA_sync_gen:VGA_sync|hc[7] ; VGA_sync_gen:VGA_sync|hc[8]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.055      ; 1.227      ;
; 1.029 ; VGA_sync_gen:VGA_sync|vc[5] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a10~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.336      ; 1.534      ;
; 1.030 ; VGA_sync_gen:VGA_sync|vc[1] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a10~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.336      ; 1.535      ;
; 1.033 ; VGA_sync_gen:VGA_sync|vc[5] ; VGA_sync_gen:VGA_sync|vc[8]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.056      ; 1.233      ;
; 1.034 ; VGA_sync_gen:VGA_sync|vc[5] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a5~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.361      ; 1.564      ;
; 1.039 ; VGA_sync_gen:VGA_sync|vc[2] ; VGA_sync_gen:VGA_sync|vc[6]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.056      ; 1.239      ;
; 1.042 ; VGA_sync_gen:VGA_sync|hc[1] ; VGA_sync_gen:VGA_sync|hc[7]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.055      ; 1.241      ;
; 1.042 ; VGA_sync_gen:VGA_sync|hc[6] ; VGA_sync_gen:VGA_sync|hc[9]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.055      ; 1.241      ;
; 1.042 ; VGA_sync_gen:VGA_sync|hc[6] ; VGA_sync_gen:VGA_sync|hc[5]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.055      ; 1.241      ;
; 1.045 ; VGA_sync_gen:VGA_sync|vc[1] ; VGA_sync_gen:VGA_sync|vc[9]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.056      ; 1.245      ;
; 1.047 ; VGA_sync_gen:VGA_sync|vc[7] ; VGA_sync_gen:VGA_sync|vc[9]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.056      ; 1.247      ;
; 1.050 ; VGA_sync_gen:VGA_sync|vc[3] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a19~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.339      ; 1.558      ;
; 1.050 ; VGA_sync_gen:VGA_sync|vc[2] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a7~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.339      ; 1.558      ;
; 1.052 ; VGA_sync_gen:VGA_sync|hc[1] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a7~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.358      ; 1.579      ;
; 1.055 ; VGA_sync_gen:VGA_sync|vc[2] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a10~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.336      ; 1.560      ;
; 1.055 ; VGA_sync_gen:VGA_sync|hc[4] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a7~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.358      ; 1.582      ;
; 1.058 ; VGA_sync_gen:VGA_sync|vc[5] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a19~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.339      ; 1.566      ;
; 1.058 ; VGA_sync_gen:VGA_sync|hc[8] ; VGA_sync_gen:VGA_sync|venable                                                                                 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.055      ; 1.257      ;
; 1.058 ; VGA_sync_gen:VGA_sync|hc[0] ; VGA_sync_gen:VGA_sync|hc[7]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.055      ; 1.257      ;
; 1.059 ; VGA_sync_gen:VGA_sync|vc[2] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a18~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.337      ; 1.565      ;
; 1.065 ; VGA_sync_gen:VGA_sync|vc[5] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a7~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.339      ; 1.573      ;
; 1.072 ; VGA_sync_gen:VGA_sync|vc[2] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a19~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.339      ; 1.580      ;
; 1.073 ; VGA_sync_gen:VGA_sync|vc[3] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a18~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.337      ; 1.579      ;
+-------+-----------------------------+---------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk50'                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk50 ; Rise       ; clk50                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk50 ; Rise       ; PixelClock:PCLK|clk25 ;
; 0.155  ; 0.339        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; PixelClock:PCLK|clk25 ;
; 0.315  ; 0.315        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; PCLK|clk25|clk        ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; clk50~input|o         ;
; 0.444  ; 0.660        ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; PixelClock:PCLK|clk25 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; clk50~input|i         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; clk50~input|i         ;
; 0.661  ; 0.661        ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; clk50~input|o         ;
; 0.684  ; 0.684        ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; PCLK|clk25|clk        ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'PixelClock:PCLK|clk25'                                                                                                                                              ;
+--------+--------------+----------------+------------------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                 ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------+
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a17~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a19~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a20~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a21~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a22~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a23~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a2~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a3~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a4~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a5~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a6~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a7~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a8~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a9~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|hc[0]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|hc[1]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|hc[2]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|hc[3]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|hc[4]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|hc[5]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|hc[6]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|hc[7]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|hc[8]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|hc[9]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|vc[0]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|vc[1]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|vc[2]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|vc[3]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|vc[4]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|vc[5]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|vc[6]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|vc[7]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|vc[8]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|vc[9]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|venable                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|address_reg_a[0]                 ;
; 0.198  ; 0.428        ; 0.230          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a0~porta_address_reg0  ;
; 0.198  ; 0.428        ; 0.230          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a10~porta_address_reg0 ;
; 0.198  ; 0.428        ; 0.230          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a12~porta_address_reg0 ;
; 0.198  ; 0.428        ; 0.230          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a13~porta_address_reg0 ;
; 0.198  ; 0.428        ; 0.230          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a15~porta_address_reg0 ;
; 0.198  ; 0.428        ; 0.230          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a18~porta_address_reg0 ;
; 0.198  ; 0.428        ; 0.230          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a1~porta_address_reg0  ;
; 0.198  ; 0.428        ; 0.230          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a21~porta_address_reg0 ;
; 0.198  ; 0.428        ; 0.230          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a22~porta_address_reg0 ;
; 0.198  ; 0.428        ; 0.230          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a6~porta_address_reg0  ;
; 0.198  ; 0.428        ; 0.230          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a7~porta_address_reg0  ;
; 0.199  ; 0.429        ; 0.230          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a19~porta_address_reg0 ;
; 0.199  ; 0.429        ; 0.230          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a23~porta_address_reg0 ;
; 0.199  ; 0.429        ; 0.230          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a3~porta_address_reg0  ;
; 0.199  ; 0.429        ; 0.230          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a8~porta_address_reg0  ;
; 0.200  ; 0.430        ; 0.230          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a11~porta_address_reg0 ;
; 0.200  ; 0.430        ; 0.230          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a14~porta_address_reg0 ;
; 0.200  ; 0.430        ; 0.230          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a16~porta_address_reg0 ;
; 0.200  ; 0.430        ; 0.230          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a20~porta_address_reg0 ;
; 0.200  ; 0.430        ; 0.230          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a4~porta_address_reg0  ;
; 0.200  ; 0.430        ; 0.230          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a5~porta_address_reg0  ;
; 0.200  ; 0.430        ; 0.230          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a9~porta_address_reg0  ;
; 0.201  ; 0.431        ; 0.230          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a2~porta_address_reg0  ;
; 0.202  ; 0.432        ; 0.230          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a17~porta_address_reg0 ;
; 0.295  ; 0.511        ; 0.216          ; High Pulse Width ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|hc[0]                                                                                   ;
; 0.295  ; 0.511        ; 0.216          ; High Pulse Width ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|hc[1]                                                                                   ;
; 0.295  ; 0.511        ; 0.216          ; High Pulse Width ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|hc[2]                                                                                   ;
; 0.295  ; 0.511        ; 0.216          ; High Pulse Width ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|hc[3]                                                                                   ;
; 0.295  ; 0.511        ; 0.216          ; High Pulse Width ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|hc[4]                                                                                   ;
; 0.295  ; 0.511        ; 0.216          ; High Pulse Width ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|hc[5]                                                                                   ;
; 0.295  ; 0.511        ; 0.216          ; High Pulse Width ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|hc[6]                                                                                   ;
; 0.295  ; 0.511        ; 0.216          ; High Pulse Width ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|hc[7]                                                                                   ;
; 0.295  ; 0.511        ; 0.216          ; High Pulse Width ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|hc[8]                                                                                   ;
; 0.295  ; 0.511        ; 0.216          ; High Pulse Width ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|hc[9]                                                                                   ;
; 0.295  ; 0.511        ; 0.216          ; High Pulse Width ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|vc[0]                                                                                   ;
; 0.295  ; 0.511        ; 0.216          ; High Pulse Width ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|vc[1]                                                                                   ;
; 0.295  ; 0.511        ; 0.216          ; High Pulse Width ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|vc[2]                                                                                   ;
; 0.295  ; 0.511        ; 0.216          ; High Pulse Width ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|vc[3]                                                                                   ;
; 0.295  ; 0.511        ; 0.216          ; High Pulse Width ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|vc[4]                                                                                   ;
; 0.295  ; 0.511        ; 0.216          ; High Pulse Width ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|vc[5]                                                                                   ;
; 0.295  ; 0.511        ; 0.216          ; High Pulse Width ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|vc[6]                                                                                   ;
; 0.295  ; 0.511        ; 0.216          ; High Pulse Width ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|vc[7]                                                                                   ;
; 0.295  ; 0.511        ; 0.216          ; High Pulse Width ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|vc[8]                                                                                   ;
; 0.295  ; 0.511        ; 0.216          ; High Pulse Width ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|vc[9]                                                                                   ;
; 0.295  ; 0.511        ; 0.216          ; High Pulse Width ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|venable                                                                                 ;
; 0.295  ; 0.511        ; 0.216          ; High Pulse Width ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|address_reg_a[0]                 ;
; 0.303  ; 0.487        ; 0.184          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|venable                                                                                 ;
; 0.304  ; 0.488        ; 0.184          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|hc[0]                                                                                   ;
; 0.304  ; 0.488        ; 0.184          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|hc[1]                                                                                   ;
; 0.304  ; 0.488        ; 0.184          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|hc[2]                                                                                   ;
; 0.304  ; 0.488        ; 0.184          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|hc[3]                                                                                   ;
; 0.304  ; 0.488        ; 0.184          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|hc[4]                                                                                   ;
; 0.304  ; 0.488        ; 0.184          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|hc[5]                                                                                   ;
; 0.304  ; 0.488        ; 0.184          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|hc[6]                                                                                   ;
+--------+--------------+----------------+------------------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Setup Times                                                                              ;
+-------------+-----------------------+-------+-------+------------+-----------------------+
; Data Port   ; Clock Port            ; Rise  ; Fall  ; Clock Edge ; Clock Reference       ;
+-------------+-----------------------+-------+-------+------------+-----------------------+
; buttons[*]  ; PixelClock:PCLK|clk25 ; 5.953 ; 6.327 ; Rise       ; PixelClock:PCLK|clk25 ;
;  buttons[0] ; PixelClock:PCLK|clk25 ; 5.922 ; 6.327 ; Rise       ; PixelClock:PCLK|clk25 ;
;  buttons[1] ; PixelClock:PCLK|clk25 ; 5.617 ; 5.986 ; Rise       ; PixelClock:PCLK|clk25 ;
;  buttons[2] ; PixelClock:PCLK|clk25 ; 5.953 ; 6.251 ; Rise       ; PixelClock:PCLK|clk25 ;
+-------------+-----------------------+-------+-------+------------+-----------------------+


+--------------------------------------------------------------------------------------------+
; Hold Times                                                                                 ;
+-------------+-----------------------+--------+--------+------------+-----------------------+
; Data Port   ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference       ;
+-------------+-----------------------+--------+--------+------------+-----------------------+
; buttons[*]  ; PixelClock:PCLK|clk25 ; -2.795 ; -3.155 ; Rise       ; PixelClock:PCLK|clk25 ;
;  buttons[0] ; PixelClock:PCLK|clk25 ; -3.088 ; -3.467 ; Rise       ; PixelClock:PCLK|clk25 ;
;  buttons[1] ; PixelClock:PCLK|clk25 ; -2.795 ; -3.155 ; Rise       ; PixelClock:PCLK|clk25 ;
;  buttons[2] ; PixelClock:PCLK|clk25 ; -3.067 ; -3.463 ; Rise       ; PixelClock:PCLK|clk25 ;
+-------------+-----------------------+--------+--------+------------+-----------------------+


+-------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                     ;
+------------+-----------------------+--------+--------+------------+-----------------------+
; Data Port  ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference       ;
+------------+-----------------------+--------+--------+------------+-----------------------+
; Horiz_Sync ; PixelClock:PCLK|clk25 ; 7.008  ; 6.985  ; Rise       ; PixelClock:PCLK|clk25 ;
; Vert_Sync  ; PixelClock:PCLK|clk25 ; 8.536  ; 8.586  ; Rise       ; PixelClock:PCLK|clk25 ;
; blue[*]    ; PixelClock:PCLK|clk25 ; 10.376 ; 10.455 ; Rise       ; PixelClock:PCLK|clk25 ;
;  blue[0]   ; PixelClock:PCLK|clk25 ; 9.855  ; 9.870  ; Rise       ; PixelClock:PCLK|clk25 ;
;  blue[1]   ; PixelClock:PCLK|clk25 ; 10.376 ; 10.408 ; Rise       ; PixelClock:PCLK|clk25 ;
;  blue[2]   ; PixelClock:PCLK|clk25 ; 10.373 ; 10.455 ; Rise       ; PixelClock:PCLK|clk25 ;
;  blue[3]   ; PixelClock:PCLK|clk25 ; 10.226 ; 10.255 ; Rise       ; PixelClock:PCLK|clk25 ;
; green[*]   ; PixelClock:PCLK|clk25 ; 10.565 ; 10.672 ; Rise       ; PixelClock:PCLK|clk25 ;
;  green[0]  ; PixelClock:PCLK|clk25 ; 10.006 ; 10.071 ; Rise       ; PixelClock:PCLK|clk25 ;
;  green[1]  ; PixelClock:PCLK|clk25 ; 10.565 ; 10.672 ; Rise       ; PixelClock:PCLK|clk25 ;
;  green[2]  ; PixelClock:PCLK|clk25 ; 10.469 ; 10.542 ; Rise       ; PixelClock:PCLK|clk25 ;
;  green[3]  ; PixelClock:PCLK|clk25 ; 10.154 ; 10.211 ; Rise       ; PixelClock:PCLK|clk25 ;
; red[*]     ; PixelClock:PCLK|clk25 ; 10.635 ; 10.704 ; Rise       ; PixelClock:PCLK|clk25 ;
;  red[0]    ; PixelClock:PCLK|clk25 ; 10.635 ; 10.704 ; Rise       ; PixelClock:PCLK|clk25 ;
;  red[1]    ; PixelClock:PCLK|clk25 ; 10.125 ; 10.209 ; Rise       ; PixelClock:PCLK|clk25 ;
;  red[2]    ; PixelClock:PCLK|clk25 ; 10.601 ; 10.608 ; Rise       ; PixelClock:PCLK|clk25 ;
;  red[3]    ; PixelClock:PCLK|clk25 ; 10.482 ; 10.514 ; Rise       ; PixelClock:PCLK|clk25 ;
+------------+-----------------------+--------+--------+------------+-----------------------+


+-----------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                           ;
+------------+-----------------------+-------+-------+------------+-----------------------+
; Data Port  ; Clock Port            ; Rise  ; Fall  ; Clock Edge ; Clock Reference       ;
+------------+-----------------------+-------+-------+------------+-----------------------+
; Horiz_Sync ; PixelClock:PCLK|clk25 ; 5.959 ; 5.941 ; Rise       ; PixelClock:PCLK|clk25 ;
; Vert_Sync  ; PixelClock:PCLK|clk25 ; 6.249 ; 6.299 ; Rise       ; PixelClock:PCLK|clk25 ;
; blue[*]    ; PixelClock:PCLK|clk25 ; 6.286 ; 6.268 ; Rise       ; PixelClock:PCLK|clk25 ;
;  blue[0]   ; PixelClock:PCLK|clk25 ; 6.286 ; 6.268 ; Rise       ; PixelClock:PCLK|clk25 ;
;  blue[1]   ; PixelClock:PCLK|clk25 ; 6.798 ; 6.819 ; Rise       ; PixelClock:PCLK|clk25 ;
;  blue[2]   ; PixelClock:PCLK|clk25 ; 6.630 ; 6.568 ; Rise       ; PixelClock:PCLK|clk25 ;
;  blue[3]   ; PixelClock:PCLK|clk25 ; 6.871 ; 6.857 ; Rise       ; PixelClock:PCLK|clk25 ;
; green[*]   ; PixelClock:PCLK|clk25 ; 6.387 ; 6.352 ; Rise       ; PixelClock:PCLK|clk25 ;
;  green[0]  ; PixelClock:PCLK|clk25 ; 6.387 ; 6.352 ; Rise       ; PixelClock:PCLK|clk25 ;
;  green[1]  ; PixelClock:PCLK|clk25 ; 7.029 ; 7.010 ; Rise       ; PixelClock:PCLK|clk25 ;
;  green[2]  ; PixelClock:PCLK|clk25 ; 6.939 ; 6.881 ; Rise       ; PixelClock:PCLK|clk25 ;
;  green[3]  ; PixelClock:PCLK|clk25 ; 6.531 ; 6.488 ; Rise       ; PixelClock:PCLK|clk25 ;
; red[*]     ; PixelClock:PCLK|clk25 ; 6.502 ; 6.471 ; Rise       ; PixelClock:PCLK|clk25 ;
;  red[0]    ; PixelClock:PCLK|clk25 ; 7.097 ; 7.042 ; Rise       ; PixelClock:PCLK|clk25 ;
;  red[1]    ; PixelClock:PCLK|clk25 ; 6.502 ; 6.471 ; Rise       ; PixelClock:PCLK|clk25 ;
;  red[2]    ; PixelClock:PCLK|clk25 ; 7.042 ; 6.967 ; Rise       ; PixelClock:PCLK|clk25 ;
;  red[3]    ; PixelClock:PCLK|clk25 ; 6.899 ; 6.926 ; Rise       ; PixelClock:PCLK|clk25 ;
+------------+-----------------------+-------+-------+------------+-----------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; buttons[0] ; blue[0]     ; 11.044 ; 11.047 ; 11.432 ; 11.462 ;
; buttons[0] ; blue[1]     ; 11.565 ; 11.585 ; 11.953 ; 12.000 ;
; buttons[0] ; blue[2]     ; 11.562 ; 11.632 ; 11.950 ; 12.047 ;
; buttons[0] ; blue[3]     ; 11.415 ; 11.432 ; 11.803 ; 11.847 ;
; buttons[0] ; green[0]    ; 11.195 ; 11.248 ; 11.583 ; 11.663 ;
; buttons[0] ; green[1]    ; 11.754 ; 11.849 ; 12.142 ; 12.264 ;
; buttons[0] ; green[2]    ; 11.658 ; 11.719 ; 12.046 ; 12.134 ;
; buttons[0] ; green[3]    ; 11.343 ; 11.388 ; 11.731 ; 11.803 ;
; buttons[0] ; red[0]      ; 11.824 ; 11.881 ; 12.212 ; 12.296 ;
; buttons[0] ; red[1]      ; 11.314 ; 11.386 ; 11.702 ; 11.801 ;
; buttons[0] ; red[2]      ; 11.790 ; 11.785 ; 12.178 ; 12.200 ;
; buttons[0] ; red[3]      ; 11.671 ; 11.691 ; 12.059 ; 12.106 ;
; buttons[1] ; blue[0]     ; 10.567 ; 10.609 ; 10.938 ; 10.988 ;
; buttons[1] ; blue[1]     ; 11.088 ; 11.147 ; 11.459 ; 11.526 ;
; buttons[1] ; blue[2]     ; 11.085 ; 11.194 ; 11.456 ; 11.573 ;
; buttons[1] ; blue[3]     ; 10.938 ; 10.994 ; 11.309 ; 11.373 ;
; buttons[1] ; green[0]    ; 10.718 ; 10.810 ; 11.089 ; 11.189 ;
; buttons[1] ; green[1]    ; 11.277 ; 11.411 ; 11.648 ; 11.790 ;
; buttons[1] ; green[2]    ; 11.181 ; 11.281 ; 11.552 ; 11.660 ;
; buttons[1] ; green[3]    ; 10.866 ; 10.950 ; 11.237 ; 11.329 ;
; buttons[1] ; red[0]      ; 11.347 ; 11.443 ; 11.718 ; 11.822 ;
; buttons[1] ; red[1]      ; 10.837 ; 10.948 ; 11.208 ; 11.327 ;
; buttons[1] ; red[2]      ; 11.313 ; 11.347 ; 11.684 ; 11.726 ;
; buttons[1] ; red[3]      ; 11.194 ; 11.253 ; 11.565 ; 11.632 ;
; buttons[2] ; blue[0]     ; 10.909 ; 10.919 ; 11.330 ; 11.345 ;
; buttons[2] ; blue[1]     ; 11.430 ; 11.457 ; 11.851 ; 11.883 ;
; buttons[2] ; blue[2]     ; 11.427 ; 11.504 ; 11.848 ; 11.930 ;
; buttons[2] ; blue[3]     ; 11.280 ; 11.304 ; 11.701 ; 11.730 ;
; buttons[2] ; green[0]    ; 11.060 ; 11.120 ; 11.481 ; 11.546 ;
; buttons[2] ; green[1]    ; 11.619 ; 11.721 ; 12.040 ; 12.147 ;
; buttons[2] ; green[2]    ; 11.523 ; 11.591 ; 11.944 ; 12.017 ;
; buttons[2] ; green[3]    ; 11.208 ; 11.260 ; 11.629 ; 11.686 ;
; buttons[2] ; red[0]      ; 11.689 ; 11.753 ; 12.110 ; 12.179 ;
; buttons[2] ; red[1]      ; 11.179 ; 11.258 ; 11.600 ; 11.684 ;
; buttons[2] ; red[2]      ; 11.655 ; 11.657 ; 12.076 ; 12.083 ;
; buttons[2] ; red[3]      ; 11.536 ; 11.563 ; 11.957 ; 11.989 ;
+------------+-------------+--------+--------+--------+--------+


+------------------------------------------------------------+
; Minimum Propagation Delay                                  ;
+------------+-------------+-------+-------+--------+--------+
; Input Port ; Output Port ; RR    ; RF    ; FR     ; FF     ;
+------------+-------------+-------+-------+--------+--------+
; buttons[0] ; blue[0]     ; 9.236 ; 9.104 ; 9.489  ; 9.540  ;
; buttons[0] ; blue[1]     ; 9.695 ; 9.594 ; 9.948  ; 10.030 ;
; buttons[0] ; blue[2]     ; 9.700 ; 9.597 ; 9.953  ; 10.033 ;
; buttons[0] ; blue[3]     ; 9.600 ; 9.481 ; 9.853  ; 9.917  ;
; buttons[0] ; green[0]    ; 9.356 ; 9.256 ; 9.609  ; 9.692  ;
; buttons[0] ; green[1]    ; 9.894 ; 9.822 ; 10.147 ; 10.258 ;
; buttons[0] ; green[2]    ; 9.802 ; 9.698 ; 10.055 ; 10.134 ;
; buttons[0] ; green[3]    ; 9.498 ; 9.390 ; 9.751  ; 9.826  ;
; buttons[0] ; red[0]      ; 9.961 ; 9.853 ; 10.214 ; 10.289 ;
; buttons[0] ; red[1]      ; 9.500 ; 9.434 ; 9.753  ; 9.870  ;
; buttons[0] ; red[2]      ; 9.929 ; 9.769 ; 10.182 ; 10.205 ;
; buttons[0] ; red[3]      ; 9.797 ; 9.696 ; 10.050 ; 10.132 ;
; buttons[1] ; blue[0]     ; 8.724 ; 8.709 ; 9.085  ; 9.076  ;
; buttons[1] ; blue[1]     ; 9.183 ; 9.199 ; 9.544  ; 9.566  ;
; buttons[1] ; blue[2]     ; 9.188 ; 9.202 ; 9.549  ; 9.569  ;
; buttons[1] ; blue[3]     ; 9.088 ; 9.086 ; 9.449  ; 9.453  ;
; buttons[1] ; green[0]    ; 8.844 ; 8.861 ; 9.205  ; 9.228  ;
; buttons[1] ; green[1]    ; 9.382 ; 9.427 ; 9.743  ; 9.794  ;
; buttons[1] ; green[2]    ; 9.290 ; 9.303 ; 9.651  ; 9.670  ;
; buttons[1] ; green[3]    ; 8.986 ; 8.995 ; 9.347  ; 9.362  ;
; buttons[1] ; red[0]      ; 9.449 ; 9.458 ; 9.810  ; 9.825  ;
; buttons[1] ; red[1]      ; 8.988 ; 9.039 ; 9.349  ; 9.406  ;
; buttons[1] ; red[2]      ; 9.417 ; 9.374 ; 9.778  ; 9.741  ;
; buttons[1] ; red[3]      ; 9.285 ; 9.301 ; 9.646  ; 9.668  ;
; buttons[2] ; blue[0]     ; 9.038 ; 8.981 ; 9.388  ; 9.413  ;
; buttons[2] ; blue[1]     ; 9.497 ; 9.471 ; 9.847  ; 9.903  ;
; buttons[2] ; blue[2]     ; 9.502 ; 9.474 ; 9.852  ; 9.906  ;
; buttons[2] ; blue[3]     ; 9.402 ; 9.358 ; 9.752  ; 9.790  ;
; buttons[2] ; green[0]    ; 9.158 ; 9.133 ; 9.508  ; 9.565  ;
; buttons[2] ; green[1]    ; 9.696 ; 9.699 ; 10.046 ; 10.131 ;
; buttons[2] ; green[2]    ; 9.604 ; 9.575 ; 9.954  ; 10.007 ;
; buttons[2] ; green[3]    ; 9.300 ; 9.267 ; 9.650  ; 9.699  ;
; buttons[2] ; red[0]      ; 9.763 ; 9.730 ; 10.113 ; 10.162 ;
; buttons[2] ; red[1]      ; 9.302 ; 9.311 ; 9.652  ; 9.743  ;
; buttons[2] ; red[2]      ; 9.731 ; 9.646 ; 10.081 ; 10.078 ;
; buttons[2] ; red[3]      ; 9.599 ; 9.573 ; 9.949  ; 10.005 ;
+------------+-------------+-------+-------+--------+--------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary             ;
+-----------------------+--------+---------------+
; Clock                 ; Slack  ; End Point TNS ;
+-----------------------+--------+---------------+
; PixelClock:PCLK|clk25 ; -1.290 ; -28.864       ;
; clk50                 ; 0.291  ; 0.000         ;
+-----------------------+--------+---------------+


+------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary              ;
+-----------------------+--------+---------------+
; Clock                 ; Slack  ; End Point TNS ;
+-----------------------+--------+---------------+
; clk50                 ; -0.108 ; -0.108        ;
; PixelClock:PCLK|clk25 ; 0.306  ; 0.000         ;
+-----------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-----------------------+--------+-----------------+
; Clock                 ; Slack  ; End Point TNS   ;
+-----------------------+--------+-----------------+
; clk50                 ; -3.000 ; -4.044          ;
; PixelClock:PCLK|clk25 ; -1.000 ; -46.000         ;
+-----------------------+--------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PixelClock:PCLK|clk25'                                                                                                                                                                                           ;
+--------+-----------------------------+---------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                                                                                       ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+---------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; -1.290 ; VGA_sync_gen:VGA_sync|vc[1] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a3~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.127      ; 2.426      ;
; -1.285 ; VGA_sync_gen:VGA_sync|vc[1] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a23~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.126      ; 2.420      ;
; -1.264 ; VGA_sync_gen:VGA_sync|vc[1] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a9~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.114      ; 2.387      ;
; -1.243 ; VGA_sync_gen:VGA_sync|vc[0] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a3~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.127      ; 2.379      ;
; -1.238 ; VGA_sync_gen:VGA_sync|vc[0] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a23~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.126      ; 2.373      ;
; -1.236 ; VGA_sync_gen:VGA_sync|vc[3] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a3~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.127      ; 2.372      ;
; -1.231 ; VGA_sync_gen:VGA_sync|vc[3] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a23~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.126      ; 2.366      ;
; -1.217 ; VGA_sync_gen:VGA_sync|vc[0] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a9~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.114      ; 2.340      ;
; -1.210 ; VGA_sync_gen:VGA_sync|vc[3] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a9~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.114      ; 2.333      ;
; -1.187 ; VGA_sync_gen:VGA_sync|vc[2] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a3~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.127      ; 2.323      ;
; -1.182 ; VGA_sync_gen:VGA_sync|vc[2] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a23~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.126      ; 2.317      ;
; -1.161 ; VGA_sync_gen:VGA_sync|vc[2] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a9~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.114      ; 2.284      ;
; -1.149 ; VGA_sync_gen:VGA_sync|vc[1] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a16~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.128      ; 2.286      ;
; -1.149 ; VGA_sync_gen:VGA_sync|vc[5] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a3~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.127      ; 2.285      ;
; -1.144 ; VGA_sync_gen:VGA_sync|vc[5] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a23~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.126      ; 2.279      ;
; -1.136 ; VGA_sync_gen:VGA_sync|vc[1] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a6~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.123      ; 2.268      ;
; -1.123 ; VGA_sync_gen:VGA_sync|vc[5] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a9~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.114      ; 2.246      ;
; -1.119 ; VGA_sync_gen:VGA_sync|vc[1] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a20~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.129      ; 2.257      ;
; -1.118 ; VGA_sync_gen:VGA_sync|vc[1] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a22~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.123      ; 2.250      ;
; -1.107 ; VGA_sync_gen:VGA_sync|vc[4] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a3~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.127      ; 2.243      ;
; -1.102 ; VGA_sync_gen:VGA_sync|vc[4] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a23~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.126      ; 2.237      ;
; -1.102 ; VGA_sync_gen:VGA_sync|vc[0] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a16~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.128      ; 2.239      ;
; -1.095 ; VGA_sync_gen:VGA_sync|vc[3] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a16~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.128      ; 2.232      ;
; -1.089 ; VGA_sync_gen:VGA_sync|vc[0] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a6~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.123      ; 2.221      ;
; -1.082 ; VGA_sync_gen:VGA_sync|vc[3] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a6~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.123      ; 2.214      ;
; -1.081 ; VGA_sync_gen:VGA_sync|vc[4] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a9~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.114      ; 2.204      ;
; -1.075 ; VGA_sync_gen:VGA_sync|vc[1] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a1~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.120      ; 2.204      ;
; -1.072 ; VGA_sync_gen:VGA_sync|vc[0] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a20~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.129      ; 2.210      ;
; -1.071 ; VGA_sync_gen:VGA_sync|vc[0] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a22~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.123      ; 2.203      ;
; -1.065 ; VGA_sync_gen:VGA_sync|vc[3] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a20~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.129      ; 2.203      ;
; -1.064 ; VGA_sync_gen:VGA_sync|vc[3] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a22~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.123      ; 2.196      ;
; -1.057 ; VGA_sync_gen:VGA_sync|vc[1] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a0~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.118      ; 2.184      ;
; -1.056 ; VGA_sync_gen:VGA_sync|vc[1] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a2~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.116      ; 2.181      ;
; -1.046 ; VGA_sync_gen:VGA_sync|vc[2] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a16~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.128      ; 2.183      ;
; -1.033 ; VGA_sync_gen:VGA_sync|vc[2] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a6~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.123      ; 2.165      ;
; -1.028 ; VGA_sync_gen:VGA_sync|vc[0] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a1~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.120      ; 2.157      ;
; -1.025 ; VGA_sync_gen:VGA_sync|vc[1] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a21~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.121      ; 2.155      ;
; -1.021 ; VGA_sync_gen:VGA_sync|vc[3] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a1~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.120      ; 2.150      ;
; -1.016 ; VGA_sync_gen:VGA_sync|vc[2] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a20~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.129      ; 2.154      ;
; -1.015 ; VGA_sync_gen:VGA_sync|vc[2] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a22~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.123      ; 2.147      ;
; -1.010 ; VGA_sync_gen:VGA_sync|vc[0] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a0~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.118      ; 2.137      ;
; -1.009 ; VGA_sync_gen:VGA_sync|vc[0] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a2~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.116      ; 2.134      ;
; -1.008 ; VGA_sync_gen:VGA_sync|vc[5] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a16~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.128      ; 2.145      ;
; -1.006 ; VGA_sync_gen:VGA_sync|hc[1] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a11~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.125      ; 2.140      ;
; -1.004 ; VGA_sync_gen:VGA_sync|vc[1] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a8~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.132      ; 2.145      ;
; -1.003 ; VGA_sync_gen:VGA_sync|vc[1] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a14~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.133      ; 2.145      ;
; -1.003 ; VGA_sync_gen:VGA_sync|vc[3] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a0~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.118      ; 2.130      ;
; -1.002 ; VGA_sync_gen:VGA_sync|vc[3] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a2~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.116      ; 2.127      ;
; -0.995 ; VGA_sync_gen:VGA_sync|vc[5] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a6~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.123      ; 2.127      ;
; -0.985 ; VGA_sync_gen:VGA_sync|vc[1] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a11~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.130      ; 2.124      ;
; -0.978 ; VGA_sync_gen:VGA_sync|vc[5] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a20~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.129      ; 2.116      ;
; -0.978 ; VGA_sync_gen:VGA_sync|vc[0] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a21~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.121      ; 2.108      ;
; -0.977 ; VGA_sync_gen:VGA_sync|vc[5] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a22~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.123      ; 2.109      ;
; -0.972 ; VGA_sync_gen:VGA_sync|vc[2] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a1~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.120      ; 2.101      ;
; -0.971 ; VGA_sync_gen:VGA_sync|vc[3] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a21~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.121      ; 2.101      ;
; -0.968 ; VGA_sync_gen:VGA_sync|vc[6] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a3~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.128      ; 2.105      ;
; -0.968 ; VGA_sync_gen:VGA_sync|hc[0] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a11~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.125      ; 2.102      ;
; -0.966 ; VGA_sync_gen:VGA_sync|vc[4] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a16~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.128      ; 2.103      ;
; -0.963 ; VGA_sync_gen:VGA_sync|vc[6] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a23~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.127      ; 2.099      ;
; -0.957 ; VGA_sync_gen:VGA_sync|vc[0] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a8~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.132      ; 2.098      ;
; -0.956 ; VGA_sync_gen:VGA_sync|vc[0] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a14~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.133      ; 2.098      ;
; -0.954 ; VGA_sync_gen:VGA_sync|vc[2] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a0~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.118      ; 2.081      ;
; -0.953 ; VGA_sync_gen:VGA_sync|vc[4] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a6~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.123      ; 2.085      ;
; -0.953 ; VGA_sync_gen:VGA_sync|vc[2] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a2~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.116      ; 2.078      ;
; -0.953 ; VGA_sync_gen:VGA_sync|hc[3] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a11~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.125      ; 2.087      ;
; -0.950 ; VGA_sync_gen:VGA_sync|vc[3] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a8~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.132      ; 2.091      ;
; -0.949 ; VGA_sync_gen:VGA_sync|vc[3] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a14~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.133      ; 2.091      ;
; -0.942 ; VGA_sync_gen:VGA_sync|vc[6] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a9~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.115      ; 2.066      ;
; -0.938 ; VGA_sync_gen:VGA_sync|vc[0] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a11~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.130      ; 2.077      ;
; -0.937 ; VGA_sync_gen:VGA_sync|vc[1] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a12~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.122      ; 2.068      ;
; -0.936 ; VGA_sync_gen:VGA_sync|vc[4] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a20~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.129      ; 2.074      ;
; -0.935 ; VGA_sync_gen:VGA_sync|vc[4] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a22~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.123      ; 2.067      ;
; -0.935 ; VGA_sync_gen:VGA_sync|hc[1] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a17~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.127      ; 2.071      ;
; -0.934 ; VGA_sync_gen:VGA_sync|vc[5] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a1~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.120      ; 2.063      ;
; -0.931 ; VGA_sync_gen:VGA_sync|vc[3] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a11~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.130      ; 2.070      ;
; -0.922 ; VGA_sync_gen:VGA_sync|vc[2] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a21~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.121      ; 2.052      ;
; -0.916 ; VGA_sync_gen:VGA_sync|vc[5] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a0~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.118      ; 2.043      ;
; -0.915 ; VGA_sync_gen:VGA_sync|vc[5] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a2~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.116      ; 2.040      ;
; -0.913 ; VGA_sync_gen:VGA_sync|hc[2] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a11~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.125      ; 2.047      ;
; -0.901 ; VGA_sync_gen:VGA_sync|vc[2] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a8~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.132      ; 2.042      ;
; -0.901 ; VGA_sync_gen:VGA_sync|hc[5] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a11~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.125      ; 2.035      ;
; -0.900 ; VGA_sync_gen:VGA_sync|vc[2] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a14~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.133      ; 2.042      ;
; -0.892 ; VGA_sync_gen:VGA_sync|vc[4] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a1~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.120      ; 2.021      ;
; -0.891 ; VGA_sync_gen:VGA_sync|hc[0] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a17~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.127      ; 2.027      ;
; -0.890 ; VGA_sync_gen:VGA_sync|vc[0] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a12~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.122      ; 2.021      ;
; -0.889 ; VGA_sync_gen:VGA_sync|hc[1] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a15~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.129      ; 2.027      ;
; -0.884 ; VGA_sync_gen:VGA_sync|vc[5] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a21~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.121      ; 2.014      ;
; -0.883 ; VGA_sync_gen:VGA_sync|vc[3] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a12~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.122      ; 2.014      ;
; -0.882 ; VGA_sync_gen:VGA_sync|vc[2] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a11~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.130      ; 2.021      ;
; -0.882 ; VGA_sync_gen:VGA_sync|hc[3] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a17~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.127      ; 2.018      ;
; -0.880 ; VGA_sync_gen:VGA_sync|hc[1] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a10~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.131      ; 2.020      ;
; -0.874 ; VGA_sync_gen:VGA_sync|vc[4] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a0~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.118      ; 2.001      ;
; -0.873 ; VGA_sync_gen:VGA_sync|vc[4] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a2~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.116      ; 1.998      ;
; -0.864 ; VGA_sync_gen:VGA_sync|hc[0] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a15~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.129      ; 2.002      ;
; -0.863 ; VGA_sync_gen:VGA_sync|vc[5] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a8~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.132      ; 2.004      ;
; -0.862 ; VGA_sync_gen:VGA_sync|vc[5] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a14~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.133      ; 2.004      ;
; -0.855 ; VGA_sync_gen:VGA_sync|hc[0] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a10~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.131      ; 1.995      ;
; -0.852 ; VGA_sync_gen:VGA_sync|hc[4] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a11~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.125      ; 1.986      ;
; -0.844 ; VGA_sync_gen:VGA_sync|vc[5] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a11~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.130      ; 1.983      ;
; -0.842 ; VGA_sync_gen:VGA_sync|vc[4] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a21~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1.000        ; 0.121      ; 1.972      ;
+--------+-----------------------------+---------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk50'                                                                                                  ;
+-------+-----------------------+-----------------------+-----------------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node               ; Launch Clock          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------+-----------------------+-------------+--------------+------------+------------+
; 0.291 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; clk50       ; 0.500        ; 0.917      ; 1.208      ;
; 0.797 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; clk50       ; 1.000        ; 0.917      ; 1.202      ;
+-------+-----------------------+-----------------------+-----------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk50'                                                                                                    ;
+--------+-----------------------+-----------------------+-----------------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node               ; Launch Clock          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------+-----------------------+-------------+--------------+------------+------------+
; -0.108 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; clk50       ; 0.000        ; 0.948      ; 1.059      ;
; 0.416  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; clk50       ; -0.500       ; 0.948      ; 1.083      ;
+--------+-----------------------+-----------------------+-----------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PixelClock:PCLK|clk25'                                                                                                                                                                                           ;
+-------+-----------------------------+---------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                                                                                       ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+---------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; 0.306 ; VGA_sync_gen:VGA_sync|hc[7] ; VGA_sync_gen:VGA_sync|hc[7]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; VGA_sync_gen:VGA_sync|hc[4] ; VGA_sync_gen:VGA_sync|hc[4]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.036      ; 0.426      ;
; 0.309 ; VGA_sync_gen:VGA_sync|hc[1] ; VGA_sync_gen:VGA_sync|hc[1]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.036      ; 0.429      ;
; 0.310 ; VGA_sync_gen:VGA_sync|hc[3] ; VGA_sync_gen:VGA_sync|hc[3]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.036      ; 0.430      ;
; 0.312 ; VGA_sync_gen:VGA_sync|vc[8] ; VGA_sync_gen:VGA_sync|vc[8]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.035      ; 0.431      ;
; 0.312 ; VGA_sync_gen:VGA_sync|vc[7] ; VGA_sync_gen:VGA_sync|vc[7]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.035      ; 0.431      ;
; 0.312 ; VGA_sync_gen:VGA_sync|hc[6] ; VGA_sync_gen:VGA_sync|hc[6]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.036      ; 0.432      ;
; 0.312 ; VGA_sync_gen:VGA_sync|hc[2] ; VGA_sync_gen:VGA_sync|hc[2]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.036      ; 0.432      ;
; 0.313 ; VGA_sync_gen:VGA_sync|vc[6] ; VGA_sync_gen:VGA_sync|vc[6]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.035      ; 0.432      ;
; 0.322 ; VGA_sync_gen:VGA_sync|hc[0] ; VGA_sync_gen:VGA_sync|hc[0]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.036      ; 0.442      ;
; 0.359 ; VGA_sync_gen:VGA_sync|hc[6] ; VGA_sync_gen:VGA_sync|venable                                                                                 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.036      ; 0.479      ;
; 0.387 ; VGA_sync_gen:VGA_sync|hc[9] ; VGA_sync_gen:VGA_sync|venable                                                                                 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.036      ; 0.507      ;
; 0.420 ; VGA_sync_gen:VGA_sync|vc[9] ; VGA_sync_gen:VGA_sync|vc[9]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.035      ; 0.539      ;
; 0.441 ; VGA_sync_gen:VGA_sync|vc[1] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a13~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.217      ; 0.762      ;
; 0.445 ; VGA_sync_gen:VGA_sync|vc[2] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a13~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.217      ; 0.766      ;
; 0.450 ; VGA_sync_gen:VGA_sync|hc[1] ; VGA_sync_gen:VGA_sync|venable                                                                                 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.036      ; 0.570      ;
; 0.453 ; VGA_sync_gen:VGA_sync|vc[5] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a13~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.217      ; 0.774      ;
; 0.458 ; VGA_sync_gen:VGA_sync|hc[1] ; VGA_sync_gen:VGA_sync|hc[2]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.036      ; 0.578      ;
; 0.459 ; VGA_sync_gen:VGA_sync|hc[3] ; VGA_sync_gen:VGA_sync|hc[4]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.036      ; 0.579      ;
; 0.461 ; VGA_sync_gen:VGA_sync|vc[7] ; VGA_sync_gen:VGA_sync|vc[8]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.035      ; 0.580      ;
; 0.461 ; VGA_sync_gen:VGA_sync|hc[5] ; VGA_sync_gen:VGA_sync|hc[6]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.036      ; 0.581      ;
; 0.466 ; VGA_sync_gen:VGA_sync|vc[0] ; VGA_sync_gen:VGA_sync|vc[9]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.035      ; 0.585      ;
; 0.467 ; VGA_sync_gen:VGA_sync|vc[3] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a13~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.217      ; 0.788      ;
; 0.467 ; VGA_sync_gen:VGA_sync|hc[4] ; VGA_sync_gen:VGA_sync|hc[6]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.036      ; 0.587      ;
; 0.469 ; VGA_sync_gen:VGA_sync|hc[8] ; VGA_sync_gen:VGA_sync|hc[8]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.036      ; 0.589      ;
; 0.469 ; VGA_sync_gen:VGA_sync|hc[0] ; VGA_sync_gen:VGA_sync|hc[1]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.036      ; 0.589      ;
; 0.470 ; VGA_sync_gen:VGA_sync|hc[6] ; VGA_sync_gen:VGA_sync|hc[7]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.036      ; 0.590      ;
; 0.470 ; VGA_sync_gen:VGA_sync|hc[2] ; VGA_sync_gen:VGA_sync|hc[3]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.036      ; 0.590      ;
; 0.471 ; VGA_sync_gen:VGA_sync|vc[6] ; VGA_sync_gen:VGA_sync|vc[7]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.035      ; 0.590      ;
; 0.472 ; VGA_sync_gen:VGA_sync|hc[0] ; VGA_sync_gen:VGA_sync|hc[2]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.036      ; 0.592      ;
; 0.473 ; VGA_sync_gen:VGA_sync|hc[2] ; VGA_sync_gen:VGA_sync|hc[4]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.036      ; 0.593      ;
; 0.474 ; VGA_sync_gen:VGA_sync|vc[6] ; VGA_sync_gen:VGA_sync|vc[8]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.035      ; 0.593      ;
; 0.492 ; VGA_sync_gen:VGA_sync|hc[9] ; VGA_sync_gen:VGA_sync|hc[8]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.036      ; 0.612      ;
; 0.495 ; VGA_sync_gen:VGA_sync|hc[6] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a6~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.218      ; 0.817      ;
; 0.498 ; VGA_sync_gen:VGA_sync|hc[5] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a6~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.218      ; 0.820      ;
; 0.508 ; VGA_sync_gen:VGA_sync|hc[0] ; VGA_sync_gen:VGA_sync|venable                                                                                 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.036      ; 0.628      ;
; 0.513 ; VGA_sync_gen:VGA_sync|hc[3] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a6~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.218      ; 0.835      ;
; 0.517 ; VGA_sync_gen:VGA_sync|hc[1] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a6~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.218      ; 0.839      ;
; 0.521 ; VGA_sync_gen:VGA_sync|hc[9] ; VGA_sync_gen:VGA_sync|hc[9]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.036      ; 0.641      ;
; 0.521 ; VGA_sync_gen:VGA_sync|hc[1] ; VGA_sync_gen:VGA_sync|hc[3]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.036      ; 0.641      ;
; 0.524 ; VGA_sync_gen:VGA_sync|hc[5] ; VGA_sync_gen:VGA_sync|hc[5]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.036      ; 0.644      ;
; 0.524 ; VGA_sync_gen:VGA_sync|hc[5] ; VGA_sync_gen:VGA_sync|hc[7]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.036      ; 0.644      ;
; 0.524 ; VGA_sync_gen:VGA_sync|hc[1] ; VGA_sync_gen:VGA_sync|hc[4]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.036      ; 0.644      ;
; 0.525 ; VGA_sync_gen:VGA_sync|hc[3] ; VGA_sync_gen:VGA_sync|hc[6]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.036      ; 0.645      ;
; 0.527 ; VGA_sync_gen:VGA_sync|vc[5] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a12~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.221      ; 0.852      ;
; 0.528 ; VGA_sync_gen:VGA_sync|hc[4] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a6~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.218      ; 0.850      ;
; 0.530 ; VGA_sync_gen:VGA_sync|hc[4] ; VGA_sync_gen:VGA_sync|hc[7]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.036      ; 0.650      ;
; 0.535 ; VGA_sync_gen:VGA_sync|hc[0] ; VGA_sync_gen:VGA_sync|hc[3]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.036      ; 0.655      ;
; 0.537 ; VGA_sync_gen:VGA_sync|vc[4] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a12~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.221      ; 0.862      ;
; 0.538 ; VGA_sync_gen:VGA_sync|hc[0] ; VGA_sync_gen:VGA_sync|hc[4]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.036      ; 0.658      ;
; 0.539 ; VGA_sync_gen:VGA_sync|hc[2] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a6~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.218      ; 0.861      ;
; 0.539 ; VGA_sync_gen:VGA_sync|hc[9] ; VGA_sync_gen:VGA_sync|hc[5]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.036      ; 0.659      ;
; 0.539 ; VGA_sync_gen:VGA_sync|hc[7] ; VGA_sync_gen:VGA_sync|venable                                                                                 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.036      ; 0.659      ;
; 0.539 ; VGA_sync_gen:VGA_sync|hc[2] ; VGA_sync_gen:VGA_sync|hc[6]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.036      ; 0.659      ;
; 0.541 ; VGA_sync_gen:VGA_sync|vc[4] ; VGA_sync_gen:VGA_sync|vc[6]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.035      ; 0.660      ;
; 0.542 ; VGA_sync_gen:VGA_sync|vc[0] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a12~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.221      ; 0.867      ;
; 0.543 ; VGA_sync_gen:VGA_sync|vc[2] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a12~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.221      ; 0.868      ;
; 0.545 ; VGA_sync_gen:VGA_sync|vc[3] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a12~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.221      ; 0.870      ;
; 0.551 ; VGA_sync_gen:VGA_sync|hc[3] ; VGA_sync_gen:VGA_sync|venable                                                                                 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.036      ; 0.671      ;
; 0.553 ; VGA_sync_gen:VGA_sync|vc[5] ; VGA_sync_gen:VGA_sync|vc[6]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.035      ; 0.672      ;
; 0.558 ; VGA_sync_gen:VGA_sync|vc[0] ; VGA_sync_gen:VGA_sync|vc[0]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.036      ; 0.678      ;
; 0.570 ; VGA_sync_gen:VGA_sync|hc[6] ; VGA_sync_gen:VGA_sync|hc[8]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.036      ; 0.690      ;
; 0.572 ; VGA_sync_gen:VGA_sync|vc[4] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a13~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.217      ; 0.893      ;
; 0.573 ; VGA_sync_gen:VGA_sync|vc[1] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a12~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.221      ; 0.898      ;
; 0.576 ; VGA_sync_gen:VGA_sync|vc[0] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a13~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.217      ; 0.897      ;
; 0.588 ; VGA_sync_gen:VGA_sync|hc[4] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a7~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.234      ; 0.926      ;
; 0.588 ; VGA_sync_gen:VGA_sync|hc[3] ; VGA_sync_gen:VGA_sync|hc[7]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.036      ; 0.708      ;
; 0.589 ; VGA_sync_gen:VGA_sync|hc[1] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a7~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.234      ; 0.927      ;
; 0.590 ; VGA_sync_gen:VGA_sync|hc[1] ; VGA_sync_gen:VGA_sync|hc[6]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.036      ; 0.710      ;
; 0.600 ; VGA_sync_gen:VGA_sync|hc[1] ; VGA_sync_gen:VGA_sync|hc[8]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.036      ; 0.720      ;
; 0.601 ; VGA_sync_gen:VGA_sync|vc[1] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a7~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.219      ; 0.924      ;
; 0.602 ; VGA_sync_gen:VGA_sync|hc[2] ; VGA_sync_gen:VGA_sync|hc[7]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.036      ; 0.722      ;
; 0.604 ; VGA_sync_gen:VGA_sync|vc[4] ; VGA_sync_gen:VGA_sync|vc[7]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.035      ; 0.723      ;
; 0.604 ; VGA_sync_gen:VGA_sync|hc[0] ; VGA_sync_gen:VGA_sync|hc[6]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.036      ; 0.724      ;
; 0.605 ; VGA_sync_gen:VGA_sync|vc[5] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a10~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.216      ; 0.925      ;
; 0.607 ; VGA_sync_gen:VGA_sync|vc[4] ; VGA_sync_gen:VGA_sync|vc[8]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.035      ; 0.726      ;
; 0.609 ; VGA_sync_gen:VGA_sync|hc[7] ; VGA_sync_gen:VGA_sync|hc[8]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.036      ; 0.729      ;
; 0.610 ; VGA_sync_gen:VGA_sync|vc[1] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a10~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.216      ; 0.930      ;
; 0.610 ; VGA_sync_gen:VGA_sync|vc[5] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a4~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.234      ; 0.948      ;
; 0.612 ; VGA_sync_gen:VGA_sync|vc[3] ; VGA_sync_gen:VGA_sync|vc[6]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.035      ; 0.731      ;
; 0.612 ; VGA_sync_gen:VGA_sync|hc[0] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a6~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.218      ; 0.934      ;
; 0.613 ; VGA_sync_gen:VGA_sync|vc[3] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a19~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.218      ; 0.935      ;
; 0.614 ; VGA_sync_gen:VGA_sync|vc[1] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a5~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.235      ; 0.953      ;
; 0.614 ; VGA_sync_gen:VGA_sync|vc[1] ; VGA_sync_gen:VGA_sync|vc[9]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.035      ; 0.733      ;
; 0.616 ; VGA_sync_gen:VGA_sync|vc[5] ; VGA_sync_gen:VGA_sync|vc[7]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.035      ; 0.735      ;
; 0.616 ; VGA_sync_gen:VGA_sync|hc[4] ; VGA_sync_gen:VGA_sync|venable                                                                                 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.036      ; 0.736      ;
; 0.617 ; VGA_sync_gen:VGA_sync|vc[5] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a19~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.218      ; 0.939      ;
; 0.618 ; VGA_sync_gen:VGA_sync|vc[5] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a5~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.235      ; 0.957      ;
; 0.618 ; VGA_sync_gen:VGA_sync|hc[2] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a7~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.234      ; 0.956      ;
; 0.619 ; VGA_sync_gen:VGA_sync|vc[5] ; VGA_sync_gen:VGA_sync|vc[8]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.035      ; 0.738      ;
; 0.621 ; VGA_sync_gen:VGA_sync|vc[2] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a18~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.217      ; 0.942      ;
; 0.622 ; VGA_sync_gen:VGA_sync|vc[2] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a10~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.216      ; 0.942      ;
; 0.622 ; VGA_sync_gen:VGA_sync|vc[2] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a7~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.219      ; 0.945      ;
; 0.625 ; VGA_sync_gen:VGA_sync|vc[2] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a19~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.218      ; 0.947      ;
; 0.625 ; VGA_sync_gen:VGA_sync|vc[2] ; VGA_sync_gen:VGA_sync|vc[6]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.035      ; 0.744      ;
; 0.629 ; VGA_sync_gen:VGA_sync|vc[3] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a18~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.217      ; 0.950      ;
; 0.630 ; VGA_sync_gen:VGA_sync|vc[5] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a7~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.219      ; 0.953      ;
; 0.631 ; VGA_sync_gen:VGA_sync|vc[9] ; VGA_sync_gen:VGA_sync|vc[0]                                                                                   ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.036      ; 0.751      ;
; 0.633 ; VGA_sync_gen:VGA_sync|hc[0] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a7~porta_address_reg0  ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.234      ; 0.971      ;
; 0.638 ; VGA_sync_gen:VGA_sync|hc[6] ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a20~porta_address_reg0 ; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 0.000        ; 0.234      ; 0.976      ;
+-------+-----------------------------+---------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk50'                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk50 ; Rise       ; clk50                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk50 ; Rise       ; PixelClock:PCLK|clk25 ;
; -0.044 ; 0.140        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; PixelClock:PCLK|clk25 ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; clk50~input|o         ;
; 0.135  ; 0.135        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; PCLK|clk25|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; clk50~input|i         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; clk50~input|i         ;
; 0.643  ; 0.859        ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; PixelClock:PCLK|clk25 ;
; 0.864  ; 0.864        ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; PCLK|clk25|clk        ;
; 0.882  ; 0.882        ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; clk50~input|o         ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'PixelClock:PCLK|clk25'                                                                                                                                              ;
+--------+--------------+----------------+------------------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                 ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|hc[0]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|hc[1]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|hc[2]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|hc[3]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|hc[4]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|hc[5]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|hc[6]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|hc[7]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|hc[8]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|hc[9]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|vc[0]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|vc[1]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|vc[2]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|vc[3]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|vc[4]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|vc[5]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|vc[6]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|vc[7]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|vc[8]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|vc[9]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|venable                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|address_reg_a[0]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a16~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a17~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a18~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a19~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a20~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a21~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a22~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a23~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a2~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a3~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a4~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a5~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a6~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a7~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a8~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a9~porta_address_reg0  ;
; 0.218  ; 0.448        ; 0.230          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a0~porta_address_reg0  ;
; 0.218  ; 0.448        ; 0.230          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a15~porta_address_reg0 ;
; 0.219  ; 0.449        ; 0.230          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a10~porta_address_reg0 ;
; 0.219  ; 0.449        ; 0.230          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a14~porta_address_reg0 ;
; 0.219  ; 0.449        ; 0.230          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a16~porta_address_reg0 ;
; 0.219  ; 0.449        ; 0.230          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a17~porta_address_reg0 ;
; 0.219  ; 0.449        ; 0.230          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a18~porta_address_reg0 ;
; 0.219  ; 0.449        ; 0.230          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a19~porta_address_reg0 ;
; 0.219  ; 0.449        ; 0.230          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a1~porta_address_reg0  ;
; 0.219  ; 0.449        ; 0.230          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a20~porta_address_reg0 ;
; 0.219  ; 0.449        ; 0.230          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a21~porta_address_reg0 ;
; 0.219  ; 0.449        ; 0.230          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a2~porta_address_reg0  ;
; 0.219  ; 0.449        ; 0.230          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a3~porta_address_reg0  ;
; 0.219  ; 0.449        ; 0.230          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a4~porta_address_reg0  ;
; 0.219  ; 0.449        ; 0.230          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a5~porta_address_reg0  ;
; 0.220  ; 0.450        ; 0.230          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a11~porta_address_reg0 ;
; 0.220  ; 0.450        ; 0.230          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a12~porta_address_reg0 ;
; 0.220  ; 0.450        ; 0.230          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a13~porta_address_reg0 ;
; 0.220  ; 0.450        ; 0.230          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a22~porta_address_reg0 ;
; 0.220  ; 0.450        ; 0.230          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a23~porta_address_reg0 ;
; 0.220  ; 0.450        ; 0.230          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a6~porta_address_reg0  ;
; 0.220  ; 0.450        ; 0.230          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a7~porta_address_reg0  ;
; 0.220  ; 0.450        ; 0.230          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a8~porta_address_reg0  ;
; 0.220  ; 0.450        ; 0.230          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|ram_block1a9~porta_address_reg0  ;
; 0.282  ; 0.466        ; 0.184          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|vc[6]                                                                                   ;
; 0.282  ; 0.466        ; 0.184          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|vc[7]                                                                                   ;
; 0.282  ; 0.466        ; 0.184          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|vc[8]                                                                                   ;
; 0.282  ; 0.466        ; 0.184          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|vc[9]                                                                                   ;
; 0.283  ; 0.467        ; 0.184          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|hc[0]                                                                                   ;
; 0.283  ; 0.467        ; 0.184          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|hc[1]                                                                                   ;
; 0.283  ; 0.467        ; 0.184          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|hc[2]                                                                                   ;
; 0.283  ; 0.467        ; 0.184          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|hc[3]                                                                                   ;
; 0.283  ; 0.467        ; 0.184          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|hc[4]                                                                                   ;
; 0.283  ; 0.467        ; 0.184          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|hc[5]                                                                                   ;
; 0.283  ; 0.467        ; 0.184          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|hc[6]                                                                                   ;
; 0.283  ; 0.467        ; 0.184          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|hc[7]                                                                                   ;
; 0.283  ; 0.467        ; 0.184          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|hc[8]                                                                                   ;
; 0.283  ; 0.467        ; 0.184          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|hc[9]                                                                                   ;
; 0.283  ; 0.467        ; 0.184          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|vc[0]                                                                                   ;
; 0.283  ; 0.467        ; 0.184          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|vc[1]                                                                                   ;
; 0.283  ; 0.467        ; 0.184          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|vc[2]                                                                                   ;
; 0.283  ; 0.467        ; 0.184          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|vc[3]                                                                                   ;
; 0.283  ; 0.467        ; 0.184          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|vc[4]                                                                                   ;
; 0.283  ; 0.467        ; 0.184          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|vc[5]                                                                                   ;
; 0.283  ; 0.467        ; 0.184          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|venable                                                                                 ;
; 0.283  ; 0.467        ; 0.184          ; Low Pulse Width  ; PixelClock:PCLK|clk25 ; Rise       ; vga_rom:V_ROM|altsyncram:altsyncram_component|altsyncram_kjt3:auto_generated|address_reg_a[0]                 ;
; 0.314  ; 0.530        ; 0.216          ; High Pulse Width ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|hc[0]                                                                                   ;
; 0.314  ; 0.530        ; 0.216          ; High Pulse Width ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|hc[1]                                                                                   ;
; 0.314  ; 0.530        ; 0.216          ; High Pulse Width ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|hc[2]                                                                                   ;
; 0.314  ; 0.530        ; 0.216          ; High Pulse Width ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|hc[3]                                                                                   ;
; 0.314  ; 0.530        ; 0.216          ; High Pulse Width ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|hc[4]                                                                                   ;
; 0.314  ; 0.530        ; 0.216          ; High Pulse Width ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|hc[5]                                                                                   ;
; 0.314  ; 0.530        ; 0.216          ; High Pulse Width ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|hc[6]                                                                                   ;
; 0.314  ; 0.530        ; 0.216          ; High Pulse Width ; PixelClock:PCLK|clk25 ; Rise       ; VGA_sync_gen:VGA_sync|hc[7]                                                                                   ;
+--------+--------------+----------------+------------------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Setup Times                                                                              ;
+-------------+-----------------------+-------+-------+------------+-----------------------+
; Data Port   ; Clock Port            ; Rise  ; Fall  ; Clock Edge ; Clock Reference       ;
+-------------+-----------------------+-------+-------+------------+-----------------------+
; buttons[*]  ; PixelClock:PCLK|clk25 ; 3.820 ; 4.458 ; Rise       ; PixelClock:PCLK|clk25 ;
;  buttons[0] ; PixelClock:PCLK|clk25 ; 3.800 ; 4.458 ; Rise       ; PixelClock:PCLK|clk25 ;
;  buttons[1] ; PixelClock:PCLK|clk25 ; 3.602 ; 4.238 ; Rise       ; PixelClock:PCLK|clk25 ;
;  buttons[2] ; PixelClock:PCLK|clk25 ; 3.820 ; 4.377 ; Rise       ; PixelClock:PCLK|clk25 ;
+-------------+-----------------------+-------+-------+------------+-----------------------+


+--------------------------------------------------------------------------------------------+
; Hold Times                                                                                 ;
+-------------+-----------------------+--------+--------+------------+-----------------------+
; Data Port   ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference       ;
+-------------+-----------------------+--------+--------+------------+-----------------------+
; buttons[*]  ; PixelClock:PCLK|clk25 ; -1.696 ; -2.331 ; Rise       ; PixelClock:PCLK|clk25 ;
;  buttons[0] ; PixelClock:PCLK|clk25 ; -1.890 ; -2.520 ; Rise       ; PixelClock:PCLK|clk25 ;
;  buttons[1] ; PixelClock:PCLK|clk25 ; -1.696 ; -2.331 ; Rise       ; PixelClock:PCLK|clk25 ;
;  buttons[2] ; PixelClock:PCLK|clk25 ; -1.896 ; -2.514 ; Rise       ; PixelClock:PCLK|clk25 ;
+-------------+-----------------------+--------+--------+------------+-----------------------+


+-----------------------------------------------------------------------------------------+
; Clock to Output Times                                                                   ;
+------------+-----------------------+-------+-------+------------+-----------------------+
; Data Port  ; Clock Port            ; Rise  ; Fall  ; Clock Edge ; Clock Reference       ;
+------------+-----------------------+-------+-------+------------+-----------------------+
; Horiz_Sync ; PixelClock:PCLK|clk25 ; 4.482 ; 4.569 ; Rise       ; PixelClock:PCLK|clk25 ;
; Vert_Sync  ; PixelClock:PCLK|clk25 ; 5.484 ; 5.703 ; Rise       ; PixelClock:PCLK|clk25 ;
; blue[*]    ; PixelClock:PCLK|clk25 ; 6.660 ; 6.726 ; Rise       ; PixelClock:PCLK|clk25 ;
;  blue[0]   ; PixelClock:PCLK|clk25 ; 6.293 ; 6.329 ; Rise       ; PixelClock:PCLK|clk25 ;
;  blue[1]   ; PixelClock:PCLK|clk25 ; 6.660 ; 6.700 ; Rise       ; PixelClock:PCLK|clk25 ;
;  blue[2]   ; PixelClock:PCLK|clk25 ; 6.660 ; 6.726 ; Rise       ; PixelClock:PCLK|clk25 ;
;  blue[3]   ; PixelClock:PCLK|clk25 ; 6.569 ; 6.594 ; Rise       ; PixelClock:PCLK|clk25 ;
; green[*]   ; PixelClock:PCLK|clk25 ; 6.810 ; 6.883 ; Rise       ; PixelClock:PCLK|clk25 ;
;  green[0]  ; PixelClock:PCLK|clk25 ; 6.445 ; 6.468 ; Rise       ; PixelClock:PCLK|clk25 ;
;  green[1]  ; PixelClock:PCLK|clk25 ; 6.810 ; 6.883 ; Rise       ; PixelClock:PCLK|clk25 ;
;  green[2]  ; PixelClock:PCLK|clk25 ; 6.726 ; 6.790 ; Rise       ; PixelClock:PCLK|clk25 ;
;  green[3]  ; PixelClock:PCLK|clk25 ; 6.531 ; 6.565 ; Rise       ; PixelClock:PCLK|clk25 ;
; red[*]     ; PixelClock:PCLK|clk25 ; 6.833 ; 6.909 ; Rise       ; PixelClock:PCLK|clk25 ;
;  red[0]    ; PixelClock:PCLK|clk25 ; 6.833 ; 6.909 ; Rise       ; PixelClock:PCLK|clk25 ;
;  red[1]    ; PixelClock:PCLK|clk25 ; 6.487 ; 6.554 ; Rise       ; PixelClock:PCLK|clk25 ;
;  red[2]    ; PixelClock:PCLK|clk25 ; 6.750 ; 6.840 ; Rise       ; PixelClock:PCLK|clk25 ;
;  red[3]    ; PixelClock:PCLK|clk25 ; 6.695 ; 6.762 ; Rise       ; PixelClock:PCLK|clk25 ;
+------------+-----------------------+-------+-------+------------+-----------------------+


+-----------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                           ;
+------------+-----------------------+-------+-------+------------+-----------------------+
; Data Port  ; Clock Port            ; Rise  ; Fall  ; Clock Edge ; Clock Reference       ;
+------------+-----------------------+-------+-------+------------+-----------------------+
; Horiz_Sync ; PixelClock:PCLK|clk25 ; 3.804 ; 3.890 ; Rise       ; PixelClock:PCLK|clk25 ;
; Vert_Sync  ; PixelClock:PCLK|clk25 ; 4.040 ; 4.185 ; Rise       ; PixelClock:PCLK|clk25 ;
; blue[*]    ; PixelClock:PCLK|clk25 ; 3.986 ; 4.070 ; Rise       ; PixelClock:PCLK|clk25 ;
;  blue[0]   ; PixelClock:PCLK|clk25 ; 3.986 ; 4.070 ; Rise       ; PixelClock:PCLK|clk25 ;
;  blue[1]   ; PixelClock:PCLK|clk25 ; 4.350 ; 4.457 ; Rise       ; PixelClock:PCLK|clk25 ;
;  blue[2]   ; PixelClock:PCLK|clk25 ; 4.240 ; 4.306 ; Rise       ; PixelClock:PCLK|clk25 ;
;  blue[3]   ; PixelClock:PCLK|clk25 ; 4.383 ; 4.456 ; Rise       ; PixelClock:PCLK|clk25 ;
; green[*]   ; PixelClock:PCLK|clk25 ; 4.100 ; 4.149 ; Rise       ; PixelClock:PCLK|clk25 ;
;  green[0]  ; PixelClock:PCLK|clk25 ; 4.100 ; 4.149 ; Rise       ; PixelClock:PCLK|clk25 ;
;  green[1]  ; PixelClock:PCLK|clk25 ; 4.519 ; 4.597 ; Rise       ; PixelClock:PCLK|clk25 ;
;  green[2]  ; PixelClock:PCLK|clk25 ; 4.441 ; 4.503 ; Rise       ; PixelClock:PCLK|clk25 ;
;  green[3]  ; PixelClock:PCLK|clk25 ; 4.184 ; 4.243 ; Rise       ; PixelClock:PCLK|clk25 ;
; red[*]     ; PixelClock:PCLK|clk25 ; 4.152 ; 4.233 ; Rise       ; PixelClock:PCLK|clk25 ;
;  red[0]    ; PixelClock:PCLK|clk25 ; 4.542 ; 4.621 ; Rise       ; PixelClock:PCLK|clk25 ;
;  red[1]    ; PixelClock:PCLK|clk25 ; 4.152 ; 4.233 ; Rise       ; PixelClock:PCLK|clk25 ;
;  red[2]    ; PixelClock:PCLK|clk25 ; 4.446 ; 4.542 ; Rise       ; PixelClock:PCLK|clk25 ;
;  red[3]    ; PixelClock:PCLK|clk25 ; 4.384 ; 4.518 ; Rise       ; PixelClock:PCLK|clk25 ;
+------------+-----------------------+-------+-------+------------+-----------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; buttons[0] ; blue[0]     ; 7.020 ; 7.054 ; 7.680 ; 7.733 ;
; buttons[0] ; blue[1]     ; 7.387 ; 7.425 ; 8.047 ; 8.104 ;
; buttons[0] ; blue[2]     ; 7.387 ; 7.451 ; 8.047 ; 8.130 ;
; buttons[0] ; blue[3]     ; 7.296 ; 7.319 ; 7.956 ; 7.998 ;
; buttons[0] ; green[0]    ; 7.172 ; 7.193 ; 7.832 ; 7.872 ;
; buttons[0] ; green[1]    ; 7.537 ; 7.608 ; 8.197 ; 8.287 ;
; buttons[0] ; green[2]    ; 7.453 ; 7.515 ; 8.113 ; 8.194 ;
; buttons[0] ; green[3]    ; 7.258 ; 7.290 ; 7.918 ; 7.969 ;
; buttons[0] ; red[0]      ; 7.560 ; 7.634 ; 8.220 ; 8.313 ;
; buttons[0] ; red[1]      ; 7.214 ; 7.279 ; 7.874 ; 7.958 ;
; buttons[0] ; red[2]      ; 7.477 ; 7.565 ; 8.137 ; 8.244 ;
; buttons[0] ; red[3]      ; 7.422 ; 7.487 ; 8.082 ; 8.166 ;
; buttons[1] ; blue[0]     ; 6.711 ; 6.762 ; 7.346 ; 7.404 ;
; buttons[1] ; blue[1]     ; 7.078 ; 7.133 ; 7.713 ; 7.775 ;
; buttons[1] ; blue[2]     ; 7.078 ; 7.159 ; 7.713 ; 7.801 ;
; buttons[1] ; blue[3]     ; 6.987 ; 7.027 ; 7.622 ; 7.669 ;
; buttons[1] ; green[0]    ; 6.863 ; 6.901 ; 7.498 ; 7.543 ;
; buttons[1] ; green[1]    ; 7.228 ; 7.316 ; 7.863 ; 7.958 ;
; buttons[1] ; green[2]    ; 7.144 ; 7.223 ; 7.779 ; 7.865 ;
; buttons[1] ; green[3]    ; 6.949 ; 6.998 ; 7.584 ; 7.640 ;
; buttons[1] ; red[0]      ; 7.251 ; 7.342 ; 7.886 ; 7.984 ;
; buttons[1] ; red[1]      ; 6.905 ; 6.987 ; 7.540 ; 7.629 ;
; buttons[1] ; red[2]      ; 7.168 ; 7.273 ; 7.803 ; 7.915 ;
; buttons[1] ; red[3]      ; 7.113 ; 7.195 ; 7.748 ; 7.837 ;
; buttons[2] ; blue[0]     ; 6.930 ; 6.971 ; 7.599 ; 7.642 ;
; buttons[2] ; blue[1]     ; 7.297 ; 7.342 ; 7.966 ; 8.013 ;
; buttons[2] ; blue[2]     ; 7.297 ; 7.368 ; 7.966 ; 8.039 ;
; buttons[2] ; blue[3]     ; 7.206 ; 7.236 ; 7.875 ; 7.907 ;
; buttons[2] ; green[0]    ; 7.082 ; 7.110 ; 7.751 ; 7.781 ;
; buttons[2] ; green[1]    ; 7.447 ; 7.525 ; 8.116 ; 8.196 ;
; buttons[2] ; green[2]    ; 7.363 ; 7.432 ; 8.032 ; 8.103 ;
; buttons[2] ; green[3]    ; 7.168 ; 7.207 ; 7.837 ; 7.878 ;
; buttons[2] ; red[0]      ; 7.470 ; 7.551 ; 8.139 ; 8.222 ;
; buttons[2] ; red[1]      ; 7.124 ; 7.196 ; 7.793 ; 7.867 ;
; buttons[2] ; red[2]      ; 7.387 ; 7.482 ; 8.056 ; 8.153 ;
; buttons[2] ; red[3]      ; 7.332 ; 7.404 ; 8.001 ; 8.075 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; buttons[0] ; blue[0]     ; 5.766 ; 5.874 ; 6.372 ; 6.569 ;
; buttons[0] ; blue[1]     ; 6.097 ; 6.215 ; 6.703 ; 6.910 ;
; buttons[0] ; blue[2]     ; 6.097 ; 6.216 ; 6.703 ; 6.911 ;
; buttons[0] ; blue[3]     ; 6.036 ; 6.135 ; 6.642 ; 6.830 ;
; buttons[0] ; green[0]    ; 5.898 ; 5.981 ; 6.504 ; 6.676 ;
; buttons[0] ; green[1]    ; 6.247 ; 6.377 ; 6.853 ; 7.072 ;
; buttons[0] ; green[2]    ; 6.168 ; 6.287 ; 6.774 ; 6.982 ;
; buttons[0] ; green[3]    ; 5.980 ; 6.074 ; 6.586 ; 6.769 ;
; buttons[0] ; red[0]      ; 6.270 ; 6.402 ; 6.876 ; 7.097 ;
; buttons[0] ; red[1]      ; 5.958 ; 6.096 ; 6.564 ; 6.791 ;
; buttons[0] ; red[2]      ; 6.191 ; 6.335 ; 6.797 ; 7.030 ;
; buttons[0] ; red[3]      ; 6.131 ; 6.275 ; 6.737 ; 6.970 ;
; buttons[1] ; blue[0]     ; 5.473 ; 5.614 ; 6.098 ; 6.246 ;
; buttons[1] ; blue[1]     ; 5.804 ; 5.955 ; 6.429 ; 6.587 ;
; buttons[1] ; blue[2]     ; 5.804 ; 5.956 ; 6.429 ; 6.588 ;
; buttons[1] ; blue[3]     ; 5.743 ; 5.875 ; 6.368 ; 6.507 ;
; buttons[1] ; green[0]    ; 5.605 ; 5.721 ; 6.230 ; 6.353 ;
; buttons[1] ; green[1]    ; 5.954 ; 6.117 ; 6.579 ; 6.749 ;
; buttons[1] ; green[2]    ; 5.875 ; 6.027 ; 6.500 ; 6.659 ;
; buttons[1] ; green[3]    ; 5.687 ; 5.814 ; 6.312 ; 6.446 ;
; buttons[1] ; red[0]      ; 5.977 ; 6.142 ; 6.602 ; 6.774 ;
; buttons[1] ; red[1]      ; 5.665 ; 5.836 ; 6.290 ; 6.468 ;
; buttons[1] ; red[2]      ; 5.898 ; 6.075 ; 6.523 ; 6.707 ;
; buttons[1] ; red[3]      ; 5.838 ; 6.015 ; 6.463 ; 6.647 ;
; buttons[2] ; blue[0]     ; 5.674 ; 5.797 ; 6.299 ; 6.473 ;
; buttons[2] ; blue[1]     ; 6.005 ; 6.138 ; 6.630 ; 6.814 ;
; buttons[2] ; blue[2]     ; 6.005 ; 6.139 ; 6.630 ; 6.815 ;
; buttons[2] ; blue[3]     ; 5.944 ; 6.058 ; 6.569 ; 6.734 ;
; buttons[2] ; green[0]    ; 5.806 ; 5.904 ; 6.431 ; 6.580 ;
; buttons[2] ; green[1]    ; 6.155 ; 6.300 ; 6.780 ; 6.976 ;
; buttons[2] ; green[2]    ; 6.076 ; 6.210 ; 6.701 ; 6.886 ;
; buttons[2] ; green[3]    ; 5.888 ; 5.997 ; 6.513 ; 6.673 ;
; buttons[2] ; red[0]      ; 6.178 ; 6.325 ; 6.803 ; 7.001 ;
; buttons[2] ; red[1]      ; 5.866 ; 6.019 ; 6.491 ; 6.695 ;
; buttons[2] ; red[2]      ; 6.099 ; 6.258 ; 6.724 ; 6.934 ;
; buttons[2] ; red[3]      ; 6.039 ; 6.198 ; 6.664 ; 6.874 ;
+------------+-------------+-------+-------+-------+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                  ;
+------------------------+---------+--------+----------+---------+---------------------+
; Clock                  ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack       ; -2.931  ; -0.183 ; N/A      ; N/A     ; -3.000              ;
;  PixelClock:PCLK|clk25 ; -2.931  ; 0.306  ; N/A      ; N/A     ; -2.174              ;
;  clk50                 ; 0.102   ; -0.183 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS        ; -82.723 ; -0.183 ; 0.0      ; 0.0     ; -78.176             ;
;  PixelClock:PCLK|clk25 ; -82.723 ; 0.000  ; N/A      ; N/A     ; -74.176             ;
;  clk50                 ; 0.000   ; -0.183 ; N/A      ; N/A     ; -4.044              ;
+------------------------+---------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------+
; Setup Times                                                                              ;
+-------------+-----------------------+-------+-------+------------+-----------------------+
; Data Port   ; Clock Port            ; Rise  ; Fall  ; Clock Edge ; Clock Reference       ;
+-------------+-----------------------+-------+-------+------------+-----------------------+
; buttons[*]  ; PixelClock:PCLK|clk25 ; 6.602 ; 7.090 ; Rise       ; PixelClock:PCLK|clk25 ;
;  buttons[0] ; PixelClock:PCLK|clk25 ; 6.593 ; 7.090 ; Rise       ; PixelClock:PCLK|clk25 ;
;  buttons[1] ; PixelClock:PCLK|clk25 ; 6.227 ; 6.700 ; Rise       ; PixelClock:PCLK|clk25 ;
;  buttons[2] ; PixelClock:PCLK|clk25 ; 6.602 ; 6.970 ; Rise       ; PixelClock:PCLK|clk25 ;
+-------------+-----------------------+-------+-------+------------+-----------------------+


+--------------------------------------------------------------------------------------------+
; Hold Times                                                                                 ;
+-------------+-----------------------+--------+--------+------------+-----------------------+
; Data Port   ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference       ;
+-------------+-----------------------+--------+--------+------------+-----------------------+
; buttons[*]  ; PixelClock:PCLK|clk25 ; -1.696 ; -2.331 ; Rise       ; PixelClock:PCLK|clk25 ;
;  buttons[0] ; PixelClock:PCLK|clk25 ; -1.890 ; -2.520 ; Rise       ; PixelClock:PCLK|clk25 ;
;  buttons[1] ; PixelClock:PCLK|clk25 ; -1.696 ; -2.331 ; Rise       ; PixelClock:PCLK|clk25 ;
;  buttons[2] ; PixelClock:PCLK|clk25 ; -1.896 ; -2.514 ; Rise       ; PixelClock:PCLK|clk25 ;
+-------------+-----------------------+--------+--------+------------+-----------------------+


+-------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                     ;
+------------+-----------------------+--------+--------+------------+-----------------------+
; Data Port  ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference       ;
+------------+-----------------------+--------+--------+------------+-----------------------+
; Horiz_Sync ; PixelClock:PCLK|clk25 ; 7.522  ; 7.554  ; Rise       ; PixelClock:PCLK|clk25 ;
; Vert_Sync  ; PixelClock:PCLK|clk25 ; 9.178  ; 9.275  ; Rise       ; PixelClock:PCLK|clk25 ;
; blue[*]    ; PixelClock:PCLK|clk25 ; 11.293 ; 11.372 ; Rise       ; PixelClock:PCLK|clk25 ;
;  blue[0]   ; PixelClock:PCLK|clk25 ; 10.718 ; 10.756 ; Rise       ; PixelClock:PCLK|clk25 ;
;  blue[1]   ; PixelClock:PCLK|clk25 ; 11.289 ; 11.322 ; Rise       ; PixelClock:PCLK|clk25 ;
;  blue[2]   ; PixelClock:PCLK|clk25 ; 11.293 ; 11.372 ; Rise       ; PixelClock:PCLK|clk25 ;
;  blue[3]   ; PixelClock:PCLK|clk25 ; 11.103 ; 11.144 ; Rise       ; PixelClock:PCLK|clk25 ;
; green[*]   ; PixelClock:PCLK|clk25 ; 11.506 ; 11.633 ; Rise       ; PixelClock:PCLK|clk25 ;
;  green[0]  ; PixelClock:PCLK|clk25 ; 10.871 ; 10.935 ; Rise       ; PixelClock:PCLK|clk25 ;
;  green[1]  ; PixelClock:PCLK|clk25 ; 11.506 ; 11.633 ; Rise       ; PixelClock:PCLK|clk25 ;
;  green[2]  ; PixelClock:PCLK|clk25 ; 11.400 ; 11.490 ; Rise       ; PixelClock:PCLK|clk25 ;
;  green[3]  ; PixelClock:PCLK|clk25 ; 11.025 ; 11.067 ; Rise       ; PixelClock:PCLK|clk25 ;
; red[*]     ; PixelClock:PCLK|clk25 ; 11.574 ; 11.663 ; Rise       ; PixelClock:PCLK|clk25 ;
;  red[0]    ; PixelClock:PCLK|clk25 ; 11.574 ; 11.663 ; Rise       ; PixelClock:PCLK|clk25 ;
;  red[1]    ; PixelClock:PCLK|clk25 ; 11.014 ; 11.095 ; Rise       ; PixelClock:PCLK|clk25 ;
;  red[2]    ; PixelClock:PCLK|clk25 ; 11.529 ; 11.560 ; Rise       ; PixelClock:PCLK|clk25 ;
;  red[3]    ; PixelClock:PCLK|clk25 ; 11.394 ; 11.465 ; Rise       ; PixelClock:PCLK|clk25 ;
+------------+-----------------------+--------+--------+------------+-----------------------+


+-----------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                           ;
+------------+-----------------------+-------+-------+------------+-----------------------+
; Data Port  ; Clock Port            ; Rise  ; Fall  ; Clock Edge ; Clock Reference       ;
+------------+-----------------------+-------+-------+------------+-----------------------+
; Horiz_Sync ; PixelClock:PCLK|clk25 ; 3.804 ; 3.890 ; Rise       ; PixelClock:PCLK|clk25 ;
; Vert_Sync  ; PixelClock:PCLK|clk25 ; 4.040 ; 4.185 ; Rise       ; PixelClock:PCLK|clk25 ;
; blue[*]    ; PixelClock:PCLK|clk25 ; 3.986 ; 4.070 ; Rise       ; PixelClock:PCLK|clk25 ;
;  blue[0]   ; PixelClock:PCLK|clk25 ; 3.986 ; 4.070 ; Rise       ; PixelClock:PCLK|clk25 ;
;  blue[1]   ; PixelClock:PCLK|clk25 ; 4.350 ; 4.457 ; Rise       ; PixelClock:PCLK|clk25 ;
;  blue[2]   ; PixelClock:PCLK|clk25 ; 4.240 ; 4.306 ; Rise       ; PixelClock:PCLK|clk25 ;
;  blue[3]   ; PixelClock:PCLK|clk25 ; 4.383 ; 4.456 ; Rise       ; PixelClock:PCLK|clk25 ;
; green[*]   ; PixelClock:PCLK|clk25 ; 4.100 ; 4.149 ; Rise       ; PixelClock:PCLK|clk25 ;
;  green[0]  ; PixelClock:PCLK|clk25 ; 4.100 ; 4.149 ; Rise       ; PixelClock:PCLK|clk25 ;
;  green[1]  ; PixelClock:PCLK|clk25 ; 4.519 ; 4.597 ; Rise       ; PixelClock:PCLK|clk25 ;
;  green[2]  ; PixelClock:PCLK|clk25 ; 4.441 ; 4.503 ; Rise       ; PixelClock:PCLK|clk25 ;
;  green[3]  ; PixelClock:PCLK|clk25 ; 4.184 ; 4.243 ; Rise       ; PixelClock:PCLK|clk25 ;
; red[*]     ; PixelClock:PCLK|clk25 ; 4.152 ; 4.233 ; Rise       ; PixelClock:PCLK|clk25 ;
;  red[0]    ; PixelClock:PCLK|clk25 ; 4.542 ; 4.621 ; Rise       ; PixelClock:PCLK|clk25 ;
;  red[1]    ; PixelClock:PCLK|clk25 ; 4.152 ; 4.233 ; Rise       ; PixelClock:PCLK|clk25 ;
;  red[2]    ; PixelClock:PCLK|clk25 ; 4.446 ; 4.542 ; Rise       ; PixelClock:PCLK|clk25 ;
;  red[3]    ; PixelClock:PCLK|clk25 ; 4.384 ; 4.518 ; Rise       ; PixelClock:PCLK|clk25 ;
+------------+-----------------------+-------+-------+------------+-----------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; buttons[0] ; blue[0]     ; 12.048 ; 12.077 ; 12.538 ; 12.592 ;
; buttons[0] ; blue[1]     ; 12.619 ; 12.643 ; 13.109 ; 13.158 ;
; buttons[0] ; blue[2]     ; 12.623 ; 12.693 ; 13.113 ; 13.208 ;
; buttons[0] ; blue[3]     ; 12.433 ; 12.465 ; 12.923 ; 12.980 ;
; buttons[0] ; green[0]    ; 12.201 ; 12.256 ; 12.691 ; 12.771 ;
; buttons[0] ; green[1]    ; 12.836 ; 12.954 ; 13.326 ; 13.469 ;
; buttons[0] ; green[2]    ; 12.730 ; 12.811 ; 13.220 ; 13.326 ;
; buttons[0] ; green[3]    ; 12.355 ; 12.388 ; 12.845 ; 12.903 ;
; buttons[0] ; red[0]      ; 12.904 ; 12.984 ; 13.394 ; 13.499 ;
; buttons[0] ; red[1]      ; 12.344 ; 12.416 ; 12.834 ; 12.931 ;
; buttons[0] ; red[2]      ; 12.859 ; 12.881 ; 13.349 ; 13.396 ;
; buttons[0] ; red[3]      ; 12.724 ; 12.786 ; 13.214 ; 13.301 ;
; buttons[1] ; blue[0]     ; 11.494 ; 11.562 ; 11.967 ; 12.044 ;
; buttons[1] ; blue[1]     ; 12.065 ; 12.128 ; 12.538 ; 12.610 ;
; buttons[1] ; blue[2]     ; 12.069 ; 12.178 ; 12.542 ; 12.660 ;
; buttons[1] ; blue[3]     ; 11.879 ; 11.950 ; 12.352 ; 12.432 ;
; buttons[1] ; green[0]    ; 11.647 ; 11.741 ; 12.120 ; 12.223 ;
; buttons[1] ; green[1]    ; 12.282 ; 12.439 ; 12.755 ; 12.921 ;
; buttons[1] ; green[2]    ; 12.176 ; 12.296 ; 12.649 ; 12.778 ;
; buttons[1] ; green[3]    ; 11.801 ; 11.873 ; 12.274 ; 12.355 ;
; buttons[1] ; red[0]      ; 12.350 ; 12.469 ; 12.823 ; 12.951 ;
; buttons[1] ; red[1]      ; 11.790 ; 11.901 ; 12.263 ; 12.383 ;
; buttons[1] ; red[2]      ; 12.305 ; 12.366 ; 12.778 ; 12.848 ;
; buttons[1] ; red[3]      ; 12.170 ; 12.271 ; 12.643 ; 12.753 ;
; buttons[2] ; blue[0]     ; 11.870 ; 11.903 ; 12.389 ; 12.430 ;
; buttons[2] ; blue[1]     ; 12.441 ; 12.469 ; 12.960 ; 12.996 ;
; buttons[2] ; blue[2]     ; 12.445 ; 12.519 ; 12.964 ; 13.046 ;
; buttons[2] ; blue[3]     ; 12.255 ; 12.291 ; 12.774 ; 12.818 ;
; buttons[2] ; green[0]    ; 12.023 ; 12.082 ; 12.542 ; 12.609 ;
; buttons[2] ; green[1]    ; 12.658 ; 12.780 ; 13.177 ; 13.307 ;
; buttons[2] ; green[2]    ; 12.552 ; 12.637 ; 13.071 ; 13.164 ;
; buttons[2] ; green[3]    ; 12.177 ; 12.214 ; 12.696 ; 12.741 ;
; buttons[2] ; red[0]      ; 12.726 ; 12.810 ; 13.245 ; 13.337 ;
; buttons[2] ; red[1]      ; 12.166 ; 12.242 ; 12.685 ; 12.769 ;
; buttons[2] ; red[2]      ; 12.681 ; 12.707 ; 13.200 ; 13.234 ;
; buttons[2] ; red[3]      ; 12.546 ; 12.612 ; 13.065 ; 13.139 ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; buttons[0] ; blue[0]     ; 5.766 ; 5.874 ; 6.372 ; 6.569 ;
; buttons[0] ; blue[1]     ; 6.097 ; 6.215 ; 6.703 ; 6.910 ;
; buttons[0] ; blue[2]     ; 6.097 ; 6.216 ; 6.703 ; 6.911 ;
; buttons[0] ; blue[3]     ; 6.036 ; 6.135 ; 6.642 ; 6.830 ;
; buttons[0] ; green[0]    ; 5.898 ; 5.981 ; 6.504 ; 6.676 ;
; buttons[0] ; green[1]    ; 6.247 ; 6.377 ; 6.853 ; 7.072 ;
; buttons[0] ; green[2]    ; 6.168 ; 6.287 ; 6.774 ; 6.982 ;
; buttons[0] ; green[3]    ; 5.980 ; 6.074 ; 6.586 ; 6.769 ;
; buttons[0] ; red[0]      ; 6.270 ; 6.402 ; 6.876 ; 7.097 ;
; buttons[0] ; red[1]      ; 5.958 ; 6.096 ; 6.564 ; 6.791 ;
; buttons[0] ; red[2]      ; 6.191 ; 6.335 ; 6.797 ; 7.030 ;
; buttons[0] ; red[3]      ; 6.131 ; 6.275 ; 6.737 ; 6.970 ;
; buttons[1] ; blue[0]     ; 5.473 ; 5.614 ; 6.098 ; 6.246 ;
; buttons[1] ; blue[1]     ; 5.804 ; 5.955 ; 6.429 ; 6.587 ;
; buttons[1] ; blue[2]     ; 5.804 ; 5.956 ; 6.429 ; 6.588 ;
; buttons[1] ; blue[3]     ; 5.743 ; 5.875 ; 6.368 ; 6.507 ;
; buttons[1] ; green[0]    ; 5.605 ; 5.721 ; 6.230 ; 6.353 ;
; buttons[1] ; green[1]    ; 5.954 ; 6.117 ; 6.579 ; 6.749 ;
; buttons[1] ; green[2]    ; 5.875 ; 6.027 ; 6.500 ; 6.659 ;
; buttons[1] ; green[3]    ; 5.687 ; 5.814 ; 6.312 ; 6.446 ;
; buttons[1] ; red[0]      ; 5.977 ; 6.142 ; 6.602 ; 6.774 ;
; buttons[1] ; red[1]      ; 5.665 ; 5.836 ; 6.290 ; 6.468 ;
; buttons[1] ; red[2]      ; 5.898 ; 6.075 ; 6.523 ; 6.707 ;
; buttons[1] ; red[3]      ; 5.838 ; 6.015 ; 6.463 ; 6.647 ;
; buttons[2] ; blue[0]     ; 5.674 ; 5.797 ; 6.299 ; 6.473 ;
; buttons[2] ; blue[1]     ; 6.005 ; 6.138 ; 6.630 ; 6.814 ;
; buttons[2] ; blue[2]     ; 6.005 ; 6.139 ; 6.630 ; 6.815 ;
; buttons[2] ; blue[3]     ; 5.944 ; 6.058 ; 6.569 ; 6.734 ;
; buttons[2] ; green[0]    ; 5.806 ; 5.904 ; 6.431 ; 6.580 ;
; buttons[2] ; green[1]    ; 6.155 ; 6.300 ; 6.780 ; 6.976 ;
; buttons[2] ; green[2]    ; 6.076 ; 6.210 ; 6.701 ; 6.886 ;
; buttons[2] ; green[3]    ; 5.888 ; 5.997 ; 6.513 ; 6.673 ;
; buttons[2] ; red[0]      ; 6.178 ; 6.325 ; 6.803 ; 7.001 ;
; buttons[2] ; red[1]      ; 5.866 ; 6.019 ; 6.491 ; 6.695 ;
; buttons[2] ; red[2]      ; 6.099 ; 6.258 ; 6.724 ; 6.934 ;
; buttons[2] ; red[3]      ; 6.039 ; 6.198 ; 6.664 ; 6.874 ;
+------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Horiz_Sync    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Vert_Sync     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; red[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; red[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; red[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; red[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; green[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; green[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; green[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; green[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; blue[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; blue[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; blue[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; blue[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; buttons[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; buttons[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; buttons[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk50                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Horiz_Sync    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; Vert_Sync     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; red[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; red[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; red[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; red[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; green[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; green[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; green[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; green[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; blue[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; blue[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; blue[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; blue[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-07 V                   ; 2.35 V              ; -0.00444 V          ; 0.18 V                               ; 0.019 V                              ; 7.23e-10 s                  ; 9.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-07 V                  ; 2.35 V             ; -0.00444 V         ; 0.18 V                              ; 0.019 V                             ; 7.23e-10 s                 ; 9.82e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Horiz_Sync    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; Vert_Sync     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; red[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; red[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; red[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; red[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; green[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; green[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; green[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; green[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; blue[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; blue[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; blue[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; blue[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------+
; Setup Transfers                                                                           ;
+-----------------------+-----------------------+----------+----------+----------+----------+
; From Clock            ; To Clock              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------+-----------------------+----------+----------+----------+----------+
; PixelClock:PCLK|clk25 ; clk50                 ; 1        ; 1        ; 0        ; 0        ;
; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1551     ; 0        ; 0        ; 0        ;
+-----------------------+-----------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------+
; Hold Transfers                                                                            ;
+-----------------------+-----------------------+----------+----------+----------+----------+
; From Clock            ; To Clock              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------+-----------------------+----------+----------+----------+----------+
; PixelClock:PCLK|clk25 ; clk50                 ; 1        ; 1        ; 0        ; 0        ;
; PixelClock:PCLK|clk25 ; PixelClock:PCLK|clk25 ; 1551     ; 0        ; 0        ; 0        ;
+-----------------------+-----------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 111   ; 111  ;
; Unconstrained Output Ports      ; 14    ; 14   ;
; Unconstrained Output Port Paths ; 332   ; 332  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Thu Oct 16 11:43:23 2014
Info: Command: quartus_sta top_level -c top_level
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top_level.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name PixelClock:PCLK|clk25 PixelClock:PCLK|clk25
    Info (332105): create_clock -period 1.000 -name clk50 clk50
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.931
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.931             -82.723 PixelClock:PCLK|clk25 
    Info (332119):     0.102               0.000 clk50 
Info (332146): Worst-case hold slack is -0.125
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.125              -0.125 clk50 
    Info (332119):     0.572               0.000 PixelClock:PCLK|clk25 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -4.000 clk50 
    Info (332119):    -2.174             -74.176 PixelClock:PCLK|clk25 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.564
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.564             -69.455 PixelClock:PCLK|clk25 
    Info (332119):     0.201               0.000 clk50 
Info (332146): Worst-case hold slack is -0.183
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.183              -0.183 clk50 
    Info (332119):     0.513               0.000 PixelClock:PCLK|clk25 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -4.000 clk50 
    Info (332119):    -2.174             -74.176 PixelClock:PCLK|clk25 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.290
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.290             -28.864 PixelClock:PCLK|clk25 
    Info (332119):     0.291               0.000 clk50 
Info (332146): Worst-case hold slack is -0.108
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.108              -0.108 clk50 
    Info (332119):     0.306               0.000 PixelClock:PCLK|clk25 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -4.044 clk50 
    Info (332119):    -1.000             -46.000 PixelClock:PCLK|clk25 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 470 megabytes
    Info: Processing ended: Thu Oct 16 11:43:31 2014
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:06


