{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1569534608586 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1569534608586 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MIPS_PIPELINE_FPGA EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"MIPS_PIPELINE_FPGA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1569534608674 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1569534608797 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1569534608797 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1569534609678 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1569534609765 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1569534610495 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1569534610495 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1569534610495 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1569534610495 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1569534610495 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1569534610495 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1569534610495 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1569534610495 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1569534610495 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1569534610495 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 0 { 0 ""} 0 29299 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1569534610630 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 0 { 0 ""} 0 29301 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1569534610630 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 0 { 0 ""} 0 29303 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1569534610630 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 0 { 0 ""} 0 29305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1569534610630 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 0 { 0 ""} 0 29307 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1569534610630 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1569534610630 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1569534610699 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "73 " "TimeQuest Timing Analyzer is analyzing 73 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1569534616886 ""}
{ "Info" "ISTA_SDC_FOUND" "MIPS_PIPELINE_FPGA.SDC " "Reading SDC File: 'MIPS_PIPELINE_FPGA.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1569534616897 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1569534616937 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[2\] " "Node: KEY\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Mem_Exibi:exibe\|saida\[29\] KEY\[2\] " "Register Mem_Exibi:exibe\|saida\[29\] is being clocked by KEY\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1569534616967 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1569534616967 "|MIPS_PIPELINE_FPGA|KEY[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DivisorClk:CLK\|clk_out " "Node: DivisorClk:CLK\|clk_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Mem_Exibi:exibe\|Mem\[15\]\[29\] DivisorClk:CLK\|clk_out " "Register Mem_Exibi:exibe\|Mem\[15\]\[29\] is being clocked by DivisorClk:CLK\|clk_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1569534616967 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1569534616967 "|MIPS_PIPELINE_FPGA|DivisorClk:CLK|clk_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "IF_ID:REG_IF_ID\|ID_Instruction_Out\[26\] " "Node: IF_ID:REG_IF_ID\|ID_Instruction_Out\[26\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Controller:Control\|ALUOp\[1\] IF_ID:REG_IF_ID\|ID_Instruction_Out\[26\] " "Latch Controller:Control\|ALUOp\[1\] is being clocked by IF_ID:REG_IF_ID\|ID_Instruction_Out\[26\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1569534616967 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1569534616967 "|MIPS_PIPELINE_FPGA|IF_ID:REG_IF_ID|ID_Instruction_Out[26]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Forwarding:Forward_Module\|ForwardB_Out\[0\] " "Node: Forwarding:Forward_Module\|ForwardB_Out\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MUX_ALUSRC_FWDB:MuxALUSrcFWDB\|Saida_Mux_FWRB_ALUSrc_Out\[31\] Forwarding:Forward_Module\|ForwardB_Out\[0\] " "Latch MUX_ALUSRC_FWDB:MuxALUSrcFWDB\|Saida_Mux_FWRB_ALUSrc_Out\[31\] is being clocked by Forwarding:Forward_Module\|ForwardB_Out\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1569534616967 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1569534616967 "|MIPS_PIPELINE_FPGA|Forwarding:Forward_Module|ForwardB_Out[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Forwarding:Forward_Module\|ForwardA_Out\[0\] " "Node: Forwarding:Forward_Module\|ForwardA_Out\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MUX_FWDA:MuxFwdA\|Saida_Mux_FWRBA_Out\[31\] Forwarding:Forward_Module\|ForwardA_Out\[0\] " "Latch MUX_FWDA:MuxFwdA\|Saida_Mux_FWRBA_Out\[31\] is being clocked by Forwarding:Forward_Module\|ForwardA_Out\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1569534616967 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1569534616967 "|MIPS_PIPELINE_FPGA|Forwarding:Forward_Module|ForwardA_Out[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ID_EXE:REG_ID_EXE\|EX_ALUOp_Out\[1\] " "Node: ID_EXE:REG_ID_EXE\|EX_ALUOp_Out\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ControleALU:ALUcontrol\|Controle_ALU\[2\] ID_EXE:REG_ID_EXE\|EX_ALUOp_Out\[1\] " "Latch ControleALU:ALUcontrol\|Controle_ALU\[2\] is being clocked by ID_EXE:REG_ID_EXE\|EX_ALUOp_Out\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1569534616967 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1569534616967 "|MIPS_PIPELINE_FPGA|ID_EXE:REG_ID_EXE|EX_ALUOp_Out[1]"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1569534617010 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1569534617041 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1569534617041 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1569534617041 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1569534617041 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1569534617041 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1569534617041 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1569534617041 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1569534617947 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DivisorClk:CLK\|clk_out " "Destination node DivisorClk:CLK\|clk_out" {  } { { "Modulos/DivisorClk.v" "" { Text "D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/DivisorClk.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 0 { 0 ""} 0 1099 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1569534617947 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1569534617947 ""}  } { { "mips_pipeline_fpga.v" "" { Text "D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/mips_pipeline_fpga.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 0 { 0 ""} 0 29294 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1569534617947 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DivisorClk:CLK\|clk_out  " "Automatically promoted node DivisorClk:CLK\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1569534617947 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Forwarding:Forward_Module\|ForwardB_Out\[1\] " "Destination node Forwarding:Forward_Module\|ForwardB_Out\[1\]" {  } { { "Pipeline/Hazard_Forwarding/Forwarding.v" "" { Text "D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 0 { 0 ""} 0 1105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1569534617947 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Forwarding:Forward_Module\|ForwardA_Out\[1\] " "Destination node Forwarding:Forward_Module\|ForwardA_Out\[1\]" {  } { { "Pipeline/Hazard_Forwarding/Forwarding.v" "" { Text "D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 0 { 0 ""} 0 1103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1569534617947 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DivisorClk:CLK\|clk_out~1 " "Destination node DivisorClk:CLK\|clk_out~1" {  } { { "Modulos/DivisorClk.v" "" { Text "D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/DivisorClk.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 0 { 0 ""} 0 23410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1569534617947 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ID_EXE:REG_ID_EXE\|EX_ALUOp_Out\[1\] " "Destination node ID_EXE:REG_ID_EXE\|EX_ALUOp_Out\[1\]" {  } { { "Pipeline/Regs_Pipeline/ID_EXE.v" "" { Text "D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Regs_Pipeline/ID_EXE.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 0 { 0 ""} 0 1269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1569534617947 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ID_EXE:REG_ID_EXE\|EX_Instruction_Out\[5\] " "Destination node ID_EXE:REG_ID_EXE\|EX_Instruction_Out\[5\]" {  } { { "Pipeline/Regs_Pipeline/ID_EXE.v" "" { Text "D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Regs_Pipeline/ID_EXE.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 0 { 0 ""} 0 1274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1569534617947 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ID_EXE:REG_ID_EXE\|EX_Instruction_Out\[0\] " "Destination node ID_EXE:REG_ID_EXE\|EX_Instruction_Out\[0\]" {  } { { "Pipeline/Regs_Pipeline/ID_EXE.v" "" { Text "D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Regs_Pipeline/ID_EXE.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 0 { 0 ""} 0 1270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1569534617947 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ID_EXE:REG_ID_EXE\|EX_Instruction_Out\[1\] " "Destination node ID_EXE:REG_ID_EXE\|EX_Instruction_Out\[1\]" {  } { { "Pipeline/Regs_Pipeline/ID_EXE.v" "" { Text "D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Regs_Pipeline/ID_EXE.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 0 { 0 ""} 0 1271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1569534617947 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ID_EXE:REG_ID_EXE\|EX_Instruction_Out\[2\] " "Destination node ID_EXE:REG_ID_EXE\|EX_Instruction_Out\[2\]" {  } { { "Pipeline/Regs_Pipeline/ID_EXE.v" "" { Text "D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Regs_Pipeline/ID_EXE.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 0 { 0 ""} 0 1272 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1569534617947 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ID_EXE:REG_ID_EXE\|EX_Instruction_Out\[3\] " "Destination node ID_EXE:REG_ID_EXE\|EX_Instruction_Out\[3\]" {  } { { "Pipeline/Regs_Pipeline/ID_EXE.v" "" { Text "D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Regs_Pipeline/ID_EXE.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 0 { 0 ""} 0 1273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1569534617947 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Forwarding:Forward_Module\|ForwardB_Out\[0\] " "Destination node Forwarding:Forward_Module\|ForwardB_Out\[0\]" {  } { { "Pipeline/Hazard_Forwarding/Forwarding.v" "" { Text "D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 0 { 0 ""} 0 1106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1569534617947 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1569534617947 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1569534617947 ""}  } { { "Modulos/DivisorClk.v" "" { Text "D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/DivisorClk.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 0 { 0 ""} 0 1099 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1569534617947 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MUX_ALUSRC_FWDB:MuxALUSrcFWDB\|Mux32~0  " "Automatically promoted node MUX_ALUSRC_FWDB:MuxALUSrcFWDB\|Mux32~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1569534617948 ""}  } { { "Modulos/MUX.v" "" { Text "D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 0 { 0 ""} 0 24244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1569534617948 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MUX_FWDA:MuxFwdA\|Mux32~0  " "Automatically promoted node MUX_FWDA:MuxFwdA\|Mux32~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1569534617948 ""}  } { { "Modulos/MUX.v" "" { Text "D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 0 { 0 ""} 0 24247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1569534617948 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Controller:Control\|Decoder0~1  " "Automatically promoted node Controller:Control\|Decoder0~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1569534617948 ""}  } { { "Modulos/Controller.v" "" { Text "D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Controller.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 0 { 0 ""} 0 25978 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1569534617948 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ControleALU:ALUcontrol\|Mux1~0  " "Automatically promoted node ControleALU:ALUcontrol\|Mux1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1569534617948 ""}  } { { "Modulos/ControleALU.v" "" { Text "D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/ControleALU.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 0 { 0 ""} 0 24239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1569534617948 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1569534619547 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1569534619558 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1569534619559 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1569534619574 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1569534619591 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1569534619609 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1569534619613 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1569534619624 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1569534619624 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1569534622222 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1569534622366 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1569534625870 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1569534628960 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1569534629215 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1569534633601 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1569534633601 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1569534635442 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "25 X58_Y49 X68_Y60 " "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X58_Y49 to location X68_Y60" {  } { { "loc" "" { Generic "D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X58_Y49 to location X68_Y60"} { { 12 { 0 ""} 58 49 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1569534641443 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1569534641443 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1569534642629 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1569534642629 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1569534642629 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1569534642635 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.98 " "Total time spent on timing analysis during the Fitter is 0.98 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1569534643075 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1569534643179 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1569534644728 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1569534644733 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1569534645992 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1569534647822 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "25 Cyclone IV E " "25 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK2_50 3.3-V LVTTL AG14 " "Pin CLOCK2_50 uses I/O standard 3.3-V LVTTL at AG14" {  } { { "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { CLOCK2_50 } } } { "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } } { "mips_pipeline_fpga.v" "" { Text "D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/mips_pipeline_fpga.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1569534651115 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK3_50 3.3-V LVTTL AG15 " "Pin CLOCK3_50 uses I/O standard 3.3-V LVTTL at AG15" {  } { { "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { CLOCK3_50 } } } { "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } } { "mips_pipeline_fpga.v" "" { Text "D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/mips_pipeline_fpga.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1569534651115 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL M23 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at M23" {  } { { "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "mips_pipeline_fpga.v" "" { Text "D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/mips_pipeline_fpga.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1569534651115 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL M21 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at M21" {  } { { "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "mips_pipeline_fpga.v" "" { Text "D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/mips_pipeline_fpga.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1569534651115 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL AB28 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at AB28" {  } { { "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "mips_pipeline_fpga.v" "" { Text "D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/mips_pipeline_fpga.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1569534651115 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL AC28 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at AC28" {  } { { "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "mips_pipeline_fpga.v" "" { Text "D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/mips_pipeline_fpga.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1569534651115 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL AC27 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at AC27" {  } { { "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "mips_pipeline_fpga.v" "" { Text "D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/mips_pipeline_fpga.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1569534651115 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL AD27 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at AD27" {  } { { "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "mips_pipeline_fpga.v" "" { Text "D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/mips_pipeline_fpga.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1569534651115 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL AB27 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at AB27" {  } { { "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "mips_pipeline_fpga.v" "" { Text "D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/mips_pipeline_fpga.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1569534651115 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL AC26 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at AC26" {  } { { "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "mips_pipeline_fpga.v" "" { Text "D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/mips_pipeline_fpga.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1569534651115 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL AD26 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at AD26" {  } { { "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "mips_pipeline_fpga.v" "" { Text "D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/mips_pipeline_fpga.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1569534651115 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL AB26 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at AB26" {  } { { "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "mips_pipeline_fpga.v" "" { Text "D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/mips_pipeline_fpga.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1569534651115 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL AC25 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at AC25" {  } { { "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "mips_pipeline_fpga.v" "" { Text "D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/mips_pipeline_fpga.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1569534651115 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL AB25 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at AB25" {  } { { "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "mips_pipeline_fpga.v" "" { Text "D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/mips_pipeline_fpga.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1569534651115 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[10\] 3.3-V LVTTL AC24 " "Pin SW\[10\] uses I/O standard 3.3-V LVTTL at AC24" {  } { { "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[10] } } } { "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } } { "mips_pipeline_fpga.v" "" { Text "D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/mips_pipeline_fpga.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1569534651115 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[11\] 3.3-V LVTTL AB24 " "Pin SW\[11\] uses I/O standard 3.3-V LVTTL at AB24" {  } { { "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[11] } } } { "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } } { "mips_pipeline_fpga.v" "" { Text "D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/mips_pipeline_fpga.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1569534651115 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[12\] 3.3-V LVTTL AB23 " "Pin SW\[12\] uses I/O standard 3.3-V LVTTL at AB23" {  } { { "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[12] } } } { "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } } { "mips_pipeline_fpga.v" "" { Text "D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/mips_pipeline_fpga.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1569534651115 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[13\] 3.3-V LVTTL AA24 " "Pin SW\[13\] uses I/O standard 3.3-V LVTTL at AA24" {  } { { "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[13] } } } { "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } } { "mips_pipeline_fpga.v" "" { Text "D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/mips_pipeline_fpga.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1569534651115 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[14\] 3.3-V LVTTL AA23 " "Pin SW\[14\] uses I/O standard 3.3-V LVTTL at AA23" {  } { { "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[14] } } } { "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } } { "mips_pipeline_fpga.v" "" { Text "D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/mips_pipeline_fpga.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1569534651115 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[15\] 3.3-V LVTTL AA22 " "Pin SW\[15\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[15] } } } { "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } } { "mips_pipeline_fpga.v" "" { Text "D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/mips_pipeline_fpga.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1569534651115 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[16\] 3.3-V LVTTL Y24 " "Pin SW\[16\] uses I/O standard 3.3-V LVTTL at Y24" {  } { { "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[16] } } } { "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } } { "mips_pipeline_fpga.v" "" { Text "D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/mips_pipeline_fpga.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1569534651115 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[17\] 3.3-V LVTTL Y23 " "Pin SW\[17\] uses I/O standard 3.3-V LVTTL at Y23" {  } { { "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[17] } } } { "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } } { "mips_pipeline_fpga.v" "" { Text "D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/mips_pipeline_fpga.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1569534651115 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[2\] 3.3-V LVTTL N21 " "Pin KEY\[2\] uses I/O standard 3.3-V LVTTL at N21" {  } { { "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { KEY[2] } } } { "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } } { "mips_pipeline_fpga.v" "" { Text "D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/mips_pipeline_fpga.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1569534651115 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[3\] 3.3-V LVTTL R24 " "Pin KEY\[3\] uses I/O standard 3.3-V LVTTL at R24" {  } { { "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { KEY[3] } } } { "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "mips_pipeline_fpga.v" "" { Text "D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/mips_pipeline_fpga.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1569534651115 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "mips_pipeline_fpga.v" "" { Text "D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/mips_pipeline_fpga.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1569534651115 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1569534651115 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.fit.smsg " "Generated suppressed messages file D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1569534652127 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5902 " "Peak virtual memory: 5902 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1569534654372 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 26 18:50:54 2019 " "Processing ended: Thu Sep 26 18:50:54 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1569534654372 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:48 " "Elapsed time: 00:00:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1569534654372 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:05 " "Total CPU time (on all processors): 00:01:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1569534654372 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1569534654372 ""}
