# Logic Design Laboratory
## Team 30

| \#  | Report                                                                    | Score      |
| --- | ------------------------------------------------------------------------- |:---------- |
| 1   | [Gate-Level Verilog](https://www.overleaf.com/read/pwpfjpykvvpy)          | $85$       |
| 2   | [Advanced Gate-Level Verilog](https://www.overleaf.com/read/knrhyqcztnmf) | $94.1$[^*] |
| 3   | [Sequential Circuits](https://www.overleaf.com/read/dvgqsmwczqvs)         | $67.4$     |
| 4   | [Finite State Machines](https://www.overleaf.com/read/rhkyrmdncsbx)       | $91$       |
| 5   | [Keyboard and Audio Modules](https://www.overleaf.com/read/jqkjmpkgmgdg)  | $93$[^*]   |
| 6   | [Peripheral Components](https://www.overleaf.com/read/cnhmvxjzybmn)       | $84$       |

[^*]: Bonus included.
