

================================================================
== Vitis HLS Report for 'bubble_sort_Pipeline_VITIS_LOOP_15_2'
================================================================
* Date:           Mon Feb 24 14:10:50 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        prac
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg225-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.196 ns|     1.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval |                    Pipeline                   |
    |   min   |   max   |    min    |    max   | min | max |                      Type                     |
    +---------+---------+-----------+----------+-----+-----+-----------------------------------------------+
    |        4|       40|  40.000 ns|  0.400 us|    3|   39|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_15_2  |        2|       38|         2|          2|          1|  1 ~ 19|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     69|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      0|     73|    -|
|Register         |        -|   -|     96|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|     96|    142|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|     ~0|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln15_fu_140_p2   |         +|   0|  0|  14|           6|           1|
    |icmp_ln15_fu_119_p2  |      icmp|   0|  0|  14|           6|           5|
    |icmp_ln28_fu_130_p2  |      icmp|   0|  0|  39|          32|          32|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  69|          45|          40|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |A_1_fu_48                |   9|          2|   32|         64|
    |M_address0_local         |  14|          3|    5|         15|
    |ap_NS_fsm                |  14|          3|    1|          3|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |j_fu_44                  |   9|          2|    6|         12|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  73|         16|   47|        100|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |A_1_fu_48                    |  32|   0|   32|          0|
    |A_2_reg_174                  |  32|   0|   32|          0|
    |M_addr_1_reg_188             |   5|   0|    5|          0|
    |M_addr_reg_183               |   5|   0|    5|          0|
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |j_1_reg_169                  |   6|   0|    6|          0|
    |j_fu_44                      |   6|   0|    6|          0|
    |zext_ln10_cast_reg_164       |   5|   0|   64|         59|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |  96|   0|  155|         59|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+-------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  bubble_sort_Pipeline_VITIS_LOOP_15_2|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  bubble_sort_Pipeline_VITIS_LOOP_15_2|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  bubble_sort_Pipeline_VITIS_LOOP_15_2|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  bubble_sort_Pipeline_VITIS_LOOP_15_2|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  bubble_sort_Pipeline_VITIS_LOOP_15_2|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  bubble_sort_Pipeline_VITIS_LOOP_15_2|  return value|
|zext_ln10_1  |   in|    5|     ap_none|                           zext_ln10_1|        scalar|
|A            |   in|   32|     ap_none|                                     A|        scalar|
|M_address0   |  out|    5|   ap_memory|                                     M|         array|
|M_ce0        |  out|    1|   ap_memory|                                     M|         array|
|M_we0        |  out|    1|   ap_memory|                                     M|         array|
|M_d0         |  out|   32|   ap_memory|                                     M|         array|
|M_q0         |   in|   32|   ap_memory|                                     M|         array|
|M_address1   |  out|    5|   ap_memory|                                     M|         array|
|M_ce1        |  out|    1|   ap_memory|                                     M|         array|
|M_we1        |  out|    1|   ap_memory|                                     M|         array|
|M_d1         |  out|   32|   ap_memory|                                     M|         array|
|zext_ln10    |   in|    5|     ap_none|                             zext_ln10|        scalar|
+-------------+-----+-----+------------+--------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [bubble_sort.cpp:15]   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%A_1 = alloca i32 1" [bubble_sort.cpp:14]   --->   Operation 6 'alloca' 'A_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln10_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %zext_ln10"   --->   Operation 7 'read' 'zext_ln10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%A_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A"   --->   Operation 8 'read' 'A_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln10_1_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %zext_ln10_1"   --->   Operation 9 'read' 'zext_ln10_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln10_cast = zext i5 %zext_ln10_read"   --->   Operation 10 'zext' 'zext_ln10_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln10_1_cast = zext i5 %zext_ln10_1_read"   --->   Operation 11 'zext' 'zext_ln10_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %M, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln14 = store i32 %A_read, i32 %A_1" [bubble_sort.cpp:14]   --->   Operation 13 'store' 'store_ln14' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln15 = store i6 %zext_ln10_1_cast, i6 %j" [bubble_sort.cpp:15]   --->   Operation 14 'store' 'store_ln15' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body6"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%j_1 = load i6 %j" [bubble_sort.cpp:15]   --->   Operation 16 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%A_2 = load i32 %A_1"   --->   Operation 17 'load' 'A_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.82ns)   --->   "%icmp_ln15 = icmp_eq  i6 %j_1, i6 20" [bubble_sort.cpp:15]   --->   Operation 18 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %for.body6.split, void %for.inc109.exitStub" [bubble_sort.cpp:15]   --->   Operation 19 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%M_addr = getelementptr i32 %M, i64 0, i64 %zext_ln10_cast" [bubble_sort.cpp:14]   --->   Operation 20 'getelementptr' 'M_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i6 %j_1" [bubble_sort.cpp:15]   --->   Operation 21 'zext' 'zext_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%M_addr_1 = getelementptr i32 %M, i64 0, i64 %zext_ln15" [bubble_sort.cpp:27]   --->   Operation 22 'getelementptr' 'M_addr_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (2.32ns)   --->   "%B = load i5 %M_addr_1" [bubble_sort.cpp:27]   --->   Operation 23 'load' 'B' <Predicate = (!icmp_ln15)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_2 : Operation 37 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 37 'ret' 'ret_ln0' <Predicate = (icmp_ln15)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 7.19>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln15 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [bubble_sort.cpp:15]   --->   Operation 24 'specpipeline' 'specpipeline_ln15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%speclooptripcount_ln15 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 19, i64 10" [bubble_sort.cpp:15]   --->   Operation 25 'speclooptripcount' 'speclooptripcount_ln15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [bubble_sort.cpp:15]   --->   Operation 26 'specloopname' 'specloopname_ln15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/2] (2.32ns)   --->   "%B = load i5 %M_addr_1" [bubble_sort.cpp:27]   --->   Operation 27 'load' 'B' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_3 : Operation 28 [1/1] (2.55ns)   --->   "%icmp_ln28 = icmp_sgt  i32 %A_2, i32 %B" [bubble_sort.cpp:28]   --->   Operation 28 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %icmp_ln28, void %for.inc101, void %if.then51" [bubble_sort.cpp:28]   --->   Operation 29 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (2.32ns)   --->   "%store_ln29 = store i32 %B, i5 %M_addr" [bubble_sort.cpp:29]   --->   Operation 30 'store' 'store_ln29' <Predicate = (icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_3 : Operation 31 [1/1] (2.32ns)   --->   "%store_ln30 = store i32 %A_2, i5 %M_addr_1" [bubble_sort.cpp:30]   --->   Operation 31 'store' 'store_ln30' <Predicate = (icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_3 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln14 = store i32 %B, i32 %A_1" [bubble_sort.cpp:14]   --->   Operation 32 'store' 'store_ln14' <Predicate = (icmp_ln28)> <Delay = 1.58>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln32 = br void %for.inc101" [bubble_sort.cpp:32]   --->   Operation 33 'br' 'br_ln32' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.82ns)   --->   "%add_ln15 = add i6 %j_1, i6 1" [bubble_sort.cpp:15]   --->   Operation 34 'add' 'add_ln15' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln15 = store i6 %add_ln15, i6 %j" [bubble_sort.cpp:15]   --->   Operation 35 'store' 'store_ln15' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln15 = br void %for.body6" [bubble_sort.cpp:15]   --->   Operation 36 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln10_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ M]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ zext_ln10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                      (alloca           ) [ 0111]
A_1                    (alloca           ) [ 0111]
zext_ln10_read         (read             ) [ 0000]
A_read                 (read             ) [ 0000]
zext_ln10_1_read       (read             ) [ 0000]
zext_ln10_cast         (zext             ) [ 0010]
zext_ln10_1_cast       (zext             ) [ 0000]
specinterface_ln0      (specinterface    ) [ 0000]
store_ln14             (store            ) [ 0000]
store_ln15             (store            ) [ 0000]
br_ln0                 (br               ) [ 0000]
j_1                    (load             ) [ 0101]
A_2                    (load             ) [ 0101]
icmp_ln15              (icmp             ) [ 0010]
br_ln15                (br               ) [ 0000]
M_addr                 (getelementptr    ) [ 0101]
zext_ln15              (zext             ) [ 0000]
M_addr_1               (getelementptr    ) [ 0101]
specpipeline_ln15      (specpipeline     ) [ 0000]
speclooptripcount_ln15 (speclooptripcount) [ 0000]
specloopname_ln15      (specloopname     ) [ 0000]
B                      (load             ) [ 0000]
icmp_ln28              (icmp             ) [ 0101]
br_ln28                (br               ) [ 0000]
store_ln29             (store            ) [ 0000]
store_ln30             (store            ) [ 0000]
store_ln14             (store            ) [ 0000]
br_ln32                (br               ) [ 0000]
add_ln15               (add              ) [ 0000]
store_ln15             (store            ) [ 0000]
br_ln15                (br               ) [ 0000]
ret_ln0                (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln10_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln10_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="M">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="zext_ln10">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln10"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="j_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="A_1_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_1/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="zext_ln10_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="5" slack="0"/>
<pin id="54" dir="0" index="1" bw="5" slack="0"/>
<pin id="55" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln10_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="A_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="zext_ln10_1_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="5" slack="0"/>
<pin id="66" dir="0" index="1" bw="5" slack="0"/>
<pin id="67" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln10_1_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="M_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="5" slack="1"/>
<pin id="74" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_addr/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="M_addr_1_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="6" slack="0"/>
<pin id="81" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_addr_1/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="5" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="1"/>
<pin id="87" dir="0" index="2" bw="0" slack="1"/>
<pin id="90" dir="0" index="4" bw="5" slack="0"/>
<pin id="91" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="92" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="3" bw="32" slack="0"/>
<pin id="93" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="B/2 store_ln29/3 store_ln30/3 "/>
</bind>
</comp>

<comp id="95" class="1004" name="zext_ln10_cast_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="5" slack="0"/>
<pin id="97" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10_cast/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="zext_ln10_1_cast_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="5" slack="0"/>
<pin id="101" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10_1_cast/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="store_ln14_store_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="0"/>
<pin id="105" dir="0" index="1" bw="32" slack="0"/>
<pin id="106" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="store_ln15_store_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="5" slack="0"/>
<pin id="110" dir="0" index="1" bw="6" slack="0"/>
<pin id="111" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="j_1_load_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="6" slack="1"/>
<pin id="115" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="A_2_load_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="1"/>
<pin id="118" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_2/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="icmp_ln15_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="6" slack="0"/>
<pin id="121" dir="0" index="1" bw="6" slack="0"/>
<pin id="122" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="zext_ln15_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="6" slack="0"/>
<pin id="127" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="icmp_ln28_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="1"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/3 "/>
</bind>
</comp>

<comp id="135" class="1004" name="store_ln14_store_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="2"/>
<pin id="138" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="add_ln15_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="6" slack="1"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15/3 "/>
</bind>
</comp>

<comp id="145" class="1004" name="store_ln15_store_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="6" slack="0"/>
<pin id="147" dir="0" index="1" bw="6" slack="2"/>
<pin id="148" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/3 "/>
</bind>
</comp>

<comp id="150" class="1005" name="j_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="6" slack="0"/>
<pin id="152" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="157" class="1005" name="A_1_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="A_1 "/>
</bind>
</comp>

<comp id="164" class="1005" name="zext_ln10_cast_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="64" slack="1"/>
<pin id="166" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln10_cast "/>
</bind>
</comp>

<comp id="169" class="1005" name="j_1_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="6" slack="1"/>
<pin id="171" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="174" class="1005" name="A_2_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="1"/>
<pin id="176" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_2 "/>
</bind>
</comp>

<comp id="183" class="1005" name="M_addr_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="5" slack="1"/>
<pin id="185" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="M_addr "/>
</bind>
</comp>

<comp id="188" class="1005" name="M_addr_1_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="5" slack="1"/>
<pin id="190" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="M_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="8" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="8" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="56"><net_src comp="10" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="6" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="12" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="10" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="26" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="4" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="26" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="89"><net_src comp="77" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="94"><net_src comp="84" pin="3"/><net_sink comp="84" pin=4"/></net>

<net id="98"><net_src comp="52" pin="2"/><net_sink comp="95" pin=0"/></net>

<net id="102"><net_src comp="64" pin="2"/><net_sink comp="99" pin=0"/></net>

<net id="107"><net_src comp="58" pin="2"/><net_sink comp="103" pin=0"/></net>

<net id="112"><net_src comp="99" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="123"><net_src comp="113" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="24" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="128"><net_src comp="113" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="129"><net_src comp="125" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="134"><net_src comp="84" pin="3"/><net_sink comp="130" pin=1"/></net>

<net id="139"><net_src comp="84" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="144"><net_src comp="42" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="149"><net_src comp="140" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="153"><net_src comp="44" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="155"><net_src comp="150" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="156"><net_src comp="150" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="160"><net_src comp="48" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="162"><net_src comp="157" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="163"><net_src comp="157" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="167"><net_src comp="95" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="172"><net_src comp="113" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="177"><net_src comp="116" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="179"><net_src comp="174" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="186"><net_src comp="70" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="191"><net_src comp="77" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="84" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: M | {3 }
 - Input state : 
	Port: bubble_sort_Pipeline_VITIS_LOOP_15_2 : zext_ln10_1 | {1 }
	Port: bubble_sort_Pipeline_VITIS_LOOP_15_2 : A | {1 }
	Port: bubble_sort_Pipeline_VITIS_LOOP_15_2 : M | {2 3 }
	Port: bubble_sort_Pipeline_VITIS_LOOP_15_2 : zext_ln10 | {1 }
  - Chain level:
	State 1
		store_ln15 : 1
	State 2
		icmp_ln15 : 1
		br_ln15 : 2
		zext_ln15 : 1
		M_addr_1 : 2
		B : 3
	State 3
		icmp_ln28 : 1
		br_ln28 : 2
		store_ln29 : 1
		store_ln14 : 1
		store_ln15 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|   icmp   |       icmp_ln15_fu_119      |    0    |    14   |
|          |       icmp_ln28_fu_130      |    0    |    39   |
|----------|-----------------------------|---------|---------|
|    add   |       add_ln15_fu_140       |    0    |    14   |
|----------|-----------------------------|---------|---------|
|          |  zext_ln10_read_read_fu_52  |    0    |    0    |
|   read   |      A_read_read_fu_58      |    0    |    0    |
|          | zext_ln10_1_read_read_fu_64 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |     zext_ln10_cast_fu_95    |    0    |    0    |
|   zext   |    zext_ln10_1_cast_fu_99   |    0    |    0    |
|          |       zext_ln15_fu_125      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |    67   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|      A_1_reg_157     |   32   |
|      A_2_reg_174     |   32   |
|   M_addr_1_reg_188   |    5   |
|    M_addr_reg_183    |    5   |
|      j_1_reg_169     |    6   |
|       j_reg_150      |    6   |
|zext_ln10_cast_reg_164|   64   |
+----------------------+--------+
|         Total        |   150  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_84 |  p0  |   2  |   5  |   10   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   10   ||  1.588  ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   67   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    0   |    9   |
|  Register |    -   |   150  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   150  |   76   |
+-----------+--------+--------+--------+
