Classic Timing Analyzer report for top_de2
Tue Dec 10 10:29:26 2013
Quartus II Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Classic Timing Analyzer Deprecation
  3. Timing Analyzer Summary
  4. Timing Analyzer Settings
  5. Clock Settings Summary
  6. Parallel Compilation
  7. Clock Setup: 'clock_50mhz'
  8. Clock Setup: 'altera_internal_jtag~TCKUTAP'
  9. tsu
 10. tco
 11. tpd
 12. th
 13. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



---------------------------------------
; Classic Timing Analyzer Deprecation ;
---------------------------------------
Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                             ;
+---------------------------------------------+-------+---------------+----------------------------------+------------------------------------------------------+----------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+
; Type                                        ; Slack ; Required Time ; Actual Time                      ; From                                                 ; To                                                                                     ; From Clock                   ; To Clock                     ; Failed Paths ;
+---------------------------------------------+-------+---------------+----------------------------------+------------------------------------------------------+----------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+
; Worst-case tsu                              ; N/A   ; None          ; 6.321 ns                         ; rst                                                  ; vga:inst3|vga_score_trans:score_translation|vga_counter_3bit:mem_addr_counter|state[2] ; --                           ; clock_50mhz                  ; 0            ;
; Worst-case tco                              ; N/A   ; None          ; 10.435 ns                        ; vga:inst3|vga_read:read_and_output|v_sync_out        ; vga_vsync                                                                              ; clock_50mhz                  ; --                           ; 0            ;
; Worst-case tpd                              ; N/A   ; None          ; 2.612 ns                         ; altera_internal_jtag~TDO                             ; altera_reserved_tdo                                                                    ; --                           ; --                           ; 0            ;
; Worst-case th                               ; N/A   ; None          ; 1.919 ns                         ; dbg_inputs[4]                                        ; controller:inst4|inv_inputs[4]                                                         ; --                           ; clock_50mhz                  ; 0            ;
; Clock Setup: 'altera_internal_jtag~TCKUTAP' ; N/A   ; None          ; 131.68 MHz ( period = 7.594 ns ) ; sld_hub:auto_hub|irf_reg[1][5]                       ; sld_hub:auto_hub|tdo                                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0            ;
; Clock Setup: 'clock_50mhz'                  ; N/A   ; None          ; 133.62 MHz ( period = 7.484 ns ) ; vga:inst3|vga_score_check:score_check|in_score_state ; sr_if:inst2|do2                                                                        ; clock_50mhz                  ; clock_50mhz                  ; 0            ;
; Total number of failed paths                ;       ;               ;                                  ;                                                      ;                                                                                        ;                              ;                              ; 0            ;
+---------------------------------------------+-------+---------------+----------------------------------+------------------------------------------------------+----------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                          ;
+------------------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name              ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+------------------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock_50mhz                  ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; altera_internal_jtag~TCKUTAP ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+------------------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock_50mhz'                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------+---------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                ; To                              ; From Clock  ; To Clock    ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------+---------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 133.62 MHz ( period = 7.484 ns )                    ; vga:inst3|vga_score_check:score_check|in_score_state                                                ; sr_if:inst2|do2                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.266 ns                ;
; N/A                                     ; 134.73 MHz ( period = 7.422 ns )                    ; piece_lut:inst7|mask[1]                                                                             ; sr_if:inst2|do1                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.218 ns                ;
; N/A                                     ; 134.90 MHz ( period = 7.413 ns )                    ; vga:inst3|vga_np_check:np_check|in_np_state                                                         ; sr_if:inst2|do2                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.195 ns                ;
; N/A                                     ; 136.95 MHz ( period = 7.302 ns )                    ; vga:inst3|vga_score_trans:score_translation|vga_counter_3bit:mem_addr_counter|state[0]              ; sr_if:inst2|do2                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.084 ns                ;
; N/A                                     ; 137.89 MHz ( period = 7.252 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT ; sr_if:inst2|do2                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.025 ns                ;
; N/A                                     ; 138.22 MHz ( period = 7.235 ns )                    ; de_piece:inst6|state.reset                                                                          ; sr_if:inst2|do1                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.031 ns                ;
; N/A                                     ; 138.24 MHz ( period = 7.234 ns )                    ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[1]                 ; sr_if:inst2|do2                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.001 ns                ;
; N/A                                     ; 138.41 MHz ( period = 7.225 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT ; sr_if:inst2|do2                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.998 ns                ;
; N/A                                     ; 139.55 MHz ( period = 7.166 ns )                    ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[0]           ; sr_if:inst2|do2                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.948 ns                ;
; N/A                                     ; 139.61 MHz ( period = 7.163 ns )                    ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[1]           ; sr_if:inst2|do2                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.945 ns                ;
; N/A                                     ; 139.78 MHz ( period = 7.154 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT ; sr_if:inst2|do2                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.927 ns                ;
; N/A                                     ; 140.10 MHz ( period = 7.138 ns )                    ; controller:inst4|cur_state.move_right_2                                                             ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.917 ns                ;
; N/A                                     ; 140.23 MHz ( period = 7.131 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT ; sr_if:inst2|do2                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.904 ns                ;
; N/A                                     ; 141.04 MHz ( period = 7.090 ns )                    ; controller:inst4|cur_state.space_6                                                                  ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.898 ns                ;
; N/A                                     ; 141.72 MHz ( period = 7.056 ns )                    ; de_piece:inst6|cur_addr[0]                                                                          ; sr_if:inst2|do1                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.852 ns                ;
; N/A                                     ; 141.82 MHz ( period = 7.051 ns )                    ; controller:inst4|cur_state.first_draw_3                                                             ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.836 ns                ;
; N/A                                     ; 141.90 MHz ( period = 7.047 ns )                    ; piece_lut:inst7|mask[0]                                                                             ; sr_if:inst2|do1                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.843 ns                ;
; N/A                                     ; 142.07 MHz ( period = 7.039 ns )                    ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[0]                 ; sr_if:inst2|do2                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.821 ns                ;
; N/A                                     ; 142.37 MHz ( period = 7.024 ns )                    ; controller:inst4|cur_state.move_left_7                                                              ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.832 ns                ;
; N/A                                     ; 142.47 MHz ( period = 7.019 ns )                    ; controller:inst4|cur_state.space_6                                                                  ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.827 ns                ;
; N/A                                     ; 142.49 MHz ( period = 7.018 ns )                    ; vga:inst3|vga_score_trans:score_translation|vga_counter_3bit:mem_addr_counter|state[1]              ; sr_if:inst2|do2                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.800 ns                ;
; N/A                                     ; 142.59 MHz ( period = 7.013 ns )                    ; de_piece:inst6|cur_addr[1]                                                                          ; sr_if:inst2|do1                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.809 ns                ;
; N/A                                     ; 143.23 MHz ( period = 6.982 ns )                    ; controller:inst4|cur_state.collision_4                                                              ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.764 ns                ;
; N/A                                     ; 143.82 MHz ( period = 6.953 ns )                    ; controller:inst4|cur_state.move_left_7                                                              ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.761 ns                ;
; N/A                                     ; 143.88 MHz ( period = 6.950 ns )                    ; controller:inst4|cur_state.first_draw_4                                                             ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.735 ns                ;
; N/A                                     ; 143.93 MHz ( period = 6.948 ns )                    ; controller:inst4|cur_state.space_6                                                                  ; piece_lut:inst7|cur_x_out[1]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.756 ns                ;
; N/A                                     ; 144.26 MHz ( period = 6.932 ns )                    ; controller:inst4|cur_state.move_left_2                                                              ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.711 ns                ;
; N/A                                     ; 144.26 MHz ( period = 6.932 ns )                    ; controller:inst4|cur_state.key                                                                      ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.714 ns                ;
; N/A                                     ; 144.26 MHz ( period = 6.932 ns )                    ; controller:inst4|cur_state.collision_5                                                              ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.740 ns                ;
; N/A                                     ; 144.78 MHz ( period = 6.907 ns )                    ; controller:inst4|cur_state.move_right_2                                                             ; timer:inst9|state.vga_low       ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.716 ns                ;
; N/A                                     ; 144.82 MHz ( period = 6.905 ns )                    ; controller:inst4|cur_state.move_right_2                                                             ; timer:inst9|state.done          ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.714 ns                ;
; N/A                                     ; 144.91 MHz ( period = 6.901 ns )                    ; controller:inst4|cur_state.space_6                                                                  ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.683 ns                ;
; N/A                                     ; 145.05 MHz ( period = 6.894 ns )                    ; controller:inst4|cur_state.space_1                                                                  ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.683 ns                ;
; N/A                                     ; 145.22 MHz ( period = 6.886 ns )                    ; controller:inst4|cur_state.lock_overflow                                                            ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.675 ns                ;
; N/A                                     ; 145.31 MHz ( period = 6.882 ns )                    ; controller:inst4|cur_state.move_left_7                                                              ; piece_lut:inst7|cur_x_out[1]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.690 ns                ;
; N/A                                     ; 145.65 MHz ( period = 6.866 ns )                    ; controller:inst4|cur_state.collision_4                                                              ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.674 ns                ;
; N/A                                     ; 145.75 MHz ( period = 6.861 ns )                    ; controller:inst4|cur_state.collision_5                                                              ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.669 ns                ;
; N/A                                     ; 145.82 MHz ( period = 6.858 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT ; sr_if:inst2|do2                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.631 ns                ;
; N/A                                     ; 146.03 MHz ( period = 6.848 ns )                    ; controller:inst4|cur_state.move_left_1                                                              ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.637 ns                ;
; N/A                                     ; 146.05 MHz ( period = 6.847 ns )                    ; controller:inst4|cur_state.drop_overflow                                                            ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.629 ns                ;
; N/A                                     ; 146.09 MHz ( period = 6.845 ns )                    ; controller:inst4|cur_state.move_right_1                                                             ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.634 ns                ;
; N/A                                     ; 146.24 MHz ( period = 6.838 ns )                    ; controller:inst4|cur_state.space_6                                                                  ; piece_lut:inst7|cur_rom_addr[6] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.617 ns                ;
; N/A                                     ; 146.24 MHz ( period = 6.838 ns )                    ; controller:inst4|cur_state.space_6                                                                  ; piece_lut:inst7|cur_rom_addr[4] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.617 ns                ;
; N/A                                     ; 146.31 MHz ( period = 6.835 ns )                    ; controller:inst4|cur_state.move_left_7                                                              ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.617 ns                ;
; N/A                                     ; 146.63 MHz ( period = 6.820 ns )                    ; controller:inst4|cur_state.first_draw_3                                                             ; timer:inst9|state.vga_low       ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.635 ns                ;
; N/A                                     ; 146.67 MHz ( period = 6.818 ns )                    ; controller:inst4|cur_state.first_draw_3                                                             ; timer:inst9|state.done          ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.633 ns                ;
; N/A                                     ; 146.71 MHz ( period = 6.816 ns )                    ; controller:inst4|cur_state.key                                                                      ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.624 ns                ;
; N/A                                     ; 146.78 MHz ( period = 6.813 ns )                    ; controller:inst4|cur_state.rotate_cw_1                                                              ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.602 ns                ;
; N/A                                     ; 146.91 MHz ( period = 6.807 ns )                    ; controller:inst4|cur_state.rotate_ccw_2                                                             ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.586 ns                ;
; N/A                                     ; 147.06 MHz ( period = 6.800 ns )                    ; controller:inst4|cur_state.collision_3                                                              ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.608 ns                ;
; N/A                                     ; 147.17 MHz ( period = 6.795 ns )                    ; controller:inst4|cur_state.collision_4                                                              ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.603 ns                ;
; N/A                                     ; 147.28 MHz ( period = 6.790 ns )                    ; controller:inst4|cur_state.collision_5                                                              ; piece_lut:inst7|cur_x_out[1]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.598 ns                ;
; N/A                                     ; 147.67 MHz ( period = 6.772 ns )                    ; controller:inst4|cur_state.move_left_7                                                              ; piece_lut:inst7|cur_rom_addr[6] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.551 ns                ;
; N/A                                     ; 147.67 MHz ( period = 6.772 ns )                    ; controller:inst4|cur_state.move_left_7                                                              ; piece_lut:inst7|cur_rom_addr[4] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.551 ns                ;
; N/A                                     ; 147.71 MHz ( period = 6.770 ns )                    ; controller:inst4|cur_state.lock_overflow                                                            ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.585 ns                ;
; N/A                                     ; 147.82 MHz ( period = 6.765 ns )                    ; controller:inst4|cur_state.move_right_2                                                             ; piece_lut:inst7|cur_y_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.544 ns                ;
; N/A                                     ; 147.97 MHz ( period = 6.758 ns )                    ; controller:inst4|cur_state.soft_drop_1                                                              ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.547 ns                ;
; N/A                                     ; 147.97 MHz ( period = 6.758 ns )                    ; controller:inst4|cur_state.collision_4                                                              ; controller:inst4|cur_lut_rot[0] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.566 ns                ;
; N/A                                     ; 148.06 MHz ( period = 6.754 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT ; sr_if:inst2|do2                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.527 ns                ;
; N/A                                     ; 148.13 MHz ( period = 6.751 ns )                    ; controller:inst4|cur_state.collision_4                                                              ; timer:inst9|state.vga_low       ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.563 ns                ;
; N/A                                     ; 148.17 MHz ( period = 6.749 ns )                    ; controller:inst4|cur_state.collision_4                                                              ; timer:inst9|state.done          ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.561 ns                ;
; N/A                                     ; 148.26 MHz ( period = 6.745 ns )                    ; controller:inst4|cur_state.key                                                                      ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.553 ns                ;
; N/A                                     ; 148.30 MHz ( period = 6.743 ns )                    ; controller:inst4|cur_state.collision_5                                                              ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.525 ns                ;
; N/A                                     ; 148.41 MHz ( period = 6.738 ns )                    ; controller:inst4|cur_state.space_2                                                                  ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.522 ns                ;
; N/A                                     ; 148.48 MHz ( period = 6.735 ns )                    ; controller:inst4|cur_state.move_left_4                                                              ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.542 ns                ;
; N/A                                     ; 148.54 MHz ( period = 6.732 ns )                    ; controller:inst4|cur_state.move_left_1                                                              ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.547 ns                ;
; N/A                                     ; 148.57 MHz ( period = 6.731 ns )                    ; controller:inst4|cur_state.drop_overflow                                                            ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.539 ns                ;
; N/A                                     ; 148.61 MHz ( period = 6.729 ns )                    ; controller:inst4|cur_state.move_right_2                                                             ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.534 ns                ;
; N/A                                     ; 148.61 MHz ( period = 6.729 ns )                    ; controller:inst4|cur_state.move_right_1                                                             ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.544 ns                ;
; N/A                                     ; 148.61 MHz ( period = 6.729 ns )                    ; controller:inst4|cur_state.collision_3                                                              ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.537 ns                ;
; N/A                                     ; 148.72 MHz ( period = 6.724 ns )                    ; controller:inst4|cur_state.collision_4                                                              ; piece_lut:inst7|cur_x_out[1]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.532 ns                ;
; N/A                                     ; 148.83 MHz ( period = 6.719 ns )                    ; controller:inst4|cur_state.first_draw_4                                                             ; timer:inst9|state.vga_low       ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.534 ns                ;
; N/A                                     ; 148.88 MHz ( period = 6.717 ns )                    ; controller:inst4|cur_state.rotate_ccw_1                                                             ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.506 ns                ;
; N/A                                     ; 148.88 MHz ( period = 6.717 ns )                    ; controller:inst4|cur_state.first_draw_4                                                             ; timer:inst9|state.done          ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.532 ns                ;
; N/A                                     ; 148.96 MHz ( period = 6.713 ns )                    ; controller:inst4|cur_state.rotate_ccw_3                                                             ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.497 ns                ;
; N/A                                     ; 149.08 MHz ( period = 6.708 ns )                    ; controller:inst4|cur_state.key                                                                      ; controller:inst4|cur_lut_rot[0] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.516 ns                ;
; N/A                                     ; 149.23 MHz ( period = 6.701 ns )                    ; controller:inst4|cur_state.move_left_2                                                              ; timer:inst9|state.vga_low       ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.510 ns                ;
; N/A                                     ; 149.23 MHz ( period = 6.701 ns )                    ; controller:inst4|cur_state.key                                                                      ; timer:inst9|state.vga_low       ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.513 ns                ;
; N/A                                     ; 149.28 MHz ( period = 6.699 ns )                    ; controller:inst4|cur_state.lock_overflow                                                            ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.514 ns                ;
; N/A                                     ; 149.28 MHz ( period = 6.699 ns )                    ; controller:inst4|cur_state.move_left_2                                                              ; timer:inst9|state.done          ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.508 ns                ;
; N/A                                     ; 149.28 MHz ( period = 6.699 ns )                    ; controller:inst4|cur_state.key                                                                      ; timer:inst9|state.done          ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.511 ns                ;
; N/A                                     ; 149.32 MHz ( period = 6.697 ns )                    ; controller:inst4|cur_state.rotate_cw_1                                                              ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.512 ns                ;
; N/A                                     ; 149.41 MHz ( period = 6.693 ns )                    ; controller:inst4|cur_state.move_right_3                                                             ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.474 ns                ;
; N/A                                     ; 149.45 MHz ( period = 6.691 ns )                    ; controller:inst4|cur_state.move_down_1                                                              ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.473 ns                ;
; N/A                                     ; 149.48 MHz ( period = 6.690 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT ; sr_if:inst2|do1                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.481 ns                ;
; N/A                                     ; 149.70 MHz ( period = 6.680 ns )                    ; controller:inst4|cur_state.collision_5                                                              ; piece_lut:inst7|cur_rom_addr[6] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.459 ns                ;
; N/A                                     ; 149.70 MHz ( period = 6.680 ns )                    ; controller:inst4|cur_state.collision_5                                                              ; piece_lut:inst7|cur_rom_addr[4] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.459 ns                ;
; N/A                                     ; 149.75 MHz ( period = 6.678 ns )                    ; controller:inst4|cur_state.first_draw_3                                                             ; piece_lut:inst7|cur_y_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.463 ns                ;
; N/A                                     ; 149.84 MHz ( period = 6.674 ns )                    ; controller:inst4|cur_state.key                                                                      ; piece_lut:inst7|cur_x_out[1]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.482 ns                ;
; N/A                                     ; 149.93 MHz ( period = 6.670 ns )                    ; controller:inst4|cur_state.space_6                                                                  ; timer:inst9|state.vga_low       ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.482 ns                ;
; N/A                                     ; 149.97 MHz ( period = 6.668 ns )                    ; controller:inst4|cur_state.space_6                                                                  ; timer:inst9|state.done          ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.480 ns                ;
; N/A                                     ; 150.06 MHz ( period = 6.664 ns )                    ; controller:inst4|cur_state.move_left_4                                                              ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.471 ns                ;
; N/A                                     ; 150.08 MHz ( period = 6.663 ns )                    ; controller:inst4|cur_state.space_1                                                                  ; timer:inst9|state.vga_low       ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.482 ns                ;
; N/A                                     ; 150.11 MHz ( period = 6.662 ns )                    ; controller:inst4|cur_state.lock_overflow                                                            ; controller:inst4|cur_lut_rot[0] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.477 ns                ;
; N/A                                     ; 150.13 MHz ( period = 6.661 ns )                    ; controller:inst4|cur_state.move_left_1                                                              ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.476 ns                ;
; N/A                                     ; 150.13 MHz ( period = 6.661 ns )                    ; controller:inst4|cur_state.space_1                                                                  ; timer:inst9|state.done          ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.480 ns                ;
; N/A                                     ; 150.15 MHz ( period = 6.660 ns )                    ; controller:inst4|cur_state.drop_overflow                                                            ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.468 ns                ;
; N/A                                     ; 150.20 MHz ( period = 6.658 ns )                    ; controller:inst4|cur_state.move_left_10                                                             ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.439 ns                ;
; N/A                                     ; 150.20 MHz ( period = 6.658 ns )                    ; controller:inst4|cur_state.move_right_2                                                             ; piece_lut:inst7|cur_y_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.437 ns                ;
; N/A                                     ; 150.20 MHz ( period = 6.658 ns )                    ; controller:inst4|cur_state.move_right_2                                                             ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.463 ns                ;
; N/A                                     ; 150.20 MHz ( period = 6.658 ns )                    ; controller:inst4|cur_state.move_right_1                                                             ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.473 ns                ;
; N/A                                     ; 150.20 MHz ( period = 6.658 ns )                    ; controller:inst4|cur_state.collision_3                                                              ; piece_lut:inst7|cur_x_out[1]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.466 ns                ;
; N/A                                     ; 150.26 MHz ( period = 6.655 ns )                    ; controller:inst4|cur_state.lock_overflow                                                            ; timer:inst9|state.vga_low       ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.474 ns                ;
; N/A                                     ; 150.31 MHz ( period = 6.653 ns )                    ; controller:inst4|cur_state.lock_overflow                                                            ; timer:inst9|state.done          ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.472 ns                ;
; N/A                                     ; 150.49 MHz ( period = 6.645 ns )                    ; controller:inst4|cur_state.move_left_11                                                             ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.426 ns                ;
; N/A                                     ; 150.49 MHz ( period = 6.645 ns )                    ; controller:inst4|cur_state.reset_timers_a_2                                                         ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.430 ns                ;
; N/A                                     ; 150.56 MHz ( period = 6.642 ns )                    ; controller:inst4|cur_state.first_draw_3                                                             ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.453 ns                ;
; N/A                                     ; 150.56 MHz ( period = 6.642 ns )                    ; controller:inst4|cur_state.soft_drop_1                                                              ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.457 ns                ;
; N/A                                     ; 150.58 MHz ( period = 6.641 ns )                    ; controller:inst4|cur_state.space_6                                                                  ; piece_lut:inst7|cur_rom_addr[5] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.420 ns                ;
; N/A                                     ; 150.88 MHz ( period = 6.628 ns )                    ; controller:inst4|cur_state.lock_overflow                                                            ; piece_lut:inst7|cur_x_out[1]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.443 ns                ;
; N/A                                     ; 150.92 MHz ( period = 6.626 ns )                    ; controller:inst4|cur_state.rotate_cw_1                                                              ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.441 ns                ;
; N/A                                     ; 150.97 MHz ( period = 6.624 ns )                    ; controller:inst4|cur_state.move_left_1                                                              ; controller:inst4|cur_lut_rot[0] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.439 ns                ;
; N/A                                     ; 150.99 MHz ( period = 6.623 ns )                    ; controller:inst4|cur_state.drop_overflow                                                            ; controller:inst4|cur_lut_rot[0] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.431 ns                ;
; N/A                                     ; 151.01 MHz ( period = 6.622 ns )                    ; controller:inst4|cur_state.space_2                                                                  ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.432 ns                ;
; N/A                                     ; 151.03 MHz ( period = 6.621 ns )                    ; controller:inst4|cur_state.move_right_1                                                             ; controller:inst4|cur_lut_rot[0] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.436 ns                ;
; N/A                                     ; 151.13 MHz ( period = 6.617 ns )                    ; controller:inst4|cur_state.put_back_4                                                               ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.401 ns                ;
; N/A                                     ; 151.13 MHz ( period = 6.617 ns )                    ; controller:inst4|cur_state.move_left_1                                                              ; timer:inst9|state.vga_low       ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.436 ns                ;
; N/A                                     ; 151.15 MHz ( period = 6.616 ns )                    ; controller:inst4|cur_state.drop_overflow                                                            ; timer:inst9|state.vga_low       ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.428 ns                ;
; N/A                                     ; 151.17 MHz ( period = 6.615 ns )                    ; controller:inst4|cur_state.move_left_1                                                              ; timer:inst9|state.done          ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.434 ns                ;
; N/A                                     ; 151.19 MHz ( period = 6.614 ns )                    ; controller:inst4|cur_state.drop_overflow                                                            ; timer:inst9|state.done          ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.426 ns                ;
; N/A                                     ; 151.19 MHz ( period = 6.614 ns )                    ; controller:inst4|cur_state.collision_4                                                              ; piece_lut:inst7|cur_rom_addr[6] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.393 ns                ;
; N/A                                     ; 151.19 MHz ( period = 6.614 ns )                    ; controller:inst4|cur_state.move_right_1                                                             ; timer:inst9|state.vga_low       ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.433 ns                ;
; N/A                                     ; 151.19 MHz ( period = 6.614 ns )                    ; controller:inst4|cur_state.collision_4                                                              ; piece_lut:inst7|cur_rom_addr[4] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.393 ns                ;
; N/A                                     ; 151.24 MHz ( period = 6.612 ns )                    ; controller:inst4|cur_state.move_right_1                                                             ; timer:inst9|state.done          ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.431 ns                ;
; N/A                                     ; 151.26 MHz ( period = 6.611 ns )                    ; controller:inst4|cur_state.collision_3                                                              ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.393 ns                ;
; N/A                                     ; 151.26 MHz ( period = 6.611 ns )                    ; controller:inst4|cur_state.init                                                                     ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.390 ns                ;
; N/A                                     ; 151.31 MHz ( period = 6.609 ns )                    ; controller:inst4|cur_state.collision_4                                                              ; piece_lut:inst7|cur_y_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.391 ns                ;
; N/A                                     ; 151.38 MHz ( period = 6.606 ns )                    ; controller:inst4|cur_state.gen_piece_2                                                              ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.395 ns                ;
; N/A                                     ; 151.42 MHz ( period = 6.604 ns )                    ; controller:inst4|cur_state.move_left_7                                                              ; timer:inst9|state.vga_low       ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.416 ns                ;
; N/A                                     ; 151.47 MHz ( period = 6.602 ns )                    ; controller:inst4|cur_state.move_left_7                                                              ; timer:inst9|state.done          ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.414 ns                ;
; N/A                                     ; 151.49 MHz ( period = 6.601 ns )                    ; controller:inst4|cur_state.rotate_ccw_1                                                             ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.416 ns                ;
; N/A                                     ; 151.58 MHz ( period = 6.597 ns )                    ; controller:inst4|cur_state.rotate_ccw_3                                                             ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.407 ns                ;
; N/A                                     ; 151.61 MHz ( period = 6.596 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT ; sr_if:inst2|do2                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.370 ns                ;
; N/A                                     ; 151.68 MHz ( period = 6.593 ns )                    ; controller:inst4|cur_state.move_left_4                                                              ; piece_lut:inst7|cur_x_out[1]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.400 ns                ;
; N/A                                     ; 151.72 MHz ( period = 6.591 ns )                    ; controller:inst4|cur_state.hard_drop_1                                                              ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.380 ns                ;
; N/A                                     ; 151.75 MHz ( period = 6.590 ns )                    ; controller:inst4|cur_state.move_left_1                                                              ; piece_lut:inst7|cur_x_out[1]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.405 ns                ;
; N/A                                     ; 151.77 MHz ( period = 6.589 ns )                    ; controller:inst4|cur_state.drop_overflow                                                            ; piece_lut:inst7|cur_x_out[1]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.397 ns                ;
; N/A                                     ; 151.77 MHz ( period = 6.589 ns )                    ; controller:inst4|cur_state.rotate_cw_1                                                              ; controller:inst4|cur_lut_rot[0] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.404 ns                ;
; N/A                                     ; 151.79 MHz ( period = 6.588 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT ; sr_if:inst2|do1                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.373 ns                ;
; N/A                                     ; 151.81 MHz ( period = 6.587 ns )                    ; controller:inst4|cur_state.move_right_2                                                             ; piece_lut:inst7|cur_x_out[1]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.392 ns                ;
; N/A                                     ; 151.81 MHz ( period = 6.587 ns )                    ; controller:inst4|cur_state.move_right_1                                                             ; piece_lut:inst7|cur_x_out[1]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.402 ns                ;
; N/A                                     ; 151.93 MHz ( period = 6.582 ns )                    ; controller:inst4|cur_state.move_down_3                                                              ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.370 ns                ;
; N/A                                     ; 151.93 MHz ( period = 6.582 ns )                    ; controller:inst4|cur_state.rotate_cw_1                                                              ; timer:inst9|state.vga_low       ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.401 ns                ;
; N/A                                     ; 151.95 MHz ( period = 6.581 ns )                    ; controller:inst4|cur_state.reset_timers_b_2                                                         ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.392 ns                ;
; N/A                                     ; 151.95 MHz ( period = 6.581 ns )                    ; controller:inst4|cur_state.move_right_4                                                             ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.388 ns                ;
; N/A                                     ; 151.98 MHz ( period = 6.580 ns )                    ; controller:inst4|cur_state.rotate_cw_1                                                              ; timer:inst9|state.done          ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.399 ns                ;
; N/A                                     ; 152.05 MHz ( period = 6.577 ns )                    ; controller:inst4|cur_state.move_right_3                                                             ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.384 ns                ;
; N/A                                     ; 152.05 MHz ( period = 6.577 ns )                    ; controller:inst4|cur_state.first_draw_4                                                             ; piece_lut:inst7|cur_y_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.362 ns                ;
; N/A                                     ; 152.07 MHz ( period = 6.576 ns )                    ; controller:inst4|cur_state.rotate_ccw_2                                                             ; timer:inst9|state.vga_low       ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.385 ns                ;
; N/A                                     ; 152.09 MHz ( period = 6.575 ns )                    ; controller:inst4|cur_state.move_down_1                                                              ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.383 ns                ;
; N/A                                     ; 152.09 MHz ( period = 6.575 ns )                    ; controller:inst4|cur_state.move_left_7                                                              ; piece_lut:inst7|cur_rom_addr[5] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.354 ns                ;
; N/A                                     ; 152.11 MHz ( period = 6.574 ns )                    ; controller:inst4|cur_state.rotate_ccw_2                                                             ; timer:inst9|state.done          ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.383 ns                ;
; N/A                                     ; 152.18 MHz ( period = 6.571 ns )                    ; controller:inst4|cur_state.first_draw_3                                                             ; piece_lut:inst7|cur_y_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.356 ns                ;
; N/A                                     ; 152.18 MHz ( period = 6.571 ns )                    ; controller:inst4|cur_state.first_draw_3                                                             ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.382 ns                ;
; N/A                                     ; 152.18 MHz ( period = 6.571 ns )                    ; controller:inst4|cur_state.soft_drop_1                                                              ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.386 ns                ;
; N/A                                     ; 152.35 MHz ( period = 6.564 ns )                    ; controller:inst4|cur_state.key                                                                      ; piece_lut:inst7|cur_rom_addr[6] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.343 ns                ;
; N/A                                     ; 152.35 MHz ( period = 6.564 ns )                    ; controller:inst4|cur_state.key                                                                      ; piece_lut:inst7|cur_rom_addr[4] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.343 ns                ;
; N/A                                     ; 152.42 MHz ( period = 6.561 ns )                    ; controller:inst4|cur_state.space_6                                                                  ; piece_lut:inst7|cur_x_out[0]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.369 ns                ;
; N/A                                     ; 152.46 MHz ( period = 6.559 ns )                    ; controller:inst4|cur_state.move_left_2                                                              ; piece_lut:inst7|cur_y_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.338 ns                ;
; N/A                                     ; 152.46 MHz ( period = 6.559 ns )                    ; controller:inst4|cur_state.key                                                                      ; piece_lut:inst7|cur_y_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.341 ns                ;
; N/A                                     ; 152.49 MHz ( period = 6.558 ns )                    ; controller:inst4|cur_state.collision_4                                                              ; de_piece:inst6|state.done       ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.335 ns                ;
; N/A                                     ; 152.49 MHz ( period = 6.558 ns )                    ; controller:inst4|cur_state.collision_4                                                              ; de_piece:inst6|cur_ready        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.335 ns                ;
; N/A                                     ; 152.56 MHz ( period = 6.555 ns )                    ; controller:inst4|cur_state.first_draw_2                                                             ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.344 ns                ;
; N/A                                     ; 152.56 MHz ( period = 6.555 ns )                    ; controller:inst4|cur_state.rotate_cw_1                                                              ; piece_lut:inst7|cur_x_out[1]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.370 ns                ;
; N/A                                     ; 152.58 MHz ( period = 6.554 ns )                    ; controller:inst4|cur_state.collision_4                                                              ; de_piece:inst6|state.reset      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.331 ns                ;
; N/A                                     ; 152.65 MHz ( period = 6.551 ns )                    ; controller:inst4|cur_state.space_2                                                                  ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.361 ns                ;
; N/A                                     ; 152.72 MHz ( period = 6.548 ns )                    ; controller:inst4|cur_state.collision_3                                                              ; piece_lut:inst7|cur_rom_addr[6] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.327 ns                ;
; N/A                                     ; 152.72 MHz ( period = 6.548 ns )                    ; controller:inst4|cur_state.collision_3                                                              ; piece_lut:inst7|cur_rom_addr[4] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.327 ns                ;
; N/A                                     ; 152.79 MHz ( period = 6.545 ns )                    ; controller:inst4|cur_state.move_left_6                                                              ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.326 ns                ;
; N/A                                     ; 152.79 MHz ( period = 6.545 ns )                    ; controller:inst4|cur_state.move_left_5                                                              ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.349 ns                ;
; N/A                                     ; 152.86 MHz ( period = 6.542 ns )                    ; controller:inst4|cur_state.move_left_10                                                             ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.349 ns                ;
; N/A                                     ; 152.86 MHz ( period = 6.542 ns )                    ; controller:inst4|cur_state.rotate_cw_4                                                              ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.352 ns                ;
; N/A                                     ; 152.88 MHz ( period = 6.541 ns )                    ; controller:inst4|cur_state.first_draw_4                                                             ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.352 ns                ;
; N/A                                     ; 152.88 MHz ( period = 6.541 ns )                    ; controller:inst4|cur_state.drop_timer_reset                                                         ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.348 ns                ;
; N/A                                     ; 153.05 MHz ( period = 6.534 ns )                    ; controller:inst4|cur_state.soft_drop_1                                                              ; controller:inst4|cur_lut_rot[0] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.349 ns                ;
; N/A                                     ; 153.07 MHz ( period = 6.533 ns )                    ; controller:inst4|cur_state.put_back_3                                                               ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.321 ns                ;
; N/A                                     ; 153.14 MHz ( period = 6.530 ns )                    ; controller:inst4|cur_state.rotate_ccw_1                                                             ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.345 ns                ;
; N/A                                     ; 153.19 MHz ( period = 6.528 ns )                    ; controller:inst4|cur_state.space_6                                                                  ; piece_lut:inst7|cur_y_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.310 ns                ;
; N/A                                     ; 153.21 MHz ( period = 6.527 ns )                    ; controller:inst4|cur_state.soft_drop_1                                                              ; timer:inst9|state.vga_low       ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.346 ns                ;
; N/A                                     ; 153.23 MHz ( period = 6.526 ns )                    ; controller:inst4|cur_state.rotate_ccw_3                                                             ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.336 ns                ;
; N/A                                     ; 153.26 MHz ( period = 6.525 ns )                    ; controller:inst4|cur_state.soft_drop_1                                                              ; timer:inst9|state.done          ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.344 ns                ;
; N/A                                     ; 153.30 MHz ( period = 6.523 ns )                    ; controller:inst4|cur_state.move_left_2                                                              ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.328 ns                ;
; N/A                                     ; 153.35 MHz ( period = 6.521 ns )                    ; controller:inst4|cur_state.space_1                                                                  ; piece_lut:inst7|cur_y_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.310 ns                ;
; N/A                                     ; 153.42 MHz ( period = 6.518 ns )                    ; controller:inst4|cur_state.lock_overflow                                                            ; piece_lut:inst7|cur_rom_addr[6] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.304 ns                ;
; N/A                                     ; 153.42 MHz ( period = 6.518 ns )                    ; controller:inst4|cur_state.lock_overflow                                                            ; piece_lut:inst7|cur_rom_addr[4] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.304 ns                ;
; N/A                                     ; 153.52 MHz ( period = 6.514 ns )                    ; controller:inst4|cur_state.space_2                                                                  ; controller:inst4|cur_lut_rot[0] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.324 ns                ;
; N/A                                     ; 153.54 MHz ( period = 6.513 ns )                    ; controller:inst4|cur_state.lock_overflow                                                            ; piece_lut:inst7|cur_y_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.302 ns                ;
; N/A                                     ; 153.56 MHz ( period = 6.512 ns )                    ; controller:inst4|cur_state.collision_5                                                              ; timer:inst9|state.vga_low       ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.324 ns                ;
; N/A                                     ; 153.61 MHz ( period = 6.510 ns )                    ; controller:inst4|cur_state.reset_timers_b_2                                                         ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.321 ns                ;
; N/A                                     ; 153.61 MHz ( period = 6.510 ns )                    ; controller:inst4|cur_state.move_right_4                                                             ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.317 ns                ;
; N/A                                     ; 153.61 MHz ( period = 6.510 ns )                    ; controller:inst4|cur_state.collision_5                                                              ; timer:inst9|state.done          ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.322 ns                ;
; N/A                                     ; 153.66 MHz ( period = 6.508 ns )                    ; controller:inst4|cur_state.key                                                                      ; de_piece:inst6|state.done       ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.285 ns                ;
; N/A                                     ; 153.66 MHz ( period = 6.508 ns )                    ; controller:inst4|cur_state.key                                                                      ; de_piece:inst6|cur_ready        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.285 ns                ;
; N/A                                     ; 153.68 MHz ( period = 6.507 ns )                    ; controller:inst4|cur_state.space_2                                                                  ; timer:inst9|state.vga_low       ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.321 ns                ;
; N/A                                     ; 153.70 MHz ( period = 6.506 ns )                    ; controller:inst4|cur_state.move_right_3                                                             ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.313 ns                ;
; N/A                                     ; 153.73 MHz ( period = 6.505 ns )                    ; controller:inst4|cur_state.space_2                                                                  ; timer:inst9|state.done          ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.319 ns                ;
; N/A                                     ; 153.75 MHz ( period = 6.504 ns )                    ; controller:inst4|cur_state.key                                                                      ; de_piece:inst6|state.reset      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.281 ns                ;
; N/A                                     ; 153.75 MHz ( period = 6.504 ns )                    ; controller:inst4|cur_state.move_down_1                                                              ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.312 ns                ;
; N/A                                     ; 153.78 MHz ( period = 6.503 ns )                    ; controller:inst4|cur_state.move_down_4                                                              ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.292 ns                ;
; N/A                                     ; 153.80 MHz ( period = 6.502 ns )                    ; controller:inst4|cur_state.collision_4                                                              ; piece_lut:inst7|cur_y_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.284 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                     ;                                 ;             ;             ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------+---------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altera_internal_jtag~TCKUTAP'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                                                                                     ; To                                                                                                                                                                                                               ; From Clock                   ; To Clock                     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 131.68 MHz ( period = 7.594 ns )                    ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.580 ns                ;
; N/A                                     ; 139.70 MHz ( period = 7.158 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.366 ns                ;
; N/A                                     ; 143.76 MHz ( period = 6.956 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.261 ns                ;
; N/A                                     ; 145.01 MHz ( period = 6.896 ns )                    ; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.231 ns                ;
; N/A                                     ; 148.24 MHz ( period = 6.746 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.155 ns                ;
; N/A                                     ; 148.85 MHz ( period = 6.718 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.158 ns                ;
; N/A                                     ; 148.85 MHz ( period = 6.718 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.141 ns                ;
; N/A                                     ; 150.47 MHz ( period = 6.646 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.112 ns                ;
; N/A                                     ; 151.93 MHz ( period = 6.582 ns )                    ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.074 ns                ;
; N/A                                     ; 153.28 MHz ( period = 6.524 ns )                    ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.045 ns                ;
; N/A                                     ; 153.80 MHz ( period = 6.502 ns )                    ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.034 ns                ;
; N/A                                     ; 155.62 MHz ( period = 6.426 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.001 ns                ;
; N/A                                     ; 158.93 MHz ( period = 6.292 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.933 ns                ;
; N/A                                     ; 163.93 MHz ( period = 6.100 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.849 ns                ;
; N/A                                     ; 164.10 MHz ( period = 6.094 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.839 ns                ;
; N/A                                     ; 169.32 MHz ( period = 5.906 ns )                    ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.723 ns                ;
; N/A                                     ; 170.36 MHz ( period = 5.870 ns )                    ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.716 ns                ;
; N/A                                     ; 174.40 MHz ( period = 5.734 ns )                    ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.648 ns                ;
; N/A                                     ; 186.32 MHz ( period = 5.367 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a48~porta_address_reg0         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.147 ns                ;
; N/A                                     ; 186.32 MHz ( period = 5.367 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a48~porta_address_reg1         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.147 ns                ;
; N/A                                     ; 186.32 MHz ( period = 5.367 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a48~porta_address_reg2         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.147 ns                ;
; N/A                                     ; 186.32 MHz ( period = 5.367 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a48~porta_address_reg3         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.147 ns                ;
; N/A                                     ; 186.32 MHz ( period = 5.367 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a48~porta_address_reg4         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.147 ns                ;
; N/A                                     ; 186.32 MHz ( period = 5.367 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a48~porta_address_reg5         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.147 ns                ;
; N/A                                     ; 186.32 MHz ( period = 5.367 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a48~porta_address_reg6         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.147 ns                ;
; N/A                                     ; 186.32 MHz ( period = 5.367 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a48~porta_address_reg7         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.147 ns                ;
; N/A                                     ; 186.32 MHz ( period = 5.367 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a48~porta_address_reg8         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.147 ns                ;
; N/A                                     ; 186.32 MHz ( period = 5.367 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a48~porta_address_reg9         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.147 ns                ;
; N/A                                     ; 186.43 MHz ( period = 5.364 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a48~porta_address_reg0         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.144 ns                ;
; N/A                                     ; 186.43 MHz ( period = 5.364 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a48~porta_address_reg1         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.144 ns                ;
; N/A                                     ; 186.43 MHz ( period = 5.364 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a48~porta_address_reg2         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.144 ns                ;
; N/A                                     ; 186.43 MHz ( period = 5.364 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a48~porta_address_reg3         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.144 ns                ;
; N/A                                     ; 186.43 MHz ( period = 5.364 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a48~porta_address_reg4         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.144 ns                ;
; N/A                                     ; 186.43 MHz ( period = 5.364 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a48~porta_address_reg5         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.144 ns                ;
; N/A                                     ; 186.43 MHz ( period = 5.364 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a48~porta_address_reg6         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.144 ns                ;
; N/A                                     ; 186.43 MHz ( period = 5.364 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a48~porta_address_reg7         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.144 ns                ;
; N/A                                     ; 186.43 MHz ( period = 5.364 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a48~porta_address_reg8         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.144 ns                ;
; N/A                                     ; 186.43 MHz ( period = 5.364 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a48~porta_address_reg9         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.144 ns                ;
; N/A                                     ; 186.92 MHz ( period = 5.350 ns )                    ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.456 ns                ;
; N/A                                     ; 193.69 MHz ( period = 5.163 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a56~porta_address_reg0         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.968 ns                ;
; N/A                                     ; 193.69 MHz ( period = 5.163 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a56~porta_address_reg1         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.968 ns                ;
; N/A                                     ; 193.69 MHz ( period = 5.163 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a56~porta_address_reg2         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.968 ns                ;
; N/A                                     ; 193.69 MHz ( period = 5.163 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a56~porta_address_reg3         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.968 ns                ;
; N/A                                     ; 193.69 MHz ( period = 5.163 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a56~porta_address_reg4         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.968 ns                ;
; N/A                                     ; 193.69 MHz ( period = 5.163 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a56~porta_address_reg5         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.968 ns                ;
; N/A                                     ; 193.69 MHz ( period = 5.163 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a56~porta_address_reg6         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.968 ns                ;
; N/A                                     ; 193.69 MHz ( period = 5.163 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a56~porta_address_reg7         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.968 ns                ;
; N/A                                     ; 193.69 MHz ( period = 5.163 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a56~porta_address_reg8         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.968 ns                ;
; N/A                                     ; 193.69 MHz ( period = 5.163 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a56~porta_address_reg9         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.968 ns                ;
; N/A                                     ; 194.51 MHz ( period = 5.141 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a48~porta_address_reg0         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.921 ns                ;
; N/A                                     ; 194.51 MHz ( period = 5.141 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a48~porta_address_reg1         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.921 ns                ;
; N/A                                     ; 194.51 MHz ( period = 5.141 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a48~porta_address_reg2         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.921 ns                ;
; N/A                                     ; 194.51 MHz ( period = 5.141 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a48~porta_address_reg3         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.921 ns                ;
; N/A                                     ; 194.51 MHz ( period = 5.141 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a48~porta_address_reg4         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.921 ns                ;
; N/A                                     ; 194.51 MHz ( period = 5.141 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a48~porta_address_reg5         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.921 ns                ;
; N/A                                     ; 194.51 MHz ( period = 5.141 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a48~porta_address_reg6         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.921 ns                ;
; N/A                                     ; 194.51 MHz ( period = 5.141 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a48~porta_address_reg7         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.921 ns                ;
; N/A                                     ; 194.51 MHz ( period = 5.141 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a48~porta_address_reg8         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.921 ns                ;
; N/A                                     ; 194.51 MHz ( period = 5.141 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a48~porta_address_reg9         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.921 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.320 ns                ;
; N/A                                     ; 197.63 MHz ( period = 5.060 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a12~porta_address_reg0         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.826 ns                ;
; N/A                                     ; 197.63 MHz ( period = 5.060 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a12~porta_address_reg1         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.826 ns                ;
; N/A                                     ; 197.63 MHz ( period = 5.060 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a12~porta_address_reg2         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.826 ns                ;
; N/A                                     ; 197.63 MHz ( period = 5.060 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a12~porta_address_reg3         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.826 ns                ;
; N/A                                     ; 197.63 MHz ( period = 5.060 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a12~porta_address_reg4         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.826 ns                ;
; N/A                                     ; 197.63 MHz ( period = 5.060 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a12~porta_address_reg5         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.826 ns                ;
; N/A                                     ; 197.63 MHz ( period = 5.060 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a12~porta_address_reg6         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.826 ns                ;
; N/A                                     ; 197.63 MHz ( period = 5.060 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a12~porta_address_reg7         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.826 ns                ;
; N/A                                     ; 197.63 MHz ( period = 5.060 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a12~porta_address_reg8         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.826 ns                ;
; N/A                                     ; 197.63 MHz ( period = 5.060 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a12~porta_address_reg9         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.826 ns                ;
; N/A                                     ; 198.65 MHz ( period = 5.034 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a56~porta_address_reg0         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.839 ns                ;
; N/A                                     ; 198.65 MHz ( period = 5.034 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a56~porta_address_reg1         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.839 ns                ;
; N/A                                     ; 198.65 MHz ( period = 5.034 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a56~porta_address_reg2         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.839 ns                ;
; N/A                                     ; 198.65 MHz ( period = 5.034 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a56~porta_address_reg3         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.839 ns                ;
; N/A                                     ; 198.65 MHz ( period = 5.034 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a56~porta_address_reg4         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.839 ns                ;
; N/A                                     ; 198.65 MHz ( period = 5.034 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a56~porta_address_reg5         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.839 ns                ;
; N/A                                     ; 198.65 MHz ( period = 5.034 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a56~porta_address_reg6         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.839 ns                ;
; N/A                                     ; 198.65 MHz ( period = 5.034 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a56~porta_address_reg7         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.839 ns                ;
; N/A                                     ; 198.65 MHz ( period = 5.034 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a56~porta_address_reg8         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.839 ns                ;
; N/A                                     ; 198.65 MHz ( period = 5.034 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a56~porta_address_reg9         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.839 ns                ;
; N/A                                     ; 198.73 MHz ( period = 5.032 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a12~porta_address_reg0         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.798 ns                ;
; N/A                                     ; 198.73 MHz ( period = 5.032 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a12~porta_address_reg1         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.798 ns                ;
; N/A                                     ; 198.73 MHz ( period = 5.032 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a12~porta_address_reg2         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.798 ns                ;
; N/A                                     ; 198.73 MHz ( period = 5.032 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a12~porta_address_reg3         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.798 ns                ;
; N/A                                     ; 198.73 MHz ( period = 5.032 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a12~porta_address_reg4         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.798 ns                ;
; N/A                                     ; 198.73 MHz ( period = 5.032 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a12~porta_address_reg5         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.798 ns                ;
; N/A                                     ; 198.73 MHz ( period = 5.032 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a12~porta_address_reg6         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.798 ns                ;
; N/A                                     ; 198.73 MHz ( period = 5.032 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a12~porta_address_reg7         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.798 ns                ;
; N/A                                     ; 198.73 MHz ( period = 5.032 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a12~porta_address_reg8         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.798 ns                ;
; N/A                                     ; 198.73 MHz ( period = 5.032 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a12~porta_address_reg9         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.798 ns                ;
; N/A                                     ; 199.12 MHz ( period = 5.022 ns )                    ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                          ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.300 ns                ;
; N/A                                     ; 199.96 MHz ( period = 5.001 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a12~porta_address_reg0         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.767 ns                ;
; N/A                                     ; 199.96 MHz ( period = 5.001 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a12~porta_address_reg1         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.767 ns                ;
; N/A                                     ; 199.96 MHz ( period = 5.001 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a12~porta_address_reg2         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.767 ns                ;
; N/A                                     ; 199.96 MHz ( period = 5.001 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a12~porta_address_reg3         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.767 ns                ;
; N/A                                     ; 199.96 MHz ( period = 5.001 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a12~porta_address_reg4         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.767 ns                ;
; N/A                                     ; 199.96 MHz ( period = 5.001 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a12~porta_address_reg5         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.767 ns                ;
; N/A                                     ; 199.96 MHz ( period = 5.001 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a12~porta_address_reg6         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.767 ns                ;
; N/A                                     ; 199.96 MHz ( period = 5.001 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a12~porta_address_reg7         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.767 ns                ;
; N/A                                     ; 199.96 MHz ( period = 5.001 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a12~porta_address_reg8         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.767 ns                ;
; N/A                                     ; 199.96 MHz ( period = 5.001 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a12~porta_address_reg9         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.767 ns                ;
; N/A                                     ; 200.00 MHz ( period = 5.000 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a12~porta_address_reg0         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.766 ns                ;
; N/A                                     ; 200.00 MHz ( period = 5.000 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a12~porta_address_reg1         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.766 ns                ;
; N/A                                     ; 200.00 MHz ( period = 5.000 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a12~porta_address_reg2         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.766 ns                ;
; N/A                                     ; 200.00 MHz ( period = 5.000 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a12~porta_address_reg3         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.766 ns                ;
; N/A                                     ; 200.00 MHz ( period = 5.000 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a12~porta_address_reg4         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.766 ns                ;
; N/A                                     ; 200.00 MHz ( period = 5.000 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a12~porta_address_reg5         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.766 ns                ;
; N/A                                     ; 200.00 MHz ( period = 5.000 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a12~porta_address_reg6         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.766 ns                ;
; N/A                                     ; 200.00 MHz ( period = 5.000 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a12~porta_address_reg7         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.766 ns                ;
; N/A                                     ; 200.00 MHz ( period = 5.000 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a12~porta_address_reg8         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.766 ns                ;
; N/A                                     ; 200.00 MHz ( period = 5.000 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a12~porta_address_reg9         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.766 ns                ;
; N/A                                     ; 203.87 MHz ( period = 4.905 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.719 ns                ;
; N/A                                     ; 204.16 MHz ( period = 4.898 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.712 ns                ;
; N/A                                     ; 204.50 MHz ( period = 4.890 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.699 ns                ;
; N/A                                     ; 204.79 MHz ( period = 4.883 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.692 ns                ;
; N/A                                     ; 207.77 MHz ( period = 4.813 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a56~porta_address_reg0         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.618 ns                ;
; N/A                                     ; 207.77 MHz ( period = 4.813 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a56~porta_address_reg1         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.618 ns                ;
; N/A                                     ; 207.77 MHz ( period = 4.813 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a56~porta_address_reg2         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.618 ns                ;
; N/A                                     ; 207.77 MHz ( period = 4.813 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a56~porta_address_reg3         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.618 ns                ;
; N/A                                     ; 207.77 MHz ( period = 4.813 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a56~porta_address_reg4         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.618 ns                ;
; N/A                                     ; 207.77 MHz ( period = 4.813 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a56~porta_address_reg5         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.618 ns                ;
; N/A                                     ; 207.77 MHz ( period = 4.813 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a56~porta_address_reg6         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.618 ns                ;
; N/A                                     ; 207.77 MHz ( period = 4.813 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a56~porta_address_reg7         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.618 ns                ;
; N/A                                     ; 207.77 MHz ( period = 4.813 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a56~porta_address_reg8         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.618 ns                ;
; N/A                                     ; 207.77 MHz ( period = 4.813 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a56~porta_address_reg9         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.618 ns                ;
; N/A                                     ; 207.86 MHz ( period = 4.811 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a48~porta_address_reg0         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.591 ns                ;
; N/A                                     ; 207.86 MHz ( period = 4.811 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a48~porta_address_reg1         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.591 ns                ;
; N/A                                     ; 207.86 MHz ( period = 4.811 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a48~porta_address_reg2         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.591 ns                ;
; N/A                                     ; 207.86 MHz ( period = 4.811 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a48~porta_address_reg3         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.591 ns                ;
; N/A                                     ; 207.86 MHz ( period = 4.811 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a48~porta_address_reg4         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.591 ns                ;
; N/A                                     ; 207.86 MHz ( period = 4.811 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a48~porta_address_reg5         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.591 ns                ;
; N/A                                     ; 207.86 MHz ( period = 4.811 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a48~porta_address_reg6         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.591 ns                ;
; N/A                                     ; 207.86 MHz ( period = 4.811 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a48~porta_address_reg7         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.591 ns                ;
; N/A                                     ; 207.86 MHz ( period = 4.811 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a48~porta_address_reg8         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.591 ns                ;
; N/A                                     ; 207.86 MHz ( period = 4.811 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a48~porta_address_reg9         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.591 ns                ;
; N/A                                     ; 208.07 MHz ( period = 4.806 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.614 ns                ;
; N/A                                     ; 208.38 MHz ( period = 4.799 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.607 ns                ;
; N/A                                     ; 208.99 MHz ( period = 4.785 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.600 ns                ;
; N/A                                     ; 209.29 MHz ( period = 4.778 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.593 ns                ;
; N/A                                     ; 209.51 MHz ( period = 4.773 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a16~porta_address_reg0         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.545 ns                ;
; N/A                                     ; 209.51 MHz ( period = 4.773 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a16~porta_address_reg1         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.545 ns                ;
; N/A                                     ; 209.51 MHz ( period = 4.773 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a16~porta_address_reg2         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.545 ns                ;
; N/A                                     ; 209.51 MHz ( period = 4.773 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a16~porta_address_reg3         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.545 ns                ;
; N/A                                     ; 209.51 MHz ( period = 4.773 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a16~porta_address_reg4         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.545 ns                ;
; N/A                                     ; 209.51 MHz ( period = 4.773 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a16~porta_address_reg5         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.545 ns                ;
; N/A                                     ; 209.51 MHz ( period = 4.773 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a16~porta_address_reg6         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.545 ns                ;
; N/A                                     ; 209.51 MHz ( period = 4.773 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a16~porta_address_reg7         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.545 ns                ;
; N/A                                     ; 209.51 MHz ( period = 4.773 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a16~porta_address_reg8         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.545 ns                ;
; N/A                                     ; 209.51 MHz ( period = 4.773 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a16~porta_address_reg9         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.545 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a68~porta_address_reg0 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.301 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a68~porta_address_reg1 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.301 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a68~porta_address_reg2 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.301 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a68~porta_address_reg3 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.301 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a68~porta_address_reg4 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.301 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a68~porta_address_reg5 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.301 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a68~porta_address_reg6 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.301 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a68~porta_address_reg7 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.301 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a68~porta_address_reg8 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.301 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a68~porta_address_reg9 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.301 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a64~porta_address_reg0 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.117 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a64~porta_address_reg1 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.117 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a64~porta_address_reg2 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.117 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a64~porta_address_reg3 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.117 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a64~porta_address_reg4 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.117 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a64~porta_address_reg5 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.117 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a64~porta_address_reg6 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.117 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a64~porta_address_reg7 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.117 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a64~porta_address_reg8 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.117 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a64~porta_address_reg9 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.117 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a16~porta_address_reg0 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.102 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a16~porta_address_reg1 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.102 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a16~porta_address_reg2 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.102 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a16~porta_address_reg3 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.102 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a16~porta_address_reg4 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.102 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a16~porta_address_reg5 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.102 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a16~porta_address_reg6 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.102 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a16~porta_address_reg7 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.102 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a16~porta_address_reg8 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.102 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a16~porta_address_reg9 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.102 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a72~porta_address_reg0 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.103 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a72~porta_address_reg1 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.103 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a72~porta_address_reg2 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.103 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a72~porta_address_reg3 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.103 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a72~porta_address_reg4 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.103 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a72~porta_address_reg5 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.103 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a72~porta_address_reg6 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.103 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a72~porta_address_reg7 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.103 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a72~porta_address_reg8 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.103 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a72~porta_address_reg9 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.103 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a12~porta_address_reg0 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.068 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a12~porta_address_reg1 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.068 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a12~porta_address_reg2 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.068 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a12~porta_address_reg3 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.068 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a12~porta_address_reg4 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.068 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a12~porta_address_reg5 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.068 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a12~porta_address_reg6 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.068 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a12~porta_address_reg7 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.068 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a12~porta_address_reg8 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.068 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a12~porta_address_reg9 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.068 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2604:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a68~porta_address_reg1 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.646 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                                                                          ;                                                                                                                                                                                                                  ;                              ;                              ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+------------+------+-----------------------------------------------------------------------------------------------------+-------------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From ; To                                                                                                  ; To Clock    ;
+-----------------------------------------+-----------------------------------------------------+------------+------+-----------------------------------------------------------------------------------------------------+-------------+
; N/A                                     ; None                                                ; 6.321 ns   ; rst  ; vga:inst3|vga_score_trans:score_translation|vga_counter_3bit:mem_addr_counter|state[2]              ; clock_50mhz ;
; N/A                                     ; None                                                ; 6.311 ns   ; rst  ; vga:inst3|vga_field_trans_reset:field_translation_reset|vga_counter_4bit:mem_addr_counter|state[1]  ; clock_50mhz ;
; N/A                                     ; None                                                ; 6.311 ns   ; rst  ; vga:inst3|vga_field_trans_reset:field_translation_reset|vga_counter_4bit:mem_addr_counter|state[0]  ; clock_50mhz ;
; N/A                                     ; None                                                ; 6.311 ns   ; rst  ; vga:inst3|vga_field_trans_reset:field_translation_reset|vga_counter_4bit:mem_addr_counter|state[3]  ; clock_50mhz ;
; N/A                                     ; None                                                ; 6.311 ns   ; rst  ; vga:inst3|vga_field_trans_reset:field_translation_reset|vga_counter_4bit:mem_addr_counter|state[2]  ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.632 ns   ; rst  ; vga:inst3|vga_np_trans_reset:np_translation_reset|vga_counter_2bit:mem_addr_counter|state[1]        ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.576 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.576 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.576 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.576 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.576 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.576 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.576 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.509 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.509 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.509 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.509 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.509 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.509 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.509 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.509 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.509 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.509 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.509 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.509 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.277 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.277 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.277 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.277 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.160 ns   ; rst  ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[1]                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.160 ns   ; rst  ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[3]                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.160 ns   ; rst  ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[6]                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.160 ns   ; rst  ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[2]                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.160 ns   ; rst  ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[4]                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.160 ns   ; rst  ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[5]                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.160 ns   ; rst  ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[0]                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.160 ns   ; rst  ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[7]                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.119 ns   ; rst  ; vga:inst3|vga_np_trans_reset:np_translation_reset|vga_counter_2bit:mem_addr_counter|state[0]        ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.047 ns   ; rst  ; controller:inst4|cur_draw_erase_start                                                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.047 ns   ; rst  ; controller:inst4|cur_timer_2_start                                                                  ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.047 ns   ; rst  ; controller:inst4|cur_timer_2_reset                                                                  ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.047 ns   ; rst  ; controller:inst4|cur_draw_erase_draw                                                                ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.047 ns   ; rst  ; controller:inst4|cur_timer_2_time[4]                                                                ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.020 ns   ; rst  ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[8]                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.020 ns   ; rst  ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[7]                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.020 ns   ; rst  ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[3]                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.020 ns   ; rst  ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[6]                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.020 ns   ; rst  ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[5]                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.020 ns   ; rst  ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[2]                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.020 ns   ; rst  ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[1]                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.020 ns   ; rst  ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[9]                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.020 ns   ; rst  ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[4]                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.020 ns   ; rst  ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[0]                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.988 ns   ; rst  ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[3]                 ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.987 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.987 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.987 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.987 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.987 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.987 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.987 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.987 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.987 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.987 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.987 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.987 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.958 ns   ; rst  ; timer:inst9|cur_ready                                                                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.943 ns   ; rst  ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[7]                 ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.941 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.941 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.941 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.941 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.941 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.941 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.941 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.941 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.939 ns   ; rst  ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[4]                 ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.913 ns   ; rst  ; timer:inst9|cur_count[7]                                                                            ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.913 ns   ; rst  ; timer:inst9|cur_count[5]                                                                            ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.913 ns   ; rst  ; timer:inst9|cur_count[4]                                                                            ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.913 ns   ; rst  ; timer:inst9|cur_count[2]                                                                            ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.913 ns   ; rst  ; timer:inst9|cur_count[3]                                                                            ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.913 ns   ; rst  ; timer:inst9|cur_count[1]                                                                            ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.913 ns   ; rst  ; timer:inst9|cur_count[6]                                                                            ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.913 ns   ; rst  ; timer:inst9|cur_count[0]                                                                            ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.887 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.887 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.887 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.887 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.887 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.887 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.887 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.887 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.887 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.854 ns   ; rst  ; timer:inst9|state.done                                                                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.852 ns   ; rst  ; timer:inst9|state.vga_low                                                                           ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.818 ns   ; rst  ; timer:inst12|state.done                                                                             ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.816 ns   ; rst  ; timer:inst12|state.vga_low                                                                          ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.807 ns   ; rst  ; timer:inst9|state.check                                                                             ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.727 ns   ; rst  ; timer:inst12|state.vga_high                                                                         ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.711 ns   ; rst  ; timer:inst12|cur_ready                                                                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.711 ns   ; rst  ; timer:inst12|cur_count[1]                                                                           ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.711 ns   ; rst  ; timer:inst12|cur_count[3]                                                                           ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.711 ns   ; rst  ; timer:inst12|cur_count[4]                                                                           ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.711 ns   ; rst  ; timer:inst12|cur_count[2]                                                                           ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.711 ns   ; rst  ; timer:inst12|cur_count[7]                                                                           ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.711 ns   ; rst  ; timer:inst12|cur_count[5]                                                                           ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.711 ns   ; rst  ; timer:inst12|cur_count[6]                                                                           ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.711 ns   ; rst  ; timer:inst12|cur_count[0]                                                                           ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.689 ns   ; rst  ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[2]                 ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.676 ns   ; rst  ; timer:inst9|state.reset                                                                             ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.674 ns   ; rst  ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[4]           ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.674 ns   ; rst  ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[3]           ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.674 ns   ; rst  ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[6]           ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.674 ns   ; rst  ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[5]           ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.664 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.664 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.664 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.664 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.664 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.664 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.664 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.664 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.664 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.664 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.664 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.664 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.656 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.656 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.656 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.656 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.656 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.656 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.656 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.656 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.655 ns   ; rst  ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[1]                 ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.651 ns   ; rst  ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[6]                 ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.650 ns   ; rst  ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[5]                 ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.548 ns   ; rst  ; timer:inst9|state.vga_high                                                                          ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.439 ns   ; rst  ; vga:inst3|vga_score_trans:score_translation|vga_counter_3bit:mem_addr_counter|state[1]              ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.434 ns   ; rst  ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[0]                 ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.432 ns   ; rst  ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[1]           ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.431 ns   ; rst  ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[0]           ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.424 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.424 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.424 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.424 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.424 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.424 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.424 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.424 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.412 ns   ; rst  ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[2]           ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.412 ns   ; rst  ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[7]           ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.404 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.404 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.404 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.404 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.404 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.396 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.396 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.396 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.396 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.396 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.396 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.396 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.373 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.373 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.373 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.373 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.373 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.373 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.373 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.373 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.373 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.337 ns   ; rst  ; vga:inst3|vga_score_trans:score_translation|vga_counter_3bit:mem_addr_counter|state[0]              ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.275 ns   ; rst  ; timer:inst12|state.check                                                                            ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.205 ns   ; rst  ; vga:inst3|vga_sync:sync|v_sync_state                                                                ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.205 ns   ; rst  ; vga:inst3|vga_field_check:field_check|in_field_state                                                ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.205 ns   ; rst  ; vga:inst3|vga_field_check:field_check|end_field_line_state                                          ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.177 ns   ; rst  ; vga:inst3|vga_sync:sync|h_sync_state                                                                ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.170 ns   ; rst  ; check_mask:inst5|pixel[1]                                                                           ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.170 ns   ; rst  ; check_mask:inst5|pixel[0]                                                                           ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.170 ns   ; rst  ; piece_lut:inst7|cur_ready                                                                           ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.170 ns   ; rst  ; piece_lut:inst7|new_change                                                                          ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.164 ns   ; rst  ; piece_lut:inst7|state.reset                                                                         ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.110 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.110 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.110 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.110 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.110 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.110 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.110 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.110 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.076 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.076 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.076 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.076 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.056 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.056 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.056 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;      ;                                                                                                     ;             ;
+-----------------------------------------+-----------------------------------------------------+------------+------+-----------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------+
; tco                                                                                                         ;
+-------+--------------+------------+-----------------------------------------------+-----------+-------------+
; Slack ; Required tco ; Actual tco ; From                                          ; To        ; From Clock  ;
+-------+--------------+------------+-----------------------------------------------+-----------+-------------+
; N/A   ; None         ; 10.435 ns  ; vga:inst3|vga_read:read_and_output|v_sync_out ; vga_vsync ; clock_50mhz ;
; N/A   ; None         ; 9.404 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[1]  ; clock_50mhz ;
; N/A   ; None         ; 9.404 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[2]  ; clock_50mhz ;
; N/A   ; None         ; 9.369 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[0]  ; clock_50mhz ;
; N/A   ; None         ; 9.359 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[3]  ; clock_50mhz ;
; N/A   ; None         ; 9.359 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[4]  ; clock_50mhz ;
; N/A   ; None         ; 9.127 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[0]  ; clock_50mhz ;
; N/A   ; None         ; 9.127 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[1]  ; clock_50mhz ;
; N/A   ; None         ; 9.125 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[7]  ; clock_50mhz ;
; N/A   ; None         ; 9.115 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[6]  ; clock_50mhz ;
; N/A   ; None         ; 9.099 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[8]  ; clock_50mhz ;
; N/A   ; None         ; 9.099 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[9]  ; clock_50mhz ;
; N/A   ; None         ; 9.092 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[5]  ; clock_50mhz ;
; N/A   ; None         ; 9.054 ns   ; vga:inst3|vga_read:read_and_output|h_sync_out ; vga_hsync ; clock_50mhz ;
; N/A   ; None         ; 9.053 ns   ; gen6mhz:inst1|count[2]                        ; 6mhz_clk  ; clock_50mhz ;
; N/A   ; None         ; 8.915 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[4]  ; clock_50mhz ;
; N/A   ; None         ; 8.915 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[5]  ; clock_50mhz ;
; N/A   ; None         ; 8.895 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[7]  ; clock_50mhz ;
; N/A   ; None         ; 8.886 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[8]  ; clock_50mhz ;
; N/A   ; None         ; 8.886 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[9]  ; clock_50mhz ;
; N/A   ; None         ; 8.875 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[6]  ; clock_50mhz ;
; N/A   ; None         ; 8.856 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[2]  ; clock_50mhz ;
; N/A   ; None         ; 8.856 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[3]  ; clock_50mhz ;
; N/A   ; None         ; 8.637 ns   ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[4]  ; clock_50mhz ;
; N/A   ; None         ; 8.627 ns   ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[5]  ; clock_50mhz ;
; N/A   ; None         ; 8.607 ns   ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[0]  ; clock_50mhz ;
; N/A   ; None         ; 8.607 ns   ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[1]  ; clock_50mhz ;
; N/A   ; None         ; 8.586 ns   ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[2]  ; clock_50mhz ;
; N/A   ; None         ; 8.576 ns   ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[3]  ; clock_50mhz ;
; N/A   ; None         ; 8.378 ns   ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[8]  ; clock_50mhz ;
; N/A   ; None         ; 8.378 ns   ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[9]  ; clock_50mhz ;
; N/A   ; None         ; 8.352 ns   ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[6]  ; clock_50mhz ;
; N/A   ; None         ; 8.352 ns   ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[7]  ; clock_50mhz ;
; N/A   ; None         ; 8.176 ns   ; gen6mhz:inst1|count[2]                        ; vga_clk   ; clock_50mhz ;
+-------+--------------+------------+-----------------------------------------------+-----------+-------------+


+----------------------------------------------------------------------------------------------+
; tpd                                                                                          ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From                     ; To                  ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; N/A   ; None              ; 2.612 ns        ; altera_internal_jtag~TDO ; altera_reserved_tdo ;
+-------+-------------------+-----------------+--------------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From                         ; To                                                                                                                                                                                                                                           ; To Clock                     ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; N/A                                     ; None                                                ; 1.919 ns  ; dbg_inputs[4]                ; controller:inst4|inv_inputs[4]                                                                                                                                                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.862 ns  ; dbg_inputs[7]                ; controller:inst4|inv_inputs[7]                                                                                                                                                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.798 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.763 ns  ; dbg_inputs[6]                ; controller:inst4|inv_inputs[6]                                                                                                                                                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.751 ns  ; dbg_inputs[5]                ; controller:inst4|inv_inputs[5]                                                                                                                                                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.629 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.627 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.622 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.621 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.621 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.618 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.562 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.561 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.495 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.495 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.495 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.495 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.482 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.402 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.394 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.391 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.259 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|reset_ena_reg                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.256 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.073 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.070 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.044 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.044 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.024 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.998 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.822 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.810 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.704 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[224] ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.638 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.638 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.521 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.110 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.160 ns ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.346 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.569 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.569 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.569 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.569 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.569 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.569 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.569 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.569 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.585 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.585 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.585 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.585 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.585 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.585 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][5]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.585 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][6]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.585 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][7]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -2.111 ns ; dbg_inputs[3]                ; controller:inst4|inv_inputs[3]                                                                                                                                                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.205 ns ; dbg_inputs[2]                ; controller:inst4|inv_inputs[2]                                                                                                                                                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.409 ns ; dbg_inputs[1]                ; controller:inst4|inv_inputs[1]                                                                                                                                                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.522 ns ; dbg_inputs[0]                ; controller:inst4|inv_inputs[0]                                                                                                                                                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.766 ns ; rst                          ; controller:inst4|cur_state.collision_1                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.768 ns ; rst                          ; controller:inst4|cur_state.gen_piece_1                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.931 ns ; rst                          ; controller:inst4|cur_state.collision_3                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.937 ns ; rst                          ; controller:inst4|cur_state.first_draw_1                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.937 ns ; rst                          ; controller:inst4|cur_state.move_left_7                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.937 ns ; rst                          ; controller:inst4|cur_state.space_6                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.972 ns ; rst                          ; controller:inst4|cur_state.soft_drop_2                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.974 ns ; rst                          ; controller:inst4|cur_state.first_draw_4                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.975 ns ; rst                          ; controller:inst4|cur_state.move_left_4                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.975 ns ; rst                          ; controller:inst4|cur_state.drop_timer_reset                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.976 ns ; rst                          ; controller:inst4|cur_state.soft_drop_3                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.981 ns ; rst                          ; controller:inst4|cur_state.move_right_4                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.005 ns ; rst                          ; controller:inst4|cur_state.space_3                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.006 ns ; rst                          ; controller:inst4|cur_state.rotate_ccw_4                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.006 ns ; rst                          ; controller:inst4|cur_state.rotate_cw_4                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.006 ns ; rst                          ; controller:inst4|cur_state.lock_timer_start                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.009 ns ; rst                          ; controller:inst4|cur_state.move_left_11                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.009 ns ; rst                          ; controller:inst4|cur_state.move_right_3                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.009 ns ; rst                          ; controller:inst4|cur_state.move_left_10                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.009 ns ; rst                          ; controller:inst4|cur_state.move_left_6                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.009 ns ; rst                          ; controller:inst4|cur_state.move_left_3                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.021 ns ; rst                          ; controller:inst4|cur_state.collision_5                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.022 ns ; rst                          ; controller:inst4|cur_state.move_down_1                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.023 ns ; rst                          ; controller:inst4|cur_state.drop_overflow                                                                                                                                                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.027 ns ; rst                          ; controller:inst4|cur_state.put_back_1                                                                                                                                                                                                        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.027 ns ; rst                          ; controller:inst4|cur_state.reset_timers_a_1                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.031 ns ; rst                          ; controller:inst4|cur_state.space_5                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.036 ns ; rst                          ; controller:inst4|cur_state.key                                                                                                                                                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.040 ns ; rst                          ; controller:inst4|cur_state.move_right_2                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.040 ns ; rst                          ; controller:inst4|cur_state.init                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.041 ns ; rst                          ; controller:inst4|cur_state.rotate_ccw_2                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.042 ns ; rst                          ; controller:inst4|cur_state.move_left_2                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.055 ns ; rst                          ; controller:inst4|cur_check_start                                                                                                                                                                                                             ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.055 ns ; rst                          ; controller:inst4|cur_y[3]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.055 ns ; rst                          ; controller:inst4|cur_lut_y[3]                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.055 ns ; rst                          ; controller:inst4|cur_lut_piece_type[1]                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.055 ns ; rst                          ; controller:inst4|cur_lut_piece_type[2]                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.055 ns ; rst                          ; controller:inst4|cur_piece[1]                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.055 ns ; rst                          ; controller:inst4|cur_lut_piece_type[0]                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.055 ns ; rst                          ; controller:inst4|cur_piece[2]                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.055 ns ; rst                          ; controller:inst4|cur_piece[0]                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.058 ns ; rst                          ; controller:inst4|cur_state.collision_4                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.131 ns ; rst                          ; npg:inst10|npg_ff:L3|q                                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.134 ns ; rst                          ; npg:inst10|npg_ff:L2|q                                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.135 ns ; rst                          ; controller:inst4|cur_state.reset                                                                                                                                                                                                             ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.144 ns ; rst                          ; controller:inst4|cur_state.space_4                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.149 ns ; rst                          ; piece_lut:inst7|cur_y_out[4]                                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.149 ns ; rst                          ; piece_lut:inst7|cur_y_out[3]                                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.149 ns ; rst                          ; piece_lut:inst7|cur_y_out[2]                                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.149 ns ; rst                          ; piece_lut:inst7|cur_y_out[1]                                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.149 ns ; rst                          ; piece_lut:inst7|cur_y_out[0]                                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.149 ns ; rst                          ; controller:inst4|cur_y[1]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.149 ns ; rst                          ; controller:inst4|cur_lut_y[1]                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.149 ns ; rst                          ; controller:inst4|cur_y[0]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.149 ns ; rst                          ; controller:inst4|cur_lut_y[0]                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.149 ns ; rst                          ; controller:inst4|cur_y_new[0]                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.175 ns ; rst                          ; controller:inst4|cur_state.move_down_3                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.179 ns ; rst                          ; controller:inst4|inv_inputs[2]                                                                                                                                                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.179 ns ; rst                          ; controller:inst4|inv_inputs[0]                                                                                                                                                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.179 ns ; rst                          ; controller:inst4|inv_inputs[1]                                                                                                                                                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.179 ns ; rst                          ; controller:inst4|inv_inputs[3]                                                                                                                                                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.179 ns ; rst                          ; controller:inst4|inv_inputs[4]                                                                                                                                                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.179 ns ; rst                          ; controller:inst4|inv_inputs[5]                                                                                                                                                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.179 ns ; rst                          ; controller:inst4|inv_inputs[7]                                                                                                                                                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.179 ns ; rst                          ; controller:inst4|inv_inputs[6]                                                                                                                                                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.181 ns ; rst                          ; piece_lut:inst7|state.wait_for_rom                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.184 ns ; rst                          ; piece_lut:inst7|state.calc_rom_addr_2                                                                                                                                                                                                        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.185 ns ; rst                          ; piece_lut:inst7|state.cord_calc                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.189 ns ; rst                          ; controller:inst4|cur_state.space_2                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.189 ns ; rst                          ; controller:inst4|cur_state.rotate_ccw_3                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.189 ns ; rst                          ; controller:inst4|cur_state.put_back_4                                                                                                                                                                                                        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.189 ns ; rst                          ; controller:inst4|cur_state.rotate_cw_3                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.204 ns ; rst                          ; npg:inst10|npg_ff:L1|q                                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.219 ns ; rst                          ; piece_lut:inst7|state.calc_rom_addr_1                                                                                                                                                                                                        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.232 ns ; rst                          ; controller:inst4|cur_state.move_left_9                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.232 ns ; rst                          ; controller:inst4|cur_state.reset_timers_a_2                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.235 ns ; rst                          ; controller:inst4|cur_state.move_left_5                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.235 ns ; rst                          ; controller:inst4|cur_state.move_right_1                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.238 ns ; rst                          ; controller:inst4|cur_state.rotate_cw_1                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.239 ns ; rst                          ; controller:inst4|cur_state.reset_timers_b_2                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.243 ns ; rst                          ; controller:inst4|cur_state.move_left_8                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.244 ns ; rst                          ; controller:inst4|cur_state.rotate_ccw_1                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.312 ns ; rst                          ; controller:inst4|cur_state.put_back_3                                                                                                                                                                                                        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.312 ns ; rst                          ; controller:inst4|cur_state.rotate_cw_2                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.358 ns ; rst                          ; controller:inst4|cur_y[2]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.358 ns ; rst                          ; controller:inst4|cur_lut_y[2]                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.358 ns ; rst                          ; controller:inst4|cur_y_new[3]                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.358 ns ; rst                          ; controller:inst4|cur_y_new[2]                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.358 ns ; rst                          ; controller:inst4|cur_y_new[1]                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.368 ns ; rst                          ; controller:inst4|cur_state.move_left_1                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.369 ns ; rst                          ; controller:inst4|cur_state.space_1                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.369 ns ; rst                          ; controller:inst4|cur_state.first_draw_2                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.369 ns ; rst                          ; controller:inst4|cur_state.move_down_4                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.369 ns ; rst                          ; controller:inst4|cur_state.draw                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.369 ns ; rst                          ; controller:inst4|cur_state.game_over                                                                                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.375 ns ; rst                          ; controller:inst4|cur_timer_1_time[1]                                                                                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.375 ns ; rst                          ; controller:inst4|cur_timer_1_time[4]                                                                                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.375 ns ; rst                          ; controller:inst4|cur_timer_1_time[0]                                                                                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.376 ns ; rst                          ; controller:inst4|cur_state.hard_drop_1                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.377 ns ; rst                          ; controller:inst4|cur_state.lock_overflow                                                                                                                                                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.378 ns ; rst                          ; controller:inst4|cur_state.gen_piece_2                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.378 ns ; rst                          ; controller:inst4|cur_state.soft_drop_1                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.383 ns ; rst                          ; check_mask:inst5|empty_s                                                                                                                                                                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.383 ns ; rst                          ; controller:inst4|cur_timer_1_reset                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.383 ns ; rst                          ; controller:inst4|cur_timer_1_start                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.410 ns ; rst                          ; piece_lut:inst7|cur_change                                                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.421 ns ; rst                          ; controller:inst4|cur_x[2]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.421 ns ; rst                          ; controller:inst4|cur_rot[0]                                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.421 ns ; rst                          ; controller:inst4|cur_lut_rot[0]                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.421 ns ; rst                          ; controller:inst4|cur_rot_new[0]                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.421 ns ; rst                          ; controller:inst4|cur_rot[1]                                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.421 ns ; rst                          ; controller:inst4|cur_lut_rot[1]                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.421 ns ; rst                          ; controller:inst4|cur_rot_new[1]                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.449 ns ; rst                          ; controller:inst4|cur_x[1]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.449 ns ; rst                          ; controller:inst4|cur_x[0]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.458 ns ; rst                          ; piece_lut:inst7|cur_rom_addr[5]                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.458 ns ; rst                          ; piece_lut:inst7|cur_rom_addr[6]                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.458 ns ; rst                          ; piece_lut:inst7|cur_rom_addr[1]                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.458 ns ; rst                          ; piece_lut:inst7|cur_rom_addr[2]                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.458 ns ; rst                          ; piece_lut:inst7|cur_rom_addr[4]                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.458 ns ; rst                          ; piece_lut:inst7|cur_rom_addr[0]                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.458 ns ; rst                          ; piece_lut:inst7|cur_rom_addr[3]                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.494 ns ; rst                          ; piece_lut:inst7|state.cord_overflow                                                                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.561 ns ; rst                          ; controller:inst4|cur_state.first_draw_3                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.562 ns ; rst                          ; controller:inst4|cur_state.reset_timers_b_1                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.661 ns ; rst                          ; check_mask:inst5|state.check                                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.661 ns ; rst                          ; check_mask:inst5|state.wait_for_ram                                                                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.665 ns ; rst                          ; piece_lut:inst7|cur_x_out[3]                                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.665 ns ; rst                          ; piece_lut:inst7|cur_x_out[2]                                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.665 ns ; rst                          ; piece_lut:inst7|cur_x_out[0]                                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.665 ns ; rst                          ; piece_lut:inst7|cur_x_out[1]                                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.665 ns ; rst                          ; controller:inst4|cur_lut_x[2]                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.665 ns ; rst                          ; controller:inst4|cur_x_new[2]                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.665 ns ; rst                          ; controller:inst4|cur_lut_x[1]                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.665 ns ; rst                          ; controller:inst4|cur_lut_x[0]                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.665 ns ; rst                          ; controller:inst4|cur_x_new[1]                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.665 ns ; rst                          ; controller:inst4|cur_x_new[0]                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.669 ns ; rst                          ; timer:inst12|state.reset                                                                                                                                                                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.780 ns ; rst                          ; piece_lut:inst7|cur_overflow                                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.780 ns ; rst                          ; piece_lut:inst7|cur_mask[6]                                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.780 ns ; rst                          ; piece_lut:inst7|cur_mask[5]                                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.780 ns ; rst                          ; piece_lut:inst7|cur_mask[2]                                                                                                                                                                                                                  ; clock_50mhz                  ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;                              ;                                                                                                                                                                                                                                              ;                              ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version
    Info: Processing started: Tue Dec 10 10:29:25 2013
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off de2 -c top_de2 --timing_analysis_only
Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.
Info: Parallel compilation is enabled and will use 8 of the 8 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock_50mhz" is an undefined clock
    Info: Assuming node "altera_internal_jtag~TCKUTAP" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "gen6mhz:inst1|count[2]" as buffer
Info: Clock "clock_50mhz" has Internal fmax of 133.62 MHz between source register "vga:inst3|vga_score_check:score_check|in_score_state" and destination register "sr_if:inst2|do2" (period= 7.484 ns)
    Info: + Longest register to register delay is 7.266 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y28_N11; Fanout = 24; REG Node = 'vga:inst3|vga_score_check:score_check|in_score_state'
        Info: 2: + IC(0.348 ns) + CELL(0.438 ns) = 0.786 ns; Loc. = LCCOMB_X27_Y28_N0; Fanout = 1; COMB Node = 'vga:inst3|vga_demux:mem_addr_demux|do[0]~0'
        Info: 3: + IC(0.246 ns) + CELL(0.149 ns) = 1.181 ns; Loc. = LCCOMB_X27_Y28_N20; Fanout = 64; COMB Node = 'sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu210:mu210_13|Y~0'
        Info: 4: + IC(0.291 ns) + CELL(0.275 ns) = 1.747 ns; Loc. = LCCOMB_X27_Y28_N26; Fanout = 1; COMB Node = 'sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu210:mu210_13|Y~0'
        Info: 5: + IC(0.251 ns) + CELL(0.150 ns) = 2.148 ns; Loc. = LCCOMB_X27_Y28_N12; Fanout = 2; COMB Node = 'sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu210:mu210_13|Y~1'
        Info: 6: + IC(0.752 ns) + CELL(0.275 ns) = 3.175 ns; Loc. = LCCOMB_X27_Y25_N24; Fanout = 1; COMB Node = 'sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|do2~3'
        Info: 7: + IC(0.452 ns) + CELL(0.150 ns) = 3.777 ns; Loc. = LCCOMB_X27_Y25_N30; Fanout = 1; COMB Node = 'sr_if:inst2|mux5:mux5_do2|Mux0~1'
        Info: 8: + IC(0.257 ns) + CELL(0.420 ns) = 4.454 ns; Loc. = LCCOMB_X27_Y25_N4; Fanout = 1; COMB Node = 'sr_if:inst2|mux5:mux5_do2|Mux0~3'
        Info: 9: + IC(0.257 ns) + CELL(0.271 ns) = 4.982 ns; Loc. = LCCOMB_X27_Y25_N6; Fanout = 1; COMB Node = 'sr_if:inst2|mux5:mux5_do2|Mux0~4'
        Info: 10: + IC(0.980 ns) + CELL(0.150 ns) = 6.112 ns; Loc. = LCCOMB_X24_Y26_N26; Fanout = 1; COMB Node = 'sr_if:inst2|mux5:mux5_do2|Mux0~5'
        Info: 11: + IC(0.254 ns) + CELL(0.420 ns) = 6.786 ns; Loc. = LCCOMB_X24_Y26_N6; Fanout = 1; COMB Node = 'sr_if:inst2|mux5:mux5_do2|Mux0~21'
        Info: 12: + IC(0.246 ns) + CELL(0.150 ns) = 7.182 ns; Loc. = LCCOMB_X24_Y26_N0; Fanout = 1; COMB Node = 'sr_if:inst2|mux5:mux5_do2|Mux0~23'
        Info: 13: + IC(0.000 ns) + CELL(0.084 ns) = 7.266 ns; Loc. = LCFF_X24_Y26_N1; Fanout = 1; REG Node = 'sr_if:inst2|do2'
        Info: Total cell delay = 2.932 ns ( 40.35 % )
        Info: Total interconnect delay = 4.334 ns ( 59.65 % )
    Info: - Smallest clock skew is -0.004 ns
        Info: + Shortest clock path from clock "clock_50mhz" to destination register is 4.297 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
            Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 4; REG Node = 'gen6mhz:inst1|count[2]'
            Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.750 ns; Loc. = CLKCTRL_G1; Fanout = 1530; COMB Node = 'gen6mhz:inst1|count[2]~clkctrl'
            Info: 4: + IC(1.010 ns) + CELL(0.537 ns) = 4.297 ns; Loc. = LCFF_X24_Y26_N1; Fanout = 1; REG Node = 'sr_if:inst2|do2'
            Info: Total cell delay = 2.323 ns ( 54.06 % )
            Info: Total interconnect delay = 1.974 ns ( 45.94 % )
        Info: - Longest clock path from clock "clock_50mhz" to source register is 4.301 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
            Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 4; REG Node = 'gen6mhz:inst1|count[2]'
            Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.750 ns; Loc. = CLKCTRL_G1; Fanout = 1530; COMB Node = 'gen6mhz:inst1|count[2]~clkctrl'
            Info: 4: + IC(1.014 ns) + CELL(0.537 ns) = 4.301 ns; Loc. = LCFF_X27_Y28_N11; Fanout = 24; REG Node = 'vga:inst3|vga_score_check:score_check|in_score_state'
            Info: Total cell delay = 2.323 ns ( 54.01 % )
            Info: Total interconnect delay = 1.978 ns ( 45.99 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: Clock "altera_internal_jtag~TCKUTAP" has Internal fmax of 131.68 MHz between source register "sld_hub:auto_hub|irf_reg[1][5]" and destination register "sld_hub:auto_hub|tdo" (period= 7.594 ns)
    Info: + Longest register to register delay is 3.580 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y26_N3; Fanout = 4; REG Node = 'sld_hub:auto_hub|irf_reg[1][5]'
        Info: 2: + IC(0.532 ns) + CELL(0.438 ns) = 0.970 ns; Loc. = LCCOMB_X36_Y26_N26; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~2'
        Info: 3: + IC(0.737 ns) + CELL(0.150 ns) = 1.857 ns; Loc. = LCCOMB_X36_Y28_N6; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~3'
        Info: 4: + IC(0.266 ns) + CELL(0.438 ns) = 2.561 ns; Loc. = LCCOMB_X36_Y28_N16; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4'
        Info: 5: + IC(0.255 ns) + CELL(0.275 ns) = 3.091 ns; Loc. = LCCOMB_X36_Y28_N0; Fanout = 1; COMB Node = 'sld_hub:auto_hub|tdo~3'
        Info: 6: + IC(0.255 ns) + CELL(0.150 ns) = 3.496 ns; Loc. = LCCOMB_X36_Y28_N24; Fanout = 1; COMB Node = 'sld_hub:auto_hub|tdo~5'
        Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 3.580 ns; Loc. = LCFF_X36_Y28_N25; Fanout = 2; REG Node = 'sld_hub:auto_hub|tdo'
        Info: Total cell delay = 1.535 ns ( 42.88 % )
        Info: Total interconnect delay = 2.045 ns ( 57.12 % )
    Info: - Smallest clock skew is -0.003 ns
        Info: + Shortest clock path from clock "altera_internal_jtag~TCKUTAP" to destination register is 4.400 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
            Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 701; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
            Info: 3: + IC(0.989 ns) + CELL(0.537 ns) = 4.400 ns; Loc. = LCFF_X36_Y28_N25; Fanout = 2; REG Node = 'sld_hub:auto_hub|tdo'
            Info: Total cell delay = 0.537 ns ( 12.20 % )
            Info: Total interconnect delay = 3.863 ns ( 87.80 % )
        Info: - Longest clock path from clock "altera_internal_jtag~TCKUTAP" to source register is 4.403 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
            Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 701; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
            Info: 3: + IC(0.992 ns) + CELL(0.537 ns) = 4.403 ns; Loc. = LCFF_X37_Y26_N3; Fanout = 4; REG Node = 'sld_hub:auto_hub|irf_reg[1][5]'
            Info: Total cell delay = 0.537 ns ( 12.20 % )
            Info: Total interconnect delay = 3.866 ns ( 87.80 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "vga:inst3|vga_score_trans:score_translation|vga_counter_3bit:mem_addr_counter|state[2]" (data pin = "rst", clock pin = "clock_50mhz") is 6.321 ns
    Info: + Longest pin to register delay is 10.674 ns
        Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 357; PIN Node = 'rst'
        Info: 2: + IC(7.978 ns) + CELL(0.420 ns) = 9.250 ns; Loc. = LCCOMB_X24_Y30_N22; Fanout = 6; COMB Node = 'vga:inst3|vga_np_trans_reset:np_translation_reset|vga_counter_2bit:mem_addr_counter|process_0~0'
        Info: 3: + IC(0.942 ns) + CELL(0.398 ns) = 10.590 ns; Loc. = LCCOMB_X30_Y30_N28; Fanout = 1; COMB Node = 'vga:inst3|vga_score_trans:score_translation|vga_counter_3bit:mem_addr_counter|state~4'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 10.674 ns; Loc. = LCFF_X30_Y30_N29; Fanout = 2; REG Node = 'vga:inst3|vga_score_trans:score_translation|vga_counter_3bit:mem_addr_counter|state[2]'
        Info: Total cell delay = 1.754 ns ( 16.43 % )
        Info: Total interconnect delay = 8.920 ns ( 83.57 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clock_50mhz" to destination register is 4.317 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
        Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 4; REG Node = 'gen6mhz:inst1|count[2]'
        Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.750 ns; Loc. = CLKCTRL_G1; Fanout = 1530; COMB Node = 'gen6mhz:inst1|count[2]~clkctrl'
        Info: 4: + IC(1.030 ns) + CELL(0.537 ns) = 4.317 ns; Loc. = LCFF_X30_Y30_N29; Fanout = 2; REG Node = 'vga:inst3|vga_score_trans:score_translation|vga_counter_3bit:mem_addr_counter|state[2]'
        Info: Total cell delay = 2.323 ns ( 53.81 % )
        Info: Total interconnect delay = 1.994 ns ( 46.19 % )
Info: tco from clock "clock_50mhz" to destination pin "vga_vsync" through register "vga:inst3|vga_read:read_and_output|v_sync_out" is 10.435 ns
    Info: + Longest clock path from clock "clock_50mhz" to source register is 4.326 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
        Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 4; REG Node = 'gen6mhz:inst1|count[2]'
        Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.750 ns; Loc. = CLKCTRL_G1; Fanout = 1530; COMB Node = 'gen6mhz:inst1|count[2]~clkctrl'
        Info: 4: + IC(1.039 ns) + CELL(0.537 ns) = 4.326 ns; Loc. = LCFF_X32_Y22_N5; Fanout = 11; REG Node = 'vga:inst3|vga_read:read_and_output|v_sync_out'
        Info: Total cell delay = 2.323 ns ( 53.70 % )
        Info: Total interconnect delay = 2.003 ns ( 46.30 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 5.859 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y22_N5; Fanout = 11; REG Node = 'vga:inst3|vga_read:read_and_output|v_sync_out'
        Info: 2: + IC(3.061 ns) + CELL(2.798 ns) = 5.859 ns; Loc. = PIN_D8; Fanout = 0; PIN Node = 'vga_vsync'
        Info: Total cell delay = 2.798 ns ( 47.76 % )
        Info: Total interconnect delay = 3.061 ns ( 52.24 % )
Info: Longest tpd from source pin "altera_internal_jtag~TDO" to destination pin "altera_reserved_tdo" is 2.612 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'
    Info: 2: + IC(0.000 ns) + CELL(2.612 ns) = 2.612 ns; Loc. = PIN_M7; Fanout = 0; PIN Node = 'altera_reserved_tdo'
    Info: Total cell delay = 2.612 ns ( 100.00 % )
Info: th for register "controller:inst4|inv_inputs[4]" (data pin = "dbg_inputs[4]", clock pin = "clock_50mhz") is 1.919 ns
    Info: + Longest clock path from clock "clock_50mhz" to destination register is 4.303 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
        Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 4; REG Node = 'gen6mhz:inst1|count[2]'
        Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.750 ns; Loc. = CLKCTRL_G1; Fanout = 1530; COMB Node = 'gen6mhz:inst1|count[2]~clkctrl'
        Info: 4: + IC(1.016 ns) + CELL(0.537 ns) = 4.303 ns; Loc. = LCFF_X36_Y21_N31; Fanout = 3; REG Node = 'controller:inst4|inv_inputs[4]'
        Info: Total cell delay = 2.323 ns ( 53.99 % )
        Info: Total interconnect delay = 1.980 ns ( 46.01 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.650 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 1; PIN Node = 'dbg_inputs[4]'
        Info: 2: + IC(1.417 ns) + CELL(0.150 ns) = 2.566 ns; Loc. = LCCOMB_X36_Y21_N30; Fanout = 1; COMB Node = 'controller:inst4|inv_inputs[4]~7'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.650 ns; Loc. = LCFF_X36_Y21_N31; Fanout = 3; REG Node = 'controller:inst4|inv_inputs[4]'
        Info: Total cell delay = 1.233 ns ( 46.53 % )
        Info: Total interconnect delay = 1.417 ns ( 53.47 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 208 megabytes
    Info: Processing ended: Tue Dec 10 10:29:26 2013
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


