Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_modeule_behav xil_defaultlib.tb_top_modeule xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/ubuntu/Documents/hkust-soc-lab-main/Lab1/Verilog/binary2bcd_double_dabble.v" Line 1. Module binary2bcd_double_dabble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ubuntu/Documents/hkust-soc-lab-main/Lab1/Verilog/binary2bcd_double_dabble.v" Line 1. Module binary2bcd_double_dabble doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.binary2bcd_double_dabble
Compiling module xil_defaultlib.tb_top_modeule
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_modeule_behav
